
G05_SEM4405_2024.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0002aecc  080002b0  080002b0  000102b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003514  0802b180  0802b180  0003b180  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0802e694  0802e694  0003e694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0802e69c  0802e69c  0003e69c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0802e6a0  0802e6a0  0003e6a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000009a8  24000000  0802e6a4  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000400b4  240009a8  0802f04c  000409a8  2**3
                  ALLOC
  8 ._user_heap_stack 00000604  24040a5c  0802f04c  00040a5c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000409a8  2**0
                  CONTENTS, READONLY
 10 .comment      000000b1  00000000  00000000  000409d6  2**0
                  CONTENTS, READONLY
 11 .debug_info   00053760  00000000  00000000  00040a87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 0000a26d  00000000  00000000  000941e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00003978  00000000  00000000  0009e458  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00002c3f  00000000  00000000  000a1dd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00042e9f  00000000  00000000  000a4a0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0004edbd  00000000  00000000  000e78ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0017ee90  00000000  00000000  0013666b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  000102b0  00000000  00000000  002b54fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000050  00000000  00000000  002c57ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	; (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	; (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	; (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	240009a8 	.word	0x240009a8
 80002cc:	00000000 	.word	0x00000000
 80002d0:	0802b164 	.word	0x0802b164

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	; (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	; (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	; (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	240009ac 	.word	0x240009ac
 80002ec:	0802b164 	.word	0x0802b164

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <strlen>:
 8000390:	4603      	mov	r3, r0
 8000392:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000396:	2a00      	cmp	r2, #0
 8000398:	d1fb      	bne.n	8000392 <strlen+0x2>
 800039a:	1a18      	subs	r0, r3, r0
 800039c:	3801      	subs	r0, #1
 800039e:	4770      	bx	lr

080003a0 <__aeabi_drsub>:
 80003a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003a4:	e002      	b.n	80003ac <__adddf3>
 80003a6:	bf00      	nop

080003a8 <__aeabi_dsub>:
 80003a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003ac <__adddf3>:
 80003ac:	b530      	push	{r4, r5, lr}
 80003ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003b6:	ea94 0f05 	teq	r4, r5
 80003ba:	bf08      	it	eq
 80003bc:	ea90 0f02 	teqeq	r0, r2
 80003c0:	bf1f      	itttt	ne
 80003c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d2:	f000 80e2 	beq.w	800059a <__adddf3+0x1ee>
 80003d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003de:	bfb8      	it	lt
 80003e0:	426d      	neglt	r5, r5
 80003e2:	dd0c      	ble.n	80003fe <__adddf3+0x52>
 80003e4:	442c      	add	r4, r5
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	ea82 0000 	eor.w	r0, r2, r0
 80003f2:	ea83 0101 	eor.w	r1, r3, r1
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	2d36      	cmp	r5, #54	; 0x36
 8000400:	bf88      	it	hi
 8000402:	bd30      	pophi	{r4, r5, pc}
 8000404:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000408:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800040c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000410:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000414:	d002      	beq.n	800041c <__adddf3+0x70>
 8000416:	4240      	negs	r0, r0
 8000418:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800041c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000420:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000424:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000428:	d002      	beq.n	8000430 <__adddf3+0x84>
 800042a:	4252      	negs	r2, r2
 800042c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000430:	ea94 0f05 	teq	r4, r5
 8000434:	f000 80a7 	beq.w	8000586 <__adddf3+0x1da>
 8000438:	f1a4 0401 	sub.w	r4, r4, #1
 800043c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000440:	db0d      	blt.n	800045e <__adddf3+0xb2>
 8000442:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000446:	fa22 f205 	lsr.w	r2, r2, r5
 800044a:	1880      	adds	r0, r0, r2
 800044c:	f141 0100 	adc.w	r1, r1, #0
 8000450:	fa03 f20e 	lsl.w	r2, r3, lr
 8000454:	1880      	adds	r0, r0, r2
 8000456:	fa43 f305 	asr.w	r3, r3, r5
 800045a:	4159      	adcs	r1, r3
 800045c:	e00e      	b.n	800047c <__adddf3+0xd0>
 800045e:	f1a5 0520 	sub.w	r5, r5, #32
 8000462:	f10e 0e20 	add.w	lr, lr, #32
 8000466:	2a01      	cmp	r2, #1
 8000468:	fa03 fc0e 	lsl.w	ip, r3, lr
 800046c:	bf28      	it	cs
 800046e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000472:	fa43 f305 	asr.w	r3, r3, r5
 8000476:	18c0      	adds	r0, r0, r3
 8000478:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800047c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000480:	d507      	bpl.n	8000492 <__adddf3+0xe6>
 8000482:	f04f 0e00 	mov.w	lr, #0
 8000486:	f1dc 0c00 	rsbs	ip, ip, #0
 800048a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800048e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000492:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000496:	d31b      	bcc.n	80004d0 <__adddf3+0x124>
 8000498:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800049c:	d30c      	bcc.n	80004b8 <__adddf3+0x10c>
 800049e:	0849      	lsrs	r1, r1, #1
 80004a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004a8:	f104 0401 	add.w	r4, r4, #1
 80004ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004b4:	f080 809a 	bcs.w	80005ec <__adddf3+0x240>
 80004b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004bc:	bf08      	it	eq
 80004be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c2:	f150 0000 	adcs.w	r0, r0, #0
 80004c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ca:	ea41 0105 	orr.w	r1, r1, r5
 80004ce:	bd30      	pop	{r4, r5, pc}
 80004d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d4:	4140      	adcs	r0, r0
 80004d6:	eb41 0101 	adc.w	r1, r1, r1
 80004da:	3c01      	subs	r4, #1
 80004dc:	bf28      	it	cs
 80004de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004e2:	d2e9      	bcs.n	80004b8 <__adddf3+0x10c>
 80004e4:	f091 0f00 	teq	r1, #0
 80004e8:	bf04      	itt	eq
 80004ea:	4601      	moveq	r1, r0
 80004ec:	2000      	moveq	r0, #0
 80004ee:	fab1 f381 	clz	r3, r1
 80004f2:	bf08      	it	eq
 80004f4:	3320      	addeq	r3, #32
 80004f6:	f1a3 030b 	sub.w	r3, r3, #11
 80004fa:	f1b3 0220 	subs.w	r2, r3, #32
 80004fe:	da0c      	bge.n	800051a <__adddf3+0x16e>
 8000500:	320c      	adds	r2, #12
 8000502:	dd08      	ble.n	8000516 <__adddf3+0x16a>
 8000504:	f102 0c14 	add.w	ip, r2, #20
 8000508:	f1c2 020c 	rsb	r2, r2, #12
 800050c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000510:	fa21 f102 	lsr.w	r1, r1, r2
 8000514:	e00c      	b.n	8000530 <__adddf3+0x184>
 8000516:	f102 0214 	add.w	r2, r2, #20
 800051a:	bfd8      	it	le
 800051c:	f1c2 0c20 	rsble	ip, r2, #32
 8000520:	fa01 f102 	lsl.w	r1, r1, r2
 8000524:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000528:	bfdc      	itt	le
 800052a:	ea41 010c 	orrle.w	r1, r1, ip
 800052e:	4090      	lslle	r0, r2
 8000530:	1ae4      	subs	r4, r4, r3
 8000532:	bfa2      	ittt	ge
 8000534:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000538:	4329      	orrge	r1, r5
 800053a:	bd30      	popge	{r4, r5, pc}
 800053c:	ea6f 0404 	mvn.w	r4, r4
 8000540:	3c1f      	subs	r4, #31
 8000542:	da1c      	bge.n	800057e <__adddf3+0x1d2>
 8000544:	340c      	adds	r4, #12
 8000546:	dc0e      	bgt.n	8000566 <__adddf3+0x1ba>
 8000548:	f104 0414 	add.w	r4, r4, #20
 800054c:	f1c4 0220 	rsb	r2, r4, #32
 8000550:	fa20 f004 	lsr.w	r0, r0, r4
 8000554:	fa01 f302 	lsl.w	r3, r1, r2
 8000558:	ea40 0003 	orr.w	r0, r0, r3
 800055c:	fa21 f304 	lsr.w	r3, r1, r4
 8000560:	ea45 0103 	orr.w	r1, r5, r3
 8000564:	bd30      	pop	{r4, r5, pc}
 8000566:	f1c4 040c 	rsb	r4, r4, #12
 800056a:	f1c4 0220 	rsb	r2, r4, #32
 800056e:	fa20 f002 	lsr.w	r0, r0, r2
 8000572:	fa01 f304 	lsl.w	r3, r1, r4
 8000576:	ea40 0003 	orr.w	r0, r0, r3
 800057a:	4629      	mov	r1, r5
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	fa21 f004 	lsr.w	r0, r1, r4
 8000582:	4629      	mov	r1, r5
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	f094 0f00 	teq	r4, #0
 800058a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800058e:	bf06      	itte	eq
 8000590:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000594:	3401      	addeq	r4, #1
 8000596:	3d01      	subne	r5, #1
 8000598:	e74e      	b.n	8000438 <__adddf3+0x8c>
 800059a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800059e:	bf18      	it	ne
 80005a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a4:	d029      	beq.n	80005fa <__adddf3+0x24e>
 80005a6:	ea94 0f05 	teq	r4, r5
 80005aa:	bf08      	it	eq
 80005ac:	ea90 0f02 	teqeq	r0, r2
 80005b0:	d005      	beq.n	80005be <__adddf3+0x212>
 80005b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005b6:	bf04      	itt	eq
 80005b8:	4619      	moveq	r1, r3
 80005ba:	4610      	moveq	r0, r2
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	ea91 0f03 	teq	r1, r3
 80005c2:	bf1e      	ittt	ne
 80005c4:	2100      	movne	r1, #0
 80005c6:	2000      	movne	r0, #0
 80005c8:	bd30      	popne	{r4, r5, pc}
 80005ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ce:	d105      	bne.n	80005dc <__adddf3+0x230>
 80005d0:	0040      	lsls	r0, r0, #1
 80005d2:	4149      	adcs	r1, r1
 80005d4:	bf28      	it	cs
 80005d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd30      	pop	{r4, r5, pc}
 80005dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005e0:	bf3c      	itt	cc
 80005e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005e6:	bd30      	popcc	{r4, r5, pc}
 80005e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005f4:	f04f 0000 	mov.w	r0, #0
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005fe:	bf1a      	itte	ne
 8000600:	4619      	movne	r1, r3
 8000602:	4610      	movne	r0, r2
 8000604:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000608:	bf1c      	itt	ne
 800060a:	460b      	movne	r3, r1
 800060c:	4602      	movne	r2, r0
 800060e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000612:	bf06      	itte	eq
 8000614:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000618:	ea91 0f03 	teqeq	r1, r3
 800061c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000620:	bd30      	pop	{r4, r5, pc}
 8000622:	bf00      	nop

08000624 <__aeabi_ui2d>:
 8000624:	f090 0f00 	teq	r0, #0
 8000628:	bf04      	itt	eq
 800062a:	2100      	moveq	r1, #0
 800062c:	4770      	bxeq	lr
 800062e:	b530      	push	{r4, r5, lr}
 8000630:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000634:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000638:	f04f 0500 	mov.w	r5, #0
 800063c:	f04f 0100 	mov.w	r1, #0
 8000640:	e750      	b.n	80004e4 <__adddf3+0x138>
 8000642:	bf00      	nop

08000644 <__aeabi_i2d>:
 8000644:	f090 0f00 	teq	r0, #0
 8000648:	bf04      	itt	eq
 800064a:	2100      	moveq	r1, #0
 800064c:	4770      	bxeq	lr
 800064e:	b530      	push	{r4, r5, lr}
 8000650:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000654:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000658:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800065c:	bf48      	it	mi
 800065e:	4240      	negmi	r0, r0
 8000660:	f04f 0100 	mov.w	r1, #0
 8000664:	e73e      	b.n	80004e4 <__adddf3+0x138>
 8000666:	bf00      	nop

08000668 <__aeabi_f2d>:
 8000668:	0042      	lsls	r2, r0, #1
 800066a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800066e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000672:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000676:	bf1f      	itttt	ne
 8000678:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800067c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000680:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000684:	4770      	bxne	lr
 8000686:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800068a:	bf08      	it	eq
 800068c:	4770      	bxeq	lr
 800068e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000692:	bf04      	itt	eq
 8000694:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000698:	4770      	bxeq	lr
 800069a:	b530      	push	{r4, r5, lr}
 800069c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006a8:	e71c      	b.n	80004e4 <__adddf3+0x138>
 80006aa:	bf00      	nop

080006ac <__aeabi_ul2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f04f 0500 	mov.w	r5, #0
 80006ba:	e00a      	b.n	80006d2 <__aeabi_l2d+0x16>

080006bc <__aeabi_l2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ca:	d502      	bpl.n	80006d2 <__aeabi_l2d+0x16>
 80006cc:	4240      	negs	r0, r0
 80006ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006de:	f43f aed8 	beq.w	8000492 <__adddf3+0xe6>
 80006e2:	f04f 0203 	mov.w	r2, #3
 80006e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ea:	bf18      	it	ne
 80006ec:	3203      	addne	r2, #3
 80006ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f2:	bf18      	it	ne
 80006f4:	3203      	addne	r2, #3
 80006f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fa:	f1c2 0320 	rsb	r3, r2, #32
 80006fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000702:	fa20 f002 	lsr.w	r0, r0, r2
 8000706:	fa01 fe03 	lsl.w	lr, r1, r3
 800070a:	ea40 000e 	orr.w	r0, r0, lr
 800070e:	fa21 f102 	lsr.w	r1, r1, r2
 8000712:	4414      	add	r4, r2
 8000714:	e6bd      	b.n	8000492 <__adddf3+0xe6>
 8000716:	bf00      	nop

08000718 <__aeabi_uldivmod>:
 8000718:	b953      	cbnz	r3, 8000730 <__aeabi_uldivmod+0x18>
 800071a:	b94a      	cbnz	r2, 8000730 <__aeabi_uldivmod+0x18>
 800071c:	2900      	cmp	r1, #0
 800071e:	bf08      	it	eq
 8000720:	2800      	cmpeq	r0, #0
 8000722:	bf1c      	itt	ne
 8000724:	f04f 31ff 	movne.w	r1, #4294967295
 8000728:	f04f 30ff 	movne.w	r0, #4294967295
 800072c:	f000 b970 	b.w	8000a10 <__aeabi_idiv0>
 8000730:	f1ad 0c08 	sub.w	ip, sp, #8
 8000734:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000738:	f000 f806 	bl	8000748 <__udivmoddi4>
 800073c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000740:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000744:	b004      	add	sp, #16
 8000746:	4770      	bx	lr

08000748 <__udivmoddi4>:
 8000748:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800074c:	9e08      	ldr	r6, [sp, #32]
 800074e:	460d      	mov	r5, r1
 8000750:	4604      	mov	r4, r0
 8000752:	460f      	mov	r7, r1
 8000754:	2b00      	cmp	r3, #0
 8000756:	d14a      	bne.n	80007ee <__udivmoddi4+0xa6>
 8000758:	428a      	cmp	r2, r1
 800075a:	4694      	mov	ip, r2
 800075c:	d965      	bls.n	800082a <__udivmoddi4+0xe2>
 800075e:	fab2 f382 	clz	r3, r2
 8000762:	b143      	cbz	r3, 8000776 <__udivmoddi4+0x2e>
 8000764:	fa02 fc03 	lsl.w	ip, r2, r3
 8000768:	f1c3 0220 	rsb	r2, r3, #32
 800076c:	409f      	lsls	r7, r3
 800076e:	fa20 f202 	lsr.w	r2, r0, r2
 8000772:	4317      	orrs	r7, r2
 8000774:	409c      	lsls	r4, r3
 8000776:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800077a:	fa1f f58c 	uxth.w	r5, ip
 800077e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000782:	0c22      	lsrs	r2, r4, #16
 8000784:	fb0e 7711 	mls	r7, lr, r1, r7
 8000788:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800078c:	fb01 f005 	mul.w	r0, r1, r5
 8000790:	4290      	cmp	r0, r2
 8000792:	d90a      	bls.n	80007aa <__udivmoddi4+0x62>
 8000794:	eb1c 0202 	adds.w	r2, ip, r2
 8000798:	f101 37ff 	add.w	r7, r1, #4294967295
 800079c:	f080 811c 	bcs.w	80009d8 <__udivmoddi4+0x290>
 80007a0:	4290      	cmp	r0, r2
 80007a2:	f240 8119 	bls.w	80009d8 <__udivmoddi4+0x290>
 80007a6:	3902      	subs	r1, #2
 80007a8:	4462      	add	r2, ip
 80007aa:	1a12      	subs	r2, r2, r0
 80007ac:	b2a4      	uxth	r4, r4
 80007ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80007b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80007b6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80007ba:	fb00 f505 	mul.w	r5, r0, r5
 80007be:	42a5      	cmp	r5, r4
 80007c0:	d90a      	bls.n	80007d8 <__udivmoddi4+0x90>
 80007c2:	eb1c 0404 	adds.w	r4, ip, r4
 80007c6:	f100 32ff 	add.w	r2, r0, #4294967295
 80007ca:	f080 8107 	bcs.w	80009dc <__udivmoddi4+0x294>
 80007ce:	42a5      	cmp	r5, r4
 80007d0:	f240 8104 	bls.w	80009dc <__udivmoddi4+0x294>
 80007d4:	4464      	add	r4, ip
 80007d6:	3802      	subs	r0, #2
 80007d8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80007dc:	1b64      	subs	r4, r4, r5
 80007de:	2100      	movs	r1, #0
 80007e0:	b11e      	cbz	r6, 80007ea <__udivmoddi4+0xa2>
 80007e2:	40dc      	lsrs	r4, r3
 80007e4:	2300      	movs	r3, #0
 80007e6:	e9c6 4300 	strd	r4, r3, [r6]
 80007ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ee:	428b      	cmp	r3, r1
 80007f0:	d908      	bls.n	8000804 <__udivmoddi4+0xbc>
 80007f2:	2e00      	cmp	r6, #0
 80007f4:	f000 80ed 	beq.w	80009d2 <__udivmoddi4+0x28a>
 80007f8:	2100      	movs	r1, #0
 80007fa:	e9c6 0500 	strd	r0, r5, [r6]
 80007fe:	4608      	mov	r0, r1
 8000800:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000804:	fab3 f183 	clz	r1, r3
 8000808:	2900      	cmp	r1, #0
 800080a:	d149      	bne.n	80008a0 <__udivmoddi4+0x158>
 800080c:	42ab      	cmp	r3, r5
 800080e:	d302      	bcc.n	8000816 <__udivmoddi4+0xce>
 8000810:	4282      	cmp	r2, r0
 8000812:	f200 80f8 	bhi.w	8000a06 <__udivmoddi4+0x2be>
 8000816:	1a84      	subs	r4, r0, r2
 8000818:	eb65 0203 	sbc.w	r2, r5, r3
 800081c:	2001      	movs	r0, #1
 800081e:	4617      	mov	r7, r2
 8000820:	2e00      	cmp	r6, #0
 8000822:	d0e2      	beq.n	80007ea <__udivmoddi4+0xa2>
 8000824:	e9c6 4700 	strd	r4, r7, [r6]
 8000828:	e7df      	b.n	80007ea <__udivmoddi4+0xa2>
 800082a:	b902      	cbnz	r2, 800082e <__udivmoddi4+0xe6>
 800082c:	deff      	udf	#255	; 0xff
 800082e:	fab2 f382 	clz	r3, r2
 8000832:	2b00      	cmp	r3, #0
 8000834:	f040 8090 	bne.w	8000958 <__udivmoddi4+0x210>
 8000838:	1a8a      	subs	r2, r1, r2
 800083a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800083e:	fa1f fe8c 	uxth.w	lr, ip
 8000842:	2101      	movs	r1, #1
 8000844:	fbb2 f5f7 	udiv	r5, r2, r7
 8000848:	fb07 2015 	mls	r0, r7, r5, r2
 800084c:	0c22      	lsrs	r2, r4, #16
 800084e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000852:	fb0e f005 	mul.w	r0, lr, r5
 8000856:	4290      	cmp	r0, r2
 8000858:	d908      	bls.n	800086c <__udivmoddi4+0x124>
 800085a:	eb1c 0202 	adds.w	r2, ip, r2
 800085e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000862:	d202      	bcs.n	800086a <__udivmoddi4+0x122>
 8000864:	4290      	cmp	r0, r2
 8000866:	f200 80cb 	bhi.w	8000a00 <__udivmoddi4+0x2b8>
 800086a:	4645      	mov	r5, r8
 800086c:	1a12      	subs	r2, r2, r0
 800086e:	b2a4      	uxth	r4, r4
 8000870:	fbb2 f0f7 	udiv	r0, r2, r7
 8000874:	fb07 2210 	mls	r2, r7, r0, r2
 8000878:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800087c:	fb0e fe00 	mul.w	lr, lr, r0
 8000880:	45a6      	cmp	lr, r4
 8000882:	d908      	bls.n	8000896 <__udivmoddi4+0x14e>
 8000884:	eb1c 0404 	adds.w	r4, ip, r4
 8000888:	f100 32ff 	add.w	r2, r0, #4294967295
 800088c:	d202      	bcs.n	8000894 <__udivmoddi4+0x14c>
 800088e:	45a6      	cmp	lr, r4
 8000890:	f200 80bb 	bhi.w	8000a0a <__udivmoddi4+0x2c2>
 8000894:	4610      	mov	r0, r2
 8000896:	eba4 040e 	sub.w	r4, r4, lr
 800089a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800089e:	e79f      	b.n	80007e0 <__udivmoddi4+0x98>
 80008a0:	f1c1 0720 	rsb	r7, r1, #32
 80008a4:	408b      	lsls	r3, r1
 80008a6:	fa22 fc07 	lsr.w	ip, r2, r7
 80008aa:	ea4c 0c03 	orr.w	ip, ip, r3
 80008ae:	fa05 f401 	lsl.w	r4, r5, r1
 80008b2:	fa20 f307 	lsr.w	r3, r0, r7
 80008b6:	40fd      	lsrs	r5, r7
 80008b8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80008bc:	4323      	orrs	r3, r4
 80008be:	fbb5 f8f9 	udiv	r8, r5, r9
 80008c2:	fa1f fe8c 	uxth.w	lr, ip
 80008c6:	fb09 5518 	mls	r5, r9, r8, r5
 80008ca:	0c1c      	lsrs	r4, r3, #16
 80008cc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80008d0:	fb08 f50e 	mul.w	r5, r8, lr
 80008d4:	42a5      	cmp	r5, r4
 80008d6:	fa02 f201 	lsl.w	r2, r2, r1
 80008da:	fa00 f001 	lsl.w	r0, r0, r1
 80008de:	d90b      	bls.n	80008f8 <__udivmoddi4+0x1b0>
 80008e0:	eb1c 0404 	adds.w	r4, ip, r4
 80008e4:	f108 3aff 	add.w	sl, r8, #4294967295
 80008e8:	f080 8088 	bcs.w	80009fc <__udivmoddi4+0x2b4>
 80008ec:	42a5      	cmp	r5, r4
 80008ee:	f240 8085 	bls.w	80009fc <__udivmoddi4+0x2b4>
 80008f2:	f1a8 0802 	sub.w	r8, r8, #2
 80008f6:	4464      	add	r4, ip
 80008f8:	1b64      	subs	r4, r4, r5
 80008fa:	b29d      	uxth	r5, r3
 80008fc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000900:	fb09 4413 	mls	r4, r9, r3, r4
 8000904:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000908:	fb03 fe0e 	mul.w	lr, r3, lr
 800090c:	45a6      	cmp	lr, r4
 800090e:	d908      	bls.n	8000922 <__udivmoddi4+0x1da>
 8000910:	eb1c 0404 	adds.w	r4, ip, r4
 8000914:	f103 35ff 	add.w	r5, r3, #4294967295
 8000918:	d26c      	bcs.n	80009f4 <__udivmoddi4+0x2ac>
 800091a:	45a6      	cmp	lr, r4
 800091c:	d96a      	bls.n	80009f4 <__udivmoddi4+0x2ac>
 800091e:	3b02      	subs	r3, #2
 8000920:	4464      	add	r4, ip
 8000922:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000926:	fba3 9502 	umull	r9, r5, r3, r2
 800092a:	eba4 040e 	sub.w	r4, r4, lr
 800092e:	42ac      	cmp	r4, r5
 8000930:	46c8      	mov	r8, r9
 8000932:	46ae      	mov	lr, r5
 8000934:	d356      	bcc.n	80009e4 <__udivmoddi4+0x29c>
 8000936:	d053      	beq.n	80009e0 <__udivmoddi4+0x298>
 8000938:	b156      	cbz	r6, 8000950 <__udivmoddi4+0x208>
 800093a:	ebb0 0208 	subs.w	r2, r0, r8
 800093e:	eb64 040e 	sbc.w	r4, r4, lr
 8000942:	fa04 f707 	lsl.w	r7, r4, r7
 8000946:	40ca      	lsrs	r2, r1
 8000948:	40cc      	lsrs	r4, r1
 800094a:	4317      	orrs	r7, r2
 800094c:	e9c6 7400 	strd	r7, r4, [r6]
 8000950:	4618      	mov	r0, r3
 8000952:	2100      	movs	r1, #0
 8000954:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000958:	f1c3 0120 	rsb	r1, r3, #32
 800095c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000960:	fa20 f201 	lsr.w	r2, r0, r1
 8000964:	fa25 f101 	lsr.w	r1, r5, r1
 8000968:	409d      	lsls	r5, r3
 800096a:	432a      	orrs	r2, r5
 800096c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000970:	fa1f fe8c 	uxth.w	lr, ip
 8000974:	fbb1 f0f7 	udiv	r0, r1, r7
 8000978:	fb07 1510 	mls	r5, r7, r0, r1
 800097c:	0c11      	lsrs	r1, r2, #16
 800097e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000982:	fb00 f50e 	mul.w	r5, r0, lr
 8000986:	428d      	cmp	r5, r1
 8000988:	fa04 f403 	lsl.w	r4, r4, r3
 800098c:	d908      	bls.n	80009a0 <__udivmoddi4+0x258>
 800098e:	eb1c 0101 	adds.w	r1, ip, r1
 8000992:	f100 38ff 	add.w	r8, r0, #4294967295
 8000996:	d22f      	bcs.n	80009f8 <__udivmoddi4+0x2b0>
 8000998:	428d      	cmp	r5, r1
 800099a:	d92d      	bls.n	80009f8 <__udivmoddi4+0x2b0>
 800099c:	3802      	subs	r0, #2
 800099e:	4461      	add	r1, ip
 80009a0:	1b49      	subs	r1, r1, r5
 80009a2:	b292      	uxth	r2, r2
 80009a4:	fbb1 f5f7 	udiv	r5, r1, r7
 80009a8:	fb07 1115 	mls	r1, r7, r5, r1
 80009ac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80009b0:	fb05 f10e 	mul.w	r1, r5, lr
 80009b4:	4291      	cmp	r1, r2
 80009b6:	d908      	bls.n	80009ca <__udivmoddi4+0x282>
 80009b8:	eb1c 0202 	adds.w	r2, ip, r2
 80009bc:	f105 38ff 	add.w	r8, r5, #4294967295
 80009c0:	d216      	bcs.n	80009f0 <__udivmoddi4+0x2a8>
 80009c2:	4291      	cmp	r1, r2
 80009c4:	d914      	bls.n	80009f0 <__udivmoddi4+0x2a8>
 80009c6:	3d02      	subs	r5, #2
 80009c8:	4462      	add	r2, ip
 80009ca:	1a52      	subs	r2, r2, r1
 80009cc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80009d0:	e738      	b.n	8000844 <__udivmoddi4+0xfc>
 80009d2:	4631      	mov	r1, r6
 80009d4:	4630      	mov	r0, r6
 80009d6:	e708      	b.n	80007ea <__udivmoddi4+0xa2>
 80009d8:	4639      	mov	r1, r7
 80009da:	e6e6      	b.n	80007aa <__udivmoddi4+0x62>
 80009dc:	4610      	mov	r0, r2
 80009de:	e6fb      	b.n	80007d8 <__udivmoddi4+0x90>
 80009e0:	4548      	cmp	r0, r9
 80009e2:	d2a9      	bcs.n	8000938 <__udivmoddi4+0x1f0>
 80009e4:	ebb9 0802 	subs.w	r8, r9, r2
 80009e8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80009ec:	3b01      	subs	r3, #1
 80009ee:	e7a3      	b.n	8000938 <__udivmoddi4+0x1f0>
 80009f0:	4645      	mov	r5, r8
 80009f2:	e7ea      	b.n	80009ca <__udivmoddi4+0x282>
 80009f4:	462b      	mov	r3, r5
 80009f6:	e794      	b.n	8000922 <__udivmoddi4+0x1da>
 80009f8:	4640      	mov	r0, r8
 80009fa:	e7d1      	b.n	80009a0 <__udivmoddi4+0x258>
 80009fc:	46d0      	mov	r8, sl
 80009fe:	e77b      	b.n	80008f8 <__udivmoddi4+0x1b0>
 8000a00:	3d02      	subs	r5, #2
 8000a02:	4462      	add	r2, ip
 8000a04:	e732      	b.n	800086c <__udivmoddi4+0x124>
 8000a06:	4608      	mov	r0, r1
 8000a08:	e70a      	b.n	8000820 <__udivmoddi4+0xd8>
 8000a0a:	4464      	add	r4, ip
 8000a0c:	3802      	subs	r0, #2
 8000a0e:	e742      	b.n	8000896 <__udivmoddi4+0x14e>

08000a10 <__aeabi_idiv0>:
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop

08000a14 <startReports>:

#endif

// Configure one sensor to produce periodic reports
static void startReports()
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b084      	sub	sp, #16
 8000a18:	af00      	add	r7, sp, #0
        // SH2_IZRO_MOTION_REQUEST,
        // SH2_SHAKE_DETECTOR,
    };

    // These sensor options are disabled or not used in most cases
    config.changeSensitivityEnabled = false;
 8000a1a:	4b1e      	ldr	r3, [pc, #120]	; (8000a94 <startReports+0x80>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	701a      	strb	r2, [r3, #0]
    config.wakeupEnabled = false;
 8000a20:	4b1c      	ldr	r3, [pc, #112]	; (8000a94 <startReports+0x80>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	709a      	strb	r2, [r3, #2]
    config.changeSensitivityRelative = false;
 8000a26:	4b1b      	ldr	r3, [pc, #108]	; (8000a94 <startReports+0x80>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	705a      	strb	r2, [r3, #1]
    config.alwaysOnEnabled = false;
 8000a2c:	4b19      	ldr	r3, [pc, #100]	; (8000a94 <startReports+0x80>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	70da      	strb	r2, [r3, #3]
    config.sniffEnabled = false;
 8000a32:	4b18      	ldr	r3, [pc, #96]	; (8000a94 <startReports+0x80>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	711a      	strb	r2, [r3, #4]
    config.changeSensitivity = 0;
 8000a38:	4b16      	ldr	r3, [pc, #88]	; (8000a94 <startReports+0x80>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	80da      	strh	r2, [r3, #6]
    config.batchInterval_us = 0;
 8000a3e:	4b15      	ldr	r3, [pc, #84]	; (8000a94 <startReports+0x80>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	60da      	str	r2, [r3, #12]
    config.sensorSpecific = 0;
 8000a44:	4b13      	ldr	r3, [pc, #76]	; (8000a94 <startReports+0x80>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	611a      	str	r2, [r3, #16]

    // Select a report interval.
    // config.reportInterval_us = 100000;  // microseconds (10 Hz)
       config.reportInterval_us = 40000;  // microseconds (25 Hz)
 8000a4a:	4b12      	ldr	r3, [pc, #72]	; (8000a94 <startReports+0x80>)
 8000a4c:	f649 4240 	movw	r2, #40000	; 0x9c40
 8000a50:	609a      	str	r2, [r3, #8]
    // config.reportInterval_us = 10000;  // microseconds (100 Hz)
    // config.reportInterval_us = 2500;   // microseconds (400 Hz)
    // config.reportInterval_us = 1000;   // microseconds (1000 Hz)

    for (int n = 0; n < ARRAY_LEN(enabledSensors); n++)
 8000a52:	2300      	movs	r3, #0
 8000a54:	60fb      	str	r3, [r7, #12]
 8000a56:	e015      	b.n	8000a84 <startReports+0x70>
    {
        // Configure the sensor hub to produce these reports
        sensorId = enabledSensors[n];
 8000a58:	4a0f      	ldr	r2, [pc, #60]	; (8000a98 <startReports+0x84>)
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a60:	60bb      	str	r3, [r7, #8]
        status = sh2_setSensorConfig(sensorId, &config);
 8000a62:	68bb      	ldr	r3, [r7, #8]
 8000a64:	b2db      	uxtb	r3, r3
 8000a66:	490b      	ldr	r1, [pc, #44]	; (8000a94 <startReports+0x80>)
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f006 fbcd 	bl	8007208 <sh2_setSensorConfig>
 8000a6e:	6078      	str	r0, [r7, #4]
        if (status != 0) {
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d003      	beq.n	8000a7e <startReports+0x6a>
            printf("Error while enabling sensor %d\r\n", sensorId);
 8000a76:	68b9      	ldr	r1, [r7, #8]
 8000a78:	4808      	ldr	r0, [pc, #32]	; (8000a9c <startReports+0x88>)
 8000a7a:	f028 f94d 	bl	8028d18 <iprintf>
    for (int n = 0; n < ARRAY_LEN(enabledSensors); n++)
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	3301      	adds	r3, #1
 8000a82:	60fb      	str	r3, [r7, #12]
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d0e6      	beq.n	8000a58 <startReports+0x44>
        }
    }
    
}
 8000a8a:	bf00      	nop
 8000a8c:	bf00      	nop
 8000a8e:	3710      	adds	r7, #16
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	24000bbc 	.word	0x24000bbc
 8000a98:	0802dc04 	.word	0x0802dc04
 8000a9c:	0802b180 	.word	0x0802b180

08000aa0 <eventHandler>:

// Handle non-sensor events from the sensor hub
static void eventHandler(void * cookie, sh2_AsyncEvent_t *pEvent)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	b083      	sub	sp, #12
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
 8000aa8:	6039      	str	r1, [r7, #0]
    // If we see a reset, set a flag so that sensors will be reconfigured.
    if (pEvent->eventId == SH2_RESET) {
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d102      	bne.n	8000ab8 <eventHandler+0x18>
        resetOccurred = true;
 8000ab2:	4b04      	ldr	r3, [pc, #16]	; (8000ac4 <eventHandler+0x24>)
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	701a      	strb	r2, [r3, #0]
    }
}
 8000ab8:	bf00      	nop
 8000aba:	370c      	adds	r7, #12
 8000abc:	46bd      	mov	sp, r7
 8000abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac2:	4770      	bx	lr
 8000ac4:	24000bb8 	.word	0x24000bb8

08000ac8 <delayUs>:
    }
}
#endif

static void delayUs(uint32_t t)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b084      	sub	sp, #16
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
    uint32_t now_us = pSh2Hal->getTimeUs(pSh2Hal);
 8000ad0:	4b0e      	ldr	r3, [pc, #56]	; (8000b0c <delayUs+0x44>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	691b      	ldr	r3, [r3, #16]
 8000ad6:	4a0d      	ldr	r2, [pc, #52]	; (8000b0c <delayUs+0x44>)
 8000ad8:	6812      	ldr	r2, [r2, #0]
 8000ada:	4610      	mov	r0, r2
 8000adc:	4798      	blx	r3
 8000ade:	60f8      	str	r0, [r7, #12]
    uint32_t start_us = now_us;
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	60bb      	str	r3, [r7, #8]

    while (t > (now_us - start_us))
 8000ae4:	e007      	b.n	8000af6 <delayUs+0x2e>
    {
        now_us = pSh2Hal->getTimeUs(pSh2Hal);
 8000ae6:	4b09      	ldr	r3, [pc, #36]	; (8000b0c <delayUs+0x44>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	691b      	ldr	r3, [r3, #16]
 8000aec:	4a07      	ldr	r2, [pc, #28]	; (8000b0c <delayUs+0x44>)
 8000aee:	6812      	ldr	r2, [r2, #0]
 8000af0:	4610      	mov	r0, r2
 8000af2:	4798      	blx	r3
 8000af4:	60f8      	str	r0, [r7, #12]
    while (t > (now_us - start_us))
 8000af6:	68fa      	ldr	r2, [r7, #12]
 8000af8:	68bb      	ldr	r3, [r7, #8]
 8000afa:	1ad3      	subs	r3, r2, r3
 8000afc:	687a      	ldr	r2, [r7, #4]
 8000afe:	429a      	cmp	r2, r3
 8000b00:	d8f1      	bhi.n	8000ae6 <delayUs+0x1e>
    }
}
 8000b02:	bf00      	nop
 8000b04:	bf00      	nop
 8000b06:	3710      	adds	r7, #16
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	24000bb4 	.word	0x24000bb4

08000b10 <reportProdIds>:

#ifndef DSF_OUTPUT
// Read product ids with version info from sensor hub and print them
static void reportProdIds(void)
{
 8000b10:	b5b0      	push	{r4, r5, r7, lr}
 8000b12:	b084      	sub	sp, #16
 8000b14:	af02      	add	r7, sp, #8
    int status;
    
    memset(&prodIds, 0, sizeof(prodIds));
 8000b16:	2254      	movs	r2, #84	; 0x54
 8000b18:	2100      	movs	r1, #0
 8000b1a:	4825      	ldr	r0, [pc, #148]	; (8000bb0 <reportProdIds+0xa0>)
 8000b1c:	f028 faea 	bl	80290f4 <memset>
    status = sh2_getProdIds(&prodIds);
 8000b20:	4823      	ldr	r0, [pc, #140]	; (8000bb0 <reportProdIds+0xa0>)
 8000b22:	f006 fb53 	bl	80071cc <sh2_getProdIds>
 8000b26:	6038      	str	r0, [r7, #0]
    
    if (status < 0) {
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	da03      	bge.n	8000b36 <reportProdIds+0x26>
        printf("Error from sh2_getProdIds.\r\n");
 8000b2e:	4821      	ldr	r0, [pc, #132]	; (8000bb4 <reportProdIds+0xa4>)
 8000b30:	f028 f958 	bl	8028de4 <puts>
        return;
 8000b34:	e038      	b.n	8000ba8 <reportProdIds+0x98>
    }

    // Report the results
    for (int n = 0; n < prodIds.numEntries; n++) {
 8000b36:	2300      	movs	r3, #0
 8000b38:	607b      	str	r3, [r7, #4]
 8000b3a:	e02e      	b.n	8000b9a <reportProdIds+0x8a>
        printf("Part %ld : Version %d.%d.%d Build %ld\r\n",
 8000b3c:	4a1c      	ldr	r2, [pc, #112]	; (8000bb0 <reportProdIds+0xa0>)
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	011b      	lsls	r3, r3, #4
 8000b42:	4413      	add	r3, r2
 8000b44:	3304      	adds	r3, #4
 8000b46:	6819      	ldr	r1, [r3, #0]
               prodIds.entry[n].swPartNumber,
               prodIds.entry[n].swVersionMajor, prodIds.entry[n].swVersionMinor, 
 8000b48:	4a19      	ldr	r2, [pc, #100]	; (8000bb0 <reportProdIds+0xa0>)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	011b      	lsls	r3, r3, #4
 8000b4e:	4413      	add	r3, r2
 8000b50:	3301      	adds	r3, #1
 8000b52:	781b      	ldrb	r3, [r3, #0]
        printf("Part %ld : Version %d.%d.%d Build %ld\r\n",
 8000b54:	461c      	mov	r4, r3
               prodIds.entry[n].swVersionMajor, prodIds.entry[n].swVersionMinor, 
 8000b56:	4a16      	ldr	r2, [pc, #88]	; (8000bb0 <reportProdIds+0xa0>)
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	011b      	lsls	r3, r3, #4
 8000b5c:	4413      	add	r3, r2
 8000b5e:	3302      	adds	r3, #2
 8000b60:	781b      	ldrb	r3, [r3, #0]
        printf("Part %ld : Version %d.%d.%d Build %ld\r\n",
 8000b62:	461d      	mov	r5, r3
               prodIds.entry[n].swVersionPatch, prodIds.entry[n].swBuildNumber);
 8000b64:	4a12      	ldr	r2, [pc, #72]	; (8000bb0 <reportProdIds+0xa0>)
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	011b      	lsls	r3, r3, #4
 8000b6a:	4413      	add	r3, r2
 8000b6c:	330c      	adds	r3, #12
 8000b6e:	881b      	ldrh	r3, [r3, #0]
        printf("Part %ld : Version %d.%d.%d Build %ld\r\n",
 8000b70:	4618      	mov	r0, r3
 8000b72:	4a0f      	ldr	r2, [pc, #60]	; (8000bb0 <reportProdIds+0xa0>)
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	011b      	lsls	r3, r3, #4
 8000b78:	4413      	add	r3, r2
 8000b7a:	3308      	adds	r3, #8
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	9301      	str	r3, [sp, #4]
 8000b80:	9000      	str	r0, [sp, #0]
 8000b82:	462b      	mov	r3, r5
 8000b84:	4622      	mov	r2, r4
 8000b86:	480c      	ldr	r0, [pc, #48]	; (8000bb8 <reportProdIds+0xa8>)
 8000b88:	f028 f8c6 	bl	8028d18 <iprintf>

        // Wait a bit so we don't overflow the console output.
        delayUs(10000);
 8000b8c:	f242 7010 	movw	r0, #10000	; 0x2710
 8000b90:	f7ff ff9a 	bl	8000ac8 <delayUs>
    for (int n = 0; n < prodIds.numEntries; n++) {
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	3301      	adds	r3, #1
 8000b98:	607b      	str	r3, [r7, #4]
 8000b9a:	4b05      	ldr	r3, [pc, #20]	; (8000bb0 <reportProdIds+0xa0>)
 8000b9c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8000ba0:	461a      	mov	r2, r3
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	4293      	cmp	r3, r2
 8000ba6:	dbc9      	blt.n	8000b3c <reportProdIds+0x2c>
    }
}
 8000ba8:	3708      	adds	r7, #8
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bdb0      	pop	{r4, r5, r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	24000b60 	.word	0x24000b60
 8000bb4:	0802b1a4 	.word	0x0802b1a4
 8000bb8:	0802b1c0 	.word	0x0802b1c0
 8000bbc:	00000000 	.word	0x00000000

08000bc0 <printEvent>:
}
*/

// Print a sensor event to the console
static void printEvent(const sh2_SensorEvent_t * event)
{
 8000bc0:	b590      	push	{r4, r7, lr}
 8000bc2:	b0af      	sub	sp, #188	; 0xbc
 8000bc4:	af0e      	add	r7, sp, #56	; 0x38
 8000bc6:	6078      	str	r0, [r7, #4]
    int rc;
    sh2_SensorValue_t value;
    float scaleRadToDeg = 180.0 / 3.14159265358;
 8000bc8:	4bc7      	ldr	r3, [pc, #796]	; (8000ee8 <printEvent+0x328>)
 8000bca:	67fb      	str	r3, [r7, #124]	; 0x7c
    float r, i, j, k, x, y, z;
    // float acc_deg;
    float t;
    static int skip = 0;

    rc = sh2_decodeSensorEvent(&value, event);
 8000bcc:	f107 0308 	add.w	r3, r7, #8
 8000bd0:	6879      	ldr	r1, [r7, #4]
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	f006 fb3c 	bl	8007250 <sh2_decodeSensorEvent>
 8000bd8:	67b8      	str	r0, [r7, #120]	; 0x78
    if (rc != SH2_OK) {
 8000bda:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d004      	beq.n	8000bea <printEvent+0x2a>
        printf("Error decoding sensor event: %d\r\n", rc);
 8000be0:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8000be2:	48c2      	ldr	r0, [pc, #776]	; (8000eec <printEvent+0x32c>)
 8000be4:	f028 f898 	bl	8028d18 <iprintf>
 8000be8:	e1bd      	b.n	8000f66 <printEvent+0x3a6>
        return;
    }

    t = value.timestamp / 1000000.0;  // time in seconds.
 8000bea:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000bee:	4610      	mov	r0, r2
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	f7ff fd5b 	bl	80006ac <__aeabi_ul2d>
 8000bf6:	ec41 0b15 	vmov	d5, r0, r1
 8000bfa:	ed9f 6bb9 	vldr	d6, [pc, #740]	; 8000ee0 <printEvent+0x320>
 8000bfe:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000c02:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000c06:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
    switch (value.sensorId) {
 8000c0a:	7a3b      	ldrb	r3, [r7, #8]
 8000c0c:	3b01      	subs	r3, #1
 8000c0e:	2b2a      	cmp	r3, #42	; 0x2a
 8000c10:	f200 81a2 	bhi.w	8000f58 <printEvent+0x398>
 8000c14:	a201      	add	r2, pc, #4	; (adr r2, 8000c1c <printEvent+0x5c>)
 8000c16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c1a:	bf00      	nop
 8000c1c:	08000cef 	.word	0x08000cef
 8000c20:	08000db9 	.word	0x08000db9
 8000c24:	08000f59 	.word	0x08000f59
 8000c28:	08000f59 	.word	0x08000f59
 8000c2c:	08000d5f 	.word	0x08000d5f
 8000c30:	08000f59 	.word	0x08000f59
 8000c34:	08000dfd 	.word	0x08000dfd
 8000c38:	08000d95 	.word	0x08000d95
 8000c3c:	08000f59 	.word	0x08000f59
 8000c40:	08000f59 	.word	0x08000f59
 8000c44:	08000f59 	.word	0x08000f59
 8000c48:	08000f59 	.word	0x08000f59
 8000c4c:	08000f59 	.word	0x08000f59
 8000c50:	08000f59 	.word	0x08000f59
 8000c54:	08000f59 	.word	0x08000f59
 8000c58:	08000f59 	.word	0x08000f59
 8000c5c:	08000f59 	.word	0x08000f59
 8000c60:	08000f59 	.word	0x08000f59
 8000c64:	08000f59 	.word	0x08000f59
 8000c68:	08000cc9 	.word	0x08000cc9
 8000c6c:	08000d27 	.word	0x08000d27
 8000c70:	08000f59 	.word	0x08000f59
 8000c74:	08000f59 	.word	0x08000f59
 8000c78:	08000f59 	.word	0x08000f59
 8000c7c:	08000f21 	.word	0x08000f21
 8000c80:	08000f59 	.word	0x08000f59
 8000c84:	08000f59 	.word	0x08000f59
 8000c88:	08000f59 	.word	0x08000f59
 8000c8c:	08000f59 	.word	0x08000f59
 8000c90:	08000f59 	.word	0x08000f59
 8000c94:	08000f59 	.word	0x08000f59
 8000c98:	08000f59 	.word	0x08000f59
 8000c9c:	08000f59 	.word	0x08000f59
 8000ca0:	08000f59 	.word	0x08000f59
 8000ca4:	08000f59 	.word	0x08000f59
 8000ca8:	08000f59 	.word	0x08000f59
 8000cac:	08000f59 	.word	0x08000f59
 8000cb0:	08000f59 	.word	0x08000f59
 8000cb4:	08000f59 	.word	0x08000f59
 8000cb8:	08000f59 	.word	0x08000f59
 8000cbc:	08000f59 	.word	0x08000f59
 8000cc0:	08000e41 	.word	0x08000e41
 8000cc4:	08000f11 	.word	0x08000f11
        case SH2_RAW_ACCELEROMETER:
            printf("%8.4f Raw acc: %d %d %d\r\n",
 8000cc8:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8000ccc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
                   t,
                   value.un.rawAccelerometer.x,
 8000cd0:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
                   value.un.rawAccelerometer.y,
 8000cd4:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
                   value.un.rawAccelerometer.z);
 8000cd8:	f9b7 1020 	ldrsh.w	r1, [r7, #32]
            printf("%8.4f Raw acc: %d %d %d\r\n",
 8000cdc:	9102      	str	r1, [sp, #8]
 8000cde:	9201      	str	r2, [sp, #4]
 8000ce0:	9300      	str	r3, [sp, #0]
 8000ce2:	ec53 2b17 	vmov	r2, r3, d7
 8000ce6:	4882      	ldr	r0, [pc, #520]	; (8000ef0 <printEvent+0x330>)
 8000ce8:	f028 f816 	bl	8028d18 <iprintf>
            break;
 8000cec:	e13b      	b.n	8000f66 <printEvent+0x3a6>

        case SH2_ACCELEROMETER:
            printf("%8.4f Acc: %f %f %f\r\n",
 8000cee:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8000cf2:	eeb7 4ae7 	vcvt.f64.f32	d4, s15
                   t,
                   value.un.accelerometer.x,
 8000cf6:	edd7 7a07 	vldr	s15, [r7, #28]
            printf("%8.4f Acc: %f %f %f\r\n",
 8000cfa:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
                   value.un.accelerometer.y,
 8000cfe:	edd7 6a08 	vldr	s13, [r7, #32]
            printf("%8.4f Acc: %f %f %f\r\n",
 8000d02:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
                   value.un.accelerometer.z);
 8000d06:	edd7 5a09 	vldr	s11, [r7, #36]	; 0x24
            printf("%8.4f Acc: %f %f %f\r\n",
 8000d0a:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8000d0e:	ed8d 5b04 	vstr	d5, [sp, #16]
 8000d12:	ed8d 6b02 	vstr	d6, [sp, #8]
 8000d16:	ed8d 7b00 	vstr	d7, [sp]
 8000d1a:	ec53 2b14 	vmov	r2, r3, d4
 8000d1e:	4875      	ldr	r0, [pc, #468]	; (8000ef4 <printEvent+0x334>)
 8000d20:	f027 fffa 	bl	8028d18 <iprintf>
            break;
 8000d24:	e11f      	b.n	8000f66 <printEvent+0x3a6>
            
        case SH2_RAW_GYROSCOPE:
            printf("%8.4f Raw gyro: x:%d y:%d z:%d temp:%d time_us:%ld\r\n",
 8000d26:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8000d2a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
                   t,
                   value.un.rawGyroscope.x,
 8000d2e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
            printf("%8.4f Raw gyro: x:%d y:%d z:%d temp:%d time_us:%ld\r\n",
 8000d32:	461a      	mov	r2, r3
                   value.un.rawGyroscope.y,
 8000d34:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
            printf("%8.4f Raw gyro: x:%d y:%d z:%d temp:%d time_us:%ld\r\n",
 8000d38:	4619      	mov	r1, r3
                   value.un.rawGyroscope.z,
 8000d3a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
            printf("%8.4f Raw gyro: x:%d y:%d z:%d temp:%d time_us:%ld\r\n",
 8000d3e:	4618      	mov	r0, r3
                   value.un.rawGyroscope.temperature,
 8000d40:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
            printf("%8.4f Raw gyro: x:%d y:%d z:%d temp:%d time_us:%ld\r\n",
 8000d44:	461c      	mov	r4, r3
 8000d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d48:	9304      	str	r3, [sp, #16]
 8000d4a:	9403      	str	r4, [sp, #12]
 8000d4c:	9002      	str	r0, [sp, #8]
 8000d4e:	9101      	str	r1, [sp, #4]
 8000d50:	9200      	str	r2, [sp, #0]
 8000d52:	ec53 2b17 	vmov	r2, r3, d7
 8000d56:	4868      	ldr	r0, [pc, #416]	; (8000ef8 <printEvent+0x338>)
 8000d58:	f027 ffde 	bl	8028d18 <iprintf>
                   value.un.rawGyroscope.timestamp);
            break;
 8000d5c:	e103      	b.n	8000f66 <printEvent+0x3a6>
            printf("%8.4f Rotation Vector: "
                  "r:%0.6f i:%0.6f j:%0.6f k:%0.6f (acc: %0.6f deg)\r\n",
                  t,
                  r, i, j, k, acc_deg);
            */
			robot.dataBNO085.timestamp_uS = value.timestamp ; // time in US
 8000d5e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000d62:	4966      	ldr	r1, [pc, #408]	; (8000efc <printEvent+0x33c>)
 8000d64:	e9c1 2300 	strd	r2, r3, [r1]
			robot.dataBNO085.real      = value.un.rotationVector.real;
 8000d68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d6a:	4a64      	ldr	r2, [pc, #400]	; (8000efc <printEvent+0x33c>)
 8000d6c:	6093      	str	r3, [r2, #8]
			robot.dataBNO085.i         = value.un.rotationVector.i;
 8000d6e:	69fb      	ldr	r3, [r7, #28]
 8000d70:	4a62      	ldr	r2, [pc, #392]	; (8000efc <printEvent+0x33c>)
 8000d72:	60d3      	str	r3, [r2, #12]
			robot.dataBNO085.j         = value.un.rotationVector.j;
 8000d74:	6a3b      	ldr	r3, [r7, #32]
 8000d76:	4a61      	ldr	r2, [pc, #388]	; (8000efc <printEvent+0x33c>)
 8000d78:	6113      	str	r3, [r2, #16]
			robot.dataBNO085.k         = value.un.rotationVector.k;
 8000d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d7c:	4a5f      	ldr	r2, [pc, #380]	; (8000efc <printEvent+0x33c>)
 8000d7e:	6153      	str	r3, [r2, #20]
			robot.dataBNO085.accuracy  = scaleRadToDeg *
										value.un.rotationVector.accuracy;
 8000d80:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
			robot.dataBNO085.accuracy  = scaleRadToDeg *
 8000d84:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8000d88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d8c:	4b5b      	ldr	r3, [pc, #364]	; (8000efc <printEvent+0x33c>)
 8000d8e:	edc3 7a06 	vstr	s15, [r3, #24]
            break;
 8000d92:	e0e8      	b.n	8000f66 <printEvent+0x3a6>
            printf("%8.4f GRV: "
                   "r:%0.6f i:%0.6f j:%0.6f k:%0.6f\r\n",
                   t,
                   r, i, j, k);
            */
			robot.dataBNO085.timestamp_uS = value.timestamp ; // time in US
 8000d94:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000d98:	4958      	ldr	r1, [pc, #352]	; (8000efc <printEvent+0x33c>)
 8000d9a:	e9c1 2300 	strd	r2, r3, [r1]
			robot.dataBNO085.real      = value.un.rotationVector.real;
 8000d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000da0:	4a56      	ldr	r2, [pc, #344]	; (8000efc <printEvent+0x33c>)
 8000da2:	6093      	str	r3, [r2, #8]
			robot.dataBNO085.i         = value.un.rotationVector.i;
 8000da4:	69fb      	ldr	r3, [r7, #28]
 8000da6:	4a55      	ldr	r2, [pc, #340]	; (8000efc <printEvent+0x33c>)
 8000da8:	60d3      	str	r3, [r2, #12]
			robot.dataBNO085.j         = value.un.rotationVector.j;
 8000daa:	6a3b      	ldr	r3, [r7, #32]
 8000dac:	4a53      	ldr	r2, [pc, #332]	; (8000efc <printEvent+0x33c>)
 8000dae:	6113      	str	r3, [r2, #16]
			robot.dataBNO085.k         = value.un.rotationVector.k;
 8000db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000db2:	4a52      	ldr	r2, [pc, #328]	; (8000efc <printEvent+0x33c>)
 8000db4:	6153      	str	r3, [r2, #20]
            break;
 8000db6:	e0d6      	b.n	8000f66 <printEvent+0x3a6>
        case SH2_GYROSCOPE_CALIBRATED:
            x = value.un.gyroscope.x;
 8000db8:	69fb      	ldr	r3, [r7, #28]
 8000dba:	663b      	str	r3, [r7, #96]	; 0x60
            y = value.un.gyroscope.y;
 8000dbc:	6a3b      	ldr	r3, [r7, #32]
 8000dbe:	65fb      	str	r3, [r7, #92]	; 0x5c
            z = value.un.gyroscope.z;
 8000dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dc2:	65bb      	str	r3, [r7, #88]	; 0x58
            printf("%8.4f GYRO: "
 8000dc4:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8000dc8:	eeb7 4ae7 	vcvt.f64.f32	d4, s15
 8000dcc:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8000dd0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000dd4:	edd7 6a17 	vldr	s13, [r7, #92]	; 0x5c
 8000dd8:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8000ddc:	edd7 5a16 	vldr	s11, [r7, #88]	; 0x58
 8000de0:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8000de4:	ed8d 5b04 	vstr	d5, [sp, #16]
 8000de8:	ed8d 6b02 	vstr	d6, [sp, #8]
 8000dec:	ed8d 7b00 	vstr	d7, [sp]
 8000df0:	ec53 2b14 	vmov	r2, r3, d4
 8000df4:	4842      	ldr	r0, [pc, #264]	; (8000f00 <printEvent+0x340>)
 8000df6:	f027 ff8f 	bl	8028d18 <iprintf>
                   "x:%0.6f y:%0.6f z:%0.6f\r\n",
                   t,
                   x, y, z);
            break;
 8000dfa:	e0b4      	b.n	8000f66 <printEvent+0x3a6>
        case SH2_GYROSCOPE_UNCALIBRATED:
            x = value.un.gyroscopeUncal.x;
 8000dfc:	69fb      	ldr	r3, [r7, #28]
 8000dfe:	663b      	str	r3, [r7, #96]	; 0x60
            y = value.un.gyroscopeUncal.y;
 8000e00:	6a3b      	ldr	r3, [r7, #32]
 8000e02:	65fb      	str	r3, [r7, #92]	; 0x5c
            z = value.un.gyroscopeUncal.z;
 8000e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e06:	65bb      	str	r3, [r7, #88]	; 0x58
            printf("%8.4f GYRO_UNCAL: "
 8000e08:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8000e0c:	eeb7 4ae7 	vcvt.f64.f32	d4, s15
 8000e10:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8000e14:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e18:	edd7 6a17 	vldr	s13, [r7, #92]	; 0x5c
 8000e1c:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8000e20:	edd7 5a16 	vldr	s11, [r7, #88]	; 0x58
 8000e24:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8000e28:	ed8d 5b04 	vstr	d5, [sp, #16]
 8000e2c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8000e30:	ed8d 7b00 	vstr	d7, [sp]
 8000e34:	ec53 2b14 	vmov	r2, r3, d4
 8000e38:	4832      	ldr	r0, [pc, #200]	; (8000f04 <printEvent+0x344>)
 8000e3a:	f027 ff6d 	bl	8028d18 <iprintf>
                   "x:%0.6f y:%0.6f z:%0.6f\r\n",
                   t,
                   x, y, z);
            break;
 8000e3e:	e092      	b.n	8000f66 <printEvent+0x3a6>
        case SH2_GYRO_INTEGRATED_RV:
            // These come at 1kHz, too fast to print all of them.
            // So only print every 10th one
            skip++;
 8000e40:	4b31      	ldr	r3, [pc, #196]	; (8000f08 <printEvent+0x348>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	3301      	adds	r3, #1
 8000e46:	4a30      	ldr	r2, [pc, #192]	; (8000f08 <printEvent+0x348>)
 8000e48:	6013      	str	r3, [r2, #0]
            if (skip == 10) {
 8000e4a:	4b2f      	ldr	r3, [pc, #188]	; (8000f08 <printEvent+0x348>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	2b0a      	cmp	r3, #10
 8000e50:	f040 8088 	bne.w	8000f64 <printEvent+0x3a4>
                skip = 0;
 8000e54:	4b2c      	ldr	r3, [pc, #176]	; (8000f08 <printEvent+0x348>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	601a      	str	r2, [r3, #0]
                r = value.un.gyroIntegratedRV.real;
 8000e5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e5c:	673b      	str	r3, [r7, #112]	; 0x70
                i = value.un.gyroIntegratedRV.i;
 8000e5e:	69fb      	ldr	r3, [r7, #28]
 8000e60:	66fb      	str	r3, [r7, #108]	; 0x6c
                j = value.un.gyroIntegratedRV.j;
 8000e62:	6a3b      	ldr	r3, [r7, #32]
 8000e64:	66bb      	str	r3, [r7, #104]	; 0x68
                k = value.un.gyroIntegratedRV.k;
 8000e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e68:	667b      	str	r3, [r7, #100]	; 0x64
                x = value.un.gyroIntegratedRV.angVelX;
 8000e6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e6c:	663b      	str	r3, [r7, #96]	; 0x60
                y = value.un.gyroIntegratedRV.angVelY;
 8000e6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e70:	65fb      	str	r3, [r7, #92]	; 0x5c
                z = value.un.gyroIntegratedRV.angVelZ;
 8000e72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e74:	65bb      	str	r3, [r7, #88]	; 0x58
                printf("%8.4f Gyro Integrated RV: "
 8000e76:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8000e7a:	eeb7 0ae7 	vcvt.f64.f32	d0, s15
 8000e7e:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8000e82:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e86:	edd7 6a1b 	vldr	s13, [r7, #108]	; 0x6c
 8000e8a:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8000e8e:	edd7 5a1a 	vldr	s11, [r7, #104]	; 0x68
 8000e92:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8000e96:	edd7 4a19 	vldr	s9, [r7, #100]	; 0x64
 8000e9a:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 8000e9e:	edd7 3a18 	vldr	s7, [r7, #96]	; 0x60
 8000ea2:	eeb7 3ae3 	vcvt.f64.f32	d3, s7
 8000ea6:	edd7 2a17 	vldr	s5, [r7, #92]	; 0x5c
 8000eaa:	eeb7 2ae2 	vcvt.f64.f32	d2, s5
 8000eae:	edd7 1a16 	vldr	s3, [r7, #88]	; 0x58
 8000eb2:	eeb7 1ae1 	vcvt.f64.f32	d1, s3
 8000eb6:	ed8d 1b0c 	vstr	d1, [sp, #48]	; 0x30
 8000eba:	ed8d 2b0a 	vstr	d2, [sp, #40]	; 0x28
 8000ebe:	ed8d 3b08 	vstr	d3, [sp, #32]
 8000ec2:	ed8d 4b06 	vstr	d4, [sp, #24]
 8000ec6:	ed8d 5b04 	vstr	d5, [sp, #16]
 8000eca:	ed8d 6b02 	vstr	d6, [sp, #8]
 8000ece:	ed8d 7b00 	vstr	d7, [sp]
 8000ed2:	ec53 2b10 	vmov	r2, r3, d0
 8000ed6:	480d      	ldr	r0, [pc, #52]	; (8000f0c <printEvent+0x34c>)
 8000ed8:	f027 ff1e 	bl	8028d18 <iprintf>
                       "r:%0.6f i:%0.6f j:%0.6f k:%0.6f x:%0.6f y:%0.6f z:%0.6f\r\n",
                       t,
                       r, i, j, k,
                       x, y, z);
            }
            break;
 8000edc:	e042      	b.n	8000f64 <printEvent+0x3a4>
 8000ede:	bf00      	nop
 8000ee0:	00000000 	.word	0x00000000
 8000ee4:	412e8480 	.word	0x412e8480
 8000ee8:	42652ee1 	.word	0x42652ee1
 8000eec:	0802b1e8 	.word	0x0802b1e8
 8000ef0:	0802b20c 	.word	0x0802b20c
 8000ef4:	0802b228 	.word	0x0802b228
 8000ef8:	0802b240 	.word	0x0802b240
 8000efc:	24000d98 	.word	0x24000d98
 8000f00:	0802b278 	.word	0x0802b278
 8000f04:	0802b2a0 	.word	0x0802b2a0
 8000f08:	24000bd0 	.word	0x24000bd0
 8000f0c:	0802b2cc 	.word	0x0802b2cc
        case SH2_IZRO_MOTION_REQUEST:
            printf("IZRO Request: intent:%d, request:%d\r\n",
                   value.un.izroRequest.intent,
 8000f10:	7f3b      	ldrb	r3, [r7, #28]
            printf("IZRO Request: intent:%d, request:%d\r\n",
 8000f12:	4619      	mov	r1, r3
                   value.un.izroRequest.request);
 8000f14:	7f7b      	ldrb	r3, [r7, #29]
            printf("IZRO Request: intent:%d, request:%d\r\n",
 8000f16:	461a      	mov	r2, r3
 8000f18:	4814      	ldr	r0, [pc, #80]	; (8000f6c <printEvent+0x3ac>)
 8000f1a:	f027 fefd 	bl	8028d18 <iprintf>
            break;
 8000f1e:	e022      	b.n	8000f66 <printEvent+0x3a6>
        case SH2_SHAKE_DETECTOR:
            printf("Shake Axis: %c%c%c\r\n",
                   (value.un.shakeDetector.shake & SHAKE_X) ? 'X' : '.',
 8000f20:	8bbb      	ldrh	r3, [r7, #28]
 8000f22:	f003 0301 	and.w	r3, r3, #1
            printf("Shake Axis: %c%c%c\r\n",
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d001      	beq.n	8000f2e <printEvent+0x36e>
 8000f2a:	2158      	movs	r1, #88	; 0x58
 8000f2c:	e000      	b.n	8000f30 <printEvent+0x370>
 8000f2e:	212e      	movs	r1, #46	; 0x2e
                   (value.un.shakeDetector.shake & SHAKE_Y) ? 'Y' : '.',
 8000f30:	8bbb      	ldrh	r3, [r7, #28]
 8000f32:	f003 0302 	and.w	r3, r3, #2
            printf("Shake Axis: %c%c%c\r\n",
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d001      	beq.n	8000f3e <printEvent+0x37e>
 8000f3a:	2259      	movs	r2, #89	; 0x59
 8000f3c:	e000      	b.n	8000f40 <printEvent+0x380>
 8000f3e:	222e      	movs	r2, #46	; 0x2e
                   (value.un.shakeDetector.shake & SHAKE_Z) ? 'Z' : '.');
 8000f40:	8bbb      	ldrh	r3, [r7, #28]
 8000f42:	f003 0304 	and.w	r3, r3, #4
            printf("Shake Axis: %c%c%c\r\n",
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d001      	beq.n	8000f4e <printEvent+0x38e>
 8000f4a:	235a      	movs	r3, #90	; 0x5a
 8000f4c:	e000      	b.n	8000f50 <printEvent+0x390>
 8000f4e:	232e      	movs	r3, #46	; 0x2e
 8000f50:	4807      	ldr	r0, [pc, #28]	; (8000f70 <printEvent+0x3b0>)
 8000f52:	f027 fee1 	bl	8028d18 <iprintf>

            break;
 8000f56:	e006      	b.n	8000f66 <printEvent+0x3a6>
        default:
            printf("Unknown sensor: %d\r\n", value.sensorId);
 8000f58:	7a3b      	ldrb	r3, [r7, #8]
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	4805      	ldr	r0, [pc, #20]	; (8000f74 <printEvent+0x3b4>)
 8000f5e:	f027 fedb 	bl	8028d18 <iprintf>
            break;
 8000f62:	e000      	b.n	8000f66 <printEvent+0x3a6>
            break;
 8000f64:	bf00      	nop
    }
}
 8000f66:	3784      	adds	r7, #132	; 0x84
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd90      	pop	{r4, r7, pc}
 8000f6c:	0802b320 	.word	0x0802b320
 8000f70:	0802b348 	.word	0x0802b348
 8000f74:	0802b360 	.word	0x0802b360

08000f78 <sensorHandler>:
#endif

// Handle sensor events.
static void sensorHandler(void * cookie, sh2_SensorEvent_t *pEvent)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	6039      	str	r1, [r7, #0]
#ifdef DSF_OUTPUT
    printDsf(pEvent);
#else
    printEvent(pEvent);
 8000f82:	6838      	ldr	r0, [r7, #0]
 8000f84:	f7ff fe1c 	bl	8000bc0 <printEvent>
    // getData(pEvent);
#endif
}
 8000f88:	bf00      	nop
 8000f8a:	3708      	adds	r7, #8
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}

08000f90 <BNO085_init>:

// --- Public methods -------------------------------------------------

// Initialize BNO085.
void BNO085_init(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
    int status;
    
    printf("\r\nCEVA SH2 Sensor Hub - BNO085.\r\n");
 8000f96:	4813      	ldr	r0, [pc, #76]	; (8000fe4 <BNO085_init+0x54>)
 8000f98:	f027 ff24 	bl	8028de4 <puts>
        }
    }
#endif

    // Create HAL instance
    pSh2Hal = sh2_hal_init();
 8000f9c:	f003 ff50 	bl	8004e40 <sh2_hal_init>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	4a11      	ldr	r2, [pc, #68]	; (8000fe8 <BNO085_init+0x58>)
 8000fa4:	6013      	str	r3, [r2, #0]

    // Open SH2 interface (also registers non-sensor event handler.)
    status = sh2_open(pSh2Hal, eventHandler, NULL);
 8000fa6:	4b10      	ldr	r3, [pc, #64]	; (8000fe8 <BNO085_init+0x58>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	2200      	movs	r2, #0
 8000fac:	490f      	ldr	r1, [pc, #60]	; (8000fec <BNO085_init+0x5c>)
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f006 f84c 	bl	800704c <sh2_open>
 8000fb4:	6078      	str	r0, [r7, #4]
    if (status != SH2_OK) {
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d003      	beq.n	8000fc4 <BNO085_init+0x34>
        printf("Error, %d, from sh2_open.\r\n", status);
 8000fbc:	6879      	ldr	r1, [r7, #4]
 8000fbe:	480c      	ldr	r0, [pc, #48]	; (8000ff0 <BNO085_init+0x60>)
 8000fc0:	f027 feaa 	bl	8028d18 <iprintf>
    }

    // Register sensor listener
    sh2_setSensorCallback(sensorHandler, NULL);
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	480b      	ldr	r0, [pc, #44]	; (8000ff4 <BNO085_init+0x64>)
 8000fc8:	f006 f8ea 	bl	80071a0 <sh2_setSensorCallback>
#ifdef DSF_OUTPUT
    // Print DSF file headers
    printDsfHeaders();
#else
    // Read and display device product ids
    reportProdIds();
 8000fcc:	f7ff fda0 	bl	8000b10 <reportProdIds>
#endif

    // resetOccurred would have been set earlier.
    // We can reset it since we are starting the sensor reports now.
    resetOccurred = false;
 8000fd0:	4b09      	ldr	r3, [pc, #36]	; (8000ff8 <BNO085_init+0x68>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	701a      	strb	r2, [r3, #0]
    // doesn't take effect until the system is restarted.)
    configShakeDetector();
#endif

    // Start the flow of sensor reports
    startReports();
 8000fd6:	f7ff fd1d 	bl	8000a14 <startReports>
}
 8000fda:	bf00      	nop
 8000fdc:	3708      	adds	r7, #8
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	0802b378 	.word	0x0802b378
 8000fe8:	24000bb4 	.word	0x24000bb4
 8000fec:	08000aa1 	.word	0x08000aa1
 8000ff0:	0802b39c 	.word	0x0802b39c
 8000ff4:	08000f79 	.word	0x08000f79
 8000ff8:	24000bb8 	.word	0x24000bb8

08000ffc <BNO085_service>:

// This must be called periodically.  (The BNO085 main calls it continuously in a loop.)
// It calls sh2_service to keep data flowing between host and sensor hub.
void BNO085_service(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
    if (resetOccurred) {
 8001000:	4b06      	ldr	r3, [pc, #24]	; (800101c <BNO085_service+0x20>)
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d004      	beq.n	8001012 <BNO085_service+0x16>
        // Restart the flow of sensor reports
        resetOccurred = false;
 8001008:	4b04      	ldr	r3, [pc, #16]	; (800101c <BNO085_service+0x20>)
 800100a:	2200      	movs	r2, #0
 800100c:	701a      	strb	r2, [r3, #0]
        startReports();
 800100e:	f7ff fd01 	bl	8000a14 <startReports>
    }
    
    // Service the sensor hub.
    // Sensor reports and event processing handled by callbacks.
    sh2_service();
 8001012:	f006 f8b5 	bl	8007180 <sh2_service>
}
 8001016:	bf00      	nop
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	24000bb8 	.word	0x24000bb8

08001020 <VL53L0X_DetectSensors>:
/** Reset all sensor then do presence detection
 * All present devices are data initiated and assigned to their final I2C address
 * @return
 */
int VL53L0X_DetectSensors(int nDev)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b088      	sub	sp, #32
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
    int i;
    uint16_t Id;
    int status = VL53L0X_ERROR_NONE;
 8001028:	2300      	movs	r3, #0
 800102a:	61bb      	str	r3, [r7, #24]
    int FinalAddress;

    int nDevPresent = 0;  // number of device presented
 800102c:	2300      	movs	r3, #0
 800102e:	617b      	str	r3, [r7, #20]

    // disable all VL53L0Xs, set XSHUT to low to disable the device
    HAL_GPIO_WritePin(VL53L0X01_Out_XShut_GPIO_Port, VL53L0X01_Out_XShut_Pin, GPIO_PIN_RESET);
 8001030:	2200      	movs	r2, #0
 8001032:	2180      	movs	r1, #128	; 0x80
 8001034:	486c      	ldr	r0, [pc, #432]	; (80011e8 <VL53L0X_DetectSensors+0x1c8>)
 8001036:	f00b ffc7 	bl	800cfc8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(VL53L0X02_Out_XShut_GPIO_Port, VL53L0X02_Out_XShut_Pin, GPIO_PIN_RESET);
 800103a:	2200      	movs	r2, #0
 800103c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001040:	4869      	ldr	r0, [pc, #420]	; (80011e8 <VL53L0X_DetectSensors+0x1c8>)
 8001042:	f00b ffc1 	bl	800cfc8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(VL53L0X03_Out_XShut_GPIO_Port, VL53L0X03_Out_XShut_Pin, GPIO_PIN_RESET);
 8001046:	2200      	movs	r2, #0
 8001048:	f44f 7100 	mov.w	r1, #512	; 0x200
 800104c:	4866      	ldr	r0, [pc, #408]	; (80011e8 <VL53L0X_DetectSensors+0x1c8>)
 800104e:	f00b ffbb 	bl	800cfc8 <HAL_GPIO_WritePin>

    /* detect all sensors */
    for (i = 0; i < nDev; i++)
 8001052:	2300      	movs	r3, #0
 8001054:	61fb      	str	r3, [r7, #28]
 8001056:	e0bd      	b.n	80011d4 <VL53L0X_DetectSensors+0x1b4>
    {
        VL53L0X_Dev_t *pDev;
        pDev = &VL53L0XDevs[i];
 8001058:	69fb      	ldr	r3, [r7, #28]
 800105a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800105e:	fb02 f303 	mul.w	r3, r2, r3
 8001062:	4a62      	ldr	r2, [pc, #392]	; (80011ec <VL53L0X_DetectSensors+0x1cc>)
 8001064:	4413      	add	r3, r2
 8001066:	613b      	str	r3, [r7, #16]
        pDev->I2cDevAddr = 0x52;
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	2252      	movs	r2, #82	; 0x52
 800106c:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
        pDev->Present = 0;
 8001070:	693b      	ldr	r3, [r7, #16]
 8001072:	2200      	movs	r2, #0
 8001074:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
        HAL_Delay(2);
 8001078:	2002      	movs	r0, #2
 800107a:	f009 fa1f 	bl	800a4bc <HAL_Delay>

        // set XSHUT to high to enable the device
        if(0 == i) HAL_GPIO_WritePin(VL53L0X01_Out_XShut_GPIO_Port, VL53L0X01_Out_XShut_Pin, GPIO_PIN_SET);
 800107e:	69fb      	ldr	r3, [r7, #28]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d104      	bne.n	800108e <VL53L0X_DetectSensors+0x6e>
 8001084:	2201      	movs	r2, #1
 8001086:	2180      	movs	r1, #128	; 0x80
 8001088:	4857      	ldr	r0, [pc, #348]	; (80011e8 <VL53L0X_DetectSensors+0x1c8>)
 800108a:	f00b ff9d 	bl	800cfc8 <HAL_GPIO_WritePin>
        if(1 == i) HAL_GPIO_WritePin(VL53L0X02_Out_XShut_GPIO_Port, VL53L0X02_Out_XShut_Pin, GPIO_PIN_SET);
 800108e:	69fb      	ldr	r3, [r7, #28]
 8001090:	2b01      	cmp	r3, #1
 8001092:	d105      	bne.n	80010a0 <VL53L0X_DetectSensors+0x80>
 8001094:	2201      	movs	r2, #1
 8001096:	f44f 7180 	mov.w	r1, #256	; 0x100
 800109a:	4853      	ldr	r0, [pc, #332]	; (80011e8 <VL53L0X_DetectSensors+0x1c8>)
 800109c:	f00b ff94 	bl	800cfc8 <HAL_GPIO_WritePin>
        if(2 == i) HAL_GPIO_WritePin(VL53L0X03_Out_XShut_GPIO_Port, VL53L0X03_Out_XShut_Pin, GPIO_PIN_SET);
 80010a0:	69fb      	ldr	r3, [r7, #28]
 80010a2:	2b02      	cmp	r3, #2
 80010a4:	d105      	bne.n	80010b2 <VL53L0X_DetectSensors+0x92>
 80010a6:	2201      	movs	r2, #1
 80010a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010ac:	484e      	ldr	r0, [pc, #312]	; (80011e8 <VL53L0X_DetectSensors+0x1c8>)
 80010ae:	f00b ff8b 	bl	800cfc8 <HAL_GPIO_WritePin>

        // note default or after XShut, the i2c addr = 0x52
        // under normal operation, 1st, 2nd, & third devices are configured to 0x54, 0x56, & 0x58, respectively.
        FinalAddress = 0x52 + (i+1)*2;
 80010b2:	69fb      	ldr	r3, [r7, #28]
 80010b4:	332a      	adds	r3, #42	; 0x2a
 80010b6:	005b      	lsls	r3, r3, #1
 80010b8:	60fb      	str	r3, [r7, #12]
        HAL_Delay(10);
 80010ba:	200a      	movs	r0, #10
 80010bc:	f009 f9fe 	bl	800a4bc <HAL_Delay>

        status = 0;
 80010c0:	2300      	movs	r3, #0
 80010c2:	61bb      	str	r3, [r7, #24]
		/* Set I2C standard mode (400 KHz) before doing the first register access */
		if (status == VL53L0X_ERROR_NONE) status = VL53L0X_WrByte(pDev, 0x88, 0x00);
 80010c4:	69bb      	ldr	r3, [r7, #24]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d106      	bne.n	80010d8 <VL53L0X_DetectSensors+0xb8>
 80010ca:	2200      	movs	r2, #0
 80010cc:	2188      	movs	r1, #136	; 0x88
 80010ce:	6938      	ldr	r0, [r7, #16]
 80010d0:	f01b fa4a 	bl	801c568 <VL53L0X_WrByte>
 80010d4:	4603      	mov	r3, r0
 80010d6:	61bb      	str	r3, [r7, #24]
		if (status != 0)
 80010d8:	69bb      	ldr	r3, [r7, #24]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d006      	beq.n	80010ec <VL53L0X_DetectSensors+0xcc>
		{
			printf("\r\n#%d, WrByte, index = 0x88, data = 0x00, status = %d \r\n", i+1,status);
 80010de:	69fb      	ldr	r3, [r7, #28]
 80010e0:	3301      	adds	r3, #1
 80010e2:	69ba      	ldr	r2, [r7, #24]
 80010e4:	4619      	mov	r1, r3
 80010e6:	4842      	ldr	r0, [pc, #264]	; (80011f0 <VL53L0X_DetectSensors+0x1d0>)
 80010e8:	f027 fe16 	bl	8028d18 <iprintf>
			// break;
		}

		Id = 0;
 80010ec:	2300      	movs	r3, #0
 80010ee:	817b      	strh	r3, [r7, #10]
		/* Try to read one register using default 0x52 address */
		status = VL53L0X_RdWord(pDev, VL53L0X_REG_IDENTIFICATION_MODEL_ID, &Id);
 80010f0:	f107 030a 	add.w	r3, r7, #10
 80010f4:	461a      	mov	r2, r3
 80010f6:	21c0      	movs	r1, #192	; 0xc0
 80010f8:	6938      	ldr	r0, [r7, #16]
 80010fa:	f01b fae1 	bl	801c6c0 <VL53L0X_RdWord>
 80010fe:	4603      	mov	r3, r0
 8001100:	61bb      	str	r3, [r7, #24]
		if (status != 0)
 8001102:	69bb      	ldr	r3, [r7, #24]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d005      	beq.n	8001114 <VL53L0X_DetectSensors+0xf4>
		{
			printf("#%d Read id failed.\r\n", i+1);
 8001108:	69fb      	ldr	r3, [r7, #28]
 800110a:	3301      	adds	r3, #1
 800110c:	4619      	mov	r1, r3
 800110e:	4839      	ldr	r0, [pc, #228]	; (80011f4 <VL53L0X_DetectSensors+0x1d4>)
 8001110:	f027 fe02 	bl	8028d18 <iprintf>
			// break;
		}
		if (Id == 0xEEAA)
 8001114:	897b      	ldrh	r3, [r7, #10]
 8001116:	f64e 62aa 	movw	r2, #61098	; 0xeeaa
 800111a:	4293      	cmp	r3, r2
 800111c:	d14e      	bne.n	80011bc <VL53L0X_DetectSensors+0x19c>
		{
			/* Sensor is found => Change its I2C address to final one */
			status = VL53L0X_SetDeviceAddress(pDev,FinalAddress);
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	b2db      	uxtb	r3, r3
 8001122:	4619      	mov	r1, r3
 8001124:	6938      	ldr	r0, [r7, #16]
 8001126:	f016 fb18 	bl	801775a <VL53L0X_SetDeviceAddress>
 800112a:	4603      	mov	r3, r0
 800112c:	61bb      	str	r3, [r7, #24]
			if (status != 0)
 800112e:	69bb      	ldr	r3, [r7, #24]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d005      	beq.n	8001140 <VL53L0X_DetectSensors+0x120>
			{
				printf("#%d VL53L0X_SetDeviceAddress failed.\r\n", i+1);
 8001134:	69fb      	ldr	r3, [r7, #28]
 8001136:	3301      	adds	r3, #1
 8001138:	4619      	mov	r1, r3
 800113a:	482f      	ldr	r0, [pc, #188]	; (80011f8 <VL53L0X_DetectSensors+0x1d8>)
 800113c:	f027 fdec 	bl	8028d18 <iprintf>
				// break;
			}
			pDev->I2cDevAddr = FinalAddress;
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	b2da      	uxtb	r2, r3
 8001144:	693b      	ldr	r3, [r7, #16]
 8001146:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160

			/* Check all is OK with the new I2C address and initialize the sensor */
			status = VL53L0X_RdWord(pDev, VL53L0X_REG_IDENTIFICATION_MODEL_ID, &Id);
 800114a:	f107 030a 	add.w	r3, r7, #10
 800114e:	461a      	mov	r2, r3
 8001150:	21c0      	movs	r1, #192	; 0xc0
 8001152:	6938      	ldr	r0, [r7, #16]
 8001154:	f01b fab4 	bl	801c6c0 <VL53L0X_RdWord>
 8001158:	4603      	mov	r3, r0
 800115a:	61bb      	str	r3, [r7, #24]
			if (status != 0)
 800115c:	69bb      	ldr	r3, [r7, #24]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d005      	beq.n	800116e <VL53L0X_DetectSensors+0x14e>
			{
				printf("#%d VL53L0X_RdWord failed.\r\n", i+1);
 8001162:	69fb      	ldr	r3, [r7, #28]
 8001164:	3301      	adds	r3, #1
 8001166:	4619      	mov	r1, r3
 8001168:	4824      	ldr	r0, [pc, #144]	; (80011fc <VL53L0X_DetectSensors+0x1dc>)
 800116a:	f027 fdd5 	bl	8028d18 <iprintf>
				// break;
			}

			status = VL53L0X_DataInit(pDev);
 800116e:	6938      	ldr	r0, [r7, #16]
 8001170:	f016 fb0c 	bl	801778c <VL53L0X_DataInit>
 8001174:	4603      	mov	r3, r0
 8001176:	61bb      	str	r3, [r7, #24]
			if(status != 0)
 8001178:	69bb      	ldr	r3, [r7, #24]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d005      	beq.n	800118a <VL53L0X_DetectSensors+0x16a>
			{
				printf("#%d VL53L0X_DataInit failed.\r\n", i+1);
 800117e:	69fb      	ldr	r3, [r7, #28]
 8001180:	3301      	adds	r3, #1
 8001182:	4619      	mov	r1, r3
 8001184:	481e      	ldr	r0, [pc, #120]	; (8001200 <VL53L0X_DetectSensors+0x1e0>)
 8001186:	f027 fdc7 	bl	8028d18 <iprintf>
				// break;
			}
			printf("\r\nVL53L0X, Id = #%d, Present and initiated to final 0x%x \r\n", pDev->Id, pDev->I2cDevAddr);
 800118a:	693b      	ldr	r3, [r7, #16]
 800118c:	f8d3 1164 	ldr.w	r1, [r3, #356]	; 0x164
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 8001196:	461a      	mov	r2, r3
 8001198:	481a      	ldr	r0, [pc, #104]	; (8001204 <VL53L0X_DetectSensors+0x1e4>)
 800119a:	f027 fdbd 	bl	8028d18 <iprintf>
			nDevPresent++;
 800119e:	697b      	ldr	r3, [r7, #20]
 80011a0:	3301      	adds	r3, #1
 80011a2:	617b      	str	r3, [r7, #20]
			pDev->Present = 1;
 80011a4:	693b      	ldr	r3, [r7, #16]
 80011a6:	2201      	movs	r2, #1
 80011a8:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
			pDev->Enabled = 1;
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	2201      	movs	r2, #1
 80011b0:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
			HAL_Delay(5);
 80011b4:	2005      	movs	r0, #5
 80011b6:	f009 f981 	bl	800a4bc <HAL_Delay>
 80011ba:	e008      	b.n	80011ce <VL53L0X_DetectSensors+0x1ae>
		}
		else
		{
			printf("#%d unknown ID %x\r\n", i+1, Id);
 80011bc:	69fb      	ldr	r3, [r7, #28]
 80011be:	3301      	adds	r3, #1
 80011c0:	897a      	ldrh	r2, [r7, #10]
 80011c2:	4619      	mov	r1, r3
 80011c4:	4810      	ldr	r0, [pc, #64]	; (8001208 <VL53L0X_DetectSensors+0x1e8>)
 80011c6:	f027 fda7 	bl	8028d18 <iprintf>
			status = 1;
 80011ca:	2301      	movs	r3, #1
 80011cc:	61bb      	str	r3, [r7, #24]
    for (i = 0; i < nDev; i++)
 80011ce:	69fb      	ldr	r3, [r7, #28]
 80011d0:	3301      	adds	r3, #1
 80011d2:	61fb      	str	r3, [r7, #28]
 80011d4:	69fa      	ldr	r2, [r7, #28]
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	429a      	cmp	r2, r3
 80011da:	f6ff af3d 	blt.w	8001058 <VL53L0X_DetectSensors+0x38>
		}

     }
     return nDevPresent;
 80011de:	697b      	ldr	r3, [r7, #20]
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	3720      	adds	r7, #32
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	58021000 	.word	0x58021000
 80011ec:	24000034 	.word	0x24000034
 80011f0:	0802b3c4 	.word	0x0802b3c4
 80011f4:	0802b400 	.word	0x0802b400
 80011f8:	0802b418 	.word	0x0802b418
 80011fc:	0802b440 	.word	0x0802b440
 8001200:	0802b460 	.word	0x0802b460
 8001204:	0802b480 	.word	0x0802b480
 8001208:	0802b4bc 	.word	0x0802b4bc

0800120c <VL53L0X_SetupSingleShot>:


/** Setup all detected sensors for single shot mode and setup ranging configuration  */
VL53L0X_Error VL53L0X_SetupSingleShot(RangingConfig_e rangingConfig, int nDev)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b08a      	sub	sp, #40	; 0x28
 8001210:	af00      	add	r7, sp, #0
 8001212:	4603      	mov	r3, r0
 8001214:	6039      	str	r1, [r7, #0]
 8001216:	71fb      	strb	r3, [r7, #7]
    int i;
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8001218:	2300      	movs	r3, #0
 800121a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    uint8_t VhvSettings;
    uint8_t PhaseCal;
    uint32_t refSpadCount;
	uint8_t isApertureSpads;
	FixPoint1616_t signalLimit = (FixPoint1616_t)(0.25*65536);
 800121e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001222:	61fb      	str	r3, [r7, #28]
	FixPoint1616_t sigmaLimit = (FixPoint1616_t)(18*65536);
 8001224:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001228:	61bb      	str	r3, [r7, #24]
	uint32_t timingBudget = 33000;
 800122a:	f248 03e8 	movw	r3, #33000	; 0x80e8
 800122e:	617b      	str	r3, [r7, #20]
	uint8_t preRangeVcselPeriod = 14;
 8001230:	230e      	movs	r3, #14
 8001232:	74fb      	strb	r3, [r7, #19]
	uint8_t finalRangeVcselPeriod = 10;
 8001234:	230a      	movs	r3, #10
 8001236:	74bb      	strb	r3, [r7, #18]

    for( i = 0; i < nDev; i++)
 8001238:	2300      	movs	r3, #0
 800123a:	627b      	str	r3, [r7, #36]	; 0x24
 800123c:	e15d      	b.n	80014fa <VL53L0X_SetupSingleShot+0x2ee>
    {
        if( VL53L0XDevs[i].Present)
 800123e:	4ab4      	ldr	r2, [pc, #720]	; (8001510 <VL53L0X_SetupSingleShot+0x304>)
 8001240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001242:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8001246:	fb01 f303 	mul.w	r3, r1, r3
 800124a:	4413      	add	r3, r2
 800124c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	2b00      	cmp	r3, #0
 8001254:	f000 814e 	beq.w	80014f4 <VL53L0X_SetupSingleShot+0x2e8>
        {
        	// printf("VL53L0X_StaticInit, i = %d \r\n",i+1);

            status=VL53L0X_StaticInit(&VL53L0XDevs[i]);
 8001258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800125a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800125e:	fb02 f303 	mul.w	r3, r2, r3
 8001262:	4aab      	ldr	r2, [pc, #684]	; (8001510 <VL53L0X_SetupSingleShot+0x304>)
 8001264:	4413      	add	r3, r2
 8001266:	4618      	mov	r0, r3
 8001268:	f016 fbf4 	bl	8017a54 <VL53L0X_StaticInit>
 800126c:	4603      	mov	r3, r0
 800126e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
            if( status )
 8001272:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8001276:	2b00      	cmp	r3, #0
 8001278:	d005      	beq.n	8001286 <VL53L0X_SetupSingleShot+0x7a>
            {
                printf("VL53L0X_StaticInit %d failed.\r\n",i+1);
 800127a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800127c:	3301      	adds	r3, #1
 800127e:	4619      	mov	r1, r3
 8001280:	48a4      	ldr	r0, [pc, #656]	; (8001514 <VL53L0X_SetupSingleShot+0x308>)
 8001282:	f027 fd49 	bl	8028d18 <iprintf>
            }

            status = VL53L0X_PerformRefSpadManagement(&VL53L0XDevs[i], &refSpadCount, &isApertureSpads);
 8001286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001288:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800128c:	fb02 f303 	mul.w	r3, r2, r3
 8001290:	4a9f      	ldr	r2, [pc, #636]	; (8001510 <VL53L0X_SetupSingleShot+0x304>)
 8001292:	4413      	add	r3, r2
 8001294:	f107 020b 	add.w	r2, r7, #11
 8001298:	f107 010c 	add.w	r1, r7, #12
 800129c:	4618      	mov	r0, r3
 800129e:	f017 ff3f 	bl	8019120 <VL53L0X_PerformRefSpadManagement>
 80012a2:	4603      	mov	r3, r0
 80012a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			if( status )
 80012a8:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d002      	beq.n	80012b6 <VL53L0X_SetupSingleShot+0xaa>
			{
				printf("VL53L0X_PerformRefSpadManagement failed.\r\n");
 80012b0:	4899      	ldr	r0, [pc, #612]	; (8001518 <VL53L0X_SetupSingleShot+0x30c>)
 80012b2:	f027 fd97 	bl	8028de4 <puts>
			}

            status = VL53L0X_PerformRefCalibration(&VL53L0XDevs[i], &VhvSettings, &PhaseCal);
 80012b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012b8:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80012bc:	fb02 f303 	mul.w	r3, r2, r3
 80012c0:	4a93      	ldr	r2, [pc, #588]	; (8001510 <VL53L0X_SetupSingleShot+0x304>)
 80012c2:	4413      	add	r3, r2
 80012c4:	f107 0210 	add.w	r2, r7, #16
 80012c8:	f107 0111 	add.w	r1, r7, #17
 80012cc:	4618      	mov	r0, r3
 80012ce:	f017 fa53 	bl	8018778 <VL53L0X_PerformRefCalibration>
 80012d2:	4603      	mov	r3, r0
 80012d4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			if( status )
 80012d8:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d002      	beq.n	80012e6 <VL53L0X_SetupSingleShot+0xda>
			{
			    printf("VL53L0X_PerformRefCalibration failed.\r\n");
 80012e0:	488e      	ldr	r0, [pc, #568]	; (800151c <VL53L0X_SetupSingleShot+0x310>)
 80012e2:	f027 fd7f 	bl	8028de4 <puts>
			}

            status = VL53L0X_SetDeviceMode(&VL53L0XDevs[i], VL53L0X_DEVICEMODE_SINGLE_RANGING); // Setup in single ranging mode
 80012e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012e8:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80012ec:	fb02 f303 	mul.w	r3, r2, r3
 80012f0:	4a87      	ldr	r2, [pc, #540]	; (8001510 <VL53L0X_SetupSingleShot+0x304>)
 80012f2:	4413      	add	r3, r2
 80012f4:	2100      	movs	r1, #0
 80012f6:	4618      	mov	r0, r3
 80012f8:	f016 fdbe 	bl	8017e78 <VL53L0X_SetDeviceMode>
 80012fc:	4603      	mov	r3, r0
 80012fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
            if( status )
 8001302:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8001306:	2b00      	cmp	r3, #0
 8001308:	d002      	beq.n	8001310 <VL53L0X_SetupSingleShot+0x104>
            {
                printf("VL53L0X_SetDeviceMode failed.\r\n");
 800130a:	4885      	ldr	r0, [pc, #532]	; (8001520 <VL53L0X_SetupSingleShot+0x314>)
 800130c:	f027 fd6a 	bl	8028de4 <puts>
            }

            status = VL53L0X_SetLimitCheckEnable(&VL53L0XDevs[i], VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1); // Enable Sigma limit
 8001310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001312:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001316:	fb02 f303 	mul.w	r3, r2, r3
 800131a:	4a7d      	ldr	r2, [pc, #500]	; (8001510 <VL53L0X_SetupSingleShot+0x304>)
 800131c:	4413      	add	r3, r2
 800131e:	2201      	movs	r2, #1
 8001320:	2100      	movs	r1, #0
 8001322:	4618      	mov	r0, r3
 8001324:	f017 f822 	bl	801836c <VL53L0X_SetLimitCheckEnable>
 8001328:	4603      	mov	r3, r0
 800132a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			if( status )
 800132e:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8001332:	2b00      	cmp	r3, #0
 8001334:	d002      	beq.n	800133c <VL53L0X_SetupSingleShot+0x130>
			{
			    printf("VL53L0X_SetLimitCheckEnable failed.\r\n");
 8001336:	487b      	ldr	r0, [pc, #492]	; (8001524 <VL53L0X_SetupSingleShot+0x318>)
 8001338:	f027 fd54 	bl	8028de4 <puts>
			}

			status = VL53L0X_SetLimitCheckEnable(&VL53L0XDevs[i], VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1); // Enable Signa limit
 800133c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800133e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001342:	fb02 f303 	mul.w	r3, r2, r3
 8001346:	4a72      	ldr	r2, [pc, #456]	; (8001510 <VL53L0X_SetupSingleShot+0x304>)
 8001348:	4413      	add	r3, r2
 800134a:	2201      	movs	r2, #1
 800134c:	2101      	movs	r1, #1
 800134e:	4618      	mov	r0, r3
 8001350:	f017 f80c 	bl	801836c <VL53L0X_SetLimitCheckEnable>
 8001354:	4603      	mov	r3, r0
 8001356:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			if( status )
 800135a:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 800135e:	2b00      	cmp	r3, #0
 8001360:	d002      	beq.n	8001368 <VL53L0X_SetupSingleShot+0x15c>
			{
			    printf("VL53L0X_SetLimitCheckEnable failed.\r\n");
 8001362:	4870      	ldr	r0, [pc, #448]	; (8001524 <VL53L0X_SetupSingleShot+0x318>)
 8001364:	f027 fd3e 	bl	8028de4 <puts>
			}
			/* Ranging configuration */
            switch(rangingConfig) {
 8001368:	79fb      	ldrb	r3, [r7, #7]
 800136a:	2b02      	cmp	r3, #2
 800136c:	d014      	beq.n	8001398 <VL53L0X_SetupSingleShot+0x18c>
 800136e:	2b02      	cmp	r3, #2
 8001370:	dc2d      	bgt.n	80013ce <VL53L0X_SetupSingleShot+0x1c2>
 8001372:	2b00      	cmp	r3, #0
 8001374:	d002      	beq.n	800137c <VL53L0X_SetupSingleShot+0x170>
 8001376:	2b01      	cmp	r3, #1
 8001378:	d01b      	beq.n	80013b2 <VL53L0X_SetupSingleShot+0x1a6>
 800137a:	e028      	b.n	80013ce <VL53L0X_SetupSingleShot+0x1c2>
            case LONG_RANGE:
            	signalLimit = (FixPoint1616_t)(0.1*65536);
 800137c:	f641 1399 	movw	r3, #6553	; 0x1999
 8001380:	61fb      	str	r3, [r7, #28]
            	sigmaLimit = (FixPoint1616_t)(60*65536);
 8001382:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8001386:	61bb      	str	r3, [r7, #24]
            	timingBudget = 33000;
 8001388:	f248 03e8 	movw	r3, #33000	; 0x80e8
 800138c:	617b      	str	r3, [r7, #20]
            	preRangeVcselPeriod = 18;
 800138e:	2312      	movs	r3, #18
 8001390:	74fb      	strb	r3, [r7, #19]
            	finalRangeVcselPeriod = 14;
 8001392:	230e      	movs	r3, #14
 8001394:	74bb      	strb	r3, [r7, #18]
            	break;
 8001396:	e01d      	b.n	80013d4 <VL53L0X_SetupSingleShot+0x1c8>
            case HIGH_ACCURACY:
				signalLimit = (FixPoint1616_t)(0.25*65536);
 8001398:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800139c:	61fb      	str	r3, [r7, #28]
				sigmaLimit = (FixPoint1616_t)(18*65536);
 800139e:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80013a2:	61bb      	str	r3, [r7, #24]
				timingBudget = 200000;
 80013a4:	4b60      	ldr	r3, [pc, #384]	; (8001528 <VL53L0X_SetupSingleShot+0x31c>)
 80013a6:	617b      	str	r3, [r7, #20]
				preRangeVcselPeriod = 14;
 80013a8:	230e      	movs	r3, #14
 80013aa:	74fb      	strb	r3, [r7, #19]
				finalRangeVcselPeriod = 10;
 80013ac:	230a      	movs	r3, #10
 80013ae:	74bb      	strb	r3, [r7, #18]
				break;
 80013b0:	e010      	b.n	80013d4 <VL53L0X_SetupSingleShot+0x1c8>
            case HIGH_SPEED:
				signalLimit = (FixPoint1616_t)(0.25*65536);
 80013b2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80013b6:	61fb      	str	r3, [r7, #28]
				sigmaLimit = (FixPoint1616_t)(32*65536);
 80013b8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80013bc:	61bb      	str	r3, [r7, #24]
				timingBudget = 20000;
 80013be:	f644 6320 	movw	r3, #20000	; 0x4e20
 80013c2:	617b      	str	r3, [r7, #20]
				preRangeVcselPeriod = 14;
 80013c4:	230e      	movs	r3, #14
 80013c6:	74fb      	strb	r3, [r7, #19]
				finalRangeVcselPeriod = 10;
 80013c8:	230a      	movs	r3, #10
 80013ca:	74bb      	strb	r3, [r7, #18]
				break;
 80013cc:	e002      	b.n	80013d4 <VL53L0X_SetupSingleShot+0x1c8>
            default:
            	printf("Not Supported.\r\n");
 80013ce:	4857      	ldr	r0, [pc, #348]	; (800152c <VL53L0X_SetupSingleShot+0x320>)
 80013d0:	f027 fd08 	bl	8028de4 <puts>
            }

            status = VL53L0X_SetLimitCheckValue(&VL53L0XDevs[i],  VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, signalLimit);
 80013d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013d6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80013da:	fb02 f303 	mul.w	r3, r2, r3
 80013de:	4a4c      	ldr	r2, [pc, #304]	; (8001510 <VL53L0X_SetupSingleShot+0x304>)
 80013e0:	4413      	add	r3, r2
 80013e2:	69fa      	ldr	r2, [r7, #28]
 80013e4:	2101      	movs	r1, #1
 80013e6:	4618      	mov	r0, r3
 80013e8:	f017 f870 	bl	80184cc <VL53L0X_SetLimitCheckValue>
 80013ec:	4603      	mov	r3, r0
 80013ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			if( status )
 80013f2:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d002      	beq.n	8001400 <VL53L0X_SetupSingleShot+0x1f4>
			{
			    printf("VL53L0X_SetLimitCheckValue failed.\r\n");
 80013fa:	484d      	ldr	r0, [pc, #308]	; (8001530 <VL53L0X_SetupSingleShot+0x324>)
 80013fc:	f027 fcf2 	bl	8028de4 <puts>
			}

			status = VL53L0X_SetLimitCheckValue(&VL53L0XDevs[i],  VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, sigmaLimit);
 8001400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001402:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001406:	fb02 f303 	mul.w	r3, r2, r3
 800140a:	4a41      	ldr	r2, [pc, #260]	; (8001510 <VL53L0X_SetupSingleShot+0x304>)
 800140c:	4413      	add	r3, r2
 800140e:	69ba      	ldr	r2, [r7, #24]
 8001410:	2100      	movs	r1, #0
 8001412:	4618      	mov	r0, r3
 8001414:	f017 f85a 	bl	80184cc <VL53L0X_SetLimitCheckValue>
 8001418:	4603      	mov	r3, r0
 800141a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			if( status )
 800141e:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8001422:	2b00      	cmp	r3, #0
 8001424:	d002      	beq.n	800142c <VL53L0X_SetupSingleShot+0x220>
			{
			    printf("VL53L0X_SetLimitCheckValue failed.\r\n");
 8001426:	4842      	ldr	r0, [pc, #264]	; (8001530 <VL53L0X_SetupSingleShot+0x324>)
 8001428:	f027 fcdc 	bl	8028de4 <puts>
			}

            status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(&VL53L0XDevs[i],  timingBudget);
 800142c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800142e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001432:	fb02 f303 	mul.w	r3, r2, r3
 8001436:	4a36      	ldr	r2, [pc, #216]	; (8001510 <VL53L0X_SetupSingleShot+0x304>)
 8001438:	4413      	add	r3, r2
 800143a:	6979      	ldr	r1, [r7, #20]
 800143c:	4618      	mov	r0, r3
 800143e:	f016 fd79 	bl	8017f34 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 8001442:	4603      	mov	r3, r0
 8001444:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
            if( status )
 8001448:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 800144c:	2b00      	cmp	r3, #0
 800144e:	d002      	beq.n	8001456 <VL53L0X_SetupSingleShot+0x24a>
            {
                printf("VL53L0X_SetMeasurementTimingBudgetMicroSeconds failed.\r\n");
 8001450:	4838      	ldr	r0, [pc, #224]	; (8001534 <VL53L0X_SetupSingleShot+0x328>)
 8001452:	f027 fcc7 	bl	8028de4 <puts>
            }

            status = VL53L0X_SetVcselPulsePeriod(&VL53L0XDevs[i],  VL53L0X_VCSEL_PERIOD_PRE_RANGE, preRangeVcselPeriod);
 8001456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001458:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800145c:	fb02 f303 	mul.w	r3, r2, r3
 8001460:	4a2b      	ldr	r2, [pc, #172]	; (8001510 <VL53L0X_SetupSingleShot+0x304>)
 8001462:	4413      	add	r3, r2
 8001464:	7cfa      	ldrb	r2, [r7, #19]
 8001466:	2100      	movs	r1, #0
 8001468:	4618      	mov	r0, r3
 800146a:	f016 fd89 	bl	8017f80 <VL53L0X_SetVcselPulsePeriod>
 800146e:	4603      	mov	r3, r0
 8001470:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			if( status )
 8001474:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8001478:	2b00      	cmp	r3, #0
 800147a:	d002      	beq.n	8001482 <VL53L0X_SetupSingleShot+0x276>
			{
			   printf("VL53L0X_SetVcselPulsePeriod failed.\r\n");
 800147c:	482e      	ldr	r0, [pc, #184]	; (8001538 <VL53L0X_SetupSingleShot+0x32c>)
 800147e:	f027 fcb1 	bl	8028de4 <puts>
			}

            status = VL53L0X_SetVcselPulsePeriod(&VL53L0XDevs[i],  VL53L0X_VCSEL_PERIOD_FINAL_RANGE, finalRangeVcselPeriod);
 8001482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001484:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001488:	fb02 f303 	mul.w	r3, r2, r3
 800148c:	4a20      	ldr	r2, [pc, #128]	; (8001510 <VL53L0X_SetupSingleShot+0x304>)
 800148e:	4413      	add	r3, r2
 8001490:	7cba      	ldrb	r2, [r7, #18]
 8001492:	2101      	movs	r1, #1
 8001494:	4618      	mov	r0, r3
 8001496:	f016 fd73 	bl	8017f80 <VL53L0X_SetVcselPulsePeriod>
 800149a:	4603      	mov	r3, r0
 800149c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			if( status )
 80014a0:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d002      	beq.n	80014ae <VL53L0X_SetupSingleShot+0x2a2>
			{
			   printf("VL53L0X_SetVcselPulsePeriod failed.\r\n");
 80014a8:	4823      	ldr	r0, [pc, #140]	; (8001538 <VL53L0X_SetupSingleShot+0x32c>)
 80014aa:	f027 fc9b 	bl	8028de4 <puts>
			}

			status = VL53L0X_PerformRefCalibration(&VL53L0XDevs[i], &VhvSettings, &PhaseCal);
 80014ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014b0:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80014b4:	fb02 f303 	mul.w	r3, r2, r3
 80014b8:	4a15      	ldr	r2, [pc, #84]	; (8001510 <VL53L0X_SetupSingleShot+0x304>)
 80014ba:	4413      	add	r3, r2
 80014bc:	f107 0210 	add.w	r2, r7, #16
 80014c0:	f107 0111 	add.w	r1, r7, #17
 80014c4:	4618      	mov	r0, r3
 80014c6:	f017 f957 	bl	8018778 <VL53L0X_PerformRefCalibration>
 80014ca:	4603      	mov	r3, r0
 80014cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			if( status )
 80014d0:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d002      	beq.n	80014de <VL53L0X_SetupSingleShot+0x2d2>
			{
			   printf("VL53L0X_PerformRefCalibration failed.\r\n");
 80014d8:	4810      	ldr	r0, [pc, #64]	; (800151c <VL53L0X_SetupSingleShot+0x310>)
 80014da:	f027 fc83 	bl	8028de4 <puts>
			}

            VL53L0XDevs[i].LeakyFirst = 1;
 80014de:	4a0c      	ldr	r2, [pc, #48]	; (8001510 <VL53L0X_SetupSingleShot+0x304>)
 80014e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014e2:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80014e6:	fb01 f303 	mul.w	r3, r1, r3
 80014ea:	4413      	add	r3, r2
 80014ec:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80014f0:	2201      	movs	r2, #1
 80014f2:	601a      	str	r2, [r3, #0]
    for( i = 0; i < nDev; i++)
 80014f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014f6:	3301      	adds	r3, #1
 80014f8:	627b      	str	r3, [r7, #36]	; 0x24
 80014fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	429a      	cmp	r2, r3
 8001500:	f6ff ae9d 	blt.w	800123e <VL53L0X_SetupSingleShot+0x32>
        }
    }
	return status;
 8001504:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
}
 8001508:	4618      	mov	r0, r3
 800150a:	3728      	adds	r7, #40	; 0x28
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	24000034 	.word	0x24000034
 8001514:	0802b4d0 	.word	0x0802b4d0
 8001518:	0802b4f0 	.word	0x0802b4f0
 800151c:	0802b51c 	.word	0x0802b51c
 8001520:	0802b544 	.word	0x0802b544
 8001524:	0802b564 	.word	0x0802b564
 8001528:	00030d40 	.word	0x00030d40
 800152c:	0802b58c 	.word	0x0802b58c
 8001530:	0802b59c 	.word	0x0802b59c
 8001534:	0802b5c0 	.word	0x0802b5c0
 8001538:	0802b5f8 	.word	0x0802b5f8

0800153c <VL53L0X_StartMeasurementWaitExtInt>:


// Not working
// start measurement and wait for external interrupt
VL53L0X_Error VL53L0X_StartMeasurementWaitExtInt(RangingConfig_e rangingConfig, int nDev)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b086      	sub	sp, #24
 8001540:	af02      	add	r7, sp, #8
 8001542:	4603      	mov	r3, r0
 8001544:	6039      	str	r1, [r7, #0]
 8001546:	71fb      	strb	r3, [r7, #7]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8001548:	2300      	movs	r3, #0
 800154a:	73fb      	strb	r3, [r7, #15]

    // Setup all sensors in Single Shot mode
    // VL53L0X_SetupSingleShot(rangingConfig, nDev);

	// start measurement on enabled devices
	for(int i=0; i<nDev; i++)
 800154c:	2300      	movs	r3, #0
 800154e:	60bb      	str	r3, [r7, #8]
 8001550:	e061      	b.n	8001616 <VL53L0X_StartMeasurementWaitExtInt+0xda>
	{
	    if( ! VL53L0XDevs[i].Present )   continue; // || ! VL53L0XDevs[i].Enabled
 8001552:	4a36      	ldr	r2, [pc, #216]	; (800162c <VL53L0X_StartMeasurementWaitExtInt+0xf0>)
 8001554:	68bb      	ldr	r3, [r7, #8]
 8001556:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800155a:	fb01 f303 	mul.w	r3, r1, r3
 800155e:	4413      	add	r3, r2
 8001560:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d051      	beq.n	800160e <VL53L0X_StartMeasurementWaitExtInt+0xd2>

		VL53L0X_SetDeviceMode(&VL53L0XDevs[i], VL53L0X_DEVICEMODE_SINGLE_RANGING );
 800156a:	68bb      	ldr	r3, [r7, #8]
 800156c:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001570:	fb02 f303 	mul.w	r3, r2, r3
 8001574:	4a2d      	ldr	r2, [pc, #180]	; (800162c <VL53L0X_StartMeasurementWaitExtInt+0xf0>)
 8001576:	4413      	add	r3, r2
 8001578:	2100      	movs	r1, #0
 800157a:	4618      	mov	r0, r3
 800157c:	f016 fc7c 	bl	8017e78 <VL53L0X_SetDeviceMode>

		/* set sensor interrupt mode */
		VL53L0X_StopMeasurement(&VL53L0XDevs[i]);           // it is safer to do this while sensor is stopped
 8001580:	68bb      	ldr	r3, [r7, #8]
 8001582:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001586:	fb02 f303 	mul.w	r3, r2, r3
 800158a:	4a28      	ldr	r2, [pc, #160]	; (800162c <VL53L0X_StartMeasurementWaitExtInt+0xf0>)
 800158c:	4413      	add	r3, r2
 800158e:	4618      	mov	r0, r3
 8001590:	f017 fa30 	bl	80189f4 <VL53L0X_StopMeasurement>
		VL53L0X_SetGpioConfig(  &VL53L0XDevs[i], 0,  VL53L0X_DEVICEMODE_SINGLE_RANGING, VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY, VL53L0X_INTERRUPTPOLARITY_HIGH );
 8001594:	68bb      	ldr	r3, [r7, #8]
 8001596:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800159a:	fb02 f303 	mul.w	r3, r2, r3
 800159e:	4a23      	ldr	r2, [pc, #140]	; (800162c <VL53L0X_StartMeasurementWaitExtInt+0xf0>)
 80015a0:	1898      	adds	r0, r3, r2
 80015a2:	2301      	movs	r3, #1
 80015a4:	9300      	str	r3, [sp, #0]
 80015a6:	2304      	movs	r3, #4
 80015a8:	2200      	movs	r2, #0
 80015aa:	2100      	movs	r1, #0
 80015ac:	f017 fbfe 	bl	8018dac <VL53L0X_SetGpioConfig>

		status = VL53L0X_ClearInterruptMask(&VL53L0XDevs[i], 0);  // clear interrupt pending if any
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80015b6:	fb02 f303 	mul.w	r3, r2, r3
 80015ba:	4a1c      	ldr	r2, [pc, #112]	; (800162c <VL53L0X_StartMeasurementWaitExtInt+0xf0>)
 80015bc:	4413      	add	r3, r2
 80015be:	2100      	movs	r1, #0
 80015c0:	4618      	mov	r0, r3
 80015c2:	f017 fd4b 	bl	801905c <VL53L0X_ClearInterruptMask>
 80015c6:	4603      	mov	r3, r0
 80015c8:	73fb      	strb	r3, [r7, #15]

		status = VL53L0X_StartMeasurement(&VL53L0XDevs[i]);
 80015ca:	68bb      	ldr	r3, [r7, #8]
 80015cc:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80015d0:	fb02 f303 	mul.w	r3, r2, r3
 80015d4:	4a15      	ldr	r2, [pc, #84]	; (800162c <VL53L0X_StartMeasurementWaitExtInt+0xf0>)
 80015d6:	4413      	add	r3, r2
 80015d8:	4618      	mov	r0, r3
 80015da:	f017 f949 	bl	8018870 <VL53L0X_StartMeasurement>
 80015de:	4603      	mov	r3, r0
 80015e0:	73fb      	strb	r3, [r7, #15]
		if( status )
 80015e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d005      	beq.n	80015f6 <VL53L0X_StartMeasurementWaitExtInt+0xba>
		{
		    printf("VL53L0X_StartMeasurement failed on device %d",i+1);
 80015ea:	68bb      	ldr	r3, [r7, #8]
 80015ec:	3301      	adds	r3, #1
 80015ee:	4619      	mov	r1, r3
 80015f0:	480f      	ldr	r0, [pc, #60]	; (8001630 <VL53L0X_StartMeasurementWaitExtInt+0xf4>)
 80015f2:	f027 fb91 	bl	8028d18 <iprintf>
		}
	    VL53L0XDevs[i].Ready = 0;
 80015f6:	4a0d      	ldr	r2, [pc, #52]	; (800162c <VL53L0X_StartMeasurementWaitExtInt+0xf0>)
 80015f8:	68bb      	ldr	r3, [r7, #8]
 80015fa:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80015fe:	fb01 f303 	mul.w	r3, r1, r3
 8001602:	4413      	add	r3, r2
 8001604:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]
 800160c:	e000      	b.n	8001610 <VL53L0X_StartMeasurementWaitExtInt+0xd4>
	    if( ! VL53L0XDevs[i].Present )   continue; // || ! VL53L0XDevs[i].Enabled
 800160e:	bf00      	nop
	for(int i=0; i<nDev; i++)
 8001610:	68bb      	ldr	r3, [r7, #8]
 8001612:	3301      	adds	r3, #1
 8001614:	60bb      	str	r3, [r7, #8]
 8001616:	68ba      	ldr	r2, [r7, #8]
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	429a      	cmp	r2, r3
 800161c:	db99      	blt.n	8001552 <VL53L0X_StartMeasurementWaitExtInt+0x16>
	}
	return status;
 800161e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001622:	4618      	mov	r0, r3
 8001624:	3710      	adds	r7, #16
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	24000034 	.word	0x24000034
 8001630:	0802b620 	.word	0x0802b620

08001634 <VL53L0X_InterruptHandler>:
    return status;
}


VL53L0X_Error VL53L0X_InterruptHandler(int nDevNum)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
	VL53L0X_Dev_t *pDev;
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800163c:	2300      	movs	r3, #0
 800163e:	73fb      	strb	r3, [r7, #15]
	// uint8_t NewDataReady;

    pDev = &VL53L0XDevs[nDevNum-1];
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	3b01      	subs	r3, #1
 8001644:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001648:	fb02 f303 	mul.w	r3, r2, r3
 800164c:	4a16      	ldr	r2, [pc, #88]	; (80016a8 <VL53L0X_InterruptHandler+0x74>)
 800164e:	4413      	add	r3, r2
 8001650:	60bb      	str	r3, [r7, #8]
   	// }
   	/* Skip if new sample not ready */
   	// if (1 == NewDataReady)
   	// {
        /* get new ranging data and store */
        status = VL53L0X_GetRangingMeasurementData(pDev, &RangingMeasurementData[nDevNum-1]);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	1e5a      	subs	r2, r3, #1
 8001656:	4613      	mov	r3, r2
 8001658:	00db      	lsls	r3, r3, #3
 800165a:	1a9b      	subs	r3, r3, r2
 800165c:	009b      	lsls	r3, r3, #2
 800165e:	4a13      	ldr	r2, [pc, #76]	; (80016ac <VL53L0X_InterruptHandler+0x78>)
 8001660:	4413      	add	r3, r2
 8001662:	4619      	mov	r1, r3
 8001664:	68b8      	ldr	r0, [r7, #8]
 8001666:	f017 fa4d 	bl	8018b04 <VL53L0X_GetRangingMeasurementData>
 800166a:	4603      	mov	r3, r0
 800166c:	73fb      	strb	r3, [r7, #15]
        if( status )
        {
            // printf("VL53L0X_GetRangingMeasurementData failed on device %d", nDevNum);
        }

	    VL53L0X_Sensor_SetNewRange(pDev, &RangingMeasurementData[nDevNum-1]);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	1e5a      	subs	r2, r3, #1
 8001672:	4613      	mov	r3, r2
 8001674:	00db      	lsls	r3, r3, #3
 8001676:	1a9b      	subs	r3, r3, r2
 8001678:	009b      	lsls	r3, r3, #2
 800167a:	4a0c      	ldr	r2, [pc, #48]	; (80016ac <VL53L0X_InterruptHandler+0x78>)
 800167c:	4413      	add	r3, r2
 800167e:	4619      	mov	r1, r3
 8001680:	68b8      	ldr	r0, [r7, #8]
 8001682:	f000 f815 	bl	80016b0 <VL53L0X_Sensor_SetNewRange>
	    pDev->Ready = 1;
 8001686:	68bb      	ldr	r3, [r7, #8]
 8001688:	2201      	movs	r2, #1
 800168a:	f8c3 2170 	str.w	r2, [r3, #368]	; 0x170

        /* Clear interrupt */
         status = VL53L0X_ClearInterruptMask(pDev, 0);
 800168e:	2100      	movs	r1, #0
 8001690:	68b8      	ldr	r0, [r7, #8]
 8001692:	f017 fce3 	bl	801905c <VL53L0X_ClearInterruptMask>
 8001696:	4603      	mov	r3, r0
 8001698:	73fb      	strb	r3, [r7, #15]
   	// }
    return status;
 800169a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800169e:	4618      	mov	r0, r3
 80016a0:	3710      	adds	r7, #16
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	24000034 	.word	0x24000034
 80016ac:	24000bd4 	.word	0x24000bd4

080016b0 <VL53L0X_Sensor_SetNewRange>:
}


/* Store new ranging data into the device structure, apply leaky integrator if needed */
void VL53L0X_Sensor_SetNewRange(VL53L0X_Dev_t *pDev, VL53L0X_RangingMeasurementData_t *pRange)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b085      	sub	sp, #20
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
 80016b8:	6039      	str	r1, [r7, #0]
	/** leaky factor for filtered range
	   * r(n) = averaged_r(n-1)*leaky +r(n)(1-leaky)  * */
	int LeakyFactorFix8 = (int)( 0.6 * 256);
 80016ba:	2399      	movs	r3, #153	; 0x99
 80016bc:	60fb      	str	r3, [r7, #12]

    if( pRange->RangeStatus == 0 )
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	7e1b      	ldrb	r3, [r3, #24]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d122      	bne.n	800170c <VL53L0X_Sensor_SetNewRange+0x5c>
    {
        if( pDev->LeakyFirst )
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d00a      	beq.n	80016e6 <VL53L0X_Sensor_SetNewRange+0x36>
        {
            pDev->LeakyFirst = 0;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2200      	movs	r2, #0
 80016d4:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
            pDev->LeakyRange = pRange->RangeMilliMeter;
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	891b      	ldrh	r3, [r3, #8]
 80016dc:	461a      	mov	r2, r3
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
    }
    else
    {
        pDev->LeakyFirst = 1;
    }
}
 80016e4:	e016      	b.n	8001714 <VL53L0X_Sensor_SetNewRange+0x64>
            pDev->LeakyRange = (pDev->LeakyRange*LeakyFactorFix8 + (256-LeakyFactorFix8)*pRange->RangeMilliMeter)>>8;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 80016ec:	68fa      	ldr	r2, [r7, #12]
 80016ee:	fb03 f202 	mul.w	r2, r3, r2
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 80016f8:	6839      	ldr	r1, [r7, #0]
 80016fa:	8909      	ldrh	r1, [r1, #8]
 80016fc:	fb01 f303 	mul.w	r3, r1, r3
 8001700:	4413      	add	r3, r2
 8001702:	121a      	asrs	r2, r3, #8
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
}
 800170a:	e003      	b.n	8001714 <VL53L0X_Sensor_SetNewRange+0x64>
        pDev->LeakyFirst = 1;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	2201      	movs	r2, #1
 8001710:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
}
 8001714:	bf00      	nop
 8001716:	3714      	adds	r7, #20
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr

08001720 <WheelMoveForward>:
******************************************************************************/

// motor

void WheelMoveForward( void )
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&M1_TIM, M1_CHANNEL);
 8001724:	2100      	movs	r1, #0
 8001726:	480d      	ldr	r0, [pc, #52]	; (800175c <WheelMoveForward+0x3c>)
 8001728:	f011 fbce 	bl	8012ec8 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&M2_TIM, M2_CHANNEL);
 800172c:	2104      	movs	r1, #4
 800172e:	480b      	ldr	r0, [pc, #44]	; (800175c <WheelMoveForward+0x3c>)
 8001730:	f011 fbca 	bl	8012ec8 <HAL_TIM_PWM_Stop>
	HAL_GPIO_WritePin(M1_DIR_GPIO_Port, M1_DIR_Pin, GPIO_PIN_RESET);
 8001734:	2200      	movs	r2, #0
 8001736:	2104      	movs	r1, #4
 8001738:	4809      	ldr	r0, [pc, #36]	; (8001760 <WheelMoveForward+0x40>)
 800173a:	f00b fc45 	bl	800cfc8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(M2_DIR_GPIO_Port, M2_DIR_Pin, GPIO_PIN_RESET);
 800173e:	2200      	movs	r2, #0
 8001740:	2108      	movs	r1, #8
 8001742:	4807      	ldr	r0, [pc, #28]	; (8001760 <WheelMoveForward+0x40>)
 8001744:	f00b fc40 	bl	800cfc8 <HAL_GPIO_WritePin>
	HAL_TIM_PWM_Start(&M1_TIM, M1_CHANNEL);
 8001748:	2100      	movs	r1, #0
 800174a:	4804      	ldr	r0, [pc, #16]	; (800175c <WheelMoveForward+0x3c>)
 800174c:	f011 faae 	bl	8012cac <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&M2_TIM, M2_CHANNEL);
 8001750:	2104      	movs	r1, #4
 8001752:	4802      	ldr	r0, [pc, #8]	; (800175c <WheelMoveForward+0x3c>)
 8001754:	f011 faaa 	bl	8012cac <HAL_TIM_PWM_Start>
}
 8001758:	bf00      	nop
 800175a:	bd80      	pop	{r7, pc}
 800175c:	24001c9c 	.word	0x24001c9c
 8001760:	58020800 	.word	0x58020800

08001764 <WheelMoveBackward>:


void WheelMoveBackward( void )
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&M1_TIM, M1_CHANNEL);
 8001768:	2100      	movs	r1, #0
 800176a:	480d      	ldr	r0, [pc, #52]	; (80017a0 <WheelMoveBackward+0x3c>)
 800176c:	f011 fbac 	bl	8012ec8 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&M2_TIM, M2_CHANNEL);
 8001770:	2104      	movs	r1, #4
 8001772:	480b      	ldr	r0, [pc, #44]	; (80017a0 <WheelMoveBackward+0x3c>)
 8001774:	f011 fba8 	bl	8012ec8 <HAL_TIM_PWM_Stop>
	HAL_GPIO_WritePin(M1_DIR_GPIO_Port, M1_DIR_Pin, GPIO_PIN_SET);
 8001778:	2201      	movs	r2, #1
 800177a:	2104      	movs	r1, #4
 800177c:	4809      	ldr	r0, [pc, #36]	; (80017a4 <WheelMoveBackward+0x40>)
 800177e:	f00b fc23 	bl	800cfc8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(M2_DIR_GPIO_Port, M2_DIR_Pin, GPIO_PIN_SET);
 8001782:	2201      	movs	r2, #1
 8001784:	2108      	movs	r1, #8
 8001786:	4807      	ldr	r0, [pc, #28]	; (80017a4 <WheelMoveBackward+0x40>)
 8001788:	f00b fc1e 	bl	800cfc8 <HAL_GPIO_WritePin>
	HAL_TIM_PWM_Start(&M1_TIM, M1_CHANNEL);
 800178c:	2100      	movs	r1, #0
 800178e:	4804      	ldr	r0, [pc, #16]	; (80017a0 <WheelMoveBackward+0x3c>)
 8001790:	f011 fa8c 	bl	8012cac <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&M2_TIM, M2_CHANNEL);
 8001794:	2104      	movs	r1, #4
 8001796:	4802      	ldr	r0, [pc, #8]	; (80017a0 <WheelMoveBackward+0x3c>)
 8001798:	f011 fa88 	bl	8012cac <HAL_TIM_PWM_Start>
}
 800179c:	bf00      	nop
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	24001c9c 	.word	0x24001c9c
 80017a4:	58020800 	.word	0x58020800

080017a8 <WheelRotateLeft>:


void WheelRotateLeft( void )
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&M1_TIM, M1_CHANNEL);
 80017ac:	2100      	movs	r1, #0
 80017ae:	480d      	ldr	r0, [pc, #52]	; (80017e4 <WheelRotateLeft+0x3c>)
 80017b0:	f011 fb8a 	bl	8012ec8 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&M2_TIM, M2_CHANNEL);
 80017b4:	2104      	movs	r1, #4
 80017b6:	480b      	ldr	r0, [pc, #44]	; (80017e4 <WheelRotateLeft+0x3c>)
 80017b8:	f011 fb86 	bl	8012ec8 <HAL_TIM_PWM_Stop>
	HAL_GPIO_WritePin(M1_DIR_GPIO_Port, M1_DIR_Pin, GPIO_PIN_SET);
 80017bc:	2201      	movs	r2, #1
 80017be:	2104      	movs	r1, #4
 80017c0:	4809      	ldr	r0, [pc, #36]	; (80017e8 <WheelRotateLeft+0x40>)
 80017c2:	f00b fc01 	bl	800cfc8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(M2_DIR_GPIO_Port, M2_DIR_Pin, GPIO_PIN_RESET);
 80017c6:	2200      	movs	r2, #0
 80017c8:	2108      	movs	r1, #8
 80017ca:	4807      	ldr	r0, [pc, #28]	; (80017e8 <WheelRotateLeft+0x40>)
 80017cc:	f00b fbfc 	bl	800cfc8 <HAL_GPIO_WritePin>
	HAL_TIM_PWM_Start(&M1_TIM, M1_CHANNEL);
 80017d0:	2100      	movs	r1, #0
 80017d2:	4804      	ldr	r0, [pc, #16]	; (80017e4 <WheelRotateLeft+0x3c>)
 80017d4:	f011 fa6a 	bl	8012cac <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&M2_TIM, M2_CHANNEL);
 80017d8:	2104      	movs	r1, #4
 80017da:	4802      	ldr	r0, [pc, #8]	; (80017e4 <WheelRotateLeft+0x3c>)
 80017dc:	f011 fa66 	bl	8012cac <HAL_TIM_PWM_Start>
}
 80017e0:	bf00      	nop
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	24001c9c 	.word	0x24001c9c
 80017e8:	58020800 	.word	0x58020800

080017ec <WheelRotateRight>:


void WheelRotateRight( void )
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&M1_TIM, M1_CHANNEL);
 80017f0:	2100      	movs	r1, #0
 80017f2:	480d      	ldr	r0, [pc, #52]	; (8001828 <WheelRotateRight+0x3c>)
 80017f4:	f011 fb68 	bl	8012ec8 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&M2_TIM, M2_CHANNEL);
 80017f8:	2104      	movs	r1, #4
 80017fa:	480b      	ldr	r0, [pc, #44]	; (8001828 <WheelRotateRight+0x3c>)
 80017fc:	f011 fb64 	bl	8012ec8 <HAL_TIM_PWM_Stop>
	HAL_GPIO_WritePin(M1_DIR_GPIO_Port, M1_DIR_Pin, GPIO_PIN_RESET);
 8001800:	2200      	movs	r2, #0
 8001802:	2104      	movs	r1, #4
 8001804:	4809      	ldr	r0, [pc, #36]	; (800182c <WheelRotateRight+0x40>)
 8001806:	f00b fbdf 	bl	800cfc8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(M2_DIR_GPIO_Port, M2_DIR_Pin, GPIO_PIN_SET);
 800180a:	2201      	movs	r2, #1
 800180c:	2108      	movs	r1, #8
 800180e:	4807      	ldr	r0, [pc, #28]	; (800182c <WheelRotateRight+0x40>)
 8001810:	f00b fbda 	bl	800cfc8 <HAL_GPIO_WritePin>
	HAL_TIM_PWM_Start(&M1_TIM, M1_CHANNEL);
 8001814:	2100      	movs	r1, #0
 8001816:	4804      	ldr	r0, [pc, #16]	; (8001828 <WheelRotateRight+0x3c>)
 8001818:	f011 fa48 	bl	8012cac <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&M2_TIM, M2_CHANNEL);
 800181c:	2104      	movs	r1, #4
 800181e:	4802      	ldr	r0, [pc, #8]	; (8001828 <WheelRotateRight+0x3c>)
 8001820:	f011 fa44 	bl	8012cac <HAL_TIM_PWM_Start>
}
 8001824:	bf00      	nop
 8001826:	bd80      	pop	{r7, pc}
 8001828:	24001c9c 	.word	0x24001c9c
 800182c:	58020800 	.word	0x58020800

08001830 <WheelAllStop>:


void WheelAllStop( void )
{
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
  HAL_TIM_PWM_Stop(&M1_TIM, M1_CHANNEL);
 8001834:	2100      	movs	r1, #0
 8001836:	4804      	ldr	r0, [pc, #16]	; (8001848 <WheelAllStop+0x18>)
 8001838:	f011 fb46 	bl	8012ec8 <HAL_TIM_PWM_Stop>
  HAL_TIM_PWM_Stop(&M2_TIM, M2_CHANNEL);
 800183c:	2104      	movs	r1, #4
 800183e:	4802      	ldr	r0, [pc, #8]	; (8001848 <WheelAllStop+0x18>)
 8001840:	f011 fb42 	bl	8012ec8 <HAL_TIM_PWM_Stop>
}
 8001844:	bf00      	nop
 8001846:	bd80      	pop	{r7, pc}
 8001848:	24001c9c 	.word	0x24001c9c

0800184c <WheelLeftSetDuty>:


void WheelLeftSetDuty( double dDutyCycPercent )
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	ed87 0b00 	vstr	d0, [r7]
	TIM_Wheel_PWM_SetDuty( &M1_TIM, M1_CHANNEL, dDutyCycPercent );
 8001856:	ed97 0b00 	vldr	d0, [r7]
 800185a:	2100      	movs	r1, #0
 800185c:	4803      	ldr	r0, [pc, #12]	; (800186c <WheelLeftSetDuty+0x20>)
 800185e:	f004 fd23 	bl	80062a8 <TIM_Wheel_PWM_SetDuty>
}
 8001862:	bf00      	nop
 8001864:	3708      	adds	r7, #8
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	24001c9c 	.word	0x24001c9c

08001870 <WheelRightSetDuty>:


void WheelRightSetDuty( double dDutyCycPercent )
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	ed87 0b00 	vstr	d0, [r7]
	TIM_Wheel_PWM_SetDuty( &M2_TIM, M2_CHANNEL, dDutyCycPercent );
 800187a:	ed97 0b00 	vldr	d0, [r7]
 800187e:	2104      	movs	r1, #4
 8001880:	4803      	ldr	r0, [pc, #12]	; (8001890 <WheelRightSetDuty+0x20>)
 8001882:	f004 fd11 	bl	80062a8 <TIM_Wheel_PWM_SetDuty>
}
 8001886:	bf00      	nop
 8001888:	3708      	adds	r7, #8
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	24001c9c 	.word	0x24001c9c

08001894 <WheelAllSetDuty>:


void WheelAllSetDuty( double dDutyCycPercent )
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0
 800189a:	ed87 0b00 	vstr	d0, [r7]
	TIM_Wheel_PWM_SetDuty( &M1_TIM, M1_CHANNEL, dDutyCycPercent );
 800189e:	ed97 0b00 	vldr	d0, [r7]
 80018a2:	2100      	movs	r1, #0
 80018a4:	4806      	ldr	r0, [pc, #24]	; (80018c0 <WheelAllSetDuty+0x2c>)
 80018a6:	f004 fcff 	bl	80062a8 <TIM_Wheel_PWM_SetDuty>
	TIM_Wheel_PWM_SetDuty( &M2_TIM, M2_CHANNEL, dDutyCycPercent );
 80018aa:	ed97 0b00 	vldr	d0, [r7]
 80018ae:	2104      	movs	r1, #4
 80018b0:	4803      	ldr	r0, [pc, #12]	; (80018c0 <WheelAllSetDuty+0x2c>)
 80018b2:	f004 fcf9 	bl	80062a8 <TIM_Wheel_PWM_SetDuty>
}
 80018b6:	bf00      	nop
 80018b8:	3708      	adds	r7, #8
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	24001c9c 	.word	0x24001c9c

080018c4 <ServoJointAngleToPWM>:
}

*/

uint16_t ServoJointAngleToPWM( int nIdx, int32_t nJointAngle )
{
 80018c4:	b480      	push	{r7}
 80018c6:	b085      	sub	sp, #20
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
 80018cc:	6039      	str	r1, [r7, #0]
	int32_t nAngle;

	// nAngle in (x100 deg) is the actual physical angle
    // nJointAngle in (x100 deg) is w.r.t. a reference position

	if( nJointAngle > robot.dataSrvPos.jointAnglePlusLimit[nIdx-1] )
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	3b01      	subs	r3, #1
 80018d2:	4a2e      	ldr	r2, [pc, #184]	; (800198c <ServoJointAngleToPWM+0xc8>)
 80018d4:	3322      	adds	r3, #34	; 0x22
 80018d6:	009b      	lsls	r3, r3, #2
 80018d8:	4413      	add	r3, r2
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	683a      	ldr	r2, [r7, #0]
 80018de:	429a      	cmp	r2, r3
 80018e0:	dd07      	ble.n	80018f2 <ServoJointAngleToPWM+0x2e>
	{
		nJointAngle = robot.dataSrvPos.jointAnglePlusLimit[nIdx-1];
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	3b01      	subs	r3, #1
 80018e6:	4a29      	ldr	r2, [pc, #164]	; (800198c <ServoJointAngleToPWM+0xc8>)
 80018e8:	3322      	adds	r3, #34	; 0x22
 80018ea:	009b      	lsls	r3, r3, #2
 80018ec:	4413      	add	r3, r2
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	603b      	str	r3, [r7, #0]
	}

	if( nJointAngle < robot.dataSrvPos.jointAngleMinusLimit[nIdx-1] )
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	3b01      	subs	r3, #1
 80018f6:	4a25      	ldr	r2, [pc, #148]	; (800198c <ServoJointAngleToPWM+0xc8>)
 80018f8:	332a      	adds	r3, #42	; 0x2a
 80018fa:	009b      	lsls	r3, r3, #2
 80018fc:	4413      	add	r3, r2
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	683a      	ldr	r2, [r7, #0]
 8001902:	429a      	cmp	r2, r3
 8001904:	da07      	bge.n	8001916 <ServoJointAngleToPWM+0x52>
	{
		nJointAngle = robot.dataSrvPos.jointAngleMinusLimit[nIdx-1];
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	3b01      	subs	r3, #1
 800190a:	4a20      	ldr	r2, [pc, #128]	; (800198c <ServoJointAngleToPWM+0xc8>)
 800190c:	332a      	adds	r3, #42	; 0x2a
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	4413      	add	r3, r2
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	603b      	str	r3, [r7, #0]
	}

	robot.dataSrvPos.jointAngle[nIdx-1] = nJointAngle;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	3b01      	subs	r3, #1
 800191a:	4a1c      	ldr	r2, [pc, #112]	; (800198c <ServoJointAngleToPWM+0xc8>)
 800191c:	331a      	adds	r3, #26
 800191e:	009b      	lsls	r3, r3, #2
 8001920:	4413      	add	r3, r2
 8001922:	683a      	ldr	r2, [r7, #0]
 8001924:	605a      	str	r2, [r3, #4]

	nAngle = nJointAngle * robot.dataSrvPos.jointAngleDir[nIdx-1] + robot.dataSrvPos.jointAngleOffset[nIdx-1];
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	3b01      	subs	r3, #1
 800192a:	4a18      	ldr	r2, [pc, #96]	; (800198c <ServoJointAngleToPWM+0xc8>)
 800192c:	333a      	adds	r3, #58	; 0x3a
 800192e:	009b      	lsls	r3, r3, #2
 8001930:	4413      	add	r3, r2
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	683a      	ldr	r2, [r7, #0]
 8001936:	fb03 f202 	mul.w	r2, r3, r2
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	3b01      	subs	r3, #1
 800193e:	4913      	ldr	r1, [pc, #76]	; (800198c <ServoJointAngleToPWM+0xc8>)
 8001940:	3332      	adds	r3, #50	; 0x32
 8001942:	009b      	lsls	r3, r3, #2
 8001944:	440b      	add	r3, r1
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	4413      	add	r3, r2
 800194a:	60fb      	str	r3, [r7, #12]

	// additional precaution
	if( nAngle < 0 ) nAngle = 0;
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	2b00      	cmp	r3, #0
 8001950:	da01      	bge.n	8001956 <ServoJointAngleToPWM+0x92>
 8001952:	2300      	movs	r3, #0
 8001954:	60fb      	str	r3, [r7, #12]
	if( nAngle > 18000 ) nAngle = 18000;
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	f244 6250 	movw	r2, #18000	; 0x4650
 800195c:	4293      	cmp	r3, r2
 800195e:	dd02      	ble.n	8001966 <ServoJointAngleToPWM+0xa2>
 8001960:	f244 6350 	movw	r3, #18000	; 0x4650
 8001964:	60fb      	str	r3, [r7, #12]

	// nDutyCyc100Percent = ((nAngle*(12.0-3.0))/180.0) + 300.0;

	nDutyCyc100Percent = (uint16_t)( (nAngle/20) + 300 );
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	4a09      	ldr	r2, [pc, #36]	; (8001990 <ServoJointAngleToPWM+0xcc>)
 800196a:	fb82 1203 	smull	r1, r2, r2, r3
 800196e:	10d2      	asrs	r2, r2, #3
 8001970:	17db      	asrs	r3, r3, #31
 8001972:	1ad3      	subs	r3, r2, r3
 8001974:	b29b      	uxth	r3, r3
 8001976:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 800197a:	817b      	strh	r3, [r7, #10]

	return nDutyCyc100Percent;
 800197c:	897b      	ldrh	r3, [r7, #10]
}
 800197e:	4618      	mov	r0, r3
 8001980:	3714      	adds	r7, #20
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	24000d98 	.word	0x24000d98
 8001990:	66666667 	.word	0x66666667
 8001994:	00000000 	.word	0x00000000

08001998 <ServoSetDuty>:
	return nJointAngle;
}


void ServoSetDuty( int nIdx, uint16_t nDutyCyc100Percent )
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	460b      	mov	r3, r1
 80019a2:	807b      	strh	r3, [r7, #2]
	// nDutyCyc100Percent is in (x100 %) and dDutyCycPercent is in (%)
	double dDutyCycPercent = (double)nDutyCyc100Percent / 100.0;
 80019a4:	887b      	ldrh	r3, [r7, #2]
 80019a6:	ee07 3a90 	vmov	s15, r3
 80019aa:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 80019ae:	ed9f 5b2a 	vldr	d5, [pc, #168]	; 8001a58 <ServoSetDuty+0xc0>
 80019b2:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80019b6:	ed87 7b02 	vstr	d7, [r7, #8]

	switch( nIdx )
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	3b01      	subs	r3, #1
 80019be:	2b07      	cmp	r3, #7
 80019c0:	d843      	bhi.n	8001a4a <ServoSetDuty+0xb2>
 80019c2:	a201      	add	r2, pc, #4	; (adr r2, 80019c8 <ServoSetDuty+0x30>)
 80019c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019c8:	080019e9 	.word	0x080019e9
 80019cc:	080019f7 	.word	0x080019f7
 80019d0:	08001a05 	.word	0x08001a05
 80019d4:	08001a13 	.word	0x08001a13
 80019d8:	08001a21 	.word	0x08001a21
 80019dc:	08001a4b 	.word	0x08001a4b
 80019e0:	08001a2f 	.word	0x08001a2f
 80019e4:	08001a3d 	.word	0x08001a3d
	{
		case 1:
			TIM_Servo_PWM_SetDuty( &S1_TIM, S1_CHANNEL, dDutyCycPercent );
 80019e8:	ed97 0b02 	vldr	d0, [r7, #8]
 80019ec:	2100      	movs	r1, #0
 80019ee:	481c      	ldr	r0, [pc, #112]	; (8001a60 <ServoSetDuty+0xc8>)
 80019f0:	f004 fcd6 	bl	80063a0 <TIM_Servo_PWM_SetDuty>
		break;
 80019f4:	e02a      	b.n	8001a4c <ServoSetDuty+0xb4>
		
		case 2:
			TIM_Servo_PWM_SetDuty( &S2_TIM, S2_CHANNEL, dDutyCycPercent );
 80019f6:	ed97 0b02 	vldr	d0, [r7, #8]
 80019fa:	2104      	movs	r1, #4
 80019fc:	4818      	ldr	r0, [pc, #96]	; (8001a60 <ServoSetDuty+0xc8>)
 80019fe:	f004 fccf 	bl	80063a0 <TIM_Servo_PWM_SetDuty>
		break;
 8001a02:	e023      	b.n	8001a4c <ServoSetDuty+0xb4>
		
		case 3:
			TIM_Servo_PWM_SetDuty( &S3_TIM, S3_CHANNEL, dDutyCycPercent );
 8001a04:	ed97 0b02 	vldr	d0, [r7, #8]
 8001a08:	2100      	movs	r1, #0
 8001a0a:	4816      	ldr	r0, [pc, #88]	; (8001a64 <ServoSetDuty+0xcc>)
 8001a0c:	f004 fcc8 	bl	80063a0 <TIM_Servo_PWM_SetDuty>
		break;
 8001a10:	e01c      	b.n	8001a4c <ServoSetDuty+0xb4>
		
		case 4:
			TIM_Servo_PWM_SetDuty( &S4_TIM, S4_CHANNEL, dDutyCycPercent );
 8001a12:	ed97 0b02 	vldr	d0, [r7, #8]
 8001a16:	2100      	movs	r1, #0
 8001a18:	4813      	ldr	r0, [pc, #76]	; (8001a68 <ServoSetDuty+0xd0>)
 8001a1a:	f004 fcc1 	bl	80063a0 <TIM_Servo_PWM_SetDuty>
		break;
 8001a1e:	e015      	b.n	8001a4c <ServoSetDuty+0xb4>
		
		case 5:
			TIM_Servo_PWM_SetDuty( &S5_TIM, S5_CHANNEL, dDutyCycPercent );
 8001a20:	ed97 0b02 	vldr	d0, [r7, #8]
 8001a24:	2100      	movs	r1, #0
 8001a26:	4811      	ldr	r0, [pc, #68]	; (8001a6c <ServoSetDuty+0xd4>)
 8001a28:	f004 fcba 	bl	80063a0 <TIM_Servo_PWM_SetDuty>
		break;
 8001a2c:	e00e      	b.n	8001a4c <ServoSetDuty+0xb4>
		case 6:
		//	TIM_Servo_PWM_SetDuty( &S6_TIM, S6_CHANNEL, dDutyCycPercent );
		break;
		
		case 7:
			TIM_Servo_PWM_SetDuty( &S7_TIM, S7_CHANNEL, dDutyCycPercent );
 8001a2e:	ed97 0b02 	vldr	d0, [r7, #8]
 8001a32:	2100      	movs	r1, #0
 8001a34:	480e      	ldr	r0, [pc, #56]	; (8001a70 <ServoSetDuty+0xd8>)
 8001a36:	f004 fcb3 	bl	80063a0 <TIM_Servo_PWM_SetDuty>
		break;
 8001a3a:	e007      	b.n	8001a4c <ServoSetDuty+0xb4>
		
		case 8:
			TIM_Servo_PWM_SetDuty( &S8_TIM, S8_CHANNEL, dDutyCycPercent );
 8001a3c:	ed97 0b02 	vldr	d0, [r7, #8]
 8001a40:	2104      	movs	r1, #4
 8001a42:	480c      	ldr	r0, [pc, #48]	; (8001a74 <ServoSetDuty+0xdc>)
 8001a44:	f004 fcac 	bl	80063a0 <TIM_Servo_PWM_SetDuty>
		break;
 8001a48:	e000      	b.n	8001a4c <ServoSetDuty+0xb4>
		
		default:
		break;
 8001a4a:	bf00      	nop
	}
}
 8001a4c:	bf00      	nop
 8001a4e:	3710      	adds	r7, #16
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	f3af 8000 	nop.w
 8001a58:	00000000 	.word	0x00000000
 8001a5c:	40590000 	.word	0x40590000
 8001a60:	24001efc 	.word	0x24001efc
 8001a64:	24001f94 	.word	0x24001f94
 8001a68:	24001e64 	.word	0x24001e64
 8001a6c:	24001f48 	.word	0x24001f48
 8001a70:	24001eb0 	.word	0x24001eb0
 8001a74:	24001e18 	.word	0x24001e18

08001a78 <ServosAllOutputEnable>:


void ServosAllOutputEnable( BOOL bEN )
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
	if( TRUE == bEN )
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2b01      	cmp	r3, #1
 8001a84:	d11c      	bne.n	8001ac0 <ServosAllOutputEnable+0x48>
	{
		HAL_TIM_PWM_Start(&S1_TIM, S1_CHANNEL);
 8001a86:	2100      	movs	r1, #0
 8001a88:	481d      	ldr	r0, [pc, #116]	; (8001b00 <ServosAllOutputEnable+0x88>)
 8001a8a:	f011 f90f 	bl	8012cac <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&S2_TIM, S2_CHANNEL);
 8001a8e:	2104      	movs	r1, #4
 8001a90:	481b      	ldr	r0, [pc, #108]	; (8001b00 <ServosAllOutputEnable+0x88>)
 8001a92:	f011 f90b 	bl	8012cac <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&S3_TIM, S3_CHANNEL);
 8001a96:	2100      	movs	r1, #0
 8001a98:	481a      	ldr	r0, [pc, #104]	; (8001b04 <ServosAllOutputEnable+0x8c>)
 8001a9a:	f011 f907 	bl	8012cac <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&S4_TIM, S4_CHANNEL);
 8001a9e:	2100      	movs	r1, #0
 8001aa0:	4819      	ldr	r0, [pc, #100]	; (8001b08 <ServosAllOutputEnable+0x90>)
 8001aa2:	f011 f903 	bl	8012cac <HAL_TIM_PWM_Start>

		HAL_TIM_PWM_Start(&S5_TIM, S5_CHANNEL);
 8001aa6:	2100      	movs	r1, #0
 8001aa8:	4818      	ldr	r0, [pc, #96]	; (8001b0c <ServosAllOutputEnable+0x94>)
 8001aaa:	f011 f8ff 	bl	8012cac <HAL_TIM_PWM_Start>
	//	HAL_TIM_PWM_Start(&S6_TIM, S6_CHANNEL);
		HAL_TIM_PWM_Start(&S7_TIM, S7_CHANNEL);
 8001aae:	2100      	movs	r1, #0
 8001ab0:	4817      	ldr	r0, [pc, #92]	; (8001b10 <ServosAllOutputEnable+0x98>)
 8001ab2:	f011 f8fb 	bl	8012cac <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&S8_TIM, S8_CHANNEL);
 8001ab6:	2104      	movs	r1, #4
 8001ab8:	4816      	ldr	r0, [pc, #88]	; (8001b14 <ServosAllOutputEnable+0x9c>)
 8001aba:	f011 f8f7 	bl	8012cac <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Stop(&S5_TIM, S5_CHANNEL);
	//	HAL_TIM_PWM_Stop(&S6_TIM, S6_CHANNEL);
		HAL_TIM_PWM_Stop(&S7_TIM, S7_CHANNEL);
		HAL_TIM_PWM_Stop(&S8_TIM, S8_CHANNEL);
	}
}
 8001abe:	e01b      	b.n	8001af8 <ServosAllOutputEnable+0x80>
		HAL_TIM_PWM_Stop(&S1_TIM, S1_CHANNEL);
 8001ac0:	2100      	movs	r1, #0
 8001ac2:	480f      	ldr	r0, [pc, #60]	; (8001b00 <ServosAllOutputEnable+0x88>)
 8001ac4:	f011 fa00 	bl	8012ec8 <HAL_TIM_PWM_Stop>
		HAL_TIM_PWM_Stop(&S2_TIM, S2_CHANNEL);
 8001ac8:	2104      	movs	r1, #4
 8001aca:	480d      	ldr	r0, [pc, #52]	; (8001b00 <ServosAllOutputEnable+0x88>)
 8001acc:	f011 f9fc 	bl	8012ec8 <HAL_TIM_PWM_Stop>
		HAL_TIM_PWM_Stop(&S3_TIM, S3_CHANNEL);
 8001ad0:	2100      	movs	r1, #0
 8001ad2:	480c      	ldr	r0, [pc, #48]	; (8001b04 <ServosAllOutputEnable+0x8c>)
 8001ad4:	f011 f9f8 	bl	8012ec8 <HAL_TIM_PWM_Stop>
		HAL_TIM_PWM_Stop(&S4_TIM, S4_CHANNEL);
 8001ad8:	2100      	movs	r1, #0
 8001ada:	480b      	ldr	r0, [pc, #44]	; (8001b08 <ServosAllOutputEnable+0x90>)
 8001adc:	f011 f9f4 	bl	8012ec8 <HAL_TIM_PWM_Stop>
		HAL_TIM_PWM_Stop(&S5_TIM, S5_CHANNEL);
 8001ae0:	2100      	movs	r1, #0
 8001ae2:	480a      	ldr	r0, [pc, #40]	; (8001b0c <ServosAllOutputEnable+0x94>)
 8001ae4:	f011 f9f0 	bl	8012ec8 <HAL_TIM_PWM_Stop>
		HAL_TIM_PWM_Stop(&S7_TIM, S7_CHANNEL);
 8001ae8:	2100      	movs	r1, #0
 8001aea:	4809      	ldr	r0, [pc, #36]	; (8001b10 <ServosAllOutputEnable+0x98>)
 8001aec:	f011 f9ec 	bl	8012ec8 <HAL_TIM_PWM_Stop>
		HAL_TIM_PWM_Stop(&S8_TIM, S8_CHANNEL);
 8001af0:	2104      	movs	r1, #4
 8001af2:	4808      	ldr	r0, [pc, #32]	; (8001b14 <ServosAllOutputEnable+0x9c>)
 8001af4:	f011 f9e8 	bl	8012ec8 <HAL_TIM_PWM_Stop>
}
 8001af8:	bf00      	nop
 8001afa:	3708      	adds	r7, #8
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	24001efc 	.word	0x24001efc
 8001b04:	24001f94 	.word	0x24001f94
 8001b08:	24001e64 	.word	0x24001e64
 8001b0c:	24001f48 	.word	0x24001f48
 8001b10:	24001eb0 	.word	0x24001eb0
 8001b14:	24001e18 	.word	0x24001e18

08001b18 <MX_ADC2_Init>:

ADC_HandleTypeDef hadc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b088      	sub	sp, #32
 8001b1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001b1e:	1d3b      	adds	r3, r7, #4
 8001b20:	2200      	movs	r2, #0
 8001b22:	601a      	str	r2, [r3, #0]
 8001b24:	605a      	str	r2, [r3, #4]
 8001b26:	609a      	str	r2, [r3, #8]
 8001b28:	60da      	str	r2, [r3, #12]
 8001b2a:	611a      	str	r2, [r3, #16]
 8001b2c:	615a      	str	r2, [r3, #20]
 8001b2e:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001b30:	4b29      	ldr	r3, [pc, #164]	; (8001bd8 <MX_ADC2_Init+0xc0>)
 8001b32:	4a2a      	ldr	r2, [pc, #168]	; (8001bdc <MX_ADC2_Init+0xc4>)
 8001b34:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001b36:	4b28      	ldr	r3, [pc, #160]	; (8001bd8 <MX_ADC2_Init+0xc0>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 8001b3c:	4b26      	ldr	r3, [pc, #152]	; (8001bd8 <MX_ADC2_Init+0xc0>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001b42:	4b25      	ldr	r3, [pc, #148]	; (8001bd8 <MX_ADC2_Init+0xc0>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b48:	4b23      	ldr	r3, [pc, #140]	; (8001bd8 <MX_ADC2_Init+0xc0>)
 8001b4a:	2204      	movs	r2, #4
 8001b4c:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001b4e:	4b22      	ldr	r3, [pc, #136]	; (8001bd8 <MX_ADC2_Init+0xc0>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8001b54:	4b20      	ldr	r3, [pc, #128]	; (8001bd8 <MX_ADC2_Init+0xc0>)
 8001b56:	2201      	movs	r2, #1
 8001b58:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 1;
 8001b5a:	4b1f      	ldr	r3, [pc, #124]	; (8001bd8 <MX_ADC2_Init+0xc0>)
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001b60:	4b1d      	ldr	r3, [pc, #116]	; (8001bd8 <MX_ADC2_Init+0xc0>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b66:	4b1c      	ldr	r3, [pc, #112]	; (8001bd8 <MX_ADC2_Init+0xc0>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	625a      	str	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b6c:	4b1a      	ldr	r3, [pc, #104]	; (8001bd8 <MX_ADC2_Init+0xc0>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8001b72:	4b19      	ldr	r3, [pc, #100]	; (8001bd8 <MX_ADC2_Init+0xc0>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001b78:	4b17      	ldr	r3, [pc, #92]	; (8001bd8 <MX_ADC2_Init+0xc0>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001b7e:	4b16      	ldr	r3, [pc, #88]	; (8001bd8 <MX_ADC2_Init+0xc0>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8001b84:	4b14      	ldr	r3, [pc, #80]	; (8001bd8 <MX_ADC2_Init+0xc0>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001b8c:	4812      	ldr	r0, [pc, #72]	; (8001bd8 <MX_ADC2_Init+0xc0>)
 8001b8e:	f008 feaf 	bl	800a8f0 <HAL_ADC_Init>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d001      	beq.n	8001b9c <MX_ADC2_Init+0x84>
  {
    Error_Handler();
 8001b98:	f002 fa34 	bl	8004004 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001b9c:	4b10      	ldr	r3, [pc, #64]	; (8001be0 <MX_ADC2_Init+0xc8>)
 8001b9e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001ba0:	2306      	movs	r3, #6
 8001ba2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 8001ba4:	2307      	movs	r3, #7
 8001ba6:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001ba8:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001bac:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001bae:	2304      	movs	r3, #4
 8001bb0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001bba:	1d3b      	adds	r3, r7, #4
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	4806      	ldr	r0, [pc, #24]	; (8001bd8 <MX_ADC2_Init+0xc0>)
 8001bc0:	f009 fb5a 	bl	800b278 <HAL_ADC_ConfigChannel>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8001bca:	f002 fa1b 	bl	8004004 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001bce:	bf00      	nop
 8001bd0:	3720      	adds	r7, #32
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	24000c28 	.word	0x24000c28
 8001bdc:	40022100 	.word	0x40022100
 8001be0:	cb840000 	.word	0xcb840000

08001be4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b0b4      	sub	sp, #208	; 0xd0
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001bec:	f107 0310 	add.w	r3, r7, #16
 8001bf0:	22c0      	movs	r2, #192	; 0xc0
 8001bf2:	2100      	movs	r1, #0
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f027 fa7d 	bl	80290f4 <memset>
  if(adcHandle->Instance==ADC2)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a20      	ldr	r2, [pc, #128]	; (8001c80 <HAL_ADC_MspInit+0x9c>)
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d139      	bne.n	8001c78 <HAL_ADC_MspInit+0x94>

  /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001c04:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001c08:	f04f 0300 	mov.w	r3, #0
 8001c0c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 8001c10:	2301      	movs	r3, #1
 8001c12:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 16;
 8001c14:	2310      	movs	r3, #16
 8001c16:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 4;
 8001c18:	2304      	movs	r3, #4
 8001c1a:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001c1c:	2302      	movs	r3, #2
 8001c1e:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001c20:	2302      	movs	r3, #2
 8001c22:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8001c24:	23c0      	movs	r3, #192	; 0xc0
 8001c26:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8001c30:	2300      	movs	r3, #0
 8001c32:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c36:	f107 0310 	add.w	r3, r7, #16
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f00d f810 	bl	800ec60 <HAL_RCCEx_PeriphCLKConfig>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d001      	beq.n	8001c4a <HAL_ADC_MspInit+0x66>
    {
      Error_Handler();
 8001c46:	f002 f9dd 	bl	8004004 <Error_Handler>
    }

    /* ADC2 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001c4a:	4b0e      	ldr	r3, [pc, #56]	; (8001c84 <HAL_ADC_MspInit+0xa0>)
 8001c4c:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8001c50:	4a0c      	ldr	r2, [pc, #48]	; (8001c84 <HAL_ADC_MspInit+0xa0>)
 8001c52:	f043 0320 	orr.w	r3, r3, #32
 8001c56:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
 8001c5a:	4b0a      	ldr	r3, [pc, #40]	; (8001c84 <HAL_ADC_MspInit+0xa0>)
 8001c5c:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8001c60:	f003 0320 	and.w	r3, r3, #32
 8001c64:	60fb      	str	r3, [r7, #12]
 8001c66:	68fb      	ldr	r3, [r7, #12]

    /* ADC2 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8001c68:	2200      	movs	r2, #0
 8001c6a:	2105      	movs	r1, #5
 8001c6c:	2012      	movs	r0, #18
 8001c6e:	f00a f841 	bl	800bcf4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001c72:	2012      	movs	r0, #18
 8001c74:	f00a f858 	bl	800bd28 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001c78:	bf00      	nop
 8001c7a:	37d0      	adds	r7, #208	; 0xd0
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	40022100 	.word	0x40022100
 8001c84:	58024400 	.word	0x58024400

08001c88 <CommandInit>:

/*****************************************************************************
 Implementation 
******************************************************************************/
void CommandInit( CMD_HANDLE *pHandle, void  *pUartHandle )
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b086      	sub	sp, #24
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
 8001c90:	6039      	str	r1, [r7, #0]
	ASSERT( 0 != pHandle );
	ASSERT( 0 != pUartHandle );

	pHandle->pUartHandle = (UART_HandleTypeDef *)pUartHandle;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	683a      	ldr	r2, [r7, #0]
 8001c96:	601a      	str	r2, [r3, #0]

	HAL_UART_RegisterCallback(pUartHandle, HAL_UART_TX_COMPLETE_CB_ID, _UART_TxCpltCallback );
 8001c98:	4a51      	ldr	r2, [pc, #324]	; (8001de0 <CommandInit+0x158>)
 8001c9a:	2101      	movs	r1, #1
 8001c9c:	6838      	ldr	r0, [r7, #0]
 8001c9e:	f012 fc11 	bl	80144c4 <HAL_UART_RegisterCallback>
	HAL_UART_RegisterCallback(pUartHandle, HAL_UART_RX_COMPLETE_CB_ID, _UART_RxCpltCallback );
 8001ca2:	4a50      	ldr	r2, [pc, #320]	; (8001de4 <CommandInit+0x15c>)
 8001ca4:	2103      	movs	r1, #3
 8001ca6:	6838      	ldr	r0, [r7, #0]
 8001ca8:	f012 fc0c 	bl	80144c4 <HAL_UART_RegisterCallback>

//	pHandle->bOpticallaserEnable = TRUE; // not used
	pHandle->nDutyStep = 2; // 0.02%  // 100;   // 1%
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2202      	movs	r2, #2
 8001cb0:	605a      	str	r2, [r3, #4]
//	pHandle->nPwmStepIntervalMs = 20; // not used
	pHandle->bRobotArmEnable = FALSE;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	609a      	str	r2, [r3, #8]

	// set TargetPwm

	pHandle->TargetPwm[0].Value = 750;   // PWM is set to 7.5%
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	f240 22ee 	movw	r2, #750	; 0x2ee
 8001cbe:	831a      	strh	r2, [r3, #24]
    pHandle->TargetPwm[1].Value = 1100;  // duty cycle in (x100 %)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	f042 024c 	orr.w	r2, r2, #76	; 0x4c
 8001cc8:	76da      	strb	r2, [r3, #27]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	f042 0204 	orr.w	r2, r2, #4
 8001cd0:	771a      	strb	r2, [r3, #28]
	pHandle->TargetPwm[2].Value = 750;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	f240 22ee 	movw	r2, #750	; 0x2ee
 8001cd8:	83da      	strh	r2, [r3, #30]
	pHandle->TargetPwm[3].Value = 600;    // gripper
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2200      	movs	r2, #0
 8001cde:	f042 0258 	orr.w	r2, r2, #88	; 0x58
 8001ce2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	f042 0202 	orr.w	r2, r2, #2
 8001cec:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	pHandle->TargetPwm[4].Value = 750;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	f240 22ee 	movw	r2, #750	; 0x2ee
 8001cf6:	849a      	strh	r2, [r3, #36]	; 0x24
	pHandle->TargetPwm[5].Value = 750;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	f062 0211 	orn	r2, r2, #17
 8001d00:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
 8001d04:	2200      	movs	r2, #0
 8001d06:	f042 0202 	orr.w	r2, r2, #2
 8001d0a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	pHandle->TargetPwm[6].Value = 750;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	f240 22ee 	movw	r2, #750	; 0x2ee
 8001d14:	855a      	strh	r2, [r3, #42]	; 0x2a
	pHandle->TargetPwm[7].Value = 750;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2200      	movs	r2, #0
 8001d1a:	f062 0211 	orn	r2, r2, #17
 8001d1e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
 8001d22:	2200      	movs	r2, #0
 8001d24:	f042 0202 	orr.w	r2, r2, #2
 8001d28:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e

	// set current PWM with Target Pwm values
	for (int i = 0; i < 8; i++)
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	617b      	str	r3, [r7, #20]
 8001d30:	e01b      	b.n	8001d6a <CommandInit+0xe2>
	{
		robot.dataSrvPwm.currentPwm[i] = pHandle->TargetPwm[i].Value;  // duty cycle in (x100 %)
 8001d32:	6879      	ldr	r1, [r7, #4]
 8001d34:	697a      	ldr	r2, [r7, #20]
 8001d36:	4613      	mov	r3, r2
 8001d38:	005b      	lsls	r3, r3, #1
 8001d3a:	4413      	add	r3, r2
 8001d3c:	440b      	add	r3, r1
 8001d3e:	3318      	adds	r3, #24
 8001d40:	881b      	ldrh	r3, [r3, #0]
 8001d42:	b299      	uxth	r1, r3
 8001d44:	4a28      	ldr	r2, [pc, #160]	; (8001de8 <CommandInit+0x160>)
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	3384      	adds	r3, #132	; 0x84
 8001d4a:	005b      	lsls	r3, r3, #1
 8001d4c:	4413      	add	r3, r2
 8001d4e:	460a      	mov	r2, r1
 8001d50:	809a      	strh	r2, [r3, #4]
		pHandle->TargetPwm[i].bReqCompleted = 0;    //request completed
 8001d52:	6879      	ldr	r1, [r7, #4]
 8001d54:	697a      	ldr	r2, [r7, #20]
 8001d56:	4613      	mov	r3, r2
 8001d58:	005b      	lsls	r3, r3, #1
 8001d5a:	4413      	add	r3, r2
 8001d5c:	440b      	add	r3, r1
 8001d5e:	331a      	adds	r3, #26
 8001d60:	2200      	movs	r2, #0
 8001d62:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 8; i++)
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	3301      	adds	r3, #1
 8001d68:	617b      	str	r3, [r7, #20]
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	2b07      	cmp	r3, #7
 8001d6e:	dde0      	ble.n	8001d32 <CommandInit+0xaa>
	}

	// set servos with current PWM values
	for (int i = 0; i < 8; i++)
 8001d70:	2300      	movs	r3, #0
 8001d72:	613b      	str	r3, [r7, #16]
 8001d74:	e00e      	b.n	8001d94 <CommandInit+0x10c>
	{
		ServoSetDuty( i+1, robot.dataSrvPwm.currentPwm[i]);
 8001d76:	693b      	ldr	r3, [r7, #16]
 8001d78:	1c5a      	adds	r2, r3, #1
 8001d7a:	491b      	ldr	r1, [pc, #108]	; (8001de8 <CommandInit+0x160>)
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	3384      	adds	r3, #132	; 0x84
 8001d80:	005b      	lsls	r3, r3, #1
 8001d82:	440b      	add	r3, r1
 8001d84:	889b      	ldrh	r3, [r3, #4]
 8001d86:	4619      	mov	r1, r3
 8001d88:	4610      	mov	r0, r2
 8001d8a:	f7ff fe05 	bl	8001998 <ServoSetDuty>
	for (int i = 0; i < 8; i++)
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	3301      	adds	r3, #1
 8001d92:	613b      	str	r3, [r7, #16]
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	2b07      	cmp	r3, #7
 8001d98:	dded      	ble.n	8001d76 <CommandInit+0xee>
	}

	for (int i = 0; i < sizeof(pHandle->uRxCmd); i++) pHandle->uRxCmd[i] = 0;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	60fb      	str	r3, [r7, #12]
 8001d9e:	e008      	b.n	8001db2 <CommandInit+0x12a>
 8001da0:	687a      	ldr	r2, [r7, #4]
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	4413      	add	r3, r2
 8001da6:	330c      	adds	r3, #12
 8001da8:	2200      	movs	r2, #0
 8001daa:	701a      	strb	r2, [r3, #0]
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	3301      	adds	r3, #1
 8001db0:	60fb      	str	r3, [r7, #12]
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	2b05      	cmp	r3, #5
 8001db6:	d9f3      	bls.n	8001da0 <CommandInit+0x118>
	for (int i = 0; i < sizeof(pHandle->uCmd);   i++) pHandle->uCmd[i]   = 0;
 8001db8:	2300      	movs	r3, #0
 8001dba:	60bb      	str	r3, [r7, #8]
 8001dbc:	e008      	b.n	8001dd0 <CommandInit+0x148>
 8001dbe:	687a      	ldr	r2, [r7, #4]
 8001dc0:	68bb      	ldr	r3, [r7, #8]
 8001dc2:	4413      	add	r3, r2
 8001dc4:	3312      	adds	r3, #18
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	701a      	strb	r2, [r3, #0]
 8001dca:	68bb      	ldr	r3, [r7, #8]
 8001dcc:	3301      	adds	r3, #1
 8001dce:	60bb      	str	r3, [r7, #8]
 8001dd0:	68bb      	ldr	r3, [r7, #8]
 8001dd2:	2b05      	cmp	r3, #5
 8001dd4:	d9f3      	bls.n	8001dbe <CommandInit+0x136>

}
 8001dd6:	bf00      	nop
 8001dd8:	bf00      	nop
 8001dda:	3718      	adds	r7, #24
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	080021b9 	.word	0x080021b9
 8001de4:	080021d9 	.word	0x080021d9
 8001de8:	24000d98 	.word	0x24000d98
 8001dec:	00000000 	.word	0x00000000

08001df0 <CommandRxExe>:
//	HAL_UART_Receive_IT( pHandle->pUartHandle, pHandle->uRxCmd, sizeof(pHandle->uRxCmd) );
// }


int CommandRxExe( CMD_HANDLE *pHandle )
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b08a      	sub	sp, #40	; 0x28
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
	uint8_t 	buf[8];
	uint16_t 	nDutyCyc100Percent;
	PCMD_PKT 	cmdptr;
	char 		ack = 0;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	int 		etxIdx = PACKET_BYTE_TOTAL - 1;
 8001dfe:	2305      	movs	r3, #5
 8001e00:	623b      	str	r3, [r7, #32]
	int32_t 	event;

	ASSERT( 0 != pHandle );
	
	// USART is ready, go to receive mode to wait for packet
	HAL_UART_Receive_IT( pHandle->pUartHandle, pHandle->uRxCmd, sizeof(pHandle->uRxCmd) );
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6818      	ldr	r0, [r3, #0]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	330c      	adds	r3, #12
 8001e0a:	2206      	movs	r2, #6
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	f012 fd35 	bl	801487c <HAL_UART_Receive_IT>

	/* Command received need to be real-time to prevent any packets lost.
	It has to be an event-based, and has to read the USART immediately once event triggered  */
	while(1)
	{
		event = osEventFlagsWait(eventUartRxReadyHandle, EVENT_BIT_ONRX, osFlagsWaitAll, 500);
 8001e12:	4bb9      	ldr	r3, [pc, #740]	; (80020f8 <CommandRxExe+0x308>)
 8001e14:	6818      	ldr	r0, [r3, #0]
 8001e16:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	2102      	movs	r1, #2
 8001e1e:	f01d ffeb 	bl	801fdf8 <osEventFlagsWait>
 8001e22:	4603      	mov	r3, r0
 8001e24:	61fb      	str	r3, [r7, #28]
		if( event < 0 ) // STM32Cube modified FreeRTOS event such that negative value as error flags
 8001e26:	69fb      	ldr	r3, [r7, #28]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	da0d      	bge.n	8001e48 <CommandRxExe+0x58>
		{
			// no incoming data, or partially received data, clear it and wait again
			HAL_UART_AbortReceive(pHandle->pUartHandle);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4618      	mov	r0, r3
 8001e32:	f012 fd6f 	bl	8014914 <HAL_UART_AbortReceive>
			HAL_UART_Receive_IT( pHandle->pUartHandle, pHandle->uRxCmd, sizeof(pHandle->uRxCmd) );
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6818      	ldr	r0, [r3, #0]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	330c      	adds	r3, #12
 8001e3e:	2206      	movs	r2, #6
 8001e40:	4619      	mov	r1, r3
 8001e42:	f012 fd1b 	bl	801487c <HAL_UART_Receive_IT>
			continue;
 8001e46:	e184      	b.n	8002152 <CommandRxExe+0x362>
		}

		// backup received packet into handle for later use
		memcpy( pHandle->uCmd, pHandle->uRxCmd, sizeof(pHandle->uRxCmd) );
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	f103 0012 	add.w	r0, r3, #18
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	330c      	adds	r3, #12
 8001e52:	2206      	movs	r2, #6
 8001e54:	4619      	mov	r1, r3
 8001e56:	f027 fa3e 	bl	80292d6 <memcpy>

		// abort it in case host sent extra bytes, and then put in receive mode again
		HAL_UART_AbortReceive(pHandle->pUartHandle);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f012 fd58 	bl	8014914 <HAL_UART_AbortReceive>
		HAL_UART_Receive_IT( pHandle->pUartHandle, pHandle->uRxCmd, sizeof(pHandle->uRxCmd) );
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6818      	ldr	r0, [r3, #0]
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	330c      	adds	r3, #12
 8001e6c:	2206      	movs	r2, #6
 8001e6e:	4619      	mov	r1, r3
 8001e70:	f012 fd04 	bl	801487c <HAL_UART_Receive_IT>

		// now, we validate the packet based on STX, ETX
		if( STX != pHandle->uCmd[0] )
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	7c9b      	ldrb	r3, [r3, #18]
 8001e78:	2b30      	cmp	r3, #48	; 0x30
 8001e7a:	d003      	beq.n	8001e84 <CommandRxExe+0x94>
		{
			printf("Host CMD: STX error\r\n");
 8001e7c:	489f      	ldr	r0, [pc, #636]	; (80020fc <CommandRxExe+0x30c>)
 8001e7e:	f026 ffb1 	bl	8028de4 <puts>
			continue;
 8001e82:	e166      	b.n	8002152 <CommandRxExe+0x362>
		}

		if( ETX != pHandle->uCmd[etxIdx] )
 8001e84:	687a      	ldr	r2, [r7, #4]
 8001e86:	6a3b      	ldr	r3, [r7, #32]
 8001e88:	4413      	add	r3, r2
 8001e8a:	3312      	adds	r3, #18
 8001e8c:	781b      	ldrb	r3, [r3, #0]
 8001e8e:	2b40      	cmp	r3, #64	; 0x40
 8001e90:	d003      	beq.n	8001e9a <CommandRxExe+0xaa>
		{
			printf("Host CMD: ETX error\r\n");
 8001e92:	489b      	ldr	r0, [pc, #620]	; (8002100 <CommandRxExe+0x310>)
 8001e94:	f026 ffa6 	bl	8028de4 <puts>
			continue;
 8001e98:	e15b      	b.n	8002152 <CommandRxExe+0x362>
		}

		// STX and ETX matched, we parse the content to command
		cmdptr = (PCMD_PKT)pHandle->uCmd;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	3312      	adds	r3, #18
 8001e9e:	61bb      	str	r3, [r7, #24]
		switch( cmdptr->c.Type )
 8001ea0:	69bb      	ldr	r3, [r7, #24]
 8001ea2:	785b      	ldrb	r3, [r3, #1]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d003      	beq.n	8001eb0 <CommandRxExe+0xc0>
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	f000 80b7 	beq.w	800201c <CommandRxExe+0x22c>
 8001eae:	e13f      	b.n	8002130 <CommandRxExe+0x340>
		{
			case TYPE_WHEEL:
				switch( cmdptr->Wheel.Cmd )
 8001eb0:	69bb      	ldr	r3, [r7, #24]
 8001eb2:	789b      	ldrb	r3, [r3, #2]
 8001eb4:	2b07      	cmp	r3, #7
 8001eb6:	f200 80ac 	bhi.w	8002012 <CommandRxExe+0x222>
 8001eba:	a201      	add	r2, pc, #4	; (adr r2, 8001ec0 <CommandRxExe+0xd0>)
 8001ebc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ec0:	08001f29 	.word	0x08001f29
 8001ec4:	08001ee1 	.word	0x08001ee1
 8001ec8:	08001ef3 	.word	0x08001ef3
 8001ecc:	08001f05 	.word	0x08001f05
 8001ed0:	08001f17 	.word	0x08001f17
 8001ed4:	08001f3b 	.word	0x08001f3b
 8001ed8:	08001f7f 	.word	0x08001f7f
 8001edc:	08001fc3 	.word	0x08001fc3
				{
					case CMD_WHEEL_FWD:
						WheelMoveForward();
 8001ee0:	f7ff fc1e 	bl	8001720 <WheelMoveForward>
						ack = 1;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						printf("Host CMD: Wheel Forward\r\n");
 8001eea:	4886      	ldr	r0, [pc, #536]	; (8002104 <CommandRxExe+0x314>)
 8001eec:	f026 ff7a 	bl	8028de4 <puts>
					break;
 8001ef0:	e093      	b.n	800201a <CommandRxExe+0x22a>

					case CMD_WHEEL_BWD:
						WheelMoveBackward();
 8001ef2:	f7ff fc37 	bl	8001764 <WheelMoveBackward>
						ack = 1;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						printf("Host CMD: Wheel Backward\r\n");
 8001efc:	4882      	ldr	r0, [pc, #520]	; (8002108 <CommandRxExe+0x318>)
 8001efe:	f026 ff71 	bl	8028de4 <puts>
					break;
 8001f02:	e08a      	b.n	800201a <CommandRxExe+0x22a>

					case CMD_WHEEL_LEFT:
						WheelRotateLeft();
 8001f04:	f7ff fc50 	bl	80017a8 <WheelRotateLeft>
						ack = 1;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						printf("Host CMD: Wheel Rotates Left\r\n");
 8001f0e:	487f      	ldr	r0, [pc, #508]	; (800210c <CommandRxExe+0x31c>)
 8001f10:	f026 ff68 	bl	8028de4 <puts>
					break;
 8001f14:	e081      	b.n	800201a <CommandRxExe+0x22a>

					case CMD_WHEEL_RIGHT:
						WheelRotateRight();
 8001f16:	f7ff fc69 	bl	80017ec <WheelRotateRight>
						ack = 1;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						printf("Host CMD: Wheel Rotates Right\r\n");
 8001f20:	487b      	ldr	r0, [pc, #492]	; (8002110 <CommandRxExe+0x320>)
 8001f22:	f026 ff5f 	bl	8028de4 <puts>
					break;
 8001f26:	e078      	b.n	800201a <CommandRxExe+0x22a>

					case CMD_WHEEL_STOP:
						WheelAllStop();
 8001f28:	f7ff fc82 	bl	8001830 <WheelAllStop>
						ack = 1;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						printf("Host CMD: Wheel Stopped\r\n");
 8001f32:	4878      	ldr	r0, [pc, #480]	; (8002114 <CommandRxExe+0x324>)
 8001f34:	f026 ff56 	bl	8028de4 <puts>
					break;
 8001f38:	e06f      	b.n	800201a <CommandRxExe+0x22a>

					case CMD_WHEEL_LEFT_DUTY:
						robot.dataMtrPwm.dDutyCycPercentAL = (double)cmdptr->Wheel.nDutyCyc100Percent / 100.0;
 8001f3a:	69bb      	ldr	r3, [r7, #24]
 8001f3c:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8001f40:	b29b      	uxth	r3, r3
 8001f42:	ee07 3a90 	vmov	s15, r3
 8001f46:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8001f4a:	ed9f 5b69 	vldr	d5, [pc, #420]	; 80020f0 <CommandRxExe+0x300>
 8001f4e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001f52:	4b71      	ldr	r3, [pc, #452]	; (8002118 <CommandRxExe+0x328>)
 8001f54:	ed83 7b48 	vstr	d7, [r3, #288]	; 0x120
						WheelLeftSetDuty( robot.dataMtrPwm.dDutyCycPercentAL );
 8001f58:	4b6f      	ldr	r3, [pc, #444]	; (8002118 <CommandRxExe+0x328>)
 8001f5a:	ed93 7b48 	vldr	d7, [r3, #288]	; 0x120
 8001f5e:	eeb0 0b47 	vmov.f64	d0, d7
 8001f62:	f7ff fc73 	bl	800184c <WheelLeftSetDuty>
						ack = 1;
 8001f66:	2301      	movs	r3, #1
 8001f68:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						printf("Host CMD: Left Wheel Duty(x100) Set to %d\r\n", cmdptr->Wheel.nDutyCyc100Percent);
 8001f6c:	69bb      	ldr	r3, [r7, #24]
 8001f6e:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8001f72:	b29b      	uxth	r3, r3
 8001f74:	4619      	mov	r1, r3
 8001f76:	4869      	ldr	r0, [pc, #420]	; (800211c <CommandRxExe+0x32c>)
 8001f78:	f026 fece 	bl	8028d18 <iprintf>
					break;
 8001f7c:	e04d      	b.n	800201a <CommandRxExe+0x22a>

					case CMD_WHEEL_RIGHT_DUTY:
						robot.dataMtrPwm.dDutyCycPercentBR = (double)cmdptr->Wheel.nDutyCyc100Percent / 100.0;
 8001f7e:	69bb      	ldr	r3, [r7, #24]
 8001f80:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8001f84:	b29b      	uxth	r3, r3
 8001f86:	ee07 3a90 	vmov	s15, r3
 8001f8a:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8001f8e:	ed9f 5b58 	vldr	d5, [pc, #352]	; 80020f0 <CommandRxExe+0x300>
 8001f92:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001f96:	4b60      	ldr	r3, [pc, #384]	; (8002118 <CommandRxExe+0x328>)
 8001f98:	ed83 7b4a 	vstr	d7, [r3, #296]	; 0x128
						WheelRightSetDuty( robot.dataMtrPwm.dDutyCycPercentBR );
 8001f9c:	4b5e      	ldr	r3, [pc, #376]	; (8002118 <CommandRxExe+0x328>)
 8001f9e:	ed93 7b4a 	vldr	d7, [r3, #296]	; 0x128
 8001fa2:	eeb0 0b47 	vmov.f64	d0, d7
 8001fa6:	f7ff fc63 	bl	8001870 <WheelRightSetDuty>
						ack = 1;
 8001faa:	2301      	movs	r3, #1
 8001fac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						printf("Host CMD: Right Wheel Duty(x100) Set to %d\r\n", cmdptr->Wheel.nDutyCyc100Percent);
 8001fb0:	69bb      	ldr	r3, [r7, #24]
 8001fb2:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8001fb6:	b29b      	uxth	r3, r3
 8001fb8:	4619      	mov	r1, r3
 8001fba:	4859      	ldr	r0, [pc, #356]	; (8002120 <CommandRxExe+0x330>)
 8001fbc:	f026 feac 	bl	8028d18 <iprintf>
					break;
 8001fc0:	e02b      	b.n	800201a <CommandRxExe+0x22a>

					case CMD_WHEEL_ALL_DUTY:
						robot.dataMtrPwm.dDutyCycPercentAL = (double)cmdptr->Wheel.nDutyCyc100Percent / 100.0;
 8001fc2:	69bb      	ldr	r3, [r7, #24]
 8001fc4:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8001fc8:	b29b      	uxth	r3, r3
 8001fca:	ee07 3a90 	vmov	s15, r3
 8001fce:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8001fd2:	ed9f 5b47 	vldr	d5, [pc, #284]	; 80020f0 <CommandRxExe+0x300>
 8001fd6:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001fda:	4b4f      	ldr	r3, [pc, #316]	; (8002118 <CommandRxExe+0x328>)
 8001fdc:	ed83 7b48 	vstr	d7, [r3, #288]	; 0x120
						robot.dataMtrPwm.dDutyCycPercentBR = robot.dataMtrPwm.dDutyCycPercentAL;
 8001fe0:	4b4d      	ldr	r3, [pc, #308]	; (8002118 <CommandRxExe+0x328>)
 8001fe2:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 8001fe6:	494c      	ldr	r1, [pc, #304]	; (8002118 <CommandRxExe+0x328>)
 8001fe8:	e9c1 234a 	strd	r2, r3, [r1, #296]	; 0x128
						WheelAllSetDuty( robot.dataMtrPwm.dDutyCycPercentAL );
 8001fec:	4b4a      	ldr	r3, [pc, #296]	; (8002118 <CommandRxExe+0x328>)
 8001fee:	ed93 7b48 	vldr	d7, [r3, #288]	; 0x120
 8001ff2:	eeb0 0b47 	vmov.f64	d0, d7
 8001ff6:	f7ff fc4d 	bl	8001894 <WheelAllSetDuty>
						ack = 1;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						printf("Host CMD: All Wheel Duty(x100) Set to %d\r\n", cmdptr->Wheel.nDutyCyc100Percent);
 8002000:	69bb      	ldr	r3, [r7, #24]
 8002002:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8002006:	b29b      	uxth	r3, r3
 8002008:	4619      	mov	r1, r3
 800200a:	4846      	ldr	r0, [pc, #280]	; (8002124 <CommandRxExe+0x334>)
 800200c:	f026 fe84 	bl	8028d18 <iprintf>
					break;
 8002010:	e003      	b.n	800201a <CommandRxExe+0x22a>

					default:
						printf("Host CMD: No such a param\r\n");
 8002012:	4845      	ldr	r0, [pc, #276]	; (8002128 <CommandRxExe+0x338>)
 8002014:	f026 fee6 	bl	8028de4 <puts>
					break;
 8002018:	bf00      	nop
				}
			break;
 800201a:	e090      	b.n	800213e <CommandRxExe+0x34e>

			case TYPE_SERVO:
				switch( cmdptr->servo.Cmd )
 800201c:	69bb      	ldr	r3, [r7, #24]
 800201e:	789b      	ldrb	r3, [r3, #2]
 8002020:	2b0c      	cmp	r3, #12
 8002022:	d050      	beq.n	80020c6 <CommandRxExe+0x2d6>
 8002024:	2b0c      	cmp	r3, #12
 8002026:	dc5a      	bgt.n	80020de <CommandRxExe+0x2ee>
 8002028:	2b08      	cmp	r3, #8
 800202a:	dc02      	bgt.n	8002032 <CommandRxExe+0x242>
 800202c:	2b00      	cmp	r3, #0
 800202e:	dc03      	bgt.n	8002038 <CommandRxExe+0x248>
 8002030:	e055      	b.n	80020de <CommandRxExe+0x2ee>
 8002032:	2b0b      	cmp	r3, #11
 8002034:	d03b      	beq.n	80020ae <CommandRxExe+0x2be>
 8002036:	e052      	b.n	80020de <CommandRxExe+0x2ee>
					case CMD_SV5_TARGET_ANGLE:
					case CMD_SV6_TARGET_ANGLE:
					case CMD_SV7_TARGET_ANGLE:
					case CMD_SV8_TARGET_ANGLE:

						if( 0 != cmdptr->servo.Cmd )
 8002038:	69bb      	ldr	r3, [r7, #24]
 800203a:	789b      	ldrb	r3, [r3, #2]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d052      	beq.n	80020e6 <CommandRxExe+0x2f6>
						{
							nDutyCyc100Percent = ServoJointAngleToPWM( (int)cmdptr->servo.Cmd, (int32_t)cmdptr->servo.nJointAngle );
 8002040:	69bb      	ldr	r3, [r7, #24]
 8002042:	789b      	ldrb	r3, [r3, #2]
 8002044:	461a      	mov	r2, r3
 8002046:	69bb      	ldr	r3, [r7, #24]
 8002048:	f9b3 3003 	ldrsh.w	r3, [r3, #3]
 800204c:	b21b      	sxth	r3, r3
 800204e:	4619      	mov	r1, r3
 8002050:	4610      	mov	r0, r2
 8002052:	f7ff fc37 	bl	80018c4 <ServoJointAngleToPWM>
 8002056:	4603      	mov	r3, r0
 8002058:	82fb      	strh	r3, [r7, #22]

							pHandle->TargetPwm[cmdptr->servo.Cmd-1].Value = nDutyCyc100Percent;
 800205a:	69bb      	ldr	r3, [r7, #24]
 800205c:	789b      	ldrb	r3, [r3, #2]
 800205e:	1e5a      	subs	r2, r3, #1
 8002060:	6879      	ldr	r1, [r7, #4]
 8002062:	4613      	mov	r3, r2
 8002064:	005b      	lsls	r3, r3, #1
 8002066:	4413      	add	r3, r2
 8002068:	440b      	add	r3, r1
 800206a:	3318      	adds	r3, #24
 800206c:	8afa      	ldrh	r2, [r7, #22]
 800206e:	801a      	strh	r2, [r3, #0]
							pHandle->TargetPwm[cmdptr->servo.Cmd-1].bReqCompleted = 1; /* completed = 0, inform Application when done */
 8002070:	69bb      	ldr	r3, [r7, #24]
 8002072:	789b      	ldrb	r3, [r3, #2]
 8002074:	1e5a      	subs	r2, r3, #1
 8002076:	6879      	ldr	r1, [r7, #4]
 8002078:	4613      	mov	r3, r2
 800207a:	005b      	lsls	r3, r3, #1
 800207c:	4413      	add	r3, r2
 800207e:	440b      	add	r3, r1
 8002080:	331a      	adds	r3, #26
 8002082:	2201      	movs	r2, #1
 8002084:	701a      	strb	r2, [r3, #0]
							ack = 1;
 8002086:	2301      	movs	r3, #1
 8002088:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
							sprintf( (char *)buf, "@C0%d#", cmdptr->servo.Cmd );
 800208c:	69bb      	ldr	r3, [r7, #24]
 800208e:	789b      	ldrb	r3, [r3, #2]
 8002090:	461a      	mov	r2, r3
 8002092:	f107 030c 	add.w	r3, r7, #12
 8002096:	4925      	ldr	r1, [pc, #148]	; (800212c <CommandRxExe+0x33c>)
 8002098:	4618      	mov	r0, r3
 800209a:	f026 fedf 	bl	8028e5c <siprintf>

							CommandSendToHost( pHandle, buf, 5U );
 800209e:	f107 030c 	add.w	r3, r7, #12
 80020a2:	2205      	movs	r2, #5
 80020a4:	4619      	mov	r1, r3
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f000 f858 	bl	800215c <CommandSendToHost>
						}
					break;
 80020ac:	e01b      	b.n	80020e6 <CommandRxExe+0x2f6>
				//		pHandle->nDutyStep = cmdptr->servoStep.nStepDutyPercent;
				//		ack = 1;
				//	break;

					case CMD_ARM_ENABLE:
						pHandle->bRobotArmEnable = TRUE;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2201      	movs	r2, #1
 80020b2:	609a      	str	r2, [r3, #8]
						ServosAllOutputEnable( pHandle->bRobotArmEnable );
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	689b      	ldr	r3, [r3, #8]
 80020b8:	4618      	mov	r0, r3
 80020ba:	f7ff fcdd 	bl	8001a78 <ServosAllOutputEnable>
						ack = 1;
 80020be:	2301      	movs	r3, #1
 80020c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					break;
 80020c4:	e010      	b.n	80020e8 <CommandRxExe+0x2f8>

					case CMD_ARM_DISABLE:
						pHandle->bRobotArmEnable = FALSE;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2200      	movs	r2, #0
 80020ca:	609a      	str	r2, [r3, #8]
						ServosAllOutputEnable( pHandle->bRobotArmEnable );
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	689b      	ldr	r3, [r3, #8]
 80020d0:	4618      	mov	r0, r3
 80020d2:	f7ff fcd1 	bl	8001a78 <ServosAllOutputEnable>
						ack = 1;
 80020d6:	2301      	movs	r3, #1
 80020d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					break;
 80020dc:	e004      	b.n	80020e8 <CommandRxExe+0x2f8>

					default:
						printf("Host CMD: No such a param\r\n");
 80020de:	4812      	ldr	r0, [pc, #72]	; (8002128 <CommandRxExe+0x338>)
 80020e0:	f026 fe80 	bl	8028de4 <puts>
					break;
 80020e4:	e000      	b.n	80020e8 <CommandRxExe+0x2f8>
					break;
 80020e6:	bf00      	nop
				}

			break;
 80020e8:	e029      	b.n	800213e <CommandRxExe+0x34e>
 80020ea:	bf00      	nop
 80020ec:	f3af 8000 	nop.w
 80020f0:	00000000 	.word	0x00000000
 80020f4:	40590000 	.word	0x40590000
 80020f8:	24000ce8 	.word	0x24000ce8
 80020fc:	0802b650 	.word	0x0802b650
 8002100:	0802b668 	.word	0x0802b668
 8002104:	0802b680 	.word	0x0802b680
 8002108:	0802b69c 	.word	0x0802b69c
 800210c:	0802b6b8 	.word	0x0802b6b8
 8002110:	0802b6d8 	.word	0x0802b6d8
 8002114:	0802b6f8 	.word	0x0802b6f8
 8002118:	24000d98 	.word	0x24000d98
 800211c:	0802b714 	.word	0x0802b714
 8002120:	0802b740 	.word	0x0802b740
 8002124:	0802b770 	.word	0x0802b770
 8002128:	0802b79c 	.word	0x0802b79c
 800212c:	0802b7b8 	.word	0x0802b7b8
		//			break;
		//		}
		//	break;

			default:
				ack = 0;
 8002130:	2300      	movs	r3, #0
 8002132:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				printf("Host CMD: No such a command\r\n");
 8002136:	4807      	ldr	r0, [pc, #28]	; (8002154 <CommandRxExe+0x364>)
 8002138:	f026 fe54 	bl	8028de4 <puts>
			break;
 800213c:	bf00      	nop
		}

		if( 1 == ack )
 800213e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002142:	2b01      	cmp	r3, #1
 8002144:	f47f ae65 	bne.w	8001e12 <CommandRxExe+0x22>
		{
			// send "ACK" is required
			CommandSendToHost( pHandle, (uint8_t *)ACK_TO_HOST, strlen(ACK_TO_HOST) );
 8002148:	2205      	movs	r2, #5
 800214a:	4903      	ldr	r1, [pc, #12]	; (8002158 <CommandRxExe+0x368>)
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	f000 f805 	bl	800215c <CommandSendToHost>
		event = osEventFlagsWait(eventUartRxReadyHandle, EVENT_BIT_ONRX, osFlagsWaitAll, 500);
 8002152:	e65e      	b.n	8001e12 <CommandRxExe+0x22>
 8002154:	0802b7c0 	.word	0x0802b7c0
 8002158:	0802b7e0 	.word	0x0802b7e0

0800215c <CommandSendToHost>:
	return 1;
}


void CommandSendToHost( CMD_HANDLE *pHandle, void *pData, int nSize )
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b086      	sub	sp, #24
 8002160:	af00      	add	r7, sp, #0
 8002162:	60f8      	str	r0, [r7, #12]
 8002164:	60b9      	str	r1, [r7, #8]
 8002166:	607a      	str	r2, [r7, #4]
	if( osOK == osSemaphoreAcquire( SemaUartTxHandle, 100 ) )
 8002168:	4b11      	ldr	r3, [pc, #68]	; (80021b0 <CommandSendToHost+0x54>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	2164      	movs	r1, #100	; 0x64
 800216e:	4618      	mov	r0, r3
 8002170:	f01e f840 	bl	80201f4 <osSemaphoreAcquire>
 8002174:	4603      	mov	r3, r0
 8002176:	2b00      	cmp	r3, #0
 8002178:	d115      	bne.n	80021a6 <CommandSendToHost+0x4a>
	{
		HAL_UART_Transmit_IT( pHandle->pUartHandle, pData, nSize );
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	687a      	ldr	r2, [r7, #4]
 8002180:	b292      	uxth	r2, r2
 8002182:	68b9      	ldr	r1, [r7, #8]
 8002184:	4618      	mov	r0, r3
 8002186:	f012 fae5 	bl	8014754 <HAL_UART_Transmit_IT>
		uint32_t evt = osEventFlagsWait( eventUartTxReadyHandle, EVENT_BIT_ONTX, osFlagsWaitAll, 500 );
 800218a:	4b0a      	ldr	r3, [pc, #40]	; (80021b4 <CommandSendToHost+0x58>)
 800218c:	6818      	ldr	r0, [r3, #0]
 800218e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002192:	2201      	movs	r2, #1
 8002194:	2101      	movs	r1, #1
 8002196:	f01d fe2f 	bl	801fdf8 <osEventFlagsWait>
 800219a:	6178      	str	r0, [r7, #20]
		if( evt < 0 )
		{
			/* Timeout. Not supposed to happen */
			printf("Command USART Transmit Data Error\r\n");
		}
		osSemaphoreRelease( SemaUartTxHandle );
 800219c:	4b04      	ldr	r3, [pc, #16]	; (80021b0 <CommandSendToHost+0x54>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4618      	mov	r0, r3
 80021a2:	f01e f879 	bl	8020298 <osSemaphoreRelease>
	}
}
 80021a6:	bf00      	nop
 80021a8:	3718      	adds	r7, #24
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	24000cd8 	.word	0x24000cd8
 80021b4:	24000ce4 	.word	0x24000ce4

080021b8 <_UART_TxCpltCallback>:
/*****************************************************************************
 Callback functions
******************************************************************************/

static void _UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
	// set TX ready event to indicate transmission has been completed
	osEventFlagsSet( eventUartTxReadyHandle, EVENT_BIT_ONTX );
 80021c0:	4b04      	ldr	r3, [pc, #16]	; (80021d4 <_UART_TxCpltCallback+0x1c>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	2101      	movs	r1, #1
 80021c6:	4618      	mov	r0, r3
 80021c8:	f01d fdd2 	bl	801fd70 <osEventFlagsSet>
}
 80021cc:	bf00      	nop
 80021ce:	3708      	adds	r7, #8
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	24000ce4 	.word	0x24000ce4

080021d8 <_UART_RxCpltCallback>:


static void _UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b082      	sub	sp, #8
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
	// set RX ready event to indicate reception with correct length has been completed
	osEventFlagsSet( eventUartRxReadyHandle, EVENT_BIT_ONRX );
 80021e0:	4b04      	ldr	r3, [pc, #16]	; (80021f4 <_UART_RxCpltCallback+0x1c>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	2102      	movs	r1, #2
 80021e6:	4618      	mov	r0, r3
 80021e8:	f01d fdc2 	bl	801fd70 <osEventFlagsSet>
}
 80021ec:	bf00      	nop
 80021ee:	3708      	adds	r7, #8
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	24000ce8 	.word	0x24000ce8

080021f8 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80021fc:	4b0d      	ldr	r3, [pc, #52]	; (8002234 <MX_CRC_Init+0x3c>)
 80021fe:	4a0e      	ldr	r2, [pc, #56]	; (8002238 <MX_CRC_Init+0x40>)
 8002200:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8002202:	4b0c      	ldr	r3, [pc, #48]	; (8002234 <MX_CRC_Init+0x3c>)
 8002204:	2200      	movs	r2, #0
 8002206:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8002208:	4b0a      	ldr	r3, [pc, #40]	; (8002234 <MX_CRC_Init+0x3c>)
 800220a:	2200      	movs	r2, #0
 800220c:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800220e:	4b09      	ldr	r3, [pc, #36]	; (8002234 <MX_CRC_Init+0x3c>)
 8002210:	2200      	movs	r2, #0
 8002212:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8002214:	4b07      	ldr	r3, [pc, #28]	; (8002234 <MX_CRC_Init+0x3c>)
 8002216:	2200      	movs	r2, #0
 8002218:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800221a:	4b06      	ldr	r3, [pc, #24]	; (8002234 <MX_CRC_Init+0x3c>)
 800221c:	2201      	movs	r2, #1
 800221e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8002220:	4804      	ldr	r0, [pc, #16]	; (8002234 <MX_CRC_Init+0x3c>)
 8002222:	f009 fd9d 	bl	800bd60 <HAL_CRC_Init>
 8002226:	4603      	mov	r3, r0
 8002228:	2b00      	cmp	r3, #0
 800222a:	d001      	beq.n	8002230 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 800222c:	f001 feea 	bl	8004004 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8002230:	bf00      	nop
 8002232:	bd80      	pop	{r7, pc}
 8002234:	24000c8c 	.word	0x24000c8c
 8002238:	40023000 	.word	0x40023000

0800223c <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 800223c:	b480      	push	{r7}
 800223e:	b085      	sub	sp, #20
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a0b      	ldr	r2, [pc, #44]	; (8002278 <HAL_CRC_MspInit+0x3c>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d10e      	bne.n	800226c <HAL_CRC_MspInit+0x30>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800224e:	4b0b      	ldr	r3, [pc, #44]	; (800227c <HAL_CRC_MspInit+0x40>)
 8002250:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8002254:	4a09      	ldr	r2, [pc, #36]	; (800227c <HAL_CRC_MspInit+0x40>)
 8002256:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800225a:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
 800225e:	4b07      	ldr	r3, [pc, #28]	; (800227c <HAL_CRC_MspInit+0x40>)
 8002260:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8002264:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002268:	60fb      	str	r3, [r7, #12]
 800226a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 800226c:	bf00      	nop
 800226e:	3714      	adds	r7, #20
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr
 8002278:	40023000 	.word	0x40023000
 800227c:	58024400 	.word	0x58024400

08002280 <vApplicationStackOverflowHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
 8002288:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
	printf("FreeRTOS: %s Out of stack\r\n", pcTaskName );
 800228a:	6839      	ldr	r1, [r7, #0]
 800228c:	4803      	ldr	r0, [pc, #12]	; (800229c <vApplicationStackOverflowHook+0x1c>)
 800228e:	f026 fd43 	bl	8028d18 <iprintf>
	printf("FreeRTOS: %s Out of stack\r\n", pcTaskName );
 8002292:	6839      	ldr	r1, [r7, #0]
 8002294:	4801      	ldr	r0, [pc, #4]	; (800229c <vApplicationStackOverflowHook+0x1c>)
 8002296:	f026 fd3f 	bl	8028d18 <iprintf>
	while(1){};
 800229a:	e7fe      	b.n	800229a <vApplicationStackOverflowHook+0x1a>
 800229c:	0802b8c0 	.word	0x0802b8c0

080022a0 <vApplicationMallocFailedHook>:
}
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
void vApplicationMallocFailedHook(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
	printf("FreeRTOS: Out of heap\r\n");
 80022a4:	4803      	ldr	r0, [pc, #12]	; (80022b4 <vApplicationMallocFailedHook+0x14>)
 80022a6:	f026 fd9d 	bl	8028de4 <puts>
	printf("FreeRTOS: Out of heap\r\n");
 80022aa:	4802      	ldr	r0, [pc, #8]	; (80022b4 <vApplicationMallocFailedHook+0x14>)
 80022ac:	f026 fd9a 	bl	8028de4 <puts>
	while(1){};
 80022b0:	e7fe      	b.n	80022b0 <vApplicationMallocFailedHook+0x10>
 80022b2:	bf00      	nop
 80022b4:	0802b8dc 	.word	0x0802b8dc

080022b8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of SemaUartTx */
  SemaUartTxHandle = osSemaphoreNew(1, 0, &SemaUartTx_attributes);
 80022bc:	4a3b      	ldr	r2, [pc, #236]	; (80023ac <MX_FREERTOS_Init+0xf4>)
 80022be:	2100      	movs	r1, #0
 80022c0:	2001      	movs	r0, #1
 80022c2:	f01d ff0d 	bl	80200e0 <osSemaphoreNew>
 80022c6:	4603      	mov	r3, r0
 80022c8:	4a39      	ldr	r2, [pc, #228]	; (80023b0 <MX_FREERTOS_Init+0xf8>)
 80022ca:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  // Semaphore is initialized with zero count, osSemaphoreRelease is to get one count,
  // i.e., ready for osSemaphoreAcquire
  osSemaphoreRelease( SemaUartTxHandle );
 80022cc:	4b38      	ldr	r3, [pc, #224]	; (80023b0 <MX_FREERTOS_Init+0xf8>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4618      	mov	r0, r3
 80022d2:	f01d ffe1 	bl	8020298 <osSemaphoreRelease>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of debugPrintTask */
  debugPrintTaskHandle = osThreadNew(StartDebugPrintTask, (void*) &robot, &debugPrintTask_attributes);
 80022d6:	4a37      	ldr	r2, [pc, #220]	; (80023b4 <MX_FREERTOS_Init+0xfc>)
 80022d8:	4937      	ldr	r1, [pc, #220]	; (80023b8 <MX_FREERTOS_Init+0x100>)
 80022da:	4838      	ldr	r0, [pc, #224]	; (80023bc <MX_FREERTOS_Init+0x104>)
 80022dc:	f01d fc23 	bl	801fb26 <osThreadNew>
 80022e0:	4603      	mov	r3, r0
 80022e2:	4a37      	ldr	r2, [pc, #220]	; (80023c0 <MX_FREERTOS_Init+0x108>)
 80022e4:	6013      	str	r3, [r2, #0]

  /* creation of adcTask */
  adcTaskHandle = osThreadNew(StartAdcTask, (void*) &robot, &adcTask_attributes);
 80022e6:	4a37      	ldr	r2, [pc, #220]	; (80023c4 <MX_FREERTOS_Init+0x10c>)
 80022e8:	4933      	ldr	r1, [pc, #204]	; (80023b8 <MX_FREERTOS_Init+0x100>)
 80022ea:	4837      	ldr	r0, [pc, #220]	; (80023c8 <MX_FREERTOS_Init+0x110>)
 80022ec:	f01d fc1b 	bl	801fb26 <osThreadNew>
 80022f0:	4603      	mov	r3, r0
 80022f2:	4a36      	ldr	r2, [pc, #216]	; (80023cc <MX_FREERTOS_Init+0x114>)
 80022f4:	6013      	str	r3, [r2, #0]

  /* creation of curSenTask */
  curSenTaskHandle = osThreadNew(StartCurSenTask, (void*) &robot, &curSenTask_attributes);
 80022f6:	4a36      	ldr	r2, [pc, #216]	; (80023d0 <MX_FREERTOS_Init+0x118>)
 80022f8:	492f      	ldr	r1, [pc, #188]	; (80023b8 <MX_FREERTOS_Init+0x100>)
 80022fa:	4836      	ldr	r0, [pc, #216]	; (80023d4 <MX_FREERTOS_Init+0x11c>)
 80022fc:	f01d fc13 	bl	801fb26 <osThreadNew>
 8002300:	4603      	mov	r3, r0
 8002302:	4a35      	ldr	r2, [pc, #212]	; (80023d8 <MX_FREERTOS_Init+0x120>)
 8002304:	6013      	str	r3, [r2, #0]

  /* creation of distSenTask */
  distSenTaskHandle = osThreadNew(StartDistSenTask, (void*) &robot, &distSenTask_attributes);
 8002306:	4a35      	ldr	r2, [pc, #212]	; (80023dc <MX_FREERTOS_Init+0x124>)
 8002308:	492b      	ldr	r1, [pc, #172]	; (80023b8 <MX_FREERTOS_Init+0x100>)
 800230a:	4835      	ldr	r0, [pc, #212]	; (80023e0 <MX_FREERTOS_Init+0x128>)
 800230c:	f01d fc0b 	bl	801fb26 <osThreadNew>
 8002310:	4603      	mov	r3, r0
 8002312:	4a34      	ldr	r2, [pc, #208]	; (80023e4 <MX_FREERTOS_Init+0x12c>)
 8002314:	6013      	str	r3, [r2, #0]

  /* creation of sdCardTask */
  sdCardTaskHandle = osThreadNew(StartSdCardTask, (void*) &robot, &sdCardTask_attributes);
 8002316:	4a34      	ldr	r2, [pc, #208]	; (80023e8 <MX_FREERTOS_Init+0x130>)
 8002318:	4927      	ldr	r1, [pc, #156]	; (80023b8 <MX_FREERTOS_Init+0x100>)
 800231a:	4834      	ldr	r0, [pc, #208]	; (80023ec <MX_FREERTOS_Init+0x134>)
 800231c:	f01d fc03 	bl	801fb26 <osThreadNew>
 8002320:	4603      	mov	r3, r0
 8002322:	4a33      	ldr	r2, [pc, #204]	; (80023f0 <MX_FREERTOS_Init+0x138>)
 8002324:	6013      	str	r3, [r2, #0]

  /* creation of mtrEncoderTask */
  mtrEncoderTaskHandle = osThreadNew(StartMtrEncoderTask, (void*) &robot, &mtrEncoderTask_attributes);
 8002326:	4a33      	ldr	r2, [pc, #204]	; (80023f4 <MX_FREERTOS_Init+0x13c>)
 8002328:	4923      	ldr	r1, [pc, #140]	; (80023b8 <MX_FREERTOS_Init+0x100>)
 800232a:	4833      	ldr	r0, [pc, #204]	; (80023f8 <MX_FREERTOS_Init+0x140>)
 800232c:	f01d fbfb 	bl	801fb26 <osThreadNew>
 8002330:	4603      	mov	r3, r0
 8002332:	4a32      	ldr	r2, [pc, #200]	; (80023fc <MX_FREERTOS_Init+0x144>)
 8002334:	6013      	str	r3, [r2, #0]

  /* creation of srvPwmUpdateTask */
  srvPwmUpdateTaskHandle = osThreadNew(StartSrvPwmUpdateTask, (void*) &robot, &srvPwmUpdateTask_attributes);
 8002336:	4a32      	ldr	r2, [pc, #200]	; (8002400 <MX_FREERTOS_Init+0x148>)
 8002338:	491f      	ldr	r1, [pc, #124]	; (80023b8 <MX_FREERTOS_Init+0x100>)
 800233a:	4832      	ldr	r0, [pc, #200]	; (8002404 <MX_FREERTOS_Init+0x14c>)
 800233c:	f01d fbf3 	bl	801fb26 <osThreadNew>
 8002340:	4603      	mov	r3, r0
 8002342:	4a31      	ldr	r2, [pc, #196]	; (8002408 <MX_FREERTOS_Init+0x150>)
 8002344:	6013      	str	r3, [r2, #0]

  /* creation of cmdRxTask */
  cmdRxTaskHandle = osThreadNew(StartCmdRxTask, (void*) &robot, &cmdRxTask_attributes);
 8002346:	4a31      	ldr	r2, [pc, #196]	; (800240c <MX_FREERTOS_Init+0x154>)
 8002348:	491b      	ldr	r1, [pc, #108]	; (80023b8 <MX_FREERTOS_Init+0x100>)
 800234a:	4831      	ldr	r0, [pc, #196]	; (8002410 <MX_FREERTOS_Init+0x158>)
 800234c:	f01d fbeb 	bl	801fb26 <osThreadNew>
 8002350:	4603      	mov	r3, r0
 8002352:	4a30      	ldr	r2, [pc, #192]	; (8002414 <MX_FREERTOS_Init+0x15c>)
 8002354:	6013      	str	r3, [r2, #0]

  /* creation of guiLcdDispTask */
  guiLcdDispTaskHandle = osThreadNew(StartGuiLcdDispTask, (void*) &robot, &guiLcdDispTask_attributes);
 8002356:	4a30      	ldr	r2, [pc, #192]	; (8002418 <MX_FREERTOS_Init+0x160>)
 8002358:	4917      	ldr	r1, [pc, #92]	; (80023b8 <MX_FREERTOS_Init+0x100>)
 800235a:	4830      	ldr	r0, [pc, #192]	; (800241c <MX_FREERTOS_Init+0x164>)
 800235c:	f01d fbe3 	bl	801fb26 <osThreadNew>
 8002360:	4603      	mov	r3, r0
 8002362:	4a2f      	ldr	r2, [pc, #188]	; (8002420 <MX_FREERTOS_Init+0x168>)
 8002364:	6013      	str	r3, [r2, #0]

  /* creation of imuTask */
  imuTaskHandle = osThreadNew(StartImuTask, (void*) &robot, &imuTask_attributes);
 8002366:	4a2f      	ldr	r2, [pc, #188]	; (8002424 <MX_FREERTOS_Init+0x16c>)
 8002368:	4913      	ldr	r1, [pc, #76]	; (80023b8 <MX_FREERTOS_Init+0x100>)
 800236a:	482f      	ldr	r0, [pc, #188]	; (8002428 <MX_FREERTOS_Init+0x170>)
 800236c:	f01d fbdb 	bl	801fb26 <osThreadNew>
 8002370:	4603      	mov	r3, r0
 8002372:	4a2e      	ldr	r2, [pc, #184]	; (800242c <MX_FREERTOS_Init+0x174>)
 8002374:	6013      	str	r3, [r2, #0]
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Create the event(s) */
  /* creation of eventSysFlags */
  eventSysFlagsHandle = osEventFlagsNew(&eventSysFlags_attributes);
 8002376:	482e      	ldr	r0, [pc, #184]	; (8002430 <MX_FREERTOS_Init+0x178>)
 8002378:	f01d fcbb 	bl	801fcf2 <osEventFlagsNew>
 800237c:	4603      	mov	r3, r0
 800237e:	4a2d      	ldr	r2, [pc, #180]	; (8002434 <MX_FREERTOS_Init+0x17c>)
 8002380:	6013      	str	r3, [r2, #0]

  /* creation of eventLcdReady */
  eventLcdReadyHandle = osEventFlagsNew(&eventLcdReady_attributes);
 8002382:	482d      	ldr	r0, [pc, #180]	; (8002438 <MX_FREERTOS_Init+0x180>)
 8002384:	f01d fcb5 	bl	801fcf2 <osEventFlagsNew>
 8002388:	4603      	mov	r3, r0
 800238a:	4a2c      	ldr	r2, [pc, #176]	; (800243c <MX_FREERTOS_Init+0x184>)
 800238c:	6013      	str	r3, [r2, #0]

  /* creation of eventUartTxReady */
  eventUartTxReadyHandle = osEventFlagsNew(&eventUartTxReady_attributes);
 800238e:	482c      	ldr	r0, [pc, #176]	; (8002440 <MX_FREERTOS_Init+0x188>)
 8002390:	f01d fcaf 	bl	801fcf2 <osEventFlagsNew>
 8002394:	4603      	mov	r3, r0
 8002396:	4a2b      	ldr	r2, [pc, #172]	; (8002444 <MX_FREERTOS_Init+0x18c>)
 8002398:	6013      	str	r3, [r2, #0]

  /* creation of eventUartRxReady */
  eventUartRxReadyHandle = osEventFlagsNew(&eventUartRxReady_attributes);
 800239a:	482b      	ldr	r0, [pc, #172]	; (8002448 <MX_FREERTOS_Init+0x190>)
 800239c:	f01d fca9 	bl	801fcf2 <osEventFlagsNew>
 80023a0:	4603      	mov	r3, r0
 80023a2:	4a2a      	ldr	r2, [pc, #168]	; (800244c <MX_FREERTOS_Init+0x194>)
 80023a4:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80023a6:	bf00      	nop
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	0802dd70 	.word	0x0802dd70
 80023b0:	24000cd8 	.word	0x24000cd8
 80023b4:	0802dc08 	.word	0x0802dc08
 80023b8:	24000d98 	.word	0x24000d98
 80023bc:	08002451 	.word	0x08002451
 80023c0:	24000cb0 	.word	0x24000cb0
 80023c4:	0802dc2c 	.word	0x0802dc2c
 80023c8:	08002829 	.word	0x08002829
 80023cc:	24000cb4 	.word	0x24000cb4
 80023d0:	0802dc50 	.word	0x0802dc50
 80023d4:	0800288d 	.word	0x0800288d
 80023d8:	24000cb8 	.word	0x24000cb8
 80023dc:	0802dc74 	.word	0x0802dc74
 80023e0:	08002911 	.word	0x08002911
 80023e4:	24000cbc 	.word	0x24000cbc
 80023e8:	0802dc98 	.word	0x0802dc98
 80023ec:	08002a19 	.word	0x08002a19
 80023f0:	24000cc0 	.word	0x24000cc0
 80023f4:	0802dcbc 	.word	0x0802dcbc
 80023f8:	08002b29 	.word	0x08002b29
 80023fc:	24000cc4 	.word	0x24000cc4
 8002400:	0802dce0 	.word	0x0802dce0
 8002404:	08002c25 	.word	0x08002c25
 8002408:	24000cc8 	.word	0x24000cc8
 800240c:	0802dd04 	.word	0x0802dd04
 8002410:	08002ea9 	.word	0x08002ea9
 8002414:	24000ccc 	.word	0x24000ccc
 8002418:	0802dd28 	.word	0x0802dd28
 800241c:	08002ed1 	.word	0x08002ed1
 8002420:	24000cd0 	.word	0x24000cd0
 8002424:	0802dd4c 	.word	0x0802dd4c
 8002428:	08003179 	.word	0x08003179
 800242c:	24000cd4 	.word	0x24000cd4
 8002430:	0802dd80 	.word	0x0802dd80
 8002434:	24000cdc 	.word	0x24000cdc
 8002438:	0802dd90 	.word	0x0802dd90
 800243c:	24000ce0 	.word	0x24000ce0
 8002440:	0802dda0 	.word	0x0802dda0
 8002444:	24000ce4 	.word	0x24000ce4
 8002448:	0802ddb0 	.word	0x0802ddb0
 800244c:	24000ce8 	.word	0x24000ce8

08002450 <StartDebugPrintTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDebugPrintTask */
void StartDebugPrintTask(void *argument)
{
 8002450:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002452:	b0ad      	sub	sp, #180	; 0xb4
 8002454:	af06      	add	r7, sp, #24
 8002456:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDebugPrintTask */
  // Task 1
  // Debug Print Task
  ROBOT * rcvData = (ROBOT *) argument;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  char str[128];
  float temperature = 0.0;
 800245e:	f04f 0300 	mov.w	r3, #0
 8002462:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  /* Wait for all devices ready */
  osEventFlagsWait( eventSysFlagsHandle, ( EVT_SYS_FLAG_ALL_READY ),
 8002466:	4bd4      	ldr	r3, [pc, #848]	; (80027b8 <StartDebugPrintTask+0x368>)
 8002468:	6818      	ldr	r0, [r3, #0]
 800246a:	f04f 33ff 	mov.w	r3, #4294967295
 800246e:	2203      	movs	r2, #3
 8002470:	2140      	movs	r1, #64	; 0x40
 8002472:	f01d fcc1 	bl	801fdf8 <osEventFlagsWait>

  /* Infinite loop */
  for(;;)
  {
	  // ADC2 measurement
	  temperature = 100.0 * ((float)rcvData->mcuTempU32 - (float)(*TS_CAL1)) /
 8002476:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800247a:	f8d3 31bc 	ldr.w	r3, [r3, #444]	; 0x1bc
 800247e:	ee07 3a90 	vmov	s15, r3
 8002482:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002486:	4bcd      	ldr	r3, [pc, #820]	; (80027bc <StartDebugPrintTask+0x36c>)
 8002488:	881b      	ldrh	r3, [r3, #0]
 800248a:	ee07 3a90 	vmov	s15, r3
 800248e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002492:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002496:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800249a:	ed9f 6bc5 	vldr	d6, [pc, #788]	; 80027b0 <StartDebugPrintTask+0x360>
 800249e:	ee27 5b06 	vmul.f64	d5, d7, d6
	  (float)((*TS_CAL2 - *TS_CAL1)) + 30.0;
 80024a2:	4bc7      	ldr	r3, [pc, #796]	; (80027c0 <StartDebugPrintTask+0x370>)
 80024a4:	881b      	ldrh	r3, [r3, #0]
 80024a6:	461a      	mov	r2, r3
 80024a8:	4bc4      	ldr	r3, [pc, #784]	; (80027bc <StartDebugPrintTask+0x36c>)
 80024aa:	881b      	ldrh	r3, [r3, #0]
 80024ac:	1ad3      	subs	r3, r2, r3
 80024ae:	ee07 3a90 	vmov	s15, r3
 80024b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024b6:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
	  temperature = 100.0 * ((float)rcvData->mcuTempU32 - (float)(*TS_CAL1)) /
 80024ba:	ee85 7b06 	vdiv.f64	d7, d5, d6
	  (float)((*TS_CAL2 - *TS_CAL1)) + 30.0;
 80024be:	eeb3 6b0e 	vmov.f64	d6, #62	; 0x41f00000  30.0
 80024c2:	ee37 7b06 	vadd.f64	d7, d7, d6
	  temperature = 100.0 * ((float)rcvData->mcuTempU32 - (float)(*TS_CAL1)) /
 80024c6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80024ca:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
	  printf("T_CAL_1_2 = %d %d, Temp = %5.2f (C) \r\n", *TS_CAL1, *TS_CAL2, temperature);
 80024ce:	4bbb      	ldr	r3, [pc, #748]	; (80027bc <StartDebugPrintTask+0x36c>)
 80024d0:	881b      	ldrh	r3, [r3, #0]
 80024d2:	4619      	mov	r1, r3
 80024d4:	4bba      	ldr	r3, [pc, #744]	; (80027c0 <StartDebugPrintTask+0x370>)
 80024d6:	881b      	ldrh	r3, [r3, #0]
 80024d8:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 80024dc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80024e0:	ed8d 7b00 	vstr	d7, [sp]
 80024e4:	461a      	mov	r2, r3
 80024e6:	48b7      	ldr	r0, [pc, #732]	; (80027c4 <StartDebugPrintTask+0x374>)
 80024e8:	f026 fc16 	bl	8028d18 <iprintf>
	  // current sensing
	  printf("ShtV = %ld (uV)\r\n", rcvData->dataINA219.shunt_voltage);
 80024ec:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80024f0:	6a1b      	ldr	r3, [r3, #32]
 80024f2:	4619      	mov	r1, r3
 80024f4:	48b4      	ldr	r0, [pc, #720]	; (80027c8 <StartDebugPrintTask+0x378>)
 80024f6:	f026 fc0f 	bl	8028d18 <iprintf>
	  printf("BusV = %ld (mV)\r\n", rcvData->dataINA219.bus_voltage);
 80024fa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80024fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002500:	4619      	mov	r1, r3
 8002502:	48b2      	ldr	r0, [pc, #712]	; (80027cc <StartDebugPrintTask+0x37c>)
 8002504:	f026 fc08 	bl	8028d18 <iprintf>
	  // printf("Cur = %ld (0.1 mA) ", rcvData->dataINA219.current);
	  printf("Cur = %7.2f (mA)\r\n", ( (float)(rcvData->dataINA219.current) / 10.0) );
 8002508:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800250c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800250e:	ee07 3a90 	vmov	s15, r3
 8002512:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002516:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800251a:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800251e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8002522:	ec53 2b15 	vmov	r2, r3, d5
 8002526:	48aa      	ldr	r0, [pc, #680]	; (80027d0 <StartDebugPrintTask+0x380>)
 8002528:	f026 fbf6 	bl	8028d18 <iprintf>
	  printf("Pwr = %ld (mW) \r\n", rcvData->dataINA219.power);
 800252c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002530:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002532:	4619      	mov	r1, r3
 8002534:	48a7      	ldr	r0, [pc, #668]	; (80027d4 <StartDebugPrintTask+0x384>)
 8002536:	f026 fbef 	bl	8028d18 <iprintf>

	  for(int i = 0; i < 3; i++)
 800253a:	2300      	movs	r3, #0
 800253c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002540:	e023      	b.n	800258a <StartDebugPrintTask+0x13a>
	  {
		  printf("i = %d, TS= %ld, RS = %d, R_mm = %d \r\n", i+1,
 8002542:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002546:	1c59      	adds	r1, r3, #1
 8002548:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800254c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002550:	320c      	adds	r2, #12
 8002552:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
		  rcvData->dataVL53L0X.TimeStamp[i],
		  rcvData->dataVL53L0X.RangeStatus[i],
 8002556:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800255a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800255e:	4413      	add	r3, r2
 8002560:	333c      	adds	r3, #60	; 0x3c
 8002562:	781b      	ldrb	r3, [r3, #0]
		  printf("i = %d, TS= %ld, RS = %d, R_mm = %d \r\n", i+1,
 8002564:	461c      	mov	r4, r3
		  rcvData->dataVL53L0X.RangeMilliMeter[i]);
 8002566:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800256a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800256e:	3220      	adds	r2, #32
 8002570:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
		  printf("i = %d, TS= %ld, RS = %d, R_mm = %d \r\n", i+1,
 8002574:	9300      	str	r3, [sp, #0]
 8002576:	4623      	mov	r3, r4
 8002578:	4602      	mov	r2, r0
 800257a:	4897      	ldr	r0, [pc, #604]	; (80027d8 <StartDebugPrintTask+0x388>)
 800257c:	f026 fbcc 	bl	8028d18 <iprintf>
	  for(int i = 0; i < 3; i++)
 8002580:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002584:	3301      	adds	r3, #1
 8002586:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800258a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800258e:	2b02      	cmp	r3, #2
 8002590:	ddd7      	ble.n	8002542 <StartDebugPrintTask+0xf2>
	  }
	  // motor encoder
	  printf("Mtr 1 encoder = %d \r\n", rcvData->dataEncoder.mtrCnt16AL[0]);
 8002592:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002596:	f9b3 3130 	ldrsh.w	r3, [r3, #304]	; 0x130
 800259a:	4619      	mov	r1, r3
 800259c:	488f      	ldr	r0, [pc, #572]	; (80027dc <StartDebugPrintTask+0x38c>)
 800259e:	f026 fbbb 	bl	8028d18 <iprintf>
	  printf("Mtr 1 prev cnt = %5d %5d %5d %5d \r\n", rcvData->dataEncoder.mtrCnt16AL[1],
 80025a2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80025a6:	f9b3 3132 	ldrsh.w	r3, [r3, #306]	; 0x132
 80025aa:	4619      	mov	r1, r3
	  rcvData->dataEncoder.mtrCnt16AL[2],
 80025ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80025b0:	f9b3 3134 	ldrsh.w	r3, [r3, #308]	; 0x134
	  printf("Mtr 1 prev cnt = %5d %5d %5d %5d \r\n", rcvData->dataEncoder.mtrCnt16AL[1],
 80025b4:	461a      	mov	r2, r3
	  rcvData->dataEncoder.mtrCnt16AL[3],
 80025b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80025ba:	f9b3 3136 	ldrsh.w	r3, [r3, #310]	; 0x136
	  printf("Mtr 1 prev cnt = %5d %5d %5d %5d \r\n", rcvData->dataEncoder.mtrCnt16AL[1],
 80025be:	4618      	mov	r0, r3
	  rcvData->dataEncoder.mtrCnt16AL[4]);
 80025c0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80025c4:	f9b3 3138 	ldrsh.w	r3, [r3, #312]	; 0x138
	  printf("Mtr 1 prev cnt = %5d %5d %5d %5d \r\n", rcvData->dataEncoder.mtrCnt16AL[1],
 80025c8:	9300      	str	r3, [sp, #0]
 80025ca:	4603      	mov	r3, r0
 80025cc:	4884      	ldr	r0, [pc, #528]	; (80027e0 <StartDebugPrintTask+0x390>)
 80025ce:	f026 fba3 	bl	8028d18 <iprintf>
	  printf("Mtr 2 encoder = %d \r\n", rcvData->dataEncoder.mtrCnt16BR[0]);
 80025d2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80025d6:	f9b3 313a 	ldrsh.w	r3, [r3, #314]	; 0x13a
 80025da:	4619      	mov	r1, r3
 80025dc:	4881      	ldr	r0, [pc, #516]	; (80027e4 <StartDebugPrintTask+0x394>)
 80025de:	f026 fb9b 	bl	8028d18 <iprintf>
	  printf("Mtr 2 prev cnt = %5d %5d %5d %5d \r\n", rcvData->dataEncoder.mtrCnt16BR[1],
 80025e2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80025e6:	f9b3 313c 	ldrsh.w	r3, [r3, #316]	; 0x13c
 80025ea:	4619      	mov	r1, r3
	  rcvData->dataEncoder.mtrCnt16BR[2],
 80025ec:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80025f0:	f9b3 313e 	ldrsh.w	r3, [r3, #318]	; 0x13e
	  printf("Mtr 2 prev cnt = %5d %5d %5d %5d \r\n", rcvData->dataEncoder.mtrCnt16BR[1],
 80025f4:	461a      	mov	r2, r3
	  rcvData->dataEncoder.mtrCnt16BR[3],
 80025f6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80025fa:	f9b3 3140 	ldrsh.w	r3, [r3, #320]	; 0x140
	  printf("Mtr 2 prev cnt = %5d %5d %5d %5d \r\n", rcvData->dataEncoder.mtrCnt16BR[1],
 80025fe:	4618      	mov	r0, r3
	  rcvData->dataEncoder.mtrCnt16BR[4]);
 8002600:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002604:	f9b3 3142 	ldrsh.w	r3, [r3, #322]	; 0x142
	  printf("Mtr 2 prev cnt = %5d %5d %5d %5d \r\n", rcvData->dataEncoder.mtrCnt16BR[1],
 8002608:	9300      	str	r3, [sp, #0]
 800260a:	4603      	mov	r3, r0
 800260c:	4876      	ldr	r0, [pc, #472]	; (80027e8 <StartDebugPrintTask+0x398>)
 800260e:	f026 fb83 	bl	8028d18 <iprintf>
	  printf("Encoder vel 1 = %ld \r\n", rcvData->dataEncoder.mtrVel32AL[0]);
 8002612:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002616:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 800261a:	4619      	mov	r1, r3
 800261c:	4873      	ldr	r0, [pc, #460]	; (80027ec <StartDebugPrintTask+0x39c>)
 800261e:	f026 fb7b 	bl	8028d18 <iprintf>
	  printf("Encoder vel 2 = %ld \r\n", rcvData->dataEncoder.mtrVel32BR[0]);
 8002622:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002626:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800262a:	4619      	mov	r1, r3
 800262c:	4870      	ldr	r0, [pc, #448]	; (80027f0 <StartDebugPrintTask+0x3a0>)
 800262e:	f026 fb73 	bl	8028d18 <iprintf>
	  printf("S1, L Arm = %ld (x100 deg)\r\n", rcvData->dataSrvPos.jointAngle[0]);
 8002632:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002636:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002638:	4619      	mov	r1, r3
 800263a:	486e      	ldr	r0, [pc, #440]	; (80027f4 <StartDebugPrintTask+0x3a4>)
 800263c:	f026 fb6c 	bl	8028d18 <iprintf>
	  printf("S2, U ARM = %ld (x100 deg)\r\n", rcvData->dataSrvPos.jointAngle[1]);
 8002640:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002644:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002646:	4619      	mov	r1, r3
 8002648:	486b      	ldr	r0, [pc, #428]	; (80027f8 <StartDebugPrintTask+0x3a8>)
 800264a:	f026 fb65 	bl	8028d18 <iprintf>
	  printf("S3, RotG = %ld (x100 deg)\r\n", rcvData->dataSrvPos.jointAngle[2]);
 800264e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002652:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002654:	4619      	mov	r1, r3
 8002656:	4869      	ldr	r0, [pc, #420]	; (80027fc <StartDebugPrintTask+0x3ac>)
 8002658:	f026 fb5e 	bl	8028d18 <iprintf>
	  printf("S4, Grip = %ld (x100 deg)\r\n", rcvData->dataSrvPos.jointAngle[3]);
 800265c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002660:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002662:	4619      	mov	r1, r3
 8002664:	4866      	ldr	r0, [pc, #408]	; (8002800 <StartDebugPrintTask+0x3b0>)
 8002666:	f026 fb57 	bl	8028d18 <iprintf>
	  printf("S7, Pan = %ld (x100 deg)\r\n", rcvData->dataSrvPos.jointAngle[6]);
 800266a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800266e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002672:	4619      	mov	r1, r3
 8002674:	4863      	ldr	r0, [pc, #396]	; (8002804 <StartDebugPrintTask+0x3b4>)
 8002676:	f026 fb4f 	bl	8028d18 <iprintf>
	  printf("S8, Tilt = %ld (x100 deg)\r\n", rcvData->dataSrvPos.jointAngle[7]);
 800267a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800267e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002682:	4619      	mov	r1, r3
 8002684:	4860      	ldr	r0, [pc, #384]	; (8002808 <StartDebugPrintTask+0x3b8>)
 8002686:	f026 fb47 	bl	8028d18 <iprintf>
	  sprintf(str, "Cmd Hex: %x %x %x %x %x %x ", g_CmdHandle.uCmd[0], g_CmdHandle.uCmd[1],
 800268a:	4b60      	ldr	r3, [pc, #384]	; (800280c <StartDebugPrintTask+0x3bc>)
 800268c:	7c9b      	ldrb	r3, [r3, #18]
 800268e:	461d      	mov	r5, r3
 8002690:	4b5e      	ldr	r3, [pc, #376]	; (800280c <StartDebugPrintTask+0x3bc>)
 8002692:	7cdb      	ldrb	r3, [r3, #19]
 8002694:	461e      	mov	r6, r3
	  g_CmdHandle.uCmd[2], g_CmdHandle.uCmd[3], g_CmdHandle.uCmd[4], g_CmdHandle.uCmd[5] );
 8002696:	4b5d      	ldr	r3, [pc, #372]	; (800280c <StartDebugPrintTask+0x3bc>)
 8002698:	7d1b      	ldrb	r3, [r3, #20]
	  sprintf(str, "Cmd Hex: %x %x %x %x %x %x ", g_CmdHandle.uCmd[0], g_CmdHandle.uCmd[1],
 800269a:	461a      	mov	r2, r3
	  g_CmdHandle.uCmd[2], g_CmdHandle.uCmd[3], g_CmdHandle.uCmd[4], g_CmdHandle.uCmd[5] );
 800269c:	4b5b      	ldr	r3, [pc, #364]	; (800280c <StartDebugPrintTask+0x3bc>)
 800269e:	7d5b      	ldrb	r3, [r3, #21]
	  sprintf(str, "Cmd Hex: %x %x %x %x %x %x ", g_CmdHandle.uCmd[0], g_CmdHandle.uCmd[1],
 80026a0:	4619      	mov	r1, r3
	  g_CmdHandle.uCmd[2], g_CmdHandle.uCmd[3], g_CmdHandle.uCmd[4], g_CmdHandle.uCmd[5] );
 80026a2:	4b5a      	ldr	r3, [pc, #360]	; (800280c <StartDebugPrintTask+0x3bc>)
 80026a4:	7d9b      	ldrb	r3, [r3, #22]
	  sprintf(str, "Cmd Hex: %x %x %x %x %x %x ", g_CmdHandle.uCmd[0], g_CmdHandle.uCmd[1],
 80026a6:	461c      	mov	r4, r3
	  g_CmdHandle.uCmd[2], g_CmdHandle.uCmd[3], g_CmdHandle.uCmd[4], g_CmdHandle.uCmd[5] );
 80026a8:	4b58      	ldr	r3, [pc, #352]	; (800280c <StartDebugPrintTask+0x3bc>)
 80026aa:	7ddb      	ldrb	r3, [r3, #23]
	  sprintf(str, "Cmd Hex: %x %x %x %x %x %x ", g_CmdHandle.uCmd[0], g_CmdHandle.uCmd[1],
 80026ac:	f107 000c 	add.w	r0, r7, #12
 80026b0:	9303      	str	r3, [sp, #12]
 80026b2:	9402      	str	r4, [sp, #8]
 80026b4:	9101      	str	r1, [sp, #4]
 80026b6:	9200      	str	r2, [sp, #0]
 80026b8:	4633      	mov	r3, r6
 80026ba:	462a      	mov	r2, r5
 80026bc:	4954      	ldr	r1, [pc, #336]	; (8002810 <StartDebugPrintTask+0x3c0>)
 80026be:	f026 fbcd 	bl	8028e5c <siprintf>


	  sprintf(str, "Srv PWM: %d %d %d %d %d %d ", rcvData->dataSrvPwm.currentPwm[0],
 80026c2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80026c6:	f8b3 310c 	ldrh.w	r3, [r3, #268]	; 0x10c
 80026ca:	461d      	mov	r5, r3
	  rcvData->dataSrvPwm.currentPwm[1],
 80026cc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80026d0:	f8b3 310e 	ldrh.w	r3, [r3, #270]	; 0x10e
	  sprintf(str, "Srv PWM: %d %d %d %d %d %d ", rcvData->dataSrvPwm.currentPwm[0],
 80026d4:	461e      	mov	r6, r3
	  rcvData->dataSrvPwm.currentPwm[2],
 80026d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80026da:	f8b3 3110 	ldrh.w	r3, [r3, #272]	; 0x110
	  sprintf(str, "Srv PWM: %d %d %d %d %d %d ", rcvData->dataSrvPwm.currentPwm[0],
 80026de:	461a      	mov	r2, r3
	  rcvData->dataSrvPwm.currentPwm[3],
 80026e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80026e4:	f8b3 3112 	ldrh.w	r3, [r3, #274]	; 0x112
	  sprintf(str, "Srv PWM: %d %d %d %d %d %d ", rcvData->dataSrvPwm.currentPwm[0],
 80026e8:	4619      	mov	r1, r3
	  // rcvData->dataSrvPwm.currentPwm[4],
	  // rcvData->dataSrvPwm.currentPwm[5],
	  rcvData->dataSrvPwm.currentPwm[6],
 80026ea:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80026ee:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
	  sprintf(str, "Srv PWM: %d %d %d %d %d %d ", rcvData->dataSrvPwm.currentPwm[0],
 80026f2:	461c      	mov	r4, r3
	  rcvData->dataSrvPwm.currentPwm[7] );
 80026f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80026f8:	f8b3 311a 	ldrh.w	r3, [r3, #282]	; 0x11a
	  sprintf(str, "Srv PWM: %d %d %d %d %d %d ", rcvData->dataSrvPwm.currentPwm[0],
 80026fc:	f107 000c 	add.w	r0, r7, #12
 8002700:	9303      	str	r3, [sp, #12]
 8002702:	9402      	str	r4, [sp, #8]
 8002704:	9101      	str	r1, [sp, #4]
 8002706:	9200      	str	r2, [sp, #0]
 8002708:	4633      	mov	r3, r6
 800270a:	462a      	mov	r2, r5
 800270c:	4941      	ldr	r1, [pc, #260]	; (8002814 <StartDebugPrintTask+0x3c4>)
 800270e:	f026 fba5 	bl	8028e5c <siprintf>
	  printf("%s \r\n", str);
 8002712:	f107 030c 	add.w	r3, r7, #12
 8002716:	4619      	mov	r1, r3
 8002718:	483f      	ldr	r0, [pc, #252]	; (8002818 <StartDebugPrintTask+0x3c8>)
 800271a:	f026 fafd 	bl	8028d18 <iprintf>
	  sprintf(str, "Mtr PWM: %4.1f %4.1f ", rcvData->dataMtrPwm.dDutyCycPercentAL,
 800271e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002722:	e9d3 0148 	ldrd	r0, r1, [r3, #288]	; 0x120
 8002726:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800272a:	e9d3 234a 	ldrd	r2, r3, [r3, #296]	; 0x128
 800272e:	f107 040c 	add.w	r4, r7, #12
 8002732:	e9cd 2300 	strd	r2, r3, [sp]
 8002736:	4602      	mov	r2, r0
 8002738:	460b      	mov	r3, r1
 800273a:	4938      	ldr	r1, [pc, #224]	; (800281c <StartDebugPrintTask+0x3cc>)
 800273c:	4620      	mov	r0, r4
 800273e:	f026 fb8d 	bl	8028e5c <siprintf>
	  rcvData->dataMtrPwm.dDutyCycPercentBR );
	  printf("%s \r\n", str);
 8002742:	f107 030c 	add.w	r3, r7, #12
 8002746:	4619      	mov	r1, r3
 8002748:	4833      	ldr	r0, [pc, #204]	; (8002818 <StartDebugPrintTask+0x3c8>)
 800274a:	f026 fae5 	bl	8028d18 <iprintf>
	  sprintf(str, "Rotation Vector: r:%0.6f i:%0.6f j:%0.6f k:%0.6f", // a:%0.6f deg t:%f",
	  rcvData->dataBNO085.real,
 800274e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002752:	edd3 7a02 	vldr	s15, [r3, #8]
	  sprintf(str, "Rotation Vector: r:%0.6f i:%0.6f j:%0.6f k:%0.6f", // a:%0.6f deg t:%f",
 8002756:	eeb7 4ae7 	vcvt.f64.f32	d4, s15
	  rcvData->dataBNO085.i,
 800275a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800275e:	edd3 7a03 	vldr	s15, [r3, #12]
	  sprintf(str, "Rotation Vector: r:%0.6f i:%0.6f j:%0.6f k:%0.6f", // a:%0.6f deg t:%f",
 8002762:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
	  rcvData->dataBNO085.j,
 8002766:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800276a:	edd3 6a04 	vldr	s13, [r3, #16]
	  sprintf(str, "Rotation Vector: r:%0.6f i:%0.6f j:%0.6f k:%0.6f", // a:%0.6f deg t:%f",
 800276e:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
	  rcvData->dataBNO085.k
 8002772:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002776:	edd3 5a05 	vldr	s11, [r3, #20]
	  sprintf(str, "Rotation Vector: r:%0.6f i:%0.6f j:%0.6f k:%0.6f", // a:%0.6f deg t:%f",
 800277a:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 800277e:	f107 000c 	add.w	r0, r7, #12
 8002782:	ed8d 5b04 	vstr	d5, [sp, #16]
 8002786:	ed8d 6b02 	vstr	d6, [sp, #8]
 800278a:	ed8d 7b00 	vstr	d7, [sp]
 800278e:	ec53 2b14 	vmov	r2, r3, d4
 8002792:	4923      	ldr	r1, [pc, #140]	; (8002820 <StartDebugPrintTask+0x3d0>)
 8002794:	f026 fb62 	bl	8028e5c <siprintf>
	  // rcvData->dataBNO085.accuracy,
	  // (float)(rcvData->dataBNO085.timestamp_uS /1000000.0)
	  );
	  printf("%s \r\n\r\n", str);
 8002798:	f107 030c 	add.w	r3, r7, #12
 800279c:	4619      	mov	r1, r3
 800279e:	4821      	ldr	r0, [pc, #132]	; (8002824 <StartDebugPrintTask+0x3d4>)
 80027a0:	f026 faba 	bl	8028d18 <iprintf>

    osDelay( DEBUG_PRINT_DELAY);
 80027a4:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80027a8:	f01d fa5b 	bl	801fc62 <osDelay>
	  temperature = 100.0 * ((float)rcvData->mcuTempU32 - (float)(*TS_CAL1)) /
 80027ac:	e663      	b.n	8002476 <StartDebugPrintTask+0x26>
 80027ae:	bf00      	nop
 80027b0:	00000000 	.word	0x00000000
 80027b4:	40590000 	.word	0x40590000
 80027b8:	24000cdc 	.word	0x24000cdc
 80027bc:	08fff814 	.word	0x08fff814
 80027c0:	08fff818 	.word	0x08fff818
 80027c4:	0802b8f4 	.word	0x0802b8f4
 80027c8:	0802b91c 	.word	0x0802b91c
 80027cc:	0802b930 	.word	0x0802b930
 80027d0:	0802b944 	.word	0x0802b944
 80027d4:	0802b958 	.word	0x0802b958
 80027d8:	0802b96c 	.word	0x0802b96c
 80027dc:	0802b994 	.word	0x0802b994
 80027e0:	0802b9ac 	.word	0x0802b9ac
 80027e4:	0802b9d0 	.word	0x0802b9d0
 80027e8:	0802b9e8 	.word	0x0802b9e8
 80027ec:	0802ba0c 	.word	0x0802ba0c
 80027f0:	0802ba24 	.word	0x0802ba24
 80027f4:	0802ba3c 	.word	0x0802ba3c
 80027f8:	0802ba5c 	.word	0x0802ba5c
 80027fc:	0802ba7c 	.word	0x0802ba7c
 8002800:	0802ba98 	.word	0x0802ba98
 8002804:	0802bab4 	.word	0x0802bab4
 8002808:	0802bad0 	.word	0x0802bad0
 800280c:	24000f58 	.word	0x24000f58
 8002810:	0802baec 	.word	0x0802baec
 8002814:	0802bb08 	.word	0x0802bb08
 8002818:	0802bb24 	.word	0x0802bb24
 800281c:	0802bb2c 	.word	0x0802bb2c
 8002820:	0802bb44 	.word	0x0802bb44
 8002824:	0802bb78 	.word	0x0802bb78

08002828 <StartAdcTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartAdcTask */
void StartAdcTask(void *argument)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b082      	sub	sp, #8
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartAdcTask */
	// Task 2
	// ADC Task
	/* Wait for DISTANCE_SEN_READY ready */
	osEventFlagsWait( eventSysFlagsHandle, EVT_SYS_FLAG_DIS_READY, osFlagsNoClear, osWaitForever );
 8002830:	4b13      	ldr	r3, [pc, #76]	; (8002880 <StartAdcTask+0x58>)
 8002832:	6818      	ldr	r0, [r3, #0]
 8002834:	f04f 33ff 	mov.w	r3, #4294967295
 8002838:	2202      	movs	r2, #2
 800283a:	2102      	movs	r1, #2
 800283c:	f01d fadc 	bl	801fdf8 <osEventFlagsWait>
	// start ADC to measure voltages of MCU temp
	HAL_ADC_Start_IT(&hadc2);
 8002840:	4810      	ldr	r0, [pc, #64]	; (8002884 <StartAdcTask+0x5c>)
 8002842:	f008 f9af 	bl	800aba4 <HAL_ADC_Start_IT>
	osDelay( 20 );
 8002846:	2014      	movs	r0, #20
 8002848:	f01d fa0b 	bl	801fc62 <osDelay>
	/* ADC Task is ready */
	printf("\r\nADC initialized.\r\n");
 800284c:	480e      	ldr	r0, [pc, #56]	; (8002888 <StartAdcTask+0x60>)
 800284e:	f026 fac9 	bl	8028de4 <puts>
	osEventFlagsSet (eventSysFlagsHandle, EVT_SYS_FLAG_ADC_READY);
 8002852:	4b0b      	ldr	r3, [pc, #44]	; (8002880 <StartAdcTask+0x58>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	2104      	movs	r1, #4
 8002858:	4618      	mov	r0, r3
 800285a:	f01d fa89 	bl	801fd70 <osEventFlagsSet>
	/* Wait for all devices ready */
	osEventFlagsWait( eventSysFlagsHandle, ( EVT_SYS_FLAG_ALL_READY ),
 800285e:	4b08      	ldr	r3, [pc, #32]	; (8002880 <StartAdcTask+0x58>)
 8002860:	6818      	ldr	r0, [r3, #0]
 8002862:	f04f 33ff 	mov.w	r3, #4294967295
 8002866:	2203      	movs	r2, #3
 8002868:	2140      	movs	r1, #64	; 0x40
 800286a:	f01d fac5 	bl	801fdf8 <osEventFlagsWait>
  /* Infinite loop */
  for(;;)
  {
	  // HAL_GPIO_TogglePin(LD1_GREEN_OB_GPIO_Port, LD1_GREEN_OB_Pin);
	  // HAL_GPIO_TogglePin(LD1_GREEN_SHLD_GPIO_Port, LD1_GREEN_SHLD_Pin);
	  HAL_ADC_Start_IT(&hadc2);
 800286e:	4805      	ldr	r0, [pc, #20]	; (8002884 <StartAdcTask+0x5c>)
 8002870:	f008 f998 	bl	800aba4 <HAL_ADC_Start_IT>
	  osDelay( ADC_TASK_DELAY );
 8002874:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002878:	f01d f9f3 	bl	801fc62 <osDelay>
	  HAL_ADC_Start_IT(&hadc2);
 800287c:	e7f7      	b.n	800286e <StartAdcTask+0x46>
 800287e:	bf00      	nop
 8002880:	24000cdc 	.word	0x24000cdc
 8002884:	24000c28 	.word	0x24000c28
 8002888:	0802bb80 	.word	0x0802bb80

0800288c <StartCurSenTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCurSenTask */
void StartCurSenTask(void *argument)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b084      	sub	sp, #16
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCurSenTask */
	// Task 3
	// Current Sensing Task
	ROBOT * rcvData = (ROBOT *) argument;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	60fb      	str	r3, [r7, #12]
	/* Wait for ADC ready */
	osEventFlagsWait( eventSysFlagsHandle, EVT_SYS_FLAG_ADC_READY,
 8002898:	4b1b      	ldr	r3, [pc, #108]	; (8002908 <StartCurSenTask+0x7c>)
 800289a:	6818      	ldr	r0, [r3, #0]
 800289c:	f04f 33ff 	mov.w	r3, #4294967295
 80028a0:	2202      	movs	r2, #2
 80028a2:	2104      	movs	r1, #4
 80028a4:	f01d faa8 	bl	801fdf8 <osEventFlagsWait>
	osFlagsNoClear, osWaitForever );
	INA219_Init();
 80028a8:	f001 f846 	bl	8003938 <INA219_Init>
	osDelay( 20 );
 80028ac:	2014      	movs	r0, #20
 80028ae:	f01d f9d8 	bl	801fc62 <osDelay>
	printf("\r\nINA219 initialized.\r\n");
 80028b2:	4816      	ldr	r0, [pc, #88]	; (800290c <StartCurSenTask+0x80>)
 80028b4:	f026 fa96 	bl	8028de4 <puts>
	osEventFlagsSet (eventSysFlagsHandle, EVT_SYS_FLAG_CUR_READY);
 80028b8:	4b13      	ldr	r3, [pc, #76]	; (8002908 <StartCurSenTask+0x7c>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	2108      	movs	r1, #8
 80028be:	4618      	mov	r0, r3
 80028c0:	f01d fa56 	bl	801fd70 <osEventFlagsSet>
	/* Wait for all devices ready */
	osEventFlagsWait( eventSysFlagsHandle, ( EVT_SYS_FLAG_ALL_READY ),
 80028c4:	4b10      	ldr	r3, [pc, #64]	; (8002908 <StartCurSenTask+0x7c>)
 80028c6:	6818      	ldr	r0, [r3, #0]
 80028c8:	f04f 33ff 	mov.w	r3, #4294967295
 80028cc:	2203      	movs	r2, #3
 80028ce:	2140      	movs	r1, #64	; 0x40
 80028d0:	f01d fa92 	bl	801fdf8 <osEventFlagsWait>
	( osFlagsNoClear | osFlagsWaitAll ), osWaitForever );

  /* Infinite loop */
  for(;;)
  {
	  rcvData->dataINA219.shunt_voltage = INA219_shunt_voltage();
 80028d4:	f001 f86c 	bl	80039b0 <INA219_shunt_voltage>
 80028d8:	4602      	mov	r2, r0
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	621a      	str	r2, [r3, #32]
	  rcvData->dataINA219.bus_voltage = INA219_bus_voltage();
 80028de:	f001 f8a7 	bl	8003a30 <INA219_bus_voltage>
 80028e2:	4602      	mov	r2, r0
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	625a      	str	r2, [r3, #36]	; 0x24
	  rcvData->dataINA219.current = INA219_current();
 80028e8:	f001 f8e0 	bl	8003aac <INA219_current>
 80028ec:	4602      	mov	r2, r0
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	629a      	str	r2, [r3, #40]	; 0x28
	  rcvData->dataINA219.power = INA219_power();
 80028f2:	f001 f917 	bl	8003b24 <INA219_power>
 80028f6:	4602      	mov	r2, r0
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	62da      	str	r2, [r3, #44]	; 0x2c
	  osDelay( CURRENT_SENSE_DELAY );
 80028fc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002900:	f01d f9af 	bl	801fc62 <osDelay>
	  rcvData->dataINA219.shunt_voltage = INA219_shunt_voltage();
 8002904:	e7e6      	b.n	80028d4 <StartCurSenTask+0x48>
 8002906:	bf00      	nop
 8002908:	24000cdc 	.word	0x24000cdc
 800290c:	0802bb94 	.word	0x0802bb94

08002910 <StartDistSenTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDistSenTask */
void StartDistSenTask(void *argument)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b096      	sub	sp, #88	; 0x58
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDistSenTask */
	// Task 4
	// Distance Sensing Task
	ROBOT * rcvData = (ROBOT *) argument;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	657b      	str	r3, [r7, #84]	; 0x54
	/* VL53L0X */
	int nDevPresent = 0;
 800291c:	2300      	movs	r3, #0
 800291e:	653b      	str	r3, [r7, #80]	; 0x50
	int nDev = 3; // no. of VL53L0X devices
 8002920:	2303      	movs	r3, #3
 8002922:	64fb      	str	r3, [r7, #76]	; 0x4c
	char strBuf[64] = {0};
 8002924:	2300      	movs	r3, #0
 8002926:	60bb      	str	r3, [r7, #8]
 8002928:	f107 030c 	add.w	r3, r7, #12
 800292c:	223c      	movs	r2, #60	; 0x3c
 800292e:	2100      	movs	r1, #0
 8002930:	4618      	mov	r0, r3
 8002932:	f026 fbdf 	bl	80290f4 <memset>
	/* Wait for GUI ready */
	osEventFlagsWait( eventSysFlagsHandle, EVT_SYS_FLAG_GUI_READY,
 8002936:	4b31      	ldr	r3, [pc, #196]	; (80029fc <StartDistSenTask+0xec>)
 8002938:	6818      	ldr	r0, [r3, #0]
 800293a:	f04f 33ff 	mov.w	r3, #4294967295
 800293e:	2202      	movs	r2, #2
 8002940:	2101      	movs	r1, #1
 8002942:	f01d fa59 	bl	801fdf8 <osEventFlagsWait>
	osFlagsNoClear, osWaitForever );
	// VL53L0X: LONG_RANGE, HIGH_SPEED, HIGH_ACCURACY
	RangingConfig_e rangingConfig = HIGH_ACCURACY;
 8002946:	2302      	movs	r3, #2
 8002948:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
	// initialize all VL53L0X sensors
	printf("\r\nInitialize VL53L0X . . .\r\n");
 800294c:	482c      	ldr	r0, [pc, #176]	; (8002a00 <StartDistSenTask+0xf0>)
 800294e:	f026 fa49 	bl	8028de4 <puts>
	// get the number of detected devices
	nDevPresent = VL53L0X_DetectSensors(nDev);
 8002952:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002954:	f7fe fb64 	bl	8001020 <VL53L0X_DetectSensors>
 8002958:	6538      	str	r0, [r7, #80]	; 0x50
	printf("\r\nVL53L0X: nDevPresent (detected) = %d, nDev (specified) = %d \r\n", nDevPresent,
 800295a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800295c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800295e:	4829      	ldr	r0, [pc, #164]	; (8002a04 <StartDistSenTask+0xf4>)
 8002960:	f026 f9da 	bl	8028d18 <iprintf>
	nDev);
	osDelay(10);
 8002964:	200a      	movs	r0, #10
 8002966:	f01d f97c 	bl	801fc62 <osDelay>
	// Setup all detected sensors for single shot mode and setup ranging configuration
	VL53L0X_SetupSingleShot(rangingConfig, nDev);
 800296a:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800296e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8002970:	4618      	mov	r0, r3
 8002972:	f7fe fc4b 	bl	800120c <VL53L0X_SetupSingleShot>
	osDelay(10);
 8002976:	200a      	movs	r0, #10
 8002978:	f01d f973 	bl	801fc62 <osDelay>
	// start distance sensing measurement
	VL53L0X_StartMeasurementWaitExtInt(rangingConfig, nDev);
 800297c:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8002980:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8002982:	4618      	mov	r0, r3
 8002984:	f7fe fdda 	bl	800153c <VL53L0X_StartMeasurementWaitExtInt>
	// osDelay( DISTANCE_SENSE_DELAY );
	osDelay(20);
 8002988:	2014      	movs	r0, #20
 800298a:	f01d f96a 	bl	801fc62 <osDelay>
	/* distance sensing task is ready */
	printf("\r\nVL53L0X initialized.\r\n");
 800298e:	481e      	ldr	r0, [pc, #120]	; (8002a08 <StartDistSenTask+0xf8>)
 8002990:	f026 fa28 	bl	8028de4 <puts>
	osEventFlagsSet (eventSysFlagsHandle, EVT_SYS_FLAG_DIS_READY);
 8002994:	4b19      	ldr	r3, [pc, #100]	; (80029fc <StartDistSenTask+0xec>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	2102      	movs	r1, #2
 800299a:	4618      	mov	r0, r3
 800299c:	f01d f9e8 	bl	801fd70 <osEventFlagsSet>
	/* Wait for all devices ready */
	osEventFlagsWait( eventSysFlagsHandle, ( EVT_SYS_FLAG_ALL_READY ),
 80029a0:	4b16      	ldr	r3, [pc, #88]	; (80029fc <StartDistSenTask+0xec>)
 80029a2:	6818      	ldr	r0, [r3, #0]
 80029a4:	f04f 33ff 	mov.w	r3, #4294967295
 80029a8:	2203      	movs	r2, #3
 80029aa:	2140      	movs	r1, #64	; 0x40
 80029ac:	f01d fa24 	bl	801fdf8 <osEventFlagsWait>
	( osFlagsNoClear | osFlagsWaitAll ), osWaitForever );

  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(LD2_YELLOW_OB_GPIO_Port, LD2_YELLOW_OB_Pin);
 80029b0:	2102      	movs	r1, #2
 80029b2:	4816      	ldr	r0, [pc, #88]	; (8002a0c <StartDistSenTask+0xfc>)
 80029b4:	f00a fb21 	bl	800cffa <HAL_GPIO_TogglePin>
	  // HAL_GPIO_TogglePin(LD1_GREEN_OB_GPIO_Port, LD1_GREEN_OB_Pin);
	  // send to PC the first measured distance
	  sprintf(strBuf,"@D%4d#", rcvData->dataVL53L0X.RangeMilliMeter[0]);
 80029b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80029ba:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80029be:	461a      	mov	r2, r3
 80029c0:	f107 0308 	add.w	r3, r7, #8
 80029c4:	4912      	ldr	r1, [pc, #72]	; (8002a10 <StartDistSenTask+0x100>)
 80029c6:	4618      	mov	r0, r3
 80029c8:	f026 fa48 	bl	8028e5c <siprintf>
	  CommandSendToHost( &g_CmdHandle, strBuf, strlen(strBuf));
 80029cc:	f107 0308 	add.w	r3, r7, #8
 80029d0:	4618      	mov	r0, r3
 80029d2:	f7fd fcdd 	bl	8000390 <strlen>
 80029d6:	4603      	mov	r3, r0
 80029d8:	461a      	mov	r2, r3
 80029da:	f107 0308 	add.w	r3, r7, #8
 80029de:	4619      	mov	r1, r3
 80029e0:	480c      	ldr	r0, [pc, #48]	; (8002a14 <StartDistSenTask+0x104>)
 80029e2:	f7ff fbbb 	bl	800215c <CommandSendToHost>
	  // start distance sensing measurement
	  VL53L0X_StartMeasurementWaitExtInt(rangingConfig, nDev);
 80029e6:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80029ea:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80029ec:	4618      	mov	r0, r3
 80029ee:	f7fe fda5 	bl	800153c <VL53L0X_StartMeasurementWaitExtInt>
	  osDelay( 100 );
 80029f2:	2064      	movs	r0, #100	; 0x64
 80029f4:	f01d f935 	bl	801fc62 <osDelay>
	  HAL_GPIO_TogglePin(LD2_YELLOW_OB_GPIO_Port, LD2_YELLOW_OB_Pin);
 80029f8:	e7da      	b.n	80029b0 <StartDistSenTask+0xa0>
 80029fa:	bf00      	nop
 80029fc:	24000cdc 	.word	0x24000cdc
 8002a00:	0802bbac 	.word	0x0802bbac
 8002a04:	0802bbc8 	.word	0x0802bbc8
 8002a08:	0802bc0c 	.word	0x0802bc0c
 8002a0c:	58021000 	.word	0x58021000
 8002a10:	0802bc24 	.word	0x0802bc24
 8002a14:	24000f58 	.word	0x24000f58

08002a18 <StartSdCardTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSdCardTask */
void StartSdCardTask(void *argument)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b086      	sub	sp, #24
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSdCardTask */
	// Task 5
	 // SD Card Data Storing Task
	 ROBOT * rcvData = (ROBOT *) argument;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	617b      	str	r3, [r7, #20]
	 float temperature;
	 float current;
	 int power;
	 /* Wait for CUR ready */
	 osEventFlagsWait( eventSysFlagsHandle, EVT_SYS_FLAG_CUR_READY,
 8002a24:	4b3a      	ldr	r3, [pc, #232]	; (8002b10 <StartSdCardTask+0xf8>)
 8002a26:	6818      	ldr	r0, [r3, #0]
 8002a28:	f04f 33ff 	mov.w	r3, #4294967295
 8002a2c:	2202      	movs	r2, #2
 8002a2e:	2108      	movs	r1, #8
 8002a30:	f01d f9e2 	bl	801fdf8 <osEventFlagsWait>
	 osFlagsNoClear, osWaitForever );
	 /* SD Card initialization */
	 printf("\r\nInitialize SD Card . . .\r\n");
 8002a34:	4837      	ldr	r0, [pc, #220]	; (8002b14 <StartSdCardTask+0xfc>)
 8002a36:	f026 f9d5 	bl	8028de4 <puts>
	 sd_mount();
 8002a3a:	f001 fb0f 	bl	800405c <sd_mount>
	 sd_get_free();
 8002a3e:	f001 fb3f 	bl	80040c0 <sd_get_free>
	 sd_open_file();
 8002a42:	f001 fb8d 	bl	8004160 <sd_open_file>
	 // sd_de_mount();
	 osDelay( 20 );
 8002a46:	2014      	movs	r0, #20
 8002a48:	f01d f90b 	bl	801fc62 <osDelay>
	 printf("\r\nSD Card initialized.\r\n");
 8002a4c:	4832      	ldr	r0, [pc, #200]	; (8002b18 <StartSdCardTask+0x100>)
 8002a4e:	f026 f9c9 	bl	8028de4 <puts>
	 osEventFlagsSet (eventSysFlagsHandle, EVT_SYS_FLAG_SDC_READY);
 8002a52:	4b2f      	ldr	r3, [pc, #188]	; (8002b10 <StartSdCardTask+0xf8>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	2110      	movs	r1, #16
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f01d f989 	bl	801fd70 <osEventFlagsSet>
	 /* Wait for all devices ready */
	 osEventFlagsWait( eventSysFlagsHandle, ( EVT_SYS_FLAG_ALL_READY ),
 8002a5e:	4b2c      	ldr	r3, [pc, #176]	; (8002b10 <StartSdCardTask+0xf8>)
 8002a60:	6818      	ldr	r0, [r3, #0]
 8002a62:	f04f 33ff 	mov.w	r3, #4294967295
 8002a66:	2203      	movs	r2, #3
 8002a68:	2140      	movs	r1, #64	; 0x40
 8002a6a:	f01d f9c5 	bl	801fdf8 <osEventFlagsWait>
	 ( osFlagsNoClear | osFlagsWaitAll ), osWaitForever );
	 /* Infinite loop */
	 for(;;)
	 {
	  HAL_GPIO_TogglePin(LD1_GREEN_OB_GPIO_Port, LD1_GREEN_OB_Pin);
 8002a6e:	2101      	movs	r1, #1
 8002a70:	482a      	ldr	r0, [pc, #168]	; (8002b1c <StartSdCardTask+0x104>)
 8002a72:	f00a fac2 	bl	800cffa <HAL_GPIO_TogglePin>
	  temperature = 100.0 * ((float)rcvData->mcuTempU32 - (float)(*TS_CAL1)) /
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	f8d3 31bc 	ldr.w	r3, [r3, #444]	; 0x1bc
 8002a7c:	ee07 3a90 	vmov	s15, r3
 8002a80:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002a84:	4b26      	ldr	r3, [pc, #152]	; (8002b20 <StartSdCardTask+0x108>)
 8002a86:	881b      	ldrh	r3, [r3, #0]
 8002a88:	ee07 3a90 	vmov	s15, r3
 8002a8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a94:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002a98:	ed9f 6b1b 	vldr	d6, [pc, #108]	; 8002b08 <StartSdCardTask+0xf0>
 8002a9c:	ee27 5b06 	vmul.f64	d5, d7, d6
	    (float)((*TS_CAL2 - *TS_CAL1)) + 30.0;
 8002aa0:	4b20      	ldr	r3, [pc, #128]	; (8002b24 <StartSdCardTask+0x10c>)
 8002aa2:	881b      	ldrh	r3, [r3, #0]
 8002aa4:	461a      	mov	r2, r3
 8002aa6:	4b1e      	ldr	r3, [pc, #120]	; (8002b20 <StartSdCardTask+0x108>)
 8002aa8:	881b      	ldrh	r3, [r3, #0]
 8002aaa:	1ad3      	subs	r3, r2, r3
 8002aac:	ee07 3a90 	vmov	s15, r3
 8002ab0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ab4:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
	  temperature = 100.0 * ((float)rcvData->mcuTempU32 - (float)(*TS_CAL1)) /
 8002ab8:	ee85 7b06 	vdiv.f64	d7, d5, d6
	    (float)((*TS_CAL2 - *TS_CAL1)) + 30.0;
 8002abc:	eeb3 6b0e 	vmov.f64	d6, #62	; 0x41f00000  30.0
 8002ac0:	ee37 7b06 	vadd.f64	d7, d7, d6
	  temperature = 100.0 * ((float)rcvData->mcuTempU32 - (float)(*TS_CAL1)) /
 8002ac4:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002ac8:	edc7 7a04 	vstr	s15, [r7, #16]
	  current = (float)(rcvData->dataINA219.current) / 10.0;
 8002acc:	697b      	ldr	r3, [r7, #20]
 8002ace:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ad0:	ee07 3a90 	vmov	s15, r3
 8002ad4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ad8:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8002adc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ae0:	edc7 7a03 	vstr	s15, [r7, #12]
	  power = rcvData->dataINA219.power;
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ae8:	60bb      	str	r3, [r7, #8]
	  sd_write_file(temperature,current,power); //write mcu temp, current, power
 8002aea:	68b8      	ldr	r0, [r7, #8]
 8002aec:	edd7 0a03 	vldr	s1, [r7, #12]
 8002af0:	ed97 0a04 	vldr	s0, [r7, #16]
 8002af4:	f001 fb86 	bl	8004204 <sd_write_file>
	  osDelay( SD_CARD_TASK_DELAY );
 8002af8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002afc:	f01d f8b1 	bl	801fc62 <osDelay>
	  HAL_GPIO_TogglePin(LD1_GREEN_OB_GPIO_Port, LD1_GREEN_OB_Pin);
 8002b00:	e7b5      	b.n	8002a6e <StartSdCardTask+0x56>
 8002b02:	bf00      	nop
 8002b04:	f3af 8000 	nop.w
 8002b08:	00000000 	.word	0x00000000
 8002b0c:	40590000 	.word	0x40590000
 8002b10:	24000cdc 	.word	0x24000cdc
 8002b14:	0802bc2c 	.word	0x0802bc2c
 8002b18:	0802bc48 	.word	0x0802bc48
 8002b1c:	58020400 	.word	0x58020400
 8002b20:	08fff814 	.word	0x08fff814
 8002b24:	08fff818 	.word	0x08fff818

08002b28 <StartMtrEncoderTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMtrEncoderTask */
void StartMtrEncoderTask(void *argument)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b086      	sub	sp, #24
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMtrEncoderTask */
	// Task 6
	// Motor Encoder Reading Task
	ROBOT * rcvData = (ROBOT *) argument;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	60fb      	str	r3, [r7, #12]
	int i = 0;
 8002b34:	2300      	movs	r3, #0
 8002b36:	617b      	str	r3, [r7, #20]
	uint32_t wakeuptime;
	wakeuptime = osKernelSysTick();
 8002b38:	f01c ffbc 	bl	801fab4 <osKernelGetSysTimerCount>
 8002b3c:	6138      	str	r0, [r7, #16]
  /* Infinite loop */
  for(;;)
  {
	  for (i = 4; i > 0; i--)
 8002b3e:	2304      	movs	r3, #4
 8002b40:	617b      	str	r3, [r7, #20]
 8002b42:	e034      	b.n	8002bae <StartMtrEncoderTask+0x86>
	  {
		  // update previous counts and velocities
		  rcvData->dataEncoder.mtrCnt16AL[i] = rcvData->dataEncoder.mtrCnt16AL[i-1]; // motor 1
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	1e5a      	subs	r2, r3, #1
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	3298      	adds	r2, #152	; 0x98
 8002b4c:	f933 1012 	ldrsh.w	r1, [r3, r2, lsl #1]
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	697a      	ldr	r2, [r7, #20]
 8002b54:	3298      	adds	r2, #152	; 0x98
 8002b56:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		  rcvData->dataEncoder.mtrCnt16BR[i] = rcvData->dataEncoder.mtrCnt16BR[i-1]; // motor 2
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	3b01      	subs	r3, #1
 8002b5e:	68fa      	ldr	r2, [r7, #12]
 8002b60:	339c      	adds	r3, #156	; 0x9c
 8002b62:	005b      	lsls	r3, r3, #1
 8002b64:	4413      	add	r3, r2
 8002b66:	f9b3 1002 	ldrsh.w	r1, [r3, #2]
 8002b6a:	68fa      	ldr	r2, [r7, #12]
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	339c      	adds	r3, #156	; 0x9c
 8002b70:	005b      	lsls	r3, r3, #1
 8002b72:	4413      	add	r3, r2
 8002b74:	460a      	mov	r2, r1
 8002b76:	805a      	strh	r2, [r3, #2]
		  rcvData->dataEncoder.mtrVel32AL[i] = rcvData->dataEncoder.mtrVel32AL[i-1]; // motor 1
 8002b78:	697b      	ldr	r3, [r7, #20]
 8002b7a:	3b01      	subs	r3, #1
 8002b7c:	68fa      	ldr	r2, [r7, #12]
 8002b7e:	3350      	adds	r3, #80	; 0x50
 8002b80:	009b      	lsls	r3, r3, #2
 8002b82:	4413      	add	r3, r2
 8002b84:	685a      	ldr	r2, [r3, #4]
 8002b86:	68f9      	ldr	r1, [r7, #12]
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	3350      	adds	r3, #80	; 0x50
 8002b8c:	009b      	lsls	r3, r3, #2
 8002b8e:	440b      	add	r3, r1
 8002b90:	605a      	str	r2, [r3, #4]
		  rcvData->dataEncoder.mtrVel32BR[i] = rcvData->dataEncoder.mtrVel32BR[i-1]; // motor 2
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	1e5a      	subs	r2, r3, #1
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	3256      	adds	r2, #86	; 0x56
 8002b9a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	697a      	ldr	r2, [r7, #20]
 8002ba2:	3256      	adds	r2, #86	; 0x56
 8002ba4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	  for (i = 4; i > 0; i--)
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	3b01      	subs	r3, #1
 8002bac:	617b      	str	r3, [r7, #20]
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	dcc7      	bgt.n	8002b44 <StartMtrEncoderTask+0x1c>
	  }
	  // obtain motor encoder counts
		  rcvData->dataEncoder.mtrCnt16AL[0] = (int16_t)(E1_TIM_BASE->CNT)*(-1); // motor 1
 8002bb4:	4b19      	ldr	r3, [pc, #100]	; (8002c1c <StartMtrEncoderTask+0xf4>)
 8002bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bb8:	b29b      	uxth	r3, r3
 8002bba:	425b      	negs	r3, r3
 8002bbc:	b29b      	uxth	r3, r3
 8002bbe:	b21a      	sxth	r2, r3
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	f8a3 2130 	strh.w	r2, [r3, #304]	; 0x130
		  rcvData->dataEncoder.mtrCnt16BR[0] = (int16_t)(E2_TIM_BASE->CNT); // motor 2
 8002bc6:	4b16      	ldr	r3, [pc, #88]	; (8002c20 <StartMtrEncoderTask+0xf8>)
 8002bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bca:	b21a      	sxth	r2, r3
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	f8a3 213a 	strh.w	r2, [r3, #314]	; 0x13a
	  // obtain motor velocities

      rcvData->dataEncoder.mtrVel32AL[0] = (int32_t)((int16_t)(rcvData->dataEncoder.mtrCnt16AL[0] - rcvData->dataEncoder.mtrCnt16AL[1]));
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	f9b3 3130 	ldrsh.w	r3, [r3, #304]	; 0x130
 8002bd8:	b29a      	uxth	r2, r3
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	f9b3 3132 	ldrsh.w	r3, [r3, #306]	; 0x132
 8002be0:	b29b      	uxth	r3, r3
 8002be2:	1ad3      	subs	r3, r2, r3
 8002be4:	b29b      	uxth	r3, r3
 8002be6:	b21b      	sxth	r3, r3
 8002be8:	461a      	mov	r2, r3
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
	  rcvData->dataEncoder.mtrVel32BR[0] = (int32_t)((int16_t)(rcvData->dataEncoder.mtrCnt16BR[0] - rcvData->dataEncoder.mtrCnt16BR[1]));
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	f9b3 313a 	ldrsh.w	r3, [r3, #314]	; 0x13a
 8002bf6:	b29a      	uxth	r2, r3
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	f9b3 313c 	ldrsh.w	r3, [r3, #316]	; 0x13c
 8002bfe:	b29b      	uxth	r3, r3
 8002c00:	1ad3      	subs	r3, r2, r3
 8002c02:	b29b      	uxth	r3, r3
 8002c04:	b21b      	sxth	r3, r3
 8002c06:	461a      	mov	r2, r3
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

	  wakeuptime += (uint32_t)MTR_SAMPLING_TIME;
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	3305      	adds	r3, #5
 8002c12:	613b      	str	r3, [r7, #16]
	  osDelayUntil( wakeuptime );
 8002c14:	6938      	ldr	r0, [r7, #16]
 8002c16:	f01d f83f 	bl	801fc98 <osDelayUntil>
	  for (i = 4; i > 0; i--)
 8002c1a:	e790      	b.n	8002b3e <StartMtrEncoderTask+0x16>
 8002c1c:	40010000 	.word	0x40010000
 8002c20:	40000400 	.word	0x40000400

08002c24 <StartSrvPwmUpdateTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSrvPwmUpdateTask */
void StartSrvPwmUpdateTask(void *argument)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b096      	sub	sp, #88	; 0x58
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSrvPwmUpdateTask */
	// Task 7
	// Servo PWM Update Task
	ROBOT * rcvData = (ROBOT *) argument;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	653b      	str	r3, [r7, #80]	; 0x50
	int i = 0;
 8002c30:	2300      	movs	r3, #0
 8002c32:	657b      	str	r3, [r7, #84]	; 0x54
	int diff = 0;
 8002c34:	2300      	movs	r3, #0
 8002c36:	64fb      	str	r3, [r7, #76]	; 0x4c
	char strBuf[64] = {0};
 8002c38:	2300      	movs	r3, #0
 8002c3a:	60fb      	str	r3, [r7, #12]
 8002c3c:	f107 0310 	add.w	r3, r7, #16
 8002c40:	223c      	movs	r2, #60	; 0x3c
 8002c42:	2100      	movs	r1, #0
 8002c44:	4618      	mov	r0, r3
 8002c46:	f026 fa55 	bl	80290f4 <memset>
	/* Wait for all devices ready */
	osEventFlagsWait( eventSysFlagsHandle, ( EVT_SYS_FLAG_ALL_READY ),
 8002c4a:	4b95      	ldr	r3, [pc, #596]	; (8002ea0 <StartSrvPwmUpdateTask+0x27c>)
 8002c4c:	6818      	ldr	r0, [r3, #0]
 8002c4e:	f04f 33ff 	mov.w	r3, #4294967295
 8002c52:	2203      	movs	r2, #3
 8002c54:	2140      	movs	r1, #64	; 0x40
 8002c56:	f01d f8cf 	bl	801fdf8 <osEventFlagsWait>

  /* Infinite loop */
  for(;;)
  {
	  // We have 8 servos to move. This is a method to move servo gradually by certain steps
	  for( i=0; i<8; i++ )
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	657b      	str	r3, [r7, #84]	; 0x54
 8002c5e:	e117      	b.n	8002e90 <StartSrvPwmUpdateTask+0x26c>
	  {
		  // Check if current PWM is matched with desired PWM.
		  if( g_CmdHandle.TargetPwm[i].Value == rcvData->dataSrvPwm.currentPwm[i])
 8002c60:	4990      	ldr	r1, [pc, #576]	; (8002ea4 <StartSrvPwmUpdateTask+0x280>)
 8002c62:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002c64:	4613      	mov	r3, r2
 8002c66:	005b      	lsls	r3, r3, #1
 8002c68:	4413      	add	r3, r2
 8002c6a:	440b      	add	r3, r1
 8002c6c:	3318      	adds	r3, #24
 8002c6e:	881b      	ldrh	r3, [r3, #0]
 8002c70:	b29a      	uxth	r2, r3
 8002c72:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002c74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c76:	3384      	adds	r3, #132	; 0x84
 8002c78:	005b      	lsls	r3, r3, #1
 8002c7a:	440b      	add	r3, r1
 8002c7c:	889b      	ldrh	r3, [r3, #4]
 8002c7e:	429a      	cmp	r2, r3
 8002c80:	d13b      	bne.n	8002cfa <StartSrvPwmUpdateTask+0xd6>
		  {
			  // ensure servo motor is updated with the current PWM duty-cycle
			  ServoSetDuty( (i+1), rcvData->dataSrvPwm.currentPwm[i] );
 8002c82:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c84:	1c58      	adds	r0, r3, #1
 8002c86:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002c88:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c8a:	3384      	adds	r3, #132	; 0x84
 8002c8c:	005b      	lsls	r3, r3, #1
 8002c8e:	4413      	add	r3, r2
 8002c90:	889b      	ldrh	r3, [r3, #4]
 8002c92:	4619      	mov	r1, r3
 8002c94:	f7fe fe80 	bl	8001998 <ServoSetDuty>
			  // If PC application needs to know PWM movement is done
			  if( 0 != g_CmdHandle.TargetPwm[i].bReqCompleted )
 8002c98:	4982      	ldr	r1, [pc, #520]	; (8002ea4 <StartSrvPwmUpdateTask+0x280>)
 8002c9a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	005b      	lsls	r3, r3, #1
 8002ca0:	4413      	add	r3, r2
 8002ca2:	440b      	add	r3, r1
 8002ca4:	331a      	adds	r3, #26
 8002ca6:	781b      	ldrb	r3, [r3, #0]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	f000 80eb 	beq.w	8002e84 <StartSrvPwmUpdateTask+0x260>
			  {
				  g_CmdHandle.TargetPwm[i].bReqCompleted = 0; // request completed
 8002cae:	497d      	ldr	r1, [pc, #500]	; (8002ea4 <StartSrvPwmUpdateTask+0x280>)
 8002cb0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002cb2:	4613      	mov	r3, r2
 8002cb4:	005b      	lsls	r3, r3, #1
 8002cb6:	4413      	add	r3, r2
 8002cb8:	440b      	add	r3, r1
 8002cba:	331a      	adds	r3, #26
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	701a      	strb	r2, [r3, #0]
				  // Send to wifi router via UART then it will route to PC app over TCP
				  strBuf[0] = '@';
 8002cc0:	2340      	movs	r3, #64	; 0x40
 8002cc2:	733b      	strb	r3, [r7, #12]
				  strBuf[1] = 'C';
 8002cc4:	2343      	movs	r3, #67	; 0x43
 8002cc6:	737b      	strb	r3, [r7, #13]
				  strBuf[2] = '0';
 8002cc8:	2330      	movs	r3, #48	; 0x30
 8002cca:	73bb      	strb	r3, [r7, #14]
				  strBuf[3] = (i+1) + 0x30;// Convert to ascii
 8002ccc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002cce:	b2db      	uxtb	r3, r3
 8002cd0:	3331      	adds	r3, #49	; 0x31
 8002cd2:	b2db      	uxtb	r3, r3
 8002cd4:	73fb      	strb	r3, [r7, #15]
				  strBuf[4] = '#';
 8002cd6:	2323      	movs	r3, #35	; 0x23
 8002cd8:	743b      	strb	r3, [r7, #16]
				  strBuf[5] = 0;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	747b      	strb	r3, [r7, #17]
				  CommandSendToHost( &g_CmdHandle, strBuf, strlen(strBuf) );
 8002cde:	f107 030c 	add.w	r3, r7, #12
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f7fd fb54 	bl	8000390 <strlen>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	461a      	mov	r2, r3
 8002cec:	f107 030c 	add.w	r3, r7, #12
 8002cf0:	4619      	mov	r1, r3
 8002cf2:	486c      	ldr	r0, [pc, #432]	; (8002ea4 <StartSrvPwmUpdateTask+0x280>)
 8002cf4:	f7ff fa32 	bl	800215c <CommandSendToHost>
			  }
			  // go to next servo
			  continue;
 8002cf8:	e0c4      	b.n	8002e84 <StartSrvPwmUpdateTask+0x260>
		  }
		  // If current PWM is not same as desired PWM, we need to step it
		  // Calculate the difference
		  diff = g_CmdHandle.TargetPwm[i].Value - rcvData->dataSrvPwm.currentPwm[i];
 8002cfa:	496a      	ldr	r1, [pc, #424]	; (8002ea4 <StartSrvPwmUpdateTask+0x280>)
 8002cfc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002cfe:	4613      	mov	r3, r2
 8002d00:	005b      	lsls	r3, r3, #1
 8002d02:	4413      	add	r3, r2
 8002d04:	440b      	add	r3, r1
 8002d06:	3318      	adds	r3, #24
 8002d08:	881b      	ldrh	r3, [r3, #0]
 8002d0a:	b29b      	uxth	r3, r3
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002d10:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d12:	3384      	adds	r3, #132	; 0x84
 8002d14:	005b      	lsls	r3, r3, #1
 8002d16:	4413      	add	r3, r2
 8002d18:	889b      	ldrh	r3, [r3, #4]
 8002d1a:	1acb      	subs	r3, r1, r3
 8002d1c:	64fb      	str	r3, [r7, #76]	; 0x4c
		  // If difference is too small, smaller a step value, just set it to desired value
		  if( abs(diff) <= g_CmdHandle.nDutyStep ) // <= 1% g_CmdHandle.nDutyStep
 8002d1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002d20:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8002d24:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8002d28:	4b5e      	ldr	r3, [pc, #376]	; (8002ea4 <StartSrvPwmUpdateTask+0x280>)
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	429a      	cmp	r2, r3
 8002d2e:	dc10      	bgt.n	8002d52 <StartSrvPwmUpdateTask+0x12e>
		  {
			  rcvData->dataSrvPwm.currentPwm[i] = g_CmdHandle.TargetPwm[i].Value;
 8002d30:	495c      	ldr	r1, [pc, #368]	; (8002ea4 <StartSrvPwmUpdateTask+0x280>)
 8002d32:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002d34:	4613      	mov	r3, r2
 8002d36:	005b      	lsls	r3, r3, #1
 8002d38:	4413      	add	r3, r2
 8002d3a:	440b      	add	r3, r1
 8002d3c:	3318      	adds	r3, #24
 8002d3e:	881b      	ldrh	r3, [r3, #0]
 8002d40:	b299      	uxth	r1, r3
 8002d42:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002d44:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d46:	3384      	adds	r3, #132	; 0x84
 8002d48:	005b      	lsls	r3, r3, #1
 8002d4a:	4413      	add	r3, r2
 8002d4c:	460a      	mov	r2, r1
 8002d4e:	809a      	strh	r2, [r3, #4]
 8002d50:	e027      	b.n	8002da2 <StartSrvPwmUpdateTask+0x17e>
		  }
		  else
		  {
			  // Otherwise, we step servo base on direction
			  if( diff < 0 )
 8002d52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	da12      	bge.n	8002d7e <StartSrvPwmUpdateTask+0x15a>
			  {
				  rcvData->dataSrvPwm.currentPwm[i] -= g_CmdHandle.nDutyStep;
 8002d58:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002d5a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d5c:	3384      	adds	r3, #132	; 0x84
 8002d5e:	005b      	lsls	r3, r3, #1
 8002d60:	4413      	add	r3, r2
 8002d62:	889a      	ldrh	r2, [r3, #4]
 8002d64:	4b4f      	ldr	r3, [pc, #316]	; (8002ea4 <StartSrvPwmUpdateTask+0x280>)
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	b29b      	uxth	r3, r3
 8002d6a:	1ad3      	subs	r3, r2, r3
 8002d6c:	b299      	uxth	r1, r3
 8002d6e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002d70:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d72:	3384      	adds	r3, #132	; 0x84
 8002d74:	005b      	lsls	r3, r3, #1
 8002d76:	4413      	add	r3, r2
 8002d78:	460a      	mov	r2, r1
 8002d7a:	809a      	strh	r2, [r3, #4]
 8002d7c:	e011      	b.n	8002da2 <StartSrvPwmUpdateTask+0x17e>
			  }
			  else
			  {
				  rcvData->dataSrvPwm.currentPwm[i] += g_CmdHandle.nDutyStep;
 8002d7e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002d80:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d82:	3384      	adds	r3, #132	; 0x84
 8002d84:	005b      	lsls	r3, r3, #1
 8002d86:	4413      	add	r3, r2
 8002d88:	889a      	ldrh	r2, [r3, #4]
 8002d8a:	4b46      	ldr	r3, [pc, #280]	; (8002ea4 <StartSrvPwmUpdateTask+0x280>)
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	b29b      	uxth	r3, r3
 8002d90:	4413      	add	r3, r2
 8002d92:	b299      	uxth	r1, r3
 8002d94:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002d96:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d98:	3384      	adds	r3, #132	; 0x84
 8002d9a:	005b      	lsls	r3, r3, #1
 8002d9c:	4413      	add	r3, r2
 8002d9e:	460a      	mov	r2, r1
 8002da0:	809a      	strh	r2, [r3, #4]
			  }
		  }
		  // Set physically the PWNM duty cycle for servo
		  switch( i+1 ) // Servo start from 1
 8002da2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002da4:	3301      	adds	r3, #1
 8002da6:	3b01      	subs	r3, #1
 8002da8:	2b07      	cmp	r3, #7
 8002daa:	d86d      	bhi.n	8002e88 <StartSrvPwmUpdateTask+0x264>
 8002dac:	a201      	add	r2, pc, #4	; (adr r2, 8002db4 <StartSrvPwmUpdateTask+0x190>)
 8002dae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002db2:	bf00      	nop
 8002db4:	08002dd5 	.word	0x08002dd5
 8002db8:	08002deb 	.word	0x08002deb
 8002dbc:	08002e01 	.word	0x08002e01
 8002dc0:	08002e17 	.word	0x08002e17
 8002dc4:	08002e2d 	.word	0x08002e2d
 8002dc8:	08002e43 	.word	0x08002e43
 8002dcc:	08002e59 	.word	0x08002e59
 8002dd0:	08002e6f 	.word	0x08002e6f
		  {
			  case CMD_SV1_TARGET_ANGLE:
			  ServoSetDuty( 1, rcvData->dataSrvPwm.currentPwm[i] );
 8002dd4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002dd6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002dd8:	3384      	adds	r3, #132	; 0x84
 8002dda:	005b      	lsls	r3, r3, #1
 8002ddc:	4413      	add	r3, r2
 8002dde:	889b      	ldrh	r3, [r3, #4]
 8002de0:	4619      	mov	r1, r3
 8002de2:	2001      	movs	r0, #1
 8002de4:	f7fe fdd8 	bl	8001998 <ServoSetDuty>
			  break;
 8002de8:	e04f      	b.n	8002e8a <StartSrvPwmUpdateTask+0x266>
			  case CMD_SV2_TARGET_ANGLE:
			  ServoSetDuty( 2, rcvData->dataSrvPwm.currentPwm[i] );
 8002dea:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002dec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002dee:	3384      	adds	r3, #132	; 0x84
 8002df0:	005b      	lsls	r3, r3, #1
 8002df2:	4413      	add	r3, r2
 8002df4:	889b      	ldrh	r3, [r3, #4]
 8002df6:	4619      	mov	r1, r3
 8002df8:	2002      	movs	r0, #2
 8002dfa:	f7fe fdcd 	bl	8001998 <ServoSetDuty>
			  break;
 8002dfe:	e044      	b.n	8002e8a <StartSrvPwmUpdateTask+0x266>
			  case CMD_SV3_TARGET_ANGLE:
			  ServoSetDuty( 3, rcvData->dataSrvPwm.currentPwm[i] );
 8002e00:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002e02:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e04:	3384      	adds	r3, #132	; 0x84
 8002e06:	005b      	lsls	r3, r3, #1
 8002e08:	4413      	add	r3, r2
 8002e0a:	889b      	ldrh	r3, [r3, #4]
 8002e0c:	4619      	mov	r1, r3
 8002e0e:	2003      	movs	r0, #3
 8002e10:	f7fe fdc2 	bl	8001998 <ServoSetDuty>
			  break;
 8002e14:	e039      	b.n	8002e8a <StartSrvPwmUpdateTask+0x266>
			  case CMD_SV4_TARGET_ANGLE:
			  ServoSetDuty( 4, rcvData->dataSrvPwm.currentPwm[i] );
 8002e16:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002e18:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e1a:	3384      	adds	r3, #132	; 0x84
 8002e1c:	005b      	lsls	r3, r3, #1
 8002e1e:	4413      	add	r3, r2
 8002e20:	889b      	ldrh	r3, [r3, #4]
 8002e22:	4619      	mov	r1, r3
 8002e24:	2004      	movs	r0, #4
 8002e26:	f7fe fdb7 	bl	8001998 <ServoSetDuty>
			  break;
 8002e2a:	e02e      	b.n	8002e8a <StartSrvPwmUpdateTask+0x266>
			  case CMD_SV5_TARGET_ANGLE:
			  ServoSetDuty( 5, rcvData->dataSrvPwm.currentPwm[i] );
 8002e2c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002e2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e30:	3384      	adds	r3, #132	; 0x84
 8002e32:	005b      	lsls	r3, r3, #1
 8002e34:	4413      	add	r3, r2
 8002e36:	889b      	ldrh	r3, [r3, #4]
 8002e38:	4619      	mov	r1, r3
 8002e3a:	2005      	movs	r0, #5
 8002e3c:	f7fe fdac 	bl	8001998 <ServoSetDuty>
			  break;
 8002e40:	e023      	b.n	8002e8a <StartSrvPwmUpdateTask+0x266>
			  case CMD_SV6_TARGET_ANGLE:
			  ServoSetDuty( 6, rcvData->dataSrvPwm.currentPwm[i] );
 8002e42:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002e44:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e46:	3384      	adds	r3, #132	; 0x84
 8002e48:	005b      	lsls	r3, r3, #1
 8002e4a:	4413      	add	r3, r2
 8002e4c:	889b      	ldrh	r3, [r3, #4]
 8002e4e:	4619      	mov	r1, r3
 8002e50:	2006      	movs	r0, #6
 8002e52:	f7fe fda1 	bl	8001998 <ServoSetDuty>
			  break;
 8002e56:	e018      	b.n	8002e8a <StartSrvPwmUpdateTask+0x266>
			  case CMD_SV7_TARGET_ANGLE:
			  ServoSetDuty( 7, rcvData->dataSrvPwm.currentPwm[i] );
 8002e58:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002e5a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e5c:	3384      	adds	r3, #132	; 0x84
 8002e5e:	005b      	lsls	r3, r3, #1
 8002e60:	4413      	add	r3, r2
 8002e62:	889b      	ldrh	r3, [r3, #4]
 8002e64:	4619      	mov	r1, r3
 8002e66:	2007      	movs	r0, #7
 8002e68:	f7fe fd96 	bl	8001998 <ServoSetDuty>
			  break;
 8002e6c:	e00d      	b.n	8002e8a <StartSrvPwmUpdateTask+0x266>
			  case CMD_SV8_TARGET_ANGLE:
			  ServoSetDuty( 8, rcvData->dataSrvPwm.currentPwm[i] );
 8002e6e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002e70:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e72:	3384      	adds	r3, #132	; 0x84
 8002e74:	005b      	lsls	r3, r3, #1
 8002e76:	4413      	add	r3, r2
 8002e78:	889b      	ldrh	r3, [r3, #4]
 8002e7a:	4619      	mov	r1, r3
 8002e7c:	2008      	movs	r0, #8
 8002e7e:	f7fe fd8b 	bl	8001998 <ServoSetDuty>
			  break;
 8002e82:	e002      	b.n	8002e8a <StartSrvPwmUpdateTask+0x266>
			  continue;
 8002e84:	bf00      	nop
 8002e86:	e000      	b.n	8002e8a <StartSrvPwmUpdateTask+0x266>
			  default:
			  break;
 8002e88:	bf00      	nop
	  for( i=0; i<8; i++ )
 8002e8a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e8c:	3301      	adds	r3, #1
 8002e8e:	657b      	str	r3, [r7, #84]	; 0x54
 8002e90:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e92:	2b07      	cmp	r3, #7
 8002e94:	f77f aee4 	ble.w	8002c60 <StartSrvPwmUpdateTask+0x3c>
		  }
	  }
	  osDelay( SRV_PWM_UPDATE_TIME );
 8002e98:	2014      	movs	r0, #20
 8002e9a:	f01c fee2 	bl	801fc62 <osDelay>
	  for( i=0; i<8; i++ )
 8002e9e:	e6dc      	b.n	8002c5a <StartSrvPwmUpdateTask+0x36>
 8002ea0:	24000cdc 	.word	0x24000cdc
 8002ea4:	24000f58 	.word	0x24000f58

08002ea8 <StartCmdRxTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCmdRxTask */
void StartCmdRxTask(void *argument)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b082      	sub	sp, #8
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
	// ROBOT * rcvData = (ROBOT *) argument;
	/* WiFi Serial to net command initialization */
	// put in main.c
	// CommandInit( &g_CmdHandle, &huart2 );
	/* Wait for all devices ready */
	osEventFlagsWait( eventSysFlagsHandle, ( EVT_SYS_FLAG_ALL_READY ),
 8002eb0:	4b05      	ldr	r3, [pc, #20]	; (8002ec8 <StartCmdRxTask+0x20>)
 8002eb2:	6818      	ldr	r0, [r3, #0]
 8002eb4:	f04f 33ff 	mov.w	r3, #4294967295
 8002eb8:	2203      	movs	r2, #3
 8002eba:	2140      	movs	r1, #64	; 0x40
 8002ebc:	f01c ff9c 	bl	801fdf8 <osEventFlagsWait>
	( osFlagsNoClear | osFlagsWaitAll ), osWaitForever );
  /* Infinite loop */
  for(;;)
  {
	  CommandRxExe( &g_CmdHandle );
 8002ec0:	4802      	ldr	r0, [pc, #8]	; (8002ecc <StartCmdRxTask+0x24>)
 8002ec2:	f7fe ff95 	bl	8001df0 <CommandRxExe>
 8002ec6:	e7fb      	b.n	8002ec0 <StartCmdRxTask+0x18>
 8002ec8:	24000cdc 	.word	0x24000cdc
 8002ecc:	24000f58 	.word	0x24000f58

08002ed0 <StartGuiLcdDispTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartGuiLcdDispTask */
void StartGuiLcdDispTask(void *argument)
{
 8002ed0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ed2:	b0ab      	sub	sp, #172	; 0xac
 8002ed4:	af04      	add	r7, sp, #16
 8002ed6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartGuiLcdDispTask */
	// Task 9
	// GUI LCD Display Task
	ROBOT * rcvData = (ROBOT *) argument;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	char str[128] = {0};
 8002ede:	2300      	movs	r3, #0
 8002ee0:	60fb      	str	r3, [r7, #12]
 8002ee2:	f107 0310 	add.w	r3, r7, #16
 8002ee6:	227c      	movs	r2, #124	; 0x7c
 8002ee8:	2100      	movs	r1, #0
 8002eea:	4618      	mov	r0, r3
 8002eec:	f026 f902 	bl	80290f4 <memset>
	float temperature = 0.0;
 8002ef0:	f04f 0300 	mov.w	r3, #0
 8002ef4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	int i = 0;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	/* LCD initialization */
	_LcdInit();
 8002efe:	f000 f979 	bl	80031f4 <_LcdInit>
	GUI_SetFont(&GUI_Font6x8);
 8002f02:	488f      	ldr	r0, [pc, #572]	; (8003140 <StartGuiLcdDispTask+0x270>)
 8002f04:	f021 fb02 	bl	802450c <GUI_SetFont>
	/* LCD is ready */
	printf("\r\nLCD initialized.\r\n");
 8002f08:	488e      	ldr	r0, [pc, #568]	; (8003144 <StartGuiLcdDispTask+0x274>)
 8002f0a:	f025 ff6b 	bl	8028de4 <puts>
	osEventFlagsSet (eventSysFlagsHandle, EVT_SYS_FLAG_GUI_READY);
 8002f0e:	4b8e      	ldr	r3, [pc, #568]	; (8003148 <StartGuiLcdDispTask+0x278>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	2101      	movs	r1, #1
 8002f14:	4618      	mov	r0, r3
 8002f16:	f01c ff2b 	bl	801fd70 <osEventFlagsSet>
	/* Wait for all devices ready */
	osEventFlagsWait( eventSysFlagsHandle, ( EVT_SYS_FLAG_ALL_READY ),
 8002f1a:	4b8b      	ldr	r3, [pc, #556]	; (8003148 <StartGuiLcdDispTask+0x278>)
 8002f1c:	6818      	ldr	r0, [r3, #0]
 8002f1e:	f04f 33ff 	mov.w	r3, #4294967295
 8002f22:	2203      	movs	r2, #3
 8002f24:	2140      	movs	r1, #64	; 0x40
 8002f26:	f01c ff67 	bl	801fdf8 <osEventFlagsWait>
	( osFlagsNoClear | osFlagsWaitAll ), osWaitForever );

  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(LD3_RED_OB_GPIO_Port, LD3_RED_OB_Pin);
 8002f2a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002f2e:	4887      	ldr	r0, [pc, #540]	; (800314c <StartGuiLcdDispTask+0x27c>)
 8002f30:	f00a f863 	bl	800cffa <HAL_GPIO_TogglePin>
	  sprintf(str, "Cmd Hex: %x %x %x %x %x %x ",
	  g_CmdHandle.uCmd[0],
 8002f34:	4b86      	ldr	r3, [pc, #536]	; (8003150 <StartGuiLcdDispTask+0x280>)
 8002f36:	7c9b      	ldrb	r3, [r3, #18]
	  sprintf(str, "Cmd Hex: %x %x %x %x %x %x ",
 8002f38:	461d      	mov	r5, r3
	  g_CmdHandle.uCmd[1],
 8002f3a:	4b85      	ldr	r3, [pc, #532]	; (8003150 <StartGuiLcdDispTask+0x280>)
 8002f3c:	7cdb      	ldrb	r3, [r3, #19]
	  sprintf(str, "Cmd Hex: %x %x %x %x %x %x ",
 8002f3e:	461e      	mov	r6, r3
	  g_CmdHandle.uCmd[2],
 8002f40:	4b83      	ldr	r3, [pc, #524]	; (8003150 <StartGuiLcdDispTask+0x280>)
 8002f42:	7d1b      	ldrb	r3, [r3, #20]
	  sprintf(str, "Cmd Hex: %x %x %x %x %x %x ",
 8002f44:	461a      	mov	r2, r3
	  g_CmdHandle.uCmd[3],
 8002f46:	4b82      	ldr	r3, [pc, #520]	; (8003150 <StartGuiLcdDispTask+0x280>)
 8002f48:	7d5b      	ldrb	r3, [r3, #21]
	  sprintf(str, "Cmd Hex: %x %x %x %x %x %x ",
 8002f4a:	4619      	mov	r1, r3
	  g_CmdHandle.uCmd[4],
 8002f4c:	4b80      	ldr	r3, [pc, #512]	; (8003150 <StartGuiLcdDispTask+0x280>)
 8002f4e:	7d9b      	ldrb	r3, [r3, #22]
	  sprintf(str, "Cmd Hex: %x %x %x %x %x %x ",
 8002f50:	461c      	mov	r4, r3
	  g_CmdHandle.uCmd[5] );
 8002f52:	4b7f      	ldr	r3, [pc, #508]	; (8003150 <StartGuiLcdDispTask+0x280>)
 8002f54:	7ddb      	ldrb	r3, [r3, #23]
	  sprintf(str, "Cmd Hex: %x %x %x %x %x %x ",
 8002f56:	f107 000c 	add.w	r0, r7, #12
 8002f5a:	9303      	str	r3, [sp, #12]
 8002f5c:	9402      	str	r4, [sp, #8]
 8002f5e:	9101      	str	r1, [sp, #4]
 8002f60:	9200      	str	r2, [sp, #0]
 8002f62:	4633      	mov	r3, r6
 8002f64:	462a      	mov	r2, r5
 8002f66:	497b      	ldr	r1, [pc, #492]	; (8003154 <StartGuiLcdDispTask+0x284>)
 8002f68:	f025 ff78 	bl	8028e5c <siprintf>
	  GUI_SetBkColor(GUI_BLUE);
 8002f6c:	f44f 007f 	mov.w	r0, #16711680	; 0xff0000
 8002f70:	f021 fab6 	bl	80244e0 <GUI_SetBkColor>
	  GUI_DispStringAt( str, 2, 60 );
 8002f74:	f107 030c 	add.w	r3, r7, #12
 8002f78:	223c      	movs	r2, #60	; 0x3c
 8002f7a:	2102      	movs	r1, #2
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f021 fe29 	bl	8024bd4 <GUI_DispStringAt>
	  sprintf(str, "Srv PWM: %d %d %d %d %d %d ",
		  rcvData->dataSrvPwm.currentPwm[0],
 8002f82:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002f86:	f8b3 310c 	ldrh.w	r3, [r3, #268]	; 0x10c
	  sprintf(str, "Srv PWM: %d %d %d %d %d %d ",
 8002f8a:	461d      	mov	r5, r3
		  rcvData->dataSrvPwm.currentPwm[1],
 8002f8c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002f90:	f8b3 310e 	ldrh.w	r3, [r3, #270]	; 0x10e
	  sprintf(str, "Srv PWM: %d %d %d %d %d %d ",
 8002f94:	461e      	mov	r6, r3
		  rcvData->dataSrvPwm.currentPwm[2],
 8002f96:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002f9a:	f8b3 3110 	ldrh.w	r3, [r3, #272]	; 0x110
	  sprintf(str, "Srv PWM: %d %d %d %d %d %d ",
 8002f9e:	461a      	mov	r2, r3
		  rcvData->dataSrvPwm.currentPwm[3],
 8002fa0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002fa4:	f8b3 3112 	ldrh.w	r3, [r3, #274]	; 0x112
	  sprintf(str, "Srv PWM: %d %d %d %d %d %d ",
 8002fa8:	4619      	mov	r1, r3
		  // rcvData->dataSrvPwm.currentPwm[4],
		  // rcvData->dataSrvPwm.currentPwm[5],
		  rcvData->dataSrvPwm.currentPwm[6],
 8002faa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002fae:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
	  sprintf(str, "Srv PWM: %d %d %d %d %d %d ",
 8002fb2:	461c      	mov	r4, r3
		  rcvData->dataSrvPwm.currentPwm[7] );
 8002fb4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002fb8:	f8b3 311a 	ldrh.w	r3, [r3, #282]	; 0x11a
	  sprintf(str, "Srv PWM: %d %d %d %d %d %d ",
 8002fbc:	f107 000c 	add.w	r0, r7, #12
 8002fc0:	9303      	str	r3, [sp, #12]
 8002fc2:	9402      	str	r4, [sp, #8]
 8002fc4:	9101      	str	r1, [sp, #4]
 8002fc6:	9200      	str	r2, [sp, #0]
 8002fc8:	4633      	mov	r3, r6
 8002fca:	462a      	mov	r2, r5
 8002fcc:	4962      	ldr	r1, [pc, #392]	; (8003158 <StartGuiLcdDispTask+0x288>)
 8002fce:	f025 ff45 	bl	8028e5c <siprintf>
	  GUI_SetBkColor(GUI_BLUE);
 8002fd2:	f44f 007f 	mov.w	r0, #16711680	; 0xff0000
 8002fd6:	f021 fa83 	bl	80244e0 <GUI_SetBkColor>
	  GUI_DispStringAt( str, 2, 75 );
 8002fda:	f107 030c 	add.w	r3, r7, #12
 8002fde:	224b      	movs	r2, #75	; 0x4b
 8002fe0:	2102      	movs	r1, #2
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	f021 fdf6 	bl	8024bd4 <GUI_DispStringAt>

	  sprintf(str, "Mtr Enc: %5d %5d ", rcvData->dataEncoder.mtrCnt16AL[0],
 8002fe8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002fec:	f9b3 3130 	ldrsh.w	r3, [r3, #304]	; 0x130
 8002ff0:	461a      	mov	r2, r3
			  rcvData->dataEncoder.mtrCnt16BR[0] );
 8002ff2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002ff6:	f9b3 313a 	ldrsh.w	r3, [r3, #314]	; 0x13a
	  sprintf(str, "Mtr Enc: %5d %5d ", rcvData->dataEncoder.mtrCnt16AL[0],
 8002ffa:	f107 000c 	add.w	r0, r7, #12
 8002ffe:	4957      	ldr	r1, [pc, #348]	; (800315c <StartGuiLcdDispTask+0x28c>)
 8003000:	f025 ff2c 	bl	8028e5c <siprintf>
	  GUI_SetBkColor(GUI_BLUE);
 8003004:	f44f 007f 	mov.w	r0, #16711680	; 0xff0000
 8003008:	f021 fa6a 	bl	80244e0 <GUI_SetBkColor>
	  GUI_DispStringAt( str, 2, 90 );
 800300c:	f107 030c 	add.w	r3, r7, #12
 8003010:	225a      	movs	r2, #90	; 0x5a
 8003012:	2102      	movs	r1, #2
 8003014:	4618      	mov	r0, r3
 8003016:	f021 fddd 	bl	8024bd4 <GUI_DispStringAt>

	  /*************************************************************************/
	  sprintf(str, "Cur: %4.1ld ", rcvData->dataINA219.current);
 800301a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800301e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003020:	f107 030c 	add.w	r3, r7, #12
 8003024:	494e      	ldr	r1, [pc, #312]	; (8003160 <StartGuiLcdDispTask+0x290>)
 8003026:	4618      	mov	r0, r3
 8003028:	f025 ff18 	bl	8028e5c <siprintf>
	  GUI_SetBkColor(GUI_BLUE);
 800302c:	f44f 007f 	mov.w	r0, #16711680	; 0xff0000
 8003030:	f021 fa56 	bl	80244e0 <GUI_SetBkColor>
	  GUI_DispStringAt( str, 2, 105 );
 8003034:	f107 030c 	add.w	r3, r7, #12
 8003038:	2269      	movs	r2, #105	; 0x69
 800303a:	2102      	movs	r1, #2
 800303c:	4618      	mov	r0, r3
 800303e:	f021 fdc9 	bl	8024bd4 <GUI_DispStringAt>

	  sprintf(str, "Pwr: %4.1ld", rcvData->dataINA219.power);
 8003042:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003046:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003048:	f107 030c 	add.w	r3, r7, #12
 800304c:	4945      	ldr	r1, [pc, #276]	; (8003164 <StartGuiLcdDispTask+0x294>)
 800304e:	4618      	mov	r0, r3
 8003050:	f025 ff04 	bl	8028e5c <siprintf>
	  GUI_SetBkColor(GUI_BLUE);
 8003054:	f44f 007f 	mov.w	r0, #16711680	; 0xff0000
 8003058:	f021 fa42 	bl	80244e0 <GUI_SetBkColor>
	  GUI_DispStringAt( str, 2, 120 );
 800305c:	f107 030c 	add.w	r3, r7, #12
 8003060:	2278      	movs	r2, #120	; 0x78
 8003062:	2102      	movs	r1, #2
 8003064:	4618      	mov	r0, r3
 8003066:	f021 fdb5 	bl	8024bd4 <GUI_DispStringAt>
	  /*************************************************************************/
	  temperature = 100.0 * ((float)rcvData->mcuTempU32 - (float)(*TS_CAL1)) /
 800306a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800306e:	f8d3 31bc 	ldr.w	r3, [r3, #444]	; 0x1bc
 8003072:	ee07 3a90 	vmov	s15, r3
 8003076:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800307a:	4b3b      	ldr	r3, [pc, #236]	; (8003168 <StartGuiLcdDispTask+0x298>)
 800307c:	881b      	ldrh	r3, [r3, #0]
 800307e:	ee07 3a90 	vmov	s15, r3
 8003082:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003086:	ee77 7a67 	vsub.f32	s15, s14, s15
 800308a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800308e:	ed9f 6b2a 	vldr	d6, [pc, #168]	; 8003138 <StartGuiLcdDispTask+0x268>
 8003092:	ee27 5b06 	vmul.f64	d5, d7, d6
		  (float)((*TS_CAL2 - *TS_CAL1)) + 30.0;
 8003096:	4b35      	ldr	r3, [pc, #212]	; (800316c <StartGuiLcdDispTask+0x29c>)
 8003098:	881b      	ldrh	r3, [r3, #0]
 800309a:	461a      	mov	r2, r3
 800309c:	4b32      	ldr	r3, [pc, #200]	; (8003168 <StartGuiLcdDispTask+0x298>)
 800309e:	881b      	ldrh	r3, [r3, #0]
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	ee07 3a90 	vmov	s15, r3
 80030a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80030aa:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
	  temperature = 100.0 * ((float)rcvData->mcuTempU32 - (float)(*TS_CAL1)) /
 80030ae:	ee85 7b06 	vdiv.f64	d7, d5, d6
		  (float)((*TS_CAL2 - *TS_CAL1)) + 30.0;
 80030b2:	eeb3 6b0e 	vmov.f64	d6, #62	; 0x41f00000  30.0
 80030b6:	ee37 7b06 	vadd.f64	d7, d7, d6
	  temperature = 100.0 * ((float)rcvData->mcuTempU32 - (float)(*TS_CAL1)) /
 80030ba:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80030be:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c

	  sprintf(str, "MCU Temp: %6.2f (degC)\r\n", temperature);
 80030c2:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 80030c6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80030ca:	f107 000c 	add.w	r0, r7, #12
 80030ce:	ec53 2b17 	vmov	r2, r3, d7
 80030d2:	4927      	ldr	r1, [pc, #156]	; (8003170 <StartGuiLcdDispTask+0x2a0>)
 80030d4:	f025 fec2 	bl	8028e5c <siprintf>
	  GUI_SetBkColor(GUI_BLUE);
 80030d8:	f44f 007f 	mov.w	r0, #16711680	; 0xff0000
 80030dc:	f021 fa00 	bl	80244e0 <GUI_SetBkColor>
	  GUI_DispStringAt(str, 2, 150 );
 80030e0:	f107 030c 	add.w	r3, r7, #12
 80030e4:	2296      	movs	r2, #150	; 0x96
 80030e6:	2102      	movs	r1, #2
 80030e8:	4618      	mov	r0, r3
 80030ea:	f021 fd73 	bl	8024bd4 <GUI_DispStringAt>
	  sprintf(str, "%2d", i);
 80030ee:	f107 030c 	add.w	r3, r7, #12
 80030f2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80030f6:	491f      	ldr	r1, [pc, #124]	; (8003174 <StartGuiLcdDispTask+0x2a4>)
 80030f8:	4618      	mov	r0, r3
 80030fa:	f025 feaf 	bl	8028e5c <siprintf>
	  i++;
 80030fe:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003102:	3301      	adds	r3, #1
 8003104:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	  if (i >= 100) i = 0;
 8003108:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800310c:	2b63      	cmp	r3, #99	; 0x63
 800310e:	dd02      	ble.n	8003116 <StartGuiLcdDispTask+0x246>
 8003110:	2300      	movs	r3, #0
 8003112:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	  GUI_SetBkColor(GUI_BLUE);
 8003116:	f44f 007f 	mov.w	r0, #16711680	; 0xff0000
 800311a:	f021 f9e1 	bl	80244e0 <GUI_SetBkColor>
	  GUI_DispStringAt( str, 2, 165 );
 800311e:	f107 030c 	add.w	r3, r7, #12
 8003122:	22a5      	movs	r2, #165	; 0xa5
 8003124:	2102      	movs	r1, #2
 8003126:	4618      	mov	r0, r3
 8003128:	f021 fd54 	bl	8024bd4 <GUI_DispStringAt>
	  osDelay( 300 );
 800312c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003130:	f01c fd97 	bl	801fc62 <osDelay>
	  HAL_GPIO_TogglePin(LD3_RED_OB_GPIO_Port, LD3_RED_OB_Pin);
 8003134:	e6f9      	b.n	8002f2a <StartGuiLcdDispTask+0x5a>
 8003136:	bf00      	nop
 8003138:	00000000 	.word	0x00000000
 800313c:	40590000 	.word	0x40590000
 8003140:	0802c654 	.word	0x0802c654
 8003144:	0802bc60 	.word	0x0802bc60
 8003148:	24000cdc 	.word	0x24000cdc
 800314c:	58020400 	.word	0x58020400
 8003150:	24000f58 	.word	0x24000f58
 8003154:	0802baec 	.word	0x0802baec
 8003158:	0802bb08 	.word	0x0802bb08
 800315c:	0802bc74 	.word	0x0802bc74
 8003160:	0802bc88 	.word	0x0802bc88
 8003164:	0802bc98 	.word	0x0802bc98
 8003168:	08fff814 	.word	0x08fff814
 800316c:	08fff818 	.word	0x08fff818
 8003170:	0802bca4 	.word	0x0802bca4
 8003174:	0802bcc0 	.word	0x0802bcc0

08003178 <StartImuTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartImuTask */
void StartImuTask(void *argument)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b082      	sub	sp, #8
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartImuTask */
	// Task 10
	// IMU Task Task
	// ROBOT * rcvData = (ROBOT *) argument;
	/* Wait for SD Card ready */
	osEventFlagsWait( eventSysFlagsHandle, EVT_SYS_FLAG_SDC_READY,
 8003180:	4b18      	ldr	r3, [pc, #96]	; (80031e4 <StartImuTask+0x6c>)
 8003182:	6818      	ldr	r0, [r3, #0]
 8003184:	f04f 33ff 	mov.w	r3, #4294967295
 8003188:	2202      	movs	r2, #2
 800318a:	2110      	movs	r1, #16
 800318c:	f01c fe34 	bl	801fdf8 <osEventFlagsWait>
	osFlagsNoClear, osWaitForever );
	// Initialize the BNO085
	printf("\r\nInitialize BNO085 . . .\r\n");
 8003190:	4815      	ldr	r0, [pc, #84]	; (80031e8 <StartImuTask+0x70>)
 8003192:	f025 fe27 	bl	8028de4 <puts>
	HAL_TIM_Base_Start(&htim5);
 8003196:	4815      	ldr	r0, [pc, #84]	; (80031ec <StartImuTask+0x74>)
 8003198:	f00f fc48 	bl	8012a2c <HAL_TIM_Base_Start>
	BNO085_init();
 800319c:	f7fd fef8 	bl	8000f90 <BNO085_init>
	osDelay( 20 );
 80031a0:	2014      	movs	r0, #20
 80031a2:	f01c fd5e 	bl	801fc62 <osDelay>
	printf("\r\nBNO085 initialized.\r\n");
 80031a6:	4812      	ldr	r0, [pc, #72]	; (80031f0 <StartImuTask+0x78>)
 80031a8:	f025 fe1c 	bl	8028de4 <puts>
	osEventFlagsSet (eventSysFlagsHandle, EVT_SYS_FLAG_IMU_READY);
 80031ac:	4b0d      	ldr	r3, [pc, #52]	; (80031e4 <StartImuTask+0x6c>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	2120      	movs	r1, #32
 80031b2:	4618      	mov	r0, r3
 80031b4:	f01c fddc 	bl	801fd70 <osEventFlagsSet>
	osEventFlagsSet (eventSysFlagsHandle, EVT_SYS_FLAG_ALL_READY);
 80031b8:	4b0a      	ldr	r3, [pc, #40]	; (80031e4 <StartImuTask+0x6c>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	2140      	movs	r1, #64	; 0x40
 80031be:	4618      	mov	r0, r3
 80031c0:	f01c fdd6 	bl	801fd70 <osEventFlagsSet>
	/* Wait for all devices ready */
	osEventFlagsWait( eventSysFlagsHandle, ( EVT_SYS_FLAG_ALL_READY ),
 80031c4:	4b07      	ldr	r3, [pc, #28]	; (80031e4 <StartImuTask+0x6c>)
 80031c6:	6818      	ldr	r0, [r3, #0]
 80031c8:	f04f 33ff 	mov.w	r3, #4294967295
 80031cc:	2203      	movs	r2, #3
 80031ce:	2140      	movs	r1, #64	; 0x40
 80031d0:	f01c fe12 	bl	801fdf8 <osEventFlagsWait>

  /* Infinite loop */
  for(;;)
  {
	  // HAL_GPIO_TogglePin(LD3_RED_OB_GPIO_Port, LD3_RED_OB_Pin);
	  BNO085_service();
 80031d4:	f7fd ff12 	bl	8000ffc <BNO085_service>
	  osDelay( IMU_TASK_DELAY ); // 25 Hz, timing is set in BNO085_spi.c
 80031d8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80031dc:	f01c fd41 	bl	801fc62 <osDelay>
	  BNO085_service();
 80031e0:	e7f8      	b.n	80031d4 <StartImuTask+0x5c>
 80031e2:	bf00      	nop
 80031e4:	24000cdc 	.word	0x24000cdc
 80031e8:	0802bcc4 	.word	0x0802bcc4
 80031ec:	24001d80 	.word	0x24001d80
 80031f0:	0802bce0 	.word	0x0802bce0

080031f4 <_LcdInit>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
static void _LcdInit( void )
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	af00      	add	r7, sp, #0
	// Choosing a landscape orientation
	LcdInit( &hspi2, LCD_LANDSCAPE_180 );
 80031f8:	2103      	movs	r1, #3
 80031fa:	4812      	ldr	r0, [pc, #72]	; (8003244 <_LcdInit+0x50>)
 80031fc:	f006 fd38 	bl	8009c70 <LcdInit>
	GUI_Init();
 8003200:	f021 face 	bl	80247a0 <GUI_Init>
	GUI_SetBkColor(GUI_BLUE);
 8003204:	f44f 007f 	mov.w	r0, #16711680	; 0xff0000
 8003208:	f021 f96a 	bl	80244e0 <GUI_SetBkColor>
	GUI_Clear();
 800320c:	f021 fa6a 	bl	80246e4 <GUI_Clear>
	GUI_SetFont(&GUI_Font8x18);
 8003210:	480d      	ldr	r0, [pc, #52]	; (8003248 <_LcdInit+0x54>)
 8003212:	f021 f97b 	bl	802450c <GUI_SetFont>
	GUI_SetTextMode(GUI_TM_NORMAL);
 8003216:	2000      	movs	r0, #0
 8003218:	f021 f9b8 	bl	802458c <GUI_SetTextMode>
	GUI_SetColor(GUI_BLACK);
 800321c:	2000      	movs	r0, #0
 800321e:	f021 f96a 	bl	80244f6 <GUI_SetColor>
	GUI_DispStringHCenterAt("Welcome to ECE225/SEM4405", 110, 10 );
 8003222:	220a      	movs	r2, #10
 8003224:	216e      	movs	r1, #110	; 0x6e
 8003226:	4809      	ldr	r0, [pc, #36]	; (800324c <_LcdInit+0x58>)
 8003228:	f021 fce8 	bl	8024bfc <GUI_DispStringHCenterAt>
	GUI_DispStringHCenterAt("Robotics", 110, 25 );
 800322c:	2219      	movs	r2, #25
 800322e:	216e      	movs	r1, #110	; 0x6e
 8003230:	4807      	ldr	r0, [pc, #28]	; (8003250 <_LcdInit+0x5c>)
 8003232:	f021 fce3 	bl	8024bfc <GUI_DispStringHCenterAt>
	GUI_DispStringHCenterAt("by Gan LC & Liaw HC, 2024", 110, 40 );
 8003236:	2228      	movs	r2, #40	; 0x28
 8003238:	216e      	movs	r1, #110	; 0x6e
 800323a:	4806      	ldr	r0, [pc, #24]	; (8003254 <_LcdInit+0x60>)
 800323c:	f021 fcde 	bl	8024bfc <GUI_DispStringHCenterAt>
}
 8003240:	bf00      	nop
 8003242:	bd80      	pop	{r7, pc}
 8003244:	240015e8 	.word	0x240015e8
 8003248:	0802ce00 	.word	0x0802ce00
 800324c:	0802bcf8 	.word	0x0802bcf8
 8003250:	0802bd14 	.word	0x0802bd14
 8003254:	0802bd20 	.word	0x0802bd20

08003258 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b082      	sub	sp, #8
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
	if( hadc->Instance == ADC2 ) robot.mcuTempU32 = HAL_ADC_GetValue(&hadc2);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a06      	ldr	r2, [pc, #24]	; (8003280 <HAL_ADC_ConvCpltCallback+0x28>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d106      	bne.n	8003278 <HAL_ADC_ConvCpltCallback+0x20>
 800326a:	4806      	ldr	r0, [pc, #24]	; (8003284 <HAL_ADC_ConvCpltCallback+0x2c>)
 800326c:	f007 fdc8 	bl	800ae00 <HAL_ADC_GetValue>
 8003270:	4603      	mov	r3, r0
 8003272:	4a05      	ldr	r2, [pc, #20]	; (8003288 <HAL_ADC_ConvCpltCallback+0x30>)
 8003274:	f8c2 31bc 	str.w	r3, [r2, #444]	; 0x1bc
}
 8003278:	bf00      	nop
 800327a:	3708      	adds	r7, #8
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}
 8003280:	40022100 	.word	0x40022100
 8003284:	24000c28 	.word	0x24000c28
 8003288:	24000d98 	.word	0x24000d98

0800328c <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b082      	sub	sp, #8
 8003290:	af00      	add	r7, sp, #0
 8003292:	4603      	mov	r3, r0
 8003294:	80fb      	strh	r3, [r7, #6]
		if( GPIO_Pin == GPIO_PIN_13 )
 8003296:	88fb      	ldrh	r3, [r7, #6]
 8003298:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800329c:	d104      	bne.n	80032a8 <HAL_GPIO_EXTI_Callback+0x1c>
		{
			HAL_GPIO_TogglePin(LD3_RED_OB_GPIO_Port, LD3_RED_OB_Pin);
 800329e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80032a2:	4842      	ldr	r0, [pc, #264]	; (80033ac <HAL_GPIO_EXTI_Callback+0x120>)
 80032a4:	f009 fea9 	bl	800cffa <HAL_GPIO_TogglePin>
		}
	if( GPIO_Pin == IMU_INT_IRQ_Pin ) // IMU
 80032a8:	88fb      	ldrh	r3, [r7, #6]
 80032aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80032ae:	d101      	bne.n	80032b4 <HAL_GPIO_EXTI_Callback+0x28>
	{
		IMU_Activate();
 80032b0:	f001 fc46 	bl	8004b40 <IMU_Activate>
	}
	// Interrupt handler called each time an interrupt is produced by the ranging sensor
	#if (VL53L0X_ALARM_INTERRUPT_MODE || VL53L0X_START_MEASUREMENT_WAIT_EXT_INT)
	if(GPIO_Pin == GPIO_PIN_2) // DIST1_IRQ EXTI2_Pin
 80032b4:	88fb      	ldrh	r3, [r7, #6]
 80032b6:	2b04      	cmp	r3, #4
 80032b8:	d122      	bne.n	8003300 <HAL_GPIO_EXTI_Callback+0x74>
	{
		// first device
		VL53L0X_InterruptHandler(1);
 80032ba:	2001      	movs	r0, #1
 80032bc:	f7fe f9ba 	bl	8001634 <VL53L0X_InterruptHandler>
		robot.dataVL53L0X.TimeStamp[0] = RangingMeasurementData[0].TimeStamp;
 80032c0:	4b3b      	ldr	r3, [pc, #236]	; (80033b0 <HAL_GPIO_EXTI_Callback+0x124>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a3b      	ldr	r2, [pc, #236]	; (80033b4 <HAL_GPIO_EXTI_Callback+0x128>)
 80032c6:	6313      	str	r3, [r2, #48]	; 0x30
		robot.dataVL53L0X.RangeStatus[0] = RangingMeasurementData[0].RangeStatus;
 80032c8:	4b39      	ldr	r3, [pc, #228]	; (80033b0 <HAL_GPIO_EXTI_Callback+0x124>)
 80032ca:	7e1a      	ldrb	r2, [r3, #24]
 80032cc:	4b39      	ldr	r3, [pc, #228]	; (80033b4 <HAL_GPIO_EXTI_Callback+0x128>)
 80032ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
		robot.dataVL53L0X.RangeMilliMeter[0] = RangingMeasurementData[0].RangeMilliMeter;
 80032d2:	4b37      	ldr	r3, [pc, #220]	; (80033b0 <HAL_GPIO_EXTI_Callback+0x124>)
 80032d4:	891a      	ldrh	r2, [r3, #8]
 80032d6:	4b37      	ldr	r3, [pc, #220]	; (80033b4 <HAL_GPIO_EXTI_Callback+0x128>)
 80032d8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
		robot.dataVL53L0X.SignalRateRtnMegaCps[0] = RangingMeasurementData[0].SignalRateRtnMegaCps;
 80032dc:	4b34      	ldr	r3, [pc, #208]	; (80033b0 <HAL_GPIO_EXTI_Callback+0x124>)
 80032de:	68db      	ldr	r3, [r3, #12]
 80032e0:	4a34      	ldr	r2, [pc, #208]	; (80033b4 <HAL_GPIO_EXTI_Callback+0x128>)
 80032e2:	6493      	str	r3, [r2, #72]	; 0x48
		robot.dataVL53L0X.AmbientRateRtnMegaCps[0] = RangingMeasurementData[0].AmbientRateRtnMegaCps;
 80032e4:	4b32      	ldr	r3, [pc, #200]	; (80033b0 <HAL_GPIO_EXTI_Callback+0x124>)
 80032e6:	691b      	ldr	r3, [r3, #16]
 80032e8:	4a32      	ldr	r2, [pc, #200]	; (80033b4 <HAL_GPIO_EXTI_Callback+0x128>)
 80032ea:	6553      	str	r3, [r2, #84]	; 0x54
		robot.dataVL53L0X.EffectiveSpadRtnCount[0] = RangingMeasurementData[0].EffectiveSpadRtnCount;
 80032ec:	4b30      	ldr	r3, [pc, #192]	; (80033b0 <HAL_GPIO_EXTI_Callback+0x124>)
 80032ee:	8a9a      	ldrh	r2, [r3, #20]
 80032f0:	4b30      	ldr	r3, [pc, #192]	; (80033b4 <HAL_GPIO_EXTI_Callback+0x128>)
 80032f2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
		robot.dataVL53L0X.RangeDMaxMilliMeter[0] = RangingMeasurementData[0].RangeDMaxMilliMeter;
 80032f6:	4b2e      	ldr	r3, [pc, #184]	; (80033b0 <HAL_GPIO_EXTI_Callback+0x124>)
 80032f8:	895a      	ldrh	r2, [r3, #10]
 80032fa:	4b2e      	ldr	r3, [pc, #184]	; (80033b4 <HAL_GPIO_EXTI_Callback+0x128>)
 80032fc:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
	}

	if(GPIO_Pin == GPIO_PIN_3) // DIST2_IRQ EXTI3_Pin
 8003300:	88fb      	ldrh	r3, [r7, #6]
 8003302:	2b08      	cmp	r3, #8
 8003304:	d123      	bne.n	800334e <HAL_GPIO_EXTI_Callback+0xc2>
	{
		// second device
		VL53L0X_InterruptHandler(2);
 8003306:	2002      	movs	r0, #2
 8003308:	f7fe f994 	bl	8001634 <VL53L0X_InterruptHandler>
		robot.dataVL53L0X.TimeStamp[1] = RangingMeasurementData[1].TimeStamp;
 800330c:	4b28      	ldr	r3, [pc, #160]	; (80033b0 <HAL_GPIO_EXTI_Callback+0x124>)
 800330e:	69db      	ldr	r3, [r3, #28]
 8003310:	4a28      	ldr	r2, [pc, #160]	; (80033b4 <HAL_GPIO_EXTI_Callback+0x128>)
 8003312:	6353      	str	r3, [r2, #52]	; 0x34
		robot.dataVL53L0X.RangeStatus[1] = RangingMeasurementData[1].RangeStatus;
 8003314:	4b26      	ldr	r3, [pc, #152]	; (80033b0 <HAL_GPIO_EXTI_Callback+0x124>)
 8003316:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 800331a:	4b26      	ldr	r3, [pc, #152]	; (80033b4 <HAL_GPIO_EXTI_Callback+0x128>)
 800331c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
		robot.dataVL53L0X.RangeMilliMeter[1] = RangingMeasurementData[1].RangeMilliMeter;
 8003320:	4b23      	ldr	r3, [pc, #140]	; (80033b0 <HAL_GPIO_EXTI_Callback+0x124>)
 8003322:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
 8003324:	4b23      	ldr	r3, [pc, #140]	; (80033b4 <HAL_GPIO_EXTI_Callback+0x128>)
 8003326:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
		robot.dataVL53L0X.SignalRateRtnMegaCps[1] = RangingMeasurementData[1].SignalRateRtnMegaCps;
 800332a:	4b21      	ldr	r3, [pc, #132]	; (80033b0 <HAL_GPIO_EXTI_Callback+0x124>)
 800332c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800332e:	4a21      	ldr	r2, [pc, #132]	; (80033b4 <HAL_GPIO_EXTI_Callback+0x128>)
 8003330:	64d3      	str	r3, [r2, #76]	; 0x4c
		robot.dataVL53L0X.AmbientRateRtnMegaCps[1] = RangingMeasurementData[1].AmbientRateRtnMegaCps;
 8003332:	4b1f      	ldr	r3, [pc, #124]	; (80033b0 <HAL_GPIO_EXTI_Callback+0x124>)
 8003334:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003336:	4a1f      	ldr	r2, [pc, #124]	; (80033b4 <HAL_GPIO_EXTI_Callback+0x128>)
 8003338:	6593      	str	r3, [r2, #88]	; 0x58
		robot.dataVL53L0X.EffectiveSpadRtnCount[1] = RangingMeasurementData[1].EffectiveSpadRtnCount;
 800333a:	4b1d      	ldr	r3, [pc, #116]	; (80033b0 <HAL_GPIO_EXTI_Callback+0x124>)
 800333c:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
 800333e:	4b1d      	ldr	r3, [pc, #116]	; (80033b4 <HAL_GPIO_EXTI_Callback+0x128>)
 8003340:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
		robot.dataVL53L0X.RangeDMaxMilliMeter[1] = RangingMeasurementData[1].RangeDMaxMilliMeter;
 8003344:	4b1a      	ldr	r3, [pc, #104]	; (80033b0 <HAL_GPIO_EXTI_Callback+0x124>)
 8003346:	8cda      	ldrh	r2, [r3, #38]	; 0x26
 8003348:	4b1a      	ldr	r3, [pc, #104]	; (80033b4 <HAL_GPIO_EXTI_Callback+0x128>)
 800334a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
	}
	if(GPIO_Pin == GPIO_PIN_4) // DIST3_IRQ EXTI4_Pin
 800334e:	88fb      	ldrh	r3, [r7, #6]
 8003350:	2b10      	cmp	r3, #16
 8003352:	d126      	bne.n	80033a2 <HAL_GPIO_EXTI_Callback+0x116>
	{
		// third device
		VL53L0X_InterruptHandler(3);
 8003354:	2003      	movs	r0, #3
 8003356:	f7fe f96d 	bl	8001634 <VL53L0X_InterruptHandler>
		robot.dataVL53L0X.TimeStamp[2] = RangingMeasurementData[2].TimeStamp;
 800335a:	4b15      	ldr	r3, [pc, #84]	; (80033b0 <HAL_GPIO_EXTI_Callback+0x124>)
 800335c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800335e:	4a15      	ldr	r2, [pc, #84]	; (80033b4 <HAL_GPIO_EXTI_Callback+0x128>)
 8003360:	6393      	str	r3, [r2, #56]	; 0x38
		robot.dataVL53L0X.RangeStatus[2] = RangingMeasurementData[2].RangeStatus;
 8003362:	4b13      	ldr	r3, [pc, #76]	; (80033b0 <HAL_GPIO_EXTI_Callback+0x124>)
 8003364:	f893 2050 	ldrb.w	r2, [r3, #80]	; 0x50
 8003368:	4b12      	ldr	r3, [pc, #72]	; (80033b4 <HAL_GPIO_EXTI_Callback+0x128>)
 800336a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
		robot.dataVL53L0X.RangeMilliMeter[2] = RangingMeasurementData[2].RangeMilliMeter;
 800336e:	4b10      	ldr	r3, [pc, #64]	; (80033b0 <HAL_GPIO_EXTI_Callback+0x124>)
 8003370:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 8003374:	4b0f      	ldr	r3, [pc, #60]	; (80033b4 <HAL_GPIO_EXTI_Callback+0x128>)
 8003376:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
		robot.dataVL53L0X.SignalRateRtnMegaCps[2] = RangingMeasurementData[2].SignalRateRtnMegaCps;
 800337a:	4b0d      	ldr	r3, [pc, #52]	; (80033b0 <HAL_GPIO_EXTI_Callback+0x124>)
 800337c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800337e:	4a0d      	ldr	r2, [pc, #52]	; (80033b4 <HAL_GPIO_EXTI_Callback+0x128>)
 8003380:	6513      	str	r3, [r2, #80]	; 0x50
		robot.dataVL53L0X.AmbientRateRtnMegaCps[2] = RangingMeasurementData[2].AmbientRateRtnMegaCps;
 8003382:	4b0b      	ldr	r3, [pc, #44]	; (80033b0 <HAL_GPIO_EXTI_Callback+0x124>)
 8003384:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003386:	4a0b      	ldr	r2, [pc, #44]	; (80033b4 <HAL_GPIO_EXTI_Callback+0x128>)
 8003388:	65d3      	str	r3, [r2, #92]	; 0x5c
		robot.dataVL53L0X.EffectiveSpadRtnCount[2] = RangingMeasurementData[2].EffectiveSpadRtnCount;
 800338a:	4b09      	ldr	r3, [pc, #36]	; (80033b0 <HAL_GPIO_EXTI_Callback+0x124>)
 800338c:	f8b3 204c 	ldrh.w	r2, [r3, #76]	; 0x4c
 8003390:	4b08      	ldr	r3, [pc, #32]	; (80033b4 <HAL_GPIO_EXTI_Callback+0x128>)
 8003392:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
		robot.dataVL53L0X.RangeDMaxMilliMeter[2] = RangingMeasurementData[2].RangeDMaxMilliMeter;
 8003396:	4b06      	ldr	r3, [pc, #24]	; (80033b0 <HAL_GPIO_EXTI_Callback+0x124>)
 8003398:	f8b3 2042 	ldrh.w	r2, [r3, #66]	; 0x42
 800339c:	4b05      	ldr	r3, [pc, #20]	; (80033b4 <HAL_GPIO_EXTI_Callback+0x128>)
 800339e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
	}
	#endif
}
 80033a2:	bf00      	nop
 80033a4:	3708      	adds	r7, #8
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}
 80033aa:	bf00      	nop
 80033ac:	58020400 	.word	0x58020400
 80033b0:	24000bd4 	.word	0x24000bd4
 80033b4:	24000d98 	.word	0x24000d98

080033b8 <__io_putchar>:
int __io_putchar(int ch)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b084      	sub	sp, #16
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
uint8_t c[1];
c[0] = ch & 0x00FF; // &c[0]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	733b      	strb	r3, [r7, #12]
HAL_UART_Transmit(&huart3, &*c, 1, 10);
 80033c6:	f107 010c 	add.w	r1, r7, #12
 80033ca:	230a      	movs	r3, #10
 80033cc:	2201      	movs	r2, #1
 80033ce:	4804      	ldr	r0, [pc, #16]	; (80033e0 <__io_putchar+0x28>)
 80033d0:	f011 f932 	bl	8014638 <HAL_UART_Transmit>
return ch;
 80033d4:	687b      	ldr	r3, [r7, #4]
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	3710      	adds	r7, #16
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}
 80033de:	bf00      	nop
 80033e0:	240020ac 	.word	0x240020ac

080033e4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b08e      	sub	sp, #56	; 0x38
 80033e8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80033ee:	2200      	movs	r2, #0
 80033f0:	601a      	str	r2, [r3, #0]
 80033f2:	605a      	str	r2, [r3, #4]
 80033f4:	609a      	str	r2, [r3, #8]
 80033f6:	60da      	str	r2, [r3, #12]
 80033f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80033fa:	4bab      	ldr	r3, [pc, #684]	; (80036a8 <MX_GPIO_Init+0x2c4>)
 80033fc:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8003400:	4aa9      	ldr	r2, [pc, #676]	; (80036a8 <MX_GPIO_Init+0x2c4>)
 8003402:	f043 0310 	orr.w	r3, r3, #16
 8003406:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800340a:	4ba7      	ldr	r3, [pc, #668]	; (80036a8 <MX_GPIO_Init+0x2c4>)
 800340c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8003410:	f003 0310 	and.w	r3, r3, #16
 8003414:	623b      	str	r3, [r7, #32]
 8003416:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003418:	4ba3      	ldr	r3, [pc, #652]	; (80036a8 <MX_GPIO_Init+0x2c4>)
 800341a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800341e:	4aa2      	ldr	r2, [pc, #648]	; (80036a8 <MX_GPIO_Init+0x2c4>)
 8003420:	f043 0304 	orr.w	r3, r3, #4
 8003424:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8003428:	4b9f      	ldr	r3, [pc, #636]	; (80036a8 <MX_GPIO_Init+0x2c4>)
 800342a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800342e:	f003 0304 	and.w	r3, r3, #4
 8003432:	61fb      	str	r3, [r7, #28]
 8003434:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003436:	4b9c      	ldr	r3, [pc, #624]	; (80036a8 <MX_GPIO_Init+0x2c4>)
 8003438:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800343c:	4a9a      	ldr	r2, [pc, #616]	; (80036a8 <MX_GPIO_Init+0x2c4>)
 800343e:	f043 0320 	orr.w	r3, r3, #32
 8003442:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8003446:	4b98      	ldr	r3, [pc, #608]	; (80036a8 <MX_GPIO_Init+0x2c4>)
 8003448:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800344c:	f003 0320 	and.w	r3, r3, #32
 8003450:	61bb      	str	r3, [r7, #24]
 8003452:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003454:	4b94      	ldr	r3, [pc, #592]	; (80036a8 <MX_GPIO_Init+0x2c4>)
 8003456:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800345a:	4a93      	ldr	r2, [pc, #588]	; (80036a8 <MX_GPIO_Init+0x2c4>)
 800345c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003460:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8003464:	4b90      	ldr	r3, [pc, #576]	; (80036a8 <MX_GPIO_Init+0x2c4>)
 8003466:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800346a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800346e:	617b      	str	r3, [r7, #20]
 8003470:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003472:	4b8d      	ldr	r3, [pc, #564]	; (80036a8 <MX_GPIO_Init+0x2c4>)
 8003474:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8003478:	4a8b      	ldr	r2, [pc, #556]	; (80036a8 <MX_GPIO_Init+0x2c4>)
 800347a:	f043 0301 	orr.w	r3, r3, #1
 800347e:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8003482:	4b89      	ldr	r3, [pc, #548]	; (80036a8 <MX_GPIO_Init+0x2c4>)
 8003484:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8003488:	f003 0301 	and.w	r3, r3, #1
 800348c:	613b      	str	r3, [r7, #16]
 800348e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003490:	4b85      	ldr	r3, [pc, #532]	; (80036a8 <MX_GPIO_Init+0x2c4>)
 8003492:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8003496:	4a84      	ldr	r2, [pc, #528]	; (80036a8 <MX_GPIO_Init+0x2c4>)
 8003498:	f043 0302 	orr.w	r3, r3, #2
 800349c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80034a0:	4b81      	ldr	r3, [pc, #516]	; (80036a8 <MX_GPIO_Init+0x2c4>)
 80034a2:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80034a6:	f003 0302 	and.w	r3, r3, #2
 80034aa:	60fb      	str	r3, [r7, #12]
 80034ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80034ae:	4b7e      	ldr	r3, [pc, #504]	; (80036a8 <MX_GPIO_Init+0x2c4>)
 80034b0:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80034b4:	4a7c      	ldr	r2, [pc, #496]	; (80036a8 <MX_GPIO_Init+0x2c4>)
 80034b6:	f043 0308 	orr.w	r3, r3, #8
 80034ba:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80034be:	4b7a      	ldr	r3, [pc, #488]	; (80036a8 <MX_GPIO_Init+0x2c4>)
 80034c0:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80034c4:	f003 0308 	and.w	r3, r3, #8
 80034c8:	60bb      	str	r3, [r7, #8]
 80034ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80034cc:	4b76      	ldr	r3, [pc, #472]	; (80036a8 <MX_GPIO_Init+0x2c4>)
 80034ce:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80034d2:	4a75      	ldr	r2, [pc, #468]	; (80036a8 <MX_GPIO_Init+0x2c4>)
 80034d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034d8:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80034dc:	4b72      	ldr	r3, [pc, #456]	; (80036a8 <MX_GPIO_Init+0x2c4>)
 80034de:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80034e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034e6:	607b      	str	r3, [r7, #4]
 80034e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, W1_DIR_Pin|W2_DIR_Pin|W3_DIR_Pin|W4_DIR_Pin, GPIO_PIN_RESET);
 80034ea:	2200      	movs	r2, #0
 80034ec:	f640 410c 	movw	r1, #3084	; 0xc0c
 80034f0:	486e      	ldr	r0, [pc, #440]	; (80036ac <MX_GPIO_Init+0x2c8>)
 80034f2:	f009 fd69 	bl	800cfc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_GREEN_OB_Pin|LCD_RST_Pin|LD3_RED_OB_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 80034f6:	2200      	movs	r2, #0
 80034f8:	f244 0143 	movw	r1, #16451	; 0x4043
 80034fc:	486c      	ldr	r0, [pc, #432]	; (80036b0 <MX_GPIO_Init+0x2cc>)
 80034fe:	f009 fd63 	bl	800cfc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8003502:	2200      	movs	r2, #0
 8003504:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003508:	486a      	ldr	r0, [pc, #424]	; (80036b4 <MX_GPIO_Init+0x2d0>)
 800350a:	f009 fd5d 	bl	800cfc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DIST1_XSHUT_Pin|DIST2_XSHUT_Pin|DIST3_XSHUT_Pin|LD2_BLUE_SHLD_Pin
 800350e:	2200      	movs	r2, #0
 8003510:	f240 7183 	movw	r1, #1923	; 0x783
 8003514:	4868      	ldr	r0, [pc, #416]	; (80036b8 <MX_GPIO_Init+0x2d4>)
 8003516:	f009 fd57 	bl	800cfc8 <HAL_GPIO_WritePin>
                          |LCD_CTRL_RS_Pin|LD2_YELLOW_OB_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD1_GREEN_SHLD_Pin|IMU_RST_Pin|IMU_CS_Pin, GPIO_PIN_RESET);
 800351a:	2200      	movs	r2, #0
 800351c:	f44f 61a8 	mov.w	r1, #1344	; 0x540
 8003520:	4866      	ldr	r0, [pc, #408]	; (80036bc <MX_GPIO_Init+0x2d8>)
 8003522:	f009 fd51 	bl	800cfc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, IMU_P1_Pin|IMU_P0_WAKEN_Pin|IMU_BT_Pin, GPIO_PIN_RESET);
 8003526:	2200      	movs	r2, #0
 8003528:	2194      	movs	r1, #148	; 0x94
 800352a:	4865      	ldr	r0, [pc, #404]	; (80036c0 <MX_GPIO_Init+0x2dc>)
 800352c:	f009 fd4c 	bl	800cfc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DIST1_IRQ_Pin|DIST2_IRQ_Pin|DIST3_IRQ_Pin;
 8003530:	231c      	movs	r3, #28
 8003532:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003534:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003538:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800353a:	2300      	movs	r3, #0
 800353c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800353e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003542:	4619      	mov	r1, r3
 8003544:	485c      	ldr	r0, [pc, #368]	; (80036b8 <MX_GPIO_Init+0x2d4>)
 8003546:	f009 fa6d 	bl	800ca24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USR_BTN_IRQ_Pin;
 800354a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800354e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003550:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003554:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003556:	2300      	movs	r3, #0
 8003558:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USR_BTN_IRQ_GPIO_Port, &GPIO_InitStruct);
 800355a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800355e:	4619      	mov	r1, r3
 8003560:	4852      	ldr	r0, [pc, #328]	; (80036ac <MX_GPIO_Init+0x2c8>)
 8003562:	f009 fa5f 	bl	800ca24 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = W1_DIR_Pin|W2_DIR_Pin|W3_DIR_Pin|W4_DIR_Pin;
 8003566:	f640 430c 	movw	r3, #3084	; 0xc0c
 800356a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800356c:	2301      	movs	r3, #1
 800356e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003570:	2300      	movs	r3, #0
 8003572:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003574:	2300      	movs	r3, #0
 8003576:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003578:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800357c:	4619      	mov	r1, r3
 800357e:	484b      	ldr	r0, [pc, #300]	; (80036ac <MX_GPIO_Init+0x2c8>)
 8003580:	f009 fa50 	bl	800ca24 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_GREEN_OB_Pin|LCD_RST_Pin|LD3_RED_OB_Pin|SD_CS_Pin;
 8003584:	f244 0343 	movw	r3, #16451	; 0x4043
 8003588:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800358a:	2301      	movs	r3, #1
 800358c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800358e:	2300      	movs	r3, #0
 8003590:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003592:	2300      	movs	r3, #0
 8003594:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003596:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800359a:	4619      	mov	r1, r3
 800359c:	4844      	ldr	r0, [pc, #272]	; (80036b0 <MX_GPIO_Init+0x2cc>)
 800359e:	f009 fa41 	bl	800ca24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_CS_Pin;
 80035a2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80035a6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035a8:	2301      	movs	r3, #1
 80035aa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035ac:	2300      	movs	r3, #0
 80035ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035b0:	2300      	movs	r3, #0
 80035b2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_CS_GPIO_Port, &GPIO_InitStruct);
 80035b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80035b8:	4619      	mov	r1, r3
 80035ba:	483e      	ldr	r0, [pc, #248]	; (80036b4 <MX_GPIO_Init+0x2d0>)
 80035bc:	f009 fa32 	bl	800ca24 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin */
  GPIO_InitStruct.Pin = DIST1_XSHUT_Pin|DIST2_XSHUT_Pin|DIST3_XSHUT_Pin|LD2_BLUE_SHLD_Pin
 80035c0:	f240 7383 	movw	r3, #1923	; 0x783
 80035c4:	627b      	str	r3, [r7, #36]	; 0x24
                          |LCD_CTRL_RS_Pin|LD2_YELLOW_OB_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035c6:	2301      	movs	r3, #1
 80035c8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035ca:	2300      	movs	r3, #0
 80035cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035ce:	2300      	movs	r3, #0
 80035d0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80035d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80035d6:	4619      	mov	r1, r3
 80035d8:	4837      	ldr	r0, [pc, #220]	; (80036b8 <MX_GPIO_Init+0x2d4>)
 80035da:	f009 fa23 	bl	800ca24 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DIP_SW1_Pin|DIP_SW2_Pin|DIP_SW3_Pin|DIP_SW4_Pin;
 80035de:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80035e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80035e4:	2300      	movs	r3, #0
 80035e6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035e8:	2300      	movs	r3, #0
 80035ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80035ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80035f0:	4619      	mov	r1, r3
 80035f2:	4831      	ldr	r0, [pc, #196]	; (80036b8 <MX_GPIO_Init+0x2d4>)
 80035f4:	f009 fa16 	bl	800ca24 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = LD1_GREEN_SHLD_Pin|IMU_RST_Pin|IMU_CS_Pin;
 80035f8:	f44f 63a8 	mov.w	r3, #1344	; 0x540
 80035fc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035fe:	2301      	movs	r3, #1
 8003600:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003602:	2300      	movs	r3, #0
 8003604:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003606:	2300      	movs	r3, #0
 8003608:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800360a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800360e:	4619      	mov	r1, r3
 8003610:	482a      	ldr	r0, [pc, #168]	; (80036bc <MX_GPIO_Init+0x2d8>)
 8003612:	f009 fa07 	bl	800ca24 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = IMU_P1_Pin|IMU_P0_WAKEN_Pin|IMU_BT_Pin;
 8003616:	2394      	movs	r3, #148	; 0x94
 8003618:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800361a:	2301      	movs	r3, #1
 800361c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800361e:	2300      	movs	r3, #0
 8003620:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003622:	2300      	movs	r3, #0
 8003624:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003626:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800362a:	4619      	mov	r1, r3
 800362c:	4824      	ldr	r0, [pc, #144]	; (80036c0 <MX_GPIO_Init+0x2dc>)
 800362e:	f009 f9f9 	bl	800ca24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IMU_INT_IRQ_Pin;
 8003632:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003636:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003638:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800363c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800363e:	2301      	movs	r3, #1
 8003640:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IMU_INT_IRQ_GPIO_Port, &GPIO_InitStruct);
 8003642:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003646:	4619      	mov	r1, r3
 8003648:	481c      	ldr	r0, [pc, #112]	; (80036bc <MX_GPIO_Init+0x2d8>)
 800364a:	f009 f9eb 	bl	800ca24 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 800364e:	2200      	movs	r2, #0
 8003650:	2105      	movs	r1, #5
 8003652:	2008      	movs	r0, #8
 8003654:	f008 fb4e 	bl	800bcf4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8003658:	2008      	movs	r0, #8
 800365a:	f008 fb65 	bl	800bd28 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 800365e:	2200      	movs	r2, #0
 8003660:	2105      	movs	r1, #5
 8003662:	2009      	movs	r0, #9
 8003664:	f008 fb46 	bl	800bcf4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8003668:	2009      	movs	r0, #9
 800366a:	f008 fb5d 	bl	800bd28 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 800366e:	2200      	movs	r2, #0
 8003670:	2105      	movs	r1, #5
 8003672:	200a      	movs	r0, #10
 8003674:	f008 fb3e 	bl	800bcf4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8003678:	200a      	movs	r0, #10
 800367a:	f008 fb55 	bl	800bd28 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 800367e:	2200      	movs	r2, #0
 8003680:	2105      	movs	r1, #5
 8003682:	2017      	movs	r0, #23
 8003684:	f008 fb36 	bl	800bcf4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003688:	2017      	movs	r0, #23
 800368a:	f008 fb4d 	bl	800bd28 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800368e:	2200      	movs	r2, #0
 8003690:	2105      	movs	r1, #5
 8003692:	2028      	movs	r0, #40	; 0x28
 8003694:	f008 fb2e 	bl	800bcf4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003698:	2028      	movs	r0, #40	; 0x28
 800369a:	f008 fb45 	bl	800bd28 <HAL_NVIC_EnableIRQ>

}
 800369e:	bf00      	nop
 80036a0:	3738      	adds	r7, #56	; 0x38
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	bf00      	nop
 80036a8:	58024400 	.word	0x58024400
 80036ac:	58020800 	.word	0x58020800
 80036b0:	58020400 	.word	0x58020400
 80036b4:	58021400 	.word	0x58021400
 80036b8:	58021000 	.word	0x58021000
 80036bc:	58021800 	.word	0x58021800
 80036c0:	58020c00 	.word	0x58020c00

080036c4 <MX_I2C2_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c4;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80036c8:	4b1b      	ldr	r3, [pc, #108]	; (8003738 <MX_I2C2_Init+0x74>)
 80036ca:	4a1c      	ldr	r2, [pc, #112]	; (800373c <MX_I2C2_Init+0x78>)
 80036cc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00D04BFF;
 80036ce:	4b1a      	ldr	r3, [pc, #104]	; (8003738 <MX_I2C2_Init+0x74>)
 80036d0:	4a1b      	ldr	r2, [pc, #108]	; (8003740 <MX_I2C2_Init+0x7c>)
 80036d2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 128;
 80036d4:	4b18      	ldr	r3, [pc, #96]	; (8003738 <MX_I2C2_Init+0x74>)
 80036d6:	2280      	movs	r2, #128	; 0x80
 80036d8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80036da:	4b17      	ldr	r3, [pc, #92]	; (8003738 <MX_I2C2_Init+0x74>)
 80036dc:	2201      	movs	r2, #1
 80036de:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80036e0:	4b15      	ldr	r3, [pc, #84]	; (8003738 <MX_I2C2_Init+0x74>)
 80036e2:	2200      	movs	r2, #0
 80036e4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80036e6:	4b14      	ldr	r3, [pc, #80]	; (8003738 <MX_I2C2_Init+0x74>)
 80036e8:	2200      	movs	r2, #0
 80036ea:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80036ec:	4b12      	ldr	r3, [pc, #72]	; (8003738 <MX_I2C2_Init+0x74>)
 80036ee:	2200      	movs	r2, #0
 80036f0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80036f2:	4b11      	ldr	r3, [pc, #68]	; (8003738 <MX_I2C2_Init+0x74>)
 80036f4:	2200      	movs	r2, #0
 80036f6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80036f8:	4b0f      	ldr	r3, [pc, #60]	; (8003738 <MX_I2C2_Init+0x74>)
 80036fa:	2200      	movs	r2, #0
 80036fc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80036fe:	480e      	ldr	r0, [pc, #56]	; (8003738 <MX_I2C2_Init+0x74>)
 8003700:	f009 fcb0 	bl	800d064 <HAL_I2C_Init>
 8003704:	4603      	mov	r3, r0
 8003706:	2b00      	cmp	r3, #0
 8003708:	d001      	beq.n	800370e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800370a:	f000 fc7b 	bl	8004004 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800370e:	2100      	movs	r1, #0
 8003710:	4809      	ldr	r0, [pc, #36]	; (8003738 <MX_I2C2_Init+0x74>)
 8003712:	f00a f9b3 	bl	800da7c <HAL_I2CEx_ConfigAnalogFilter>
 8003716:	4603      	mov	r3, r0
 8003718:	2b00      	cmp	r3, #0
 800371a:	d001      	beq.n	8003720 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800371c:	f000 fc72 	bl	8004004 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8003720:	2100      	movs	r1, #0
 8003722:	4805      	ldr	r0, [pc, #20]	; (8003738 <MX_I2C2_Init+0x74>)
 8003724:	f00a f9f5 	bl	800db12 <HAL_I2CEx_ConfigDigitalFilter>
 8003728:	4603      	mov	r3, r0
 800372a:	2b00      	cmp	r3, #0
 800372c:	d001      	beq.n	8003732 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800372e:	f000 fc69 	bl	8004004 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8003732:	bf00      	nop
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	24000cec 	.word	0x24000cec
 800373c:	40005800 	.word	0x40005800
 8003740:	00d04bff 	.word	0x00d04bff

08003744 <MX_I2C4_Init>:
/* I2C4 init function */
void MX_I2C4_Init(void)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8003748:	4b1b      	ldr	r3, [pc, #108]	; (80037b8 <MX_I2C4_Init+0x74>)
 800374a:	4a1c      	ldr	r2, [pc, #112]	; (80037bc <MX_I2C4_Init+0x78>)
 800374c:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00D04BFF;
 800374e:	4b1a      	ldr	r3, [pc, #104]	; (80037b8 <MX_I2C4_Init+0x74>)
 8003750:	4a1b      	ldr	r2, [pc, #108]	; (80037c0 <MX_I2C4_Init+0x7c>)
 8003752:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 82;
 8003754:	4b18      	ldr	r3, [pc, #96]	; (80037b8 <MX_I2C4_Init+0x74>)
 8003756:	2252      	movs	r2, #82	; 0x52
 8003758:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800375a:	4b17      	ldr	r3, [pc, #92]	; (80037b8 <MX_I2C4_Init+0x74>)
 800375c:	2201      	movs	r2, #1
 800375e:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003760:	4b15      	ldr	r3, [pc, #84]	; (80037b8 <MX_I2C4_Init+0x74>)
 8003762:	2200      	movs	r2, #0
 8003764:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8003766:	4b14      	ldr	r3, [pc, #80]	; (80037b8 <MX_I2C4_Init+0x74>)
 8003768:	2200      	movs	r2, #0
 800376a:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800376c:	4b12      	ldr	r3, [pc, #72]	; (80037b8 <MX_I2C4_Init+0x74>)
 800376e:	2200      	movs	r2, #0
 8003770:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003772:	4b11      	ldr	r3, [pc, #68]	; (80037b8 <MX_I2C4_Init+0x74>)
 8003774:	2200      	movs	r2, #0
 8003776:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003778:	4b0f      	ldr	r3, [pc, #60]	; (80037b8 <MX_I2C4_Init+0x74>)
 800377a:	2200      	movs	r2, #0
 800377c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 800377e:	480e      	ldr	r0, [pc, #56]	; (80037b8 <MX_I2C4_Init+0x74>)
 8003780:	f009 fc70 	bl	800d064 <HAL_I2C_Init>
 8003784:	4603      	mov	r3, r0
 8003786:	2b00      	cmp	r3, #0
 8003788:	d001      	beq.n	800378e <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 800378a:	f000 fc3b 	bl	8004004 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800378e:	2100      	movs	r1, #0
 8003790:	4809      	ldr	r0, [pc, #36]	; (80037b8 <MX_I2C4_Init+0x74>)
 8003792:	f00a f973 	bl	800da7c <HAL_I2CEx_ConfigAnalogFilter>
 8003796:	4603      	mov	r3, r0
 8003798:	2b00      	cmp	r3, #0
 800379a:	d001      	beq.n	80037a0 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 800379c:	f000 fc32 	bl	8004004 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 80037a0:	2100      	movs	r1, #0
 80037a2:	4805      	ldr	r0, [pc, #20]	; (80037b8 <MX_I2C4_Init+0x74>)
 80037a4:	f00a f9b5 	bl	800db12 <HAL_I2CEx_ConfigDigitalFilter>
 80037a8:	4603      	mov	r3, r0
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d001      	beq.n	80037b2 <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 80037ae:	f000 fc29 	bl	8004004 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 80037b2:	bf00      	nop
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	bf00      	nop
 80037b8:	24000d40 	.word	0x24000d40
 80037bc:	58001c00 	.word	0x58001c00
 80037c0:	00d04bff 	.word	0x00d04bff

080037c4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b0bc      	sub	sp, #240	; 0xf0
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037cc:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80037d0:	2200      	movs	r2, #0
 80037d2:	601a      	str	r2, [r3, #0]
 80037d4:	605a      	str	r2, [r3, #4]
 80037d6:	609a      	str	r2, [r3, #8]
 80037d8:	60da      	str	r2, [r3, #12]
 80037da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80037dc:	f107 0318 	add.w	r3, r7, #24
 80037e0:	22c0      	movs	r2, #192	; 0xc0
 80037e2:	2100      	movs	r1, #0
 80037e4:	4618      	mov	r0, r3
 80037e6:	f025 fc85 	bl	80290f4 <memset>
  if(i2cHandle->Instance==I2C2)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a4d      	ldr	r2, [pc, #308]	; (8003924 <HAL_I2C_MspInit+0x160>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d147      	bne.n	8003884 <HAL_I2C_MspInit+0xc0>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80037f4:	f04f 0208 	mov.w	r2, #8
 80037f8:	f04f 0300 	mov.w	r3, #0
 80037fc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8003800:	2300      	movs	r3, #0
 8003802:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003806:	f107 0318 	add.w	r3, r7, #24
 800380a:	4618      	mov	r0, r3
 800380c:	f00b fa28 	bl	800ec60 <HAL_RCCEx_PeriphCLKConfig>
 8003810:	4603      	mov	r3, r0
 8003812:	2b00      	cmp	r3, #0
 8003814:	d001      	beq.n	800381a <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8003816:	f000 fbf5 	bl	8004004 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800381a:	4b43      	ldr	r3, [pc, #268]	; (8003928 <HAL_I2C_MspInit+0x164>)
 800381c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8003820:	4a41      	ldr	r2, [pc, #260]	; (8003928 <HAL_I2C_MspInit+0x164>)
 8003822:	f043 0302 	orr.w	r3, r3, #2
 8003826:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800382a:	4b3f      	ldr	r3, [pc, #252]	; (8003928 <HAL_I2C_MspInit+0x164>)
 800382c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8003830:	f003 0302 	and.w	r3, r3, #2
 8003834:	617b      	str	r3, [r7, #20]
 8003836:	697b      	ldr	r3, [r7, #20]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = CUR_I2C2_SCL_Pin|CUR_I2C2_SDA_Pin;
 8003838:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800383c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003840:	2312      	movs	r3, #18
 8003842:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003846:	2300      	movs	r3, #0
 8003848:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800384c:	2300      	movs	r3, #0
 800384e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003852:	2304      	movs	r3, #4
 8003854:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003858:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800385c:	4619      	mov	r1, r3
 800385e:	4833      	ldr	r0, [pc, #204]	; (800392c <HAL_I2C_MspInit+0x168>)
 8003860:	f009 f8e0 	bl	800ca24 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003864:	4b30      	ldr	r3, [pc, #192]	; (8003928 <HAL_I2C_MspInit+0x164>)
 8003866:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800386a:	4a2f      	ldr	r2, [pc, #188]	; (8003928 <HAL_I2C_MspInit+0x164>)
 800386c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003870:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8003874:	4b2c      	ldr	r3, [pc, #176]	; (8003928 <HAL_I2C_MspInit+0x164>)
 8003876:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800387a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800387e:	613b      	str	r3, [r7, #16]
 8003880:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C4_CLK_ENABLE();
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 8003882:	e04b      	b.n	800391c <HAL_I2C_MspInit+0x158>
  else if(i2cHandle->Instance==I2C4)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a29      	ldr	r2, [pc, #164]	; (8003930 <HAL_I2C_MspInit+0x16c>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d146      	bne.n	800391c <HAL_I2C_MspInit+0x158>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 800388e:	f04f 0210 	mov.w	r2, #16
 8003892:	f04f 0300 	mov.w	r3, #0
 8003896:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 800389a:	2300      	movs	r3, #0
 800389c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80038a0:	f107 0318 	add.w	r3, r7, #24
 80038a4:	4618      	mov	r0, r3
 80038a6:	f00b f9db 	bl	800ec60 <HAL_RCCEx_PeriphCLKConfig>
 80038aa:	4603      	mov	r3, r0
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d001      	beq.n	80038b4 <HAL_I2C_MspInit+0xf0>
      Error_Handler();
 80038b0:	f000 fba8 	bl	8004004 <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80038b4:	4b1c      	ldr	r3, [pc, #112]	; (8003928 <HAL_I2C_MspInit+0x164>)
 80038b6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80038ba:	4a1b      	ldr	r2, [pc, #108]	; (8003928 <HAL_I2C_MspInit+0x164>)
 80038bc:	f043 0320 	orr.w	r3, r3, #32
 80038c0:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80038c4:	4b18      	ldr	r3, [pc, #96]	; (8003928 <HAL_I2C_MspInit+0x164>)
 80038c6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80038ca:	f003 0320 	and.w	r3, r3, #32
 80038ce:	60fb      	str	r3, [r7, #12]
 80038d0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = DIST_I2C4_SCL_Pin|DIST_I2C4_SDA_Pin;
 80038d2:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80038d6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80038da:	2312      	movs	r3, #18
 80038dc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038e0:	2300      	movs	r3, #0
 80038e2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038e6:	2300      	movs	r3, #0
 80038e8:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 80038ec:	2304      	movs	r3, #4
 80038ee:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80038f2:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80038f6:	4619      	mov	r1, r3
 80038f8:	480e      	ldr	r0, [pc, #56]	; (8003934 <HAL_I2C_MspInit+0x170>)
 80038fa:	f009 f893 	bl	800ca24 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 80038fe:	4b0a      	ldr	r3, [pc, #40]	; (8003928 <HAL_I2C_MspInit+0x164>)
 8003900:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8003904:	4a08      	ldr	r2, [pc, #32]	; (8003928 <HAL_I2C_MspInit+0x164>)
 8003906:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800390a:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 800390e:	4b06      	ldr	r3, [pc, #24]	; (8003928 <HAL_I2C_MspInit+0x164>)
 8003910:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8003914:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003918:	60bb      	str	r3, [r7, #8]
 800391a:	68bb      	ldr	r3, [r7, #8]
}
 800391c:	bf00      	nop
 800391e:	37f0      	adds	r7, #240	; 0xf0
 8003920:	46bd      	mov	sp, r7
 8003922:	bd80      	pop	{r7, pc}
 8003924:	40005800 	.word	0x40005800
 8003928:	58024400 	.word	0x58024400
 800392c:	58020400 	.word	0x58020400
 8003930:	58001c00 	.word	0x58001c00
 8003934:	58021400 	.word	0x58021400

08003938 <INA219_Init>:
/* Buffer used for transmission and reception */
// uint8_t aTxData[3];
// uint8_t aRxData[2];

void INA219_Init(void)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b084      	sub	sp, #16
 800393c:	af02      	add	r7, sp, #8
	uint8_t aTxData[3];
	HAL_StatusTypeDef status;

    // INA219: configure
    // note that the below three bytes must be sent in one function - HAL_I2C_Master_Transmit()
    aTxData[0] = I2C_CONFIG_REG;
 800393e:	2300      	movs	r3, #0
 8003940:	713b      	strb	r3, [r7, #4]
    aTxData[1] = CONFIG_DATA_HIGH;
 8003942:	2339      	movs	r3, #57	; 0x39
 8003944:	717b      	strb	r3, [r7, #5]
    aTxData[2] = CONFIG_DATA_LOW;
 8003946:	239f      	movs	r3, #159	; 0x9f
 8003948:	71bb      	strb	r3, [r7, #6]

    status = HAL_I2C_Master_Transmit(phi2c, (uint16_t)I2C_ADDRESS, (uint8_t*)aTxData, 3, 100);
 800394a:	4b16      	ldr	r3, [pc, #88]	; (80039a4 <INA219_Init+0x6c>)
 800394c:	6818      	ldr	r0, [r3, #0]
 800394e:	1d3a      	adds	r2, r7, #4
 8003950:	2364      	movs	r3, #100	; 0x64
 8003952:	9300      	str	r3, [sp, #0]
 8003954:	2303      	movs	r3, #3
 8003956:	2180      	movs	r1, #128	; 0x80
 8003958:	f009 fc14 	bl	800d184 <HAL_I2C_Master_Transmit>
 800395c:	4603      	mov	r3, r0
 800395e:	71fb      	strb	r3, [r7, #7]
    if(status != HAL_OK)
 8003960:	79fb      	ldrb	r3, [r7, #7]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d002      	beq.n	800396c <INA219_Init+0x34>
    {
 	    // Error_Handler();
    	printf("INA219 init TX1 error\r\n");
 8003966:	4810      	ldr	r0, [pc, #64]	; (80039a8 <INA219_Init+0x70>)
 8003968:	f025 fa3c 	bl	8028de4 <puts>
    }

    // INA219: program calibration register
    aTxData[0] = I2C_CAL_REG;
 800396c:	2305      	movs	r3, #5
 800396e:	713b      	strb	r3, [r7, #4]
    aTxData[1] = CAL_DATA_HIGH;
 8003970:	2310      	movs	r3, #16
 8003972:	717b      	strb	r3, [r7, #5]
    aTxData[2] = CAL_DATA_LOW;
 8003974:	2300      	movs	r3, #0
 8003976:	71bb      	strb	r3, [r7, #6]

    status = HAL_I2C_Master_Transmit(phi2c, (uint16_t)I2C_ADDRESS, (uint8_t*)aTxData, 3, 100);
 8003978:	4b0a      	ldr	r3, [pc, #40]	; (80039a4 <INA219_Init+0x6c>)
 800397a:	6818      	ldr	r0, [r3, #0]
 800397c:	1d3a      	adds	r2, r7, #4
 800397e:	2364      	movs	r3, #100	; 0x64
 8003980:	9300      	str	r3, [sp, #0]
 8003982:	2303      	movs	r3, #3
 8003984:	2180      	movs	r1, #128	; 0x80
 8003986:	f009 fbfd 	bl	800d184 <HAL_I2C_Master_Transmit>
 800398a:	4603      	mov	r3, r0
 800398c:	71fb      	strb	r3, [r7, #7]
    if(status != HAL_OK)
 800398e:	79fb      	ldrb	r3, [r7, #7]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d002      	beq.n	800399a <INA219_Init+0x62>
    {
   	    // Error_Handler();
        printf("INA219 init TX2 error\r\n");
 8003994:	4805      	ldr	r0, [pc, #20]	; (80039ac <INA219_Init+0x74>)
 8003996:	f025 fa25 	bl	8028de4 <puts>
    }
}
 800399a:	bf00      	nop
 800399c:	3708      	adds	r7, #8
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	240004e4 	.word	0x240004e4
 80039a8:	0802bd3c 	.word	0x0802bd3c
 80039ac:	0802bd54 	.word	0x0802bd54

080039b0 <INA219_shunt_voltage>:

// unit is uV
int32_t INA219_shunt_voltage(void)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b086      	sub	sp, #24
 80039b4:	af02      	add	r7, sp, #8
	uint8_t aTxData[1];
	uint8_t aRxData[2];
	HAL_StatusTypeDef status;

    // shunt voltage = Shunt voltage register * 10 uV
	aTxData[0] = I2C_SHUNT_VOLT_REG;
 80039b6:	2301      	movs	r3, #1
 80039b8:	713b      	strb	r3, [r7, #4]

	// set INA219 I2C internal register pointer
	status = HAL_I2C_Master_Transmit(phi2c, (uint16_t)I2C_ADDRESS, (uint8_t*)aTxData, 1, 100);
 80039ba:	4b1a      	ldr	r3, [pc, #104]	; (8003a24 <INA219_shunt_voltage+0x74>)
 80039bc:	6818      	ldr	r0, [r3, #0]
 80039be:	1d3a      	adds	r2, r7, #4
 80039c0:	2364      	movs	r3, #100	; 0x64
 80039c2:	9300      	str	r3, [sp, #0]
 80039c4:	2301      	movs	r3, #1
 80039c6:	2180      	movs	r1, #128	; 0x80
 80039c8:	f009 fbdc 	bl	800d184 <HAL_I2C_Master_Transmit>
 80039cc:	4603      	mov	r3, r0
 80039ce:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK)
 80039d0:	7bfb      	ldrb	r3, [r7, #15]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d002      	beq.n	80039dc <INA219_shunt_voltage+0x2c>
	{
		printf("INA219 get shunt voltage TX error\r\n");
 80039d6:	4814      	ldr	r0, [pc, #80]	; (8003a28 <INA219_shunt_voltage+0x78>)
 80039d8:	f025 fa04 	bl	8028de4 <puts>
	}
	status = HAL_I2C_Master_Receive (phi2c, (uint16_t)I2C_ADDRESS, (uint8_t*)aRxData, 2, 100);
 80039dc:	4b11      	ldr	r3, [pc, #68]	; (8003a24 <INA219_shunt_voltage+0x74>)
 80039de:	6818      	ldr	r0, [r3, #0]
 80039e0:	463a      	mov	r2, r7
 80039e2:	2364      	movs	r3, #100	; 0x64
 80039e4:	9300      	str	r3, [sp, #0]
 80039e6:	2302      	movs	r3, #2
 80039e8:	2180      	movs	r1, #128	; 0x80
 80039ea:	f009 fcbf 	bl	800d36c <HAL_I2C_Master_Receive>
 80039ee:	4603      	mov	r3, r0
 80039f0:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK)
 80039f2:	7bfb      	ldrb	r3, [r7, #15]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d002      	beq.n	80039fe <INA219_shunt_voltage+0x4e>
	{
		printf("INA219 get shunt voltage RX error\r\n");
 80039f8:	480c      	ldr	r0, [pc, #48]	; (8003a2c <INA219_shunt_voltage+0x7c>)
 80039fa:	f025 f9f3 	bl	8028de4 <puts>
	}

	tmpUint16 = (aRxData[0] << 8) | aRxData[1];
 80039fe:	783b      	ldrb	r3, [r7, #0]
 8003a00:	021b      	lsls	r3, r3, #8
 8003a02:	b21a      	sxth	r2, r3
 8003a04:	787b      	ldrb	r3, [r7, #1]
 8003a06:	b21b      	sxth	r3, r3
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	b21b      	sxth	r3, r3
 8003a0c:	81bb      	strh	r3, [r7, #12]
	tmpInt32 = (int32_t)tmpUint16 * 10;
 8003a0e:	89ba      	ldrh	r2, [r7, #12]
 8003a10:	4613      	mov	r3, r2
 8003a12:	009b      	lsls	r3, r3, #2
 8003a14:	4413      	add	r3, r2
 8003a16:	005b      	lsls	r3, r3, #1
 8003a18:	60bb      	str	r3, [r7, #8]
	// printf("\r\nShunt voltage = %d (%d uV) \r\n", tmpUint16, tmpInt*10);

	return tmpInt32;
 8003a1a:	68bb      	ldr	r3, [r7, #8]
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	3710      	adds	r7, #16
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}
 8003a24:	240004e4 	.word	0x240004e4
 8003a28:	0802bd6c 	.word	0x0802bd6c
 8003a2c:	0802bd90 	.word	0x0802bd90

08003a30 <INA219_bus_voltage>:

// unit is mV
int32_t INA219_bus_voltage(void)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b086      	sub	sp, #24
 8003a34:	af02      	add	r7, sp, #8
	uint8_t aTxData[1];
	uint8_t aRxData[2];
	HAL_StatusTypeDef status;

   	//  Bus voltage   = Bus voltage register * 4 mV
	aTxData[0] = I2C_BUS_VOLT_REG;
 8003a36:	2302      	movs	r3, #2
 8003a38:	713b      	strb	r3, [r7, #4]

	// set INA219 I2C internal register pointer
	status = HAL_I2C_Master_Transmit(phi2c, (uint16_t)I2C_ADDRESS, (uint8_t*)aTxData, 1, 100);
 8003a3a:	4b19      	ldr	r3, [pc, #100]	; (8003aa0 <INA219_bus_voltage+0x70>)
 8003a3c:	6818      	ldr	r0, [r3, #0]
 8003a3e:	1d3a      	adds	r2, r7, #4
 8003a40:	2364      	movs	r3, #100	; 0x64
 8003a42:	9300      	str	r3, [sp, #0]
 8003a44:	2301      	movs	r3, #1
 8003a46:	2180      	movs	r1, #128	; 0x80
 8003a48:	f009 fb9c 	bl	800d184 <HAL_I2C_Master_Transmit>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK)
 8003a50:	7bfb      	ldrb	r3, [r7, #15]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d002      	beq.n	8003a5c <INA219_bus_voltage+0x2c>
	{
		printf("INA219 get bus voltage TX error\r\n");
 8003a56:	4813      	ldr	r0, [pc, #76]	; (8003aa4 <INA219_bus_voltage+0x74>)
 8003a58:	f025 f9c4 	bl	8028de4 <puts>
	}
	status = HAL_I2C_Master_Receive (phi2c, (uint16_t)I2C_ADDRESS, (uint8_t*)aRxData, 2, 100);
 8003a5c:	4b10      	ldr	r3, [pc, #64]	; (8003aa0 <INA219_bus_voltage+0x70>)
 8003a5e:	6818      	ldr	r0, [r3, #0]
 8003a60:	463a      	mov	r2, r7
 8003a62:	2364      	movs	r3, #100	; 0x64
 8003a64:	9300      	str	r3, [sp, #0]
 8003a66:	2302      	movs	r3, #2
 8003a68:	2180      	movs	r1, #128	; 0x80
 8003a6a:	f009 fc7f 	bl	800d36c <HAL_I2C_Master_Receive>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK)
 8003a72:	7bfb      	ldrb	r3, [r7, #15]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d002      	beq.n	8003a7e <INA219_bus_voltage+0x4e>
	{
		printf("INA219 get bus voltage RX error\r\n");
 8003a78:	480b      	ldr	r0, [pc, #44]	; (8003aa8 <INA219_bus_voltage+0x78>)
 8003a7a:	f025 f9b3 	bl	8028de4 <puts>
	}

	tmpUint16 = (( (aRxData[0] << 8) | aRxData[1] ) >> 3) & 0x1FFF;
 8003a7e:	783b      	ldrb	r3, [r7, #0]
 8003a80:	021b      	lsls	r3, r3, #8
 8003a82:	787a      	ldrb	r2, [r7, #1]
 8003a84:	4313      	orrs	r3, r2
 8003a86:	10db      	asrs	r3, r3, #3
 8003a88:	b29b      	uxth	r3, r3
 8003a8a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003a8e:	81bb      	strh	r3, [r7, #12]
	tmpInt32 = (int32_t)tmpUint16 * 4;
 8003a90:	89bb      	ldrh	r3, [r7, #12]
 8003a92:	009b      	lsls	r3, r3, #2
 8003a94:	60bb      	str	r3, [r7, #8]
	// Above and below give slightly different results 10 mW diff.,52 mA below and 47 mA above
	// tmpUint16 = (( (aRxData[0] << 8) | aRxData[1] ) >> 1) & 0xEFFC;
	// tmpInt32 = (int32_t)tmpUint16;
	// printf("Bus voltage = %d (%d mV) \r\n", tmpUint16, tmpUint16*4);

	return tmpInt32;
 8003a96:	68bb      	ldr	r3, [r7, #8]
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	3710      	adds	r7, #16
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}
 8003aa0:	240004e4 	.word	0x240004e4
 8003aa4:	0802bdb4 	.word	0x0802bdb4
 8003aa8:	0802bdd8 	.word	0x0802bdd8

08003aac <INA219_current>:

// unit is 0.1 mA
int32_t INA219_current(void)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b086      	sub	sp, #24
 8003ab0:	af02      	add	r7, sp, #8
	uint8_t   aTxData[1];
	uint8_t   aRxData[2];
	HAL_StatusTypeDef status;

	//  Current = Current register * 0.1 mA
	aTxData[0] = I2C_CURRENT_REG;
 8003ab2:	2304      	movs	r3, #4
 8003ab4:	713b      	strb	r3, [r7, #4]

	// set INA219 I2C internal register pointer
	status = HAL_I2C_Master_Transmit(phi2c, (uint16_t)I2C_ADDRESS, (uint8_t*)aTxData, 1, 100);
 8003ab6:	4b18      	ldr	r3, [pc, #96]	; (8003b18 <INA219_current+0x6c>)
 8003ab8:	6818      	ldr	r0, [r3, #0]
 8003aba:	1d3a      	adds	r2, r7, #4
 8003abc:	2364      	movs	r3, #100	; 0x64
 8003abe:	9300      	str	r3, [sp, #0]
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	2180      	movs	r1, #128	; 0x80
 8003ac4:	f009 fb5e 	bl	800d184 <HAL_I2C_Master_Transmit>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK)
 8003acc:	7bfb      	ldrb	r3, [r7, #15]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d002      	beq.n	8003ad8 <INA219_current+0x2c>
	{
		printf("INA219 get current TX error\r\n");
 8003ad2:	4812      	ldr	r0, [pc, #72]	; (8003b1c <INA219_current+0x70>)
 8003ad4:	f025 f986 	bl	8028de4 <puts>
	}
	status = HAL_I2C_Master_Receive (phi2c, (uint16_t)I2C_ADDRESS, (uint8_t*)aRxData, 2, 100);
 8003ad8:	4b0f      	ldr	r3, [pc, #60]	; (8003b18 <INA219_current+0x6c>)
 8003ada:	6818      	ldr	r0, [r3, #0]
 8003adc:	463a      	mov	r2, r7
 8003ade:	2364      	movs	r3, #100	; 0x64
 8003ae0:	9300      	str	r3, [sp, #0]
 8003ae2:	2302      	movs	r3, #2
 8003ae4:	2180      	movs	r1, #128	; 0x80
 8003ae6:	f009 fc41 	bl	800d36c <HAL_I2C_Master_Receive>
 8003aea:	4603      	mov	r3, r0
 8003aec:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK)
 8003aee:	7bfb      	ldrb	r3, [r7, #15]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d002      	beq.n	8003afa <INA219_current+0x4e>
	{
		printf("INA219 get current RX error\r\n");
 8003af4:	480a      	ldr	r0, [pc, #40]	; (8003b20 <INA219_current+0x74>)
 8003af6:	f025 f975 	bl	8028de4 <puts>
	}
	tmpUint16 = (aRxData[0] << 8) | aRxData[1];
 8003afa:	783b      	ldrb	r3, [r7, #0]
 8003afc:	021b      	lsls	r3, r3, #8
 8003afe:	b21a      	sxth	r2, r3
 8003b00:	787b      	ldrb	r3, [r7, #1]
 8003b02:	b21b      	sxth	r3, r3
 8003b04:	4313      	orrs	r3, r2
 8003b06:	b21b      	sxth	r3, r3
 8003b08:	81bb      	strh	r3, [r7, #12]
	tmpInt32 = (int32_t)tmpUint16;
 8003b0a:	89bb      	ldrh	r3, [r7, #12]
 8003b0c:	60bb      	str	r3, [r7, #8]
	// printf("Current = %d ( * 0.1 mA) \r\n", tmpInt);

	return tmpInt32;
 8003b0e:	68bb      	ldr	r3, [r7, #8]
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	3710      	adds	r7, #16
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}
 8003b18:	240004e4 	.word	0x240004e4
 8003b1c:	0802bdfc 	.word	0x0802bdfc
 8003b20:	0802be1c 	.word	0x0802be1c

08003b24 <INA219_power>:

// unit is mW
int32_t INA219_power(void)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b086      	sub	sp, #24
 8003b28:	af02      	add	r7, sp, #8
	uint8_t aTxData[1];
	uint8_t aRxData[2];
	HAL_StatusTypeDef status;

	//  Power = Power register * 2 mW
	aTxData[0] = I2C_POWER_REG;
 8003b2a:	2303      	movs	r3, #3
 8003b2c:	713b      	strb	r3, [r7, #4]

	// set INA219 I2C internal register pointer
	status = HAL_I2C_Master_Transmit(phi2c, (uint16_t)I2C_ADDRESS, (uint8_t*)aTxData, 1, 100);
 8003b2e:	4b19      	ldr	r3, [pc, #100]	; (8003b94 <INA219_power+0x70>)
 8003b30:	6818      	ldr	r0, [r3, #0]
 8003b32:	1d3a      	adds	r2, r7, #4
 8003b34:	2364      	movs	r3, #100	; 0x64
 8003b36:	9300      	str	r3, [sp, #0]
 8003b38:	2301      	movs	r3, #1
 8003b3a:	2180      	movs	r1, #128	; 0x80
 8003b3c:	f009 fb22 	bl	800d184 <HAL_I2C_Master_Transmit>
 8003b40:	4603      	mov	r3, r0
 8003b42:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK)
 8003b44:	7bfb      	ldrb	r3, [r7, #15]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d002      	beq.n	8003b50 <INA219_power+0x2c>
	{
		printf("INA219 get power TX error\r\n");
 8003b4a:	4813      	ldr	r0, [pc, #76]	; (8003b98 <INA219_power+0x74>)
 8003b4c:	f025 f94a 	bl	8028de4 <puts>
	}
	status = HAL_I2C_Master_Receive (phi2c, (uint16_t)I2C_ADDRESS, (uint8_t*)aRxData, 2, 100);
 8003b50:	4b10      	ldr	r3, [pc, #64]	; (8003b94 <INA219_power+0x70>)
 8003b52:	6818      	ldr	r0, [r3, #0]
 8003b54:	463a      	mov	r2, r7
 8003b56:	2364      	movs	r3, #100	; 0x64
 8003b58:	9300      	str	r3, [sp, #0]
 8003b5a:	2302      	movs	r3, #2
 8003b5c:	2180      	movs	r1, #128	; 0x80
 8003b5e:	f009 fc05 	bl	800d36c <HAL_I2C_Master_Receive>
 8003b62:	4603      	mov	r3, r0
 8003b64:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK)
 8003b66:	7bfb      	ldrb	r3, [r7, #15]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d002      	beq.n	8003b72 <INA219_power+0x4e>
	{
		printf("INA219 get power RX error\r\n");
 8003b6c:	480b      	ldr	r0, [pc, #44]	; (8003b9c <INA219_power+0x78>)
 8003b6e:	f025 f939 	bl	8028de4 <puts>
	}

	tmpUint16 = (aRxData[0] << 8) | aRxData[1];
 8003b72:	783b      	ldrb	r3, [r7, #0]
 8003b74:	021b      	lsls	r3, r3, #8
 8003b76:	b21a      	sxth	r2, r3
 8003b78:	787b      	ldrb	r3, [r7, #1]
 8003b7a:	b21b      	sxth	r3, r3
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	b21b      	sxth	r3, r3
 8003b80:	81bb      	strh	r3, [r7, #12]
	tmpInt32 = (int32_t)tmpUint16 * 2;
 8003b82:	89bb      	ldrh	r3, [r7, #12]
 8003b84:	005b      	lsls	r3, r3, #1
 8003b86:	60bb      	str	r3, [r7, #8]
	// printf("Power = %d ( %d mW) \r\n", tmpUint16, tmpUint16*2);

	return tmpInt32;
 8003b88:	68bb      	ldr	r3, [r7, #8]
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3710      	adds	r7, #16
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}
 8003b92:	bf00      	nop
 8003b94:	240004e4 	.word	0x240004e4
 8003b98:	0802be3c 	.word	0x0802be3c
 8003b9c:	0802be58 	.word	0x0802be58

08003ba0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b082      	sub	sp, #8
 8003ba4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003ba6:	f006 fc2d 	bl	800a404 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003baa:	f000 f9a5 	bl	8003ef8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003bae:	f7ff fc19 	bl	80033e4 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8003bb2:	f002 fcbd 	bl	8006530 <MX_USART3_UART_Init>
  MX_SPI1_Init();
 8003bb6:	f000 fb97 	bl	80042e8 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8003bba:	f002 fc6d 	bl	8006498 <MX_USART2_UART_Init>
  MX_I2C2_Init();
 8003bbe:	f7ff fd81 	bl	80036c4 <MX_I2C2_Init>
  MX_I2C4_Init();
 8003bc2:	f7ff fdbf 	bl	8003744 <MX_I2C4_Init>
  MX_SPI2_Init();
 8003bc6:	f000 fbe5 	bl	8004394 <MX_SPI2_Init>
  MX_FATFS_Init();
 8003bca:	f018 fdfd 	bl	801c7c8 <MX_FATFS_Init>
  MX_ADC2_Init();
 8003bce:	f7fd ffa3 	bl	8001b18 <MX_ADC2_Init>
  MX_CRC_Init();
 8003bd2:	f7fe fb11 	bl	80021f8 <MX_CRC_Init>
  MX_SPI6_Init();
 8003bd6:	f000 fc35 	bl	8004444 <MX_SPI6_Init>
  MX_TIM1_Init();
 8003bda:	f001 fb8b 	bl	80052f4 <MX_TIM1_Init>
  MX_TIM2_Init();
 8003bde:	f001 fbe3 	bl	80053a8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8003be2:	f001 fc79 	bl	80054d8 <MX_TIM3_Init>
  MX_TIM4_Init();
 8003be6:	f001 fccd 	bl	8005584 <MX_TIM4_Init>
  MX_TIM5_Init();
 8003bea:	f001 fd21 	bl	8005630 <MX_TIM5_Init>
  MX_TIM8_Init();
 8003bee:	f001 fd6f 	bl	80056d0 <MX_TIM8_Init>
  MX_TIM12_Init();
 8003bf2:	f001 fdc7 	bl	8005784 <MX_TIM12_Init>
  MX_TIM13_Init();
 8003bf6:	f001 fe21 	bl	800583c <MX_TIM13_Init>
  MX_TIM14_Init();
 8003bfa:	f001 fe6d 	bl	80058d8 <MX_TIM14_Init>
  MX_TIM15_Init();
 8003bfe:	f001 feb9 	bl	8005974 <MX_TIM15_Init>
  MX_TIM16_Init();
 8003c02:	f001 ff4b 	bl	8005a9c <MX_TIM16_Init>
  MX_TIM17_Init();
 8003c06:	f001 ffc3 	bl	8005b90 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */
  // start encoder reading, motor 1 and motor 2
  HAL_TIM_Encoder_Start(&E1_TIM, TIM_CHANNEL_ALL);
 8003c0a:	213c      	movs	r1, #60	; 0x3c
 8003c0c:	48a8      	ldr	r0, [pc, #672]	; (8003eb0 <main+0x310>)
 8003c0e:	f00f fa97 	bl	8013140 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&E2_TIM, TIM_CHANNEL_ALL);
 8003c12:	213c      	movs	r1, #60	; 0x3c
 8003c14:	48a7      	ldr	r0, [pc, #668]	; (8003eb4 <main+0x314>)
 8003c16:	f00f fa93 	bl	8013140 <HAL_TIM_Encoder_Start>
  // HAL_TIM_Encoder_Start(&E3_TIM, TIM_CHANNEL_ALL);
  // HAL_TIM_Encoder_Start(&E4_TIM, TIM_CHANNEL_ALL);

  // enable/start motor PWM outputs, motor 1 and 2 -> timer 15-1, 15-2
  HAL_TIM_PWM_Start(&M1_TIM,M1_CHANNEL);
 8003c1a:	2100      	movs	r1, #0
 8003c1c:	48a6      	ldr	r0, [pc, #664]	; (8003eb8 <main+0x318>)
 8003c1e:	f00f f845 	bl	8012cac <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&M2_TIM,M2_CHANNEL);
 8003c22:	2104      	movs	r1, #4
 8003c24:	48a4      	ldr	r0, [pc, #656]	; (8003eb8 <main+0x318>)
 8003c26:	f00f f841 	bl	8012cac <HAL_TIM_PWM_Start>
  // enable/start servo PWM outputs, servo 1,2,3,4,5,6,7,8
  HAL_TIM_PWM_Start(&S1_TIM,S1_CHANNEL); //servo 1, index[0] base link 1
 8003c2a:	2100      	movs	r1, #0
 8003c2c:	48a3      	ldr	r0, [pc, #652]	; (8003ebc <main+0x31c>)
 8003c2e:	f00f f83d 	bl	8012cac <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&S2_TIM,S2_CHANNEL); //servo 2, index[1] link 2
 8003c32:	2104      	movs	r1, #4
 8003c34:	48a1      	ldr	r0, [pc, #644]	; (8003ebc <main+0x31c>)
 8003c36:	f00f f839 	bl	8012cac <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&S3_TIM,S3_CHANNEL); //servo 3, index[2] rotate
 8003c3a:	2100      	movs	r1, #0
 8003c3c:	48a0      	ldr	r0, [pc, #640]	; (8003ec0 <main+0x320>)
 8003c3e:	f00f f835 	bl	8012cac <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&S4_TIM,S4_CHANNEL); //servo 4, index[3] gripper
 8003c42:	2100      	movs	r1, #0
 8003c44:	489f      	ldr	r0, [pc, #636]	; (8003ec4 <main+0x324>)
 8003c46:	f00f f831 	bl	8012cac <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&S5_TIM,S5_CHANNEL); //servo 5, index[4] not used
 8003c4a:	2100      	movs	r1, #0
 8003c4c:	489e      	ldr	r0, [pc, #632]	; (8003ec8 <main+0x328>)
 8003c4e:	f00f f82d 	bl	8012cac <HAL_TIM_PWM_Start>
  // HAL_TIM_PWM_Start(&S6_TIM,S6_CHANNEL); //servo 6, index[5] not implemented
  HAL_TIM_PWM_Start(&S7_TIM,S7_CHANNEL); //servo 7, index[6] Camera pan
 8003c52:	2100      	movs	r1, #0
 8003c54:	489d      	ldr	r0, [pc, #628]	; (8003ecc <main+0x32c>)
 8003c56:	f00f f829 	bl	8012cac <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&S8_TIM,S8_CHANNEL); //servo 8, index[7] camera tilt
 8003c5a:	2104      	movs	r1, #4
 8003c5c:	489c      	ldr	r0, [pc, #624]	; (8003ed0 <main+0x330>)
 8003c5e:	f00f f825 	bl	8012cac <HAL_TIM_PWM_Start>
  // Dip switch value
  robot.dipSwValue = 0;
 8003c62:	4b9c      	ldr	r3, [pc, #624]	; (8003ed4 <main+0x334>)
 8003c64:	2200      	movs	r2, #0
 8003c66:	f883 21b8 	strb.w	r2, [r3, #440]	; 0x1b8
  if( HAL_GPIO_ReadPin(GPIOE, DIP_SW1_Pin) == GPIO_PIN_SET ) robot.dipSwValue = 1;
 8003c6a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c6e:	489a      	ldr	r0, [pc, #616]	; (8003ed8 <main+0x338>)
 8003c70:	f009 f992 	bl	800cf98 <HAL_GPIO_ReadPin>
 8003c74:	4603      	mov	r3, r0
 8003c76:	2b01      	cmp	r3, #1
 8003c78:	d103      	bne.n	8003c82 <main+0xe2>
 8003c7a:	4b96      	ldr	r3, [pc, #600]	; (8003ed4 <main+0x334>)
 8003c7c:	2201      	movs	r2, #1
 8003c7e:	f883 21b8 	strb.w	r2, [r3, #440]	; 0x1b8
  if( HAL_GPIO_ReadPin(GPIOE, DIP_SW2_Pin) == GPIO_PIN_SET ) robot.dipSwValue += 2;
 8003c82:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003c86:	4894      	ldr	r0, [pc, #592]	; (8003ed8 <main+0x338>)
 8003c88:	f009 f986 	bl	800cf98 <HAL_GPIO_ReadPin>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	2b01      	cmp	r3, #1
 8003c90:	d107      	bne.n	8003ca2 <main+0x102>
 8003c92:	4b90      	ldr	r3, [pc, #576]	; (8003ed4 <main+0x334>)
 8003c94:	f893 31b8 	ldrb.w	r3, [r3, #440]	; 0x1b8
 8003c98:	3302      	adds	r3, #2
 8003c9a:	b2da      	uxtb	r2, r3
 8003c9c:	4b8d      	ldr	r3, [pc, #564]	; (8003ed4 <main+0x334>)
 8003c9e:	f883 21b8 	strb.w	r2, [r3, #440]	; 0x1b8
  if( HAL_GPIO_ReadPin(GPIOE, DIP_SW3_Pin) == GPIO_PIN_SET ) robot.dipSwValue += 4;
 8003ca2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003ca6:	488c      	ldr	r0, [pc, #560]	; (8003ed8 <main+0x338>)
 8003ca8:	f009 f976 	bl	800cf98 <HAL_GPIO_ReadPin>
 8003cac:	4603      	mov	r3, r0
 8003cae:	2b01      	cmp	r3, #1
 8003cb0:	d107      	bne.n	8003cc2 <main+0x122>
 8003cb2:	4b88      	ldr	r3, [pc, #544]	; (8003ed4 <main+0x334>)
 8003cb4:	f893 31b8 	ldrb.w	r3, [r3, #440]	; 0x1b8
 8003cb8:	3304      	adds	r3, #4
 8003cba:	b2da      	uxtb	r2, r3
 8003cbc:	4b85      	ldr	r3, [pc, #532]	; (8003ed4 <main+0x334>)
 8003cbe:	f883 21b8 	strb.w	r2, [r3, #440]	; 0x1b8
  if( HAL_GPIO_ReadPin(GPIOE, DIP_SW4_Pin) == GPIO_PIN_SET ) robot.dipSwValue += 8;
 8003cc2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003cc6:	4884      	ldr	r0, [pc, #528]	; (8003ed8 <main+0x338>)
 8003cc8:	f009 f966 	bl	800cf98 <HAL_GPIO_ReadPin>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	2b01      	cmp	r3, #1
 8003cd0:	d107      	bne.n	8003ce2 <main+0x142>
 8003cd2:	4b80      	ldr	r3, [pc, #512]	; (8003ed4 <main+0x334>)
 8003cd4:	f893 31b8 	ldrb.w	r3, [r3, #440]	; 0x1b8
 8003cd8:	3308      	adds	r3, #8
 8003cda:	b2da      	uxtb	r2, r3
 8003cdc:	4b7d      	ldr	r3, [pc, #500]	; (8003ed4 <main+0x334>)
 8003cde:	f883 21b8 	strb.w	r2, [r3, #440]	; 0x1b8
  printf("\r\nDIP_SW = %d\r\n", robot.dipSwValue);
 8003ce2:	4b7c      	ldr	r3, [pc, #496]	; (8003ed4 <main+0x334>)
 8003ce4:	f893 31b8 	ldrb.w	r3, [r3, #440]	; 0x1b8
 8003ce8:	4619      	mov	r1, r3
 8003cea:	487c      	ldr	r0, [pc, #496]	; (8003edc <main+0x33c>)
 8003cec:	f025 f814 	bl	8028d18 <iprintf>
  // WiFi Serial to net command initialization
  // initial here as more than one tasks need to access Command
  CommandInit( &g_CmdHandle, &huart2 );
 8003cf0:	497b      	ldr	r1, [pc, #492]	; (8003ee0 <main+0x340>)
 8003cf2:	487c      	ldr	r0, [pc, #496]	; (8003ee4 <main+0x344>)
 8003cf4:	f7fd ffc8 	bl	8001c88 <CommandInit>
  printf("\r\nRobot Command Interpreter is initialized.\r\n");
 8003cf8:	487b      	ldr	r0, [pc, #492]	; (8003ee8 <main+0x348>)
 8003cfa:	f025 f873 	bl	8028de4 <puts>
  // set PWM values in CommandInit() for robot estimated zero positions
  // set joint offset, direction, plus and minus limits
  robot.dataSrvPos.jointAngleOffset[0] = 9000; // 9000 = 90.00 degree, joint 1, lower arm
 8003cfe:	4b75      	ldr	r3, [pc, #468]	; (8003ed4 <main+0x334>)
 8003d00:	f242 3228 	movw	r2, #9000	; 0x2328
 8003d04:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
  robot.dataSrvPos.jointAngleDir[0] = -1; // +1 or -1
 8003d08:	4b72      	ldr	r3, [pc, #456]	; (8003ed4 <main+0x334>)
 8003d0a:	f04f 32ff 	mov.w	r2, #4294967295
 8003d0e:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
  robot.dataSrvPos.jointAnglePlusLimit[0] = 9000;
 8003d12:	4b70      	ldr	r3, [pc, #448]	; (8003ed4 <main+0x334>)
 8003d14:	f242 3228 	movw	r2, #9000	; 0x2328
 8003d18:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  robot.dataSrvPos.jointAngleMinusLimit[0] = -5000;
 8003d1c:	4b6d      	ldr	r3, [pc, #436]	; (8003ed4 <main+0x334>)
 8003d1e:	4a73      	ldr	r2, [pc, #460]	; (8003eec <main+0x34c>)
 8003d20:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  robot.dataSrvPos.jointAngleOffset[1] = 17000; // joint 2, upper arm
 8003d24:	4b6b      	ldr	r3, [pc, #428]	; (8003ed4 <main+0x334>)
 8003d26:	f244 2268 	movw	r2, #17000	; 0x4268
 8003d2a:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  robot.dataSrvPos.jointAngleDir[1] = -1;
 8003d2e:	4b69      	ldr	r3, [pc, #420]	; (8003ed4 <main+0x334>)
 8003d30:	f04f 32ff 	mov.w	r2, #4294967295
 8003d34:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
  robot.dataSrvPos.jointAnglePlusLimit[1] = 13500;
 8003d38:	4b66      	ldr	r3, [pc, #408]	; (8003ed4 <main+0x334>)
 8003d3a:	f243 42bc 	movw	r2, #13500	; 0x34bc
 8003d3e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  robot.dataSrvPos.jointAngleMinusLimit[1] = -500;
 8003d42:	4b64      	ldr	r3, [pc, #400]	; (8003ed4 <main+0x334>)
 8003d44:	4a6a      	ldr	r2, [pc, #424]	; (8003ef0 <main+0x350>)
 8003d46:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  robot.dataSrvPos.jointAngleOffset[2] = 11000; // rotate gripper
 8003d4a:	4b62      	ldr	r3, [pc, #392]	; (8003ed4 <main+0x334>)
 8003d4c:	f642 22f8 	movw	r2, #11000	; 0x2af8
 8003d50:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  robot.dataSrvPos.jointAngleDir[2] = 1;
 8003d54:	4b5f      	ldr	r3, [pc, #380]	; (8003ed4 <main+0x334>)
 8003d56:	2201      	movs	r2, #1
 8003d58:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
  robot.dataSrvPos.jointAnglePlusLimit[2] = 6000;
 8003d5c:	4b5d      	ldr	r3, [pc, #372]	; (8003ed4 <main+0x334>)
 8003d5e:	f241 7270 	movw	r2, #6000	; 0x1770
 8003d62:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  robot.dataSrvPos.jointAngleMinusLimit[2] = -6000;
 8003d66:	4b5b      	ldr	r3, [pc, #364]	; (8003ed4 <main+0x334>)
 8003d68:	4a62      	ldr	r2, [pc, #392]	; (8003ef4 <main+0x354>)
 8003d6a:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
  robot.dataSrvPos.jointAngleOffset[3] = 6000; //gripper
 8003d6e:	4b59      	ldr	r3, [pc, #356]	; (8003ed4 <main+0x334>)
 8003d70:	f241 7270 	movw	r2, #6000	; 0x1770
 8003d74:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
  robot.dataSrvPos.jointAngleDir[3] = -1;
 8003d78:	4b56      	ldr	r3, [pc, #344]	; (8003ed4 <main+0x334>)
 8003d7a:	f04f 32ff 	mov.w	r2, #4294967295
 8003d7e:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
  robot.dataSrvPos.jointAnglePlusLimit[3] = 4000;
 8003d82:	4b54      	ldr	r3, [pc, #336]	; (8003ed4 <main+0x334>)
 8003d84:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8003d88:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  robot.dataSrvPos.jointAngleMinusLimit[3] = 0;
 8003d8c:	4b51      	ldr	r3, [pc, #324]	; (8003ed4 <main+0x334>)
 8003d8e:	2200      	movs	r2, #0
 8003d90:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
  robot.dataSrvPos.jointAngleOffset[4] = 0;
 8003d94:	4b4f      	ldr	r3, [pc, #316]	; (8003ed4 <main+0x334>)
 8003d96:	2200      	movs	r2, #0
 8003d98:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
  robot.dataSrvPos.jointAngleDir[4] = 1;
 8003d9c:	4b4d      	ldr	r3, [pc, #308]	; (8003ed4 <main+0x334>)
 8003d9e:	2201      	movs	r2, #1
 8003da0:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
  robot.dataSrvPos.jointAnglePlusLimit[4] = 0;
 8003da4:	4b4b      	ldr	r3, [pc, #300]	; (8003ed4 <main+0x334>)
 8003da6:	2200      	movs	r2, #0
 8003da8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  robot.dataSrvPos.jointAngleMinusLimit[4] = 0;
 8003dac:	4b49      	ldr	r3, [pc, #292]	; (8003ed4 <main+0x334>)
 8003dae:	2200      	movs	r2, #0
 8003db0:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  robot.dataSrvPos.jointAngleOffset[5] = 0;
 8003db4:	4b47      	ldr	r3, [pc, #284]	; (8003ed4 <main+0x334>)
 8003db6:	2200      	movs	r2, #0
 8003db8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
  robot.dataSrvPos.jointAngleDir[5] = 1;
 8003dbc:	4b45      	ldr	r3, [pc, #276]	; (8003ed4 <main+0x334>)
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  robot.dataSrvPos.jointAnglePlusLimit[5] = 0;
 8003dc4:	4b43      	ldr	r3, [pc, #268]	; (8003ed4 <main+0x334>)
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  robot.dataSrvPos.jointAngleMinusLimit[5] = 0;
 8003dcc:	4b41      	ldr	r3, [pc, #260]	; (8003ed4 <main+0x334>)
 8003dce:	2200      	movs	r2, #0
 8003dd0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  robot.dataSrvPos.jointAngleOffset[6] = 9000; // pan
 8003dd4:	4b3f      	ldr	r3, [pc, #252]	; (8003ed4 <main+0x334>)
 8003dd6:	f242 3228 	movw	r2, #9000	; 0x2328
 8003dda:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
  robot.dataSrvPos.jointAngleDir[6] = 1;
 8003dde:	4b3d      	ldr	r3, [pc, #244]	; (8003ed4 <main+0x334>)
 8003de0:	2201      	movs	r2, #1
 8003de2:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
  robot.dataSrvPos.jointAnglePlusLimit[6] = 6000;
 8003de6:	4b3b      	ldr	r3, [pc, #236]	; (8003ed4 <main+0x334>)
 8003de8:	f241 7270 	movw	r2, #6000	; 0x1770
 8003dec:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  robot.dataSrvPos.jointAngleMinusLimit[6] = -6000;
 8003df0:	4b38      	ldr	r3, [pc, #224]	; (8003ed4 <main+0x334>)
 8003df2:	4a40      	ldr	r2, [pc, #256]	; (8003ef4 <main+0x354>)
 8003df4:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  robot.dataSrvPos.jointAngleOffset[7] = 9000; // title
 8003df8:	4b36      	ldr	r3, [pc, #216]	; (8003ed4 <main+0x334>)
 8003dfa:	f242 3228 	movw	r2, #9000	; 0x2328
 8003dfe:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
  robot.dataSrvPos.jointAngleDir[7] = 1;
 8003e02:	4b34      	ldr	r3, [pc, #208]	; (8003ed4 <main+0x334>)
 8003e04:	2201      	movs	r2, #1
 8003e06:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  robot.dataSrvPos.jointAnglePlusLimit[7] = 6000;
 8003e0a:	4b32      	ldr	r3, [pc, #200]	; (8003ed4 <main+0x334>)
 8003e0c:	f241 7270 	movw	r2, #6000	; 0x1770
 8003e10:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  robot.dataSrvPos.jointAngleMinusLimit[7] = -6000;
 8003e14:	4b2f      	ldr	r3, [pc, #188]	; (8003ed4 <main+0x334>)
 8003e16:	4a37      	ldr	r2, [pc, #220]	; (8003ef4 <main+0x354>)
 8003e18:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  // For each joint, set zero joint position after offset adjustment
  for (int i = 0; i < 8; i++)
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	607b      	str	r3, [r7, #4]
 8003e20:	e03c      	b.n	8003e9c <main+0x2fc>
  {
  robot.dataSrvPos.jointAngle[i] = 0;
 8003e22:	4a2c      	ldr	r2, [pc, #176]	; (8003ed4 <main+0x334>)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	331a      	adds	r3, #26
 8003e28:	009b      	lsls	r3, r3, #2
 8003e2a:	4413      	add	r3, r2
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	605a      	str	r2, [r3, #4]
  g_CmdHandle.TargetPwm[i].Value = ServoJointAngleToPWM( i+1, robot.dataSrvPos.jointAngle[i] );
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	1c5a      	adds	r2, r3, #1
 8003e34:	4927      	ldr	r1, [pc, #156]	; (8003ed4 <main+0x334>)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	331a      	adds	r3, #26
 8003e3a:	009b      	lsls	r3, r3, #2
 8003e3c:	440b      	add	r3, r1
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	4619      	mov	r1, r3
 8003e42:	4610      	mov	r0, r2
 8003e44:	f7fd fd3e 	bl	80018c4 <ServoJointAngleToPWM>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	4925      	ldr	r1, [pc, #148]	; (8003ee4 <main+0x344>)
 8003e4e:	687a      	ldr	r2, [r7, #4]
 8003e50:	4613      	mov	r3, r2
 8003e52:	005b      	lsls	r3, r3, #1
 8003e54:	4413      	add	r3, r2
 8003e56:	440b      	add	r3, r1
 8003e58:	3318      	adds	r3, #24
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	801a      	strh	r2, [r3, #0]
  robot.dataSrvPwm.currentPwm[i] = g_CmdHandle.TargetPwm[i].Value;
 8003e5e:	4921      	ldr	r1, [pc, #132]	; (8003ee4 <main+0x344>)
 8003e60:	687a      	ldr	r2, [r7, #4]
 8003e62:	4613      	mov	r3, r2
 8003e64:	005b      	lsls	r3, r3, #1
 8003e66:	4413      	add	r3, r2
 8003e68:	440b      	add	r3, r1
 8003e6a:	3318      	adds	r3, #24
 8003e6c:	881b      	ldrh	r3, [r3, #0]
 8003e6e:	b299      	uxth	r1, r3
 8003e70:	4a18      	ldr	r2, [pc, #96]	; (8003ed4 <main+0x334>)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	3384      	adds	r3, #132	; 0x84
 8003e76:	005b      	lsls	r3, r3, #1
 8003e78:	4413      	add	r3, r2
 8003e7a:	460a      	mov	r2, r1
 8003e7c:	809a      	strh	r2, [r3, #4]
  ServoSetDuty( i+1, robot.dataSrvPwm.currentPwm[i]);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	1c5a      	adds	r2, r3, #1
 8003e82:	4914      	ldr	r1, [pc, #80]	; (8003ed4 <main+0x334>)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	3384      	adds	r3, #132	; 0x84
 8003e88:	005b      	lsls	r3, r3, #1
 8003e8a:	440b      	add	r3, r1
 8003e8c:	889b      	ldrh	r3, [r3, #4]
 8003e8e:	4619      	mov	r1, r3
 8003e90:	4610      	mov	r0, r2
 8003e92:	f7fd fd81 	bl	8001998 <ServoSetDuty>
  for (int i = 0; i < 8; i++)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	3301      	adds	r3, #1
 8003e9a:	607b      	str	r3, [r7, #4]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2b07      	cmp	r3, #7
 8003ea0:	ddbf      	ble.n	8003e22 <main+0x282>
  }
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8003ea2:	f01b fd91 	bl	801f9c8 <osKernelInitialize>

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8003ea6:	f7fe fa07 	bl	80022b8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8003eaa:	f01b fdb1 	bl	801fa10 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003eae:	e7fe      	b.n	8003eae <main+0x30e>
 8003eb0:	24001c50 	.word	0x24001c50
 8003eb4:	24001ce8 	.word	0x24001ce8
 8003eb8:	24001c9c 	.word	0x24001c9c
 8003ebc:	24001efc 	.word	0x24001efc
 8003ec0:	24001f94 	.word	0x24001f94
 8003ec4:	24001e64 	.word	0x24001e64
 8003ec8:	24001f48 	.word	0x24001f48
 8003ecc:	24001eb0 	.word	0x24001eb0
 8003ed0:	24001e18 	.word	0x24001e18
 8003ed4:	24000d98 	.word	0x24000d98
 8003ed8:	58021000 	.word	0x58021000
 8003edc:	0802be74 	.word	0x0802be74
 8003ee0:	24001fe0 	.word	0x24001fe0
 8003ee4:	24000f58 	.word	0x24000f58
 8003ee8:	0802be84 	.word	0x0802be84
 8003eec:	ffffec78 	.word	0xffffec78
 8003ef0:	fffffe0c 	.word	0xfffffe0c
 8003ef4:	ffffe890 	.word	0xffffe890

08003ef8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b09c      	sub	sp, #112	; 0x70
 8003efc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003efe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003f02:	224c      	movs	r2, #76	; 0x4c
 8003f04:	2100      	movs	r1, #0
 8003f06:	4618      	mov	r0, r3
 8003f08:	f025 f8f4 	bl	80290f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003f0c:	1d3b      	adds	r3, r7, #4
 8003f0e:	2220      	movs	r2, #32
 8003f10:	2100      	movs	r1, #0
 8003f12:	4618      	mov	r0, r3
 8003f14:	f025 f8ee 	bl	80290f4 <memset>

  /*AXI clock gating */
  RCC->CKGAENR = 0xFFFFFFFF;
 8003f18:	4b2f      	ldr	r3, [pc, #188]	; (8003fd8 <SystemClock_Config+0xe0>)
 8003f1a:	f04f 32ff 	mov.w	r2, #4294967295
 8003f1e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8003f22:	2004      	movs	r0, #4
 8003f24:	f009 fe42 	bl	800dbac <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8003f28:	2300      	movs	r3, #0
 8003f2a:	603b      	str	r3, [r7, #0]
 8003f2c:	4b2b      	ldr	r3, [pc, #172]	; (8003fdc <SystemClock_Config+0xe4>)
 8003f2e:	699b      	ldr	r3, [r3, #24]
 8003f30:	4a2a      	ldr	r2, [pc, #168]	; (8003fdc <SystemClock_Config+0xe4>)
 8003f32:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003f36:	6193      	str	r3, [r2, #24]
 8003f38:	4b28      	ldr	r3, [pc, #160]	; (8003fdc <SystemClock_Config+0xe4>)
 8003f3a:	699b      	ldr	r3, [r3, #24]
 8003f3c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003f40:	603b      	str	r3, [r7, #0]
 8003f42:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8003f44:	bf00      	nop
 8003f46:	4b25      	ldr	r3, [pc, #148]	; (8003fdc <SystemClock_Config+0xe4>)
 8003f48:	699b      	ldr	r3, [r3, #24]
 8003f4a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003f4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f52:	d1f8      	bne.n	8003f46 <SystemClock_Config+0x4e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003f54:	2301      	movs	r3, #1
 8003f56:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8003f58:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8003f5c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003f5e:	2302      	movs	r3, #2
 8003f60:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003f62:	2302      	movs	r3, #2
 8003f64:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8003f66:	2301      	movs	r3, #1
 8003f68:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 70;
 8003f6a:	2346      	movs	r3, #70	; 0x46
 8003f6c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8003f6e:	2302      	movs	r3, #2
 8003f70:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8003f72:	2305      	movs	r3, #5
 8003f74:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003f76:	2302      	movs	r3, #2
 8003f78:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8003f7a:	230c      	movs	r3, #12
 8003f7c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8003f82:	2300      	movs	r3, #0
 8003f84:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003f86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	f009 fe68 	bl	800dc60 <HAL_RCC_OscConfig>
 8003f90:	4603      	mov	r3, r0
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d001      	beq.n	8003f9a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8003f96:	f000 f835 	bl	8004004 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003f9a:	233f      	movs	r3, #63	; 0x3f
 8003f9c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003f9e:	2303      	movs	r3, #3
 8003fa0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8003faa:	2340      	movs	r3, #64	; 0x40
 8003fac:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8003fae:	2340      	movs	r3, #64	; 0x40
 8003fb0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8003fb2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003fb6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8003fb8:	2340      	movs	r3, #64	; 0x40
 8003fba:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8003fbc:	1d3b      	adds	r3, r7, #4
 8003fbe:	2106      	movs	r1, #6
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f00a fa7f 	bl	800e4c4 <HAL_RCC_ClockConfig>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d001      	beq.n	8003fd0 <SystemClock_Config+0xd8>
  {
    Error_Handler();
 8003fcc:	f000 f81a 	bl	8004004 <Error_Handler>
  }
}
 8003fd0:	bf00      	nop
 8003fd2:	3770      	adds	r7, #112	; 0x70
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	bd80      	pop	{r7, pc}
 8003fd8:	58024400 	.word	0x58024400
 8003fdc:	58024800 	.word	0x58024800

08003fe0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b082      	sub	sp, #8
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a04      	ldr	r2, [pc, #16]	; (8004000 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d101      	bne.n	8003ff6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003ff2:	f006 fa43 	bl	800a47c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003ff6:	bf00      	nop
 8003ff8:	3708      	adds	r7, #8
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}
 8003ffe:	bf00      	nop
 8004000:	40001400 	.word	0x40001400

08004004 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004004:	b480      	push	{r7}
 8004006:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004008:	b672      	cpsid	i
}
 800400a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800400c:	e7fe      	b.n	800400c <Error_Handler+0x8>
	...

08004010 <myprintf>:

// for read 50 bytes from file on the SD card
 BYTE readBuf[51];

void myprintf(const char *fmt, ...)
{
 8004010:	b40f      	push	{r0, r1, r2, r3}
 8004012:	b580      	push	{r7, lr}
 8004014:	b082      	sub	sp, #8
 8004016:	af00      	add	r7, sp, #0
    static char buffer[256];
    va_list args;
    va_start(args, fmt);
 8004018:	f107 0314 	add.w	r3, r7, #20
 800401c:	603b      	str	r3, [r7, #0]
    vsnprintf(buffer, sizeof(buffer), fmt, args);
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	693a      	ldr	r2, [r7, #16]
 8004022:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004026:	480b      	ldr	r0, [pc, #44]	; (8004054 <myprintf+0x44>)
 8004028:	f024 ffa6 	bl	8028f78 <vsniprintf>
    va_end(args);

    int len = strlen(buffer);
 800402c:	4809      	ldr	r0, [pc, #36]	; (8004054 <myprintf+0x44>)
 800402e:	f7fc f9af 	bl	8000390 <strlen>
 8004032:	4603      	mov	r3, r0
 8004034:	607b      	str	r3, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, len, -1);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	b29a      	uxth	r2, r3
 800403a:	f04f 33ff 	mov.w	r3, #4294967295
 800403e:	4905      	ldr	r1, [pc, #20]	; (8004054 <myprintf+0x44>)
 8004040:	4805      	ldr	r0, [pc, #20]	; (8004058 <myprintf+0x48>)
 8004042:	f010 faf9 	bl	8014638 <HAL_UART_Transmit>
}
 8004046:	bf00      	nop
 8004048:	3708      	adds	r7, #8
 800404a:	46bd      	mov	sp, r7
 800404c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004050:	b004      	add	sp, #16
 8004052:	4770      	bx	lr
 8004054:	24001434 	.word	0x24001434
 8004058:	240020ac 	.word	0x240020ac

0800405c <sd_mount>:

void sd_mount(void)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	af00      	add	r7, sp, #0
    myprintf("\r\n~ SD card demo by kiwih ~\r\n\r\n");
 8004060:	4811      	ldr	r0, [pc, #68]	; (80040a8 <sd_mount+0x4c>)
 8004062:	f7ff ffd5 	bl	8004010 <myprintf>
    HAL_Delay(1000); //a short delay is important to let the SD card settle
 8004066:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800406a:	f006 fa27 	bl	800a4bc <HAL_Delay>

    // Open the file system
    fres = f_mount(&FatFs, "", 1); // 1 = mount now
 800406e:	2201      	movs	r2, #1
 8004070:	490e      	ldr	r1, [pc, #56]	; (80040ac <sd_mount+0x50>)
 8004072:	480f      	ldr	r0, [pc, #60]	; (80040b0 <sd_mount+0x54>)
 8004074:	f01a fe80 	bl	801ed78 <f_mount>
 8004078:	4603      	mov	r3, r0
 800407a:	461a      	mov	r2, r3
 800407c:	4b0d      	ldr	r3, [pc, #52]	; (80040b4 <sd_mount+0x58>)
 800407e:	701a      	strb	r2, [r3, #0]
    if (fres != FR_OK)
 8004080:	4b0c      	ldr	r3, [pc, #48]	; (80040b4 <sd_mount+0x58>)
 8004082:	781b      	ldrb	r3, [r3, #0]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d006      	beq.n	8004096 <sd_mount+0x3a>
    {
     myprintf("f_mount error (status = %i)\r\n", fres);
 8004088:	4b0a      	ldr	r3, [pc, #40]	; (80040b4 <sd_mount+0x58>)
 800408a:	781b      	ldrb	r3, [r3, #0]
 800408c:	4619      	mov	r1, r3
 800408e:	480a      	ldr	r0, [pc, #40]	; (80040b8 <sd_mount+0x5c>)
 8004090:	f7ff ffbe 	bl	8004010 <myprintf>
    }
    else
    {
     myprintf("f_mounted (status = %i)\r\n", fres);
    }
}
 8004094:	e005      	b.n	80040a2 <sd_mount+0x46>
     myprintf("f_mounted (status = %i)\r\n", fres);
 8004096:	4b07      	ldr	r3, [pc, #28]	; (80040b4 <sd_mount+0x58>)
 8004098:	781b      	ldrb	r3, [r3, #0]
 800409a:	4619      	mov	r1, r3
 800409c:	4807      	ldr	r0, [pc, #28]	; (80040bc <sd_mount+0x60>)
 800409e:	f7ff ffb7 	bl	8004010 <myprintf>
}
 80040a2:	bf00      	nop
 80040a4:	bd80      	pop	{r7, pc}
 80040a6:	bf00      	nop
 80040a8:	0802beb4 	.word	0x0802beb4
 80040ac:	0802bed4 	.word	0x0802bed4
 80040b0:	24000f88 	.word	0x24000f88
 80040b4:	240013ec 	.word	0x240013ec
 80040b8:	0802bed8 	.word	0x0802bed8
 80040bc:	0802bef8 	.word	0x0802bef8

080040c0 <sd_get_free>:

void sd_get_free(void)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	af00      	add	r7, sp, #0
 fres = f_getfree("", &free_clusters, &getFreeFs);
 80040c4:	4a1d      	ldr	r2, [pc, #116]	; (800413c <sd_get_free+0x7c>)
 80040c6:	491e      	ldr	r1, [pc, #120]	; (8004140 <sd_get_free+0x80>)
 80040c8:	481e      	ldr	r0, [pc, #120]	; (8004144 <sd_get_free+0x84>)
 80040ca:	f01b fada 	bl	801f682 <f_getfree>
 80040ce:	4603      	mov	r3, r0
 80040d0:	461a      	mov	r2, r3
 80040d2:	4b1d      	ldr	r3, [pc, #116]	; (8004148 <sd_get_free+0x88>)
 80040d4:	701a      	strb	r2, [r3, #0]
 if (fres != FR_OK)
 80040d6:	4b1c      	ldr	r3, [pc, #112]	; (8004148 <sd_get_free+0x88>)
 80040d8:	781b      	ldrb	r3, [r3, #0]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d006      	beq.n	80040ec <sd_get_free+0x2c>
 {
  myprintf("f_getfree error (status = %i)\r\n", fres);
 80040de:	4b1a      	ldr	r3, [pc, #104]	; (8004148 <sd_get_free+0x88>)
 80040e0:	781b      	ldrb	r3, [r3, #0]
 80040e2:	4619      	mov	r1, r3
 80040e4:	4819      	ldr	r0, [pc, #100]	; (800414c <sd_get_free+0x8c>)
 80040e6:	f7ff ff93 	bl	8004010 <myprintf>
 80040ea:	e005      	b.n	80040f8 <sd_get_free+0x38>
  // while(1);
 }
 else
 {
  myprintf("f_getfree clusters (status = %i)\r\n", fres);
 80040ec:	4b16      	ldr	r3, [pc, #88]	; (8004148 <sd_get_free+0x88>)
 80040ee:	781b      	ldrb	r3, [r3, #0]
 80040f0:	4619      	mov	r1, r3
 80040f2:	4817      	ldr	r0, [pc, #92]	; (8004150 <sd_get_free+0x90>)
 80040f4:	f7ff ff8c 	bl	8004010 <myprintf>
 }

 // Formula comes from ChaN's documentation
 total_sectors = (getFreeFs->n_fatent - 2) * getFreeFs->csize;
 80040f8:	4b10      	ldr	r3, [pc, #64]	; (800413c <sd_get_free+0x7c>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	699b      	ldr	r3, [r3, #24]
 80040fe:	3b02      	subs	r3, #2
 8004100:	4a0e      	ldr	r2, [pc, #56]	; (800413c <sd_get_free+0x7c>)
 8004102:	6812      	ldr	r2, [r2, #0]
 8004104:	8952      	ldrh	r2, [r2, #10]
 8004106:	fb02 f303 	mul.w	r3, r2, r3
 800410a:	4a12      	ldr	r2, [pc, #72]	; (8004154 <sd_get_free+0x94>)
 800410c:	6013      	str	r3, [r2, #0]
 free_sectors = free_clusters * getFreeFs->csize;
 800410e:	4b0b      	ldr	r3, [pc, #44]	; (800413c <sd_get_free+0x7c>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	895b      	ldrh	r3, [r3, #10]
 8004114:	461a      	mov	r2, r3
 8004116:	4b0a      	ldr	r3, [pc, #40]	; (8004140 <sd_get_free+0x80>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	fb02 f303 	mul.w	r3, r2, r3
 800411e:	4a0e      	ldr	r2, [pc, #56]	; (8004158 <sd_get_free+0x98>)
 8004120:	6013      	str	r3, [r2, #0]

 myprintf("SD card status:\r\n%10lu KB total drive space.\r\n%10lu KB available.\r\n",
 8004122:	4b0c      	ldr	r3, [pc, #48]	; (8004154 <sd_get_free+0x94>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	0859      	lsrs	r1, r3, #1
 8004128:	4b0b      	ldr	r3, [pc, #44]	; (8004158 <sd_get_free+0x98>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	085b      	lsrs	r3, r3, #1
 800412e:	461a      	mov	r2, r3
 8004130:	480a      	ldr	r0, [pc, #40]	; (800415c <sd_get_free+0x9c>)
 8004132:	f7ff ff6d 	bl	8004010 <myprintf>
                                          total_sectors / 2, free_sectors / 2);
}
 8004136:	bf00      	nop
 8004138:	bd80      	pop	{r7, pc}
 800413a:	bf00      	nop
 800413c:	240013fc 	.word	0x240013fc
 8004140:	240013f0 	.word	0x240013f0
 8004144:	0802bed4 	.word	0x0802bed4
 8004148:	240013ec 	.word	0x240013ec
 800414c:	0802bf14 	.word	0x0802bf14
 8004150:	0802bf34 	.word	0x0802bf34
 8004154:	240013f8 	.word	0x240013f8
 8004158:	240013f4 	.word	0x240013f4
 800415c:	0802bf58 	.word	0x0802bf58

08004160 <sd_open_file>:

void sd_open_file(void)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b082      	sub	sp, #8
 8004164:	af00      	add	r7, sp, #0
 // open file "GROUP5.txt"
 fres = f_open(&fil, "GROUP5.txt", FA_WRITE | FA_CREATE_ALWAYS);
 8004166:	220a      	movs	r2, #10
 8004168:	491c      	ldr	r1, [pc, #112]	; (80041dc <sd_open_file+0x7c>)
 800416a:	481d      	ldr	r0, [pc, #116]	; (80041e0 <sd_open_file+0x80>)
 800416c:	f01a fe68 	bl	801ee40 <f_open>
 8004170:	4603      	mov	r3, r0
 8004172:	461a      	mov	r2, r3
 8004174:	4b1b      	ldr	r3, [pc, #108]	; (80041e4 <sd_open_file+0x84>)
 8004176:	701a      	strb	r2, [r3, #0]
 if (fres != FR_OK)
 8004178:	4b1a      	ldr	r3, [pc, #104]	; (80041e4 <sd_open_file+0x84>)
 800417a:	781b      	ldrb	r3, [r3, #0]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d003      	beq.n	8004188 <sd_open_file+0x28>
 {
  myprintf("f_open error (status = %i)\r\n");
 8004180:	4819      	ldr	r0, [pc, #100]	; (80041e8 <sd_open_file+0x88>)
 8004182:	f7ff ff45 	bl	8004010 <myprintf>
 8004186:	e002      	b.n	800418e <sd_open_file+0x2e>
  // while(1);
 }
 else
 {
  myprintf("f_opened (status = %i)\r\n");
 8004188:	4818      	ldr	r0, [pc, #96]	; (80041ec <sd_open_file+0x8c>)
 800418a:	f7ff ff41 	bl	8004010 <myprintf>
 }
 myprintf("I was able to create 'GROUP5.txt' !\r\n");
 800418e:	4818      	ldr	r0, [pc, #96]	; (80041f0 <sd_open_file+0x90>)
 8004190:	f7ff ff3e 	bl	8004010 <myprintf>


 strncpy((char*)readBuf, "MCU Temp(degC) | Current(mA) | Power(mW)\n", 43);
 8004194:	222b      	movs	r2, #43	; 0x2b
 8004196:	4917      	ldr	r1, [pc, #92]	; (80041f4 <sd_open_file+0x94>)
 8004198:	4817      	ldr	r0, [pc, #92]	; (80041f8 <sd_open_file+0x98>)
 800419a:	f024 ffb3 	bl	8029104 <strncpy>
 UINT bytesWrote;
 fres = f_write(&fil, readBuf, 41, &bytesWrote);
 800419e:	1d3b      	adds	r3, r7, #4
 80041a0:	2229      	movs	r2, #41	; 0x29
 80041a2:	4915      	ldr	r1, [pc, #84]	; (80041f8 <sd_open_file+0x98>)
 80041a4:	480e      	ldr	r0, [pc, #56]	; (80041e0 <sd_open_file+0x80>)
 80041a6:	f01b f810 	bl	801f1ca <f_write>
 80041aa:	4603      	mov	r3, r0
 80041ac:	461a      	mov	r2, r3
 80041ae:	4b0d      	ldr	r3, [pc, #52]	; (80041e4 <sd_open_file+0x84>)
 80041b0:	701a      	strb	r2, [r3, #0]
 if(fres == FR_OK)
 80041b2:	4b0c      	ldr	r3, [pc, #48]	; (80041e4 <sd_open_file+0x84>)
 80041b4:	781b      	ldrb	r3, [r3, #0]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d105      	bne.n	80041c6 <sd_open_file+0x66>
 {
  myprintf("Wrote %i bytes to 'GROUP5.txt'!\r\n", bytesWrote);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	4619      	mov	r1, r3
 80041be:	480f      	ldr	r0, [pc, #60]	; (80041fc <sd_open_file+0x9c>)
 80041c0:	f7ff ff26 	bl	8004010 <myprintf>
 80041c4:	e002      	b.n	80041cc <sd_open_file+0x6c>
 }
 else
 {
  myprintf("f_write error (status = %i)\r\n");
 80041c6:	480e      	ldr	r0, [pc, #56]	; (8004200 <sd_open_file+0xa0>)
 80041c8:	f7ff ff22 	bl	8004010 <myprintf>
 }

 // close file
 f_close(&fil);
 80041cc:	4804      	ldr	r0, [pc, #16]	; (80041e0 <sd_open_file+0x80>)
 80041ce:	f01b fa29 	bl	801f624 <f_close>
}
 80041d2:	bf00      	nop
 80041d4:	3708      	adds	r7, #8
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bd80      	pop	{r7, pc}
 80041da:	bf00      	nop
 80041dc:	0802bf9c 	.word	0x0802bf9c
 80041e0:	240011bc 	.word	0x240011bc
 80041e4:	240013ec 	.word	0x240013ec
 80041e8:	0802bfa8 	.word	0x0802bfa8
 80041ec:	0802bfc8 	.word	0x0802bfc8
 80041f0:	0802bfe4 	.word	0x0802bfe4
 80041f4:	0802c00c 	.word	0x0802c00c
 80041f8:	24001400 	.word	0x24001400
 80041fc:	0802c038 	.word	0x0802c038
 8004200:	0802c05c 	.word	0x0802c05c

08004204 <sd_write_file>:

void sd_write_file(float t, float c, int p)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b08e      	sub	sp, #56	; 0x38
 8004208:	af06      	add	r7, sp, #24
 800420a:	ed87 0a03 	vstr	s0, [r7, #12]
 800420e:	edc7 0a02 	vstr	s1, [r7, #8]
 8004212:	6078      	str	r0, [r7, #4]
 // write a file "GROUP5.txt"
 fres = f_open(&fil, "GROUP5.txt", FA_WRITE | FA_OPEN_APPEND);
 8004214:	2232      	movs	r2, #50	; 0x32
 8004216:	492b      	ldr	r1, [pc, #172]	; (80042c4 <sd_write_file+0xc0>)
 8004218:	482b      	ldr	r0, [pc, #172]	; (80042c8 <sd_write_file+0xc4>)
 800421a:	f01a fe11 	bl	801ee40 <f_open>
 800421e:	4603      	mov	r3, r0
 8004220:	461a      	mov	r2, r3
 8004222:	4b2a      	ldr	r3, [pc, #168]	; (80042cc <sd_write_file+0xc8>)
 8004224:	701a      	strb	r2, [r3, #0]
 if(fres == FR_OK)
 8004226:	4b29      	ldr	r3, [pc, #164]	; (80042cc <sd_write_file+0xc8>)
 8004228:	781b      	ldrb	r3, [r3, #0]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d103      	bne.n	8004236 <sd_write_file+0x32>
 {
  myprintf("I was able to open 'GROUP5.txt' for writing\r\n");
 800422e:	4828      	ldr	r0, [pc, #160]	; (80042d0 <sd_write_file+0xcc>)
 8004230:	f7ff feee 	bl	8004010 <myprintf>
 8004234:	e005      	b.n	8004242 <sd_write_file+0x3e>
 }
 else
 {
  myprintf("f_open error (status = %i)\r\n", fres);
 8004236:	4b25      	ldr	r3, [pc, #148]	; (80042cc <sd_write_file+0xc8>)
 8004238:	781b      	ldrb	r3, [r3, #0]
 800423a:	4619      	mov	r1, r3
 800423c:	4825      	ldr	r0, [pc, #148]	; (80042d4 <sd_write_file+0xd0>)
 800423e:	f7ff fee7 	bl	8004010 <myprintf>
 }

 float temperature = t;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	61fb      	str	r3, [r7, #28]
 float current = c;
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	61bb      	str	r3, [r7, #24]
 int power = p;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	617b      	str	r3, [r7, #20]

 memset(readBuf, 0, sizeof(readBuf));
 800424e:	2233      	movs	r2, #51	; 0x33
 8004250:	2100      	movs	r1, #0
 8004252:	4821      	ldr	r0, [pc, #132]	; (80042d8 <sd_write_file+0xd4>)
 8004254:	f024 ff4e 	bl	80290f4 <memset>
 snprintf((char*)readBuf,sizeof(readBuf), "  %6.2f         %7.2f        %ld\n",temperature, current, power);
 8004258:	edd7 7a07 	vldr	s15, [r7, #28]
 800425c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004260:	edd7 6a06 	vldr	s13, [r7, #24]
 8004264:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	9304      	str	r3, [sp, #16]
 800426c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8004270:	ed8d 7b00 	vstr	d7, [sp]
 8004274:	4a19      	ldr	r2, [pc, #100]	; (80042dc <sd_write_file+0xd8>)
 8004276:	2133      	movs	r1, #51	; 0x33
 8004278:	4817      	ldr	r0, [pc, #92]	; (80042d8 <sd_write_file+0xd4>)
 800427a:	f024 fdbb 	bl	8028df4 <sniprintf>
 readBuf[sizeof(readBuf) - 1] = '\0';
 800427e:	4b16      	ldr	r3, [pc, #88]	; (80042d8 <sd_write_file+0xd4>)
 8004280:	2200      	movs	r2, #0
 8004282:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 UINT bytesWrote;
 fres = f_write(&fil, readBuf, 37, &bytesWrote);
 8004286:	f107 0310 	add.w	r3, r7, #16
 800428a:	2225      	movs	r2, #37	; 0x25
 800428c:	4912      	ldr	r1, [pc, #72]	; (80042d8 <sd_write_file+0xd4>)
 800428e:	480e      	ldr	r0, [pc, #56]	; (80042c8 <sd_write_file+0xc4>)
 8004290:	f01a ff9b 	bl	801f1ca <f_write>
 8004294:	4603      	mov	r3, r0
 8004296:	461a      	mov	r2, r3
 8004298:	4b0c      	ldr	r3, [pc, #48]	; (80042cc <sd_write_file+0xc8>)
 800429a:	701a      	strb	r2, [r3, #0]
 if(fres == FR_OK)
 800429c:	4b0b      	ldr	r3, [pc, #44]	; (80042cc <sd_write_file+0xc8>)
 800429e:	781b      	ldrb	r3, [r3, #0]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d105      	bne.n	80042b0 <sd_write_file+0xac>
 {
  myprintf("Wrote %i bytes to 'GROUP5.txt'!\r\n", bytesWrote);
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	4619      	mov	r1, r3
 80042a8:	480d      	ldr	r0, [pc, #52]	; (80042e0 <sd_write_file+0xdc>)
 80042aa:	f7ff feb1 	bl	8004010 <myprintf>
 80042ae:	e002      	b.n	80042b6 <sd_write_file+0xb2>
 }
 else
 {
  myprintf("f_write error (status = %i)\r\n");
 80042b0:	480c      	ldr	r0, [pc, #48]	; (80042e4 <sd_write_file+0xe0>)
 80042b2:	f7ff fead 	bl	8004010 <myprintf>
 }

 // close file
 f_close(&fil);
 80042b6:	4804      	ldr	r0, [pc, #16]	; (80042c8 <sd_write_file+0xc4>)
 80042b8:	f01b f9b4 	bl	801f624 <f_close>
}
 80042bc:	bf00      	nop
 80042be:	3720      	adds	r7, #32
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bd80      	pop	{r7, pc}
 80042c4:	0802bf9c 	.word	0x0802bf9c
 80042c8:	240011bc 	.word	0x240011bc
 80042cc:	240013ec 	.word	0x240013ec
 80042d0:	0802c07c 	.word	0x0802c07c
 80042d4:	0802bfa8 	.word	0x0802bfa8
 80042d8:	24001400 	.word	0x24001400
 80042dc:	0802c0ac 	.word	0x0802c0ac
 80042e0:	0802c038 	.word	0x0802c038
 80042e4:	0802c05c 	.word	0x0802c05c

080042e8 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi6;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80042ec:	4b27      	ldr	r3, [pc, #156]	; (800438c <MX_SPI1_Init+0xa4>)
 80042ee:	4a28      	ldr	r2, [pc, #160]	; (8004390 <MX_SPI1_Init+0xa8>)
 80042f0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80042f2:	4b26      	ldr	r3, [pc, #152]	; (800438c <MX_SPI1_Init+0xa4>)
 80042f4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80042f8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80042fa:	4b24      	ldr	r3, [pc, #144]	; (800438c <MX_SPI1_Init+0xa4>)
 80042fc:	2200      	movs	r2, #0
 80042fe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004300:	4b22      	ldr	r3, [pc, #136]	; (800438c <MX_SPI1_Init+0xa4>)
 8004302:	2207      	movs	r2, #7
 8004304:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004306:	4b21      	ldr	r3, [pc, #132]	; (800438c <MX_SPI1_Init+0xa4>)
 8004308:	2200      	movs	r2, #0
 800430a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800430c:	4b1f      	ldr	r3, [pc, #124]	; (800438c <MX_SPI1_Init+0xa4>)
 800430e:	2200      	movs	r2, #0
 8004310:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004312:	4b1e      	ldr	r3, [pc, #120]	; (800438c <MX_SPI1_Init+0xa4>)
 8004314:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8004318:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800431a:	4b1c      	ldr	r3, [pc, #112]	; (800438c <MX_SPI1_Init+0xa4>)
 800431c:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 8004320:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004322:	4b1a      	ldr	r3, [pc, #104]	; (800438c <MX_SPI1_Init+0xa4>)
 8004324:	2200      	movs	r2, #0
 8004326:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004328:	4b18      	ldr	r3, [pc, #96]	; (800438c <MX_SPI1_Init+0xa4>)
 800432a:	2200      	movs	r2, #0
 800432c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800432e:	4b17      	ldr	r3, [pc, #92]	; (800438c <MX_SPI1_Init+0xa4>)
 8004330:	2200      	movs	r2, #0
 8004332:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8004334:	4b15      	ldr	r3, [pc, #84]	; (800438c <MX_SPI1_Init+0xa4>)
 8004336:	2200      	movs	r2, #0
 8004338:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800433a:	4b14      	ldr	r3, [pc, #80]	; (800438c <MX_SPI1_Init+0xa4>)
 800433c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004340:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8004342:	4b12      	ldr	r3, [pc, #72]	; (800438c <MX_SPI1_Init+0xa4>)
 8004344:	2200      	movs	r2, #0
 8004346:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8004348:	4b10      	ldr	r3, [pc, #64]	; (800438c <MX_SPI1_Init+0xa4>)
 800434a:	2200      	movs	r2, #0
 800434c:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800434e:	4b0f      	ldr	r3, [pc, #60]	; (800438c <MX_SPI1_Init+0xa4>)
 8004350:	2200      	movs	r2, #0
 8004352:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8004354:	4b0d      	ldr	r3, [pc, #52]	; (800438c <MX_SPI1_Init+0xa4>)
 8004356:	2200      	movs	r2, #0
 8004358:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800435a:	4b0c      	ldr	r3, [pc, #48]	; (800438c <MX_SPI1_Init+0xa4>)
 800435c:	2200      	movs	r2, #0
 800435e:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8004360:	4b0a      	ldr	r3, [pc, #40]	; (800438c <MX_SPI1_Init+0xa4>)
 8004362:	2200      	movs	r2, #0
 8004364:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8004366:	4b09      	ldr	r3, [pc, #36]	; (800438c <MX_SPI1_Init+0xa4>)
 8004368:	2200      	movs	r2, #0
 800436a:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800436c:	4b07      	ldr	r3, [pc, #28]	; (800438c <MX_SPI1_Init+0xa4>)
 800436e:	2200      	movs	r2, #0
 8004370:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8004372:	4b06      	ldr	r3, [pc, #24]	; (800438c <MX_SPI1_Init+0xa4>)
 8004374:	2200      	movs	r2, #0
 8004376:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004378:	4804      	ldr	r0, [pc, #16]	; (800438c <MX_SPI1_Init+0xa4>)
 800437a:	f00d f87b 	bl	8011474 <HAL_SPI_Init>
 800437e:	4603      	mov	r3, r0
 8004380:	2b00      	cmp	r3, #0
 8004382:	d001      	beq.n	8004388 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 8004384:	f7ff fe3e 	bl	8004004 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004388:	bf00      	nop
 800438a:	bd80      	pop	{r7, pc}
 800438c:	24001534 	.word	0x24001534
 8004390:	40013000 	.word	0x40013000

08004394 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8004398:	4b28      	ldr	r3, [pc, #160]	; (800443c <MX_SPI2_Init+0xa8>)
 800439a:	4a29      	ldr	r2, [pc, #164]	; (8004440 <MX_SPI2_Init+0xac>)
 800439c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800439e:	4b27      	ldr	r3, [pc, #156]	; (800443c <MX_SPI2_Init+0xa8>)
 80043a0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80043a4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 80043a6:	4b25      	ldr	r3, [pc, #148]	; (800443c <MX_SPI2_Init+0xa8>)
 80043a8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80043ac:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80043ae:	4b23      	ldr	r3, [pc, #140]	; (800443c <MX_SPI2_Init+0xa8>)
 80043b0:	2207      	movs	r2, #7
 80043b2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80043b4:	4b21      	ldr	r3, [pc, #132]	; (800443c <MX_SPI2_Init+0xa8>)
 80043b6:	2200      	movs	r2, #0
 80043b8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80043ba:	4b20      	ldr	r3, [pc, #128]	; (800443c <MX_SPI2_Init+0xa8>)
 80043bc:	2200      	movs	r2, #0
 80043be:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80043c0:	4b1e      	ldr	r3, [pc, #120]	; (800443c <MX_SPI2_Init+0xa8>)
 80043c2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80043c6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80043c8:	4b1c      	ldr	r3, [pc, #112]	; (800443c <MX_SPI2_Init+0xa8>)
 80043ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80043ce:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80043d0:	4b1a      	ldr	r3, [pc, #104]	; (800443c <MX_SPI2_Init+0xa8>)
 80043d2:	2200      	movs	r2, #0
 80043d4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80043d6:	4b19      	ldr	r3, [pc, #100]	; (800443c <MX_SPI2_Init+0xa8>)
 80043d8:	2200      	movs	r2, #0
 80043da:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80043dc:	4b17      	ldr	r3, [pc, #92]	; (800443c <MX_SPI2_Init+0xa8>)
 80043de:	2200      	movs	r2, #0
 80043e0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 80043e2:	4b16      	ldr	r3, [pc, #88]	; (800443c <MX_SPI2_Init+0xa8>)
 80043e4:	2200      	movs	r2, #0
 80043e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80043e8:	4b14      	ldr	r3, [pc, #80]	; (800443c <MX_SPI2_Init+0xa8>)
 80043ea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80043ee:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80043f0:	4b12      	ldr	r3, [pc, #72]	; (800443c <MX_SPI2_Init+0xa8>)
 80043f2:	2200      	movs	r2, #0
 80043f4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80043f6:	4b11      	ldr	r3, [pc, #68]	; (800443c <MX_SPI2_Init+0xa8>)
 80043f8:	2200      	movs	r2, #0
 80043fa:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80043fc:	4b0f      	ldr	r3, [pc, #60]	; (800443c <MX_SPI2_Init+0xa8>)
 80043fe:	2200      	movs	r2, #0
 8004400:	641a      	str	r2, [r3, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8004402:	4b0e      	ldr	r3, [pc, #56]	; (800443c <MX_SPI2_Init+0xa8>)
 8004404:	2200      	movs	r2, #0
 8004406:	645a      	str	r2, [r3, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8004408:	4b0c      	ldr	r3, [pc, #48]	; (800443c <MX_SPI2_Init+0xa8>)
 800440a:	2200      	movs	r2, #0
 800440c:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800440e:	4b0b      	ldr	r3, [pc, #44]	; (800443c <MX_SPI2_Init+0xa8>)
 8004410:	2200      	movs	r2, #0
 8004412:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8004414:	4b09      	ldr	r3, [pc, #36]	; (800443c <MX_SPI2_Init+0xa8>)
 8004416:	2200      	movs	r2, #0
 8004418:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800441a:	4b08      	ldr	r3, [pc, #32]	; (800443c <MX_SPI2_Init+0xa8>)
 800441c:	2200      	movs	r2, #0
 800441e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8004420:	4b06      	ldr	r3, [pc, #24]	; (800443c <MX_SPI2_Init+0xa8>)
 8004422:	2200      	movs	r2, #0
 8004424:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004426:	4805      	ldr	r0, [pc, #20]	; (800443c <MX_SPI2_Init+0xa8>)
 8004428:	f00d f824 	bl	8011474 <HAL_SPI_Init>
 800442c:	4603      	mov	r3, r0
 800442e:	2b00      	cmp	r3, #0
 8004430:	d001      	beq.n	8004436 <MX_SPI2_Init+0xa2>
  {
    Error_Handler();
 8004432:	f7ff fde7 	bl	8004004 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8004436:	bf00      	nop
 8004438:	bd80      	pop	{r7, pc}
 800443a:	bf00      	nop
 800443c:	240015e8 	.word	0x240015e8
 8004440:	40003800 	.word	0x40003800

08004444 <MX_SPI6_Init>:
/* SPI6 init function */
void MX_SPI6_Init(void)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	af00      	add	r7, sp, #0
  /* USER CODE END SPI6_Init 0 */

  /* USER CODE BEGIN SPI6_Init 1 */

  /* USER CODE END SPI6_Init 1 */
  hspi6.Instance = SPI6;
 8004448:	4b28      	ldr	r3, [pc, #160]	; (80044ec <MX_SPI6_Init+0xa8>)
 800444a:	4a29      	ldr	r2, [pc, #164]	; (80044f0 <MX_SPI6_Init+0xac>)
 800444c:	601a      	str	r2, [r3, #0]
  hspi6.Init.Mode = SPI_MODE_MASTER;
 800444e:	4b27      	ldr	r3, [pc, #156]	; (80044ec <MX_SPI6_Init+0xa8>)
 8004450:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8004454:	605a      	str	r2, [r3, #4]
  hspi6.Init.Direction = SPI_DIRECTION_2LINES;
 8004456:	4b25      	ldr	r3, [pc, #148]	; (80044ec <MX_SPI6_Init+0xa8>)
 8004458:	2200      	movs	r2, #0
 800445a:	609a      	str	r2, [r3, #8]
  hspi6.Init.DataSize = SPI_DATASIZE_8BIT;
 800445c:	4b23      	ldr	r3, [pc, #140]	; (80044ec <MX_SPI6_Init+0xa8>)
 800445e:	2207      	movs	r2, #7
 8004460:	60da      	str	r2, [r3, #12]
  hspi6.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8004462:	4b22      	ldr	r3, [pc, #136]	; (80044ec <MX_SPI6_Init+0xa8>)
 8004464:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004468:	611a      	str	r2, [r3, #16]
  hspi6.Init.CLKPhase = SPI_PHASE_2EDGE;
 800446a:	4b20      	ldr	r3, [pc, #128]	; (80044ec <MX_SPI6_Init+0xa8>)
 800446c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004470:	615a      	str	r2, [r3, #20]
  hspi6.Init.NSS = SPI_NSS_SOFT;
 8004472:	4b1e      	ldr	r3, [pc, #120]	; (80044ec <MX_SPI6_Init+0xa8>)
 8004474:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8004478:	619a      	str	r2, [r3, #24]
  hspi6.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800447a:	4b1c      	ldr	r3, [pc, #112]	; (80044ec <MX_SPI6_Init+0xa8>)
 800447c:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8004480:	61da      	str	r2, [r3, #28]
  hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004482:	4b1a      	ldr	r3, [pc, #104]	; (80044ec <MX_SPI6_Init+0xa8>)
 8004484:	2200      	movs	r2, #0
 8004486:	621a      	str	r2, [r3, #32]
  hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 8004488:	4b18      	ldr	r3, [pc, #96]	; (80044ec <MX_SPI6_Init+0xa8>)
 800448a:	2200      	movs	r2, #0
 800448c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800448e:	4b17      	ldr	r3, [pc, #92]	; (80044ec <MX_SPI6_Init+0xa8>)
 8004490:	2200      	movs	r2, #0
 8004492:	629a      	str	r2, [r3, #40]	; 0x28
  hspi6.Init.CRCPolynomial = 0x0;
 8004494:	4b15      	ldr	r3, [pc, #84]	; (80044ec <MX_SPI6_Init+0xa8>)
 8004496:	2200      	movs	r2, #0
 8004498:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi6.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800449a:	4b14      	ldr	r3, [pc, #80]	; (80044ec <MX_SPI6_Init+0xa8>)
 800449c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80044a0:	635a      	str	r2, [r3, #52]	; 0x34
  hspi6.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80044a2:	4b12      	ldr	r3, [pc, #72]	; (80044ec <MX_SPI6_Init+0xa8>)
 80044a4:	2200      	movs	r2, #0
 80044a6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi6.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80044a8:	4b10      	ldr	r3, [pc, #64]	; (80044ec <MX_SPI6_Init+0xa8>)
 80044aa:	2200      	movs	r2, #0
 80044ac:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi6.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80044ae:	4b0f      	ldr	r3, [pc, #60]	; (80044ec <MX_SPI6_Init+0xa8>)
 80044b0:	2200      	movs	r2, #0
 80044b2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi6.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80044b4:	4b0d      	ldr	r3, [pc, #52]	; (80044ec <MX_SPI6_Init+0xa8>)
 80044b6:	2200      	movs	r2, #0
 80044b8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi6.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80044ba:	4b0c      	ldr	r3, [pc, #48]	; (80044ec <MX_SPI6_Init+0xa8>)
 80044bc:	2200      	movs	r2, #0
 80044be:	649a      	str	r2, [r3, #72]	; 0x48
  hspi6.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80044c0:	4b0a      	ldr	r3, [pc, #40]	; (80044ec <MX_SPI6_Init+0xa8>)
 80044c2:	2200      	movs	r2, #0
 80044c4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi6.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80044c6:	4b09      	ldr	r3, [pc, #36]	; (80044ec <MX_SPI6_Init+0xa8>)
 80044c8:	2200      	movs	r2, #0
 80044ca:	651a      	str	r2, [r3, #80]	; 0x50
  hspi6.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80044cc:	4b07      	ldr	r3, [pc, #28]	; (80044ec <MX_SPI6_Init+0xa8>)
 80044ce:	2200      	movs	r2, #0
 80044d0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi6.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80044d2:	4b06      	ldr	r3, [pc, #24]	; (80044ec <MX_SPI6_Init+0xa8>)
 80044d4:	2200      	movs	r2, #0
 80044d6:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi6) != HAL_OK)
 80044d8:	4804      	ldr	r0, [pc, #16]	; (80044ec <MX_SPI6_Init+0xa8>)
 80044da:	f00c ffcb 	bl	8011474 <HAL_SPI_Init>
 80044de:	4603      	mov	r3, r0
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d001      	beq.n	80044e8 <MX_SPI6_Init+0xa4>
  {
    Error_Handler();
 80044e4:	f7ff fd8e 	bl	8004004 <Error_Handler>
  }
  /* USER CODE BEGIN SPI6_Init 2 */

  /* USER CODE END SPI6_Init 2 */

}
 80044e8:	bf00      	nop
 80044ea:	bd80      	pop	{r7, pc}
 80044ec:	2400169c 	.word	0x2400169c
 80044f0:	58001400 	.word	0x58001400

080044f4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b0c0      	sub	sp, #256	; 0x100
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044fc:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004500:	2200      	movs	r2, #0
 8004502:	601a      	str	r2, [r3, #0]
 8004504:	605a      	str	r2, [r3, #4]
 8004506:	609a      	str	r2, [r3, #8]
 8004508:	60da      	str	r2, [r3, #12]
 800450a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800450c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004510:	22c0      	movs	r2, #192	; 0xc0
 8004512:	2100      	movs	r1, #0
 8004514:	4618      	mov	r0, r3
 8004516:	f024 fded 	bl	80290f4 <memset>
  if(spiHandle->Instance==SPI1)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4aaa      	ldr	r2, [pc, #680]	; (80047c8 <HAL_SPI_MspInit+0x2d4>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d15b      	bne.n	80045dc <HAL_SPI_MspInit+0xe8>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8004524:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004528:	f04f 0300 	mov.w	r3, #0
 800452c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8004530:	2300      	movs	r3, #0
 8004532:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004536:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800453a:	4618      	mov	r0, r3
 800453c:	f00a fb90 	bl	800ec60 <HAL_RCCEx_PeriphCLKConfig>
 8004540:	4603      	mov	r3, r0
 8004542:	2b00      	cmp	r3, #0
 8004544:	d001      	beq.n	800454a <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 8004546:	f7ff fd5d 	bl	8004004 <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800454a:	4ba0      	ldr	r3, [pc, #640]	; (80047cc <HAL_SPI_MspInit+0x2d8>)
 800454c:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8004550:	4a9e      	ldr	r2, [pc, #632]	; (80047cc <HAL_SPI_MspInit+0x2d8>)
 8004552:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004556:	f8c2 3150 	str.w	r3, [r2, #336]	; 0x150
 800455a:	4b9c      	ldr	r3, [pc, #624]	; (80047cc <HAL_SPI_MspInit+0x2d8>)
 800455c:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8004560:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004564:	627b      	str	r3, [r7, #36]	; 0x24
 8004566:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004568:	4b98      	ldr	r3, [pc, #608]	; (80047cc <HAL_SPI_MspInit+0x2d8>)
 800456a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800456e:	4a97      	ldr	r2, [pc, #604]	; (80047cc <HAL_SPI_MspInit+0x2d8>)
 8004570:	f043 0301 	orr.w	r3, r3, #1
 8004574:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8004578:	4b94      	ldr	r3, [pc, #592]	; (80047cc <HAL_SPI_MspInit+0x2d8>)
 800457a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800457e:	f003 0301 	and.w	r3, r3, #1
 8004582:	623b      	str	r3, [r7, #32]
 8004584:	6a3b      	ldr	r3, [r7, #32]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SD_SPI1_SCK_Pin;
 8004586:	2320      	movs	r3, #32
 8004588:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800458c:	2302      	movs	r3, #2
 800458e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004592:	2300      	movs	r3, #0
 8004594:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004598:	2303      	movs	r3, #3
 800459a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800459e:	2305      	movs	r3, #5
 80045a0:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    HAL_GPIO_Init(SD_SPI1_SCK_GPIO_Port, &GPIO_InitStruct);
 80045a4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80045a8:	4619      	mov	r1, r3
 80045aa:	4889      	ldr	r0, [pc, #548]	; (80047d0 <HAL_SPI_MspInit+0x2dc>)
 80045ac:	f008 fa3a 	bl	800ca24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SD_SPI1_MISO_Pin|SD_SPI1_MOSI_Pin;
 80045b0:	23c0      	movs	r3, #192	; 0xc0
 80045b2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045b6:	2302      	movs	r3, #2
 80045b8:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80045bc:	2301      	movs	r3, #1
 80045be:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045c2:	2303      	movs	r3, #3
 80045c4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80045c8:	2305      	movs	r3, #5
 80045ca:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045ce:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80045d2:	4619      	mov	r1, r3
 80045d4:	487e      	ldr	r0, [pc, #504]	; (80047d0 <HAL_SPI_MspInit+0x2dc>)
 80045d6:	f008 fa25 	bl	800ca24 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(SPI6_IRQn);
  /* USER CODE BEGIN SPI6_MspInit 1 */

  /* USER CODE END SPI6_MspInit 1 */
  }
}
 80045da:	e0f0      	b.n	80047be <HAL_SPI_MspInit+0x2ca>
  else if(spiHandle->Instance==SPI2)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a7c      	ldr	r2, [pc, #496]	; (80047d4 <HAL_SPI_MspInit+0x2e0>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d172      	bne.n	80046cc <HAL_SPI_MspInit+0x1d8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 80045e6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80045ea:	f04f 0300 	mov.w	r3, #0
 80045ee:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80045f2:	2300      	movs	r3, #0
 80045f4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80045f8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80045fc:	4618      	mov	r0, r3
 80045fe:	f00a fb2f 	bl	800ec60 <HAL_RCCEx_PeriphCLKConfig>
 8004602:	4603      	mov	r3, r0
 8004604:	2b00      	cmp	r3, #0
 8004606:	d001      	beq.n	800460c <HAL_SPI_MspInit+0x118>
      Error_Handler();
 8004608:	f7ff fcfc 	bl	8004004 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800460c:	4b6f      	ldr	r3, [pc, #444]	; (80047cc <HAL_SPI_MspInit+0x2d8>)
 800460e:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8004612:	4a6e      	ldr	r2, [pc, #440]	; (80047cc <HAL_SPI_MspInit+0x2d8>)
 8004614:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004618:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 800461c:	4b6b      	ldr	r3, [pc, #428]	; (80047cc <HAL_SPI_MspInit+0x2d8>)
 800461e:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8004622:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004626:	61fb      	str	r3, [r7, #28]
 8004628:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800462a:	4b68      	ldr	r3, [pc, #416]	; (80047cc <HAL_SPI_MspInit+0x2d8>)
 800462c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8004630:	4a66      	ldr	r2, [pc, #408]	; (80047cc <HAL_SPI_MspInit+0x2d8>)
 8004632:	f043 0304 	orr.w	r3, r3, #4
 8004636:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800463a:	4b64      	ldr	r3, [pc, #400]	; (80047cc <HAL_SPI_MspInit+0x2d8>)
 800463c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8004640:	f003 0304 	and.w	r3, r3, #4
 8004644:	61bb      	str	r3, [r7, #24]
 8004646:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004648:	4b60      	ldr	r3, [pc, #384]	; (80047cc <HAL_SPI_MspInit+0x2d8>)
 800464a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800464e:	4a5f      	ldr	r2, [pc, #380]	; (80047cc <HAL_SPI_MspInit+0x2d8>)
 8004650:	f043 0308 	orr.w	r3, r3, #8
 8004654:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8004658:	4b5c      	ldr	r3, [pc, #368]	; (80047cc <HAL_SPI_MspInit+0x2d8>)
 800465a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800465e:	f003 0308 	and.w	r3, r3, #8
 8004662:	617b      	str	r3, [r7, #20]
 8004664:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = LCD_SPI2_MOSI_Pin;
 8004666:	2302      	movs	r3, #2
 8004668:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800466c:	2302      	movs	r3, #2
 800466e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004672:	2300      	movs	r3, #0
 8004674:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004678:	2303      	movs	r3, #3
 800467a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800467e:	2305      	movs	r3, #5
 8004680:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    HAL_GPIO_Init(LCD_SPI2_MOSI_GPIO_Port, &GPIO_InitStruct);
 8004684:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004688:	4619      	mov	r1, r3
 800468a:	4853      	ldr	r0, [pc, #332]	; (80047d8 <HAL_SPI_MspInit+0x2e4>)
 800468c:	f008 f9ca 	bl	800ca24 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LCD_SPI2_SCK_Pin;
 8004690:	2308      	movs	r3, #8
 8004692:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004696:	2302      	movs	r3, #2
 8004698:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800469c:	2300      	movs	r3, #0
 800469e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046a2:	2303      	movs	r3, #3
 80046a4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80046a8:	2305      	movs	r3, #5
 80046aa:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    HAL_GPIO_Init(LCD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 80046ae:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80046b2:	4619      	mov	r1, r3
 80046b4:	4849      	ldr	r0, [pc, #292]	; (80047dc <HAL_SPI_MspInit+0x2e8>)
 80046b6:	f008 f9b5 	bl	800ca24 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 80046ba:	2200      	movs	r2, #0
 80046bc:	2105      	movs	r1, #5
 80046be:	2024      	movs	r0, #36	; 0x24
 80046c0:	f007 fb18 	bl	800bcf4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80046c4:	2024      	movs	r0, #36	; 0x24
 80046c6:	f007 fb2f 	bl	800bd28 <HAL_NVIC_EnableIRQ>
}
 80046ca:	e078      	b.n	80047be <HAL_SPI_MspInit+0x2ca>
  else if(spiHandle->Instance==SPI6)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a43      	ldr	r2, [pc, #268]	; (80047e0 <HAL_SPI_MspInit+0x2ec>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d173      	bne.n	80047be <HAL_SPI_MspInit+0x2ca>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI6;
 80046d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80046da:	f04f 0300 	mov.w	r3, #0
 80046de:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Spi6ClockSelection = RCC_SPI6CLKSOURCE_D3PCLK1;
 80046e2:	2300      	movs	r3, #0
 80046e4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80046e8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80046ec:	4618      	mov	r0, r3
 80046ee:	f00a fab7 	bl	800ec60 <HAL_RCCEx_PeriphCLKConfig>
 80046f2:	4603      	mov	r3, r0
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d001      	beq.n	80046fc <HAL_SPI_MspInit+0x208>
      Error_Handler();
 80046f8:	f7ff fc84 	bl	8004004 <Error_Handler>
    __HAL_RCC_SPI6_CLK_ENABLE();
 80046fc:	4b33      	ldr	r3, [pc, #204]	; (80047cc <HAL_SPI_MspInit+0x2d8>)
 80046fe:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8004702:	4a32      	ldr	r2, [pc, #200]	; (80047cc <HAL_SPI_MspInit+0x2d8>)
 8004704:	f043 0320 	orr.w	r3, r3, #32
 8004708:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 800470c:	4b2f      	ldr	r3, [pc, #188]	; (80047cc <HAL_SPI_MspInit+0x2d8>)
 800470e:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8004712:	f003 0320 	and.w	r3, r3, #32
 8004716:	613b      	str	r3, [r7, #16]
 8004718:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800471a:	4b2c      	ldr	r3, [pc, #176]	; (80047cc <HAL_SPI_MspInit+0x2d8>)
 800471c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8004720:	4a2a      	ldr	r2, [pc, #168]	; (80047cc <HAL_SPI_MspInit+0x2d8>)
 8004722:	f043 0304 	orr.w	r3, r3, #4
 8004726:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800472a:	4b28      	ldr	r3, [pc, #160]	; (80047cc <HAL_SPI_MspInit+0x2d8>)
 800472c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8004730:	f003 0304 	and.w	r3, r3, #4
 8004734:	60fb      	str	r3, [r7, #12]
 8004736:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8004738:	4b24      	ldr	r3, [pc, #144]	; (80047cc <HAL_SPI_MspInit+0x2d8>)
 800473a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800473e:	4a23      	ldr	r2, [pc, #140]	; (80047cc <HAL_SPI_MspInit+0x2d8>)
 8004740:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004744:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8004748:	4b20      	ldr	r3, [pc, #128]	; (80047cc <HAL_SPI_MspInit+0x2d8>)
 800474a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800474e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004752:	60bb      	str	r3, [r7, #8]
 8004754:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = IMU_SCL_SPI6_SCK_Pin;
 8004756:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800475a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800475e:	2302      	movs	r3, #2
 8004760:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004764:	2300      	movs	r3, #0
 8004766:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800476a:	2303      	movs	r3, #3
 800476c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI6;
 8004770:	2305      	movs	r3, #5
 8004772:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    HAL_GPIO_Init(IMU_SCL_SPI6_SCK_GPIO_Port, &GPIO_InitStruct);
 8004776:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800477a:	4619      	mov	r1, r3
 800477c:	4816      	ldr	r0, [pc, #88]	; (80047d8 <HAL_SPI_MspInit+0x2e4>)
 800477e:	f008 f951 	bl	800ca24 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = IMU_SDA_SPI6_MISO_Pin|IMU_DI_SPI6_MOSI_Pin;
 8004782:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8004786:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800478a:	2302      	movs	r3, #2
 800478c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004790:	2300      	movs	r3, #0
 8004792:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004796:	2303      	movs	r3, #3
 8004798:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI6;
 800479c:	2305      	movs	r3, #5
 800479e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80047a2:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80047a6:	4619      	mov	r1, r3
 80047a8:	480e      	ldr	r0, [pc, #56]	; (80047e4 <HAL_SPI_MspInit+0x2f0>)
 80047aa:	f008 f93b 	bl	800ca24 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI6_IRQn, 5, 0);
 80047ae:	2200      	movs	r2, #0
 80047b0:	2105      	movs	r1, #5
 80047b2:	2056      	movs	r0, #86	; 0x56
 80047b4:	f007 fa9e 	bl	800bcf4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI6_IRQn);
 80047b8:	2056      	movs	r0, #86	; 0x56
 80047ba:	f007 fab5 	bl	800bd28 <HAL_NVIC_EnableIRQ>
}
 80047be:	bf00      	nop
 80047c0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}
 80047c8:	40013000 	.word	0x40013000
 80047cc:	58024400 	.word	0x58024400
 80047d0:	58020000 	.word	0x58020000
 80047d4:	40003800 	.word	0x40003800
 80047d8:	58020800 	.word	0x58020800
 80047dc:	58020c00 	.word	0x58020c00
 80047e0:	58001400 	.word	0x58001400
 80047e4:	58021800 	.word	0x58021800

080047e8 <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b082      	sub	sp, #8
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]

  if(spiHandle->Instance==SPI1)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a23      	ldr	r2, [pc, #140]	; (8004884 <HAL_SPI_MspDeInit+0x9c>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d10c      	bne.n	8004814 <HAL_SPI_MspDeInit+0x2c>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 80047fa:	4b23      	ldr	r3, [pc, #140]	; (8004888 <HAL_SPI_MspDeInit+0xa0>)
 80047fc:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8004800:	4a21      	ldr	r2, [pc, #132]	; (8004888 <HAL_SPI_MspDeInit+0xa0>)
 8004802:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004806:	f8c2 3150 	str.w	r3, [r2, #336]	; 0x150
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, SD_SPI1_SCK_Pin|SD_SPI1_MISO_Pin|SD_SPI1_MOSI_Pin);
 800480a:	21e0      	movs	r1, #224	; 0xe0
 800480c:	481f      	ldr	r0, [pc, #124]	; (800488c <HAL_SPI_MspDeInit+0xa4>)
 800480e:	f008 fab9 	bl	800cd84 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(SPI6_IRQn);
  /* USER CODE BEGIN SPI6_MspDeInit 1 */

  /* USER CODE END SPI6_MspDeInit 1 */
  }
}
 8004812:	e032      	b.n	800487a <HAL_SPI_MspDeInit+0x92>
  else if(spiHandle->Instance==SPI2)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4a1d      	ldr	r2, [pc, #116]	; (8004890 <HAL_SPI_MspDeInit+0xa8>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d113      	bne.n	8004846 <HAL_SPI_MspDeInit+0x5e>
    __HAL_RCC_SPI2_CLK_DISABLE();
 800481e:	4b1a      	ldr	r3, [pc, #104]	; (8004888 <HAL_SPI_MspDeInit+0xa0>)
 8004820:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8004824:	4a18      	ldr	r2, [pc, #96]	; (8004888 <HAL_SPI_MspDeInit+0xa0>)
 8004826:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800482a:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
    HAL_GPIO_DeInit(LCD_SPI2_MOSI_GPIO_Port, LCD_SPI2_MOSI_Pin);
 800482e:	2102      	movs	r1, #2
 8004830:	4818      	ldr	r0, [pc, #96]	; (8004894 <HAL_SPI_MspDeInit+0xac>)
 8004832:	f008 faa7 	bl	800cd84 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(LCD_SPI2_SCK_GPIO_Port, LCD_SPI2_SCK_Pin);
 8004836:	2108      	movs	r1, #8
 8004838:	4817      	ldr	r0, [pc, #92]	; (8004898 <HAL_SPI_MspDeInit+0xb0>)
 800483a:	f008 faa3 	bl	800cd84 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(SPI2_IRQn);
 800483e:	2024      	movs	r0, #36	; 0x24
 8004840:	f007 fa80 	bl	800bd44 <HAL_NVIC_DisableIRQ>
}
 8004844:	e019      	b.n	800487a <HAL_SPI_MspDeInit+0x92>
  else if(spiHandle->Instance==SPI6)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4a14      	ldr	r2, [pc, #80]	; (800489c <HAL_SPI_MspDeInit+0xb4>)
 800484c:	4293      	cmp	r3, r2
 800484e:	d114      	bne.n	800487a <HAL_SPI_MspDeInit+0x92>
    __HAL_RCC_SPI6_CLK_DISABLE();
 8004850:	4b0d      	ldr	r3, [pc, #52]	; (8004888 <HAL_SPI_MspDeInit+0xa0>)
 8004852:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8004856:	4a0c      	ldr	r2, [pc, #48]	; (8004888 <HAL_SPI_MspDeInit+0xa0>)
 8004858:	f023 0320 	bic.w	r3, r3, #32
 800485c:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
    HAL_GPIO_DeInit(IMU_SCL_SPI6_SCK_GPIO_Port, IMU_SCL_SPI6_SCK_Pin);
 8004860:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004864:	480b      	ldr	r0, [pc, #44]	; (8004894 <HAL_SPI_MspDeInit+0xac>)
 8004866:	f008 fa8d 	bl	800cd84 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOG, IMU_SDA_SPI6_MISO_Pin|IMU_DI_SPI6_MOSI_Pin);
 800486a:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
 800486e:	480c      	ldr	r0, [pc, #48]	; (80048a0 <HAL_SPI_MspDeInit+0xb8>)
 8004870:	f008 fa88 	bl	800cd84 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(SPI6_IRQn);
 8004874:	2056      	movs	r0, #86	; 0x56
 8004876:	f007 fa65 	bl	800bd44 <HAL_NVIC_DisableIRQ>
}
 800487a:	bf00      	nop
 800487c:	3708      	adds	r7, #8
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}
 8004882:	bf00      	nop
 8004884:	40013000 	.word	0x40013000
 8004888:	58024400 	.word	0x58024400
 800488c:	58020000 	.word	0x58020000
 8004890:	40003800 	.word	0x40003800
 8004894:	58020800 	.word	0x58020800
 8004898:	58020c00 	.word	0x58020c00
 800489c:	58001400 	.word	0x58001400
 80048a0:	58021800 	.word	0x58021800

080048a4 <bootn>:

// ------------------------------------------------------------------------
// Private methods

static void bootn(bool state)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b082      	sub	sp, #8
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	4603      	mov	r3, r0
 80048ac:	71fb      	strb	r3, [r7, #7]
    // HAL_GPIO_WritePin(BOOTN_PORT, BOOTN_PIN,
    //                   state ? GPIO_PIN_SET : GPIO_PIN_RESET);
    HAL_GPIO_WritePin(IMU_BT_GPIO_Port, IMU_BT_Pin,
 80048ae:	79fb      	ldrb	r3, [r7, #7]
 80048b0:	461a      	mov	r2, r3
 80048b2:	2180      	movs	r1, #128	; 0x80
 80048b4:	4803      	ldr	r0, [pc, #12]	; (80048c4 <bootn+0x20>)
 80048b6:	f008 fb87 	bl	800cfc8 <HAL_GPIO_WritePin>
                      state ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 80048ba:	bf00      	nop
 80048bc:	3708      	adds	r7, #8
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	bf00      	nop
 80048c4:	58020c00 	.word	0x58020c00

080048c8 <rstn>:

static void rstn(bool state)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b082      	sub	sp, #8
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	4603      	mov	r3, r0
 80048d0:	71fb      	strb	r3, [r7, #7]
    // HAL_GPIO_WritePin(RSTN_PORT, RSTN_PIN,
    //                   state ? GPIO_PIN_SET : GPIO_PIN_RESET);
    HAL_GPIO_WritePin(IMU_RST_GPIO_Port, IMU_RST_Pin,
 80048d2:	79fb      	ldrb	r3, [r7, #7]
 80048d4:	461a      	mov	r2, r3
 80048d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80048da:	4803      	ldr	r0, [pc, #12]	; (80048e8 <rstn+0x20>)
 80048dc:	f008 fb74 	bl	800cfc8 <HAL_GPIO_WritePin>
                      state ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 80048e0:	bf00      	nop
 80048e2:	3708      	adds	r7, #8
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}
 80048e8:	58021800 	.word	0x58021800

080048ec <ps0_waken>:

static void ps0_waken(bool state)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b082      	sub	sp, #8
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	4603      	mov	r3, r0
 80048f4:	71fb      	strb	r3, [r7, #7]
    // HAL_GPIO_WritePin(PS0_WAKEN_PORT, PS0_WAKEN_PIN,
    //                   state ? GPIO_PIN_SET : GPIO_PIN_RESET);
    HAL_GPIO_WritePin(IMU_P0_WAKEN_GPIO_Port, IMU_P0_WAKEN_Pin,
 80048f6:	79fb      	ldrb	r3, [r7, #7]
 80048f8:	461a      	mov	r2, r3
 80048fa:	2110      	movs	r1, #16
 80048fc:	4803      	ldr	r0, [pc, #12]	; (800490c <ps0_waken+0x20>)
 80048fe:	f008 fb63 	bl	800cfc8 <HAL_GPIO_WritePin>
                      state ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8004902:	bf00      	nop
 8004904:	3708      	adds	r7, #8
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}
 800490a:	bf00      	nop
 800490c:	58020c00 	.word	0x58020c00

08004910 <ps1>:

static void ps1(bool state)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b082      	sub	sp, #8
 8004914:	af00      	add	r7, sp, #0
 8004916:	4603      	mov	r3, r0
 8004918:	71fb      	strb	r3, [r7, #7]
    // HAL_GPIO_WritePin(PS1_PORT, PS1_PIN,
    //                   state ? GPIO_PIN_SET : GPIO_PIN_RESET);
    HAL_GPIO_WritePin(IMU_P1_GPIO_Port, IMU_P1_Pin,
 800491a:	79fb      	ldrb	r3, [r7, #7]
 800491c:	461a      	mov	r2, r3
 800491e:	2104      	movs	r1, #4
 8004920:	4803      	ldr	r0, [pc, #12]	; (8004930 <ps1+0x20>)
 8004922:	f008 fb51 	bl	800cfc8 <HAL_GPIO_WritePin>
                      state ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8004926:	bf00      	nop
 8004928:	3708      	adds	r7, #8
 800492a:	46bd      	mov	sp, r7
 800492c:	bd80      	pop	{r7, pc}
 800492e:	bf00      	nop
 8004930:	58020c00 	.word	0x58020c00

08004934 <csn>:

static void csn(bool state)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b082      	sub	sp, #8
 8004938:	af00      	add	r7, sp, #0
 800493a:	4603      	mov	r3, r0
 800493c:	71fb      	strb	r3, [r7, #7]
    // HAL_GPIO_WritePin(CSN_PORT, CSN_PIN,
    //                   state ? GPIO_PIN_SET : GPIO_PIN_RESET);
    HAL_GPIO_WritePin(IMU_CS_GPIO_Port, IMU_CS_Pin,
 800493e:	79fb      	ldrb	r3, [r7, #7]
 8004940:	461a      	mov	r2, r3
 8004942:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004946:	4803      	ldr	r0, [pc, #12]	; (8004954 <csn+0x20>)
 8004948:	f008 fb3e 	bl	800cfc8 <HAL_GPIO_WritePin>
                      state ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 800494c:	bf00      	nop
 800494e:	3708      	adds	r7, #8
 8004950:	46bd      	mov	sp, r7
 8004952:	bd80      	pop	{r7, pc}
 8004954:	58021800 	.word	0x58021800

08004958 <timeNowUs>:

static uint32_t timeNowUs(void)
{
 8004958:	b480      	push	{r7}
 800495a:	af00      	add	r7, sp, #0
    return __HAL_TIM_GET_COUNTER(phtim);
 800495c:	4b04      	ldr	r3, [pc, #16]	; (8004970 <timeNowUs+0x18>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8004964:	4618      	mov	r0, r3
 8004966:	46bd      	mov	sp, r7
 8004968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496c:	4770      	bx	lr
 800496e:	bf00      	nop
 8004970:	240004e8 	.word	0x240004e8

08004974 <spiDummyOp>:
    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
}
*/

static void spiDummyOp(void)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b084      	sub	sp, #16
 8004978:	af02      	add	r7, sp, #8
 800497a:	23aa      	movs	r3, #170	; 0xaa
 800497c:	713b      	strb	r3, [r7, #4]
    uint8_t dummyTx[1];
    uint8_t dummyRx[1];
    
    memset(dummyTx, 0xAA, sizeof(dummyTx));

    HAL_SPI_TransmitReceive(phspi, dummyTx, dummyRx, sizeof(dummyTx), 2);
 800497e:	4b06      	ldr	r3, [pc, #24]	; (8004998 <spiDummyOp+0x24>)
 8004980:	6818      	ldr	r0, [r3, #0]
 8004982:	463a      	mov	r2, r7
 8004984:	1d39      	adds	r1, r7, #4
 8004986:	2302      	movs	r3, #2
 8004988:	9300      	str	r3, [sp, #0]
 800498a:	2301      	movs	r3, #1
 800498c:	f00c ffca 	bl	8011924 <HAL_SPI_TransmitReceive>
}
 8004990:	bf00      	nop
 8004992:	3708      	adds	r7, #8
 8004994:	46bd      	mov	sp, r7
 8004996:	bd80      	pop	{r7, pc}
 8004998:	240004ec 	.word	0x240004ec

0800499c <enableInts>:
    hal_init_spi(dfu);
}
*/

static void enableInts(void)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	af00      	add	r7, sp, #0
    // HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
    HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80049a0:	2017      	movs	r0, #23
 80049a2:	f007 f9c1 	bl	800bd28 <HAL_NVIC_EnableIRQ>

    // HAL_NVIC_EnableIRQ(SPI1_IRQn);
    HAL_NVIC_EnableIRQ(SPI6_IRQn);
 80049a6:	2056      	movs	r0, #86	; 0x56
 80049a8:	f007 f9be 	bl	800bd28 <HAL_NVIC_EnableIRQ>
}
 80049ac:	bf00      	nop
 80049ae:	bd80      	pop	{r7, pc}

080049b0 <disableInts>:


static void disableInts()
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	af00      	add	r7, sp, #0
    HAL_NVIC_DisableIRQ(SPI6_IRQn);
 80049b4:	2056      	movs	r0, #86	; 0x56
 80049b6:	f007 f9c5 	bl	800bd44 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 80049ba:	2017      	movs	r0, #23
 80049bc:	f007 f9c2 	bl	800bd44 <HAL_NVIC_DisableIRQ>
}
 80049c0:	bf00      	nop
 80049c2:	bd80      	pop	{r7, pc}

080049c4 <spiActivate>:
// Attempt to start a SPI operation.
// This can be done from interrupt context or with interrupts disabled.
// If SPI periph is not in use and there is data to send or receive,
// this will start a SPI operation.
static void spiActivate(void)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	af00      	add	r7, sp, #0
    if ((spiState == SPI_IDLE) && (rxBufLen == 0))
 80049c8:	4b19      	ldr	r3, [pc, #100]	; (8004a30 <spiActivate+0x6c>)
 80049ca:	781b      	ldrb	r3, [r3, #0]
 80049cc:	2b03      	cmp	r3, #3
 80049ce:	d12c      	bne.n	8004a2a <spiActivate+0x66>
 80049d0:	4b18      	ldr	r3, [pc, #96]	; (8004a34 <spiActivate+0x70>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d128      	bne.n	8004a2a <spiActivate+0x66>
    {
        if (rxReady)
 80049d8:	4b17      	ldr	r3, [pc, #92]	; (8004a38 <spiActivate+0x74>)
 80049da:	781b      	ldrb	r3, [r3, #0]
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d023      	beq.n	8004a2a <spiActivate+0x66>
        {
            // reset flag that was set with INTN
            rxReady = false;
 80049e2:	4b15      	ldr	r3, [pc, #84]	; (8004a38 <spiActivate+0x74>)
 80049e4:	2200      	movs	r2, #0
 80049e6:	701a      	strb	r2, [r3, #0]
            
            // assert CSN
            csn(false);
 80049e8:	2000      	movs	r0, #0
 80049ea:	f7ff ffa3 	bl	8004934 <csn>

            if (txBufLen > 0)
 80049ee:	4b13      	ldr	r3, [pc, #76]	; (8004a3c <spiActivate+0x78>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d00f      	beq.n	8004a16 <spiActivate+0x52>
            {
                spiState = SPI_WRITE;
 80049f6:	4b0e      	ldr	r3, [pc, #56]	; (8004a30 <spiActivate+0x6c>)
 80049f8:	2206      	movs	r2, #6
 80049fa:	701a      	strb	r2, [r3, #0]
                
                // Start operation to write (and, incidentally, read)
                HAL_SPI_TransmitReceive_IT(phspi, txBuf, rxBuf, txBufLen);
 80049fc:	4b10      	ldr	r3, [pc, #64]	; (8004a40 <spiActivate+0x7c>)
 80049fe:	6818      	ldr	r0, [r3, #0]
 8004a00:	4b0e      	ldr	r3, [pc, #56]	; (8004a3c <spiActivate+0x78>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	b29b      	uxth	r3, r3
 8004a06:	4a0f      	ldr	r2, [pc, #60]	; (8004a44 <spiActivate+0x80>)
 8004a08:	490f      	ldr	r1, [pc, #60]	; (8004a48 <spiActivate+0x84>)
 8004a0a:	f00d fa5f 	bl	8011ecc <HAL_SPI_TransmitReceive_IT>

                // Deassert Wake
                ps0_waken(true);
 8004a0e:	2001      	movs	r0, #1
 8004a10:	f7ff ff6c 	bl	80048ec <ps0_waken>
                // Start SPI operation to read header (writing zeros)
                HAL_SPI_TransmitReceive_IT(phspi, (uint8_t *)txZeros, rxBuf, READ_LEN);
            }
        }
    }
}
 8004a14:	e009      	b.n	8004a2a <spiActivate+0x66>
                spiState = SPI_RD_HDR;
 8004a16:	4b06      	ldr	r3, [pc, #24]	; (8004a30 <spiActivate+0x6c>)
 8004a18:	2204      	movs	r2, #4
 8004a1a:	701a      	strb	r2, [r3, #0]
                HAL_SPI_TransmitReceive_IT(phspi, (uint8_t *)txZeros, rxBuf, READ_LEN);
 8004a1c:	4b08      	ldr	r3, [pc, #32]	; (8004a40 <spiActivate+0x7c>)
 8004a1e:	6818      	ldr	r0, [r3, #0]
 8004a20:	2304      	movs	r3, #4
 8004a22:	4a08      	ldr	r2, [pc, #32]	; (8004a44 <spiActivate+0x80>)
 8004a24:	4909      	ldr	r1, [pc, #36]	; (8004a4c <spiActivate+0x88>)
 8004a26:	f00d fa51 	bl	8011ecc <HAL_SPI_TransmitReceive_IT>
}
 8004a2a:	bf00      	nop
 8004a2c:	bd80      	pop	{r7, pc}
 8004a2e:	bf00      	nop
 8004a30:	24001750 	.word	0x24001750
 8004a34:	24001b5c 	.word	0x24001b5c
 8004a38:	24001759 	.word	0x24001759
 8004a3c:	24001be4 	.word	0x24001be4
 8004a40:	240004ec 	.word	0x240004ec
 8004a44:	2400175c 	.word	0x2400175c
 8004a48:	24001b64 	.word	0x24001b64
 8004a4c:	0802ddc0 	.word	0x0802ddc0

08004a50 <spiCompleted>:
// Handle the end of a SPI operation.
// This can be done from interrupt context or with interrupts disabled.
// Depending on spiState, it may start a follow-up operation or transition
// to idle.  In the latter case, it will call spiActivate
static void spiCompleted(void)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b082      	sub	sp, #8
 8004a54:	af00      	add	r7, sp, #0
    // Get length of payload available
    uint16_t rxLen = (rxBuf[0] + (rxBuf[1] << 8)) & ~0x8000;
 8004a56:	4b33      	ldr	r3, [pc, #204]	; (8004b24 <spiCompleted+0xd4>)
 8004a58:	781b      	ldrb	r3, [r3, #0]
 8004a5a:	b29a      	uxth	r2, r3
 8004a5c:	4b31      	ldr	r3, [pc, #196]	; (8004b24 <spiCompleted+0xd4>)
 8004a5e:	785b      	ldrb	r3, [r3, #1]
 8004a60:	b29b      	uxth	r3, r3
 8004a62:	021b      	lsls	r3, r3, #8
 8004a64:	b29b      	uxth	r3, r3
 8004a66:	4413      	add	r3, r2
 8004a68:	b29b      	uxth	r3, r3
 8004a6a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004a6e:	80fb      	strh	r3, [r7, #6]
        
    // Truncate that to max len we can read
    if (rxLen > sizeof(rxBuf))
 8004a70:	88fb      	ldrh	r3, [r7, #6]
 8004a72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a76:	d902      	bls.n	8004a7e <spiCompleted+0x2e>
    {
        rxLen = sizeof(rxBuf);
 8004a78:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a7c:	80fb      	strh	r3, [r7, #6]
    }

    if (spiState == SPI_DUMMY)
 8004a7e:	4b2a      	ldr	r3, [pc, #168]	; (8004b28 <spiCompleted+0xd8>)
 8004a80:	781b      	ldrb	r3, [r3, #0]
 8004a82:	2b01      	cmp	r3, #1
 8004a84:	d103      	bne.n	8004a8e <spiCompleted+0x3e>
    {
        // SPI Dummy operation completed, transition now to idle
        spiState = SPI_IDLE;
 8004a86:	4b28      	ldr	r3, [pc, #160]	; (8004b28 <spiCompleted+0xd8>)
 8004a88:	2203      	movs	r2, #3
 8004a8a:	701a      	strb	r2, [r3, #0]
        spiState = SPI_IDLE;

        // Activate the next operation, if any.
        spiActivate();
    }
}
 8004a8c:	e046      	b.n	8004b1c <spiCompleted+0xcc>
    else if (spiState == SPI_RD_HDR)
 8004a8e:	4b26      	ldr	r3, [pc, #152]	; (8004b28 <spiCompleted+0xd8>)
 8004a90:	781b      	ldrb	r3, [r3, #0]
 8004a92:	2b04      	cmp	r3, #4
 8004a94:	d11b      	bne.n	8004ace <spiCompleted+0x7e>
        if (rxLen > READ_LEN) {
 8004a96:	88fb      	ldrh	r3, [r7, #6]
 8004a98:	2b04      	cmp	r3, #4
 8004a9a:	d90c      	bls.n	8004ab6 <spiCompleted+0x66>
            spiState = SPI_RD_BODY;
 8004a9c:	4b22      	ldr	r3, [pc, #136]	; (8004b28 <spiCompleted+0xd8>)
 8004a9e:	2205      	movs	r2, #5
 8004aa0:	701a      	strb	r2, [r3, #0]
            HAL_SPI_TransmitReceive_IT(phspi, (uint8_t *)txZeros, rxBuf+READ_LEN, rxLen-READ_LEN);
 8004aa2:	4b22      	ldr	r3, [pc, #136]	; (8004b2c <spiCompleted+0xdc>)
 8004aa4:	6818      	ldr	r0, [r3, #0]
 8004aa6:	4a22      	ldr	r2, [pc, #136]	; (8004b30 <spiCompleted+0xe0>)
 8004aa8:	88fb      	ldrh	r3, [r7, #6]
 8004aaa:	3b04      	subs	r3, #4
 8004aac:	b29b      	uxth	r3, r3
 8004aae:	4921      	ldr	r1, [pc, #132]	; (8004b34 <spiCompleted+0xe4>)
 8004ab0:	f00d fa0c 	bl	8011ecc <HAL_SPI_TransmitReceive_IT>
}
 8004ab4:	e032      	b.n	8004b1c <spiCompleted+0xcc>
            csn(true);            // deassert CSN
 8004ab6:	2001      	movs	r0, #1
 8004ab8:	f7ff ff3c 	bl	8004934 <csn>
            rxBufLen = 0;         // no rx data available
 8004abc:	4b1e      	ldr	r3, [pc, #120]	; (8004b38 <spiCompleted+0xe8>)
 8004abe:	2200      	movs	r2, #0
 8004ac0:	601a      	str	r2, [r3, #0]
            spiState = SPI_IDLE;  // back to idle state
 8004ac2:	4b19      	ldr	r3, [pc, #100]	; (8004b28 <spiCompleted+0xd8>)
 8004ac4:	2203      	movs	r2, #3
 8004ac6:	701a      	strb	r2, [r3, #0]
            spiActivate();        // activate next operation, if any.
 8004ac8:	f7ff ff7c 	bl	80049c4 <spiActivate>
}
 8004acc:	e026      	b.n	8004b1c <spiCompleted+0xcc>
    else if (spiState == SPI_RD_BODY)
 8004ace:	4b16      	ldr	r3, [pc, #88]	; (8004b28 <spiCompleted+0xd8>)
 8004ad0:	781b      	ldrb	r3, [r3, #0]
 8004ad2:	2b05      	cmp	r3, #5
 8004ad4:	d10b      	bne.n	8004aee <spiCompleted+0x9e>
        csn(true);
 8004ad6:	2001      	movs	r0, #1
 8004ad8:	f7ff ff2c 	bl	8004934 <csn>
        rxBufLen = rxLen;
 8004adc:	88fb      	ldrh	r3, [r7, #6]
 8004ade:	4a16      	ldr	r2, [pc, #88]	; (8004b38 <spiCompleted+0xe8>)
 8004ae0:	6013      	str	r3, [r2, #0]
        spiState = SPI_IDLE;
 8004ae2:	4b11      	ldr	r3, [pc, #68]	; (8004b28 <spiCompleted+0xd8>)
 8004ae4:	2203      	movs	r2, #3
 8004ae6:	701a      	strb	r2, [r3, #0]
        spiActivate();
 8004ae8:	f7ff ff6c 	bl	80049c4 <spiActivate>
}
 8004aec:	e016      	b.n	8004b1c <spiCompleted+0xcc>
    else if (spiState == SPI_WRITE)
 8004aee:	4b0e      	ldr	r3, [pc, #56]	; (8004b28 <spiCompleted+0xd8>)
 8004af0:	781b      	ldrb	r3, [r3, #0]
 8004af2:	2b06      	cmp	r3, #6
 8004af4:	d112      	bne.n	8004b1c <spiCompleted+0xcc>
        csn(true);
 8004af6:	2001      	movs	r0, #1
 8004af8:	f7ff ff1c 	bl	8004934 <csn>
        rxBufLen = (txBufLen < rxLen) ? txBufLen : rxLen;
 8004afc:	88fa      	ldrh	r2, [r7, #6]
 8004afe:	4b0f      	ldr	r3, [pc, #60]	; (8004b3c <spiCompleted+0xec>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4293      	cmp	r3, r2
 8004b04:	bf28      	it	cs
 8004b06:	4613      	movcs	r3, r2
 8004b08:	4a0b      	ldr	r2, [pc, #44]	; (8004b38 <spiCompleted+0xe8>)
 8004b0a:	6013      	str	r3, [r2, #0]
        txBufLen = 0;
 8004b0c:	4b0b      	ldr	r3, [pc, #44]	; (8004b3c <spiCompleted+0xec>)
 8004b0e:	2200      	movs	r2, #0
 8004b10:	601a      	str	r2, [r3, #0]
        spiState = SPI_IDLE;
 8004b12:	4b05      	ldr	r3, [pc, #20]	; (8004b28 <spiCompleted+0xd8>)
 8004b14:	2203      	movs	r2, #3
 8004b16:	701a      	strb	r2, [r3, #0]
        spiActivate();
 8004b18:	f7ff ff54 	bl	80049c4 <spiActivate>
}
 8004b1c:	bf00      	nop
 8004b1e:	3708      	adds	r7, #8
 8004b20:	46bd      	mov	sp, r7
 8004b22:	bd80      	pop	{r7, pc}
 8004b24:	2400175c 	.word	0x2400175c
 8004b28:	24001750 	.word	0x24001750
 8004b2c:	240004ec 	.word	0x240004ec
 8004b30:	24001760 	.word	0x24001760
 8004b34:	0802ddc0 	.word	0x0802ddc0
 8004b38:	24001b5c 	.word	0x24001b5c
 8004b3c:	24001be4 	.word	0x24001be4

08004b40 <IMU_Activate>:


// Interrupt handlers and SPI operation callbacks
// modified by Liaw HC
void IMU_Activate(void)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	af00      	add	r7, sp, #0
	rxTimestamp_us = timeNowUs();
 8004b44:	f7ff ff08 	bl	8004958 <timeNowUs>
 8004b48:	4603      	mov	r3, r0
 8004b4a:	4a06      	ldr	r2, [pc, #24]	; (8004b64 <IMU_Activate+0x24>)
 8004b4c:	6013      	str	r3, [r2, #0]

	inReset = false;
 8004b4e:	4b06      	ldr	r3, [pc, #24]	; (8004b68 <IMU_Activate+0x28>)
 8004b50:	2200      	movs	r2, #0
 8004b52:	701a      	strb	r2, [r3, #0]
	rxReady = true;
 8004b54:	4b05      	ldr	r3, [pc, #20]	; (8004b6c <IMU_Activate+0x2c>)
 8004b56:	2201      	movs	r2, #1
 8004b58:	701a      	strb	r2, [r3, #0]

	// Start read, if possible
	spiActivate();
 8004b5a:	f7ff ff33 	bl	80049c4 <spiActivate>
}
 8004b5e:	bf00      	nop
 8004b60:	bd80      	pop	{r7, pc}
 8004b62:	bf00      	nop
 8004b64:	24001754 	.word	0x24001754
 8004b68:	24001758 	.word	0x24001758
 8004b6c:	24001759 	.word	0x24001759

08004b70 <HAL_SPI_TxRxCpltCallback>:
    HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
}
*/

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef * hspi)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b082      	sub	sp, #8
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
    if (isOpen)
 8004b78:	4b04      	ldr	r3, [pc, #16]	; (8004b8c <HAL_SPI_TxRxCpltCallback+0x1c>)
 8004b7a:	781b      	ldrb	r3, [r3, #0]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d001      	beq.n	8004b84 <HAL_SPI_TxRxCpltCallback+0x14>
    {
        spiCompleted();
 8004b80:	f7ff ff66 	bl	8004a50 <spiCompleted>
    }
}
 8004b84:	bf00      	nop
 8004b86:	3708      	adds	r7, #8
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bd80      	pop	{r7, pc}
 8004b8c:	24001bfc 	.word	0x24001bfc

08004b90 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef * hspi)
{
 8004b90:	b480      	push	{r7}
 8004b92:	b083      	sub	sp, #12
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
    // Shouldn't happen
    while (1);
 8004b98:	e7fe      	b.n	8004b98 <HAL_SPI_ErrorCallback+0x8>

08004b9a <delayUs>:
    HAL_SPI_IRQHandler(phspi);
}
*/

void delayUs(uint32_t delay)
{
 8004b9a:	b580      	push	{r7, lr}
 8004b9c:	b084      	sub	sp, #16
 8004b9e:	af00      	add	r7, sp, #0
 8004ba0:	6078      	str	r0, [r7, #4]
    volatile uint32_t now = timeNowUs();
 8004ba2:	f7ff fed9 	bl	8004958 <timeNowUs>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	60bb      	str	r3, [r7, #8]
    uint32_t start = now;
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	60fb      	str	r3, [r7, #12]
    while ((now - start) < delay)
 8004bae:	e003      	b.n	8004bb8 <delayUs+0x1e>
    {
        now = timeNowUs();
 8004bb0:	f7ff fed2 	bl	8004958 <timeNowUs>
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	60bb      	str	r3, [r7, #8]
    while ((now - start) < delay)
 8004bb8:	68ba      	ldr	r2, [r7, #8]
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	1ad3      	subs	r3, r2, r3
 8004bbe:	687a      	ldr	r2, [r7, #4]
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d8f5      	bhi.n	8004bb0 <delayUs+0x16>
    }
}
 8004bc4:	bf00      	nop
 8004bc6:	bf00      	nop
 8004bc8:	3710      	adds	r7, #16
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bd80      	pop	{r7, pc}
	...

08004bd0 <resetDelayUs>:

void resetDelayUs(uint32_t delay)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b084      	sub	sp, #16
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
    volatile uint32_t now = timeNowUs();
 8004bd8:	f7ff febe 	bl	8004958 <timeNowUs>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	60bb      	str	r3, [r7, #8]
    uint32_t start = now;
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	60fb      	str	r3, [r7, #12]
    while (((now - start) < delay) && (inReset))
 8004be4:	e003      	b.n	8004bee <resetDelayUs+0x1e>
    {
        now = timeNowUs();
 8004be6:	f7ff feb7 	bl	8004958 <timeNowUs>
 8004bea:	4603      	mov	r3, r0
 8004bec:	60bb      	str	r3, [r7, #8]
    while (((now - start) < delay) && (inReset))
 8004bee:	68ba      	ldr	r2, [r7, #8]
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	1ad3      	subs	r3, r2, r3
 8004bf4:	687a      	ldr	r2, [r7, #4]
 8004bf6:	429a      	cmp	r2, r3
 8004bf8:	d904      	bls.n	8004c04 <resetDelayUs+0x34>
 8004bfa:	4b04      	ldr	r3, [pc, #16]	; (8004c0c <resetDelayUs+0x3c>)
 8004bfc:	781b      	ldrb	r3, [r3, #0]
 8004bfe:	b2db      	uxtb	r3, r3
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d1f0      	bne.n	8004be6 <resetDelayUs+0x16>
    }
}
 8004c04:	bf00      	nop
 8004c06:	3710      	adds	r7, #16
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}
 8004c0c:	24001758 	.word	0x24001758

08004c10 <sh2_spi_hal_open>:

// ------------------------------------------------------------------------
// SH2 SPI Hal Methods

static int sh2_spi_hal_open(sh2_Hal_t *self)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b084      	sub	sp, #16
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
    int retval = SH2_OK;
 8004c18:	2300      	movs	r3, #0
 8004c1a:	60fb      	str	r3, [r7, #12]

    if (isOpen)
 8004c1c:	4b20      	ldr	r3, [pc, #128]	; (8004ca0 <sh2_spi_hal_open+0x90>)
 8004c1e:	781b      	ldrb	r3, [r3, #0]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d002      	beq.n	8004c2a <sh2_spi_hal_open+0x1a>
    {
        // Can't open if another instance is already open
        return SH2_ERR;
 8004c24:	f04f 33ff 	mov.w	r3, #4294967295
 8004c28:	e035      	b.n	8004c96 <sh2_spi_hal_open+0x86>
    }

    isOpen = true;
 8004c2a:	4b1d      	ldr	r3, [pc, #116]	; (8004ca0 <sh2_spi_hal_open+0x90>)
 8004c2c:	2201      	movs	r2, #1
 8004c2e:	701a      	strb	r2, [r3, #0]

    // Init hardware (false -> non-DFU config)
    // hal_init_hw(false);

    // Hold in reset
    rstn(false);
 8004c30:	2000      	movs	r0, #0
 8004c32:	f7ff fe49 	bl	80048c8 <rstn>

    // deassert CSN
    csn(true);
 8004c36:	2001      	movs	r0, #1
 8004c38:	f7ff fe7c 	bl	8004934 <csn>

    // Clear rx, tx buffers
    rxBufLen = 0;
 8004c3c:	4b19      	ldr	r3, [pc, #100]	; (8004ca4 <sh2_spi_hal_open+0x94>)
 8004c3e:	2200      	movs	r2, #0
 8004c40:	601a      	str	r2, [r3, #0]
    txBufLen = 0;
 8004c42:	4b19      	ldr	r3, [pc, #100]	; (8004ca8 <sh2_spi_hal_open+0x98>)
 8004c44:	2200      	movs	r2, #0
 8004c46:	601a      	str	r2, [r3, #0]
    rxDataReady = false;
 8004c48:	4b18      	ldr	r3, [pc, #96]	; (8004cac <sh2_spi_hal_open+0x9c>)
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	701a      	strb	r2, [r3, #0]
    rxReady = false;
 8004c4e:	4b18      	ldr	r3, [pc, #96]	; (8004cb0 <sh2_spi_hal_open+0xa0>)
 8004c50:	2200      	movs	r2, #0
 8004c52:	701a      	strb	r2, [r3, #0]
    
    inReset = true;  // will change back to false when INTN serviced
 8004c54:	4b17      	ldr	r3, [pc, #92]	; (8004cb4 <sh2_spi_hal_open+0xa4>)
 8004c56:	2201      	movs	r2, #1
 8004c58:	701a      	strb	r2, [r3, #0]

    // Do dummy SPI operation
    // (First SPI op after reconfig has bad initial state of signals
    // so this is a throwaway operation.  Afterward, all is well.)
    spiState = SPI_DUMMY;
 8004c5a:	4b17      	ldr	r3, [pc, #92]	; (8004cb8 <sh2_spi_hal_open+0xa8>)
 8004c5c:	2201      	movs	r2, #1
 8004c5e:	701a      	strb	r2, [r3, #0]
    spiDummyOp();
 8004c60:	f7ff fe88 	bl	8004974 <spiDummyOp>
    spiState = SPI_IDLE;
 8004c64:	4b14      	ldr	r3, [pc, #80]	; (8004cb8 <sh2_spi_hal_open+0xa8>)
 8004c66:	2203      	movs	r2, #3
 8004c68:	701a      	strb	r2, [r3, #0]
    
    // Delay for RESET_DELAY_US to ensure reset takes effect
    delayUs(RESET_DELAY_US);
 8004c6a:	f242 7010 	movw	r0, #10000	; 0x2710
 8004c6e:	f7ff ff94 	bl	8004b9a <delayUs>
    
    // To boot in SHTP-SPI mode, must have PS1=1, PS0=1.
    // PS1 is set via jumper.
    // PS0 will be 1 PS1 jumper is 1 AND PS0_WAKEN sig is 1.
    // So we set PS0_WAKEN signal to 1
    ps0_waken(true);
 8004c72:	2001      	movs	r0, #1
 8004c74:	f7ff fe3a 	bl	80048ec <ps0_waken>
    ps1(true);
 8004c78:	2001      	movs	r0, #1
 8004c7a:	f7ff fe49 	bl	8004910 <ps1>

    // Deassert reset, boot in non-DFU mode
    bootn(true);
 8004c7e:	2001      	movs	r0, #1
 8004c80:	f7ff fe10 	bl	80048a4 <bootn>
    rstn(true);
 8004c84:	2001      	movs	r0, #1
 8004c86:	f7ff fe1f 	bl	80048c8 <rstn>

    // enable interrupts
    enableInts();
 8004c8a:	f7ff fe87 	bl	800499c <enableInts>

    // Wait for INTN to be asserted
    resetDelayUs(START_DELAY_US);
 8004c8e:	480b      	ldr	r0, [pc, #44]	; (8004cbc <sh2_spi_hal_open+0xac>)
 8004c90:	f7ff ff9e 	bl	8004bd0 <resetDelayUs>

    return retval;
 8004c94:	68fb      	ldr	r3, [r7, #12]
}
 8004c96:	4618      	mov	r0, r3
 8004c98:	3710      	adds	r7, #16
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bd80      	pop	{r7, pc}
 8004c9e:	bf00      	nop
 8004ca0:	24001bfc 	.word	0x24001bfc
 8004ca4:	24001b5c 	.word	0x24001b5c
 8004ca8:	24001be4 	.word	0x24001be4
 8004cac:	24001b60 	.word	0x24001b60
 8004cb0:	24001759 	.word	0x24001759
 8004cb4:	24001758 	.word	0x24001758
 8004cb8:	24001750 	.word	0x24001750
 8004cbc:	001e8480 	.word	0x001e8480

08004cc0 <sh2_spi_hal_close>:

static void sh2_spi_hal_close(sh2_Hal_t *self)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b082      	sub	sp, #8
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
    // Disable interrupts
    disableInts();
 8004cc8:	f7ff fe72 	bl	80049b0 <disableInts>
    
    // Set state machine to INIT state
    spiState = SPI_INIT;
 8004ccc:	4b18      	ldr	r3, [pc, #96]	; (8004d30 <sh2_spi_hal_close+0x70>)
 8004cce:	2200      	movs	r2, #0
 8004cd0:	701a      	strb	r2, [r3, #0]
    
    // Hold sensor hub in reset
    rstn(false);
 8004cd2:	2000      	movs	r0, #0
 8004cd4:	f7ff fdf8 	bl	80048c8 <rstn>
    
    // deassert CSN
    csn(true);
 8004cd8:	2001      	movs	r0, #1
 8004cda:	f7ff fe2b 	bl	8004934 <csn>

    // Deinit SPI peripheral
    HAL_SPI_DeInit(phspi);
 8004cde:	4b15      	ldr	r3, [pc, #84]	; (8004d34 <sh2_spi_hal_close+0x74>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	f00c fd2c 	bl	8011740 <HAL_SPI_DeInit>
    
    // Deinit timer
    __HAL_TIM_DISABLE(phtim);
 8004ce8:	4b13      	ldr	r3, [pc, #76]	; (8004d38 <sh2_spi_hal_close+0x78>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	6a1a      	ldr	r2, [r3, #32]
 8004cf0:	f241 1311 	movw	r3, #4369	; 0x1111
 8004cf4:	4013      	ands	r3, r2
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d112      	bne.n	8004d20 <sh2_spi_hal_close+0x60>
 8004cfa:	4b0f      	ldr	r3, [pc, #60]	; (8004d38 <sh2_spi_hal_close+0x78>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	6a1a      	ldr	r2, [r3, #32]
 8004d02:	f240 4344 	movw	r3, #1092	; 0x444
 8004d06:	4013      	ands	r3, r2
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d109      	bne.n	8004d20 <sh2_spi_hal_close+0x60>
 8004d0c:	4b0a      	ldr	r3, [pc, #40]	; (8004d38 <sh2_spi_hal_close+0x78>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	681a      	ldr	r2, [r3, #0]
 8004d14:	4b08      	ldr	r3, [pc, #32]	; (8004d38 <sh2_spi_hal_close+0x78>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f022 0201 	bic.w	r2, r2, #1
 8004d1e:	601a      	str	r2, [r3, #0]

    // No longer open
    isOpen = false;
 8004d20:	4b06      	ldr	r3, [pc, #24]	; (8004d3c <sh2_spi_hal_close+0x7c>)
 8004d22:	2200      	movs	r2, #0
 8004d24:	701a      	strb	r2, [r3, #0]
}
 8004d26:	bf00      	nop
 8004d28:	3708      	adds	r7, #8
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bd80      	pop	{r7, pc}
 8004d2e:	bf00      	nop
 8004d30:	24001750 	.word	0x24001750
 8004d34:	240004ec 	.word	0x240004ec
 8004d38:	240004e8 	.word	0x240004e8
 8004d3c:	24001bfc 	.word	0x24001bfc

08004d40 <sh2_spi_hal_read>:

static int sh2_spi_hal_read(sh2_Hal_t *self, uint8_t *pBuffer, unsigned len, uint32_t *t)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b086      	sub	sp, #24
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	60f8      	str	r0, [r7, #12]
 8004d48:	60b9      	str	r1, [r7, #8]
 8004d4a:	607a      	str	r2, [r7, #4]
 8004d4c:	603b      	str	r3, [r7, #0]
    int retval = 0;
 8004d4e:	2300      	movs	r3, #0
 8004d50:	617b      	str	r3, [r7, #20]

    // If there is received data available...
    if (rxBufLen > 0)
 8004d52:	4b16      	ldr	r3, [pc, #88]	; (8004dac <sh2_spi_hal_read+0x6c>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d022      	beq.n	8004da0 <sh2_spi_hal_read+0x60>
    {
        // And if the data will fit in this buffer...
        if (len >= rxBufLen)
 8004d5a:	4b14      	ldr	r3, [pc, #80]	; (8004dac <sh2_spi_hal_read+0x6c>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	687a      	ldr	r2, [r7, #4]
 8004d60:	429a      	cmp	r2, r3
 8004d62:	d311      	bcc.n	8004d88 <sh2_spi_hal_read+0x48>
        {
            // Copy data to the client buffer
            memcpy(pBuffer, rxBuf, rxBufLen);
 8004d64:	4b11      	ldr	r3, [pc, #68]	; (8004dac <sh2_spi_hal_read+0x6c>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	461a      	mov	r2, r3
 8004d6a:	4911      	ldr	r1, [pc, #68]	; (8004db0 <sh2_spi_hal_read+0x70>)
 8004d6c:	68b8      	ldr	r0, [r7, #8]
 8004d6e:	f024 fab2 	bl	80292d6 <memcpy>
            retval = rxBufLen;
 8004d72:	4b0e      	ldr	r3, [pc, #56]	; (8004dac <sh2_spi_hal_read+0x6c>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	617b      	str	r3, [r7, #20]

            // Set timestamp of that data
            *t = rxTimestamp_us;
 8004d78:	4b0e      	ldr	r3, [pc, #56]	; (8004db4 <sh2_spi_hal_read+0x74>)
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	601a      	str	r2, [r3, #0]

            // Clear rxBuf so we can receive again
            rxBufLen = 0;
 8004d80:	4b0a      	ldr	r3, [pc, #40]	; (8004dac <sh2_spi_hal_read+0x6c>)
 8004d82:	2200      	movs	r2, #0
 8004d84:	601a      	str	r2, [r3, #0]
 8004d86:	e005      	b.n	8004d94 <sh2_spi_hal_read+0x54>
        }
        else
        {
            // Discard what was read and return error because buffer was too small.
            retval = SH2_ERR_BAD_PARAM;
 8004d88:	f06f 0301 	mvn.w	r3, #1
 8004d8c:	617b      	str	r3, [r7, #20]
            rxBufLen = 0;
 8004d8e:	4b07      	ldr	r3, [pc, #28]	; (8004dac <sh2_spi_hal_read+0x6c>)
 8004d90:	2200      	movs	r2, #0
 8004d92:	601a      	str	r2, [r3, #0]
        }
        
        // Now that rxBuf is empty, activate SPI processing to send any
        // potential write that was blocked.
        disableInts();
 8004d94:	f7ff fe0c 	bl	80049b0 <disableInts>
        spiActivate();
 8004d98:	f7ff fe14 	bl	80049c4 <spiActivate>
        enableInts();
 8004d9c:	f7ff fdfe 	bl	800499c <enableInts>
    }

    return retval;
 8004da0:	697b      	ldr	r3, [r7, #20]
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	3718      	adds	r7, #24
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}
 8004daa:	bf00      	nop
 8004dac:	24001b5c 	.word	0x24001b5c
 8004db0:	2400175c 	.word	0x2400175c
 8004db4:	24001754 	.word	0x24001754

08004db8 <sh2_spi_hal_write>:

static int sh2_spi_hal_write(sh2_Hal_t *self, uint8_t *pBuffer, unsigned len)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b086      	sub	sp, #24
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	60f8      	str	r0, [r7, #12]
 8004dc0:	60b9      	str	r1, [r7, #8]
 8004dc2:	607a      	str	r2, [r7, #4]
    int retval = SH2_OK;
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	617b      	str	r3, [r7, #20]

    // Validate parameters
    if ((self == 0) || (len > sizeof(txBuf)) ||
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d008      	beq.n	8004de0 <sh2_spi_hal_write+0x28>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2b80      	cmp	r3, #128	; 0x80
 8004dd2:	d805      	bhi.n	8004de0 <sh2_spi_hal_write+0x28>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d005      	beq.n	8004de6 <sh2_spi_hal_write+0x2e>
        ((len > 0) && (pBuffer == 0)))
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d102      	bne.n	8004de6 <sh2_spi_hal_write+0x2e>
    {
        return SH2_ERR_BAD_PARAM;
 8004de0:	f06f 0301 	mvn.w	r3, #1
 8004de4:	e017      	b.n	8004e16 <sh2_spi_hal_write+0x5e>
    }

    // If tx buffer is not empty, return 0
    if (txBufLen != 0)
 8004de6:	4b0e      	ldr	r3, [pc, #56]	; (8004e20 <sh2_spi_hal_write+0x68>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d001      	beq.n	8004df2 <sh2_spi_hal_write+0x3a>
    {
        return 0;
 8004dee:	2300      	movs	r3, #0
 8004df0:	e011      	b.n	8004e16 <sh2_spi_hal_write+0x5e>
    }
    
    // Copy data to tx buffer
    memcpy(txBuf, pBuffer, len);
 8004df2:	687a      	ldr	r2, [r7, #4]
 8004df4:	68b9      	ldr	r1, [r7, #8]
 8004df6:	480b      	ldr	r0, [pc, #44]	; (8004e24 <sh2_spi_hal_write+0x6c>)
 8004df8:	f024 fa6d 	bl	80292d6 <memcpy>
    txBufLen = len;
 8004dfc:	4a08      	ldr	r2, [pc, #32]	; (8004e20 <sh2_spi_hal_write+0x68>)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6013      	str	r3, [r2, #0]
    retval = len;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	617b      	str	r3, [r7, #20]

    // disable SH2 interrupts for a moment
    disableInts();
 8004e06:	f7ff fdd3 	bl	80049b0 <disableInts>

    // Assert Wake
    ps0_waken(false);
 8004e0a:	2000      	movs	r0, #0
 8004e0c:	f7ff fd6e 	bl	80048ec <ps0_waken>

    // re-enable SH2 interrupts.
    enableInts();
 8004e10:	f7ff fdc4 	bl	800499c <enableInts>

    return retval;
 8004e14:	697b      	ldr	r3, [r7, #20]
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	3718      	adds	r7, #24
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}
 8004e1e:	bf00      	nop
 8004e20:	24001be4 	.word	0x24001be4
 8004e24:	24001b64 	.word	0x24001b64

08004e28 <sh2_spi_hal_getTimeUs>:

static uint32_t sh2_spi_hal_getTimeUs(sh2_Hal_t *self)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b082      	sub	sp, #8
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
    return timeNowUs();
 8004e30:	f7ff fd92 	bl	8004958 <timeNowUs>
 8004e34:	4603      	mov	r3, r0
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3708      	adds	r7, #8
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}
	...

08004e40 <sh2_hal_init>:

// ------------------------------------------------------------------------
// Public methods

sh2_Hal_t *sh2_hal_init(void)
{
 8004e40:	b480      	push	{r7}
 8004e42:	af00      	add	r7, sp, #0
    // Set up the HAL reference object for the client
    sh2Hal.open = sh2_spi_hal_open;
 8004e44:	4b0a      	ldr	r3, [pc, #40]	; (8004e70 <sh2_hal_init+0x30>)
 8004e46:	4a0b      	ldr	r2, [pc, #44]	; (8004e74 <sh2_hal_init+0x34>)
 8004e48:	601a      	str	r2, [r3, #0]
    sh2Hal.close = sh2_spi_hal_close;
 8004e4a:	4b09      	ldr	r3, [pc, #36]	; (8004e70 <sh2_hal_init+0x30>)
 8004e4c:	4a0a      	ldr	r2, [pc, #40]	; (8004e78 <sh2_hal_init+0x38>)
 8004e4e:	605a      	str	r2, [r3, #4]
    sh2Hal.read = sh2_spi_hal_read;
 8004e50:	4b07      	ldr	r3, [pc, #28]	; (8004e70 <sh2_hal_init+0x30>)
 8004e52:	4a0a      	ldr	r2, [pc, #40]	; (8004e7c <sh2_hal_init+0x3c>)
 8004e54:	609a      	str	r2, [r3, #8]
    sh2Hal.write = sh2_spi_hal_write;
 8004e56:	4b06      	ldr	r3, [pc, #24]	; (8004e70 <sh2_hal_init+0x30>)
 8004e58:	4a09      	ldr	r2, [pc, #36]	; (8004e80 <sh2_hal_init+0x40>)
 8004e5a:	60da      	str	r2, [r3, #12]
    sh2Hal.getTimeUs = sh2_spi_hal_getTimeUs;
 8004e5c:	4b04      	ldr	r3, [pc, #16]	; (8004e70 <sh2_hal_init+0x30>)
 8004e5e:	4a09      	ldr	r2, [pc, #36]	; (8004e84 <sh2_hal_init+0x44>)
 8004e60:	611a      	str	r2, [r3, #16]

    return &sh2Hal;
 8004e62:	4b03      	ldr	r3, [pc, #12]	; (8004e70 <sh2_hal_init+0x30>)
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	46bd      	mov	sp, r7
 8004e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6c:	4770      	bx	lr
 8004e6e:	bf00      	nop
 8004e70:	24001be8 	.word	0x24001be8
 8004e74:	08004c11 	.word	0x08004c11
 8004e78:	08004cc1 	.word	0x08004cc1
 8004e7c:	08004d41 	.word	0x08004d41
 8004e80:	08004db9 	.word	0x08004db9
 8004e84:	08004e29 	.word	0x08004e29

08004e88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b082      	sub	sp, #8
 8004e8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e8e:	4b0c      	ldr	r3, [pc, #48]	; (8004ec0 <HAL_MspInit+0x38>)
 8004e90:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8004e94:	4a0a      	ldr	r2, [pc, #40]	; (8004ec0 <HAL_MspInit+0x38>)
 8004e96:	f043 0302 	orr.w	r3, r3, #2
 8004e9a:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8004e9e:	4b08      	ldr	r3, [pc, #32]	; (8004ec0 <HAL_MspInit+0x38>)
 8004ea0:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8004ea4:	f003 0302 	and.w	r3, r3, #2
 8004ea8:	607b      	str	r3, [r7, #4]
 8004eaa:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004eac:	2200      	movs	r2, #0
 8004eae:	210f      	movs	r1, #15
 8004eb0:	f06f 0001 	mvn.w	r0, #1
 8004eb4:	f006 ff1e 	bl	800bcf4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004eb8:	bf00      	nop
 8004eba:	3708      	adds	r7, #8
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}
 8004ec0:	58024400 	.word	0x58024400

08004ec4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b090      	sub	sp, #64	; 0x40
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM7 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2b0f      	cmp	r3, #15
 8004ed0:	d827      	bhi.n	8004f22 <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0U);
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	6879      	ldr	r1, [r7, #4]
 8004ed6:	2037      	movs	r0, #55	; 0x37
 8004ed8:	f006 ff0c 	bl	800bcf4 <HAL_NVIC_SetPriority>

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8004edc:	2037      	movs	r0, #55	; 0x37
 8004ede:	f006 ff23 	bl	800bd28 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8004ee2:	4a29      	ldr	r2, [pc, #164]	; (8004f88 <HAL_InitTick+0xc4>)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8004ee8:	4b28      	ldr	r3, [pc, #160]	; (8004f8c <HAL_InitTick+0xc8>)
 8004eea:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8004eee:	4a27      	ldr	r2, [pc, #156]	; (8004f8c <HAL_InitTick+0xc8>)
 8004ef0:	f043 0320 	orr.w	r3, r3, #32
 8004ef4:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8004ef8:	4b24      	ldr	r3, [pc, #144]	; (8004f8c <HAL_InitTick+0xc8>)
 8004efa:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8004efe:	f003 0320 	and.w	r3, r3, #32
 8004f02:	60fb      	str	r3, [r7, #12]
 8004f04:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004f06:	f107 0210 	add.w	r2, r7, #16
 8004f0a:	f107 0314 	add.w	r3, r7, #20
 8004f0e:	4611      	mov	r1, r2
 8004f10:	4618      	mov	r0, r3
 8004f12:	f009 fe63 	bl	800ebdc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8004f16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f18:	63bb      	str	r3, [r7, #56]	; 0x38
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8004f1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d106      	bne.n	8004f2e <HAL_InitTick+0x6a>
 8004f20:	e001      	b.n	8004f26 <HAL_InitTick+0x62>
    return HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	e02b      	b.n	8004f7e <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8004f26:	f009 fe2d 	bl	800eb84 <HAL_RCC_GetPCLK1Freq>
 8004f2a:	63f8      	str	r0, [r7, #60]	; 0x3c
 8004f2c:	e004      	b.n	8004f38 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8004f2e:	f009 fe29 	bl	800eb84 <HAL_RCC_GetPCLK1Freq>
 8004f32:	4603      	mov	r3, r0
 8004f34:	005b      	lsls	r3, r3, #1
 8004f36:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004f38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f3a:	4a15      	ldr	r2, [pc, #84]	; (8004f90 <HAL_InitTick+0xcc>)
 8004f3c:	fba2 2303 	umull	r2, r3, r2, r3
 8004f40:	0c9b      	lsrs	r3, r3, #18
 8004f42:	3b01      	subs	r3, #1
 8004f44:	637b      	str	r3, [r7, #52]	; 0x34

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8004f46:	4b13      	ldr	r3, [pc, #76]	; (8004f94 <HAL_InitTick+0xd0>)
 8004f48:	4a13      	ldr	r2, [pc, #76]	; (8004f98 <HAL_InitTick+0xd4>)
 8004f4a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8004f4c:	4b11      	ldr	r3, [pc, #68]	; (8004f94 <HAL_InitTick+0xd0>)
 8004f4e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004f52:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8004f54:	4a0f      	ldr	r2, [pc, #60]	; (8004f94 <HAL_InitTick+0xd0>)
 8004f56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f58:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8004f5a:	4b0e      	ldr	r3, [pc, #56]	; (8004f94 <HAL_InitTick+0xd0>)
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004f60:	4b0c      	ldr	r3, [pc, #48]	; (8004f94 <HAL_InitTick+0xd0>)
 8004f62:	2200      	movs	r2, #0
 8004f64:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8004f66:	480b      	ldr	r0, [pc, #44]	; (8004f94 <HAL_InitTick+0xd0>)
 8004f68:	f00d fd09 	bl	801297e <HAL_TIM_Base_Init>
 8004f6c:	4603      	mov	r3, r0
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d104      	bne.n	8004f7c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 8004f72:	4808      	ldr	r0, [pc, #32]	; (8004f94 <HAL_InitTick+0xd0>)
 8004f74:	f00d fdca 	bl	8012b0c <HAL_TIM_Base_Start_IT>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	e000      	b.n	8004f7e <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8004f7c:	2301      	movs	r3, #1
}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	3740      	adds	r7, #64	; 0x40
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}
 8004f86:	bf00      	nop
 8004f88:	24000500 	.word	0x24000500
 8004f8c:	58024400 	.word	0x58024400
 8004f90:	431bde83 	.word	0x431bde83
 8004f94:	24001c00 	.word	0x24001c00
 8004f98:	40001400 	.word	0x40001400

08004f9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004fa0:	e7fe      	b.n	8004fa0 <NMI_Handler+0x4>

08004fa2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004fa2:	b480      	push	{r7}
 8004fa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004fa6:	e7fe      	b.n	8004fa6 <HardFault_Handler+0x4>

08004fa8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004fac:	e7fe      	b.n	8004fac <MemManage_Handler+0x4>

08004fae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004fae:	b480      	push	{r7}
 8004fb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004fb2:	e7fe      	b.n	8004fb2 <BusFault_Handler+0x4>

08004fb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004fb8:	e7fe      	b.n	8004fb8 <UsageFault_Handler+0x4>

08004fba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004fba:	b480      	push	{r7}
 8004fbc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004fbe:	bf00      	nop
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc6:	4770      	bx	lr

08004fc8 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIST1_IRQ_Pin);
 8004fcc:	2004      	movs	r0, #4
 8004fce:	f008 f82e 	bl	800d02e <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8004fd2:	bf00      	nop
 8004fd4:	bd80      	pop	{r7, pc}

08004fd6 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8004fd6:	b580      	push	{r7, lr}
 8004fd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIST2_IRQ_Pin);
 8004fda:	2008      	movs	r0, #8
 8004fdc:	f008 f827 	bl	800d02e <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8004fe0:	bf00      	nop
 8004fe2:	bd80      	pop	{r7, pc}

08004fe4 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIST3_IRQ_Pin);
 8004fe8:	2010      	movs	r0, #16
 8004fea:	f008 f820 	bl	800d02e <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8004fee:	bf00      	nop
 8004ff0:	bd80      	pop	{r7, pc}
	...

08004ff4 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc2);
 8004ff8:	4802      	ldr	r0, [pc, #8]	; (8005004 <ADC_IRQHandler+0x10>)
 8004ffa:	f005 ff0f 	bl	800ae1c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8004ffe:	bf00      	nop
 8005000:	bd80      	pop	{r7, pc}
 8005002:	bf00      	nop
 8005004:	24000c28 	.word	0x24000c28

08005008 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IMU_INT_IRQ_Pin);
 800500c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8005010:	f008 f80d 	bl	800d02e <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005014:	bf00      	nop
 8005016:	bd80      	pop	{r7, pc}

08005018 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 800501c:	4802      	ldr	r0, [pc, #8]	; (8005028 <SPI2_IRQHandler+0x10>)
 800501e:	f00d f875 	bl	801210c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8005022:	bf00      	nop
 8005024:	bd80      	pop	{r7, pc}
 8005026:	bf00      	nop
 8005028:	240015e8 	.word	0x240015e8

0800502c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005030:	4802      	ldr	r0, [pc, #8]	; (800503c <USART2_IRQHandler+0x10>)
 8005032:	f00f fd25 	bl	8014a80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005036:	bf00      	nop
 8005038:	bd80      	pop	{r7, pc}
 800503a:	bf00      	nop
 800503c:	24001fe0 	.word	0x24001fe0

08005040 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USR_BTN_IRQ_Pin);
 8005044:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005048:	f007 fff1 	bl	800d02e <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800504c:	bf00      	nop
 800504e:	bd80      	pop	{r7, pc}

08005050 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005054:	4802      	ldr	r0, [pc, #8]	; (8005060 <TIM7_IRQHandler+0x10>)
 8005056:	f00e f901 	bl	801325c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800505a:	bf00      	nop
 800505c:	bd80      	pop	{r7, pc}
 800505e:	bf00      	nop
 8005060:	24001c00 	.word	0x24001c00

08005064 <SPI6_IRQHandler>:

/**
  * @brief This function handles SPI6 global interrupt.
  */
void SPI6_IRQHandler(void)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI6_IRQn 0 */

  /* USER CODE END SPI6_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi6);
 8005068:	4802      	ldr	r0, [pc, #8]	; (8005074 <SPI6_IRQHandler+0x10>)
 800506a:	f00d f84f 	bl	801210c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI6_IRQn 1 */

  /* USER CODE END SPI6_IRQn 1 */
}
 800506e:	bf00      	nop
 8005070:	bd80      	pop	{r7, pc}
 8005072:	bf00      	nop
 8005074:	2400169c 	.word	0x2400169c

08005078 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005078:	b480      	push	{r7}
 800507a:	af00      	add	r7, sp, #0
  return 1;
 800507c:	2301      	movs	r3, #1
}
 800507e:	4618      	mov	r0, r3
 8005080:	46bd      	mov	sp, r7
 8005082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005086:	4770      	bx	lr

08005088 <_kill>:

int _kill(int pid, int sig)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b082      	sub	sp, #8
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
 8005090:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005092:	f024 f8eb 	bl	802926c <__errno>
 8005096:	4603      	mov	r3, r0
 8005098:	2216      	movs	r2, #22
 800509a:	601a      	str	r2, [r3, #0]
  return -1;
 800509c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	3708      	adds	r7, #8
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}

080050a8 <_exit>:

void _exit (int status)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b082      	sub	sp, #8
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80050b0:	f04f 31ff 	mov.w	r1, #4294967295
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	f7ff ffe7 	bl	8005088 <_kill>
  while (1) {}    /* Make sure we hang here */
 80050ba:	e7fe      	b.n	80050ba <_exit+0x12>

080050bc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b086      	sub	sp, #24
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	60f8      	str	r0, [r7, #12]
 80050c4:	60b9      	str	r1, [r7, #8]
 80050c6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050c8:	2300      	movs	r3, #0
 80050ca:	617b      	str	r3, [r7, #20]
 80050cc:	e00a      	b.n	80050e4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80050ce:	f3af 8000 	nop.w
 80050d2:	4601      	mov	r1, r0
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	1c5a      	adds	r2, r3, #1
 80050d8:	60ba      	str	r2, [r7, #8]
 80050da:	b2ca      	uxtb	r2, r1
 80050dc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050de:	697b      	ldr	r3, [r7, #20]
 80050e0:	3301      	adds	r3, #1
 80050e2:	617b      	str	r3, [r7, #20]
 80050e4:	697a      	ldr	r2, [r7, #20]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	429a      	cmp	r2, r3
 80050ea:	dbf0      	blt.n	80050ce <_read+0x12>
  }

  return len;
 80050ec:	687b      	ldr	r3, [r7, #4]
}
 80050ee:	4618      	mov	r0, r3
 80050f0:	3718      	adds	r7, #24
 80050f2:	46bd      	mov	sp, r7
 80050f4:	bd80      	pop	{r7, pc}

080050f6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80050f6:	b580      	push	{r7, lr}
 80050f8:	b086      	sub	sp, #24
 80050fa:	af00      	add	r7, sp, #0
 80050fc:	60f8      	str	r0, [r7, #12]
 80050fe:	60b9      	str	r1, [r7, #8]
 8005100:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005102:	2300      	movs	r3, #0
 8005104:	617b      	str	r3, [r7, #20]
 8005106:	e009      	b.n	800511c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	1c5a      	adds	r2, r3, #1
 800510c:	60ba      	str	r2, [r7, #8]
 800510e:	781b      	ldrb	r3, [r3, #0]
 8005110:	4618      	mov	r0, r3
 8005112:	f7fe f951 	bl	80033b8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005116:	697b      	ldr	r3, [r7, #20]
 8005118:	3301      	adds	r3, #1
 800511a:	617b      	str	r3, [r7, #20]
 800511c:	697a      	ldr	r2, [r7, #20]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	429a      	cmp	r2, r3
 8005122:	dbf1      	blt.n	8005108 <_write+0x12>
  }
  return len;
 8005124:	687b      	ldr	r3, [r7, #4]
}
 8005126:	4618      	mov	r0, r3
 8005128:	3718      	adds	r7, #24
 800512a:	46bd      	mov	sp, r7
 800512c:	bd80      	pop	{r7, pc}

0800512e <_close>:

int _close(int file)
{
 800512e:	b480      	push	{r7}
 8005130:	b083      	sub	sp, #12
 8005132:	af00      	add	r7, sp, #0
 8005134:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005136:	f04f 33ff 	mov.w	r3, #4294967295
}
 800513a:	4618      	mov	r0, r3
 800513c:	370c      	adds	r7, #12
 800513e:	46bd      	mov	sp, r7
 8005140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005144:	4770      	bx	lr

08005146 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005146:	b480      	push	{r7}
 8005148:	b083      	sub	sp, #12
 800514a:	af00      	add	r7, sp, #0
 800514c:	6078      	str	r0, [r7, #4]
 800514e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005156:	605a      	str	r2, [r3, #4]
  return 0;
 8005158:	2300      	movs	r3, #0
}
 800515a:	4618      	mov	r0, r3
 800515c:	370c      	adds	r7, #12
 800515e:	46bd      	mov	sp, r7
 8005160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005164:	4770      	bx	lr

08005166 <_isatty>:

int _isatty(int file)
{
 8005166:	b480      	push	{r7}
 8005168:	b083      	sub	sp, #12
 800516a:	af00      	add	r7, sp, #0
 800516c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800516e:	2301      	movs	r3, #1
}
 8005170:	4618      	mov	r0, r3
 8005172:	370c      	adds	r7, #12
 8005174:	46bd      	mov	sp, r7
 8005176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517a:	4770      	bx	lr

0800517c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800517c:	b480      	push	{r7}
 800517e:	b085      	sub	sp, #20
 8005180:	af00      	add	r7, sp, #0
 8005182:	60f8      	str	r0, [r7, #12]
 8005184:	60b9      	str	r1, [r7, #8]
 8005186:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005188:	2300      	movs	r3, #0
}
 800518a:	4618      	mov	r0, r3
 800518c:	3714      	adds	r7, #20
 800518e:	46bd      	mov	sp, r7
 8005190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005194:	4770      	bx	lr
	...

08005198 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b086      	sub	sp, #24
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80051a0:	4a14      	ldr	r2, [pc, #80]	; (80051f4 <_sbrk+0x5c>)
 80051a2:	4b15      	ldr	r3, [pc, #84]	; (80051f8 <_sbrk+0x60>)
 80051a4:	1ad3      	subs	r3, r2, r3
 80051a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80051a8:	697b      	ldr	r3, [r7, #20]
 80051aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80051ac:	4b13      	ldr	r3, [pc, #76]	; (80051fc <_sbrk+0x64>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d102      	bne.n	80051ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80051b4:	4b11      	ldr	r3, [pc, #68]	; (80051fc <_sbrk+0x64>)
 80051b6:	4a12      	ldr	r2, [pc, #72]	; (8005200 <_sbrk+0x68>)
 80051b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80051ba:	4b10      	ldr	r3, [pc, #64]	; (80051fc <_sbrk+0x64>)
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4413      	add	r3, r2
 80051c2:	693a      	ldr	r2, [r7, #16]
 80051c4:	429a      	cmp	r2, r3
 80051c6:	d207      	bcs.n	80051d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80051c8:	f024 f850 	bl	802926c <__errno>
 80051cc:	4603      	mov	r3, r0
 80051ce:	220c      	movs	r2, #12
 80051d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80051d2:	f04f 33ff 	mov.w	r3, #4294967295
 80051d6:	e009      	b.n	80051ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80051d8:	4b08      	ldr	r3, [pc, #32]	; (80051fc <_sbrk+0x64>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80051de:	4b07      	ldr	r3, [pc, #28]	; (80051fc <_sbrk+0x64>)
 80051e0:	681a      	ldr	r2, [r3, #0]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	4413      	add	r3, r2
 80051e6:	4a05      	ldr	r2, [pc, #20]	; (80051fc <_sbrk+0x64>)
 80051e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80051ea:	68fb      	ldr	r3, [r7, #12]
}
 80051ec:	4618      	mov	r0, r3
 80051ee:	3718      	adds	r7, #24
 80051f0:	46bd      	mov	sp, r7
 80051f2:	bd80      	pop	{r7, pc}
 80051f4:	24100000 	.word	0x24100000
 80051f8:	00000400 	.word	0x00000400
 80051fc:	24001c4c 	.word	0x24001c4c
 8005200:	24040a60 	.word	0x24040a60

08005204 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005204:	b480      	push	{r7}
 8005206:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005208:	4b32      	ldr	r3, [pc, #200]	; (80052d4 <SystemInit+0xd0>)
 800520a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800520e:	4a31      	ldr	r2, [pc, #196]	; (80052d4 <SystemInit+0xd0>)
 8005210:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005214:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8005218:	4b2f      	ldr	r3, [pc, #188]	; (80052d8 <SystemInit+0xd4>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f003 030f 	and.w	r3, r3, #15
 8005220:	2b02      	cmp	r3, #2
 8005222:	d807      	bhi.n	8005234 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8005224:	4b2c      	ldr	r3, [pc, #176]	; (80052d8 <SystemInit+0xd4>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f023 030f 	bic.w	r3, r3, #15
 800522c:	4a2a      	ldr	r2, [pc, #168]	; (80052d8 <SystemInit+0xd4>)
 800522e:	f043 0303 	orr.w	r3, r3, #3
 8005232:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8005234:	4b29      	ldr	r3, [pc, #164]	; (80052dc <SystemInit+0xd8>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4a28      	ldr	r2, [pc, #160]	; (80052dc <SystemInit+0xd8>)
 800523a:	f043 0301 	orr.w	r3, r3, #1
 800523e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8005240:	4b26      	ldr	r3, [pc, #152]	; (80052dc <SystemInit+0xd8>)
 8005242:	2200      	movs	r2, #0
 8005244:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8005246:	4b25      	ldr	r3, [pc, #148]	; (80052dc <SystemInit+0xd8>)
 8005248:	681a      	ldr	r2, [r3, #0]
 800524a:	4924      	ldr	r1, [pc, #144]	; (80052dc <SystemInit+0xd8>)
 800524c:	4b24      	ldr	r3, [pc, #144]	; (80052e0 <SystemInit+0xdc>)
 800524e:	4013      	ands	r3, r2
 8005250:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8005252:	4b21      	ldr	r3, [pc, #132]	; (80052d8 <SystemInit+0xd4>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f003 030c 	and.w	r3, r3, #12
 800525a:	2b00      	cmp	r3, #0
 800525c:	d007      	beq.n	800526e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800525e:	4b1e      	ldr	r3, [pc, #120]	; (80052d8 <SystemInit+0xd4>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f023 030f 	bic.w	r3, r3, #15
 8005266:	4a1c      	ldr	r2, [pc, #112]	; (80052d8 <SystemInit+0xd4>)
 8005268:	f043 0303 	orr.w	r3, r3, #3
 800526c:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 800526e:	4b1b      	ldr	r3, [pc, #108]	; (80052dc <SystemInit+0xd8>)
 8005270:	2200      	movs	r2, #0
 8005272:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 8005274:	4b19      	ldr	r3, [pc, #100]	; (80052dc <SystemInit+0xd8>)
 8005276:	2200      	movs	r2, #0
 8005278:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 800527a:	4b18      	ldr	r3, [pc, #96]	; (80052dc <SystemInit+0xd8>)
 800527c:	2200      	movs	r2, #0
 800527e:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8005280:	4b16      	ldr	r3, [pc, #88]	; (80052dc <SystemInit+0xd8>)
 8005282:	4a18      	ldr	r2, [pc, #96]	; (80052e4 <SystemInit+0xe0>)
 8005284:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8005286:	4b15      	ldr	r3, [pc, #84]	; (80052dc <SystemInit+0xd8>)
 8005288:	4a17      	ldr	r2, [pc, #92]	; (80052e8 <SystemInit+0xe4>)
 800528a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800528c:	4b13      	ldr	r3, [pc, #76]	; (80052dc <SystemInit+0xd8>)
 800528e:	4a17      	ldr	r2, [pc, #92]	; (80052ec <SystemInit+0xe8>)
 8005290:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8005292:	4b12      	ldr	r3, [pc, #72]	; (80052dc <SystemInit+0xd8>)
 8005294:	2200      	movs	r2, #0
 8005296:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8005298:	4b10      	ldr	r3, [pc, #64]	; (80052dc <SystemInit+0xd8>)
 800529a:	4a14      	ldr	r2, [pc, #80]	; (80052ec <SystemInit+0xe8>)
 800529c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800529e:	4b0f      	ldr	r3, [pc, #60]	; (80052dc <SystemInit+0xd8>)
 80052a0:	2200      	movs	r2, #0
 80052a2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80052a4:	4b0d      	ldr	r3, [pc, #52]	; (80052dc <SystemInit+0xd8>)
 80052a6:	4a11      	ldr	r2, [pc, #68]	; (80052ec <SystemInit+0xe8>)
 80052a8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80052aa:	4b0c      	ldr	r3, [pc, #48]	; (80052dc <SystemInit+0xd8>)
 80052ac:	2200      	movs	r2, #0
 80052ae:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80052b0:	4b0a      	ldr	r3, [pc, #40]	; (80052dc <SystemInit+0xd8>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a09      	ldr	r2, [pc, #36]	; (80052dc <SystemInit+0xd8>)
 80052b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80052ba:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80052bc:	4b07      	ldr	r3, [pc, #28]	; (80052dc <SystemInit+0xd8>)
 80052be:	2200      	movs	r2, #0
 80052c0:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80052c2:	4b0b      	ldr	r3, [pc, #44]	; (80052f0 <SystemInit+0xec>)
 80052c4:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80052c8:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80052ca:	bf00      	nop
 80052cc:	46bd      	mov	sp, r7
 80052ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d2:	4770      	bx	lr
 80052d4:	e000ed00 	.word	0xe000ed00
 80052d8:	52002000 	.word	0x52002000
 80052dc:	58024400 	.word	0x58024400
 80052e0:	eaf6ed7f 	.word	0xeaf6ed7f
 80052e4:	02020200 	.word	0x02020200
 80052e8:	01ff0000 	.word	0x01ff0000
 80052ec:	01010280 	.word	0x01010280
 80052f0:	52004000 	.word	0x52004000

080052f4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b08c      	sub	sp, #48	; 0x30
 80052f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80052fa:	f107 030c 	add.w	r3, r7, #12
 80052fe:	2224      	movs	r2, #36	; 0x24
 8005300:	2100      	movs	r1, #0
 8005302:	4618      	mov	r0, r3
 8005304:	f023 fef6 	bl	80290f4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005308:	463b      	mov	r3, r7
 800530a:	2200      	movs	r2, #0
 800530c:	601a      	str	r2, [r3, #0]
 800530e:	605a      	str	r2, [r3, #4]
 8005310:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8005312:	4b23      	ldr	r3, [pc, #140]	; (80053a0 <MX_TIM1_Init+0xac>)
 8005314:	4a23      	ldr	r2, [pc, #140]	; (80053a4 <MX_TIM1_Init+0xb0>)
 8005316:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8005318:	4b21      	ldr	r3, [pc, #132]	; (80053a0 <MX_TIM1_Init+0xac>)
 800531a:	2200      	movs	r2, #0
 800531c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800531e:	4b20      	ldr	r3, [pc, #128]	; (80053a0 <MX_TIM1_Init+0xac>)
 8005320:	2200      	movs	r2, #0
 8005322:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8005324:	4b1e      	ldr	r3, [pc, #120]	; (80053a0 <MX_TIM1_Init+0xac>)
 8005326:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800532a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800532c:	4b1c      	ldr	r3, [pc, #112]	; (80053a0 <MX_TIM1_Init+0xac>)
 800532e:	2200      	movs	r2, #0
 8005330:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8005332:	4b1b      	ldr	r3, [pc, #108]	; (80053a0 <MX_TIM1_Init+0xac>)
 8005334:	2200      	movs	r2, #0
 8005336:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005338:	4b19      	ldr	r3, [pc, #100]	; (80053a0 <MX_TIM1_Init+0xac>)
 800533a:	2200      	movs	r2, #0
 800533c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800533e:	2303      	movs	r3, #3
 8005340:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005342:	2300      	movs	r3, #0
 8005344:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005346:	2301      	movs	r3, #1
 8005348:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800534a:	2300      	movs	r3, #0
 800534c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 800534e:	2305      	movs	r3, #5
 8005350:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005352:	2300      	movs	r3, #0
 8005354:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005356:	2301      	movs	r3, #1
 8005358:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800535a:	2300      	movs	r3, #0
 800535c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 5;
 800535e:	2305      	movs	r3, #5
 8005360:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8005362:	f107 030c 	add.w	r3, r7, #12
 8005366:	4619      	mov	r1, r3
 8005368:	480d      	ldr	r0, [pc, #52]	; (80053a0 <MX_TIM1_Init+0xac>)
 800536a:	f00d fe43 	bl	8012ff4 <HAL_TIM_Encoder_Init>
 800536e:	4603      	mov	r3, r0
 8005370:	2b00      	cmp	r3, #0
 8005372:	d001      	beq.n	8005378 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8005374:	f7fe fe46 	bl	8004004 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005378:	2300      	movs	r3, #0
 800537a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800537c:	2300      	movs	r3, #0
 800537e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005380:	2300      	movs	r3, #0
 8005382:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005384:	463b      	mov	r3, r7
 8005386:	4619      	mov	r1, r3
 8005388:	4805      	ldr	r0, [pc, #20]	; (80053a0 <MX_TIM1_Init+0xac>)
 800538a:	f00e feef 	bl	801416c <HAL_TIMEx_MasterConfigSynchronization>
 800538e:	4603      	mov	r3, r0
 8005390:	2b00      	cmp	r3, #0
 8005392:	d001      	beq.n	8005398 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8005394:	f7fe fe36 	bl	8004004 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8005398:	bf00      	nop
 800539a:	3730      	adds	r7, #48	; 0x30
 800539c:	46bd      	mov	sp, r7
 800539e:	bd80      	pop	{r7, pc}
 80053a0:	24001c50 	.word	0x24001c50
 80053a4:	40010000 	.word	0x40010000

080053a8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b08e      	sub	sp, #56	; 0x38
 80053ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80053ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80053b2:	2200      	movs	r2, #0
 80053b4:	601a      	str	r2, [r3, #0]
 80053b6:	605a      	str	r2, [r3, #4]
 80053b8:	609a      	str	r2, [r3, #8]
 80053ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80053bc:	f107 031c 	add.w	r3, r7, #28
 80053c0:	2200      	movs	r2, #0
 80053c2:	601a      	str	r2, [r3, #0]
 80053c4:	605a      	str	r2, [r3, #4]
 80053c6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80053c8:	463b      	mov	r3, r7
 80053ca:	2200      	movs	r2, #0
 80053cc:	601a      	str	r2, [r3, #0]
 80053ce:	605a      	str	r2, [r3, #4]
 80053d0:	609a      	str	r2, [r3, #8]
 80053d2:	60da      	str	r2, [r3, #12]
 80053d4:	611a      	str	r2, [r3, #16]
 80053d6:	615a      	str	r2, [r3, #20]
 80053d8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80053da:	4b3e      	ldr	r3, [pc, #248]	; (80054d4 <MX_TIM2_Init+0x12c>)
 80053dc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80053e0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80053e2:	4b3c      	ldr	r3, [pc, #240]	; (80054d4 <MX_TIM2_Init+0x12c>)
 80053e4:	2200      	movs	r2, #0
 80053e6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80053e8:	4b3a      	ldr	r3, [pc, #232]	; (80054d4 <MX_TIM2_Init+0x12c>)
 80053ea:	2200      	movs	r2, #0
 80053ec:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 13999;
 80053ee:	4b39      	ldr	r3, [pc, #228]	; (80054d4 <MX_TIM2_Init+0x12c>)
 80053f0:	f243 62af 	movw	r2, #13999	; 0x36af
 80053f4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80053f6:	4b37      	ldr	r3, [pc, #220]	; (80054d4 <MX_TIM2_Init+0x12c>)
 80053f8:	2200      	movs	r2, #0
 80053fa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80053fc:	4b35      	ldr	r3, [pc, #212]	; (80054d4 <MX_TIM2_Init+0x12c>)
 80053fe:	2280      	movs	r2, #128	; 0x80
 8005400:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005402:	4834      	ldr	r0, [pc, #208]	; (80054d4 <MX_TIM2_Init+0x12c>)
 8005404:	f00d fabb 	bl	801297e <HAL_TIM_Base_Init>
 8005408:	4603      	mov	r3, r0
 800540a:	2b00      	cmp	r3, #0
 800540c:	d001      	beq.n	8005412 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800540e:	f7fe fdf9 	bl	8004004 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005412:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005416:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005418:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800541c:	4619      	mov	r1, r3
 800541e:	482d      	ldr	r0, [pc, #180]	; (80054d4 <MX_TIM2_Init+0x12c>)
 8005420:	f00e f950 	bl	80136c4 <HAL_TIM_ConfigClockSource>
 8005424:	4603      	mov	r3, r0
 8005426:	2b00      	cmp	r3, #0
 8005428:	d001      	beq.n	800542e <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800542a:	f7fe fdeb 	bl	8004004 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800542e:	4829      	ldr	r0, [pc, #164]	; (80054d4 <MX_TIM2_Init+0x12c>)
 8005430:	f00d fbe4 	bl	8012bfc <HAL_TIM_PWM_Init>
 8005434:	4603      	mov	r3, r0
 8005436:	2b00      	cmp	r3, #0
 8005438:	d001      	beq.n	800543e <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800543a:	f7fe fde3 	bl	8004004 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800543e:	2300      	movs	r3, #0
 8005440:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005442:	2300      	movs	r3, #0
 8005444:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005446:	f107 031c 	add.w	r3, r7, #28
 800544a:	4619      	mov	r1, r3
 800544c:	4821      	ldr	r0, [pc, #132]	; (80054d4 <MX_TIM2_Init+0x12c>)
 800544e:	f00e fe8d 	bl	801416c <HAL_TIMEx_MasterConfigSynchronization>
 8005452:	4603      	mov	r3, r0
 8005454:	2b00      	cmp	r3, #0
 8005456:	d001      	beq.n	800545c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8005458:	f7fe fdd4 	bl	8004004 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800545c:	2360      	movs	r3, #96	; 0x60
 800545e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8005460:	2300      	movs	r3, #0
 8005462:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005464:	2300      	movs	r3, #0
 8005466:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005468:	2300      	movs	r3, #0
 800546a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800546c:	463b      	mov	r3, r7
 800546e:	2200      	movs	r2, #0
 8005470:	4619      	mov	r1, r3
 8005472:	4818      	ldr	r0, [pc, #96]	; (80054d4 <MX_TIM2_Init+0x12c>)
 8005474:	f00e f812 	bl	801349c <HAL_TIM_PWM_ConfigChannel>
 8005478:	4603      	mov	r3, r0
 800547a:	2b00      	cmp	r3, #0
 800547c:	d001      	beq.n	8005482 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800547e:	f7fe fdc1 	bl	8004004 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005482:	463b      	mov	r3, r7
 8005484:	2204      	movs	r2, #4
 8005486:	4619      	mov	r1, r3
 8005488:	4812      	ldr	r0, [pc, #72]	; (80054d4 <MX_TIM2_Init+0x12c>)
 800548a:	f00e f807 	bl	801349c <HAL_TIM_PWM_ConfigChannel>
 800548e:	4603      	mov	r3, r0
 8005490:	2b00      	cmp	r3, #0
 8005492:	d001      	beq.n	8005498 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8005494:	f7fe fdb6 	bl	8004004 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005498:	463b      	mov	r3, r7
 800549a:	2208      	movs	r2, #8
 800549c:	4619      	mov	r1, r3
 800549e:	480d      	ldr	r0, [pc, #52]	; (80054d4 <MX_TIM2_Init+0x12c>)
 80054a0:	f00d fffc 	bl	801349c <HAL_TIM_PWM_ConfigChannel>
 80054a4:	4603      	mov	r3, r0
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d001      	beq.n	80054ae <MX_TIM2_Init+0x106>
  {
    Error_Handler();
 80054aa:	f7fe fdab 	bl	8004004 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80054ae:	463b      	mov	r3, r7
 80054b0:	220c      	movs	r2, #12
 80054b2:	4619      	mov	r1, r3
 80054b4:	4807      	ldr	r0, [pc, #28]	; (80054d4 <MX_TIM2_Init+0x12c>)
 80054b6:	f00d fff1 	bl	801349c <HAL_TIM_PWM_ConfigChannel>
 80054ba:	4603      	mov	r3, r0
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d001      	beq.n	80054c4 <MX_TIM2_Init+0x11c>
  {
    Error_Handler();
 80054c0:	f7fe fda0 	bl	8004004 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80054c4:	4803      	ldr	r0, [pc, #12]	; (80054d4 <MX_TIM2_Init+0x12c>)
 80054c6:	f000 fdc1 	bl	800604c <HAL_TIM_MspPostInit>

}
 80054ca:	bf00      	nop
 80054cc:	3738      	adds	r7, #56	; 0x38
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bd80      	pop	{r7, pc}
 80054d2:	bf00      	nop
 80054d4:	24001c9c 	.word	0x24001c9c

080054d8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b08c      	sub	sp, #48	; 0x30
 80054dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80054de:	f107 030c 	add.w	r3, r7, #12
 80054e2:	2224      	movs	r2, #36	; 0x24
 80054e4:	2100      	movs	r1, #0
 80054e6:	4618      	mov	r0, r3
 80054e8:	f023 fe04 	bl	80290f4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80054ec:	463b      	mov	r3, r7
 80054ee:	2200      	movs	r2, #0
 80054f0:	601a      	str	r2, [r3, #0]
 80054f2:	605a      	str	r2, [r3, #4]
 80054f4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80054f6:	4b21      	ldr	r3, [pc, #132]	; (800557c <MX_TIM3_Init+0xa4>)
 80054f8:	4a21      	ldr	r2, [pc, #132]	; (8005580 <MX_TIM3_Init+0xa8>)
 80054fa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80054fc:	4b1f      	ldr	r3, [pc, #124]	; (800557c <MX_TIM3_Init+0xa4>)
 80054fe:	2200      	movs	r2, #0
 8005500:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005502:	4b1e      	ldr	r3, [pc, #120]	; (800557c <MX_TIM3_Init+0xa4>)
 8005504:	2200      	movs	r2, #0
 8005506:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8005508:	4b1c      	ldr	r3, [pc, #112]	; (800557c <MX_TIM3_Init+0xa4>)
 800550a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800550e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005510:	4b1a      	ldr	r3, [pc, #104]	; (800557c <MX_TIM3_Init+0xa4>)
 8005512:	2200      	movs	r2, #0
 8005514:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005516:	4b19      	ldr	r3, [pc, #100]	; (800557c <MX_TIM3_Init+0xa4>)
 8005518:	2200      	movs	r2, #0
 800551a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800551c:	2303      	movs	r3, #3
 800551e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005520:	2300      	movs	r3, #0
 8005522:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005524:	2301      	movs	r3, #1
 8005526:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005528:	2300      	movs	r3, #0
 800552a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 800552c:	2305      	movs	r3, #5
 800552e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005530:	2300      	movs	r3, #0
 8005532:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005534:	2301      	movs	r3, #1
 8005536:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005538:	2300      	movs	r3, #0
 800553a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 5;
 800553c:	2305      	movs	r3, #5
 800553e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8005540:	f107 030c 	add.w	r3, r7, #12
 8005544:	4619      	mov	r1, r3
 8005546:	480d      	ldr	r0, [pc, #52]	; (800557c <MX_TIM3_Init+0xa4>)
 8005548:	f00d fd54 	bl	8012ff4 <HAL_TIM_Encoder_Init>
 800554c:	4603      	mov	r3, r0
 800554e:	2b00      	cmp	r3, #0
 8005550:	d001      	beq.n	8005556 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8005552:	f7fe fd57 	bl	8004004 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005556:	2300      	movs	r3, #0
 8005558:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800555a:	2300      	movs	r3, #0
 800555c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800555e:	463b      	mov	r3, r7
 8005560:	4619      	mov	r1, r3
 8005562:	4806      	ldr	r0, [pc, #24]	; (800557c <MX_TIM3_Init+0xa4>)
 8005564:	f00e fe02 	bl	801416c <HAL_TIMEx_MasterConfigSynchronization>
 8005568:	4603      	mov	r3, r0
 800556a:	2b00      	cmp	r3, #0
 800556c:	d001      	beq.n	8005572 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800556e:	f7fe fd49 	bl	8004004 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8005572:	bf00      	nop
 8005574:	3730      	adds	r7, #48	; 0x30
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}
 800557a:	bf00      	nop
 800557c:	24001ce8 	.word	0x24001ce8
 8005580:	40000400 	.word	0x40000400

08005584 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b08c      	sub	sp, #48	; 0x30
 8005588:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800558a:	f107 030c 	add.w	r3, r7, #12
 800558e:	2224      	movs	r2, #36	; 0x24
 8005590:	2100      	movs	r1, #0
 8005592:	4618      	mov	r0, r3
 8005594:	f023 fdae 	bl	80290f4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005598:	463b      	mov	r3, r7
 800559a:	2200      	movs	r2, #0
 800559c:	601a      	str	r2, [r3, #0]
 800559e:	605a      	str	r2, [r3, #4]
 80055a0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80055a2:	4b21      	ldr	r3, [pc, #132]	; (8005628 <MX_TIM4_Init+0xa4>)
 80055a4:	4a21      	ldr	r2, [pc, #132]	; (800562c <MX_TIM4_Init+0xa8>)
 80055a6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80055a8:	4b1f      	ldr	r3, [pc, #124]	; (8005628 <MX_TIM4_Init+0xa4>)
 80055aa:	2200      	movs	r2, #0
 80055ac:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80055ae:	4b1e      	ldr	r3, [pc, #120]	; (8005628 <MX_TIM4_Init+0xa4>)
 80055b0:	2200      	movs	r2, #0
 80055b2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80055b4:	4b1c      	ldr	r3, [pc, #112]	; (8005628 <MX_TIM4_Init+0xa4>)
 80055b6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80055ba:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80055bc:	4b1a      	ldr	r3, [pc, #104]	; (8005628 <MX_TIM4_Init+0xa4>)
 80055be:	2200      	movs	r2, #0
 80055c0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80055c2:	4b19      	ldr	r3, [pc, #100]	; (8005628 <MX_TIM4_Init+0xa4>)
 80055c4:	2200      	movs	r2, #0
 80055c6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80055c8:	2303      	movs	r3, #3
 80055ca:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80055cc:	2300      	movs	r3, #0
 80055ce:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80055d0:	2301      	movs	r3, #1
 80055d2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80055d4:	2300      	movs	r3, #0
 80055d6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 80055d8:	2305      	movs	r3, #5
 80055da:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80055dc:	2300      	movs	r3, #0
 80055de:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80055e0:	2301      	movs	r3, #1
 80055e2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80055e4:	2300      	movs	r3, #0
 80055e6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 5;
 80055e8:	2305      	movs	r3, #5
 80055ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80055ec:	f107 030c 	add.w	r3, r7, #12
 80055f0:	4619      	mov	r1, r3
 80055f2:	480d      	ldr	r0, [pc, #52]	; (8005628 <MX_TIM4_Init+0xa4>)
 80055f4:	f00d fcfe 	bl	8012ff4 <HAL_TIM_Encoder_Init>
 80055f8:	4603      	mov	r3, r0
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d001      	beq.n	8005602 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80055fe:	f7fe fd01 	bl	8004004 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005602:	2300      	movs	r3, #0
 8005604:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005606:	2300      	movs	r3, #0
 8005608:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800560a:	463b      	mov	r3, r7
 800560c:	4619      	mov	r1, r3
 800560e:	4806      	ldr	r0, [pc, #24]	; (8005628 <MX_TIM4_Init+0xa4>)
 8005610:	f00e fdac 	bl	801416c <HAL_TIMEx_MasterConfigSynchronization>
 8005614:	4603      	mov	r3, r0
 8005616:	2b00      	cmp	r3, #0
 8005618:	d001      	beq.n	800561e <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800561a:	f7fe fcf3 	bl	8004004 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800561e:	bf00      	nop
 8005620:	3730      	adds	r7, #48	; 0x30
 8005622:	46bd      	mov	sp, r7
 8005624:	bd80      	pop	{r7, pc}
 8005626:	bf00      	nop
 8005628:	24001d34 	.word	0x24001d34
 800562c:	40000800 	.word	0x40000800

08005630 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b088      	sub	sp, #32
 8005634:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005636:	f107 0310 	add.w	r3, r7, #16
 800563a:	2200      	movs	r2, #0
 800563c:	601a      	str	r2, [r3, #0]
 800563e:	605a      	str	r2, [r3, #4]
 8005640:	609a      	str	r2, [r3, #8]
 8005642:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005644:	1d3b      	adds	r3, r7, #4
 8005646:	2200      	movs	r2, #0
 8005648:	601a      	str	r2, [r3, #0]
 800564a:	605a      	str	r2, [r3, #4]
 800564c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800564e:	4b1e      	ldr	r3, [pc, #120]	; (80056c8 <MX_TIM5_Init+0x98>)
 8005650:	4a1e      	ldr	r2, [pc, #120]	; (80056cc <MX_TIM5_Init+0x9c>)
 8005652:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 279;
 8005654:	4b1c      	ldr	r3, [pc, #112]	; (80056c8 <MX_TIM5_Init+0x98>)
 8005656:	f240 1217 	movw	r2, #279	; 0x117
 800565a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800565c:	4b1a      	ldr	r3, [pc, #104]	; (80056c8 <MX_TIM5_Init+0x98>)
 800565e:	2200      	movs	r2, #0
 8005660:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8005662:	4b19      	ldr	r3, [pc, #100]	; (80056c8 <MX_TIM5_Init+0x98>)
 8005664:	f04f 32ff 	mov.w	r2, #4294967295
 8005668:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800566a:	4b17      	ldr	r3, [pc, #92]	; (80056c8 <MX_TIM5_Init+0x98>)
 800566c:	2200      	movs	r2, #0
 800566e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005670:	4b15      	ldr	r3, [pc, #84]	; (80056c8 <MX_TIM5_Init+0x98>)
 8005672:	2200      	movs	r2, #0
 8005674:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8005676:	4814      	ldr	r0, [pc, #80]	; (80056c8 <MX_TIM5_Init+0x98>)
 8005678:	f00d f981 	bl	801297e <HAL_TIM_Base_Init>
 800567c:	4603      	mov	r3, r0
 800567e:	2b00      	cmp	r3, #0
 8005680:	d001      	beq.n	8005686 <MX_TIM5_Init+0x56>
  {
    Error_Handler();
 8005682:	f7fe fcbf 	bl	8004004 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005686:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800568a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800568c:	f107 0310 	add.w	r3, r7, #16
 8005690:	4619      	mov	r1, r3
 8005692:	480d      	ldr	r0, [pc, #52]	; (80056c8 <MX_TIM5_Init+0x98>)
 8005694:	f00e f816 	bl	80136c4 <HAL_TIM_ConfigClockSource>
 8005698:	4603      	mov	r3, r0
 800569a:	2b00      	cmp	r3, #0
 800569c:	d001      	beq.n	80056a2 <MX_TIM5_Init+0x72>
  {
    Error_Handler();
 800569e:	f7fe fcb1 	bl	8004004 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80056a2:	2300      	movs	r3, #0
 80056a4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80056a6:	2300      	movs	r3, #0
 80056a8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80056aa:	1d3b      	adds	r3, r7, #4
 80056ac:	4619      	mov	r1, r3
 80056ae:	4806      	ldr	r0, [pc, #24]	; (80056c8 <MX_TIM5_Init+0x98>)
 80056b0:	f00e fd5c 	bl	801416c <HAL_TIMEx_MasterConfigSynchronization>
 80056b4:	4603      	mov	r3, r0
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d001      	beq.n	80056be <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 80056ba:	f7fe fca3 	bl	8004004 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80056be:	bf00      	nop
 80056c0:	3720      	adds	r7, #32
 80056c2:	46bd      	mov	sp, r7
 80056c4:	bd80      	pop	{r7, pc}
 80056c6:	bf00      	nop
 80056c8:	24001d80 	.word	0x24001d80
 80056cc:	40000c00 	.word	0x40000c00

080056d0 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b08c      	sub	sp, #48	; 0x30
 80056d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80056d6:	f107 030c 	add.w	r3, r7, #12
 80056da:	2224      	movs	r2, #36	; 0x24
 80056dc:	2100      	movs	r1, #0
 80056de:	4618      	mov	r0, r3
 80056e0:	f023 fd08 	bl	80290f4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80056e4:	463b      	mov	r3, r7
 80056e6:	2200      	movs	r2, #0
 80056e8:	601a      	str	r2, [r3, #0]
 80056ea:	605a      	str	r2, [r3, #4]
 80056ec:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80056ee:	4b23      	ldr	r3, [pc, #140]	; (800577c <MX_TIM8_Init+0xac>)
 80056f0:	4a23      	ldr	r2, [pc, #140]	; (8005780 <MX_TIM8_Init+0xb0>)
 80056f2:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80056f4:	4b21      	ldr	r3, [pc, #132]	; (800577c <MX_TIM8_Init+0xac>)
 80056f6:	2200      	movs	r2, #0
 80056f8:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80056fa:	4b20      	ldr	r3, [pc, #128]	; (800577c <MX_TIM8_Init+0xac>)
 80056fc:	2200      	movs	r2, #0
 80056fe:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8005700:	4b1e      	ldr	r3, [pc, #120]	; (800577c <MX_TIM8_Init+0xac>)
 8005702:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005706:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005708:	4b1c      	ldr	r3, [pc, #112]	; (800577c <MX_TIM8_Init+0xac>)
 800570a:	2200      	movs	r2, #0
 800570c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800570e:	4b1b      	ldr	r3, [pc, #108]	; (800577c <MX_TIM8_Init+0xac>)
 8005710:	2200      	movs	r2, #0
 8005712:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005714:	4b19      	ldr	r3, [pc, #100]	; (800577c <MX_TIM8_Init+0xac>)
 8005716:	2200      	movs	r2, #0
 8005718:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800571a:	2303      	movs	r3, #3
 800571c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800571e:	2300      	movs	r3, #0
 8005720:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005722:	2301      	movs	r3, #1
 8005724:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005726:	2300      	movs	r3, #0
 8005728:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 800572a:	2305      	movs	r3, #5
 800572c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800572e:	2300      	movs	r3, #0
 8005730:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005732:	2301      	movs	r3, #1
 8005734:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005736:	2300      	movs	r3, #0
 8005738:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 5;
 800573a:	2305      	movs	r3, #5
 800573c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 800573e:	f107 030c 	add.w	r3, r7, #12
 8005742:	4619      	mov	r1, r3
 8005744:	480d      	ldr	r0, [pc, #52]	; (800577c <MX_TIM8_Init+0xac>)
 8005746:	f00d fc55 	bl	8012ff4 <HAL_TIM_Encoder_Init>
 800574a:	4603      	mov	r3, r0
 800574c:	2b00      	cmp	r3, #0
 800574e:	d001      	beq.n	8005754 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8005750:	f7fe fc58 	bl	8004004 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005754:	2300      	movs	r3, #0
 8005756:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005758:	2300      	movs	r3, #0
 800575a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800575c:	2300      	movs	r3, #0
 800575e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8005760:	463b      	mov	r3, r7
 8005762:	4619      	mov	r1, r3
 8005764:	4805      	ldr	r0, [pc, #20]	; (800577c <MX_TIM8_Init+0xac>)
 8005766:	f00e fd01 	bl	801416c <HAL_TIMEx_MasterConfigSynchronization>
 800576a:	4603      	mov	r3, r0
 800576c:	2b00      	cmp	r3, #0
 800576e:	d001      	beq.n	8005774 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8005770:	f7fe fc48 	bl	8004004 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8005774:	bf00      	nop
 8005776:	3730      	adds	r7, #48	; 0x30
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}
 800577c:	24001dcc 	.word	0x24001dcc
 8005780:	40010400 	.word	0x40010400

08005784 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b08a      	sub	sp, #40	; 0x28
 8005788:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800578a:	f107 031c 	add.w	r3, r7, #28
 800578e:	2200      	movs	r2, #0
 8005790:	601a      	str	r2, [r3, #0]
 8005792:	605a      	str	r2, [r3, #4]
 8005794:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005796:	463b      	mov	r3, r7
 8005798:	2200      	movs	r2, #0
 800579a:	601a      	str	r2, [r3, #0]
 800579c:	605a      	str	r2, [r3, #4]
 800579e:	609a      	str	r2, [r3, #8]
 80057a0:	60da      	str	r2, [r3, #12]
 80057a2:	611a      	str	r2, [r3, #16]
 80057a4:	615a      	str	r2, [r3, #20]
 80057a6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 80057a8:	4b22      	ldr	r3, [pc, #136]	; (8005834 <MX_TIM12_Init+0xb0>)
 80057aa:	4a23      	ldr	r2, [pc, #140]	; (8005838 <MX_TIM12_Init+0xb4>)
 80057ac:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 85;
 80057ae:	4b21      	ldr	r3, [pc, #132]	; (8005834 <MX_TIM12_Init+0xb0>)
 80057b0:	2255      	movs	r2, #85	; 0x55
 80057b2:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80057b4:	4b1f      	ldr	r3, [pc, #124]	; (8005834 <MX_TIM12_Init+0xb0>)
 80057b6:	2200      	movs	r2, #0
 80057b8:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65115;
 80057ba:	4b1e      	ldr	r3, [pc, #120]	; (8005834 <MX_TIM12_Init+0xb0>)
 80057bc:	f64f 625b 	movw	r2, #65115	; 0xfe5b
 80057c0:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80057c2:	4b1c      	ldr	r3, [pc, #112]	; (8005834 <MX_TIM12_Init+0xb0>)
 80057c4:	2200      	movs	r2, #0
 80057c6:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80057c8:	4b1a      	ldr	r3, [pc, #104]	; (8005834 <MX_TIM12_Init+0xb0>)
 80057ca:	2280      	movs	r2, #128	; 0x80
 80057cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 80057ce:	4819      	ldr	r0, [pc, #100]	; (8005834 <MX_TIM12_Init+0xb0>)
 80057d0:	f00d fa14 	bl	8012bfc <HAL_TIM_PWM_Init>
 80057d4:	4603      	mov	r3, r0
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d001      	beq.n	80057de <MX_TIM12_Init+0x5a>
  {
    Error_Handler();
 80057da:	f7fe fc13 	bl	8004004 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80057de:	2300      	movs	r3, #0
 80057e0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80057e2:	2300      	movs	r3, #0
 80057e4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim12, &sMasterConfig) != HAL_OK)
 80057e6:	f107 031c 	add.w	r3, r7, #28
 80057ea:	4619      	mov	r1, r3
 80057ec:	4811      	ldr	r0, [pc, #68]	; (8005834 <MX_TIM12_Init+0xb0>)
 80057ee:	f00e fcbd 	bl	801416c <HAL_TIMEx_MasterConfigSynchronization>
 80057f2:	4603      	mov	r3, r0
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d001      	beq.n	80057fc <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 80057f8:	f7fe fc04 	bl	8004004 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80057fc:	2360      	movs	r3, #96	; 0x60
 80057fe:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 4883;
 8005800:	f241 3313 	movw	r3, #4883	; 0x1313
 8005804:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005806:	2300      	movs	r3, #0
 8005808:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800580a:	2300      	movs	r3, #0
 800580c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800580e:	463b      	mov	r3, r7
 8005810:	2204      	movs	r2, #4
 8005812:	4619      	mov	r1, r3
 8005814:	4807      	ldr	r0, [pc, #28]	; (8005834 <MX_TIM12_Init+0xb0>)
 8005816:	f00d fe41 	bl	801349c <HAL_TIM_PWM_ConfigChannel>
 800581a:	4603      	mov	r3, r0
 800581c:	2b00      	cmp	r3, #0
 800581e:	d001      	beq.n	8005824 <MX_TIM12_Init+0xa0>
  {
    Error_Handler();
 8005820:	f7fe fbf0 	bl	8004004 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8005824:	4803      	ldr	r0, [pc, #12]	; (8005834 <MX_TIM12_Init+0xb0>)
 8005826:	f000 fc11 	bl	800604c <HAL_TIM_MspPostInit>

}
 800582a:	bf00      	nop
 800582c:	3728      	adds	r7, #40	; 0x28
 800582e:	46bd      	mov	sp, r7
 8005830:	bd80      	pop	{r7, pc}
 8005832:	bf00      	nop
 8005834:	24001e18 	.word	0x24001e18
 8005838:	40001800 	.word	0x40001800

0800583c <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b088      	sub	sp, #32
 8005840:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8005842:	1d3b      	adds	r3, r7, #4
 8005844:	2200      	movs	r2, #0
 8005846:	601a      	str	r2, [r3, #0]
 8005848:	605a      	str	r2, [r3, #4]
 800584a:	609a      	str	r2, [r3, #8]
 800584c:	60da      	str	r2, [r3, #12]
 800584e:	611a      	str	r2, [r3, #16]
 8005850:	615a      	str	r2, [r3, #20]
 8005852:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8005854:	4b1e      	ldr	r3, [pc, #120]	; (80058d0 <MX_TIM13_Init+0x94>)
 8005856:	4a1f      	ldr	r2, [pc, #124]	; (80058d4 <MX_TIM13_Init+0x98>)
 8005858:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 85;
 800585a:	4b1d      	ldr	r3, [pc, #116]	; (80058d0 <MX_TIM13_Init+0x94>)
 800585c:	2255      	movs	r2, #85	; 0x55
 800585e:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005860:	4b1b      	ldr	r3, [pc, #108]	; (80058d0 <MX_TIM13_Init+0x94>)
 8005862:	2200      	movs	r2, #0
 8005864:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 65115;
 8005866:	4b1a      	ldr	r3, [pc, #104]	; (80058d0 <MX_TIM13_Init+0x94>)
 8005868:	f64f 625b 	movw	r2, #65115	; 0xfe5b
 800586c:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800586e:	4b18      	ldr	r3, [pc, #96]	; (80058d0 <MX_TIM13_Init+0x94>)
 8005870:	2200      	movs	r2, #0
 8005872:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005874:	4b16      	ldr	r3, [pc, #88]	; (80058d0 <MX_TIM13_Init+0x94>)
 8005876:	2280      	movs	r2, #128	; 0x80
 8005878:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 800587a:	4815      	ldr	r0, [pc, #84]	; (80058d0 <MX_TIM13_Init+0x94>)
 800587c:	f00d f87f 	bl	801297e <HAL_TIM_Base_Init>
 8005880:	4603      	mov	r3, r0
 8005882:	2b00      	cmp	r3, #0
 8005884:	d001      	beq.n	800588a <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8005886:	f7fe fbbd 	bl	8004004 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 800588a:	4811      	ldr	r0, [pc, #68]	; (80058d0 <MX_TIM13_Init+0x94>)
 800588c:	f00d f9b6 	bl	8012bfc <HAL_TIM_PWM_Init>
 8005890:	4603      	mov	r3, r0
 8005892:	2b00      	cmp	r3, #0
 8005894:	d001      	beq.n	800589a <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8005896:	f7fe fbb5 	bl	8004004 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800589a:	2360      	movs	r3, #96	; 0x60
 800589c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 4883;
 800589e:	f241 3313 	movw	r3, #4883	; 0x1313
 80058a2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80058a4:	2300      	movs	r3, #0
 80058a6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80058a8:	2300      	movs	r3, #0
 80058aa:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80058ac:	1d3b      	adds	r3, r7, #4
 80058ae:	2200      	movs	r2, #0
 80058b0:	4619      	mov	r1, r3
 80058b2:	4807      	ldr	r0, [pc, #28]	; (80058d0 <MX_TIM13_Init+0x94>)
 80058b4:	f00d fdf2 	bl	801349c <HAL_TIM_PWM_ConfigChannel>
 80058b8:	4603      	mov	r3, r0
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d001      	beq.n	80058c2 <MX_TIM13_Init+0x86>
  {
    Error_Handler();
 80058be:	f7fe fba1 	bl	8004004 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 80058c2:	4803      	ldr	r0, [pc, #12]	; (80058d0 <MX_TIM13_Init+0x94>)
 80058c4:	f000 fbc2 	bl	800604c <HAL_TIM_MspPostInit>

}
 80058c8:	bf00      	nop
 80058ca:	3720      	adds	r7, #32
 80058cc:	46bd      	mov	sp, r7
 80058ce:	bd80      	pop	{r7, pc}
 80058d0:	24001e64 	.word	0x24001e64
 80058d4:	40001c00 	.word	0x40001c00

080058d8 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b088      	sub	sp, #32
 80058dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80058de:	1d3b      	adds	r3, r7, #4
 80058e0:	2200      	movs	r2, #0
 80058e2:	601a      	str	r2, [r3, #0]
 80058e4:	605a      	str	r2, [r3, #4]
 80058e6:	609a      	str	r2, [r3, #8]
 80058e8:	60da      	str	r2, [r3, #12]
 80058ea:	611a      	str	r2, [r3, #16]
 80058ec:	615a      	str	r2, [r3, #20]
 80058ee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80058f0:	4b1e      	ldr	r3, [pc, #120]	; (800596c <MX_TIM14_Init+0x94>)
 80058f2:	4a1f      	ldr	r2, [pc, #124]	; (8005970 <MX_TIM14_Init+0x98>)
 80058f4:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 85;
 80058f6:	4b1d      	ldr	r3, [pc, #116]	; (800596c <MX_TIM14_Init+0x94>)
 80058f8:	2255      	movs	r2, #85	; 0x55
 80058fa:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80058fc:	4b1b      	ldr	r3, [pc, #108]	; (800596c <MX_TIM14_Init+0x94>)
 80058fe:	2200      	movs	r2, #0
 8005900:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65115;
 8005902:	4b1a      	ldr	r3, [pc, #104]	; (800596c <MX_TIM14_Init+0x94>)
 8005904:	f64f 625b 	movw	r2, #65115	; 0xfe5b
 8005908:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800590a:	4b18      	ldr	r3, [pc, #96]	; (800596c <MX_TIM14_Init+0x94>)
 800590c:	2200      	movs	r2, #0
 800590e:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005910:	4b16      	ldr	r3, [pc, #88]	; (800596c <MX_TIM14_Init+0x94>)
 8005912:	2280      	movs	r2, #128	; 0x80
 8005914:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8005916:	4815      	ldr	r0, [pc, #84]	; (800596c <MX_TIM14_Init+0x94>)
 8005918:	f00d f831 	bl	801297e <HAL_TIM_Base_Init>
 800591c:	4603      	mov	r3, r0
 800591e:	2b00      	cmp	r3, #0
 8005920:	d001      	beq.n	8005926 <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 8005922:	f7fe fb6f 	bl	8004004 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8005926:	4811      	ldr	r0, [pc, #68]	; (800596c <MX_TIM14_Init+0x94>)
 8005928:	f00d f968 	bl	8012bfc <HAL_TIM_PWM_Init>
 800592c:	4603      	mov	r3, r0
 800592e:	2b00      	cmp	r3, #0
 8005930:	d001      	beq.n	8005936 <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 8005932:	f7fe fb67 	bl	8004004 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005936:	2360      	movs	r3, #96	; 0x60
 8005938:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 4883;
 800593a:	f241 3313 	movw	r3, #4883	; 0x1313
 800593e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005940:	2300      	movs	r3, #0
 8005942:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005944:	2300      	movs	r3, #0
 8005946:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005948:	1d3b      	adds	r3, r7, #4
 800594a:	2200      	movs	r2, #0
 800594c:	4619      	mov	r1, r3
 800594e:	4807      	ldr	r0, [pc, #28]	; (800596c <MX_TIM14_Init+0x94>)
 8005950:	f00d fda4 	bl	801349c <HAL_TIM_PWM_ConfigChannel>
 8005954:	4603      	mov	r3, r0
 8005956:	2b00      	cmp	r3, #0
 8005958:	d001      	beq.n	800595e <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 800595a:	f7fe fb53 	bl	8004004 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 800595e:	4803      	ldr	r0, [pc, #12]	; (800596c <MX_TIM14_Init+0x94>)
 8005960:	f000 fb74 	bl	800604c <HAL_TIM_MspPostInit>

}
 8005964:	bf00      	nop
 8005966:	3720      	adds	r7, #32
 8005968:	46bd      	mov	sp, r7
 800596a:	bd80      	pop	{r7, pc}
 800596c:	24001eb0 	.word	0x24001eb0
 8005970:	40002000 	.word	0x40002000

08005974 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b098      	sub	sp, #96	; 0x60
 8005978:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800597a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800597e:	2200      	movs	r2, #0
 8005980:	601a      	str	r2, [r3, #0]
 8005982:	605a      	str	r2, [r3, #4]
 8005984:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005986:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800598a:	2200      	movs	r2, #0
 800598c:	601a      	str	r2, [r3, #0]
 800598e:	605a      	str	r2, [r3, #4]
 8005990:	609a      	str	r2, [r3, #8]
 8005992:	60da      	str	r2, [r3, #12]
 8005994:	611a      	str	r2, [r3, #16]
 8005996:	615a      	str	r2, [r3, #20]
 8005998:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800599a:	1d3b      	adds	r3, r7, #4
 800599c:	2234      	movs	r2, #52	; 0x34
 800599e:	2100      	movs	r1, #0
 80059a0:	4618      	mov	r0, r3
 80059a2:	f023 fba7 	bl	80290f4 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80059a6:	4b3b      	ldr	r3, [pc, #236]	; (8005a94 <MX_TIM15_Init+0x120>)
 80059a8:	4a3b      	ldr	r2, [pc, #236]	; (8005a98 <MX_TIM15_Init+0x124>)
 80059aa:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 85;
 80059ac:	4b39      	ldr	r3, [pc, #228]	; (8005a94 <MX_TIM15_Init+0x120>)
 80059ae:	2255      	movs	r2, #85	; 0x55
 80059b0:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80059b2:	4b38      	ldr	r3, [pc, #224]	; (8005a94 <MX_TIM15_Init+0x120>)
 80059b4:	2200      	movs	r2, #0
 80059b6:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65115;
 80059b8:	4b36      	ldr	r3, [pc, #216]	; (8005a94 <MX_TIM15_Init+0x120>)
 80059ba:	f64f 625b 	movw	r2, #65115	; 0xfe5b
 80059be:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80059c0:	4b34      	ldr	r3, [pc, #208]	; (8005a94 <MX_TIM15_Init+0x120>)
 80059c2:	2200      	movs	r2, #0
 80059c4:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80059c6:	4b33      	ldr	r3, [pc, #204]	; (8005a94 <MX_TIM15_Init+0x120>)
 80059c8:	2200      	movs	r2, #0
 80059ca:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80059cc:	4b31      	ldr	r3, [pc, #196]	; (8005a94 <MX_TIM15_Init+0x120>)
 80059ce:	2280      	movs	r2, #128	; 0x80
 80059d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 80059d2:	4830      	ldr	r0, [pc, #192]	; (8005a94 <MX_TIM15_Init+0x120>)
 80059d4:	f00d f912 	bl	8012bfc <HAL_TIM_PWM_Init>
 80059d8:	4603      	mov	r3, r0
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d001      	beq.n	80059e2 <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 80059de:	f7fe fb11 	bl	8004004 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80059e2:	2300      	movs	r3, #0
 80059e4:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80059e6:	2300      	movs	r3, #0
 80059e8:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80059ea:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80059ee:	4619      	mov	r1, r3
 80059f0:	4828      	ldr	r0, [pc, #160]	; (8005a94 <MX_TIM15_Init+0x120>)
 80059f2:	f00e fbbb 	bl	801416c <HAL_TIMEx_MasterConfigSynchronization>
 80059f6:	4603      	mov	r3, r0
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d001      	beq.n	8005a00 <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 80059fc:	f7fe fb02 	bl	8004004 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005a00:	2360      	movs	r3, #96	; 0x60
 8005a02:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 4883;
 8005a04:	f241 3313 	movw	r3, #4883	; 0x1313
 8005a08:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005a0e:	2300      	movs	r3, #0
 8005a10:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005a12:	2300      	movs	r3, #0
 8005a14:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005a16:	2300      	movs	r3, #0
 8005a18:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005a1e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005a22:	2200      	movs	r2, #0
 8005a24:	4619      	mov	r1, r3
 8005a26:	481b      	ldr	r0, [pc, #108]	; (8005a94 <MX_TIM15_Init+0x120>)
 8005a28:	f00d fd38 	bl	801349c <HAL_TIM_PWM_ConfigChannel>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d001      	beq.n	8005a36 <MX_TIM15_Init+0xc2>
  {
    Error_Handler();
 8005a32:	f7fe fae7 	bl	8004004 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005a36:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005a3a:	2204      	movs	r2, #4
 8005a3c:	4619      	mov	r1, r3
 8005a3e:	4815      	ldr	r0, [pc, #84]	; (8005a94 <MX_TIM15_Init+0x120>)
 8005a40:	f00d fd2c 	bl	801349c <HAL_TIM_PWM_ConfigChannel>
 8005a44:	4603      	mov	r3, r0
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d001      	beq.n	8005a4e <MX_TIM15_Init+0xda>
  {
    Error_Handler();
 8005a4a:	f7fe fadb 	bl	8004004 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005a4e:	2300      	movs	r3, #0
 8005a50:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005a52:	2300      	movs	r3, #0
 8005a54:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005a56:	2300      	movs	r3, #0
 8005a58:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005a5e:	2300      	movs	r3, #0
 8005a60:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005a62:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005a66:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005a68:	2300      	movs	r3, #0
 8005a6a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8005a70:	1d3b      	adds	r3, r7, #4
 8005a72:	4619      	mov	r1, r3
 8005a74:	4807      	ldr	r0, [pc, #28]	; (8005a94 <MX_TIM15_Init+0x120>)
 8005a76:	f00e fc07 	bl	8014288 <HAL_TIMEx_ConfigBreakDeadTime>
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d001      	beq.n	8005a84 <MX_TIM15_Init+0x110>
  {
    Error_Handler();
 8005a80:	f7fe fac0 	bl	8004004 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8005a84:	4803      	ldr	r0, [pc, #12]	; (8005a94 <MX_TIM15_Init+0x120>)
 8005a86:	f000 fae1 	bl	800604c <HAL_TIM_MspPostInit>

}
 8005a8a:	bf00      	nop
 8005a8c:	3760      	adds	r7, #96	; 0x60
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}
 8005a92:	bf00      	nop
 8005a94:	24001efc 	.word	0x24001efc
 8005a98:	40014000 	.word	0x40014000

08005a9c <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b094      	sub	sp, #80	; 0x50
 8005aa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8005aa2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	601a      	str	r2, [r3, #0]
 8005aaa:	605a      	str	r2, [r3, #4]
 8005aac:	609a      	str	r2, [r3, #8]
 8005aae:	60da      	str	r2, [r3, #12]
 8005ab0:	611a      	str	r2, [r3, #16]
 8005ab2:	615a      	str	r2, [r3, #20]
 8005ab4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005ab6:	463b      	mov	r3, r7
 8005ab8:	2234      	movs	r2, #52	; 0x34
 8005aba:	2100      	movs	r1, #0
 8005abc:	4618      	mov	r0, r3
 8005abe:	f023 fb19 	bl	80290f4 <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8005ac2:	4b31      	ldr	r3, [pc, #196]	; (8005b88 <MX_TIM16_Init+0xec>)
 8005ac4:	4a31      	ldr	r2, [pc, #196]	; (8005b8c <MX_TIM16_Init+0xf0>)
 8005ac6:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 85;
 8005ac8:	4b2f      	ldr	r3, [pc, #188]	; (8005b88 <MX_TIM16_Init+0xec>)
 8005aca:	2255      	movs	r2, #85	; 0x55
 8005acc:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005ace:	4b2e      	ldr	r3, [pc, #184]	; (8005b88 <MX_TIM16_Init+0xec>)
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65115;
 8005ad4:	4b2c      	ldr	r3, [pc, #176]	; (8005b88 <MX_TIM16_Init+0xec>)
 8005ad6:	f64f 625b 	movw	r2, #65115	; 0xfe5b
 8005ada:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005adc:	4b2a      	ldr	r3, [pc, #168]	; (8005b88 <MX_TIM16_Init+0xec>)
 8005ade:	2200      	movs	r2, #0
 8005ae0:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8005ae2:	4b29      	ldr	r3, [pc, #164]	; (8005b88 <MX_TIM16_Init+0xec>)
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005ae8:	4b27      	ldr	r3, [pc, #156]	; (8005b88 <MX_TIM16_Init+0xec>)
 8005aea:	2280      	movs	r2, #128	; 0x80
 8005aec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8005aee:	4826      	ldr	r0, [pc, #152]	; (8005b88 <MX_TIM16_Init+0xec>)
 8005af0:	f00c ff45 	bl	801297e <HAL_TIM_Base_Init>
 8005af4:	4603      	mov	r3, r0
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d001      	beq.n	8005afe <MX_TIM16_Init+0x62>
  {
    Error_Handler();
 8005afa:	f7fe fa83 	bl	8004004 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 8005afe:	4822      	ldr	r0, [pc, #136]	; (8005b88 <MX_TIM16_Init+0xec>)
 8005b00:	f00d f87c 	bl	8012bfc <HAL_TIM_PWM_Init>
 8005b04:	4603      	mov	r3, r0
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d001      	beq.n	8005b0e <MX_TIM16_Init+0x72>
  {
    Error_Handler();
 8005b0a:	f7fe fa7b 	bl	8004004 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005b0e:	2360      	movs	r3, #96	; 0x60
 8005b10:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.Pulse = 4883;
 8005b12:	f241 3313 	movw	r3, #4883	; 0x1313
 8005b16:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005b18:	2300      	movs	r3, #0
 8005b1a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005b20:	2300      	movs	r3, #0
 8005b22:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005b24:	2300      	movs	r3, #0
 8005b26:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005b28:	2300      	movs	r3, #0
 8005b2a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005b2c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005b30:	2200      	movs	r2, #0
 8005b32:	4619      	mov	r1, r3
 8005b34:	4814      	ldr	r0, [pc, #80]	; (8005b88 <MX_TIM16_Init+0xec>)
 8005b36:	f00d fcb1 	bl	801349c <HAL_TIM_PWM_ConfigChannel>
 8005b3a:	4603      	mov	r3, r0
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d001      	beq.n	8005b44 <MX_TIM16_Init+0xa8>
  {
    Error_Handler();
 8005b40:	f7fe fa60 	bl	8004004 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005b44:	2300      	movs	r3, #0
 8005b46:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005b48:	2300      	movs	r3, #0
 8005b4a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005b50:	2300      	movs	r3, #0
 8005b52:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005b54:	2300      	movs	r3, #0
 8005b56:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005b58:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005b5c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005b62:	2300      	movs	r3, #0
 8005b64:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8005b66:	463b      	mov	r3, r7
 8005b68:	4619      	mov	r1, r3
 8005b6a:	4807      	ldr	r0, [pc, #28]	; (8005b88 <MX_TIM16_Init+0xec>)
 8005b6c:	f00e fb8c 	bl	8014288 <HAL_TIMEx_ConfigBreakDeadTime>
 8005b70:	4603      	mov	r3, r0
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d001      	beq.n	8005b7a <MX_TIM16_Init+0xde>
  {
    Error_Handler();
 8005b76:	f7fe fa45 	bl	8004004 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 8005b7a:	4803      	ldr	r0, [pc, #12]	; (8005b88 <MX_TIM16_Init+0xec>)
 8005b7c:	f000 fa66 	bl	800604c <HAL_TIM_MspPostInit>

}
 8005b80:	bf00      	nop
 8005b82:	3750      	adds	r7, #80	; 0x50
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}
 8005b88:	24001f48 	.word	0x24001f48
 8005b8c:	40014400 	.word	0x40014400

08005b90 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b094      	sub	sp, #80	; 0x50
 8005b94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8005b96:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	601a      	str	r2, [r3, #0]
 8005b9e:	605a      	str	r2, [r3, #4]
 8005ba0:	609a      	str	r2, [r3, #8]
 8005ba2:	60da      	str	r2, [r3, #12]
 8005ba4:	611a      	str	r2, [r3, #16]
 8005ba6:	615a      	str	r2, [r3, #20]
 8005ba8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005baa:	463b      	mov	r3, r7
 8005bac:	2234      	movs	r2, #52	; 0x34
 8005bae:	2100      	movs	r1, #0
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	f023 fa9f 	bl	80290f4 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8005bb6:	4b31      	ldr	r3, [pc, #196]	; (8005c7c <MX_TIM17_Init+0xec>)
 8005bb8:	4a31      	ldr	r2, [pc, #196]	; (8005c80 <MX_TIM17_Init+0xf0>)
 8005bba:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 85;
 8005bbc:	4b2f      	ldr	r3, [pc, #188]	; (8005c7c <MX_TIM17_Init+0xec>)
 8005bbe:	2255      	movs	r2, #85	; 0x55
 8005bc0:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005bc2:	4b2e      	ldr	r3, [pc, #184]	; (8005c7c <MX_TIM17_Init+0xec>)
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65115;
 8005bc8:	4b2c      	ldr	r3, [pc, #176]	; (8005c7c <MX_TIM17_Init+0xec>)
 8005bca:	f64f 625b 	movw	r2, #65115	; 0xfe5b
 8005bce:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005bd0:	4b2a      	ldr	r3, [pc, #168]	; (8005c7c <MX_TIM17_Init+0xec>)
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8005bd6:	4b29      	ldr	r3, [pc, #164]	; (8005c7c <MX_TIM17_Init+0xec>)
 8005bd8:	2200      	movs	r2, #0
 8005bda:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005bdc:	4b27      	ldr	r3, [pc, #156]	; (8005c7c <MX_TIM17_Init+0xec>)
 8005bde:	2280      	movs	r2, #128	; 0x80
 8005be0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8005be2:	4826      	ldr	r0, [pc, #152]	; (8005c7c <MX_TIM17_Init+0xec>)
 8005be4:	f00c fecb 	bl	801297e <HAL_TIM_Base_Init>
 8005be8:	4603      	mov	r3, r0
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d001      	beq.n	8005bf2 <MX_TIM17_Init+0x62>
  {
    Error_Handler();
 8005bee:	f7fe fa09 	bl	8004004 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8005bf2:	4822      	ldr	r0, [pc, #136]	; (8005c7c <MX_TIM17_Init+0xec>)
 8005bf4:	f00d f802 	bl	8012bfc <HAL_TIM_PWM_Init>
 8005bf8:	4603      	mov	r3, r0
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d001      	beq.n	8005c02 <MX_TIM17_Init+0x72>
  {
    Error_Handler();
 8005bfe:	f7fe fa01 	bl	8004004 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005c02:	2360      	movs	r3, #96	; 0x60
 8005c04:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.Pulse = 4883;
 8005c06:	f241 3313 	movw	r3, #4883	; 0x1313
 8005c0a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005c10:	2300      	movs	r3, #0
 8005c12:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005c14:	2300      	movs	r3, #0
 8005c16:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005c18:	2300      	movs	r3, #0
 8005c1a:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005c20:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005c24:	2200      	movs	r2, #0
 8005c26:	4619      	mov	r1, r3
 8005c28:	4814      	ldr	r0, [pc, #80]	; (8005c7c <MX_TIM17_Init+0xec>)
 8005c2a:	f00d fc37 	bl	801349c <HAL_TIM_PWM_ConfigChannel>
 8005c2e:	4603      	mov	r3, r0
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d001      	beq.n	8005c38 <MX_TIM17_Init+0xa8>
  {
    Error_Handler();
 8005c34:	f7fe f9e6 	bl	8004004 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005c38:	2300      	movs	r3, #0
 8005c3a:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005c40:	2300      	movs	r3, #0
 8005c42:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005c44:	2300      	movs	r3, #0
 8005c46:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005c48:	2300      	movs	r3, #0
 8005c4a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005c4c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005c50:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005c52:	2300      	movs	r3, #0
 8005c54:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005c56:	2300      	movs	r3, #0
 8005c58:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8005c5a:	463b      	mov	r3, r7
 8005c5c:	4619      	mov	r1, r3
 8005c5e:	4807      	ldr	r0, [pc, #28]	; (8005c7c <MX_TIM17_Init+0xec>)
 8005c60:	f00e fb12 	bl	8014288 <HAL_TIMEx_ConfigBreakDeadTime>
 8005c64:	4603      	mov	r3, r0
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d001      	beq.n	8005c6e <MX_TIM17_Init+0xde>
  {
    Error_Handler();
 8005c6a:	f7fe f9cb 	bl	8004004 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8005c6e:	4803      	ldr	r0, [pc, #12]	; (8005c7c <MX_TIM17_Init+0xec>)
 8005c70:	f000 f9ec 	bl	800604c <HAL_TIM_MspPostInit>

}
 8005c74:	bf00      	nop
 8005c76:	3750      	adds	r7, #80	; 0x50
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	bd80      	pop	{r7, pc}
 8005c7c:	24001f94 	.word	0x24001f94
 8005c80:	40014800 	.word	0x40014800

08005c84 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b090      	sub	sp, #64	; 0x40
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c8c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005c90:	2200      	movs	r2, #0
 8005c92:	601a      	str	r2, [r3, #0]
 8005c94:	605a      	str	r2, [r3, #4]
 8005c96:	609a      	str	r2, [r3, #8]
 8005c98:	60da      	str	r2, [r3, #12]
 8005c9a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a79      	ldr	r2, [pc, #484]	; (8005e88 <HAL_TIM_Encoder_MspInit+0x204>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d14f      	bne.n	8005d46 <HAL_TIM_Encoder_MspInit+0xc2>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005ca6:	4b79      	ldr	r3, [pc, #484]	; (8005e8c <HAL_TIM_Encoder_MspInit+0x208>)
 8005ca8:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005cac:	4a77      	ldr	r2, [pc, #476]	; (8005e8c <HAL_TIM_Encoder_MspInit+0x208>)
 8005cae:	f043 0301 	orr.w	r3, r3, #1
 8005cb2:	f8c2 3150 	str.w	r3, [r2, #336]	; 0x150
 8005cb6:	4b75      	ldr	r3, [pc, #468]	; (8005e8c <HAL_TIM_Encoder_MspInit+0x208>)
 8005cb8:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005cbc:	f003 0301 	and.w	r3, r3, #1
 8005cc0:	62bb      	str	r3, [r7, #40]	; 0x28
 8005cc2:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005cc4:	4b71      	ldr	r3, [pc, #452]	; (8005e8c <HAL_TIM_Encoder_MspInit+0x208>)
 8005cc6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8005cca:	4a70      	ldr	r2, [pc, #448]	; (8005e8c <HAL_TIM_Encoder_MspInit+0x208>)
 8005ccc:	f043 0310 	orr.w	r3, r3, #16
 8005cd0:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8005cd4:	4b6d      	ldr	r3, [pc, #436]	; (8005e8c <HAL_TIM_Encoder_MspInit+0x208>)
 8005cd6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8005cda:	f003 0310 	and.w	r3, r3, #16
 8005cde:	627b      	str	r3, [r7, #36]	; 0x24
 8005ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ce2:	4b6a      	ldr	r3, [pc, #424]	; (8005e8c <HAL_TIM_Encoder_MspInit+0x208>)
 8005ce4:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8005ce8:	4a68      	ldr	r2, [pc, #416]	; (8005e8c <HAL_TIM_Encoder_MspInit+0x208>)
 8005cea:	f043 0301 	orr.w	r3, r3, #1
 8005cee:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8005cf2:	4b66      	ldr	r3, [pc, #408]	; (8005e8c <HAL_TIM_Encoder_MspInit+0x208>)
 8005cf4:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8005cf8:	f003 0301 	and.w	r3, r3, #1
 8005cfc:	623b      	str	r3, [r7, #32]
 8005cfe:	6a3b      	ldr	r3, [r7, #32]
    /**TIM1 GPIO Configuration
    PE11     ------> TIM1_CH2
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = W1_ENC_T1C2_INB_Pin;
 8005d00:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005d04:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d06:	2302      	movs	r3, #2
 8005d08:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d0e:	2300      	movs	r3, #0
 8005d10:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005d12:	2301      	movs	r3, #1
 8005d14:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(W1_ENC_T1C2_INB_GPIO_Port, &GPIO_InitStruct);
 8005d16:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005d1a:	4619      	mov	r1, r3
 8005d1c:	485c      	ldr	r0, [pc, #368]	; (8005e90 <HAL_TIM_Encoder_MspInit+0x20c>)
 8005d1e:	f006 fe81 	bl	800ca24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = W1_ENC_T1C1_INA_Pin;
 8005d22:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005d26:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d28:	2302      	movs	r3, #2
 8005d2a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d30:	2300      	movs	r3, #0
 8005d32:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005d34:	2301      	movs	r3, #1
 8005d36:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(W1_ENC_T1C1_INA_GPIO_Port, &GPIO_InitStruct);
 8005d38:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005d3c:	4619      	mov	r1, r3
 8005d3e:	4855      	ldr	r0, [pc, #340]	; (8005e94 <HAL_TIM_Encoder_MspInit+0x210>)
 8005d40:	f006 fe70 	bl	800ca24 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8005d44:	e09b      	b.n	8005e7e <HAL_TIM_Encoder_MspInit+0x1fa>
  else if(tim_encoderHandle->Instance==TIM3)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	4a53      	ldr	r2, [pc, #332]	; (8005e98 <HAL_TIM_Encoder_MspInit+0x214>)
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	d12e      	bne.n	8005dae <HAL_TIM_Encoder_MspInit+0x12a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005d50:	4b4e      	ldr	r3, [pc, #312]	; (8005e8c <HAL_TIM_Encoder_MspInit+0x208>)
 8005d52:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8005d56:	4a4d      	ldr	r2, [pc, #308]	; (8005e8c <HAL_TIM_Encoder_MspInit+0x208>)
 8005d58:	f043 0302 	orr.w	r3, r3, #2
 8005d5c:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8005d60:	4b4a      	ldr	r3, [pc, #296]	; (8005e8c <HAL_TIM_Encoder_MspInit+0x208>)
 8005d62:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8005d66:	f003 0302 	and.w	r3, r3, #2
 8005d6a:	61fb      	str	r3, [r7, #28]
 8005d6c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005d6e:	4b47      	ldr	r3, [pc, #284]	; (8005e8c <HAL_TIM_Encoder_MspInit+0x208>)
 8005d70:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8005d74:	4a45      	ldr	r2, [pc, #276]	; (8005e8c <HAL_TIM_Encoder_MspInit+0x208>)
 8005d76:	f043 0302 	orr.w	r3, r3, #2
 8005d7a:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8005d7e:	4b43      	ldr	r3, [pc, #268]	; (8005e8c <HAL_TIM_Encoder_MspInit+0x208>)
 8005d80:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8005d84:	f003 0302 	and.w	r3, r3, #2
 8005d88:	61bb      	str	r3, [r7, #24]
 8005d8a:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = W2_ENC_T3C1_INA_Pin|W2_ENC_T3C2_INB_Pin;
 8005d8c:	2330      	movs	r3, #48	; 0x30
 8005d8e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d90:	2302      	movs	r3, #2
 8005d92:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d94:	2300      	movs	r3, #0
 8005d96:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d98:	2300      	movs	r3, #0
 8005d9a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005d9c:	2302      	movs	r3, #2
 8005d9e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005da0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005da4:	4619      	mov	r1, r3
 8005da6:	483d      	ldr	r0, [pc, #244]	; (8005e9c <HAL_TIM_Encoder_MspInit+0x218>)
 8005da8:	f006 fe3c 	bl	800ca24 <HAL_GPIO_Init>
}
 8005dac:	e067      	b.n	8005e7e <HAL_TIM_Encoder_MspInit+0x1fa>
  else if(tim_encoderHandle->Instance==TIM4)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	4a3b      	ldr	r2, [pc, #236]	; (8005ea0 <HAL_TIM_Encoder_MspInit+0x21c>)
 8005db4:	4293      	cmp	r3, r2
 8005db6:	d12f      	bne.n	8005e18 <HAL_TIM_Encoder_MspInit+0x194>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005db8:	4b34      	ldr	r3, [pc, #208]	; (8005e8c <HAL_TIM_Encoder_MspInit+0x208>)
 8005dba:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8005dbe:	4a33      	ldr	r2, [pc, #204]	; (8005e8c <HAL_TIM_Encoder_MspInit+0x208>)
 8005dc0:	f043 0304 	orr.w	r3, r3, #4
 8005dc4:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8005dc8:	4b30      	ldr	r3, [pc, #192]	; (8005e8c <HAL_TIM_Encoder_MspInit+0x208>)
 8005dca:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8005dce:	f003 0304 	and.w	r3, r3, #4
 8005dd2:	617b      	str	r3, [r7, #20]
 8005dd4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005dd6:	4b2d      	ldr	r3, [pc, #180]	; (8005e8c <HAL_TIM_Encoder_MspInit+0x208>)
 8005dd8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8005ddc:	4a2b      	ldr	r2, [pc, #172]	; (8005e8c <HAL_TIM_Encoder_MspInit+0x208>)
 8005dde:	f043 0308 	orr.w	r3, r3, #8
 8005de2:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8005de6:	4b29      	ldr	r3, [pc, #164]	; (8005e8c <HAL_TIM_Encoder_MspInit+0x208>)
 8005de8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8005dec:	f003 0308 	and.w	r3, r3, #8
 8005df0:	613b      	str	r3, [r7, #16]
 8005df2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = W3_ENC_T4C1_INA_Pin|W3_ENC_T4C2_INB_Pin;
 8005df4:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005df8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005dfa:	2302      	movs	r3, #2
 8005dfc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005dfe:	2300      	movs	r3, #0
 8005e00:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e02:	2300      	movs	r3, #0
 8005e04:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005e06:	2302      	movs	r3, #2
 8005e08:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005e0a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005e0e:	4619      	mov	r1, r3
 8005e10:	4824      	ldr	r0, [pc, #144]	; (8005ea4 <HAL_TIM_Encoder_MspInit+0x220>)
 8005e12:	f006 fe07 	bl	800ca24 <HAL_GPIO_Init>
}
 8005e16:	e032      	b.n	8005e7e <HAL_TIM_Encoder_MspInit+0x1fa>
  else if(tim_encoderHandle->Instance==TIM8)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a22      	ldr	r2, [pc, #136]	; (8005ea8 <HAL_TIM_Encoder_MspInit+0x224>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d12d      	bne.n	8005e7e <HAL_TIM_Encoder_MspInit+0x1fa>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8005e22:	4b1a      	ldr	r3, [pc, #104]	; (8005e8c <HAL_TIM_Encoder_MspInit+0x208>)
 8005e24:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005e28:	4a18      	ldr	r2, [pc, #96]	; (8005e8c <HAL_TIM_Encoder_MspInit+0x208>)
 8005e2a:	f043 0302 	orr.w	r3, r3, #2
 8005e2e:	f8c2 3150 	str.w	r3, [r2, #336]	; 0x150
 8005e32:	4b16      	ldr	r3, [pc, #88]	; (8005e8c <HAL_TIM_Encoder_MspInit+0x208>)
 8005e34:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005e38:	f003 0302 	and.w	r3, r3, #2
 8005e3c:	60fb      	str	r3, [r7, #12]
 8005e3e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005e40:	4b12      	ldr	r3, [pc, #72]	; (8005e8c <HAL_TIM_Encoder_MspInit+0x208>)
 8005e42:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8005e46:	4a11      	ldr	r2, [pc, #68]	; (8005e8c <HAL_TIM_Encoder_MspInit+0x208>)
 8005e48:	f043 0304 	orr.w	r3, r3, #4
 8005e4c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8005e50:	4b0e      	ldr	r3, [pc, #56]	; (8005e8c <HAL_TIM_Encoder_MspInit+0x208>)
 8005e52:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8005e56:	f003 0304 	and.w	r3, r3, #4
 8005e5a:	60bb      	str	r3, [r7, #8]
 8005e5c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = W4_ENC_T8C1_INA_Pin|W4_ENC_T8C2_INB_Pin;
 8005e5e:	23c0      	movs	r3, #192	; 0xc0
 8005e60:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e62:	2302      	movs	r3, #2
 8005e64:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e66:	2300      	movs	r3, #0
 8005e68:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8005e6e:	2303      	movs	r3, #3
 8005e70:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005e72:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005e76:	4619      	mov	r1, r3
 8005e78:	480c      	ldr	r0, [pc, #48]	; (8005eac <HAL_TIM_Encoder_MspInit+0x228>)
 8005e7a:	f006 fdd3 	bl	800ca24 <HAL_GPIO_Init>
}
 8005e7e:	bf00      	nop
 8005e80:	3740      	adds	r7, #64	; 0x40
 8005e82:	46bd      	mov	sp, r7
 8005e84:	bd80      	pop	{r7, pc}
 8005e86:	bf00      	nop
 8005e88:	40010000 	.word	0x40010000
 8005e8c:	58024400 	.word	0x58024400
 8005e90:	58021000 	.word	0x58021000
 8005e94:	58020000 	.word	0x58020000
 8005e98:	40000400 	.word	0x40000400
 8005e9c:	58020400 	.word	0x58020400
 8005ea0:	40000800 	.word	0x40000800
 8005ea4:	58020c00 	.word	0x58020c00
 8005ea8:	40010400 	.word	0x40010400
 8005eac:	58020800 	.word	0x58020800

08005eb0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005eb0:	b480      	push	{r7}
 8005eb2:	b089      	sub	sp, #36	; 0x24
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ec0:	d10f      	bne.n	8005ee2 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005ec2:	4b3f      	ldr	r3, [pc, #252]	; (8005fc0 <HAL_TIM_Base_MspInit+0x110>)
 8005ec4:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8005ec8:	4a3d      	ldr	r2, [pc, #244]	; (8005fc0 <HAL_TIM_Base_MspInit+0x110>)
 8005eca:	f043 0301 	orr.w	r3, r3, #1
 8005ece:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8005ed2:	4b3b      	ldr	r3, [pc, #236]	; (8005fc0 <HAL_TIM_Base_MspInit+0x110>)
 8005ed4:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8005ed8:	f003 0301 	and.w	r3, r3, #1
 8005edc:	61fb      	str	r3, [r7, #28]
 8005ede:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM17_CLK_ENABLE();
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8005ee0:	e067      	b.n	8005fb2 <HAL_TIM_Base_MspInit+0x102>
  else if(tim_baseHandle->Instance==TIM5)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	4a37      	ldr	r2, [pc, #220]	; (8005fc4 <HAL_TIM_Base_MspInit+0x114>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d10f      	bne.n	8005f0c <HAL_TIM_Base_MspInit+0x5c>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005eec:	4b34      	ldr	r3, [pc, #208]	; (8005fc0 <HAL_TIM_Base_MspInit+0x110>)
 8005eee:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8005ef2:	4a33      	ldr	r2, [pc, #204]	; (8005fc0 <HAL_TIM_Base_MspInit+0x110>)
 8005ef4:	f043 0308 	orr.w	r3, r3, #8
 8005ef8:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8005efc:	4b30      	ldr	r3, [pc, #192]	; (8005fc0 <HAL_TIM_Base_MspInit+0x110>)
 8005efe:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8005f02:	f003 0308 	and.w	r3, r3, #8
 8005f06:	61bb      	str	r3, [r7, #24]
 8005f08:	69bb      	ldr	r3, [r7, #24]
}
 8005f0a:	e052      	b.n	8005fb2 <HAL_TIM_Base_MspInit+0x102>
  else if(tim_baseHandle->Instance==TIM13)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	4a2d      	ldr	r2, [pc, #180]	; (8005fc8 <HAL_TIM_Base_MspInit+0x118>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d10f      	bne.n	8005f36 <HAL_TIM_Base_MspInit+0x86>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8005f16:	4b2a      	ldr	r3, [pc, #168]	; (8005fc0 <HAL_TIM_Base_MspInit+0x110>)
 8005f18:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8005f1c:	4a28      	ldr	r2, [pc, #160]	; (8005fc0 <HAL_TIM_Base_MspInit+0x110>)
 8005f1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f22:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8005f26:	4b26      	ldr	r3, [pc, #152]	; (8005fc0 <HAL_TIM_Base_MspInit+0x110>)
 8005f28:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8005f2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f30:	617b      	str	r3, [r7, #20]
 8005f32:	697b      	ldr	r3, [r7, #20]
}
 8005f34:	e03d      	b.n	8005fb2 <HAL_TIM_Base_MspInit+0x102>
  else if(tim_baseHandle->Instance==TIM14)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4a24      	ldr	r2, [pc, #144]	; (8005fcc <HAL_TIM_Base_MspInit+0x11c>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d10f      	bne.n	8005f60 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8005f40:	4b1f      	ldr	r3, [pc, #124]	; (8005fc0 <HAL_TIM_Base_MspInit+0x110>)
 8005f42:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8005f46:	4a1e      	ldr	r2, [pc, #120]	; (8005fc0 <HAL_TIM_Base_MspInit+0x110>)
 8005f48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f4c:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8005f50:	4b1b      	ldr	r3, [pc, #108]	; (8005fc0 <HAL_TIM_Base_MspInit+0x110>)
 8005f52:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8005f56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f5a:	613b      	str	r3, [r7, #16]
 8005f5c:	693b      	ldr	r3, [r7, #16]
}
 8005f5e:	e028      	b.n	8005fb2 <HAL_TIM_Base_MspInit+0x102>
  else if(tim_baseHandle->Instance==TIM16)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4a1a      	ldr	r2, [pc, #104]	; (8005fd0 <HAL_TIM_Base_MspInit+0x120>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d10f      	bne.n	8005f8a <HAL_TIM_Base_MspInit+0xda>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8005f6a:	4b15      	ldr	r3, [pc, #84]	; (8005fc0 <HAL_TIM_Base_MspInit+0x110>)
 8005f6c:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005f70:	4a13      	ldr	r2, [pc, #76]	; (8005fc0 <HAL_TIM_Base_MspInit+0x110>)
 8005f72:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005f76:	f8c2 3150 	str.w	r3, [r2, #336]	; 0x150
 8005f7a:	4b11      	ldr	r3, [pc, #68]	; (8005fc0 <HAL_TIM_Base_MspInit+0x110>)
 8005f7c:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005f80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f84:	60fb      	str	r3, [r7, #12]
 8005f86:	68fb      	ldr	r3, [r7, #12]
}
 8005f88:	e013      	b.n	8005fb2 <HAL_TIM_Base_MspInit+0x102>
  else if(tim_baseHandle->Instance==TIM17)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	4a11      	ldr	r2, [pc, #68]	; (8005fd4 <HAL_TIM_Base_MspInit+0x124>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d10e      	bne.n	8005fb2 <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8005f94:	4b0a      	ldr	r3, [pc, #40]	; (8005fc0 <HAL_TIM_Base_MspInit+0x110>)
 8005f96:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005f9a:	4a09      	ldr	r2, [pc, #36]	; (8005fc0 <HAL_TIM_Base_MspInit+0x110>)
 8005f9c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005fa0:	f8c2 3150 	str.w	r3, [r2, #336]	; 0x150
 8005fa4:	4b06      	ldr	r3, [pc, #24]	; (8005fc0 <HAL_TIM_Base_MspInit+0x110>)
 8005fa6:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8005faa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005fae:	60bb      	str	r3, [r7, #8]
 8005fb0:	68bb      	ldr	r3, [r7, #8]
}
 8005fb2:	bf00      	nop
 8005fb4:	3724      	adds	r7, #36	; 0x24
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbc:	4770      	bx	lr
 8005fbe:	bf00      	nop
 8005fc0:	58024400 	.word	0x58024400
 8005fc4:	40000c00 	.word	0x40000c00
 8005fc8:	40001c00 	.word	0x40001c00
 8005fcc:	40002000 	.word	0x40002000
 8005fd0:	40014400 	.word	0x40014400
 8005fd4:	40014800 	.word	0x40014800

08005fd8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8005fd8:	b480      	push	{r7}
 8005fda:	b085      	sub	sp, #20
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM12)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4a16      	ldr	r2, [pc, #88]	; (8006040 <HAL_TIM_PWM_MspInit+0x68>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d10f      	bne.n	800600a <HAL_TIM_PWM_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* TIM12 clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 8005fea:	4b16      	ldr	r3, [pc, #88]	; (8006044 <HAL_TIM_PWM_MspInit+0x6c>)
 8005fec:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8005ff0:	4a14      	ldr	r2, [pc, #80]	; (8006044 <HAL_TIM_PWM_MspInit+0x6c>)
 8005ff2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ff6:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8005ffa:	4b12      	ldr	r3, [pc, #72]	; (8006044 <HAL_TIM_PWM_MspInit+0x6c>)
 8005ffc:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8006000:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006004:	60fb      	str	r3, [r7, #12]
 8006006:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8006008:	e013      	b.n	8006032 <HAL_TIM_PWM_MspInit+0x5a>
  else if(tim_pwmHandle->Instance==TIM15)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4a0e      	ldr	r2, [pc, #56]	; (8006048 <HAL_TIM_PWM_MspInit+0x70>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d10e      	bne.n	8006032 <HAL_TIM_PWM_MspInit+0x5a>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8006014:	4b0b      	ldr	r3, [pc, #44]	; (8006044 <HAL_TIM_PWM_MspInit+0x6c>)
 8006016:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800601a:	4a0a      	ldr	r2, [pc, #40]	; (8006044 <HAL_TIM_PWM_MspInit+0x6c>)
 800601c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006020:	f8c2 3150 	str.w	r3, [r2, #336]	; 0x150
 8006024:	4b07      	ldr	r3, [pc, #28]	; (8006044 <HAL_TIM_PWM_MspInit+0x6c>)
 8006026:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800602a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800602e:	60bb      	str	r3, [r7, #8]
 8006030:	68bb      	ldr	r3, [r7, #8]
}
 8006032:	bf00      	nop
 8006034:	3714      	adds	r7, #20
 8006036:	46bd      	mov	sp, r7
 8006038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603c:	4770      	bx	lr
 800603e:	bf00      	nop
 8006040:	40001800 	.word	0x40001800
 8006044:	58024400 	.word	0x58024400
 8006048:	40014000 	.word	0x40014000

0800604c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b08e      	sub	sp, #56	; 0x38
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006054:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006058:	2200      	movs	r2, #0
 800605a:	601a      	str	r2, [r3, #0]
 800605c:	605a      	str	r2, [r3, #4]
 800605e:	609a      	str	r2, [r3, #8]
 8006060:	60da      	str	r2, [r3, #12]
 8006062:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800606c:	d11f      	bne.n	80060ae <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800606e:	4b82      	ldr	r3, [pc, #520]	; (8006278 <HAL_TIM_MspPostInit+0x22c>)
 8006070:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8006074:	4a80      	ldr	r2, [pc, #512]	; (8006278 <HAL_TIM_MspPostInit+0x22c>)
 8006076:	f043 0301 	orr.w	r3, r3, #1
 800607a:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800607e:	4b7e      	ldr	r3, [pc, #504]	; (8006278 <HAL_TIM_MspPostInit+0x22c>)
 8006080:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8006084:	f003 0301 	and.w	r3, r3, #1
 8006088:	623b      	str	r3, [r7, #32]
 800608a:	6a3b      	ldr	r3, [r7, #32]
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = W1_PWM_T2C1_Pin|W2_PWM_T2C2_Pin|W3_PWM_T2C3_Pin|W4_PWM_T2C4_Pin;
 800608c:	230f      	movs	r3, #15
 800608e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006090:	2302      	movs	r3, #2
 8006092:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006094:	2300      	movs	r3, #0
 8006096:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006098:	2300      	movs	r3, #0
 800609a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800609c:	2301      	movs	r3, #1
 800609e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80060a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80060a4:	4619      	mov	r1, r3
 80060a6:	4875      	ldr	r0, [pc, #468]	; (800627c <HAL_TIM_MspPostInit+0x230>)
 80060a8:	f006 fcbc 	bl	800ca24 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 80060ac:	e0df      	b.n	800626e <HAL_TIM_MspPostInit+0x222>
  else if(timHandle->Instance==TIM12)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4a73      	ldr	r2, [pc, #460]	; (8006280 <HAL_TIM_MspPostInit+0x234>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d120      	bne.n	80060fa <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80060b8:	4b6f      	ldr	r3, [pc, #444]	; (8006278 <HAL_TIM_MspPostInit+0x22c>)
 80060ba:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80060be:	4a6e      	ldr	r2, [pc, #440]	; (8006278 <HAL_TIM_MspPostInit+0x22c>)
 80060c0:	f043 0302 	orr.w	r3, r3, #2
 80060c4:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80060c8:	4b6b      	ldr	r3, [pc, #428]	; (8006278 <HAL_TIM_MspPostInit+0x22c>)
 80060ca:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80060ce:	f003 0302 	and.w	r3, r3, #2
 80060d2:	61fb      	str	r3, [r7, #28]
 80060d4:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = SV8_PWM_T12C2_Pin;
 80060d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80060da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060dc:	2302      	movs	r3, #2
 80060de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060e0:	2300      	movs	r3, #0
 80060e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80060e4:	2300      	movs	r3, #0
 80060e6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM12;
 80060e8:	2302      	movs	r3, #2
 80060ea:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SV8_PWM_T12C2_GPIO_Port, &GPIO_InitStruct);
 80060ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80060f0:	4619      	mov	r1, r3
 80060f2:	4864      	ldr	r0, [pc, #400]	; (8006284 <HAL_TIM_MspPostInit+0x238>)
 80060f4:	f006 fc96 	bl	800ca24 <HAL_GPIO_Init>
}
 80060f8:	e0b9      	b.n	800626e <HAL_TIM_MspPostInit+0x222>
  else if(timHandle->Instance==TIM13)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	4a62      	ldr	r2, [pc, #392]	; (8006288 <HAL_TIM_MspPostInit+0x23c>)
 8006100:	4293      	cmp	r3, r2
 8006102:	d120      	bne.n	8006146 <HAL_TIM_MspPostInit+0xfa>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8006104:	4b5c      	ldr	r3, [pc, #368]	; (8006278 <HAL_TIM_MspPostInit+0x22c>)
 8006106:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800610a:	4a5b      	ldr	r2, [pc, #364]	; (8006278 <HAL_TIM_MspPostInit+0x22c>)
 800610c:	f043 0320 	orr.w	r3, r3, #32
 8006110:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8006114:	4b58      	ldr	r3, [pc, #352]	; (8006278 <HAL_TIM_MspPostInit+0x22c>)
 8006116:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800611a:	f003 0320 	and.w	r3, r3, #32
 800611e:	61bb      	str	r3, [r7, #24]
 8006120:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = SV4_PWM_T13C1_Pin;
 8006122:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006126:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006128:	2302      	movs	r3, #2
 800612a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800612c:	2300      	movs	r3, #0
 800612e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006130:	2300      	movs	r3, #0
 8006132:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8006134:	2309      	movs	r3, #9
 8006136:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SV4_PWM_T13C1_GPIO_Port, &GPIO_InitStruct);
 8006138:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800613c:	4619      	mov	r1, r3
 800613e:	4853      	ldr	r0, [pc, #332]	; (800628c <HAL_TIM_MspPostInit+0x240>)
 8006140:	f006 fc70 	bl	800ca24 <HAL_GPIO_Init>
}
 8006144:	e093      	b.n	800626e <HAL_TIM_MspPostInit+0x222>
  else if(timHandle->Instance==TIM14)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	4a51      	ldr	r2, [pc, #324]	; (8006290 <HAL_TIM_MspPostInit+0x244>)
 800614c:	4293      	cmp	r3, r2
 800614e:	d120      	bne.n	8006192 <HAL_TIM_MspPostInit+0x146>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8006150:	4b49      	ldr	r3, [pc, #292]	; (8006278 <HAL_TIM_MspPostInit+0x22c>)
 8006152:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8006156:	4a48      	ldr	r2, [pc, #288]	; (8006278 <HAL_TIM_MspPostInit+0x22c>)
 8006158:	f043 0320 	orr.w	r3, r3, #32
 800615c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8006160:	4b45      	ldr	r3, [pc, #276]	; (8006278 <HAL_TIM_MspPostInit+0x22c>)
 8006162:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8006166:	f003 0320 	and.w	r3, r3, #32
 800616a:	617b      	str	r3, [r7, #20]
 800616c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = SV7_PWM_T14C1_Pin;
 800616e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006172:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006174:	2302      	movs	r3, #2
 8006176:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006178:	2300      	movs	r3, #0
 800617a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800617c:	2300      	movs	r3, #0
 800617e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 8006180:	2309      	movs	r3, #9
 8006182:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SV7_PWM_T14C1_GPIO_Port, &GPIO_InitStruct);
 8006184:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006188:	4619      	mov	r1, r3
 800618a:	4840      	ldr	r0, [pc, #256]	; (800628c <HAL_TIM_MspPostInit+0x240>)
 800618c:	f006 fc4a 	bl	800ca24 <HAL_GPIO_Init>
}
 8006190:	e06d      	b.n	800626e <HAL_TIM_MspPostInit+0x222>
  else if(timHandle->Instance==TIM15)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	4a3f      	ldr	r2, [pc, #252]	; (8006294 <HAL_TIM_MspPostInit+0x248>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d11f      	bne.n	80061dc <HAL_TIM_MspPostInit+0x190>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800619c:	4b36      	ldr	r3, [pc, #216]	; (8006278 <HAL_TIM_MspPostInit+0x22c>)
 800619e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80061a2:	4a35      	ldr	r2, [pc, #212]	; (8006278 <HAL_TIM_MspPostInit+0x22c>)
 80061a4:	f043 0310 	orr.w	r3, r3, #16
 80061a8:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80061ac:	4b32      	ldr	r3, [pc, #200]	; (8006278 <HAL_TIM_MspPostInit+0x22c>)
 80061ae:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80061b2:	f003 0310 	and.w	r3, r3, #16
 80061b6:	613b      	str	r3, [r7, #16]
 80061b8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = SV1_PWM_T15C1_Pin|SV2_PWM_T15C2_Pin;
 80061ba:	2360      	movs	r3, #96	; 0x60
 80061bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061be:	2302      	movs	r3, #2
 80061c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061c2:	2300      	movs	r3, #0
 80061c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80061c6:	2300      	movs	r3, #0
 80061c8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM15;
 80061ca:	2304      	movs	r3, #4
 80061cc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80061ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80061d2:	4619      	mov	r1, r3
 80061d4:	4830      	ldr	r0, [pc, #192]	; (8006298 <HAL_TIM_MspPostInit+0x24c>)
 80061d6:	f006 fc25 	bl	800ca24 <HAL_GPIO_Init>
}
 80061da:	e048      	b.n	800626e <HAL_TIM_MspPostInit+0x222>
  else if(timHandle->Instance==TIM16)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	4a2e      	ldr	r2, [pc, #184]	; (800629c <HAL_TIM_MspPostInit+0x250>)
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d11f      	bne.n	8006226 <HAL_TIM_MspPostInit+0x1da>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80061e6:	4b24      	ldr	r3, [pc, #144]	; (8006278 <HAL_TIM_MspPostInit+0x22c>)
 80061e8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80061ec:	4a22      	ldr	r2, [pc, #136]	; (8006278 <HAL_TIM_MspPostInit+0x22c>)
 80061ee:	f043 0320 	orr.w	r3, r3, #32
 80061f2:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80061f6:	4b20      	ldr	r3, [pc, #128]	; (8006278 <HAL_TIM_MspPostInit+0x22c>)
 80061f8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80061fc:	f003 0320 	and.w	r3, r3, #32
 8006200:	60fb      	str	r3, [r7, #12]
 8006202:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SV5_PWM_T16C1_Pin;
 8006204:	2340      	movs	r3, #64	; 0x40
 8006206:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006208:	2302      	movs	r3, #2
 800620a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800620c:	2300      	movs	r3, #0
 800620e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006210:	2300      	movs	r3, #0
 8006212:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 8006214:	2301      	movs	r3, #1
 8006216:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SV5_PWM_T16C1_GPIO_Port, &GPIO_InitStruct);
 8006218:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800621c:	4619      	mov	r1, r3
 800621e:	481b      	ldr	r0, [pc, #108]	; (800628c <HAL_TIM_MspPostInit+0x240>)
 8006220:	f006 fc00 	bl	800ca24 <HAL_GPIO_Init>
}
 8006224:	e023      	b.n	800626e <HAL_TIM_MspPostInit+0x222>
  else if(timHandle->Instance==TIM17)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	4a1d      	ldr	r2, [pc, #116]	; (80062a0 <HAL_TIM_MspPostInit+0x254>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d11e      	bne.n	800626e <HAL_TIM_MspPostInit+0x222>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8006230:	4b11      	ldr	r3, [pc, #68]	; (8006278 <HAL_TIM_MspPostInit+0x22c>)
 8006232:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8006236:	4a10      	ldr	r2, [pc, #64]	; (8006278 <HAL_TIM_MspPostInit+0x22c>)
 8006238:	f043 0320 	orr.w	r3, r3, #32
 800623c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8006240:	4b0d      	ldr	r3, [pc, #52]	; (8006278 <HAL_TIM_MspPostInit+0x22c>)
 8006242:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8006246:	f003 0320 	and.w	r3, r3, #32
 800624a:	60bb      	str	r3, [r7, #8]
 800624c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = SV3_PWM_T17C1_Pin;
 800624e:	2380      	movs	r3, #128	; 0x80
 8006250:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006252:	2302      	movs	r3, #2
 8006254:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006256:	2300      	movs	r3, #0
 8006258:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800625a:	2300      	movs	r3, #0
 800625c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 800625e:	2301      	movs	r3, #1
 8006260:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SV3_PWM_T17C1_GPIO_Port, &GPIO_InitStruct);
 8006262:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006266:	4619      	mov	r1, r3
 8006268:	4808      	ldr	r0, [pc, #32]	; (800628c <HAL_TIM_MspPostInit+0x240>)
 800626a:	f006 fbdb 	bl	800ca24 <HAL_GPIO_Init>
}
 800626e:	bf00      	nop
 8006270:	3738      	adds	r7, #56	; 0x38
 8006272:	46bd      	mov	sp, r7
 8006274:	bd80      	pop	{r7, pc}
 8006276:	bf00      	nop
 8006278:	58024400 	.word	0x58024400
 800627c:	58020000 	.word	0x58020000
 8006280:	40001800 	.word	0x40001800
 8006284:	58020400 	.word	0x58020400
 8006288:	40001c00 	.word	0x40001c00
 800628c:	58021400 	.word	0x58021400
 8006290:	40002000 	.word	0x40002000
 8006294:	40014000 	.word	0x40014000
 8006298:	58021000 	.word	0x58021000
 800629c:	40014400 	.word	0x40014400
 80062a0:	40014800 	.word	0x40014800
 80062a4:	00000000 	.word	0x00000000

080062a8 <TIM_Wheel_PWM_SetDuty>:
  }
}

/* USER CODE BEGIN 1 */
void TIM_Wheel_PWM_SetDuty(TIM_HandleTypeDef* tim_pwmHandle, uint32_t nChannel, double dDutyCycPercent)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b087      	sub	sp, #28
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	60f8      	str	r0, [r7, #12]
 80062b0:	60b9      	str	r1, [r7, #8]
 80062b2:	ed87 0b00 	vstr	d0, [r7]
	TIM_TypeDef *timer;
	uint32_t ccrX;
	timer = tim_pwmHandle->Instance;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	613b      	str	r3, [r7, #16]
	if( 0 > dDutyCycPercent ) dDutyCycPercent = 0.0;
 80062bc:	ed97 7b00 	vldr	d7, [r7]
 80062c0:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80062c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062c8:	d505      	bpl.n	80062d6 <TIM_Wheel_PWM_SetDuty+0x2e>
 80062ca:	f04f 0200 	mov.w	r2, #0
 80062ce:	f04f 0300 	mov.w	r3, #0
 80062d2:	e9c7 2300 	strd	r2, r3, [r7]
	// check none-zero of dDutyCycPercent.
	if( 0 == ((int)(dDutyCycPercent*100)) ) { ccrX = 0; }
 80062d6:	ed97 7b00 	vldr	d7, [r7]
 80062da:	ed9f 6b2f 	vldr	d6, [pc, #188]	; 8006398 <TIM_Wheel_PWM_SetDuty+0xf0>
 80062de:	ee27 7b06 	vmul.f64	d7, d7, d6
 80062e2:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80062e6:	ee17 3a90 	vmov	r3, s15
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d102      	bne.n	80062f4 <TIM_Wheel_PWM_SetDuty+0x4c>
 80062ee:	2300      	movs	r3, #0
 80062f0:	617b      	str	r3, [r7, #20]
 80062f2:	e019      	b.n	8006328 <TIM_Wheel_PWM_SetDuty+0x80>
	else
	{
		// duty cycle = (ccrX + 1) / (ARR + 1) // ccrX = ( duty cycle * (ARR + 1) ) - 1
		ccrX = (uint32_t)( ((double)(timer->ARR + 1) * dDutyCycPercent) / 100.0 );
 80062f4:	693b      	ldr	r3, [r7, #16]
 80062f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062f8:	3301      	adds	r3, #1
 80062fa:	ee07 3a90 	vmov	s15, r3
 80062fe:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8006302:	ed97 7b00 	vldr	d7, [r7]
 8006306:	ee26 6b07 	vmul.f64	d6, d6, d7
 800630a:	ed9f 5b23 	vldr	d5, [pc, #140]	; 8006398 <TIM_Wheel_PWM_SetDuty+0xf0>
 800630e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8006312:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8006316:	ee17 3a90 	vmov	r3, s15
 800631a:	617b      	str	r3, [r7, #20]
		if ( 0 < ccrX ) { ccrX = ccrX - 1; }
 800631c:	697b      	ldr	r3, [r7, #20]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d002      	beq.n	8006328 <TIM_Wheel_PWM_SetDuty+0x80>
 8006322:	697b      	ldr	r3, [r7, #20]
 8006324:	3b01      	subs	r3, #1
 8006326:	617b      	str	r3, [r7, #20]
	}
	// load ccrX to the correct channel, HAL_TIM_PWM_Start() must be initialized to ensure proper
	// settings of timer registers: TIMx_CCMR1, TIMx_CCER, TIMx_CR1
	switch( nChannel )
 8006328:	68bb      	ldr	r3, [r7, #8]
 800632a:	2b0c      	cmp	r3, #12
 800632c:	d82c      	bhi.n	8006388 <TIM_Wheel_PWM_SetDuty+0xe0>
 800632e:	a201      	add	r2, pc, #4	; (adr r2, 8006334 <TIM_Wheel_PWM_SetDuty+0x8c>)
 8006330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006334:	08006369 	.word	0x08006369
 8006338:	08006389 	.word	0x08006389
 800633c:	08006389 	.word	0x08006389
 8006340:	08006389 	.word	0x08006389
 8006344:	08006371 	.word	0x08006371
 8006348:	08006389 	.word	0x08006389
 800634c:	08006389 	.word	0x08006389
 8006350:	08006389 	.word	0x08006389
 8006354:	08006379 	.word	0x08006379
 8006358:	08006389 	.word	0x08006389
 800635c:	08006389 	.word	0x08006389
 8006360:	08006389 	.word	0x08006389
 8006364:	08006381 	.word	0x08006381
	{
		case TIM_CHANNEL_1:
		timer->CCR1 = ccrX; // load CCR1 with new data
 8006368:	693b      	ldr	r3, [r7, #16]
 800636a:	697a      	ldr	r2, [r7, #20]
 800636c:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 800636e:	e00c      	b.n	800638a <TIM_Wheel_PWM_SetDuty+0xe2>
		case TIM_CHANNEL_2:
		timer->CCR2 = ccrX;
 8006370:	693b      	ldr	r3, [r7, #16]
 8006372:	697a      	ldr	r2, [r7, #20]
 8006374:	639a      	str	r2, [r3, #56]	; 0x38
		break;
 8006376:	e008      	b.n	800638a <TIM_Wheel_PWM_SetDuty+0xe2>
		case TIM_CHANNEL_3:
		timer->CCR3 = ccrX;
 8006378:	693b      	ldr	r3, [r7, #16]
 800637a:	697a      	ldr	r2, [r7, #20]
 800637c:	63da      	str	r2, [r3, #60]	; 0x3c
		break;
 800637e:	e004      	b.n	800638a <TIM_Wheel_PWM_SetDuty+0xe2>
		case TIM_CHANNEL_4:
		timer->CCR4 = ccrX;
 8006380:	693b      	ldr	r3, [r7, #16]
 8006382:	697a      	ldr	r2, [r7, #20]
 8006384:	641a      	str	r2, [r3, #64]	; 0x40
		break;
 8006386:	e000      	b.n	800638a <TIM_Wheel_PWM_SetDuty+0xe2>
		default:
		break;
 8006388:	bf00      	nop
	}
}
 800638a:	bf00      	nop
 800638c:	371c      	adds	r7, #28
 800638e:	46bd      	mov	sp, r7
 8006390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006394:	4770      	bx	lr
 8006396:	bf00      	nop
 8006398:	00000000 	.word	0x00000000
 800639c:	40590000 	.word	0x40590000

080063a0 <TIM_Servo_PWM_SetDuty>:

void TIM_Servo_PWM_SetDuty(TIM_HandleTypeDef* tim_pwmHandle, uint32_t nChannel, double dDutyCycPercent)
{
 80063a0:	b480      	push	{r7}
 80063a2:	b087      	sub	sp, #28
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	60f8      	str	r0, [r7, #12]
 80063a8:	60b9      	str	r1, [r7, #8]
 80063aa:	ed87 0b00 	vstr	d0, [r7]
	TIM_TypeDef *timer;
	uint32_t ccrX;
	timer = tim_pwmHandle->Instance;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	613b      	str	r3, [r7, #16]
	if( 0 > dDutyCycPercent ) dDutyCycPercent = 0.0;
 80063b4:	ed97 7b00 	vldr	d7, [r7]
 80063b8:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80063bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063c0:	d505      	bpl.n	80063ce <TIM_Servo_PWM_SetDuty+0x2e>
 80063c2:	f04f 0200 	mov.w	r2, #0
 80063c6:	f04f 0300 	mov.w	r3, #0
 80063ca:	e9c7 2300 	strd	r2, r3, [r7]
	// check none-zero of dDutyCycPercent.
	if( 0 == ((int)(dDutyCycPercent*100)) )
 80063ce:	ed97 7b00 	vldr	d7, [r7]
 80063d2:	ed9f 6b2f 	vldr	d6, [pc, #188]	; 8006490 <TIM_Servo_PWM_SetDuty+0xf0>
 80063d6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80063da:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80063de:	ee17 3a90 	vmov	r3, s15
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d102      	bne.n	80063ec <TIM_Servo_PWM_SetDuty+0x4c>
	{
		ccrX = 0;
 80063e6:	2300      	movs	r3, #0
 80063e8:	617b      	str	r3, [r7, #20]
 80063ea:	e019      	b.n	8006420 <TIM_Servo_PWM_SetDuty+0x80>
	}
	else
	{
		ccrX = (uint32_t)( ((double)(timer->ARR + 1) * dDutyCycPercent) / 100.0 );
 80063ec:	693b      	ldr	r3, [r7, #16]
 80063ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063f0:	3301      	adds	r3, #1
 80063f2:	ee07 3a90 	vmov	s15, r3
 80063f6:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 80063fa:	ed97 7b00 	vldr	d7, [r7]
 80063fe:	ee26 6b07 	vmul.f64	d6, d6, d7
 8006402:	ed9f 5b23 	vldr	d5, [pc, #140]	; 8006490 <TIM_Servo_PWM_SetDuty+0xf0>
 8006406:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800640a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800640e:	ee17 3a90 	vmov	r3, s15
 8006412:	617b      	str	r3, [r7, #20]
		if ( 0 < ccrX ) { ccrX = ccrX - 1; }
 8006414:	697b      	ldr	r3, [r7, #20]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d002      	beq.n	8006420 <TIM_Servo_PWM_SetDuty+0x80>
 800641a:	697b      	ldr	r3, [r7, #20]
 800641c:	3b01      	subs	r3, #1
 800641e:	617b      	str	r3, [r7, #20]
	}
	switch( nChannel )
 8006420:	68bb      	ldr	r3, [r7, #8]
 8006422:	2b0c      	cmp	r3, #12
 8006424:	d82c      	bhi.n	8006480 <TIM_Servo_PWM_SetDuty+0xe0>
 8006426:	a201      	add	r2, pc, #4	; (adr r2, 800642c <TIM_Servo_PWM_SetDuty+0x8c>)
 8006428:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800642c:	08006461 	.word	0x08006461
 8006430:	08006481 	.word	0x08006481
 8006434:	08006481 	.word	0x08006481
 8006438:	08006481 	.word	0x08006481
 800643c:	08006469 	.word	0x08006469
 8006440:	08006481 	.word	0x08006481
 8006444:	08006481 	.word	0x08006481
 8006448:	08006481 	.word	0x08006481
 800644c:	08006471 	.word	0x08006471
 8006450:	08006481 	.word	0x08006481
 8006454:	08006481 	.word	0x08006481
 8006458:	08006481 	.word	0x08006481
 800645c:	08006479 	.word	0x08006479
	{
		case TIM_CHANNEL_1:
		timer->CCR1 = ccrX; // load CCR1 with new data
 8006460:	693b      	ldr	r3, [r7, #16]
 8006462:	697a      	ldr	r2, [r7, #20]
 8006464:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8006466:	e00c      	b.n	8006482 <TIM_Servo_PWM_SetDuty+0xe2>
		case TIM_CHANNEL_2:
		timer->CCR2 = ccrX;
 8006468:	693b      	ldr	r3, [r7, #16]
 800646a:	697a      	ldr	r2, [r7, #20]
 800646c:	639a      	str	r2, [r3, #56]	; 0x38
		break;
 800646e:	e008      	b.n	8006482 <TIM_Servo_PWM_SetDuty+0xe2>
		case TIM_CHANNEL_3:
		timer->CCR3 = ccrX;
 8006470:	693b      	ldr	r3, [r7, #16]
 8006472:	697a      	ldr	r2, [r7, #20]
 8006474:	63da      	str	r2, [r3, #60]	; 0x3c
		break;
 8006476:	e004      	b.n	8006482 <TIM_Servo_PWM_SetDuty+0xe2>
		case TIM_CHANNEL_4:
		timer->CCR4 = ccrX;
 8006478:	693b      	ldr	r3, [r7, #16]
 800647a:	697a      	ldr	r2, [r7, #20]
 800647c:	641a      	str	r2, [r3, #64]	; 0x40
		break;
 800647e:	e000      	b.n	8006482 <TIM_Servo_PWM_SetDuty+0xe2>
		default:
		break;
 8006480:	bf00      	nop
	}
}
 8006482:	bf00      	nop
 8006484:	371c      	adds	r7, #28
 8006486:	46bd      	mov	sp, r7
 8006488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648c:	4770      	bx	lr
 800648e:	bf00      	nop
 8006490:	00000000 	.word	0x00000000
 8006494:	40590000 	.word	0x40590000

08006498 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800649c:	4b22      	ldr	r3, [pc, #136]	; (8006528 <MX_USART2_UART_Init+0x90>)
 800649e:	4a23      	ldr	r2, [pc, #140]	; (800652c <MX_USART2_UART_Init+0x94>)
 80064a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80064a2:	4b21      	ldr	r3, [pc, #132]	; (8006528 <MX_USART2_UART_Init+0x90>)
 80064a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80064a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80064aa:	4b1f      	ldr	r3, [pc, #124]	; (8006528 <MX_USART2_UART_Init+0x90>)
 80064ac:	2200      	movs	r2, #0
 80064ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80064b0:	4b1d      	ldr	r3, [pc, #116]	; (8006528 <MX_USART2_UART_Init+0x90>)
 80064b2:	2200      	movs	r2, #0
 80064b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80064b6:	4b1c      	ldr	r3, [pc, #112]	; (8006528 <MX_USART2_UART_Init+0x90>)
 80064b8:	2200      	movs	r2, #0
 80064ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80064bc:	4b1a      	ldr	r3, [pc, #104]	; (8006528 <MX_USART2_UART_Init+0x90>)
 80064be:	220c      	movs	r2, #12
 80064c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80064c2:	4b19      	ldr	r3, [pc, #100]	; (8006528 <MX_USART2_UART_Init+0x90>)
 80064c4:	2200      	movs	r2, #0
 80064c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80064c8:	4b17      	ldr	r3, [pc, #92]	; (8006528 <MX_USART2_UART_Init+0x90>)
 80064ca:	2200      	movs	r2, #0
 80064cc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80064ce:	4b16      	ldr	r3, [pc, #88]	; (8006528 <MX_USART2_UART_Init+0x90>)
 80064d0:	2200      	movs	r2, #0
 80064d2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80064d4:	4b14      	ldr	r3, [pc, #80]	; (8006528 <MX_USART2_UART_Init+0x90>)
 80064d6:	2200      	movs	r2, #0
 80064d8:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80064da:	4b13      	ldr	r3, [pc, #76]	; (8006528 <MX_USART2_UART_Init+0x90>)
 80064dc:	2200      	movs	r2, #0
 80064de:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80064e0:	4811      	ldr	r0, [pc, #68]	; (8006528 <MX_USART2_UART_Init+0x90>)
 80064e2:	f00d ff8f 	bl	8014404 <HAL_UART_Init>
 80064e6:	4603      	mov	r3, r0
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d001      	beq.n	80064f0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80064ec:	f7fd fd8a 	bl	8004004 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80064f0:	2100      	movs	r1, #0
 80064f2:	480d      	ldr	r0, [pc, #52]	; (8006528 <MX_USART2_UART_Init+0x90>)
 80064f4:	f011 f853 	bl	801759e <HAL_UARTEx_SetTxFifoThreshold>
 80064f8:	4603      	mov	r3, r0
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d001      	beq.n	8006502 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80064fe:	f7fd fd81 	bl	8004004 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006502:	2100      	movs	r1, #0
 8006504:	4808      	ldr	r0, [pc, #32]	; (8006528 <MX_USART2_UART_Init+0x90>)
 8006506:	f011 f888 	bl	801761a <HAL_UARTEx_SetRxFifoThreshold>
 800650a:	4603      	mov	r3, r0
 800650c:	2b00      	cmp	r3, #0
 800650e:	d001      	beq.n	8006514 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8006510:	f7fd fd78 	bl	8004004 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8006514:	4804      	ldr	r0, [pc, #16]	; (8006528 <MX_USART2_UART_Init+0x90>)
 8006516:	f011 f809 	bl	801752c <HAL_UARTEx_DisableFifoMode>
 800651a:	4603      	mov	r3, r0
 800651c:	2b00      	cmp	r3, #0
 800651e:	d001      	beq.n	8006524 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8006520:	f7fd fd70 	bl	8004004 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8006524:	bf00      	nop
 8006526:	bd80      	pop	{r7, pc}
 8006528:	24001fe0 	.word	0x24001fe0
 800652c:	40004400 	.word	0x40004400

08006530 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8006530:	b580      	push	{r7, lr}
 8006532:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8006534:	4b22      	ldr	r3, [pc, #136]	; (80065c0 <MX_USART3_UART_Init+0x90>)
 8006536:	4a23      	ldr	r2, [pc, #140]	; (80065c4 <MX_USART3_UART_Init+0x94>)
 8006538:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800653a:	4b21      	ldr	r3, [pc, #132]	; (80065c0 <MX_USART3_UART_Init+0x90>)
 800653c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006540:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8006542:	4b1f      	ldr	r3, [pc, #124]	; (80065c0 <MX_USART3_UART_Init+0x90>)
 8006544:	2200      	movs	r2, #0
 8006546:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8006548:	4b1d      	ldr	r3, [pc, #116]	; (80065c0 <MX_USART3_UART_Init+0x90>)
 800654a:	2200      	movs	r2, #0
 800654c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800654e:	4b1c      	ldr	r3, [pc, #112]	; (80065c0 <MX_USART3_UART_Init+0x90>)
 8006550:	2200      	movs	r2, #0
 8006552:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8006554:	4b1a      	ldr	r3, [pc, #104]	; (80065c0 <MX_USART3_UART_Init+0x90>)
 8006556:	220c      	movs	r2, #12
 8006558:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800655a:	4b19      	ldr	r3, [pc, #100]	; (80065c0 <MX_USART3_UART_Init+0x90>)
 800655c:	2200      	movs	r2, #0
 800655e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8006560:	4b17      	ldr	r3, [pc, #92]	; (80065c0 <MX_USART3_UART_Init+0x90>)
 8006562:	2200      	movs	r2, #0
 8006564:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006566:	4b16      	ldr	r3, [pc, #88]	; (80065c0 <MX_USART3_UART_Init+0x90>)
 8006568:	2200      	movs	r2, #0
 800656a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800656c:	4b14      	ldr	r3, [pc, #80]	; (80065c0 <MX_USART3_UART_Init+0x90>)
 800656e:	2200      	movs	r2, #0
 8006570:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006572:	4b13      	ldr	r3, [pc, #76]	; (80065c0 <MX_USART3_UART_Init+0x90>)
 8006574:	2200      	movs	r2, #0
 8006576:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8006578:	4811      	ldr	r0, [pc, #68]	; (80065c0 <MX_USART3_UART_Init+0x90>)
 800657a:	f00d ff43 	bl	8014404 <HAL_UART_Init>
 800657e:	4603      	mov	r3, r0
 8006580:	2b00      	cmp	r3, #0
 8006582:	d001      	beq.n	8006588 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8006584:	f7fd fd3e 	bl	8004004 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006588:	2100      	movs	r1, #0
 800658a:	480d      	ldr	r0, [pc, #52]	; (80065c0 <MX_USART3_UART_Init+0x90>)
 800658c:	f011 f807 	bl	801759e <HAL_UARTEx_SetTxFifoThreshold>
 8006590:	4603      	mov	r3, r0
 8006592:	2b00      	cmp	r3, #0
 8006594:	d001      	beq.n	800659a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8006596:	f7fd fd35 	bl	8004004 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800659a:	2100      	movs	r1, #0
 800659c:	4808      	ldr	r0, [pc, #32]	; (80065c0 <MX_USART3_UART_Init+0x90>)
 800659e:	f011 f83c 	bl	801761a <HAL_UARTEx_SetRxFifoThreshold>
 80065a2:	4603      	mov	r3, r0
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d001      	beq.n	80065ac <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80065a8:	f7fd fd2c 	bl	8004004 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80065ac:	4804      	ldr	r0, [pc, #16]	; (80065c0 <MX_USART3_UART_Init+0x90>)
 80065ae:	f010 ffbd 	bl	801752c <HAL_UARTEx_DisableFifoMode>
 80065b2:	4603      	mov	r3, r0
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d001      	beq.n	80065bc <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80065b8:	f7fd fd24 	bl	8004004 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80065bc:	bf00      	nop
 80065be:	bd80      	pop	{r7, pc}
 80065c0:	240020ac 	.word	0x240020ac
 80065c4:	40004800 	.word	0x40004800

080065c8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b0bc      	sub	sp, #240	; 0xf0
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80065d0:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80065d4:	2200      	movs	r2, #0
 80065d6:	601a      	str	r2, [r3, #0]
 80065d8:	605a      	str	r2, [r3, #4]
 80065da:	609a      	str	r2, [r3, #8]
 80065dc:	60da      	str	r2, [r3, #12]
 80065de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80065e0:	f107 0318 	add.w	r3, r7, #24
 80065e4:	22c0      	movs	r2, #192	; 0xc0
 80065e6:	2100      	movs	r1, #0
 80065e8:	4618      	mov	r0, r3
 80065ea:	f022 fd83 	bl	80290f4 <memset>
  if(uartHandle->Instance==USART2)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	4a51      	ldr	r2, [pc, #324]	; (8006738 <HAL_UART_MspInit+0x170>)
 80065f4:	4293      	cmp	r3, r2
 80065f6:	d14e      	bne.n	8006696 <HAL_UART_MspInit+0xce>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80065f8:	f04f 0202 	mov.w	r2, #2
 80065fc:	f04f 0300 	mov.w	r3, #0
 8006600:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8006604:	2300      	movs	r3, #0
 8006606:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800660a:	f107 0318 	add.w	r3, r7, #24
 800660e:	4618      	mov	r0, r3
 8006610:	f008 fb26 	bl	800ec60 <HAL_RCCEx_PeriphCLKConfig>
 8006614:	4603      	mov	r3, r0
 8006616:	2b00      	cmp	r3, #0
 8006618:	d001      	beq.n	800661e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800661a:	f7fd fcf3 	bl	8004004 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800661e:	4b47      	ldr	r3, [pc, #284]	; (800673c <HAL_UART_MspInit+0x174>)
 8006620:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8006624:	4a45      	ldr	r2, [pc, #276]	; (800673c <HAL_UART_MspInit+0x174>)
 8006626:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800662a:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 800662e:	4b43      	ldr	r3, [pc, #268]	; (800673c <HAL_UART_MspInit+0x174>)
 8006630:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8006634:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006638:	617b      	str	r3, [r7, #20]
 800663a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800663c:	4b3f      	ldr	r3, [pc, #252]	; (800673c <HAL_UART_MspInit+0x174>)
 800663e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8006642:	4a3e      	ldr	r2, [pc, #248]	; (800673c <HAL_UART_MspInit+0x174>)
 8006644:	f043 0308 	orr.w	r3, r3, #8
 8006648:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800664c:	4b3b      	ldr	r3, [pc, #236]	; (800673c <HAL_UART_MspInit+0x174>)
 800664e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8006652:	f003 0308 	and.w	r3, r3, #8
 8006656:	613b      	str	r3, [r7, #16]
 8006658:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = WIFI_USART2_TX_Pin|WIFI_USART2_RX_Pin;
 800665a:	2360      	movs	r3, #96	; 0x60
 800665c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006660:	2302      	movs	r3, #2
 8006662:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006666:	2300      	movs	r3, #0
 8006668:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800666c:	2300      	movs	r3, #0
 800666e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006672:	2307      	movs	r3, #7
 8006674:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006678:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800667c:	4619      	mov	r1, r3
 800667e:	4830      	ldr	r0, [pc, #192]	; (8006740 <HAL_UART_MspInit+0x178>)
 8006680:	f006 f9d0 	bl	800ca24 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8006684:	2200      	movs	r2, #0
 8006686:	2105      	movs	r1, #5
 8006688:	2026      	movs	r0, #38	; 0x26
 800668a:	f005 fb33 	bl	800bcf4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800668e:	2026      	movs	r0, #38	; 0x26
 8006690:	f005 fb4a 	bl	800bd28 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8006694:	e04b      	b.n	800672e <HAL_UART_MspInit+0x166>
  else if(uartHandle->Instance==USART3)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4a2a      	ldr	r2, [pc, #168]	; (8006744 <HAL_UART_MspInit+0x17c>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d146      	bne.n	800672e <HAL_UART_MspInit+0x166>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80066a0:	f04f 0202 	mov.w	r2, #2
 80066a4:	f04f 0300 	mov.w	r3, #0
 80066a8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80066ac:	2300      	movs	r3, #0
 80066ae:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80066b2:	f107 0318 	add.w	r3, r7, #24
 80066b6:	4618      	mov	r0, r3
 80066b8:	f008 fad2 	bl	800ec60 <HAL_RCCEx_PeriphCLKConfig>
 80066bc:	4603      	mov	r3, r0
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d001      	beq.n	80066c6 <HAL_UART_MspInit+0xfe>
      Error_Handler();
 80066c2:	f7fd fc9f 	bl	8004004 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80066c6:	4b1d      	ldr	r3, [pc, #116]	; (800673c <HAL_UART_MspInit+0x174>)
 80066c8:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80066cc:	4a1b      	ldr	r2, [pc, #108]	; (800673c <HAL_UART_MspInit+0x174>)
 80066ce:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80066d2:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 80066d6:	4b19      	ldr	r3, [pc, #100]	; (800673c <HAL_UART_MspInit+0x174>)
 80066d8:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80066dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80066e0:	60fb      	str	r3, [r7, #12]
 80066e2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80066e4:	4b15      	ldr	r3, [pc, #84]	; (800673c <HAL_UART_MspInit+0x174>)
 80066e6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80066ea:	4a14      	ldr	r2, [pc, #80]	; (800673c <HAL_UART_MspInit+0x174>)
 80066ec:	f043 0308 	orr.w	r3, r3, #8
 80066f0:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80066f4:	4b11      	ldr	r3, [pc, #68]	; (800673c <HAL_UART_MspInit+0x174>)
 80066f6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80066fa:	f003 0308 	and.w	r3, r3, #8
 80066fe:	60bb      	str	r3, [r7, #8]
 8006700:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = DBG_USART3_TX_Pin|DBG_USART3_RX_Pin;
 8006702:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006706:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800670a:	2302      	movs	r3, #2
 800670c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006710:	2300      	movs	r3, #0
 8006712:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006716:	2300      	movs	r3, #0
 8006718:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800671c:	2307      	movs	r3, #7
 800671e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006722:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8006726:	4619      	mov	r1, r3
 8006728:	4805      	ldr	r0, [pc, #20]	; (8006740 <HAL_UART_MspInit+0x178>)
 800672a:	f006 f97b 	bl	800ca24 <HAL_GPIO_Init>
}
 800672e:	bf00      	nop
 8006730:	37f0      	adds	r7, #240	; 0xf0
 8006732:	46bd      	mov	sp, r7
 8006734:	bd80      	pop	{r7, pc}
 8006736:	bf00      	nop
 8006738:	40004400 	.word	0x40004400
 800673c:	58024400 	.word	0x58024400
 8006740:	58020c00 	.word	0x58020c00
 8006744:	40004800 	.word	0x40004800

08006748 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006748:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006780 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 800674c:	f7fe fd5a 	bl	8005204 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006750:	480c      	ldr	r0, [pc, #48]	; (8006784 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8006752:	490d      	ldr	r1, [pc, #52]	; (8006788 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8006754:	4a0d      	ldr	r2, [pc, #52]	; (800678c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8006756:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006758:	e002      	b.n	8006760 <LoopCopyDataInit>

0800675a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800675a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800675c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800675e:	3304      	adds	r3, #4

08006760 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 8006760:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006762:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006764:	d3f9      	bcc.n	800675a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006766:	4a0a      	ldr	r2, [pc, #40]	; (8006790 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8006768:	4c0a      	ldr	r4, [pc, #40]	; (8006794 <LoopFillZerobss+0x22>)
  movs r3, #0
 800676a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800676c:	e001      	b.n	8006772 <LoopFillZerobss>

0800676e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800676e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006770:	3204      	adds	r2, #4

08006772 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006772:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006774:	d3fb      	bcc.n	800676e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8006776:	f022 fd7f 	bl	8029278 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800677a:	f7fd fa11 	bl	8003ba0 <main>
  bx  lr
 800677e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8006780:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 8006784:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8006788:	240009a8 	.word	0x240009a8
  ldr r2, =_sidata
 800678c:	0802e6a4 	.word	0x0802e6a4
  ldr r2, =_sbss
 8006790:	240009a8 	.word	0x240009a8
  ldr r4, =_ebss
 8006794:	24040a5c 	.word	0x24040a5c

08006798 <BDMA1_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006798:	e7fe      	b.n	8006798 <BDMA1_IRQHandler>

0800679a <opStart>:
// ------------------------------------------------------------------------
// Private functions

// SH-2 transaction phases
static int opStart(sh2_t *pSh2, const sh2_Op_t *pOp)
{
 800679a:	b580      	push	{r7, lr}
 800679c:	b084      	sub	sp, #16
 800679e:	af00      	add	r7, sp, #0
 80067a0:	6078      	str	r0, [r7, #4]
 80067a2:	6039      	str	r1, [r7, #0]
    // return error if another operation already in progress
    if (pSh2->pOp) return SH2_ERR_OP_IN_PROGRESS;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	69db      	ldr	r3, [r3, #28]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d002      	beq.n	80067b2 <opStart+0x18>
 80067ac:	f06f 0302 	mvn.w	r3, #2
 80067b0:	e014      	b.n	80067dc <opStart+0x42>

    // Establish this operation as the new operation in progress
    pSh2->pOp = pOp;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	683a      	ldr	r2, [r7, #0]
 80067b6:	61da      	str	r2, [r3, #28]
    pSh2->opStatus = SH2_OK;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2200      	movs	r2, #0
 80067bc:	621a      	str	r2, [r3, #32]
    int rc = pOp->start(pSh2);  // Call start method
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	685b      	ldr	r3, [r3, #4]
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	4798      	blx	r3
 80067c6:	60f8      	str	r0, [r7, #12]
    if (rc != SH2_OK) {
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d005      	beq.n	80067da <opStart+0x40>
        // Unregister this operation
        pSh2->opStatus = rc;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	68fa      	ldr	r2, [r7, #12]
 80067d2:	621a      	str	r2, [r3, #32]
        pSh2->pOp = 0;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2200      	movs	r2, #0
 80067d8:	61da      	str	r2, [r3, #28]
    }

    return rc;
 80067da:	68fb      	ldr	r3, [r7, #12]
}
 80067dc:	4618      	mov	r0, r3
 80067de:	3710      	adds	r7, #16
 80067e0:	46bd      	mov	sp, r7
 80067e2:	bd80      	pop	{r7, pc}

080067e4 <opRx>:

static void opRx(sh2_t *pSh2, const uint8_t *payload, uint16_t len)
{ 
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b084      	sub	sp, #16
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	60f8      	str	r0, [r7, #12]
 80067ec:	60b9      	str	r1, [r7, #8]
 80067ee:	4613      	mov	r3, r2
 80067f0:	80fb      	strh	r3, [r7, #6]
    if ((pSh2->pOp != 0) &&                      // An operation is in progress
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	69db      	ldr	r3, [r3, #28]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d00b      	beq.n	8006812 <opRx+0x2e>
        (pSh2->pOp->rx != 0)) {                  // and it has an rx method
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	69db      	ldr	r3, [r3, #28]
 80067fe:	689b      	ldr	r3, [r3, #8]
    if ((pSh2->pOp != 0) &&                      // An operation is in progress
 8006800:	2b00      	cmp	r3, #0
 8006802:	d006      	beq.n	8006812 <opRx+0x2e>
        pSh2->pOp->rx(pSh2, payload, len);  // Call receive method
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	69db      	ldr	r3, [r3, #28]
 8006808:	689b      	ldr	r3, [r3, #8]
 800680a:	88fa      	ldrh	r2, [r7, #6]
 800680c:	68b9      	ldr	r1, [r7, #8]
 800680e:	68f8      	ldr	r0, [r7, #12]
 8006810:	4798      	blx	r3
    }
}
 8006812:	bf00      	nop
 8006814:	3710      	adds	r7, #16
 8006816:	46bd      	mov	sp, r7
 8006818:	bd80      	pop	{r7, pc}
	...

0800681c <getReportLen>:

static uint8_t getReportLen(uint8_t reportId)
{
 800681c:	b480      	push	{r7}
 800681e:	b085      	sub	sp, #20
 8006820:	af00      	add	r7, sp, #0
 8006822:	4603      	mov	r3, r0
 8006824:	71fb      	strb	r3, [r7, #7]
    for (unsigned n = 0; n < ARRAY_LEN(sh2ReportLens); n++) {
 8006826:	2300      	movs	r3, #0
 8006828:	60fb      	str	r3, [r7, #12]
 800682a:	e00f      	b.n	800684c <getReportLen+0x30>
        if (sh2ReportLens[n].id == reportId) {
 800682c:	4a0c      	ldr	r2, [pc, #48]	; (8006860 <getReportLen+0x44>)
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8006834:	79fa      	ldrb	r2, [r7, #7]
 8006836:	429a      	cmp	r2, r3
 8006838:	d105      	bne.n	8006846 <getReportLen+0x2a>
            return sh2ReportLens[n].len;
 800683a:	4a09      	ldr	r2, [pc, #36]	; (8006860 <getReportLen+0x44>)
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	005b      	lsls	r3, r3, #1
 8006840:	4413      	add	r3, r2
 8006842:	785b      	ldrb	r3, [r3, #1]
 8006844:	e006      	b.n	8006854 <getReportLen+0x38>
    for (unsigned n = 0; n < ARRAY_LEN(sh2ReportLens); n++) {
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	3301      	adds	r3, #1
 800684a:	60fb      	str	r3, [r7, #12]
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2b2f      	cmp	r3, #47	; 0x2f
 8006850:	d9ec      	bls.n	800682c <getReportLen+0x10>
        }
    }

    return 0;
 8006852:	2300      	movs	r3, #0
}
 8006854:	4618      	mov	r0, r3
 8006856:	3714      	adds	r7, #20
 8006858:	46bd      	mov	sp, r7
 800685a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685e:	4770      	bx	lr
 8006860:	0802e1d0 	.word	0x0802e1d0

08006864 <sensorhubControlHdlr>:

static void sensorhubControlHdlr(void *cookie, uint8_t *payload, uint16_t len, uint32_t timestamp)
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b08a      	sub	sp, #40	; 0x28
 8006868:	af00      	add	r7, sp, #0
 800686a:	60f8      	str	r0, [r7, #12]
 800686c:	60b9      	str	r1, [r7, #8]
 800686e:	603b      	str	r3, [r7, #0]
 8006870:	4613      	mov	r3, r2
 8006872:	80fb      	strh	r3, [r7, #6]
    (void)timestamp;  // unused.
    
    sh2_t *pSh2 = (sh2_t *)cookie;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	61fb      	str	r3, [r7, #28]

    uint16_t cursor = 0;
 8006878:	2300      	movs	r3, #0
 800687a:	84fb      	strh	r3, [r7, #38]	; 0x26
    uint32_t count = 0;
 800687c:	2300      	movs	r3, #0
 800687e:	623b      	str	r3, [r7, #32]
    CommandResp_t * pResp = 0;
 8006880:	2300      	movs	r3, #0
 8006882:	61bb      	str	r3, [r7, #24]

    if (len == 0) {
 8006884:	88fb      	ldrh	r3, [r7, #6]
 8006886:	2b00      	cmp	r3, #0
 8006888:	f040 8094 	bne.w	80069b4 <sensorhubControlHdlr+0x150>
        pSh2->emptyPayloads++;
 800688c:	69fb      	ldr	r3, [r7, #28]
 800688e:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 8006892:	1c5a      	adds	r2, r3, #1
 8006894:	69fb      	ldr	r3, [r7, #28]
 8006896:	f8c3 2170 	str.w	r2, [r3, #368]	; 0x170
        return;
 800689a:	e090      	b.n	80069be <sensorhubControlHdlr+0x15a>
    }

    while (cursor < len) {
        // Get next report id
        count++;
 800689c:	6a3b      	ldr	r3, [r7, #32]
 800689e:	3301      	adds	r3, #1
 80068a0:	623b      	str	r3, [r7, #32]
        uint8_t reportId = payload[cursor];
 80068a2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80068a4:	68ba      	ldr	r2, [r7, #8]
 80068a6:	4413      	add	r3, r2
 80068a8:	781b      	ldrb	r3, [r3, #0]
 80068aa:	75fb      	strb	r3, [r7, #23]

        // Determine report length
        uint8_t reportLen = getReportLen(reportId);
 80068ac:	7dfb      	ldrb	r3, [r7, #23]
 80068ae:	4618      	mov	r0, r3
 80068b0:	f7ff ffb4 	bl	800681c <getReportLen>
 80068b4:	4603      	mov	r3, r0
 80068b6:	75bb      	strb	r3, [r7, #22]
        if (reportLen == 0) {
 80068b8:	7dbb      	ldrb	r3, [r7, #22]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d107      	bne.n	80068ce <sensorhubControlHdlr+0x6a>
            // An unrecognized report id
            pSh2->unknownReportIds++;
 80068be:	69fb      	ldr	r3, [r7, #28]
 80068c0:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 80068c4:	1c5a      	adds	r2, r3, #1
 80068c6:	69fb      	ldr	r3, [r7, #28]
 80068c8:	f8c3 2174 	str.w	r2, [r3, #372]	; 0x174
            return;
 80068cc:	e077      	b.n	80069be <sensorhubControlHdlr+0x15a>
        }
        else {
            // Check for unsolicited initialize response
            if (reportId == SENSORHUB_COMMAND_RESP) {
 80068ce:	7dfb      	ldrb	r3, [r7, #23]
 80068d0:	2bf1      	cmp	r3, #241	; 0xf1
 80068d2:	d107      	bne.n	80068e4 <sensorhubControlHdlr+0x80>
                pResp = (CommandResp_t *)(payload+cursor);
 80068d4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80068d6:	68ba      	ldr	r2, [r7, #8]
 80068d8:	4413      	add	r3, r2
 80068da:	61bb      	str	r3, [r7, #24]
                if ((pResp->command == (SH2_CMD_INITIALIZE | SH2_INIT_UNSOLICITED)) &&
 80068dc:	69bb      	ldr	r3, [r7, #24]
 80068de:	789b      	ldrb	r3, [r3, #2]
 80068e0:	2b84      	cmp	r3, #132	; 0x84
 80068e2:	e059      	b.n	8006998 <sensorhubControlHdlr+0x134>
                    // This is an unsolicited INIT message.
                    // Ignore this.  EXECUTABLE_DEVICE_RESP_RESET_COMPLETE makes it redundant.
                }

            } // Check for Get Feature Response
            else if (reportId == SENSORHUB_GET_FEATURE_RESP) {
 80068e4:	7dfb      	ldrb	r3, [r7, #23]
 80068e6:	2bfc      	cmp	r3, #252	; 0xfc
 80068e8:	d156      	bne.n	8006998 <sensorhubControlHdlr+0x134>
                if (pSh2->eventCallback) {
 80068ea:	69fb      	ldr	r3, [r7, #28]
 80068ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d052      	beq.n	8006998 <sensorhubControlHdlr+0x134>
                    GetFeatureResp_t * pGetFeatureResp;
                    pGetFeatureResp = (GetFeatureResp_t *)(payload + cursor);
 80068f2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80068f4:	68ba      	ldr	r2, [r7, #8]
 80068f6:	4413      	add	r3, r2
 80068f8:	613b      	str	r3, [r7, #16]

                    sh2AsyncEvent.eventId = SH2_GET_FEATURE_RESP;
 80068fa:	4b32      	ldr	r3, [pc, #200]	; (80069c4 <sensorhubControlHdlr+0x160>)
 80068fc:	2202      	movs	r2, #2
 80068fe:	601a      	str	r2, [r3, #0]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorId = pGetFeatureResp->featureReportId;
 8006900:	693b      	ldr	r3, [r7, #16]
 8006902:	785a      	ldrb	r2, [r3, #1]
 8006904:	4b2f      	ldr	r3, [pc, #188]	; (80069c4 <sensorhubControlHdlr+0x160>)
 8006906:	711a      	strb	r2, [r3, #4]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.changeSensitivityEnabled =
                        ((pGetFeatureResp->flags & FEAT_CHANGE_SENSITIVITY_ENABLED) != 0);
 8006908:	693b      	ldr	r3, [r7, #16]
 800690a:	789b      	ldrb	r3, [r3, #2]
 800690c:	f003 0302 	and.w	r3, r3, #2
 8006910:	2b00      	cmp	r3, #0
 8006912:	bf14      	ite	ne
 8006914:	2301      	movne	r3, #1
 8006916:	2300      	moveq	r3, #0
 8006918:	b2da      	uxtb	r2, r3
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.changeSensitivityEnabled =
 800691a:	4b2a      	ldr	r3, [pc, #168]	; (80069c4 <sensorhubControlHdlr+0x160>)
 800691c:	721a      	strb	r2, [r3, #8]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.changeSensitivityRelative =
                        ((pGetFeatureResp->flags & FEAT_CHANGE_SENSITIVITY_RELATIVE) != 0);
 800691e:	693b      	ldr	r3, [r7, #16]
 8006920:	789b      	ldrb	r3, [r3, #2]
 8006922:	f003 0301 	and.w	r3, r3, #1
 8006926:	2b00      	cmp	r3, #0
 8006928:	bf14      	ite	ne
 800692a:	2301      	movne	r3, #1
 800692c:	2300      	moveq	r3, #0
 800692e:	b2da      	uxtb	r2, r3
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.changeSensitivityRelative =
 8006930:	4b24      	ldr	r3, [pc, #144]	; (80069c4 <sensorhubControlHdlr+0x160>)
 8006932:	725a      	strb	r2, [r3, #9]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.wakeupEnabled =
                        ((pGetFeatureResp->flags & FEAT_WAKE_ENABLED) != 0);
 8006934:	693b      	ldr	r3, [r7, #16]
 8006936:	789b      	ldrb	r3, [r3, #2]
 8006938:	f003 0304 	and.w	r3, r3, #4
 800693c:	2b00      	cmp	r3, #0
 800693e:	bf14      	ite	ne
 8006940:	2301      	movne	r3, #1
 8006942:	2300      	moveq	r3, #0
 8006944:	b2da      	uxtb	r2, r3
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.wakeupEnabled =
 8006946:	4b1f      	ldr	r3, [pc, #124]	; (80069c4 <sensorhubControlHdlr+0x160>)
 8006948:	729a      	strb	r2, [r3, #10]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.alwaysOnEnabled =
                        ((pGetFeatureResp->flags & FEAT_ALWAYS_ON_ENABLED) != 0);
 800694a:	693b      	ldr	r3, [r7, #16]
 800694c:	789b      	ldrb	r3, [r3, #2]
 800694e:	f003 0308 	and.w	r3, r3, #8
 8006952:	2b00      	cmp	r3, #0
 8006954:	bf14      	ite	ne
 8006956:	2301      	movne	r3, #1
 8006958:	2300      	moveq	r3, #0
 800695a:	b2da      	uxtb	r2, r3
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.alwaysOnEnabled =
 800695c:	4b19      	ldr	r3, [pc, #100]	; (80069c4 <sensorhubControlHdlr+0x160>)
 800695e:	72da      	strb	r2, [r3, #11]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.changeSensitivity =
                        pGetFeatureResp->changeSensitivity;
 8006960:	693b      	ldr	r3, [r7, #16]
 8006962:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8006966:	b29a      	uxth	r2, r3
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.changeSensitivity =
 8006968:	4b16      	ldr	r3, [pc, #88]	; (80069c4 <sensorhubControlHdlr+0x160>)
 800696a:	81da      	strh	r2, [r3, #14]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.reportInterval_us =
                        pGetFeatureResp->reportInterval_uS;
 800696c:	693b      	ldr	r3, [r7, #16]
 800696e:	f8d3 3005 	ldr.w	r3, [r3, #5]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.reportInterval_us =
 8006972:	4a14      	ldr	r2, [pc, #80]	; (80069c4 <sensorhubControlHdlr+0x160>)
 8006974:	6113      	str	r3, [r2, #16]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.batchInterval_us =
                        pGetFeatureResp->batchInterval_uS;
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	f8d3 3009 	ldr.w	r3, [r3, #9]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.batchInterval_us =
 800697c:	4a11      	ldr	r2, [pc, #68]	; (80069c4 <sensorhubControlHdlr+0x160>)
 800697e:	6153      	str	r3, [r2, #20]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.sensorSpecific =
                        pGetFeatureResp->sensorSpecific;
 8006980:	693b      	ldr	r3, [r7, #16]
 8006982:	f8d3 300d 	ldr.w	r3, [r3, #13]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.sensorSpecific =
 8006986:	4a0f      	ldr	r2, [pc, #60]	; (80069c4 <sensorhubControlHdlr+0x160>)
 8006988:	6193      	str	r3, [r2, #24]

                    pSh2->eventCallback(pSh2->eventCookie, &sh2AsyncEvent);
 800698a:	69fb      	ldr	r3, [r7, #28]
 800698c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800698e:	69fa      	ldr	r2, [r7, #28]
 8006990:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006992:	490c      	ldr	r1, [pc, #48]	; (80069c4 <sensorhubControlHdlr+0x160>)
 8006994:	4610      	mov	r0, r2
 8006996:	4798      	blx	r3
                }
            }

            // Hand off to operation in progress, if any
            opRx(pSh2, payload+cursor, reportLen);
 8006998:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800699a:	68ba      	ldr	r2, [r7, #8]
 800699c:	4413      	add	r3, r2
 800699e:	7dba      	ldrb	r2, [r7, #22]
 80069a0:	b292      	uxth	r2, r2
 80069a2:	4619      	mov	r1, r3
 80069a4:	69f8      	ldr	r0, [r7, #28]
 80069a6:	f7ff ff1d 	bl	80067e4 <opRx>
            cursor += reportLen;
 80069aa:	7dbb      	ldrb	r3, [r7, #22]
 80069ac:	b29a      	uxth	r2, r3
 80069ae:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80069b0:	4413      	add	r3, r2
 80069b2:	84fb      	strh	r3, [r7, #38]	; 0x26
    while (cursor < len) {
 80069b4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80069b6:	88fb      	ldrh	r3, [r7, #6]
 80069b8:	429a      	cmp	r2, r3
 80069ba:	f4ff af6f 	bcc.w	800689c <sensorhubControlHdlr+0x38>
        }
    }
}
 80069be:	3728      	adds	r7, #40	; 0x28
 80069c0:	46bd      	mov	sp, r7
 80069c2:	bd80      	pop	{r7, pc}
 80069c4:	240022f0 	.word	0x240022f0

080069c8 <opCompleted>:

static int opCompleted(sh2_t *pSh2, int status)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b083      	sub	sp, #12
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
 80069d0:	6039      	str	r1, [r7, #0]
    // Record status
    pSh2->opStatus = status;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	683a      	ldr	r2, [r7, #0]
 80069d6:	621a      	str	r2, [r3, #32]

    // Signal that op is done.
    pSh2->pOp = 0;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2200      	movs	r2, #0
 80069dc:	61da      	str	r2, [r3, #28]

    return SH2_OK;
 80069de:	2300      	movs	r3, #0
}
 80069e0:	4618      	mov	r0, r3
 80069e2:	370c      	adds	r7, #12
 80069e4:	46bd      	mov	sp, r7
 80069e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ea:	4770      	bx	lr

080069ec <opProcess>:

static int opProcess(sh2_t *pSh2, const sh2_Op_t *pOp)
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b086      	sub	sp, #24
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
 80069f4:	6039      	str	r1, [r7, #0]
    int status = SH2_OK;
 80069f6:	2300      	movs	r3, #0
 80069f8:	613b      	str	r3, [r7, #16]
    uint32_t start_us = 0;
 80069fa:	2300      	movs	r3, #0
 80069fc:	60fb      	str	r3, [r7, #12]

    start_us = pSh2->pHal->getTimeUs(pSh2->pHal);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	691b      	ldr	r3, [r3, #16]
 8006a04:	687a      	ldr	r2, [r7, #4]
 8006a06:	6812      	ldr	r2, [r2, #0]
 8006a08:	4610      	mov	r0, r2
 8006a0a:	4798      	blx	r3
 8006a0c:	60f8      	str	r0, [r7, #12]
    
    status = opStart(pSh2, pOp);
 8006a0e:	6839      	ldr	r1, [r7, #0]
 8006a10:	6878      	ldr	r0, [r7, #4]
 8006a12:	f7ff fec2 	bl	800679a <opStart>
 8006a16:	6138      	str	r0, [r7, #16]
    if (status != SH2_OK) {
 8006a18:	693b      	ldr	r3, [r7, #16]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d001      	beq.n	8006a22 <opProcess+0x36>
        return status;
 8006a1e:	693b      	ldr	r3, [r7, #16]
 8006a20:	e02b      	b.n	8006a7a <opProcess+0x8e>
    }

    uint32_t now_us = start_us;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	617b      	str	r3, [r7, #20]
    // While op not complete and not timed out.
    while ((pSh2->pOp != 0) &&
 8006a26:	e00c      	b.n	8006a42 <opProcess+0x56>
           ((pOp->timeout_us == 0) ||
            ((now_us-start_us) < pOp->timeout_us))) {
        // Service SHTP to poll the device.
        shtp_service(pSh2->pShtp);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	685b      	ldr	r3, [r3, #4]
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	f002 f9b0 	bl	8008d92 <shtp_service>

        // Update the time
        now_us = pSh2->pHal->getTimeUs(pSh2->pHal);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	691b      	ldr	r3, [r3, #16]
 8006a38:	687a      	ldr	r2, [r7, #4]
 8006a3a:	6812      	ldr	r2, [r2, #0]
 8006a3c:	4610      	mov	r0, r2
 8006a3e:	4798      	blx	r3
 8006a40:	6178      	str	r0, [r7, #20]
    while ((pSh2->pOp != 0) &&
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	69db      	ldr	r3, [r3, #28]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d00a      	beq.n	8006a60 <opProcess+0x74>
           ((pOp->timeout_us == 0) ||
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	681b      	ldr	r3, [r3, #0]
    while ((pSh2->pOp != 0) &&
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d0ea      	beq.n	8006a28 <opProcess+0x3c>
            ((now_us-start_us) < pOp->timeout_us))) {
 8006a52:	697a      	ldr	r2, [r7, #20]
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	1ad2      	subs	r2, r2, r3
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	681b      	ldr	r3, [r3, #0]
           ((pOp->timeout_us == 0) ||
 8006a5c:	429a      	cmp	r2, r3
 8006a5e:	d3e3      	bcc.n	8006a28 <opProcess+0x3c>
    }

    if (pSh2->pOp != 0) {
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	69db      	ldr	r3, [r3, #28]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d006      	beq.n	8006a76 <opProcess+0x8a>
        // Operation has timed out.  Clean up.
        pSh2->pOp = 0;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	61da      	str	r2, [r3, #28]
        pSh2->opStatus = SH2_ERR_TIMEOUT;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	f06f 0205 	mvn.w	r2, #5
 8006a74:	621a      	str	r2, [r3, #32]
    }

    return pSh2->opStatus;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6a1b      	ldr	r3, [r3, #32]
}
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	3718      	adds	r7, #24
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	bd80      	pop	{r7, pc}
	...

08006a84 <touSTimestamp>:

// Produce 64-bit microsecond timestamp for a sensor event
static uint64_t touSTimestamp(uint32_t hostInt, int32_t referenceDelta, uint16_t delay)
{
 8006a84:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8006a88:	b087      	sub	sp, #28
 8006a8a:	af00      	add	r7, sp, #0
 8006a8c:	60f8      	str	r0, [r7, #12]
 8006a8e:	60b9      	str	r1, [r7, #8]
 8006a90:	4613      	mov	r3, r2
 8006a92:	80fb      	strh	r3, [r7, #6]
    static uint32_t lastHostInt = 0;
    static uint32_t rollovers = 0;
    uint64_t timestamp;

    // Count times hostInt timestamps rolled over to produce upper bits
    if (hostInt < lastHostInt) {
 8006a94:	4b1b      	ldr	r3, [pc, #108]	; (8006b04 <touSTimestamp+0x80>)
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	68fa      	ldr	r2, [r7, #12]
 8006a9a:	429a      	cmp	r2, r3
 8006a9c:	d204      	bcs.n	8006aa8 <touSTimestamp+0x24>
        rollovers++;
 8006a9e:	4b1a      	ldr	r3, [pc, #104]	; (8006b08 <touSTimestamp+0x84>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	3301      	adds	r3, #1
 8006aa4:	4a18      	ldr	r2, [pc, #96]	; (8006b08 <touSTimestamp+0x84>)
 8006aa6:	6013      	str	r3, [r2, #0]
    }
    lastHostInt = hostInt;
 8006aa8:	4a16      	ldr	r2, [pc, #88]	; (8006b04 <touSTimestamp+0x80>)
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	6013      	str	r3, [r2, #0]
    
    timestamp = ((uint64_t)rollovers << 32);
 8006aae:	4b16      	ldr	r3, [pc, #88]	; (8006b08 <touSTimestamp+0x84>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	469a      	mov	sl, r3
 8006ab6:	4693      	mov	fp, r2
 8006ab8:	f04f 0200 	mov.w	r2, #0
 8006abc:	f04f 0300 	mov.w	r3, #0
 8006ac0:	4653      	mov	r3, sl
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    timestamp += hostInt + (referenceDelta + delay) * 100;
 8006ac8:	88fa      	ldrh	r2, [r7, #6]
 8006aca:	68bb      	ldr	r3, [r7, #8]
 8006acc:	4413      	add	r3, r2
 8006ace:	2264      	movs	r2, #100	; 0x64
 8006ad0:	fb02 f303 	mul.w	r3, r2, r3
 8006ad4:	461a      	mov	r2, r3
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	4413      	add	r3, r2
 8006ada:	2200      	movs	r2, #0
 8006adc:	461c      	mov	r4, r3
 8006ade:	4615      	mov	r5, r2
 8006ae0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006ae4:	eb12 0804 	adds.w	r8, r2, r4
 8006ae8:	eb43 0905 	adc.w	r9, r3, r5
 8006aec:	e9c7 8904 	strd	r8, r9, [r7, #16]

    return timestamp;
 8006af0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 8006af4:	4610      	mov	r0, r2
 8006af6:	4619      	mov	r1, r3
 8006af8:	371c      	adds	r7, #28
 8006afa:	46bd      	mov	sp, r7
 8006afc:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8006b00:	4770      	bx	lr
 8006b02:	bf00      	nop
 8006b04:	2400230c 	.word	0x2400230c
 8006b08:	24002310 	.word	0x24002310

08006b0c <sensorhubInputHdlr>:

static void sensorhubInputHdlr(sh2_t *pSh2, uint8_t *payload, uint16_t len, uint32_t timestamp)
{
 8006b0c:	b5b0      	push	{r4, r5, r7, lr}
 8006b0e:	b0a0      	sub	sp, #128	; 0x80
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	60f8      	str	r0, [r7, #12]
 8006b14:	60b9      	str	r1, [r7, #8]
 8006b16:	603b      	str	r3, [r7, #0]
 8006b18:	4613      	mov	r3, r2
 8006b1a:	80fb      	strh	r3, [r7, #6]
    sh2_SensorEvent_t event;
    uint16_t cursor = 0;
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e

    int32_t referenceDelta = 0;
 8006b22:	2300      	movs	r3, #0
 8006b24:	67bb      	str	r3, [r7, #120]	; 0x78

    while (cursor < len) {
 8006b26:	e099      	b.n	8006c5c <sensorhubInputHdlr+0x150>
        // Get next report id
        uint8_t reportId = payload[cursor];
 8006b28:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8006b2c:	68ba      	ldr	r2, [r7, #8]
 8006b2e:	4413      	add	r3, r2
 8006b30:	781b      	ldrb	r3, [r3, #0]
 8006b32:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

        // Determine report length
        uint8_t reportLen = getReportLen(reportId);
 8006b36:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	f7ff fe6e 	bl	800681c <getReportLen>
 8006b40:	4603      	mov	r3, r0
 8006b42:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
        if (reportLen == 0) {
 8006b46:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d107      	bne.n	8006b5e <sensorhubInputHdlr+0x52>
            // An unrecognized report id
            pSh2->unknownReportIds++;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 8006b54:	1c5a      	adds	r2, r3, #1
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	f8c3 2174 	str.w	r2, [r3, #372]	; 0x174
 8006b5c:	e084      	b.n	8006c68 <sensorhubInputHdlr+0x15c>
            return;
        }
        else {
            if (reportId == SENSORHUB_BASE_TIMESTAMP_REF) {
 8006b5e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8006b62:	2bfb      	cmp	r3, #251	; 0xfb
 8006b64:	d10a      	bne.n	8006b7c <sensorhubInputHdlr+0x70>
                const BaseTimestampRef_t *rpt = (const BaseTimestampRef_t *)(payload+cursor);
 8006b66:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8006b6a:	68ba      	ldr	r2, [r7, #8]
 8006b6c:	4413      	add	r3, r2
 8006b6e:	667b      	str	r3, [r7, #100]	; 0x64
                
                // store base timestamp reference
                referenceDelta = -rpt->timebase;
 8006b70:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006b72:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8006b76:	425b      	negs	r3, r3
 8006b78:	67bb      	str	r3, [r7, #120]	; 0x78
 8006b7a:	e067      	b.n	8006c4c <sensorhubInputHdlr+0x140>
            }
            else if (reportId == SENSORHUB_TIMESTAMP_REBASE) {
 8006b7c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8006b80:	2bfa      	cmp	r3, #250	; 0xfa
 8006b82:	d10b      	bne.n	8006b9c <sensorhubInputHdlr+0x90>
                const TimestampRebase_t *rpt = (const TimestampRebase_t *)(payload+cursor);
 8006b84:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8006b88:	68ba      	ldr	r2, [r7, #8]
 8006b8a:	4413      	add	r3, r2
 8006b8c:	66bb      	str	r3, [r7, #104]	; 0x68

                referenceDelta += rpt->timebase;
 8006b8e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006b90:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8006b94:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006b96:	4413      	add	r3, r2
 8006b98:	67bb      	str	r3, [r7, #120]	; 0x78
 8006b9a:	e057      	b.n	8006c4c <sensorhubInputHdlr+0x140>
            }
            else if (reportId == SENSORHUB_FLUSH_COMPLETED) {
 8006b9c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8006ba0:	2bef      	cmp	r3, #239	; 0xef
 8006ba2:	d10b      	bne.n	8006bbc <sensorhubInputHdlr+0xb0>
                // Route this as if it arrived on command channel.
                opRx(pSh2, payload+cursor, reportLen);
 8006ba4:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8006ba8:	68ba      	ldr	r2, [r7, #8]
 8006baa:	4413      	add	r3, r2
 8006bac:	f897 2076 	ldrb.w	r2, [r7, #118]	; 0x76
 8006bb0:	b292      	uxth	r2, r2
 8006bb2:	4619      	mov	r1, r3
 8006bb4:	68f8      	ldr	r0, [r7, #12]
 8006bb6:	f7ff fe15 	bl	80067e4 <opRx>
 8006bba:	e047      	b.n	8006c4c <sensorhubInputHdlr+0x140>
            }
            else {
                // Sensor event.  Call callback
                uint8_t *pReport = payload+cursor;
 8006bbc:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8006bc0:	68ba      	ldr	r2, [r7, #8]
 8006bc2:	4413      	add	r3, r2
 8006bc4:	673b      	str	r3, [r7, #112]	; 0x70
                uint16_t delay = ((pReport[2] & 0xFC) << 6) + pReport[3];
 8006bc6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006bc8:	3302      	adds	r3, #2
 8006bca:	781b      	ldrb	r3, [r3, #0]
 8006bcc:	019b      	lsls	r3, r3, #6
 8006bce:	b29b      	uxth	r3, r3
 8006bd0:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 8006bd4:	b29a      	uxth	r2, r3
 8006bd6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006bd8:	3303      	adds	r3, #3
 8006bda:	781b      	ldrb	r3, [r3, #0]
 8006bdc:	b29b      	uxth	r3, r3
 8006bde:	4413      	add	r3, r2
 8006be0:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
                event.timestamp_uS = touSTimestamp(timestamp, referenceDelta, delay);
 8006be4:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8006be8:	461a      	mov	r2, r3
 8006bea:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8006bec:	6838      	ldr	r0, [r7, #0]
 8006bee:	f7ff ff49 	bl	8006a84 <touSTimestamp>
 8006bf2:	4602      	mov	r2, r0
 8006bf4:	460b      	mov	r3, r1
 8006bf6:	e9c7 2304 	strd	r2, r3, [r7, #16]
                event.delay_uS = (referenceDelta + delay) * 100;
 8006bfa:	f8b7 206e 	ldrh.w	r2, [r7, #110]	; 0x6e
 8006bfe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006c00:	4413      	add	r3, r2
 8006c02:	2264      	movs	r2, #100	; 0x64
 8006c04:	fb02 f303 	mul.w	r3, r2, r3
 8006c08:	17da      	asrs	r2, r3, #31
 8006c0a:	461c      	mov	r4, r3
 8006c0c:	4615      	mov	r5, r2
 8006c0e:	e9c7 4506 	strd	r4, r5, [r7, #24]
                event.reportId = reportId;
 8006c12:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8006c16:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
                memcpy(event.report, pReport, reportLen);
 8006c1a:	f897 2076 	ldrb.w	r2, [r7, #118]	; 0x76
 8006c1e:	f107 0310 	add.w	r3, r7, #16
 8006c22:	3312      	adds	r3, #18
 8006c24:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8006c26:	4618      	mov	r0, r3
 8006c28:	f022 fb55 	bl	80292d6 <memcpy>
                event.len = reportLen;
 8006c2c:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8006c30:	f887 3020 	strb.w	r3, [r7, #32]
                if (pSh2->sensorCallback != 0) {
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d007      	beq.n	8006c4c <sensorhubInputHdlr+0x140>
                    pSh2->sensorCallback(pSh2->sensorCookie, &event);
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c40:	68fa      	ldr	r2, [r7, #12]
 8006c42:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8006c44:	f107 0110 	add.w	r1, r7, #16
 8006c48:	4610      	mov	r0, r2
 8006c4a:	4798      	blx	r3
                }
            }
            
            // Move to next report in the payload
            cursor += reportLen;
 8006c4c:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8006c50:	b29a      	uxth	r2, r3
 8006c52:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8006c56:	4413      	add	r3, r2
 8006c58:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
    while (cursor < len) {
 8006c5c:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 8006c60:	88fb      	ldrh	r3, [r7, #6]
 8006c62:	429a      	cmp	r2, r3
 8006c64:	f4ff af60 	bcc.w	8006b28 <sensorhubInputHdlr+0x1c>
        }
    }
}
 8006c68:	3780      	adds	r7, #128	; 0x80
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	bdb0      	pop	{r4, r5, r7, pc}

08006c6e <sensorhubInputNormalHdlr>:

static void sensorhubInputNormalHdlr(void *cookie, uint8_t *payload, uint16_t len, uint32_t timestamp)
{
 8006c6e:	b580      	push	{r7, lr}
 8006c70:	b086      	sub	sp, #24
 8006c72:	af00      	add	r7, sp, #0
 8006c74:	60f8      	str	r0, [r7, #12]
 8006c76:	60b9      	str	r1, [r7, #8]
 8006c78:	603b      	str	r3, [r7, #0]
 8006c7a:	4613      	mov	r3, r2
 8006c7c:	80fb      	strh	r3, [r7, #6]
    sh2_t *pSh2 = (sh2_t *)cookie;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	617b      	str	r3, [r7, #20]

    sensorhubInputHdlr(pSh2, payload, len, timestamp);
 8006c82:	88fa      	ldrh	r2, [r7, #6]
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	68b9      	ldr	r1, [r7, #8]
 8006c88:	6978      	ldr	r0, [r7, #20]
 8006c8a:	f7ff ff3f 	bl	8006b0c <sensorhubInputHdlr>
}
 8006c8e:	bf00      	nop
 8006c90:	3718      	adds	r7, #24
 8006c92:	46bd      	mov	sp, r7
 8006c94:	bd80      	pop	{r7, pc}

08006c96 <sensorhubInputWakeHdlr>:

static void sensorhubInputWakeHdlr(void *cookie, uint8_t *payload, uint16_t len, uint32_t timestamp)
{
 8006c96:	b580      	push	{r7, lr}
 8006c98:	b086      	sub	sp, #24
 8006c9a:	af00      	add	r7, sp, #0
 8006c9c:	60f8      	str	r0, [r7, #12]
 8006c9e:	60b9      	str	r1, [r7, #8]
 8006ca0:	603b      	str	r3, [r7, #0]
 8006ca2:	4613      	mov	r3, r2
 8006ca4:	80fb      	strh	r3, [r7, #6]
    sh2_t *pSh2 = (sh2_t *)cookie;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	617b      	str	r3, [r7, #20]
    
    sensorhubInputHdlr(pSh2, payload, len, timestamp);
 8006caa:	88fa      	ldrh	r2, [r7, #6]
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	68b9      	ldr	r1, [r7, #8]
 8006cb0:	6978      	ldr	r0, [r7, #20]
 8006cb2:	f7ff ff2b 	bl	8006b0c <sensorhubInputHdlr>
}
 8006cb6:	bf00      	nop
 8006cb8:	3718      	adds	r7, #24
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}

08006cbe <sensorhubInputGyroRvHdlr>:

static void sensorhubInputGyroRvHdlr(void *cookie, uint8_t *payload, uint16_t len, uint32_t timestamp)
{
 8006cbe:	b5b0      	push	{r4, r5, r7, lr}
 8006cc0:	b09c      	sub	sp, #112	; 0x70
 8006cc2:	af00      	add	r7, sp, #0
 8006cc4:	60f8      	str	r0, [r7, #12]
 8006cc6:	60b9      	str	r1, [r7, #8]
 8006cc8:	603b      	str	r3, [r7, #0]
 8006cca:	4613      	mov	r3, r2
 8006ccc:	80fb      	strh	r3, [r7, #6]
    sh2_t *pSh2 = (sh2_t *)cookie;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	66bb      	str	r3, [r7, #104]	; 0x68
    sh2_SensorEvent_t event;
    uint16_t cursor = 0;
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e

    uint8_t reportId = SH2_GYRO_INTEGRATED_RV;
 8006cd8:	232a      	movs	r3, #42	; 0x2a
 8006cda:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    uint8_t reportLen = getReportLen(reportId);
 8006cde:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	f7ff fd9a 	bl	800681c <getReportLen>
 8006ce8:	4603      	mov	r3, r0
 8006cea:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66

    while (cursor < len) {
 8006cee:	e02d      	b.n	8006d4c <sensorhubInputGyroRvHdlr+0x8e>
        event.timestamp_uS = timestamp;
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	461c      	mov	r4, r3
 8006cf6:	4615      	mov	r5, r2
 8006cf8:	e9c7 4504 	strd	r4, r5, [r7, #16]
        event.reportId = reportId;
 8006cfc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8006d00:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
        memcpy(event.report, payload+cursor, reportLen);
 8006d04:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8006d08:	68ba      	ldr	r2, [r7, #8]
 8006d0a:	18d1      	adds	r1, r2, r3
 8006d0c:	f897 2066 	ldrb.w	r2, [r7, #102]	; 0x66
 8006d10:	f107 0310 	add.w	r3, r7, #16
 8006d14:	3312      	adds	r3, #18
 8006d16:	4618      	mov	r0, r3
 8006d18:	f022 fadd 	bl	80292d6 <memcpy>
        event.len = reportLen;
 8006d1c:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 8006d20:	f887 3020 	strb.w	r3, [r7, #32]

        if (pSh2->sensorCallback != 0) {
 8006d24:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d007      	beq.n	8006d3c <sensorhubInputGyroRvHdlr+0x7e>
            pSh2->sensorCallback(pSh2->sensorCookie, &event);
 8006d2c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d30:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006d32:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8006d34:	f107 0110 	add.w	r1, r7, #16
 8006d38:	4610      	mov	r0, r2
 8006d3a:	4798      	blx	r3
        }

        cursor += reportLen;
 8006d3c:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 8006d40:	b29a      	uxth	r2, r3
 8006d42:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8006d46:	4413      	add	r3, r2
 8006d48:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
    while (cursor < len) {
 8006d4c:	f8b7 206e 	ldrh.w	r2, [r7, #110]	; 0x6e
 8006d50:	88fb      	ldrh	r3, [r7, #6]
 8006d52:	429a      	cmp	r2, r3
 8006d54:	d3cc      	bcc.n	8006cf0 <sensorhubInputGyroRvHdlr+0x32>
    }
}
 8006d56:	bf00      	nop
 8006d58:	bf00      	nop
 8006d5a:	3770      	adds	r7, #112	; 0x70
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	bdb0      	pop	{r4, r5, r7, pc}

08006d60 <executableDeviceHdlr>:

static void executableDeviceHdlr(void *cookie, uint8_t *payload, uint16_t len, uint32_t timestamp)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b086      	sub	sp, #24
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	60f8      	str	r0, [r7, #12]
 8006d68:	60b9      	str	r1, [r7, #8]
 8006d6a:	603b      	str	r3, [r7, #0]
 8006d6c:	4613      	mov	r3, r2
 8006d6e:	80fb      	strh	r3, [r7, #6]
    (void)timestamp;  // unused
    
    sh2_t *pSh2 = (sh2_t *)cookie;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	617b      	str	r3, [r7, #20]

    // Discard if length is bad
    if (len != 1) {
 8006d74:	88fb      	ldrh	r3, [r7, #6]
 8006d76:	2b01      	cmp	r3, #1
 8006d78:	d007      	beq.n	8006d8a <executableDeviceHdlr+0x2a>
        pSh2->execBadPayload++;
 8006d7a:	697b      	ldr	r3, [r7, #20]
 8006d7c:	f8d3 316c 	ldr.w	r3, [r3, #364]	; 0x16c
 8006d80:	1c5a      	adds	r2, r3, #1
 8006d82:	697b      	ldr	r3, [r7, #20]
 8006d84:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
        return;
 8006d88:	e01e      	b.n	8006dc8 <executableDeviceHdlr+0x68>
    }
    
    switch (payload[0]) {
 8006d8a:	68bb      	ldr	r3, [r7, #8]
 8006d8c:	781b      	ldrb	r3, [r3, #0]
 8006d8e:	2b01      	cmp	r3, #1
 8006d90:	d111      	bne.n	8006db6 <executableDeviceHdlr+0x56>
        case EXECUTABLE_DEVICE_RESP_RESET_COMPLETE:
            // reset process is now done.
            pSh2->resetComplete = true;
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	2201      	movs	r2, #1
 8006d96:	721a      	strb	r2, [r3, #8]
            
            // Notify client that reset is complete.
            sh2AsyncEvent.eventId = SH2_RESET;
 8006d98:	4b0d      	ldr	r3, [pc, #52]	; (8006dd0 <executableDeviceHdlr+0x70>)
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	601a      	str	r2, [r3, #0]
            if (pSh2->eventCallback) {
 8006d9e:	697b      	ldr	r3, [r7, #20]
 8006da0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d00f      	beq.n	8006dc6 <executableDeviceHdlr+0x66>
                pSh2->eventCallback(pSh2->eventCookie, &sh2AsyncEvent);
 8006da6:	697b      	ldr	r3, [r7, #20]
 8006da8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006daa:	697a      	ldr	r2, [r7, #20]
 8006dac:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006dae:	4908      	ldr	r1, [pc, #32]	; (8006dd0 <executableDeviceHdlr+0x70>)
 8006db0:	4610      	mov	r0, r2
 8006db2:	4798      	blx	r3
            }
            break;
 8006db4:	e007      	b.n	8006dc6 <executableDeviceHdlr+0x66>
        default:
            pSh2->execBadPayload++;
 8006db6:	697b      	ldr	r3, [r7, #20]
 8006db8:	f8d3 316c 	ldr.w	r3, [r3, #364]	; 0x16c
 8006dbc:	1c5a      	adds	r2, r3, #1
 8006dbe:	697b      	ldr	r3, [r7, #20]
 8006dc0:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
            break;
 8006dc4:	e000      	b.n	8006dc8 <executableDeviceHdlr+0x68>
            break;
 8006dc6:	bf00      	nop
    }
}
 8006dc8:	3718      	adds	r7, #24
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	bd80      	pop	{r7, pc}
 8006dce:	bf00      	nop
 8006dd0:	240022f0 	.word	0x240022f0

08006dd4 <sendCtrl>:
{
    return shtp_send(pSh2->pShtp, CHAN_EXECUTABLE_DEVICE, &cmd, 1);
}

static int sendCtrl(sh2_t *pSh2, const uint8_t *data, uint16_t len)
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b084      	sub	sp, #16
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	60f8      	str	r0, [r7, #12]
 8006ddc:	60b9      	str	r1, [r7, #8]
 8006dde:	4613      	mov	r3, r2
 8006de0:	80fb      	strh	r3, [r7, #6]
    return shtp_send(pSh2->pShtp, CHAN_SENSORHUB_CONTROL, data, len);
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	6858      	ldr	r0, [r3, #4]
 8006de6:	88fb      	ldrh	r3, [r7, #6]
 8006de8:	68ba      	ldr	r2, [r7, #8]
 8006dea:	2102      	movs	r1, #2
 8006dec:	f001 ffa0 	bl	8008d30 <shtp_send>
 8006df0:	4603      	mov	r3, r0
}
 8006df2:	4618      	mov	r0, r3
 8006df4:	3710      	adds	r7, #16
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bd80      	pop	{r7, pc}

08006dfa <getProdIdStart>:
// ------------------------------------------------------------------------
// Get Product ID support

// Get Product ID Op handler
static int getProdIdStart(sh2_t *pSh2)
{
 8006dfa:	b580      	push	{r7, lr}
 8006dfc:	b084      	sub	sp, #16
 8006dfe:	af00      	add	r7, sp, #0
 8006e00:	6078      	str	r0, [r7, #4]
    int rc = SH2_OK;
 8006e02:	2300      	movs	r3, #0
 8006e04:	60fb      	str	r3, [r7, #12]
    ProdIdReq_t req;
    
    pSh2->opData.getProdIds.nextEntry = 0;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2200      	movs	r2, #0
 8006e0a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    pSh2->opData.getProdIds.expectedEntries = 4;  // Most products supply 4 product ids.
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2204      	movs	r2, #4
 8006e12:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
                                                // When the first arrives, we'll know if
                                                // we need to adjust this.
    
    // Set up request to issue
    memset(&req, 0, sizeof(req));
 8006e16:	f107 0308 	add.w	r3, r7, #8
 8006e1a:	2202      	movs	r2, #2
 8006e1c:	2100      	movs	r1, #0
 8006e1e:	4618      	mov	r0, r3
 8006e20:	f022 f968 	bl	80290f4 <memset>
    req.reportId = SENSORHUB_PROD_ID_REQ;
 8006e24:	23f9      	movs	r3, #249	; 0xf9
 8006e26:	723b      	strb	r3, [r7, #8]
    rc = sendCtrl(pSh2, (uint8_t *)&req, sizeof(req));
 8006e28:	f107 0308 	add.w	r3, r7, #8
 8006e2c:	2202      	movs	r2, #2
 8006e2e:	4619      	mov	r1, r3
 8006e30:	6878      	ldr	r0, [r7, #4]
 8006e32:	f7ff ffcf 	bl	8006dd4 <sendCtrl>
 8006e36:	60f8      	str	r0, [r7, #12]

    return rc;
 8006e38:	68fb      	ldr	r3, [r7, #12]
}
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	3710      	adds	r7, #16
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	bd80      	pop	{r7, pc}
	...

08006e44 <getProdIdRx>:

static void getProdIdRx(sh2_t *pSh2, const uint8_t *payload, uint16_t len)
{
 8006e44:	b580      	push	{r7, lr}
 8006e46:	b088      	sub	sp, #32
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	60f8      	str	r0, [r7, #12]
 8006e4c:	60b9      	str	r1, [r7, #8]
 8006e4e:	4613      	mov	r3, r2
 8006e50:	80fb      	strh	r3, [r7, #6]
    (void)len;  // unused
    
    ProdIdResp_t *resp = (ProdIdResp_t *)payload;
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	61fb      	str	r3, [r7, #28]
    
    // skip this if it isn't the product id response.
    if (resp->reportId != SENSORHUB_PROD_ID_RESP) return;
 8006e56:	69fb      	ldr	r3, [r7, #28]
 8006e58:	781b      	ldrb	r3, [r3, #0]
 8006e5a:	2bf8      	cmp	r3, #248	; 0xf8
 8006e5c:	d15e      	bne.n	8006f1c <getProdIdRx+0xd8>

    // Store this product id, if we can
    sh2_ProductIds_t *pProdIds = pSh2->opData.getProdIds.pProdIds;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e62:	61bb      	str	r3, [r7, #24]
    
    if (pProdIds) {
 8006e64:	69bb      	ldr	r3, [r7, #24]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d040      	beq.n	8006eec <getProdIdRx+0xa8>
        // Store the product id response
        if (pSh2->opData.getProdIds.nextEntry < pSh2->opData.getProdIds.expectedEntries) {
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8006e76:	429a      	cmp	r2, r3
 8006e78:	d238      	bcs.n	8006eec <getProdIdRx+0xa8>
            sh2_ProductId_t *pProdId = &pProdIds->entry[pSh2->opData.getProdIds.nextEntry];
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006e80:	011b      	lsls	r3, r3, #4
 8006e82:	69ba      	ldr	r2, [r7, #24]
 8006e84:	4413      	add	r3, r2
 8006e86:	617b      	str	r3, [r7, #20]
            
            pProdId->resetCause = resp->resetCause;
 8006e88:	69fb      	ldr	r3, [r7, #28]
 8006e8a:	785a      	ldrb	r2, [r3, #1]
 8006e8c:	697b      	ldr	r3, [r7, #20]
 8006e8e:	701a      	strb	r2, [r3, #0]
            pProdId->swVersionMajor = resp->swVerMajor;
 8006e90:	69fb      	ldr	r3, [r7, #28]
 8006e92:	789a      	ldrb	r2, [r3, #2]
 8006e94:	697b      	ldr	r3, [r7, #20]
 8006e96:	705a      	strb	r2, [r3, #1]
            pProdId->swVersionMinor = resp->swVerMinor;
 8006e98:	69fb      	ldr	r3, [r7, #28]
 8006e9a:	78da      	ldrb	r2, [r3, #3]
 8006e9c:	697b      	ldr	r3, [r7, #20]
 8006e9e:	709a      	strb	r2, [r3, #2]
            pProdId->swPartNumber = resp->swPartNumber;
 8006ea0:	69fb      	ldr	r3, [r7, #28]
 8006ea2:	685a      	ldr	r2, [r3, #4]
 8006ea4:	697b      	ldr	r3, [r7, #20]
 8006ea6:	605a      	str	r2, [r3, #4]
            pProdId->swBuildNumber = resp->swBuildNumber;
 8006ea8:	69fb      	ldr	r3, [r7, #28]
 8006eaa:	689a      	ldr	r2, [r3, #8]
 8006eac:	697b      	ldr	r3, [r7, #20]
 8006eae:	609a      	str	r2, [r3, #8]
            pProdId->swVersionPatch = resp->swVerPatch;
 8006eb0:	69fb      	ldr	r3, [r7, #28]
 8006eb2:	899b      	ldrh	r3, [r3, #12]
 8006eb4:	b29a      	uxth	r2, r3
 8006eb6:	697b      	ldr	r3, [r7, #20]
 8006eb8:	819a      	strh	r2, [r3, #12]
            pProdId->reserved0 = resp->reserved0;
 8006eba:	69fb      	ldr	r3, [r7, #28]
 8006ebc:	7b9a      	ldrb	r2, [r3, #14]
 8006ebe:	697b      	ldr	r3, [r7, #20]
 8006ec0:	739a      	strb	r2, [r3, #14]
            pProdId->reserved1 = resp->reserved1;
 8006ec2:	69fb      	ldr	r3, [r7, #28]
 8006ec4:	7bda      	ldrb	r2, [r3, #15]
 8006ec6:	697b      	ldr	r3, [r7, #20]
 8006ec8:	73da      	strb	r2, [r3, #15]

            if (pProdId->swPartNumber == 10004095) {
 8006eca:	697b      	ldr	r3, [r7, #20]
 8006ecc:	685b      	ldr	r3, [r3, #4]
 8006ece:	4a16      	ldr	r2, [pc, #88]	; (8006f28 <getProdIdRx+0xe4>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d103      	bne.n	8006edc <getProdIdRx+0x98>
                // FSP200 has 5 product id entries
                pSh2->opData.getProdIds.expectedEntries = 5;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	2205      	movs	r2, #5
 8006ed8:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
            }


            pSh2->opData.getProdIds.nextEntry++;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006ee2:	3301      	adds	r3, #1
 8006ee4:	b2da      	uxtb	r2, r3
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        }
    }

    // Complete this operation if there is no storage for more product ids
    if ((pSh2->opData.getProdIds.pProdIds == 0) ||
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d007      	beq.n	8006f04 <getProdIdRx+0xc0>
        (pSh2->opData.getProdIds.nextEntry >= pSh2->opData.getProdIds.expectedEntries)) {
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
    if ((pSh2->opData.getProdIds.pProdIds == 0) ||
 8006f00:	429a      	cmp	r2, r3
 8006f02:	d30d      	bcc.n	8006f20 <getProdIdRx+0xdc>
        
        pSh2->opData.getProdIds.pProdIds->numEntries = pSh2->opData.getProdIds.nextEntry;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f08:	68fa      	ldr	r2, [r7, #12]
 8006f0a:	f892 2028 	ldrb.w	r2, [r2, #40]	; 0x28
 8006f0e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        opCompleted(pSh2, SH2_OK);
 8006f12:	2100      	movs	r1, #0
 8006f14:	68f8      	ldr	r0, [r7, #12]
 8006f16:	f7ff fd57 	bl	80069c8 <opCompleted>
    }

    return;
 8006f1a:	e001      	b.n	8006f20 <getProdIdRx+0xdc>
    if (resp->reportId != SENSORHUB_PROD_ID_RESP) return;
 8006f1c:	bf00      	nop
 8006f1e:	e000      	b.n	8006f22 <getProdIdRx+0xde>
    return;
 8006f20:	bf00      	nop
}
 8006f22:	3720      	adds	r7, #32
 8006f24:	46bd      	mov	sp, r7
 8006f26:	bd80      	pop	{r7, pc}
 8006f28:	0098a67f 	.word	0x0098a67f

08006f2c <setSensorConfigStart>:
    uint32_t batchInterval_uS;
    uint32_t sensorSpecific;
} SetFeatureReport_t;

static int setSensorConfigStart(sh2_t *pSh2)
{
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	b08a      	sub	sp, #40	; 0x28
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
    SetFeatureReport_t req;
    uint8_t flags = 0;
 8006f34:	2300      	movs	r3, #0
 8006f36:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    int rc;
    sh2_SensorConfig_t *pConfig = pSh2->opData.getSensorConfig.pConfig;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f3e:	623b      	str	r3, [r7, #32]
    
    if (pConfig->changeSensitivityEnabled)  flags |= FEAT_CHANGE_SENSITIVITY_ENABLED;
 8006f40:	6a3b      	ldr	r3, [r7, #32]
 8006f42:	781b      	ldrb	r3, [r3, #0]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d005      	beq.n	8006f54 <setSensorConfigStart+0x28>
 8006f48:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006f4c:	f043 0302 	orr.w	r3, r3, #2
 8006f50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (pConfig->changeSensitivityRelative) flags |= FEAT_CHANGE_SENSITIVITY_RELATIVE;
 8006f54:	6a3b      	ldr	r3, [r7, #32]
 8006f56:	785b      	ldrb	r3, [r3, #1]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d005      	beq.n	8006f68 <setSensorConfigStart+0x3c>
 8006f5c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006f60:	f043 0301 	orr.w	r3, r3, #1
 8006f64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (pConfig->wakeupEnabled)             flags |= FEAT_WAKE_ENABLED;
 8006f68:	6a3b      	ldr	r3, [r7, #32]
 8006f6a:	789b      	ldrb	r3, [r3, #2]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d005      	beq.n	8006f7c <setSensorConfigStart+0x50>
 8006f70:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006f74:	f043 0304 	orr.w	r3, r3, #4
 8006f78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (pConfig->alwaysOnEnabled)           flags |= FEAT_ALWAYS_ON_ENABLED;
 8006f7c:	6a3b      	ldr	r3, [r7, #32]
 8006f7e:	78db      	ldrb	r3, [r3, #3]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d005      	beq.n	8006f90 <setSensorConfigStart+0x64>
 8006f84:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006f88:	f043 0308 	orr.w	r3, r3, #8
 8006f8c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (pConfig->sniffEnabled)              flags |= FEAT_SNIFF_ENABLED;
 8006f90:	6a3b      	ldr	r3, [r7, #32]
 8006f92:	791b      	ldrb	r3, [r3, #4]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d005      	beq.n	8006fa4 <setSensorConfigStart+0x78>
 8006f98:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006f9c:	f043 0310 	orr.w	r3, r3, #16
 8006fa0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    memset(&req, 0, sizeof(req));
 8006fa4:	f107 0308 	add.w	r3, r7, #8
 8006fa8:	2211      	movs	r2, #17
 8006faa:	2100      	movs	r1, #0
 8006fac:	4618      	mov	r0, r3
 8006fae:	f022 f8a1 	bl	80290f4 <memset>
    req.reportId = SENSORHUB_SET_FEATURE_CMD;
 8006fb2:	23fd      	movs	r3, #253	; 0xfd
 8006fb4:	723b      	strb	r3, [r7, #8]
    req.featureReportId = pSh2->opData.setSensorConfig.sensorId;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006fbc:	727b      	strb	r3, [r7, #9]
    req.flags = flags;
 8006fbe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006fc2:	72bb      	strb	r3, [r7, #10]
    req.changeSensitivity = pConfig->changeSensitivity;
 8006fc4:	6a3b      	ldr	r3, [r7, #32]
 8006fc6:	88db      	ldrh	r3, [r3, #6]
 8006fc8:	f8a7 300b 	strh.w	r3, [r7, #11]
    req.reportInterval_uS = pConfig->reportInterval_us;
 8006fcc:	6a3b      	ldr	r3, [r7, #32]
 8006fce:	689b      	ldr	r3, [r3, #8]
 8006fd0:	f8c7 300d 	str.w	r3, [r7, #13]
    req.batchInterval_uS = pConfig->batchInterval_us;
 8006fd4:	6a3b      	ldr	r3, [r7, #32]
 8006fd6:	68db      	ldr	r3, [r3, #12]
 8006fd8:	f8c7 3011 	str.w	r3, [r7, #17]
    req.sensorSpecific = pConfig->sensorSpecific;
 8006fdc:	6a3b      	ldr	r3, [r7, #32]
 8006fde:	691b      	ldr	r3, [r3, #16]
 8006fe0:	f8c7 3015 	str.w	r3, [r7, #21]

    rc = sendCtrl(pSh2, (uint8_t *)&req, sizeof(req));
 8006fe4:	f107 0308 	add.w	r3, r7, #8
 8006fe8:	2211      	movs	r2, #17
 8006fea:	4619      	mov	r1, r3
 8006fec:	6878      	ldr	r0, [r7, #4]
 8006fee:	f7ff fef1 	bl	8006dd4 <sendCtrl>
 8006ff2:	61f8      	str	r0, [r7, #28]
    opCompleted(pSh2, rc);
 8006ff4:	69f9      	ldr	r1, [r7, #28]
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f7ff fce6 	bl	80069c8 <opCompleted>

    return rc;
 8006ffc:	69fb      	ldr	r3, [r7, #28]
}
 8006ffe:	4618      	mov	r0, r3
 8007000:	3728      	adds	r7, #40	; 0x28
 8007002:	46bd      	mov	sp, r7
 8007004:	bd80      	pop	{r7, pc}
	...

08007008 <shtpEventCallback>:


// ------------------------------------------------------------------------
// SHTP Event Callback

static void shtpEventCallback(void *cookie, shtp_Event_t shtpEvent) {
 8007008:	b580      	push	{r7, lr}
 800700a:	b084      	sub	sp, #16
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
 8007010:	460b      	mov	r3, r1
 8007012:	70fb      	strb	r3, [r7, #3]
    (void)cookie; // unused
    
    sh2_t *pSh2 = &_sh2;
 8007014:	4b0b      	ldr	r3, [pc, #44]	; (8007044 <shtpEventCallback+0x3c>)
 8007016:	60fb      	str	r3, [r7, #12]

    sh2AsyncEvent.eventId = SH2_SHTP_EVENT;
 8007018:	4b0b      	ldr	r3, [pc, #44]	; (8007048 <shtpEventCallback+0x40>)
 800701a:	2201      	movs	r2, #1
 800701c:	601a      	str	r2, [r3, #0]
    sh2AsyncEvent.shtpEvent = shtpEvent;
 800701e:	4a0a      	ldr	r2, [pc, #40]	; (8007048 <shtpEventCallback+0x40>)
 8007020:	78fb      	ldrb	r3, [r7, #3]
 8007022:	7113      	strb	r3, [r2, #4]
    if (pSh2->eventCallback) {
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007028:	2b00      	cmp	r3, #0
 800702a:	d006      	beq.n	800703a <shtpEventCallback+0x32>
        pSh2->eventCallback(pSh2->eventCookie, &sh2AsyncEvent);
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007030:	68fa      	ldr	r2, [r7, #12]
 8007032:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007034:	4904      	ldr	r1, [pc, #16]	; (8007048 <shtpEventCallback+0x40>)
 8007036:	4610      	mov	r0, r2
 8007038:	4798      	blx	r3
    }
}
 800703a:	bf00      	nop
 800703c:	3710      	adds	r7, #16
 800703e:	46bd      	mov	sp, r7
 8007040:	bd80      	pop	{r7, pc}
 8007042:	bf00      	nop
 8007044:	24002178 	.word	0x24002178
 8007048:	240022f0 	.word	0x240022f0

0800704c <sh2_open>:
 * @param  eventCookie Will be passed to eventCallback.
 * @return SH2_OK (0), on success.  Negative value from sh2_err.h on error.
 */
int sh2_open(sh2_Hal_t *pHal,
             sh2_EventCallback_t *eventCallback, void *eventCookie)
{
 800704c:	b580      	push	{r7, lr}
 800704e:	b088      	sub	sp, #32
 8007050:	af00      	add	r7, sp, #0
 8007052:	60f8      	str	r0, [r7, #12]
 8007054:	60b9      	str	r1, [r7, #8]
 8007056:	607a      	str	r2, [r7, #4]
    sh2_t *pSh2 = &_sh2;
 8007058:	4b41      	ldr	r3, [pc, #260]	; (8007160 <sh2_open+0x114>)
 800705a:	61bb      	str	r3, [r7, #24]
    
    // Validate parameters
    if (pHal == 0) return SH2_ERR_BAD_PARAM;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d102      	bne.n	8007068 <sh2_open+0x1c>
 8007062:	f06f 0301 	mvn.w	r3, #1
 8007066:	e077      	b.n	8007158 <sh2_open+0x10c>

    // Clear everything in sh2 structure.
    memset(pSh2, 0, sizeof(sh2_t));
 8007068:	f44f 72bc 	mov.w	r2, #376	; 0x178
 800706c:	2100      	movs	r1, #0
 800706e:	69b8      	ldr	r0, [r7, #24]
 8007070:	f022 f840 	bl	80290f4 <memset>

    // will go true after reset response from SH.
    pSh2->resetComplete = false;
 8007074:	69bb      	ldr	r3, [r7, #24]
 8007076:	2200      	movs	r2, #0
 8007078:	721a      	strb	r2, [r3, #8]
    
    // Store reference to HAL for future use.
    pSh2->pHal = pHal;
 800707a:	69bb      	ldr	r3, [r7, #24]
 800707c:	68fa      	ldr	r2, [r7, #12]
 800707e:	601a      	str	r2, [r3, #0]
    pSh2->eventCallback = eventCallback;
 8007080:	69bb      	ldr	r3, [r7, #24]
 8007082:	68ba      	ldr	r2, [r7, #8]
 8007084:	639a      	str	r2, [r3, #56]	; 0x38
    pSh2->eventCookie = eventCookie;
 8007086:	69bb      	ldr	r3, [r7, #24]
 8007088:	687a      	ldr	r2, [r7, #4]
 800708a:	63da      	str	r2, [r3, #60]	; 0x3c
    pSh2->sensorCallback = 0;
 800708c:	69bb      	ldr	r3, [r7, #24]
 800708e:	2200      	movs	r2, #0
 8007090:	641a      	str	r2, [r3, #64]	; 0x40
    pSh2->sensorCookie = 0;
 8007092:	69bb      	ldr	r3, [r7, #24]
 8007094:	2200      	movs	r2, #0
 8007096:	645a      	str	r2, [r3, #68]	; 0x44

    // Open SHTP layer
    pSh2->pShtp = shtp_open(pSh2->pHal);
 8007098:	69bb      	ldr	r3, [r7, #24]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	4618      	mov	r0, r3
 800709e:	f001 fdcf 	bl	8008c40 <shtp_open>
 80070a2:	4602      	mov	r2, r0
 80070a4:	69bb      	ldr	r3, [r7, #24]
 80070a6:	605a      	str	r2, [r3, #4]
    if (pSh2->pShtp == 0) {
 80070a8:	69bb      	ldr	r3, [r7, #24]
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d102      	bne.n	80070b6 <sh2_open+0x6a>
        // Error opening SHTP
        return SH2_ERR;
 80070b0:	f04f 33ff 	mov.w	r3, #4294967295
 80070b4:	e050      	b.n	8007158 <sh2_open+0x10c>
    }

    // Register SHTP event callback
    shtp_setEventCallback(pSh2->pShtp, shtpEventCallback, pSh2);
 80070b6:	69bb      	ldr	r3, [r7, #24]
 80070b8:	685b      	ldr	r3, [r3, #4]
 80070ba:	69ba      	ldr	r2, [r7, #24]
 80070bc:	4929      	ldr	r1, [pc, #164]	; (8007164 <sh2_open+0x118>)
 80070be:	4618      	mov	r0, r3
 80070c0:	f001 fdf2 	bl	8008ca8 <shtp_setEventCallback>

    // Register with SHTP
    // Register SH2 handlers
    shtp_listenChan(pSh2->pShtp, CHAN_SENSORHUB_CONTROL, sensorhubControlHdlr, pSh2);
 80070c4:	69bb      	ldr	r3, [r7, #24]
 80070c6:	6858      	ldr	r0, [r3, #4]
 80070c8:	69bb      	ldr	r3, [r7, #24]
 80070ca:	4a27      	ldr	r2, [pc, #156]	; (8007168 <sh2_open+0x11c>)
 80070cc:	2102      	movs	r1, #2
 80070ce:	f001 fdff 	bl	8008cd0 <shtp_listenChan>
    shtp_listenChan(pSh2->pShtp, CHAN_SENSORHUB_INPUT, sensorhubInputNormalHdlr, pSh2);
 80070d2:	69bb      	ldr	r3, [r7, #24]
 80070d4:	6858      	ldr	r0, [r3, #4]
 80070d6:	69bb      	ldr	r3, [r7, #24]
 80070d8:	4a24      	ldr	r2, [pc, #144]	; (800716c <sh2_open+0x120>)
 80070da:	2103      	movs	r1, #3
 80070dc:	f001 fdf8 	bl	8008cd0 <shtp_listenChan>
    shtp_listenChan(pSh2->pShtp, CHAN_SENSORHUB_INPUT_WAKE, sensorhubInputWakeHdlr, pSh2);
 80070e0:	69bb      	ldr	r3, [r7, #24]
 80070e2:	6858      	ldr	r0, [r3, #4]
 80070e4:	69bb      	ldr	r3, [r7, #24]
 80070e6:	4a22      	ldr	r2, [pc, #136]	; (8007170 <sh2_open+0x124>)
 80070e8:	2104      	movs	r1, #4
 80070ea:	f001 fdf1 	bl	8008cd0 <shtp_listenChan>
    shtp_listenChan(pSh2->pShtp, CHAN_SENSORHUB_INPUT_GIRV, sensorhubInputGyroRvHdlr, pSh2);
 80070ee:	69bb      	ldr	r3, [r7, #24]
 80070f0:	6858      	ldr	r0, [r3, #4]
 80070f2:	69bb      	ldr	r3, [r7, #24]
 80070f4:	4a1f      	ldr	r2, [pc, #124]	; (8007174 <sh2_open+0x128>)
 80070f6:	2105      	movs	r1, #5
 80070f8:	f001 fdea 	bl	8008cd0 <shtp_listenChan>

    // Register EXECUTABLE handlers
    shtp_listenChan(pSh2->pShtp, CHAN_EXECUTABLE_DEVICE, executableDeviceHdlr, pSh2);
 80070fc:	69bb      	ldr	r3, [r7, #24]
 80070fe:	6858      	ldr	r0, [r3, #4]
 8007100:	69bb      	ldr	r3, [r7, #24]
 8007102:	4a1d      	ldr	r2, [pc, #116]	; (8007178 <sh2_open+0x12c>)
 8007104:	2101      	movs	r1, #1
 8007106:	f001 fde3 	bl	8008cd0 <shtp_listenChan>

    // Wait for reset notifications to arrive.
    // The client can't talk to the sensor hub until that happens.
    uint32_t start_us = pSh2->pHal->getTimeUs(pSh2->pHal);
 800710a:	69bb      	ldr	r3, [r7, #24]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	691b      	ldr	r3, [r3, #16]
 8007110:	69ba      	ldr	r2, [r7, #24]
 8007112:	6812      	ldr	r2, [r2, #0]
 8007114:	4610      	mov	r0, r2
 8007116:	4798      	blx	r3
 8007118:	6178      	str	r0, [r7, #20]
    uint32_t now_us = start_us;
 800711a:	697b      	ldr	r3, [r7, #20]
 800711c:	61fb      	str	r3, [r7, #28]
    while (((now_us - start_us) < ADVERT_TIMEOUT_US) &&
 800711e:	e00c      	b.n	800713a <sh2_open+0xee>
           (!pSh2->resetComplete))
    {
        shtp_service(pSh2->pShtp);
 8007120:	69bb      	ldr	r3, [r7, #24]
 8007122:	685b      	ldr	r3, [r3, #4]
 8007124:	4618      	mov	r0, r3
 8007126:	f001 fe34 	bl	8008d92 <shtp_service>
        now_us = pSh2->pHal->getTimeUs(pSh2->pHal);
 800712a:	69bb      	ldr	r3, [r7, #24]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	691b      	ldr	r3, [r3, #16]
 8007130:	69ba      	ldr	r2, [r7, #24]
 8007132:	6812      	ldr	r2, [r2, #0]
 8007134:	4610      	mov	r0, r2
 8007136:	4798      	blx	r3
 8007138:	61f8      	str	r0, [r7, #28]
    while (((now_us - start_us) < ADVERT_TIMEOUT_US) &&
 800713a:	69fa      	ldr	r2, [r7, #28]
 800713c:	697b      	ldr	r3, [r7, #20]
 800713e:	1ad3      	subs	r3, r2, r3
 8007140:	4a0e      	ldr	r2, [pc, #56]	; (800717c <sh2_open+0x130>)
 8007142:	4293      	cmp	r3, r2
 8007144:	d807      	bhi.n	8007156 <sh2_open+0x10a>
           (!pSh2->resetComplete))
 8007146:	69bb      	ldr	r3, [r7, #24]
 8007148:	7a1b      	ldrb	r3, [r3, #8]
 800714a:	b2db      	uxtb	r3, r3
 800714c:	f083 0301 	eor.w	r3, r3, #1
 8007150:	b2db      	uxtb	r3, r3
    while (((now_us - start_us) < ADVERT_TIMEOUT_US) &&
 8007152:	2b00      	cmp	r3, #0
 8007154:	d1e4      	bne.n	8007120 <sh2_open+0xd4>
    }
    
    // No errors.
    return SH2_OK;
 8007156:	2300      	movs	r3, #0
}
 8007158:	4618      	mov	r0, r3
 800715a:	3720      	adds	r7, #32
 800715c:	46bd      	mov	sp, r7
 800715e:	bd80      	pop	{r7, pc}
 8007160:	24002178 	.word	0x24002178
 8007164:	08007009 	.word	0x08007009
 8007168:	08006865 	.word	0x08006865
 800716c:	08006c6f 	.word	0x08006c6f
 8007170:	08006c97 	.word	0x08006c97
 8007174:	08006cbf 	.word	0x08006cbf
 8007178:	08006d61 	.word	0x08006d61
 800717c:	00030d3f 	.word	0x00030d3f

08007180 <sh2_service>:
 * @brief Service the SH2 device, reading any data that is available and dispatching callbacks.
 *
 * This function should be called periodically by the host system to service an open sensor hub.
 */
void sh2_service(void)
{
 8007180:	b580      	push	{r7, lr}
 8007182:	b082      	sub	sp, #8
 8007184:	af00      	add	r7, sp, #0
    sh2_t *pSh2 = &_sh2;
 8007186:	4b05      	ldr	r3, [pc, #20]	; (800719c <sh2_service+0x1c>)
 8007188:	607b      	str	r3, [r7, #4]
    
    shtp_service(pSh2->pShtp);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	685b      	ldr	r3, [r3, #4]
 800718e:	4618      	mov	r0, r3
 8007190:	f001 fdff 	bl	8008d92 <shtp_service>
}
 8007194:	bf00      	nop
 8007196:	3708      	adds	r7, #8
 8007198:	46bd      	mov	sp, r7
 800719a:	bd80      	pop	{r7, pc}
 800719c:	24002178 	.word	0x24002178

080071a0 <sh2_setSensorCallback>:
 * @param  callback A function that will be called each time a sensor event is received.
 * @param  cookie  A value that will be passed to the sensor callback function.
 * @return SH2_OK (0), on success.  Negative value from sh2_err.h on error.
 */
int sh2_setSensorCallback(sh2_SensorCallback_t *callback, void *cookie)
{
 80071a0:	b480      	push	{r7}
 80071a2:	b085      	sub	sp, #20
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
 80071a8:	6039      	str	r1, [r7, #0]
    sh2_t *pSh2 = &_sh2;
 80071aa:	4b07      	ldr	r3, [pc, #28]	; (80071c8 <sh2_setSensorCallback+0x28>)
 80071ac:	60fb      	str	r3, [r7, #12]
    
    pSh2->sensorCallback = callback;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	687a      	ldr	r2, [r7, #4]
 80071b2:	641a      	str	r2, [r3, #64]	; 0x40
    pSh2->sensorCookie = cookie;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	683a      	ldr	r2, [r7, #0]
 80071b8:	645a      	str	r2, [r3, #68]	; 0x44

    return SH2_OK;
 80071ba:	2300      	movs	r3, #0
}
 80071bc:	4618      	mov	r0, r3
 80071be:	3714      	adds	r7, #20
 80071c0:	46bd      	mov	sp, r7
 80071c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c6:	4770      	bx	lr
 80071c8:	24002178 	.word	0x24002178

080071cc <sh2_getProdIds>:
 *
 * @param  prodIds Pointer to structure that will receive results.
 * @return SH2_OK (0), on success.  Negative value from sh2_err.h on error.
 */
int sh2_getProdIds(sh2_ProductIds_t *prodIds)
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b084      	sub	sp, #16
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
    sh2_t *pSh2 = &_sh2;
 80071d4:	4b0a      	ldr	r3, [pc, #40]	; (8007200 <sh2_getProdIds+0x34>)
 80071d6:	60fb      	str	r3, [r7, #12]
    
    // clear opData
    memset(&pSh2->opData, 0, sizeof(sh2_OpData_t));
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	3324      	adds	r3, #36	; 0x24
 80071dc:	2210      	movs	r2, #16
 80071de:	2100      	movs	r1, #0
 80071e0:	4618      	mov	r0, r3
 80071e2:	f021 ff87 	bl	80290f4 <memset>
    
    pSh2->opData.getProdIds.pProdIds = prodIds;
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	687a      	ldr	r2, [r7, #4]
 80071ea:	625a      	str	r2, [r3, #36]	; 0x24

    return opProcess(pSh2, &getProdIdOp);
 80071ec:	4905      	ldr	r1, [pc, #20]	; (8007204 <sh2_getProdIds+0x38>)
 80071ee:	68f8      	ldr	r0, [r7, #12]
 80071f0:	f7ff fbfc 	bl	80069ec <opProcess>
 80071f4:	4603      	mov	r3, r0
}
 80071f6:	4618      	mov	r0, r3
 80071f8:	3710      	adds	r7, #16
 80071fa:	46bd      	mov	sp, r7
 80071fc:	bd80      	pop	{r7, pc}
 80071fe:	bf00      	nop
 8007200:	24002178 	.word	0x24002178
 8007204:	0802e230 	.word	0x0802e230

08007208 <sh2_setSensorConfig>:
 * @param  sensorId Which sensor to configure.
 * @param  pConfig Pointer to structure holding sensor configuration.
 * @return SH2_OK (0), on success.  Negative value from sh2_err.h on error.
 */
int sh2_setSensorConfig(sh2_SensorId_t sensorId, const sh2_SensorConfig_t *pConfig)
{
 8007208:	b580      	push	{r7, lr}
 800720a:	b084      	sub	sp, #16
 800720c:	af00      	add	r7, sp, #0
 800720e:	4603      	mov	r3, r0
 8007210:	6039      	str	r1, [r7, #0]
 8007212:	71fb      	strb	r3, [r7, #7]
    sh2_t *pSh2 = &_sh2;
 8007214:	4b0c      	ldr	r3, [pc, #48]	; (8007248 <sh2_setSensorConfig+0x40>)
 8007216:	60fb      	str	r3, [r7, #12]
    
    // clear opData
    memset(&pSh2->opData, 0, sizeof(sh2_OpData_t));
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	3324      	adds	r3, #36	; 0x24
 800721c:	2210      	movs	r2, #16
 800721e:	2100      	movs	r1, #0
 8007220:	4618      	mov	r0, r3
 8007222:	f021 ff67 	bl	80290f4 <memset>
    
    // Set up operation
    pSh2->opData.setSensorConfig.sensorId = sensorId;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	79fa      	ldrb	r2, [r7, #7]
 800722a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    pSh2->opData.setSensorConfig.pConfig = pConfig;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	683a      	ldr	r2, [r7, #0]
 8007232:	625a      	str	r2, [r3, #36]	; 0x24

    return opProcess(pSh2, &setSensorConfigOp);
 8007234:	4905      	ldr	r1, [pc, #20]	; (800724c <sh2_setSensorConfig+0x44>)
 8007236:	68f8      	ldr	r0, [r7, #12]
 8007238:	f7ff fbd8 	bl	80069ec <opProcess>
 800723c:	4603      	mov	r3, r0
}
 800723e:	4618      	mov	r0, r3
 8007240:	3710      	adds	r7, #16
 8007242:	46bd      	mov	sp, r7
 8007244:	bd80      	pop	{r7, pc}
 8007246:	bf00      	nop
 8007248:	24002178 	.word	0x24002178
 800724c:	0802e23c 	.word	0x0802e23c

08007250 <sh2_decodeSensorEvent>:

// ------------------------------------------------------------------------
// Public API

int sh2_decodeSensorEvent(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b084      	sub	sp, #16
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
 8007258:	6039      	str	r1, [r7, #0]
    // Fill out fields of *value based on *event, converting data from message representation
    // to natural representation.

    int rc = SH2_OK;
 800725a:	2300      	movs	r3, #0
 800725c:	60fb      	str	r3, [r7, #12]

    value->sensorId = event->reportId;
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	7c5a      	ldrb	r2, [r3, #17]
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	701a      	strb	r2, [r3, #0]
    value->timestamp = event->timestamp_uS;
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800726c:	6879      	ldr	r1, [r7, #4]
 800726e:	e9c1 2302 	strd	r2, r3, [r1, #8]

    if (value->sensorId != SH2_GYRO_INTEGRATED_RV) {
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	781b      	ldrb	r3, [r3, #0]
 8007276:	2b2a      	cmp	r3, #42	; 0x2a
 8007278:	d00b      	beq.n	8007292 <sh2_decodeSensorEvent+0x42>
        value->sequence = event->report[1];
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	7cda      	ldrb	r2, [r3, #19]
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	705a      	strb	r2, [r3, #1]
        value->status = event->report[2] & 0x03;
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	7d1b      	ldrb	r3, [r3, #20]
 8007286:	f003 0303 	and.w	r3, r3, #3
 800728a:	b2da      	uxtb	r2, r3
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	709a      	strb	r2, [r3, #2]
 8007290:	e005      	b.n	800729e <sh2_decodeSensorEvent+0x4e>
    }
    else {
        value->sequence = 0;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2200      	movs	r2, #0
 8007296:	705a      	strb	r2, [r3, #1]
        value->status = 0;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2200      	movs	r2, #0
 800729c:	709a      	strb	r2, [r3, #2]
    }

    // extract delay field (100uS units)
    
    
    switch (value->sensorId) {
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	781b      	ldrb	r3, [r3, #0]
 80072a2:	3b01      	subs	r3, #1
 80072a4:	2b2d      	cmp	r3, #45	; 0x2d
 80072a6:	f200 8155 	bhi.w	8007554 <sh2_decodeSensorEvent+0x304>
 80072aa:	a201      	add	r2, pc, #4	; (adr r2, 80072b0 <sh2_decodeSensorEvent+0x60>)
 80072ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072b0:	08007375 	.word	0x08007375
 80072b4:	080073a5 	.word	0x080073a5
 80072b8:	080073c9 	.word	0x080073c9
 80072bc:	08007381 	.word	0x08007381
 80072c0:	080073e1 	.word	0x080073e1
 80072c4:	0800738d 	.word	0x0800738d
 80072c8:	080073b1 	.word	0x080073b1
 80072cc:	080073ed 	.word	0x080073ed
 80072d0:	080073f9 	.word	0x080073f9
 80072d4:	08007405 	.word	0x08007405
 80072d8:	08007411 	.word	0x08007411
 80072dc:	0800741d 	.word	0x0800741d
 80072e0:	08007429 	.word	0x08007429
 80072e4:	08007435 	.word	0x08007435
 80072e8:	080073d5 	.word	0x080073d5
 80072ec:	0800744d 	.word	0x0800744d
 80072f0:	08007465 	.word	0x08007465
 80072f4:	08007471 	.word	0x08007471
 80072f8:	0800747d 	.word	0x0800747d
 80072fc:	08007369 	.word	0x08007369
 8007300:	08007399 	.word	0x08007399
 8007304:	080073bd 	.word	0x080073bd
 8007308:	08007441 	.word	0x08007441
 800730c:	08007459 	.word	0x08007459
 8007310:	08007489 	.word	0x08007489
 8007314:	08007495 	.word	0x08007495
 8007318:	080074a1 	.word	0x080074a1
 800731c:	080074ad 	.word	0x080074ad
 8007320:	08007555 	.word	0x08007555
 8007324:	080074b9 	.word	0x080074b9
 8007328:	080074c5 	.word	0x080074c5
 800732c:	080074d1 	.word	0x080074d1
 8007330:	080074dd 	.word	0x080074dd
 8007334:	080074e9 	.word	0x080074e9
 8007338:	080074f5 	.word	0x080074f5
 800733c:	08007555 	.word	0x08007555
 8007340:	08007555 	.word	0x08007555
 8007344:	08007555 	.word	0x08007555
 8007348:	08007555 	.word	0x08007555
 800734c:	08007501 	.word	0x08007501
 8007350:	0800750d 	.word	0x0800750d
 8007354:	08007519 	.word	0x08007519
 8007358:	08007525 	.word	0x08007525
 800735c:	08007531 	.word	0x08007531
 8007360:	0800753d 	.word	0x0800753d
 8007364:	08007549 	.word	0x08007549
        case SH2_RAW_ACCELEROMETER:
            rc = decodeRawAccelerometer(value, event);
 8007368:	6839      	ldr	r1, [r7, #0]
 800736a:	6878      	ldr	r0, [r7, #4]
 800736c:	f000 f8fc 	bl	8007568 <decodeRawAccelerometer>
 8007370:	60f8      	str	r0, [r7, #12]
            break;
 8007372:	e0f3      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_ACCELEROMETER:
            rc = decodeAccelerometer(value, event);
 8007374:	6839      	ldr	r1, [r7, #0]
 8007376:	6878      	ldr	r0, [r7, #4]
 8007378:	f000 f924 	bl	80075c4 <decodeAccelerometer>
 800737c:	60f8      	str	r0, [r7, #12]
            break;
 800737e:	e0ed      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_LINEAR_ACCELERATION:
            rc = decodeLinearAcceleration(value, event);
 8007380:	6839      	ldr	r1, [r7, #0]
 8007382:	6878      	ldr	r0, [r7, #4]
 8007384:	f000 f95e 	bl	8007644 <decodeLinearAcceleration>
 8007388:	60f8      	str	r0, [r7, #12]
            break;
 800738a:	e0e7      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_GRAVITY:
            rc = decodeGravity(value, event);
 800738c:	6839      	ldr	r1, [r7, #0]
 800738e:	6878      	ldr	r0, [r7, #4]
 8007390:	f000 f998 	bl	80076c4 <decodeGravity>
 8007394:	60f8      	str	r0, [r7, #12]
            break;
 8007396:	e0e1      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_RAW_GYROSCOPE:
            rc = decodeRawGyroscope(value, event);
 8007398:	6839      	ldr	r1, [r7, #0]
 800739a:	6878      	ldr	r0, [r7, #4]
 800739c:	f000 f9d2 	bl	8007744 <decodeRawGyroscope>
 80073a0:	60f8      	str	r0, [r7, #12]
            break;
 80073a2:	e0db      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_GYROSCOPE_CALIBRATED:
            rc = decodeGyroscopeCalibrated(value, event);
 80073a4:	6839      	ldr	r1, [r7, #0]
 80073a6:	6878      	ldr	r0, [r7, #4]
 80073a8:	f000 fa04 	bl	80077b4 <decodeGyroscopeCalibrated>
 80073ac:	60f8      	str	r0, [r7, #12]
            break;
 80073ae:	e0d5      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_GYROSCOPE_UNCALIBRATED:
            rc = decodeGyroscopeUncal(value, event);
 80073b0:	6839      	ldr	r1, [r7, #0]
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	f000 fa3e 	bl	8007834 <decodeGyroscopeUncal>
 80073b8:	60f8      	str	r0, [r7, #12]
            break;
 80073ba:	e0cf      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_RAW_MAGNETOMETER:
            rc = decodeRawMagnetometer(value, event);
 80073bc:	6839      	ldr	r1, [r7, #0]
 80073be:	6878      	ldr	r0, [r7, #4]
 80073c0:	f000 faaa 	bl	8007918 <decodeRawMagnetometer>
 80073c4:	60f8      	str	r0, [r7, #12]
            break;
 80073c6:	e0c9      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_MAGNETIC_FIELD_CALIBRATED:
            rc = decodeMagneticFieldCalibrated(value, event);
 80073c8:	6839      	ldr	r1, [r7, #0]
 80073ca:	6878      	ldr	r0, [r7, #4]
 80073cc:	f000 fad2 	bl	8007974 <decodeMagneticFieldCalibrated>
 80073d0:	60f8      	str	r0, [r7, #12]
            break;
 80073d2:	e0c3      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_MAGNETIC_FIELD_UNCALIBRATED:
            rc = decodeMagneticFieldUncal(value, event);
 80073d4:	6839      	ldr	r1, [r7, #0]
 80073d6:	6878      	ldr	r0, [r7, #4]
 80073d8:	f000 fb0c 	bl	80079f4 <decodeMagneticFieldUncal>
 80073dc:	60f8      	str	r0, [r7, #12]
            break;
 80073de:	e0bd      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_ROTATION_VECTOR:
            rc = decodeRotationVector(value, event);
 80073e0:	6839      	ldr	r1, [r7, #0]
 80073e2:	6878      	ldr	r0, [r7, #4]
 80073e4:	f000 fb78 	bl	8007ad8 <decodeRotationVector>
 80073e8:	60f8      	str	r0, [r7, #12]
            break;
 80073ea:	e0b7      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_GAME_ROTATION_VECTOR:
            rc = decodeGameRotationVector(value, event);
 80073ec:	6839      	ldr	r1, [r7, #0]
 80073ee:	6878      	ldr	r0, [r7, #4]
 80073f0:	f000 fbd6 	bl	8007ba0 <decodeGameRotationVector>
 80073f4:	60f8      	str	r0, [r7, #12]
            break;
 80073f6:	e0b1      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_GEOMAGNETIC_ROTATION_VECTOR:
            rc = decodeGeomagneticRotationVector(value, event);
 80073f8:	6839      	ldr	r1, [r7, #0]
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	f000 fc20 	bl	8007c40 <decodeGeomagneticRotationVector>
 8007400:	60f8      	str	r0, [r7, #12]
            break;
 8007402:	e0ab      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_PRESSURE:
            rc = decodePressure(value, event);
 8007404:	6839      	ldr	r1, [r7, #0]
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	f000 fc7e 	bl	8007d08 <decodePressure>
 800740c:	60f8      	str	r0, [r7, #12]
            break;
 800740e:	e0a5      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_AMBIENT_LIGHT:
            rc = decodeAmbientLight(value, event);
 8007410:	6839      	ldr	r1, [r7, #0]
 8007412:	6878      	ldr	r0, [r7, #4]
 8007414:	f000 fc94 	bl	8007d40 <decodeAmbientLight>
 8007418:	60f8      	str	r0, [r7, #12]
            break;
 800741a:	e09f      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_HUMIDITY:
            rc = decodeHumidity(value, event);
 800741c:	6839      	ldr	r1, [r7, #0]
 800741e:	6878      	ldr	r0, [r7, #4]
 8007420:	f000 fcaa 	bl	8007d78 <decodeHumidity>
 8007424:	60f8      	str	r0, [r7, #12]
            break;
 8007426:	e099      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_PROXIMITY:
            rc = decodeProximity(value, event);
 8007428:	6839      	ldr	r1, [r7, #0]
 800742a:	6878      	ldr	r0, [r7, #4]
 800742c:	f000 fcc2 	bl	8007db4 <decodeProximity>
 8007430:	60f8      	str	r0, [r7, #12]
            break;
 8007432:	e093      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_TEMPERATURE:
            rc = decodeTemperature(value, event);
 8007434:	6839      	ldr	r1, [r7, #0]
 8007436:	6878      	ldr	r0, [r7, #4]
 8007438:	f000 fcda 	bl	8007df0 <decodeTemperature>
 800743c:	60f8      	str	r0, [r7, #12]
            break;
 800743e:	e08d      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_RESERVED:
            rc = decodeReserved(value, event);
 8007440:	6839      	ldr	r1, [r7, #0]
 8007442:	6878      	ldr	r0, [r7, #4]
 8007444:	f000 fcf2 	bl	8007e2c <decodeReserved>
 8007448:	60f8      	str	r0, [r7, #12]
            break;
 800744a:	e087      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_TAP_DETECTOR:
            rc = decodeTapDetector(value, event);
 800744c:	6839      	ldr	r1, [r7, #0]
 800744e:	6878      	ldr	r0, [r7, #4]
 8007450:	f000 fd0a 	bl	8007e68 <decodeTapDetector>
 8007454:	60f8      	str	r0, [r7, #12]
            break;
 8007456:	e081      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_STEP_DETECTOR:
            rc = decodeStepDetector(value, event);
 8007458:	6839      	ldr	r1, [r7, #0]
 800745a:	6878      	ldr	r0, [r7, #4]
 800745c:	f000 fd14 	bl	8007e88 <decodeStepDetector>
 8007460:	60f8      	str	r0, [r7, #12]
            break;
 8007462:	e07b      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_STEP_COUNTER:
            rc = decodeStepCounter(value, event);
 8007464:	6839      	ldr	r1, [r7, #0]
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f000 fd20 	bl	8007eac <decodeStepCounter>
 800746c:	60f8      	str	r0, [r7, #12]
            break;
 800746e:	e075      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_SIGNIFICANT_MOTION:
            rc = decodeSignificantMotion(value, event);
 8007470:	6839      	ldr	r1, [r7, #0]
 8007472:	6878      	ldr	r0, [r7, #4]
 8007474:	f000 fd35 	bl	8007ee2 <decodeSignificantMotion>
 8007478:	60f8      	str	r0, [r7, #12]
            break;
 800747a:	e06f      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_STABILITY_CLASSIFIER:
            rc = decodeStabilityClassifier(value, event);
 800747c:	6839      	ldr	r1, [r7, #0]
 800747e:	6878      	ldr	r0, [r7, #4]
 8007480:	f000 fd42 	bl	8007f08 <decodeStabilityClassifier>
 8007484:	60f8      	str	r0, [r7, #12]
            break;
 8007486:	e069      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_SHAKE_DETECTOR:
            rc = decodeShakeDetector(value, event);
 8007488:	6839      	ldr	r1, [r7, #0]
 800748a:	6878      	ldr	r0, [r7, #4]
 800748c:	f000 fd4c 	bl	8007f28 <decodeShakeDetector>
 8007490:	60f8      	str	r0, [r7, #12]
            break;
 8007492:	e063      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_FLIP_DETECTOR:
            rc = decodeFlipDetector(value, event);
 8007494:	6839      	ldr	r1, [r7, #0]
 8007496:	6878      	ldr	r0, [r7, #4]
 8007498:	f000 fd59 	bl	8007f4e <decodeFlipDetector>
 800749c:	60f8      	str	r0, [r7, #12]
            break;
 800749e:	e05d      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_PICKUP_DETECTOR:
            rc = decodePickupDetector(value, event);
 80074a0:	6839      	ldr	r1, [r7, #0]
 80074a2:	6878      	ldr	r0, [r7, #4]
 80074a4:	f000 fd66 	bl	8007f74 <decodePickupDetector>
 80074a8:	60f8      	str	r0, [r7, #12]
            break;
 80074aa:	e057      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_STABILITY_DETECTOR:
            rc = decodeStabilityDetector(value, event);
 80074ac:	6839      	ldr	r1, [r7, #0]
 80074ae:	6878      	ldr	r0, [r7, #4]
 80074b0:	f000 fd73 	bl	8007f9a <decodeStabilityDetector>
 80074b4:	60f8      	str	r0, [r7, #12]
            break;
 80074b6:	e051      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_PERSONAL_ACTIVITY_CLASSIFIER:
            rc = decodePersonalActivityClassifier(value, event);
 80074b8:	6839      	ldr	r1, [r7, #0]
 80074ba:	6878      	ldr	r0, [r7, #4]
 80074bc:	f000 fd80 	bl	8007fc0 <decodePersonalActivityClassifier>
 80074c0:	60f8      	str	r0, [r7, #12]
            break;
 80074c2:	e04b      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_SLEEP_DETECTOR:
            rc = decodeSleepDetector(value, event);
 80074c4:	6839      	ldr	r1, [r7, #0]
 80074c6:	6878      	ldr	r0, [r7, #4]
 80074c8:	f000 fdad 	bl	8008026 <decodeSleepDetector>
 80074cc:	60f8      	str	r0, [r7, #12]
            break;
 80074ce:	e045      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_TILT_DETECTOR:
            rc = decodeTiltDetector(value, event);
 80074d0:	6839      	ldr	r1, [r7, #0]
 80074d2:	6878      	ldr	r0, [r7, #4]
 80074d4:	f000 fdb7 	bl	8008046 <decodeTiltDetector>
 80074d8:	60f8      	str	r0, [r7, #12]
            break;
 80074da:	e03f      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_POCKET_DETECTOR:
            rc = decodePocketDetector(value, event);
 80074dc:	6839      	ldr	r1, [r7, #0]
 80074de:	6878      	ldr	r0, [r7, #4]
 80074e0:	f000 fdc4 	bl	800806c <decodePocketDetector>
 80074e4:	60f8      	str	r0, [r7, #12]
            break;
 80074e6:	e039      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_CIRCLE_DETECTOR:
            rc = decodeCircleDetector(value, event);
 80074e8:	6839      	ldr	r1, [r7, #0]
 80074ea:	6878      	ldr	r0, [r7, #4]
 80074ec:	f000 fdd1 	bl	8008092 <decodeCircleDetector>
 80074f0:	60f8      	str	r0, [r7, #12]
            break;
 80074f2:	e033      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_HEART_RATE_MONITOR:
            rc = decodeHeartRateMonitor(value, event);
 80074f4:	6839      	ldr	r1, [r7, #0]
 80074f6:	6878      	ldr	r0, [r7, #4]
 80074f8:	f000 fdde 	bl	80080b8 <decodeHeartRateMonitor>
 80074fc:	60f8      	str	r0, [r7, #12]
            break;
 80074fe:	e02d      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_ARVR_STABILIZED_RV:
            rc = decodeArvrStabilizedRV(value, event);
 8007500:	6839      	ldr	r1, [r7, #0]
 8007502:	6878      	ldr	r0, [r7, #4]
 8007504:	f000 fdec 	bl	80080e0 <decodeArvrStabilizedRV>
 8007508:	60f8      	str	r0, [r7, #12]
            break;
 800750a:	e027      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_ARVR_STABILIZED_GRV:
            rc = decodeArvrStabilizedGRV(value, event);
 800750c:	6839      	ldr	r1, [r7, #0]
 800750e:	6878      	ldr	r0, [r7, #4]
 8007510:	f000 fe4a 	bl	80081a8 <decodeArvrStabilizedGRV>
 8007514:	60f8      	str	r0, [r7, #12]
            break;
 8007516:	e021      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_GYRO_INTEGRATED_RV:
            rc = decodeGyroIntegratedRV(value, event);
 8007518:	6839      	ldr	r1, [r7, #0]
 800751a:	6878      	ldr	r0, [r7, #4]
 800751c:	f000 fe94 	bl	8008248 <decodeGyroIntegratedRV>
 8007520:	60f8      	str	r0, [r7, #12]
            break;
 8007522:	e01b      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_IZRO_MOTION_REQUEST:
            rc = decodeIZroRequest(value, event);
 8007524:	6839      	ldr	r1, [r7, #0]
 8007526:	6878      	ldr	r0, [r7, #4]
 8007528:	f000 ff14 	bl	8008354 <decodeIZroRequest>
 800752c:	60f8      	str	r0, [r7, #12]
            break;
 800752e:	e015      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_RAW_OPTICAL_FLOW:
            rc = decodeRawOptFlow(value, event);
 8007530:	6839      	ldr	r1, [r7, #0]
 8007532:	6878      	ldr	r0, [r7, #4]
 8007534:	f000 ff22 	bl	800837c <decodeRawOptFlow>
 8007538:	60f8      	str	r0, [r7, #12]
            break;
 800753a:	e00f      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_DEAD_RECKONING_POSE:
            rc = decodeDeadReckoningPose(value, event);
 800753c:	6839      	ldr	r1, [r7, #0]
 800753e:	6878      	ldr	r0, [r7, #4]
 8007540:	f000 ff9a 	bl	8008478 <decodeDeadReckoningPose>
 8007544:	60f8      	str	r0, [r7, #12]
            break;
 8007546:	e009      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        case SH2_WHEEL_ENCODER:
            rc = decodeWheelEncoder(value, event);
 8007548:	6839      	ldr	r1, [r7, #0]
 800754a:	6878      	ldr	r0, [r7, #4]
 800754c:	f001 f87e 	bl	800864c <decodeWheelEncoder>
 8007550:	60f8      	str	r0, [r7, #12]
            break;
 8007552:	e003      	b.n	800755c <sh2_decodeSensorEvent+0x30c>
        default:
            // Unknown report id
            rc = SH2_ERR;
 8007554:	f04f 33ff 	mov.w	r3, #4294967295
 8007558:	60fb      	str	r3, [r7, #12]
            break;
 800755a:	bf00      	nop
    }

    return rc;
 800755c:	68fb      	ldr	r3, [r7, #12]
}
 800755e:	4618      	mov	r0, r3
 8007560:	3710      	adds	r7, #16
 8007562:	46bd      	mov	sp, r7
 8007564:	bd80      	pop	{r7, pc}
 8007566:	bf00      	nop

08007568 <decodeRawAccelerometer>:

// ------------------------------------------------------------------------
// Private utility functions

static int decodeRawAccelerometer(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8007568:	b580      	push	{r7, lr}
 800756a:	b082      	sub	sp, #8
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
 8007570:	6039      	str	r1, [r7, #0]
    value->un.rawAccelerometer.x = read16(&event->report[4]);
 8007572:	683b      	ldr	r3, [r7, #0]
 8007574:	3316      	adds	r3, #22
 8007576:	4618      	mov	r0, r3
 8007578:	f001 f8d9 	bl	800872e <read16>
 800757c:	4603      	mov	r3, r0
 800757e:	461a      	mov	r2, r3
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	829a      	strh	r2, [r3, #20]
    value->un.rawAccelerometer.y = read16(&event->report[6]);
 8007584:	683b      	ldr	r3, [r7, #0]
 8007586:	3318      	adds	r3, #24
 8007588:	4618      	mov	r0, r3
 800758a:	f001 f8d0 	bl	800872e <read16>
 800758e:	4603      	mov	r3, r0
 8007590:	461a      	mov	r2, r3
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	82da      	strh	r2, [r3, #22]
    value->un.rawAccelerometer.z = read16(&event->report[8]);
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	331a      	adds	r3, #26
 800759a:	4618      	mov	r0, r3
 800759c:	f001 f8c7 	bl	800872e <read16>
 80075a0:	4603      	mov	r3, r0
 80075a2:	461a      	mov	r2, r3
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	831a      	strh	r2, [r3, #24]
    value->un.rawAccelerometer.timestamp = read32(&event->report[12]);
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	331e      	adds	r3, #30
 80075ac:	4618      	mov	r0, r3
 80075ae:	f001 f8d4 	bl	800875a <read32>
 80075b2:	4603      	mov	r3, r0
 80075b4:	461a      	mov	r2, r3
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	61da      	str	r2, [r3, #28]

    return SH2_OK;
 80075ba:	2300      	movs	r3, #0
}
 80075bc:	4618      	mov	r0, r3
 80075be:	3708      	adds	r7, #8
 80075c0:	46bd      	mov	sp, r7
 80075c2:	bd80      	pop	{r7, pc}

080075c4 <decodeAccelerometer>:

static int decodeAccelerometer(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b082      	sub	sp, #8
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
 80075cc:	6039      	str	r1, [r7, #0]
    value->un.accelerometer.x = read16(&event->report[4]) * SCALE_Q(8);
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	3316      	adds	r3, #22
 80075d2:	4618      	mov	r0, r3
 80075d4:	f001 f8ab 	bl	800872e <read16>
 80075d8:	4603      	mov	r3, r0
 80075da:	ee07 3a90 	vmov	s15, r3
 80075de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80075e2:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8007640 <decodeAccelerometer+0x7c>
 80075e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.accelerometer.y = read16(&event->report[6]) * SCALE_Q(8);
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	3318      	adds	r3, #24
 80075f4:	4618      	mov	r0, r3
 80075f6:	f001 f89a 	bl	800872e <read16>
 80075fa:	4603      	mov	r3, r0
 80075fc:	ee07 3a90 	vmov	s15, r3
 8007600:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007604:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8007640 <decodeAccelerometer+0x7c>
 8007608:	ee67 7a87 	vmul.f32	s15, s15, s14
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.accelerometer.z = read16(&event->report[8]) * SCALE_Q(8);
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	331a      	adds	r3, #26
 8007616:	4618      	mov	r0, r3
 8007618:	f001 f889 	bl	800872e <read16>
 800761c:	4603      	mov	r3, r0
 800761e:	ee07 3a90 	vmov	s15, r3
 8007622:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007626:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8007640 <decodeAccelerometer+0x7c>
 800762a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	edc3 7a07 	vstr	s15, [r3, #28]

    return SH2_OK;
 8007634:	2300      	movs	r3, #0
}
 8007636:	4618      	mov	r0, r3
 8007638:	3708      	adds	r7, #8
 800763a:	46bd      	mov	sp, r7
 800763c:	bd80      	pop	{r7, pc}
 800763e:	bf00      	nop
 8007640:	3b800000 	.word	0x3b800000

08007644 <decodeLinearAcceleration>:

static int decodeLinearAcceleration(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b082      	sub	sp, #8
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
 800764c:	6039      	str	r1, [r7, #0]
    value->un.linearAcceleration.x = read16(&event->report[4]) * SCALE_Q(8);
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	3316      	adds	r3, #22
 8007652:	4618      	mov	r0, r3
 8007654:	f001 f86b 	bl	800872e <read16>
 8007658:	4603      	mov	r3, r0
 800765a:	ee07 3a90 	vmov	s15, r3
 800765e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007662:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80076c0 <decodeLinearAcceleration+0x7c>
 8007666:	ee67 7a87 	vmul.f32	s15, s15, s14
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.linearAcceleration.y = read16(&event->report[6]) * SCALE_Q(8);
 8007670:	683b      	ldr	r3, [r7, #0]
 8007672:	3318      	adds	r3, #24
 8007674:	4618      	mov	r0, r3
 8007676:	f001 f85a 	bl	800872e <read16>
 800767a:	4603      	mov	r3, r0
 800767c:	ee07 3a90 	vmov	s15, r3
 8007680:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007684:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80076c0 <decodeLinearAcceleration+0x7c>
 8007688:	ee67 7a87 	vmul.f32	s15, s15, s14
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.linearAcceleration.z = read16(&event->report[8]) * SCALE_Q(8);
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	331a      	adds	r3, #26
 8007696:	4618      	mov	r0, r3
 8007698:	f001 f849 	bl	800872e <read16>
 800769c:	4603      	mov	r3, r0
 800769e:	ee07 3a90 	vmov	s15, r3
 80076a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80076a6:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80076c0 <decodeLinearAcceleration+0x7c>
 80076aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	edc3 7a07 	vstr	s15, [r3, #28]

    return SH2_OK;
 80076b4:	2300      	movs	r3, #0
}
 80076b6:	4618      	mov	r0, r3
 80076b8:	3708      	adds	r7, #8
 80076ba:	46bd      	mov	sp, r7
 80076bc:	bd80      	pop	{r7, pc}
 80076be:	bf00      	nop
 80076c0:	3b800000 	.word	0x3b800000

080076c4 <decodeGravity>:

static int decodeGravity(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b082      	sub	sp, #8
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
 80076cc:	6039      	str	r1, [r7, #0]
    value->un.gravity.x = read16(&event->report[4]) * SCALE_Q(8);
 80076ce:	683b      	ldr	r3, [r7, #0]
 80076d0:	3316      	adds	r3, #22
 80076d2:	4618      	mov	r0, r3
 80076d4:	f001 f82b 	bl	800872e <read16>
 80076d8:	4603      	mov	r3, r0
 80076da:	ee07 3a90 	vmov	s15, r3
 80076de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80076e2:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8007740 <decodeGravity+0x7c>
 80076e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.gravity.y = read16(&event->report[6]) * SCALE_Q(8);
 80076f0:	683b      	ldr	r3, [r7, #0]
 80076f2:	3318      	adds	r3, #24
 80076f4:	4618      	mov	r0, r3
 80076f6:	f001 f81a 	bl	800872e <read16>
 80076fa:	4603      	mov	r3, r0
 80076fc:	ee07 3a90 	vmov	s15, r3
 8007700:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007704:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8007740 <decodeGravity+0x7c>
 8007708:	ee67 7a87 	vmul.f32	s15, s15, s14
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.gravity.z = read16(&event->report[8]) * SCALE_Q(8);
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	331a      	adds	r3, #26
 8007716:	4618      	mov	r0, r3
 8007718:	f001 f809 	bl	800872e <read16>
 800771c:	4603      	mov	r3, r0
 800771e:	ee07 3a90 	vmov	s15, r3
 8007722:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007726:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8007740 <decodeGravity+0x7c>
 800772a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	edc3 7a07 	vstr	s15, [r3, #28]

    return SH2_OK;
 8007734:	2300      	movs	r3, #0
}
 8007736:	4618      	mov	r0, r3
 8007738:	3708      	adds	r7, #8
 800773a:	46bd      	mov	sp, r7
 800773c:	bd80      	pop	{r7, pc}
 800773e:	bf00      	nop
 8007740:	3b800000 	.word	0x3b800000

08007744 <decodeRawGyroscope>:

static int decodeRawGyroscope(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b082      	sub	sp, #8
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
 800774c:	6039      	str	r1, [r7, #0]
    value->un.rawGyroscope.x = read16(&event->report[4]);
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	3316      	adds	r3, #22
 8007752:	4618      	mov	r0, r3
 8007754:	f000 ffeb 	bl	800872e <read16>
 8007758:	4603      	mov	r3, r0
 800775a:	461a      	mov	r2, r3
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	829a      	strh	r2, [r3, #20]
    value->un.rawGyroscope.y = read16(&event->report[6]);
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	3318      	adds	r3, #24
 8007764:	4618      	mov	r0, r3
 8007766:	f000 ffe2 	bl	800872e <read16>
 800776a:	4603      	mov	r3, r0
 800776c:	461a      	mov	r2, r3
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	82da      	strh	r2, [r3, #22]
    value->un.rawGyroscope.z = read16(&event->report[8]);
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	331a      	adds	r3, #26
 8007776:	4618      	mov	r0, r3
 8007778:	f000 ffd9 	bl	800872e <read16>
 800777c:	4603      	mov	r3, r0
 800777e:	461a      	mov	r2, r3
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	831a      	strh	r2, [r3, #24]
    value->un.rawGyroscope.temperature = read16(&event->report[10]);
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	331c      	adds	r3, #28
 8007788:	4618      	mov	r0, r3
 800778a:	f000 ffd0 	bl	800872e <read16>
 800778e:	4603      	mov	r3, r0
 8007790:	461a      	mov	r2, r3
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	835a      	strh	r2, [r3, #26]
    value->un.rawGyroscope.timestamp = read32(&event->report[12]);
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	331e      	adds	r3, #30
 800779a:	4618      	mov	r0, r3
 800779c:	f000 ffdd 	bl	800875a <read32>
 80077a0:	4603      	mov	r3, r0
 80077a2:	461a      	mov	r2, r3
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	61da      	str	r2, [r3, #28]

    return SH2_OK;
 80077a8:	2300      	movs	r3, #0
}
 80077aa:	4618      	mov	r0, r3
 80077ac:	3708      	adds	r7, #8
 80077ae:	46bd      	mov	sp, r7
 80077b0:	bd80      	pop	{r7, pc}
	...

080077b4 <decodeGyroscopeCalibrated>:

static int decodeGyroscopeCalibrated(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 80077b4:	b580      	push	{r7, lr}
 80077b6:	b082      	sub	sp, #8
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
 80077bc:	6039      	str	r1, [r7, #0]
    value->un.gyroscope.x = read16(&event->report[4]) * SCALE_Q(9);
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	3316      	adds	r3, #22
 80077c2:	4618      	mov	r0, r3
 80077c4:	f000 ffb3 	bl	800872e <read16>
 80077c8:	4603      	mov	r3, r0
 80077ca:	ee07 3a90 	vmov	s15, r3
 80077ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80077d2:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8007830 <decodeGyroscopeCalibrated+0x7c>
 80077d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.gyroscope.y = read16(&event->report[6]) * SCALE_Q(9);
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	3318      	adds	r3, #24
 80077e4:	4618      	mov	r0, r3
 80077e6:	f000 ffa2 	bl	800872e <read16>
 80077ea:	4603      	mov	r3, r0
 80077ec:	ee07 3a90 	vmov	s15, r3
 80077f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80077f4:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8007830 <decodeGyroscopeCalibrated+0x7c>
 80077f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.gyroscope.z = read16(&event->report[8]) * SCALE_Q(9);
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	331a      	adds	r3, #26
 8007806:	4618      	mov	r0, r3
 8007808:	f000 ff91 	bl	800872e <read16>
 800780c:	4603      	mov	r3, r0
 800780e:	ee07 3a90 	vmov	s15, r3
 8007812:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007816:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8007830 <decodeGyroscopeCalibrated+0x7c>
 800781a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	edc3 7a07 	vstr	s15, [r3, #28]

    return SH2_OK;
 8007824:	2300      	movs	r3, #0
}
 8007826:	4618      	mov	r0, r3
 8007828:	3708      	adds	r7, #8
 800782a:	46bd      	mov	sp, r7
 800782c:	bd80      	pop	{r7, pc}
 800782e:	bf00      	nop
 8007830:	3b000000 	.word	0x3b000000

08007834 <decodeGyroscopeUncal>:

static int decodeGyroscopeUncal(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b082      	sub	sp, #8
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
 800783c:	6039      	str	r1, [r7, #0]
    value->un.gyroscopeUncal.x = read16(&event->report[4]) * SCALE_Q(9);
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	3316      	adds	r3, #22
 8007842:	4618      	mov	r0, r3
 8007844:	f000 ff73 	bl	800872e <read16>
 8007848:	4603      	mov	r3, r0
 800784a:	ee07 3a90 	vmov	s15, r3
 800784e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007852:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8007914 <decodeGyroscopeUncal+0xe0>
 8007856:	ee67 7a87 	vmul.f32	s15, s15, s14
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.gyroscopeUncal.y = read16(&event->report[6]) * SCALE_Q(9);
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	3318      	adds	r3, #24
 8007864:	4618      	mov	r0, r3
 8007866:	f000 ff62 	bl	800872e <read16>
 800786a:	4603      	mov	r3, r0
 800786c:	ee07 3a90 	vmov	s15, r3
 8007870:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007874:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8007914 <decodeGyroscopeUncal+0xe0>
 8007878:	ee67 7a87 	vmul.f32	s15, s15, s14
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.gyroscopeUncal.z = read16(&event->report[8]) * SCALE_Q(9);
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	331a      	adds	r3, #26
 8007886:	4618      	mov	r0, r3
 8007888:	f000 ff51 	bl	800872e <read16>
 800788c:	4603      	mov	r3, r0
 800788e:	ee07 3a90 	vmov	s15, r3
 8007892:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007896:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8007914 <decodeGyroscopeUncal+0xe0>
 800789a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	edc3 7a07 	vstr	s15, [r3, #28]

    value->un.gyroscopeUncal.biasX = read16(&event->report[10]) * SCALE_Q(9);
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	331c      	adds	r3, #28
 80078a8:	4618      	mov	r0, r3
 80078aa:	f000 ff40 	bl	800872e <read16>
 80078ae:	4603      	mov	r3, r0
 80078b0:	ee07 3a90 	vmov	s15, r3
 80078b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80078b8:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8007914 <decodeGyroscopeUncal+0xe0>
 80078bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	edc3 7a08 	vstr	s15, [r3, #32]
    value->un.gyroscopeUncal.biasY = read16(&event->report[12]) * SCALE_Q(9);
 80078c6:	683b      	ldr	r3, [r7, #0]
 80078c8:	331e      	adds	r3, #30
 80078ca:	4618      	mov	r0, r3
 80078cc:	f000 ff2f 	bl	800872e <read16>
 80078d0:	4603      	mov	r3, r0
 80078d2:	ee07 3a90 	vmov	s15, r3
 80078d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80078da:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8007914 <decodeGyroscopeUncal+0xe0>
 80078de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
    value->un.gyroscopeUncal.biasZ = read16(&event->report[14]) * SCALE_Q(9);
 80078e8:	683b      	ldr	r3, [r7, #0]
 80078ea:	3320      	adds	r3, #32
 80078ec:	4618      	mov	r0, r3
 80078ee:	f000 ff1e 	bl	800872e <read16>
 80078f2:	4603      	mov	r3, r0
 80078f4:	ee07 3a90 	vmov	s15, r3
 80078f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80078fc:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8007914 <decodeGyroscopeUncal+0xe0>
 8007900:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

    return SH2_OK;
 800790a:	2300      	movs	r3, #0
}
 800790c:	4618      	mov	r0, r3
 800790e:	3708      	adds	r7, #8
 8007910:	46bd      	mov	sp, r7
 8007912:	bd80      	pop	{r7, pc}
 8007914:	3b000000 	.word	0x3b000000

08007918 <decodeRawMagnetometer>:

static int decodeRawMagnetometer(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8007918:	b580      	push	{r7, lr}
 800791a:	b082      	sub	sp, #8
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
 8007920:	6039      	str	r1, [r7, #0]
    value->un.rawMagnetometer.x = read16(&event->report[4]);
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	3316      	adds	r3, #22
 8007926:	4618      	mov	r0, r3
 8007928:	f000 ff01 	bl	800872e <read16>
 800792c:	4603      	mov	r3, r0
 800792e:	461a      	mov	r2, r3
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	829a      	strh	r2, [r3, #20]
    value->un.rawMagnetometer.y = read16(&event->report[6]);
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	3318      	adds	r3, #24
 8007938:	4618      	mov	r0, r3
 800793a:	f000 fef8 	bl	800872e <read16>
 800793e:	4603      	mov	r3, r0
 8007940:	461a      	mov	r2, r3
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	82da      	strh	r2, [r3, #22]
    value->un.rawMagnetometer.z = read16(&event->report[8]);
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	331a      	adds	r3, #26
 800794a:	4618      	mov	r0, r3
 800794c:	f000 feef 	bl	800872e <read16>
 8007950:	4603      	mov	r3, r0
 8007952:	461a      	mov	r2, r3
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	831a      	strh	r2, [r3, #24]
    value->un.rawMagnetometer.timestamp = read32(&event->report[12]);
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	331e      	adds	r3, #30
 800795c:	4618      	mov	r0, r3
 800795e:	f000 fefc 	bl	800875a <read32>
 8007962:	4603      	mov	r3, r0
 8007964:	461a      	mov	r2, r3
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	61da      	str	r2, [r3, #28]

    return SH2_OK;
 800796a:	2300      	movs	r3, #0
}
 800796c:	4618      	mov	r0, r3
 800796e:	3708      	adds	r7, #8
 8007970:	46bd      	mov	sp, r7
 8007972:	bd80      	pop	{r7, pc}

08007974 <decodeMagneticFieldCalibrated>:

static int decodeMagneticFieldCalibrated(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8007974:	b580      	push	{r7, lr}
 8007976:	b082      	sub	sp, #8
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
 800797c:	6039      	str	r1, [r7, #0]
    value->un.magneticField.x = read16(&event->report[4]) * SCALE_Q(4);
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	3316      	adds	r3, #22
 8007982:	4618      	mov	r0, r3
 8007984:	f000 fed3 	bl	800872e <read16>
 8007988:	4603      	mov	r3, r0
 800798a:	ee07 3a90 	vmov	s15, r3
 800798e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007992:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80079f0 <decodeMagneticFieldCalibrated+0x7c>
 8007996:	ee67 7a87 	vmul.f32	s15, s15, s14
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.magneticField.y = read16(&event->report[6]) * SCALE_Q(4);
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	3318      	adds	r3, #24
 80079a4:	4618      	mov	r0, r3
 80079a6:	f000 fec2 	bl	800872e <read16>
 80079aa:	4603      	mov	r3, r0
 80079ac:	ee07 3a90 	vmov	s15, r3
 80079b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80079b4:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80079f0 <decodeMagneticFieldCalibrated+0x7c>
 80079b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.magneticField.z = read16(&event->report[8]) * SCALE_Q(4);
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	331a      	adds	r3, #26
 80079c6:	4618      	mov	r0, r3
 80079c8:	f000 feb1 	bl	800872e <read16>
 80079cc:	4603      	mov	r3, r0
 80079ce:	ee07 3a90 	vmov	s15, r3
 80079d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80079d6:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80079f0 <decodeMagneticFieldCalibrated+0x7c>
 80079da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	edc3 7a07 	vstr	s15, [r3, #28]

    return SH2_OK;
 80079e4:	2300      	movs	r3, #0
}
 80079e6:	4618      	mov	r0, r3
 80079e8:	3708      	adds	r7, #8
 80079ea:	46bd      	mov	sp, r7
 80079ec:	bd80      	pop	{r7, pc}
 80079ee:	bf00      	nop
 80079f0:	3d800000 	.word	0x3d800000

080079f4 <decodeMagneticFieldUncal>:

static int decodeMagneticFieldUncal(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b082      	sub	sp, #8
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
 80079fc:	6039      	str	r1, [r7, #0]
    value->un.magneticFieldUncal.x = read16(&event->report[4]) * SCALE_Q(4);
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	3316      	adds	r3, #22
 8007a02:	4618      	mov	r0, r3
 8007a04:	f000 fe93 	bl	800872e <read16>
 8007a08:	4603      	mov	r3, r0
 8007a0a:	ee07 3a90 	vmov	s15, r3
 8007a0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007a12:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8007ad4 <decodeMagneticFieldUncal+0xe0>
 8007a16:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.magneticFieldUncal.y = read16(&event->report[6]) * SCALE_Q(4);
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	3318      	adds	r3, #24
 8007a24:	4618      	mov	r0, r3
 8007a26:	f000 fe82 	bl	800872e <read16>
 8007a2a:	4603      	mov	r3, r0
 8007a2c:	ee07 3a90 	vmov	s15, r3
 8007a30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007a34:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8007ad4 <decodeMagneticFieldUncal+0xe0>
 8007a38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.magneticFieldUncal.z = read16(&event->report[8]) * SCALE_Q(4);
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	331a      	adds	r3, #26
 8007a46:	4618      	mov	r0, r3
 8007a48:	f000 fe71 	bl	800872e <read16>
 8007a4c:	4603      	mov	r3, r0
 8007a4e:	ee07 3a90 	vmov	s15, r3
 8007a52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007a56:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8007ad4 <decodeMagneticFieldUncal+0xe0>
 8007a5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	edc3 7a07 	vstr	s15, [r3, #28]

    value->un.magneticFieldUncal.biasX = read16(&event->report[10]) * SCALE_Q(4);
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	331c      	adds	r3, #28
 8007a68:	4618      	mov	r0, r3
 8007a6a:	f000 fe60 	bl	800872e <read16>
 8007a6e:	4603      	mov	r3, r0
 8007a70:	ee07 3a90 	vmov	s15, r3
 8007a74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007a78:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8007ad4 <decodeMagneticFieldUncal+0xe0>
 8007a7c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	edc3 7a08 	vstr	s15, [r3, #32]
    value->un.magneticFieldUncal.biasY = read16(&event->report[12]) * SCALE_Q(4);
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	331e      	adds	r3, #30
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	f000 fe4f 	bl	800872e <read16>
 8007a90:	4603      	mov	r3, r0
 8007a92:	ee07 3a90 	vmov	s15, r3
 8007a96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007a9a:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8007ad4 <decodeMagneticFieldUncal+0xe0>
 8007a9e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
    value->un.magneticFieldUncal.biasZ = read16(&event->report[14]) * SCALE_Q(4);
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	3320      	adds	r3, #32
 8007aac:	4618      	mov	r0, r3
 8007aae:	f000 fe3e 	bl	800872e <read16>
 8007ab2:	4603      	mov	r3, r0
 8007ab4:	ee07 3a90 	vmov	s15, r3
 8007ab8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007abc:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8007ad4 <decodeMagneticFieldUncal+0xe0>
 8007ac0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

    return SH2_OK;
 8007aca:	2300      	movs	r3, #0
}
 8007acc:	4618      	mov	r0, r3
 8007ace:	3708      	adds	r7, #8
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	bd80      	pop	{r7, pc}
 8007ad4:	3d800000 	.word	0x3d800000

08007ad8 <decodeRotationVector>:

static int decodeRotationVector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b082      	sub	sp, #8
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
 8007ae0:	6039      	str	r1, [r7, #0]
    value->un.rotationVector.i = read16(&event->report[4]) * SCALE_Q(14);
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	3316      	adds	r3, #22
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	f000 fe21 	bl	800872e <read16>
 8007aec:	4603      	mov	r3, r0
 8007aee:	ee07 3a90 	vmov	s15, r3
 8007af2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007af6:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8007b98 <decodeRotationVector+0xc0>
 8007afa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.rotationVector.j = read16(&event->report[6]) * SCALE_Q(14);
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	3318      	adds	r3, #24
 8007b08:	4618      	mov	r0, r3
 8007b0a:	f000 fe10 	bl	800872e <read16>
 8007b0e:	4603      	mov	r3, r0
 8007b10:	ee07 3a90 	vmov	s15, r3
 8007b14:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007b18:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8007b98 <decodeRotationVector+0xc0>
 8007b1c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.rotationVector.k = read16(&event->report[8]) * SCALE_Q(14);
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	331a      	adds	r3, #26
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	f000 fdff 	bl	800872e <read16>
 8007b30:	4603      	mov	r3, r0
 8007b32:	ee07 3a90 	vmov	s15, r3
 8007b36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007b3a:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8007b98 <decodeRotationVector+0xc0>
 8007b3e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	edc3 7a07 	vstr	s15, [r3, #28]
    value->un.rotationVector.real = read16(&event->report[10]) * SCALE_Q(14);
 8007b48:	683b      	ldr	r3, [r7, #0]
 8007b4a:	331c      	adds	r3, #28
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	f000 fdee 	bl	800872e <read16>
 8007b52:	4603      	mov	r3, r0
 8007b54:	ee07 3a90 	vmov	s15, r3
 8007b58:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007b5c:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8007b98 <decodeRotationVector+0xc0>
 8007b60:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	edc3 7a08 	vstr	s15, [r3, #32]
    value->un.rotationVector.accuracy = read16(&event->report[12]) * SCALE_Q(12);
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	331e      	adds	r3, #30
 8007b6e:	4618      	mov	r0, r3
 8007b70:	f000 fddd 	bl	800872e <read16>
 8007b74:	4603      	mov	r3, r0
 8007b76:	ee07 3a90 	vmov	s15, r3
 8007b7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007b7e:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8007b9c <decodeRotationVector+0xc4>
 8007b82:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

    return SH2_OK;
 8007b8c:	2300      	movs	r3, #0
}
 8007b8e:	4618      	mov	r0, r3
 8007b90:	3708      	adds	r7, #8
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bd80      	pop	{r7, pc}
 8007b96:	bf00      	nop
 8007b98:	38800000 	.word	0x38800000
 8007b9c:	39800000 	.word	0x39800000

08007ba0 <decodeGameRotationVector>:

static int decodeGameRotationVector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8007ba0:	b580      	push	{r7, lr}
 8007ba2:	b082      	sub	sp, #8
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
 8007ba8:	6039      	str	r1, [r7, #0]
    value->un.gameRotationVector.i = read16(&event->report[4]) * SCALE_Q(14);
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	3316      	adds	r3, #22
 8007bae:	4618      	mov	r0, r3
 8007bb0:	f000 fdbd 	bl	800872e <read16>
 8007bb4:	4603      	mov	r3, r0
 8007bb6:	ee07 3a90 	vmov	s15, r3
 8007bba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007bbe:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8007c3c <decodeGameRotationVector+0x9c>
 8007bc2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.gameRotationVector.j = read16(&event->report[6]) * SCALE_Q(14);
 8007bcc:	683b      	ldr	r3, [r7, #0]
 8007bce:	3318      	adds	r3, #24
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	f000 fdac 	bl	800872e <read16>
 8007bd6:	4603      	mov	r3, r0
 8007bd8:	ee07 3a90 	vmov	s15, r3
 8007bdc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007be0:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8007c3c <decodeGameRotationVector+0x9c>
 8007be4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.gameRotationVector.k = read16(&event->report[8]) * SCALE_Q(14);
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	331a      	adds	r3, #26
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	f000 fd9b 	bl	800872e <read16>
 8007bf8:	4603      	mov	r3, r0
 8007bfa:	ee07 3a90 	vmov	s15, r3
 8007bfe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c02:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8007c3c <decodeGameRotationVector+0x9c>
 8007c06:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	edc3 7a07 	vstr	s15, [r3, #28]
    value->un.gameRotationVector.real = read16(&event->report[10]) * SCALE_Q(14);
 8007c10:	683b      	ldr	r3, [r7, #0]
 8007c12:	331c      	adds	r3, #28
 8007c14:	4618      	mov	r0, r3
 8007c16:	f000 fd8a 	bl	800872e <read16>
 8007c1a:	4603      	mov	r3, r0
 8007c1c:	ee07 3a90 	vmov	s15, r3
 8007c20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c24:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8007c3c <decodeGameRotationVector+0x9c>
 8007c28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	edc3 7a08 	vstr	s15, [r3, #32]

    return SH2_OK;
 8007c32:	2300      	movs	r3, #0
}
 8007c34:	4618      	mov	r0, r3
 8007c36:	3708      	adds	r7, #8
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	bd80      	pop	{r7, pc}
 8007c3c:	38800000 	.word	0x38800000

08007c40 <decodeGeomagneticRotationVector>:

static int decodeGeomagneticRotationVector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b082      	sub	sp, #8
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
 8007c48:	6039      	str	r1, [r7, #0]
    value->un.geoMagRotationVector.i = read16(&event->report[4]) * SCALE_Q(14);
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	3316      	adds	r3, #22
 8007c4e:	4618      	mov	r0, r3
 8007c50:	f000 fd6d 	bl	800872e <read16>
 8007c54:	4603      	mov	r3, r0
 8007c56:	ee07 3a90 	vmov	s15, r3
 8007c5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c5e:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8007d00 <decodeGeomagneticRotationVector+0xc0>
 8007c62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.geoMagRotationVector.j = read16(&event->report[6]) * SCALE_Q(14);
 8007c6c:	683b      	ldr	r3, [r7, #0]
 8007c6e:	3318      	adds	r3, #24
 8007c70:	4618      	mov	r0, r3
 8007c72:	f000 fd5c 	bl	800872e <read16>
 8007c76:	4603      	mov	r3, r0
 8007c78:	ee07 3a90 	vmov	s15, r3
 8007c7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c80:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8007d00 <decodeGeomagneticRotationVector+0xc0>
 8007c84:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.geoMagRotationVector.k = read16(&event->report[8]) * SCALE_Q(14);
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	331a      	adds	r3, #26
 8007c92:	4618      	mov	r0, r3
 8007c94:	f000 fd4b 	bl	800872e <read16>
 8007c98:	4603      	mov	r3, r0
 8007c9a:	ee07 3a90 	vmov	s15, r3
 8007c9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007ca2:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8007d00 <decodeGeomagneticRotationVector+0xc0>
 8007ca6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	edc3 7a07 	vstr	s15, [r3, #28]
    value->un.geoMagRotationVector.real = read16(&event->report[10]) * SCALE_Q(14);
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	331c      	adds	r3, #28
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	f000 fd3a 	bl	800872e <read16>
 8007cba:	4603      	mov	r3, r0
 8007cbc:	ee07 3a90 	vmov	s15, r3
 8007cc0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007cc4:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8007d00 <decodeGeomagneticRotationVector+0xc0>
 8007cc8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	edc3 7a08 	vstr	s15, [r3, #32]
    value->un.geoMagRotationVector.accuracy = read16(&event->report[12]) * SCALE_Q(12);
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	331e      	adds	r3, #30
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	f000 fd29 	bl	800872e <read16>
 8007cdc:	4603      	mov	r3, r0
 8007cde:	ee07 3a90 	vmov	s15, r3
 8007ce2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007ce6:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8007d04 <decodeGeomagneticRotationVector+0xc4>
 8007cea:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

    return SH2_OK;
 8007cf4:	2300      	movs	r3, #0
}
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	3708      	adds	r7, #8
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	bd80      	pop	{r7, pc}
 8007cfe:	bf00      	nop
 8007d00:	38800000 	.word	0x38800000
 8007d04:	39800000 	.word	0x39800000

08007d08 <decodePressure>:

static int decodePressure(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b082      	sub	sp, #8
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	6078      	str	r0, [r7, #4]
 8007d10:	6039      	str	r1, [r7, #0]
    value->un.pressure.value = read32(&event->report[4]) * SCALE_Q(20);
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	3316      	adds	r3, #22
 8007d16:	4618      	mov	r0, r3
 8007d18:	f000 fd1f 	bl	800875a <read32>
 8007d1c:	ee07 0a90 	vmov	s15, r0
 8007d20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007d24:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8007d3c <decodePressure+0x34>
 8007d28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	edc3 7a05 	vstr	s15, [r3, #20]

    return SH2_OK;
 8007d32:	2300      	movs	r3, #0
}
 8007d34:	4618      	mov	r0, r3
 8007d36:	3708      	adds	r7, #8
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	bd80      	pop	{r7, pc}
 8007d3c:	35800000 	.word	0x35800000

08007d40 <decodeAmbientLight>:

static int decodeAmbientLight(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b082      	sub	sp, #8
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
 8007d48:	6039      	str	r1, [r7, #0]
    value->un.ambientLight.value = read32(&event->report[4]) * SCALE_Q(8);
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	3316      	adds	r3, #22
 8007d4e:	4618      	mov	r0, r3
 8007d50:	f000 fd03 	bl	800875a <read32>
 8007d54:	ee07 0a90 	vmov	s15, r0
 8007d58:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007d5c:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8007d74 <decodeAmbientLight+0x34>
 8007d60:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	edc3 7a05 	vstr	s15, [r3, #20]

    return SH2_OK;
 8007d6a:	2300      	movs	r3, #0
}
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	3708      	adds	r7, #8
 8007d70:	46bd      	mov	sp, r7
 8007d72:	bd80      	pop	{r7, pc}
 8007d74:	3b800000 	.word	0x3b800000

08007d78 <decodeHumidity>:

static int decodeHumidity(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8007d78:	b580      	push	{r7, lr}
 8007d7a:	b082      	sub	sp, #8
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	6078      	str	r0, [r7, #4]
 8007d80:	6039      	str	r1, [r7, #0]
    value->un.humidity.value = read16(&event->report[4]) * SCALE_Q(8);
 8007d82:	683b      	ldr	r3, [r7, #0]
 8007d84:	3316      	adds	r3, #22
 8007d86:	4618      	mov	r0, r3
 8007d88:	f000 fcd1 	bl	800872e <read16>
 8007d8c:	4603      	mov	r3, r0
 8007d8e:	ee07 3a90 	vmov	s15, r3
 8007d92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007d96:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8007db0 <decodeHumidity+0x38>
 8007d9a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	edc3 7a05 	vstr	s15, [r3, #20]

    return SH2_OK;
 8007da4:	2300      	movs	r3, #0
}
 8007da6:	4618      	mov	r0, r3
 8007da8:	3708      	adds	r7, #8
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bd80      	pop	{r7, pc}
 8007dae:	bf00      	nop
 8007db0:	3b800000 	.word	0x3b800000

08007db4 <decodeProximity>:

static int decodeProximity(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b082      	sub	sp, #8
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
 8007dbc:	6039      	str	r1, [r7, #0]
    value->un.proximity.value = read16(&event->report[4]) * SCALE_Q(4);
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	3316      	adds	r3, #22
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	f000 fcb3 	bl	800872e <read16>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	ee07 3a90 	vmov	s15, r3
 8007dce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007dd2:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8007dec <decodeProximity+0x38>
 8007dd6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	edc3 7a05 	vstr	s15, [r3, #20]

    return SH2_OK;
 8007de0:	2300      	movs	r3, #0
}
 8007de2:	4618      	mov	r0, r3
 8007de4:	3708      	adds	r7, #8
 8007de6:	46bd      	mov	sp, r7
 8007de8:	bd80      	pop	{r7, pc}
 8007dea:	bf00      	nop
 8007dec:	3d800000 	.word	0x3d800000

08007df0 <decodeTemperature>:

static int decodeTemperature(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b082      	sub	sp, #8
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
 8007df8:	6039      	str	r1, [r7, #0]
    value->un.temperature.value = read16(&event->report[4]) * SCALE_Q(7);
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	3316      	adds	r3, #22
 8007dfe:	4618      	mov	r0, r3
 8007e00:	f000 fc95 	bl	800872e <read16>
 8007e04:	4603      	mov	r3, r0
 8007e06:	ee07 3a90 	vmov	s15, r3
 8007e0a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007e0e:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8007e28 <decodeTemperature+0x38>
 8007e12:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	edc3 7a05 	vstr	s15, [r3, #20]

    return SH2_OK;
 8007e1c:	2300      	movs	r3, #0
}
 8007e1e:	4618      	mov	r0, r3
 8007e20:	3708      	adds	r7, #8
 8007e22:	46bd      	mov	sp, r7
 8007e24:	bd80      	pop	{r7, pc}
 8007e26:	bf00      	nop
 8007e28:	3c000000 	.word	0x3c000000

08007e2c <decodeReserved>:

static int decodeReserved(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	b082      	sub	sp, #8
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
 8007e34:	6039      	str	r1, [r7, #0]
    value->un.reserved.tbd = read16(&event->report[4]) * SCALE_Q(7);
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	3316      	adds	r3, #22
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	f000 fc77 	bl	800872e <read16>
 8007e40:	4603      	mov	r3, r0
 8007e42:	ee07 3a90 	vmov	s15, r3
 8007e46:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007e4a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8007e64 <decodeReserved+0x38>
 8007e4e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	edc3 7a05 	vstr	s15, [r3, #20]

    return SH2_OK;
 8007e58:	2300      	movs	r3, #0
}
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	3708      	adds	r7, #8
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	bd80      	pop	{r7, pc}
 8007e62:	bf00      	nop
 8007e64:	3c000000 	.word	0x3c000000

08007e68 <decodeTapDetector>:

static int decodeTapDetector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8007e68:	b480      	push	{r7}
 8007e6a:	b083      	sub	sp, #12
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
 8007e70:	6039      	str	r1, [r7, #0]
    value->un.tapDetector.flags = event->report[4];
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	7d9a      	ldrb	r2, [r3, #22]
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	751a      	strb	r2, [r3, #20]

    return SH2_OK;
 8007e7a:	2300      	movs	r3, #0
}
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	370c      	adds	r7, #12
 8007e80:	46bd      	mov	sp, r7
 8007e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e86:	4770      	bx	lr

08007e88 <decodeStepDetector>:

static int decodeStepDetector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b082      	sub	sp, #8
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
 8007e90:	6039      	str	r1, [r7, #0]
    value->un.stepDetector.latency = readu32(&event->report[4]);
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	3316      	adds	r3, #22
 8007e96:	4618      	mov	r0, r3
 8007e98:	f000 fc1c 	bl	80086d4 <readu32>
 8007e9c:	4602      	mov	r2, r0
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	615a      	str	r2, [r3, #20]

    return SH2_OK;
 8007ea2:	2300      	movs	r3, #0
}
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	3708      	adds	r7, #8
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	bd80      	pop	{r7, pc}

08007eac <decodeStepCounter>:

static int decodeStepCounter(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b082      	sub	sp, #8
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
 8007eb4:	6039      	str	r1, [r7, #0]
    value->un.stepCounter.latency = readu32(&event->report[4]);
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	3316      	adds	r3, #22
 8007eba:	4618      	mov	r0, r3
 8007ebc:	f000 fc0a 	bl	80086d4 <readu32>
 8007ec0:	4602      	mov	r2, r0
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	615a      	str	r2, [r3, #20]
    value->un.stepCounter.steps = readu32(&event->report[8]);
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	331a      	adds	r3, #26
 8007eca:	4618      	mov	r0, r3
 8007ecc:	f000 fc02 	bl	80086d4 <readu32>
 8007ed0:	4603      	mov	r3, r0
 8007ed2:	b29a      	uxth	r2, r3
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	831a      	strh	r2, [r3, #24]

    return SH2_OK;
 8007ed8:	2300      	movs	r3, #0
}
 8007eda:	4618      	mov	r0, r3
 8007edc:	3708      	adds	r7, #8
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	bd80      	pop	{r7, pc}

08007ee2 <decodeSignificantMotion>:

static int decodeSignificantMotion(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8007ee2:	b580      	push	{r7, lr}
 8007ee4:	b082      	sub	sp, #8
 8007ee6:	af00      	add	r7, sp, #0
 8007ee8:	6078      	str	r0, [r7, #4]
 8007eea:	6039      	str	r1, [r7, #0]
    value->un.sigMotion.motion = readu16(&event->report[4]);
 8007eec:	683b      	ldr	r3, [r7, #0]
 8007eee:	3316      	adds	r3, #22
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	f000 fbd9 	bl	80086a8 <readu16>
 8007ef6:	4603      	mov	r3, r0
 8007ef8:	461a      	mov	r2, r3
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	829a      	strh	r2, [r3, #20]

    return SH2_OK;
 8007efe:	2300      	movs	r3, #0
}
 8007f00:	4618      	mov	r0, r3
 8007f02:	3708      	adds	r7, #8
 8007f04:	46bd      	mov	sp, r7
 8007f06:	bd80      	pop	{r7, pc}

08007f08 <decodeStabilityClassifier>:

static int decodeStabilityClassifier(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8007f08:	b480      	push	{r7}
 8007f0a:	b083      	sub	sp, #12
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
 8007f10:	6039      	str	r1, [r7, #0]
    value->un.stabilityClassifier.classification = event->report[4];
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	7d9a      	ldrb	r2, [r3, #22]
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	751a      	strb	r2, [r3, #20]

    return SH2_OK;
 8007f1a:	2300      	movs	r3, #0
}
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	370c      	adds	r7, #12
 8007f20:	46bd      	mov	sp, r7
 8007f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f26:	4770      	bx	lr

08007f28 <decodeShakeDetector>:

static int decodeShakeDetector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	b082      	sub	sp, #8
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
 8007f30:	6039      	str	r1, [r7, #0]
    value->un.shakeDetector.shake = readu16(&event->report[4]);
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	3316      	adds	r3, #22
 8007f36:	4618      	mov	r0, r3
 8007f38:	f000 fbb6 	bl	80086a8 <readu16>
 8007f3c:	4603      	mov	r3, r0
 8007f3e:	461a      	mov	r2, r3
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	829a      	strh	r2, [r3, #20]

    return SH2_OK;
 8007f44:	2300      	movs	r3, #0
}
 8007f46:	4618      	mov	r0, r3
 8007f48:	3708      	adds	r7, #8
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	bd80      	pop	{r7, pc}

08007f4e <decodeFlipDetector>:

static int decodeFlipDetector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8007f4e:	b580      	push	{r7, lr}
 8007f50:	b082      	sub	sp, #8
 8007f52:	af00      	add	r7, sp, #0
 8007f54:	6078      	str	r0, [r7, #4]
 8007f56:	6039      	str	r1, [r7, #0]
    value->un.flipDetector.flip = readu16(&event->report[4]);
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	3316      	adds	r3, #22
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	f000 fba3 	bl	80086a8 <readu16>
 8007f62:	4603      	mov	r3, r0
 8007f64:	461a      	mov	r2, r3
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	829a      	strh	r2, [r3, #20]

    return SH2_OK;
 8007f6a:	2300      	movs	r3, #0
}
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	3708      	adds	r7, #8
 8007f70:	46bd      	mov	sp, r7
 8007f72:	bd80      	pop	{r7, pc}

08007f74 <decodePickupDetector>:

static int decodePickupDetector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b082      	sub	sp, #8
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]
 8007f7c:	6039      	str	r1, [r7, #0]
    value->un.pickupDetector.pickup = readu16(&event->report[4]);
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	3316      	adds	r3, #22
 8007f82:	4618      	mov	r0, r3
 8007f84:	f000 fb90 	bl	80086a8 <readu16>
 8007f88:	4603      	mov	r3, r0
 8007f8a:	461a      	mov	r2, r3
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	829a      	strh	r2, [r3, #20]

    return SH2_OK;
 8007f90:	2300      	movs	r3, #0
}
 8007f92:	4618      	mov	r0, r3
 8007f94:	3708      	adds	r7, #8
 8007f96:	46bd      	mov	sp, r7
 8007f98:	bd80      	pop	{r7, pc}

08007f9a <decodeStabilityDetector>:

static int decodeStabilityDetector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8007f9a:	b580      	push	{r7, lr}
 8007f9c:	b082      	sub	sp, #8
 8007f9e:	af00      	add	r7, sp, #0
 8007fa0:	6078      	str	r0, [r7, #4]
 8007fa2:	6039      	str	r1, [r7, #0]
    value->un.stabilityDetector.stability = readu16(&event->report[4]);
 8007fa4:	683b      	ldr	r3, [r7, #0]
 8007fa6:	3316      	adds	r3, #22
 8007fa8:	4618      	mov	r0, r3
 8007faa:	f000 fb7d 	bl	80086a8 <readu16>
 8007fae:	4603      	mov	r3, r0
 8007fb0:	461a      	mov	r2, r3
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	829a      	strh	r2, [r3, #20]

    return SH2_OK;
 8007fb6:	2300      	movs	r3, #0
}
 8007fb8:	4618      	mov	r0, r3
 8007fba:	3708      	adds	r7, #8
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	bd80      	pop	{r7, pc}

08007fc0 <decodePersonalActivityClassifier>:

static int decodePersonalActivityClassifier(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8007fc0:	b480      	push	{r7}
 8007fc2:	b085      	sub	sp, #20
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
 8007fc8:	6039      	str	r1, [r7, #0]
    value->un.personalActivityClassifier.page = event->report[4] & 0x7F;
 8007fca:	683b      	ldr	r3, [r7, #0]
 8007fcc:	7d9b      	ldrb	r3, [r3, #22]
 8007fce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007fd2:	b2da      	uxtb	r2, r3
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	751a      	strb	r2, [r3, #20]
    value->un.personalActivityClassifier.lastPage = ((event->report[4] & 0x80) != 0);
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	7d9b      	ldrb	r3, [r3, #22]
 8007fdc:	b25b      	sxtb	r3, r3
 8007fde:	b2db      	uxtb	r3, r3
 8007fe0:	09db      	lsrs	r3, r3, #7
 8007fe2:	b2da      	uxtb	r2, r3
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	755a      	strb	r2, [r3, #21]
    value->un.personalActivityClassifier.mostLikelyState = event->report[5];
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	7dda      	ldrb	r2, [r3, #23]
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	759a      	strb	r2, [r3, #22]
    for (int n = 0; n < 10; n++) {
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	60fb      	str	r3, [r7, #12]
 8007ff4:	e00d      	b.n	8008012 <decodePersonalActivityClassifier+0x52>
        value->un.personalActivityClassifier.confidence[n] = event->report[6+n];
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	3306      	adds	r3, #6
 8007ffa:	683a      	ldr	r2, [r7, #0]
 8007ffc:	4413      	add	r3, r2
 8007ffe:	7c99      	ldrb	r1, [r3, #18]
 8008000:	687a      	ldr	r2, [r7, #4]
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	4413      	add	r3, r2
 8008006:	3317      	adds	r3, #23
 8008008:	460a      	mov	r2, r1
 800800a:	701a      	strb	r2, [r3, #0]
    for (int n = 0; n < 10; n++) {
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	3301      	adds	r3, #1
 8008010:	60fb      	str	r3, [r7, #12]
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	2b09      	cmp	r3, #9
 8008016:	ddee      	ble.n	8007ff6 <decodePersonalActivityClassifier+0x36>
    }
    
    return SH2_OK;
 8008018:	2300      	movs	r3, #0
}
 800801a:	4618      	mov	r0, r3
 800801c:	3714      	adds	r7, #20
 800801e:	46bd      	mov	sp, r7
 8008020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008024:	4770      	bx	lr

08008026 <decodeSleepDetector>:

static int decodeSleepDetector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8008026:	b480      	push	{r7}
 8008028:	b083      	sub	sp, #12
 800802a:	af00      	add	r7, sp, #0
 800802c:	6078      	str	r0, [r7, #4]
 800802e:	6039      	str	r1, [r7, #0]
    value->un.sleepDetector.sleepState = event->report[4];
 8008030:	683b      	ldr	r3, [r7, #0]
 8008032:	7d9a      	ldrb	r2, [r3, #22]
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	751a      	strb	r2, [r3, #20]

    return SH2_OK;
 8008038:	2300      	movs	r3, #0
}
 800803a:	4618      	mov	r0, r3
 800803c:	370c      	adds	r7, #12
 800803e:	46bd      	mov	sp, r7
 8008040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008044:	4770      	bx	lr

08008046 <decodeTiltDetector>:

static int decodeTiltDetector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8008046:	b580      	push	{r7, lr}
 8008048:	b082      	sub	sp, #8
 800804a:	af00      	add	r7, sp, #0
 800804c:	6078      	str	r0, [r7, #4]
 800804e:	6039      	str	r1, [r7, #0]
    value->un.tiltDetector.tilt = readu16(&event->report[4]);
 8008050:	683b      	ldr	r3, [r7, #0]
 8008052:	3316      	adds	r3, #22
 8008054:	4618      	mov	r0, r3
 8008056:	f000 fb27 	bl	80086a8 <readu16>
 800805a:	4603      	mov	r3, r0
 800805c:	461a      	mov	r2, r3
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	829a      	strh	r2, [r3, #20]

    return SH2_OK;
 8008062:	2300      	movs	r3, #0
}
 8008064:	4618      	mov	r0, r3
 8008066:	3708      	adds	r7, #8
 8008068:	46bd      	mov	sp, r7
 800806a:	bd80      	pop	{r7, pc}

0800806c <decodePocketDetector>:

static int decodePocketDetector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b082      	sub	sp, #8
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]
 8008074:	6039      	str	r1, [r7, #0]
    value->un.pocketDetector.pocket = readu16(&event->report[4]);
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	3316      	adds	r3, #22
 800807a:	4618      	mov	r0, r3
 800807c:	f000 fb14 	bl	80086a8 <readu16>
 8008080:	4603      	mov	r3, r0
 8008082:	461a      	mov	r2, r3
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	829a      	strh	r2, [r3, #20]

    return SH2_OK;
 8008088:	2300      	movs	r3, #0
}
 800808a:	4618      	mov	r0, r3
 800808c:	3708      	adds	r7, #8
 800808e:	46bd      	mov	sp, r7
 8008090:	bd80      	pop	{r7, pc}

08008092 <decodeCircleDetector>:

static int decodeCircleDetector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8008092:	b580      	push	{r7, lr}
 8008094:	b082      	sub	sp, #8
 8008096:	af00      	add	r7, sp, #0
 8008098:	6078      	str	r0, [r7, #4]
 800809a:	6039      	str	r1, [r7, #0]
    value->un.circleDetector.circle = readu16(&event->report[4]);
 800809c:	683b      	ldr	r3, [r7, #0]
 800809e:	3316      	adds	r3, #22
 80080a0:	4618      	mov	r0, r3
 80080a2:	f000 fb01 	bl	80086a8 <readu16>
 80080a6:	4603      	mov	r3, r0
 80080a8:	461a      	mov	r2, r3
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	829a      	strh	r2, [r3, #20]

    return SH2_OK;
 80080ae:	2300      	movs	r3, #0
}
 80080b0:	4618      	mov	r0, r3
 80080b2:	3708      	adds	r7, #8
 80080b4:	46bd      	mov	sp, r7
 80080b6:	bd80      	pop	{r7, pc}

080080b8 <decodeHeartRateMonitor>:

static int decodeHeartRateMonitor(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b082      	sub	sp, #8
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
 80080c0:	6039      	str	r1, [r7, #0]
    value->un.heartRateMonitor.heartRate = readu16(&event->report[4]);
 80080c2:	683b      	ldr	r3, [r7, #0]
 80080c4:	3316      	adds	r3, #22
 80080c6:	4618      	mov	r0, r3
 80080c8:	f000 faee 	bl	80086a8 <readu16>
 80080cc:	4603      	mov	r3, r0
 80080ce:	461a      	mov	r2, r3
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	829a      	strh	r2, [r3, #20]

    return SH2_OK;
 80080d4:	2300      	movs	r3, #0
}
 80080d6:	4618      	mov	r0, r3
 80080d8:	3708      	adds	r7, #8
 80080da:	46bd      	mov	sp, r7
 80080dc:	bd80      	pop	{r7, pc}
	...

080080e0 <decodeArvrStabilizedRV>:

static int decodeArvrStabilizedRV(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b082      	sub	sp, #8
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]
 80080e8:	6039      	str	r1, [r7, #0]
    value->un.arvrStabilizedRV.i = read16(&event->report[4]) * SCALE_Q(14);
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	3316      	adds	r3, #22
 80080ee:	4618      	mov	r0, r3
 80080f0:	f000 fb1d 	bl	800872e <read16>
 80080f4:	4603      	mov	r3, r0
 80080f6:	ee07 3a90 	vmov	s15, r3
 80080fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80080fe:	ed9f 7a28 	vldr	s14, [pc, #160]	; 80081a0 <decodeArvrStabilizedRV+0xc0>
 8008102:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.arvrStabilizedRV.j = read16(&event->report[6]) * SCALE_Q(14);
 800810c:	683b      	ldr	r3, [r7, #0]
 800810e:	3318      	adds	r3, #24
 8008110:	4618      	mov	r0, r3
 8008112:	f000 fb0c 	bl	800872e <read16>
 8008116:	4603      	mov	r3, r0
 8008118:	ee07 3a90 	vmov	s15, r3
 800811c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008120:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80081a0 <decodeArvrStabilizedRV+0xc0>
 8008124:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.arvrStabilizedRV.k = read16(&event->report[8]) * SCALE_Q(14);
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	331a      	adds	r3, #26
 8008132:	4618      	mov	r0, r3
 8008134:	f000 fafb 	bl	800872e <read16>
 8008138:	4603      	mov	r3, r0
 800813a:	ee07 3a90 	vmov	s15, r3
 800813e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008142:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80081a0 <decodeArvrStabilizedRV+0xc0>
 8008146:	ee67 7a87 	vmul.f32	s15, s15, s14
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	edc3 7a07 	vstr	s15, [r3, #28]
    value->un.arvrStabilizedRV.real = read16(&event->report[10]) * SCALE_Q(14);
 8008150:	683b      	ldr	r3, [r7, #0]
 8008152:	331c      	adds	r3, #28
 8008154:	4618      	mov	r0, r3
 8008156:	f000 faea 	bl	800872e <read16>
 800815a:	4603      	mov	r3, r0
 800815c:	ee07 3a90 	vmov	s15, r3
 8008160:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008164:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80081a0 <decodeArvrStabilizedRV+0xc0>
 8008168:	ee67 7a87 	vmul.f32	s15, s15, s14
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	edc3 7a08 	vstr	s15, [r3, #32]
    value->un.arvrStabilizedRV.accuracy = read16(&event->report[12]) * SCALE_Q(12);
 8008172:	683b      	ldr	r3, [r7, #0]
 8008174:	331e      	adds	r3, #30
 8008176:	4618      	mov	r0, r3
 8008178:	f000 fad9 	bl	800872e <read16>
 800817c:	4603      	mov	r3, r0
 800817e:	ee07 3a90 	vmov	s15, r3
 8008182:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008186:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80081a4 <decodeArvrStabilizedRV+0xc4>
 800818a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

    return SH2_OK;
 8008194:	2300      	movs	r3, #0
}
 8008196:	4618      	mov	r0, r3
 8008198:	3708      	adds	r7, #8
 800819a:	46bd      	mov	sp, r7
 800819c:	bd80      	pop	{r7, pc}
 800819e:	bf00      	nop
 80081a0:	38800000 	.word	0x38800000
 80081a4:	39800000 	.word	0x39800000

080081a8 <decodeArvrStabilizedGRV>:

static int decodeArvrStabilizedGRV(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b082      	sub	sp, #8
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]
 80081b0:	6039      	str	r1, [r7, #0]
    value->un.arvrStabilizedGRV.i = read16(&event->report[4]) * SCALE_Q(14);
 80081b2:	683b      	ldr	r3, [r7, #0]
 80081b4:	3316      	adds	r3, #22
 80081b6:	4618      	mov	r0, r3
 80081b8:	f000 fab9 	bl	800872e <read16>
 80081bc:	4603      	mov	r3, r0
 80081be:	ee07 3a90 	vmov	s15, r3
 80081c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80081c6:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8008244 <decodeArvrStabilizedGRV+0x9c>
 80081ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.arvrStabilizedGRV.j = read16(&event->report[6]) * SCALE_Q(14);
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	3318      	adds	r3, #24
 80081d8:	4618      	mov	r0, r3
 80081da:	f000 faa8 	bl	800872e <read16>
 80081de:	4603      	mov	r3, r0
 80081e0:	ee07 3a90 	vmov	s15, r3
 80081e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80081e8:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8008244 <decodeArvrStabilizedGRV+0x9c>
 80081ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.arvrStabilizedGRV.k = read16(&event->report[8]) * SCALE_Q(14);
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	331a      	adds	r3, #26
 80081fa:	4618      	mov	r0, r3
 80081fc:	f000 fa97 	bl	800872e <read16>
 8008200:	4603      	mov	r3, r0
 8008202:	ee07 3a90 	vmov	s15, r3
 8008206:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800820a:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8008244 <decodeArvrStabilizedGRV+0x9c>
 800820e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	edc3 7a07 	vstr	s15, [r3, #28]
    value->un.arvrStabilizedGRV.real = read16(&event->report[10]) * SCALE_Q(14);
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	331c      	adds	r3, #28
 800821c:	4618      	mov	r0, r3
 800821e:	f000 fa86 	bl	800872e <read16>
 8008222:	4603      	mov	r3, r0
 8008224:	ee07 3a90 	vmov	s15, r3
 8008228:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800822c:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8008244 <decodeArvrStabilizedGRV+0x9c>
 8008230:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	edc3 7a08 	vstr	s15, [r3, #32]

    return SH2_OK;
 800823a:	2300      	movs	r3, #0
}
 800823c:	4618      	mov	r0, r3
 800823e:	3708      	adds	r7, #8
 8008240:	46bd      	mov	sp, r7
 8008242:	bd80      	pop	{r7, pc}
 8008244:	38800000 	.word	0x38800000

08008248 <decodeGyroIntegratedRV>:

static int decodeGyroIntegratedRV(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b082      	sub	sp, #8
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
 8008250:	6039      	str	r1, [r7, #0]
    value->un.gyroIntegratedRV.i = read16(&event->report[0]) * SCALE_Q(14);
 8008252:	683b      	ldr	r3, [r7, #0]
 8008254:	3312      	adds	r3, #18
 8008256:	4618      	mov	r0, r3
 8008258:	f000 fa69 	bl	800872e <read16>
 800825c:	4603      	mov	r3, r0
 800825e:	ee07 3a90 	vmov	s15, r3
 8008262:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008266:	ed9f 7a39 	vldr	s14, [pc, #228]	; 800834c <decodeGyroIntegratedRV+0x104>
 800826a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.gyroIntegratedRV.j = read16(&event->report[2]) * SCALE_Q(14);
 8008274:	683b      	ldr	r3, [r7, #0]
 8008276:	3314      	adds	r3, #20
 8008278:	4618      	mov	r0, r3
 800827a:	f000 fa58 	bl	800872e <read16>
 800827e:	4603      	mov	r3, r0
 8008280:	ee07 3a90 	vmov	s15, r3
 8008284:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008288:	ed9f 7a30 	vldr	s14, [pc, #192]	; 800834c <decodeGyroIntegratedRV+0x104>
 800828c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.gyroIntegratedRV.k = read16(&event->report[4]) * SCALE_Q(14);
 8008296:	683b      	ldr	r3, [r7, #0]
 8008298:	3316      	adds	r3, #22
 800829a:	4618      	mov	r0, r3
 800829c:	f000 fa47 	bl	800872e <read16>
 80082a0:	4603      	mov	r3, r0
 80082a2:	ee07 3a90 	vmov	s15, r3
 80082a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80082aa:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800834c <decodeGyroIntegratedRV+0x104>
 80082ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	edc3 7a07 	vstr	s15, [r3, #28]
    value->un.gyroIntegratedRV.real = read16(&event->report[6]) * SCALE_Q(14);
 80082b8:	683b      	ldr	r3, [r7, #0]
 80082ba:	3318      	adds	r3, #24
 80082bc:	4618      	mov	r0, r3
 80082be:	f000 fa36 	bl	800872e <read16>
 80082c2:	4603      	mov	r3, r0
 80082c4:	ee07 3a90 	vmov	s15, r3
 80082c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80082cc:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800834c <decodeGyroIntegratedRV+0x104>
 80082d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	edc3 7a08 	vstr	s15, [r3, #32]
    value->un.gyroIntegratedRV.angVelX = read16(&event->report[8]) * SCALE_Q(10);
 80082da:	683b      	ldr	r3, [r7, #0]
 80082dc:	331a      	adds	r3, #26
 80082de:	4618      	mov	r0, r3
 80082e0:	f000 fa25 	bl	800872e <read16>
 80082e4:	4603      	mov	r3, r0
 80082e6:	ee07 3a90 	vmov	s15, r3
 80082ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80082ee:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8008350 <decodeGyroIntegratedRV+0x108>
 80082f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
    value->un.gyroIntegratedRV.angVelY = read16(&event->report[10]) * SCALE_Q(10);
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	331c      	adds	r3, #28
 8008300:	4618      	mov	r0, r3
 8008302:	f000 fa14 	bl	800872e <read16>
 8008306:	4603      	mov	r3, r0
 8008308:	ee07 3a90 	vmov	s15, r3
 800830c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008310:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8008350 <decodeGyroIntegratedRV+0x108>
 8008314:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    value->un.gyroIntegratedRV.angVelZ = read16(&event->report[12]) * SCALE_Q(10);
 800831e:	683b      	ldr	r3, [r7, #0]
 8008320:	331e      	adds	r3, #30
 8008322:	4618      	mov	r0, r3
 8008324:	f000 fa03 	bl	800872e <read16>
 8008328:	4603      	mov	r3, r0
 800832a:	ee07 3a90 	vmov	s15, r3
 800832e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008332:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8008350 <decodeGyroIntegratedRV+0x108>
 8008336:	ee67 7a87 	vmul.f32	s15, s15, s14
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c

    return SH2_OK;
 8008340:	2300      	movs	r3, #0
}
 8008342:	4618      	mov	r0, r3
 8008344:	3708      	adds	r7, #8
 8008346:	46bd      	mov	sp, r7
 8008348:	bd80      	pop	{r7, pc}
 800834a:	bf00      	nop
 800834c:	38800000 	.word	0x38800000
 8008350:	3a800000 	.word	0x3a800000

08008354 <decodeIZroRequest>:

static int decodeIZroRequest(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8008354:	b480      	push	{r7}
 8008356:	b083      	sub	sp, #12
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
 800835c:	6039      	str	r1, [r7, #0]
    value->un.izroRequest.intent = (sh2_IZroMotionIntent_t)event->report[4];
 800835e:	683b      	ldr	r3, [r7, #0]
 8008360:	7d9a      	ldrb	r2, [r3, #22]
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	751a      	strb	r2, [r3, #20]
    value->un.izroRequest.request = (sh2_IZroMotionRequest_t)event->report[5];
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	7dda      	ldrb	r2, [r3, #23]
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	755a      	strb	r2, [r3, #21]

    return SH2_OK;
 800836e:	2300      	movs	r3, #0
}
 8008370:	4618      	mov	r0, r3
 8008372:	370c      	adds	r7, #12
 8008374:	46bd      	mov	sp, r7
 8008376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837a:	4770      	bx	lr

0800837c <decodeRawOptFlow>:

static int decodeRawOptFlow(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 800837c:	b580      	push	{r7, lr}
 800837e:	b082      	sub	sp, #8
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
 8008384:	6039      	str	r1, [r7, #0]
    // Decode Raw optical flow
    value->un.rawOptFlow.dx = read16(&event->report[4]);
 8008386:	683b      	ldr	r3, [r7, #0]
 8008388:	3316      	adds	r3, #22
 800838a:	4618      	mov	r0, r3
 800838c:	f000 f9cf 	bl	800872e <read16>
 8008390:	4603      	mov	r3, r0
 8008392:	461a      	mov	r2, r3
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	835a      	strh	r2, [r3, #26]
    value->un.rawOptFlow.dy = read16(&event->report[6]);
 8008398:	683b      	ldr	r3, [r7, #0]
 800839a:	3318      	adds	r3, #24
 800839c:	4618      	mov	r0, r3
 800839e:	f000 f9c6 	bl	800872e <read16>
 80083a2:	4603      	mov	r3, r0
 80083a4:	461a      	mov	r2, r3
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	839a      	strh	r2, [r3, #28]
    value->un.rawOptFlow.iq = read16(&event->report[8]);
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	331a      	adds	r3, #26
 80083ae:	4618      	mov	r0, r3
 80083b0:	f000 f9bd 	bl	800872e <read16>
 80083b4:	4603      	mov	r3, r0
 80083b6:	461a      	mov	r2, r3
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	83da      	strh	r2, [r3, #30]
    value->un.rawOptFlow.resX = read8(&event->report[10]);
 80083bc:	683b      	ldr	r3, [r7, #0]
 80083be:	331c      	adds	r3, #28
 80083c0:	4618      	mov	r0, r3
 80083c2:	f000 f9a5 	bl	8008710 <read8>
 80083c6:	4603      	mov	r3, r0
 80083c8:	b2da      	uxtb	r2, r3
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	f883 2020 	strb.w	r2, [r3, #32]
    value->un.rawOptFlow.resY = read8(&event->report[11]);
 80083d0:	683b      	ldr	r3, [r7, #0]
 80083d2:	331d      	adds	r3, #29
 80083d4:	4618      	mov	r0, r3
 80083d6:	f000 f99b 	bl	8008710 <read8>
 80083da:	4603      	mov	r3, r0
 80083dc:	b2da      	uxtb	r2, r3
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    value->un.rawOptFlow.shutter = read8(&event->report[12]);
 80083e4:	683b      	ldr	r3, [r7, #0]
 80083e6:	331e      	adds	r3, #30
 80083e8:	4618      	mov	r0, r3
 80083ea:	f000 f991 	bl	8008710 <read8>
 80083ee:	4603      	mov	r3, r0
 80083f0:	b2da      	uxtb	r2, r3
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
    value->un.rawOptFlow.frameMax = read8(&event->report[13]);
 80083f8:	683b      	ldr	r3, [r7, #0]
 80083fa:	331f      	adds	r3, #31
 80083fc:	4618      	mov	r0, r3
 80083fe:	f000 f987 	bl	8008710 <read8>
 8008402:	4603      	mov	r3, r0
 8008404:	b2da      	uxtb	r2, r3
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    value->un.rawOptFlow.frameAvg = read8(&event->report[14]);
 800840c:	683b      	ldr	r3, [r7, #0]
 800840e:	3320      	adds	r3, #32
 8008410:	4618      	mov	r0, r3
 8008412:	f000 f97d 	bl	8008710 <read8>
 8008416:	4603      	mov	r3, r0
 8008418:	b2da      	uxtb	r2, r3
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    value->un.rawOptFlow.frameMin = read8(&event->report[15]);
 8008420:	683b      	ldr	r3, [r7, #0]
 8008422:	3321      	adds	r3, #33	; 0x21
 8008424:	4618      	mov	r0, r3
 8008426:	f000 f973 	bl	8008710 <read8>
 800842a:	4603      	mov	r3, r0
 800842c:	b2da      	uxtb	r2, r3
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    value->un.rawOptFlow.laserOn = read8(&event->report[16]);
 8008434:	683b      	ldr	r3, [r7, #0]
 8008436:	3322      	adds	r3, #34	; 0x22
 8008438:	4618      	mov	r0, r3
 800843a:	f000 f969 	bl	8008710 <read8>
 800843e:	4603      	mov	r3, r0
 8008440:	b2da      	uxtb	r2, r3
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
    value->un.rawOptFlow.dt = read16(&event->report[18]);
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	3324      	adds	r3, #36	; 0x24
 800844c:	4618      	mov	r0, r3
 800844e:	f000 f96e 	bl	800872e <read16>
 8008452:	4603      	mov	r3, r0
 8008454:	461a      	mov	r2, r3
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	831a      	strh	r2, [r3, #24]
    value->un.rawOptFlow.timestamp = read32(&event->report[20]);
 800845a:	683b      	ldr	r3, [r7, #0]
 800845c:	3326      	adds	r3, #38	; 0x26
 800845e:	4618      	mov	r0, r3
 8008460:	f000 f97b 	bl	800875a <read32>
 8008464:	4603      	mov	r3, r0
 8008466:	461a      	mov	r2, r3
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	615a      	str	r2, [r3, #20]
    
    return SH2_OK;
 800846c:	2300      	movs	r3, #0
}
 800846e:	4618      	mov	r0, r3
 8008470:	3708      	adds	r7, #8
 8008472:	46bd      	mov	sp, r7
 8008474:	bd80      	pop	{r7, pc}
	...

08008478 <decodeDeadReckoningPose>:

static int decodeDeadReckoningPose(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event){
 8008478:	b580      	push	{r7, lr}
 800847a:	b082      	sub	sp, #8
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
 8008480:	6039      	str	r1, [r7, #0]
    value->un.deadReckoningPose.timestamp = read32(&event->report[4]);
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	3316      	adds	r3, #22
 8008486:	4618      	mov	r0, r3
 8008488:	f000 f967 	bl	800875a <read32>
 800848c:	4603      	mov	r3, r0
 800848e:	461a      	mov	r2, r3
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	615a      	str	r2, [r3, #20]
    value->un.deadReckoningPose.linPosX = read32(&event->report[8]) * SCALE_Q(17);
 8008494:	683b      	ldr	r3, [r7, #0]
 8008496:	331a      	adds	r3, #26
 8008498:	4618      	mov	r0, r3
 800849a:	f000 f95e 	bl	800875a <read32>
 800849e:	ee07 0a90 	vmov	s15, r0
 80084a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80084a6:	ed9f 7a66 	vldr	s14, [pc, #408]	; 8008640 <decodeDeadReckoningPose+0x1c8>
 80084aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.deadReckoningPose.linPosY = read32(&event->report[12]) * SCALE_Q(17);
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	331e      	adds	r3, #30
 80084b8:	4618      	mov	r0, r3
 80084ba:	f000 f94e 	bl	800875a <read32>
 80084be:	ee07 0a90 	vmov	s15, r0
 80084c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80084c6:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8008640 <decodeDeadReckoningPose+0x1c8>
 80084ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	edc3 7a07 	vstr	s15, [r3, #28]
    value->un.deadReckoningPose.linPosZ = read32(&event->report[16]) * SCALE_Q(17);
 80084d4:	683b      	ldr	r3, [r7, #0]
 80084d6:	3322      	adds	r3, #34	; 0x22
 80084d8:	4618      	mov	r0, r3
 80084da:	f000 f93e 	bl	800875a <read32>
 80084de:	ee07 0a90 	vmov	s15, r0
 80084e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80084e6:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8008640 <decodeDeadReckoningPose+0x1c8>
 80084ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	edc3 7a08 	vstr	s15, [r3, #32]

    value->un.deadReckoningPose.i = read32(&event->report[20]) * SCALE_Q(30);
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	3326      	adds	r3, #38	; 0x26
 80084f8:	4618      	mov	r0, r3
 80084fa:	f000 f92e 	bl	800875a <read32>
 80084fe:	ee07 0a90 	vmov	s15, r0
 8008502:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008506:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8008644 <decodeDeadReckoningPose+0x1cc>
 800850a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
    value->un.deadReckoningPose.j = read32(&event->report[24]) * SCALE_Q(30);
 8008514:	683b      	ldr	r3, [r7, #0]
 8008516:	332a      	adds	r3, #42	; 0x2a
 8008518:	4618      	mov	r0, r3
 800851a:	f000 f91e 	bl	800875a <read32>
 800851e:	ee07 0a90 	vmov	s15, r0
 8008522:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008526:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8008644 <decodeDeadReckoningPose+0x1cc>
 800852a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    value->un.deadReckoningPose.k = read32(&event->report[28]) * SCALE_Q(30);
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	332e      	adds	r3, #46	; 0x2e
 8008538:	4618      	mov	r0, r3
 800853a:	f000 f90e 	bl	800875a <read32>
 800853e:	ee07 0a90 	vmov	s15, r0
 8008542:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008546:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8008644 <decodeDeadReckoningPose+0x1cc>
 800854a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
    value->un.deadReckoningPose.real = read32(&event->report[32]) * SCALE_Q(30);
 8008554:	683b      	ldr	r3, [r7, #0]
 8008556:	3332      	adds	r3, #50	; 0x32
 8008558:	4618      	mov	r0, r3
 800855a:	f000 f8fe 	bl	800875a <read32>
 800855e:	ee07 0a90 	vmov	s15, r0
 8008562:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008566:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8008644 <decodeDeadReckoningPose+0x1cc>
 800856a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30

    value->un.deadReckoningPose.linVelX = read32(&event->report[36]) * SCALE_Q(25);
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	3336      	adds	r3, #54	; 0x36
 8008578:	4618      	mov	r0, r3
 800857a:	f000 f8ee 	bl	800875a <read32>
 800857e:	ee07 0a90 	vmov	s15, r0
 8008582:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008586:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8008648 <decodeDeadReckoningPose+0x1d0>
 800858a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
    value->un.deadReckoningPose.linVelY = read32(&event->report[40]) * SCALE_Q(25);
 8008594:	683b      	ldr	r3, [r7, #0]
 8008596:	333a      	adds	r3, #58	; 0x3a
 8008598:	4618      	mov	r0, r3
 800859a:	f000 f8de 	bl	800875a <read32>
 800859e:	ee07 0a90 	vmov	s15, r0
 80085a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80085a6:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8008648 <decodeDeadReckoningPose+0x1d0>
 80085aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
    value->un.deadReckoningPose.linVelZ = read32(&event->report[44]) * SCALE_Q(25);
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	333e      	adds	r3, #62	; 0x3e
 80085b8:	4618      	mov	r0, r3
 80085ba:	f000 f8ce 	bl	800875a <read32>
 80085be:	ee07 0a90 	vmov	s15, r0
 80085c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80085c6:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8008648 <decodeDeadReckoningPose+0x1d0>
 80085ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c

    value->un.deadReckoningPose.angVelX = read32(&event->report[48]) * SCALE_Q(25);
 80085d4:	683b      	ldr	r3, [r7, #0]
 80085d6:	3342      	adds	r3, #66	; 0x42
 80085d8:	4618      	mov	r0, r3
 80085da:	f000 f8be 	bl	800875a <read32>
 80085de:	ee07 0a90 	vmov	s15, r0
 80085e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80085e6:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8008648 <decodeDeadReckoningPose+0x1d0>
 80085ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
    value->un.deadReckoningPose.angVelY = read32(&event->report[52]) * SCALE_Q(25);
 80085f4:	683b      	ldr	r3, [r7, #0]
 80085f6:	3346      	adds	r3, #70	; 0x46
 80085f8:	4618      	mov	r0, r3
 80085fa:	f000 f8ae 	bl	800875a <read32>
 80085fe:	ee07 0a90 	vmov	s15, r0
 8008602:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008606:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8008648 <decodeDeadReckoningPose+0x1d0>
 800860a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
    value->un.deadReckoningPose.angVelZ = read32(&event->report[56]) * SCALE_Q(25);
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	334a      	adds	r3, #74	; 0x4a
 8008618:	4618      	mov	r0, r3
 800861a:	f000 f89e 	bl	800875a <read32>
 800861e:	ee07 0a90 	vmov	s15, r0
 8008622:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008626:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8008648 <decodeDeadReckoningPose+0x1d0>
 800862a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
    return SH2_OK;
 8008634:	2300      	movs	r3, #0
}
 8008636:	4618      	mov	r0, r3
 8008638:	3708      	adds	r7, #8
 800863a:	46bd      	mov	sp, r7
 800863c:	bd80      	pop	{r7, pc}
 800863e:	bf00      	nop
 8008640:	37000000 	.word	0x37000000
 8008644:	30800000 	.word	0x30800000
 8008648:	33000000 	.word	0x33000000

0800864c <decodeWheelEncoder>:

static int decodeWheelEncoder(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event){
 800864c:	b580      	push	{r7, lr}
 800864e:	b082      	sub	sp, #8
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
 8008654:	6039      	str	r1, [r7, #0]
    value->un.wheelEncoder.timestamp = read32(&event->report[4]);
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	3316      	adds	r3, #22
 800865a:	4618      	mov	r0, r3
 800865c:	f000 f87d 	bl	800875a <read32>
 8008660:	4603      	mov	r3, r0
 8008662:	461a      	mov	r2, r3
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	615a      	str	r2, [r3, #20]
    value->un.wheelEncoder.wheelIndex = read8(&event->report[8]);
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	331a      	adds	r3, #26
 800866c:	4618      	mov	r0, r3
 800866e:	f000 f84f 	bl	8008710 <read8>
 8008672:	4603      	mov	r3, r0
 8008674:	b2da      	uxtb	r2, r3
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	761a      	strb	r2, [r3, #24]
    value->un.wheelEncoder.dataType = read8(&event->report[9]);
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	331b      	adds	r3, #27
 800867e:	4618      	mov	r0, r3
 8008680:	f000 f846 	bl	8008710 <read8>
 8008684:	4603      	mov	r3, r0
 8008686:	b2da      	uxtb	r2, r3
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	765a      	strb	r2, [r3, #25]
    value->un.wheelEncoder.data = read16(&event->report[10]);
 800868c:	683b      	ldr	r3, [r7, #0]
 800868e:	331c      	adds	r3, #28
 8008690:	4618      	mov	r0, r3
 8008692:	f000 f84c 	bl	800872e <read16>
 8008696:	4603      	mov	r3, r0
 8008698:	b29a      	uxth	r2, r3
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	835a      	strh	r2, [r3, #26]
    return SH2_OK;
 800869e:	2300      	movs	r3, #0
}
 80086a0:	4618      	mov	r0, r3
 80086a2:	3708      	adds	r7, #8
 80086a4:	46bd      	mov	sp, r7
 80086a6:	bd80      	pop	{r7, pc}

080086a8 <readu16>:
{
    *p = (uint8_t)(value & 0xFF);
}

uint16_t readu16(const uint8_t *p)
{
 80086a8:	b480      	push	{r7}
 80086aa:	b085      	sub	sp, #20
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
    uint16_t retval = p[0] | (p[1] << 8);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	781b      	ldrb	r3, [r3, #0]
 80086b4:	b21a      	sxth	r2, r3
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	3301      	adds	r3, #1
 80086ba:	781b      	ldrb	r3, [r3, #0]
 80086bc:	021b      	lsls	r3, r3, #8
 80086be:	b21b      	sxth	r3, r3
 80086c0:	4313      	orrs	r3, r2
 80086c2:	b21b      	sxth	r3, r3
 80086c4:	81fb      	strh	r3, [r7, #14]
    return retval;
 80086c6:	89fb      	ldrh	r3, [r7, #14]
}
 80086c8:	4618      	mov	r0, r3
 80086ca:	3714      	adds	r7, #20
 80086cc:	46bd      	mov	sp, r7
 80086ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d2:	4770      	bx	lr

080086d4 <readu32>:
    value >>= 8;
    *p = (uint8_t)(value & 0xFF);
}

uint32_t readu32(const uint8_t *p)
{
 80086d4:	b480      	push	{r7}
 80086d6:	b085      	sub	sp, #20
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
    uint32_t retval = p[0] | (p[1] << 8) | (p[2] << 16) | (p[3] << 24);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	781b      	ldrb	r3, [r3, #0]
 80086e0:	461a      	mov	r2, r3
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	3301      	adds	r3, #1
 80086e6:	781b      	ldrb	r3, [r3, #0]
 80086e8:	021b      	lsls	r3, r3, #8
 80086ea:	431a      	orrs	r2, r3
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	3302      	adds	r3, #2
 80086f0:	781b      	ldrb	r3, [r3, #0]
 80086f2:	041b      	lsls	r3, r3, #16
 80086f4:	431a      	orrs	r2, r3
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	3303      	adds	r3, #3
 80086fa:	781b      	ldrb	r3, [r3, #0]
 80086fc:	061b      	lsls	r3, r3, #24
 80086fe:	4313      	orrs	r3, r2
 8008700:	60fb      	str	r3, [r7, #12]
    return retval;
 8008702:	68fb      	ldr	r3, [r7, #12]
}
 8008704:	4618      	mov	r0, r3
 8008706:	3714      	adds	r7, #20
 8008708:	46bd      	mov	sp, r7
 800870a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870e:	4770      	bx	lr

08008710 <read8>:
    value >>= 8;
    *p = (uint8_t)(value & 0xFF);
}

int8_t read8(const uint8_t *p)
{
 8008710:	b480      	push	{r7}
 8008712:	b085      	sub	sp, #20
 8008714:	af00      	add	r7, sp, #0
 8008716:	6078      	str	r0, [r7, #4]
    int8_t retval = p[0];
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	781b      	ldrb	r3, [r3, #0]
 800871c:	73fb      	strb	r3, [r7, #15]
    return retval;
 800871e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008722:	4618      	mov	r0, r3
 8008724:	3714      	adds	r7, #20
 8008726:	46bd      	mov	sp, r7
 8008728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872c:	4770      	bx	lr

0800872e <read16>:
{
    *p = (uint8_t)(value & 0xFF);
}

int16_t read16(const uint8_t *p)
{
 800872e:	b480      	push	{r7}
 8008730:	b085      	sub	sp, #20
 8008732:	af00      	add	r7, sp, #0
 8008734:	6078      	str	r0, [r7, #4]
    int16_t retval = p[0] | (p[1] << 8);
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	781b      	ldrb	r3, [r3, #0]
 800873a:	b21a      	sxth	r2, r3
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	3301      	adds	r3, #1
 8008740:	781b      	ldrb	r3, [r3, #0]
 8008742:	021b      	lsls	r3, r3, #8
 8008744:	b21b      	sxth	r3, r3
 8008746:	4313      	orrs	r3, r2
 8008748:	81fb      	strh	r3, [r7, #14]
    return retval;
 800874a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800874e:	4618      	mov	r0, r3
 8008750:	3714      	adds	r7, #20
 8008752:	46bd      	mov	sp, r7
 8008754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008758:	4770      	bx	lr

0800875a <read32>:
    value >>= 8;
    *p = (uint8_t)(value & 0xFF);
}

int32_t read32(const uint8_t *p)
{
 800875a:	b480      	push	{r7}
 800875c:	b085      	sub	sp, #20
 800875e:	af00      	add	r7, sp, #0
 8008760:	6078      	str	r0, [r7, #4]
    int32_t retval = p[0] | (p[1] << 8) | (p[2] << 16) | (p[3] << 24);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	781b      	ldrb	r3, [r3, #0]
 8008766:	461a      	mov	r2, r3
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	3301      	adds	r3, #1
 800876c:	781b      	ldrb	r3, [r3, #0]
 800876e:	021b      	lsls	r3, r3, #8
 8008770:	431a      	orrs	r2, r3
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	3302      	adds	r3, #2
 8008776:	781b      	ldrb	r3, [r3, #0]
 8008778:	041b      	lsls	r3, r3, #16
 800877a:	431a      	orrs	r2, r3
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	3303      	adds	r3, #3
 8008780:	781b      	ldrb	r3, [r3, #0]
 8008782:	061b      	lsls	r3, r3, #24
 8008784:	4313      	orrs	r3, r2
 8008786:	60fb      	str	r3, [r7, #12]
    return retval;
 8008788:	68fb      	ldr	r3, [r7, #12]
}
 800878a:	4618      	mov	r0, r3
 800878c:	3714      	adds	r7, #20
 800878e:	46bd      	mov	sp, r7
 8008790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008794:	4770      	bx	lr
	...

08008798 <shtp_init>:

// ------------------------------------------------------------------------
// Private functions

static void shtp_init(void)
{
 8008798:	b480      	push	{r7}
 800879a:	b083      	sub	sp, #12
 800879c:	af00      	add	r7, sp, #0
    // Clear pHal pointer in every instance.  This marks them as unallocated.
    for (int n = 0; n < SHTP_INSTANCES; n++) {
 800879e:	2300      	movs	r3, #0
 80087a0:	607b      	str	r3, [r7, #4]
 80087a2:	e00b      	b.n	80087bc <shtp_init+0x24>
        instances[n].pHal = 0;
 80087a4:	4a0b      	ldr	r2, [pc, #44]	; (80087d4 <shtp_init+0x3c>)
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	f640 1114 	movw	r1, #2324	; 0x914
 80087ac:	fb01 f303 	mul.w	r3, r1, r3
 80087b0:	4413      	add	r3, r2
 80087b2:	2200      	movs	r2, #0
 80087b4:	601a      	str	r2, [r3, #0]
    for (int n = 0; n < SHTP_INSTANCES; n++) {
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	3301      	adds	r3, #1
 80087ba:	607b      	str	r3, [r7, #4]
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	2b00      	cmp	r3, #0
 80087c0:	ddf0      	ble.n	80087a4 <shtp_init+0xc>
    }

    // Set the initialized flag so this doesn't happen again.
    shtp_initialized = true;
 80087c2:	4b05      	ldr	r3, [pc, #20]	; (80087d8 <shtp_init+0x40>)
 80087c4:	2201      	movs	r2, #1
 80087c6:	701a      	strb	r2, [r3, #0]
}
 80087c8:	bf00      	nop
 80087ca:	370c      	adds	r7, #12
 80087cc:	46bd      	mov	sp, r7
 80087ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d2:	4770      	bx	lr
 80087d4:	24002314 	.word	0x24002314
 80087d8:	24002c28 	.word	0x24002c28

080087dc <getInstance>:

static shtp_t *getInstance(void)
{
 80087dc:	b480      	push	{r7}
 80087de:	b083      	sub	sp, #12
 80087e0:	af00      	add	r7, sp, #0
    for (int n = 0; n < SHTP_INSTANCES; n++) {
 80087e2:	2300      	movs	r3, #0
 80087e4:	607b      	str	r3, [r7, #4]
 80087e6:	e014      	b.n	8008812 <getInstance+0x36>
        if (instances[n].pHal == 0) {
 80087e8:	4a0f      	ldr	r2, [pc, #60]	; (8008828 <getInstance+0x4c>)
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	f640 1114 	movw	r1, #2324	; 0x914
 80087f0:	fb01 f303 	mul.w	r3, r1, r3
 80087f4:	4413      	add	r3, r2
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d107      	bne.n	800880c <getInstance+0x30>
            // This instance is free
            return &instances[n];
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	f640 1214 	movw	r2, #2324	; 0x914
 8008802:	fb02 f303 	mul.w	r3, r2, r3
 8008806:	4a08      	ldr	r2, [pc, #32]	; (8008828 <getInstance+0x4c>)
 8008808:	4413      	add	r3, r2
 800880a:	e006      	b.n	800881a <getInstance+0x3e>
    for (int n = 0; n < SHTP_INSTANCES; n++) {
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	3301      	adds	r3, #1
 8008810:	607b      	str	r3, [r7, #4]
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2b00      	cmp	r3, #0
 8008816:	dde7      	ble.n	80087e8 <getInstance+0xc>
        }
    }

    // Can't give an instance, none are free
    return 0;
 8008818:	2300      	movs	r3, #0
}
 800881a:	4618      	mov	r0, r3
 800881c:	370c      	adds	r7, #12
 800881e:	46bd      	mov	sp, r7
 8008820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008824:	4770      	bx	lr
 8008826:	bf00      	nop
 8008828:	24002314 	.word	0x24002314

0800882c <min_u16>:


static inline uint16_t min_u16(uint16_t a, uint16_t b)
{
 800882c:	b480      	push	{r7}
 800882e:	b083      	sub	sp, #12
 8008830:	af00      	add	r7, sp, #0
 8008832:	4603      	mov	r3, r0
 8008834:	460a      	mov	r2, r1
 8008836:	80fb      	strh	r3, [r7, #6]
 8008838:	4613      	mov	r3, r2
 800883a:	80bb      	strh	r3, [r7, #4]
    if (a < b) {
 800883c:	88fa      	ldrh	r2, [r7, #6]
 800883e:	88bb      	ldrh	r3, [r7, #4]
 8008840:	429a      	cmp	r2, r3
 8008842:	d201      	bcs.n	8008848 <min_u16+0x1c>
        return a;
 8008844:	88fb      	ldrh	r3, [r7, #6]
 8008846:	e000      	b.n	800884a <min_u16+0x1e>
    }
    else {
        return b;
 8008848:	88bb      	ldrh	r3, [r7, #4]
    }
}
 800884a:	4618      	mov	r0, r3
 800884c:	370c      	adds	r7, #12
 800884e:	46bd      	mov	sp, r7
 8008850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008854:	4770      	bx	lr

08008856 <txProcess>:

// Send a cargo as a sequence of transports
static int txProcess(shtp_t *pShtp, uint8_t chan, const uint8_t* pData, uint32_t len)
{
 8008856:	b590      	push	{r4, r7, lr}
 8008858:	b089      	sub	sp, #36	; 0x24
 800885a:	af00      	add	r7, sp, #0
 800885c:	60f8      	str	r0, [r7, #12]
 800885e:	607a      	str	r2, [r7, #4]
 8008860:	603b      	str	r3, [r7, #0]
 8008862:	460b      	mov	r3, r1
 8008864:	72fb      	strb	r3, [r7, #11]
    int status = SH2_OK;
 8008866:	2300      	movs	r3, #0
 8008868:	61fb      	str	r3, [r7, #28]
    
    bool continuation = false;
 800886a:	2300      	movs	r3, #0
 800886c:	76fb      	strb	r3, [r7, #27]
    uint16_t cursor = 0;
 800886e:	2300      	movs	r3, #0
 8008870:	833b      	strh	r3, [r7, #24]
    uint16_t remaining;
    uint16_t transferLen;  // length of transfer, minus the header
    uint16_t lenField;

    cursor = 0;
 8008872:	2300      	movs	r3, #0
 8008874:	833b      	strh	r3, [r7, #24]
    remaining = len;
 8008876:	683b      	ldr	r3, [r7, #0]
 8008878:	82fb      	strh	r3, [r7, #22]
    while (remaining > 0) {
 800887a:	e079      	b.n	8008970 <txProcess+0x11a>
        // How much data (not header) can we send in next transfer
        transferLen = min_u16(remaining, SH2_HAL_MAX_TRANSFER_OUT-SHTP_HDR_LEN);
 800887c:	8afb      	ldrh	r3, [r7, #22]
 800887e:	217c      	movs	r1, #124	; 0x7c
 8008880:	4618      	mov	r0, r3
 8008882:	f7ff ffd3 	bl	800882c <min_u16>
 8008886:	4603      	mov	r3, r0
 8008888:	82bb      	strh	r3, [r7, #20]
        
        // Length field will be transferLen + SHTP_HDR_LEN
        lenField = transferLen + SHTP_HDR_LEN;
 800888a:	8abb      	ldrh	r3, [r7, #20]
 800888c:	3304      	adds	r3, #4
 800888e:	827b      	strh	r3, [r7, #18]

        // Put the header in the out buffer
        pShtp->outTransfer[0] = lenField & 0xFF;
 8008890:	8a7b      	ldrh	r3, [r7, #18]
 8008892:	b2da      	uxtb	r2, r3
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	731a      	strb	r2, [r3, #12]
        pShtp->outTransfer[1] = (lenField >> 8) & 0x7F;
 8008898:	8a7b      	ldrh	r3, [r7, #18]
 800889a:	0a1b      	lsrs	r3, r3, #8
 800889c:	b29b      	uxth	r3, r3
 800889e:	b2db      	uxtb	r3, r3
 80088a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80088a4:	b2da      	uxtb	r2, r3
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	735a      	strb	r2, [r3, #13]
        if (continuation) {
 80088aa:	7efb      	ldrb	r3, [r7, #27]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d006      	beq.n	80088be <txProcess+0x68>
            pShtp->outTransfer[1] |= 0x80;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	7b5b      	ldrb	r3, [r3, #13]
 80088b4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80088b8:	b2da      	uxtb	r2, r3
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	735a      	strb	r2, [r3, #13]
        }
        pShtp->outTransfer[2] = chan;
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	7afa      	ldrb	r2, [r7, #11]
 80088c2:	739a      	strb	r2, [r3, #14]
        pShtp->outTransfer[3] = pShtp->chan[chan].nextOutSeq++;
 80088c4:	7afa      	ldrb	r2, [r7, #11]
 80088c6:	68f9      	ldr	r1, [r7, #12]
 80088c8:	4613      	mov	r3, r2
 80088ca:	005b      	lsls	r3, r3, #1
 80088cc:	4413      	add	r3, r2
 80088ce:	009b      	lsls	r3, r3, #2
 80088d0:	440b      	add	r3, r1
 80088d2:	f603 0398 	addw	r3, r3, #2200	; 0x898
 80088d6:	7819      	ldrb	r1, [r3, #0]
 80088d8:	1c4b      	adds	r3, r1, #1
 80088da:	b2dc      	uxtb	r4, r3
 80088dc:	68f8      	ldr	r0, [r7, #12]
 80088de:	4613      	mov	r3, r2
 80088e0:	005b      	lsls	r3, r3, #1
 80088e2:	4413      	add	r3, r2
 80088e4:	009b      	lsls	r3, r3, #2
 80088e6:	4403      	add	r3, r0
 80088e8:	f603 0398 	addw	r3, r3, #2200	; 0x898
 80088ec:	4622      	mov	r2, r4
 80088ee:	701a      	strb	r2, [r3, #0]
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	460a      	mov	r2, r1
 80088f4:	73da      	strb	r2, [r3, #15]

        // Stage one tranfer in the out buffer
        memcpy(pShtp->outTransfer+SHTP_HDR_LEN, pData+cursor, transferLen);
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	330c      	adds	r3, #12
 80088fa:	1d18      	adds	r0, r3, #4
 80088fc:	8b3b      	ldrh	r3, [r7, #24]
 80088fe:	687a      	ldr	r2, [r7, #4]
 8008900:	4413      	add	r3, r2
 8008902:	8aba      	ldrh	r2, [r7, #20]
 8008904:	4619      	mov	r1, r3
 8008906:	f020 fce6 	bl	80292d6 <memcpy>
        remaining -= transferLen;
 800890a:	8afa      	ldrh	r2, [r7, #22]
 800890c:	8abb      	ldrh	r3, [r7, #20]
 800890e:	1ad3      	subs	r3, r2, r3
 8008910:	82fb      	strh	r3, [r7, #22]
        cursor += transferLen;
 8008912:	8b3a      	ldrh	r2, [r7, #24]
 8008914:	8abb      	ldrh	r3, [r7, #20]
 8008916:	4413      	add	r3, r2
 8008918:	833b      	strh	r3, [r7, #24]

        // Transmit (try repeatedly while HAL write returns 0)
        status = pShtp->pHal->write(pShtp->pHal, pShtp->outTransfer, lenField);
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	68db      	ldr	r3, [r3, #12]
 8008920:	68fa      	ldr	r2, [r7, #12]
 8008922:	6810      	ldr	r0, [r2, #0]
 8008924:	68fa      	ldr	r2, [r7, #12]
 8008926:	f102 010c 	add.w	r1, r2, #12
 800892a:	8a7a      	ldrh	r2, [r7, #18]
 800892c:	4798      	blx	r3
 800892e:	61f8      	str	r0, [r7, #28]
        while (status == 0)
 8008930:	e00d      	b.n	800894e <txProcess+0xf8>
        {
            shtp_service(pShtp);
 8008932:	68f8      	ldr	r0, [r7, #12]
 8008934:	f000 fa2d 	bl	8008d92 <shtp_service>
            status = pShtp->pHal->write(pShtp->pHal, pShtp->outTransfer, lenField);
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	68db      	ldr	r3, [r3, #12]
 800893e:	68fa      	ldr	r2, [r7, #12]
 8008940:	6810      	ldr	r0, [r2, #0]
 8008942:	68fa      	ldr	r2, [r7, #12]
 8008944:	f102 010c 	add.w	r1, r2, #12
 8008948:	8a7a      	ldrh	r2, [r7, #18]
 800894a:	4798      	blx	r3
 800894c:	61f8      	str	r0, [r7, #28]
        while (status == 0)
 800894e:	69fb      	ldr	r3, [r7, #28]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d0ee      	beq.n	8008932 <txProcess+0xdc>
        }
        
        if (status < 0)
 8008954:	69fb      	ldr	r3, [r7, #28]
 8008956:	2b00      	cmp	r3, #0
 8008958:	da08      	bge.n	800896c <txProcess+0x116>
        {
            // Error, throw away this cargo
            pShtp->txDiscards++;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	f8d3 390c 	ldr.w	r3, [r3, #2316]	; 0x90c
 8008960:	1c5a      	adds	r2, r3, #1
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	f8c3 290c 	str.w	r2, [r3, #2316]	; 0x90c
            return status;
 8008968:	69fb      	ldr	r3, [r7, #28]
 800896a:	e005      	b.n	8008978 <txProcess+0x122>
        }

        // For the rest of this transmission, packets are continuations.
        continuation = true;
 800896c:	2301      	movs	r3, #1
 800896e:	76fb      	strb	r3, [r7, #27]
    while (remaining > 0) {
 8008970:	8afb      	ldrh	r3, [r7, #22]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d182      	bne.n	800887c <txProcess+0x26>
    }

    return SH2_OK;
 8008976:	2300      	movs	r3, #0
}
 8008978:	4618      	mov	r0, r3
 800897a:	3724      	adds	r7, #36	; 0x24
 800897c:	46bd      	mov	sp, r7
 800897e:	bd90      	pop	{r4, r7, pc}

08008980 <rxAssemble>:

static void rxAssemble(shtp_t *pShtp, uint8_t *in, uint16_t len, uint32_t t_us)
{
 8008980:	b590      	push	{r4, r7, lr}
 8008982:	b087      	sub	sp, #28
 8008984:	af00      	add	r7, sp, #0
 8008986:	60f8      	str	r0, [r7, #12]
 8008988:	60b9      	str	r1, [r7, #8]
 800898a:	603b      	str	r3, [r7, #0]
 800898c:	4613      	mov	r3, r2
 800898e:	80fb      	strh	r3, [r7, #6]
    uint16_t payloadLen;
    bool continuation;
    uint8_t chan = 0;
 8008990:	2300      	movs	r3, #0
 8008992:	75fb      	strb	r3, [r7, #23]
    uint8_t seq = 0;
 8008994:	2300      	movs	r3, #0
 8008996:	75bb      	strb	r3, [r7, #22]

    // discard invalid short fragments
    if (len < SHTP_HDR_LEN) {
 8008998:	88fb      	ldrh	r3, [r7, #6]
 800899a:	2b03      	cmp	r3, #3
 800899c:	d813      	bhi.n	80089c6 <rxAssemble+0x46>
        pShtp->rxShortFragments++;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	f8d3 38fc 	ldr.w	r3, [r3, #2300]	; 0x8fc
 80089a4:	1c5a      	adds	r2, r3, #1
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
        if (pShtp->eventCallback) {
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	685b      	ldr	r3, [r3, #4]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	f000 813a 	beq.w	8008c2a <rxAssemble+0x2aa>
            pShtp->eventCallback(pShtp->eventCookie, SHTP_SHORT_FRAGMENT);
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	685b      	ldr	r3, [r3, #4]
 80089ba:	68fa      	ldr	r2, [r7, #12]
 80089bc:	6892      	ldr	r2, [r2, #8]
 80089be:	2101      	movs	r1, #1
 80089c0:	4610      	mov	r0, r2
 80089c2:	4798      	blx	r3
        }
        return;
 80089c4:	e131      	b.n	8008c2a <rxAssemble+0x2aa>
    }
    
    // Interpret header fields
    payloadLen = (in[0] + (in[1] << 8)) & (~0x8000);
 80089c6:	68bb      	ldr	r3, [r7, #8]
 80089c8:	781b      	ldrb	r3, [r3, #0]
 80089ca:	b29a      	uxth	r2, r3
 80089cc:	68bb      	ldr	r3, [r7, #8]
 80089ce:	3301      	adds	r3, #1
 80089d0:	781b      	ldrb	r3, [r3, #0]
 80089d2:	b29b      	uxth	r3, r3
 80089d4:	021b      	lsls	r3, r3, #8
 80089d6:	b29b      	uxth	r3, r3
 80089d8:	4413      	add	r3, r2
 80089da:	b29b      	uxth	r3, r3
 80089dc:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80089e0:	82bb      	strh	r3, [r7, #20]
    continuation = ((in[1] & 0x80) != 0);
 80089e2:	68bb      	ldr	r3, [r7, #8]
 80089e4:	3301      	adds	r3, #1
 80089e6:	781b      	ldrb	r3, [r3, #0]
 80089e8:	b25b      	sxtb	r3, r3
 80089ea:	b2db      	uxtb	r3, r3
 80089ec:	09db      	lsrs	r3, r3, #7
 80089ee:	74fb      	strb	r3, [r7, #19]
    chan = in[2];
 80089f0:	68bb      	ldr	r3, [r7, #8]
 80089f2:	789b      	ldrb	r3, [r3, #2]
 80089f4:	75fb      	strb	r3, [r7, #23]
    seq = in[3];
 80089f6:	68bb      	ldr	r3, [r7, #8]
 80089f8:	78db      	ldrb	r3, [r3, #3]
 80089fa:	75bb      	strb	r3, [r7, #22]

    if (seq != pShtp->chan[chan].nextInSeq){
 80089fc:	7dfa      	ldrb	r2, [r7, #23]
 80089fe:	68f9      	ldr	r1, [r7, #12]
 8008a00:	4613      	mov	r3, r2
 8008a02:	005b      	lsls	r3, r3, #1
 8008a04:	4413      	add	r3, r2
 8008a06:	009b      	lsls	r3, r3, #2
 8008a08:	440b      	add	r3, r1
 8008a0a:	f603 0399 	addw	r3, r3, #2201	; 0x899
 8008a0e:	781b      	ldrb	r3, [r3, #0]
 8008a10:	7dba      	ldrb	r2, [r7, #22]
 8008a12:	429a      	cmp	r2, r3
 8008a14:	d00a      	beq.n	8008a2c <rxAssemble+0xac>
        if (pShtp->eventCallback) {
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	685b      	ldr	r3, [r3, #4]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d006      	beq.n	8008a2c <rxAssemble+0xac>
            pShtp->eventCallback(pShtp->eventCookie,
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	685b      	ldr	r3, [r3, #4]
 8008a22:	68fa      	ldr	r2, [r7, #12]
 8008a24:	6892      	ldr	r2, [r2, #8]
 8008a26:	2106      	movs	r1, #6
 8008a28:	4610      	mov	r0, r2
 8008a2a:	4798      	blx	r3
                                 SHTP_BAD_SN);
        }
    }
    
    if (payloadLen < SHTP_HDR_LEN) {
 8008a2c:	8abb      	ldrh	r3, [r7, #20]
 8008a2e:	2b03      	cmp	r3, #3
 8008a30:	d813      	bhi.n	8008a5a <rxAssemble+0xda>
        pShtp->rxShortFragments++;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	f8d3 38fc 	ldr.w	r3, [r3, #2300]	; 0x8fc
 8008a38:	1c5a      	adds	r2, r3, #1
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
        if (pShtp->eventCallback) {
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	685b      	ldr	r3, [r3, #4]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	f000 80f2 	beq.w	8008c2e <rxAssemble+0x2ae>
            pShtp->eventCallback(pShtp->eventCookie, SHTP_SHORT_FRAGMENT);
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	685b      	ldr	r3, [r3, #4]
 8008a4e:	68fa      	ldr	r2, [r7, #12]
 8008a50:	6892      	ldr	r2, [r2, #8]
 8008a52:	2101      	movs	r1, #1
 8008a54:	4610      	mov	r0, r2
 8008a56:	4798      	blx	r3
        }
        return;
 8008a58:	e0e9      	b.n	8008c2e <rxAssemble+0x2ae>
    }
        
    if (chan >= SHTP_MAX_CHANS) {
 8008a5a:	7dfb      	ldrb	r3, [r7, #23]
 8008a5c:	2b07      	cmp	r3, #7
 8008a5e:	d913      	bls.n	8008a88 <rxAssemble+0x108>
        // Invalid channel id.
        pShtp->rxBadChan++;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
 8008a66:	1c5a      	adds	r2, r3, #1
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	f8c3 28f8 	str.w	r2, [r3, #2296]	; 0x8f8

        if (pShtp->eventCallback) {
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	685b      	ldr	r3, [r3, #4]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	f000 80dd 	beq.w	8008c32 <rxAssemble+0x2b2>
            pShtp->eventCallback(pShtp->eventCookie, SHTP_BAD_RX_CHAN);
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	685b      	ldr	r3, [r3, #4]
 8008a7c:	68fa      	ldr	r2, [r7, #12]
 8008a7e:	6892      	ldr	r2, [r2, #8]
 8008a80:	2103      	movs	r1, #3
 8008a82:	4610      	mov	r0, r2
 8008a84:	4798      	blx	r3
        }
        return;
 8008a86:	e0d4      	b.n	8008c32 <rxAssemble+0x2b2>
    }

    // Discard earlier assembly in progress if the received data doesn't match it.
    if (pShtp->inRemaining) {
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	f8b3 308c 	ldrh.w	r3, [r3, #140]	; 0x8c
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d040      	beq.n	8008b14 <rxAssemble+0x194>
        // Check this against previously received data.
        if (!continuation ||
 8008a92:	7cfb      	ldrb	r3, [r7, #19]
 8008a94:	f083 0301 	eor.w	r3, r3, #1
 8008a98:	b2db      	uxtb	r3, r3
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d119      	bne.n	8008ad2 <rxAssemble+0x152>
            (chan != pShtp->inChan) ||
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	f893 308e 	ldrb.w	r3, [r3, #142]	; 0x8e
        if (!continuation ||
 8008aa4:	7dfa      	ldrb	r2, [r7, #23]
 8008aa6:	429a      	cmp	r2, r3
 8008aa8:	d113      	bne.n	8008ad2 <rxAssemble+0x152>
            (seq != pShtp->chan[chan].nextInSeq) ||
 8008aaa:	7dfa      	ldrb	r2, [r7, #23]
 8008aac:	68f9      	ldr	r1, [r7, #12]
 8008aae:	4613      	mov	r3, r2
 8008ab0:	005b      	lsls	r3, r3, #1
 8008ab2:	4413      	add	r3, r2
 8008ab4:	009b      	lsls	r3, r3, #2
 8008ab6:	440b      	add	r3, r1
 8008ab8:	f603 0399 	addw	r3, r3, #2201	; 0x899
 8008abc:	781b      	ldrb	r3, [r3, #0]
            (chan != pShtp->inChan) ||
 8008abe:	7dba      	ldrb	r2, [r7, #22]
 8008ac0:	429a      	cmp	r2, r3
 8008ac2:	d106      	bne.n	8008ad2 <rxAssemble+0x152>
            (payloadLen-SHTP_HDR_LEN != pShtp->inRemaining)) {
 8008ac4:	8abb      	ldrh	r3, [r7, #20]
 8008ac6:	3b04      	subs	r3, #4
 8008ac8:	68fa      	ldr	r2, [r7, #12]
 8008aca:	f8b2 208c 	ldrh.w	r2, [r2, #140]	; 0x8c
            (seq != pShtp->chan[chan].nextInSeq) ||
 8008ace:	4293      	cmp	r3, r2
 8008ad0:	d020      	beq.n	8008b14 <rxAssemble+0x194>
            
            if (pShtp->eventCallback) {
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	685b      	ldr	r3, [r3, #4]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d006      	beq.n	8008ae8 <rxAssemble+0x168>
                pShtp->eventCallback(pShtp->eventCookie,
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	685b      	ldr	r3, [r3, #4]
 8008ade:	68fa      	ldr	r2, [r7, #12]
 8008ae0:	6892      	ldr	r2, [r2, #8]
 8008ae2:	2105      	movs	r1, #5
 8008ae4:	4610      	mov	r0, r2
 8008ae6:	4798      	blx	r3
                                     SHTP_BAD_FRAGMENT);
            }
            
            // This fragment doesn't fit with previous one, discard earlier data
            pShtp->inRemaining = 0;
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	2200      	movs	r2, #0
 8008aec:	f8a3 208c 	strh.w	r2, [r3, #140]	; 0x8c

            pShtp->rxInterruptedPayloads++;
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	f8d3 3904 	ldr.w	r3, [r3, #2308]	; 0x904
 8008af6:	1c5a      	adds	r2, r3, #1
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
            if (pShtp->eventCallback) {
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	685b      	ldr	r3, [r3, #4]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d006      	beq.n	8008b14 <rxAssemble+0x194>
                pShtp->eventCallback(pShtp->eventCookie, SHTP_INTERRUPTED_PAYLOAD);
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	685b      	ldr	r3, [r3, #4]
 8008b0a:	68fa      	ldr	r2, [r7, #12]
 8008b0c:	6892      	ldr	r2, [r2, #8]
 8008b0e:	2107      	movs	r1, #7
 8008b10:	4610      	mov	r0, r2
 8008b12:	4798      	blx	r3
            }
        }
    }

    if (pShtp->inRemaining == 0) {
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	f8b3 308c 	ldrh.w	r3, [r3, #140]	; 0x8c
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d122      	bne.n	8008b64 <rxAssemble+0x1e4>
        if (payloadLen > sizeof(pShtp->inPayload)) {
 8008b1e:	8abb      	ldrh	r3, [r7, #20]
 8008b20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b24:	d912      	bls.n	8008b4c <rxAssemble+0x1cc>
            // Error: This payload won't fit! Discard it.
            pShtp->rxTooLargePayloads++;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	f8d3 3900 	ldr.w	r3, [r3, #2304]	; 0x900
 8008b2c:	1c5a      	adds	r2, r3, #1
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
            
            if (pShtp->eventCallback) {
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	685b      	ldr	r3, [r3, #4]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d07c      	beq.n	8008c36 <rxAssemble+0x2b6>
                pShtp->eventCallback(pShtp->eventCookie, SHTP_TOO_LARGE_PAYLOADS);
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	685b      	ldr	r3, [r3, #4]
 8008b40:	68fa      	ldr	r2, [r7, #12]
 8008b42:	6892      	ldr	r2, [r2, #8]
 8008b44:	2102      	movs	r1, #2
 8008b46:	4610      	mov	r0, r2
 8008b48:	4798      	blx	r3
            }
            return;
 8008b4a:	e074      	b.n	8008c36 <rxAssemble+0x2b6>
        }

        // This represents a new payload

        // Store timestamp
        pShtp->inTimestamp = t_us;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	683a      	ldr	r2, [r7, #0]
 8008b50:	f8c3 2494 	str.w	r2, [r3, #1172]	; 0x494

        // Start a new assembly.
        pShtp->inCursor = 0;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	2200      	movs	r2, #0
 8008b58:	f8a3 2490 	strh.w	r2, [r3, #1168]	; 0x490
        pShtp->inChan = chan;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	7dfa      	ldrb	r2, [r7, #23]
 8008b60:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
    }

    // Append the new fragment to the payload under construction.
    if (len > payloadLen) {
 8008b64:	88fa      	ldrh	r2, [r7, #6]
 8008b66:	8abb      	ldrh	r3, [r7, #20]
 8008b68:	429a      	cmp	r2, r3
 8008b6a:	d901      	bls.n	8008b70 <rxAssemble+0x1f0>
        // Only use the valid portion of the transfer
        len = payloadLen;
 8008b6c:	8abb      	ldrh	r3, [r7, #20]
 8008b6e:	80fb      	strh	r3, [r7, #6]
    }
    memcpy(pShtp->inPayload + pShtp->inCursor, in+SHTP_HDR_LEN, len-SHTP_HDR_LEN);
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	338f      	adds	r3, #143	; 0x8f
 8008b74:	68fa      	ldr	r2, [r7, #12]
 8008b76:	f8b2 2490 	ldrh.w	r2, [r2, #1168]	; 0x490
 8008b7a:	1898      	adds	r0, r3, r2
 8008b7c:	68bb      	ldr	r3, [r7, #8]
 8008b7e:	1d19      	adds	r1, r3, #4
 8008b80:	88fb      	ldrh	r3, [r7, #6]
 8008b82:	3b04      	subs	r3, #4
 8008b84:	461a      	mov	r2, r3
 8008b86:	f020 fba6 	bl	80292d6 <memcpy>
    pShtp->inCursor += len-SHTP_HDR_LEN;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	f8b3 2490 	ldrh.w	r2, [r3, #1168]	; 0x490
 8008b90:	88fb      	ldrh	r3, [r7, #6]
 8008b92:	4413      	add	r3, r2
 8008b94:	b29b      	uxth	r3, r3
 8008b96:	3b04      	subs	r3, #4
 8008b98:	b29a      	uxth	r2, r3
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	f8a3 2490 	strh.w	r2, [r3, #1168]	; 0x490
    pShtp->inRemaining = payloadLen - len;
 8008ba0:	8aba      	ldrh	r2, [r7, #20]
 8008ba2:	88fb      	ldrh	r3, [r7, #6]
 8008ba4:	1ad3      	subs	r3, r2, r3
 8008ba6:	b29a      	uxth	r2, r3
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	f8a3 208c 	strh.w	r2, [r3, #140]	; 0x8c

    // If whole payload received, deliver it to channel listener.
    if (pShtp->inRemaining == 0) {
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	f8b3 308c 	ldrh.w	r3, [r3, #140]	; 0x8c
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d129      	bne.n	8008c0c <rxAssemble+0x28c>

        // Call callback if there is one.
        if (pShtp->chan[chan].callback != 0) {
 8008bb8:	7dfa      	ldrb	r2, [r7, #23]
 8008bba:	68f9      	ldr	r1, [r7, #12]
 8008bbc:	4613      	mov	r3, r2
 8008bbe:	005b      	lsls	r3, r3, #1
 8008bc0:	4413      	add	r3, r2
 8008bc2:	009b      	lsls	r3, r3, #2
 8008bc4:	440b      	add	r3, r1
 8008bc6:	f603 039c 	addw	r3, r3, #2204	; 0x89c
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d01d      	beq.n	8008c0c <rxAssemble+0x28c>
            pShtp->chan[chan].callback(pShtp->chan[chan].cookie,
 8008bd0:	7dfa      	ldrb	r2, [r7, #23]
 8008bd2:	68f9      	ldr	r1, [r7, #12]
 8008bd4:	4613      	mov	r3, r2
 8008bd6:	005b      	lsls	r3, r3, #1
 8008bd8:	4413      	add	r3, r2
 8008bda:	009b      	lsls	r3, r3, #2
 8008bdc:	440b      	add	r3, r1
 8008bde:	f603 039c 	addw	r3, r3, #2204	; 0x89c
 8008be2:	681c      	ldr	r4, [r3, #0]
 8008be4:	7dfa      	ldrb	r2, [r7, #23]
 8008be6:	68f9      	ldr	r1, [r7, #12]
 8008be8:	4613      	mov	r3, r2
 8008bea:	005b      	lsls	r3, r3, #1
 8008bec:	4413      	add	r3, r2
 8008bee:	009b      	lsls	r3, r3, #2
 8008bf0:	440b      	add	r3, r1
 8008bf2:	f503 630a 	add.w	r3, r3, #2208	; 0x8a0
 8008bf6:	6818      	ldr	r0, [r3, #0]
                                       pShtp->inPayload, pShtp->inCursor,
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	f103 018f 	add.w	r1, r3, #143	; 0x8f
            pShtp->chan[chan].callback(pShtp->chan[chan].cookie,
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	f8b3 2490 	ldrh.w	r2, [r3, #1168]	; 0x490
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 8008c0a:	47a0      	blx	r4
                                       pShtp->inTimestamp);
        }
    }

    // Remember next sequence number we expect for this channel.
    pShtp->chan[chan].nextInSeq = seq + 1;
 8008c0c:	7dfa      	ldrb	r2, [r7, #23]
 8008c0e:	7dbb      	ldrb	r3, [r7, #22]
 8008c10:	3301      	adds	r3, #1
 8008c12:	b2d8      	uxtb	r0, r3
 8008c14:	68f9      	ldr	r1, [r7, #12]
 8008c16:	4613      	mov	r3, r2
 8008c18:	005b      	lsls	r3, r3, #1
 8008c1a:	4413      	add	r3, r2
 8008c1c:	009b      	lsls	r3, r3, #2
 8008c1e:	440b      	add	r3, r1
 8008c20:	f603 0399 	addw	r3, r3, #2201	; 0x899
 8008c24:	4602      	mov	r2, r0
 8008c26:	701a      	strb	r2, [r3, #0]
 8008c28:	e006      	b.n	8008c38 <rxAssemble+0x2b8>
        return;
 8008c2a:	bf00      	nop
 8008c2c:	e004      	b.n	8008c38 <rxAssemble+0x2b8>
        return;
 8008c2e:	bf00      	nop
 8008c30:	e002      	b.n	8008c38 <rxAssemble+0x2b8>
        return;
 8008c32:	bf00      	nop
 8008c34:	e000      	b.n	8008c38 <rxAssemble+0x2b8>
            return;
 8008c36:	bf00      	nop
}
 8008c38:	371c      	adds	r7, #28
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	bd90      	pop	{r4, r7, pc}
	...

08008c40 <shtp_open>:
// Public functions

// Takes HAL pointer, returns shtp ID for use in future calls.
// HAL will be opened by this call.
void *shtp_open(sh2_Hal_t *pHal)
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b084      	sub	sp, #16
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
    if (!shtp_initialized) {
 8008c48:	4b16      	ldr	r3, [pc, #88]	; (8008ca4 <shtp_open+0x64>)
 8008c4a:	781b      	ldrb	r3, [r3, #0]
 8008c4c:	f083 0301 	eor.w	r3, r3, #1
 8008c50:	b2db      	uxtb	r3, r3
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d001      	beq.n	8008c5a <shtp_open+0x1a>
        // Perform one-time module initialization
        shtp_init();
 8008c56:	f7ff fd9f 	bl	8008798 <shtp_init>
    }
    
    // Validate params
    if (pHal == 0) {
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d101      	bne.n	8008c64 <shtp_open+0x24>
        // Error
        return 0;
 8008c60:	2300      	movs	r3, #0
 8008c62:	e01b      	b.n	8008c9c <shtp_open+0x5c>
    }

    // Find an available instance for this open
    shtp_t *pShtp = getInstance();
 8008c64:	f7ff fdba 	bl	80087dc <getInstance>
 8008c68:	60f8      	str	r0, [r7, #12]
    if (pShtp == 0) {
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d101      	bne.n	8008c74 <shtp_open+0x34>
        // No instances available, return error
        return 0;
 8008c70:	2300      	movs	r3, #0
 8008c72:	e013      	b.n	8008c9c <shtp_open+0x5c>
    }

    // Clear the SHTP instance as a shortcut to initializing all fields
    memset(pShtp, 0, sizeof(shtp_t));
 8008c74:	f640 1214 	movw	r2, #2324	; 0x914
 8008c78:	2100      	movs	r1, #0
 8008c7a:	68f8      	ldr	r0, [r7, #12]
 8008c7c:	f020 fa3a 	bl	80290f4 <memset>
    
    // Open HAL
    int status = pHal->open(pHal);
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	6878      	ldr	r0, [r7, #4]
 8008c86:	4798      	blx	r3
 8008c88:	60b8      	str	r0, [r7, #8]
    if (status != SH2_OK) {
 8008c8a:	68bb      	ldr	r3, [r7, #8]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d001      	beq.n	8008c94 <shtp_open+0x54>
        return 0;
 8008c90:	2300      	movs	r3, #0
 8008c92:	e003      	b.n	8008c9c <shtp_open+0x5c>
    }

    // Store reference to the HAL
    pShtp->pHal = pHal;
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	687a      	ldr	r2, [r7, #4]
 8008c98:	601a      	str	r2, [r3, #0]

    return pShtp;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
}
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	3710      	adds	r7, #16
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	bd80      	pop	{r7, pc}
 8008ca4:	24002c28 	.word	0x24002c28

08008ca8 <shtp_setEventCallback>:
}

// Register the pointer of the callback function for reporting asynchronous events
void shtp_setEventCallback(void *pInstance, 
                           shtp_EventCallback_t * eventCallback, 
                           void *eventCookie) {
 8008ca8:	b480      	push	{r7}
 8008caa:	b087      	sub	sp, #28
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	60f8      	str	r0, [r7, #12]
 8008cb0:	60b9      	str	r1, [r7, #8]
 8008cb2:	607a      	str	r2, [r7, #4]
    shtp_t *pShtp = (shtp_t *)pInstance;
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	617b      	str	r3, [r7, #20]

    pShtp->eventCallback = eventCallback;
 8008cb8:	697b      	ldr	r3, [r7, #20]
 8008cba:	68ba      	ldr	r2, [r7, #8]
 8008cbc:	605a      	str	r2, [r3, #4]
    pShtp->eventCookie = eventCookie;
 8008cbe:	697b      	ldr	r3, [r7, #20]
 8008cc0:	687a      	ldr	r2, [r7, #4]
 8008cc2:	609a      	str	r2, [r3, #8]
}
 8008cc4:	bf00      	nop
 8008cc6:	371c      	adds	r7, #28
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cce:	4770      	bx	lr

08008cd0 <shtp_listenChan>:

// Register a listener for an SHTP channel
int shtp_listenChan(void *pInstance,
                    uint8_t channel,
                    shtp_Callback_t *callback, void * cookie)
{
 8008cd0:	b480      	push	{r7}
 8008cd2:	b087      	sub	sp, #28
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	60f8      	str	r0, [r7, #12]
 8008cd8:	607a      	str	r2, [r7, #4]
 8008cda:	603b      	str	r3, [r7, #0]
 8008cdc:	460b      	mov	r3, r1
 8008cde:	72fb      	strb	r3, [r7, #11]
    shtp_t *pShtp = (shtp_t *)pInstance;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	617b      	str	r3, [r7, #20]
    
    // Balk if channel is invalid
    if ((channel == 0) || (channel >= SHTP_MAX_CHANS)) {
 8008ce4:	7afb      	ldrb	r3, [r7, #11]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d002      	beq.n	8008cf0 <shtp_listenChan+0x20>
 8008cea:	7afb      	ldrb	r3, [r7, #11]
 8008cec:	2b07      	cmp	r3, #7
 8008cee:	d902      	bls.n	8008cf6 <shtp_listenChan+0x26>
        return SH2_ERR_BAD_PARAM;
 8008cf0:	f06f 0301 	mvn.w	r3, #1
 8008cf4:	e016      	b.n	8008d24 <shtp_listenChan+0x54>
    }

    pShtp->chan[channel].callback = callback;
 8008cf6:	7afa      	ldrb	r2, [r7, #11]
 8008cf8:	6979      	ldr	r1, [r7, #20]
 8008cfa:	4613      	mov	r3, r2
 8008cfc:	005b      	lsls	r3, r3, #1
 8008cfe:	4413      	add	r3, r2
 8008d00:	009b      	lsls	r3, r3, #2
 8008d02:	440b      	add	r3, r1
 8008d04:	f603 039c 	addw	r3, r3, #2204	; 0x89c
 8008d08:	687a      	ldr	r2, [r7, #4]
 8008d0a:	601a      	str	r2, [r3, #0]
    pShtp->chan[channel].cookie = cookie;
 8008d0c:	7afa      	ldrb	r2, [r7, #11]
 8008d0e:	6979      	ldr	r1, [r7, #20]
 8008d10:	4613      	mov	r3, r2
 8008d12:	005b      	lsls	r3, r3, #1
 8008d14:	4413      	add	r3, r2
 8008d16:	009b      	lsls	r3, r3, #2
 8008d18:	440b      	add	r3, r1
 8008d1a:	f503 630a 	add.w	r3, r3, #2208	; 0x8a0
 8008d1e:	683a      	ldr	r2, [r7, #0]
 8008d20:	601a      	str	r2, [r3, #0]

    return SH2_OK;
 8008d22:	2300      	movs	r3, #0
}
 8008d24:	4618      	mov	r0, r3
 8008d26:	371c      	adds	r7, #28
 8008d28:	46bd      	mov	sp, r7
 8008d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2e:	4770      	bx	lr

08008d30 <shtp_send>:

// Send an SHTP payload on a particular channel
int shtp_send(void *pInstance,
              uint8_t channel,
              const uint8_t *payload, uint16_t len)
{
 8008d30:	b580      	push	{r7, lr}
 8008d32:	b086      	sub	sp, #24
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	60f8      	str	r0, [r7, #12]
 8008d38:	607a      	str	r2, [r7, #4]
 8008d3a:	461a      	mov	r2, r3
 8008d3c:	460b      	mov	r3, r1
 8008d3e:	72fb      	strb	r3, [r7, #11]
 8008d40:	4613      	mov	r3, r2
 8008d42:	813b      	strh	r3, [r7, #8]
    shtp_t *pShtp = (shtp_t *)pInstance;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	617b      	str	r3, [r7, #20]
    
    if (len > SH2_HAL_MAX_PAYLOAD_OUT) {
 8008d48:	893b      	ldrh	r3, [r7, #8]
 8008d4a:	2b80      	cmp	r3, #128	; 0x80
 8008d4c:	d909      	bls.n	8008d62 <shtp_send+0x32>
        pShtp->txTooLargePayloads++;
 8008d4e:	697b      	ldr	r3, [r7, #20]
 8008d50:	f8d3 3910 	ldr.w	r3, [r3, #2320]	; 0x910
 8008d54:	1c5a      	adds	r2, r3, #1
 8008d56:	697b      	ldr	r3, [r7, #20]
 8008d58:	f8c3 2910 	str.w	r2, [r3, #2320]	; 0x910
        return SH2_ERR_BAD_PARAM;
 8008d5c:	f06f 0301 	mvn.w	r3, #1
 8008d60:	e013      	b.n	8008d8a <shtp_send+0x5a>
    }
    if (channel >= SHTP_MAX_CHANS) {
 8008d62:	7afb      	ldrb	r3, [r7, #11]
 8008d64:	2b07      	cmp	r3, #7
 8008d66:	d909      	bls.n	8008d7c <shtp_send+0x4c>
        pShtp->badTxChan++;
 8008d68:	697b      	ldr	r3, [r7, #20]
 8008d6a:	f8d3 3908 	ldr.w	r3, [r3, #2312]	; 0x908
 8008d6e:	1c5a      	adds	r2, r3, #1
 8008d70:	697b      	ldr	r3, [r7, #20]
 8008d72:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
        return SH2_ERR_BAD_PARAM;
 8008d76:	f06f 0301 	mvn.w	r3, #1
 8008d7a:	e006      	b.n	8008d8a <shtp_send+0x5a>
    }

    return txProcess(pShtp, channel, payload, len);
 8008d7c:	893b      	ldrh	r3, [r7, #8]
 8008d7e:	7af9      	ldrb	r1, [r7, #11]
 8008d80:	687a      	ldr	r2, [r7, #4]
 8008d82:	6978      	ldr	r0, [r7, #20]
 8008d84:	f7ff fd67 	bl	8008856 <txProcess>
 8008d88:	4603      	mov	r3, r0
}
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	3718      	adds	r7, #24
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	bd80      	pop	{r7, pc}

08008d92 <shtp_service>:

// Check for received data and process it.
void shtp_service(void *pInstance)
{
 8008d92:	b590      	push	{r4, r7, lr}
 8008d94:	b087      	sub	sp, #28
 8008d96:	af00      	add	r7, sp, #0
 8008d98:	6078      	str	r0, [r7, #4]
    shtp_t *pShtp = (shtp_t *)pInstance;
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	617b      	str	r3, [r7, #20]
    uint32_t t_us = 0;
 8008d9e:	2300      	movs	r3, #0
 8008da0:	60fb      	str	r3, [r7, #12]

    int len = pShtp->pHal->read(pShtp->pHal, pShtp->inTransfer, sizeof(pShtp->inTransfer), &t_us);
 8008da2:	697b      	ldr	r3, [r7, #20]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	689c      	ldr	r4, [r3, #8]
 8008da8:	697b      	ldr	r3, [r7, #20]
 8008daa:	6818      	ldr	r0, [r3, #0]
 8008dac:	697b      	ldr	r3, [r7, #20]
 8008dae:	f503 6193 	add.w	r1, r3, #1176	; 0x498
 8008db2:	f107 030c 	add.w	r3, r7, #12
 8008db6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008dba:	47a0      	blx	r4
 8008dbc:	6138      	str	r0, [r7, #16]
    if (len) {
 8008dbe:	693b      	ldr	r3, [r7, #16]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d008      	beq.n	8008dd6 <shtp_service+0x44>
        rxAssemble(pShtp, pShtp->inTransfer, len, t_us);
 8008dc4:	697b      	ldr	r3, [r7, #20]
 8008dc6:	f503 6193 	add.w	r1, r3, #1176	; 0x498
 8008dca:	693b      	ldr	r3, [r7, #16]
 8008dcc:	b29a      	uxth	r2, r3
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	6978      	ldr	r0, [r7, #20]
 8008dd2:	f7ff fdd5 	bl	8008980 <rxAssemble>
    }
}
 8008dd6:	bf00      	nop
 8008dd8:	371c      	adds	r7, #28
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	bd90      	pop	{r4, r7, pc}
	...

08008de0 <GUI_X_Config>:

static U32 aLcdMem[NBYTE/4];


//GUI_X_Config
void GUI_X_Config(void) {
 8008de0:	b580      	push	{r7, lr}
 8008de2:	af00      	add	r7, sp, #0

	GUI_ALLOC_AssignMemory( aLcdMem, NBYTE );
 8008de4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008de8:	4804      	ldr	r0, [pc, #16]	; (8008dfc <GUI_X_Config+0x1c>)
 8008dea:	f01b f929 	bl	8024040 <GUI_ALLOC_AssignMemory>
	GUI_ALLOC_SetAvBlockSize(GUI_BLOCKSIZE);
 8008dee:	f44f 7000 	mov.w	r0, #512	; 0x200
 8008df2:	f01b f92d 	bl	8024050 <GUI_ALLOC_SetAvBlockSize>

}
 8008df6:	bf00      	nop
 8008df8:	bd80      	pop	{r7, pc}
 8008dfa:	bf00      	nop
 8008dfc:	24002c2c 	.word	0x24002c2c

08008e00 <_SetPixelIndex>:
 */
/*********************************************************************
 
*/
static void _SetPixelIndex( GUI_DEVICE* pDevice, int x, int y, LCD_PIXELINDEX PixelIndex )
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b084      	sub	sp, #16
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	60f8      	str	r0, [r7, #12]
 8008e08:	60b9      	str	r1, [r7, #8]
 8008e0a:	607a      	str	r2, [r7, #4]
 8008e0c:	603b      	str	r3, [r7, #0]
    LCD_SetArea( x, x + 1, y, y + 1 );
 8008e0e:	68bb      	ldr	r3, [r7, #8]
 8008e10:	1c59      	adds	r1, r3, #1
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	3301      	adds	r3, #1
 8008e16:	687a      	ldr	r2, [r7, #4]
 8008e18:	68b8      	ldr	r0, [r7, #8]
 8008e1a:	f001 f87d 	bl	8009f18 <LCD_SetArea>
    LCD_WriteSinglePixel( PixelIndex );
 8008e1e:	683b      	ldr	r3, [r7, #0]
 8008e20:	b29b      	uxth	r3, r3
 8008e22:	4618      	mov	r0, r3
 8008e24:	f001 f98e 	bl	800a144 <LCD_WriteSinglePixel>
}
 8008e28:	bf00      	nop
 8008e2a:	3710      	adds	r7, #16
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	bd80      	pop	{r7, pc}

08008e30 <_GetPixelIndex>:
/*********************************************************************
*
    Read back pixel. Unfortunately, most of SPI TFT not support
*/
static LCD_PIXELINDEX  _GetPixelIndex( GUI_DEVICE* pDevice, int x, int y )
{
 8008e30:	b480      	push	{r7}
 8008e32:	b085      	sub	sp, #20
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	60f8      	str	r0, [r7, #12]
 8008e38:	60b9      	str	r1, [r7, #8]
 8008e3a:	607a      	str	r2, [r7, #4]
    return 0;
 8008e3c:	2300      	movs	r3, #0
}
 8008e3e:	4618      	mov	r0, r3
 8008e40:	3714      	adds	r7, #20
 8008e42:	46bd      	mov	sp, r7
 8008e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e48:	4770      	bx	lr

08008e4a <_XorPixel>:
/*********************************************************************
 *
 *       _XorPixel
 */
static void _XorPixel( GUI_DEVICE* pDevice, int x, int y )
{
 8008e4a:	b580      	push	{r7, lr}
 8008e4c:	b086      	sub	sp, #24
 8008e4e:	af00      	add	r7, sp, #0
 8008e50:	60f8      	str	r0, [r7, #12]
 8008e52:	60b9      	str	r1, [r7, #8]
 8008e54:	607a      	str	r2, [r7, #4]
    LCD_PIXELINDEX PixelIndex;
    LCD_PIXELINDEX IndexMask;

    PixelIndex = _GetPixelIndex( pDevice, x, y );
 8008e56:	687a      	ldr	r2, [r7, #4]
 8008e58:	68b9      	ldr	r1, [r7, #8]
 8008e5a:	68f8      	ldr	r0, [r7, #12]
 8008e5c:	f7ff ffe8 	bl	8008e30 <_GetPixelIndex>
 8008e60:	6178      	str	r0, [r7, #20]
    IndexMask = pDevice->pColorConvAPI->pfGetIndexMask( );
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	691b      	ldr	r3, [r3, #16]
 8008e66:	689b      	ldr	r3, [r3, #8]
 8008e68:	4798      	blx	r3
 8008e6a:	6138      	str	r0, [r7, #16]
    _SetPixelIndex( pDevice, x, y, PixelIndex ^ IndexMask );
 8008e6c:	697a      	ldr	r2, [r7, #20]
 8008e6e:	693b      	ldr	r3, [r7, #16]
 8008e70:	4053      	eors	r3, r2
 8008e72:	687a      	ldr	r2, [r7, #4]
 8008e74:	68b9      	ldr	r1, [r7, #8]
 8008e76:	68f8      	ldr	r0, [r7, #12]
 8008e78:	f7ff ffc2 	bl	8008e00 <_SetPixelIndex>
}
 8008e7c:	bf00      	nop
 8008e7e:	3718      	adds	r7, #24
 8008e80:	46bd      	mov	sp, r7
 8008e82:	bd80      	pop	{r7, pc}

08008e84 <_FillRect>:
/*********************************************************************
 *
 *       _FillRect
 */
static void _FillRect( GUI_DEVICE* pDevice, int x0, int y0, int x1, int y1 )
{
 8008e84:	b580      	push	{r7, lr}
 8008e86:	b086      	sub	sp, #24
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	60f8      	str	r0, [r7, #12]
 8008e8c:	60b9      	str	r1, [r7, #8]
 8008e8e:	607a      	str	r2, [r7, #4]
 8008e90:	603b      	str	r3, [r7, #0]

    U32 n;
    n = ( U32 )( y1 - y0 + 1 ) * ( x1 - x0 + 1 );
 8008e92:	6a3a      	ldr	r2, [r7, #32]
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	1ad3      	subs	r3, r2, r3
 8008e98:	3301      	adds	r3, #1
 8008e9a:	4619      	mov	r1, r3
 8008e9c:	683a      	ldr	r2, [r7, #0]
 8008e9e:	68bb      	ldr	r3, [r7, #8]
 8008ea0:	1ad3      	subs	r3, r2, r3
 8008ea2:	3301      	adds	r3, #1
 8008ea4:	fb01 f303 	mul.w	r3, r1, r3
 8008ea8:	617b      	str	r3, [r7, #20]
    LCD_SetArea( x0, x1, y0, y1 );
 8008eaa:	6a3b      	ldr	r3, [r7, #32]
 8008eac:	687a      	ldr	r2, [r7, #4]
 8008eae:	6839      	ldr	r1, [r7, #0]
 8008eb0:	68b8      	ldr	r0, [r7, #8]
 8008eb2:	f001 f831 	bl	8009f18 <LCD_SetArea>
    LCD_WriteDataPixelIndex( LCD_COLORINDEX, n );
 8008eb6:	4b06      	ldr	r3, [pc, #24]	; (8008ed0 <_FillRect+0x4c>)
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	697a      	ldr	r2, [r7, #20]
 8008ec0:	4611      	mov	r1, r2
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	f001 f8c4 	bl	800a050 <LCD_WriteDataPixelIndex>
}
 8008ec8:	bf00      	nop
 8008eca:	3718      	adds	r7, #24
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	bd80      	pop	{r7, pc}
 8008ed0:	24000014 	.word	0x24000014

08008ed4 <_DrawHLine>:
/*********************************************************************
 *
 *       _DrawHLine
 */
static void _DrawHLine( GUI_DEVICE* pDevice, int x0, int y, int x1 )
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b086      	sub	sp, #24
 8008ed8:	af02      	add	r7, sp, #8
 8008eda:	60f8      	str	r0, [r7, #12]
 8008edc:	60b9      	str	r1, [r7, #8]
 8008ede:	607a      	str	r2, [r7, #4]
 8008ee0:	603b      	str	r3, [r7, #0]
    _FillRect( pDevice, x0, y, x1, y );
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	9300      	str	r3, [sp, #0]
 8008ee6:	683b      	ldr	r3, [r7, #0]
 8008ee8:	687a      	ldr	r2, [r7, #4]
 8008eea:	68b9      	ldr	r1, [r7, #8]
 8008eec:	68f8      	ldr	r0, [r7, #12]
 8008eee:	f7ff ffc9 	bl	8008e84 <_FillRect>
}
 8008ef2:	bf00      	nop
 8008ef4:	3710      	adds	r7, #16
 8008ef6:	46bd      	mov	sp, r7
 8008ef8:	bd80      	pop	{r7, pc}

08008efa <_DrawVLine>:
/*********************************************************************
 *
 *       _DrawVLine, not optimized
 */
static void _DrawVLine( GUI_DEVICE* pDevice, int x, int y0, int y1 )
{
 8008efa:	b580      	push	{r7, lr}
 8008efc:	b086      	sub	sp, #24
 8008efe:	af02      	add	r7, sp, #8
 8008f00:	60f8      	str	r0, [r7, #12]
 8008f02:	60b9      	str	r1, [r7, #8]
 8008f04:	607a      	str	r2, [r7, #4]
 8008f06:	603b      	str	r3, [r7, #0]
    _FillRect( pDevice, x, y0, x, y1 );
 8008f08:	683b      	ldr	r3, [r7, #0]
 8008f0a:	9300      	str	r3, [sp, #0]
 8008f0c:	68bb      	ldr	r3, [r7, #8]
 8008f0e:	687a      	ldr	r2, [r7, #4]
 8008f10:	68b9      	ldr	r1, [r7, #8]
 8008f12:	68f8      	ldr	r0, [r7, #12]
 8008f14:	f7ff ffb6 	bl	8008e84 <_FillRect>
}
 8008f18:	bf00      	nop
 8008f1a:	3710      	adds	r7, #16
 8008f1c:	46bd      	mov	sp, r7
 8008f1e:	bd80      	pop	{r7, pc}

08008f20 <_DrawBitLine1BPP>:
                              int y,
                              U8 const GUI_UNI_PTR* p,
                              int Diff,
                              int xsize,
                              const LCD_PIXELINDEX* pTrans )
{
 8008f20:	b580      	push	{r7, lr}
 8008f22:	b088      	sub	sp, #32
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	60f8      	str	r0, [r7, #12]
 8008f28:	60b9      	str	r1, [r7, #8]
 8008f2a:	607a      	str	r2, [r7, #4]
 8008f2c:	603b      	str	r3, [r7, #0]
    LCD_PIXELINDEX IndexMask, Index0, Index1, Pixel;

    Index0 = *( pTrans + 0 );
 8008f2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	61fb      	str	r3, [r7, #28]
    Index1 = *( pTrans + 1 );
 8008f34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f36:	3304      	adds	r3, #4
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	61bb      	str	r3, [r7, #24]
    x += Diff;
 8008f3c:	68ba      	ldr	r2, [r7, #8]
 8008f3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f40:	4413      	add	r3, r2
 8008f42:	60bb      	str	r3, [r7, #8]
    switch( GUI_pContext->DrawMode & ( LCD_DRAWMODE_TRANS | LCD_DRAWMODE_XOR ) )
 8008f44:	4b4d      	ldr	r3, [pc, #308]	; (800907c <_DrawBitLine1BPP+0x15c>)
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	7c1b      	ldrb	r3, [r3, #16]
 8008f4a:	f003 0303 	and.w	r3, r3, #3
 8008f4e:	2b03      	cmp	r3, #3
 8008f50:	f200 808f 	bhi.w	8009072 <_DrawBitLine1BPP+0x152>
 8008f54:	a201      	add	r2, pc, #4	; (adr r2, 8008f5c <_DrawBitLine1BPP+0x3c>)
 8008f56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f5a:	bf00      	nop
 8008f5c:	08008f6f 	.word	0x08008f6f
 8008f60:	0800900f 	.word	0x0800900f
 8008f64:	08008fc5 	.word	0x08008fc5
 8008f68:	0800900f 	.word	0x0800900f
    {
        case 0:
 8008f6c:	bf00      	nop
            do
            {
            	tmp = ( *p & ( 0x80 >> Diff ) ) ? Index1 : Index0;
 8008f6e:	683b      	ldr	r3, [r7, #0]
 8008f70:	781b      	ldrb	r3, [r3, #0]
 8008f72:	4619      	mov	r1, r3
 8008f74:	2280      	movs	r2, #128	; 0x80
 8008f76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f78:	fa42 f303 	asr.w	r3, r2, r3
 8008f7c:	400b      	ands	r3, r1
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d001      	beq.n	8008f86 <_DrawBitLine1BPP+0x66>
 8008f82:	69bb      	ldr	r3, [r7, #24]
 8008f84:	e000      	b.n	8008f88 <_DrawBitLine1BPP+0x68>
 8008f86:	69fb      	ldr	r3, [r7, #28]
 8008f88:	4a3d      	ldr	r2, [pc, #244]	; (8009080 <_DrawBitLine1BPP+0x160>)
 8008f8a:	6013      	str	r3, [r2, #0]
                _SetPixelIndex( pDevice, x++, y, tmp );
 8008f8c:	68b9      	ldr	r1, [r7, #8]
 8008f8e:	1c4b      	adds	r3, r1, #1
 8008f90:	60bb      	str	r3, [r7, #8]
 8008f92:	4b3b      	ldr	r3, [pc, #236]	; (8009080 <_DrawBitLine1BPP+0x160>)
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	687a      	ldr	r2, [r7, #4]
 8008f98:	68f8      	ldr	r0, [r7, #12]
 8008f9a:	f7ff ff31 	bl	8008e00 <_SetPixelIndex>
                if( ++Diff == 8 )
 8008f9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fa0:	3301      	adds	r3, #1
 8008fa2:	62bb      	str	r3, [r7, #40]	; 0x28
 8008fa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fa6:	2b08      	cmp	r3, #8
 8008fa8:	d104      	bne.n	8008fb4 <_DrawBitLine1BPP+0x94>
                {
                    Diff = 0;
 8008faa:	2300      	movs	r3, #0
 8008fac:	62bb      	str	r3, [r7, #40]	; 0x28
                    p++;
 8008fae:	683b      	ldr	r3, [r7, #0]
 8008fb0:	3301      	adds	r3, #1
 8008fb2:	603b      	str	r3, [r7, #0]
                }
            } while( --xsize );
 8008fb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fb6:	3b01      	subs	r3, #1
 8008fb8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008fba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d1d5      	bne.n	8008f6c <_DrawBitLine1BPP+0x4c>
            break;
 8008fc0:	e057      	b.n	8009072 <_DrawBitLine1BPP+0x152>
        case LCD_DRAWMODE_TRANS:
 8008fc2:	bf00      	nop
            do
            {
                if( *p & ( 0x80 >> Diff ) )
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	781b      	ldrb	r3, [r3, #0]
 8008fc8:	4619      	mov	r1, r3
 8008fca:	2280      	movs	r2, #128	; 0x80
 8008fcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fce:	fa42 f303 	asr.w	r3, r2, r3
 8008fd2:	400b      	ands	r3, r1
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d005      	beq.n	8008fe4 <_DrawBitLine1BPP+0xc4>
                    _SetPixelIndex( pDevice, x, y, Index1 );
 8008fd8:	69bb      	ldr	r3, [r7, #24]
 8008fda:	687a      	ldr	r2, [r7, #4]
 8008fdc:	68b9      	ldr	r1, [r7, #8]
 8008fde:	68f8      	ldr	r0, [r7, #12]
 8008fe0:	f7ff ff0e 	bl	8008e00 <_SetPixelIndex>
                x++;
 8008fe4:	68bb      	ldr	r3, [r7, #8]
 8008fe6:	3301      	adds	r3, #1
 8008fe8:	60bb      	str	r3, [r7, #8]
                if( ++Diff == 8 )
 8008fea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fec:	3301      	adds	r3, #1
 8008fee:	62bb      	str	r3, [r7, #40]	; 0x28
 8008ff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ff2:	2b08      	cmp	r3, #8
 8008ff4:	d104      	bne.n	8009000 <_DrawBitLine1BPP+0xe0>
                {
                    Diff = 0;
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	62bb      	str	r3, [r7, #40]	; 0x28
                    p++;
 8008ffa:	683b      	ldr	r3, [r7, #0]
 8008ffc:	3301      	adds	r3, #1
 8008ffe:	603b      	str	r3, [r7, #0]
                }
            } while( --xsize );
 8009000:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009002:	3b01      	subs	r3, #1
 8009004:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009006:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009008:	2b00      	cmp	r3, #0
 800900a:	d1da      	bne.n	8008fc2 <_DrawBitLine1BPP+0xa2>
            break;
 800900c:	e031      	b.n	8009072 <_DrawBitLine1BPP+0x152>
        case LCD_DRAWMODE_XOR | LCD_DRAWMODE_TRANS:
        case LCD_DRAWMODE_XOR:
            IndexMask = pDevice->pColorConvAPI->pfGetIndexMask( );
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	691b      	ldr	r3, [r3, #16]
 8009012:	689b      	ldr	r3, [r3, #8]
 8009014:	4798      	blx	r3
 8009016:	6178      	str	r0, [r7, #20]
            do
            {
                if( *p & ( 0x80 >> Diff ) )
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	781b      	ldrb	r3, [r3, #0]
 800901c:	4619      	mov	r1, r3
 800901e:	2280      	movs	r2, #128	; 0x80
 8009020:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009022:	fa42 f303 	asr.w	r3, r2, r3
 8009026:	400b      	ands	r3, r1
 8009028:	2b00      	cmp	r3, #0
 800902a:	d00d      	beq.n	8009048 <_DrawBitLine1BPP+0x128>
                {
                    Pixel = _GetPixelIndex( pDevice, x, y );
 800902c:	687a      	ldr	r2, [r7, #4]
 800902e:	68b9      	ldr	r1, [r7, #8]
 8009030:	68f8      	ldr	r0, [r7, #12]
 8009032:	f7ff fefd 	bl	8008e30 <_GetPixelIndex>
 8009036:	6138      	str	r0, [r7, #16]
                    _SetPixelIndex( pDevice, x, y, Pixel ^ IndexMask );
 8009038:	693a      	ldr	r2, [r7, #16]
 800903a:	697b      	ldr	r3, [r7, #20]
 800903c:	4053      	eors	r3, r2
 800903e:	687a      	ldr	r2, [r7, #4]
 8009040:	68b9      	ldr	r1, [r7, #8]
 8009042:	68f8      	ldr	r0, [r7, #12]
 8009044:	f7ff fedc 	bl	8008e00 <_SetPixelIndex>
                }
                x++;
 8009048:	68bb      	ldr	r3, [r7, #8]
 800904a:	3301      	adds	r3, #1
 800904c:	60bb      	str	r3, [r7, #8]
                if( ++Diff == 8 )
 800904e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009050:	3301      	adds	r3, #1
 8009052:	62bb      	str	r3, [r7, #40]	; 0x28
 8009054:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009056:	2b08      	cmp	r3, #8
 8009058:	d104      	bne.n	8009064 <_DrawBitLine1BPP+0x144>
                {
                    Diff = 0;
 800905a:	2300      	movs	r3, #0
 800905c:	62bb      	str	r3, [r7, #40]	; 0x28
                    p++;
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	3301      	adds	r3, #1
 8009062:	603b      	str	r3, [r7, #0]
                }
            } while( --xsize );
 8009064:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009066:	3b01      	subs	r3, #1
 8009068:	62fb      	str	r3, [r7, #44]	; 0x2c
 800906a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800906c:	2b00      	cmp	r3, #0
 800906e:	d1d3      	bne.n	8009018 <_DrawBitLine1BPP+0xf8>
            break;
 8009070:	bf00      	nop
    }
}
 8009072:	bf00      	nop
 8009074:	3720      	adds	r7, #32
 8009076:	46bd      	mov	sp, r7
 8009078:	bd80      	pop	{r7, pc}
 800907a:	bf00      	nop
 800907c:	24000014 	.word	0x24000014
 8009080:	2400ac2c 	.word	0x2400ac2c

08009084 <_DrawBitLine2BPP>:
                              int y,
                              U8 const GUI_UNI_PTR* p,
                              int Diff,
                              int xsize,
                              const LCD_PIXELINDEX* pTrans )
{
 8009084:	b580      	push	{r7, lr}
 8009086:	b08a      	sub	sp, #40	; 0x28
 8009088:	af00      	add	r7, sp, #0
 800908a:	60f8      	str	r0, [r7, #12]
 800908c:	60b9      	str	r1, [r7, #8]
 800908e:	607a      	str	r2, [r7, #4]
 8009090:	603b      	str	r3, [r7, #0]
    LCD_PIXELINDEX Pixels, PixelIndex;
    int CurrentPixel, Shift, Index;

    Pixels = *p;
 8009092:	683b      	ldr	r3, [r7, #0]
 8009094:	781b      	ldrb	r3, [r3, #0]
 8009096:	627b      	str	r3, [r7, #36]	; 0x24
    CurrentPixel = Diff;
 8009098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800909a:	623b      	str	r3, [r7, #32]
    x += Diff;
 800909c:	68ba      	ldr	r2, [r7, #8]
 800909e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090a0:	4413      	add	r3, r2
 80090a2:	60bb      	str	r3, [r7, #8]
    switch( GUI_pContext->DrawMode & ( LCD_DRAWMODE_TRANS | LCD_DRAWMODE_XOR ) )
 80090a4:	4b71      	ldr	r3, [pc, #452]	; (800926c <_DrawBitLine2BPP+0x1e8>)
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	7c1b      	ldrb	r3, [r3, #16]
 80090aa:	f003 0303 	and.w	r3, r3, #3
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d002      	beq.n	80090b8 <_DrawBitLine2BPP+0x34>
 80090b2:	2b02      	cmp	r3, #2
 80090b4:	d067      	beq.n	8009186 <_DrawBitLine2BPP+0x102>
                    }
                } while( --xsize );
            }
            break;
    }
}
 80090b6:	e0d5      	b.n	8009264 <_DrawBitLine2BPP+0x1e0>
            if( pTrans )
 80090b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d034      	beq.n	8009128 <_DrawBitLine2BPP+0xa4>
                    Shift = ( 3 - CurrentPixel ) << 1;
 80090be:	6a3b      	ldr	r3, [r7, #32]
 80090c0:	f1c3 0303 	rsb	r3, r3, #3
 80090c4:	005b      	lsls	r3, r3, #1
 80090c6:	61fb      	str	r3, [r7, #28]
                    Index = ( Pixels & ( 0xC0 >> ( 6 - Shift ) ) ) >> Shift;
 80090c8:	69fb      	ldr	r3, [r7, #28]
 80090ca:	f1c3 0306 	rsb	r3, r3, #6
 80090ce:	22c0      	movs	r2, #192	; 0xc0
 80090d0:	fa42 f303 	asr.w	r3, r2, r3
 80090d4:	461a      	mov	r2, r3
 80090d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090d8:	401a      	ands	r2, r3
 80090da:	69fb      	ldr	r3, [r7, #28]
 80090dc:	fa22 f303 	lsr.w	r3, r2, r3
 80090e0:	61bb      	str	r3, [r7, #24]
                    PixelIndex = *( pTrans + Index );
 80090e2:	69bb      	ldr	r3, [r7, #24]
 80090e4:	009b      	lsls	r3, r3, #2
 80090e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80090e8:	4413      	add	r3, r2
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	617b      	str	r3, [r7, #20]
                    _SetPixelIndex( pDevice, x++, y, PixelIndex );
 80090ee:	68b9      	ldr	r1, [r7, #8]
 80090f0:	1c4b      	adds	r3, r1, #1
 80090f2:	60bb      	str	r3, [r7, #8]
 80090f4:	697b      	ldr	r3, [r7, #20]
 80090f6:	687a      	ldr	r2, [r7, #4]
 80090f8:	68f8      	ldr	r0, [r7, #12]
 80090fa:	f7ff fe81 	bl	8008e00 <_SetPixelIndex>
                    if( ++CurrentPixel == 4 )
 80090fe:	6a3b      	ldr	r3, [r7, #32]
 8009100:	3301      	adds	r3, #1
 8009102:	623b      	str	r3, [r7, #32]
 8009104:	6a3b      	ldr	r3, [r7, #32]
 8009106:	2b04      	cmp	r3, #4
 8009108:	d107      	bne.n	800911a <_DrawBitLine2BPP+0x96>
                        CurrentPixel = 0;
 800910a:	2300      	movs	r3, #0
 800910c:	623b      	str	r3, [r7, #32]
                        Pixels = *( ++p );
 800910e:	683b      	ldr	r3, [r7, #0]
 8009110:	3301      	adds	r3, #1
 8009112:	603b      	str	r3, [r7, #0]
 8009114:	683b      	ldr	r3, [r7, #0]
 8009116:	781b      	ldrb	r3, [r3, #0]
 8009118:	627b      	str	r3, [r7, #36]	; 0x24
                } while( --xsize );
 800911a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800911c:	3b01      	subs	r3, #1
 800911e:	637b      	str	r3, [r7, #52]	; 0x34
 8009120:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009122:	2b00      	cmp	r3, #0
 8009124:	d1cb      	bne.n	80090be <_DrawBitLine2BPP+0x3a>
            break;
 8009126:	e09d      	b.n	8009264 <_DrawBitLine2BPP+0x1e0>
                    Shift = ( 3 - CurrentPixel ) << 1;
 8009128:	6a3b      	ldr	r3, [r7, #32]
 800912a:	f1c3 0303 	rsb	r3, r3, #3
 800912e:	005b      	lsls	r3, r3, #1
 8009130:	61fb      	str	r3, [r7, #28]
                    Index = ( Pixels & ( 0xC0 >> ( 6 - Shift ) ) ) >> Shift;
 8009132:	69fb      	ldr	r3, [r7, #28]
 8009134:	f1c3 0306 	rsb	r3, r3, #6
 8009138:	22c0      	movs	r2, #192	; 0xc0
 800913a:	fa42 f303 	asr.w	r3, r2, r3
 800913e:	461a      	mov	r2, r3
 8009140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009142:	401a      	ands	r2, r3
 8009144:	69fb      	ldr	r3, [r7, #28]
 8009146:	fa22 f303 	lsr.w	r3, r2, r3
 800914a:	61bb      	str	r3, [r7, #24]
                    _SetPixelIndex( pDevice, x++, y, Index );
 800914c:	68b9      	ldr	r1, [r7, #8]
 800914e:	1c4b      	adds	r3, r1, #1
 8009150:	60bb      	str	r3, [r7, #8]
 8009152:	69bb      	ldr	r3, [r7, #24]
 8009154:	687a      	ldr	r2, [r7, #4]
 8009156:	68f8      	ldr	r0, [r7, #12]
 8009158:	f7ff fe52 	bl	8008e00 <_SetPixelIndex>
                    if( ++CurrentPixel == 4 )
 800915c:	6a3b      	ldr	r3, [r7, #32]
 800915e:	3301      	adds	r3, #1
 8009160:	623b      	str	r3, [r7, #32]
 8009162:	6a3b      	ldr	r3, [r7, #32]
 8009164:	2b04      	cmp	r3, #4
 8009166:	d107      	bne.n	8009178 <_DrawBitLine2BPP+0xf4>
                        CurrentPixel = 0;
 8009168:	2300      	movs	r3, #0
 800916a:	623b      	str	r3, [r7, #32]
                        Pixels = *( ++p );
 800916c:	683b      	ldr	r3, [r7, #0]
 800916e:	3301      	adds	r3, #1
 8009170:	603b      	str	r3, [r7, #0]
 8009172:	683b      	ldr	r3, [r7, #0]
 8009174:	781b      	ldrb	r3, [r3, #0]
 8009176:	627b      	str	r3, [r7, #36]	; 0x24
                } while( --xsize );
 8009178:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800917a:	3b01      	subs	r3, #1
 800917c:	637b      	str	r3, [r7, #52]	; 0x34
 800917e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009180:	2b00      	cmp	r3, #0
 8009182:	d1d1      	bne.n	8009128 <_DrawBitLine2BPP+0xa4>
            break;
 8009184:	e06e      	b.n	8009264 <_DrawBitLine2BPP+0x1e0>
            if( pTrans )
 8009186:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009188:	2b00      	cmp	r3, #0
 800918a:	d038      	beq.n	80091fe <_DrawBitLine2BPP+0x17a>
                    Shift = ( 3 - CurrentPixel ) << 1;
 800918c:	6a3b      	ldr	r3, [r7, #32]
 800918e:	f1c3 0303 	rsb	r3, r3, #3
 8009192:	005b      	lsls	r3, r3, #1
 8009194:	61fb      	str	r3, [r7, #28]
                    Index = ( Pixels & ( 0xC0 >> ( 6 - Shift ) ) ) >> Shift;
 8009196:	69fb      	ldr	r3, [r7, #28]
 8009198:	f1c3 0306 	rsb	r3, r3, #6
 800919c:	22c0      	movs	r2, #192	; 0xc0
 800919e:	fa42 f303 	asr.w	r3, r2, r3
 80091a2:	461a      	mov	r2, r3
 80091a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091a6:	401a      	ands	r2, r3
 80091a8:	69fb      	ldr	r3, [r7, #28]
 80091aa:	fa22 f303 	lsr.w	r3, r2, r3
 80091ae:	61bb      	str	r3, [r7, #24]
                    if( Index )
 80091b0:	69bb      	ldr	r3, [r7, #24]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d00b      	beq.n	80091ce <_DrawBitLine2BPP+0x14a>
                        PixelIndex = *( pTrans + Index );
 80091b6:	69bb      	ldr	r3, [r7, #24]
 80091b8:	009b      	lsls	r3, r3, #2
 80091ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80091bc:	4413      	add	r3, r2
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	617b      	str	r3, [r7, #20]
                        _SetPixelIndex( pDevice, x, y, PixelIndex );
 80091c2:	697b      	ldr	r3, [r7, #20]
 80091c4:	687a      	ldr	r2, [r7, #4]
 80091c6:	68b9      	ldr	r1, [r7, #8]
 80091c8:	68f8      	ldr	r0, [r7, #12]
 80091ca:	f7ff fe19 	bl	8008e00 <_SetPixelIndex>
                    x++;
 80091ce:	68bb      	ldr	r3, [r7, #8]
 80091d0:	3301      	adds	r3, #1
 80091d2:	60bb      	str	r3, [r7, #8]
                    if( ++CurrentPixel == 4 )
 80091d4:	6a3b      	ldr	r3, [r7, #32]
 80091d6:	3301      	adds	r3, #1
 80091d8:	623b      	str	r3, [r7, #32]
 80091da:	6a3b      	ldr	r3, [r7, #32]
 80091dc:	2b04      	cmp	r3, #4
 80091de:	d107      	bne.n	80091f0 <_DrawBitLine2BPP+0x16c>
                        CurrentPixel = 0;
 80091e0:	2300      	movs	r3, #0
 80091e2:	623b      	str	r3, [r7, #32]
                        Pixels = *( ++p );
 80091e4:	683b      	ldr	r3, [r7, #0]
 80091e6:	3301      	adds	r3, #1
 80091e8:	603b      	str	r3, [r7, #0]
 80091ea:	683b      	ldr	r3, [r7, #0]
 80091ec:	781b      	ldrb	r3, [r3, #0]
 80091ee:	627b      	str	r3, [r7, #36]	; 0x24
                } while( --xsize );
 80091f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80091f2:	3b01      	subs	r3, #1
 80091f4:	637b      	str	r3, [r7, #52]	; 0x34
 80091f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d1c7      	bne.n	800918c <_DrawBitLine2BPP+0x108>
            break;
 80091fc:	e031      	b.n	8009262 <_DrawBitLine2BPP+0x1de>
                    Shift = ( 3 - CurrentPixel ) << 1;
 80091fe:	6a3b      	ldr	r3, [r7, #32]
 8009200:	f1c3 0303 	rsb	r3, r3, #3
 8009204:	005b      	lsls	r3, r3, #1
 8009206:	61fb      	str	r3, [r7, #28]
                    Index = ( Pixels & ( 0xC0 >> ( 6 - Shift ) ) ) >> Shift;
 8009208:	69fb      	ldr	r3, [r7, #28]
 800920a:	f1c3 0306 	rsb	r3, r3, #6
 800920e:	22c0      	movs	r2, #192	; 0xc0
 8009210:	fa42 f303 	asr.w	r3, r2, r3
 8009214:	461a      	mov	r2, r3
 8009216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009218:	401a      	ands	r2, r3
 800921a:	69fb      	ldr	r3, [r7, #28]
 800921c:	fa22 f303 	lsr.w	r3, r2, r3
 8009220:	61bb      	str	r3, [r7, #24]
                    if( Index )
 8009222:	69bb      	ldr	r3, [r7, #24]
 8009224:	2b00      	cmp	r3, #0
 8009226:	d005      	beq.n	8009234 <_DrawBitLine2BPP+0x1b0>
                        _SetPixelIndex( pDevice, x, y, Index );
 8009228:	69bb      	ldr	r3, [r7, #24]
 800922a:	687a      	ldr	r2, [r7, #4]
 800922c:	68b9      	ldr	r1, [r7, #8]
 800922e:	68f8      	ldr	r0, [r7, #12]
 8009230:	f7ff fde6 	bl	8008e00 <_SetPixelIndex>
                    x++;
 8009234:	68bb      	ldr	r3, [r7, #8]
 8009236:	3301      	adds	r3, #1
 8009238:	60bb      	str	r3, [r7, #8]
                    if( ++CurrentPixel == 4 )
 800923a:	6a3b      	ldr	r3, [r7, #32]
 800923c:	3301      	adds	r3, #1
 800923e:	623b      	str	r3, [r7, #32]
 8009240:	6a3b      	ldr	r3, [r7, #32]
 8009242:	2b04      	cmp	r3, #4
 8009244:	d107      	bne.n	8009256 <_DrawBitLine2BPP+0x1d2>
                        CurrentPixel = 0;
 8009246:	2300      	movs	r3, #0
 8009248:	623b      	str	r3, [r7, #32]
                        Pixels = *( ++p );
 800924a:	683b      	ldr	r3, [r7, #0]
 800924c:	3301      	adds	r3, #1
 800924e:	603b      	str	r3, [r7, #0]
 8009250:	683b      	ldr	r3, [r7, #0]
 8009252:	781b      	ldrb	r3, [r3, #0]
 8009254:	627b      	str	r3, [r7, #36]	; 0x24
                } while( --xsize );
 8009256:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009258:	3b01      	subs	r3, #1
 800925a:	637b      	str	r3, [r7, #52]	; 0x34
 800925c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800925e:	2b00      	cmp	r3, #0
 8009260:	d1cd      	bne.n	80091fe <_DrawBitLine2BPP+0x17a>
            break;
 8009262:	bf00      	nop
}
 8009264:	bf00      	nop
 8009266:	3728      	adds	r7, #40	; 0x28
 8009268:	46bd      	mov	sp, r7
 800926a:	bd80      	pop	{r7, pc}
 800926c:	24000014 	.word	0x24000014

08009270 <_DrawBitLine4BPP>:
                              int y,
                              U8 const GUI_UNI_PTR* p,
                              int Diff,
                              int xsize,
                              const LCD_PIXELINDEX* pTrans )
{
 8009270:	b580      	push	{r7, lr}
 8009272:	b08a      	sub	sp, #40	; 0x28
 8009274:	af00      	add	r7, sp, #0
 8009276:	60f8      	str	r0, [r7, #12]
 8009278:	60b9      	str	r1, [r7, #8]
 800927a:	607a      	str	r2, [r7, #4]
 800927c:	603b      	str	r3, [r7, #0]
    LCD_PIXELINDEX Pixels, PixelIndex;
    int CurrentPixel, Shift, Index;

    Pixels = *p;
 800927e:	683b      	ldr	r3, [r7, #0]
 8009280:	781b      	ldrb	r3, [r3, #0]
 8009282:	627b      	str	r3, [r7, #36]	; 0x24
    CurrentPixel = Diff;
 8009284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009286:	623b      	str	r3, [r7, #32]
    x += Diff;
 8009288:	68ba      	ldr	r2, [r7, #8]
 800928a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800928c:	4413      	add	r3, r2
 800928e:	60bb      	str	r3, [r7, #8]
    switch( GUI_pContext->DrawMode & ( LCD_DRAWMODE_TRANS | LCD_DRAWMODE_XOR ) )
 8009290:	4b71      	ldr	r3, [pc, #452]	; (8009458 <_DrawBitLine4BPP+0x1e8>)
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	7c1b      	ldrb	r3, [r3, #16]
 8009296:	f003 0303 	and.w	r3, r3, #3
 800929a:	2b00      	cmp	r3, #0
 800929c:	d002      	beq.n	80092a4 <_DrawBitLine4BPP+0x34>
 800929e:	2b02      	cmp	r3, #2
 80092a0:	d067      	beq.n	8009372 <_DrawBitLine4BPP+0x102>
                    }
                } while( --xsize );
            }
            break;
    }
}
 80092a2:	e0d5      	b.n	8009450 <_DrawBitLine4BPP+0x1e0>
            if( pTrans )
 80092a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d034      	beq.n	8009314 <_DrawBitLine4BPP+0xa4>
                    Shift = ( 1 - CurrentPixel ) << 2;
 80092aa:	6a3b      	ldr	r3, [r7, #32]
 80092ac:	f1c3 0301 	rsb	r3, r3, #1
 80092b0:	009b      	lsls	r3, r3, #2
 80092b2:	61fb      	str	r3, [r7, #28]
                    Index = ( Pixels & ( 0xF0 >> ( 4 - Shift ) ) ) >> Shift;
 80092b4:	69fb      	ldr	r3, [r7, #28]
 80092b6:	f1c3 0304 	rsb	r3, r3, #4
 80092ba:	22f0      	movs	r2, #240	; 0xf0
 80092bc:	fa42 f303 	asr.w	r3, r2, r3
 80092c0:	461a      	mov	r2, r3
 80092c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092c4:	401a      	ands	r2, r3
 80092c6:	69fb      	ldr	r3, [r7, #28]
 80092c8:	fa22 f303 	lsr.w	r3, r2, r3
 80092cc:	61bb      	str	r3, [r7, #24]
                    PixelIndex = *( pTrans + Index );
 80092ce:	69bb      	ldr	r3, [r7, #24]
 80092d0:	009b      	lsls	r3, r3, #2
 80092d2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80092d4:	4413      	add	r3, r2
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	617b      	str	r3, [r7, #20]
                    _SetPixelIndex( pDevice, x++, y, PixelIndex );
 80092da:	68b9      	ldr	r1, [r7, #8]
 80092dc:	1c4b      	adds	r3, r1, #1
 80092de:	60bb      	str	r3, [r7, #8]
 80092e0:	697b      	ldr	r3, [r7, #20]
 80092e2:	687a      	ldr	r2, [r7, #4]
 80092e4:	68f8      	ldr	r0, [r7, #12]
 80092e6:	f7ff fd8b 	bl	8008e00 <_SetPixelIndex>
                    if( ++CurrentPixel == 2 )
 80092ea:	6a3b      	ldr	r3, [r7, #32]
 80092ec:	3301      	adds	r3, #1
 80092ee:	623b      	str	r3, [r7, #32]
 80092f0:	6a3b      	ldr	r3, [r7, #32]
 80092f2:	2b02      	cmp	r3, #2
 80092f4:	d107      	bne.n	8009306 <_DrawBitLine4BPP+0x96>
                        CurrentPixel = 0;
 80092f6:	2300      	movs	r3, #0
 80092f8:	623b      	str	r3, [r7, #32]
                        Pixels = *( ++p );
 80092fa:	683b      	ldr	r3, [r7, #0]
 80092fc:	3301      	adds	r3, #1
 80092fe:	603b      	str	r3, [r7, #0]
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	781b      	ldrb	r3, [r3, #0]
 8009304:	627b      	str	r3, [r7, #36]	; 0x24
                } while( --xsize );
 8009306:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009308:	3b01      	subs	r3, #1
 800930a:	637b      	str	r3, [r7, #52]	; 0x34
 800930c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800930e:	2b00      	cmp	r3, #0
 8009310:	d1cb      	bne.n	80092aa <_DrawBitLine4BPP+0x3a>
            break;
 8009312:	e09d      	b.n	8009450 <_DrawBitLine4BPP+0x1e0>
                    Shift = ( 1 - CurrentPixel ) << 2;
 8009314:	6a3b      	ldr	r3, [r7, #32]
 8009316:	f1c3 0301 	rsb	r3, r3, #1
 800931a:	009b      	lsls	r3, r3, #2
 800931c:	61fb      	str	r3, [r7, #28]
                    Index = ( Pixels & ( 0xF0 >> ( 4 - Shift ) ) ) >> Shift;
 800931e:	69fb      	ldr	r3, [r7, #28]
 8009320:	f1c3 0304 	rsb	r3, r3, #4
 8009324:	22f0      	movs	r2, #240	; 0xf0
 8009326:	fa42 f303 	asr.w	r3, r2, r3
 800932a:	461a      	mov	r2, r3
 800932c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800932e:	401a      	ands	r2, r3
 8009330:	69fb      	ldr	r3, [r7, #28]
 8009332:	fa22 f303 	lsr.w	r3, r2, r3
 8009336:	61bb      	str	r3, [r7, #24]
                    _SetPixelIndex( pDevice, x++, y, Index );
 8009338:	68b9      	ldr	r1, [r7, #8]
 800933a:	1c4b      	adds	r3, r1, #1
 800933c:	60bb      	str	r3, [r7, #8]
 800933e:	69bb      	ldr	r3, [r7, #24]
 8009340:	687a      	ldr	r2, [r7, #4]
 8009342:	68f8      	ldr	r0, [r7, #12]
 8009344:	f7ff fd5c 	bl	8008e00 <_SetPixelIndex>
                    if( ++CurrentPixel == 2 )
 8009348:	6a3b      	ldr	r3, [r7, #32]
 800934a:	3301      	adds	r3, #1
 800934c:	623b      	str	r3, [r7, #32]
 800934e:	6a3b      	ldr	r3, [r7, #32]
 8009350:	2b02      	cmp	r3, #2
 8009352:	d107      	bne.n	8009364 <_DrawBitLine4BPP+0xf4>
                        CurrentPixel = 0;
 8009354:	2300      	movs	r3, #0
 8009356:	623b      	str	r3, [r7, #32]
                        Pixels = *( ++p );
 8009358:	683b      	ldr	r3, [r7, #0]
 800935a:	3301      	adds	r3, #1
 800935c:	603b      	str	r3, [r7, #0]
 800935e:	683b      	ldr	r3, [r7, #0]
 8009360:	781b      	ldrb	r3, [r3, #0]
 8009362:	627b      	str	r3, [r7, #36]	; 0x24
                } while( --xsize );
 8009364:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009366:	3b01      	subs	r3, #1
 8009368:	637b      	str	r3, [r7, #52]	; 0x34
 800936a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800936c:	2b00      	cmp	r3, #0
 800936e:	d1d1      	bne.n	8009314 <_DrawBitLine4BPP+0xa4>
            break;
 8009370:	e06e      	b.n	8009450 <_DrawBitLine4BPP+0x1e0>
            if( pTrans )
 8009372:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009374:	2b00      	cmp	r3, #0
 8009376:	d038      	beq.n	80093ea <_DrawBitLine4BPP+0x17a>
                    Shift = ( 1 - CurrentPixel ) << 2;
 8009378:	6a3b      	ldr	r3, [r7, #32]
 800937a:	f1c3 0301 	rsb	r3, r3, #1
 800937e:	009b      	lsls	r3, r3, #2
 8009380:	61fb      	str	r3, [r7, #28]
                    Index = ( Pixels & ( 0xF0 >> ( 4 - Shift ) ) ) >> Shift;
 8009382:	69fb      	ldr	r3, [r7, #28]
 8009384:	f1c3 0304 	rsb	r3, r3, #4
 8009388:	22f0      	movs	r2, #240	; 0xf0
 800938a:	fa42 f303 	asr.w	r3, r2, r3
 800938e:	461a      	mov	r2, r3
 8009390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009392:	401a      	ands	r2, r3
 8009394:	69fb      	ldr	r3, [r7, #28]
 8009396:	fa22 f303 	lsr.w	r3, r2, r3
 800939a:	61bb      	str	r3, [r7, #24]
                    if( Index )
 800939c:	69bb      	ldr	r3, [r7, #24]
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d00b      	beq.n	80093ba <_DrawBitLine4BPP+0x14a>
                        PixelIndex = *( pTrans + Index );
 80093a2:	69bb      	ldr	r3, [r7, #24]
 80093a4:	009b      	lsls	r3, r3, #2
 80093a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80093a8:	4413      	add	r3, r2
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	617b      	str	r3, [r7, #20]
                        _SetPixelIndex( pDevice, x, y, PixelIndex );
 80093ae:	697b      	ldr	r3, [r7, #20]
 80093b0:	687a      	ldr	r2, [r7, #4]
 80093b2:	68b9      	ldr	r1, [r7, #8]
 80093b4:	68f8      	ldr	r0, [r7, #12]
 80093b6:	f7ff fd23 	bl	8008e00 <_SetPixelIndex>
                    x++;
 80093ba:	68bb      	ldr	r3, [r7, #8]
 80093bc:	3301      	adds	r3, #1
 80093be:	60bb      	str	r3, [r7, #8]
                    if( ++CurrentPixel == 2 )
 80093c0:	6a3b      	ldr	r3, [r7, #32]
 80093c2:	3301      	adds	r3, #1
 80093c4:	623b      	str	r3, [r7, #32]
 80093c6:	6a3b      	ldr	r3, [r7, #32]
 80093c8:	2b02      	cmp	r3, #2
 80093ca:	d107      	bne.n	80093dc <_DrawBitLine4BPP+0x16c>
                        CurrentPixel = 0;
 80093cc:	2300      	movs	r3, #0
 80093ce:	623b      	str	r3, [r7, #32]
                        Pixels = *( ++p );
 80093d0:	683b      	ldr	r3, [r7, #0]
 80093d2:	3301      	adds	r3, #1
 80093d4:	603b      	str	r3, [r7, #0]
 80093d6:	683b      	ldr	r3, [r7, #0]
 80093d8:	781b      	ldrb	r3, [r3, #0]
 80093da:	627b      	str	r3, [r7, #36]	; 0x24
                } while( --xsize );
 80093dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80093de:	3b01      	subs	r3, #1
 80093e0:	637b      	str	r3, [r7, #52]	; 0x34
 80093e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d1c7      	bne.n	8009378 <_DrawBitLine4BPP+0x108>
            break;
 80093e8:	e031      	b.n	800944e <_DrawBitLine4BPP+0x1de>
                    Shift = ( 1 - CurrentPixel ) << 2;
 80093ea:	6a3b      	ldr	r3, [r7, #32]
 80093ec:	f1c3 0301 	rsb	r3, r3, #1
 80093f0:	009b      	lsls	r3, r3, #2
 80093f2:	61fb      	str	r3, [r7, #28]
                    Index = ( Pixels & ( 0xF0 >> ( 4 - Shift ) ) ) >> Shift;
 80093f4:	69fb      	ldr	r3, [r7, #28]
 80093f6:	f1c3 0304 	rsb	r3, r3, #4
 80093fa:	22f0      	movs	r2, #240	; 0xf0
 80093fc:	fa42 f303 	asr.w	r3, r2, r3
 8009400:	461a      	mov	r2, r3
 8009402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009404:	401a      	ands	r2, r3
 8009406:	69fb      	ldr	r3, [r7, #28]
 8009408:	fa22 f303 	lsr.w	r3, r2, r3
 800940c:	61bb      	str	r3, [r7, #24]
                    if( Index )
 800940e:	69bb      	ldr	r3, [r7, #24]
 8009410:	2b00      	cmp	r3, #0
 8009412:	d005      	beq.n	8009420 <_DrawBitLine4BPP+0x1b0>
                        _SetPixelIndex( pDevice, x, y, Index );
 8009414:	69bb      	ldr	r3, [r7, #24]
 8009416:	687a      	ldr	r2, [r7, #4]
 8009418:	68b9      	ldr	r1, [r7, #8]
 800941a:	68f8      	ldr	r0, [r7, #12]
 800941c:	f7ff fcf0 	bl	8008e00 <_SetPixelIndex>
                    x++;
 8009420:	68bb      	ldr	r3, [r7, #8]
 8009422:	3301      	adds	r3, #1
 8009424:	60bb      	str	r3, [r7, #8]
                    if( ++CurrentPixel == 2 )
 8009426:	6a3b      	ldr	r3, [r7, #32]
 8009428:	3301      	adds	r3, #1
 800942a:	623b      	str	r3, [r7, #32]
 800942c:	6a3b      	ldr	r3, [r7, #32]
 800942e:	2b02      	cmp	r3, #2
 8009430:	d107      	bne.n	8009442 <_DrawBitLine4BPP+0x1d2>
                        CurrentPixel = 0;
 8009432:	2300      	movs	r3, #0
 8009434:	623b      	str	r3, [r7, #32]
                        Pixels = *( ++p );
 8009436:	683b      	ldr	r3, [r7, #0]
 8009438:	3301      	adds	r3, #1
 800943a:	603b      	str	r3, [r7, #0]
 800943c:	683b      	ldr	r3, [r7, #0]
 800943e:	781b      	ldrb	r3, [r3, #0]
 8009440:	627b      	str	r3, [r7, #36]	; 0x24
                } while( --xsize );
 8009442:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009444:	3b01      	subs	r3, #1
 8009446:	637b      	str	r3, [r7, #52]	; 0x34
 8009448:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800944a:	2b00      	cmp	r3, #0
 800944c:	d1cd      	bne.n	80093ea <_DrawBitLine4BPP+0x17a>
            break;
 800944e:	bf00      	nop
}
 8009450:	bf00      	nop
 8009452:	3728      	adds	r7, #40	; 0x28
 8009454:	46bd      	mov	sp, r7
 8009456:	bd80      	pop	{r7, pc}
 8009458:	24000014 	.word	0x24000014

0800945c <_DrawBitLine8BPP>:
                              int x,
                              int y,
                              U8 const GUI_UNI_PTR* p,
                              int xsize,
                              const LCD_PIXELINDEX* pTrans )
{
 800945c:	b580      	push	{r7, lr}
 800945e:	b086      	sub	sp, #24
 8009460:	af00      	add	r7, sp, #0
 8009462:	60f8      	str	r0, [r7, #12]
 8009464:	60b9      	str	r1, [r7, #8]
 8009466:	607a      	str	r2, [r7, #4]
 8009468:	603b      	str	r3, [r7, #0]
    LCD_PIXELINDEX Pixel;

    switch( GUI_pContext->DrawMode & ( LCD_DRAWMODE_TRANS | LCD_DRAWMODE_XOR ) )
 800946a:	4b3d      	ldr	r3, [pc, #244]	; (8009560 <_DrawBitLine8BPP+0x104>)
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	7c1b      	ldrb	r3, [r3, #16]
 8009470:	f003 0303 	and.w	r3, r3, #3
 8009474:	2b00      	cmp	r3, #0
 8009476:	d002      	beq.n	800947e <_DrawBitLine8BPP+0x22>
 8009478:	2b02      	cmp	r3, #2
 800947a:	d032      	beq.n	80094e2 <_DrawBitLine8BPP+0x86>
                    }
                }
            }
            break;
    }
}
 800947c:	e06b      	b.n	8009556 <_DrawBitLine8BPP+0xfa>
            if( pTrans )
 800947e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009480:	2b00      	cmp	r3, #0
 8009482:	d02a      	beq.n	80094da <_DrawBitLine8BPP+0x7e>
                for( ; xsize > 0; xsize--, x++, p++ )
 8009484:	e015      	b.n	80094b2 <_DrawBitLine8BPP+0x56>
                    Pixel = *p;
 8009486:	683b      	ldr	r3, [r7, #0]
 8009488:	781b      	ldrb	r3, [r3, #0]
 800948a:	617b      	str	r3, [r7, #20]
                    _SetPixelIndex( pDevice, x, y, *( pTrans + Pixel ) );
 800948c:	697b      	ldr	r3, [r7, #20]
 800948e:	009b      	lsls	r3, r3, #2
 8009490:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009492:	4413      	add	r3, r2
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	687a      	ldr	r2, [r7, #4]
 8009498:	68b9      	ldr	r1, [r7, #8]
 800949a:	68f8      	ldr	r0, [r7, #12]
 800949c:	f7ff fcb0 	bl	8008e00 <_SetPixelIndex>
                for( ; xsize > 0; xsize--, x++, p++ )
 80094a0:	6a3b      	ldr	r3, [r7, #32]
 80094a2:	3b01      	subs	r3, #1
 80094a4:	623b      	str	r3, [r7, #32]
 80094a6:	68bb      	ldr	r3, [r7, #8]
 80094a8:	3301      	adds	r3, #1
 80094aa:	60bb      	str	r3, [r7, #8]
 80094ac:	683b      	ldr	r3, [r7, #0]
 80094ae:	3301      	adds	r3, #1
 80094b0:	603b      	str	r3, [r7, #0]
 80094b2:	6a3b      	ldr	r3, [r7, #32]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	dce6      	bgt.n	8009486 <_DrawBitLine8BPP+0x2a>
            break;
 80094b8:	e04d      	b.n	8009556 <_DrawBitLine8BPP+0xfa>
                    _SetPixelIndex( pDevice, x, y, *p );
 80094ba:	683b      	ldr	r3, [r7, #0]
 80094bc:	781b      	ldrb	r3, [r3, #0]
 80094be:	687a      	ldr	r2, [r7, #4]
 80094c0:	68b9      	ldr	r1, [r7, #8]
 80094c2:	68f8      	ldr	r0, [r7, #12]
 80094c4:	f7ff fc9c 	bl	8008e00 <_SetPixelIndex>
                for( ; xsize > 0; xsize--, x++, p++ )
 80094c8:	6a3b      	ldr	r3, [r7, #32]
 80094ca:	3b01      	subs	r3, #1
 80094cc:	623b      	str	r3, [r7, #32]
 80094ce:	68bb      	ldr	r3, [r7, #8]
 80094d0:	3301      	adds	r3, #1
 80094d2:	60bb      	str	r3, [r7, #8]
 80094d4:	683b      	ldr	r3, [r7, #0]
 80094d6:	3301      	adds	r3, #1
 80094d8:	603b      	str	r3, [r7, #0]
 80094da:	6a3b      	ldr	r3, [r7, #32]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	dcec      	bgt.n	80094ba <_DrawBitLine8BPP+0x5e>
            break;
 80094e0:	e039      	b.n	8009556 <_DrawBitLine8BPP+0xfa>
            if( pTrans )
 80094e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d032      	beq.n	800954e <_DrawBitLine8BPP+0xf2>
                for( ; xsize > 0; xsize--, x++, p++ )
 80094e8:	e018      	b.n	800951c <_DrawBitLine8BPP+0xc0>
                    Pixel = *p;
 80094ea:	683b      	ldr	r3, [r7, #0]
 80094ec:	781b      	ldrb	r3, [r3, #0]
 80094ee:	617b      	str	r3, [r7, #20]
                    if( Pixel )
 80094f0:	697b      	ldr	r3, [r7, #20]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d009      	beq.n	800950a <_DrawBitLine8BPP+0xae>
                        _SetPixelIndex( pDevice, x, y, *( pTrans + Pixel ) );
 80094f6:	697b      	ldr	r3, [r7, #20]
 80094f8:	009b      	lsls	r3, r3, #2
 80094fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80094fc:	4413      	add	r3, r2
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	687a      	ldr	r2, [r7, #4]
 8009502:	68b9      	ldr	r1, [r7, #8]
 8009504:	68f8      	ldr	r0, [r7, #12]
 8009506:	f7ff fc7b 	bl	8008e00 <_SetPixelIndex>
                for( ; xsize > 0; xsize--, x++, p++ )
 800950a:	6a3b      	ldr	r3, [r7, #32]
 800950c:	3b01      	subs	r3, #1
 800950e:	623b      	str	r3, [r7, #32]
 8009510:	68bb      	ldr	r3, [r7, #8]
 8009512:	3301      	adds	r3, #1
 8009514:	60bb      	str	r3, [r7, #8]
 8009516:	683b      	ldr	r3, [r7, #0]
 8009518:	3301      	adds	r3, #1
 800951a:	603b      	str	r3, [r7, #0]
 800951c:	6a3b      	ldr	r3, [r7, #32]
 800951e:	2b00      	cmp	r3, #0
 8009520:	dce3      	bgt.n	80094ea <_DrawBitLine8BPP+0x8e>
            break;
 8009522:	e017      	b.n	8009554 <_DrawBitLine8BPP+0xf8>
                    Pixel = *p;
 8009524:	683b      	ldr	r3, [r7, #0]
 8009526:	781b      	ldrb	r3, [r3, #0]
 8009528:	617b      	str	r3, [r7, #20]
                    if( Pixel )
 800952a:	697b      	ldr	r3, [r7, #20]
 800952c:	2b00      	cmp	r3, #0
 800952e:	d005      	beq.n	800953c <_DrawBitLine8BPP+0xe0>
                        _SetPixelIndex( pDevice, x, y, Pixel );
 8009530:	697b      	ldr	r3, [r7, #20]
 8009532:	687a      	ldr	r2, [r7, #4]
 8009534:	68b9      	ldr	r1, [r7, #8]
 8009536:	68f8      	ldr	r0, [r7, #12]
 8009538:	f7ff fc62 	bl	8008e00 <_SetPixelIndex>
                for( ; xsize > 0; xsize--, x++, p++ )
 800953c:	6a3b      	ldr	r3, [r7, #32]
 800953e:	3b01      	subs	r3, #1
 8009540:	623b      	str	r3, [r7, #32]
 8009542:	68bb      	ldr	r3, [r7, #8]
 8009544:	3301      	adds	r3, #1
 8009546:	60bb      	str	r3, [r7, #8]
 8009548:	683b      	ldr	r3, [r7, #0]
 800954a:	3301      	adds	r3, #1
 800954c:	603b      	str	r3, [r7, #0]
 800954e:	6a3b      	ldr	r3, [r7, #32]
 8009550:	2b00      	cmp	r3, #0
 8009552:	dce7      	bgt.n	8009524 <_DrawBitLine8BPP+0xc8>
            break;
 8009554:	bf00      	nop
}
 8009556:	bf00      	nop
 8009558:	3718      	adds	r7, #24
 800955a:	46bd      	mov	sp, r7
 800955c:	bd80      	pop	{r7, pc}
 800955e:	bf00      	nop
 8009560:	24000014 	.word	0x24000014

08009564 <_DrawBitLine32BPP>:
 *   Drawing of 32bpp true color bitmaps.
 *   Only required for 32bpp color depth of target. Should be removed otherwise.
 */
static void _DrawBitLine32BPP(
GUI_DEVICE* pDevice, int x, int y, U32 const GUI_UNI_PTR* p, int xsize )
{
 8009564:	b580      	push	{r7, lr}
 8009566:	b084      	sub	sp, #16
 8009568:	af00      	add	r7, sp, #0
 800956a:	60f8      	str	r0, [r7, #12]
 800956c:	60b9      	str	r1, [r7, #8]
 800956e:	607a      	str	r2, [r7, #4]
 8009570:	603b      	str	r3, [r7, #0]
    for( ; xsize > 0; xsize--, x++, p++ )
 8009572:	e00f      	b.n	8009594 <_DrawBitLine32BPP+0x30>
    {
        _SetPixelIndex( pDevice, x, y, *p );
 8009574:	683b      	ldr	r3, [r7, #0]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	687a      	ldr	r2, [r7, #4]
 800957a:	68b9      	ldr	r1, [r7, #8]
 800957c:	68f8      	ldr	r0, [r7, #12]
 800957e:	f7ff fc3f 	bl	8008e00 <_SetPixelIndex>
    for( ; xsize > 0; xsize--, x++, p++ )
 8009582:	69bb      	ldr	r3, [r7, #24]
 8009584:	3b01      	subs	r3, #1
 8009586:	61bb      	str	r3, [r7, #24]
 8009588:	68bb      	ldr	r3, [r7, #8]
 800958a:	3301      	adds	r3, #1
 800958c:	60bb      	str	r3, [r7, #8]
 800958e:	683b      	ldr	r3, [r7, #0]
 8009590:	3304      	adds	r3, #4
 8009592:	603b      	str	r3, [r7, #0]
 8009594:	69bb      	ldr	r3, [r7, #24]
 8009596:	2b00      	cmp	r3, #0
 8009598:	dcec      	bgt.n	8009574 <_DrawBitLine32BPP+0x10>
    }
}
 800959a:	bf00      	nop
 800959c:	bf00      	nop
 800959e:	3710      	adds	r7, #16
 80095a0:	46bd      	mov	sp, r7
 80095a2:	bd80      	pop	{r7, pc}

080095a4 <_DrawBitmap>:
                         int BitsPerPixel,
                         int BytesPerLine,
                         const U8 GUI_UNI_PTR* pData,
                         int Diff,
                         const LCD_PIXELINDEX* pTrans )
{
 80095a4:	b580      	push	{r7, lr}
 80095a6:	b08a      	sub	sp, #40	; 0x28
 80095a8:	af04      	add	r7, sp, #16
 80095aa:	60f8      	str	r0, [r7, #12]
 80095ac:	60b9      	str	r1, [r7, #8]
 80095ae:	607a      	str	r2, [r7, #4]
 80095b0:	603b      	str	r3, [r7, #0]
    int i;

    switch( BitsPerPixel )
 80095b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095b4:	3b01      	subs	r3, #1
 80095b6:	2b1f      	cmp	r3, #31
 80095b8:	f200 80e4 	bhi.w	8009784 <_DrawBitmap+0x1e0>
 80095bc:	a201      	add	r2, pc, #4	; (adr r2, 80095c4 <_DrawBitmap+0x20>)
 80095be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095c2:	bf00      	nop
 80095c4:	08009645 	.word	0x08009645
 80095c8:	0800967f 	.word	0x0800967f
 80095cc:	08009785 	.word	0x08009785
 80095d0:	080096b9 	.word	0x080096b9
 80095d4:	08009785 	.word	0x08009785
 80095d8:	08009785 	.word	0x08009785
 80095dc:	08009785 	.word	0x08009785
 80095e0:	080096f3 	.word	0x080096f3
 80095e4:	08009785 	.word	0x08009785
 80095e8:	08009785 	.word	0x08009785
 80095ec:	08009785 	.word	0x08009785
 80095f0:	08009785 	.word	0x08009785
 80095f4:	08009785 	.word	0x08009785
 80095f8:	08009785 	.word	0x08009785
 80095fc:	08009785 	.word	0x08009785
 8009600:	08009729 	.word	0x08009729
 8009604:	08009785 	.word	0x08009785
 8009608:	08009785 	.word	0x08009785
 800960c:	08009785 	.word	0x08009785
 8009610:	08009785 	.word	0x08009785
 8009614:	08009785 	.word	0x08009785
 8009618:	08009785 	.word	0x08009785
 800961c:	08009785 	.word	0x08009785
 8009620:	08009785 	.word	0x08009785
 8009624:	08009785 	.word	0x08009785
 8009628:	08009785 	.word	0x08009785
 800962c:	08009785 	.word	0x08009785
 8009630:	08009785 	.word	0x08009785
 8009634:	08009785 	.word	0x08009785
 8009638:	08009785 	.word	0x08009785
 800963c:	08009785 	.word	0x08009785
 8009640:	08009753 	.word	0x08009753
    {
        case 1:
            for( i = 0; i < ySize; i++ )
 8009644:	2300      	movs	r3, #0
 8009646:	617b      	str	r3, [r7, #20]
 8009648:	e014      	b.n	8009674 <_DrawBitmap+0xd0>
            {
                _DrawBitLine1BPP( pDevice, x0, i + y0, pData, Diff, xSize,
 800964a:	697a      	ldr	r2, [r7, #20]
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	441a      	add	r2, r3
 8009650:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009652:	9302      	str	r3, [sp, #8]
 8009654:	683b      	ldr	r3, [r7, #0]
 8009656:	9301      	str	r3, [sp, #4]
 8009658:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800965a:	9300      	str	r3, [sp, #0]
 800965c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800965e:	68b9      	ldr	r1, [r7, #8]
 8009660:	68f8      	ldr	r0, [r7, #12]
 8009662:	f7ff fc5d 	bl	8008f20 <_DrawBitLine1BPP>
                                  pTrans );
                pData += BytesPerLine;
 8009666:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009668:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800966a:	4413      	add	r3, r2
 800966c:	62fb      	str	r3, [r7, #44]	; 0x2c
            for( i = 0; i < ySize; i++ )
 800966e:	697b      	ldr	r3, [r7, #20]
 8009670:	3301      	adds	r3, #1
 8009672:	617b      	str	r3, [r7, #20]
 8009674:	697a      	ldr	r2, [r7, #20]
 8009676:	6a3b      	ldr	r3, [r7, #32]
 8009678:	429a      	cmp	r2, r3
 800967a:	dbe6      	blt.n	800964a <_DrawBitmap+0xa6>
            }
            break;
 800967c:	e082      	b.n	8009784 <_DrawBitmap+0x1e0>
        case 2:
            for( i = 0; i < ySize; i++ )
 800967e:	2300      	movs	r3, #0
 8009680:	617b      	str	r3, [r7, #20]
 8009682:	e014      	b.n	80096ae <_DrawBitmap+0x10a>
            {
                _DrawBitLine2BPP( pDevice, x0, i + y0, pData, Diff, xSize,
 8009684:	697a      	ldr	r2, [r7, #20]
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	441a      	add	r2, r3
 800968a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800968c:	9302      	str	r3, [sp, #8]
 800968e:	683b      	ldr	r3, [r7, #0]
 8009690:	9301      	str	r3, [sp, #4]
 8009692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009694:	9300      	str	r3, [sp, #0]
 8009696:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009698:	68b9      	ldr	r1, [r7, #8]
 800969a:	68f8      	ldr	r0, [r7, #12]
 800969c:	f7ff fcf2 	bl	8009084 <_DrawBitLine2BPP>
                                  pTrans );
                pData += BytesPerLine;
 80096a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096a2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80096a4:	4413      	add	r3, r2
 80096a6:	62fb      	str	r3, [r7, #44]	; 0x2c
            for( i = 0; i < ySize; i++ )
 80096a8:	697b      	ldr	r3, [r7, #20]
 80096aa:	3301      	adds	r3, #1
 80096ac:	617b      	str	r3, [r7, #20]
 80096ae:	697a      	ldr	r2, [r7, #20]
 80096b0:	6a3b      	ldr	r3, [r7, #32]
 80096b2:	429a      	cmp	r2, r3
 80096b4:	dbe6      	blt.n	8009684 <_DrawBitmap+0xe0>
            }
            break;
 80096b6:	e065      	b.n	8009784 <_DrawBitmap+0x1e0>
        case 4:
            for( i = 0; i < ySize; i++ )
 80096b8:	2300      	movs	r3, #0
 80096ba:	617b      	str	r3, [r7, #20]
 80096bc:	e014      	b.n	80096e8 <_DrawBitmap+0x144>
            {
                _DrawBitLine4BPP( pDevice, x0, i + y0, pData, Diff, xSize,
 80096be:	697a      	ldr	r2, [r7, #20]
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	441a      	add	r2, r3
 80096c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80096c6:	9302      	str	r3, [sp, #8]
 80096c8:	683b      	ldr	r3, [r7, #0]
 80096ca:	9301      	str	r3, [sp, #4]
 80096cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096ce:	9300      	str	r3, [sp, #0]
 80096d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096d2:	68b9      	ldr	r1, [r7, #8]
 80096d4:	68f8      	ldr	r0, [r7, #12]
 80096d6:	f7ff fdcb 	bl	8009270 <_DrawBitLine4BPP>
                                  pTrans );
                pData += BytesPerLine;
 80096da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80096de:	4413      	add	r3, r2
 80096e0:	62fb      	str	r3, [r7, #44]	; 0x2c
            for( i = 0; i < ySize; i++ )
 80096e2:	697b      	ldr	r3, [r7, #20]
 80096e4:	3301      	adds	r3, #1
 80096e6:	617b      	str	r3, [r7, #20]
 80096e8:	697a      	ldr	r2, [r7, #20]
 80096ea:	6a3b      	ldr	r3, [r7, #32]
 80096ec:	429a      	cmp	r2, r3
 80096ee:	dbe6      	blt.n	80096be <_DrawBitmap+0x11a>
            }
            break;
 80096f0:	e048      	b.n	8009784 <_DrawBitmap+0x1e0>
        case 8:
            for( i = 0; i < ySize; i++ )
 80096f2:	2300      	movs	r3, #0
 80096f4:	617b      	str	r3, [r7, #20]
 80096f6:	e012      	b.n	800971e <_DrawBitmap+0x17a>
            {
                _DrawBitLine8BPP( pDevice, x0, i + y0, pData, xSize, pTrans );
 80096f8:	697a      	ldr	r2, [r7, #20]
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	441a      	add	r2, r3
 80096fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009700:	9301      	str	r3, [sp, #4]
 8009702:	683b      	ldr	r3, [r7, #0]
 8009704:	9300      	str	r3, [sp, #0]
 8009706:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009708:	68b9      	ldr	r1, [r7, #8]
 800970a:	68f8      	ldr	r0, [r7, #12]
 800970c:	f7ff fea6 	bl	800945c <_DrawBitLine8BPP>
                pData += BytesPerLine;
 8009710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009712:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009714:	4413      	add	r3, r2
 8009716:	62fb      	str	r3, [r7, #44]	; 0x2c
            for( i = 0; i < ySize; i++ )
 8009718:	697b      	ldr	r3, [r7, #20]
 800971a:	3301      	adds	r3, #1
 800971c:	617b      	str	r3, [r7, #20]
 800971e:	697a      	ldr	r2, [r7, #20]
 8009720:	6a3b      	ldr	r3, [r7, #32]
 8009722:	429a      	cmp	r2, r3
 8009724:	dbe8      	blt.n	80096f8 <_DrawBitmap+0x154>
            }
            break;
 8009726:	e02d      	b.n	8009784 <_DrawBitmap+0x1e0>
        //
        // Only required for 16bpp color depth of target. Should be removed
        // otherwise.
        //
        case 16:
            LCD_SetArea( x0, x0 + xSize - 1, y0, y0 + ySize - 1 );
 8009728:	68ba      	ldr	r2, [r7, #8]
 800972a:	683b      	ldr	r3, [r7, #0]
 800972c:	4413      	add	r3, r2
 800972e:	1e59      	subs	r1, r3, #1
 8009730:	687a      	ldr	r2, [r7, #4]
 8009732:	6a3b      	ldr	r3, [r7, #32]
 8009734:	4413      	add	r3, r2
 8009736:	3b01      	subs	r3, #1
 8009738:	687a      	ldr	r2, [r7, #4]
 800973a:	68b8      	ldr	r0, [r7, #8]
 800973c:	f000 fbec 	bl	8009f18 <LCD_SetArea>
            LCD_WriteDataPixel( (void*)pData, BytesPerLine*ySize );
 8009740:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009742:	6a3a      	ldr	r2, [r7, #32]
 8009744:	fb02 f303 	mul.w	r3, r2, r3
 8009748:	4619      	mov	r1, r3
 800974a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800974c:	f000 fd42 	bl	800a1d4 <LCD_WriteDataPixel>
            break;
 8009750:	e018      	b.n	8009784 <_DrawBitmap+0x1e0>
        //
        // Only required for 32bpp color depth of target. Should be removed
        // otherwise.
        //
        case 32:
            for( i = 0; i < ySize; i++ )
 8009752:	2300      	movs	r3, #0
 8009754:	617b      	str	r3, [r7, #20]
 8009756:	e010      	b.n	800977a <_DrawBitmap+0x1d6>
            {
                _DrawBitLine32BPP( pDevice, x0, i + y0, (const U32*)pData,
 8009758:	697a      	ldr	r2, [r7, #20]
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	441a      	add	r2, r3
 800975e:	683b      	ldr	r3, [r7, #0]
 8009760:	9300      	str	r3, [sp, #0]
 8009762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009764:	68b9      	ldr	r1, [r7, #8]
 8009766:	68f8      	ldr	r0, [r7, #12]
 8009768:	f7ff fefc 	bl	8009564 <_DrawBitLine32BPP>
                                   xSize );
                pData += BytesPerLine;
 800976c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800976e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009770:	4413      	add	r3, r2
 8009772:	62fb      	str	r3, [r7, #44]	; 0x2c
            for( i = 0; i < ySize; i++ )
 8009774:	697b      	ldr	r3, [r7, #20]
 8009776:	3301      	adds	r3, #1
 8009778:	617b      	str	r3, [r7, #20]
 800977a:	697a      	ldr	r2, [r7, #20]
 800977c:	6a3b      	ldr	r3, [r7, #32]
 800977e:	429a      	cmp	r2, r3
 8009780:	dbea      	blt.n	8009758 <_DrawBitmap+0x1b4>
            }
            break;
 8009782:	bf00      	nop
    }
}
 8009784:	bf00      	nop
 8009786:	3718      	adds	r7, #24
 8009788:	46bd      	mov	sp, r7
 800978a:	bd80      	pop	{r7, pc}

0800978c <_InitOnce>:
 *
 * Return value:
 *   0 on success, 1 on error
 */
static int _InitOnce( GUI_DEVICE* pDevice )
{
 800978c:	b580      	push	{r7, lr}
 800978e:	b084      	sub	sp, #16
 8009790:	af00      	add	r7, sp, #0
 8009792:	6078      	str	r0, [r7, #4]
    DRIVER_CONTEXT_ST7735* pContext;

    if( pDevice->u.pContext == NULL )
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	689b      	ldr	r3, [r3, #8]
 8009798:	2b00      	cmp	r3, #0
 800979a:	d113      	bne.n	80097c4 <_InitOnce+0x38>
    {
        pDevice->u.pContext
        = GUI_ALLOC_GetFixedBlock( sizeof( DRIVER_CONTEXT_ST7735 ) );
 800979c:	201c      	movs	r0, #28
 800979e:	f01a fcff 	bl	80241a0 <GUI_ALLOC_GetFixedBlock>
 80097a2:	4602      	mov	r2, r0
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	609a      	str	r2, [r3, #8]
        pContext = (DRIVER_CONTEXT_ST7735*)pDevice->u.pContext;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	689b      	ldr	r3, [r3, #8]
 80097ac:	60fb      	str	r3, [r7, #12]
        pContext->BitsPerPixel
        = LCD__GetBPP( pDevice->pColorConvAPI->pfGetIndexMask( ) );
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	691b      	ldr	r3, [r3, #16]
 80097b2:	689b      	ldr	r3, [r3, #8]
 80097b4:	4798      	blx	r3
 80097b6:	4603      	mov	r3, r0
 80097b8:	4618      	mov	r0, r3
 80097ba:	f01c f837 	bl	802582c <LCD__GetBPP>
 80097be:	4602      	mov	r2, r0
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	619a      	str	r2, [r3, #24]
    }
    return pDevice->u.pContext ? 0 : 1;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	689b      	ldr	r3, [r3, #8]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	bf0c      	ite	eq
 80097cc:	2301      	moveq	r3, #1
 80097ce:	2300      	movne	r3, #0
 80097d0:	b2db      	uxtb	r3, r3
}
 80097d2:	4618      	mov	r0, r3
 80097d4:	3710      	adds	r7, #16
 80097d6:	46bd      	mov	sp, r7
 80097d8:	bd80      	pop	{r7, pc}
	...

080097dc <_GetDevProp>:
/*********************************************************************
 *
 *       _GetDevProp
 */
static I32 _GetDevProp( GUI_DEVICE* pDevice, int Index )
{
 80097dc:	b480      	push	{r7}
 80097de:	b085      	sub	sp, #20
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]
 80097e4:	6039      	str	r1, [r7, #0]
    DRIVER_CONTEXT_ST7735* pContext;

    pContext = (DRIVER_CONTEXT_ST7735*)pDevice->u.pContext;
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	689b      	ldr	r3, [r3, #8]
 80097ea:	60fb      	str	r3, [r7, #12]
    switch( Index )
 80097ec:	683b      	ldr	r3, [r7, #0]
 80097ee:	3b01      	subs	r3, #1
 80097f0:	2b0d      	cmp	r3, #13
 80097f2:	d83a      	bhi.n	800986a <_GetDevProp+0x8e>
 80097f4:	a201      	add	r2, pc, #4	; (adr r2, 80097fc <_GetDevProp+0x20>)
 80097f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097fa:	bf00      	nop
 80097fc:	08009835 	.word	0x08009835
 8009800:	0800983b 	.word	0x0800983b
 8009804:	08009841 	.word	0x08009841
 8009808:	08009847 	.word	0x08009847
 800980c:	0800986b 	.word	0x0800986b
 8009810:	0800986b 	.word	0x0800986b
 8009814:	0800986b 	.word	0x0800986b
 8009818:	0800984d 	.word	0x0800984d
 800981c:	08009853 	.word	0x08009853
 8009820:	08009857 	.word	0x08009857
 8009824:	0800985b 	.word	0x0800985b
 8009828:	0800985f 	.word	0x0800985f
 800982c:	08009863 	.word	0x08009863
 8009830:	08009867 	.word	0x08009867
    {
        case LCD_DEVCAP_XSIZE:
            return pContext->xSize;
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	685b      	ldr	r3, [r3, #4]
 8009838:	e019      	b.n	800986e <_GetDevProp+0x92>
        case LCD_DEVCAP_YSIZE:
            return pContext->ySize;
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	689b      	ldr	r3, [r3, #8]
 800983e:	e016      	b.n	800986e <_GetDevProp+0x92>
        case LCD_DEVCAP_VXSIZE:
            return pContext->vxSize;
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	68db      	ldr	r3, [r3, #12]
 8009844:	e013      	b.n	800986e <_GetDevProp+0x92>
        case LCD_DEVCAP_VYSIZE:
            return pContext->vySize;
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	691b      	ldr	r3, [r3, #16]
 800984a:	e010      	b.n	800986e <_GetDevProp+0x92>
        case LCD_DEVCAP_BITSPERPIXEL:
            return pContext->BitsPerPixel;
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	699b      	ldr	r3, [r3, #24]
 8009850:	e00d      	b.n	800986e <_GetDevProp+0x92>
        case LCD_DEVCAP_NUMCOLORS:
            return 0;
 8009852:	2300      	movs	r3, #0
 8009854:	e00b      	b.n	800986e <_GetDevProp+0x92>
        case LCD_DEVCAP_XMAG:
            return 1;
 8009856:	2301      	movs	r3, #1
 8009858:	e009      	b.n	800986e <_GetDevProp+0x92>
        case LCD_DEVCAP_YMAG:
            return 1;
 800985a:	2301      	movs	r3, #1
 800985c:	e007      	b.n	800986e <_GetDevProp+0x92>
        case LCD_DEVCAP_MIRROR_X:
            return 0;
 800985e:	2300      	movs	r3, #0
 8009860:	e005      	b.n	800986e <_GetDevProp+0x92>
        case LCD_DEVCAP_MIRROR_Y:
            return 0;
 8009862:	2300      	movs	r3, #0
 8009864:	e003      	b.n	800986e <_GetDevProp+0x92>
        case LCD_DEVCAP_SWAP_XY:
            return 0;
 8009866:	2300      	movs	r3, #0
 8009868:	e001      	b.n	800986e <_GetDevProp+0x92>
    }
    return -1;
 800986a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800986e:	4618      	mov	r0, r3
 8009870:	3714      	adds	r7, #20
 8009872:	46bd      	mov	sp, r7
 8009874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009878:	4770      	bx	lr
 800987a:	bf00      	nop

0800987c <_GetDevData>:
/*********************************************************************
 *
 *       _GetDevData
 */
static void* _GetDevData( GUI_DEVICE* pDevice, int Index )
{
 800987c:	b480      	push	{r7}
 800987e:	b083      	sub	sp, #12
 8009880:	af00      	add	r7, sp, #0
 8009882:	6078      	str	r0, [r7, #4]
 8009884:	6039      	str	r1, [r7, #0]
    GUI_USE_PARA( pDevice );
#if GUI_SUPPORT_MEMDEV
    switch( Index )
 8009886:	683b      	ldr	r3, [r7, #0]
 8009888:	2b01      	cmp	r3, #1
 800988a:	d101      	bne.n	8009890 <_GetDevData+0x14>
    {
        case LCD_DEVDATA_MEMDEV:
            return (void*)&GUI_MEMDEV_DEVICE_16;// TBD: Has to be adapted to the
 800988c:	4b04      	ldr	r3, [pc, #16]	; (80098a0 <_GetDevData+0x24>)
 800988e:	e000      	b.n	8009892 <_GetDevData+0x16>
                                                // on the used color depth!
    }
#else
    GUI_USE_PARA( Index );
#endif
    return NULL;
 8009890:	2300      	movs	r3, #0
}
 8009892:	4618      	mov	r0, r3
 8009894:	370c      	adds	r7, #12
 8009896:	46bd      	mov	sp, r7
 8009898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800989c:	4770      	bx	lr
 800989e:	bf00      	nop
 80098a0:	0802da78 	.word	0x0802da78

080098a4 <_GetRect>:
/*********************************************************************
 *
 *       _GetRect
 */
static void _GetRect( GUI_DEVICE* pDevice, LCD_RECT* pRect )
{
 80098a4:	b480      	push	{r7}
 80098a6:	b085      	sub	sp, #20
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]
 80098ac:	6039      	str	r1, [r7, #0]
    DRIVER_CONTEXT_ST7735* pContext;

    pContext = (DRIVER_CONTEXT_ST7735*)pDevice->u.pContext;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	689b      	ldr	r3, [r3, #8]
 80098b2:	60fb      	str	r3, [r7, #12]
    pRect->x0 = 0;
 80098b4:	683b      	ldr	r3, [r7, #0]
 80098b6:	2200      	movs	r2, #0
 80098b8:	801a      	strh	r2, [r3, #0]
    pRect->y0 = 0;
 80098ba:	683b      	ldr	r3, [r7, #0]
 80098bc:	2200      	movs	r2, #0
 80098be:	805a      	strh	r2, [r3, #2]
    pRect->x1 = pContext->vxSize - 1;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	68db      	ldr	r3, [r3, #12]
 80098c4:	b29b      	uxth	r3, r3
 80098c6:	3b01      	subs	r3, #1
 80098c8:	b29b      	uxth	r3, r3
 80098ca:	b21a      	sxth	r2, r3
 80098cc:	683b      	ldr	r3, [r7, #0]
 80098ce:	809a      	strh	r2, [r3, #4]
    pRect->y1 = pContext->vySize - 1;
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	691b      	ldr	r3, [r3, #16]
 80098d4:	b29b      	uxth	r3, r3
 80098d6:	3b01      	subs	r3, #1
 80098d8:	b29b      	uxth	r3, r3
 80098da:	b21a      	sxth	r2, r3
 80098dc:	683b      	ldr	r3, [r7, #0]
 80098de:	80da      	strh	r2, [r3, #6]
}
 80098e0:	bf00      	nop
 80098e2:	3714      	adds	r7, #20
 80098e4:	46bd      	mov	sp, r7
 80098e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ea:	4770      	bx	lr

080098ec <_SetOrg>:
/*********************************************************************
 *
 *       _SetOrg
 */
static void _SetOrg( GUI_DEVICE* pDevice, int x, int y )
{
 80098ec:	b580      	push	{r7, lr}
 80098ee:	b086      	sub	sp, #24
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	60f8      	str	r0, [r7, #12]
 80098f4:	60b9      	str	r1, [r7, #8]
 80098f6:	607a      	str	r2, [r7, #4]
    LCD_X_SETORG_INFO Data = {0};
 80098f8:	f107 0310 	add.w	r3, r7, #16
 80098fc:	2200      	movs	r2, #0
 80098fe:	601a      	str	r2, [r3, #0]
 8009900:	605a      	str	r2, [r3, #4]

    Data.xPos = x;
 8009902:	68bb      	ldr	r3, [r7, #8]
 8009904:	613b      	str	r3, [r7, #16]
    Data.yPos = y;
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	617b      	str	r3, [r7, #20]
    LCD_X_DisplayDriver( pDevice->LayerIndex, LCD_X_SETORG, (void*)&Data );
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	699b      	ldr	r3, [r3, #24]
 800990e:	4618      	mov	r0, r3
 8009910:	f107 0310 	add.w	r3, r7, #16
 8009914:	461a      	mov	r2, r3
 8009916:	2103      	movs	r1, #3
 8009918:	f000 f994 	bl	8009c44 <LCD_X_DisplayDriver>
}
 800991c:	bf00      	nop
 800991e:	3718      	adds	r7, #24
 8009920:	46bd      	mov	sp, r7
 8009922:	bd80      	pop	{r7, pc}

08009924 <_SetVRAMAddr>:
/*********************************************************************
 *
 *       _SetVRAMAddr
 */
static void _SetVRAMAddr( GUI_DEVICE* pDevice, void* pVRAM )
{
 8009924:	b580      	push	{r7, lr}
 8009926:	b084      	sub	sp, #16
 8009928:	af00      	add	r7, sp, #0
 800992a:	6078      	str	r0, [r7, #4]
 800992c:	6039      	str	r1, [r7, #0]
    DRIVER_CONTEXT_ST7735* pContext;
    LCD_X_SETVRAMADDR_INFO Data = {0};
 800992e:	2300      	movs	r3, #0
 8009930:	60bb      	str	r3, [r7, #8]

    _InitOnce( pDevice );
 8009932:	6878      	ldr	r0, [r7, #4]
 8009934:	f7ff ff2a 	bl	800978c <_InitOnce>
    if( pDevice->u.pContext )
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	689b      	ldr	r3, [r3, #8]
 800993c:	2b00      	cmp	r3, #0
 800993e:	d010      	beq.n	8009962 <_SetVRAMAddr+0x3e>
    {
        pContext = (DRIVER_CONTEXT_ST7735*)pDevice->u.pContext;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	689b      	ldr	r3, [r3, #8]
 8009944:	60fb      	str	r3, [r7, #12]
        pContext->VRAMAddr = (U32)pVRAM;
 8009946:	683a      	ldr	r2, [r7, #0]
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	601a      	str	r2, [r3, #0]
        Data.pVRAM = pVRAM;
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	60bb      	str	r3, [r7, #8]
        LCD_X_DisplayDriver( pDevice->LayerIndex, LCD_X_SETVRAMADDR,
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	699b      	ldr	r3, [r3, #24]
 8009954:	4618      	mov	r0, r3
 8009956:	f107 0308 	add.w	r3, r7, #8
 800995a:	461a      	mov	r2, r3
 800995c:	2102      	movs	r1, #2
 800995e:	f000 f971 	bl	8009c44 <LCD_X_DisplayDriver>
                             (void*)&Data );
    }
}
 8009962:	bf00      	nop
 8009964:	3710      	adds	r7, #16
 8009966:	46bd      	mov	sp, r7
 8009968:	bd80      	pop	{r7, pc}

0800996a <_SetVSize>:
/*********************************************************************
 *
 *       _SetVSize
 */
static void _SetVSize( GUI_DEVICE* pDevice, int xSize, int ySize )
{
 800996a:	b580      	push	{r7, lr}
 800996c:	b086      	sub	sp, #24
 800996e:	af00      	add	r7, sp, #0
 8009970:	60f8      	str	r0, [r7, #12]
 8009972:	60b9      	str	r1, [r7, #8]
 8009974:	607a      	str	r2, [r7, #4]
    DRIVER_CONTEXT_ST7735* pContext;

    _InitOnce( pDevice );
 8009976:	68f8      	ldr	r0, [r7, #12]
 8009978:	f7ff ff08 	bl	800978c <_InitOnce>
    if( pDevice->u.pContext )
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	689b      	ldr	r3, [r3, #8]
 8009980:	2b00      	cmp	r3, #0
 8009982:	d00b      	beq.n	800999c <_SetVSize+0x32>
    {
        pContext = (DRIVER_CONTEXT_ST7735*)pDevice->u.pContext;
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	689b      	ldr	r3, [r3, #8]
 8009988:	617b      	str	r3, [r7, #20]
        pContext->vxSize = xSize;
 800998a:	697b      	ldr	r3, [r7, #20]
 800998c:	68ba      	ldr	r2, [r7, #8]
 800998e:	60da      	str	r2, [r3, #12]
        pContext->vySize = ySize;
 8009990:	697b      	ldr	r3, [r7, #20]
 8009992:	687a      	ldr	r2, [r7, #4]
 8009994:	611a      	str	r2, [r3, #16]
        pContext->vxSizePhys = xSize;
 8009996:	697b      	ldr	r3, [r7, #20]
 8009998:	68ba      	ldr	r2, [r7, #8]
 800999a:	615a      	str	r2, [r3, #20]
    }
}
 800999c:	bf00      	nop
 800999e:	3718      	adds	r7, #24
 80099a0:	46bd      	mov	sp, r7
 80099a2:	bd80      	pop	{r7, pc}

080099a4 <_SetSize>:
/*********************************************************************
 *
 *       _SetSize
 */
static void _SetSize( GUI_DEVICE* pDevice, int xSize, int ySize )
{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b088      	sub	sp, #32
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	60f8      	str	r0, [r7, #12]
 80099ac:	60b9      	str	r1, [r7, #8]
 80099ae:	607a      	str	r2, [r7, #4]
    DRIVER_CONTEXT_ST7735* pContext;
    LCD_X_SETSIZE_INFO Data = {0};
 80099b0:	f107 0314 	add.w	r3, r7, #20
 80099b4:	2200      	movs	r2, #0
 80099b6:	601a      	str	r2, [r3, #0]
 80099b8:	605a      	str	r2, [r3, #4]

    _InitOnce( pDevice );
 80099ba:	68f8      	ldr	r0, [r7, #12]
 80099bc:	f7ff fee6 	bl	800978c <_InitOnce>
    if( pDevice->u.pContext )
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	689b      	ldr	r3, [r3, #8]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d01f      	beq.n	8009a08 <_SetSize+0x64>
    {
        pContext = (DRIVER_CONTEXT_ST7735*)pDevice->u.pContext;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	689b      	ldr	r3, [r3, #8]
 80099cc:	61fb      	str	r3, [r7, #28]
        pContext->vxSizePhys
        = ( pContext->vxSizePhys == 0 ) ? xSize : pContext->vxSizePhys;
 80099ce:	69fb      	ldr	r3, [r7, #28]
 80099d0:	695b      	ldr	r3, [r3, #20]
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d002      	beq.n	80099dc <_SetSize+0x38>
 80099d6:	69fb      	ldr	r3, [r7, #28]
 80099d8:	695b      	ldr	r3, [r3, #20]
 80099da:	e000      	b.n	80099de <_SetSize+0x3a>
 80099dc:	68bb      	ldr	r3, [r7, #8]
 80099de:	69fa      	ldr	r2, [r7, #28]
 80099e0:	6153      	str	r3, [r2, #20]
        pContext->xSize = xSize;
 80099e2:	69fb      	ldr	r3, [r7, #28]
 80099e4:	68ba      	ldr	r2, [r7, #8]
 80099e6:	605a      	str	r2, [r3, #4]
        pContext->ySize = ySize;
 80099e8:	69fb      	ldr	r3, [r7, #28]
 80099ea:	687a      	ldr	r2, [r7, #4]
 80099ec:	609a      	str	r2, [r3, #8]
        Data.xSize = xSize;
 80099ee:	68bb      	ldr	r3, [r7, #8]
 80099f0:	617b      	str	r3, [r7, #20]
        Data.ySize = ySize;
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	61bb      	str	r3, [r7, #24]
        LCD_X_DisplayDriver( pDevice->LayerIndex, LCD_X_SETSIZE, (void*)&Data );
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	699b      	ldr	r3, [r3, #24]
 80099fa:	4618      	mov	r0, r3
 80099fc:	f107 0314 	add.w	r3, r7, #20
 8009a00:	461a      	mov	r2, r3
 8009a02:	2107      	movs	r1, #7
 8009a04:	f000 f91e 	bl	8009c44 <LCD_X_DisplayDriver>
    }
}
 8009a08:	bf00      	nop
 8009a0a:	3720      	adds	r7, #32
 8009a0c:	46bd      	mov	sp, r7
 8009a0e:	bd80      	pop	{r7, pc}

08009a10 <_Init>:
/*********************************************************************
 *
 *       _Init
 */
static int _Init( GUI_DEVICE* pDevice )
{
 8009a10:	b580      	push	{r7, lr}
 8009a12:	b084      	sub	sp, #16
 8009a14:	af00      	add	r7, sp, #0
 8009a16:	6078      	str	r0, [r7, #4]
    int r;

    r = _InitOnce( pDevice );
 8009a18:	6878      	ldr	r0, [r7, #4]
 8009a1a:	f7ff feb7 	bl	800978c <_InitOnce>
 8009a1e:	60f8      	str	r0, [r7, #12]
    r |= LCD_X_DisplayDriver( pDevice->LayerIndex, LCD_X_INITCONTROLLER, NULL );
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	699b      	ldr	r3, [r3, #24]
 8009a24:	2200      	movs	r2, #0
 8009a26:	2101      	movs	r1, #1
 8009a28:	4618      	mov	r0, r3
 8009a2a:	f000 f90b 	bl	8009c44 <LCD_X_DisplayDriver>
 8009a2e:	4602      	mov	r2, r0
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	4313      	orrs	r3, r2
 8009a34:	60fb      	str	r3, [r7, #12]
    return r;
 8009a36:	68fb      	ldr	r3, [r7, #12]
}
 8009a38:	4618      	mov	r0, r3
 8009a3a:	3710      	adds	r7, #16
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	bd80      	pop	{r7, pc}

08009a40 <_On>:
/*********************************************************************
 *
 *       _On
 */
static void _On( GUI_DEVICE* pDevice )
{
 8009a40:	b580      	push	{r7, lr}
 8009a42:	b082      	sub	sp, #8
 8009a44:	af00      	add	r7, sp, #0
 8009a46:	6078      	str	r0, [r7, #4]
    LCD_X_DisplayDriver( pDevice->LayerIndex, LCD_X_ON, NULL );
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	699b      	ldr	r3, [r3, #24]
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	2105      	movs	r1, #5
 8009a50:	4618      	mov	r0, r3
 8009a52:	f000 f8f7 	bl	8009c44 <LCD_X_DisplayDriver>
}
 8009a56:	bf00      	nop
 8009a58:	3708      	adds	r7, #8
 8009a5a:	46bd      	mov	sp, r7
 8009a5c:	bd80      	pop	{r7, pc}

08009a5e <_Off>:
/*********************************************************************
 *
 *       _Off
 */
static void _Off( GUI_DEVICE* pDevice )
{
 8009a5e:	b580      	push	{r7, lr}
 8009a60:	b082      	sub	sp, #8
 8009a62:	af00      	add	r7, sp, #0
 8009a64:	6078      	str	r0, [r7, #4]
    LCD_X_DisplayDriver( pDevice->LayerIndex, LCD_X_OFF, NULL );
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	699b      	ldr	r3, [r3, #24]
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	2106      	movs	r1, #6
 8009a6e:	4618      	mov	r0, r3
 8009a70:	f000 f8e8 	bl	8009c44 <LCD_X_DisplayDriver>
}
 8009a74:	bf00      	nop
 8009a76:	3708      	adds	r7, #8
 8009a78:	46bd      	mov	sp, r7
 8009a7a:	bd80      	pop	{r7, pc}

08009a7c <_SetLUTEntry>:
/*********************************************************************
 *
 *       _SetLUTEntry
 */
static void _SetLUTEntry( GUI_DEVICE* pDevice, U8 Pos, LCD_COLOR Color )
{
 8009a7c:	b580      	push	{r7, lr}
 8009a7e:	b086      	sub	sp, #24
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	60f8      	str	r0, [r7, #12]
 8009a84:	460b      	mov	r3, r1
 8009a86:	607a      	str	r2, [r7, #4]
 8009a88:	72fb      	strb	r3, [r7, #11]
    LCD_X_SETLUTENTRY_INFO Data = {0};
 8009a8a:	f107 0310 	add.w	r3, r7, #16
 8009a8e:	2200      	movs	r2, #0
 8009a90:	601a      	str	r2, [r3, #0]
 8009a92:	605a      	str	r2, [r3, #4]

    Data.Pos = Pos;
 8009a94:	7afb      	ldrb	r3, [r7, #11]
 8009a96:	753b      	strb	r3, [r7, #20]
    Data.Color = Color;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	613b      	str	r3, [r7, #16]
    LCD_X_DisplayDriver( pDevice->LayerIndex, LCD_X_SETLUTENTRY, (void*)&Data );
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	699b      	ldr	r3, [r3, #24]
 8009aa0:	4618      	mov	r0, r3
 8009aa2:	f107 0310 	add.w	r3, r7, #16
 8009aa6:	461a      	mov	r2, r3
 8009aa8:	2104      	movs	r1, #4
 8009aaa:	f000 f8cb 	bl	8009c44 <LCD_X_DisplayDriver>
}
 8009aae:	bf00      	nop
 8009ab0:	3718      	adds	r7, #24
 8009ab2:	46bd      	mov	sp, r7
 8009ab4:	bd80      	pop	{r7, pc}
	...

08009ab8 <_GetDevFunc>:
/*********************************************************************
 *
 *       _GetDevFunc
 */
static void ( *_GetDevFunc( GUI_DEVICE** ppDevice, int Index ) )( void )
{
 8009ab8:	b480      	push	{r7}
 8009aba:	b083      	sub	sp, #12
 8009abc:	af00      	add	r7, sp, #0
 8009abe:	6078      	str	r0, [r7, #4]
 8009ac0:	6039      	str	r1, [r7, #0]
    GUI_USE_PARA( ppDevice );
    switch( Index )
 8009ac2:	683b      	ldr	r3, [r7, #0]
 8009ac4:	3b09      	subs	r3, #9
 8009ac6:	2b07      	cmp	r3, #7
 8009ac8:	d820      	bhi.n	8009b0c <_GetDevFunc+0x54>
 8009aca:	a201      	add	r2, pc, #4	; (adr r2, 8009ad0 <_GetDevFunc+0x18>)
 8009acc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ad0:	08009af1 	.word	0x08009af1
 8009ad4:	08009af5 	.word	0x08009af5
 8009ad8:	08009af9 	.word	0x08009af9
 8009adc:	08009afd 	.word	0x08009afd
 8009ae0:	08009b0d 	.word	0x08009b0d
 8009ae4:	08009b01 	.word	0x08009b01
 8009ae8:	08009b05 	.word	0x08009b05
 8009aec:	08009b09 	.word	0x08009b09
    {
        case LCD_DEVFUNC_SET_VRAM_ADDR:
            return (void ( * )( void ))_SetVRAMAddr;
 8009af0:	4b0a      	ldr	r3, [pc, #40]	; (8009b1c <_GetDevFunc+0x64>)
 8009af2:	e00c      	b.n	8009b0e <_GetDevFunc+0x56>
        case LCD_DEVFUNC_SET_VSIZE:
            return (void ( * )( void ))_SetVSize;
 8009af4:	4b0a      	ldr	r3, [pc, #40]	; (8009b20 <_GetDevFunc+0x68>)
 8009af6:	e00a      	b.n	8009b0e <_GetDevFunc+0x56>
        case LCD_DEVFUNC_SET_SIZE:
            return (void ( * )( void ))_SetSize;
 8009af8:	4b0a      	ldr	r3, [pc, #40]	; (8009b24 <_GetDevFunc+0x6c>)
 8009afa:	e008      	b.n	8009b0e <_GetDevFunc+0x56>
        case LCD_DEVFUNC_INIT:
            return (void ( * )( void ))_Init;
 8009afc:	4b0a      	ldr	r3, [pc, #40]	; (8009b28 <_GetDevFunc+0x70>)
 8009afe:	e006      	b.n	8009b0e <_GetDevFunc+0x56>
        case LCD_DEVFUNC_ON:
            return (void ( * )( void ))_On;
 8009b00:	4b0a      	ldr	r3, [pc, #40]	; (8009b2c <_GetDevFunc+0x74>)
 8009b02:	e004      	b.n	8009b0e <_GetDevFunc+0x56>
        case LCD_DEVFUNC_OFF:
            return (void ( * )( void ))_Off;
 8009b04:	4b0a      	ldr	r3, [pc, #40]	; (8009b30 <_GetDevFunc+0x78>)
 8009b06:	e002      	b.n	8009b0e <_GetDevFunc+0x56>
        case LCD_DEVFUNC_SETLUTENTRY:
            return (void ( * )( void ))_SetLUTEntry;
 8009b08:	4b0a      	ldr	r3, [pc, #40]	; (8009b34 <_GetDevFunc+0x7c>)
 8009b0a:	e000      	b.n	8009b0e <_GetDevFunc+0x56>
    }
    return NULL;
 8009b0c:	2300      	movs	r3, #0
}
 8009b0e:	4618      	mov	r0, r3
 8009b10:	370c      	adds	r7, #12
 8009b12:	46bd      	mov	sp, r7
 8009b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b18:	4770      	bx	lr
 8009b1a:	bf00      	nop
 8009b1c:	08009925 	.word	0x08009925
 8009b20:	0800996b 	.word	0x0800996b
 8009b24:	080099a5 	.word	0x080099a5
 8009b28:	08009a11 	.word	0x08009a11
 8009b2c:	08009a41 	.word	0x08009a41
 8009b30:	08009a5f 	.word	0x08009a5f
 8009b34:	08009a7d 	.word	0x08009a7d

08009b38 <GUI_X_Delay>:
{
  return ((int) osKernelSysTick());
}

void GUI_X_Delay(int ms)
{
 8009b38:	b580      	push	{r7, lr}
 8009b3a:	b082      	sub	sp, #8
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	6078      	str	r0, [r7, #4]
  osDelay( ms );
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	4618      	mov	r0, r3
 8009b44:	f016 f88d 	bl	801fc62 <osDelay>
}
 8009b48:	bf00      	nop
 8009b4a:	3708      	adds	r7, #8
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	bd80      	pop	{r7, pc}

08009b50 <GUI_X_Init>:
* GUI_X_Init() is called from GUI_Init is a possibility to init
* some hardware which needs to be up and running before the GUI.
* If not required, leave this routine blank.
*/

void GUI_X_Init(void) {
 8009b50:	b480      	push	{r7}
 8009b52:	af00      	add	r7, sp, #0
}
 8009b54:	bf00      	nop
 8009b56:	46bd      	mov	sp, r7
 8009b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5c:	4770      	bx	lr
	...

08009b60 <GUI_X_InitOS>:
* needs to be in GUIConf.h
*/

/* Init OS */
void GUI_X_InitOS(void)
{ 
 8009b60:	b590      	push	{r4, r7, lr}
 8009b62:	b089      	sub	sp, #36	; 0x24
 8009b64:	af00      	add	r7, sp, #0

  /* Create the Mutex used by the two threads */
  // osMutex = osMutexCreate(osMutex(MUTEX));

  /* Create Mutex lock */
  osMutexDef(MUTEX);
 8009b66:	4b10      	ldr	r3, [pc, #64]	; (8009ba8 <GUI_X_InitOS+0x48>)
 8009b68:	f107 0410 	add.w	r4, r7, #16
 8009b6c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009b6e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  
  /* Create the Mutex used by the two threads */
  osMutex = osMutexNew(osMutex(MUTEX));
 8009b72:	f107 0310 	add.w	r3, r7, #16
 8009b76:	4618      	mov	r0, r3
 8009b78:	f016 f9a4 	bl	801fec4 <osMutexNew>
 8009b7c:	4603      	mov	r3, r0
 8009b7e:	4a0b      	ldr	r2, [pc, #44]	; (8009bac <GUI_X_InitOS+0x4c>)
 8009b80:	6013      	str	r3, [r2, #0]
  
  /* Create Semaphore lock */
  osSemaphoreDef(SEM);
 8009b82:	4b0b      	ldr	r3, [pc, #44]	; (8009bb0 <GUI_X_InitOS+0x50>)
 8009b84:	463c      	mov	r4, r7
 8009b86:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009b88:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  
  /* Create the Semaphore used by the two threads */
  osSemaphore = osSemaphoreNew(1, 1, osSemaphore(SEM));
 8009b8c:	463b      	mov	r3, r7
 8009b8e:	461a      	mov	r2, r3
 8009b90:	2101      	movs	r1, #1
 8009b92:	2001      	movs	r0, #1
 8009b94:	f016 faa4 	bl	80200e0 <osSemaphoreNew>
 8009b98:	4603      	mov	r3, r0
 8009b9a:	4a06      	ldr	r2, [pc, #24]	; (8009bb4 <GUI_X_InitOS+0x54>)
 8009b9c:	6013      	str	r3, [r2, #0]

}
 8009b9e:	bf00      	nop
 8009ba0:	3724      	adds	r7, #36	; 0x24
 8009ba2:	46bd      	mov	sp, r7
 8009ba4:	bd90      	pop	{r4, r7, pc}
 8009ba6:	bf00      	nop
 8009ba8:	0802c0e4 	.word	0x0802c0e4
 8009bac:	2400ac30 	.word	0x2400ac30
 8009bb0:	0802c0f4 	.word	0x0802c0f4
 8009bb4:	2400ac34 	.word	0x2400ac34

08009bb8 <GUI_X_Unlock>:

void GUI_X_Unlock(void)
{ 
 8009bb8:	b580      	push	{r7, lr}
 8009bba:	af00      	add	r7, sp, #0
  osMutexRelease(osMutex);
 8009bbc:	4b03      	ldr	r3, [pc, #12]	; (8009bcc <GUI_X_Unlock+0x14>)
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	f016 fa50 	bl	8020066 <osMutexRelease>
}
 8009bc6:	bf00      	nop
 8009bc8:	bd80      	pop	{r7, pc}
 8009bca:	bf00      	nop
 8009bcc:	2400ac30 	.word	0x2400ac30

08009bd0 <GUI_X_Lock>:

void GUI_X_Lock(void)
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	af00      	add	r7, sp, #0
  osMutexWait(osMutex , osWaitForever) ;
 8009bd4:	4b04      	ldr	r3, [pc, #16]	; (8009be8 <GUI_X_Lock+0x18>)
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	f04f 31ff 	mov.w	r1, #4294967295
 8009bdc:	4618      	mov	r0, r3
 8009bde:	f016 f9f7 	bl	801ffd0 <osMutexAcquire>
}
 8009be2:	bf00      	nop
 8009be4:	bd80      	pop	{r7, pc}
 8009be6:	bf00      	nop
 8009be8:	2400ac30 	.word	0x2400ac30

08009bec <GUI_X_GetTaskId>:

/* Get Task handle */
U32 GUI_X_GetTaskId(void) 
{ 
 8009bec:	b580      	push	{r7, lr}
 8009bee:	af00      	add	r7, sp, #0
  return ((U32) osThreadGetId());
 8009bf0:	f016 f82c 	bl	801fc4c <osThreadGetId>
 8009bf4:	4603      	mov	r3, r0
}
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	bd80      	pop	{r7, pc}
	...

08009bfc <LCD_X_Config>:
#ifndef   GUIDRV_FLEXCOLOR
  #error No display driver defined!
#endif


void LCD_X_Config(void) {
 8009bfc:	b580      	push	{r7, lr}
 8009bfe:	b082      	sub	sp, #8
 8009c00:	af00      	add	r7, sp, #0
	int hort;
    int vert;

    GUI_DEVICE_CreateAndLink(&GUIDRV_Template_API, GUICC_M565, 0, 0);
 8009c02:	2300      	movs	r3, #0
 8009c04:	2200      	movs	r2, #0
 8009c06:	490d      	ldr	r1, [pc, #52]	; (8009c3c <LCD_X_Config+0x40>)
 8009c08:	480d      	ldr	r0, [pc, #52]	; (8009c40 <LCD_X_Config+0x44>)
 8009c0a:	f01a ff35 	bl	8024a78 <GUI_DEVICE_CreateAndLink>
    LCD_GetSize( &hort, &vert );
 8009c0e:	463a      	mov	r2, r7
 8009c10:	1d3b      	adds	r3, r7, #4
 8009c12:	4611      	mov	r1, r2
 8009c14:	4618      	mov	r0, r3
 8009c16:	f000 f967 	bl	8009ee8 <LCD_GetSize>
   // TRACE( "Screen size: H:%d V:%d\r\n",hort, vert );
    
    LCD_SetSizeEx( 0, hort, vert );
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	683a      	ldr	r2, [r7, #0]
 8009c1e:	4619      	mov	r1, r3
 8009c20:	2000      	movs	r0, #0
 8009c22:	f01b fe9f 	bl	8025964 <LCD_SetSizeEx>
    LCD_SetVSizeEx( 0, hort, vert );
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	683a      	ldr	r2, [r7, #0]
 8009c2a:	4619      	mov	r1, r3
 8009c2c:	2000      	movs	r0, #0
 8009c2e:	f01b feb1 	bl	8025994 <LCD_SetVSizeEx>

}
 8009c32:	bf00      	nop
 8009c34:	3708      	adds	r7, #8
 8009c36:	46bd      	mov	sp, r7
 8009c38:	bd80      	pop	{r7, pc}
 8009c3a:	bf00      	nop
 8009c3c:	0802c274 	.word	0x0802c274
 8009c40:	0802e248 	.word	0x0802e248

08009c44 <LCD_X_DisplayDriver>:


int LCD_X_DisplayDriver(unsigned LayerIndex, unsigned Cmd, void * pData) {
 8009c44:	b480      	push	{r7}
 8009c46:	b087      	sub	sp, #28
 8009c48:	af00      	add	r7, sp, #0
 8009c4a:	60f8      	str	r0, [r7, #12]
 8009c4c:	60b9      	str	r1, [r7, #8]
 8009c4e:	607a      	str	r2, [r7, #4]
  int r;
  (void) LayerIndex;
  (void) pData;
  
  switch (Cmd) {
 8009c50:	68bb      	ldr	r3, [r7, #8]
 8009c52:	2b01      	cmp	r3, #1
 8009c54:	d101      	bne.n	8009c5a <LCD_X_DisplayDriver+0x16>
  case LCD_X_INITCONTROLLER: 
  {
	/* Initialize LCD controller here if no other place do this */

    return 0;
 8009c56:	2300      	movs	r3, #0
 8009c58:	e003      	b.n	8009c62 <LCD_X_DisplayDriver+0x1e>
  }
		default:
    r = -1;
 8009c5a:	f04f 33ff 	mov.w	r3, #4294967295
 8009c5e:	617b      	str	r3, [r7, #20]
	}
  return r;
 8009c60:	697b      	ldr	r3, [r7, #20]
}
 8009c62:	4618      	mov	r0, r3
 8009c64:	371c      	adds	r7, #28
 8009c66:	46bd      	mov	sp, r7
 8009c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6c:	4770      	bx	lr
	...

08009c70 <LcdInit>:

/*****************************************************************************
 Implementation
******************************************************************************/
void LcdInit( void *pSpimHAndle, LCD_ORIENTATION Orientation )
{
 8009c70:	b580      	push	{r7, lr}
 8009c72:	b082      	sub	sp, #8
 8009c74:	af00      	add	r7, sp, #0
 8009c76:	6078      	str	r0, [r7, #4]
 8009c78:	460b      	mov	r3, r1
 8009c7a:	70fb      	strb	r3, [r7, #3]
	g_pSpiHandle = pSpimHAndle;
 8009c7c:	4a93      	ldr	r2, [pc, #588]	; (8009ecc <LcdInit+0x25c>)
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	6013      	str	r3, [r2, #0]

	lcd_SpiChangeDataSize( pSpimHAndle, SPI_DATASIZE_8BIT );
 8009c82:	2107      	movs	r1, #7
 8009c84:	6878      	ldr	r0, [r7, #4]
 8009c86:	f000 fb9f 	bl	800a3c8 <lcd_SpiChangeDataSize>

	HAL_SPI_RegisterCallback( pSpimHAndle, HAL_SPI_TX_COMPLETE_CB_ID, lcd_SPI_TxCpltCallback );
 8009c8a:	4a91      	ldr	r2, [pc, #580]	; (8009ed0 <LcdInit+0x260>)
 8009c8c:	2100      	movs	r1, #0
 8009c8e:	6878      	ldr	r0, [r7, #4]
 8009c90:	f007 fd8c 	bl	80117ac <HAL_SPI_RegisterCallback>
	 Same ship might have different internal connection to LCD glass */

	/*******************
	 Hardware  Reset
	********************/
	LCD_CS_HIGH();
 8009c94:	2201      	movs	r2, #1
 8009c96:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009c9a:	488e      	ldr	r0, [pc, #568]	; (8009ed4 <LcdInit+0x264>)
 8009c9c:	f003 f994 	bl	800cfc8 <HAL_GPIO_WritePin>
	LCD_RESET_HIGH();
 8009ca0:	2201      	movs	r2, #1
 8009ca2:	2102      	movs	r1, #2
 8009ca4:	488c      	ldr	r0, [pc, #560]	; (8009ed8 <LcdInit+0x268>)
 8009ca6:	f003 f98f 	bl	800cfc8 <HAL_GPIO_WritePin>
	
	GUI_X_Delay( 25U ); // 5U
 8009caa:	2019      	movs	r0, #25
 8009cac:	f7ff ff44 	bl	8009b38 <GUI_X_Delay>
	
	LCD_RESET_LOW();
 8009cb0:	2200      	movs	r2, #0
 8009cb2:	2102      	movs	r1, #2
 8009cb4:	4888      	ldr	r0, [pc, #544]	; (8009ed8 <LcdInit+0x268>)
 8009cb6:	f003 f987 	bl	800cfc8 <HAL_GPIO_WritePin>
	
	GUI_X_Delay( 25U ); // 10U // 5U
 8009cba:	2019      	movs	r0, #25
 8009cbc:	f7ff ff3c 	bl	8009b38 <GUI_X_Delay>
	
	LCD_RESET_HIGH();
 8009cc0:	2201      	movs	r2, #1
 8009cc2:	2102      	movs	r1, #2
 8009cc4:	4884      	ldr	r0, [pc, #528]	; (8009ed8 <LcdInit+0x268>)
 8009cc6:	f003 f97f 	bl	800cfc8 <HAL_GPIO_WritePin>
	
	GUI_X_Delay( 80U ); // 50U //5U
 8009cca:	2050      	movs	r0, #80	; 0x50
 8009ccc:	f7ff ff34 	bl	8009b38 <GUI_X_Delay>
	
    LCD_CS_HIGH();
 8009cd0:	2201      	movs	r2, #1
 8009cd2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009cd6:	487f      	ldr	r0, [pc, #508]	; (8009ed4 <LcdInit+0x264>)
 8009cd8:	f003 f976 	bl	800cfc8 <HAL_GPIO_WritePin>

	/*******************
	 ILI9225 init
	********************/
	LCD_WriteReg(0x01,0x011c);  // set SS and NL bit
 8009cdc:	f44f 718e 	mov.w	r1, #284	; 0x11c
 8009ce0:	2001      	movs	r0, #1
 8009ce2:	f000 fb5d 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x02,0x0100);  // set 1 line inversion
 8009ce6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009cea:	2002      	movs	r0, #2
 8009cec:	f000 fb58 	bl	800a3a0 <LCD_WriteReg>
	// LCD_WriteReg(0x03,0x1030); // added, set GRAM write direction and BGR=1
	LCD_WriteReg(0x08,0x0808); // set BP and FP
 8009cf0:	f640 0108 	movw	r1, #2056	; 0x808
 8009cf4:	2008      	movs	r0, #8
 8009cf6:	f000 fb53 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x0B,0x1100); //frame cycle
 8009cfa:	f44f 5188 	mov.w	r1, #4352	; 0x1100
 8009cfe:	200b      	movs	r0, #11
 8009d00:	f000 fb4e 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x0C,0x0000); // RGB interface setting R0Ch=0x0110 for RGB 18Bit and R0Ch=0111for RGB16Bit
 8009d04:	2100      	movs	r1, #0
 8009d06:	200c      	movs	r0, #12
 8009d08:	f000 fb4a 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x0F,0x1401); // Set frame rate----0801
 8009d0c:	f241 4101 	movw	r1, #5121	; 0x1401
 8009d10:	200f      	movs	r0, #15
 8009d12:	f000 fb45 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x15,0x0000); //set system interface
 8009d16:	2100      	movs	r1, #0
 8009d18:	2015      	movs	r0, #21
 8009d1a:	f000 fb41 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x20,0x0000); // Set GRAM Address
 8009d1e:	2100      	movs	r1, #0
 8009d20:	2020      	movs	r0, #32
 8009d22:	f000 fb3d 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x21,0x0000); // Set GRAM Address
 8009d26:	2100      	movs	r1, #0
 8009d28:	2021      	movs	r0, #33	; 0x21
 8009d2a:	f000 fb39 	bl	800a3a0 <LCD_WriteReg>

	/*******************
	 Power On sequence
	********************/
	GUI_X_Delay( 50U );        // Delay 50ms
 8009d2e:	2032      	movs	r0, #50	; 0x32
 8009d30:	f7ff ff02 	bl	8009b38 <GUI_X_Delay>
	LCD_WriteReg(0x10,0x0800); // Set SAP,DSTB,STB----0A00
 8009d34:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009d38:	2010      	movs	r0, #16
 8009d3a:	f000 fb31 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x11,0x1F3F); // Set APON,PON,AON,VCI1EN,VC----1038
 8009d3e:	f641 713f 	movw	r1, #7999	; 0x1f3f
 8009d42:	2011      	movs	r0, #17
 8009d44:	f000 fb2c 	bl	800a3a0 <LCD_WriteReg>
	GUI_X_Delay(50U);                         // Delay 50ms
 8009d48:	2032      	movs	r0, #50	; 0x32
 8009d4a:	f7ff fef5 	bl	8009b38 <GUI_X_Delay>
	LCD_WriteReg(0x12,0x0121); // Internal reference voltage= Vci;----1121
 8009d4e:	f240 1121 	movw	r1, #289	; 0x121
 8009d52:	2012      	movs	r0, #18
 8009d54:	f000 fb24 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x13,0x006F); // Set GVDD----0066
 8009d58:	216f      	movs	r1, #111	; 0x6f
 8009d5a:	2013      	movs	r0, #19
 8009d5c:	f000 fb20 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x14,0x4349); // Set VCOMH/VCOML voltage----5F60
 8009d60:	f244 3149 	movw	r1, #17225	; 0x4349
 8009d64:	2014      	movs	r0, #20
 8009d66:	f000 fb1b 	bl	800a3a0 <LCD_WriteReg>

	/*******************
	 Set GRAM area
	********************/
	LCD_WriteReg(0x30,0x0000);
 8009d6a:	2100      	movs	r1, #0
 8009d6c:	2030      	movs	r0, #48	; 0x30
 8009d6e:	f000 fb17 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x31,0x00DB);
 8009d72:	21db      	movs	r1, #219	; 0xdb
 8009d74:	2031      	movs	r0, #49	; 0x31
 8009d76:	f000 fb13 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x32,0x0000);
 8009d7a:	2100      	movs	r1, #0
 8009d7c:	2032      	movs	r0, #50	; 0x32
 8009d7e:	f000 fb0f 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x33,0x0000);
 8009d82:	2100      	movs	r1, #0
 8009d84:	2033      	movs	r0, #51	; 0x33
 8009d86:	f000 fb0b 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x34,0x00DB);
 8009d8a:	21db      	movs	r1, #219	; 0xdb
 8009d8c:	2034      	movs	r0, #52	; 0x34
 8009d8e:	f000 fb07 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x35,0x0000);
 8009d92:	2100      	movs	r1, #0
 8009d94:	2035      	movs	r0, #53	; 0x35
 8009d96:	f000 fb03 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x36,0x00DB);
 8009d9a:	21db      	movs	r1, #219	; 0xdb
 8009d9c:	2036      	movs	r0, #54	; 0x36
 8009d9e:	f000 faff 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x37,0x0000);
 8009da2:	2100      	movs	r1, #0
 8009da4:	2037      	movs	r0, #55	; 0x37
 8009da6:	f000 fafb 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x38,0x00AF);
 8009daa:	21af      	movs	r1, #175	; 0xaf
 8009dac:	2038      	movs	r0, #56	; 0x38
 8009dae:	f000 faf7 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x39,0x0000);
 8009db2:	2100      	movs	r1, #0
 8009db4:	2039      	movs	r0, #57	; 0x39
 8009db6:	f000 faf3 	bl	800a3a0 <LCD_WriteReg>

	/**********************
	 Adjust the Gamma Curve
	***********************/
	LCD_WriteReg(0x50,0x0001);  //0400
 8009dba:	2101      	movs	r1, #1
 8009dbc:	2050      	movs	r0, #80	; 0x50
 8009dbe:	f000 faef 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x51,0x200B);  //060B
 8009dc2:	f242 010b 	movw	r1, #8203	; 0x200b
 8009dc6:	2051      	movs	r0, #81	; 0x51
 8009dc8:	f000 faea 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x52,0x0000);  //0C0A
 8009dcc:	2100      	movs	r1, #0
 8009dce:	2052      	movs	r0, #82	; 0x52
 8009dd0:	f000 fae6 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x53,0x0404);  //0105
 8009dd4:	f240 4104 	movw	r1, #1028	; 0x404
 8009dd8:	2053      	movs	r0, #83	; 0x53
 8009dda:	f000 fae1 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x54,0x0C0C);  //0A0C
 8009dde:	f640 410c 	movw	r1, #3084	; 0xc0c
 8009de2:	2054      	movs	r0, #84	; 0x54
 8009de4:	f000 fadc 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x55,0x000C);  //0B06
 8009de8:	210c      	movs	r1, #12
 8009dea:	2055      	movs	r0, #85	; 0x55
 8009dec:	f000 fad8 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x56,0x0101);  //0004
 8009df0:	f240 1101 	movw	r1, #257	; 0x101
 8009df4:	2056      	movs	r0, #86	; 0x56
 8009df6:	f000 fad3 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x57,0x0400);  //0501
 8009dfa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009dfe:	2057      	movs	r0, #87	; 0x57
 8009e00:	f000 face 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x58,0x1108);  //0E00
 8009e04:	f241 1108 	movw	r1, #4360	; 0x1108
 8009e08:	2058      	movs	r0, #88	; 0x58
 8009e0a:	f000 fac9 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x59,0x050C);  //000E
 8009e0e:	f240 510c 	movw	r1, #1292	; 0x50c
 8009e12:	2059      	movs	r0, #89	; 0x59
 8009e14:	f000 fac4 	bl	800a3a0 <LCD_WriteReg>

	GUI_X_Delay(50);
 8009e18:	2032      	movs	r0, #50	; 0x32
 8009e1a:	f7ff fe8d 	bl	8009b38 <GUI_X_Delay>
	LCD_WriteReg(0x07,0x1017);
 8009e1e:	f241 0117 	movw	r1, #4119	; 0x1017
 8009e22:	2007      	movs	r0, #7
 8009e24:	f000 fabc 	bl	800a3a0 <LCD_WriteReg>

	switch( Orientation )
 8009e28:	78fb      	ldrb	r3, [r7, #3]
 8009e2a:	2b03      	cmp	r3, #3
 8009e2c:	d846      	bhi.n	8009ebc <LcdInit+0x24c>
 8009e2e:	a201      	add	r2, pc, #4	; (adr r2, 8009e34 <LcdInit+0x1c4>)
 8009e30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e34:	08009e45 	.word	0x08009e45
 8009e38:	08009e81 	.word	0x08009e81
 8009e3c:	08009e63 	.word	0x08009e63
 8009e40:	08009e9f 	.word	0x08009e9f
	{
		case LCD_PORTRAIT:
			g_Direction = 0;
 8009e44:	4b25      	ldr	r3, [pc, #148]	; (8009edc <LcdInit+0x26c>)
 8009e46:	2200      	movs	r2, #0
 8009e48:	601a      	str	r2, [r3, #0]
			g_nScreenX = LCD_PHY_SIZE_X;
 8009e4a:	4b25      	ldr	r3, [pc, #148]	; (8009ee0 <LcdInit+0x270>)
 8009e4c:	22b0      	movs	r2, #176	; 0xb0
 8009e4e:	601a      	str	r2, [r3, #0]
			g_nScreenY = LCD_PHY_SIZE_Y;
 8009e50:	4b24      	ldr	r3, [pc, #144]	; (8009ee4 <LcdInit+0x274>)
 8009e52:	22dc      	movs	r2, #220	; 0xdc
 8009e54:	601a      	str	r2, [r3, #0]
			LCD_WriteReg(0x03,0x1030);
 8009e56:	f241 0130 	movw	r1, #4144	; 0x1030
 8009e5a:	2003      	movs	r0, #3
 8009e5c:	f000 faa0 	bl	800a3a0 <LCD_WriteReg>
			break;
 8009e60:	e02c      	b.n	8009ebc <LcdInit+0x24c>
		case LCD_PORTRAIT_180:
			g_Direction = 2;
 8009e62:	4b1e      	ldr	r3, [pc, #120]	; (8009edc <LcdInit+0x26c>)
 8009e64:	2202      	movs	r2, #2
 8009e66:	601a      	str	r2, [r3, #0]
			g_nScreenX = LCD_PHY_SIZE_X;
 8009e68:	4b1d      	ldr	r3, [pc, #116]	; (8009ee0 <LcdInit+0x270>)
 8009e6a:	22b0      	movs	r2, #176	; 0xb0
 8009e6c:	601a      	str	r2, [r3, #0]
			g_nScreenY = LCD_PHY_SIZE_Y;
 8009e6e:	4b1d      	ldr	r3, [pc, #116]	; (8009ee4 <LcdInit+0x274>)
 8009e70:	22dc      	movs	r2, #220	; 0xdc
 8009e72:	601a      	str	r2, [r3, #0]
			LCD_WriteReg(0x03,0x1000);
 8009e74:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009e78:	2003      	movs	r0, #3
 8009e7a:	f000 fa91 	bl	800a3a0 <LCD_WriteReg>
			break;
 8009e7e:	e01d      	b.n	8009ebc <LcdInit+0x24c>

		case LCD_LANDSCAPE:
			g_Direction = 1;
 8009e80:	4b16      	ldr	r3, [pc, #88]	; (8009edc <LcdInit+0x26c>)
 8009e82:	2201      	movs	r2, #1
 8009e84:	601a      	str	r2, [r3, #0]
			g_nScreenX = LCD_PHY_SIZE_Y;
 8009e86:	4b16      	ldr	r3, [pc, #88]	; (8009ee0 <LcdInit+0x270>)
 8009e88:	22dc      	movs	r2, #220	; 0xdc
 8009e8a:	601a      	str	r2, [r3, #0]
			g_nScreenY = LCD_PHY_SIZE_X;
 8009e8c:	4b15      	ldr	r3, [pc, #84]	; (8009ee4 <LcdInit+0x274>)
 8009e8e:	22b0      	movs	r2, #176	; 0xb0
 8009e90:	601a      	str	r2, [r3, #0]
			LCD_WriteReg(0x03,0x1028);
 8009e92:	f241 0128 	movw	r1, #4136	; 0x1028
 8009e96:	2003      	movs	r0, #3
 8009e98:	f000 fa82 	bl	800a3a0 <LCD_WriteReg>
			break;
 8009e9c:	e00e      	b.n	8009ebc <LcdInit+0x24c>
		case LCD_LANDSCAPE_180:
			g_Direction = 3;
 8009e9e:	4b0f      	ldr	r3, [pc, #60]	; (8009edc <LcdInit+0x26c>)
 8009ea0:	2203      	movs	r2, #3
 8009ea2:	601a      	str	r2, [r3, #0]
			g_nScreenX = LCD_PHY_SIZE_Y;
 8009ea4:	4b0e      	ldr	r3, [pc, #56]	; (8009ee0 <LcdInit+0x270>)
 8009ea6:	22dc      	movs	r2, #220	; 0xdc
 8009ea8:	601a      	str	r2, [r3, #0]
			g_nScreenY = LCD_PHY_SIZE_X;
 8009eaa:	4b0e      	ldr	r3, [pc, #56]	; (8009ee4 <LcdInit+0x274>)
 8009eac:	22b0      	movs	r2, #176	; 0xb0
 8009eae:	601a      	str	r2, [r3, #0]
			LCD_WriteReg(0x03,0x1018);
 8009eb0:	f241 0118 	movw	r1, #4120	; 0x1018
 8009eb4:	2003      	movs	r0, #3
 8009eb6:	f000 fa73 	bl	800a3a0 <LCD_WriteReg>
			break;
 8009eba:	bf00      	nop
	g_Direction = 3;
	g_nScreenX = LCD_PHY_SIZE_Y;
	g_nScreenY = LCD_PHY_SIZE_X;
	LCD_WriteReg(0x03,0x1018); */

	lcd_WriteCmd(0x22);
 8009ebc:	2022      	movs	r0, #34	; 0x22
 8009ebe:	f000 f9e7 	bl	800a290 <lcd_WriteCmd>
}
 8009ec2:	bf00      	nop
 8009ec4:	3708      	adds	r7, #8
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	bd80      	pop	{r7, pc}
 8009eca:	bf00      	nop
 8009ecc:	2400aee0 	.word	0x2400aee0
 8009ed0:	0800a24d 	.word	0x0800a24d
 8009ed4:	58021400 	.word	0x58021400
 8009ed8:	58020400 	.word	0x58020400
 8009edc:	2400aedc 	.word	0x2400aedc
 8009ee0:	240004f8 	.word	0x240004f8
 8009ee4:	240004fc 	.word	0x240004fc

08009ee8 <LCD_GetSize>:


void LCD_GetSize( int *pScreenX, int *pScreenY )
{
 8009ee8:	b480      	push	{r7}
 8009eea:	b083      	sub	sp, #12
 8009eec:	af00      	add	r7, sp, #0
 8009eee:	6078      	str	r0, [r7, #4]
 8009ef0:	6039      	str	r1, [r7, #0]
	*pScreenX = g_nScreenX;
 8009ef2:	4b07      	ldr	r3, [pc, #28]	; (8009f10 <LCD_GetSize+0x28>)
 8009ef4:	681a      	ldr	r2, [r3, #0]
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	601a      	str	r2, [r3, #0]
	*pScreenY = g_nScreenY;	
 8009efa:	4b06      	ldr	r3, [pc, #24]	; (8009f14 <LCD_GetSize+0x2c>)
 8009efc:	681a      	ldr	r2, [r3, #0]
 8009efe:	683b      	ldr	r3, [r7, #0]
 8009f00:	601a      	str	r2, [r3, #0]
}
 8009f02:	bf00      	nop
 8009f04:	370c      	adds	r7, #12
 8009f06:	46bd      	mov	sp, r7
 8009f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0c:	4770      	bx	lr
 8009f0e:	bf00      	nop
 8009f10:	240004f8 	.word	0x240004f8
 8009f14:	240004fc 	.word	0x240004fc

08009f18 <LCD_SetArea>:
	lcd_WriteCmd(0x22);
}


void LCD_SetArea( int X0, int X1, int Y0, int Y1 )
{
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b088      	sub	sp, #32
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	60f8      	str	r0, [r7, #12]
 8009f20:	60b9      	str	r1, [r7, #8]
 8009f22:	607a      	str	r2, [r7, #4]
 8009f24:	603b      	str	r3, [r7, #0]
	int x = 0;
 8009f26:	2300      	movs	r3, #0
 8009f28:	61fb      	str	r3, [r7, #28]
	int y = 0;
 8009f2a:	2300      	movs	r3, #0
 8009f2c:	61bb      	str	r3, [r7, #24]
	int tmp = 0;
 8009f2e:	2300      	movs	r3, #0
 8009f30:	617b      	str	r3, [r7, #20]

	lcd_SpiChangeDataSize( g_pSpiHandle, SPI_DATASIZE_8BIT );
 8009f32:	4b45      	ldr	r3, [pc, #276]	; (800a048 <LCD_SetArea+0x130>)
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	2107      	movs	r1, #7
 8009f38:	4618      	mov	r0, r3
 8009f3a:	f000 fa45 	bl	800a3c8 <lcd_SpiChangeDataSize>

	switch(g_Direction)
 8009f3e:	4b43      	ldr	r3, [pc, #268]	; (800a04c <LCD_SetArea+0x134>)
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	2b03      	cmp	r3, #3
 8009f44:	d87c      	bhi.n	800a040 <LCD_SetArea+0x128>
 8009f46:	a201      	add	r2, pc, #4	; (adr r2, 8009f4c <LCD_SetArea+0x34>)
 8009f48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f4c:	08009f5d 	.word	0x08009f5d
 8009f50:	08009f67 	.word	0x08009f67
 8009f54:	08009f8d 	.word	0x08009f8d
 8009f58:	08009fbf 	.word	0x08009fbf
	{
		case 0:
			x = X0;
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	61fb      	str	r3, [r7, #28]
			y = Y0;
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	61bb      	str	r3, [r7, #24]
			break;
 8009f64:	e03e      	b.n	8009fe4 <LCD_SetArea+0xcc>
		case 1:
			tmp = Y0;
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	617b      	str	r3, [r7, #20]
			Y0 = X0;
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	607b      	str	r3, [r7, #4]
			X0 = LCD_PHY_SIZE_X-1-Y1;
 8009f6e:	683b      	ldr	r3, [r7, #0]
 8009f70:	f1c3 03af 	rsb	r3, r3, #175	; 0xaf
 8009f74:	60fb      	str	r3, [r7, #12]
			Y1 = X1;
 8009f76:	68bb      	ldr	r3, [r7, #8]
 8009f78:	603b      	str	r3, [r7, #0]
			X1 = LCD_PHY_SIZE_X-1-tmp;
 8009f7a:	697b      	ldr	r3, [r7, #20]
 8009f7c:	f1c3 03af 	rsb	r3, r3, #175	; 0xaf
 8009f80:	60bb      	str	r3, [r7, #8]
			x = X1;
 8009f82:	68bb      	ldr	r3, [r7, #8]
 8009f84:	61fb      	str	r3, [r7, #28]
			y = Y0;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	61bb      	str	r3, [r7, #24]
			break;
 8009f8a:	e02b      	b.n	8009fe4 <LCD_SetArea+0xcc>
		case 2:
			tmp = X0;
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	617b      	str	r3, [r7, #20]
			X0 = LCD_PHY_SIZE_X-1-X1;
 8009f90:	68bb      	ldr	r3, [r7, #8]
 8009f92:	f1c3 03af 	rsb	r3, r3, #175	; 0xaf
 8009f96:	60fb      	str	r3, [r7, #12]
			X1 = LCD_PHY_SIZE_X-1-tmp;
 8009f98:	697b      	ldr	r3, [r7, #20]
 8009f9a:	f1c3 03af 	rsb	r3, r3, #175	; 0xaf
 8009f9e:	60bb      	str	r3, [r7, #8]
			tmp = Y0;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	617b      	str	r3, [r7, #20]
			Y0 = LCD_PHY_SIZE_Y-1-Y1;
 8009fa4:	683b      	ldr	r3, [r7, #0]
 8009fa6:	f1c3 03db 	rsb	r3, r3, #219	; 0xdb
 8009faa:	607b      	str	r3, [r7, #4]
			Y1 = LCD_PHY_SIZE_Y-1-tmp;
 8009fac:	697b      	ldr	r3, [r7, #20]
 8009fae:	f1c3 03db 	rsb	r3, r3, #219	; 0xdb
 8009fb2:	603b      	str	r3, [r7, #0]
			x = X1;
 8009fb4:	68bb      	ldr	r3, [r7, #8]
 8009fb6:	61fb      	str	r3, [r7, #28]
			y = Y1;
 8009fb8:	683b      	ldr	r3, [r7, #0]
 8009fba:	61bb      	str	r3, [r7, #24]
			break;
 8009fbc:	e012      	b.n	8009fe4 <LCD_SetArea+0xcc>
		case 3:
			tmp = X0;
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	617b      	str	r3, [r7, #20]
			X0 = Y0;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	60fb      	str	r3, [r7, #12]
			Y0 = LCD_PHY_SIZE_Y-1-X1;
 8009fc6:	68bb      	ldr	r3, [r7, #8]
 8009fc8:	f1c3 03db 	rsb	r3, r3, #219	; 0xdb
 8009fcc:	607b      	str	r3, [r7, #4]
			X1 = Y1;
 8009fce:	683b      	ldr	r3, [r7, #0]
 8009fd0:	60bb      	str	r3, [r7, #8]
			Y1 = LCD_PHY_SIZE_Y-1-tmp;
 8009fd2:	697b      	ldr	r3, [r7, #20]
 8009fd4:	f1c3 03db 	rsb	r3, r3, #219	; 0xdb
 8009fd8:	603b      	str	r3, [r7, #0]
			x = X0;
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	61fb      	str	r3, [r7, #28]
			y = Y1;
 8009fde:	683b      	ldr	r3, [r7, #0]
 8009fe0:	61bb      	str	r3, [r7, #24]
			break;
 8009fe2:	bf00      	nop
		default:
			return;
	}
	LCD_WriteReg(0x36, X1);
 8009fe4:	68bb      	ldr	r3, [r7, #8]
 8009fe6:	b29b      	uxth	r3, r3
 8009fe8:	4619      	mov	r1, r3
 8009fea:	2036      	movs	r0, #54	; 0x36
 8009fec:	f000 f9d8 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x37, X0);
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	b29b      	uxth	r3, r3
 8009ff4:	4619      	mov	r1, r3
 8009ff6:	2037      	movs	r0, #55	; 0x37
 8009ff8:	f000 f9d2 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x38, Y1);
 8009ffc:	683b      	ldr	r3, [r7, #0]
 8009ffe:	b29b      	uxth	r3, r3
 800a000:	4619      	mov	r1, r3
 800a002:	2038      	movs	r0, #56	; 0x38
 800a004:	f000 f9cc 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x39, Y0);
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	b29b      	uxth	r3, r3
 800a00c:	4619      	mov	r1, r3
 800a00e:	2039      	movs	r0, #57	; 0x39
 800a010:	f000 f9c6 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x20, x);
 800a014:	69fb      	ldr	r3, [r7, #28]
 800a016:	b29b      	uxth	r3, r3
 800a018:	4619      	mov	r1, r3
 800a01a:	2020      	movs	r0, #32
 800a01c:	f000 f9c0 	bl	800a3a0 <LCD_WriteReg>
	LCD_WriteReg(0x21, y);
 800a020:	69bb      	ldr	r3, [r7, #24]
 800a022:	b29b      	uxth	r3, r3
 800a024:	4619      	mov	r1, r3
 800a026:	2021      	movs	r0, #33	; 0x21
 800a028:	f000 f9ba 	bl	800a3a0 <LCD_WriteReg>
	lcd_WriteCmd(0x22);
 800a02c:	2022      	movs	r0, #34	; 0x22
 800a02e:	f000 f92f 	bl	800a290 <lcd_WriteCmd>
	lcd_SpiChangeDataSize( g_pSpiHandle, SPI_DATASIZE_16BIT );
 800a032:	4b05      	ldr	r3, [pc, #20]	; (800a048 <LCD_SetArea+0x130>)
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	210f      	movs	r1, #15
 800a038:	4618      	mov	r0, r3
 800a03a:	f000 f9c5 	bl	800a3c8 <lcd_SpiChangeDataSize>
 800a03e:	e000      	b.n	800a042 <LCD_SetArea+0x12a>
			return;
 800a040:	bf00      	nop
}
 800a042:	3720      	adds	r7, #32
 800a044:	46bd      	mov	sp, r7
 800a046:	bd80      	pop	{r7, pc}
 800a048:	2400aee0 	.word	0x2400aee0
 800a04c:	2400aedc 	.word	0x2400aedc

0800a050 <LCD_WriteDataPixelIndex>:
	LCD_CS_HIGH();  
}


void LCD_WriteDataPixelIndex( uint32_t Index, int nSize )
{
 800a050:	b580      	push	{r7, lr}
 800a052:	b08a      	sub	sp, #40	; 0x28
 800a054:	af00      	add	r7, sp, #0
 800a056:	6078      	str	r0, [r7, #4]
 800a058:	6039      	str	r1, [r7, #0]
	uint32_t uxBits;
    int cnt;
    int n;
    int acc = 0;
 800a05a:	2300      	movs	r3, #0
 800a05c:	623b      	str	r3, [r7, #32]
    int nblock = 0;
 800a05e:	2300      	movs	r3, #0
 800a060:	61fb      	str	r3, [r7, #28]
    int bsize = sizeof(g_aTxBuf)>>1; /*/2 due to 16bit per pixel */
 800a062:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a066:	617b      	str	r3, [r7, #20]

    uint16_t *p = (uint16_t *)g_aTxBuf; /* use 16bit since 16bit/pixel */
 800a068:	4b2f      	ldr	r3, [pc, #188]	; (800a128 <LCD_WriteDataPixelIndex+0xd8>)
 800a06a:	61bb      	str	r3, [r7, #24]

    /* Please note that SPI now is in 16bit data size mode */
	for( cnt=0; cnt<bsize; cnt++ )
 800a06c:	2300      	movs	r3, #0
 800a06e:	627b      	str	r3, [r7, #36]	; 0x24
 800a070:	e008      	b.n	800a084 <LCD_WriteDataPixelIndex+0x34>
	{
		*p++ = Index;
 800a072:	69bb      	ldr	r3, [r7, #24]
 800a074:	1c9a      	adds	r2, r3, #2
 800a076:	61ba      	str	r2, [r7, #24]
 800a078:	687a      	ldr	r2, [r7, #4]
 800a07a:	b292      	uxth	r2, r2
 800a07c:	801a      	strh	r2, [r3, #0]
	for( cnt=0; cnt<bsize; cnt++ )
 800a07e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a080:	3301      	adds	r3, #1
 800a082:	627b      	str	r3, [r7, #36]	; 0x24
 800a084:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a086:	697b      	ldr	r3, [r7, #20]
 800a088:	429a      	cmp	r2, r3
 800a08a:	dbf2      	blt.n	800a072 <LCD_WriteDataPixelIndex+0x22>

	/* NOTE:
	This function is purely for LCD has been set in graphic pixel memory.
	It will only transfer pixel data from GUI library */

	LCD_RS_HIGH();
 800a08c:	2201      	movs	r2, #1
 800a08e:	2101      	movs	r1, #1
 800a090:	4826      	ldr	r0, [pc, #152]	; (800a12c <LCD_WriteDataPixelIndex+0xdc>)
 800a092:	f002 ff99 	bl	800cfc8 <HAL_GPIO_WritePin>
	LCD_CS_LOW();
 800a096:	2200      	movs	r2, #0
 800a098:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a09c:	4824      	ldr	r0, [pc, #144]	; (800a130 <LCD_WriteDataPixelIndex+0xe0>)
 800a09e:	f002 ff93 	bl	800cfc8 <HAL_GPIO_WritePin>

	/* Base on current available Txbuf size estimate number of block need to send */
	nblock = (nSize / bsize) + 1;
 800a0a2:	683a      	ldr	r2, [r7, #0]
 800a0a4:	697b      	ldr	r3, [r7, #20]
 800a0a6:	fb92 f3f3 	sdiv	r3, r2, r3
 800a0aa:	3301      	adds	r3, #1
 800a0ac:	61fb      	str	r3, [r7, #28]

	do
	{
		n = MIN( (nSize - acc), bsize );
 800a0ae:	683a      	ldr	r2, [r7, #0]
 800a0b0:	6a3b      	ldr	r3, [r7, #32]
 800a0b2:	1ad3      	subs	r3, r2, r3
 800a0b4:	697a      	ldr	r2, [r7, #20]
 800a0b6:	4293      	cmp	r3, r2
 800a0b8:	bfa8      	it	ge
 800a0ba:	4613      	movge	r3, r2
 800a0bc:	613b      	str	r3, [r7, #16]

		if( n <= 0 )
 800a0be:	693b      	ldr	r3, [r7, #16]
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	dd26      	ble.n	800a112 <LCD_WriteDataPixelIndex+0xc2>
		{
			break;
		}

		HAL_SPI_Transmit_IT( g_pSpiHandle, (uint8_t *)g_aTxBuf, n );
 800a0c4:	4b1b      	ldr	r3, [pc, #108]	; (800a134 <LCD_WriteDataPixelIndex+0xe4>)
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	693a      	ldr	r2, [r7, #16]
 800a0ca:	b292      	uxth	r2, r2
 800a0cc:	4916      	ldr	r1, [pc, #88]	; (800a128 <LCD_WriteDataPixelIndex+0xd8>)
 800a0ce:	4618      	mov	r0, r3
 800a0d0:	f007 fe44 	bl	8011d5c <HAL_SPI_Transmit_IT>
		/* NOTE:
		SPI transfer can be blocking if wait until all data was sent.
		Or user specify a callback that it will not block the flow,
		it will callback to user when it is done
		*/
		if( 0 == g_pfLcdCbTransferDone )
 800a0d4:	4b18      	ldr	r3, [pc, #96]	; (800a138 <LCD_WriteDataPixelIndex+0xe8>)
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d10f      	bne.n	800a0fc <LCD_WriteDataPixelIndex+0xac>
		{
			/* There is no callback, user wish to use blocking wait */
			//while( 0 == g_bSpiDone );
			//g_bSpiDone = 0;

			uxBits =  osEventFlagsWait (eventLcdReadyHandle, EVT_LCD_SPI_RDY, 0, 50 / portTICK_PERIOD_MS);
 800a0dc:	4b17      	ldr	r3, [pc, #92]	; (800a13c <LCD_WriteDataPixelIndex+0xec>)
 800a0de:	6818      	ldr	r0, [r3, #0]
 800a0e0:	2332      	movs	r3, #50	; 0x32
 800a0e2:	2200      	movs	r2, #0
 800a0e4:	2101      	movs	r1, #1
 800a0e6:	f015 fe87 	bl	801fdf8 <osEventFlagsWait>
 800a0ea:	60f8      	str	r0, [r7, #12]
			if( 0 == (uxBits & EVT_LCD_SPI_RDY) )
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	f003 0301 	and.w	r3, r3, #1
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d102      	bne.n	800a0fc <LCD_WriteDataPixelIndex+0xac>
			{
				TRACE("LCD SPI transfer, LCD_WriteDataPixelIndex, failed\r\n");
 800a0f6:	4812      	ldr	r0, [pc, #72]	; (800a140 <LCD_WriteDataPixelIndex+0xf0>)
 800a0f8:	f01e fe74 	bl	8028de4 <puts>
			}

		}

		nblock--;
 800a0fc:	69fb      	ldr	r3, [r7, #28]
 800a0fe:	3b01      	subs	r3, #1
 800a100:	61fb      	str	r3, [r7, #28]
		acc += n;
 800a102:	6a3a      	ldr	r2, [r7, #32]
 800a104:	693b      	ldr	r3, [r7, #16]
 800a106:	4413      	add	r3, r2
 800a108:	623b      	str	r3, [r7, #32]
	}while( 0 != nblock );
 800a10a:	69fb      	ldr	r3, [r7, #28]
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d1ce      	bne.n	800a0ae <LCD_WriteDataPixelIndex+0x5e>
 800a110:	e000      	b.n	800a114 <LCD_WriteDataPixelIndex+0xc4>
			break;
 800a112:	bf00      	nop

    LCD_CS_HIGH();
 800a114:	2201      	movs	r2, #1
 800a116:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a11a:	4805      	ldr	r0, [pc, #20]	; (800a130 <LCD_WriteDataPixelIndex+0xe0>)
 800a11c:	f002 ff54 	bl	800cfc8 <HAL_GPIO_WritePin>
}
 800a120:	bf00      	nop
 800a122:	3728      	adds	r7, #40	; 0x28
 800a124:	46bd      	mov	sp, r7
 800a126:	bd80      	pop	{r7, pc}
 800a128:	2400acdc 	.word	0x2400acdc
 800a12c:	58021000 	.word	0x58021000
 800a130:	58021400 	.word	0x58021400
 800a134:	2400aee0 	.word	0x2400aee0
 800a138:	2400acd8 	.word	0x2400acd8
 800a13c:	24000ce0 	.word	0x24000ce0
 800a140:	0802c130 	.word	0x0802c130

0800a144 <LCD_WriteSinglePixel>:


void LCD_WriteSinglePixel( uint16_t Pixel )
{
 800a144:	b580      	push	{r7, lr}
 800a146:	b084      	sub	sp, #16
 800a148:	af00      	add	r7, sp, #0
 800a14a:	4603      	mov	r3, r0
 800a14c:	80fb      	strh	r3, [r7, #6]
	uint32_t uxBits;

	/* NOTE:
	This function is purely for LCD has been set in graphic pixel memory.
	It will only transfer pixel data from GUI library */
	uint16_t *p = (uint16_t *)g_aTxBuf;
 800a14e:	4b1a      	ldr	r3, [pc, #104]	; (800a1b8 <LCD_WriteSinglePixel+0x74>)
 800a150:	60fb      	str	r3, [r7, #12]
	*p = Pixel;
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	88fa      	ldrh	r2, [r7, #6]
 800a156:	801a      	strh	r2, [r3, #0]

	LCD_RS_HIGH();
 800a158:	2201      	movs	r2, #1
 800a15a:	2101      	movs	r1, #1
 800a15c:	4817      	ldr	r0, [pc, #92]	; (800a1bc <LCD_WriteSinglePixel+0x78>)
 800a15e:	f002 ff33 	bl	800cfc8 <HAL_GPIO_WritePin>
	LCD_CS_LOW();
 800a162:	2200      	movs	r2, #0
 800a164:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a168:	4815      	ldr	r0, [pc, #84]	; (800a1c0 <LCD_WriteSinglePixel+0x7c>)
 800a16a:	f002 ff2d 	bl	800cfc8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT( g_pSpiHandle,  g_aTxBuf, 1 ); /* Send 1 pixel = 16bit */
 800a16e:	4b15      	ldr	r3, [pc, #84]	; (800a1c4 <LCD_WriteSinglePixel+0x80>)
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	2201      	movs	r2, #1
 800a174:	4910      	ldr	r1, [pc, #64]	; (800a1b8 <LCD_WriteSinglePixel+0x74>)
 800a176:	4618      	mov	r0, r3
 800a178:	f007 fdf0 	bl	8011d5c <HAL_SPI_Transmit_IT>
	/* NOTE:
	SPI transfer can be blocking if wait until all data was sent.
	Or user specify a callback that it will not block the flow,
	it will callback to user when it is done
	*/
	if( 0 == g_pfLcdCbTransferDone )
 800a17c:	4b12      	ldr	r3, [pc, #72]	; (800a1c8 <LCD_WriteSinglePixel+0x84>)
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	2b00      	cmp	r3, #0
 800a182:	d115      	bne.n	800a1b0 <LCD_WriteSinglePixel+0x6c>
	{
		/* There is no callback, user wish to use blocking wait */
		//while( 0 == g_bSpiDone );
		//g_bSpiDone = 0;

		uxBits =  osEventFlagsWait (eventLcdReadyHandle, EVT_LCD_SPI_RDY, 0, 50 / portTICK_PERIOD_MS);
 800a184:	4b11      	ldr	r3, [pc, #68]	; (800a1cc <LCD_WriteSinglePixel+0x88>)
 800a186:	6818      	ldr	r0, [r3, #0]
 800a188:	2332      	movs	r3, #50	; 0x32
 800a18a:	2200      	movs	r2, #0
 800a18c:	2101      	movs	r1, #1
 800a18e:	f015 fe33 	bl	801fdf8 <osEventFlagsWait>
 800a192:	60b8      	str	r0, [r7, #8]
		if( 0 == (uxBits & EVT_LCD_SPI_RDY) )
 800a194:	68bb      	ldr	r3, [r7, #8]
 800a196:	f003 0301 	and.w	r3, r3, #1
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d102      	bne.n	800a1a4 <LCD_WriteSinglePixel+0x60>
		{
			TRACE("LCD SPI transfer, LCD_WriteSinglePixel, failed\r\n");
 800a19e:	480c      	ldr	r0, [pc, #48]	; (800a1d0 <LCD_WriteSinglePixel+0x8c>)
 800a1a0:	f01e fe20 	bl	8028de4 <puts>
		}

		LCD_CS_HIGH();
 800a1a4:	2201      	movs	r2, #1
 800a1a6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a1aa:	4805      	ldr	r0, [pc, #20]	; (800a1c0 <LCD_WriteSinglePixel+0x7c>)
 800a1ac:	f002 ff0c 	bl	800cfc8 <HAL_GPIO_WritePin>
	}
}
 800a1b0:	bf00      	nop
 800a1b2:	3710      	adds	r7, #16
 800a1b4:	46bd      	mov	sp, r7
 800a1b6:	bd80      	pop	{r7, pc}
 800a1b8:	2400acdc 	.word	0x2400acdc
 800a1bc:	58021000 	.word	0x58021000
 800a1c0:	58021400 	.word	0x58021400
 800a1c4:	2400aee0 	.word	0x2400aee0
 800a1c8:	2400acd8 	.word	0x2400acd8
 800a1cc:	24000ce0 	.word	0x24000ce0
 800a1d0:	0802c164 	.word	0x0802c164

0800a1d4 <LCD_WriteDataPixel>:



void LCD_WriteDataPixel( void const *pData, int nSize )
{
 800a1d4:	b580      	push	{r7, lr}
 800a1d6:	b084      	sub	sp, #16
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	6078      	str	r0, [r7, #4]
 800a1dc:	6039      	str	r1, [r7, #0]
	uint32_t uxBits;
	LCD_RS_HIGH();
 800a1de:	2201      	movs	r2, #1
 800a1e0:	2101      	movs	r1, #1
 800a1e2:	4815      	ldr	r0, [pc, #84]	; (800a238 <LCD_WriteDataPixel+0x64>)
 800a1e4:	f002 fef0 	bl	800cfc8 <HAL_GPIO_WritePin>
	LCD_CS_LOW();
 800a1e8:	2200      	movs	r2, #0
 800a1ea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a1ee:	4813      	ldr	r0, [pc, #76]	; (800a23c <LCD_WriteDataPixel+0x68>)
 800a1f0:	f002 feea 	bl	800cfc8 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit_IT( g_pSpiHandle,  (uint8_t *)pData, nSize );
 800a1f4:	4b12      	ldr	r3, [pc, #72]	; (800a240 <LCD_WriteDataPixel+0x6c>)
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	683a      	ldr	r2, [r7, #0]
 800a1fa:	b292      	uxth	r2, r2
 800a1fc:	6879      	ldr	r1, [r7, #4]
 800a1fe:	4618      	mov	r0, r3
 800a200:	f007 fdac 	bl	8011d5c <HAL_SPI_Transmit_IT>
	//while( 0 == g_bSpiDone );
	//g_bSpiDone = 0;

	uxBits =  osEventFlagsWait (eventLcdReadyHandle, EVT_LCD_SPI_RDY, 0, 50 / portTICK_PERIOD_MS);
 800a204:	4b0f      	ldr	r3, [pc, #60]	; (800a244 <LCD_WriteDataPixel+0x70>)
 800a206:	6818      	ldr	r0, [r3, #0]
 800a208:	2332      	movs	r3, #50	; 0x32
 800a20a:	2200      	movs	r2, #0
 800a20c:	2101      	movs	r1, #1
 800a20e:	f015 fdf3 	bl	801fdf8 <osEventFlagsWait>
 800a212:	60f8      	str	r0, [r7, #12]
	if( 0 == (uxBits & EVT_LCD_SPI_RDY) )
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	f003 0301 	and.w	r3, r3, #1
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d102      	bne.n	800a224 <LCD_WriteDataPixel+0x50>
	{
		TRACE("LCD SPI transfer, LCD_WriteDataPixel, failed\r\n");
 800a21e:	480a      	ldr	r0, [pc, #40]	; (800a248 <LCD_WriteDataPixel+0x74>)
 800a220:	f01e fde0 	bl	8028de4 <puts>
	}

	LCD_CS_HIGH(); 
 800a224:	2201      	movs	r2, #1
 800a226:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a22a:	4804      	ldr	r0, [pc, #16]	; (800a23c <LCD_WriteDataPixel+0x68>)
 800a22c:	f002 fecc 	bl	800cfc8 <HAL_GPIO_WritePin>
}
 800a230:	bf00      	nop
 800a232:	3710      	adds	r7, #16
 800a234:	46bd      	mov	sp, r7
 800a236:	bd80      	pop	{r7, pc}
 800a238:	58021000 	.word	0x58021000
 800a23c:	58021400 	.word	0x58021400
 800a240:	2400aee0 	.word	0x2400aee0
 800a244:	24000ce0 	.word	0x24000ce0
 800a248:	0802c194 	.word	0x0802c194

0800a24c <lcd_SPI_TxCpltCallback>:

/*****************************************************************************
 Callback functions
******************************************************************************/
static void lcd_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a24c:	b580      	push	{r7, lr}
 800a24e:	b082      	sub	sp, #8
 800a250:	af00      	add	r7, sp, #0
 800a252:	6078      	str	r0, [r7, #4]
	/* SPI transfer completed. Check user callback */
	if( 0 == g_pfLcdCbTransferDone )
 800a254:	4b0b      	ldr	r3, [pc, #44]	; (800a284 <lcd_SPI_TxCpltCallback+0x38>)
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d106      	bne.n	800a26a <lcd_SPI_TxCpltCallback+0x1e>
	{
		osEventFlagsSet (eventLcdReadyHandle, EVT_LCD_SPI_RDY);
 800a25c:	4b0a      	ldr	r3, [pc, #40]	; (800a288 <lcd_SPI_TxCpltCallback+0x3c>)
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	2101      	movs	r1, #1
 800a262:	4618      	mov	r0, r3
 800a264:	f015 fd84 	bl	801fd70 <osEventFlagsSet>
	{
		/* Callback to user */
		g_pfLcdCbTransferDone();
        LCD_CS_HIGH();
	}
}
 800a268:	e008      	b.n	800a27c <lcd_SPI_TxCpltCallback+0x30>
		g_pfLcdCbTransferDone();
 800a26a:	4b06      	ldr	r3, [pc, #24]	; (800a284 <lcd_SPI_TxCpltCallback+0x38>)
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	4798      	blx	r3
        LCD_CS_HIGH();
 800a270:	2201      	movs	r2, #1
 800a272:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a276:	4805      	ldr	r0, [pc, #20]	; (800a28c <lcd_SPI_TxCpltCallback+0x40>)
 800a278:	f002 fea6 	bl	800cfc8 <HAL_GPIO_WritePin>
}
 800a27c:	bf00      	nop
 800a27e:	3708      	adds	r7, #8
 800a280:	46bd      	mov	sp, r7
 800a282:	bd80      	pop	{r7, pc}
 800a284:	2400acd8 	.word	0x2400acd8
 800a288:	24000ce0 	.word	0x24000ce0
 800a28c:	58021400 	.word	0x58021400

0800a290 <lcd_WriteCmd>:

/*****************************************************************************
 Local functions
******************************************************************************/
static void lcd_WriteCmd( uint8_t Cmd )
{
 800a290:	b580      	push	{r7, lr}
 800a292:	b084      	sub	sp, #16
 800a294:	af00      	add	r7, sp, #0
 800a296:	4603      	mov	r3, r0
 800a298:	71fb      	strb	r3, [r7, #7]
	uint32_t uxBits;

	g_aTxBuf[0] = Cmd;
 800a29a:	4a17      	ldr	r2, [pc, #92]	; (800a2f8 <lcd_WriteCmd+0x68>)
 800a29c:	79fb      	ldrb	r3, [r7, #7]
 800a29e:	7013      	strb	r3, [r2, #0]

	LCD_RS_LOW();
 800a2a0:	2200      	movs	r2, #0
 800a2a2:	2101      	movs	r1, #1
 800a2a4:	4815      	ldr	r0, [pc, #84]	; (800a2fc <lcd_WriteCmd+0x6c>)
 800a2a6:	f002 fe8f 	bl	800cfc8 <HAL_GPIO_WritePin>
	LCD_CS_LOW();
 800a2aa:	2200      	movs	r2, #0
 800a2ac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a2b0:	4813      	ldr	r0, [pc, #76]	; (800a300 <lcd_WriteCmd+0x70>)
 800a2b2:	f002 fe89 	bl	800cfc8 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit_IT( g_pSpiHandle,  g_aTxBuf, 1 );
 800a2b6:	4b13      	ldr	r3, [pc, #76]	; (800a304 <lcd_WriteCmd+0x74>)
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	2201      	movs	r2, #1
 800a2bc:	490e      	ldr	r1, [pc, #56]	; (800a2f8 <lcd_WriteCmd+0x68>)
 800a2be:	4618      	mov	r0, r3
 800a2c0:	f007 fd4c 	bl	8011d5c <HAL_SPI_Transmit_IT>
	//while( 0 == g_bSpiDone );
	//g_bSpiDone = 0;
	uxBits =  osEventFlagsWait (eventLcdReadyHandle, EVT_LCD_SPI_RDY, 0, 100 / portTICK_PERIOD_MS);   // 20
 800a2c4:	4b10      	ldr	r3, [pc, #64]	; (800a308 <lcd_WriteCmd+0x78>)
 800a2c6:	6818      	ldr	r0, [r3, #0]
 800a2c8:	2364      	movs	r3, #100	; 0x64
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	2101      	movs	r1, #1
 800a2ce:	f015 fd93 	bl	801fdf8 <osEventFlagsWait>
 800a2d2:	60f8      	str	r0, [r7, #12]
	if( 0 == (uxBits & EVT_LCD_SPI_RDY) )
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	f003 0301 	and.w	r3, r3, #1
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d102      	bne.n	800a2e4 <lcd_WriteCmd+0x54>
	{
		TRACE("LCD SPI transfer, lcd_WriteCmd, failed\r\n");
 800a2de:	480b      	ldr	r0, [pc, #44]	; (800a30c <lcd_WriteCmd+0x7c>)
 800a2e0:	f01e fd80 	bl	8028de4 <puts>
	}

	LCD_CS_HIGH();   
 800a2e4:	2201      	movs	r2, #1
 800a2e6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a2ea:	4805      	ldr	r0, [pc, #20]	; (800a300 <lcd_WriteCmd+0x70>)
 800a2ec:	f002 fe6c 	bl	800cfc8 <HAL_GPIO_WritePin>
}
 800a2f0:	bf00      	nop
 800a2f2:	3710      	adds	r7, #16
 800a2f4:	46bd      	mov	sp, r7
 800a2f6:	bd80      	pop	{r7, pc}
 800a2f8:	2400acdc 	.word	0x2400acdc
 800a2fc:	58021000 	.word	0x58021000
 800a300:	58021400 	.word	0x58021400
 800a304:	2400aee0 	.word	0x2400aee0
 800a308:	24000ce0 	.word	0x24000ce0
 800a30c:	0802c1c4 	.word	0x0802c1c4

0800a310 <lcd_WriteData16>:


static void lcd_WriteData16( uint16_t Data )
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b084      	sub	sp, #16
 800a314:	af00      	add	r7, sp, #0
 800a316:	4603      	mov	r3, r0
 800a318:	80fb      	strh	r3, [r7, #6]
	uint32_t uxBits;
	g_aTxBuf[0] = (uint8_t)(Data>>8U);
 800a31a:	88fb      	ldrh	r3, [r7, #6]
 800a31c:	0a1b      	lsrs	r3, r3, #8
 800a31e:	b29b      	uxth	r3, r3
 800a320:	b2da      	uxtb	r2, r3
 800a322:	4b19      	ldr	r3, [pc, #100]	; (800a388 <lcd_WriteData16+0x78>)
 800a324:	701a      	strb	r2, [r3, #0]
	g_aTxBuf[1] = (uint8_t)(Data&0xffU);
 800a326:	88fb      	ldrh	r3, [r7, #6]
 800a328:	b2da      	uxtb	r2, r3
 800a32a:	4b17      	ldr	r3, [pc, #92]	; (800a388 <lcd_WriteData16+0x78>)
 800a32c:	705a      	strb	r2, [r3, #1]

	LCD_RS_HIGH();
 800a32e:	2201      	movs	r2, #1
 800a330:	2101      	movs	r1, #1
 800a332:	4816      	ldr	r0, [pc, #88]	; (800a38c <lcd_WriteData16+0x7c>)
 800a334:	f002 fe48 	bl	800cfc8 <HAL_GPIO_WritePin>
	LCD_CS_LOW();
 800a338:	2200      	movs	r2, #0
 800a33a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a33e:	4814      	ldr	r0, [pc, #80]	; (800a390 <lcd_WriteData16+0x80>)
 800a340:	f002 fe42 	bl	800cfc8 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit_IT( g_pSpiHandle,  g_aTxBuf, 2 );
 800a344:	4b13      	ldr	r3, [pc, #76]	; (800a394 <lcd_WriteData16+0x84>)
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	2202      	movs	r2, #2
 800a34a:	490f      	ldr	r1, [pc, #60]	; (800a388 <lcd_WriteData16+0x78>)
 800a34c:	4618      	mov	r0, r3
 800a34e:	f007 fd05 	bl	8011d5c <HAL_SPI_Transmit_IT>
	//while( 0 == g_bSpiDone );
	//g_bSpiDone = 0;

	uxBits =  osEventFlagsWait (eventLcdReadyHandle, EVT_LCD_SPI_RDY, 0, 100 / portTICK_PERIOD_MS);  // 20
 800a352:	4b11      	ldr	r3, [pc, #68]	; (800a398 <lcd_WriteData16+0x88>)
 800a354:	6818      	ldr	r0, [r3, #0]
 800a356:	2364      	movs	r3, #100	; 0x64
 800a358:	2200      	movs	r2, #0
 800a35a:	2101      	movs	r1, #1
 800a35c:	f015 fd4c 	bl	801fdf8 <osEventFlagsWait>
 800a360:	60f8      	str	r0, [r7, #12]
	if( 0 == (uxBits & EVT_LCD_SPI_RDY) )
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	f003 0301 	and.w	r3, r3, #1
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d102      	bne.n	800a372 <lcd_WriteData16+0x62>
	{
		TRACE("LCD SPI transfer, lcd_WriteData16, failed\r\n");
 800a36c:	480b      	ldr	r0, [pc, #44]	; (800a39c <lcd_WriteData16+0x8c>)
 800a36e:	f01e fd39 	bl	8028de4 <puts>
	}

	LCD_CS_HIGH(); 
 800a372:	2201      	movs	r2, #1
 800a374:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a378:	4805      	ldr	r0, [pc, #20]	; (800a390 <lcd_WriteData16+0x80>)
 800a37a:	f002 fe25 	bl	800cfc8 <HAL_GPIO_WritePin>
}
 800a37e:	bf00      	nop
 800a380:	3710      	adds	r7, #16
 800a382:	46bd      	mov	sp, r7
 800a384:	bd80      	pop	{r7, pc}
 800a386:	bf00      	nop
 800a388:	2400acdc 	.word	0x2400acdc
 800a38c:	58021000 	.word	0x58021000
 800a390:	58021400 	.word	0x58021400
 800a394:	2400aee0 	.word	0x2400aee0
 800a398:	24000ce0 	.word	0x24000ce0
 800a39c:	0802c1ec 	.word	0x0802c1ec

0800a3a0 <LCD_WriteReg>:


void LCD_WriteReg( uint8_t Reg, uint16_t RegValue )
{	
 800a3a0:	b580      	push	{r7, lr}
 800a3a2:	b082      	sub	sp, #8
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	4603      	mov	r3, r0
 800a3a8:	460a      	mov	r2, r1
 800a3aa:	71fb      	strb	r3, [r7, #7]
 800a3ac:	4613      	mov	r3, r2
 800a3ae:	80bb      	strh	r3, [r7, #4]
	lcd_WriteCmd( Reg );  
 800a3b0:	79fb      	ldrb	r3, [r7, #7]
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	f7ff ff6c 	bl	800a290 <lcd_WriteCmd>
	lcd_WriteData16( RegValue );	    		 
 800a3b8:	88bb      	ldrh	r3, [r7, #4]
 800a3ba:	4618      	mov	r0, r3
 800a3bc:	f7ff ffa8 	bl	800a310 <lcd_WriteData16>
}	
 800a3c0:	bf00      	nop
 800a3c2:	3708      	adds	r7, #8
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	bd80      	pop	{r7, pc}

0800a3c8 <lcd_SpiChangeDataSize>:


static void lcd_SpiChangeDataSize( SPI_HandleTypeDef *pSpi, uint32_t DataSize )
{
 800a3c8:	b480      	push	{r7}
 800a3ca:	b085      	sub	sp, #20
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]
 800a3d0:	6039      	str	r1, [r7, #0]
	//       If disable SPI is applied to STM32H7A3ZI-Q, the SPI transfer will
	//       be failed as registers' values will be reset.

	// for STM32H7A3ZI-Q
	// do not disable the SPI
	 uint32_t cfg1 = pSpi->Instance->CFG1;
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	689b      	ldr	r3, [r3, #8]
 800a3d8:	60fb      	str	r3, [r7, #12]
	 pSpi->Init.DataSize = DataSize;
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	683a      	ldr	r2, [r7, #0]
 800a3de:	60da      	str	r2, [r3, #12]
	 cfg1 &= ~(0x1fUL);
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	f023 031f 	bic.w	r3, r3, #31
 800a3e6:	60fb      	str	r3, [r7, #12]
	 cfg1 |= DataSize;
 800a3e8:	68fa      	ldr	r2, [r7, #12]
 800a3ea:	683b      	ldr	r3, [r7, #0]
 800a3ec:	4313      	orrs	r3, r2
 800a3ee:	60fb      	str	r3, [r7, #12]
	 pSpi->Instance->CFG1 = cfg1;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	68fa      	ldr	r2, [r7, #12]
 800a3f6:	609a      	str	r2, [r3, #8]
	cr2 |= DataSize;
	pSpi->Instance->CR2	= cr2;

	pSpi->Instance->CR1 |= SPI_CR1_SPE;
	*/
}
 800a3f8:	bf00      	nop
 800a3fa:	3714      	adds	r7, #20
 800a3fc:	46bd      	mov	sp, r7
 800a3fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a402:	4770      	bx	lr

0800a404 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800a404:	b580      	push	{r7, lr}
 800a406:	b082      	sub	sp, #8
 800a408:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800a40a:	2003      	movs	r0, #3
 800a40c:	f001 fc67 	bl	800bcde <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 800a410:	f004 fa0e 	bl	800e830 <HAL_RCC_GetSysClockFreq>
 800a414:	4602      	mov	r2, r0
 800a416:	4b15      	ldr	r3, [pc, #84]	; (800a46c <HAL_Init+0x68>)
 800a418:	699b      	ldr	r3, [r3, #24]
 800a41a:	0a1b      	lsrs	r3, r3, #8
 800a41c:	f003 030f 	and.w	r3, r3, #15
 800a420:	4913      	ldr	r1, [pc, #76]	; (800a470 <HAL_Init+0x6c>)
 800a422:	5ccb      	ldrb	r3, [r1, r3]
 800a424:	f003 031f 	and.w	r3, r3, #31
 800a428:	fa22 f303 	lsr.w	r3, r2, r3
 800a42c:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800a42e:	4b0f      	ldr	r3, [pc, #60]	; (800a46c <HAL_Init+0x68>)
 800a430:	699b      	ldr	r3, [r3, #24]
 800a432:	f003 030f 	and.w	r3, r3, #15
 800a436:	4a0e      	ldr	r2, [pc, #56]	; (800a470 <HAL_Init+0x6c>)
 800a438:	5cd3      	ldrb	r3, [r2, r3]
 800a43a:	f003 031f 	and.w	r3, r3, #31
 800a43e:	687a      	ldr	r2, [r7, #4]
 800a440:	fa22 f303 	lsr.w	r3, r2, r3
 800a444:	4a0b      	ldr	r2, [pc, #44]	; (800a474 <HAL_Init+0x70>)
 800a446:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a448:	4a0b      	ldr	r2, [pc, #44]	; (800a478 <HAL_Init+0x74>)
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800a44e:	200f      	movs	r0, #15
 800a450:	f7fa fd38 	bl	8004ec4 <HAL_InitTick>
 800a454:	4603      	mov	r3, r0
 800a456:	2b00      	cmp	r3, #0
 800a458:	d001      	beq.n	800a45e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800a45a:	2301      	movs	r3, #1
 800a45c:	e002      	b.n	800a464 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800a45e:	f7fa fd13 	bl	8004e88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800a462:	2300      	movs	r3, #0
}
 800a464:	4618      	mov	r0, r3
 800a466:	3708      	adds	r7, #8
 800a468:	46bd      	mov	sp, r7
 800a46a:	bd80      	pop	{r7, pc}
 800a46c:	58024400 	.word	0x58024400
 800a470:	0802e1c0 	.word	0x0802e1c0
 800a474:	240004f4 	.word	0x240004f4
 800a478:	240004f0 	.word	0x240004f0

0800a47c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800a47c:	b480      	push	{r7}
 800a47e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800a480:	4b06      	ldr	r3, [pc, #24]	; (800a49c <HAL_IncTick+0x20>)
 800a482:	781b      	ldrb	r3, [r3, #0]
 800a484:	461a      	mov	r2, r3
 800a486:	4b06      	ldr	r3, [pc, #24]	; (800a4a0 <HAL_IncTick+0x24>)
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	4413      	add	r3, r2
 800a48c:	4a04      	ldr	r2, [pc, #16]	; (800a4a0 <HAL_IncTick+0x24>)
 800a48e:	6013      	str	r3, [r2, #0]
}
 800a490:	bf00      	nop
 800a492:	46bd      	mov	sp, r7
 800a494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a498:	4770      	bx	lr
 800a49a:	bf00      	nop
 800a49c:	24000504 	.word	0x24000504
 800a4a0:	2400aee4 	.word	0x2400aee4

0800a4a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800a4a4:	b480      	push	{r7}
 800a4a6:	af00      	add	r7, sp, #0
  return uwTick;
 800a4a8:	4b03      	ldr	r3, [pc, #12]	; (800a4b8 <HAL_GetTick+0x14>)
 800a4aa:	681b      	ldr	r3, [r3, #0]
}
 800a4ac:	4618      	mov	r0, r3
 800a4ae:	46bd      	mov	sp, r7
 800a4b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b4:	4770      	bx	lr
 800a4b6:	bf00      	nop
 800a4b8:	2400aee4 	.word	0x2400aee4

0800a4bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800a4bc:	b580      	push	{r7, lr}
 800a4be:	b084      	sub	sp, #16
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800a4c4:	f7ff ffee 	bl	800a4a4 <HAL_GetTick>
 800a4c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4d4:	d005      	beq.n	800a4e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800a4d6:	4b0a      	ldr	r3, [pc, #40]	; (800a500 <HAL_Delay+0x44>)
 800a4d8:	781b      	ldrb	r3, [r3, #0]
 800a4da:	461a      	mov	r2, r3
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	4413      	add	r3, r2
 800a4e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800a4e2:	bf00      	nop
 800a4e4:	f7ff ffde 	bl	800a4a4 <HAL_GetTick>
 800a4e8:	4602      	mov	r2, r0
 800a4ea:	68bb      	ldr	r3, [r7, #8]
 800a4ec:	1ad3      	subs	r3, r2, r3
 800a4ee:	68fa      	ldr	r2, [r7, #12]
 800a4f0:	429a      	cmp	r2, r3
 800a4f2:	d8f7      	bhi.n	800a4e4 <HAL_Delay+0x28>
  {
  }
}
 800a4f4:	bf00      	nop
 800a4f6:	bf00      	nop
 800a4f8:	3710      	adds	r7, #16
 800a4fa:	46bd      	mov	sp, r7
 800a4fc:	bd80      	pop	{r7, pc}
 800a4fe:	bf00      	nop
 800a500:	24000504 	.word	0x24000504

0800a504 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800a504:	b480      	push	{r7}
 800a506:	b083      	sub	sp, #12
 800a508:	af00      	add	r7, sp, #0
 800a50a:	6078      	str	r0, [r7, #4]
 800a50c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	689b      	ldr	r3, [r3, #8]
 800a512:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800a516:	683b      	ldr	r3, [r7, #0]
 800a518:	431a      	orrs	r2, r3
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	609a      	str	r2, [r3, #8]
}
 800a51e:	bf00      	nop
 800a520:	370c      	adds	r7, #12
 800a522:	46bd      	mov	sp, r7
 800a524:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a528:	4770      	bx	lr

0800a52a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800a52a:	b480      	push	{r7}
 800a52c:	b083      	sub	sp, #12
 800a52e:	af00      	add	r7, sp, #0
 800a530:	6078      	str	r0, [r7, #4]
 800a532:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	689b      	ldr	r3, [r3, #8]
 800a538:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800a53c:	683b      	ldr	r3, [r7, #0]
 800a53e:	431a      	orrs	r2, r3
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	609a      	str	r2, [r3, #8]
}
 800a544:	bf00      	nop
 800a546:	370c      	adds	r7, #12
 800a548:	46bd      	mov	sp, r7
 800a54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a54e:	4770      	bx	lr

0800a550 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800a550:	b480      	push	{r7}
 800a552:	b083      	sub	sp, #12
 800a554:	af00      	add	r7, sp, #0
 800a556:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	689b      	ldr	r3, [r3, #8]
 800a55c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800a560:	4618      	mov	r0, r3
 800a562:	370c      	adds	r7, #12
 800a564:	46bd      	mov	sp, r7
 800a566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a56a:	4770      	bx	lr

0800a56c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800a56c:	b480      	push	{r7}
 800a56e:	b087      	sub	sp, #28
 800a570:	af00      	add	r7, sp, #0
 800a572:	60f8      	str	r0, [r7, #12]
 800a574:	60b9      	str	r1, [r7, #8]
 800a576:	607a      	str	r2, [r7, #4]
 800a578:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	3360      	adds	r3, #96	; 0x60
 800a57e:	461a      	mov	r2, r3
 800a580:	68bb      	ldr	r3, [r7, #8]
 800a582:	009b      	lsls	r3, r3, #2
 800a584:	4413      	add	r3, r2
 800a586:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 800a588:	697b      	ldr	r3, [r7, #20]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 800a596:	683b      	ldr	r3, [r7, #0]
 800a598:	430b      	orrs	r3, r1
 800a59a:	431a      	orrs	r2, r3
 800a59c:	697b      	ldr	r3, [r7, #20]
 800a59e:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800a5a0:	bf00      	nop
 800a5a2:	371c      	adds	r7, #28
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5aa:	4770      	bx	lr

0800a5ac <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 800a5ac:	b480      	push	{r7}
 800a5ae:	b085      	sub	sp, #20
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	60f8      	str	r0, [r7, #12]
 800a5b4:	60b9      	str	r1, [r7, #8]
 800a5b6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	691b      	ldr	r3, [r3, #16]
 800a5bc:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 800a5c0:	68bb      	ldr	r3, [r7, #8]
 800a5c2:	f003 031f 	and.w	r3, r3, #31
 800a5c6:	6879      	ldr	r1, [r7, #4]
 800a5c8:	fa01 f303 	lsl.w	r3, r1, r3
 800a5cc:	431a      	orrs	r2, r3
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	611a      	str	r2, [r3, #16]
}
 800a5d2:	bf00      	nop
 800a5d4:	3714      	adds	r7, #20
 800a5d6:	46bd      	mov	sp, r7
 800a5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5dc:	4770      	bx	lr

0800a5de <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 800a5de:	b480      	push	{r7}
 800a5e0:	b087      	sub	sp, #28
 800a5e2:	af00      	add	r7, sp, #0
 800a5e4:	60f8      	str	r0, [r7, #12]
 800a5e6:	60b9      	str	r1, [r7, #8]
 800a5e8:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	3360      	adds	r3, #96	; 0x60
 800a5ee:	461a      	mov	r2, r3
 800a5f0:	68bb      	ldr	r3, [r7, #8]
 800a5f2:	009b      	lsls	r3, r3, #2
 800a5f4:	4413      	add	r3, r2
 800a5f6:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 800a5f8:	697b      	ldr	r3, [r7, #20]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	431a      	orrs	r2, r3
 800a604:	697b      	ldr	r3, [r7, #20]
 800a606:	601a      	str	r2, [r3, #0]
  }
}
 800a608:	bf00      	nop
 800a60a:	371c      	adds	r7, #28
 800a60c:	46bd      	mov	sp, r7
 800a60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a612:	4770      	bx	lr

0800a614 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800a614:	b480      	push	{r7}
 800a616:	b083      	sub	sp, #12
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	68db      	ldr	r3, [r3, #12]
 800a620:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a624:	2b00      	cmp	r3, #0
 800a626:	d101      	bne.n	800a62c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800a628:	2301      	movs	r3, #1
 800a62a:	e000      	b.n	800a62e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800a62c:	2300      	movs	r3, #0
}
 800a62e:	4618      	mov	r0, r3
 800a630:	370c      	adds	r7, #12
 800a632:	46bd      	mov	sp, r7
 800a634:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a638:	4770      	bx	lr

0800a63a <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800a63a:	b480      	push	{r7}
 800a63c:	b087      	sub	sp, #28
 800a63e:	af00      	add	r7, sp, #0
 800a640:	60f8      	str	r0, [r7, #12]
 800a642:	60b9      	str	r1, [r7, #8]
 800a644:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	3330      	adds	r3, #48	; 0x30
 800a64a:	461a      	mov	r2, r3
 800a64c:	68bb      	ldr	r3, [r7, #8]
 800a64e:	0a1b      	lsrs	r3, r3, #8
 800a650:	009b      	lsls	r3, r3, #2
 800a652:	f003 030c 	and.w	r3, r3, #12
 800a656:	4413      	add	r3, r2
 800a658:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800a65a:	697b      	ldr	r3, [r7, #20]
 800a65c:	681a      	ldr	r2, [r3, #0]
 800a65e:	68bb      	ldr	r3, [r7, #8]
 800a660:	f003 031f 	and.w	r3, r3, #31
 800a664:	211f      	movs	r1, #31
 800a666:	fa01 f303 	lsl.w	r3, r1, r3
 800a66a:	43db      	mvns	r3, r3
 800a66c:	401a      	ands	r2, r3
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	0e9b      	lsrs	r3, r3, #26
 800a672:	f003 011f 	and.w	r1, r3, #31
 800a676:	68bb      	ldr	r3, [r7, #8]
 800a678:	f003 031f 	and.w	r3, r3, #31
 800a67c:	fa01 f303 	lsl.w	r3, r1, r3
 800a680:	431a      	orrs	r2, r3
 800a682:	697b      	ldr	r3, [r7, #20]
 800a684:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800a686:	bf00      	nop
 800a688:	371c      	adds	r7, #28
 800a68a:	46bd      	mov	sp, r7
 800a68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a690:	4770      	bx	lr

0800a692 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800a692:	b480      	push	{r7}
 800a694:	b083      	sub	sp, #12
 800a696:	af00      	add	r7, sp, #0
 800a698:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a69e:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d101      	bne.n	800a6aa <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800a6a6:	2301      	movs	r3, #1
 800a6a8:	e000      	b.n	800a6ac <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800a6aa:	2300      	movs	r3, #0
}
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	370c      	adds	r7, #12
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b6:	4770      	bx	lr

0800a6b8 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800a6b8:	b480      	push	{r7}
 800a6ba:	b087      	sub	sp, #28
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	60f8      	str	r0, [r7, #12]
 800a6c0:	60b9      	str	r1, [r7, #8]
 800a6c2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	3314      	adds	r3, #20
 800a6c8:	461a      	mov	r2, r3
 800a6ca:	68bb      	ldr	r3, [r7, #8]
 800a6cc:	0e5b      	lsrs	r3, r3, #25
 800a6ce:	009b      	lsls	r3, r3, #2
 800a6d0:	f003 0304 	and.w	r3, r3, #4
 800a6d4:	4413      	add	r3, r2
 800a6d6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800a6d8:	697b      	ldr	r3, [r7, #20]
 800a6da:	681a      	ldr	r2, [r3, #0]
 800a6dc:	68bb      	ldr	r3, [r7, #8]
 800a6de:	0d1b      	lsrs	r3, r3, #20
 800a6e0:	f003 031f 	and.w	r3, r3, #31
 800a6e4:	2107      	movs	r1, #7
 800a6e6:	fa01 f303 	lsl.w	r3, r1, r3
 800a6ea:	43db      	mvns	r3, r3
 800a6ec:	401a      	ands	r2, r3
 800a6ee:	68bb      	ldr	r3, [r7, #8]
 800a6f0:	0d1b      	lsrs	r3, r3, #20
 800a6f2:	f003 031f 	and.w	r3, r3, #31
 800a6f6:	6879      	ldr	r1, [r7, #4]
 800a6f8:	fa01 f303 	lsl.w	r3, r1, r3
 800a6fc:	431a      	orrs	r2, r3
 800a6fe:	697b      	ldr	r3, [r7, #20]
 800a700:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800a702:	bf00      	nop
 800a704:	371c      	adds	r7, #28
 800a706:	46bd      	mov	sp, r7
 800a708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a70c:	4770      	bx	lr
	...

0800a710 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800a710:	b480      	push	{r7}
 800a712:	b085      	sub	sp, #20
 800a714:	af00      	add	r7, sp, #0
 800a716:	60f8      	str	r0, [r7, #12]
 800a718:	60b9      	str	r1, [r7, #8]
 800a71a:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800a722:	68bb      	ldr	r3, [r7, #8]
 800a724:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a728:	43db      	mvns	r3, r3
 800a72a:	401a      	ands	r2, r3
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	f003 0318 	and.w	r3, r3, #24
 800a732:	4908      	ldr	r1, [pc, #32]	; (800a754 <LL_ADC_SetChannelSingleDiff+0x44>)
 800a734:	40d9      	lsrs	r1, r3
 800a736:	68bb      	ldr	r3, [r7, #8]
 800a738:	400b      	ands	r3, r1
 800a73a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a73e:	431a      	orrs	r2, r3
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 800a746:	bf00      	nop
 800a748:	3714      	adds	r7, #20
 800a74a:	46bd      	mov	sp, r7
 800a74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a750:	4770      	bx	lr
 800a752:	bf00      	nop
 800a754:	000fffff 	.word	0x000fffff

0800a758 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800a758:	b480      	push	{r7}
 800a75a:	b083      	sub	sp, #12
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	689b      	ldr	r3, [r3, #8]
 800a764:	f003 031f 	and.w	r3, r3, #31
}
 800a768:	4618      	mov	r0, r3
 800a76a:	370c      	adds	r7, #12
 800a76c:	46bd      	mov	sp, r7
 800a76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a772:	4770      	bx	lr

0800a774 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800a774:	b480      	push	{r7}
 800a776:	b083      	sub	sp, #12
 800a778:	af00      	add	r7, sp, #0
 800a77a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	689b      	ldr	r3, [r3, #8]
 800a780:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
}
 800a784:	4618      	mov	r0, r3
 800a786:	370c      	adds	r7, #12
 800a788:	46bd      	mov	sp, r7
 800a78a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a78e:	4770      	bx	lr

0800a790 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800a790:	b480      	push	{r7}
 800a792:	b083      	sub	sp, #12
 800a794:	af00      	add	r7, sp, #0
 800a796:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	689a      	ldr	r2, [r3, #8]
 800a79c:	4b04      	ldr	r3, [pc, #16]	; (800a7b0 <LL_ADC_DisableDeepPowerDown+0x20>)
 800a79e:	4013      	ands	r3, r2
 800a7a0:	687a      	ldr	r2, [r7, #4]
 800a7a2:	6093      	str	r3, [r2, #8]
}
 800a7a4:	bf00      	nop
 800a7a6:	370c      	adds	r7, #12
 800a7a8:	46bd      	mov	sp, r7
 800a7aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ae:	4770      	bx	lr
 800a7b0:	5fffffc0 	.word	0x5fffffc0

0800a7b4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800a7b4:	b480      	push	{r7}
 800a7b6:	b083      	sub	sp, #12
 800a7b8:	af00      	add	r7, sp, #0
 800a7ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	689b      	ldr	r3, [r3, #8]
 800a7c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a7c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a7c8:	d101      	bne.n	800a7ce <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800a7ca:	2301      	movs	r3, #1
 800a7cc:	e000      	b.n	800a7d0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800a7ce:	2300      	movs	r3, #0
}
 800a7d0:	4618      	mov	r0, r3
 800a7d2:	370c      	adds	r7, #12
 800a7d4:	46bd      	mov	sp, r7
 800a7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7da:	4770      	bx	lr

0800a7dc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800a7dc:	b480      	push	{r7}
 800a7de:	b083      	sub	sp, #12
 800a7e0:	af00      	add	r7, sp, #0
 800a7e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	689a      	ldr	r2, [r3, #8]
 800a7e8:	4b05      	ldr	r3, [pc, #20]	; (800a800 <LL_ADC_EnableInternalRegulator+0x24>)
 800a7ea:	4013      	ands	r3, r2
 800a7ec:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800a7f4:	bf00      	nop
 800a7f6:	370c      	adds	r7, #12
 800a7f8:	46bd      	mov	sp, r7
 800a7fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7fe:	4770      	bx	lr
 800a800:	6fffffc0 	.word	0x6fffffc0

0800a804 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800a804:	b480      	push	{r7}
 800a806:	b083      	sub	sp, #12
 800a808:	af00      	add	r7, sp, #0
 800a80a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	689b      	ldr	r3, [r3, #8]
 800a810:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a814:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a818:	d101      	bne.n	800a81e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800a81a:	2301      	movs	r3, #1
 800a81c:	e000      	b.n	800a820 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800a81e:	2300      	movs	r3, #0
}
 800a820:	4618      	mov	r0, r3
 800a822:	370c      	adds	r7, #12
 800a824:	46bd      	mov	sp, r7
 800a826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a82a:	4770      	bx	lr

0800a82c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800a82c:	b480      	push	{r7}
 800a82e:	b083      	sub	sp, #12
 800a830:	af00      	add	r7, sp, #0
 800a832:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	689a      	ldr	r2, [r3, #8]
 800a838:	4b05      	ldr	r3, [pc, #20]	; (800a850 <LL_ADC_Enable+0x24>)
 800a83a:	4013      	ands	r3, r2
 800a83c:	f043 0201 	orr.w	r2, r3, #1
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800a844:	bf00      	nop
 800a846:	370c      	adds	r7, #12
 800a848:	46bd      	mov	sp, r7
 800a84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84e:	4770      	bx	lr
 800a850:	7fffffc0 	.word	0x7fffffc0

0800a854 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800a854:	b480      	push	{r7}
 800a856:	b083      	sub	sp, #12
 800a858:	af00      	add	r7, sp, #0
 800a85a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	689b      	ldr	r3, [r3, #8]
 800a860:	f003 0301 	and.w	r3, r3, #1
 800a864:	2b01      	cmp	r3, #1
 800a866:	d101      	bne.n	800a86c <LL_ADC_IsEnabled+0x18>
 800a868:	2301      	movs	r3, #1
 800a86a:	e000      	b.n	800a86e <LL_ADC_IsEnabled+0x1a>
 800a86c:	2300      	movs	r3, #0
}
 800a86e:	4618      	mov	r0, r3
 800a870:	370c      	adds	r7, #12
 800a872:	46bd      	mov	sp, r7
 800a874:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a878:	4770      	bx	lr
	...

0800a87c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800a87c:	b480      	push	{r7}
 800a87e:	b083      	sub	sp, #12
 800a880:	af00      	add	r7, sp, #0
 800a882:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	689a      	ldr	r2, [r3, #8]
 800a888:	4b05      	ldr	r3, [pc, #20]	; (800a8a0 <LL_ADC_REG_StartConversion+0x24>)
 800a88a:	4013      	ands	r3, r2
 800a88c:	f043 0204 	orr.w	r2, r3, #4
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800a894:	bf00      	nop
 800a896:	370c      	adds	r7, #12
 800a898:	46bd      	mov	sp, r7
 800a89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a89e:	4770      	bx	lr
 800a8a0:	7fffffc0 	.word	0x7fffffc0

0800a8a4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800a8a4:	b480      	push	{r7}
 800a8a6:	b083      	sub	sp, #12
 800a8a8:	af00      	add	r7, sp, #0
 800a8aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	689b      	ldr	r3, [r3, #8]
 800a8b0:	f003 0304 	and.w	r3, r3, #4
 800a8b4:	2b04      	cmp	r3, #4
 800a8b6:	d101      	bne.n	800a8bc <LL_ADC_REG_IsConversionOngoing+0x18>
 800a8b8:	2301      	movs	r3, #1
 800a8ba:	e000      	b.n	800a8be <LL_ADC_REG_IsConversionOngoing+0x1a>
 800a8bc:	2300      	movs	r3, #0
}
 800a8be:	4618      	mov	r0, r3
 800a8c0:	370c      	adds	r7, #12
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c8:	4770      	bx	lr

0800a8ca <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800a8ca:	b480      	push	{r7}
 800a8cc:	b083      	sub	sp, #12
 800a8ce:	af00      	add	r7, sp, #0
 800a8d0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	689b      	ldr	r3, [r3, #8]
 800a8d6:	f003 0308 	and.w	r3, r3, #8
 800a8da:	2b08      	cmp	r3, #8
 800a8dc:	d101      	bne.n	800a8e2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800a8de:	2301      	movs	r3, #1
 800a8e0:	e000      	b.n	800a8e4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800a8e2:	2300      	movs	r3, #0
}
 800a8e4:	4618      	mov	r0, r3
 800a8e6:	370c      	adds	r7, #12
 800a8e8:	46bd      	mov	sp, r7
 800a8ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ee:	4770      	bx	lr

0800a8f0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800a8f0:	b590      	push	{r4, r7, lr}
 800a8f2:	b089      	sub	sp, #36	; 0x24
 800a8f4:	af00      	add	r7, sp, #0
 800a8f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a8f8:	2300      	movs	r3, #0
 800a8fa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800a8fc:	2300      	movs	r3, #0
 800a8fe:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	2b00      	cmp	r3, #0
 800a904:	d101      	bne.n	800a90a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800a906:	2301      	movs	r3, #1
 800a908:	e138      	b.n	800ab7c <HAL_ADC_Init+0x28c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	68db      	ldr	r3, [r3, #12]
 800a90e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a914:	2b00      	cmp	r3, #0
 800a916:	d109      	bne.n	800a92c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800a918:	6878      	ldr	r0, [r7, #4]
 800a91a:	f7f7 f963 	bl	8001be4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	2200      	movs	r2, #0
 800a922:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	2200      	movs	r2, #0
 800a928:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	4618      	mov	r0, r3
 800a932:	f7ff ff3f 	bl	800a7b4 <LL_ADC_IsDeepPowerDownEnabled>
 800a936:	4603      	mov	r3, r0
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d004      	beq.n	800a946 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	4618      	mov	r0, r3
 800a942:	f7ff ff25 	bl	800a790 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	4618      	mov	r0, r3
 800a94c:	f7ff ff5a 	bl	800a804 <LL_ADC_IsInternalRegulatorEnabled>
 800a950:	4603      	mov	r3, r0
 800a952:	2b00      	cmp	r3, #0
 800a954:	d114      	bne.n	800a980 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	4618      	mov	r0, r3
 800a95c:	f7ff ff3e 	bl	800a7dc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a960:	4b88      	ldr	r3, [pc, #544]	; (800ab84 <HAL_ADC_Init+0x294>)
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	099b      	lsrs	r3, r3, #6
 800a966:	4a88      	ldr	r2, [pc, #544]	; (800ab88 <HAL_ADC_Init+0x298>)
 800a968:	fba2 2303 	umull	r2, r3, r2, r3
 800a96c:	099b      	lsrs	r3, r3, #6
 800a96e:	3301      	adds	r3, #1
 800a970:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800a972:	e002      	b.n	800a97a <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 800a974:	68bb      	ldr	r3, [r7, #8]
 800a976:	3b01      	subs	r3, #1
 800a978:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800a97a:	68bb      	ldr	r3, [r7, #8]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d1f9      	bne.n	800a974 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	4618      	mov	r0, r3
 800a986:	f7ff ff3d 	bl	800a804 <LL_ADC_IsInternalRegulatorEnabled>
 800a98a:	4603      	mov	r3, r0
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d10d      	bne.n	800a9ac <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a994:	f043 0210 	orr.w	r2, r3, #16
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a9a0:	f043 0201 	orr.w	r2, r3, #1
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800a9a8:	2301      	movs	r3, #1
 800a9aa:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	4618      	mov	r0, r3
 800a9b2:	f7ff ff77 	bl	800a8a4 <LL_ADC_REG_IsConversionOngoing>
 800a9b6:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a9bc:	f003 0310 	and.w	r3, r3, #16
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	f040 80d2 	bne.w	800ab6a <HAL_ADC_Init+0x27a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800a9c6:	697b      	ldr	r3, [r7, #20]
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	f040 80ce 	bne.w	800ab6a <HAL_ADC_Init+0x27a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a9d2:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800a9d6:	f043 0202 	orr.w	r2, r3, #2
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	f7ff ff36 	bl	800a854 <LL_ADC_IsEnabled>
 800a9e8:	4603      	mov	r3, r0
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d110      	bne.n	800aa10 <HAL_ADC_Init+0x120>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800a9ee:	4867      	ldr	r0, [pc, #412]	; (800ab8c <HAL_ADC_Init+0x29c>)
 800a9f0:	f7ff ff30 	bl	800a854 <LL_ADC_IsEnabled>
 800a9f4:	4604      	mov	r4, r0
 800a9f6:	4866      	ldr	r0, [pc, #408]	; (800ab90 <HAL_ADC_Init+0x2a0>)
 800a9f8:	f7ff ff2c 	bl	800a854 <LL_ADC_IsEnabled>
 800a9fc:	4603      	mov	r3, r0
 800a9fe:	4323      	orrs	r3, r4
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d105      	bne.n	800aa10 <HAL_ADC_Init+0x120>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	685b      	ldr	r3, [r3, #4]
 800aa08:	4619      	mov	r1, r3
 800aa0a:	4862      	ldr	r0, [pc, #392]	; (800ab94 <HAL_ADC_Init+0x2a4>)
 800aa0c:	f7ff fd7a 	bl	800a504 <LL_ADC_SetCommonClock>
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
#if defined(ADC_VER_V5_3)

    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	7d5b      	ldrb	r3, [r3, #21]
 800aa14:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                    |
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800aa1a:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                 |
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	689b      	ldr	r3, [r3, #8]
                hadc->Init.Overrun                                                    |
 800aa20:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	7f1b      	ldrb	r3, [r3, #28]
 800aa26:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800aa28:	4313      	orrs	r3, r2
 800aa2a:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	7f1b      	ldrb	r3, [r3, #28]
 800aa30:	2b01      	cmp	r3, #1
 800aa32:	d106      	bne.n	800aa42 <HAL_ADC_Init+0x152>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	6a1b      	ldr	r3, [r3, #32]
 800aa38:	3b01      	subs	r3, #1
 800aa3a:	045b      	lsls	r3, r3, #17
 800aa3c:	69ba      	ldr	r2, [r7, #24]
 800aa3e:	4313      	orrs	r3, r2
 800aa40:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d009      	beq.n	800aa5e <HAL_ADC_Init+0x16e>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa4e:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa56:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800aa58:	69ba      	ldr	r2, [r7, #24]
 800aa5a:	4313      	orrs	r3, r2
 800aa5c:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	68da      	ldr	r2, [r3, #12]
 800aa64:	4b4c      	ldr	r3, [pc, #304]	; (800ab98 <HAL_ADC_Init+0x2a8>)
 800aa66:	4013      	ands	r3, r2
 800aa68:	687a      	ldr	r2, [r7, #4]
 800aa6a:	6812      	ldr	r2, [r2, #0]
 800aa6c:	69b9      	ldr	r1, [r7, #24]
 800aa6e:	430b      	orrs	r3, r1
 800aa70:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	4618      	mov	r0, r3
 800aa78:	f7ff ff14 	bl	800a8a4 <LL_ADC_REG_IsConversionOngoing>
 800aa7c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	4618      	mov	r0, r3
 800aa84:	f7ff ff21 	bl	800a8ca <LL_ADC_INJ_IsConversionOngoing>
 800aa88:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800aa8a:	693b      	ldr	r3, [r7, #16]
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d14a      	bne.n	800ab26 <HAL_ADC_Init+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d147      	bne.n	800ab26 <HAL_ADC_Init+0x236>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	7d1b      	ldrb	r3, [r3, #20]
 800aa9a:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 800aaa0:	4313      	orrs	r3, r2
 800aaa2:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	68da      	ldr	r2, [r3, #12]
 800aaaa:	4b3c      	ldr	r3, [pc, #240]	; (800ab9c <HAL_ADC_Init+0x2ac>)
 800aaac:	4013      	ands	r3, r2
 800aaae:	687a      	ldr	r2, [r7, #4]
 800aab0:	6812      	ldr	r2, [r2, #0]
 800aab2:	69b9      	ldr	r1, [r7, #24]
 800aab4:	430b      	orrs	r3, r1
 800aab6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800aabe:	2b01      	cmp	r3, #1
 800aac0:	d11b      	bne.n	800aafa <HAL_ADC_Init+0x20a>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aac6:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	691a      	ldr	r2, [r3, #16]
 800aace:	4b34      	ldr	r3, [pc, #208]	; (800aba0 <HAL_ADC_Init+0x2b0>)
 800aad0:	4013      	ands	r3, r2
 800aad2:	687a      	ldr	r2, [r7, #4]
 800aad4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800aad6:	3a01      	subs	r2, #1
 800aad8:	0411      	lsls	r1, r2, #16
 800aada:	687a      	ldr	r2, [r7, #4]
 800aadc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800aade:	4311      	orrs	r1, r2
 800aae0:	687a      	ldr	r2, [r7, #4]
 800aae2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800aae4:	4311      	orrs	r1, r2
 800aae6:	687a      	ldr	r2, [r7, #4]
 800aae8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800aaea:	430a      	orrs	r2, r1
 800aaec:	431a      	orrs	r2, r3
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	f042 0201 	orr.w	r2, r2, #1
 800aaf6:	611a      	str	r2, [r3, #16]
 800aaf8:	e007      	b.n	800ab0a <HAL_ADC_Init+0x21a>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	691a      	ldr	r2, [r3, #16]
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	f022 0201 	bic.w	r2, r2, #1
 800ab08:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	691b      	ldr	r3, [r3, #16]
 800ab10:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	430a      	orrs	r2, r1
 800ab1e:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 800ab20:	6878      	ldr	r0, [r7, #4]
 800ab22:	f000 ff0b 	bl	800b93c <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	68db      	ldr	r3, [r3, #12]
 800ab2a:	2b01      	cmp	r3, #1
 800ab2c:	d10c      	bne.n	800ab48 <HAL_ADC_Init+0x258>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab34:	f023 010f 	bic.w	r1, r3, #15
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	699b      	ldr	r3, [r3, #24]
 800ab3c:	1e5a      	subs	r2, r3, #1
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	430a      	orrs	r2, r1
 800ab44:	631a      	str	r2, [r3, #48]	; 0x30
 800ab46:	e007      	b.n	800ab58 <HAL_ADC_Init+0x268>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	f022 020f 	bic.w	r2, r2, #15
 800ab56:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab5c:	f023 0303 	bic.w	r3, r3, #3
 800ab60:	f043 0201 	orr.w	r2, r3, #1
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	655a      	str	r2, [r3, #84]	; 0x54
 800ab68:	e007      	b.n	800ab7a <HAL_ADC_Init+0x28a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab6e:	f043 0210 	orr.w	r2, r3, #16
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800ab76:	2301      	movs	r3, #1
 800ab78:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800ab7a:	7ffb      	ldrb	r3, [r7, #31]
}
 800ab7c:	4618      	mov	r0, r3
 800ab7e:	3724      	adds	r7, #36	; 0x24
 800ab80:	46bd      	mov	sp, r7
 800ab82:	bd90      	pop	{r4, r7, pc}
 800ab84:	240004f0 	.word	0x240004f0
 800ab88:	053e2d63 	.word	0x053e2d63
 800ab8c:	40022000 	.word	0x40022000
 800ab90:	40022100 	.word	0x40022100
 800ab94:	40022300 	.word	0x40022300
 800ab98:	fff0c003 	.word	0xfff0c003
 800ab9c:	ffffbffc 	.word	0xffffbffc
 800aba0:	fc00f81e 	.word	0xfc00f81e

0800aba4 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 800aba4:	b580      	push	{r7, lr}
 800aba6:	b086      	sub	sp, #24
 800aba8:	af00      	add	r7, sp, #0
 800abaa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800abac:	4890      	ldr	r0, [pc, #576]	; (800adf0 <HAL_ADC_Start_IT+0x24c>)
 800abae:	f7ff fdd3 	bl	800a758 <LL_ADC_GetMultimode>
 800abb2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	4618      	mov	r0, r3
 800abba:	f7ff fe73 	bl	800a8a4 <LL_ADC_REG_IsConversionOngoing>
 800abbe:	4603      	mov	r3, r0
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	f040 810e 	bne.w	800ade2 <HAL_ADC_Start_IT+0x23e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800abcc:	2b01      	cmp	r3, #1
 800abce:	d101      	bne.n	800abd4 <HAL_ADC_Start_IT+0x30>
 800abd0:	2302      	movs	r3, #2
 800abd2:	e109      	b.n	800ade8 <HAL_ADC_Start_IT+0x244>
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	2201      	movs	r2, #1
 800abd8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800abdc:	6878      	ldr	r0, [r7, #4]
 800abde:	f000 fe31 	bl	800b844 <ADC_Enable>
 800abe2:	4603      	mov	r3, r0
 800abe4:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800abe6:	7dfb      	ldrb	r3, [r7, #23]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	f040 80f5 	bne.w	800add8 <HAL_ADC_Start_IT+0x234>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800abf2:	4b80      	ldr	r3, [pc, #512]	; (800adf4 <HAL_ADC_Start_IT+0x250>)
 800abf4:	4013      	ands	r3, r2
 800abf6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	4a7d      	ldr	r2, [pc, #500]	; (800adf8 <HAL_ADC_Start_IT+0x254>)
 800ac04:	4293      	cmp	r3, r2
 800ac06:	d002      	beq.n	800ac0e <HAL_ADC_Start_IT+0x6a>
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	e000      	b.n	800ac10 <HAL_ADC_Start_IT+0x6c>
 800ac0e:	4b7b      	ldr	r3, [pc, #492]	; (800adfc <HAL_ADC_Start_IT+0x258>)
 800ac10:	687a      	ldr	r2, [r7, #4]
 800ac12:	6812      	ldr	r2, [r2, #0]
 800ac14:	4293      	cmp	r3, r2
 800ac16:	d002      	beq.n	800ac1e <HAL_ADC_Start_IT+0x7a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800ac18:	693b      	ldr	r3, [r7, #16]
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d105      	bne.n	800ac2a <HAL_ADC_Start_IT+0x86>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac22:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac2e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d006      	beq.n	800ac44 <HAL_ADC_Start_IT+0xa0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ac3a:	f023 0206 	bic.w	r2, r3, #6
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	659a      	str	r2, [r3, #88]	; 0x58
 800ac42:	e002      	b.n	800ac4a <HAL_ADC_Start_IT+0xa6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	2200      	movs	r2, #0
 800ac48:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	221c      	movs	r2, #28
 800ac50:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	2200      	movs	r2, #0
 800ac56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	685a      	ldr	r2, [r3, #4]
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	f022 021c 	bic.w	r2, r2, #28
 800ac68:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	691b      	ldr	r3, [r3, #16]
 800ac6e:	2b08      	cmp	r3, #8
 800ac70:	d108      	bne.n	800ac84 <HAL_ADC_Start_IT+0xe0>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	685a      	ldr	r2, [r3, #4]
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	f042 0208 	orr.w	r2, r2, #8
 800ac80:	605a      	str	r2, [r3, #4]
          break;
 800ac82:	e008      	b.n	800ac96 <HAL_ADC_Start_IT+0xf2>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	685a      	ldr	r2, [r3, #4]
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	f042 0204 	orr.w	r2, r2, #4
 800ac92:	605a      	str	r2, [r3, #4]
          break;
 800ac94:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d107      	bne.n	800acae <HAL_ADC_Start_IT+0x10a>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	685a      	ldr	r2, [r3, #4]
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	f042 0210 	orr.w	r2, r2, #16
 800acac:	605a      	str	r2, [r3, #4]
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	4a51      	ldr	r2, [pc, #324]	; (800adf8 <HAL_ADC_Start_IT+0x254>)
 800acb4:	4293      	cmp	r3, r2
 800acb6:	d002      	beq.n	800acbe <HAL_ADC_Start_IT+0x11a>
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	e000      	b.n	800acc0 <HAL_ADC_Start_IT+0x11c>
 800acbe:	4b4f      	ldr	r3, [pc, #316]	; (800adfc <HAL_ADC_Start_IT+0x258>)
 800acc0:	687a      	ldr	r2, [r7, #4]
 800acc2:	6812      	ldr	r2, [r2, #0]
 800acc4:	4293      	cmp	r3, r2
 800acc6:	d008      	beq.n	800acda <HAL_ADC_Start_IT+0x136>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800acc8:	693b      	ldr	r3, [r7, #16]
 800acca:	2b00      	cmp	r3, #0
 800accc:	d005      	beq.n	800acda <HAL_ADC_Start_IT+0x136>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800acce:	693b      	ldr	r3, [r7, #16]
 800acd0:	2b05      	cmp	r3, #5
 800acd2:	d002      	beq.n	800acda <HAL_ADC_Start_IT+0x136>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800acd4:	693b      	ldr	r3, [r7, #16]
 800acd6:	2b09      	cmp	r3, #9
 800acd8:	d13a      	bne.n	800ad50 <HAL_ADC_Start_IT+0x1ac>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	68db      	ldr	r3, [r3, #12]
 800ace0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d02d      	beq.n	800ad44 <HAL_ADC_Start_IT+0x1a0>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800acec:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800acf0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	655a      	str	r2, [r3, #84]	; 0x54

          /* Enable as well injected interruptions in case
           HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
           allows to start regular and injected conversions when JAUTO is
           set with a single call to HAL_ADC_Start_IT() */
          switch (hadc->Init.EOCSelection)
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	691b      	ldr	r3, [r3, #16]
 800acfc:	2b08      	cmp	r3, #8
 800acfe:	d110      	bne.n	800ad22 <HAL_ADC_Start_IT+0x17e>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	685a      	ldr	r2, [r3, #4]
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	f022 0220 	bic.w	r2, r2, #32
 800ad0e:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	685a      	ldr	r2, [r3, #4]
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ad1e:	605a      	str	r2, [r3, #4]
              break;
 800ad20:	e010      	b.n	800ad44 <HAL_ADC_Start_IT+0x1a0>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	685a      	ldr	r2, [r3, #4]
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ad30:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	685a      	ldr	r2, [r3, #4]
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	f042 0220 	orr.w	r2, r2, #32
 800ad40:	605a      	str	r2, [r3, #4]
              break;
 800ad42:	bf00      	nop
          }
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	4618      	mov	r0, r3
 800ad4a:	f7ff fd97 	bl	800a87c <LL_ADC_REG_StartConversion>
 800ad4e:	e04a      	b.n	800ade6 <HAL_ADC_Start_IT+0x242>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ad54:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, Slave injected interruptions
           are enabled nevertheless (for same reason as above) */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	4a25      	ldr	r2, [pc, #148]	; (800adf8 <HAL_ADC_Start_IT+0x254>)
 800ad62:	4293      	cmp	r3, r2
 800ad64:	d002      	beq.n	800ad6c <HAL_ADC_Start_IT+0x1c8>
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	e000      	b.n	800ad6e <HAL_ADC_Start_IT+0x1ca>
 800ad6c:	4b23      	ldr	r3, [pc, #140]	; (800adfc <HAL_ADC_Start_IT+0x258>)
 800ad6e:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	68db      	ldr	r3, [r3, #12]
 800ad74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d034      	beq.n	800ade6 <HAL_ADC_Start_IT+0x242>
        {
          /* First, update Slave State in setting HAL_ADC_STATE_INJ_BUSY bit
             and in resetting HAL_ADC_STATE_INJ_EOC bit */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ad80:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800ad84:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	655a      	str	r2, [r3, #84]	; 0x54
          /* Next, set Slave injected interruptions */
          switch (hadc->Init.EOCSelection)
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	691b      	ldr	r3, [r3, #16]
 800ad90:	2b08      	cmp	r3, #8
 800ad92:	d110      	bne.n	800adb6 <HAL_ADC_Start_IT+0x212>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	685a      	ldr	r2, [r3, #4]
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	f022 0220 	bic.w	r2, r2, #32
 800ada2:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	685a      	ldr	r2, [r3, #4]
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800adb2:	605a      	str	r2, [r3, #4]
              break;
 800adb4:	e017      	b.n	800ade6 <HAL_ADC_Start_IT+0x242>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	685a      	ldr	r2, [r3, #4]
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800adc4:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	685a      	ldr	r2, [r3, #4]
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	f042 0220 	orr.w	r2, r2, #32
 800add4:	605a      	str	r2, [r3, #4]
              break;
 800add6:	e006      	b.n	800ade6 <HAL_ADC_Start_IT+0x242>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	2200      	movs	r2, #0
 800addc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800ade0:	e001      	b.n	800ade6 <HAL_ADC_Start_IT+0x242>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800ade2:	2302      	movs	r3, #2
 800ade4:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800ade6:	7dfb      	ldrb	r3, [r7, #23]
}
 800ade8:	4618      	mov	r0, r3
 800adea:	3718      	adds	r7, #24
 800adec:	46bd      	mov	sp, r7
 800adee:	bd80      	pop	{r7, pc}
 800adf0:	40022300 	.word	0x40022300
 800adf4:	fffff0fe 	.word	0xfffff0fe
 800adf8:	40022100 	.word	0x40022100
 800adfc:	40022000 	.word	0x40022000

0800ae00 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800ae00:	b480      	push	{r7}
 800ae02:	b083      	sub	sp, #12
 800ae04:	af00      	add	r7, sp, #0
 800ae06:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800ae0e:	4618      	mov	r0, r3
 800ae10:	370c      	adds	r7, #12
 800ae12:	46bd      	mov	sp, r7
 800ae14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae18:	4770      	bx	lr
	...

0800ae1c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800ae1c:	b580      	push	{r7, lr}
 800ae1e:	b08a      	sub	sp, #40	; 0x28
 800ae20:	af00      	add	r7, sp, #0
 800ae22:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800ae24:	2300      	movs	r3, #0
 800ae26:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	685b      	ldr	r3, [r3, #4]
 800ae36:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800ae38:	4882      	ldr	r0, [pc, #520]	; (800b044 <HAL_ADC_IRQHandler+0x228>)
 800ae3a:	f7ff fc8d 	bl	800a758 <LL_ADC_GetMultimode>
 800ae3e:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800ae40:	69fb      	ldr	r3, [r7, #28]
 800ae42:	f003 0302 	and.w	r3, r3, #2
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d017      	beq.n	800ae7a <HAL_ADC_IRQHandler+0x5e>
 800ae4a:	69bb      	ldr	r3, [r7, #24]
 800ae4c:	f003 0302 	and.w	r3, r3, #2
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d012      	beq.n	800ae7a <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ae58:	f003 0310 	and.w	r3, r3, #16
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d105      	bne.n	800ae6c <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ae64:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800ae6c:	6878      	ldr	r0, [r7, #4]
 800ae6e:	f000 fe5b 	bl	800bb28 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	2202      	movs	r2, #2
 800ae78:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800ae7a:	69fb      	ldr	r3, [r7, #28]
 800ae7c:	f003 0304 	and.w	r3, r3, #4
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d004      	beq.n	800ae8e <HAL_ADC_IRQHandler+0x72>
 800ae84:	69bb      	ldr	r3, [r7, #24]
 800ae86:	f003 0304 	and.w	r3, r3, #4
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d10a      	bne.n	800aea4 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800ae8e:	69fb      	ldr	r3, [r7, #28]
 800ae90:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	f000 8083 	beq.w	800afa0 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800ae9a:	69bb      	ldr	r3, [r7, #24]
 800ae9c:	f003 0308 	and.w	r3, r3, #8
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d07d      	beq.n	800afa0 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aea8:	f003 0310 	and.w	r3, r3, #16
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d105      	bne.n	800aebc <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aeb4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	4618      	mov	r0, r3
 800aec2:	f7ff fba7 	bl	800a614 <LL_ADC_REG_IsTriggerSourceSWStart>
 800aec6:	4603      	mov	r3, r0
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d062      	beq.n	800af92 <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	4a5d      	ldr	r2, [pc, #372]	; (800b048 <HAL_ADC_IRQHandler+0x22c>)
 800aed2:	4293      	cmp	r3, r2
 800aed4:	d002      	beq.n	800aedc <HAL_ADC_IRQHandler+0xc0>
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	e000      	b.n	800aede <HAL_ADC_IRQHandler+0xc2>
 800aedc:	4b5b      	ldr	r3, [pc, #364]	; (800b04c <HAL_ADC_IRQHandler+0x230>)
 800aede:	687a      	ldr	r2, [r7, #4]
 800aee0:	6812      	ldr	r2, [r2, #0]
 800aee2:	4293      	cmp	r3, r2
 800aee4:	d008      	beq.n	800aef8 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800aee6:	697b      	ldr	r3, [r7, #20]
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d005      	beq.n	800aef8 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800aeec:	697b      	ldr	r3, [r7, #20]
 800aeee:	2b05      	cmp	r3, #5
 800aef0:	d002      	beq.n	800aef8 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800aef2:	697b      	ldr	r3, [r7, #20]
 800aef4:	2b09      	cmp	r3, #9
 800aef6:	d104      	bne.n	800af02 <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	68db      	ldr	r3, [r3, #12]
 800aefe:	623b      	str	r3, [r7, #32]
 800af00:	e00c      	b.n	800af1c <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	4a50      	ldr	r2, [pc, #320]	; (800b048 <HAL_ADC_IRQHandler+0x22c>)
 800af08:	4293      	cmp	r3, r2
 800af0a:	d002      	beq.n	800af12 <HAL_ADC_IRQHandler+0xf6>
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	e000      	b.n	800af14 <HAL_ADC_IRQHandler+0xf8>
 800af12:	4b4e      	ldr	r3, [pc, #312]	; (800b04c <HAL_ADC_IRQHandler+0x230>)
 800af14:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800af16:	693b      	ldr	r3, [r7, #16]
 800af18:	68db      	ldr	r3, [r3, #12]
 800af1a:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 800af1c:	6a3b      	ldr	r3, [r7, #32]
 800af1e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800af22:	2b00      	cmp	r3, #0
 800af24:	d135      	bne.n	800af92 <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	f003 0308 	and.w	r3, r3, #8
 800af30:	2b08      	cmp	r3, #8
 800af32:	d12e      	bne.n	800af92 <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	4618      	mov	r0, r3
 800af3a:	f7ff fcb3 	bl	800a8a4 <LL_ADC_REG_IsConversionOngoing>
 800af3e:	4603      	mov	r3, r0
 800af40:	2b00      	cmp	r3, #0
 800af42:	d11a      	bne.n	800af7a <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	685a      	ldr	r2, [r3, #4]
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	f022 020c 	bic.w	r2, r2, #12
 800af52:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800af58:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800af64:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d112      	bne.n	800af92 <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800af70:	f043 0201 	orr.w	r2, r3, #1
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	655a      	str	r2, [r3, #84]	; 0x54
 800af78:	e00b      	b.n	800af92 <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800af7e:	f043 0210 	orr.w	r2, r3, #16
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800af8a:	f043 0201 	orr.w	r2, r3, #1
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800af92:	6878      	ldr	r0, [r7, #4]
 800af94:	f7f8 f960 	bl	8003258 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	220c      	movs	r2, #12
 800af9e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800afa0:	69fb      	ldr	r3, [r7, #28]
 800afa2:	f003 0320 	and.w	r3, r3, #32
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d004      	beq.n	800afb4 <HAL_ADC_IRQHandler+0x198>
 800afaa:	69bb      	ldr	r3, [r7, #24]
 800afac:	f003 0320 	and.w	r3, r3, #32
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d10b      	bne.n	800afcc <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800afb4:	69fb      	ldr	r3, [r7, #28]
 800afb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800afba:	2b00      	cmp	r3, #0
 800afbc:	f000 809f 	beq.w	800b0fe <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800afc0:	69bb      	ldr	r3, [r7, #24]
 800afc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	f000 8099 	beq.w	800b0fe <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800afd0:	f003 0310 	and.w	r3, r3, #16
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d105      	bne.n	800afe4 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800afdc:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	4618      	mov	r0, r3
 800afea:	f7ff fb52 	bl	800a692 <LL_ADC_INJ_IsTriggerSourceSWStart>
 800afee:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	4618      	mov	r0, r3
 800aff6:	f7ff fb0d 	bl	800a614 <LL_ADC_REG_IsTriggerSourceSWStart>
 800affa:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	4a11      	ldr	r2, [pc, #68]	; (800b048 <HAL_ADC_IRQHandler+0x22c>)
 800b002:	4293      	cmp	r3, r2
 800b004:	d002      	beq.n	800b00c <HAL_ADC_IRQHandler+0x1f0>
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	e000      	b.n	800b00e <HAL_ADC_IRQHandler+0x1f2>
 800b00c:	4b0f      	ldr	r3, [pc, #60]	; (800b04c <HAL_ADC_IRQHandler+0x230>)
 800b00e:	687a      	ldr	r2, [r7, #4]
 800b010:	6812      	ldr	r2, [r2, #0]
 800b012:	4293      	cmp	r3, r2
 800b014:	d008      	beq.n	800b028 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800b016:	697b      	ldr	r3, [r7, #20]
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d005      	beq.n	800b028 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800b01c:	697b      	ldr	r3, [r7, #20]
 800b01e:	2b06      	cmp	r3, #6
 800b020:	d002      	beq.n	800b028 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800b022:	697b      	ldr	r3, [r7, #20]
 800b024:	2b07      	cmp	r3, #7
 800b026:	d104      	bne.n	800b032 <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	68db      	ldr	r3, [r3, #12]
 800b02e:	623b      	str	r3, [r7, #32]
 800b030:	e013      	b.n	800b05a <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	4a04      	ldr	r2, [pc, #16]	; (800b048 <HAL_ADC_IRQHandler+0x22c>)
 800b038:	4293      	cmp	r3, r2
 800b03a:	d009      	beq.n	800b050 <HAL_ADC_IRQHandler+0x234>
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	e007      	b.n	800b052 <HAL_ADC_IRQHandler+0x236>
 800b042:	bf00      	nop
 800b044:	40022300 	.word	0x40022300
 800b048:	40022100 	.word	0x40022100
 800b04c:	40022000 	.word	0x40022000
 800b050:	4b7d      	ldr	r3, [pc, #500]	; (800b248 <HAL_ADC_IRQHandler+0x42c>)
 800b052:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800b054:	693b      	ldr	r3, [r7, #16]
 800b056:	68db      	ldr	r3, [r3, #12]
 800b058:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d047      	beq.n	800b0f0 <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800b060:	6a3b      	ldr	r3, [r7, #32]
 800b062:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b066:	2b00      	cmp	r3, #0
 800b068:	d007      	beq.n	800b07a <HAL_ADC_IRQHandler+0x25e>
 800b06a:	68bb      	ldr	r3, [r7, #8]
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d03f      	beq.n	800b0f0 <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 800b070:	6a3b      	ldr	r3, [r7, #32]
 800b072:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800b076:	2b00      	cmp	r3, #0
 800b078:	d13a      	bne.n	800b0f0 <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b084:	2b40      	cmp	r3, #64	; 0x40
 800b086:	d133      	bne.n	800b0f0 <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800b088:	6a3b      	ldr	r3, [r7, #32]
 800b08a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d12e      	bne.n	800b0f0 <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	4618      	mov	r0, r3
 800b098:	f7ff fc17 	bl	800a8ca <LL_ADC_INJ_IsConversionOngoing>
 800b09c:	4603      	mov	r3, r0
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d11a      	bne.n	800b0d8 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	685a      	ldr	r2, [r3, #4]
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800b0b0:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b0b6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	655a      	str	r2, [r3, #84]	; 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b0c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d112      	bne.n	800b0f0 <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b0ce:	f043 0201 	orr.w	r2, r3, #1
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	655a      	str	r2, [r3, #84]	; 0x54
 800b0d6:	e00b      	b.n	800b0f0 <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b0dc:	f043 0210 	orr.w	r2, r3, #16
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	655a      	str	r2, [r3, #84]	; 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b0e8:	f043 0201 	orr.w	r2, r3, #1
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800b0f0:	6878      	ldr	r0, [r7, #4]
 800b0f2:	f000 fcf1 	bl	800bad8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	2260      	movs	r2, #96	; 0x60
 800b0fc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800b0fe:	69fb      	ldr	r3, [r7, #28]
 800b100:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b104:	2b00      	cmp	r3, #0
 800b106:	d011      	beq.n	800b12c <HAL_ADC_IRQHandler+0x310>
 800b108:	69bb      	ldr	r3, [r7, #24]
 800b10a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d00c      	beq.n	800b12c <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b116:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800b11e:	6878      	ldr	r0, [r7, #4]
 800b120:	f000 f896 	bl	800b250 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	2280      	movs	r2, #128	; 0x80
 800b12a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800b12c:	69fb      	ldr	r3, [r7, #28]
 800b12e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b132:	2b00      	cmp	r3, #0
 800b134:	d012      	beq.n	800b15c <HAL_ADC_IRQHandler+0x340>
 800b136:	69bb      	ldr	r3, [r7, #24]
 800b138:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d00d      	beq.n	800b15c <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b144:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800b14c:	6878      	ldr	r0, [r7, #4]
 800b14e:	f000 fcd7 	bl	800bb00 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b15a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800b15c:	69fb      	ldr	r3, [r7, #28]
 800b15e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b162:	2b00      	cmp	r3, #0
 800b164:	d012      	beq.n	800b18c <HAL_ADC_IRQHandler+0x370>
 800b166:	69bb      	ldr	r3, [r7, #24]
 800b168:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d00d      	beq.n	800b18c <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b174:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800b17c:	6878      	ldr	r0, [r7, #4]
 800b17e:	f000 fcc9 	bl	800bb14 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b18a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800b18c:	69fb      	ldr	r3, [r7, #28]
 800b18e:	f003 0310 	and.w	r3, r3, #16
 800b192:	2b00      	cmp	r3, #0
 800b194:	d036      	beq.n	800b204 <HAL_ADC_IRQHandler+0x3e8>
 800b196:	69bb      	ldr	r3, [r7, #24]
 800b198:	f003 0310 	and.w	r3, r3, #16
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d031      	beq.n	800b204 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d102      	bne.n	800b1ae <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 800b1a8:	2301      	movs	r3, #1
 800b1aa:	627b      	str	r3, [r7, #36]	; 0x24
 800b1ac:	e014      	b.n	800b1d8 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800b1ae:	697b      	ldr	r3, [r7, #20]
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d008      	beq.n	800b1c6 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800b1b4:	4825      	ldr	r0, [pc, #148]	; (800b24c <HAL_ADC_IRQHandler+0x430>)
 800b1b6:	f7ff fadd 	bl	800a774 <LL_ADC_GetMultiDMATransfer>
 800b1ba:	4603      	mov	r3, r0
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d00b      	beq.n	800b1d8 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 800b1c0:	2301      	movs	r3, #1
 800b1c2:	627b      	str	r3, [r7, #36]	; 0x24
 800b1c4:	e008      	b.n	800b1d8 <HAL_ADC_IRQHandler+0x3bc>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	68db      	ldr	r3, [r3, #12]
 800b1cc:	f003 0303 	and.w	r3, r3, #3
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d001      	beq.n	800b1d8 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 800b1d4:	2301      	movs	r3, #1
 800b1d6:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 800b1d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1da:	2b01      	cmp	r3, #1
 800b1dc:	d10e      	bne.n	800b1fc <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b1e2:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b1ee:	f043 0202 	orr.w	r2, r3, #2
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800b1f6:	6878      	ldr	r0, [r7, #4]
 800b1f8:	f000 f834 	bl	800b264 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	2210      	movs	r2, #16
 800b202:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800b204:	69fb      	ldr	r3, [r7, #28]
 800b206:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d018      	beq.n	800b240 <HAL_ADC_IRQHandler+0x424>
 800b20e:	69bb      	ldr	r3, [r7, #24]
 800b210:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b214:	2b00      	cmp	r3, #0
 800b216:	d013      	beq.n	800b240 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b21c:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b228:	f043 0208 	orr.w	r2, r3, #8
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b238:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800b23a:	6878      	ldr	r0, [r7, #4]
 800b23c:	f000 fc56 	bl	800baec <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800b240:	bf00      	nop
 800b242:	3728      	adds	r7, #40	; 0x28
 800b244:	46bd      	mov	sp, r7
 800b246:	bd80      	pop	{r7, pc}
 800b248:	40022000 	.word	0x40022000
 800b24c:	40022300 	.word	0x40022300

0800b250 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800b250:	b480      	push	{r7}
 800b252:	b083      	sub	sp, #12
 800b254:	af00      	add	r7, sp, #0
 800b256:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800b258:	bf00      	nop
 800b25a:	370c      	adds	r7, #12
 800b25c:	46bd      	mov	sp, r7
 800b25e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b262:	4770      	bx	lr

0800b264 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800b264:	b480      	push	{r7}
 800b266:	b083      	sub	sp, #12
 800b268:	af00      	add	r7, sp, #0
 800b26a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800b26c:	bf00      	nop
 800b26e:	370c      	adds	r7, #12
 800b270:	46bd      	mov	sp, r7
 800b272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b276:	4770      	bx	lr

0800b278 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800b278:	b590      	push	{r4, r7, lr}
 800b27a:	b0a1      	sub	sp, #132	; 0x84
 800b27c:	af00      	add	r7, sp, #0
 800b27e:	6078      	str	r0, [r7, #4]
 800b280:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b282:	2300      	movs	r3, #0
 800b284:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800b288:	2300      	movs	r3, #0
 800b28a:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800b28c:	683b      	ldr	r3, [r7, #0]
 800b28e:	68db      	ldr	r3, [r3, #12]
 800b290:	4a9a      	ldr	r2, [pc, #616]	; (800b4fc <HAL_ADC_ConfigChannel+0x284>)
 800b292:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b29a:	2b01      	cmp	r3, #1
 800b29c:	d101      	bne.n	800b2a2 <HAL_ADC_ConfigChannel+0x2a>
 800b29e:	2302      	movs	r3, #2
 800b2a0:	e2bc      	b.n	800b81c <HAL_ADC_ConfigChannel+0x5a4>
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	2201      	movs	r2, #1
 800b2a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	f7ff faf8 	bl	800a8a4 <LL_ADC_REG_IsConversionOngoing>
 800b2b4:	4603      	mov	r3, r0
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	f040 82a1 	bne.w	800b7fe <HAL_ADC_ConfigChannel+0x586>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800b2bc:	683b      	ldr	r3, [r7, #0]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d108      	bne.n	800b2da <HAL_ADC_ConfigChannel+0x62>
 800b2c8:	683b      	ldr	r3, [r7, #0]
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	0e9b      	lsrs	r3, r3, #26
 800b2ce:	f003 031f 	and.w	r3, r3, #31
 800b2d2:	2201      	movs	r2, #1
 800b2d4:	fa02 f303 	lsl.w	r3, r2, r3
 800b2d8:	e016      	b.n	800b308 <HAL_ADC_ConfigChannel+0x90>
 800b2da:	683b      	ldr	r3, [r7, #0]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b2e0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b2e2:	fa93 f3a3 	rbit	r3, r3
 800b2e6:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800b2e8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b2ea:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800b2ec:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d101      	bne.n	800b2f6 <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 800b2f2:	2320      	movs	r3, #32
 800b2f4:	e003      	b.n	800b2fe <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 800b2f6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800b2f8:	fab3 f383 	clz	r3, r3
 800b2fc:	b2db      	uxtb	r3, r3
 800b2fe:	f003 031f 	and.w	r3, r3, #31
 800b302:	2201      	movs	r2, #1
 800b304:	fa02 f303 	lsl.w	r3, r2, r3
 800b308:	687a      	ldr	r2, [r7, #4]
 800b30a:	6812      	ldr	r2, [r2, #0]
 800b30c:	69d1      	ldr	r1, [r2, #28]
 800b30e:	687a      	ldr	r2, [r7, #4]
 800b310:	6812      	ldr	r2, [r2, #0]
 800b312:	430b      	orrs	r3, r1
 800b314:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	6818      	ldr	r0, [r3, #0]
 800b31a:	683b      	ldr	r3, [r7, #0]
 800b31c:	6859      	ldr	r1, [r3, #4]
 800b31e:	683b      	ldr	r3, [r7, #0]
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	461a      	mov	r2, r3
 800b324:	f7ff f989 	bl	800a63a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	4618      	mov	r0, r3
 800b32e:	f7ff fab9 	bl	800a8a4 <LL_ADC_REG_IsConversionOngoing>
 800b332:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	4618      	mov	r0, r3
 800b33a:	f7ff fac6 	bl	800a8ca <LL_ADC_INJ_IsConversionOngoing>
 800b33e:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800b340:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b342:	2b00      	cmp	r3, #0
 800b344:	f040 80a0 	bne.w	800b488 <HAL_ADC_ConfigChannel+0x210>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800b348:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	f040 809c 	bne.w	800b488 <HAL_ADC_ConfigChannel+0x210>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	6818      	ldr	r0, [r3, #0]
 800b354:	683b      	ldr	r3, [r7, #0]
 800b356:	6819      	ldr	r1, [r3, #0]
 800b358:	683b      	ldr	r3, [r7, #0]
 800b35a:	689b      	ldr	r3, [r3, #8]
 800b35c:	461a      	mov	r2, r3
 800b35e:	f7ff f9ab 	bl	800a6b8 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	68db      	ldr	r3, [r3, #12]
 800b368:	f003 0310 	and.w	r3, r3, #16
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d10b      	bne.n	800b388 <HAL_ADC_ConfigChannel+0x110>
 800b370:	683b      	ldr	r3, [r7, #0]
 800b372:	695a      	ldr	r2, [r3, #20]
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	68db      	ldr	r3, [r3, #12]
 800b37a:	089b      	lsrs	r3, r3, #2
 800b37c:	f003 0307 	and.w	r3, r3, #7
 800b380:	005b      	lsls	r3, r3, #1
 800b382:	fa02 f303 	lsl.w	r3, r2, r3
 800b386:	e00a      	b.n	800b39e <HAL_ADC_ConfigChannel+0x126>
 800b388:	683b      	ldr	r3, [r7, #0]
 800b38a:	695a      	ldr	r2, [r3, #20]
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	68db      	ldr	r3, [r3, #12]
 800b392:	089b      	lsrs	r3, r3, #2
 800b394:	f003 0304 	and.w	r3, r3, #4
 800b398:	005b      	lsls	r3, r3, #1
 800b39a:	fa02 f303 	lsl.w	r3, r2, r3
 800b39e:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800b3a0:	683b      	ldr	r3, [r7, #0]
 800b3a2:	691b      	ldr	r3, [r3, #16]
 800b3a4:	2b04      	cmp	r3, #4
 800b3a6:	d027      	beq.n	800b3f8 <HAL_ADC_ConfigChannel+0x180>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	6818      	ldr	r0, [r3, #0]
 800b3ac:	683b      	ldr	r3, [r7, #0]
 800b3ae:	6919      	ldr	r1, [r3, #16]
 800b3b0:	683b      	ldr	r3, [r7, #0]
 800b3b2:	681a      	ldr	r2, [r3, #0]
 800b3b4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b3b6:	f7ff f8d9 	bl	800a56c <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	6818      	ldr	r0, [r3, #0]
 800b3be:	683b      	ldr	r3, [r7, #0]
 800b3c0:	6919      	ldr	r1, [r3, #16]
 800b3c2:	683b      	ldr	r3, [r7, #0]
 800b3c4:	7e5b      	ldrb	r3, [r3, #25]
 800b3c6:	2b01      	cmp	r3, #1
 800b3c8:	d102      	bne.n	800b3d0 <HAL_ADC_ConfigChannel+0x158>
 800b3ca:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b3ce:	e000      	b.n	800b3d2 <HAL_ADC_ConfigChannel+0x15a>
 800b3d0:	2300      	movs	r3, #0
 800b3d2:	461a      	mov	r2, r3
 800b3d4:	f7ff f903 	bl	800a5de <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	6818      	ldr	r0, [r3, #0]
 800b3dc:	683b      	ldr	r3, [r7, #0]
 800b3de:	6919      	ldr	r1, [r3, #16]
 800b3e0:	683b      	ldr	r3, [r7, #0]
 800b3e2:	7e1b      	ldrb	r3, [r3, #24]
 800b3e4:	2b01      	cmp	r3, #1
 800b3e6:	d102      	bne.n	800b3ee <HAL_ADC_ConfigChannel+0x176>
 800b3e8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b3ec:	e000      	b.n	800b3f0 <HAL_ADC_ConfigChannel+0x178>
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	461a      	mov	r2, r3
 800b3f2:	f7ff f8db 	bl	800a5ac <LL_ADC_SetDataRightShift>
 800b3f6:	e047      	b.n	800b488 <HAL_ADC_ConfigChannel+0x210>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b3fe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800b402:	683b      	ldr	r3, [r7, #0]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	069b      	lsls	r3, r3, #26
 800b408:	429a      	cmp	r2, r3
 800b40a:	d107      	bne.n	800b41c <HAL_ADC_ConfigChannel+0x1a4>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800b41a:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b422:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800b426:	683b      	ldr	r3, [r7, #0]
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	069b      	lsls	r3, r3, #26
 800b42c:	429a      	cmp	r2, r3
 800b42e:	d107      	bne.n	800b440 <HAL_ADC_ConfigChannel+0x1c8>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800b43e:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b446:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800b44a:	683b      	ldr	r3, [r7, #0]
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	069b      	lsls	r3, r3, #26
 800b450:	429a      	cmp	r2, r3
 800b452:	d107      	bne.n	800b464 <HAL_ADC_ConfigChannel+0x1ec>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800b462:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b46a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800b46e:	683b      	ldr	r3, [r7, #0]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	069b      	lsls	r3, r3, #26
 800b474:	429a      	cmp	r2, r3
 800b476:	d107      	bne.n	800b488 <HAL_ADC_ConfigChannel+0x210>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800b486:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	4618      	mov	r0, r3
 800b48e:	f7ff f9e1 	bl	800a854 <LL_ADC_IsEnabled>
 800b492:	4603      	mov	r3, r0
 800b494:	2b00      	cmp	r3, #0
 800b496:	f040 81bb 	bne.w	800b810 <HAL_ADC_ConfigChannel+0x598>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	6818      	ldr	r0, [r3, #0]
 800b49e:	683b      	ldr	r3, [r7, #0]
 800b4a0:	6819      	ldr	r1, [r3, #0]
 800b4a2:	683b      	ldr	r3, [r7, #0]
 800b4a4:	68db      	ldr	r3, [r3, #12]
 800b4a6:	461a      	mov	r2, r3
 800b4a8:	f7ff f932 	bl	800a710 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800b4ac:	683b      	ldr	r3, [r7, #0]
 800b4ae:	68db      	ldr	r3, [r3, #12]
 800b4b0:	4a12      	ldr	r2, [pc, #72]	; (800b4fc <HAL_ADC_ConfigChannel+0x284>)
 800b4b2:	4293      	cmp	r3, r2
 800b4b4:	f040 8130 	bne.w	800b718 <HAL_ADC_ConfigChannel+0x4a0>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800b4bc:	683b      	ldr	r3, [r7, #0]
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d10b      	bne.n	800b4e0 <HAL_ADC_ConfigChannel+0x268>
 800b4c8:	683b      	ldr	r3, [r7, #0]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	0e9b      	lsrs	r3, r3, #26
 800b4ce:	3301      	adds	r3, #1
 800b4d0:	f003 031f 	and.w	r3, r3, #31
 800b4d4:	2b09      	cmp	r3, #9
 800b4d6:	bf94      	ite	ls
 800b4d8:	2301      	movls	r3, #1
 800b4da:	2300      	movhi	r3, #0
 800b4dc:	b2db      	uxtb	r3, r3
 800b4de:	e01b      	b.n	800b518 <HAL_ADC_ConfigChannel+0x2a0>
 800b4e0:	683b      	ldr	r3, [r7, #0]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b4e6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b4e8:	fa93 f3a3 	rbit	r3, r3
 800b4ec:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 800b4ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b4f0:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 800b4f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d103      	bne.n	800b500 <HAL_ADC_ConfigChannel+0x288>
    return 32U;
 800b4f8:	2320      	movs	r3, #32
 800b4fa:	e005      	b.n	800b508 <HAL_ADC_ConfigChannel+0x290>
 800b4fc:	47ff0000 	.word	0x47ff0000
  return __builtin_clz(value);
 800b500:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b502:	fab3 f383 	clz	r3, r3
 800b506:	b2db      	uxtb	r3, r3
 800b508:	3301      	adds	r3, #1
 800b50a:	f003 031f 	and.w	r3, r3, #31
 800b50e:	2b09      	cmp	r3, #9
 800b510:	bf94      	ite	ls
 800b512:	2301      	movls	r3, #1
 800b514:	2300      	movhi	r3, #0
 800b516:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d079      	beq.n	800b610 <HAL_ADC_ConfigChannel+0x398>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800b51c:	683b      	ldr	r3, [r7, #0]
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b524:	2b00      	cmp	r3, #0
 800b526:	d107      	bne.n	800b538 <HAL_ADC_ConfigChannel+0x2c0>
 800b528:	683b      	ldr	r3, [r7, #0]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	0e9b      	lsrs	r3, r3, #26
 800b52e:	3301      	adds	r3, #1
 800b530:	069b      	lsls	r3, r3, #26
 800b532:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800b536:	e015      	b.n	800b564 <HAL_ADC_ConfigChannel+0x2ec>
 800b538:	683b      	ldr	r3, [r7, #0]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b53e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b540:	fa93 f3a3 	rbit	r3, r3
 800b544:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 800b546:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b548:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 800b54a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d101      	bne.n	800b554 <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 800b550:	2320      	movs	r3, #32
 800b552:	e003      	b.n	800b55c <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 800b554:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b556:	fab3 f383 	clz	r3, r3
 800b55a:	b2db      	uxtb	r3, r3
 800b55c:	3301      	adds	r3, #1
 800b55e:	069b      	lsls	r3, r3, #26
 800b560:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800b564:	683b      	ldr	r3, [r7, #0]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d109      	bne.n	800b584 <HAL_ADC_ConfigChannel+0x30c>
 800b570:	683b      	ldr	r3, [r7, #0]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	0e9b      	lsrs	r3, r3, #26
 800b576:	3301      	adds	r3, #1
 800b578:	f003 031f 	and.w	r3, r3, #31
 800b57c:	2101      	movs	r1, #1
 800b57e:	fa01 f303 	lsl.w	r3, r1, r3
 800b582:	e017      	b.n	800b5b4 <HAL_ADC_ConfigChannel+0x33c>
 800b584:	683b      	ldr	r3, [r7, #0]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b58a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b58c:	fa93 f3a3 	rbit	r3, r3
 800b590:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 800b592:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b594:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 800b596:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d101      	bne.n	800b5a0 <HAL_ADC_ConfigChannel+0x328>
    return 32U;
 800b59c:	2320      	movs	r3, #32
 800b59e:	e003      	b.n	800b5a8 <HAL_ADC_ConfigChannel+0x330>
  return __builtin_clz(value);
 800b5a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b5a2:	fab3 f383 	clz	r3, r3
 800b5a6:	b2db      	uxtb	r3, r3
 800b5a8:	3301      	adds	r3, #1
 800b5aa:	f003 031f 	and.w	r3, r3, #31
 800b5ae:	2101      	movs	r1, #1
 800b5b0:	fa01 f303 	lsl.w	r3, r1, r3
 800b5b4:	ea42 0103 	orr.w	r1, r2, r3
 800b5b8:	683b      	ldr	r3, [r7, #0]
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d10a      	bne.n	800b5da <HAL_ADC_ConfigChannel+0x362>
 800b5c4:	683b      	ldr	r3, [r7, #0]
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	0e9b      	lsrs	r3, r3, #26
 800b5ca:	3301      	adds	r3, #1
 800b5cc:	f003 021f 	and.w	r2, r3, #31
 800b5d0:	4613      	mov	r3, r2
 800b5d2:	005b      	lsls	r3, r3, #1
 800b5d4:	4413      	add	r3, r2
 800b5d6:	051b      	lsls	r3, r3, #20
 800b5d8:	e018      	b.n	800b60c <HAL_ADC_ConfigChannel+0x394>
 800b5da:	683b      	ldr	r3, [r7, #0]
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b5e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b5e2:	fa93 f3a3 	rbit	r3, r3
 800b5e6:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 800b5e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5ea:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 800b5ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d101      	bne.n	800b5f6 <HAL_ADC_ConfigChannel+0x37e>
    return 32U;
 800b5f2:	2320      	movs	r3, #32
 800b5f4:	e003      	b.n	800b5fe <HAL_ADC_ConfigChannel+0x386>
  return __builtin_clz(value);
 800b5f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5f8:	fab3 f383 	clz	r3, r3
 800b5fc:	b2db      	uxtb	r3, r3
 800b5fe:	3301      	adds	r3, #1
 800b600:	f003 021f 	and.w	r2, r3, #31
 800b604:	4613      	mov	r3, r2
 800b606:	005b      	lsls	r3, r3, #1
 800b608:	4413      	add	r3, r2
 800b60a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b60c:	430b      	orrs	r3, r1
 800b60e:	e07e      	b.n	800b70e <HAL_ADC_ConfigChannel+0x496>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800b610:	683b      	ldr	r3, [r7, #0]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d107      	bne.n	800b62c <HAL_ADC_ConfigChannel+0x3b4>
 800b61c:	683b      	ldr	r3, [r7, #0]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	0e9b      	lsrs	r3, r3, #26
 800b622:	3301      	adds	r3, #1
 800b624:	069b      	lsls	r3, r3, #26
 800b626:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800b62a:	e015      	b.n	800b658 <HAL_ADC_ConfigChannel+0x3e0>
 800b62c:	683b      	ldr	r3, [r7, #0]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b634:	fa93 f3a3 	rbit	r3, r3
 800b638:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 800b63a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b63c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 800b63e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b640:	2b00      	cmp	r3, #0
 800b642:	d101      	bne.n	800b648 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 800b644:	2320      	movs	r3, #32
 800b646:	e003      	b.n	800b650 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 800b648:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b64a:	fab3 f383 	clz	r3, r3
 800b64e:	b2db      	uxtb	r3, r3
 800b650:	3301      	adds	r3, #1
 800b652:	069b      	lsls	r3, r3, #26
 800b654:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800b658:	683b      	ldr	r3, [r7, #0]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b660:	2b00      	cmp	r3, #0
 800b662:	d109      	bne.n	800b678 <HAL_ADC_ConfigChannel+0x400>
 800b664:	683b      	ldr	r3, [r7, #0]
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	0e9b      	lsrs	r3, r3, #26
 800b66a:	3301      	adds	r3, #1
 800b66c:	f003 031f 	and.w	r3, r3, #31
 800b670:	2101      	movs	r1, #1
 800b672:	fa01 f303 	lsl.w	r3, r1, r3
 800b676:	e017      	b.n	800b6a8 <HAL_ADC_ConfigChannel+0x430>
 800b678:	683b      	ldr	r3, [r7, #0]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b67e:	69fb      	ldr	r3, [r7, #28]
 800b680:	fa93 f3a3 	rbit	r3, r3
 800b684:	61bb      	str	r3, [r7, #24]
  return result;
 800b686:	69bb      	ldr	r3, [r7, #24]
 800b688:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800b68a:	6a3b      	ldr	r3, [r7, #32]
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d101      	bne.n	800b694 <HAL_ADC_ConfigChannel+0x41c>
    return 32U;
 800b690:	2320      	movs	r3, #32
 800b692:	e003      	b.n	800b69c <HAL_ADC_ConfigChannel+0x424>
  return __builtin_clz(value);
 800b694:	6a3b      	ldr	r3, [r7, #32]
 800b696:	fab3 f383 	clz	r3, r3
 800b69a:	b2db      	uxtb	r3, r3
 800b69c:	3301      	adds	r3, #1
 800b69e:	f003 031f 	and.w	r3, r3, #31
 800b6a2:	2101      	movs	r1, #1
 800b6a4:	fa01 f303 	lsl.w	r3, r1, r3
 800b6a8:	ea42 0103 	orr.w	r1, r2, r3
 800b6ac:	683b      	ldr	r3, [r7, #0]
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d10d      	bne.n	800b6d4 <HAL_ADC_ConfigChannel+0x45c>
 800b6b8:	683b      	ldr	r3, [r7, #0]
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	0e9b      	lsrs	r3, r3, #26
 800b6be:	3301      	adds	r3, #1
 800b6c0:	f003 021f 	and.w	r2, r3, #31
 800b6c4:	4613      	mov	r3, r2
 800b6c6:	005b      	lsls	r3, r3, #1
 800b6c8:	4413      	add	r3, r2
 800b6ca:	3b1e      	subs	r3, #30
 800b6cc:	051b      	lsls	r3, r3, #20
 800b6ce:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800b6d2:	e01b      	b.n	800b70c <HAL_ADC_ConfigChannel+0x494>
 800b6d4:	683b      	ldr	r3, [r7, #0]
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b6da:	693b      	ldr	r3, [r7, #16]
 800b6dc:	fa93 f3a3 	rbit	r3, r3
 800b6e0:	60fb      	str	r3, [r7, #12]
  return result;
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800b6e6:	697b      	ldr	r3, [r7, #20]
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d101      	bne.n	800b6f0 <HAL_ADC_ConfigChannel+0x478>
    return 32U;
 800b6ec:	2320      	movs	r3, #32
 800b6ee:	e003      	b.n	800b6f8 <HAL_ADC_ConfigChannel+0x480>
  return __builtin_clz(value);
 800b6f0:	697b      	ldr	r3, [r7, #20]
 800b6f2:	fab3 f383 	clz	r3, r3
 800b6f6:	b2db      	uxtb	r3, r3
 800b6f8:	3301      	adds	r3, #1
 800b6fa:	f003 021f 	and.w	r2, r3, #31
 800b6fe:	4613      	mov	r3, r2
 800b700:	005b      	lsls	r3, r3, #1
 800b702:	4413      	add	r3, r2
 800b704:	3b1e      	subs	r3, #30
 800b706:	051b      	lsls	r3, r3, #20
 800b708:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b70c:	430b      	orrs	r3, r1
 800b70e:	683a      	ldr	r2, [r7, #0]
 800b710:	6892      	ldr	r2, [r2, #8]
 800b712:	4619      	mov	r1, r3
 800b714:	f7fe ffd0 	bl	800a6b8 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800b718:	683b      	ldr	r3, [r7, #0]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	da77      	bge.n	800b810 <HAL_ADC_ConfigChannel+0x598>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800b720:	4840      	ldr	r0, [pc, #256]	; (800b824 <HAL_ADC_ConfigChannel+0x5ac>)
 800b722:	f7fe ff15 	bl	800a550 <LL_ADC_GetCommonPathInternalCh>
 800b726:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800b728:	483f      	ldr	r0, [pc, #252]	; (800b828 <HAL_ADC_ConfigChannel+0x5b0>)
 800b72a:	f7ff f893 	bl	800a854 <LL_ADC_IsEnabled>
 800b72e:	4604      	mov	r4, r0
 800b730:	483e      	ldr	r0, [pc, #248]	; (800b82c <HAL_ADC_ConfigChannel+0x5b4>)
 800b732:	f7ff f88f 	bl	800a854 <LL_ADC_IsEnabled>
 800b736:	4603      	mov	r3, r0
 800b738:	4323      	orrs	r3, r4
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d155      	bne.n	800b7ea <HAL_ADC_ConfigChannel+0x572>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800b73e:	683b      	ldr	r3, [r7, #0]
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	4a3b      	ldr	r2, [pc, #236]	; (800b830 <HAL_ADC_ConfigChannel+0x5b8>)
 800b744:	4293      	cmp	r3, r2
 800b746:	d122      	bne.n	800b78e <HAL_ADC_ConfigChannel+0x516>
 800b748:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b74a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d11d      	bne.n	800b78e <HAL_ADC_ConfigChannel+0x516>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	4a35      	ldr	r2, [pc, #212]	; (800b82c <HAL_ADC_ConfigChannel+0x5b4>)
 800b758:	4293      	cmp	r3, r2
 800b75a:	d159      	bne.n	800b810 <HAL_ADC_ConfigChannel+0x598>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800b75c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b75e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800b762:	4619      	mov	r1, r3
 800b764:	482f      	ldr	r0, [pc, #188]	; (800b824 <HAL_ADC_ConfigChannel+0x5ac>)
 800b766:	f7fe fee0 	bl	800a52a <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800b76a:	4b32      	ldr	r3, [pc, #200]	; (800b834 <HAL_ADC_ConfigChannel+0x5bc>)
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	099b      	lsrs	r3, r3, #6
 800b770:	4a31      	ldr	r2, [pc, #196]	; (800b838 <HAL_ADC_ConfigChannel+0x5c0>)
 800b772:	fba2 2303 	umull	r2, r3, r2, r3
 800b776:	099b      	lsrs	r3, r3, #6
 800b778:	3301      	adds	r3, #1
 800b77a:	005b      	lsls	r3, r3, #1
 800b77c:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800b77e:	e002      	b.n	800b786 <HAL_ADC_ConfigChannel+0x50e>
              {
                wait_loop_index--;
 800b780:	68bb      	ldr	r3, [r7, #8]
 800b782:	3b01      	subs	r3, #1
 800b784:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800b786:	68bb      	ldr	r3, [r7, #8]
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d1f9      	bne.n	800b780 <HAL_ADC_ConfigChannel+0x508>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800b78c:	e040      	b.n	800b810 <HAL_ADC_ConfigChannel+0x598>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800b78e:	683b      	ldr	r3, [r7, #0]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	4a2a      	ldr	r2, [pc, #168]	; (800b83c <HAL_ADC_ConfigChannel+0x5c4>)
 800b794:	4293      	cmp	r3, r2
 800b796:	d111      	bne.n	800b7bc <HAL_ADC_ConfigChannel+0x544>
 800b798:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b79a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d10c      	bne.n	800b7bc <HAL_ADC_ConfigChannel+0x544>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	4a21      	ldr	r2, [pc, #132]	; (800b82c <HAL_ADC_ConfigChannel+0x5b4>)
 800b7a8:	4293      	cmp	r3, r2
 800b7aa:	d131      	bne.n	800b810 <HAL_ADC_ConfigChannel+0x598>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800b7ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b7ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b7b2:	4619      	mov	r1, r3
 800b7b4:	481b      	ldr	r0, [pc, #108]	; (800b824 <HAL_ADC_ConfigChannel+0x5ac>)
 800b7b6:	f7fe feb8 	bl	800a52a <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800b7ba:	e029      	b.n	800b810 <HAL_ADC_ConfigChannel+0x598>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800b7bc:	683b      	ldr	r3, [r7, #0]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	4a1f      	ldr	r2, [pc, #124]	; (800b840 <HAL_ADC_ConfigChannel+0x5c8>)
 800b7c2:	4293      	cmp	r3, r2
 800b7c4:	d124      	bne.n	800b810 <HAL_ADC_ConfigChannel+0x598>
 800b7c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b7c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d11f      	bne.n	800b810 <HAL_ADC_ConfigChannel+0x598>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	4a15      	ldr	r2, [pc, #84]	; (800b82c <HAL_ADC_ConfigChannel+0x5b4>)
 800b7d6:	4293      	cmp	r3, r2
 800b7d8:	d11a      	bne.n	800b810 <HAL_ADC_ConfigChannel+0x598>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800b7da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b7dc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800b7e0:	4619      	mov	r1, r3
 800b7e2:	4810      	ldr	r0, [pc, #64]	; (800b824 <HAL_ADC_ConfigChannel+0x5ac>)
 800b7e4:	f7fe fea1 	bl	800a52a <LL_ADC_SetCommonPathInternalCh>
 800b7e8:	e012      	b.n	800b810 <HAL_ADC_ConfigChannel+0x598>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b7ee:	f043 0220 	orr.w	r2, r3, #32
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 800b7f6:	2301      	movs	r3, #1
 800b7f8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800b7fc:	e008      	b.n	800b810 <HAL_ADC_ConfigChannel+0x598>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b802:	f043 0220 	orr.w	r2, r3, #32
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800b80a:	2301      	movs	r3, #1
 800b80c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	2200      	movs	r2, #0
 800b814:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800b818:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800b81c:	4618      	mov	r0, r3
 800b81e:	3784      	adds	r7, #132	; 0x84
 800b820:	46bd      	mov	sp, r7
 800b822:	bd90      	pop	{r4, r7, pc}
 800b824:	40022300 	.word	0x40022300
 800b828:	40022000 	.word	0x40022000
 800b82c:	40022100 	.word	0x40022100
 800b830:	cb840000 	.word	0xcb840000
 800b834:	240004f0 	.word	0x240004f0
 800b838:	053e2d63 	.word	0x053e2d63
 800b83c:	bac04000 	.word	0xbac04000
 800b840:	cfb80000 	.word	0xcfb80000

0800b844 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800b844:	b580      	push	{r7, lr}
 800b846:	b084      	sub	sp, #16
 800b848:	af00      	add	r7, sp, #0
 800b84a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	4618      	mov	r0, r3
 800b852:	f7fe ffff 	bl	800a854 <LL_ADC_IsEnabled>
 800b856:	4603      	mov	r3, r0
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d161      	bne.n	800b920 <ADC_Enable+0xdc>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	689a      	ldr	r2, [r3, #8]
 800b862:	4b32      	ldr	r3, [pc, #200]	; (800b92c <ADC_Enable+0xe8>)
 800b864:	4013      	ands	r3, r2
 800b866:	2b00      	cmp	r3, #0
 800b868:	d00d      	beq.n	800b886 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b86e:	f043 0210 	orr.w	r2, r3, #16
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b87a:	f043 0201 	orr.w	r2, r3, #1
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800b882:	2301      	movs	r3, #1
 800b884:	e04d      	b.n	800b922 <ADC_Enable+0xde>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	4618      	mov	r0, r3
 800b88c:	f7fe ffce 	bl	800a82c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800b890:	f7fe fe08 	bl	800a4a4 <HAL_GetTick>
 800b894:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800b896:	4826      	ldr	r0, [pc, #152]	; (800b930 <ADC_Enable+0xec>)
 800b898:	f7fe ff5e 	bl	800a758 <LL_ADC_GetMultimode>
 800b89c:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	4a24      	ldr	r2, [pc, #144]	; (800b934 <ADC_Enable+0xf0>)
 800b8a4:	4293      	cmp	r3, r2
 800b8a6:	d002      	beq.n	800b8ae <ADC_Enable+0x6a>
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	e000      	b.n	800b8b0 <ADC_Enable+0x6c>
 800b8ae:	4b22      	ldr	r3, [pc, #136]	; (800b938 <ADC_Enable+0xf4>)
 800b8b0:	687a      	ldr	r2, [r7, #4]
 800b8b2:	6812      	ldr	r2, [r2, #0]
 800b8b4:	4293      	cmp	r3, r2
 800b8b6:	d02c      	beq.n	800b912 <ADC_Enable+0xce>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800b8b8:	68bb      	ldr	r3, [r7, #8]
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d130      	bne.n	800b920 <ADC_Enable+0xdc>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800b8be:	e028      	b.n	800b912 <ADC_Enable+0xce>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	4618      	mov	r0, r3
 800b8c6:	f7fe ffc5 	bl	800a854 <LL_ADC_IsEnabled>
 800b8ca:	4603      	mov	r3, r0
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d104      	bne.n	800b8da <ADC_Enable+0x96>
        {
          LL_ADC_Enable(hadc->Instance);
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	4618      	mov	r0, r3
 800b8d6:	f7fe ffa9 	bl	800a82c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800b8da:	f7fe fde3 	bl	800a4a4 <HAL_GetTick>
 800b8de:	4602      	mov	r2, r0
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	1ad3      	subs	r3, r2, r3
 800b8e4:	2b02      	cmp	r3, #2
 800b8e6:	d914      	bls.n	800b912 <ADC_Enable+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	f003 0301 	and.w	r3, r3, #1
 800b8f2:	2b01      	cmp	r3, #1
 800b8f4:	d00d      	beq.n	800b912 <ADC_Enable+0xce>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b8fa:	f043 0210 	orr.w	r2, r3, #16
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b906:	f043 0201 	orr.w	r2, r3, #1
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 800b90e:	2301      	movs	r3, #1
 800b910:	e007      	b.n	800b922 <ADC_Enable+0xde>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	f003 0301 	and.w	r3, r3, #1
 800b91c:	2b01      	cmp	r3, #1
 800b91e:	d1cf      	bne.n	800b8c0 <ADC_Enable+0x7c>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800b920:	2300      	movs	r3, #0
}
 800b922:	4618      	mov	r0, r3
 800b924:	3710      	adds	r7, #16
 800b926:	46bd      	mov	sp, r7
 800b928:	bd80      	pop	{r7, pc}
 800b92a:	bf00      	nop
 800b92c:	8000003f 	.word	0x8000003f
 800b930:	40022300 	.word	0x40022300
 800b934:	40022100 	.word	0x40022100
 800b938:	40022000 	.word	0x40022000

0800b93c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 800b93c:	b580      	push	{r7, lr}
 800b93e:	b084      	sub	sp, #16
 800b940:	af00      	add	r7, sp, #0
 800b942:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800b944:	4b60      	ldr	r3, [pc, #384]	; (800bac8 <ADC_ConfigureBoostMode+0x18c>)
 800b946:	689b      	ldr	r3, [r3, #8]
 800b948:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d01c      	beq.n	800b98a <ADC_ConfigureBoostMode+0x4e>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800b950:	f003 f8e8 	bl	800eb24 <HAL_RCC_GetHCLKFreq>
 800b954:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	685b      	ldr	r3, [r3, #4]
 800b95a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800b95e:	d010      	beq.n	800b982 <ADC_ConfigureBoostMode+0x46>
 800b960:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800b964:	d873      	bhi.n	800ba4e <ADC_ConfigureBoostMode+0x112>
 800b966:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b96a:	d002      	beq.n	800b972 <ADC_ConfigureBoostMode+0x36>
 800b96c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b970:	d16d      	bne.n	800ba4e <ADC_ConfigureBoostMode+0x112>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	685b      	ldr	r3, [r3, #4]
 800b976:	0c1b      	lsrs	r3, r3, #16
 800b978:	68fa      	ldr	r2, [r7, #12]
 800b97a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b97e:	60fb      	str	r3, [r7, #12]
        break;
 800b980:	e068      	b.n	800ba54 <ADC_ConfigureBoostMode+0x118>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	089b      	lsrs	r3, r3, #2
 800b986:	60fb      	str	r3, [r7, #12]
        break;
 800b988:	e064      	b.n	800ba54 <ADC_ConfigureBoostMode+0x118>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 800b98a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800b98e:	f04f 0100 	mov.w	r1, #0
 800b992:	f004 fb23 	bl	800ffdc <HAL_RCCEx_GetPeriphCLKFreq>
 800b996:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	685b      	ldr	r3, [r3, #4]
 800b99c:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 800b9a0:	d051      	beq.n	800ba46 <ADC_ConfigureBoostMode+0x10a>
 800b9a2:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 800b9a6:	d854      	bhi.n	800ba52 <ADC_ConfigureBoostMode+0x116>
 800b9a8:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 800b9ac:	d047      	beq.n	800ba3e <ADC_ConfigureBoostMode+0x102>
 800b9ae:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 800b9b2:	d84e      	bhi.n	800ba52 <ADC_ConfigureBoostMode+0x116>
 800b9b4:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 800b9b8:	d03d      	beq.n	800ba36 <ADC_ConfigureBoostMode+0xfa>
 800b9ba:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 800b9be:	d848      	bhi.n	800ba52 <ADC_ConfigureBoostMode+0x116>
 800b9c0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b9c4:	d033      	beq.n	800ba2e <ADC_ConfigureBoostMode+0xf2>
 800b9c6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b9ca:	d842      	bhi.n	800ba52 <ADC_ConfigureBoostMode+0x116>
 800b9cc:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 800b9d0:	d029      	beq.n	800ba26 <ADC_ConfigureBoostMode+0xea>
 800b9d2:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 800b9d6:	d83c      	bhi.n	800ba52 <ADC_ConfigureBoostMode+0x116>
 800b9d8:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 800b9dc:	d01a      	beq.n	800ba14 <ADC_ConfigureBoostMode+0xd8>
 800b9de:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 800b9e2:	d836      	bhi.n	800ba52 <ADC_ConfigureBoostMode+0x116>
 800b9e4:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 800b9e8:	d014      	beq.n	800ba14 <ADC_ConfigureBoostMode+0xd8>
 800b9ea:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 800b9ee:	d830      	bhi.n	800ba52 <ADC_ConfigureBoostMode+0x116>
 800b9f0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b9f4:	d00e      	beq.n	800ba14 <ADC_ConfigureBoostMode+0xd8>
 800b9f6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b9fa:	d82a      	bhi.n	800ba52 <ADC_ConfigureBoostMode+0x116>
 800b9fc:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800ba00:	d008      	beq.n	800ba14 <ADC_ConfigureBoostMode+0xd8>
 800ba02:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800ba06:	d824      	bhi.n	800ba52 <ADC_ConfigureBoostMode+0x116>
 800ba08:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800ba0c:	d002      	beq.n	800ba14 <ADC_ConfigureBoostMode+0xd8>
 800ba0e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800ba12:	d11e      	bne.n	800ba52 <ADC_ConfigureBoostMode+0x116>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	685b      	ldr	r3, [r3, #4]
 800ba18:	0c9b      	lsrs	r3, r3, #18
 800ba1a:	005b      	lsls	r3, r3, #1
 800ba1c:	68fa      	ldr	r2, [r7, #12]
 800ba1e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba22:	60fb      	str	r3, [r7, #12]
        break;
 800ba24:	e016      	b.n	800ba54 <ADC_ConfigureBoostMode+0x118>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	091b      	lsrs	r3, r3, #4
 800ba2a:	60fb      	str	r3, [r7, #12]
        break;
 800ba2c:	e012      	b.n	800ba54 <ADC_ConfigureBoostMode+0x118>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	095b      	lsrs	r3, r3, #5
 800ba32:	60fb      	str	r3, [r7, #12]
        break;
 800ba34:	e00e      	b.n	800ba54 <ADC_ConfigureBoostMode+0x118>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	099b      	lsrs	r3, r3, #6
 800ba3a:	60fb      	str	r3, [r7, #12]
        break;
 800ba3c:	e00a      	b.n	800ba54 <ADC_ConfigureBoostMode+0x118>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	09db      	lsrs	r3, r3, #7
 800ba42:	60fb      	str	r3, [r7, #12]
        break;
 800ba44:	e006      	b.n	800ba54 <ADC_ConfigureBoostMode+0x118>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	0a1b      	lsrs	r3, r3, #8
 800ba4a:	60fb      	str	r3, [r7, #12]
        break;
 800ba4c:	e002      	b.n	800ba54 <ADC_ConfigureBoostMode+0x118>
        break;
 800ba4e:	bf00      	nop
 800ba50:	e000      	b.n	800ba54 <ADC_ConfigureBoostMode+0x118>
      default:
        break;
 800ba52:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	085b      	lsrs	r3, r3, #1
 800ba58:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	4a1b      	ldr	r2, [pc, #108]	; (800bacc <ADC_ConfigureBoostMode+0x190>)
 800ba5e:	4293      	cmp	r3, r2
 800ba60:	d808      	bhi.n	800ba74 <ADC_ConfigureBoostMode+0x138>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	689a      	ldr	r2, [r3, #8]
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800ba70:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 800ba72:	e025      	b.n	800bac0 <ADC_ConfigureBoostMode+0x184>
  else if (freq <= 12500000UL)
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	4a16      	ldr	r2, [pc, #88]	; (800bad0 <ADC_ConfigureBoostMode+0x194>)
 800ba78:	4293      	cmp	r3, r2
 800ba7a:	d80a      	bhi.n	800ba92 <ADC_ConfigureBoostMode+0x156>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	689b      	ldr	r3, [r3, #8]
 800ba82:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ba8e:	609a      	str	r2, [r3, #8]
}
 800ba90:	e016      	b.n	800bac0 <ADC_ConfigureBoostMode+0x184>
  else if (freq <= 25000000UL)
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	4a0f      	ldr	r2, [pc, #60]	; (800bad4 <ADC_ConfigureBoostMode+0x198>)
 800ba96:	4293      	cmp	r3, r2
 800ba98:	d80a      	bhi.n	800bab0 <ADC_ConfigureBoostMode+0x174>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	689b      	ldr	r3, [r3, #8]
 800baa0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800baac:	609a      	str	r2, [r3, #8]
}
 800baae:	e007      	b.n	800bac0 <ADC_ConfigureBoostMode+0x184>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	689a      	ldr	r2, [r3, #8]
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800babe:	609a      	str	r2, [r3, #8]
}
 800bac0:	bf00      	nop
 800bac2:	3710      	adds	r7, #16
 800bac4:	46bd      	mov	sp, r7
 800bac6:	bd80      	pop	{r7, pc}
 800bac8:	40022300 	.word	0x40022300
 800bacc:	005f5e10 	.word	0x005f5e10
 800bad0:	00bebc20 	.word	0x00bebc20
 800bad4:	017d7840 	.word	0x017d7840

0800bad8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800bad8:	b480      	push	{r7}
 800bada:	b083      	sub	sp, #12
 800badc:	af00      	add	r7, sp, #0
 800bade:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 800bae0:	bf00      	nop
 800bae2:	370c      	adds	r7, #12
 800bae4:	46bd      	mov	sp, r7
 800bae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baea:	4770      	bx	lr

0800baec <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 800baec:	b480      	push	{r7}
 800baee:	b083      	sub	sp, #12
 800baf0:	af00      	add	r7, sp, #0
 800baf2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800baf4:	bf00      	nop
 800baf6:	370c      	adds	r7, #12
 800baf8:	46bd      	mov	sp, r7
 800bafa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bafe:	4770      	bx	lr

0800bb00 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800bb00:	b480      	push	{r7}
 800bb02:	b083      	sub	sp, #12
 800bb04:	af00      	add	r7, sp, #0
 800bb06:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 800bb08:	bf00      	nop
 800bb0a:	370c      	adds	r7, #12
 800bb0c:	46bd      	mov	sp, r7
 800bb0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb12:	4770      	bx	lr

0800bb14 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800bb14:	b480      	push	{r7}
 800bb16:	b083      	sub	sp, #12
 800bb18:	af00      	add	r7, sp, #0
 800bb1a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800bb1c:	bf00      	nop
 800bb1e:	370c      	adds	r7, #12
 800bb20:	46bd      	mov	sp, r7
 800bb22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb26:	4770      	bx	lr

0800bb28 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800bb28:	b480      	push	{r7}
 800bb2a:	b083      	sub	sp, #12
 800bb2c:	af00      	add	r7, sp, #0
 800bb2e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800bb30:	bf00      	nop
 800bb32:	370c      	adds	r7, #12
 800bb34:	46bd      	mov	sp, r7
 800bb36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb3a:	4770      	bx	lr

0800bb3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800bb3c:	b480      	push	{r7}
 800bb3e:	b085      	sub	sp, #20
 800bb40:	af00      	add	r7, sp, #0
 800bb42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	f003 0307 	and.w	r3, r3, #7
 800bb4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800bb4c:	4b0b      	ldr	r3, [pc, #44]	; (800bb7c <__NVIC_SetPriorityGrouping+0x40>)
 800bb4e:	68db      	ldr	r3, [r3, #12]
 800bb50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800bb52:	68ba      	ldr	r2, [r7, #8]
 800bb54:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800bb58:	4013      	ands	r3, r2
 800bb5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800bb60:	68bb      	ldr	r3, [r7, #8]
 800bb62:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800bb64:	4b06      	ldr	r3, [pc, #24]	; (800bb80 <__NVIC_SetPriorityGrouping+0x44>)
 800bb66:	4313      	orrs	r3, r2
 800bb68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800bb6a:	4a04      	ldr	r2, [pc, #16]	; (800bb7c <__NVIC_SetPriorityGrouping+0x40>)
 800bb6c:	68bb      	ldr	r3, [r7, #8]
 800bb6e:	60d3      	str	r3, [r2, #12]
}
 800bb70:	bf00      	nop
 800bb72:	3714      	adds	r7, #20
 800bb74:	46bd      	mov	sp, r7
 800bb76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb7a:	4770      	bx	lr
 800bb7c:	e000ed00 	.word	0xe000ed00
 800bb80:	05fa0000 	.word	0x05fa0000

0800bb84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800bb84:	b480      	push	{r7}
 800bb86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800bb88:	4b04      	ldr	r3, [pc, #16]	; (800bb9c <__NVIC_GetPriorityGrouping+0x18>)
 800bb8a:	68db      	ldr	r3, [r3, #12]
 800bb8c:	0a1b      	lsrs	r3, r3, #8
 800bb8e:	f003 0307 	and.w	r3, r3, #7
}
 800bb92:	4618      	mov	r0, r3
 800bb94:	46bd      	mov	sp, r7
 800bb96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb9a:	4770      	bx	lr
 800bb9c:	e000ed00 	.word	0xe000ed00

0800bba0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800bba0:	b480      	push	{r7}
 800bba2:	b083      	sub	sp, #12
 800bba4:	af00      	add	r7, sp, #0
 800bba6:	4603      	mov	r3, r0
 800bba8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800bbaa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	db0b      	blt.n	800bbca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800bbb2:	88fb      	ldrh	r3, [r7, #6]
 800bbb4:	f003 021f 	and.w	r2, r3, #31
 800bbb8:	4907      	ldr	r1, [pc, #28]	; (800bbd8 <__NVIC_EnableIRQ+0x38>)
 800bbba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800bbbe:	095b      	lsrs	r3, r3, #5
 800bbc0:	2001      	movs	r0, #1
 800bbc2:	fa00 f202 	lsl.w	r2, r0, r2
 800bbc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800bbca:	bf00      	nop
 800bbcc:	370c      	adds	r7, #12
 800bbce:	46bd      	mov	sp, r7
 800bbd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd4:	4770      	bx	lr
 800bbd6:	bf00      	nop
 800bbd8:	e000e100 	.word	0xe000e100

0800bbdc <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800bbdc:	b480      	push	{r7}
 800bbde:	b083      	sub	sp, #12
 800bbe0:	af00      	add	r7, sp, #0
 800bbe2:	4603      	mov	r3, r0
 800bbe4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800bbe6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	db12      	blt.n	800bc14 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800bbee:	88fb      	ldrh	r3, [r7, #6]
 800bbf0:	f003 021f 	and.w	r2, r3, #31
 800bbf4:	490a      	ldr	r1, [pc, #40]	; (800bc20 <__NVIC_DisableIRQ+0x44>)
 800bbf6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800bbfa:	095b      	lsrs	r3, r3, #5
 800bbfc:	2001      	movs	r0, #1
 800bbfe:	fa00 f202 	lsl.w	r2, r0, r2
 800bc02:	3320      	adds	r3, #32
 800bc04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800bc08:	f3bf 8f4f 	dsb	sy
}
 800bc0c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800bc0e:	f3bf 8f6f 	isb	sy
}
 800bc12:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800bc14:	bf00      	nop
 800bc16:	370c      	adds	r7, #12
 800bc18:	46bd      	mov	sp, r7
 800bc1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc1e:	4770      	bx	lr
 800bc20:	e000e100 	.word	0xe000e100

0800bc24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800bc24:	b480      	push	{r7}
 800bc26:	b083      	sub	sp, #12
 800bc28:	af00      	add	r7, sp, #0
 800bc2a:	4603      	mov	r3, r0
 800bc2c:	6039      	str	r1, [r7, #0]
 800bc2e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800bc30:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	db0a      	blt.n	800bc4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800bc38:	683b      	ldr	r3, [r7, #0]
 800bc3a:	b2da      	uxtb	r2, r3
 800bc3c:	490c      	ldr	r1, [pc, #48]	; (800bc70 <__NVIC_SetPriority+0x4c>)
 800bc3e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800bc42:	0112      	lsls	r2, r2, #4
 800bc44:	b2d2      	uxtb	r2, r2
 800bc46:	440b      	add	r3, r1
 800bc48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800bc4c:	e00a      	b.n	800bc64 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800bc4e:	683b      	ldr	r3, [r7, #0]
 800bc50:	b2da      	uxtb	r2, r3
 800bc52:	4908      	ldr	r1, [pc, #32]	; (800bc74 <__NVIC_SetPriority+0x50>)
 800bc54:	88fb      	ldrh	r3, [r7, #6]
 800bc56:	f003 030f 	and.w	r3, r3, #15
 800bc5a:	3b04      	subs	r3, #4
 800bc5c:	0112      	lsls	r2, r2, #4
 800bc5e:	b2d2      	uxtb	r2, r2
 800bc60:	440b      	add	r3, r1
 800bc62:	761a      	strb	r2, [r3, #24]
}
 800bc64:	bf00      	nop
 800bc66:	370c      	adds	r7, #12
 800bc68:	46bd      	mov	sp, r7
 800bc6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc6e:	4770      	bx	lr
 800bc70:	e000e100 	.word	0xe000e100
 800bc74:	e000ed00 	.word	0xe000ed00

0800bc78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800bc78:	b480      	push	{r7}
 800bc7a:	b089      	sub	sp, #36	; 0x24
 800bc7c:	af00      	add	r7, sp, #0
 800bc7e:	60f8      	str	r0, [r7, #12]
 800bc80:	60b9      	str	r1, [r7, #8]
 800bc82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	f003 0307 	and.w	r3, r3, #7
 800bc8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800bc8c:	69fb      	ldr	r3, [r7, #28]
 800bc8e:	f1c3 0307 	rsb	r3, r3, #7
 800bc92:	2b04      	cmp	r3, #4
 800bc94:	bf28      	it	cs
 800bc96:	2304      	movcs	r3, #4
 800bc98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800bc9a:	69fb      	ldr	r3, [r7, #28]
 800bc9c:	3304      	adds	r3, #4
 800bc9e:	2b06      	cmp	r3, #6
 800bca0:	d902      	bls.n	800bca8 <NVIC_EncodePriority+0x30>
 800bca2:	69fb      	ldr	r3, [r7, #28]
 800bca4:	3b03      	subs	r3, #3
 800bca6:	e000      	b.n	800bcaa <NVIC_EncodePriority+0x32>
 800bca8:	2300      	movs	r3, #0
 800bcaa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800bcac:	f04f 32ff 	mov.w	r2, #4294967295
 800bcb0:	69bb      	ldr	r3, [r7, #24]
 800bcb2:	fa02 f303 	lsl.w	r3, r2, r3
 800bcb6:	43da      	mvns	r2, r3
 800bcb8:	68bb      	ldr	r3, [r7, #8]
 800bcba:	401a      	ands	r2, r3
 800bcbc:	697b      	ldr	r3, [r7, #20]
 800bcbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800bcc0:	f04f 31ff 	mov.w	r1, #4294967295
 800bcc4:	697b      	ldr	r3, [r7, #20]
 800bcc6:	fa01 f303 	lsl.w	r3, r1, r3
 800bcca:	43d9      	mvns	r1, r3
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800bcd0:	4313      	orrs	r3, r2
         );
}
 800bcd2:	4618      	mov	r0, r3
 800bcd4:	3724      	adds	r7, #36	; 0x24
 800bcd6:	46bd      	mov	sp, r7
 800bcd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcdc:	4770      	bx	lr

0800bcde <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800bcde:	b580      	push	{r7, lr}
 800bce0:	b082      	sub	sp, #8
 800bce2:	af00      	add	r7, sp, #0
 800bce4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800bce6:	6878      	ldr	r0, [r7, #4]
 800bce8:	f7ff ff28 	bl	800bb3c <__NVIC_SetPriorityGrouping>
}
 800bcec:	bf00      	nop
 800bcee:	3708      	adds	r7, #8
 800bcf0:	46bd      	mov	sp, r7
 800bcf2:	bd80      	pop	{r7, pc}

0800bcf4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800bcf4:	b580      	push	{r7, lr}
 800bcf6:	b086      	sub	sp, #24
 800bcf8:	af00      	add	r7, sp, #0
 800bcfa:	4603      	mov	r3, r0
 800bcfc:	60b9      	str	r1, [r7, #8]
 800bcfe:	607a      	str	r2, [r7, #4]
 800bd00:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800bd02:	f7ff ff3f 	bl	800bb84 <__NVIC_GetPriorityGrouping>
 800bd06:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800bd08:	687a      	ldr	r2, [r7, #4]
 800bd0a:	68b9      	ldr	r1, [r7, #8]
 800bd0c:	6978      	ldr	r0, [r7, #20]
 800bd0e:	f7ff ffb3 	bl	800bc78 <NVIC_EncodePriority>
 800bd12:	4602      	mov	r2, r0
 800bd14:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800bd18:	4611      	mov	r1, r2
 800bd1a:	4618      	mov	r0, r3
 800bd1c:	f7ff ff82 	bl	800bc24 <__NVIC_SetPriority>
}
 800bd20:	bf00      	nop
 800bd22:	3718      	adds	r7, #24
 800bd24:	46bd      	mov	sp, r7
 800bd26:	bd80      	pop	{r7, pc}

0800bd28 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800bd28:	b580      	push	{r7, lr}
 800bd2a:	b082      	sub	sp, #8
 800bd2c:	af00      	add	r7, sp, #0
 800bd2e:	4603      	mov	r3, r0
 800bd30:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800bd32:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800bd36:	4618      	mov	r0, r3
 800bd38:	f7ff ff32 	bl	800bba0 <__NVIC_EnableIRQ>
}
 800bd3c:	bf00      	nop
 800bd3e:	3708      	adds	r7, #8
 800bd40:	46bd      	mov	sp, r7
 800bd42:	bd80      	pop	{r7, pc}

0800bd44 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800bd44:	b580      	push	{r7, lr}
 800bd46:	b082      	sub	sp, #8
 800bd48:	af00      	add	r7, sp, #0
 800bd4a:	4603      	mov	r3, r0
 800bd4c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800bd4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800bd52:	4618      	mov	r0, r3
 800bd54:	f7ff ff42 	bl	800bbdc <__NVIC_DisableIRQ>
}
 800bd58:	bf00      	nop
 800bd5a:	3708      	adds	r7, #8
 800bd5c:	46bd      	mov	sp, r7
 800bd5e:	bd80      	pop	{r7, pc}

0800bd60 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800bd60:	b580      	push	{r7, lr}
 800bd62:	b082      	sub	sp, #8
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d101      	bne.n	800bd72 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800bd6e:	2301      	movs	r3, #1
 800bd70:	e054      	b.n	800be1c <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	7f5b      	ldrb	r3, [r3, #29]
 800bd76:	b2db      	uxtb	r3, r3
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d105      	bne.n	800bd88 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	2200      	movs	r2, #0
 800bd80:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800bd82:	6878      	ldr	r0, [r7, #4]
 800bd84:	f7f6 fa5a 	bl	800223c <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	2202      	movs	r2, #2
 800bd8c:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	791b      	ldrb	r3, [r3, #4]
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d10c      	bne.n	800bdb0 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	4a22      	ldr	r2, [pc, #136]	; (800be24 <HAL_CRC_Init+0xc4>)
 800bd9c:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	689a      	ldr	r2, [r3, #8]
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	f022 0218 	bic.w	r2, r2, #24
 800bdac:	609a      	str	r2, [r3, #8]
 800bdae:	e00c      	b.n	800bdca <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	6899      	ldr	r1, [r3, #8]
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	68db      	ldr	r3, [r3, #12]
 800bdb8:	461a      	mov	r2, r3
 800bdba:	6878      	ldr	r0, [r7, #4]
 800bdbc:	f000 f834 	bl	800be28 <HAL_CRCEx_Polynomial_Set>
 800bdc0:	4603      	mov	r3, r0
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d001      	beq.n	800bdca <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800bdc6:	2301      	movs	r3, #1
 800bdc8:	e028      	b.n	800be1c <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	795b      	ldrb	r3, [r3, #5]
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	d105      	bne.n	800bdde <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	f04f 32ff 	mov.w	r2, #4294967295
 800bdda:	611a      	str	r2, [r3, #16]
 800bddc:	e004      	b.n	800bde8 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	687a      	ldr	r2, [r7, #4]
 800bde4:	6912      	ldr	r2, [r2, #16]
 800bde6:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	689b      	ldr	r3, [r3, #8]
 800bdee:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	695a      	ldr	r2, [r3, #20]
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	430a      	orrs	r2, r1
 800bdfc:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	689b      	ldr	r3, [r3, #8]
 800be04:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	699a      	ldr	r2, [r3, #24]
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	430a      	orrs	r2, r1
 800be12:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	2201      	movs	r2, #1
 800be18:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800be1a:	2300      	movs	r3, #0
}
 800be1c:	4618      	mov	r0, r3
 800be1e:	3708      	adds	r7, #8
 800be20:	46bd      	mov	sp, r7
 800be22:	bd80      	pop	{r7, pc}
 800be24:	04c11db7 	.word	0x04c11db7

0800be28 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800be28:	b480      	push	{r7}
 800be2a:	b087      	sub	sp, #28
 800be2c:	af00      	add	r7, sp, #0
 800be2e:	60f8      	str	r0, [r7, #12]
 800be30:	60b9      	str	r1, [r7, #8]
 800be32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800be34:	2300      	movs	r3, #0
 800be36:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800be38:	231f      	movs	r3, #31
 800be3a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */ 
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 800be3c:	68bb      	ldr	r3, [r7, #8]
 800be3e:	f003 0301 	and.w	r3, r3, #1
 800be42:	2b00      	cmp	r3, #0
 800be44:	d102      	bne.n	800be4c <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 800be46:	2301      	movs	r3, #1
 800be48:	75fb      	strb	r3, [r7, #23]
 800be4a:	e063      	b.n	800bf14 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 800be4c:	bf00      	nop
 800be4e:	693b      	ldr	r3, [r7, #16]
 800be50:	1e5a      	subs	r2, r3, #1
 800be52:	613a      	str	r2, [r7, #16]
 800be54:	2b00      	cmp	r3, #0
 800be56:	d009      	beq.n	800be6c <HAL_CRCEx_Polynomial_Set+0x44>
 800be58:	693b      	ldr	r3, [r7, #16]
 800be5a:	f003 031f 	and.w	r3, r3, #31
 800be5e:	68ba      	ldr	r2, [r7, #8]
 800be60:	fa22 f303 	lsr.w	r3, r2, r3
 800be64:	f003 0301 	and.w	r3, r3, #1
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d0f0      	beq.n	800be4e <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	2b18      	cmp	r3, #24
 800be70:	d846      	bhi.n	800bf00 <HAL_CRCEx_Polynomial_Set+0xd8>
 800be72:	a201      	add	r2, pc, #4	; (adr r2, 800be78 <HAL_CRCEx_Polynomial_Set+0x50>)
 800be74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be78:	0800bf07 	.word	0x0800bf07
 800be7c:	0800bf01 	.word	0x0800bf01
 800be80:	0800bf01 	.word	0x0800bf01
 800be84:	0800bf01 	.word	0x0800bf01
 800be88:	0800bf01 	.word	0x0800bf01
 800be8c:	0800bf01 	.word	0x0800bf01
 800be90:	0800bf01 	.word	0x0800bf01
 800be94:	0800bf01 	.word	0x0800bf01
 800be98:	0800bef5 	.word	0x0800bef5
 800be9c:	0800bf01 	.word	0x0800bf01
 800bea0:	0800bf01 	.word	0x0800bf01
 800bea4:	0800bf01 	.word	0x0800bf01
 800bea8:	0800bf01 	.word	0x0800bf01
 800beac:	0800bf01 	.word	0x0800bf01
 800beb0:	0800bf01 	.word	0x0800bf01
 800beb4:	0800bf01 	.word	0x0800bf01
 800beb8:	0800bee9 	.word	0x0800bee9
 800bebc:	0800bf01 	.word	0x0800bf01
 800bec0:	0800bf01 	.word	0x0800bf01
 800bec4:	0800bf01 	.word	0x0800bf01
 800bec8:	0800bf01 	.word	0x0800bf01
 800becc:	0800bf01 	.word	0x0800bf01
 800bed0:	0800bf01 	.word	0x0800bf01
 800bed4:	0800bf01 	.word	0x0800bf01
 800bed8:	0800bedd 	.word	0x0800bedd
    {
          
      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 800bedc:	693b      	ldr	r3, [r7, #16]
 800bede:	2b06      	cmp	r3, #6
 800bee0:	d913      	bls.n	800bf0a <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 800bee2:	2301      	movs	r3, #1
 800bee4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800bee6:	e010      	b.n	800bf0a <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 800bee8:	693b      	ldr	r3, [r7, #16]
 800beea:	2b07      	cmp	r3, #7
 800beec:	d90f      	bls.n	800bf0e <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 800beee:	2301      	movs	r3, #1
 800bef0:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800bef2:	e00c      	b.n	800bf0e <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 800bef4:	693b      	ldr	r3, [r7, #16]
 800bef6:	2b0f      	cmp	r3, #15
 800bef8:	d90b      	bls.n	800bf12 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 800befa:	2301      	movs	r3, #1
 800befc:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800befe:	e008      	b.n	800bf12 <HAL_CRCEx_Polynomial_Set+0xea>
 
      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 800bf00:	2301      	movs	r3, #1
 800bf02:	75fb      	strb	r3, [r7, #23]
        break;
 800bf04:	e006      	b.n	800bf14 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800bf06:	bf00      	nop
 800bf08:	e004      	b.n	800bf14 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800bf0a:	bf00      	nop
 800bf0c:	e002      	b.n	800bf14 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800bf0e:	bf00      	nop
 800bf10:	e000      	b.n	800bf14 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800bf12:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 800bf14:	7dfb      	ldrb	r3, [r7, #23]
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d10d      	bne.n	800bf36 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	68ba      	ldr	r2, [r7, #8]
 800bf20:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	689b      	ldr	r3, [r3, #8]
 800bf28:	f023 0118 	bic.w	r1, r3, #24
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	687a      	ldr	r2, [r7, #4]
 800bf32:	430a      	orrs	r2, r1
 800bf34:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800bf36:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf38:	4618      	mov	r0, r3
 800bf3a:	371c      	adds	r7, #28
 800bf3c:	46bd      	mov	sp, r7
 800bf3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf42:	4770      	bx	lr

0800bf44 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800bf44:	b580      	push	{r7, lr}
 800bf46:	b086      	sub	sp, #24
 800bf48:	af00      	add	r7, sp, #0
 800bf4a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 800bf4c:	f7fe faaa 	bl	800a4a4 <HAL_GetTick>
 800bf50:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d101      	bne.n	800bf5c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 800bf58:	2301      	movs	r3, #1
 800bf5a:	e2dc      	b.n	800c516 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800bf62:	b2db      	uxtb	r3, r3
 800bf64:	2b02      	cmp	r3, #2
 800bf66:	d008      	beq.n	800bf7a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	2280      	movs	r2, #128	; 0x80
 800bf6c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	2200      	movs	r2, #0
 800bf72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 800bf76:	2301      	movs	r3, #1
 800bf78:	e2cd      	b.n	800c516 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	681b      	ldr	r3, [r3, #0]
 800bf7e:	4a76      	ldr	r2, [pc, #472]	; (800c158 <HAL_DMA_Abort+0x214>)
 800bf80:	4293      	cmp	r3, r2
 800bf82:	d04a      	beq.n	800c01a <HAL_DMA_Abort+0xd6>
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	4a74      	ldr	r2, [pc, #464]	; (800c15c <HAL_DMA_Abort+0x218>)
 800bf8a:	4293      	cmp	r3, r2
 800bf8c:	d045      	beq.n	800c01a <HAL_DMA_Abort+0xd6>
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	4a73      	ldr	r2, [pc, #460]	; (800c160 <HAL_DMA_Abort+0x21c>)
 800bf94:	4293      	cmp	r3, r2
 800bf96:	d040      	beq.n	800c01a <HAL_DMA_Abort+0xd6>
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	4a71      	ldr	r2, [pc, #452]	; (800c164 <HAL_DMA_Abort+0x220>)
 800bf9e:	4293      	cmp	r3, r2
 800bfa0:	d03b      	beq.n	800c01a <HAL_DMA_Abort+0xd6>
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	4a70      	ldr	r2, [pc, #448]	; (800c168 <HAL_DMA_Abort+0x224>)
 800bfa8:	4293      	cmp	r3, r2
 800bfaa:	d036      	beq.n	800c01a <HAL_DMA_Abort+0xd6>
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	4a6e      	ldr	r2, [pc, #440]	; (800c16c <HAL_DMA_Abort+0x228>)
 800bfb2:	4293      	cmp	r3, r2
 800bfb4:	d031      	beq.n	800c01a <HAL_DMA_Abort+0xd6>
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	4a6d      	ldr	r2, [pc, #436]	; (800c170 <HAL_DMA_Abort+0x22c>)
 800bfbc:	4293      	cmp	r3, r2
 800bfbe:	d02c      	beq.n	800c01a <HAL_DMA_Abort+0xd6>
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	4a6b      	ldr	r2, [pc, #428]	; (800c174 <HAL_DMA_Abort+0x230>)
 800bfc6:	4293      	cmp	r3, r2
 800bfc8:	d027      	beq.n	800c01a <HAL_DMA_Abort+0xd6>
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	4a6a      	ldr	r2, [pc, #424]	; (800c178 <HAL_DMA_Abort+0x234>)
 800bfd0:	4293      	cmp	r3, r2
 800bfd2:	d022      	beq.n	800c01a <HAL_DMA_Abort+0xd6>
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	681b      	ldr	r3, [r3, #0]
 800bfd8:	4a68      	ldr	r2, [pc, #416]	; (800c17c <HAL_DMA_Abort+0x238>)
 800bfda:	4293      	cmp	r3, r2
 800bfdc:	d01d      	beq.n	800c01a <HAL_DMA_Abort+0xd6>
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	4a67      	ldr	r2, [pc, #412]	; (800c180 <HAL_DMA_Abort+0x23c>)
 800bfe4:	4293      	cmp	r3, r2
 800bfe6:	d018      	beq.n	800c01a <HAL_DMA_Abort+0xd6>
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	4a65      	ldr	r2, [pc, #404]	; (800c184 <HAL_DMA_Abort+0x240>)
 800bfee:	4293      	cmp	r3, r2
 800bff0:	d013      	beq.n	800c01a <HAL_DMA_Abort+0xd6>
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	4a64      	ldr	r2, [pc, #400]	; (800c188 <HAL_DMA_Abort+0x244>)
 800bff8:	4293      	cmp	r3, r2
 800bffa:	d00e      	beq.n	800c01a <HAL_DMA_Abort+0xd6>
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	4a62      	ldr	r2, [pc, #392]	; (800c18c <HAL_DMA_Abort+0x248>)
 800c002:	4293      	cmp	r3, r2
 800c004:	d009      	beq.n	800c01a <HAL_DMA_Abort+0xd6>
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	4a61      	ldr	r2, [pc, #388]	; (800c190 <HAL_DMA_Abort+0x24c>)
 800c00c:	4293      	cmp	r3, r2
 800c00e:	d004      	beq.n	800c01a <HAL_DMA_Abort+0xd6>
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	4a5f      	ldr	r2, [pc, #380]	; (800c194 <HAL_DMA_Abort+0x250>)
 800c016:	4293      	cmp	r3, r2
 800c018:	d101      	bne.n	800c01e <HAL_DMA_Abort+0xda>
 800c01a:	2301      	movs	r3, #1
 800c01c:	e000      	b.n	800c020 <HAL_DMA_Abort+0xdc>
 800c01e:	2300      	movs	r3, #0
 800c020:	2b00      	cmp	r3, #0
 800c022:	d013      	beq.n	800c04c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	681a      	ldr	r2, [r3, #0]
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	f022 021e 	bic.w	r2, r2, #30
 800c032:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	695a      	ldr	r2, [r3, #20]
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c042:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	617b      	str	r3, [r7, #20]
 800c04a:	e00a      	b.n	800c062 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	681a      	ldr	r2, [r3, #0]
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	f022 020e 	bic.w	r2, r2, #14
 800c05a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	4a3c      	ldr	r2, [pc, #240]	; (800c158 <HAL_DMA_Abort+0x214>)
 800c068:	4293      	cmp	r3, r2
 800c06a:	d072      	beq.n	800c152 <HAL_DMA_Abort+0x20e>
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	4a3a      	ldr	r2, [pc, #232]	; (800c15c <HAL_DMA_Abort+0x218>)
 800c072:	4293      	cmp	r3, r2
 800c074:	d06d      	beq.n	800c152 <HAL_DMA_Abort+0x20e>
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	4a39      	ldr	r2, [pc, #228]	; (800c160 <HAL_DMA_Abort+0x21c>)
 800c07c:	4293      	cmp	r3, r2
 800c07e:	d068      	beq.n	800c152 <HAL_DMA_Abort+0x20e>
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	681b      	ldr	r3, [r3, #0]
 800c084:	4a37      	ldr	r2, [pc, #220]	; (800c164 <HAL_DMA_Abort+0x220>)
 800c086:	4293      	cmp	r3, r2
 800c088:	d063      	beq.n	800c152 <HAL_DMA_Abort+0x20e>
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	4a36      	ldr	r2, [pc, #216]	; (800c168 <HAL_DMA_Abort+0x224>)
 800c090:	4293      	cmp	r3, r2
 800c092:	d05e      	beq.n	800c152 <HAL_DMA_Abort+0x20e>
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	4a34      	ldr	r2, [pc, #208]	; (800c16c <HAL_DMA_Abort+0x228>)
 800c09a:	4293      	cmp	r3, r2
 800c09c:	d059      	beq.n	800c152 <HAL_DMA_Abort+0x20e>
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	4a33      	ldr	r2, [pc, #204]	; (800c170 <HAL_DMA_Abort+0x22c>)
 800c0a4:	4293      	cmp	r3, r2
 800c0a6:	d054      	beq.n	800c152 <HAL_DMA_Abort+0x20e>
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	4a31      	ldr	r2, [pc, #196]	; (800c174 <HAL_DMA_Abort+0x230>)
 800c0ae:	4293      	cmp	r3, r2
 800c0b0:	d04f      	beq.n	800c152 <HAL_DMA_Abort+0x20e>
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	4a30      	ldr	r2, [pc, #192]	; (800c178 <HAL_DMA_Abort+0x234>)
 800c0b8:	4293      	cmp	r3, r2
 800c0ba:	d04a      	beq.n	800c152 <HAL_DMA_Abort+0x20e>
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	4a2e      	ldr	r2, [pc, #184]	; (800c17c <HAL_DMA_Abort+0x238>)
 800c0c2:	4293      	cmp	r3, r2
 800c0c4:	d045      	beq.n	800c152 <HAL_DMA_Abort+0x20e>
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	4a2d      	ldr	r2, [pc, #180]	; (800c180 <HAL_DMA_Abort+0x23c>)
 800c0cc:	4293      	cmp	r3, r2
 800c0ce:	d040      	beq.n	800c152 <HAL_DMA_Abort+0x20e>
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	4a2b      	ldr	r2, [pc, #172]	; (800c184 <HAL_DMA_Abort+0x240>)
 800c0d6:	4293      	cmp	r3, r2
 800c0d8:	d03b      	beq.n	800c152 <HAL_DMA_Abort+0x20e>
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	4a2a      	ldr	r2, [pc, #168]	; (800c188 <HAL_DMA_Abort+0x244>)
 800c0e0:	4293      	cmp	r3, r2
 800c0e2:	d036      	beq.n	800c152 <HAL_DMA_Abort+0x20e>
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	4a28      	ldr	r2, [pc, #160]	; (800c18c <HAL_DMA_Abort+0x248>)
 800c0ea:	4293      	cmp	r3, r2
 800c0ec:	d031      	beq.n	800c152 <HAL_DMA_Abort+0x20e>
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	4a27      	ldr	r2, [pc, #156]	; (800c190 <HAL_DMA_Abort+0x24c>)
 800c0f4:	4293      	cmp	r3, r2
 800c0f6:	d02c      	beq.n	800c152 <HAL_DMA_Abort+0x20e>
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	4a25      	ldr	r2, [pc, #148]	; (800c194 <HAL_DMA_Abort+0x250>)
 800c0fe:	4293      	cmp	r3, r2
 800c100:	d027      	beq.n	800c152 <HAL_DMA_Abort+0x20e>
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	4a24      	ldr	r2, [pc, #144]	; (800c198 <HAL_DMA_Abort+0x254>)
 800c108:	4293      	cmp	r3, r2
 800c10a:	d022      	beq.n	800c152 <HAL_DMA_Abort+0x20e>
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	4a22      	ldr	r2, [pc, #136]	; (800c19c <HAL_DMA_Abort+0x258>)
 800c112:	4293      	cmp	r3, r2
 800c114:	d01d      	beq.n	800c152 <HAL_DMA_Abort+0x20e>
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	4a21      	ldr	r2, [pc, #132]	; (800c1a0 <HAL_DMA_Abort+0x25c>)
 800c11c:	4293      	cmp	r3, r2
 800c11e:	d018      	beq.n	800c152 <HAL_DMA_Abort+0x20e>
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	4a1f      	ldr	r2, [pc, #124]	; (800c1a4 <HAL_DMA_Abort+0x260>)
 800c126:	4293      	cmp	r3, r2
 800c128:	d013      	beq.n	800c152 <HAL_DMA_Abort+0x20e>
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	4a1e      	ldr	r2, [pc, #120]	; (800c1a8 <HAL_DMA_Abort+0x264>)
 800c130:	4293      	cmp	r3, r2
 800c132:	d00e      	beq.n	800c152 <HAL_DMA_Abort+0x20e>
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	4a1c      	ldr	r2, [pc, #112]	; (800c1ac <HAL_DMA_Abort+0x268>)
 800c13a:	4293      	cmp	r3, r2
 800c13c:	d009      	beq.n	800c152 <HAL_DMA_Abort+0x20e>
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	4a1b      	ldr	r2, [pc, #108]	; (800c1b0 <HAL_DMA_Abort+0x26c>)
 800c144:	4293      	cmp	r3, r2
 800c146:	d004      	beq.n	800c152 <HAL_DMA_Abort+0x20e>
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	4a19      	ldr	r2, [pc, #100]	; (800c1b4 <HAL_DMA_Abort+0x270>)
 800c14e:	4293      	cmp	r3, r2
 800c150:	d132      	bne.n	800c1b8 <HAL_DMA_Abort+0x274>
 800c152:	2301      	movs	r3, #1
 800c154:	e031      	b.n	800c1ba <HAL_DMA_Abort+0x276>
 800c156:	bf00      	nop
 800c158:	40020010 	.word	0x40020010
 800c15c:	40020028 	.word	0x40020028
 800c160:	40020040 	.word	0x40020040
 800c164:	40020058 	.word	0x40020058
 800c168:	40020070 	.word	0x40020070
 800c16c:	40020088 	.word	0x40020088
 800c170:	400200a0 	.word	0x400200a0
 800c174:	400200b8 	.word	0x400200b8
 800c178:	40020410 	.word	0x40020410
 800c17c:	40020428 	.word	0x40020428
 800c180:	40020440 	.word	0x40020440
 800c184:	40020458 	.word	0x40020458
 800c188:	40020470 	.word	0x40020470
 800c18c:	40020488 	.word	0x40020488
 800c190:	400204a0 	.word	0x400204a0
 800c194:	400204b8 	.word	0x400204b8
 800c198:	58025408 	.word	0x58025408
 800c19c:	5802541c 	.word	0x5802541c
 800c1a0:	58025430 	.word	0x58025430
 800c1a4:	58025444 	.word	0x58025444
 800c1a8:	58025458 	.word	0x58025458
 800c1ac:	5802546c 	.word	0x5802546c
 800c1b0:	58025480 	.word	0x58025480
 800c1b4:	58025494 	.word	0x58025494
 800c1b8:	2300      	movs	r3, #0
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	d007      	beq.n	800c1ce <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c1c2:	681a      	ldr	r2, [r3, #0]
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c1c8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c1cc:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	4a6d      	ldr	r2, [pc, #436]	; (800c388 <HAL_DMA_Abort+0x444>)
 800c1d4:	4293      	cmp	r3, r2
 800c1d6:	d04a      	beq.n	800c26e <HAL_DMA_Abort+0x32a>
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	4a6b      	ldr	r2, [pc, #428]	; (800c38c <HAL_DMA_Abort+0x448>)
 800c1de:	4293      	cmp	r3, r2
 800c1e0:	d045      	beq.n	800c26e <HAL_DMA_Abort+0x32a>
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	4a6a      	ldr	r2, [pc, #424]	; (800c390 <HAL_DMA_Abort+0x44c>)
 800c1e8:	4293      	cmp	r3, r2
 800c1ea:	d040      	beq.n	800c26e <HAL_DMA_Abort+0x32a>
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	4a68      	ldr	r2, [pc, #416]	; (800c394 <HAL_DMA_Abort+0x450>)
 800c1f2:	4293      	cmp	r3, r2
 800c1f4:	d03b      	beq.n	800c26e <HAL_DMA_Abort+0x32a>
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	4a67      	ldr	r2, [pc, #412]	; (800c398 <HAL_DMA_Abort+0x454>)
 800c1fc:	4293      	cmp	r3, r2
 800c1fe:	d036      	beq.n	800c26e <HAL_DMA_Abort+0x32a>
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	4a65      	ldr	r2, [pc, #404]	; (800c39c <HAL_DMA_Abort+0x458>)
 800c206:	4293      	cmp	r3, r2
 800c208:	d031      	beq.n	800c26e <HAL_DMA_Abort+0x32a>
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	4a64      	ldr	r2, [pc, #400]	; (800c3a0 <HAL_DMA_Abort+0x45c>)
 800c210:	4293      	cmp	r3, r2
 800c212:	d02c      	beq.n	800c26e <HAL_DMA_Abort+0x32a>
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	4a62      	ldr	r2, [pc, #392]	; (800c3a4 <HAL_DMA_Abort+0x460>)
 800c21a:	4293      	cmp	r3, r2
 800c21c:	d027      	beq.n	800c26e <HAL_DMA_Abort+0x32a>
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	4a61      	ldr	r2, [pc, #388]	; (800c3a8 <HAL_DMA_Abort+0x464>)
 800c224:	4293      	cmp	r3, r2
 800c226:	d022      	beq.n	800c26e <HAL_DMA_Abort+0x32a>
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	4a5f      	ldr	r2, [pc, #380]	; (800c3ac <HAL_DMA_Abort+0x468>)
 800c22e:	4293      	cmp	r3, r2
 800c230:	d01d      	beq.n	800c26e <HAL_DMA_Abort+0x32a>
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	4a5e      	ldr	r2, [pc, #376]	; (800c3b0 <HAL_DMA_Abort+0x46c>)
 800c238:	4293      	cmp	r3, r2
 800c23a:	d018      	beq.n	800c26e <HAL_DMA_Abort+0x32a>
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	4a5c      	ldr	r2, [pc, #368]	; (800c3b4 <HAL_DMA_Abort+0x470>)
 800c242:	4293      	cmp	r3, r2
 800c244:	d013      	beq.n	800c26e <HAL_DMA_Abort+0x32a>
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	4a5b      	ldr	r2, [pc, #364]	; (800c3b8 <HAL_DMA_Abort+0x474>)
 800c24c:	4293      	cmp	r3, r2
 800c24e:	d00e      	beq.n	800c26e <HAL_DMA_Abort+0x32a>
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	4a59      	ldr	r2, [pc, #356]	; (800c3bc <HAL_DMA_Abort+0x478>)
 800c256:	4293      	cmp	r3, r2
 800c258:	d009      	beq.n	800c26e <HAL_DMA_Abort+0x32a>
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	4a58      	ldr	r2, [pc, #352]	; (800c3c0 <HAL_DMA_Abort+0x47c>)
 800c260:	4293      	cmp	r3, r2
 800c262:	d004      	beq.n	800c26e <HAL_DMA_Abort+0x32a>
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	4a56      	ldr	r2, [pc, #344]	; (800c3c4 <HAL_DMA_Abort+0x480>)
 800c26a:	4293      	cmp	r3, r2
 800c26c:	d108      	bne.n	800c280 <HAL_DMA_Abort+0x33c>
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	681a      	ldr	r2, [r3, #0]
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	f022 0201 	bic.w	r2, r2, #1
 800c27c:	601a      	str	r2, [r3, #0]
 800c27e:	e007      	b.n	800c290 <HAL_DMA_Abort+0x34c>
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	681a      	ldr	r2, [r3, #0]
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	f022 0201 	bic.w	r2, r2, #1
 800c28e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800c290:	e013      	b.n	800c2ba <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800c292:	f7fe f907 	bl	800a4a4 <HAL_GetTick>
 800c296:	4602      	mov	r2, r0
 800c298:	693b      	ldr	r3, [r7, #16]
 800c29a:	1ad3      	subs	r3, r2, r3
 800c29c:	2b05      	cmp	r3, #5
 800c29e:	d90c      	bls.n	800c2ba <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	2220      	movs	r2, #32
 800c2a4:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	2203      	movs	r2, #3
 800c2aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	2200      	movs	r2, #0
 800c2b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 800c2b6:	2301      	movs	r3, #1
 800c2b8:	e12d      	b.n	800c516 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800c2ba:	697b      	ldr	r3, [r7, #20]
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	f003 0301 	and.w	r3, r3, #1
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d1e5      	bne.n	800c292 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	4a2f      	ldr	r2, [pc, #188]	; (800c388 <HAL_DMA_Abort+0x444>)
 800c2cc:	4293      	cmp	r3, r2
 800c2ce:	d04a      	beq.n	800c366 <HAL_DMA_Abort+0x422>
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	4a2d      	ldr	r2, [pc, #180]	; (800c38c <HAL_DMA_Abort+0x448>)
 800c2d6:	4293      	cmp	r3, r2
 800c2d8:	d045      	beq.n	800c366 <HAL_DMA_Abort+0x422>
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	4a2c      	ldr	r2, [pc, #176]	; (800c390 <HAL_DMA_Abort+0x44c>)
 800c2e0:	4293      	cmp	r3, r2
 800c2e2:	d040      	beq.n	800c366 <HAL_DMA_Abort+0x422>
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	4a2a      	ldr	r2, [pc, #168]	; (800c394 <HAL_DMA_Abort+0x450>)
 800c2ea:	4293      	cmp	r3, r2
 800c2ec:	d03b      	beq.n	800c366 <HAL_DMA_Abort+0x422>
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	4a29      	ldr	r2, [pc, #164]	; (800c398 <HAL_DMA_Abort+0x454>)
 800c2f4:	4293      	cmp	r3, r2
 800c2f6:	d036      	beq.n	800c366 <HAL_DMA_Abort+0x422>
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	4a27      	ldr	r2, [pc, #156]	; (800c39c <HAL_DMA_Abort+0x458>)
 800c2fe:	4293      	cmp	r3, r2
 800c300:	d031      	beq.n	800c366 <HAL_DMA_Abort+0x422>
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	4a26      	ldr	r2, [pc, #152]	; (800c3a0 <HAL_DMA_Abort+0x45c>)
 800c308:	4293      	cmp	r3, r2
 800c30a:	d02c      	beq.n	800c366 <HAL_DMA_Abort+0x422>
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	4a24      	ldr	r2, [pc, #144]	; (800c3a4 <HAL_DMA_Abort+0x460>)
 800c312:	4293      	cmp	r3, r2
 800c314:	d027      	beq.n	800c366 <HAL_DMA_Abort+0x422>
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	4a23      	ldr	r2, [pc, #140]	; (800c3a8 <HAL_DMA_Abort+0x464>)
 800c31c:	4293      	cmp	r3, r2
 800c31e:	d022      	beq.n	800c366 <HAL_DMA_Abort+0x422>
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	4a21      	ldr	r2, [pc, #132]	; (800c3ac <HAL_DMA_Abort+0x468>)
 800c326:	4293      	cmp	r3, r2
 800c328:	d01d      	beq.n	800c366 <HAL_DMA_Abort+0x422>
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	4a20      	ldr	r2, [pc, #128]	; (800c3b0 <HAL_DMA_Abort+0x46c>)
 800c330:	4293      	cmp	r3, r2
 800c332:	d018      	beq.n	800c366 <HAL_DMA_Abort+0x422>
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	4a1e      	ldr	r2, [pc, #120]	; (800c3b4 <HAL_DMA_Abort+0x470>)
 800c33a:	4293      	cmp	r3, r2
 800c33c:	d013      	beq.n	800c366 <HAL_DMA_Abort+0x422>
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	4a1d      	ldr	r2, [pc, #116]	; (800c3b8 <HAL_DMA_Abort+0x474>)
 800c344:	4293      	cmp	r3, r2
 800c346:	d00e      	beq.n	800c366 <HAL_DMA_Abort+0x422>
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	4a1b      	ldr	r2, [pc, #108]	; (800c3bc <HAL_DMA_Abort+0x478>)
 800c34e:	4293      	cmp	r3, r2
 800c350:	d009      	beq.n	800c366 <HAL_DMA_Abort+0x422>
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	4a1a      	ldr	r2, [pc, #104]	; (800c3c0 <HAL_DMA_Abort+0x47c>)
 800c358:	4293      	cmp	r3, r2
 800c35a:	d004      	beq.n	800c366 <HAL_DMA_Abort+0x422>
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	4a18      	ldr	r2, [pc, #96]	; (800c3c4 <HAL_DMA_Abort+0x480>)
 800c362:	4293      	cmp	r3, r2
 800c364:	d101      	bne.n	800c36a <HAL_DMA_Abort+0x426>
 800c366:	2301      	movs	r3, #1
 800c368:	e000      	b.n	800c36c <HAL_DMA_Abort+0x428>
 800c36a:	2300      	movs	r3, #0
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d02b      	beq.n	800c3c8 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c374:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c37a:	f003 031f 	and.w	r3, r3, #31
 800c37e:	223f      	movs	r2, #63	; 0x3f
 800c380:	409a      	lsls	r2, r3
 800c382:	68bb      	ldr	r3, [r7, #8]
 800c384:	609a      	str	r2, [r3, #8]
 800c386:	e02a      	b.n	800c3de <HAL_DMA_Abort+0x49a>
 800c388:	40020010 	.word	0x40020010
 800c38c:	40020028 	.word	0x40020028
 800c390:	40020040 	.word	0x40020040
 800c394:	40020058 	.word	0x40020058
 800c398:	40020070 	.word	0x40020070
 800c39c:	40020088 	.word	0x40020088
 800c3a0:	400200a0 	.word	0x400200a0
 800c3a4:	400200b8 	.word	0x400200b8
 800c3a8:	40020410 	.word	0x40020410
 800c3ac:	40020428 	.word	0x40020428
 800c3b0:	40020440 	.word	0x40020440
 800c3b4:	40020458 	.word	0x40020458
 800c3b8:	40020470 	.word	0x40020470
 800c3bc:	40020488 	.word	0x40020488
 800c3c0:	400204a0 	.word	0x400204a0
 800c3c4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c3cc:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c3d2:	f003 031f 	and.w	r3, r3, #31
 800c3d6:	2201      	movs	r2, #1
 800c3d8:	409a      	lsls	r2, r3
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	4a4f      	ldr	r2, [pc, #316]	; (800c520 <HAL_DMA_Abort+0x5dc>)
 800c3e4:	4293      	cmp	r3, r2
 800c3e6:	d072      	beq.n	800c4ce <HAL_DMA_Abort+0x58a>
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	4a4d      	ldr	r2, [pc, #308]	; (800c524 <HAL_DMA_Abort+0x5e0>)
 800c3ee:	4293      	cmp	r3, r2
 800c3f0:	d06d      	beq.n	800c4ce <HAL_DMA_Abort+0x58a>
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	4a4c      	ldr	r2, [pc, #304]	; (800c528 <HAL_DMA_Abort+0x5e4>)
 800c3f8:	4293      	cmp	r3, r2
 800c3fa:	d068      	beq.n	800c4ce <HAL_DMA_Abort+0x58a>
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	4a4a      	ldr	r2, [pc, #296]	; (800c52c <HAL_DMA_Abort+0x5e8>)
 800c402:	4293      	cmp	r3, r2
 800c404:	d063      	beq.n	800c4ce <HAL_DMA_Abort+0x58a>
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	4a49      	ldr	r2, [pc, #292]	; (800c530 <HAL_DMA_Abort+0x5ec>)
 800c40c:	4293      	cmp	r3, r2
 800c40e:	d05e      	beq.n	800c4ce <HAL_DMA_Abort+0x58a>
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	4a47      	ldr	r2, [pc, #284]	; (800c534 <HAL_DMA_Abort+0x5f0>)
 800c416:	4293      	cmp	r3, r2
 800c418:	d059      	beq.n	800c4ce <HAL_DMA_Abort+0x58a>
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	4a46      	ldr	r2, [pc, #280]	; (800c538 <HAL_DMA_Abort+0x5f4>)
 800c420:	4293      	cmp	r3, r2
 800c422:	d054      	beq.n	800c4ce <HAL_DMA_Abort+0x58a>
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	4a44      	ldr	r2, [pc, #272]	; (800c53c <HAL_DMA_Abort+0x5f8>)
 800c42a:	4293      	cmp	r3, r2
 800c42c:	d04f      	beq.n	800c4ce <HAL_DMA_Abort+0x58a>
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	4a43      	ldr	r2, [pc, #268]	; (800c540 <HAL_DMA_Abort+0x5fc>)
 800c434:	4293      	cmp	r3, r2
 800c436:	d04a      	beq.n	800c4ce <HAL_DMA_Abort+0x58a>
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	4a41      	ldr	r2, [pc, #260]	; (800c544 <HAL_DMA_Abort+0x600>)
 800c43e:	4293      	cmp	r3, r2
 800c440:	d045      	beq.n	800c4ce <HAL_DMA_Abort+0x58a>
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	4a40      	ldr	r2, [pc, #256]	; (800c548 <HAL_DMA_Abort+0x604>)
 800c448:	4293      	cmp	r3, r2
 800c44a:	d040      	beq.n	800c4ce <HAL_DMA_Abort+0x58a>
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	4a3e      	ldr	r2, [pc, #248]	; (800c54c <HAL_DMA_Abort+0x608>)
 800c452:	4293      	cmp	r3, r2
 800c454:	d03b      	beq.n	800c4ce <HAL_DMA_Abort+0x58a>
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	4a3d      	ldr	r2, [pc, #244]	; (800c550 <HAL_DMA_Abort+0x60c>)
 800c45c:	4293      	cmp	r3, r2
 800c45e:	d036      	beq.n	800c4ce <HAL_DMA_Abort+0x58a>
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	681b      	ldr	r3, [r3, #0]
 800c464:	4a3b      	ldr	r2, [pc, #236]	; (800c554 <HAL_DMA_Abort+0x610>)
 800c466:	4293      	cmp	r3, r2
 800c468:	d031      	beq.n	800c4ce <HAL_DMA_Abort+0x58a>
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	4a3a      	ldr	r2, [pc, #232]	; (800c558 <HAL_DMA_Abort+0x614>)
 800c470:	4293      	cmp	r3, r2
 800c472:	d02c      	beq.n	800c4ce <HAL_DMA_Abort+0x58a>
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	4a38      	ldr	r2, [pc, #224]	; (800c55c <HAL_DMA_Abort+0x618>)
 800c47a:	4293      	cmp	r3, r2
 800c47c:	d027      	beq.n	800c4ce <HAL_DMA_Abort+0x58a>
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	4a37      	ldr	r2, [pc, #220]	; (800c560 <HAL_DMA_Abort+0x61c>)
 800c484:	4293      	cmp	r3, r2
 800c486:	d022      	beq.n	800c4ce <HAL_DMA_Abort+0x58a>
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	4a35      	ldr	r2, [pc, #212]	; (800c564 <HAL_DMA_Abort+0x620>)
 800c48e:	4293      	cmp	r3, r2
 800c490:	d01d      	beq.n	800c4ce <HAL_DMA_Abort+0x58a>
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	4a34      	ldr	r2, [pc, #208]	; (800c568 <HAL_DMA_Abort+0x624>)
 800c498:	4293      	cmp	r3, r2
 800c49a:	d018      	beq.n	800c4ce <HAL_DMA_Abort+0x58a>
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	4a32      	ldr	r2, [pc, #200]	; (800c56c <HAL_DMA_Abort+0x628>)
 800c4a2:	4293      	cmp	r3, r2
 800c4a4:	d013      	beq.n	800c4ce <HAL_DMA_Abort+0x58a>
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	4a31      	ldr	r2, [pc, #196]	; (800c570 <HAL_DMA_Abort+0x62c>)
 800c4ac:	4293      	cmp	r3, r2
 800c4ae:	d00e      	beq.n	800c4ce <HAL_DMA_Abort+0x58a>
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	681b      	ldr	r3, [r3, #0]
 800c4b4:	4a2f      	ldr	r2, [pc, #188]	; (800c574 <HAL_DMA_Abort+0x630>)
 800c4b6:	4293      	cmp	r3, r2
 800c4b8:	d009      	beq.n	800c4ce <HAL_DMA_Abort+0x58a>
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	4a2e      	ldr	r2, [pc, #184]	; (800c578 <HAL_DMA_Abort+0x634>)
 800c4c0:	4293      	cmp	r3, r2
 800c4c2:	d004      	beq.n	800c4ce <HAL_DMA_Abort+0x58a>
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	4a2c      	ldr	r2, [pc, #176]	; (800c57c <HAL_DMA_Abort+0x638>)
 800c4ca:	4293      	cmp	r3, r2
 800c4cc:	d101      	bne.n	800c4d2 <HAL_DMA_Abort+0x58e>
 800c4ce:	2301      	movs	r3, #1
 800c4d0:	e000      	b.n	800c4d4 <HAL_DMA_Abort+0x590>
 800c4d2:	2300      	movs	r3, #0
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d015      	beq.n	800c504 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c4dc:	687a      	ldr	r2, [r7, #4]
 800c4de:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800c4e0:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d00c      	beq.n	800c504 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c4ee:	681a      	ldr	r2, [r3, #0]
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c4f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c4f8:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c4fe:	687a      	ldr	r2, [r7, #4]
 800c500:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800c502:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	2201      	movs	r2, #1
 800c508:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	2200      	movs	r2, #0
 800c510:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 800c514:	2300      	movs	r3, #0
}
 800c516:	4618      	mov	r0, r3
 800c518:	3718      	adds	r7, #24
 800c51a:	46bd      	mov	sp, r7
 800c51c:	bd80      	pop	{r7, pc}
 800c51e:	bf00      	nop
 800c520:	40020010 	.word	0x40020010
 800c524:	40020028 	.word	0x40020028
 800c528:	40020040 	.word	0x40020040
 800c52c:	40020058 	.word	0x40020058
 800c530:	40020070 	.word	0x40020070
 800c534:	40020088 	.word	0x40020088
 800c538:	400200a0 	.word	0x400200a0
 800c53c:	400200b8 	.word	0x400200b8
 800c540:	40020410 	.word	0x40020410
 800c544:	40020428 	.word	0x40020428
 800c548:	40020440 	.word	0x40020440
 800c54c:	40020458 	.word	0x40020458
 800c550:	40020470 	.word	0x40020470
 800c554:	40020488 	.word	0x40020488
 800c558:	400204a0 	.word	0x400204a0
 800c55c:	400204b8 	.word	0x400204b8
 800c560:	58025408 	.word	0x58025408
 800c564:	5802541c 	.word	0x5802541c
 800c568:	58025430 	.word	0x58025430
 800c56c:	58025444 	.word	0x58025444
 800c570:	58025458 	.word	0x58025458
 800c574:	5802546c 	.word	0x5802546c
 800c578:	58025480 	.word	0x58025480
 800c57c:	58025494 	.word	0x58025494

0800c580 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800c580:	b580      	push	{r7, lr}
 800c582:	b084      	sub	sp, #16
 800c584:	af00      	add	r7, sp, #0
 800c586:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d101      	bne.n	800c592 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800c58e:	2301      	movs	r3, #1
 800c590:	e237      	b.n	800ca02 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800c598:	b2db      	uxtb	r3, r3
 800c59a:	2b02      	cmp	r3, #2
 800c59c:	d004      	beq.n	800c5a8 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	2280      	movs	r2, #128	; 0x80
 800c5a2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800c5a4:	2301      	movs	r3, #1
 800c5a6:	e22c      	b.n	800ca02 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	4a5c      	ldr	r2, [pc, #368]	; (800c720 <HAL_DMA_Abort_IT+0x1a0>)
 800c5ae:	4293      	cmp	r3, r2
 800c5b0:	d04a      	beq.n	800c648 <HAL_DMA_Abort_IT+0xc8>
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	4a5b      	ldr	r2, [pc, #364]	; (800c724 <HAL_DMA_Abort_IT+0x1a4>)
 800c5b8:	4293      	cmp	r3, r2
 800c5ba:	d045      	beq.n	800c648 <HAL_DMA_Abort_IT+0xc8>
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	4a59      	ldr	r2, [pc, #356]	; (800c728 <HAL_DMA_Abort_IT+0x1a8>)
 800c5c2:	4293      	cmp	r3, r2
 800c5c4:	d040      	beq.n	800c648 <HAL_DMA_Abort_IT+0xc8>
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	4a58      	ldr	r2, [pc, #352]	; (800c72c <HAL_DMA_Abort_IT+0x1ac>)
 800c5cc:	4293      	cmp	r3, r2
 800c5ce:	d03b      	beq.n	800c648 <HAL_DMA_Abort_IT+0xc8>
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	4a56      	ldr	r2, [pc, #344]	; (800c730 <HAL_DMA_Abort_IT+0x1b0>)
 800c5d6:	4293      	cmp	r3, r2
 800c5d8:	d036      	beq.n	800c648 <HAL_DMA_Abort_IT+0xc8>
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	681b      	ldr	r3, [r3, #0]
 800c5de:	4a55      	ldr	r2, [pc, #340]	; (800c734 <HAL_DMA_Abort_IT+0x1b4>)
 800c5e0:	4293      	cmp	r3, r2
 800c5e2:	d031      	beq.n	800c648 <HAL_DMA_Abort_IT+0xc8>
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	4a53      	ldr	r2, [pc, #332]	; (800c738 <HAL_DMA_Abort_IT+0x1b8>)
 800c5ea:	4293      	cmp	r3, r2
 800c5ec:	d02c      	beq.n	800c648 <HAL_DMA_Abort_IT+0xc8>
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	4a52      	ldr	r2, [pc, #328]	; (800c73c <HAL_DMA_Abort_IT+0x1bc>)
 800c5f4:	4293      	cmp	r3, r2
 800c5f6:	d027      	beq.n	800c648 <HAL_DMA_Abort_IT+0xc8>
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	4a50      	ldr	r2, [pc, #320]	; (800c740 <HAL_DMA_Abort_IT+0x1c0>)
 800c5fe:	4293      	cmp	r3, r2
 800c600:	d022      	beq.n	800c648 <HAL_DMA_Abort_IT+0xc8>
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	4a4f      	ldr	r2, [pc, #316]	; (800c744 <HAL_DMA_Abort_IT+0x1c4>)
 800c608:	4293      	cmp	r3, r2
 800c60a:	d01d      	beq.n	800c648 <HAL_DMA_Abort_IT+0xc8>
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	4a4d      	ldr	r2, [pc, #308]	; (800c748 <HAL_DMA_Abort_IT+0x1c8>)
 800c612:	4293      	cmp	r3, r2
 800c614:	d018      	beq.n	800c648 <HAL_DMA_Abort_IT+0xc8>
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	681b      	ldr	r3, [r3, #0]
 800c61a:	4a4c      	ldr	r2, [pc, #304]	; (800c74c <HAL_DMA_Abort_IT+0x1cc>)
 800c61c:	4293      	cmp	r3, r2
 800c61e:	d013      	beq.n	800c648 <HAL_DMA_Abort_IT+0xc8>
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	4a4a      	ldr	r2, [pc, #296]	; (800c750 <HAL_DMA_Abort_IT+0x1d0>)
 800c626:	4293      	cmp	r3, r2
 800c628:	d00e      	beq.n	800c648 <HAL_DMA_Abort_IT+0xc8>
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	4a49      	ldr	r2, [pc, #292]	; (800c754 <HAL_DMA_Abort_IT+0x1d4>)
 800c630:	4293      	cmp	r3, r2
 800c632:	d009      	beq.n	800c648 <HAL_DMA_Abort_IT+0xc8>
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	4a47      	ldr	r2, [pc, #284]	; (800c758 <HAL_DMA_Abort_IT+0x1d8>)
 800c63a:	4293      	cmp	r3, r2
 800c63c:	d004      	beq.n	800c648 <HAL_DMA_Abort_IT+0xc8>
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	4a46      	ldr	r2, [pc, #280]	; (800c75c <HAL_DMA_Abort_IT+0x1dc>)
 800c644:	4293      	cmp	r3, r2
 800c646:	d101      	bne.n	800c64c <HAL_DMA_Abort_IT+0xcc>
 800c648:	2301      	movs	r3, #1
 800c64a:	e000      	b.n	800c64e <HAL_DMA_Abort_IT+0xce>
 800c64c:	2300      	movs	r3, #0
 800c64e:	2b00      	cmp	r3, #0
 800c650:	f000 8086 	beq.w	800c760 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	2204      	movs	r2, #4
 800c658:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	4a2f      	ldr	r2, [pc, #188]	; (800c720 <HAL_DMA_Abort_IT+0x1a0>)
 800c662:	4293      	cmp	r3, r2
 800c664:	d04a      	beq.n	800c6fc <HAL_DMA_Abort_IT+0x17c>
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	4a2e      	ldr	r2, [pc, #184]	; (800c724 <HAL_DMA_Abort_IT+0x1a4>)
 800c66c:	4293      	cmp	r3, r2
 800c66e:	d045      	beq.n	800c6fc <HAL_DMA_Abort_IT+0x17c>
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	681b      	ldr	r3, [r3, #0]
 800c674:	4a2c      	ldr	r2, [pc, #176]	; (800c728 <HAL_DMA_Abort_IT+0x1a8>)
 800c676:	4293      	cmp	r3, r2
 800c678:	d040      	beq.n	800c6fc <HAL_DMA_Abort_IT+0x17c>
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	4a2b      	ldr	r2, [pc, #172]	; (800c72c <HAL_DMA_Abort_IT+0x1ac>)
 800c680:	4293      	cmp	r3, r2
 800c682:	d03b      	beq.n	800c6fc <HAL_DMA_Abort_IT+0x17c>
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	4a29      	ldr	r2, [pc, #164]	; (800c730 <HAL_DMA_Abort_IT+0x1b0>)
 800c68a:	4293      	cmp	r3, r2
 800c68c:	d036      	beq.n	800c6fc <HAL_DMA_Abort_IT+0x17c>
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	4a28      	ldr	r2, [pc, #160]	; (800c734 <HAL_DMA_Abort_IT+0x1b4>)
 800c694:	4293      	cmp	r3, r2
 800c696:	d031      	beq.n	800c6fc <HAL_DMA_Abort_IT+0x17c>
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	4a26      	ldr	r2, [pc, #152]	; (800c738 <HAL_DMA_Abort_IT+0x1b8>)
 800c69e:	4293      	cmp	r3, r2
 800c6a0:	d02c      	beq.n	800c6fc <HAL_DMA_Abort_IT+0x17c>
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	4a25      	ldr	r2, [pc, #148]	; (800c73c <HAL_DMA_Abort_IT+0x1bc>)
 800c6a8:	4293      	cmp	r3, r2
 800c6aa:	d027      	beq.n	800c6fc <HAL_DMA_Abort_IT+0x17c>
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	4a23      	ldr	r2, [pc, #140]	; (800c740 <HAL_DMA_Abort_IT+0x1c0>)
 800c6b2:	4293      	cmp	r3, r2
 800c6b4:	d022      	beq.n	800c6fc <HAL_DMA_Abort_IT+0x17c>
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	4a22      	ldr	r2, [pc, #136]	; (800c744 <HAL_DMA_Abort_IT+0x1c4>)
 800c6bc:	4293      	cmp	r3, r2
 800c6be:	d01d      	beq.n	800c6fc <HAL_DMA_Abort_IT+0x17c>
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	4a20      	ldr	r2, [pc, #128]	; (800c748 <HAL_DMA_Abort_IT+0x1c8>)
 800c6c6:	4293      	cmp	r3, r2
 800c6c8:	d018      	beq.n	800c6fc <HAL_DMA_Abort_IT+0x17c>
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	4a1f      	ldr	r2, [pc, #124]	; (800c74c <HAL_DMA_Abort_IT+0x1cc>)
 800c6d0:	4293      	cmp	r3, r2
 800c6d2:	d013      	beq.n	800c6fc <HAL_DMA_Abort_IT+0x17c>
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	4a1d      	ldr	r2, [pc, #116]	; (800c750 <HAL_DMA_Abort_IT+0x1d0>)
 800c6da:	4293      	cmp	r3, r2
 800c6dc:	d00e      	beq.n	800c6fc <HAL_DMA_Abort_IT+0x17c>
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	4a1c      	ldr	r2, [pc, #112]	; (800c754 <HAL_DMA_Abort_IT+0x1d4>)
 800c6e4:	4293      	cmp	r3, r2
 800c6e6:	d009      	beq.n	800c6fc <HAL_DMA_Abort_IT+0x17c>
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	4a1a      	ldr	r2, [pc, #104]	; (800c758 <HAL_DMA_Abort_IT+0x1d8>)
 800c6ee:	4293      	cmp	r3, r2
 800c6f0:	d004      	beq.n	800c6fc <HAL_DMA_Abort_IT+0x17c>
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	4a19      	ldr	r2, [pc, #100]	; (800c75c <HAL_DMA_Abort_IT+0x1dc>)
 800c6f8:	4293      	cmp	r3, r2
 800c6fa:	d108      	bne.n	800c70e <HAL_DMA_Abort_IT+0x18e>
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	681a      	ldr	r2, [r3, #0]
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	f022 0201 	bic.w	r2, r2, #1
 800c70a:	601a      	str	r2, [r3, #0]
 800c70c:	e178      	b.n	800ca00 <HAL_DMA_Abort_IT+0x480>
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	681a      	ldr	r2, [r3, #0]
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	f022 0201 	bic.w	r2, r2, #1
 800c71c:	601a      	str	r2, [r3, #0]
 800c71e:	e16f      	b.n	800ca00 <HAL_DMA_Abort_IT+0x480>
 800c720:	40020010 	.word	0x40020010
 800c724:	40020028 	.word	0x40020028
 800c728:	40020040 	.word	0x40020040
 800c72c:	40020058 	.word	0x40020058
 800c730:	40020070 	.word	0x40020070
 800c734:	40020088 	.word	0x40020088
 800c738:	400200a0 	.word	0x400200a0
 800c73c:	400200b8 	.word	0x400200b8
 800c740:	40020410 	.word	0x40020410
 800c744:	40020428 	.word	0x40020428
 800c748:	40020440 	.word	0x40020440
 800c74c:	40020458 	.word	0x40020458
 800c750:	40020470 	.word	0x40020470
 800c754:	40020488 	.word	0x40020488
 800c758:	400204a0 	.word	0x400204a0
 800c75c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	681a      	ldr	r2, [r3, #0]
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	f022 020e 	bic.w	r2, r2, #14
 800c76e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	4a6c      	ldr	r2, [pc, #432]	; (800c928 <HAL_DMA_Abort_IT+0x3a8>)
 800c776:	4293      	cmp	r3, r2
 800c778:	d04a      	beq.n	800c810 <HAL_DMA_Abort_IT+0x290>
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	4a6b      	ldr	r2, [pc, #428]	; (800c92c <HAL_DMA_Abort_IT+0x3ac>)
 800c780:	4293      	cmp	r3, r2
 800c782:	d045      	beq.n	800c810 <HAL_DMA_Abort_IT+0x290>
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	4a69      	ldr	r2, [pc, #420]	; (800c930 <HAL_DMA_Abort_IT+0x3b0>)
 800c78a:	4293      	cmp	r3, r2
 800c78c:	d040      	beq.n	800c810 <HAL_DMA_Abort_IT+0x290>
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	4a68      	ldr	r2, [pc, #416]	; (800c934 <HAL_DMA_Abort_IT+0x3b4>)
 800c794:	4293      	cmp	r3, r2
 800c796:	d03b      	beq.n	800c810 <HAL_DMA_Abort_IT+0x290>
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	4a66      	ldr	r2, [pc, #408]	; (800c938 <HAL_DMA_Abort_IT+0x3b8>)
 800c79e:	4293      	cmp	r3, r2
 800c7a0:	d036      	beq.n	800c810 <HAL_DMA_Abort_IT+0x290>
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	4a65      	ldr	r2, [pc, #404]	; (800c93c <HAL_DMA_Abort_IT+0x3bc>)
 800c7a8:	4293      	cmp	r3, r2
 800c7aa:	d031      	beq.n	800c810 <HAL_DMA_Abort_IT+0x290>
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	4a63      	ldr	r2, [pc, #396]	; (800c940 <HAL_DMA_Abort_IT+0x3c0>)
 800c7b2:	4293      	cmp	r3, r2
 800c7b4:	d02c      	beq.n	800c810 <HAL_DMA_Abort_IT+0x290>
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	4a62      	ldr	r2, [pc, #392]	; (800c944 <HAL_DMA_Abort_IT+0x3c4>)
 800c7bc:	4293      	cmp	r3, r2
 800c7be:	d027      	beq.n	800c810 <HAL_DMA_Abort_IT+0x290>
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	4a60      	ldr	r2, [pc, #384]	; (800c948 <HAL_DMA_Abort_IT+0x3c8>)
 800c7c6:	4293      	cmp	r3, r2
 800c7c8:	d022      	beq.n	800c810 <HAL_DMA_Abort_IT+0x290>
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	4a5f      	ldr	r2, [pc, #380]	; (800c94c <HAL_DMA_Abort_IT+0x3cc>)
 800c7d0:	4293      	cmp	r3, r2
 800c7d2:	d01d      	beq.n	800c810 <HAL_DMA_Abort_IT+0x290>
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	4a5d      	ldr	r2, [pc, #372]	; (800c950 <HAL_DMA_Abort_IT+0x3d0>)
 800c7da:	4293      	cmp	r3, r2
 800c7dc:	d018      	beq.n	800c810 <HAL_DMA_Abort_IT+0x290>
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	4a5c      	ldr	r2, [pc, #368]	; (800c954 <HAL_DMA_Abort_IT+0x3d4>)
 800c7e4:	4293      	cmp	r3, r2
 800c7e6:	d013      	beq.n	800c810 <HAL_DMA_Abort_IT+0x290>
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	4a5a      	ldr	r2, [pc, #360]	; (800c958 <HAL_DMA_Abort_IT+0x3d8>)
 800c7ee:	4293      	cmp	r3, r2
 800c7f0:	d00e      	beq.n	800c810 <HAL_DMA_Abort_IT+0x290>
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	4a59      	ldr	r2, [pc, #356]	; (800c95c <HAL_DMA_Abort_IT+0x3dc>)
 800c7f8:	4293      	cmp	r3, r2
 800c7fa:	d009      	beq.n	800c810 <HAL_DMA_Abort_IT+0x290>
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	4a57      	ldr	r2, [pc, #348]	; (800c960 <HAL_DMA_Abort_IT+0x3e0>)
 800c802:	4293      	cmp	r3, r2
 800c804:	d004      	beq.n	800c810 <HAL_DMA_Abort_IT+0x290>
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	4a56      	ldr	r2, [pc, #344]	; (800c964 <HAL_DMA_Abort_IT+0x3e4>)
 800c80c:	4293      	cmp	r3, r2
 800c80e:	d108      	bne.n	800c822 <HAL_DMA_Abort_IT+0x2a2>
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	681a      	ldr	r2, [r3, #0]
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	f022 0201 	bic.w	r2, r2, #1
 800c81e:	601a      	str	r2, [r3, #0]
 800c820:	e007      	b.n	800c832 <HAL_DMA_Abort_IT+0x2b2>
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	681a      	ldr	r2, [r3, #0]
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	681b      	ldr	r3, [r3, #0]
 800c82c:	f022 0201 	bic.w	r2, r2, #1
 800c830:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	4a3c      	ldr	r2, [pc, #240]	; (800c928 <HAL_DMA_Abort_IT+0x3a8>)
 800c838:	4293      	cmp	r3, r2
 800c83a:	d072      	beq.n	800c922 <HAL_DMA_Abort_IT+0x3a2>
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	4a3a      	ldr	r2, [pc, #232]	; (800c92c <HAL_DMA_Abort_IT+0x3ac>)
 800c842:	4293      	cmp	r3, r2
 800c844:	d06d      	beq.n	800c922 <HAL_DMA_Abort_IT+0x3a2>
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	4a39      	ldr	r2, [pc, #228]	; (800c930 <HAL_DMA_Abort_IT+0x3b0>)
 800c84c:	4293      	cmp	r3, r2
 800c84e:	d068      	beq.n	800c922 <HAL_DMA_Abort_IT+0x3a2>
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	681b      	ldr	r3, [r3, #0]
 800c854:	4a37      	ldr	r2, [pc, #220]	; (800c934 <HAL_DMA_Abort_IT+0x3b4>)
 800c856:	4293      	cmp	r3, r2
 800c858:	d063      	beq.n	800c922 <HAL_DMA_Abort_IT+0x3a2>
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	4a36      	ldr	r2, [pc, #216]	; (800c938 <HAL_DMA_Abort_IT+0x3b8>)
 800c860:	4293      	cmp	r3, r2
 800c862:	d05e      	beq.n	800c922 <HAL_DMA_Abort_IT+0x3a2>
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	4a34      	ldr	r2, [pc, #208]	; (800c93c <HAL_DMA_Abort_IT+0x3bc>)
 800c86a:	4293      	cmp	r3, r2
 800c86c:	d059      	beq.n	800c922 <HAL_DMA_Abort_IT+0x3a2>
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	4a33      	ldr	r2, [pc, #204]	; (800c940 <HAL_DMA_Abort_IT+0x3c0>)
 800c874:	4293      	cmp	r3, r2
 800c876:	d054      	beq.n	800c922 <HAL_DMA_Abort_IT+0x3a2>
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	4a31      	ldr	r2, [pc, #196]	; (800c944 <HAL_DMA_Abort_IT+0x3c4>)
 800c87e:	4293      	cmp	r3, r2
 800c880:	d04f      	beq.n	800c922 <HAL_DMA_Abort_IT+0x3a2>
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	4a30      	ldr	r2, [pc, #192]	; (800c948 <HAL_DMA_Abort_IT+0x3c8>)
 800c888:	4293      	cmp	r3, r2
 800c88a:	d04a      	beq.n	800c922 <HAL_DMA_Abort_IT+0x3a2>
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	4a2e      	ldr	r2, [pc, #184]	; (800c94c <HAL_DMA_Abort_IT+0x3cc>)
 800c892:	4293      	cmp	r3, r2
 800c894:	d045      	beq.n	800c922 <HAL_DMA_Abort_IT+0x3a2>
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	4a2d      	ldr	r2, [pc, #180]	; (800c950 <HAL_DMA_Abort_IT+0x3d0>)
 800c89c:	4293      	cmp	r3, r2
 800c89e:	d040      	beq.n	800c922 <HAL_DMA_Abort_IT+0x3a2>
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	4a2b      	ldr	r2, [pc, #172]	; (800c954 <HAL_DMA_Abort_IT+0x3d4>)
 800c8a6:	4293      	cmp	r3, r2
 800c8a8:	d03b      	beq.n	800c922 <HAL_DMA_Abort_IT+0x3a2>
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	4a2a      	ldr	r2, [pc, #168]	; (800c958 <HAL_DMA_Abort_IT+0x3d8>)
 800c8b0:	4293      	cmp	r3, r2
 800c8b2:	d036      	beq.n	800c922 <HAL_DMA_Abort_IT+0x3a2>
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	4a28      	ldr	r2, [pc, #160]	; (800c95c <HAL_DMA_Abort_IT+0x3dc>)
 800c8ba:	4293      	cmp	r3, r2
 800c8bc:	d031      	beq.n	800c922 <HAL_DMA_Abort_IT+0x3a2>
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	4a27      	ldr	r2, [pc, #156]	; (800c960 <HAL_DMA_Abort_IT+0x3e0>)
 800c8c4:	4293      	cmp	r3, r2
 800c8c6:	d02c      	beq.n	800c922 <HAL_DMA_Abort_IT+0x3a2>
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	4a25      	ldr	r2, [pc, #148]	; (800c964 <HAL_DMA_Abort_IT+0x3e4>)
 800c8ce:	4293      	cmp	r3, r2
 800c8d0:	d027      	beq.n	800c922 <HAL_DMA_Abort_IT+0x3a2>
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	4a24      	ldr	r2, [pc, #144]	; (800c968 <HAL_DMA_Abort_IT+0x3e8>)
 800c8d8:	4293      	cmp	r3, r2
 800c8da:	d022      	beq.n	800c922 <HAL_DMA_Abort_IT+0x3a2>
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	4a22      	ldr	r2, [pc, #136]	; (800c96c <HAL_DMA_Abort_IT+0x3ec>)
 800c8e2:	4293      	cmp	r3, r2
 800c8e4:	d01d      	beq.n	800c922 <HAL_DMA_Abort_IT+0x3a2>
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	4a21      	ldr	r2, [pc, #132]	; (800c970 <HAL_DMA_Abort_IT+0x3f0>)
 800c8ec:	4293      	cmp	r3, r2
 800c8ee:	d018      	beq.n	800c922 <HAL_DMA_Abort_IT+0x3a2>
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	4a1f      	ldr	r2, [pc, #124]	; (800c974 <HAL_DMA_Abort_IT+0x3f4>)
 800c8f6:	4293      	cmp	r3, r2
 800c8f8:	d013      	beq.n	800c922 <HAL_DMA_Abort_IT+0x3a2>
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	4a1e      	ldr	r2, [pc, #120]	; (800c978 <HAL_DMA_Abort_IT+0x3f8>)
 800c900:	4293      	cmp	r3, r2
 800c902:	d00e      	beq.n	800c922 <HAL_DMA_Abort_IT+0x3a2>
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	681b      	ldr	r3, [r3, #0]
 800c908:	4a1c      	ldr	r2, [pc, #112]	; (800c97c <HAL_DMA_Abort_IT+0x3fc>)
 800c90a:	4293      	cmp	r3, r2
 800c90c:	d009      	beq.n	800c922 <HAL_DMA_Abort_IT+0x3a2>
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	4a1b      	ldr	r2, [pc, #108]	; (800c980 <HAL_DMA_Abort_IT+0x400>)
 800c914:	4293      	cmp	r3, r2
 800c916:	d004      	beq.n	800c922 <HAL_DMA_Abort_IT+0x3a2>
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	4a19      	ldr	r2, [pc, #100]	; (800c984 <HAL_DMA_Abort_IT+0x404>)
 800c91e:	4293      	cmp	r3, r2
 800c920:	d132      	bne.n	800c988 <HAL_DMA_Abort_IT+0x408>
 800c922:	2301      	movs	r3, #1
 800c924:	e031      	b.n	800c98a <HAL_DMA_Abort_IT+0x40a>
 800c926:	bf00      	nop
 800c928:	40020010 	.word	0x40020010
 800c92c:	40020028 	.word	0x40020028
 800c930:	40020040 	.word	0x40020040
 800c934:	40020058 	.word	0x40020058
 800c938:	40020070 	.word	0x40020070
 800c93c:	40020088 	.word	0x40020088
 800c940:	400200a0 	.word	0x400200a0
 800c944:	400200b8 	.word	0x400200b8
 800c948:	40020410 	.word	0x40020410
 800c94c:	40020428 	.word	0x40020428
 800c950:	40020440 	.word	0x40020440
 800c954:	40020458 	.word	0x40020458
 800c958:	40020470 	.word	0x40020470
 800c95c:	40020488 	.word	0x40020488
 800c960:	400204a0 	.word	0x400204a0
 800c964:	400204b8 	.word	0x400204b8
 800c968:	58025408 	.word	0x58025408
 800c96c:	5802541c 	.word	0x5802541c
 800c970:	58025430 	.word	0x58025430
 800c974:	58025444 	.word	0x58025444
 800c978:	58025458 	.word	0x58025458
 800c97c:	5802546c 	.word	0x5802546c
 800c980:	58025480 	.word	0x58025480
 800c984:	58025494 	.word	0x58025494
 800c988:	2300      	movs	r3, #0
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d028      	beq.n	800c9e0 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c992:	681a      	ldr	r2, [r3, #0]
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c998:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c99c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c9a2:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c9a8:	f003 031f 	and.w	r3, r3, #31
 800c9ac:	2201      	movs	r2, #1
 800c9ae:	409a      	lsls	r2, r3
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c9b8:	687a      	ldr	r2, [r7, #4]
 800c9ba:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800c9bc:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	d00c      	beq.n	800c9e0 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c9ca:	681a      	ldr	r2, [r3, #0]
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c9d0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c9d4:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c9da:	687a      	ldr	r2, [r7, #4]
 800c9dc:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800c9de:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	2201      	movs	r2, #1
 800c9e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	2200      	movs	r2, #0
 800c9ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d003      	beq.n	800ca00 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c9fc:	6878      	ldr	r0, [r7, #4]
 800c9fe:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 800ca00:	2300      	movs	r3, #0
}
 800ca02:	4618      	mov	r0, r3
 800ca04:	3710      	adds	r7, #16
 800ca06:	46bd      	mov	sp, r7
 800ca08:	bd80      	pop	{r7, pc}
 800ca0a:	bf00      	nop

0800ca0c <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800ca0c:	b480      	push	{r7}
 800ca0e:	b083      	sub	sp, #12
 800ca10:	af00      	add	r7, sp, #0
 800ca12:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 800ca18:	4618      	mov	r0, r3
 800ca1a:	370c      	adds	r7, #12
 800ca1c:	46bd      	mov	sp, r7
 800ca1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca22:	4770      	bx	lr

0800ca24 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800ca24:	b480      	push	{r7}
 800ca26:	b089      	sub	sp, #36	; 0x24
 800ca28:	af00      	add	r7, sp, #0
 800ca2a:	6078      	str	r0, [r7, #4]
 800ca2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800ca2e:	2300      	movs	r3, #0
 800ca30:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800ca32:	4b89      	ldr	r3, [pc, #548]	; (800cc58 <HAL_GPIO_Init+0x234>)
 800ca34:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800ca36:	e194      	b.n	800cd62 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800ca38:	683b      	ldr	r3, [r7, #0]
 800ca3a:	681a      	ldr	r2, [r3, #0]
 800ca3c:	2101      	movs	r1, #1
 800ca3e:	69fb      	ldr	r3, [r7, #28]
 800ca40:	fa01 f303 	lsl.w	r3, r1, r3
 800ca44:	4013      	ands	r3, r2
 800ca46:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800ca48:	693b      	ldr	r3, [r7, #16]
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	f000 8186 	beq.w	800cd5c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800ca50:	683b      	ldr	r3, [r7, #0]
 800ca52:	685b      	ldr	r3, [r3, #4]
 800ca54:	f003 0303 	and.w	r3, r3, #3
 800ca58:	2b01      	cmp	r3, #1
 800ca5a:	d005      	beq.n	800ca68 <HAL_GPIO_Init+0x44>
 800ca5c:	683b      	ldr	r3, [r7, #0]
 800ca5e:	685b      	ldr	r3, [r3, #4]
 800ca60:	f003 0303 	and.w	r3, r3, #3
 800ca64:	2b02      	cmp	r3, #2
 800ca66:	d130      	bne.n	800caca <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	689b      	ldr	r3, [r3, #8]
 800ca6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800ca6e:	69fb      	ldr	r3, [r7, #28]
 800ca70:	005b      	lsls	r3, r3, #1
 800ca72:	2203      	movs	r2, #3
 800ca74:	fa02 f303 	lsl.w	r3, r2, r3
 800ca78:	43db      	mvns	r3, r3
 800ca7a:	69ba      	ldr	r2, [r7, #24]
 800ca7c:	4013      	ands	r3, r2
 800ca7e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800ca80:	683b      	ldr	r3, [r7, #0]
 800ca82:	68da      	ldr	r2, [r3, #12]
 800ca84:	69fb      	ldr	r3, [r7, #28]
 800ca86:	005b      	lsls	r3, r3, #1
 800ca88:	fa02 f303 	lsl.w	r3, r2, r3
 800ca8c:	69ba      	ldr	r2, [r7, #24]
 800ca8e:	4313      	orrs	r3, r2
 800ca90:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	69ba      	ldr	r2, [r7, #24]
 800ca96:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	685b      	ldr	r3, [r3, #4]
 800ca9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800ca9e:	2201      	movs	r2, #1
 800caa0:	69fb      	ldr	r3, [r7, #28]
 800caa2:	fa02 f303 	lsl.w	r3, r2, r3
 800caa6:	43db      	mvns	r3, r3
 800caa8:	69ba      	ldr	r2, [r7, #24]
 800caaa:	4013      	ands	r3, r2
 800caac:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800caae:	683b      	ldr	r3, [r7, #0]
 800cab0:	685b      	ldr	r3, [r3, #4]
 800cab2:	091b      	lsrs	r3, r3, #4
 800cab4:	f003 0201 	and.w	r2, r3, #1
 800cab8:	69fb      	ldr	r3, [r7, #28]
 800caba:	fa02 f303 	lsl.w	r3, r2, r3
 800cabe:	69ba      	ldr	r2, [r7, #24]
 800cac0:	4313      	orrs	r3, r2
 800cac2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	69ba      	ldr	r2, [r7, #24]
 800cac8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800caca:	683b      	ldr	r3, [r7, #0]
 800cacc:	685b      	ldr	r3, [r3, #4]
 800cace:	f003 0303 	and.w	r3, r3, #3
 800cad2:	2b03      	cmp	r3, #3
 800cad4:	d017      	beq.n	800cb06 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	68db      	ldr	r3, [r3, #12]
 800cada:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800cadc:	69fb      	ldr	r3, [r7, #28]
 800cade:	005b      	lsls	r3, r3, #1
 800cae0:	2203      	movs	r2, #3
 800cae2:	fa02 f303 	lsl.w	r3, r2, r3
 800cae6:	43db      	mvns	r3, r3
 800cae8:	69ba      	ldr	r2, [r7, #24]
 800caea:	4013      	ands	r3, r2
 800caec:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800caee:	683b      	ldr	r3, [r7, #0]
 800caf0:	689a      	ldr	r2, [r3, #8]
 800caf2:	69fb      	ldr	r3, [r7, #28]
 800caf4:	005b      	lsls	r3, r3, #1
 800caf6:	fa02 f303 	lsl.w	r3, r2, r3
 800cafa:	69ba      	ldr	r2, [r7, #24]
 800cafc:	4313      	orrs	r3, r2
 800cafe:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	69ba      	ldr	r2, [r7, #24]
 800cb04:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800cb06:	683b      	ldr	r3, [r7, #0]
 800cb08:	685b      	ldr	r3, [r3, #4]
 800cb0a:	f003 0303 	and.w	r3, r3, #3
 800cb0e:	2b02      	cmp	r3, #2
 800cb10:	d123      	bne.n	800cb5a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800cb12:	69fb      	ldr	r3, [r7, #28]
 800cb14:	08da      	lsrs	r2, r3, #3
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	3208      	adds	r2, #8
 800cb1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800cb20:	69fb      	ldr	r3, [r7, #28]
 800cb22:	f003 0307 	and.w	r3, r3, #7
 800cb26:	009b      	lsls	r3, r3, #2
 800cb28:	220f      	movs	r2, #15
 800cb2a:	fa02 f303 	lsl.w	r3, r2, r3
 800cb2e:	43db      	mvns	r3, r3
 800cb30:	69ba      	ldr	r2, [r7, #24]
 800cb32:	4013      	ands	r3, r2
 800cb34:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800cb36:	683b      	ldr	r3, [r7, #0]
 800cb38:	691a      	ldr	r2, [r3, #16]
 800cb3a:	69fb      	ldr	r3, [r7, #28]
 800cb3c:	f003 0307 	and.w	r3, r3, #7
 800cb40:	009b      	lsls	r3, r3, #2
 800cb42:	fa02 f303 	lsl.w	r3, r2, r3
 800cb46:	69ba      	ldr	r2, [r7, #24]
 800cb48:	4313      	orrs	r3, r2
 800cb4a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800cb4c:	69fb      	ldr	r3, [r7, #28]
 800cb4e:	08da      	lsrs	r2, r3, #3
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	3208      	adds	r2, #8
 800cb54:	69b9      	ldr	r1, [r7, #24]
 800cb56:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800cb60:	69fb      	ldr	r3, [r7, #28]
 800cb62:	005b      	lsls	r3, r3, #1
 800cb64:	2203      	movs	r2, #3
 800cb66:	fa02 f303 	lsl.w	r3, r2, r3
 800cb6a:	43db      	mvns	r3, r3
 800cb6c:	69ba      	ldr	r2, [r7, #24]
 800cb6e:	4013      	ands	r3, r2
 800cb70:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800cb72:	683b      	ldr	r3, [r7, #0]
 800cb74:	685b      	ldr	r3, [r3, #4]
 800cb76:	f003 0203 	and.w	r2, r3, #3
 800cb7a:	69fb      	ldr	r3, [r7, #28]
 800cb7c:	005b      	lsls	r3, r3, #1
 800cb7e:	fa02 f303 	lsl.w	r3, r2, r3
 800cb82:	69ba      	ldr	r2, [r7, #24]
 800cb84:	4313      	orrs	r3, r2
 800cb86:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	69ba      	ldr	r2, [r7, #24]
 800cb8c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800cb8e:	683b      	ldr	r3, [r7, #0]
 800cb90:	685b      	ldr	r3, [r3, #4]
 800cb92:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	f000 80e0 	beq.w	800cd5c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800cb9c:	4b2f      	ldr	r3, [pc, #188]	; (800cc5c <HAL_GPIO_Init+0x238>)
 800cb9e:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800cba2:	4a2e      	ldr	r2, [pc, #184]	; (800cc5c <HAL_GPIO_Init+0x238>)
 800cba4:	f043 0302 	orr.w	r3, r3, #2
 800cba8:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 800cbac:	4b2b      	ldr	r3, [pc, #172]	; (800cc5c <HAL_GPIO_Init+0x238>)
 800cbae:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800cbb2:	f003 0302 	and.w	r3, r3, #2
 800cbb6:	60fb      	str	r3, [r7, #12]
 800cbb8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800cbba:	4a29      	ldr	r2, [pc, #164]	; (800cc60 <HAL_GPIO_Init+0x23c>)
 800cbbc:	69fb      	ldr	r3, [r7, #28]
 800cbbe:	089b      	lsrs	r3, r3, #2
 800cbc0:	3302      	adds	r3, #2
 800cbc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cbc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800cbc8:	69fb      	ldr	r3, [r7, #28]
 800cbca:	f003 0303 	and.w	r3, r3, #3
 800cbce:	009b      	lsls	r3, r3, #2
 800cbd0:	220f      	movs	r2, #15
 800cbd2:	fa02 f303 	lsl.w	r3, r2, r3
 800cbd6:	43db      	mvns	r3, r3
 800cbd8:	69ba      	ldr	r2, [r7, #24]
 800cbda:	4013      	ands	r3, r2
 800cbdc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	4a20      	ldr	r2, [pc, #128]	; (800cc64 <HAL_GPIO_Init+0x240>)
 800cbe2:	4293      	cmp	r3, r2
 800cbe4:	d052      	beq.n	800cc8c <HAL_GPIO_Init+0x268>
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	4a1f      	ldr	r2, [pc, #124]	; (800cc68 <HAL_GPIO_Init+0x244>)
 800cbea:	4293      	cmp	r3, r2
 800cbec:	d031      	beq.n	800cc52 <HAL_GPIO_Init+0x22e>
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	4a1e      	ldr	r2, [pc, #120]	; (800cc6c <HAL_GPIO_Init+0x248>)
 800cbf2:	4293      	cmp	r3, r2
 800cbf4:	d02b      	beq.n	800cc4e <HAL_GPIO_Init+0x22a>
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	4a1d      	ldr	r2, [pc, #116]	; (800cc70 <HAL_GPIO_Init+0x24c>)
 800cbfa:	4293      	cmp	r3, r2
 800cbfc:	d025      	beq.n	800cc4a <HAL_GPIO_Init+0x226>
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	4a1c      	ldr	r2, [pc, #112]	; (800cc74 <HAL_GPIO_Init+0x250>)
 800cc02:	4293      	cmp	r3, r2
 800cc04:	d01f      	beq.n	800cc46 <HAL_GPIO_Init+0x222>
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	4a1b      	ldr	r2, [pc, #108]	; (800cc78 <HAL_GPIO_Init+0x254>)
 800cc0a:	4293      	cmp	r3, r2
 800cc0c:	d019      	beq.n	800cc42 <HAL_GPIO_Init+0x21e>
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	4a1a      	ldr	r2, [pc, #104]	; (800cc7c <HAL_GPIO_Init+0x258>)
 800cc12:	4293      	cmp	r3, r2
 800cc14:	d013      	beq.n	800cc3e <HAL_GPIO_Init+0x21a>
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	4a19      	ldr	r2, [pc, #100]	; (800cc80 <HAL_GPIO_Init+0x25c>)
 800cc1a:	4293      	cmp	r3, r2
 800cc1c:	d00d      	beq.n	800cc3a <HAL_GPIO_Init+0x216>
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	4a18      	ldr	r2, [pc, #96]	; (800cc84 <HAL_GPIO_Init+0x260>)
 800cc22:	4293      	cmp	r3, r2
 800cc24:	d007      	beq.n	800cc36 <HAL_GPIO_Init+0x212>
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	4a17      	ldr	r2, [pc, #92]	; (800cc88 <HAL_GPIO_Init+0x264>)
 800cc2a:	4293      	cmp	r3, r2
 800cc2c:	d101      	bne.n	800cc32 <HAL_GPIO_Init+0x20e>
 800cc2e:	2309      	movs	r3, #9
 800cc30:	e02d      	b.n	800cc8e <HAL_GPIO_Init+0x26a>
 800cc32:	230a      	movs	r3, #10
 800cc34:	e02b      	b.n	800cc8e <HAL_GPIO_Init+0x26a>
 800cc36:	2308      	movs	r3, #8
 800cc38:	e029      	b.n	800cc8e <HAL_GPIO_Init+0x26a>
 800cc3a:	2307      	movs	r3, #7
 800cc3c:	e027      	b.n	800cc8e <HAL_GPIO_Init+0x26a>
 800cc3e:	2306      	movs	r3, #6
 800cc40:	e025      	b.n	800cc8e <HAL_GPIO_Init+0x26a>
 800cc42:	2305      	movs	r3, #5
 800cc44:	e023      	b.n	800cc8e <HAL_GPIO_Init+0x26a>
 800cc46:	2304      	movs	r3, #4
 800cc48:	e021      	b.n	800cc8e <HAL_GPIO_Init+0x26a>
 800cc4a:	2303      	movs	r3, #3
 800cc4c:	e01f      	b.n	800cc8e <HAL_GPIO_Init+0x26a>
 800cc4e:	2302      	movs	r3, #2
 800cc50:	e01d      	b.n	800cc8e <HAL_GPIO_Init+0x26a>
 800cc52:	2301      	movs	r3, #1
 800cc54:	e01b      	b.n	800cc8e <HAL_GPIO_Init+0x26a>
 800cc56:	bf00      	nop
 800cc58:	58000080 	.word	0x58000080
 800cc5c:	58024400 	.word	0x58024400
 800cc60:	58000400 	.word	0x58000400
 800cc64:	58020000 	.word	0x58020000
 800cc68:	58020400 	.word	0x58020400
 800cc6c:	58020800 	.word	0x58020800
 800cc70:	58020c00 	.word	0x58020c00
 800cc74:	58021000 	.word	0x58021000
 800cc78:	58021400 	.word	0x58021400
 800cc7c:	58021800 	.word	0x58021800
 800cc80:	58021c00 	.word	0x58021c00
 800cc84:	58022000 	.word	0x58022000
 800cc88:	58022400 	.word	0x58022400
 800cc8c:	2300      	movs	r3, #0
 800cc8e:	69fa      	ldr	r2, [r7, #28]
 800cc90:	f002 0203 	and.w	r2, r2, #3
 800cc94:	0092      	lsls	r2, r2, #2
 800cc96:	4093      	lsls	r3, r2
 800cc98:	69ba      	ldr	r2, [r7, #24]
 800cc9a:	4313      	orrs	r3, r2
 800cc9c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800cc9e:	4938      	ldr	r1, [pc, #224]	; (800cd80 <HAL_GPIO_Init+0x35c>)
 800cca0:	69fb      	ldr	r3, [r7, #28]
 800cca2:	089b      	lsrs	r3, r3, #2
 800cca4:	3302      	adds	r3, #2
 800cca6:	69ba      	ldr	r2, [r7, #24]
 800cca8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800ccac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800ccb4:	693b      	ldr	r3, [r7, #16]
 800ccb6:	43db      	mvns	r3, r3
 800ccb8:	69ba      	ldr	r2, [r7, #24]
 800ccba:	4013      	ands	r3, r2
 800ccbc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800ccbe:	683b      	ldr	r3, [r7, #0]
 800ccc0:	685b      	ldr	r3, [r3, #4]
 800ccc2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d003      	beq.n	800ccd2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800ccca:	69ba      	ldr	r2, [r7, #24]
 800cccc:	693b      	ldr	r3, [r7, #16]
 800ccce:	4313      	orrs	r3, r2
 800ccd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800ccd2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800ccd6:	69bb      	ldr	r3, [r7, #24]
 800ccd8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800ccda:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ccde:	685b      	ldr	r3, [r3, #4]
 800cce0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800cce2:	693b      	ldr	r3, [r7, #16]
 800cce4:	43db      	mvns	r3, r3
 800cce6:	69ba      	ldr	r2, [r7, #24]
 800cce8:	4013      	ands	r3, r2
 800ccea:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800ccec:	683b      	ldr	r3, [r7, #0]
 800ccee:	685b      	ldr	r3, [r3, #4]
 800ccf0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	d003      	beq.n	800cd00 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800ccf8:	69ba      	ldr	r2, [r7, #24]
 800ccfa:	693b      	ldr	r3, [r7, #16]
 800ccfc:	4313      	orrs	r3, r2
 800ccfe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800cd00:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800cd04:	69bb      	ldr	r3, [r7, #24]
 800cd06:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800cd08:	697b      	ldr	r3, [r7, #20]
 800cd0a:	685b      	ldr	r3, [r3, #4]
 800cd0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800cd0e:	693b      	ldr	r3, [r7, #16]
 800cd10:	43db      	mvns	r3, r3
 800cd12:	69ba      	ldr	r2, [r7, #24]
 800cd14:	4013      	ands	r3, r2
 800cd16:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800cd18:	683b      	ldr	r3, [r7, #0]
 800cd1a:	685b      	ldr	r3, [r3, #4]
 800cd1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d003      	beq.n	800cd2c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800cd24:	69ba      	ldr	r2, [r7, #24]
 800cd26:	693b      	ldr	r3, [r7, #16]
 800cd28:	4313      	orrs	r3, r2
 800cd2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800cd2c:	697b      	ldr	r3, [r7, #20]
 800cd2e:	69ba      	ldr	r2, [r7, #24]
 800cd30:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800cd32:	697b      	ldr	r3, [r7, #20]
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800cd38:	693b      	ldr	r3, [r7, #16]
 800cd3a:	43db      	mvns	r3, r3
 800cd3c:	69ba      	ldr	r2, [r7, #24]
 800cd3e:	4013      	ands	r3, r2
 800cd40:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800cd42:	683b      	ldr	r3, [r7, #0]
 800cd44:	685b      	ldr	r3, [r3, #4]
 800cd46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d003      	beq.n	800cd56 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800cd4e:	69ba      	ldr	r2, [r7, #24]
 800cd50:	693b      	ldr	r3, [r7, #16]
 800cd52:	4313      	orrs	r3, r2
 800cd54:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800cd56:	697b      	ldr	r3, [r7, #20]
 800cd58:	69ba      	ldr	r2, [r7, #24]
 800cd5a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800cd5c:	69fb      	ldr	r3, [r7, #28]
 800cd5e:	3301      	adds	r3, #1
 800cd60:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800cd62:	683b      	ldr	r3, [r7, #0]
 800cd64:	681a      	ldr	r2, [r3, #0]
 800cd66:	69fb      	ldr	r3, [r7, #28]
 800cd68:	fa22 f303 	lsr.w	r3, r2, r3
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	f47f ae63 	bne.w	800ca38 <HAL_GPIO_Init+0x14>
  }
}
 800cd72:	bf00      	nop
 800cd74:	bf00      	nop
 800cd76:	3724      	adds	r7, #36	; 0x24
 800cd78:	46bd      	mov	sp, r7
 800cd7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd7e:	4770      	bx	lr
 800cd80:	58000400 	.word	0x58000400

0800cd84 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800cd84:	b480      	push	{r7}
 800cd86:	b087      	sub	sp, #28
 800cd88:	af00      	add	r7, sp, #0
 800cd8a:	6078      	str	r0, [r7, #4]
 800cd8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800cd8e:	2300      	movs	r3, #0
 800cd90:	617b      	str	r3, [r7, #20]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800cd92:	4b75      	ldr	r3, [pc, #468]	; (800cf68 <HAL_GPIO_DeInit+0x1e4>)
 800cd94:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 800cd96:	e0d9      	b.n	800cf4c <HAL_GPIO_DeInit+0x1c8>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 800cd98:	2201      	movs	r2, #1
 800cd9a:	697b      	ldr	r3, [r7, #20]
 800cd9c:	fa02 f303 	lsl.w	r3, r2, r3
 800cda0:	683a      	ldr	r2, [r7, #0]
 800cda2:	4013      	ands	r3, r2
 800cda4:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 800cda6:	68fb      	ldr	r3, [r7, #12]
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	f000 80cc 	beq.w	800cf46 <HAL_GPIO_DeInit+0x1c2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 800cdae:	4a6f      	ldr	r2, [pc, #444]	; (800cf6c <HAL_GPIO_DeInit+0x1e8>)
 800cdb0:	697b      	ldr	r3, [r7, #20]
 800cdb2:	089b      	lsrs	r3, r3, #2
 800cdb4:	3302      	adds	r3, #2
 800cdb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cdba:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 800cdbc:	697b      	ldr	r3, [r7, #20]
 800cdbe:	f003 0303 	and.w	r3, r3, #3
 800cdc2:	009b      	lsls	r3, r3, #2
 800cdc4:	220f      	movs	r2, #15
 800cdc6:	fa02 f303 	lsl.w	r3, r2, r3
 800cdca:	68ba      	ldr	r2, [r7, #8]
 800cdcc:	4013      	ands	r3, r2
 800cdce:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	4a67      	ldr	r2, [pc, #412]	; (800cf70 <HAL_GPIO_DeInit+0x1ec>)
 800cdd4:	4293      	cmp	r3, r2
 800cdd6:	d037      	beq.n	800ce48 <HAL_GPIO_DeInit+0xc4>
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	4a66      	ldr	r2, [pc, #408]	; (800cf74 <HAL_GPIO_DeInit+0x1f0>)
 800cddc:	4293      	cmp	r3, r2
 800cdde:	d031      	beq.n	800ce44 <HAL_GPIO_DeInit+0xc0>
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	4a65      	ldr	r2, [pc, #404]	; (800cf78 <HAL_GPIO_DeInit+0x1f4>)
 800cde4:	4293      	cmp	r3, r2
 800cde6:	d02b      	beq.n	800ce40 <HAL_GPIO_DeInit+0xbc>
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	4a64      	ldr	r2, [pc, #400]	; (800cf7c <HAL_GPIO_DeInit+0x1f8>)
 800cdec:	4293      	cmp	r3, r2
 800cdee:	d025      	beq.n	800ce3c <HAL_GPIO_DeInit+0xb8>
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	4a63      	ldr	r2, [pc, #396]	; (800cf80 <HAL_GPIO_DeInit+0x1fc>)
 800cdf4:	4293      	cmp	r3, r2
 800cdf6:	d01f      	beq.n	800ce38 <HAL_GPIO_DeInit+0xb4>
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	4a62      	ldr	r2, [pc, #392]	; (800cf84 <HAL_GPIO_DeInit+0x200>)
 800cdfc:	4293      	cmp	r3, r2
 800cdfe:	d019      	beq.n	800ce34 <HAL_GPIO_DeInit+0xb0>
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	4a61      	ldr	r2, [pc, #388]	; (800cf88 <HAL_GPIO_DeInit+0x204>)
 800ce04:	4293      	cmp	r3, r2
 800ce06:	d013      	beq.n	800ce30 <HAL_GPIO_DeInit+0xac>
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	4a60      	ldr	r2, [pc, #384]	; (800cf8c <HAL_GPIO_DeInit+0x208>)
 800ce0c:	4293      	cmp	r3, r2
 800ce0e:	d00d      	beq.n	800ce2c <HAL_GPIO_DeInit+0xa8>
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	4a5f      	ldr	r2, [pc, #380]	; (800cf90 <HAL_GPIO_DeInit+0x20c>)
 800ce14:	4293      	cmp	r3, r2
 800ce16:	d007      	beq.n	800ce28 <HAL_GPIO_DeInit+0xa4>
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	4a5e      	ldr	r2, [pc, #376]	; (800cf94 <HAL_GPIO_DeInit+0x210>)
 800ce1c:	4293      	cmp	r3, r2
 800ce1e:	d101      	bne.n	800ce24 <HAL_GPIO_DeInit+0xa0>
 800ce20:	2309      	movs	r3, #9
 800ce22:	e012      	b.n	800ce4a <HAL_GPIO_DeInit+0xc6>
 800ce24:	230a      	movs	r3, #10
 800ce26:	e010      	b.n	800ce4a <HAL_GPIO_DeInit+0xc6>
 800ce28:	2308      	movs	r3, #8
 800ce2a:	e00e      	b.n	800ce4a <HAL_GPIO_DeInit+0xc6>
 800ce2c:	2307      	movs	r3, #7
 800ce2e:	e00c      	b.n	800ce4a <HAL_GPIO_DeInit+0xc6>
 800ce30:	2306      	movs	r3, #6
 800ce32:	e00a      	b.n	800ce4a <HAL_GPIO_DeInit+0xc6>
 800ce34:	2305      	movs	r3, #5
 800ce36:	e008      	b.n	800ce4a <HAL_GPIO_DeInit+0xc6>
 800ce38:	2304      	movs	r3, #4
 800ce3a:	e006      	b.n	800ce4a <HAL_GPIO_DeInit+0xc6>
 800ce3c:	2303      	movs	r3, #3
 800ce3e:	e004      	b.n	800ce4a <HAL_GPIO_DeInit+0xc6>
 800ce40:	2302      	movs	r3, #2
 800ce42:	e002      	b.n	800ce4a <HAL_GPIO_DeInit+0xc6>
 800ce44:	2301      	movs	r3, #1
 800ce46:	e000      	b.n	800ce4a <HAL_GPIO_DeInit+0xc6>
 800ce48:	2300      	movs	r3, #0
 800ce4a:	697a      	ldr	r2, [r7, #20]
 800ce4c:	f002 0203 	and.w	r2, r2, #3
 800ce50:	0092      	lsls	r2, r2, #2
 800ce52:	4093      	lsls	r3, r2
 800ce54:	68ba      	ldr	r2, [r7, #8]
 800ce56:	429a      	cmp	r2, r3
 800ce58:	d136      	bne.n	800cec8 <HAL_GPIO_DeInit+0x144>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 800ce5a:	693b      	ldr	r3, [r7, #16]
 800ce5c:	681a      	ldr	r2, [r3, #0]
 800ce5e:	68fb      	ldr	r3, [r7, #12]
 800ce60:	43db      	mvns	r3, r3
 800ce62:	401a      	ands	r2, r3
 800ce64:	693b      	ldr	r3, [r7, #16]
 800ce66:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 800ce68:	693b      	ldr	r3, [r7, #16]
 800ce6a:	685a      	ldr	r2, [r3, #4]
 800ce6c:	68fb      	ldr	r3, [r7, #12]
 800ce6e:	43db      	mvns	r3, r3
 800ce70:	401a      	ands	r2, r3
 800ce72:	693b      	ldr	r3, [r7, #16]
 800ce74:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800ce76:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ce7a:	685a      	ldr	r2, [r3, #4]
 800ce7c:	68fb      	ldr	r3, [r7, #12]
 800ce7e:	43db      	mvns	r3, r3
 800ce80:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800ce84:	4013      	ands	r3, r2
 800ce86:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 800ce88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ce8c:	681a      	ldr	r2, [r3, #0]
 800ce8e:	68fb      	ldr	r3, [r7, #12]
 800ce90:	43db      	mvns	r3, r3
 800ce92:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800ce96:	4013      	ands	r3, r2
 800ce98:	600b      	str	r3, [r1, #0]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 800ce9a:	697b      	ldr	r3, [r7, #20]
 800ce9c:	f003 0303 	and.w	r3, r3, #3
 800cea0:	009b      	lsls	r3, r3, #2
 800cea2:	220f      	movs	r2, #15
 800cea4:	fa02 f303 	lsl.w	r3, r2, r3
 800cea8:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800ceaa:	4a30      	ldr	r2, [pc, #192]	; (800cf6c <HAL_GPIO_DeInit+0x1e8>)
 800ceac:	697b      	ldr	r3, [r7, #20]
 800ceae:	089b      	lsrs	r3, r3, #2
 800ceb0:	3302      	adds	r3, #2
 800ceb2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800ceb6:	68bb      	ldr	r3, [r7, #8]
 800ceb8:	43da      	mvns	r2, r3
 800ceba:	482c      	ldr	r0, [pc, #176]	; (800cf6c <HAL_GPIO_DeInit+0x1e8>)
 800cebc:	697b      	ldr	r3, [r7, #20]
 800cebe:	089b      	lsrs	r3, r3, #2
 800cec0:	400a      	ands	r2, r1
 800cec2:	3302      	adds	r3, #2
 800cec4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	681a      	ldr	r2, [r3, #0]
 800cecc:	697b      	ldr	r3, [r7, #20]
 800cece:	005b      	lsls	r3, r3, #1
 800ced0:	2103      	movs	r1, #3
 800ced2:	fa01 f303 	lsl.w	r3, r1, r3
 800ced6:	431a      	orrs	r2, r3
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 800cedc:	697b      	ldr	r3, [r7, #20]
 800cede:	08da      	lsrs	r2, r3, #3
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	3208      	adds	r2, #8
 800cee4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cee8:	697b      	ldr	r3, [r7, #20]
 800ceea:	f003 0307 	and.w	r3, r3, #7
 800ceee:	009b      	lsls	r3, r3, #2
 800cef0:	220f      	movs	r2, #15
 800cef2:	fa02 f303 	lsl.w	r3, r2, r3
 800cef6:	43db      	mvns	r3, r3
 800cef8:	697a      	ldr	r2, [r7, #20]
 800cefa:	08d2      	lsrs	r2, r2, #3
 800cefc:	4019      	ands	r1, r3
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	3208      	adds	r2, #8
 800cf02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	68da      	ldr	r2, [r3, #12]
 800cf0a:	697b      	ldr	r3, [r7, #20]
 800cf0c:	005b      	lsls	r3, r3, #1
 800cf0e:	2103      	movs	r1, #3
 800cf10:	fa01 f303 	lsl.w	r3, r1, r3
 800cf14:	43db      	mvns	r3, r3
 800cf16:	401a      	ands	r2, r3
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	685a      	ldr	r2, [r3, #4]
 800cf20:	2101      	movs	r1, #1
 800cf22:	697b      	ldr	r3, [r7, #20]
 800cf24:	fa01 f303 	lsl.w	r3, r1, r3
 800cf28:	43db      	mvns	r3, r3
 800cf2a:	401a      	ands	r2, r3
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	689a      	ldr	r2, [r3, #8]
 800cf34:	697b      	ldr	r3, [r7, #20]
 800cf36:	005b      	lsls	r3, r3, #1
 800cf38:	2103      	movs	r1, #3
 800cf3a:	fa01 f303 	lsl.w	r3, r1, r3
 800cf3e:	43db      	mvns	r3, r3
 800cf40:	401a      	ands	r2, r3
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	609a      	str	r2, [r3, #8]
    }

    position++;
 800cf46:	697b      	ldr	r3, [r7, #20]
 800cf48:	3301      	adds	r3, #1
 800cf4a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 800cf4c:	683a      	ldr	r2, [r7, #0]
 800cf4e:	697b      	ldr	r3, [r7, #20]
 800cf50:	fa22 f303 	lsr.w	r3, r2, r3
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	f47f af1f 	bne.w	800cd98 <HAL_GPIO_DeInit+0x14>
  }
}
 800cf5a:	bf00      	nop
 800cf5c:	bf00      	nop
 800cf5e:	371c      	adds	r7, #28
 800cf60:	46bd      	mov	sp, r7
 800cf62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf66:	4770      	bx	lr
 800cf68:	58000080 	.word	0x58000080
 800cf6c:	58000400 	.word	0x58000400
 800cf70:	58020000 	.word	0x58020000
 800cf74:	58020400 	.word	0x58020400
 800cf78:	58020800 	.word	0x58020800
 800cf7c:	58020c00 	.word	0x58020c00
 800cf80:	58021000 	.word	0x58021000
 800cf84:	58021400 	.word	0x58021400
 800cf88:	58021800 	.word	0x58021800
 800cf8c:	58021c00 	.word	0x58021c00
 800cf90:	58022000 	.word	0x58022000
 800cf94:	58022400 	.word	0x58022400

0800cf98 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800cf98:	b480      	push	{r7}
 800cf9a:	b085      	sub	sp, #20
 800cf9c:	af00      	add	r7, sp, #0
 800cf9e:	6078      	str	r0, [r7, #4]
 800cfa0:	460b      	mov	r3, r1
 800cfa2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	691a      	ldr	r2, [r3, #16]
 800cfa8:	887b      	ldrh	r3, [r7, #2]
 800cfaa:	4013      	ands	r3, r2
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d002      	beq.n	800cfb6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800cfb0:	2301      	movs	r3, #1
 800cfb2:	73fb      	strb	r3, [r7, #15]
 800cfb4:	e001      	b.n	800cfba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800cfb6:	2300      	movs	r3, #0
 800cfb8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800cfba:	7bfb      	ldrb	r3, [r7, #15]
}
 800cfbc:	4618      	mov	r0, r3
 800cfbe:	3714      	adds	r7, #20
 800cfc0:	46bd      	mov	sp, r7
 800cfc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc6:	4770      	bx	lr

0800cfc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800cfc8:	b480      	push	{r7}
 800cfca:	b083      	sub	sp, #12
 800cfcc:	af00      	add	r7, sp, #0
 800cfce:	6078      	str	r0, [r7, #4]
 800cfd0:	460b      	mov	r3, r1
 800cfd2:	807b      	strh	r3, [r7, #2]
 800cfd4:	4613      	mov	r3, r2
 800cfd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800cfd8:	787b      	ldrb	r3, [r7, #1]
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d003      	beq.n	800cfe6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800cfde:	887a      	ldrh	r2, [r7, #2]
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800cfe4:	e003      	b.n	800cfee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800cfe6:	887b      	ldrh	r3, [r7, #2]
 800cfe8:	041a      	lsls	r2, r3, #16
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	619a      	str	r2, [r3, #24]
}
 800cfee:	bf00      	nop
 800cff0:	370c      	adds	r7, #12
 800cff2:	46bd      	mov	sp, r7
 800cff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cff8:	4770      	bx	lr

0800cffa <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800cffa:	b480      	push	{r7}
 800cffc:	b085      	sub	sp, #20
 800cffe:	af00      	add	r7, sp, #0
 800d000:	6078      	str	r0, [r7, #4]
 800d002:	460b      	mov	r3, r1
 800d004:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	695b      	ldr	r3, [r3, #20]
 800d00a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800d00c:	887a      	ldrh	r2, [r7, #2]
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	4013      	ands	r3, r2
 800d012:	041a      	lsls	r2, r3, #16
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	43d9      	mvns	r1, r3
 800d018:	887b      	ldrh	r3, [r7, #2]
 800d01a:	400b      	ands	r3, r1
 800d01c:	431a      	orrs	r2, r3
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	619a      	str	r2, [r3, #24]
}
 800d022:	bf00      	nop
 800d024:	3714      	adds	r7, #20
 800d026:	46bd      	mov	sp, r7
 800d028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d02c:	4770      	bx	lr

0800d02e <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800d02e:	b580      	push	{r7, lr}
 800d030:	b082      	sub	sp, #8
 800d032:	af00      	add	r7, sp, #0
 800d034:	4603      	mov	r3, r0
 800d036:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800d038:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800d03c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800d040:	88fb      	ldrh	r3, [r7, #6]
 800d042:	4013      	ands	r3, r2
 800d044:	2b00      	cmp	r3, #0
 800d046:	d008      	beq.n	800d05a <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800d048:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800d04c:	88fb      	ldrh	r3, [r7, #6]
 800d04e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800d052:	88fb      	ldrh	r3, [r7, #6]
 800d054:	4618      	mov	r0, r3
 800d056:	f7f6 f919 	bl	800328c <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800d05a:	bf00      	nop
 800d05c:	3708      	adds	r7, #8
 800d05e:	46bd      	mov	sp, r7
 800d060:	bd80      	pop	{r7, pc}
	...

0800d064 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800d064:	b580      	push	{r7, lr}
 800d066:	b082      	sub	sp, #8
 800d068:	af00      	add	r7, sp, #0
 800d06a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d101      	bne.n	800d076 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800d072:	2301      	movs	r3, #1
 800d074:	e07f      	b.n	800d176 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d07c:	b2db      	uxtb	r3, r3
 800d07e:	2b00      	cmp	r3, #0
 800d080:	d106      	bne.n	800d090 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	2200      	movs	r2, #0
 800d086:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800d08a:	6878      	ldr	r0, [r7, #4]
 800d08c:	f7f6 fb9a 	bl	80037c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	2224      	movs	r2, #36	; 0x24
 800d094:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	681a      	ldr	r2, [r3, #0]
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	f022 0201 	bic.w	r2, r2, #1
 800d0a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	685a      	ldr	r2, [r3, #4]
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800d0b4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	689a      	ldr	r2, [r3, #8]
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800d0c4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	68db      	ldr	r3, [r3, #12]
 800d0ca:	2b01      	cmp	r3, #1
 800d0cc:	d107      	bne.n	800d0de <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	689a      	ldr	r2, [r3, #8]
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	681b      	ldr	r3, [r3, #0]
 800d0d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d0da:	609a      	str	r2, [r3, #8]
 800d0dc:	e006      	b.n	800d0ec <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	689a      	ldr	r2, [r3, #8]
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	681b      	ldr	r3, [r3, #0]
 800d0e6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800d0ea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	68db      	ldr	r3, [r3, #12]
 800d0f0:	2b02      	cmp	r3, #2
 800d0f2:	d104      	bne.n	800d0fe <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	681b      	ldr	r3, [r3, #0]
 800d0f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d0fc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	681b      	ldr	r3, [r3, #0]
 800d102:	6859      	ldr	r1, [r3, #4]
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	681a      	ldr	r2, [r3, #0]
 800d108:	4b1d      	ldr	r3, [pc, #116]	; (800d180 <HAL_I2C_Init+0x11c>)
 800d10a:	430b      	orrs	r3, r1
 800d10c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	68da      	ldr	r2, [r3, #12]
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	681b      	ldr	r3, [r3, #0]
 800d118:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800d11c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	691a      	ldr	r2, [r3, #16]
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	695b      	ldr	r3, [r3, #20]
 800d126:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	699b      	ldr	r3, [r3, #24]
 800d12e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	430a      	orrs	r2, r1
 800d136:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	69d9      	ldr	r1, [r3, #28]
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	6a1a      	ldr	r2, [r3, #32]
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	681b      	ldr	r3, [r3, #0]
 800d144:	430a      	orrs	r2, r1
 800d146:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	681b      	ldr	r3, [r3, #0]
 800d14c:	681a      	ldr	r2, [r3, #0]
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	f042 0201 	orr.w	r2, r2, #1
 800d156:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	2200      	movs	r2, #0
 800d15c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	2220      	movs	r2, #32
 800d162:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	2200      	movs	r2, #0
 800d16a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	2200      	movs	r2, #0
 800d170:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800d174:	2300      	movs	r3, #0
}
 800d176:	4618      	mov	r0, r3
 800d178:	3708      	adds	r7, #8
 800d17a:	46bd      	mov	sp, r7
 800d17c:	bd80      	pop	{r7, pc}
 800d17e:	bf00      	nop
 800d180:	02008000 	.word	0x02008000

0800d184 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800d184:	b580      	push	{r7, lr}
 800d186:	b088      	sub	sp, #32
 800d188:	af02      	add	r7, sp, #8
 800d18a:	60f8      	str	r0, [r7, #12]
 800d18c:	607a      	str	r2, [r7, #4]
 800d18e:	461a      	mov	r2, r3
 800d190:	460b      	mov	r3, r1
 800d192:	817b      	strh	r3, [r7, #10]
 800d194:	4613      	mov	r3, r2
 800d196:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d198:	68fb      	ldr	r3, [r7, #12]
 800d19a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d19e:	b2db      	uxtb	r3, r3
 800d1a0:	2b20      	cmp	r3, #32
 800d1a2:	f040 80da 	bne.w	800d35a <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d1a6:	68fb      	ldr	r3, [r7, #12]
 800d1a8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800d1ac:	2b01      	cmp	r3, #1
 800d1ae:	d101      	bne.n	800d1b4 <HAL_I2C_Master_Transmit+0x30>
 800d1b0:	2302      	movs	r3, #2
 800d1b2:	e0d3      	b.n	800d35c <HAL_I2C_Master_Transmit+0x1d8>
 800d1b4:	68fb      	ldr	r3, [r7, #12]
 800d1b6:	2201      	movs	r2, #1
 800d1b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800d1bc:	f7fd f972 	bl	800a4a4 <HAL_GetTick>
 800d1c0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800d1c2:	697b      	ldr	r3, [r7, #20]
 800d1c4:	9300      	str	r3, [sp, #0]
 800d1c6:	2319      	movs	r3, #25
 800d1c8:	2201      	movs	r2, #1
 800d1ca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800d1ce:	68f8      	ldr	r0, [r7, #12]
 800d1d0:	f000 f9e6 	bl	800d5a0 <I2C_WaitOnFlagUntilTimeout>
 800d1d4:	4603      	mov	r3, r0
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d001      	beq.n	800d1de <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800d1da:	2301      	movs	r3, #1
 800d1dc:	e0be      	b.n	800d35c <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800d1de:	68fb      	ldr	r3, [r7, #12]
 800d1e0:	2221      	movs	r2, #33	; 0x21
 800d1e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800d1e6:	68fb      	ldr	r3, [r7, #12]
 800d1e8:	2210      	movs	r2, #16
 800d1ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	2200      	movs	r2, #0
 800d1f2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	687a      	ldr	r2, [r7, #4]
 800d1f8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	893a      	ldrh	r2, [r7, #8]
 800d1fe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800d200:	68fb      	ldr	r3, [r7, #12]
 800d202:	2200      	movs	r2, #0
 800d204:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d206:	68fb      	ldr	r3, [r7, #12]
 800d208:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d20a:	b29b      	uxth	r3, r3
 800d20c:	2bff      	cmp	r3, #255	; 0xff
 800d20e:	d90e      	bls.n	800d22e <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	22ff      	movs	r2, #255	; 0xff
 800d214:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800d216:	68fb      	ldr	r3, [r7, #12]
 800d218:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d21a:	b2da      	uxtb	r2, r3
 800d21c:	8979      	ldrh	r1, [r7, #10]
 800d21e:	4b51      	ldr	r3, [pc, #324]	; (800d364 <HAL_I2C_Master_Transmit+0x1e0>)
 800d220:	9300      	str	r3, [sp, #0]
 800d222:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800d226:	68f8      	ldr	r0, [r7, #12]
 800d228:	f000 fbf6 	bl	800da18 <I2C_TransferConfig>
 800d22c:	e06c      	b.n	800d308 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800d22e:	68fb      	ldr	r3, [r7, #12]
 800d230:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d232:	b29a      	uxth	r2, r3
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d23c:	b2da      	uxtb	r2, r3
 800d23e:	8979      	ldrh	r1, [r7, #10]
 800d240:	4b48      	ldr	r3, [pc, #288]	; (800d364 <HAL_I2C_Master_Transmit+0x1e0>)
 800d242:	9300      	str	r3, [sp, #0]
 800d244:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800d248:	68f8      	ldr	r0, [r7, #12]
 800d24a:	f000 fbe5 	bl	800da18 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800d24e:	e05b      	b.n	800d308 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d250:	697a      	ldr	r2, [r7, #20]
 800d252:	6a39      	ldr	r1, [r7, #32]
 800d254:	68f8      	ldr	r0, [r7, #12]
 800d256:	f000 f9f2 	bl	800d63e <I2C_WaitOnTXISFlagUntilTimeout>
 800d25a:	4603      	mov	r3, r0
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	d001      	beq.n	800d264 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 800d260:	2301      	movs	r3, #1
 800d262:	e07b      	b.n	800d35c <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d268:	781a      	ldrb	r2, [r3, #0]
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	681b      	ldr	r3, [r3, #0]
 800d26e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800d270:	68fb      	ldr	r3, [r7, #12]
 800d272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d274:	1c5a      	adds	r2, r3, #1
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800d27a:	68fb      	ldr	r3, [r7, #12]
 800d27c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d27e:	b29b      	uxth	r3, r3
 800d280:	3b01      	subs	r3, #1
 800d282:	b29a      	uxth	r2, r3
 800d284:	68fb      	ldr	r3, [r7, #12]
 800d286:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d28c:	3b01      	subs	r3, #1
 800d28e:	b29a      	uxth	r2, r3
 800d290:	68fb      	ldr	r3, [r7, #12]
 800d292:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d298:	b29b      	uxth	r3, r3
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	d034      	beq.n	800d308 <HAL_I2C_Master_Transmit+0x184>
 800d29e:	68fb      	ldr	r3, [r7, #12]
 800d2a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d130      	bne.n	800d308 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800d2a6:	697b      	ldr	r3, [r7, #20]
 800d2a8:	9300      	str	r3, [sp, #0]
 800d2aa:	6a3b      	ldr	r3, [r7, #32]
 800d2ac:	2200      	movs	r2, #0
 800d2ae:	2180      	movs	r1, #128	; 0x80
 800d2b0:	68f8      	ldr	r0, [r7, #12]
 800d2b2:	f000 f975 	bl	800d5a0 <I2C_WaitOnFlagUntilTimeout>
 800d2b6:	4603      	mov	r3, r0
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	d001      	beq.n	800d2c0 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 800d2bc:	2301      	movs	r3, #1
 800d2be:	e04d      	b.n	800d35c <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d2c0:	68fb      	ldr	r3, [r7, #12]
 800d2c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d2c4:	b29b      	uxth	r3, r3
 800d2c6:	2bff      	cmp	r3, #255	; 0xff
 800d2c8:	d90e      	bls.n	800d2e8 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	22ff      	movs	r2, #255	; 0xff
 800d2ce:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d2d4:	b2da      	uxtb	r2, r3
 800d2d6:	8979      	ldrh	r1, [r7, #10]
 800d2d8:	2300      	movs	r3, #0
 800d2da:	9300      	str	r3, [sp, #0]
 800d2dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800d2e0:	68f8      	ldr	r0, [r7, #12]
 800d2e2:	f000 fb99 	bl	800da18 <I2C_TransferConfig>
 800d2e6:	e00f      	b.n	800d308 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d2ec:	b29a      	uxth	r2, r3
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d2f6:	b2da      	uxtb	r2, r3
 800d2f8:	8979      	ldrh	r1, [r7, #10]
 800d2fa:	2300      	movs	r3, #0
 800d2fc:	9300      	str	r3, [sp, #0]
 800d2fe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800d302:	68f8      	ldr	r0, [r7, #12]
 800d304:	f000 fb88 	bl	800da18 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d30c:	b29b      	uxth	r3, r3
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d19e      	bne.n	800d250 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d312:	697a      	ldr	r2, [r7, #20]
 800d314:	6a39      	ldr	r1, [r7, #32]
 800d316:	68f8      	ldr	r0, [r7, #12]
 800d318:	f000 f9d8 	bl	800d6cc <I2C_WaitOnSTOPFlagUntilTimeout>
 800d31c:	4603      	mov	r3, r0
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d001      	beq.n	800d326 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800d322:	2301      	movs	r3, #1
 800d324:	e01a      	b.n	800d35c <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	681b      	ldr	r3, [r3, #0]
 800d32a:	2220      	movs	r2, #32
 800d32c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	681b      	ldr	r3, [r3, #0]
 800d332:	6859      	ldr	r1, [r3, #4]
 800d334:	68fb      	ldr	r3, [r7, #12]
 800d336:	681a      	ldr	r2, [r3, #0]
 800d338:	4b0b      	ldr	r3, [pc, #44]	; (800d368 <HAL_I2C_Master_Transmit+0x1e4>)
 800d33a:	400b      	ands	r3, r1
 800d33c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	2220      	movs	r2, #32
 800d342:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	2200      	movs	r2, #0
 800d34a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	2200      	movs	r2, #0
 800d352:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800d356:	2300      	movs	r3, #0
 800d358:	e000      	b.n	800d35c <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800d35a:	2302      	movs	r3, #2
  }
}
 800d35c:	4618      	mov	r0, r3
 800d35e:	3718      	adds	r7, #24
 800d360:	46bd      	mov	sp, r7
 800d362:	bd80      	pop	{r7, pc}
 800d364:	80002000 	.word	0x80002000
 800d368:	fe00e800 	.word	0xfe00e800

0800d36c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800d36c:	b580      	push	{r7, lr}
 800d36e:	b088      	sub	sp, #32
 800d370:	af02      	add	r7, sp, #8
 800d372:	60f8      	str	r0, [r7, #12]
 800d374:	607a      	str	r2, [r7, #4]
 800d376:	461a      	mov	r2, r3
 800d378:	460b      	mov	r3, r1
 800d37a:	817b      	strh	r3, [r7, #10]
 800d37c:	4613      	mov	r3, r2
 800d37e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d386:	b2db      	uxtb	r3, r3
 800d388:	2b20      	cmp	r3, #32
 800d38a:	f040 80db 	bne.w	800d544 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800d394:	2b01      	cmp	r3, #1
 800d396:	d101      	bne.n	800d39c <HAL_I2C_Master_Receive+0x30>
 800d398:	2302      	movs	r3, #2
 800d39a:	e0d4      	b.n	800d546 <HAL_I2C_Master_Receive+0x1da>
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	2201      	movs	r2, #1
 800d3a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800d3a4:	f7fd f87e 	bl	800a4a4 <HAL_GetTick>
 800d3a8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800d3aa:	697b      	ldr	r3, [r7, #20]
 800d3ac:	9300      	str	r3, [sp, #0]
 800d3ae:	2319      	movs	r3, #25
 800d3b0:	2201      	movs	r2, #1
 800d3b2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800d3b6:	68f8      	ldr	r0, [r7, #12]
 800d3b8:	f000 f8f2 	bl	800d5a0 <I2C_WaitOnFlagUntilTimeout>
 800d3bc:	4603      	mov	r3, r0
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d001      	beq.n	800d3c6 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800d3c2:	2301      	movs	r3, #1
 800d3c4:	e0bf      	b.n	800d546 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	2222      	movs	r2, #34	; 0x22
 800d3ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	2210      	movs	r2, #16
 800d3d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d3d6:	68fb      	ldr	r3, [r7, #12]
 800d3d8:	2200      	movs	r2, #0
 800d3da:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800d3dc:	68fb      	ldr	r3, [r7, #12]
 800d3de:	687a      	ldr	r2, [r7, #4]
 800d3e0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	893a      	ldrh	r2, [r7, #8]
 800d3e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	2200      	movs	r2, #0
 800d3ec:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d3f2:	b29b      	uxth	r3, r3
 800d3f4:	2bff      	cmp	r3, #255	; 0xff
 800d3f6:	d90e      	bls.n	800d416 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	22ff      	movs	r2, #255	; 0xff
 800d3fc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800d3fe:	68fb      	ldr	r3, [r7, #12]
 800d400:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d402:	b2da      	uxtb	r2, r3
 800d404:	8979      	ldrh	r1, [r7, #10]
 800d406:	4b52      	ldr	r3, [pc, #328]	; (800d550 <HAL_I2C_Master_Receive+0x1e4>)
 800d408:	9300      	str	r3, [sp, #0]
 800d40a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800d40e:	68f8      	ldr	r0, [r7, #12]
 800d410:	f000 fb02 	bl	800da18 <I2C_TransferConfig>
 800d414:	e06d      	b.n	800d4f2 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d41a:	b29a      	uxth	r2, r3
 800d41c:	68fb      	ldr	r3, [r7, #12]
 800d41e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d424:	b2da      	uxtb	r2, r3
 800d426:	8979      	ldrh	r1, [r7, #10]
 800d428:	4b49      	ldr	r3, [pc, #292]	; (800d550 <HAL_I2C_Master_Receive+0x1e4>)
 800d42a:	9300      	str	r3, [sp, #0]
 800d42c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800d430:	68f8      	ldr	r0, [r7, #12]
 800d432:	f000 faf1 	bl	800da18 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800d436:	e05c      	b.n	800d4f2 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d438:	697a      	ldr	r2, [r7, #20]
 800d43a:	6a39      	ldr	r1, [r7, #32]
 800d43c:	68f8      	ldr	r0, [r7, #12]
 800d43e:	f000 f989 	bl	800d754 <I2C_WaitOnRXNEFlagUntilTimeout>
 800d442:	4603      	mov	r3, r0
 800d444:	2b00      	cmp	r3, #0
 800d446:	d001      	beq.n	800d44c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800d448:	2301      	movs	r3, #1
 800d44a:	e07c      	b.n	800d546 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d452:	68fb      	ldr	r3, [r7, #12]
 800d454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d456:	b2d2      	uxtb	r2, r2
 800d458:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d45e:	1c5a      	adds	r2, r3, #1
 800d460:	68fb      	ldr	r3, [r7, #12]
 800d462:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800d464:	68fb      	ldr	r3, [r7, #12]
 800d466:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d468:	3b01      	subs	r3, #1
 800d46a:	b29a      	uxth	r2, r3
 800d46c:	68fb      	ldr	r3, [r7, #12]
 800d46e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d474:	b29b      	uxth	r3, r3
 800d476:	3b01      	subs	r3, #1
 800d478:	b29a      	uxth	r2, r3
 800d47a:	68fb      	ldr	r3, [r7, #12]
 800d47c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800d47e:	68fb      	ldr	r3, [r7, #12]
 800d480:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d482:	b29b      	uxth	r3, r3
 800d484:	2b00      	cmp	r3, #0
 800d486:	d034      	beq.n	800d4f2 <HAL_I2C_Master_Receive+0x186>
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	d130      	bne.n	800d4f2 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800d490:	697b      	ldr	r3, [r7, #20]
 800d492:	9300      	str	r3, [sp, #0]
 800d494:	6a3b      	ldr	r3, [r7, #32]
 800d496:	2200      	movs	r2, #0
 800d498:	2180      	movs	r1, #128	; 0x80
 800d49a:	68f8      	ldr	r0, [r7, #12]
 800d49c:	f000 f880 	bl	800d5a0 <I2C_WaitOnFlagUntilTimeout>
 800d4a0:	4603      	mov	r3, r0
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	d001      	beq.n	800d4aa <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800d4a6:	2301      	movs	r3, #1
 800d4a8:	e04d      	b.n	800d546 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d4ae:	b29b      	uxth	r3, r3
 800d4b0:	2bff      	cmp	r3, #255	; 0xff
 800d4b2:	d90e      	bls.n	800d4d2 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	22ff      	movs	r2, #255	; 0xff
 800d4b8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d4be:	b2da      	uxtb	r2, r3
 800d4c0:	8979      	ldrh	r1, [r7, #10]
 800d4c2:	2300      	movs	r3, #0
 800d4c4:	9300      	str	r3, [sp, #0]
 800d4c6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800d4ca:	68f8      	ldr	r0, [r7, #12]
 800d4cc:	f000 faa4 	bl	800da18 <I2C_TransferConfig>
 800d4d0:	e00f      	b.n	800d4f2 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800d4d2:	68fb      	ldr	r3, [r7, #12]
 800d4d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d4d6:	b29a      	uxth	r2, r3
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d4dc:	68fb      	ldr	r3, [r7, #12]
 800d4de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d4e0:	b2da      	uxtb	r2, r3
 800d4e2:	8979      	ldrh	r1, [r7, #10]
 800d4e4:	2300      	movs	r3, #0
 800d4e6:	9300      	str	r3, [sp, #0]
 800d4e8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800d4ec:	68f8      	ldr	r0, [r7, #12]
 800d4ee:	f000 fa93 	bl	800da18 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800d4f2:	68fb      	ldr	r3, [r7, #12]
 800d4f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d4f6:	b29b      	uxth	r3, r3
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	d19d      	bne.n	800d438 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d4fc:	697a      	ldr	r2, [r7, #20]
 800d4fe:	6a39      	ldr	r1, [r7, #32]
 800d500:	68f8      	ldr	r0, [r7, #12]
 800d502:	f000 f8e3 	bl	800d6cc <I2C_WaitOnSTOPFlagUntilTimeout>
 800d506:	4603      	mov	r3, r0
 800d508:	2b00      	cmp	r3, #0
 800d50a:	d001      	beq.n	800d510 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800d50c:	2301      	movs	r3, #1
 800d50e:	e01a      	b.n	800d546 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d510:	68fb      	ldr	r3, [r7, #12]
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	2220      	movs	r2, #32
 800d516:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800d518:	68fb      	ldr	r3, [r7, #12]
 800d51a:	681b      	ldr	r3, [r3, #0]
 800d51c:	6859      	ldr	r1, [r3, #4]
 800d51e:	68fb      	ldr	r3, [r7, #12]
 800d520:	681a      	ldr	r2, [r3, #0]
 800d522:	4b0c      	ldr	r3, [pc, #48]	; (800d554 <HAL_I2C_Master_Receive+0x1e8>)
 800d524:	400b      	ands	r3, r1
 800d526:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800d528:	68fb      	ldr	r3, [r7, #12]
 800d52a:	2220      	movs	r2, #32
 800d52c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	2200      	movs	r2, #0
 800d534:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	2200      	movs	r2, #0
 800d53c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800d540:	2300      	movs	r3, #0
 800d542:	e000      	b.n	800d546 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800d544:	2302      	movs	r3, #2
  }
}
 800d546:	4618      	mov	r0, r3
 800d548:	3718      	adds	r7, #24
 800d54a:	46bd      	mov	sp, r7
 800d54c:	bd80      	pop	{r7, pc}
 800d54e:	bf00      	nop
 800d550:	80002400 	.word	0x80002400
 800d554:	fe00e800 	.word	0xfe00e800

0800d558 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800d558:	b480      	push	{r7}
 800d55a:	b083      	sub	sp, #12
 800d55c:	af00      	add	r7, sp, #0
 800d55e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	699b      	ldr	r3, [r3, #24]
 800d566:	f003 0302 	and.w	r3, r3, #2
 800d56a:	2b02      	cmp	r3, #2
 800d56c:	d103      	bne.n	800d576 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	2200      	movs	r2, #0
 800d574:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	699b      	ldr	r3, [r3, #24]
 800d57c:	f003 0301 	and.w	r3, r3, #1
 800d580:	2b01      	cmp	r3, #1
 800d582:	d007      	beq.n	800d594 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	699a      	ldr	r2, [r3, #24]
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	f042 0201 	orr.w	r2, r2, #1
 800d592:	619a      	str	r2, [r3, #24]
  }
}
 800d594:	bf00      	nop
 800d596:	370c      	adds	r7, #12
 800d598:	46bd      	mov	sp, r7
 800d59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d59e:	4770      	bx	lr

0800d5a0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800d5a0:	b580      	push	{r7, lr}
 800d5a2:	b084      	sub	sp, #16
 800d5a4:	af00      	add	r7, sp, #0
 800d5a6:	60f8      	str	r0, [r7, #12]
 800d5a8:	60b9      	str	r1, [r7, #8]
 800d5aa:	603b      	str	r3, [r7, #0]
 800d5ac:	4613      	mov	r3, r2
 800d5ae:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d5b0:	e031      	b.n	800d616 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d5b2:	683b      	ldr	r3, [r7, #0]
 800d5b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d5b8:	d02d      	beq.n	800d616 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d5ba:	f7fc ff73 	bl	800a4a4 <HAL_GetTick>
 800d5be:	4602      	mov	r2, r0
 800d5c0:	69bb      	ldr	r3, [r7, #24]
 800d5c2:	1ad3      	subs	r3, r2, r3
 800d5c4:	683a      	ldr	r2, [r7, #0]
 800d5c6:	429a      	cmp	r2, r3
 800d5c8:	d302      	bcc.n	800d5d0 <I2C_WaitOnFlagUntilTimeout+0x30>
 800d5ca:	683b      	ldr	r3, [r7, #0]
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	d122      	bne.n	800d616 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800d5d0:	68fb      	ldr	r3, [r7, #12]
 800d5d2:	681b      	ldr	r3, [r3, #0]
 800d5d4:	699a      	ldr	r2, [r3, #24]
 800d5d6:	68bb      	ldr	r3, [r7, #8]
 800d5d8:	4013      	ands	r3, r2
 800d5da:	68ba      	ldr	r2, [r7, #8]
 800d5dc:	429a      	cmp	r2, r3
 800d5de:	bf0c      	ite	eq
 800d5e0:	2301      	moveq	r3, #1
 800d5e2:	2300      	movne	r3, #0
 800d5e4:	b2db      	uxtb	r3, r3
 800d5e6:	461a      	mov	r2, r3
 800d5e8:	79fb      	ldrb	r3, [r7, #7]
 800d5ea:	429a      	cmp	r2, r3
 800d5ec:	d113      	bne.n	800d616 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d5ee:	68fb      	ldr	r3, [r7, #12]
 800d5f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d5f2:	f043 0220 	orr.w	r2, r3, #32
 800d5f6:	68fb      	ldr	r3, [r7, #12]
 800d5f8:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	2220      	movs	r2, #32
 800d5fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	2200      	movs	r2, #0
 800d606:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800d60a:	68fb      	ldr	r3, [r7, #12]
 800d60c:	2200      	movs	r2, #0
 800d60e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 800d612:	2301      	movs	r3, #1
 800d614:	e00f      	b.n	800d636 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d616:	68fb      	ldr	r3, [r7, #12]
 800d618:	681b      	ldr	r3, [r3, #0]
 800d61a:	699a      	ldr	r2, [r3, #24]
 800d61c:	68bb      	ldr	r3, [r7, #8]
 800d61e:	4013      	ands	r3, r2
 800d620:	68ba      	ldr	r2, [r7, #8]
 800d622:	429a      	cmp	r2, r3
 800d624:	bf0c      	ite	eq
 800d626:	2301      	moveq	r3, #1
 800d628:	2300      	movne	r3, #0
 800d62a:	b2db      	uxtb	r3, r3
 800d62c:	461a      	mov	r2, r3
 800d62e:	79fb      	ldrb	r3, [r7, #7]
 800d630:	429a      	cmp	r2, r3
 800d632:	d0be      	beq.n	800d5b2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d634:	2300      	movs	r3, #0
}
 800d636:	4618      	mov	r0, r3
 800d638:	3710      	adds	r7, #16
 800d63a:	46bd      	mov	sp, r7
 800d63c:	bd80      	pop	{r7, pc}

0800d63e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800d63e:	b580      	push	{r7, lr}
 800d640:	b084      	sub	sp, #16
 800d642:	af00      	add	r7, sp, #0
 800d644:	60f8      	str	r0, [r7, #12]
 800d646:	60b9      	str	r1, [r7, #8]
 800d648:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800d64a:	e033      	b.n	800d6b4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800d64c:	687a      	ldr	r2, [r7, #4]
 800d64e:	68b9      	ldr	r1, [r7, #8]
 800d650:	68f8      	ldr	r0, [r7, #12]
 800d652:	f000 f901 	bl	800d858 <I2C_IsErrorOccurred>
 800d656:	4603      	mov	r3, r0
 800d658:	2b00      	cmp	r3, #0
 800d65a:	d001      	beq.n	800d660 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800d65c:	2301      	movs	r3, #1
 800d65e:	e031      	b.n	800d6c4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d660:	68bb      	ldr	r3, [r7, #8]
 800d662:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d666:	d025      	beq.n	800d6b4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d668:	f7fc ff1c 	bl	800a4a4 <HAL_GetTick>
 800d66c:	4602      	mov	r2, r0
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	1ad3      	subs	r3, r2, r3
 800d672:	68ba      	ldr	r2, [r7, #8]
 800d674:	429a      	cmp	r2, r3
 800d676:	d302      	bcc.n	800d67e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800d678:	68bb      	ldr	r3, [r7, #8]
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d11a      	bne.n	800d6b4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800d67e:	68fb      	ldr	r3, [r7, #12]
 800d680:	681b      	ldr	r3, [r3, #0]
 800d682:	699b      	ldr	r3, [r3, #24]
 800d684:	f003 0302 	and.w	r3, r3, #2
 800d688:	2b02      	cmp	r3, #2
 800d68a:	d013      	beq.n	800d6b4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d68c:	68fb      	ldr	r3, [r7, #12]
 800d68e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d690:	f043 0220 	orr.w	r2, r3, #32
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	2220      	movs	r2, #32
 800d69c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	2200      	movs	r2, #0
 800d6a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800d6a8:	68fb      	ldr	r3, [r7, #12]
 800d6aa:	2200      	movs	r2, #0
 800d6ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800d6b0:	2301      	movs	r3, #1
 800d6b2:	e007      	b.n	800d6c4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	681b      	ldr	r3, [r3, #0]
 800d6b8:	699b      	ldr	r3, [r3, #24]
 800d6ba:	f003 0302 	and.w	r3, r3, #2
 800d6be:	2b02      	cmp	r3, #2
 800d6c0:	d1c4      	bne.n	800d64c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800d6c2:	2300      	movs	r3, #0
}
 800d6c4:	4618      	mov	r0, r3
 800d6c6:	3710      	adds	r7, #16
 800d6c8:	46bd      	mov	sp, r7
 800d6ca:	bd80      	pop	{r7, pc}

0800d6cc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800d6cc:	b580      	push	{r7, lr}
 800d6ce:	b084      	sub	sp, #16
 800d6d0:	af00      	add	r7, sp, #0
 800d6d2:	60f8      	str	r0, [r7, #12]
 800d6d4:	60b9      	str	r1, [r7, #8]
 800d6d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800d6d8:	e02f      	b.n	800d73a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800d6da:	687a      	ldr	r2, [r7, #4]
 800d6dc:	68b9      	ldr	r1, [r7, #8]
 800d6de:	68f8      	ldr	r0, [r7, #12]
 800d6e0:	f000 f8ba 	bl	800d858 <I2C_IsErrorOccurred>
 800d6e4:	4603      	mov	r3, r0
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d001      	beq.n	800d6ee <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800d6ea:	2301      	movs	r3, #1
 800d6ec:	e02d      	b.n	800d74a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d6ee:	f7fc fed9 	bl	800a4a4 <HAL_GetTick>
 800d6f2:	4602      	mov	r2, r0
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	1ad3      	subs	r3, r2, r3
 800d6f8:	68ba      	ldr	r2, [r7, #8]
 800d6fa:	429a      	cmp	r2, r3
 800d6fc:	d302      	bcc.n	800d704 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800d6fe:	68bb      	ldr	r3, [r7, #8]
 800d700:	2b00      	cmp	r3, #0
 800d702:	d11a      	bne.n	800d73a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800d704:	68fb      	ldr	r3, [r7, #12]
 800d706:	681b      	ldr	r3, [r3, #0]
 800d708:	699b      	ldr	r3, [r3, #24]
 800d70a:	f003 0320 	and.w	r3, r3, #32
 800d70e:	2b20      	cmp	r3, #32
 800d710:	d013      	beq.n	800d73a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d716:	f043 0220 	orr.w	r2, r3, #32
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	2220      	movs	r2, #32
 800d722:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	2200      	movs	r2, #0
 800d72a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	2200      	movs	r2, #0
 800d732:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800d736:	2301      	movs	r3, #1
 800d738:	e007      	b.n	800d74a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	699b      	ldr	r3, [r3, #24]
 800d740:	f003 0320 	and.w	r3, r3, #32
 800d744:	2b20      	cmp	r3, #32
 800d746:	d1c8      	bne.n	800d6da <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800d748:	2300      	movs	r3, #0
}
 800d74a:	4618      	mov	r0, r3
 800d74c:	3710      	adds	r7, #16
 800d74e:	46bd      	mov	sp, r7
 800d750:	bd80      	pop	{r7, pc}
	...

0800d754 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800d754:	b580      	push	{r7, lr}
 800d756:	b084      	sub	sp, #16
 800d758:	af00      	add	r7, sp, #0
 800d75a:	60f8      	str	r0, [r7, #12]
 800d75c:	60b9      	str	r1, [r7, #8]
 800d75e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800d760:	e06b      	b.n	800d83a <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800d762:	687a      	ldr	r2, [r7, #4]
 800d764:	68b9      	ldr	r1, [r7, #8]
 800d766:	68f8      	ldr	r0, [r7, #12]
 800d768:	f000 f876 	bl	800d858 <I2C_IsErrorOccurred>
 800d76c:	4603      	mov	r3, r0
 800d76e:	2b00      	cmp	r3, #0
 800d770:	d001      	beq.n	800d776 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800d772:	2301      	movs	r3, #1
 800d774:	e069      	b.n	800d84a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800d776:	68fb      	ldr	r3, [r7, #12]
 800d778:	681b      	ldr	r3, [r3, #0]
 800d77a:	699b      	ldr	r3, [r3, #24]
 800d77c:	f003 0320 	and.w	r3, r3, #32
 800d780:	2b20      	cmp	r3, #32
 800d782:	d138      	bne.n	800d7f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800d784:	68fb      	ldr	r3, [r7, #12]
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	699b      	ldr	r3, [r3, #24]
 800d78a:	f003 0304 	and.w	r3, r3, #4
 800d78e:	2b04      	cmp	r3, #4
 800d790:	d105      	bne.n	800d79e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800d792:	68fb      	ldr	r3, [r7, #12]
 800d794:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d796:	2b00      	cmp	r3, #0
 800d798:	d001      	beq.n	800d79e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800d79a:	2300      	movs	r3, #0
 800d79c:	e055      	b.n	800d84a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	681b      	ldr	r3, [r3, #0]
 800d7a2:	699b      	ldr	r3, [r3, #24]
 800d7a4:	f003 0310 	and.w	r3, r3, #16
 800d7a8:	2b10      	cmp	r3, #16
 800d7aa:	d107      	bne.n	800d7bc <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d7ac:	68fb      	ldr	r3, [r7, #12]
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	2210      	movs	r2, #16
 800d7b2:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800d7b4:	68fb      	ldr	r3, [r7, #12]
 800d7b6:	2204      	movs	r2, #4
 800d7b8:	645a      	str	r2, [r3, #68]	; 0x44
 800d7ba:	e002      	b.n	800d7c2 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d7bc:	68fb      	ldr	r3, [r7, #12]
 800d7be:	2200      	movs	r2, #0
 800d7c0:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	681b      	ldr	r3, [r3, #0]
 800d7c6:	2220      	movs	r2, #32
 800d7c8:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	681b      	ldr	r3, [r3, #0]
 800d7ce:	6859      	ldr	r1, [r3, #4]
 800d7d0:	68fb      	ldr	r3, [r7, #12]
 800d7d2:	681a      	ldr	r2, [r3, #0]
 800d7d4:	4b1f      	ldr	r3, [pc, #124]	; (800d854 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 800d7d6:	400b      	ands	r3, r1
 800d7d8:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800d7da:	68fb      	ldr	r3, [r7, #12]
 800d7dc:	2220      	movs	r2, #32
 800d7de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800d7e2:	68fb      	ldr	r3, [r7, #12]
 800d7e4:	2200      	movs	r2, #0
 800d7e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d7ea:	68fb      	ldr	r3, [r7, #12]
 800d7ec:	2200      	movs	r2, #0
 800d7ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800d7f2:	2301      	movs	r3, #1
 800d7f4:	e029      	b.n	800d84a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d7f6:	f7fc fe55 	bl	800a4a4 <HAL_GetTick>
 800d7fa:	4602      	mov	r2, r0
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	1ad3      	subs	r3, r2, r3
 800d800:	68ba      	ldr	r2, [r7, #8]
 800d802:	429a      	cmp	r2, r3
 800d804:	d302      	bcc.n	800d80c <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 800d806:	68bb      	ldr	r3, [r7, #8]
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d116      	bne.n	800d83a <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800d80c:	68fb      	ldr	r3, [r7, #12]
 800d80e:	681b      	ldr	r3, [r3, #0]
 800d810:	699b      	ldr	r3, [r3, #24]
 800d812:	f003 0304 	and.w	r3, r3, #4
 800d816:	2b04      	cmp	r3, #4
 800d818:	d00f      	beq.n	800d83a <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d81a:	68fb      	ldr	r3, [r7, #12]
 800d81c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d81e:	f043 0220 	orr.w	r2, r3, #32
 800d822:	68fb      	ldr	r3, [r7, #12]
 800d824:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800d826:	68fb      	ldr	r3, [r7, #12]
 800d828:	2220      	movs	r2, #32
 800d82a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	2200      	movs	r2, #0
 800d832:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800d836:	2301      	movs	r3, #1
 800d838:	e007      	b.n	800d84a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	681b      	ldr	r3, [r3, #0]
 800d83e:	699b      	ldr	r3, [r3, #24]
 800d840:	f003 0304 	and.w	r3, r3, #4
 800d844:	2b04      	cmp	r3, #4
 800d846:	d18c      	bne.n	800d762 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800d848:	2300      	movs	r3, #0
}
 800d84a:	4618      	mov	r0, r3
 800d84c:	3710      	adds	r7, #16
 800d84e:	46bd      	mov	sp, r7
 800d850:	bd80      	pop	{r7, pc}
 800d852:	bf00      	nop
 800d854:	fe00e800 	.word	0xfe00e800

0800d858 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800d858:	b580      	push	{r7, lr}
 800d85a:	b08a      	sub	sp, #40	; 0x28
 800d85c:	af00      	add	r7, sp, #0
 800d85e:	60f8      	str	r0, [r7, #12]
 800d860:	60b9      	str	r1, [r7, #8]
 800d862:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d864:	2300      	movs	r3, #0
 800d866:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800d86a:	68fb      	ldr	r3, [r7, #12]
 800d86c:	681b      	ldr	r3, [r3, #0]
 800d86e:	699b      	ldr	r3, [r3, #24]
 800d870:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800d872:	2300      	movs	r3, #0
 800d874:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800d87a:	69bb      	ldr	r3, [r7, #24]
 800d87c:	f003 0310 	and.w	r3, r3, #16
 800d880:	2b00      	cmp	r3, #0
 800d882:	d068      	beq.n	800d956 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d884:	68fb      	ldr	r3, [r7, #12]
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	2210      	movs	r2, #16
 800d88a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800d88c:	e049      	b.n	800d922 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800d88e:	68bb      	ldr	r3, [r7, #8]
 800d890:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d894:	d045      	beq.n	800d922 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800d896:	f7fc fe05 	bl	800a4a4 <HAL_GetTick>
 800d89a:	4602      	mov	r2, r0
 800d89c:	69fb      	ldr	r3, [r7, #28]
 800d89e:	1ad3      	subs	r3, r2, r3
 800d8a0:	68ba      	ldr	r2, [r7, #8]
 800d8a2:	429a      	cmp	r2, r3
 800d8a4:	d302      	bcc.n	800d8ac <I2C_IsErrorOccurred+0x54>
 800d8a6:	68bb      	ldr	r3, [r7, #8]
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d13a      	bne.n	800d922 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800d8ac:	68fb      	ldr	r3, [r7, #12]
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	685b      	ldr	r3, [r3, #4]
 800d8b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d8b6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800d8b8:	68fb      	ldr	r3, [r7, #12]
 800d8ba:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800d8be:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800d8c0:	68fb      	ldr	r3, [r7, #12]
 800d8c2:	681b      	ldr	r3, [r3, #0]
 800d8c4:	699b      	ldr	r3, [r3, #24]
 800d8c6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d8ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d8ce:	d121      	bne.n	800d914 <I2C_IsErrorOccurred+0xbc>
 800d8d0:	697b      	ldr	r3, [r7, #20]
 800d8d2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800d8d6:	d01d      	beq.n	800d914 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800d8d8:	7cfb      	ldrb	r3, [r7, #19]
 800d8da:	2b20      	cmp	r3, #32
 800d8dc:	d01a      	beq.n	800d914 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	681b      	ldr	r3, [r3, #0]
 800d8e2:	685a      	ldr	r2, [r3, #4]
 800d8e4:	68fb      	ldr	r3, [r7, #12]
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d8ec:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800d8ee:	f7fc fdd9 	bl	800a4a4 <HAL_GetTick>
 800d8f2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800d8f4:	e00e      	b.n	800d914 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800d8f6:	f7fc fdd5 	bl	800a4a4 <HAL_GetTick>
 800d8fa:	4602      	mov	r2, r0
 800d8fc:	69fb      	ldr	r3, [r7, #28]
 800d8fe:	1ad3      	subs	r3, r2, r3
 800d900:	2b19      	cmp	r3, #25
 800d902:	d907      	bls.n	800d914 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800d904:	6a3b      	ldr	r3, [r7, #32]
 800d906:	f043 0320 	orr.w	r3, r3, #32
 800d90a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800d90c:	2301      	movs	r3, #1
 800d90e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 800d912:	e006      	b.n	800d922 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800d914:	68fb      	ldr	r3, [r7, #12]
 800d916:	681b      	ldr	r3, [r3, #0]
 800d918:	699b      	ldr	r3, [r3, #24]
 800d91a:	f003 0320 	and.w	r3, r3, #32
 800d91e:	2b20      	cmp	r3, #32
 800d920:	d1e9      	bne.n	800d8f6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800d922:	68fb      	ldr	r3, [r7, #12]
 800d924:	681b      	ldr	r3, [r3, #0]
 800d926:	699b      	ldr	r3, [r3, #24]
 800d928:	f003 0320 	and.w	r3, r3, #32
 800d92c:	2b20      	cmp	r3, #32
 800d92e:	d003      	beq.n	800d938 <I2C_IsErrorOccurred+0xe0>
 800d930:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d934:	2b00      	cmp	r3, #0
 800d936:	d0aa      	beq.n	800d88e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800d938:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d103      	bne.n	800d948 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d940:	68fb      	ldr	r3, [r7, #12]
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	2220      	movs	r2, #32
 800d946:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800d948:	6a3b      	ldr	r3, [r7, #32]
 800d94a:	f043 0304 	orr.w	r3, r3, #4
 800d94e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800d950:	2301      	movs	r3, #1
 800d952:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800d956:	68fb      	ldr	r3, [r7, #12]
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	699b      	ldr	r3, [r3, #24]
 800d95c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800d95e:	69bb      	ldr	r3, [r7, #24]
 800d960:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d964:	2b00      	cmp	r3, #0
 800d966:	d00b      	beq.n	800d980 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800d968:	6a3b      	ldr	r3, [r7, #32]
 800d96a:	f043 0301 	orr.w	r3, r3, #1
 800d96e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800d970:	68fb      	ldr	r3, [r7, #12]
 800d972:	681b      	ldr	r3, [r3, #0]
 800d974:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d978:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800d97a:	2301      	movs	r3, #1
 800d97c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800d980:	69bb      	ldr	r3, [r7, #24]
 800d982:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d986:	2b00      	cmp	r3, #0
 800d988:	d00b      	beq.n	800d9a2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800d98a:	6a3b      	ldr	r3, [r7, #32]
 800d98c:	f043 0308 	orr.w	r3, r3, #8
 800d990:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800d992:	68fb      	ldr	r3, [r7, #12]
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800d99a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800d99c:	2301      	movs	r3, #1
 800d99e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800d9a2:	69bb      	ldr	r3, [r7, #24]
 800d9a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	d00b      	beq.n	800d9c4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800d9ac:	6a3b      	ldr	r3, [r7, #32]
 800d9ae:	f043 0302 	orr.w	r3, r3, #2
 800d9b2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800d9b4:	68fb      	ldr	r3, [r7, #12]
 800d9b6:	681b      	ldr	r3, [r3, #0]
 800d9b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d9bc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800d9be:	2301      	movs	r3, #1
 800d9c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800d9c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	d01c      	beq.n	800da06 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800d9cc:	68f8      	ldr	r0, [r7, #12]
 800d9ce:	f7ff fdc3 	bl	800d558 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800d9d2:	68fb      	ldr	r3, [r7, #12]
 800d9d4:	681b      	ldr	r3, [r3, #0]
 800d9d6:	6859      	ldr	r1, [r3, #4]
 800d9d8:	68fb      	ldr	r3, [r7, #12]
 800d9da:	681a      	ldr	r2, [r3, #0]
 800d9dc:	4b0d      	ldr	r3, [pc, #52]	; (800da14 <I2C_IsErrorOccurred+0x1bc>)
 800d9de:	400b      	ands	r3, r1
 800d9e0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800d9e2:	68fb      	ldr	r3, [r7, #12]
 800d9e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d9e6:	6a3b      	ldr	r3, [r7, #32]
 800d9e8:	431a      	orrs	r2, r3
 800d9ea:	68fb      	ldr	r3, [r7, #12]
 800d9ec:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	2220      	movs	r2, #32
 800d9f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800d9f6:	68fb      	ldr	r3, [r7, #12]
 800d9f8:	2200      	movs	r2, #0
 800d9fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d9fe:	68fb      	ldr	r3, [r7, #12]
 800da00:	2200      	movs	r2, #0
 800da02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800da06:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800da0a:	4618      	mov	r0, r3
 800da0c:	3728      	adds	r7, #40	; 0x28
 800da0e:	46bd      	mov	sp, r7
 800da10:	bd80      	pop	{r7, pc}
 800da12:	bf00      	nop
 800da14:	fe00e800 	.word	0xfe00e800

0800da18 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800da18:	b480      	push	{r7}
 800da1a:	b087      	sub	sp, #28
 800da1c:	af00      	add	r7, sp, #0
 800da1e:	60f8      	str	r0, [r7, #12]
 800da20:	607b      	str	r3, [r7, #4]
 800da22:	460b      	mov	r3, r1
 800da24:	817b      	strh	r3, [r7, #10]
 800da26:	4613      	mov	r3, r2
 800da28:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800da2a:	897b      	ldrh	r3, [r7, #10]
 800da2c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800da30:	7a7b      	ldrb	r3, [r7, #9]
 800da32:	041b      	lsls	r3, r3, #16
 800da34:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800da38:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800da3e:	6a3b      	ldr	r3, [r7, #32]
 800da40:	4313      	orrs	r3, r2
 800da42:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800da46:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	685a      	ldr	r2, [r3, #4]
 800da4e:	6a3b      	ldr	r3, [r7, #32]
 800da50:	0d5b      	lsrs	r3, r3, #21
 800da52:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800da56:	4b08      	ldr	r3, [pc, #32]	; (800da78 <I2C_TransferConfig+0x60>)
 800da58:	430b      	orrs	r3, r1
 800da5a:	43db      	mvns	r3, r3
 800da5c:	ea02 0103 	and.w	r1, r2, r3
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	681b      	ldr	r3, [r3, #0]
 800da64:	697a      	ldr	r2, [r7, #20]
 800da66:	430a      	orrs	r2, r1
 800da68:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800da6a:	bf00      	nop
 800da6c:	371c      	adds	r7, #28
 800da6e:	46bd      	mov	sp, r7
 800da70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da74:	4770      	bx	lr
 800da76:	bf00      	nop
 800da78:	03ff63ff 	.word	0x03ff63ff

0800da7c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800da7c:	b480      	push	{r7}
 800da7e:	b083      	sub	sp, #12
 800da80:	af00      	add	r7, sp, #0
 800da82:	6078      	str	r0, [r7, #4]
 800da84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800da8c:	b2db      	uxtb	r3, r3
 800da8e:	2b20      	cmp	r3, #32
 800da90:	d138      	bne.n	800db04 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800da98:	2b01      	cmp	r3, #1
 800da9a:	d101      	bne.n	800daa0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800da9c:	2302      	movs	r3, #2
 800da9e:	e032      	b.n	800db06 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	2201      	movs	r2, #1
 800daa4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	2224      	movs	r2, #36	; 0x24
 800daac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	681b      	ldr	r3, [r3, #0]
 800dab4:	681a      	ldr	r2, [r3, #0]
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	681b      	ldr	r3, [r3, #0]
 800daba:	f022 0201 	bic.w	r2, r2, #1
 800dabe:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	681b      	ldr	r3, [r3, #0]
 800dac4:	681a      	ldr	r2, [r3, #0]
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	681b      	ldr	r3, [r3, #0]
 800daca:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800dace:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	6819      	ldr	r1, [r3, #0]
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	681b      	ldr	r3, [r3, #0]
 800dada:	683a      	ldr	r2, [r7, #0]
 800dadc:	430a      	orrs	r2, r1
 800dade:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	681b      	ldr	r3, [r3, #0]
 800dae4:	681a      	ldr	r2, [r3, #0]
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	681b      	ldr	r3, [r3, #0]
 800daea:	f042 0201 	orr.w	r2, r2, #1
 800daee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	2220      	movs	r2, #32
 800daf4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	2200      	movs	r2, #0
 800dafc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800db00:	2300      	movs	r3, #0
 800db02:	e000      	b.n	800db06 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800db04:	2302      	movs	r3, #2
  }
}
 800db06:	4618      	mov	r0, r3
 800db08:	370c      	adds	r7, #12
 800db0a:	46bd      	mov	sp, r7
 800db0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db10:	4770      	bx	lr

0800db12 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800db12:	b480      	push	{r7}
 800db14:	b085      	sub	sp, #20
 800db16:	af00      	add	r7, sp, #0
 800db18:	6078      	str	r0, [r7, #4]
 800db1a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800db22:	b2db      	uxtb	r3, r3
 800db24:	2b20      	cmp	r3, #32
 800db26:	d139      	bne.n	800db9c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800db2e:	2b01      	cmp	r3, #1
 800db30:	d101      	bne.n	800db36 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800db32:	2302      	movs	r3, #2
 800db34:	e033      	b.n	800db9e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	2201      	movs	r2, #1
 800db3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	2224      	movs	r2, #36	; 0x24
 800db42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	681b      	ldr	r3, [r3, #0]
 800db4a:	681a      	ldr	r2, [r3, #0]
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	681b      	ldr	r3, [r3, #0]
 800db50:	f022 0201 	bic.w	r2, r2, #1
 800db54:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	681b      	ldr	r3, [r3, #0]
 800db5a:	681b      	ldr	r3, [r3, #0]
 800db5c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800db5e:	68fb      	ldr	r3, [r7, #12]
 800db60:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800db64:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800db66:	683b      	ldr	r3, [r7, #0]
 800db68:	021b      	lsls	r3, r3, #8
 800db6a:	68fa      	ldr	r2, [r7, #12]
 800db6c:	4313      	orrs	r3, r2
 800db6e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	68fa      	ldr	r2, [r7, #12]
 800db76:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	681a      	ldr	r2, [r3, #0]
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	681b      	ldr	r3, [r3, #0]
 800db82:	f042 0201 	orr.w	r2, r2, #1
 800db86:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	2220      	movs	r2, #32
 800db8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	2200      	movs	r2, #0
 800db94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800db98:	2300      	movs	r3, #0
 800db9a:	e000      	b.n	800db9e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800db9c:	2302      	movs	r3, #2
  }
}
 800db9e:	4618      	mov	r0, r3
 800dba0:	3714      	adds	r7, #20
 800dba2:	46bd      	mov	sp, r7
 800dba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dba8:	4770      	bx	lr
	...

0800dbac <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800dbac:	b580      	push	{r7, lr}
 800dbae:	b084      	sub	sp, #16
 800dbb0:	af00      	add	r7, sp, #0
 800dbb2:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800dbb4:	4b29      	ldr	r3, [pc, #164]	; (800dc5c <HAL_PWREx_ConfigSupply+0xb0>)
 800dbb6:	68db      	ldr	r3, [r3, #12]
 800dbb8:	f003 0307 	and.w	r3, r3, #7
 800dbbc:	2b06      	cmp	r3, #6
 800dbbe:	d00a      	beq.n	800dbd6 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800dbc0:	4b26      	ldr	r3, [pc, #152]	; (800dc5c <HAL_PWREx_ConfigSupply+0xb0>)
 800dbc2:	68db      	ldr	r3, [r3, #12]
 800dbc4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800dbc8:	687a      	ldr	r2, [r7, #4]
 800dbca:	429a      	cmp	r2, r3
 800dbcc:	d001      	beq.n	800dbd2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800dbce:	2301      	movs	r3, #1
 800dbd0:	e040      	b.n	800dc54 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800dbd2:	2300      	movs	r3, #0
 800dbd4:	e03e      	b.n	800dc54 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800dbd6:	4b21      	ldr	r3, [pc, #132]	; (800dc5c <HAL_PWREx_ConfigSupply+0xb0>)
 800dbd8:	68db      	ldr	r3, [r3, #12]
 800dbda:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 800dbde:	491f      	ldr	r1, [pc, #124]	; (800dc5c <HAL_PWREx_ConfigSupply+0xb0>)
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	4313      	orrs	r3, r2
 800dbe4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800dbe6:	f7fc fc5d 	bl	800a4a4 <HAL_GetTick>
 800dbea:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800dbec:	e009      	b.n	800dc02 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800dbee:	f7fc fc59 	bl	800a4a4 <HAL_GetTick>
 800dbf2:	4602      	mov	r2, r0
 800dbf4:	68fb      	ldr	r3, [r7, #12]
 800dbf6:	1ad3      	subs	r3, r2, r3
 800dbf8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800dbfc:	d901      	bls.n	800dc02 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800dbfe:	2301      	movs	r3, #1
 800dc00:	e028      	b.n	800dc54 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800dc02:	4b16      	ldr	r3, [pc, #88]	; (800dc5c <HAL_PWREx_ConfigSupply+0xb0>)
 800dc04:	685b      	ldr	r3, [r3, #4]
 800dc06:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800dc0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800dc0e:	d1ee      	bne.n	800dbee <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	2b1e      	cmp	r3, #30
 800dc14:	d008      	beq.n	800dc28 <HAL_PWREx_ConfigSupply+0x7c>
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	2b2e      	cmp	r3, #46	; 0x2e
 800dc1a:	d005      	beq.n	800dc28 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	2b1d      	cmp	r3, #29
 800dc20:	d002      	beq.n	800dc28 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	2b2d      	cmp	r3, #45	; 0x2d
 800dc26:	d114      	bne.n	800dc52 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 800dc28:	f7fc fc3c 	bl	800a4a4 <HAL_GetTick>
 800dc2c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800dc2e:	e009      	b.n	800dc44 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800dc30:	f7fc fc38 	bl	800a4a4 <HAL_GetTick>
 800dc34:	4602      	mov	r2, r0
 800dc36:	68fb      	ldr	r3, [r7, #12]
 800dc38:	1ad3      	subs	r3, r2, r3
 800dc3a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800dc3e:	d901      	bls.n	800dc44 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 800dc40:	2301      	movs	r3, #1
 800dc42:	e007      	b.n	800dc54 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800dc44:	4b05      	ldr	r3, [pc, #20]	; (800dc5c <HAL_PWREx_ConfigSupply+0xb0>)
 800dc46:	68db      	ldr	r3, [r3, #12]
 800dc48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800dc4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dc50:	d1ee      	bne.n	800dc30 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800dc52:	2300      	movs	r3, #0
}
 800dc54:	4618      	mov	r0, r3
 800dc56:	3710      	adds	r7, #16
 800dc58:	46bd      	mov	sp, r7
 800dc5a:	bd80      	pop	{r7, pc}
 800dc5c:	58024800 	.word	0x58024800

0800dc60 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800dc60:	b580      	push	{r7, lr}
 800dc62:	b08c      	sub	sp, #48	; 0x30
 800dc64:	af00      	add	r7, sp, #0
 800dc66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	2b00      	cmp	r3, #0
 800dc6c:	d102      	bne.n	800dc74 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800dc6e:	2301      	movs	r3, #1
 800dc70:	f000 bc1f 	b.w	800e4b2 <HAL_RCC_OscConfig+0x852>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	681b      	ldr	r3, [r3, #0]
 800dc78:	f003 0301 	and.w	r3, r3, #1
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	f000 80b3 	beq.w	800dde8 <HAL_RCC_OscConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800dc82:	4b95      	ldr	r3, [pc, #596]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800dc84:	691b      	ldr	r3, [r3, #16]
 800dc86:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800dc8a:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800dc8c:	4b92      	ldr	r3, [pc, #584]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800dc8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dc90:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800dc92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc94:	2b10      	cmp	r3, #16
 800dc96:	d007      	beq.n	800dca8 <HAL_RCC_OscConfig+0x48>
 800dc98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc9a:	2b18      	cmp	r3, #24
 800dc9c:	d112      	bne.n	800dcc4 <HAL_RCC_OscConfig+0x64>
 800dc9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dca0:	f003 0303 	and.w	r3, r3, #3
 800dca4:	2b02      	cmp	r3, #2
 800dca6:	d10d      	bne.n	800dcc4 <HAL_RCC_OscConfig+0x64>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800dca8:	4b8b      	ldr	r3, [pc, #556]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800dcb0:	2b00      	cmp	r3, #0
 800dcb2:	f000 8098 	beq.w	800dde6 <HAL_RCC_OscConfig+0x186>
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	685b      	ldr	r3, [r3, #4]
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	f040 8093 	bne.w	800dde6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800dcc0:	2301      	movs	r3, #1
 800dcc2:	e3f6      	b.n	800e4b2 <HAL_RCC_OscConfig+0x852>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	685b      	ldr	r3, [r3, #4]
 800dcc8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dccc:	d106      	bne.n	800dcdc <HAL_RCC_OscConfig+0x7c>
 800dcce:	4b82      	ldr	r3, [pc, #520]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	4a81      	ldr	r2, [pc, #516]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800dcd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800dcd8:	6013      	str	r3, [r2, #0]
 800dcda:	e058      	b.n	800dd8e <HAL_RCC_OscConfig+0x12e>
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	685b      	ldr	r3, [r3, #4]
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d112      	bne.n	800dd0a <HAL_RCC_OscConfig+0xaa>
 800dce4:	4b7c      	ldr	r3, [pc, #496]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800dce6:	681b      	ldr	r3, [r3, #0]
 800dce8:	4a7b      	ldr	r2, [pc, #492]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800dcea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800dcee:	6013      	str	r3, [r2, #0]
 800dcf0:	4b79      	ldr	r3, [pc, #484]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800dcf2:	681b      	ldr	r3, [r3, #0]
 800dcf4:	4a78      	ldr	r2, [pc, #480]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800dcf6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800dcfa:	6013      	str	r3, [r2, #0]
 800dcfc:	4b76      	ldr	r3, [pc, #472]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800dcfe:	681b      	ldr	r3, [r3, #0]
 800dd00:	4a75      	ldr	r2, [pc, #468]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800dd02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800dd06:	6013      	str	r3, [r2, #0]
 800dd08:	e041      	b.n	800dd8e <HAL_RCC_OscConfig+0x12e>
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	685b      	ldr	r3, [r3, #4]
 800dd0e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800dd12:	d112      	bne.n	800dd3a <HAL_RCC_OscConfig+0xda>
 800dd14:	4b70      	ldr	r3, [pc, #448]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	4a6f      	ldr	r2, [pc, #444]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800dd1a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800dd1e:	6013      	str	r3, [r2, #0]
 800dd20:	4b6d      	ldr	r3, [pc, #436]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	4a6c      	ldr	r2, [pc, #432]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800dd26:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800dd2a:	6013      	str	r3, [r2, #0]
 800dd2c:	4b6a      	ldr	r3, [pc, #424]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	4a69      	ldr	r2, [pc, #420]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800dd32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800dd36:	6013      	str	r3, [r2, #0]
 800dd38:	e029      	b.n	800dd8e <HAL_RCC_OscConfig+0x12e>
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	685b      	ldr	r3, [r3, #4]
 800dd3e:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 800dd42:	d112      	bne.n	800dd6a <HAL_RCC_OscConfig+0x10a>
 800dd44:	4b64      	ldr	r3, [pc, #400]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800dd46:	681b      	ldr	r3, [r3, #0]
 800dd48:	4a63      	ldr	r2, [pc, #396]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800dd4a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800dd4e:	6013      	str	r3, [r2, #0]
 800dd50:	4b61      	ldr	r3, [pc, #388]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800dd52:	681b      	ldr	r3, [r3, #0]
 800dd54:	4a60      	ldr	r2, [pc, #384]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800dd56:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800dd5a:	6013      	str	r3, [r2, #0]
 800dd5c:	4b5e      	ldr	r3, [pc, #376]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800dd5e:	681b      	ldr	r3, [r3, #0]
 800dd60:	4a5d      	ldr	r2, [pc, #372]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800dd62:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800dd66:	6013      	str	r3, [r2, #0]
 800dd68:	e011      	b.n	800dd8e <HAL_RCC_OscConfig+0x12e>
 800dd6a:	4b5b      	ldr	r3, [pc, #364]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800dd6c:	681b      	ldr	r3, [r3, #0]
 800dd6e:	4a5a      	ldr	r2, [pc, #360]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800dd70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800dd74:	6013      	str	r3, [r2, #0]
 800dd76:	4b58      	ldr	r3, [pc, #352]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800dd78:	681b      	ldr	r3, [r3, #0]
 800dd7a:	4a57      	ldr	r2, [pc, #348]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800dd7c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800dd80:	6013      	str	r3, [r2, #0]
 800dd82:	4b55      	ldr	r3, [pc, #340]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800dd84:	681b      	ldr	r3, [r3, #0]
 800dd86:	4a54      	ldr	r2, [pc, #336]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800dd88:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800dd8c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	685b      	ldr	r3, [r3, #4]
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d013      	beq.n	800ddbe <HAL_RCC_OscConfig+0x15e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dd96:	f7fc fb85 	bl	800a4a4 <HAL_GetTick>
 800dd9a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800dd9c:	e008      	b.n	800ddb0 <HAL_RCC_OscConfig+0x150>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800dd9e:	f7fc fb81 	bl	800a4a4 <HAL_GetTick>
 800dda2:	4602      	mov	r2, r0
 800dda4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dda6:	1ad3      	subs	r3, r2, r3
 800dda8:	2b64      	cmp	r3, #100	; 0x64
 800ddaa:	d901      	bls.n	800ddb0 <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 800ddac:	2303      	movs	r3, #3
 800ddae:	e380      	b.n	800e4b2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800ddb0:	4b49      	ldr	r3, [pc, #292]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d0f0      	beq.n	800dd9e <HAL_RCC_OscConfig+0x13e>
 800ddbc:	e014      	b.n	800dde8 <HAL_RCC_OscConfig+0x188>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ddbe:	f7fc fb71 	bl	800a4a4 <HAL_GetTick>
 800ddc2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800ddc4:	e008      	b.n	800ddd8 <HAL_RCC_OscConfig+0x178>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ddc6:	f7fc fb6d 	bl	800a4a4 <HAL_GetTick>
 800ddca:	4602      	mov	r2, r0
 800ddcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddce:	1ad3      	subs	r3, r2, r3
 800ddd0:	2b64      	cmp	r3, #100	; 0x64
 800ddd2:	d901      	bls.n	800ddd8 <HAL_RCC_OscConfig+0x178>
          {
            return HAL_TIMEOUT;
 800ddd4:	2303      	movs	r3, #3
 800ddd6:	e36c      	b.n	800e4b2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800ddd8:	4b3f      	ldr	r3, [pc, #252]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800ddda:	681b      	ldr	r3, [r3, #0]
 800dddc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	d1f0      	bne.n	800ddc6 <HAL_RCC_OscConfig+0x166>
 800dde4:	e000      	b.n	800dde8 <HAL_RCC_OscConfig+0x188>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800dde6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	681b      	ldr	r3, [r3, #0]
 800ddec:	f003 0302 	and.w	r3, r3, #2
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	f000 808c 	beq.w	800df0e <HAL_RCC_OscConfig+0x2ae>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ddf6:	4b38      	ldr	r3, [pc, #224]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800ddf8:	691b      	ldr	r3, [r3, #16]
 800ddfa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ddfe:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800de00:	4b35      	ldr	r3, [pc, #212]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800de02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800de04:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800de06:	6a3b      	ldr	r3, [r7, #32]
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d007      	beq.n	800de1c <HAL_RCC_OscConfig+0x1bc>
 800de0c:	6a3b      	ldr	r3, [r7, #32]
 800de0e:	2b18      	cmp	r3, #24
 800de10:	d137      	bne.n	800de82 <HAL_RCC_OscConfig+0x222>
 800de12:	69fb      	ldr	r3, [r7, #28]
 800de14:	f003 0303 	and.w	r3, r3, #3
 800de18:	2b00      	cmp	r3, #0
 800de1a:	d132      	bne.n	800de82 <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800de1c:	4b2e      	ldr	r3, [pc, #184]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	f003 0304 	and.w	r3, r3, #4
 800de24:	2b00      	cmp	r3, #0
 800de26:	d005      	beq.n	800de34 <HAL_RCC_OscConfig+0x1d4>
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	68db      	ldr	r3, [r3, #12]
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d101      	bne.n	800de34 <HAL_RCC_OscConfig+0x1d4>
      {
        return HAL_ERROR;
 800de30:	2301      	movs	r3, #1
 800de32:	e33e      	b.n	800e4b2 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800de34:	4b28      	ldr	r3, [pc, #160]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	f023 0219 	bic.w	r2, r3, #25
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	68db      	ldr	r3, [r3, #12]
 800de40:	4925      	ldr	r1, [pc, #148]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800de42:	4313      	orrs	r3, r2
 800de44:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800de46:	f7fc fb2d 	bl	800a4a4 <HAL_GetTick>
 800de4a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800de4c:	e008      	b.n	800de60 <HAL_RCC_OscConfig+0x200>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800de4e:	f7fc fb29 	bl	800a4a4 <HAL_GetTick>
 800de52:	4602      	mov	r2, r0
 800de54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de56:	1ad3      	subs	r3, r2, r3
 800de58:	2b02      	cmp	r3, #2
 800de5a:	d901      	bls.n	800de60 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 800de5c:	2303      	movs	r3, #3
 800de5e:	e328      	b.n	800e4b2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800de60:	4b1d      	ldr	r3, [pc, #116]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800de62:	681b      	ldr	r3, [r3, #0]
 800de64:	f003 0304 	and.w	r3, r3, #4
 800de68:	2b00      	cmp	r3, #0
 800de6a:	d0f0      	beq.n	800de4e <HAL_RCC_OscConfig+0x1ee>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800de6c:	4b1a      	ldr	r3, [pc, #104]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800de6e:	685b      	ldr	r3, [r3, #4]
 800de70:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	691b      	ldr	r3, [r3, #16]
 800de78:	061b      	lsls	r3, r3, #24
 800de7a:	4917      	ldr	r1, [pc, #92]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800de7c:	4313      	orrs	r3, r2
 800de7e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800de80:	e045      	b.n	800df0e <HAL_RCC_OscConfig+0x2ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	68db      	ldr	r3, [r3, #12]
 800de86:	2b00      	cmp	r3, #0
 800de88:	d028      	beq.n	800dedc <HAL_RCC_OscConfig+0x27c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800de8a:	4b13      	ldr	r3, [pc, #76]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800de8c:	681b      	ldr	r3, [r3, #0]
 800de8e:	f023 0219 	bic.w	r2, r3, #25
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	68db      	ldr	r3, [r3, #12]
 800de96:	4910      	ldr	r1, [pc, #64]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800de98:	4313      	orrs	r3, r2
 800de9a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800de9c:	f7fc fb02 	bl	800a4a4 <HAL_GetTick>
 800dea0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800dea2:	e008      	b.n	800deb6 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800dea4:	f7fc fafe 	bl	800a4a4 <HAL_GetTick>
 800dea8:	4602      	mov	r2, r0
 800deaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800deac:	1ad3      	subs	r3, r2, r3
 800deae:	2b02      	cmp	r3, #2
 800deb0:	d901      	bls.n	800deb6 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 800deb2:	2303      	movs	r3, #3
 800deb4:	e2fd      	b.n	800e4b2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800deb6:	4b08      	ldr	r3, [pc, #32]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800deb8:	681b      	ldr	r3, [r3, #0]
 800deba:	f003 0304 	and.w	r3, r3, #4
 800debe:	2b00      	cmp	r3, #0
 800dec0:	d0f0      	beq.n	800dea4 <HAL_RCC_OscConfig+0x244>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800dec2:	4b05      	ldr	r3, [pc, #20]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800dec4:	685b      	ldr	r3, [r3, #4]
 800dec6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	691b      	ldr	r3, [r3, #16]
 800dece:	061b      	lsls	r3, r3, #24
 800ded0:	4901      	ldr	r1, [pc, #4]	; (800ded8 <HAL_RCC_OscConfig+0x278>)
 800ded2:	4313      	orrs	r3, r2
 800ded4:	604b      	str	r3, [r1, #4]
 800ded6:	e01a      	b.n	800df0e <HAL_RCC_OscConfig+0x2ae>
 800ded8:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800dedc:	4b97      	ldr	r3, [pc, #604]	; (800e13c <HAL_RCC_OscConfig+0x4dc>)
 800dede:	681b      	ldr	r3, [r3, #0]
 800dee0:	4a96      	ldr	r2, [pc, #600]	; (800e13c <HAL_RCC_OscConfig+0x4dc>)
 800dee2:	f023 0301 	bic.w	r3, r3, #1
 800dee6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dee8:	f7fc fadc 	bl	800a4a4 <HAL_GetTick>
 800deec:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800deee:	e008      	b.n	800df02 <HAL_RCC_OscConfig+0x2a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800def0:	f7fc fad8 	bl	800a4a4 <HAL_GetTick>
 800def4:	4602      	mov	r2, r0
 800def6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800def8:	1ad3      	subs	r3, r2, r3
 800defa:	2b02      	cmp	r3, #2
 800defc:	d901      	bls.n	800df02 <HAL_RCC_OscConfig+0x2a2>
          {
            return HAL_TIMEOUT;
 800defe:	2303      	movs	r3, #3
 800df00:	e2d7      	b.n	800e4b2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800df02:	4b8e      	ldr	r3, [pc, #568]	; (800e13c <HAL_RCC_OscConfig+0x4dc>)
 800df04:	681b      	ldr	r3, [r3, #0]
 800df06:	f003 0304 	and.w	r3, r3, #4
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	d1f0      	bne.n	800def0 <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	681b      	ldr	r3, [r3, #0]
 800df12:	f003 0310 	and.w	r3, r3, #16
 800df16:	2b00      	cmp	r3, #0
 800df18:	d06a      	beq.n	800dff0 <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800df1a:	4b88      	ldr	r3, [pc, #544]	; (800e13c <HAL_RCC_OscConfig+0x4dc>)
 800df1c:	691b      	ldr	r3, [r3, #16]
 800df1e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800df22:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800df24:	4b85      	ldr	r3, [pc, #532]	; (800e13c <HAL_RCC_OscConfig+0x4dc>)
 800df26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800df28:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800df2a:	69bb      	ldr	r3, [r7, #24]
 800df2c:	2b08      	cmp	r3, #8
 800df2e:	d007      	beq.n	800df40 <HAL_RCC_OscConfig+0x2e0>
 800df30:	69bb      	ldr	r3, [r7, #24]
 800df32:	2b18      	cmp	r3, #24
 800df34:	d11b      	bne.n	800df6e <HAL_RCC_OscConfig+0x30e>
 800df36:	697b      	ldr	r3, [r7, #20]
 800df38:	f003 0303 	and.w	r3, r3, #3
 800df3c:	2b01      	cmp	r3, #1
 800df3e:	d116      	bne.n	800df6e <HAL_RCC_OscConfig+0x30e>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800df40:	4b7e      	ldr	r3, [pc, #504]	; (800e13c <HAL_RCC_OscConfig+0x4dc>)
 800df42:	681b      	ldr	r3, [r3, #0]
 800df44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d005      	beq.n	800df58 <HAL_RCC_OscConfig+0x2f8>
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	69db      	ldr	r3, [r3, #28]
 800df50:	2b80      	cmp	r3, #128	; 0x80
 800df52:	d001      	beq.n	800df58 <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_ERROR;
 800df54:	2301      	movs	r3, #1
 800df56:	e2ac      	b.n	800e4b2 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800df58:	4b78      	ldr	r3, [pc, #480]	; (800e13c <HAL_RCC_OscConfig+0x4dc>)
 800df5a:	68db      	ldr	r3, [r3, #12]
 800df5c:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	6a1b      	ldr	r3, [r3, #32]
 800df64:	061b      	lsls	r3, r3, #24
 800df66:	4975      	ldr	r1, [pc, #468]	; (800e13c <HAL_RCC_OscConfig+0x4dc>)
 800df68:	4313      	orrs	r3, r2
 800df6a:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800df6c:	e040      	b.n	800dff0 <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	69db      	ldr	r3, [r3, #28]
 800df72:	2b00      	cmp	r3, #0
 800df74:	d023      	beq.n	800dfbe <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800df76:	4b71      	ldr	r3, [pc, #452]	; (800e13c <HAL_RCC_OscConfig+0x4dc>)
 800df78:	681b      	ldr	r3, [r3, #0]
 800df7a:	4a70      	ldr	r2, [pc, #448]	; (800e13c <HAL_RCC_OscConfig+0x4dc>)
 800df7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800df80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800df82:	f7fc fa8f 	bl	800a4a4 <HAL_GetTick>
 800df86:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800df88:	e008      	b.n	800df9c <HAL_RCC_OscConfig+0x33c>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800df8a:	f7fc fa8b 	bl	800a4a4 <HAL_GetTick>
 800df8e:	4602      	mov	r2, r0
 800df90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df92:	1ad3      	subs	r3, r2, r3
 800df94:	2b02      	cmp	r3, #2
 800df96:	d901      	bls.n	800df9c <HAL_RCC_OscConfig+0x33c>
          {
            return HAL_TIMEOUT;
 800df98:	2303      	movs	r3, #3
 800df9a:	e28a      	b.n	800e4b2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800df9c:	4b67      	ldr	r3, [pc, #412]	; (800e13c <HAL_RCC_OscConfig+0x4dc>)
 800df9e:	681b      	ldr	r3, [r3, #0]
 800dfa0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d0f0      	beq.n	800df8a <HAL_RCC_OscConfig+0x32a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800dfa8:	4b64      	ldr	r3, [pc, #400]	; (800e13c <HAL_RCC_OscConfig+0x4dc>)
 800dfaa:	68db      	ldr	r3, [r3, #12]
 800dfac:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	6a1b      	ldr	r3, [r3, #32]
 800dfb4:	061b      	lsls	r3, r3, #24
 800dfb6:	4961      	ldr	r1, [pc, #388]	; (800e13c <HAL_RCC_OscConfig+0x4dc>)
 800dfb8:	4313      	orrs	r3, r2
 800dfba:	60cb      	str	r3, [r1, #12]
 800dfbc:	e018      	b.n	800dff0 <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800dfbe:	4b5f      	ldr	r3, [pc, #380]	; (800e13c <HAL_RCC_OscConfig+0x4dc>)
 800dfc0:	681b      	ldr	r3, [r3, #0]
 800dfc2:	4a5e      	ldr	r2, [pc, #376]	; (800e13c <HAL_RCC_OscConfig+0x4dc>)
 800dfc4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800dfc8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dfca:	f7fc fa6b 	bl	800a4a4 <HAL_GetTick>
 800dfce:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800dfd0:	e008      	b.n	800dfe4 <HAL_RCC_OscConfig+0x384>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800dfd2:	f7fc fa67 	bl	800a4a4 <HAL_GetTick>
 800dfd6:	4602      	mov	r2, r0
 800dfd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dfda:	1ad3      	subs	r3, r2, r3
 800dfdc:	2b02      	cmp	r3, #2
 800dfde:	d901      	bls.n	800dfe4 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 800dfe0:	2303      	movs	r3, #3
 800dfe2:	e266      	b.n	800e4b2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800dfe4:	4b55      	ldr	r3, [pc, #340]	; (800e13c <HAL_RCC_OscConfig+0x4dc>)
 800dfe6:	681b      	ldr	r3, [r3, #0]
 800dfe8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	d1f0      	bne.n	800dfd2 <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	681b      	ldr	r3, [r3, #0]
 800dff4:	f003 0308 	and.w	r3, r3, #8
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	d036      	beq.n	800e06a <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	695b      	ldr	r3, [r3, #20]
 800e000:	2b00      	cmp	r3, #0
 800e002:	d019      	beq.n	800e038 <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800e004:	4b4d      	ldr	r3, [pc, #308]	; (800e13c <HAL_RCC_OscConfig+0x4dc>)
 800e006:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e008:	4a4c      	ldr	r2, [pc, #304]	; (800e13c <HAL_RCC_OscConfig+0x4dc>)
 800e00a:	f043 0301 	orr.w	r3, r3, #1
 800e00e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e010:	f7fc fa48 	bl	800a4a4 <HAL_GetTick>
 800e014:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800e016:	e008      	b.n	800e02a <HAL_RCC_OscConfig+0x3ca>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e018:	f7fc fa44 	bl	800a4a4 <HAL_GetTick>
 800e01c:	4602      	mov	r2, r0
 800e01e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e020:	1ad3      	subs	r3, r2, r3
 800e022:	2b02      	cmp	r3, #2
 800e024:	d901      	bls.n	800e02a <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800e026:	2303      	movs	r3, #3
 800e028:	e243      	b.n	800e4b2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800e02a:	4b44      	ldr	r3, [pc, #272]	; (800e13c <HAL_RCC_OscConfig+0x4dc>)
 800e02c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e02e:	f003 0302 	and.w	r3, r3, #2
 800e032:	2b00      	cmp	r3, #0
 800e034:	d0f0      	beq.n	800e018 <HAL_RCC_OscConfig+0x3b8>
 800e036:	e018      	b.n	800e06a <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800e038:	4b40      	ldr	r3, [pc, #256]	; (800e13c <HAL_RCC_OscConfig+0x4dc>)
 800e03a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e03c:	4a3f      	ldr	r2, [pc, #252]	; (800e13c <HAL_RCC_OscConfig+0x4dc>)
 800e03e:	f023 0301 	bic.w	r3, r3, #1
 800e042:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e044:	f7fc fa2e 	bl	800a4a4 <HAL_GetTick>
 800e048:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800e04a:	e008      	b.n	800e05e <HAL_RCC_OscConfig+0x3fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e04c:	f7fc fa2a 	bl	800a4a4 <HAL_GetTick>
 800e050:	4602      	mov	r2, r0
 800e052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e054:	1ad3      	subs	r3, r2, r3
 800e056:	2b02      	cmp	r3, #2
 800e058:	d901      	bls.n	800e05e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800e05a:	2303      	movs	r3, #3
 800e05c:	e229      	b.n	800e4b2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800e05e:	4b37      	ldr	r3, [pc, #220]	; (800e13c <HAL_RCC_OscConfig+0x4dc>)
 800e060:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e062:	f003 0302 	and.w	r3, r3, #2
 800e066:	2b00      	cmp	r3, #0
 800e068:	d1f0      	bne.n	800e04c <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	681b      	ldr	r3, [r3, #0]
 800e06e:	f003 0320 	and.w	r3, r3, #32
 800e072:	2b00      	cmp	r3, #0
 800e074:	d036      	beq.n	800e0e4 <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	699b      	ldr	r3, [r3, #24]
 800e07a:	2b00      	cmp	r3, #0
 800e07c:	d019      	beq.n	800e0b2 <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800e07e:	4b2f      	ldr	r3, [pc, #188]	; (800e13c <HAL_RCC_OscConfig+0x4dc>)
 800e080:	681b      	ldr	r3, [r3, #0]
 800e082:	4a2e      	ldr	r2, [pc, #184]	; (800e13c <HAL_RCC_OscConfig+0x4dc>)
 800e084:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800e088:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800e08a:	f7fc fa0b 	bl	800a4a4 <HAL_GetTick>
 800e08e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800e090:	e008      	b.n	800e0a4 <HAL_RCC_OscConfig+0x444>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800e092:	f7fc fa07 	bl	800a4a4 <HAL_GetTick>
 800e096:	4602      	mov	r2, r0
 800e098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e09a:	1ad3      	subs	r3, r2, r3
 800e09c:	2b02      	cmp	r3, #2
 800e09e:	d901      	bls.n	800e0a4 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 800e0a0:	2303      	movs	r3, #3
 800e0a2:	e206      	b.n	800e4b2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800e0a4:	4b25      	ldr	r3, [pc, #148]	; (800e13c <HAL_RCC_OscConfig+0x4dc>)
 800e0a6:	681b      	ldr	r3, [r3, #0]
 800e0a8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800e0ac:	2b00      	cmp	r3, #0
 800e0ae:	d0f0      	beq.n	800e092 <HAL_RCC_OscConfig+0x432>
 800e0b0:	e018      	b.n	800e0e4 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800e0b2:	4b22      	ldr	r3, [pc, #136]	; (800e13c <HAL_RCC_OscConfig+0x4dc>)
 800e0b4:	681b      	ldr	r3, [r3, #0]
 800e0b6:	4a21      	ldr	r2, [pc, #132]	; (800e13c <HAL_RCC_OscConfig+0x4dc>)
 800e0b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e0bc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800e0be:	f7fc f9f1 	bl	800a4a4 <HAL_GetTick>
 800e0c2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800e0c4:	e008      	b.n	800e0d8 <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800e0c6:	f7fc f9ed 	bl	800a4a4 <HAL_GetTick>
 800e0ca:	4602      	mov	r2, r0
 800e0cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0ce:	1ad3      	subs	r3, r2, r3
 800e0d0:	2b02      	cmp	r3, #2
 800e0d2:	d901      	bls.n	800e0d8 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 800e0d4:	2303      	movs	r3, #3
 800e0d6:	e1ec      	b.n	800e4b2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800e0d8:	4b18      	ldr	r3, [pc, #96]	; (800e13c <HAL_RCC_OscConfig+0x4dc>)
 800e0da:	681b      	ldr	r3, [r3, #0]
 800e0dc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800e0e0:	2b00      	cmp	r3, #0
 800e0e2:	d1f0      	bne.n	800e0c6 <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	681b      	ldr	r3, [r3, #0]
 800e0e8:	f003 0304 	and.w	r3, r3, #4
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	f000 80af 	beq.w	800e250 <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800e0f2:	4b13      	ldr	r3, [pc, #76]	; (800e140 <HAL_RCC_OscConfig+0x4e0>)
 800e0f4:	681b      	ldr	r3, [r3, #0]
 800e0f6:	4a12      	ldr	r2, [pc, #72]	; (800e140 <HAL_RCC_OscConfig+0x4e0>)
 800e0f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e0fc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800e0fe:	f7fc f9d1 	bl	800a4a4 <HAL_GetTick>
 800e102:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e104:	e008      	b.n	800e118 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e106:	f7fc f9cd 	bl	800a4a4 <HAL_GetTick>
 800e10a:	4602      	mov	r2, r0
 800e10c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e10e:	1ad3      	subs	r3, r2, r3
 800e110:	2b64      	cmp	r3, #100	; 0x64
 800e112:	d901      	bls.n	800e118 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 800e114:	2303      	movs	r3, #3
 800e116:	e1cc      	b.n	800e4b2 <HAL_RCC_OscConfig+0x852>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e118:	4b09      	ldr	r3, [pc, #36]	; (800e140 <HAL_RCC_OscConfig+0x4e0>)
 800e11a:	681b      	ldr	r3, [r3, #0]
 800e11c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e120:	2b00      	cmp	r3, #0
 800e122:	d0f0      	beq.n	800e106 <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	689b      	ldr	r3, [r3, #8]
 800e128:	2b01      	cmp	r3, #1
 800e12a:	d10b      	bne.n	800e144 <HAL_RCC_OscConfig+0x4e4>
 800e12c:	4b03      	ldr	r3, [pc, #12]	; (800e13c <HAL_RCC_OscConfig+0x4dc>)
 800e12e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e130:	4a02      	ldr	r2, [pc, #8]	; (800e13c <HAL_RCC_OscConfig+0x4dc>)
 800e132:	f043 0301 	orr.w	r3, r3, #1
 800e136:	6713      	str	r3, [r2, #112]	; 0x70
 800e138:	e05b      	b.n	800e1f2 <HAL_RCC_OscConfig+0x592>
 800e13a:	bf00      	nop
 800e13c:	58024400 	.word	0x58024400
 800e140:	58024800 	.word	0x58024800
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	689b      	ldr	r3, [r3, #8]
 800e148:	2b00      	cmp	r3, #0
 800e14a:	d112      	bne.n	800e172 <HAL_RCC_OscConfig+0x512>
 800e14c:	4b9d      	ldr	r3, [pc, #628]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e14e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e150:	4a9c      	ldr	r2, [pc, #624]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e152:	f023 0301 	bic.w	r3, r3, #1
 800e156:	6713      	str	r3, [r2, #112]	; 0x70
 800e158:	4b9a      	ldr	r3, [pc, #616]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e15a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e15c:	4a99      	ldr	r2, [pc, #612]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e15e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e162:	6713      	str	r3, [r2, #112]	; 0x70
 800e164:	4b97      	ldr	r3, [pc, #604]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e166:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e168:	4a96      	ldr	r2, [pc, #600]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e16a:	f023 0304 	bic.w	r3, r3, #4
 800e16e:	6713      	str	r3, [r2, #112]	; 0x70
 800e170:	e03f      	b.n	800e1f2 <HAL_RCC_OscConfig+0x592>
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	689b      	ldr	r3, [r3, #8]
 800e176:	2b05      	cmp	r3, #5
 800e178:	d112      	bne.n	800e1a0 <HAL_RCC_OscConfig+0x540>
 800e17a:	4b92      	ldr	r3, [pc, #584]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e17c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e17e:	4a91      	ldr	r2, [pc, #580]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e180:	f043 0304 	orr.w	r3, r3, #4
 800e184:	6713      	str	r3, [r2, #112]	; 0x70
 800e186:	4b8f      	ldr	r3, [pc, #572]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e188:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e18a:	4a8e      	ldr	r2, [pc, #568]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e18c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e190:	6713      	str	r3, [r2, #112]	; 0x70
 800e192:	4b8c      	ldr	r3, [pc, #560]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e194:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e196:	4a8b      	ldr	r2, [pc, #556]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e198:	f043 0301 	orr.w	r3, r3, #1
 800e19c:	6713      	str	r3, [r2, #112]	; 0x70
 800e19e:	e028      	b.n	800e1f2 <HAL_RCC_OscConfig+0x592>
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	689b      	ldr	r3, [r3, #8]
 800e1a4:	2b85      	cmp	r3, #133	; 0x85
 800e1a6:	d112      	bne.n	800e1ce <HAL_RCC_OscConfig+0x56e>
 800e1a8:	4b86      	ldr	r3, [pc, #536]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e1aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e1ac:	4a85      	ldr	r2, [pc, #532]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e1ae:	f043 0304 	orr.w	r3, r3, #4
 800e1b2:	6713      	str	r3, [r2, #112]	; 0x70
 800e1b4:	4b83      	ldr	r3, [pc, #524]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e1b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e1b8:	4a82      	ldr	r2, [pc, #520]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e1ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e1be:	6713      	str	r3, [r2, #112]	; 0x70
 800e1c0:	4b80      	ldr	r3, [pc, #512]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e1c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e1c4:	4a7f      	ldr	r2, [pc, #508]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e1c6:	f043 0301 	orr.w	r3, r3, #1
 800e1ca:	6713      	str	r3, [r2, #112]	; 0x70
 800e1cc:	e011      	b.n	800e1f2 <HAL_RCC_OscConfig+0x592>
 800e1ce:	4b7d      	ldr	r3, [pc, #500]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e1d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e1d2:	4a7c      	ldr	r2, [pc, #496]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e1d4:	f023 0301 	bic.w	r3, r3, #1
 800e1d8:	6713      	str	r3, [r2, #112]	; 0x70
 800e1da:	4b7a      	ldr	r3, [pc, #488]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e1dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e1de:	4a79      	ldr	r2, [pc, #484]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e1e0:	f023 0304 	bic.w	r3, r3, #4
 800e1e4:	6713      	str	r3, [r2, #112]	; 0x70
 800e1e6:	4b77      	ldr	r3, [pc, #476]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e1e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e1ea:	4a76      	ldr	r2, [pc, #472]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e1ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e1f0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	689b      	ldr	r3, [r3, #8]
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d015      	beq.n	800e226 <HAL_RCC_OscConfig+0x5c6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e1fa:	f7fc f953 	bl	800a4a4 <HAL_GetTick>
 800e1fe:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800e200:	e00a      	b.n	800e218 <HAL_RCC_OscConfig+0x5b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e202:	f7fc f94f 	bl	800a4a4 <HAL_GetTick>
 800e206:	4602      	mov	r2, r0
 800e208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e20a:	1ad3      	subs	r3, r2, r3
 800e20c:	f241 3288 	movw	r2, #5000	; 0x1388
 800e210:	4293      	cmp	r3, r2
 800e212:	d901      	bls.n	800e218 <HAL_RCC_OscConfig+0x5b8>
        {
          return HAL_TIMEOUT;
 800e214:	2303      	movs	r3, #3
 800e216:	e14c      	b.n	800e4b2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800e218:	4b6a      	ldr	r3, [pc, #424]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e21a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e21c:	f003 0302 	and.w	r3, r3, #2
 800e220:	2b00      	cmp	r3, #0
 800e222:	d0ee      	beq.n	800e202 <HAL_RCC_OscConfig+0x5a2>
 800e224:	e014      	b.n	800e250 <HAL_RCC_OscConfig+0x5f0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e226:	f7fc f93d 	bl	800a4a4 <HAL_GetTick>
 800e22a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800e22c:	e00a      	b.n	800e244 <HAL_RCC_OscConfig+0x5e4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e22e:	f7fc f939 	bl	800a4a4 <HAL_GetTick>
 800e232:	4602      	mov	r2, r0
 800e234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e236:	1ad3      	subs	r3, r2, r3
 800e238:	f241 3288 	movw	r2, #5000	; 0x1388
 800e23c:	4293      	cmp	r3, r2
 800e23e:	d901      	bls.n	800e244 <HAL_RCC_OscConfig+0x5e4>
        {
          return HAL_TIMEOUT;
 800e240:	2303      	movs	r3, #3
 800e242:	e136      	b.n	800e4b2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800e244:	4b5f      	ldr	r3, [pc, #380]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e246:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e248:	f003 0302 	and.w	r3, r3, #2
 800e24c:	2b00      	cmp	r3, #0
 800e24e:	d1ee      	bne.n	800e22e <HAL_RCC_OscConfig+0x5ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e254:	2b00      	cmp	r3, #0
 800e256:	f000 812b 	beq.w	800e4b0 <HAL_RCC_OscConfig+0x850>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800e25a:	4b5a      	ldr	r3, [pc, #360]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e25c:	691b      	ldr	r3, [r3, #16]
 800e25e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e262:	2b18      	cmp	r3, #24
 800e264:	f000 80bb 	beq.w	800e3de <HAL_RCC_OscConfig+0x77e>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800e268:	687b      	ldr	r3, [r7, #4]
 800e26a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e26c:	2b02      	cmp	r3, #2
 800e26e:	f040 8095 	bne.w	800e39c <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e272:	4b54      	ldr	r3, [pc, #336]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	4a53      	ldr	r2, [pc, #332]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e278:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800e27c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e27e:	f7fc f911 	bl	800a4a4 <HAL_GetTick>
 800e282:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800e284:	e008      	b.n	800e298 <HAL_RCC_OscConfig+0x638>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e286:	f7fc f90d 	bl	800a4a4 <HAL_GetTick>
 800e28a:	4602      	mov	r2, r0
 800e28c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e28e:	1ad3      	subs	r3, r2, r3
 800e290:	2b02      	cmp	r3, #2
 800e292:	d901      	bls.n	800e298 <HAL_RCC_OscConfig+0x638>
          {
            return HAL_TIMEOUT;
 800e294:	2303      	movs	r3, #3
 800e296:	e10c      	b.n	800e4b2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800e298:	4b4a      	ldr	r3, [pc, #296]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e29a:	681b      	ldr	r3, [r3, #0]
 800e29c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	d1f0      	bne.n	800e286 <HAL_RCC_OscConfig+0x626>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800e2a4:	4b47      	ldr	r3, [pc, #284]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e2a6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e2a8:	4b47      	ldr	r3, [pc, #284]	; (800e3c8 <HAL_RCC_OscConfig+0x768>)
 800e2aa:	4013      	ands	r3, r2
 800e2ac:	687a      	ldr	r2, [r7, #4]
 800e2ae:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800e2b0:	687a      	ldr	r2, [r7, #4]
 800e2b2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800e2b4:	0112      	lsls	r2, r2, #4
 800e2b6:	430a      	orrs	r2, r1
 800e2b8:	4942      	ldr	r1, [pc, #264]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e2ba:	4313      	orrs	r3, r2
 800e2bc:	628b      	str	r3, [r1, #40]	; 0x28
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e2c2:	3b01      	subs	r3, #1
 800e2c4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e2cc:	3b01      	subs	r3, #1
 800e2ce:	025b      	lsls	r3, r3, #9
 800e2d0:	b29b      	uxth	r3, r3
 800e2d2:	431a      	orrs	r2, r3
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e2d8:	3b01      	subs	r3, #1
 800e2da:	041b      	lsls	r3, r3, #16
 800e2dc:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800e2e0:	431a      	orrs	r2, r3
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e2e6:	3b01      	subs	r3, #1
 800e2e8:	061b      	lsls	r3, r3, #24
 800e2ea:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800e2ee:	4935      	ldr	r1, [pc, #212]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e2f0:	4313      	orrs	r3, r2
 800e2f2:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800e2f4:	4b33      	ldr	r3, [pc, #204]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e2f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e2f8:	4a32      	ldr	r2, [pc, #200]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e2fa:	f023 0301 	bic.w	r3, r3, #1
 800e2fe:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800e300:	4b30      	ldr	r3, [pc, #192]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e302:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e304:	4b31      	ldr	r3, [pc, #196]	; (800e3cc <HAL_RCC_OscConfig+0x76c>)
 800e306:	4013      	ands	r3, r2
 800e308:	687a      	ldr	r2, [r7, #4]
 800e30a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800e30c:	00d2      	lsls	r2, r2, #3
 800e30e:	492d      	ldr	r1, [pc, #180]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e310:	4313      	orrs	r3, r2
 800e312:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800e314:	4b2b      	ldr	r3, [pc, #172]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e318:	f023 020c 	bic.w	r2, r3, #12
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e320:	4928      	ldr	r1, [pc, #160]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e322:	4313      	orrs	r3, r2
 800e324:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800e326:	4b27      	ldr	r3, [pc, #156]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e32a:	f023 0202 	bic.w	r2, r3, #2
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e332:	4924      	ldr	r1, [pc, #144]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e334:	4313      	orrs	r3, r2
 800e336:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800e338:	4b22      	ldr	r3, [pc, #136]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e33a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e33c:	4a21      	ldr	r2, [pc, #132]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e33e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800e342:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e344:	4b1f      	ldr	r3, [pc, #124]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e346:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e348:	4a1e      	ldr	r2, [pc, #120]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e34a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800e34e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800e350:	4b1c      	ldr	r3, [pc, #112]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e354:	4a1b      	ldr	r2, [pc, #108]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e356:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800e35a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800e35c:	4b19      	ldr	r3, [pc, #100]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e35e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e360:	4a18      	ldr	r2, [pc, #96]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e362:	f043 0301 	orr.w	r3, r3, #1
 800e366:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800e368:	4b16      	ldr	r3, [pc, #88]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	4a15      	ldr	r2, [pc, #84]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e36e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800e372:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e374:	f7fc f896 	bl	800a4a4 <HAL_GetTick>
 800e378:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800e37a:	e008      	b.n	800e38e <HAL_RCC_OscConfig+0x72e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e37c:	f7fc f892 	bl	800a4a4 <HAL_GetTick>
 800e380:	4602      	mov	r2, r0
 800e382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e384:	1ad3      	subs	r3, r2, r3
 800e386:	2b02      	cmp	r3, #2
 800e388:	d901      	bls.n	800e38e <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 800e38a:	2303      	movs	r3, #3
 800e38c:	e091      	b.n	800e4b2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800e38e:	4b0d      	ldr	r3, [pc, #52]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e390:	681b      	ldr	r3, [r3, #0]
 800e392:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e396:	2b00      	cmp	r3, #0
 800e398:	d0f0      	beq.n	800e37c <HAL_RCC_OscConfig+0x71c>
 800e39a:	e089      	b.n	800e4b0 <HAL_RCC_OscConfig+0x850>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e39c:	4b09      	ldr	r3, [pc, #36]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e39e:	681b      	ldr	r3, [r3, #0]
 800e3a0:	4a08      	ldr	r2, [pc, #32]	; (800e3c4 <HAL_RCC_OscConfig+0x764>)
 800e3a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800e3a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e3a8:	f7fc f87c 	bl	800a4a4 <HAL_GetTick>
 800e3ac:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800e3ae:	e00f      	b.n	800e3d0 <HAL_RCC_OscConfig+0x770>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e3b0:	f7fc f878 	bl	800a4a4 <HAL_GetTick>
 800e3b4:	4602      	mov	r2, r0
 800e3b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3b8:	1ad3      	subs	r3, r2, r3
 800e3ba:	2b02      	cmp	r3, #2
 800e3bc:	d908      	bls.n	800e3d0 <HAL_RCC_OscConfig+0x770>
          {
            return HAL_TIMEOUT;
 800e3be:	2303      	movs	r3, #3
 800e3c0:	e077      	b.n	800e4b2 <HAL_RCC_OscConfig+0x852>
 800e3c2:	bf00      	nop
 800e3c4:	58024400 	.word	0x58024400
 800e3c8:	fffffc0c 	.word	0xfffffc0c
 800e3cc:	ffff0007 	.word	0xffff0007
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800e3d0:	4b3a      	ldr	r3, [pc, #232]	; (800e4bc <HAL_RCC_OscConfig+0x85c>)
 800e3d2:	681b      	ldr	r3, [r3, #0]
 800e3d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	d1e9      	bne.n	800e3b0 <HAL_RCC_OscConfig+0x750>
 800e3dc:	e068      	b.n	800e4b0 <HAL_RCC_OscConfig+0x850>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800e3de:	4b37      	ldr	r3, [pc, #220]	; (800e4bc <HAL_RCC_OscConfig+0x85c>)
 800e3e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e3e2:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800e3e4:	4b35      	ldr	r3, [pc, #212]	; (800e4bc <HAL_RCC_OscConfig+0x85c>)
 800e3e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e3e8:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e3ee:	2b01      	cmp	r3, #1
 800e3f0:	d031      	beq.n	800e456 <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e3f2:	693b      	ldr	r3, [r7, #16]
 800e3f4:	f003 0203 	and.w	r2, r3, #3
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800e3fc:	429a      	cmp	r2, r3
 800e3fe:	d12a      	bne.n	800e456 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800e400:	693b      	ldr	r3, [r7, #16]
 800e402:	091b      	lsrs	r3, r3, #4
 800e404:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e40c:	429a      	cmp	r2, r3
 800e40e:	d122      	bne.n	800e456 <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800e410:	68fb      	ldr	r3, [r7, #12]
 800e412:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e41a:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800e41c:	429a      	cmp	r2, r3
 800e41e:	d11a      	bne.n	800e456 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800e420:	68fb      	ldr	r3, [r7, #12]
 800e422:	0a5b      	lsrs	r3, r3, #9
 800e424:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e42c:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800e42e:	429a      	cmp	r2, r3
 800e430:	d111      	bne.n	800e456 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	0c1b      	lsrs	r3, r3, #16
 800e436:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e43e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800e440:	429a      	cmp	r2, r3
 800e442:	d108      	bne.n	800e456 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800e444:	68fb      	ldr	r3, [r7, #12]
 800e446:	0e1b      	lsrs	r3, r3, #24
 800e448:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e450:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800e452:	429a      	cmp	r2, r3
 800e454:	d001      	beq.n	800e45a <HAL_RCC_OscConfig+0x7fa>
      {
        return HAL_ERROR;
 800e456:	2301      	movs	r3, #1
 800e458:	e02b      	b.n	800e4b2 <HAL_RCC_OscConfig+0x852>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800e45a:	4b18      	ldr	r3, [pc, #96]	; (800e4bc <HAL_RCC_OscConfig+0x85c>)
 800e45c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e45e:	08db      	lsrs	r3, r3, #3
 800e460:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e464:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e46a:	693a      	ldr	r2, [r7, #16]
 800e46c:	429a      	cmp	r2, r3
 800e46e:	d01f      	beq.n	800e4b0 <HAL_RCC_OscConfig+0x850>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800e470:	4b12      	ldr	r3, [pc, #72]	; (800e4bc <HAL_RCC_OscConfig+0x85c>)
 800e472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e474:	4a11      	ldr	r2, [pc, #68]	; (800e4bc <HAL_RCC_OscConfig+0x85c>)
 800e476:	f023 0301 	bic.w	r3, r3, #1
 800e47a:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800e47c:	f7fc f812 	bl	800a4a4 <HAL_GetTick>
 800e480:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800e482:	bf00      	nop
 800e484:	f7fc f80e 	bl	800a4a4 <HAL_GetTick>
 800e488:	4602      	mov	r2, r0
 800e48a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e48c:	4293      	cmp	r3, r2
 800e48e:	d0f9      	beq.n	800e484 <HAL_RCC_OscConfig+0x824>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800e490:	4b0a      	ldr	r3, [pc, #40]	; (800e4bc <HAL_RCC_OscConfig+0x85c>)
 800e492:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e494:	4b0a      	ldr	r3, [pc, #40]	; (800e4c0 <HAL_RCC_OscConfig+0x860>)
 800e496:	4013      	ands	r3, r2
 800e498:	687a      	ldr	r2, [r7, #4]
 800e49a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800e49c:	00d2      	lsls	r2, r2, #3
 800e49e:	4907      	ldr	r1, [pc, #28]	; (800e4bc <HAL_RCC_OscConfig+0x85c>)
 800e4a0:	4313      	orrs	r3, r2
 800e4a2:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800e4a4:	4b05      	ldr	r3, [pc, #20]	; (800e4bc <HAL_RCC_OscConfig+0x85c>)
 800e4a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e4a8:	4a04      	ldr	r2, [pc, #16]	; (800e4bc <HAL_RCC_OscConfig+0x85c>)
 800e4aa:	f043 0301 	orr.w	r3, r3, #1
 800e4ae:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800e4b0:	2300      	movs	r3, #0
}
 800e4b2:	4618      	mov	r0, r3
 800e4b4:	3730      	adds	r7, #48	; 0x30
 800e4b6:	46bd      	mov	sp, r7
 800e4b8:	bd80      	pop	{r7, pc}
 800e4ba:	bf00      	nop
 800e4bc:	58024400 	.word	0x58024400
 800e4c0:	ffff0007 	.word	0xffff0007

0800e4c4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800e4c4:	b580      	push	{r7, lr}
 800e4c6:	b086      	sub	sp, #24
 800e4c8:	af00      	add	r7, sp, #0
 800e4ca:	6078      	str	r0, [r7, #4]
 800e4cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800e4ce:	687b      	ldr	r3, [r7, #4]
 800e4d0:	2b00      	cmp	r3, #0
 800e4d2:	d101      	bne.n	800e4d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800e4d4:	2301      	movs	r3, #1
 800e4d6:	e19c      	b.n	800e812 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800e4d8:	4b8a      	ldr	r3, [pc, #552]	; (800e704 <HAL_RCC_ClockConfig+0x240>)
 800e4da:	681b      	ldr	r3, [r3, #0]
 800e4dc:	f003 030f 	and.w	r3, r3, #15
 800e4e0:	683a      	ldr	r2, [r7, #0]
 800e4e2:	429a      	cmp	r2, r3
 800e4e4:	d910      	bls.n	800e508 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e4e6:	4b87      	ldr	r3, [pc, #540]	; (800e704 <HAL_RCC_ClockConfig+0x240>)
 800e4e8:	681b      	ldr	r3, [r3, #0]
 800e4ea:	f023 020f 	bic.w	r2, r3, #15
 800e4ee:	4985      	ldr	r1, [pc, #532]	; (800e704 <HAL_RCC_ClockConfig+0x240>)
 800e4f0:	683b      	ldr	r3, [r7, #0]
 800e4f2:	4313      	orrs	r3, r2
 800e4f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e4f6:	4b83      	ldr	r3, [pc, #524]	; (800e704 <HAL_RCC_ClockConfig+0x240>)
 800e4f8:	681b      	ldr	r3, [r3, #0]
 800e4fa:	f003 030f 	and.w	r3, r3, #15
 800e4fe:	683a      	ldr	r2, [r7, #0]
 800e500:	429a      	cmp	r2, r3
 800e502:	d001      	beq.n	800e508 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800e504:	2301      	movs	r3, #1
 800e506:	e184      	b.n	800e812 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	681b      	ldr	r3, [r3, #0]
 800e50c:	f003 0304 	and.w	r3, r3, #4
 800e510:	2b00      	cmp	r3, #0
 800e512:	d010      	beq.n	800e536 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	691a      	ldr	r2, [r3, #16]
 800e518:	4b7b      	ldr	r3, [pc, #492]	; (800e708 <HAL_RCC_ClockConfig+0x244>)
 800e51a:	699b      	ldr	r3, [r3, #24]
 800e51c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800e520:	429a      	cmp	r2, r3
 800e522:	d908      	bls.n	800e536 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800e524:	4b78      	ldr	r3, [pc, #480]	; (800e708 <HAL_RCC_ClockConfig+0x244>)
 800e526:	699b      	ldr	r3, [r3, #24]
 800e528:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	691b      	ldr	r3, [r3, #16]
 800e530:	4975      	ldr	r1, [pc, #468]	; (800e708 <HAL_RCC_ClockConfig+0x244>)
 800e532:	4313      	orrs	r3, r2
 800e534:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e536:	687b      	ldr	r3, [r7, #4]
 800e538:	681b      	ldr	r3, [r3, #0]
 800e53a:	f003 0308 	and.w	r3, r3, #8
 800e53e:	2b00      	cmp	r3, #0
 800e540:	d010      	beq.n	800e564 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	695a      	ldr	r2, [r3, #20]
 800e546:	4b70      	ldr	r3, [pc, #448]	; (800e708 <HAL_RCC_ClockConfig+0x244>)
 800e548:	69db      	ldr	r3, [r3, #28]
 800e54a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800e54e:	429a      	cmp	r2, r3
 800e550:	d908      	bls.n	800e564 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800e552:	4b6d      	ldr	r3, [pc, #436]	; (800e708 <HAL_RCC_ClockConfig+0x244>)
 800e554:	69db      	ldr	r3, [r3, #28]
 800e556:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	695b      	ldr	r3, [r3, #20]
 800e55e:	496a      	ldr	r1, [pc, #424]	; (800e708 <HAL_RCC_ClockConfig+0x244>)
 800e560:	4313      	orrs	r3, r2
 800e562:	61cb      	str	r3, [r1, #28]
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	681b      	ldr	r3, [r3, #0]
 800e568:	f003 0310 	and.w	r3, r3, #16
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d010      	beq.n	800e592 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	699a      	ldr	r2, [r3, #24]
 800e574:	4b64      	ldr	r3, [pc, #400]	; (800e708 <HAL_RCC_ClockConfig+0x244>)
 800e576:	69db      	ldr	r3, [r3, #28]
 800e578:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800e57c:	429a      	cmp	r2, r3
 800e57e:	d908      	bls.n	800e592 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800e580:	4b61      	ldr	r3, [pc, #388]	; (800e708 <HAL_RCC_ClockConfig+0x244>)
 800e582:	69db      	ldr	r3, [r3, #28]
 800e584:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	699b      	ldr	r3, [r3, #24]
 800e58c:	495e      	ldr	r1, [pc, #376]	; (800e708 <HAL_RCC_ClockConfig+0x244>)
 800e58e:	4313      	orrs	r3, r2
 800e590:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	681b      	ldr	r3, [r3, #0]
 800e596:	f003 0320 	and.w	r3, r3, #32
 800e59a:	2b00      	cmp	r3, #0
 800e59c:	d010      	beq.n	800e5c0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	69da      	ldr	r2, [r3, #28]
 800e5a2:	4b59      	ldr	r3, [pc, #356]	; (800e708 <HAL_RCC_ClockConfig+0x244>)
 800e5a4:	6a1b      	ldr	r3, [r3, #32]
 800e5a6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800e5aa:	429a      	cmp	r2, r3
 800e5ac:	d908      	bls.n	800e5c0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800e5ae:	4b56      	ldr	r3, [pc, #344]	; (800e708 <HAL_RCC_ClockConfig+0x244>)
 800e5b0:	6a1b      	ldr	r3, [r3, #32]
 800e5b2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	69db      	ldr	r3, [r3, #28]
 800e5ba:	4953      	ldr	r1, [pc, #332]	; (800e708 <HAL_RCC_ClockConfig+0x244>)
 800e5bc:	4313      	orrs	r3, r2
 800e5be:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800e5c0:	687b      	ldr	r3, [r7, #4]
 800e5c2:	681b      	ldr	r3, [r3, #0]
 800e5c4:	f003 0302 	and.w	r3, r3, #2
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	d010      	beq.n	800e5ee <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	68da      	ldr	r2, [r3, #12]
 800e5d0:	4b4d      	ldr	r3, [pc, #308]	; (800e708 <HAL_RCC_ClockConfig+0x244>)
 800e5d2:	699b      	ldr	r3, [r3, #24]
 800e5d4:	f003 030f 	and.w	r3, r3, #15
 800e5d8:	429a      	cmp	r2, r3
 800e5da:	d908      	bls.n	800e5ee <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800e5dc:	4b4a      	ldr	r3, [pc, #296]	; (800e708 <HAL_RCC_ClockConfig+0x244>)
 800e5de:	699b      	ldr	r3, [r3, #24]
 800e5e0:	f023 020f 	bic.w	r2, r3, #15
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	68db      	ldr	r3, [r3, #12]
 800e5e8:	4947      	ldr	r1, [pc, #284]	; (800e708 <HAL_RCC_ClockConfig+0x244>)
 800e5ea:	4313      	orrs	r3, r2
 800e5ec:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	681b      	ldr	r3, [r3, #0]
 800e5f2:	f003 0301 	and.w	r3, r3, #1
 800e5f6:	2b00      	cmp	r3, #0
 800e5f8:	d055      	beq.n	800e6a6 <HAL_RCC_ClockConfig+0x1e2>
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800e5fa:	4b43      	ldr	r3, [pc, #268]	; (800e708 <HAL_RCC_ClockConfig+0x244>)
 800e5fc:	699b      	ldr	r3, [r3, #24]
 800e5fe:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	689b      	ldr	r3, [r3, #8]
 800e606:	4940      	ldr	r1, [pc, #256]	; (800e708 <HAL_RCC_ClockConfig+0x244>)
 800e608:	4313      	orrs	r3, r2
 800e60a:	618b      	str	r3, [r1, #24]
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	685b      	ldr	r3, [r3, #4]
 800e610:	2b02      	cmp	r3, #2
 800e612:	d107      	bne.n	800e624 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800e614:	4b3c      	ldr	r3, [pc, #240]	; (800e708 <HAL_RCC_ClockConfig+0x244>)
 800e616:	681b      	ldr	r3, [r3, #0]
 800e618:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e61c:	2b00      	cmp	r3, #0
 800e61e:	d121      	bne.n	800e664 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800e620:	2301      	movs	r3, #1
 800e622:	e0f6      	b.n	800e812 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	685b      	ldr	r3, [r3, #4]
 800e628:	2b03      	cmp	r3, #3
 800e62a:	d107      	bne.n	800e63c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800e62c:	4b36      	ldr	r3, [pc, #216]	; (800e708 <HAL_RCC_ClockConfig+0x244>)
 800e62e:	681b      	ldr	r3, [r3, #0]
 800e630:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e634:	2b00      	cmp	r3, #0
 800e636:	d115      	bne.n	800e664 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800e638:	2301      	movs	r3, #1
 800e63a:	e0ea      	b.n	800e812 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	685b      	ldr	r3, [r3, #4]
 800e640:	2b01      	cmp	r3, #1
 800e642:	d107      	bne.n	800e654 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800e644:	4b30      	ldr	r3, [pc, #192]	; (800e708 <HAL_RCC_ClockConfig+0x244>)
 800e646:	681b      	ldr	r3, [r3, #0]
 800e648:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	d109      	bne.n	800e664 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800e650:	2301      	movs	r3, #1
 800e652:	e0de      	b.n	800e812 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e654:	4b2c      	ldr	r3, [pc, #176]	; (800e708 <HAL_RCC_ClockConfig+0x244>)
 800e656:	681b      	ldr	r3, [r3, #0]
 800e658:	f003 0304 	and.w	r3, r3, #4
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	d101      	bne.n	800e664 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800e660:	2301      	movs	r3, #1
 800e662:	e0d6      	b.n	800e812 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800e664:	4b28      	ldr	r3, [pc, #160]	; (800e708 <HAL_RCC_ClockConfig+0x244>)
 800e666:	691b      	ldr	r3, [r3, #16]
 800e668:	f023 0207 	bic.w	r2, r3, #7
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	685b      	ldr	r3, [r3, #4]
 800e670:	4925      	ldr	r1, [pc, #148]	; (800e708 <HAL_RCC_ClockConfig+0x244>)
 800e672:	4313      	orrs	r3, r2
 800e674:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e676:	f7fb ff15 	bl	800a4a4 <HAL_GetTick>
 800e67a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e67c:	e00a      	b.n	800e694 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800e67e:	f7fb ff11 	bl	800a4a4 <HAL_GetTick>
 800e682:	4602      	mov	r2, r0
 800e684:	697b      	ldr	r3, [r7, #20]
 800e686:	1ad3      	subs	r3, r2, r3
 800e688:	f241 3288 	movw	r2, #5000	; 0x1388
 800e68c:	4293      	cmp	r3, r2
 800e68e:	d901      	bls.n	800e694 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800e690:	2303      	movs	r3, #3
 800e692:	e0be      	b.n	800e812 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e694:	4b1c      	ldr	r3, [pc, #112]	; (800e708 <HAL_RCC_ClockConfig+0x244>)
 800e696:	691b      	ldr	r3, [r3, #16]
 800e698:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	685b      	ldr	r3, [r3, #4]
 800e6a0:	00db      	lsls	r3, r3, #3
 800e6a2:	429a      	cmp	r2, r3
 800e6a4:	d1eb      	bne.n	800e67e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	681b      	ldr	r3, [r3, #0]
 800e6aa:	f003 0302 	and.w	r3, r3, #2
 800e6ae:	2b00      	cmp	r3, #0
 800e6b0:	d010      	beq.n	800e6d4 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	68da      	ldr	r2, [r3, #12]
 800e6b6:	4b14      	ldr	r3, [pc, #80]	; (800e708 <HAL_RCC_ClockConfig+0x244>)
 800e6b8:	699b      	ldr	r3, [r3, #24]
 800e6ba:	f003 030f 	and.w	r3, r3, #15
 800e6be:	429a      	cmp	r2, r3
 800e6c0:	d208      	bcs.n	800e6d4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800e6c2:	4b11      	ldr	r3, [pc, #68]	; (800e708 <HAL_RCC_ClockConfig+0x244>)
 800e6c4:	699b      	ldr	r3, [r3, #24]
 800e6c6:	f023 020f 	bic.w	r2, r3, #15
 800e6ca:	687b      	ldr	r3, [r7, #4]
 800e6cc:	68db      	ldr	r3, [r3, #12]
 800e6ce:	490e      	ldr	r1, [pc, #56]	; (800e708 <HAL_RCC_ClockConfig+0x244>)
 800e6d0:	4313      	orrs	r3, r2
 800e6d2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800e6d4:	4b0b      	ldr	r3, [pc, #44]	; (800e704 <HAL_RCC_ClockConfig+0x240>)
 800e6d6:	681b      	ldr	r3, [r3, #0]
 800e6d8:	f003 030f 	and.w	r3, r3, #15
 800e6dc:	683a      	ldr	r2, [r7, #0]
 800e6de:	429a      	cmp	r2, r3
 800e6e0:	d214      	bcs.n	800e70c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e6e2:	4b08      	ldr	r3, [pc, #32]	; (800e704 <HAL_RCC_ClockConfig+0x240>)
 800e6e4:	681b      	ldr	r3, [r3, #0]
 800e6e6:	f023 020f 	bic.w	r2, r3, #15
 800e6ea:	4906      	ldr	r1, [pc, #24]	; (800e704 <HAL_RCC_ClockConfig+0x240>)
 800e6ec:	683b      	ldr	r3, [r7, #0]
 800e6ee:	4313      	orrs	r3, r2
 800e6f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e6f2:	4b04      	ldr	r3, [pc, #16]	; (800e704 <HAL_RCC_ClockConfig+0x240>)
 800e6f4:	681b      	ldr	r3, [r3, #0]
 800e6f6:	f003 030f 	and.w	r3, r3, #15
 800e6fa:	683a      	ldr	r2, [r7, #0]
 800e6fc:	429a      	cmp	r2, r3
 800e6fe:	d005      	beq.n	800e70c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800e700:	2301      	movs	r3, #1
 800e702:	e086      	b.n	800e812 <HAL_RCC_ClockConfig+0x34e>
 800e704:	52002000 	.word	0x52002000
 800e708:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	f003 0304 	and.w	r3, r3, #4
 800e714:	2b00      	cmp	r3, #0
 800e716:	d010      	beq.n	800e73a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	691a      	ldr	r2, [r3, #16]
 800e71c:	4b3f      	ldr	r3, [pc, #252]	; (800e81c <HAL_RCC_ClockConfig+0x358>)
 800e71e:	699b      	ldr	r3, [r3, #24]
 800e720:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800e724:	429a      	cmp	r2, r3
 800e726:	d208      	bcs.n	800e73a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800e728:	4b3c      	ldr	r3, [pc, #240]	; (800e81c <HAL_RCC_ClockConfig+0x358>)
 800e72a:	699b      	ldr	r3, [r3, #24]
 800e72c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	691b      	ldr	r3, [r3, #16]
 800e734:	4939      	ldr	r1, [pc, #228]	; (800e81c <HAL_RCC_ClockConfig+0x358>)
 800e736:	4313      	orrs	r3, r2
 800e738:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	681b      	ldr	r3, [r3, #0]
 800e73e:	f003 0308 	and.w	r3, r3, #8
 800e742:	2b00      	cmp	r3, #0
 800e744:	d010      	beq.n	800e768 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	695a      	ldr	r2, [r3, #20]
 800e74a:	4b34      	ldr	r3, [pc, #208]	; (800e81c <HAL_RCC_ClockConfig+0x358>)
 800e74c:	69db      	ldr	r3, [r3, #28]
 800e74e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800e752:	429a      	cmp	r2, r3
 800e754:	d208      	bcs.n	800e768 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800e756:	4b31      	ldr	r3, [pc, #196]	; (800e81c <HAL_RCC_ClockConfig+0x358>)
 800e758:	69db      	ldr	r3, [r3, #28]
 800e75a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	695b      	ldr	r3, [r3, #20]
 800e762:	492e      	ldr	r1, [pc, #184]	; (800e81c <HAL_RCC_ClockConfig+0x358>)
 800e764:	4313      	orrs	r3, r2
 800e766:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	681b      	ldr	r3, [r3, #0]
 800e76c:	f003 0310 	and.w	r3, r3, #16
 800e770:	2b00      	cmp	r3, #0
 800e772:	d010      	beq.n	800e796 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	699a      	ldr	r2, [r3, #24]
 800e778:	4b28      	ldr	r3, [pc, #160]	; (800e81c <HAL_RCC_ClockConfig+0x358>)
 800e77a:	69db      	ldr	r3, [r3, #28]
 800e77c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800e780:	429a      	cmp	r2, r3
 800e782:	d208      	bcs.n	800e796 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800e784:	4b25      	ldr	r3, [pc, #148]	; (800e81c <HAL_RCC_ClockConfig+0x358>)
 800e786:	69db      	ldr	r3, [r3, #28]
 800e788:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	699b      	ldr	r3, [r3, #24]
 800e790:	4922      	ldr	r1, [pc, #136]	; (800e81c <HAL_RCC_ClockConfig+0x358>)
 800e792:	4313      	orrs	r3, r2
 800e794:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	681b      	ldr	r3, [r3, #0]
 800e79a:	f003 0320 	and.w	r3, r3, #32
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d010      	beq.n	800e7c4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	69da      	ldr	r2, [r3, #28]
 800e7a6:	4b1d      	ldr	r3, [pc, #116]	; (800e81c <HAL_RCC_ClockConfig+0x358>)
 800e7a8:	6a1b      	ldr	r3, [r3, #32]
 800e7aa:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800e7ae:	429a      	cmp	r2, r3
 800e7b0:	d208      	bcs.n	800e7c4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800e7b2:	4b1a      	ldr	r3, [pc, #104]	; (800e81c <HAL_RCC_ClockConfig+0x358>)
 800e7b4:	6a1b      	ldr	r3, [r3, #32]
 800e7b6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	69db      	ldr	r3, [r3, #28]
 800e7be:	4917      	ldr	r1, [pc, #92]	; (800e81c <HAL_RCC_ClockConfig+0x358>)
 800e7c0:	4313      	orrs	r3, r2
 800e7c2:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 800e7c4:	f000 f834 	bl	800e830 <HAL_RCC_GetSysClockFreq>
 800e7c8:	4602      	mov	r2, r0
 800e7ca:	4b14      	ldr	r3, [pc, #80]	; (800e81c <HAL_RCC_ClockConfig+0x358>)
 800e7cc:	699b      	ldr	r3, [r3, #24]
 800e7ce:	0a1b      	lsrs	r3, r3, #8
 800e7d0:	f003 030f 	and.w	r3, r3, #15
 800e7d4:	4912      	ldr	r1, [pc, #72]	; (800e820 <HAL_RCC_ClockConfig+0x35c>)
 800e7d6:	5ccb      	ldrb	r3, [r1, r3]
 800e7d8:	f003 031f 	and.w	r3, r3, #31
 800e7dc:	fa22 f303 	lsr.w	r3, r2, r3
 800e7e0:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800e7e2:	4b0e      	ldr	r3, [pc, #56]	; (800e81c <HAL_RCC_ClockConfig+0x358>)
 800e7e4:	699b      	ldr	r3, [r3, #24]
 800e7e6:	f003 030f 	and.w	r3, r3, #15
 800e7ea:	4a0d      	ldr	r2, [pc, #52]	; (800e820 <HAL_RCC_ClockConfig+0x35c>)
 800e7ec:	5cd3      	ldrb	r3, [r2, r3]
 800e7ee:	f003 031f 	and.w	r3, r3, #31
 800e7f2:	693a      	ldr	r2, [r7, #16]
 800e7f4:	fa22 f303 	lsr.w	r3, r2, r3
 800e7f8:	4a0a      	ldr	r2, [pc, #40]	; (800e824 <HAL_RCC_ClockConfig+0x360>)
 800e7fa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800e7fc:	4a0a      	ldr	r2, [pc, #40]	; (800e828 <HAL_RCC_ClockConfig+0x364>)
 800e7fe:	693b      	ldr	r3, [r7, #16]
 800e800:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800e802:	4b0a      	ldr	r3, [pc, #40]	; (800e82c <HAL_RCC_ClockConfig+0x368>)
 800e804:	681b      	ldr	r3, [r3, #0]
 800e806:	4618      	mov	r0, r3
 800e808:	f7f6 fb5c 	bl	8004ec4 <HAL_InitTick>
 800e80c:	4603      	mov	r3, r0
 800e80e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800e810:	7bfb      	ldrb	r3, [r7, #15]
}
 800e812:	4618      	mov	r0, r3
 800e814:	3718      	adds	r7, #24
 800e816:	46bd      	mov	sp, r7
 800e818:	bd80      	pop	{r7, pc}
 800e81a:	bf00      	nop
 800e81c:	58024400 	.word	0x58024400
 800e820:	0802e1c0 	.word	0x0802e1c0
 800e824:	240004f4 	.word	0x240004f4
 800e828:	240004f0 	.word	0x240004f0
 800e82c:	24000500 	.word	0x24000500

0800e830 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800e830:	b480      	push	{r7}
 800e832:	b089      	sub	sp, #36	; 0x24
 800e834:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800e836:	4bb3      	ldr	r3, [pc, #716]	; (800eb04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e838:	691b      	ldr	r3, [r3, #16]
 800e83a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e83e:	2b18      	cmp	r3, #24
 800e840:	f200 8155 	bhi.w	800eaee <HAL_RCC_GetSysClockFreq+0x2be>
 800e844:	a201      	add	r2, pc, #4	; (adr r2, 800e84c <HAL_RCC_GetSysClockFreq+0x1c>)
 800e846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e84a:	bf00      	nop
 800e84c:	0800e8b1 	.word	0x0800e8b1
 800e850:	0800eaef 	.word	0x0800eaef
 800e854:	0800eaef 	.word	0x0800eaef
 800e858:	0800eaef 	.word	0x0800eaef
 800e85c:	0800eaef 	.word	0x0800eaef
 800e860:	0800eaef 	.word	0x0800eaef
 800e864:	0800eaef 	.word	0x0800eaef
 800e868:	0800eaef 	.word	0x0800eaef
 800e86c:	0800e8d7 	.word	0x0800e8d7
 800e870:	0800eaef 	.word	0x0800eaef
 800e874:	0800eaef 	.word	0x0800eaef
 800e878:	0800eaef 	.word	0x0800eaef
 800e87c:	0800eaef 	.word	0x0800eaef
 800e880:	0800eaef 	.word	0x0800eaef
 800e884:	0800eaef 	.word	0x0800eaef
 800e888:	0800eaef 	.word	0x0800eaef
 800e88c:	0800e8dd 	.word	0x0800e8dd
 800e890:	0800eaef 	.word	0x0800eaef
 800e894:	0800eaef 	.word	0x0800eaef
 800e898:	0800eaef 	.word	0x0800eaef
 800e89c:	0800eaef 	.word	0x0800eaef
 800e8a0:	0800eaef 	.word	0x0800eaef
 800e8a4:	0800eaef 	.word	0x0800eaef
 800e8a8:	0800eaef 	.word	0x0800eaef
 800e8ac:	0800e8e3 	.word	0x0800e8e3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e8b0:	4b94      	ldr	r3, [pc, #592]	; (800eb04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e8b2:	681b      	ldr	r3, [r3, #0]
 800e8b4:	f003 0320 	and.w	r3, r3, #32
 800e8b8:	2b00      	cmp	r3, #0
 800e8ba:	d009      	beq.n	800e8d0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e8bc:	4b91      	ldr	r3, [pc, #580]	; (800eb04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e8be:	681b      	ldr	r3, [r3, #0]
 800e8c0:	08db      	lsrs	r3, r3, #3
 800e8c2:	f003 0303 	and.w	r3, r3, #3
 800e8c6:	4a90      	ldr	r2, [pc, #576]	; (800eb08 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800e8c8:	fa22 f303 	lsr.w	r3, r2, r3
 800e8cc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800e8ce:	e111      	b.n	800eaf4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800e8d0:	4b8d      	ldr	r3, [pc, #564]	; (800eb08 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800e8d2:	61bb      	str	r3, [r7, #24]
      break;
 800e8d4:	e10e      	b.n	800eaf4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800e8d6:	4b8d      	ldr	r3, [pc, #564]	; (800eb0c <HAL_RCC_GetSysClockFreq+0x2dc>)
 800e8d8:	61bb      	str	r3, [r7, #24]
      break;
 800e8da:	e10b      	b.n	800eaf4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800e8dc:	4b8c      	ldr	r3, [pc, #560]	; (800eb10 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800e8de:	61bb      	str	r3, [r7, #24]
      break;
 800e8e0:	e108      	b.n	800eaf4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800e8e2:	4b88      	ldr	r3, [pc, #544]	; (800eb04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e8e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e8e6:	f003 0303 	and.w	r3, r3, #3
 800e8ea:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800e8ec:	4b85      	ldr	r3, [pc, #532]	; (800eb04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e8ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e8f0:	091b      	lsrs	r3, r3, #4
 800e8f2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e8f6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800e8f8:	4b82      	ldr	r3, [pc, #520]	; (800eb04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e8fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e8fc:	f003 0301 	and.w	r3, r3, #1
 800e900:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800e902:	4b80      	ldr	r3, [pc, #512]	; (800eb04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e904:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e906:	08db      	lsrs	r3, r3, #3
 800e908:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e90c:	68fa      	ldr	r2, [r7, #12]
 800e90e:	fb02 f303 	mul.w	r3, r2, r3
 800e912:	ee07 3a90 	vmov	s15, r3
 800e916:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e91a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800e91e:	693b      	ldr	r3, [r7, #16]
 800e920:	2b00      	cmp	r3, #0
 800e922:	f000 80e1 	beq.w	800eae8 <HAL_RCC_GetSysClockFreq+0x2b8>
 800e926:	697b      	ldr	r3, [r7, #20]
 800e928:	2b02      	cmp	r3, #2
 800e92a:	f000 8083 	beq.w	800ea34 <HAL_RCC_GetSysClockFreq+0x204>
 800e92e:	697b      	ldr	r3, [r7, #20]
 800e930:	2b02      	cmp	r3, #2
 800e932:	f200 80a1 	bhi.w	800ea78 <HAL_RCC_GetSysClockFreq+0x248>
 800e936:	697b      	ldr	r3, [r7, #20]
 800e938:	2b00      	cmp	r3, #0
 800e93a:	d003      	beq.n	800e944 <HAL_RCC_GetSysClockFreq+0x114>
 800e93c:	697b      	ldr	r3, [r7, #20]
 800e93e:	2b01      	cmp	r3, #1
 800e940:	d056      	beq.n	800e9f0 <HAL_RCC_GetSysClockFreq+0x1c0>
 800e942:	e099      	b.n	800ea78 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e944:	4b6f      	ldr	r3, [pc, #444]	; (800eb04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e946:	681b      	ldr	r3, [r3, #0]
 800e948:	f003 0320 	and.w	r3, r3, #32
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	d02d      	beq.n	800e9ac <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e950:	4b6c      	ldr	r3, [pc, #432]	; (800eb04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e952:	681b      	ldr	r3, [r3, #0]
 800e954:	08db      	lsrs	r3, r3, #3
 800e956:	f003 0303 	and.w	r3, r3, #3
 800e95a:	4a6b      	ldr	r2, [pc, #428]	; (800eb08 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800e95c:	fa22 f303 	lsr.w	r3, r2, r3
 800e960:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	ee07 3a90 	vmov	s15, r3
 800e968:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e96c:	693b      	ldr	r3, [r7, #16]
 800e96e:	ee07 3a90 	vmov	s15, r3
 800e972:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e976:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e97a:	4b62      	ldr	r3, [pc, #392]	; (800eb04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e97c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e97e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e982:	ee07 3a90 	vmov	s15, r3
 800e986:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e98a:	ed97 6a02 	vldr	s12, [r7, #8]
 800e98e:	eddf 5a61 	vldr	s11, [pc, #388]	; 800eb14 <HAL_RCC_GetSysClockFreq+0x2e4>
 800e992:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e996:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e99a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800e99e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e9a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e9a6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800e9aa:	e087      	b.n	800eabc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e9ac:	693b      	ldr	r3, [r7, #16]
 800e9ae:	ee07 3a90 	vmov	s15, r3
 800e9b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e9b6:	eddf 6a58 	vldr	s13, [pc, #352]	; 800eb18 <HAL_RCC_GetSysClockFreq+0x2e8>
 800e9ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e9be:	4b51      	ldr	r3, [pc, #324]	; (800eb04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e9c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e9c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e9c6:	ee07 3a90 	vmov	s15, r3
 800e9ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e9ce:	ed97 6a02 	vldr	s12, [r7, #8]
 800e9d2:	eddf 5a50 	vldr	s11, [pc, #320]	; 800eb14 <HAL_RCC_GetSysClockFreq+0x2e4>
 800e9d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e9da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e9de:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800e9e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e9e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e9ea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800e9ee:	e065      	b.n	800eabc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e9f0:	693b      	ldr	r3, [r7, #16]
 800e9f2:	ee07 3a90 	vmov	s15, r3
 800e9f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e9fa:	eddf 6a48 	vldr	s13, [pc, #288]	; 800eb1c <HAL_RCC_GetSysClockFreq+0x2ec>
 800e9fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ea02:	4b40      	ldr	r3, [pc, #256]	; (800eb04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ea04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ea06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ea0a:	ee07 3a90 	vmov	s15, r3
 800ea0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ea12:	ed97 6a02 	vldr	s12, [r7, #8]
 800ea16:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800eb14 <HAL_RCC_GetSysClockFreq+0x2e4>
 800ea1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ea1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ea22:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ea26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ea2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ea2e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800ea32:	e043      	b.n	800eabc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ea34:	693b      	ldr	r3, [r7, #16]
 800ea36:	ee07 3a90 	vmov	s15, r3
 800ea3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ea3e:	eddf 6a38 	vldr	s13, [pc, #224]	; 800eb20 <HAL_RCC_GetSysClockFreq+0x2f0>
 800ea42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ea46:	4b2f      	ldr	r3, [pc, #188]	; (800eb04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ea48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ea4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ea4e:	ee07 3a90 	vmov	s15, r3
 800ea52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ea56:	ed97 6a02 	vldr	s12, [r7, #8]
 800ea5a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800eb14 <HAL_RCC_GetSysClockFreq+0x2e4>
 800ea5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ea62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ea66:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ea6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ea6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ea72:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800ea76:	e021      	b.n	800eabc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ea78:	693b      	ldr	r3, [r7, #16]
 800ea7a:	ee07 3a90 	vmov	s15, r3
 800ea7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ea82:	eddf 6a26 	vldr	s13, [pc, #152]	; 800eb1c <HAL_RCC_GetSysClockFreq+0x2ec>
 800ea86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ea8a:	4b1e      	ldr	r3, [pc, #120]	; (800eb04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ea8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ea8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ea92:	ee07 3a90 	vmov	s15, r3
 800ea96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ea9a:	ed97 6a02 	vldr	s12, [r7, #8]
 800ea9e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800eb14 <HAL_RCC_GetSysClockFreq+0x2e4>
 800eaa2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800eaa6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800eaaa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800eaae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800eab2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eab6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800eaba:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800eabc:	4b11      	ldr	r3, [pc, #68]	; (800eb04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800eabe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eac0:	0a5b      	lsrs	r3, r3, #9
 800eac2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800eac6:	3301      	adds	r3, #1
 800eac8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800eaca:	683b      	ldr	r3, [r7, #0]
 800eacc:	ee07 3a90 	vmov	s15, r3
 800ead0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800ead4:	edd7 6a07 	vldr	s13, [r7, #28]
 800ead8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800eadc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800eae0:	ee17 3a90 	vmov	r3, s15
 800eae4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800eae6:	e005      	b.n	800eaf4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800eae8:	2300      	movs	r3, #0
 800eaea:	61bb      	str	r3, [r7, #24]
      break;
 800eaec:	e002      	b.n	800eaf4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800eaee:	4b07      	ldr	r3, [pc, #28]	; (800eb0c <HAL_RCC_GetSysClockFreq+0x2dc>)
 800eaf0:	61bb      	str	r3, [r7, #24]
      break;
 800eaf2:	bf00      	nop
  }

  return sysclockfreq;
 800eaf4:	69bb      	ldr	r3, [r7, #24]
}
 800eaf6:	4618      	mov	r0, r3
 800eaf8:	3724      	adds	r7, #36	; 0x24
 800eafa:	46bd      	mov	sp, r7
 800eafc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb00:	4770      	bx	lr
 800eb02:	bf00      	nop
 800eb04:	58024400 	.word	0x58024400
 800eb08:	03d09000 	.word	0x03d09000
 800eb0c:	003d0900 	.word	0x003d0900
 800eb10:	007a1200 	.word	0x007a1200
 800eb14:	46000000 	.word	0x46000000
 800eb18:	4c742400 	.word	0x4c742400
 800eb1c:	4a742400 	.word	0x4a742400
 800eb20:	4af42400 	.word	0x4af42400

0800eb24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800eb24:	b580      	push	{r7, lr}
 800eb26:	b082      	sub	sp, #8
 800eb28:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 800eb2a:	f7ff fe81 	bl	800e830 <HAL_RCC_GetSysClockFreq>
 800eb2e:	4602      	mov	r2, r0
 800eb30:	4b10      	ldr	r3, [pc, #64]	; (800eb74 <HAL_RCC_GetHCLKFreq+0x50>)
 800eb32:	699b      	ldr	r3, [r3, #24]
 800eb34:	0a1b      	lsrs	r3, r3, #8
 800eb36:	f003 030f 	and.w	r3, r3, #15
 800eb3a:	490f      	ldr	r1, [pc, #60]	; (800eb78 <HAL_RCC_GetHCLKFreq+0x54>)
 800eb3c:	5ccb      	ldrb	r3, [r1, r3]
 800eb3e:	f003 031f 	and.w	r3, r3, #31
 800eb42:	fa22 f303 	lsr.w	r3, r2, r3
 800eb46:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800eb48:	4b0a      	ldr	r3, [pc, #40]	; (800eb74 <HAL_RCC_GetHCLKFreq+0x50>)
 800eb4a:	699b      	ldr	r3, [r3, #24]
 800eb4c:	f003 030f 	and.w	r3, r3, #15
 800eb50:	4a09      	ldr	r2, [pc, #36]	; (800eb78 <HAL_RCC_GetHCLKFreq+0x54>)
 800eb52:	5cd3      	ldrb	r3, [r2, r3]
 800eb54:	f003 031f 	and.w	r3, r3, #31
 800eb58:	687a      	ldr	r2, [r7, #4]
 800eb5a:	fa22 f303 	lsr.w	r3, r2, r3
 800eb5e:	4a07      	ldr	r2, [pc, #28]	; (800eb7c <HAL_RCC_GetHCLKFreq+0x58>)
 800eb60:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800eb62:	4a07      	ldr	r2, [pc, #28]	; (800eb80 <HAL_RCC_GetHCLKFreq+0x5c>)
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800eb68:	4b04      	ldr	r3, [pc, #16]	; (800eb7c <HAL_RCC_GetHCLKFreq+0x58>)
 800eb6a:	681b      	ldr	r3, [r3, #0]
}
 800eb6c:	4618      	mov	r0, r3
 800eb6e:	3708      	adds	r7, #8
 800eb70:	46bd      	mov	sp, r7
 800eb72:	bd80      	pop	{r7, pc}
 800eb74:	58024400 	.word	0x58024400
 800eb78:	0802e1c0 	.word	0x0802e1c0
 800eb7c:	240004f4 	.word	0x240004f4
 800eb80:	240004f0 	.word	0x240004f0

0800eb84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800eb84:	b580      	push	{r7, lr}
 800eb86:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 800eb88:	f7ff ffcc 	bl	800eb24 <HAL_RCC_GetHCLKFreq>
 800eb8c:	4602      	mov	r2, r0
 800eb8e:	4b06      	ldr	r3, [pc, #24]	; (800eba8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800eb90:	69db      	ldr	r3, [r3, #28]
 800eb92:	091b      	lsrs	r3, r3, #4
 800eb94:	f003 0307 	and.w	r3, r3, #7
 800eb98:	4904      	ldr	r1, [pc, #16]	; (800ebac <HAL_RCC_GetPCLK1Freq+0x28>)
 800eb9a:	5ccb      	ldrb	r3, [r1, r3]
 800eb9c:	f003 031f 	and.w	r3, r3, #31
 800eba0:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 800eba4:	4618      	mov	r0, r3
 800eba6:	bd80      	pop	{r7, pc}
 800eba8:	58024400 	.word	0x58024400
 800ebac:	0802e1c0 	.word	0x0802e1c0

0800ebb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ebb0:	b580      	push	{r7, lr}
 800ebb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 800ebb4:	f7ff ffb6 	bl	800eb24 <HAL_RCC_GetHCLKFreq>
 800ebb8:	4602      	mov	r2, r0
 800ebba:	4b06      	ldr	r3, [pc, #24]	; (800ebd4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800ebbc:	69db      	ldr	r3, [r3, #28]
 800ebbe:	0a1b      	lsrs	r3, r3, #8
 800ebc0:	f003 0307 	and.w	r3, r3, #7
 800ebc4:	4904      	ldr	r1, [pc, #16]	; (800ebd8 <HAL_RCC_GetPCLK2Freq+0x28>)
 800ebc6:	5ccb      	ldrb	r3, [r1, r3]
 800ebc8:	f003 031f 	and.w	r3, r3, #31
 800ebcc:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 800ebd0:	4618      	mov	r0, r3
 800ebd2:	bd80      	pop	{r7, pc}
 800ebd4:	58024400 	.word	0x58024400
 800ebd8:	0802e1c0 	.word	0x0802e1c0

0800ebdc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800ebdc:	b480      	push	{r7}
 800ebde:	b083      	sub	sp, #12
 800ebe0:	af00      	add	r7, sp, #0
 800ebe2:	6078      	str	r0, [r7, #4]
 800ebe4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	223f      	movs	r2, #63	; 0x3f
 800ebea:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800ebec:	4b1a      	ldr	r3, [pc, #104]	; (800ec58 <HAL_RCC_GetClockConfig+0x7c>)
 800ebee:	691b      	ldr	r3, [r3, #16]
 800ebf0:	f003 0207 	and.w	r2, r3, #7
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	605a      	str	r2, [r3, #4]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
#else
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE);
 800ebf8:	4b17      	ldr	r3, [pc, #92]	; (800ec58 <HAL_RCC_GetClockConfig+0x7c>)
 800ebfa:	699b      	ldr	r3, [r3, #24]
 800ebfc:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE);
 800ec04:	4b14      	ldr	r3, [pc, #80]	; (800ec58 <HAL_RCC_GetClockConfig+0x7c>)
 800ec06:	699b      	ldr	r3, [r3, #24]
 800ec08:	f003 020f 	and.w	r2, r3, #15
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE);
 800ec10:	4b11      	ldr	r3, [pc, #68]	; (800ec58 <HAL_RCC_GetClockConfig+0x7c>)
 800ec12:	699b      	ldr	r3, [r3, #24]
 800ec14:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1);
 800ec1c:	4b0e      	ldr	r3, [pc, #56]	; (800ec58 <HAL_RCC_GetClockConfig+0x7c>)
 800ec1e:	69db      	ldr	r3, [r3, #28]
 800ec20:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2);
 800ec28:	4b0b      	ldr	r3, [pc, #44]	; (800ec58 <HAL_RCC_GetClockConfig+0x7c>)
 800ec2a:	69db      	ldr	r3, [r3, #28]
 800ec2c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
 800ec34:	4b08      	ldr	r3, [pc, #32]	; (800ec58 <HAL_RCC_GetClockConfig+0x7c>)
 800ec36:	6a1b      	ldr	r3, [r3, #32]
 800ec38:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	61da      	str	r2, [r3, #28]
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800ec40:	4b06      	ldr	r3, [pc, #24]	; (800ec5c <HAL_RCC_GetClockConfig+0x80>)
 800ec42:	681b      	ldr	r3, [r3, #0]
 800ec44:	f003 020f 	and.w	r2, r3, #15
 800ec48:	683b      	ldr	r3, [r7, #0]
 800ec4a:	601a      	str	r2, [r3, #0]
}
 800ec4c:	bf00      	nop
 800ec4e:	370c      	adds	r7, #12
 800ec50:	46bd      	mov	sp, r7
 800ec52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec56:	4770      	bx	lr
 800ec58:	58024400 	.word	0x58024400
 800ec5c:	52002000 	.word	0x52002000

0800ec60 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800ec60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ec64:	b0c8      	sub	sp, #288	; 0x120
 800ec66:	af00      	add	r7, sp, #0
 800ec68:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800ec6c:	2300      	movs	r3, #0
 800ec6e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800ec72:	2300      	movs	r3, #0
 800ec74:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800ec78:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ec7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec80:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 800ec84:	2500      	movs	r5, #0
 800ec86:	ea54 0305 	orrs.w	r3, r4, r5
 800ec8a:	d049      	beq.n	800ed20 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800ec8c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ec90:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ec92:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800ec96:	d02f      	beq.n	800ecf8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800ec98:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800ec9c:	d828      	bhi.n	800ecf0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800ec9e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800eca2:	d01a      	beq.n	800ecda <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800eca4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800eca8:	d822      	bhi.n	800ecf0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800ecaa:	2b00      	cmp	r3, #0
 800ecac:	d003      	beq.n	800ecb6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800ecae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ecb2:	d007      	beq.n	800ecc4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800ecb4:	e01c      	b.n	800ecf0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ecb6:	4ba7      	ldr	r3, [pc, #668]	; (800ef54 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800ecb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ecba:	4aa6      	ldr	r2, [pc, #664]	; (800ef54 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800ecbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ecc0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800ecc2:	e01a      	b.n	800ecfa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ecc4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ecc8:	3308      	adds	r3, #8
 800ecca:	2102      	movs	r1, #2
 800eccc:	4618      	mov	r0, r3
 800ecce:	f002 fa6d 	bl	80111ac <RCCEx_PLL2_Config>
 800ecd2:	4603      	mov	r3, r0
 800ecd4:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800ecd8:	e00f      	b.n	800ecfa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ecda:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ecde:	3328      	adds	r3, #40	; 0x28
 800ece0:	2102      	movs	r1, #2
 800ece2:	4618      	mov	r0, r3
 800ece4:	f002 fb14 	bl	8011310 <RCCEx_PLL3_Config>
 800ece8:	4603      	mov	r3, r0
 800ecea:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800ecee:	e004      	b.n	800ecfa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ecf0:	2301      	movs	r3, #1
 800ecf2:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800ecf6:	e000      	b.n	800ecfa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800ecf8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ecfa:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800ecfe:	2b00      	cmp	r3, #0
 800ed00:	d10a      	bne.n	800ed18 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800ed02:	4b94      	ldr	r3, [pc, #592]	; (800ef54 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800ed04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ed06:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800ed0a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ed0e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ed10:	4a90      	ldr	r2, [pc, #576]	; (800ef54 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800ed12:	430b      	orrs	r3, r1
 800ed14:	6513      	str	r3, [r2, #80]	; 0x50
 800ed16:	e003      	b.n	800ed20 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ed18:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800ed1c:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800ed20:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ed24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed28:	f402 7880 	and.w	r8, r2, #256	; 0x100
 800ed2c:	f04f 0900 	mov.w	r9, #0
 800ed30:	ea58 0309 	orrs.w	r3, r8, r9
 800ed34:	d047      	beq.n	800edc6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800ed36:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ed3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ed3c:	2b04      	cmp	r3, #4
 800ed3e:	d82a      	bhi.n	800ed96 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800ed40:	a201      	add	r2, pc, #4	; (adr r2, 800ed48 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800ed42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed46:	bf00      	nop
 800ed48:	0800ed5d 	.word	0x0800ed5d
 800ed4c:	0800ed6b 	.word	0x0800ed6b
 800ed50:	0800ed81 	.word	0x0800ed81
 800ed54:	0800ed9f 	.word	0x0800ed9f
 800ed58:	0800ed9f 	.word	0x0800ed9f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ed5c:	4b7d      	ldr	r3, [pc, #500]	; (800ef54 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800ed5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ed60:	4a7c      	ldr	r2, [pc, #496]	; (800ef54 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800ed62:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ed66:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ed68:	e01a      	b.n	800eda0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ed6a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ed6e:	3308      	adds	r3, #8
 800ed70:	2100      	movs	r1, #0
 800ed72:	4618      	mov	r0, r3
 800ed74:	f002 fa1a 	bl	80111ac <RCCEx_PLL2_Config>
 800ed78:	4603      	mov	r3, r0
 800ed7a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ed7e:	e00f      	b.n	800eda0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ed80:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ed84:	3328      	adds	r3, #40	; 0x28
 800ed86:	2100      	movs	r1, #0
 800ed88:	4618      	mov	r0, r3
 800ed8a:	f002 fac1 	bl	8011310 <RCCEx_PLL3_Config>
 800ed8e:	4603      	mov	r3, r0
 800ed90:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ed94:	e004      	b.n	800eda0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ed96:	2301      	movs	r3, #1
 800ed98:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800ed9c:	e000      	b.n	800eda0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800ed9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800eda0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800eda4:	2b00      	cmp	r3, #0
 800eda6:	d10a      	bne.n	800edbe <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800eda8:	4b6a      	ldr	r3, [pc, #424]	; (800ef54 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800edaa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800edac:	f023 0107 	bic.w	r1, r3, #7
 800edb0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800edb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800edb6:	4a67      	ldr	r2, [pc, #412]	; (800ef54 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800edb8:	430b      	orrs	r3, r1
 800edba:	6513      	str	r3, [r2, #80]	; 0x50
 800edbc:	e003      	b.n	800edc6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800edbe:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800edc2:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 800edc6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800edca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edce:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 800edd2:	f04f 0b00 	mov.w	fp, #0
 800edd6:	ea5a 030b 	orrs.w	r3, sl, fp
 800edda:	d054      	beq.n	800ee86 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    switch (PeriphClkInit->Sai2AClockSelection)
 800eddc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ede0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ede2:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800ede6:	d036      	beq.n	800ee56 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800ede8:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800edec:	d82f      	bhi.n	800ee4e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800edee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800edf2:	d032      	beq.n	800ee5a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800edf4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800edf8:	d829      	bhi.n	800ee4e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800edfa:	2bc0      	cmp	r3, #192	; 0xc0
 800edfc:	d02f      	beq.n	800ee5e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 800edfe:	2bc0      	cmp	r3, #192	; 0xc0
 800ee00:	d825      	bhi.n	800ee4e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800ee02:	2b80      	cmp	r3, #128	; 0x80
 800ee04:	d018      	beq.n	800ee38 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 800ee06:	2b80      	cmp	r3, #128	; 0x80
 800ee08:	d821      	bhi.n	800ee4e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800ee0a:	2b00      	cmp	r3, #0
 800ee0c:	d002      	beq.n	800ee14 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800ee0e:	2b40      	cmp	r3, #64	; 0x40
 800ee10:	d007      	beq.n	800ee22 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 800ee12:	e01c      	b.n	800ee4e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    {
      case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
        /* Enable SAI2A Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ee14:	4b4f      	ldr	r3, [pc, #316]	; (800ef54 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800ee16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ee18:	4a4e      	ldr	r2, [pc, #312]	; (800ef54 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800ee1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ee1e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 800ee20:	e01e      	b.n	800ee60 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ee22:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ee26:	3308      	adds	r3, #8
 800ee28:	2100      	movs	r1, #0
 800ee2a:	4618      	mov	r0, r3
 800ee2c:	f002 f9be 	bl	80111ac <RCCEx_PLL2_Config>
 800ee30:	4603      	mov	r3, r0
 800ee32:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 800ee36:	e013      	b.n	800ee60 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ee38:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ee3c:	3328      	adds	r3, #40	; 0x28
 800ee3e:	2100      	movs	r1, #0
 800ee40:	4618      	mov	r0, r3
 800ee42:	f002 fa65 	bl	8011310 <RCCEx_PLL3_Config>
 800ee46:	4603      	mov	r3, r0
 800ee48:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 800ee4c:	e008      	b.n	800ee60 <HAL_RCCEx_PeriphCLKConfig+0x200>
        /* SPDIF clock is used as source of SAI2A clock */
        /* SAI2A clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ee4e:	2301      	movs	r3, #1
 800ee50:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800ee54:	e004      	b.n	800ee60 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 800ee56:	bf00      	nop
 800ee58:	e002      	b.n	800ee60 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 800ee5a:	bf00      	nop
 800ee5c:	e000      	b.n	800ee60 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 800ee5e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ee60:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800ee64:	2b00      	cmp	r3, #0
 800ee66:	d10a      	bne.n	800ee7e <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 800ee68:	4b3a      	ldr	r3, [pc, #232]	; (800ef54 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800ee6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ee6c:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 800ee70:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ee74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ee76:	4a37      	ldr	r2, [pc, #220]	; (800ef54 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800ee78:	430b      	orrs	r3, r1
 800ee7a:	6513      	str	r3, [r2, #80]	; 0x50
 800ee7c:	e003      	b.n	800ee86 <HAL_RCCEx_PeriphCLKConfig+0x226>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ee7e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800ee82:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 800ee86:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ee8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee8e:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 800ee92:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800ee96:	2300      	movs	r3, #0
 800ee98:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800ee9c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 800eea0:	460b      	mov	r3, r1
 800eea2:	4313      	orrs	r3, r2
 800eea4:	d05c      	beq.n	800ef60 <HAL_RCCEx_PeriphCLKConfig+0x300>
  {
    switch (PeriphClkInit->Sai2BClockSelection)
 800eea6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800eeaa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800eeac:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 800eeb0:	d03b      	beq.n	800ef2a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800eeb2:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 800eeb6:	d834      	bhi.n	800ef22 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 800eeb8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800eebc:	d037      	beq.n	800ef2e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 800eebe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800eec2:	d82e      	bhi.n	800ef22 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 800eec4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800eec8:	d033      	beq.n	800ef32 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800eeca:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800eece:	d828      	bhi.n	800ef22 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 800eed0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800eed4:	d01a      	beq.n	800ef0c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 800eed6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800eeda:	d822      	bhi.n	800ef22 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 800eedc:	2b00      	cmp	r3, #0
 800eede:	d003      	beq.n	800eee8 <HAL_RCCEx_PeriphCLKConfig+0x288>
 800eee0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800eee4:	d007      	beq.n	800eef6 <HAL_RCCEx_PeriphCLKConfig+0x296>
 800eee6:	e01c      	b.n	800ef22 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    {
      case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800eee8:	4b1a      	ldr	r3, [pc, #104]	; (800ef54 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800eeea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eeec:	4a19      	ldr	r2, [pc, #100]	; (800ef54 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800eeee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800eef2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 800eef4:	e01e      	b.n	800ef34 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800eef6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800eefa:	3308      	adds	r3, #8
 800eefc:	2100      	movs	r1, #0
 800eefe:	4618      	mov	r0, r3
 800ef00:	f002 f954 	bl	80111ac <RCCEx_PLL2_Config>
 800ef04:	4603      	mov	r3, r0
 800ef06:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 800ef0a:	e013      	b.n	800ef34 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ef0c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ef10:	3328      	adds	r3, #40	; 0x28
 800ef12:	2100      	movs	r1, #0
 800ef14:	4618      	mov	r0, r3
 800ef16:	f002 f9fb 	bl	8011310 <RCCEx_PLL3_Config>
 800ef1a:	4603      	mov	r3, r0
 800ef1c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 800ef20:	e008      	b.n	800ef34 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        /* SPDIF clock is used as source of SAI2B clock */
        /* SAI2B clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ef22:	2301      	movs	r3, #1
 800ef24:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800ef28:	e004      	b.n	800ef34 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 800ef2a:	bf00      	nop
 800ef2c:	e002      	b.n	800ef34 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 800ef2e:	bf00      	nop
 800ef30:	e000      	b.n	800ef34 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 800ef32:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ef34:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800ef38:	2b00      	cmp	r3, #0
 800ef3a:	d10d      	bne.n	800ef58 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 800ef3c:	4b05      	ldr	r3, [pc, #20]	; (800ef54 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800ef3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ef40:	f423 6160 	bic.w	r1, r3, #3584	; 0xe00
 800ef44:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ef48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ef4a:	4a02      	ldr	r2, [pc, #8]	; (800ef54 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800ef4c:	430b      	orrs	r3, r1
 800ef4e:	6513      	str	r3, [r2, #80]	; 0x50
 800ef50:	e006      	b.n	800ef60 <HAL_RCCEx_PeriphCLKConfig+0x300>
 800ef52:	bf00      	nop
 800ef54:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ef58:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800ef5c:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800ef60:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ef64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef68:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 800ef6c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800ef70:	2300      	movs	r3, #0
 800ef72:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800ef76:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 800ef7a:	460b      	mov	r3, r1
 800ef7c:	4313      	orrs	r3, r2
 800ef7e:	d03a      	beq.n	800eff6 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800ef80:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ef84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ef86:	2b30      	cmp	r3, #48	; 0x30
 800ef88:	d01f      	beq.n	800efca <HAL_RCCEx_PeriphCLKConfig+0x36a>
 800ef8a:	2b30      	cmp	r3, #48	; 0x30
 800ef8c:	d819      	bhi.n	800efc2 <HAL_RCCEx_PeriphCLKConfig+0x362>
 800ef8e:	2b20      	cmp	r3, #32
 800ef90:	d00c      	beq.n	800efac <HAL_RCCEx_PeriphCLKConfig+0x34c>
 800ef92:	2b20      	cmp	r3, #32
 800ef94:	d815      	bhi.n	800efc2 <HAL_RCCEx_PeriphCLKConfig+0x362>
 800ef96:	2b00      	cmp	r3, #0
 800ef98:	d019      	beq.n	800efce <HAL_RCCEx_PeriphCLKConfig+0x36e>
 800ef9a:	2b10      	cmp	r3, #16
 800ef9c:	d111      	bne.n	800efc2 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ef9e:	4bae      	ldr	r3, [pc, #696]	; (800f258 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800efa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800efa2:	4aad      	ldr	r2, [pc, #692]	; (800f258 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800efa4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800efa8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800efaa:	e011      	b.n	800efd0 <HAL_RCCEx_PeriphCLKConfig+0x370>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800efac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800efb0:	3308      	adds	r3, #8
 800efb2:	2102      	movs	r1, #2
 800efb4:	4618      	mov	r0, r3
 800efb6:	f002 f8f9 	bl	80111ac <RCCEx_PLL2_Config>
 800efba:	4603      	mov	r3, r0
 800efbc:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800efc0:	e006      	b.n	800efd0 <HAL_RCCEx_PeriphCLKConfig+0x370>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800efc2:	2301      	movs	r3, #1
 800efc4:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800efc8:	e002      	b.n	800efd0 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 800efca:	bf00      	nop
 800efcc:	e000      	b.n	800efd0 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 800efce:	bf00      	nop
    }

    if (ret == HAL_OK)
 800efd0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	d10a      	bne.n	800efee <HAL_RCCEx_PeriphCLKConfig+0x38e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800efd8:	4b9f      	ldr	r3, [pc, #636]	; (800f258 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800efda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800efdc:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800efe0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800efe4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800efe6:	4a9c      	ldr	r2, [pc, #624]	; (800f258 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800efe8:	430b      	orrs	r3, r1
 800efea:	64d3      	str	r3, [r2, #76]	; 0x4c
 800efec:	e003      	b.n	800eff6 <HAL_RCCEx_PeriphCLKConfig+0x396>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800efee:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800eff2:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800eff6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800effa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800effe:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800f002:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800f006:	2300      	movs	r3, #0
 800f008:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800f00c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 800f010:	460b      	mov	r3, r1
 800f012:	4313      	orrs	r3, r2
 800f014:	d051      	beq.n	800f0ba <HAL_RCCEx_PeriphCLKConfig+0x45a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800f016:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f01a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f01c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800f020:	d035      	beq.n	800f08e <HAL_RCCEx_PeriphCLKConfig+0x42e>
 800f022:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800f026:	d82e      	bhi.n	800f086 <HAL_RCCEx_PeriphCLKConfig+0x426>
 800f028:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800f02c:	d031      	beq.n	800f092 <HAL_RCCEx_PeriphCLKConfig+0x432>
 800f02e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800f032:	d828      	bhi.n	800f086 <HAL_RCCEx_PeriphCLKConfig+0x426>
 800f034:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f038:	d01a      	beq.n	800f070 <HAL_RCCEx_PeriphCLKConfig+0x410>
 800f03a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f03e:	d822      	bhi.n	800f086 <HAL_RCCEx_PeriphCLKConfig+0x426>
 800f040:	2b00      	cmp	r3, #0
 800f042:	d003      	beq.n	800f04c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 800f044:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f048:	d007      	beq.n	800f05a <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 800f04a:	e01c      	b.n	800f086 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f04c:	4b82      	ldr	r3, [pc, #520]	; (800f258 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f04e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f050:	4a81      	ldr	r2, [pc, #516]	; (800f258 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f052:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800f056:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800f058:	e01c      	b.n	800f094 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f05a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f05e:	3308      	adds	r3, #8
 800f060:	2100      	movs	r1, #0
 800f062:	4618      	mov	r0, r3
 800f064:	f002 f8a2 	bl	80111ac <RCCEx_PLL2_Config>
 800f068:	4603      	mov	r3, r0
 800f06a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800f06e:	e011      	b.n	800f094 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f070:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f074:	3328      	adds	r3, #40	; 0x28
 800f076:	2100      	movs	r1, #0
 800f078:	4618      	mov	r0, r3
 800f07a:	f002 f949 	bl	8011310 <RCCEx_PLL3_Config>
 800f07e:	4603      	mov	r3, r0
 800f080:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800f084:	e006      	b.n	800f094 <HAL_RCCEx_PeriphCLKConfig+0x434>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f086:	2301      	movs	r3, #1
 800f088:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800f08c:	e002      	b.n	800f094 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 800f08e:	bf00      	nop
 800f090:	e000      	b.n	800f094 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 800f092:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f094:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800f098:	2b00      	cmp	r3, #0
 800f09a:	d10a      	bne.n	800f0b2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800f09c:	4b6e      	ldr	r3, [pc, #440]	; (800f258 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f09e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f0a0:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 800f0a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f0a8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f0aa:	4a6b      	ldr	r2, [pc, #428]	; (800f258 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f0ac:	430b      	orrs	r3, r1
 800f0ae:	6513      	str	r3, [r2, #80]	; 0x50
 800f0b0:	e003      	b.n	800f0ba <HAL_RCCEx_PeriphCLKConfig+0x45a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f0b2:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800f0b6:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800f0ba:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f0be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0c2:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 800f0c6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800f0ca:	2300      	movs	r3, #0
 800f0cc:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800f0d0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 800f0d4:	460b      	mov	r3, r1
 800f0d6:	4313      	orrs	r3, r2
 800f0d8:	d053      	beq.n	800f182 <HAL_RCCEx_PeriphCLKConfig+0x522>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800f0da:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f0de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f0e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800f0e4:	d033      	beq.n	800f14e <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 800f0e6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800f0ea:	d82c      	bhi.n	800f146 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800f0ec:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800f0f0:	d02f      	beq.n	800f152 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
 800f0f2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800f0f6:	d826      	bhi.n	800f146 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800f0f8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800f0fc:	d02b      	beq.n	800f156 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800f0fe:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800f102:	d820      	bhi.n	800f146 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800f104:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800f108:	d012      	beq.n	800f130 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 800f10a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800f10e:	d81a      	bhi.n	800f146 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800f110:	2b00      	cmp	r3, #0
 800f112:	d022      	beq.n	800f15a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
 800f114:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f118:	d115      	bne.n	800f146 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f11a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f11e:	3308      	adds	r3, #8
 800f120:	2101      	movs	r1, #1
 800f122:	4618      	mov	r0, r3
 800f124:	f002 f842 	bl	80111ac <RCCEx_PLL2_Config>
 800f128:	4603      	mov	r3, r0
 800f12a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800f12e:	e015      	b.n	800f15c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f130:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f134:	3328      	adds	r3, #40	; 0x28
 800f136:	2101      	movs	r1, #1
 800f138:	4618      	mov	r0, r3
 800f13a:	f002 f8e9 	bl	8011310 <RCCEx_PLL3_Config>
 800f13e:	4603      	mov	r3, r0
 800f140:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800f144:	e00a      	b.n	800f15c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f146:	2301      	movs	r3, #1
 800f148:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800f14c:	e006      	b.n	800f15c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800f14e:	bf00      	nop
 800f150:	e004      	b.n	800f15c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800f152:	bf00      	nop
 800f154:	e002      	b.n	800f15c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800f156:	bf00      	nop
 800f158:	e000      	b.n	800f15c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800f15a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f15c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800f160:	2b00      	cmp	r3, #0
 800f162:	d10a      	bne.n	800f17a <HAL_RCCEx_PeriphCLKConfig+0x51a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800f164:	4b3c      	ldr	r3, [pc, #240]	; (800f258 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f166:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f168:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 800f16c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f170:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f172:	4a39      	ldr	r2, [pc, #228]	; (800f258 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f174:	430b      	orrs	r3, r1
 800f176:	6513      	str	r3, [r2, #80]	; 0x50
 800f178:	e003      	b.n	800f182 <HAL_RCCEx_PeriphCLKConfig+0x522>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f17a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800f17e:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800f182:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f18a:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 800f18e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800f192:	2300      	movs	r3, #0
 800f194:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800f198:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 800f19c:	460b      	mov	r3, r1
 800f19e:	4313      	orrs	r3, r2
 800f1a0:	d060      	beq.n	800f264 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800f1a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f1a6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800f1aa:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 800f1ae:	d039      	beq.n	800f224 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
 800f1b0:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 800f1b4:	d832      	bhi.n	800f21c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800f1b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f1ba:	d035      	beq.n	800f228 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800f1bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f1c0:	d82c      	bhi.n	800f21c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800f1c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f1c6:	d031      	beq.n	800f22c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800f1c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f1cc:	d826      	bhi.n	800f21c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800f1ce:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800f1d2:	d02d      	beq.n	800f230 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800f1d4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800f1d8:	d820      	bhi.n	800f21c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800f1da:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800f1de:	d012      	beq.n	800f206 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800f1e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800f1e4:	d81a      	bhi.n	800f21c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800f1e6:	2b00      	cmp	r3, #0
 800f1e8:	d024      	beq.n	800f234 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800f1ea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800f1ee:	d115      	bne.n	800f21c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f1f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f1f4:	3308      	adds	r3, #8
 800f1f6:	2101      	movs	r1, #1
 800f1f8:	4618      	mov	r0, r3
 800f1fa:	f001 ffd7 	bl	80111ac <RCCEx_PLL2_Config>
 800f1fe:	4603      	mov	r3, r0
 800f200:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800f204:	e017      	b.n	800f236 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f206:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f20a:	3328      	adds	r3, #40	; 0x28
 800f20c:	2101      	movs	r1, #1
 800f20e:	4618      	mov	r0, r3
 800f210:	f002 f87e 	bl	8011310 <RCCEx_PLL3_Config>
 800f214:	4603      	mov	r3, r0
 800f216:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800f21a:	e00c      	b.n	800f236 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800f21c:	2301      	movs	r3, #1
 800f21e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800f222:	e008      	b.n	800f236 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800f224:	bf00      	nop
 800f226:	e006      	b.n	800f236 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800f228:	bf00      	nop
 800f22a:	e004      	b.n	800f236 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800f22c:	bf00      	nop
 800f22e:	e002      	b.n	800f236 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800f230:	bf00      	nop
 800f232:	e000      	b.n	800f236 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800f234:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f236:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800f23a:	2b00      	cmp	r3, #0
 800f23c:	d10e      	bne.n	800f25c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800f23e:	4b06      	ldr	r3, [pc, #24]	; (800f258 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f240:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f242:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800f246:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f24a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800f24e:	4a02      	ldr	r2, [pc, #8]	; (800f258 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f250:	430b      	orrs	r3, r1
 800f252:	6593      	str	r3, [r2, #88]	; 0x58
 800f254:	e006      	b.n	800f264 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800f256:	bf00      	nop
 800f258:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f25c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800f260:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800f264:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f26c:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 800f270:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800f274:	2300      	movs	r3, #0
 800f276:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800f27a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800f27e:	460b      	mov	r3, r1
 800f280:	4313      	orrs	r3, r2
 800f282:	d037      	beq.n	800f2f4 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800f284:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f288:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f28a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800f28e:	d00e      	beq.n	800f2ae <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800f290:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800f294:	d816      	bhi.n	800f2c4 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800f296:	2b00      	cmp	r3, #0
 800f298:	d018      	beq.n	800f2cc <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800f29a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800f29e:	d111      	bne.n	800f2c4 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f2a0:	4bc4      	ldr	r3, [pc, #784]	; (800f5b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800f2a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f2a4:	4ac3      	ldr	r2, [pc, #780]	; (800f5b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800f2a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800f2aa:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800f2ac:	e00f      	b.n	800f2ce <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f2ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f2b2:	3308      	adds	r3, #8
 800f2b4:	2101      	movs	r1, #1
 800f2b6:	4618      	mov	r0, r3
 800f2b8:	f001 ff78 	bl	80111ac <RCCEx_PLL2_Config>
 800f2bc:	4603      	mov	r3, r0
 800f2be:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800f2c2:	e004      	b.n	800f2ce <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f2c4:	2301      	movs	r3, #1
 800f2c6:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800f2ca:	e000      	b.n	800f2ce <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800f2cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f2ce:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800f2d2:	2b00      	cmp	r3, #0
 800f2d4:	d10a      	bne.n	800f2ec <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800f2d6:	4bb7      	ldr	r3, [pc, #732]	; (800f5b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800f2d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f2da:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800f2de:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f2e2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f2e4:	4ab3      	ldr	r2, [pc, #716]	; (800f5b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800f2e6:	430b      	orrs	r3, r1
 800f2e8:	6513      	str	r3, [r2, #80]	; 0x50
 800f2ea:	e003      	b.n	800f2f4 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f2ec:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800f2f0:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800f2f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f2f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2fc:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 800f300:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800f304:	2300      	movs	r3, #0
 800f306:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800f30a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800f30e:	460b      	mov	r3, r1
 800f310:	4313      	orrs	r3, r2
 800f312:	d039      	beq.n	800f388 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800f314:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f318:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f31a:	2b03      	cmp	r3, #3
 800f31c:	d81c      	bhi.n	800f358 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800f31e:	a201      	add	r2, pc, #4	; (adr r2, 800f324 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800f320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f324:	0800f361 	.word	0x0800f361
 800f328:	0800f335 	.word	0x0800f335
 800f32c:	0800f343 	.word	0x0800f343
 800f330:	0800f361 	.word	0x0800f361
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f334:	4b9f      	ldr	r3, [pc, #636]	; (800f5b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800f336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f338:	4a9e      	ldr	r2, [pc, #632]	; (800f5b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800f33a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800f33e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800f340:	e00f      	b.n	800f362 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f342:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f346:	3308      	adds	r3, #8
 800f348:	2102      	movs	r1, #2
 800f34a:	4618      	mov	r0, r3
 800f34c:	f001 ff2e 	bl	80111ac <RCCEx_PLL2_Config>
 800f350:	4603      	mov	r3, r0
 800f352:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* FMC clock source configuration done later after clock selection check */
        break;
 800f356:	e004      	b.n	800f362 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800f358:	2301      	movs	r3, #1
 800f35a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800f35e:	e000      	b.n	800f362 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800f360:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f362:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800f366:	2b00      	cmp	r3, #0
 800f368:	d10a      	bne.n	800f380 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800f36a:	4b92      	ldr	r3, [pc, #584]	; (800f5b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800f36c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f36e:	f023 0103 	bic.w	r1, r3, #3
 800f372:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f376:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f378:	4a8e      	ldr	r2, [pc, #568]	; (800f5b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800f37a:	430b      	orrs	r3, r1
 800f37c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800f37e:	e003      	b.n	800f388 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f380:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800f384:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800f388:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f38c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f390:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 800f394:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800f398:	2300      	movs	r3, #0
 800f39a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800f39e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800f3a2:	460b      	mov	r3, r1
 800f3a4:	4313      	orrs	r3, r2
 800f3a6:	f000 8099 	beq.w	800f4dc <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800f3aa:	4b83      	ldr	r3, [pc, #524]	; (800f5b8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800f3ac:	681b      	ldr	r3, [r3, #0]
 800f3ae:	4a82      	ldr	r2, [pc, #520]	; (800f5b8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800f3b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800f3b4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800f3b6:	f7fb f875 	bl	800a4a4 <HAL_GetTick>
 800f3ba:	f8c7 0118 	str.w	r0, [r7, #280]	; 0x118

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800f3be:	e00b      	b.n	800f3d8 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800f3c0:	f7fb f870 	bl	800a4a4 <HAL_GetTick>
 800f3c4:	4602      	mov	r2, r0
 800f3c6:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800f3ca:	1ad3      	subs	r3, r2, r3
 800f3cc:	2b64      	cmp	r3, #100	; 0x64
 800f3ce:	d903      	bls.n	800f3d8 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800f3d0:	2303      	movs	r3, #3
 800f3d2:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800f3d6:	e005      	b.n	800f3e4 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800f3d8:	4b77      	ldr	r3, [pc, #476]	; (800f5b8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800f3da:	681b      	ldr	r3, [r3, #0]
 800f3dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f3e0:	2b00      	cmp	r3, #0
 800f3e2:	d0ed      	beq.n	800f3c0 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800f3e4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800f3e8:	2b00      	cmp	r3, #0
 800f3ea:	d173      	bne.n	800f4d4 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800f3ec:	4b71      	ldr	r3, [pc, #452]	; (800f5b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800f3ee:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800f3f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f3f4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800f3f8:	4053      	eors	r3, r2
 800f3fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f3fe:	2b00      	cmp	r3, #0
 800f400:	d015      	beq.n	800f42e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800f402:	4b6c      	ldr	r3, [pc, #432]	; (800f5b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800f404:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f406:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f40a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800f40e:	4b69      	ldr	r3, [pc, #420]	; (800f5b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800f410:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f412:	4a68      	ldr	r2, [pc, #416]	; (800f5b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800f414:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800f418:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800f41a:	4b66      	ldr	r3, [pc, #408]	; (800f5b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800f41c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f41e:	4a65      	ldr	r2, [pc, #404]	; (800f5b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800f420:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800f424:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800f426:	4a63      	ldr	r2, [pc, #396]	; (800f5b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800f428:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f42c:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800f42e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f432:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800f436:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f43a:	d118      	bne.n	800f46e <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f43c:	f7fb f832 	bl	800a4a4 <HAL_GetTick>
 800f440:	f8c7 0118 	str.w	r0, [r7, #280]	; 0x118

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800f444:	e00d      	b.n	800f462 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800f446:	f7fb f82d 	bl	800a4a4 <HAL_GetTick>
 800f44a:	4602      	mov	r2, r0
 800f44c:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800f450:	1ad2      	subs	r2, r2, r3
 800f452:	f241 3388 	movw	r3, #5000	; 0x1388
 800f456:	429a      	cmp	r2, r3
 800f458:	d903      	bls.n	800f462 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800f45a:	2303      	movs	r3, #3
 800f45c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
            break;
 800f460:	e005      	b.n	800f46e <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800f462:	4b54      	ldr	r3, [pc, #336]	; (800f5b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800f464:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f466:	f003 0302 	and.w	r3, r3, #2
 800f46a:	2b00      	cmp	r3, #0
 800f46c:	d0eb      	beq.n	800f446 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800f46e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800f472:	2b00      	cmp	r3, #0
 800f474:	d129      	bne.n	800f4ca <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800f476:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f47a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800f47e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f482:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800f486:	d10e      	bne.n	800f4a6 <HAL_RCCEx_PeriphCLKConfig+0x846>
 800f488:	4b4a      	ldr	r3, [pc, #296]	; (800f5b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800f48a:	691b      	ldr	r3, [r3, #16]
 800f48c:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 800f490:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f494:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800f498:	091a      	lsrs	r2, r3, #4
 800f49a:	4b48      	ldr	r3, [pc, #288]	; (800f5bc <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800f49c:	4013      	ands	r3, r2
 800f49e:	4a45      	ldr	r2, [pc, #276]	; (800f5b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800f4a0:	430b      	orrs	r3, r1
 800f4a2:	6113      	str	r3, [r2, #16]
 800f4a4:	e005      	b.n	800f4b2 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800f4a6:	4b43      	ldr	r3, [pc, #268]	; (800f5b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800f4a8:	691b      	ldr	r3, [r3, #16]
 800f4aa:	4a42      	ldr	r2, [pc, #264]	; (800f5b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800f4ac:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800f4b0:	6113      	str	r3, [r2, #16]
 800f4b2:	4b40      	ldr	r3, [pc, #256]	; (800f5b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800f4b4:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800f4b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f4ba:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800f4be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f4c2:	4a3c      	ldr	r2, [pc, #240]	; (800f5b4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800f4c4:	430b      	orrs	r3, r1
 800f4c6:	6713      	str	r3, [r2, #112]	; 0x70
 800f4c8:	e008      	b.n	800f4dc <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800f4ca:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800f4ce:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
 800f4d2:	e003      	b.n	800f4dc <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f4d4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800f4d8:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800f4dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f4e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4e4:	f002 0301 	and.w	r3, r2, #1
 800f4e8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800f4ec:	2300      	movs	r3, #0
 800f4ee:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800f4f2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800f4f6:	460b      	mov	r3, r1
 800f4f8:	4313      	orrs	r3, r2
 800f4fa:	f000 8090 	beq.w	800f61e <HAL_RCCEx_PeriphCLKConfig+0x9be>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800f4fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f502:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f506:	2b28      	cmp	r3, #40	; 0x28
 800f508:	d870      	bhi.n	800f5ec <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800f50a:	a201      	add	r2, pc, #4	; (adr r2, 800f510 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800f50c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f510:	0800f5f5 	.word	0x0800f5f5
 800f514:	0800f5ed 	.word	0x0800f5ed
 800f518:	0800f5ed 	.word	0x0800f5ed
 800f51c:	0800f5ed 	.word	0x0800f5ed
 800f520:	0800f5ed 	.word	0x0800f5ed
 800f524:	0800f5ed 	.word	0x0800f5ed
 800f528:	0800f5ed 	.word	0x0800f5ed
 800f52c:	0800f5ed 	.word	0x0800f5ed
 800f530:	0800f5c1 	.word	0x0800f5c1
 800f534:	0800f5ed 	.word	0x0800f5ed
 800f538:	0800f5ed 	.word	0x0800f5ed
 800f53c:	0800f5ed 	.word	0x0800f5ed
 800f540:	0800f5ed 	.word	0x0800f5ed
 800f544:	0800f5ed 	.word	0x0800f5ed
 800f548:	0800f5ed 	.word	0x0800f5ed
 800f54c:	0800f5ed 	.word	0x0800f5ed
 800f550:	0800f5d7 	.word	0x0800f5d7
 800f554:	0800f5ed 	.word	0x0800f5ed
 800f558:	0800f5ed 	.word	0x0800f5ed
 800f55c:	0800f5ed 	.word	0x0800f5ed
 800f560:	0800f5ed 	.word	0x0800f5ed
 800f564:	0800f5ed 	.word	0x0800f5ed
 800f568:	0800f5ed 	.word	0x0800f5ed
 800f56c:	0800f5ed 	.word	0x0800f5ed
 800f570:	0800f5f5 	.word	0x0800f5f5
 800f574:	0800f5ed 	.word	0x0800f5ed
 800f578:	0800f5ed 	.word	0x0800f5ed
 800f57c:	0800f5ed 	.word	0x0800f5ed
 800f580:	0800f5ed 	.word	0x0800f5ed
 800f584:	0800f5ed 	.word	0x0800f5ed
 800f588:	0800f5ed 	.word	0x0800f5ed
 800f58c:	0800f5ed 	.word	0x0800f5ed
 800f590:	0800f5f5 	.word	0x0800f5f5
 800f594:	0800f5ed 	.word	0x0800f5ed
 800f598:	0800f5ed 	.word	0x0800f5ed
 800f59c:	0800f5ed 	.word	0x0800f5ed
 800f5a0:	0800f5ed 	.word	0x0800f5ed
 800f5a4:	0800f5ed 	.word	0x0800f5ed
 800f5a8:	0800f5ed 	.word	0x0800f5ed
 800f5ac:	0800f5ed 	.word	0x0800f5ed
 800f5b0:	0800f5f5 	.word	0x0800f5f5
 800f5b4:	58024400 	.word	0x58024400
 800f5b8:	58024800 	.word	0x58024800
 800f5bc:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f5c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f5c4:	3308      	adds	r3, #8
 800f5c6:	2101      	movs	r1, #1
 800f5c8:	4618      	mov	r0, r3
 800f5ca:	f001 fdef 	bl	80111ac <RCCEx_PLL2_Config>
 800f5ce:	4603      	mov	r3, r0
 800f5d0:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800f5d4:	e00f      	b.n	800f5f6 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f5d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f5da:	3328      	adds	r3, #40	; 0x28
 800f5dc:	2101      	movs	r1, #1
 800f5de:	4618      	mov	r0, r3
 800f5e0:	f001 fe96 	bl	8011310 <RCCEx_PLL3_Config>
 800f5e4:	4603      	mov	r3, r0
 800f5e6:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800f5ea:	e004      	b.n	800f5f6 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f5ec:	2301      	movs	r3, #1
 800f5ee:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800f5f2:	e000      	b.n	800f5f6 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800f5f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f5f6:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800f5fa:	2b00      	cmp	r3, #0
 800f5fc:	d10b      	bne.n	800f616 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800f5fe:	4bc0      	ldr	r3, [pc, #768]	; (800f900 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800f600:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f602:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 800f606:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f60a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f60e:	4abc      	ldr	r2, [pc, #752]	; (800f900 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800f610:	430b      	orrs	r3, r1
 800f612:	6553      	str	r3, [r2, #84]	; 0x54
 800f614:	e003      	b.n	800f61e <HAL_RCCEx_PeriphCLKConfig+0x9be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f616:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800f61a:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800f61e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f622:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f626:	f002 0302 	and.w	r3, r2, #2
 800f62a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800f62e:	2300      	movs	r3, #0
 800f630:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800f634:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800f638:	460b      	mov	r3, r1
 800f63a:	4313      	orrs	r3, r2
 800f63c:	d043      	beq.n	800f6c6 <HAL_RCCEx_PeriphCLKConfig+0xa66>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800f63e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f642:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f646:	2b05      	cmp	r3, #5
 800f648:	d824      	bhi.n	800f694 <HAL_RCCEx_PeriphCLKConfig+0xa34>
 800f64a:	a201      	add	r2, pc, #4	; (adr r2, 800f650 <HAL_RCCEx_PeriphCLKConfig+0x9f0>)
 800f64c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f650:	0800f69d 	.word	0x0800f69d
 800f654:	0800f669 	.word	0x0800f669
 800f658:	0800f67f 	.word	0x0800f67f
 800f65c:	0800f69d 	.word	0x0800f69d
 800f660:	0800f69d 	.word	0x0800f69d
 800f664:	0800f69d 	.word	0x0800f69d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f668:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f66c:	3308      	adds	r3, #8
 800f66e:	2101      	movs	r1, #1
 800f670:	4618      	mov	r0, r3
 800f672:	f001 fd9b 	bl	80111ac <RCCEx_PLL2_Config>
 800f676:	4603      	mov	r3, r0
 800f678:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800f67c:	e00f      	b.n	800f69e <HAL_RCCEx_PeriphCLKConfig+0xa3e>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f67e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f682:	3328      	adds	r3, #40	; 0x28
 800f684:	2101      	movs	r1, #1
 800f686:	4618      	mov	r0, r3
 800f688:	f001 fe42 	bl	8011310 <RCCEx_PLL3_Config>
 800f68c:	4603      	mov	r3, r0
 800f68e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800f692:	e004      	b.n	800f69e <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f694:	2301      	movs	r3, #1
 800f696:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800f69a:	e000      	b.n	800f69e <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        break;
 800f69c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f69e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800f6a2:	2b00      	cmp	r3, #0
 800f6a4:	d10b      	bne.n	800f6be <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800f6a6:	4b96      	ldr	r3, [pc, #600]	; (800f900 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800f6a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f6aa:	f023 0107 	bic.w	r1, r3, #7
 800f6ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f6b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f6b6:	4a92      	ldr	r2, [pc, #584]	; (800f900 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800f6b8:	430b      	orrs	r3, r1
 800f6ba:	6553      	str	r3, [r2, #84]	; 0x54
 800f6bc:	e003      	b.n	800f6c6 <HAL_RCCEx_PeriphCLKConfig+0xa66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f6be:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800f6c2:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800f6c6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f6ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6ce:	f002 0304 	and.w	r3, r2, #4
 800f6d2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800f6d6:	2300      	movs	r3, #0
 800f6d8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800f6dc:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800f6e0:	460b      	mov	r3, r1
 800f6e2:	4313      	orrs	r3, r2
 800f6e4:	d043      	beq.n	800f76e <HAL_RCCEx_PeriphCLKConfig+0xb0e>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800f6e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f6ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800f6ee:	2b05      	cmp	r3, #5
 800f6f0:	d824      	bhi.n	800f73c <HAL_RCCEx_PeriphCLKConfig+0xadc>
 800f6f2:	a201      	add	r2, pc, #4	; (adr r2, 800f6f8 <HAL_RCCEx_PeriphCLKConfig+0xa98>)
 800f6f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6f8:	0800f745 	.word	0x0800f745
 800f6fc:	0800f711 	.word	0x0800f711
 800f700:	0800f727 	.word	0x0800f727
 800f704:	0800f745 	.word	0x0800f745
 800f708:	0800f745 	.word	0x0800f745
 800f70c:	0800f745 	.word	0x0800f745
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f710:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f714:	3308      	adds	r3, #8
 800f716:	2101      	movs	r1, #1
 800f718:	4618      	mov	r0, r3
 800f71a:	f001 fd47 	bl	80111ac <RCCEx_PLL2_Config>
 800f71e:	4603      	mov	r3, r0
 800f720:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800f724:	e00f      	b.n	800f746 <HAL_RCCEx_PeriphCLKConfig+0xae6>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f726:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f72a:	3328      	adds	r3, #40	; 0x28
 800f72c:	2101      	movs	r1, #1
 800f72e:	4618      	mov	r0, r3
 800f730:	f001 fdee 	bl	8011310 <RCCEx_PLL3_Config>
 800f734:	4603      	mov	r3, r0
 800f736:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800f73a:	e004      	b.n	800f746 <HAL_RCCEx_PeriphCLKConfig+0xae6>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f73c:	2301      	movs	r3, #1
 800f73e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800f742:	e000      	b.n	800f746 <HAL_RCCEx_PeriphCLKConfig+0xae6>
        break;
 800f744:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f746:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800f74a:	2b00      	cmp	r3, #0
 800f74c:	d10b      	bne.n	800f766 <HAL_RCCEx_PeriphCLKConfig+0xb06>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800f74e:	4b6c      	ldr	r3, [pc, #432]	; (800f900 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800f750:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f752:	f023 0107 	bic.w	r1, r3, #7
 800f756:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f75a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800f75e:	4a68      	ldr	r2, [pc, #416]	; (800f900 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800f760:	430b      	orrs	r3, r1
 800f762:	6593      	str	r3, [r2, #88]	; 0x58
 800f764:	e003      	b.n	800f76e <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f766:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800f76a:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800f76e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f772:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f776:	f002 0320 	and.w	r3, r2, #32
 800f77a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800f77e:	2300      	movs	r3, #0
 800f780:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800f784:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800f788:	460b      	mov	r3, r1
 800f78a:	4313      	orrs	r3, r2
 800f78c:	d055      	beq.n	800f83a <HAL_RCCEx_PeriphCLKConfig+0xbda>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800f78e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f792:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800f796:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f79a:	d033      	beq.n	800f804 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800f79c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f7a0:	d82c      	bhi.n	800f7fc <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800f7a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f7a6:	d02f      	beq.n	800f808 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800f7a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f7ac:	d826      	bhi.n	800f7fc <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800f7ae:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800f7b2:	d02b      	beq.n	800f80c <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800f7b4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800f7b8:	d820      	bhi.n	800f7fc <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800f7ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800f7be:	d012      	beq.n	800f7e6 <HAL_RCCEx_PeriphCLKConfig+0xb86>
 800f7c0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800f7c4:	d81a      	bhi.n	800f7fc <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800f7c6:	2b00      	cmp	r3, #0
 800f7c8:	d022      	beq.n	800f810 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 800f7ca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800f7ce:	d115      	bne.n	800f7fc <HAL_RCCEx_PeriphCLKConfig+0xb9c>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f7d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f7d4:	3308      	adds	r3, #8
 800f7d6:	2100      	movs	r1, #0
 800f7d8:	4618      	mov	r0, r3
 800f7da:	f001 fce7 	bl	80111ac <RCCEx_PLL2_Config>
 800f7de:	4603      	mov	r3, r0
 800f7e0:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800f7e4:	e015      	b.n	800f812 <HAL_RCCEx_PeriphCLKConfig+0xbb2>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f7e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f7ea:	3328      	adds	r3, #40	; 0x28
 800f7ec:	2102      	movs	r1, #2
 800f7ee:	4618      	mov	r0, r3
 800f7f0:	f001 fd8e 	bl	8011310 <RCCEx_PLL3_Config>
 800f7f4:	4603      	mov	r3, r0
 800f7f6:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800f7fa:	e00a      	b.n	800f812 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f7fc:	2301      	movs	r3, #1
 800f7fe:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800f802:	e006      	b.n	800f812 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 800f804:	bf00      	nop
 800f806:	e004      	b.n	800f812 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 800f808:	bf00      	nop
 800f80a:	e002      	b.n	800f812 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 800f80c:	bf00      	nop
 800f80e:	e000      	b.n	800f812 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 800f810:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f812:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800f816:	2b00      	cmp	r3, #0
 800f818:	d10b      	bne.n	800f832 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800f81a:	4b39      	ldr	r3, [pc, #228]	; (800f900 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800f81c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f81e:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800f822:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f826:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800f82a:	4a35      	ldr	r2, [pc, #212]	; (800f900 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800f82c:	430b      	orrs	r3, r1
 800f82e:	6553      	str	r3, [r2, #84]	; 0x54
 800f830:	e003      	b.n	800f83a <HAL_RCCEx_PeriphCLKConfig+0xbda>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f832:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800f836:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800f83a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f83e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f842:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800f846:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800f84a:	2300      	movs	r3, #0
 800f84c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800f850:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 800f854:	460b      	mov	r3, r1
 800f856:	4313      	orrs	r3, r2
 800f858:	d058      	beq.n	800f90c <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800f85a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f85e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800f862:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800f866:	d033      	beq.n	800f8d0 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800f868:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800f86c:	d82c      	bhi.n	800f8c8 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800f86e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f872:	d02f      	beq.n	800f8d4 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800f874:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f878:	d826      	bhi.n	800f8c8 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800f87a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800f87e:	d02b      	beq.n	800f8d8 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800f880:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800f884:	d820      	bhi.n	800f8c8 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800f886:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f88a:	d012      	beq.n	800f8b2 <HAL_RCCEx_PeriphCLKConfig+0xc52>
 800f88c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f890:	d81a      	bhi.n	800f8c8 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800f892:	2b00      	cmp	r3, #0
 800f894:	d022      	beq.n	800f8dc <HAL_RCCEx_PeriphCLKConfig+0xc7c>
 800f896:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f89a:	d115      	bne.n	800f8c8 <HAL_RCCEx_PeriphCLKConfig+0xc68>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f89c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f8a0:	3308      	adds	r3, #8
 800f8a2:	2100      	movs	r1, #0
 800f8a4:	4618      	mov	r0, r3
 800f8a6:	f001 fc81 	bl	80111ac <RCCEx_PLL2_Config>
 800f8aa:	4603      	mov	r3, r0
 800f8ac:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800f8b0:	e015      	b.n	800f8de <HAL_RCCEx_PeriphCLKConfig+0xc7e>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f8b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f8b6:	3328      	adds	r3, #40	; 0x28
 800f8b8:	2102      	movs	r1, #2
 800f8ba:	4618      	mov	r0, r3
 800f8bc:	f001 fd28 	bl	8011310 <RCCEx_PLL3_Config>
 800f8c0:	4603      	mov	r3, r0
 800f8c2:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800f8c6:	e00a      	b.n	800f8de <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f8c8:	2301      	movs	r3, #1
 800f8ca:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800f8ce:	e006      	b.n	800f8de <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 800f8d0:	bf00      	nop
 800f8d2:	e004      	b.n	800f8de <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 800f8d4:	bf00      	nop
 800f8d6:	e002      	b.n	800f8de <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 800f8d8:	bf00      	nop
 800f8da:	e000      	b.n	800f8de <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 800f8dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f8de:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800f8e2:	2b00      	cmp	r3, #0
 800f8e4:	d10e      	bne.n	800f904 <HAL_RCCEx_PeriphCLKConfig+0xca4>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800f8e6:	4b06      	ldr	r3, [pc, #24]	; (800f900 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800f8e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f8ea:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 800f8ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f8f2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800f8f6:	4a02      	ldr	r2, [pc, #8]	; (800f900 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800f8f8:	430b      	orrs	r3, r1
 800f8fa:	6593      	str	r3, [r2, #88]	; 0x58
 800f8fc:	e006      	b.n	800f90c <HAL_RCCEx_PeriphCLKConfig+0xcac>
 800f8fe:	bf00      	nop
 800f900:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f904:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800f908:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800f90c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f910:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f914:	f002 0380 	and.w	r3, r2, #128	; 0x80
 800f918:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800f91c:	2300      	movs	r3, #0
 800f91e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800f922:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800f926:	460b      	mov	r3, r1
 800f928:	4313      	orrs	r3, r2
 800f92a:	d055      	beq.n	800f9d8 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800f92c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f930:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800f934:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800f938:	d033      	beq.n	800f9a2 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800f93a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800f93e:	d82c      	bhi.n	800f99a <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 800f940:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f944:	d02f      	beq.n	800f9a6 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800f946:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f94a:	d826      	bhi.n	800f99a <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 800f94c:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800f950:	d02b      	beq.n	800f9aa <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800f952:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800f956:	d820      	bhi.n	800f99a <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 800f958:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800f95c:	d012      	beq.n	800f984 <HAL_RCCEx_PeriphCLKConfig+0xd24>
 800f95e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800f962:	d81a      	bhi.n	800f99a <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 800f964:	2b00      	cmp	r3, #0
 800f966:	d022      	beq.n	800f9ae <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 800f968:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f96c:	d115      	bne.n	800f99a <HAL_RCCEx_PeriphCLKConfig+0xd3a>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f96e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f972:	3308      	adds	r3, #8
 800f974:	2100      	movs	r1, #0
 800f976:	4618      	mov	r0, r3
 800f978:	f001 fc18 	bl	80111ac <RCCEx_PLL2_Config>
 800f97c:	4603      	mov	r3, r0
 800f97e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800f982:	e015      	b.n	800f9b0 <HAL_RCCEx_PeriphCLKConfig+0xd50>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f984:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f988:	3328      	adds	r3, #40	; 0x28
 800f98a:	2102      	movs	r1, #2
 800f98c:	4618      	mov	r0, r3
 800f98e:	f001 fcbf 	bl	8011310 <RCCEx_PLL3_Config>
 800f992:	4603      	mov	r3, r0
 800f994:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800f998:	e00a      	b.n	800f9b0 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f99a:	2301      	movs	r3, #1
 800f99c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800f9a0:	e006      	b.n	800f9b0 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800f9a2:	bf00      	nop
 800f9a4:	e004      	b.n	800f9b0 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800f9a6:	bf00      	nop
 800f9a8:	e002      	b.n	800f9b0 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800f9aa:	bf00      	nop
 800f9ac:	e000      	b.n	800f9b0 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800f9ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f9b0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800f9b4:	2b00      	cmp	r3, #0
 800f9b6:	d10b      	bne.n	800f9d0 <HAL_RCCEx_PeriphCLKConfig+0xd70>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800f9b8:	4ba1      	ldr	r3, [pc, #644]	; (800fc40 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800f9ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f9bc:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 800f9c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f9c4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800f9c8:	4a9d      	ldr	r2, [pc, #628]	; (800fc40 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800f9ca:	430b      	orrs	r3, r1
 800f9cc:	6593      	str	r3, [r2, #88]	; 0x58
 800f9ce:	e003      	b.n	800f9d8 <HAL_RCCEx_PeriphCLKConfig+0xd78>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f9d0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800f9d4:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800f9d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f9dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9e0:	f002 0308 	and.w	r3, r2, #8
 800f9e4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800f9e8:	2300      	movs	r3, #0
 800f9ea:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800f9ee:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800f9f2:	460b      	mov	r3, r1
 800f9f4:	4313      	orrs	r3, r2
 800f9f6:	d01e      	beq.n	800fa36 <HAL_RCCEx_PeriphCLKConfig+0xdd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800f9f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f9fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fa00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fa04:	d10c      	bne.n	800fa20 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800fa06:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fa0a:	3328      	adds	r3, #40	; 0x28
 800fa0c:	2102      	movs	r1, #2
 800fa0e:	4618      	mov	r0, r3
 800fa10:	f001 fc7e 	bl	8011310 <RCCEx_PLL3_Config>
 800fa14:	4603      	mov	r3, r0
 800fa16:	2b00      	cmp	r3, #0
 800fa18:	d002      	beq.n	800fa20 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
      {
        status = HAL_ERROR;
 800fa1a:	2301      	movs	r3, #1
 800fa1c:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800fa20:	4b87      	ldr	r3, [pc, #540]	; (800fc40 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800fa22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fa24:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800fa28:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fa2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fa30:	4a83      	ldr	r2, [pc, #524]	; (800fc40 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800fa32:	430b      	orrs	r3, r1
 800fa34:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800fa36:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fa3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa3e:	f002 0310 	and.w	r3, r2, #16
 800fa42:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800fa46:	2300      	movs	r3, #0
 800fa48:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800fa4c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 800fa50:	460b      	mov	r3, r1
 800fa52:	4313      	orrs	r3, r2
 800fa54:	d01e      	beq.n	800fa94 <HAL_RCCEx_PeriphCLKConfig+0xe34>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800fa56:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fa5a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800fa5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fa62:	d10c      	bne.n	800fa7e <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800fa64:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fa68:	3328      	adds	r3, #40	; 0x28
 800fa6a:	2102      	movs	r1, #2
 800fa6c:	4618      	mov	r0, r3
 800fa6e:	f001 fc4f 	bl	8011310 <RCCEx_PLL3_Config>
 800fa72:	4603      	mov	r3, r0
 800fa74:	2b00      	cmp	r3, #0
 800fa76:	d002      	beq.n	800fa7e <HAL_RCCEx_PeriphCLKConfig+0xe1e>
      {
        status = HAL_ERROR;
 800fa78:	2301      	movs	r3, #1
 800fa7a:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800fa7e:	4b70      	ldr	r3, [pc, #448]	; (800fc40 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800fa80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fa82:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800fa86:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fa8a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800fa8e:	4a6c      	ldr	r2, [pc, #432]	; (800fc40 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800fa90:	430b      	orrs	r3, r1
 800fa92:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800fa94:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fa98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa9c:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 800faa0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800faa4:	2300      	movs	r3, #0
 800faa6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800faaa:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800faae:	460b      	mov	r3, r1
 800fab0:	4313      	orrs	r3, r2
 800fab2:	d03e      	beq.n	800fb32 <HAL_RCCEx_PeriphCLKConfig+0xed2>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800fab4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fab8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800fabc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800fac0:	d022      	beq.n	800fb08 <HAL_RCCEx_PeriphCLKConfig+0xea8>
 800fac2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800fac6:	d81b      	bhi.n	800fb00 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800fac8:	2b00      	cmp	r3, #0
 800faca:	d003      	beq.n	800fad4 <HAL_RCCEx_PeriphCLKConfig+0xe74>
 800facc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fad0:	d00b      	beq.n	800faea <HAL_RCCEx_PeriphCLKConfig+0xe8a>
 800fad2:	e015      	b.n	800fb00 <HAL_RCCEx_PeriphCLKConfig+0xea0>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800fad4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fad8:	3308      	adds	r3, #8
 800fada:	2100      	movs	r1, #0
 800fadc:	4618      	mov	r0, r3
 800fade:	f001 fb65 	bl	80111ac <RCCEx_PLL2_Config>
 800fae2:	4603      	mov	r3, r0
 800fae4:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 800fae8:	e00f      	b.n	800fb0a <HAL_RCCEx_PeriphCLKConfig+0xeaa>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800faea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800faee:	3328      	adds	r3, #40	; 0x28
 800faf0:	2102      	movs	r1, #2
 800faf2:	4618      	mov	r0, r3
 800faf4:	f001 fc0c 	bl	8011310 <RCCEx_PLL3_Config>
 800faf8:	4603      	mov	r3, r0
 800fafa:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 800fafe:	e004      	b.n	800fb0a <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fb00:	2301      	movs	r3, #1
 800fb02:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800fb06:	e000      	b.n	800fb0a <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        break;
 800fb08:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fb0a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	d10b      	bne.n	800fb2a <HAL_RCCEx_PeriphCLKConfig+0xeca>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800fb12:	4b4b      	ldr	r3, [pc, #300]	; (800fc40 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800fb14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fb16:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800fb1a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fb1e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800fb22:	4a47      	ldr	r2, [pc, #284]	; (800fc40 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800fb24:	430b      	orrs	r3, r1
 800fb26:	6593      	str	r3, [r2, #88]	; 0x58
 800fb28:	e003      	b.n	800fb32 <HAL_RCCEx_PeriphCLKConfig+0xed2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fb2a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800fb2e:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800fb32:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fb36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb3a:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 800fb3e:	67bb      	str	r3, [r7, #120]	; 0x78
 800fb40:	2300      	movs	r3, #0
 800fb42:	67fb      	str	r3, [r7, #124]	; 0x7c
 800fb44:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800fb48:	460b      	mov	r3, r1
 800fb4a:	4313      	orrs	r3, r2
 800fb4c:	d03b      	beq.n	800fbc6 <HAL_RCCEx_PeriphCLKConfig+0xf66>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800fb4e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fb52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800fb56:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800fb5a:	d01f      	beq.n	800fb9c <HAL_RCCEx_PeriphCLKConfig+0xf3c>
 800fb5c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800fb60:	d818      	bhi.n	800fb94 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800fb62:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800fb66:	d003      	beq.n	800fb70 <HAL_RCCEx_PeriphCLKConfig+0xf10>
 800fb68:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800fb6c:	d007      	beq.n	800fb7e <HAL_RCCEx_PeriphCLKConfig+0xf1e>
 800fb6e:	e011      	b.n	800fb94 <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800fb70:	4b33      	ldr	r3, [pc, #204]	; (800fc40 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800fb72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fb74:	4a32      	ldr	r2, [pc, #200]	; (800fc40 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800fb76:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800fb7a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800fb7c:	e00f      	b.n	800fb9e <HAL_RCCEx_PeriphCLKConfig+0xf3e>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800fb7e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fb82:	3328      	adds	r3, #40	; 0x28
 800fb84:	2101      	movs	r1, #1
 800fb86:	4618      	mov	r0, r3
 800fb88:	f001 fbc2 	bl	8011310 <RCCEx_PLL3_Config>
 800fb8c:	4603      	mov	r3, r0
 800fb8e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* USB clock source configuration done later after clock selection check */
        break;
 800fb92:	e004      	b.n	800fb9e <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fb94:	2301      	movs	r3, #1
 800fb96:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800fb9a:	e000      	b.n	800fb9e <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        break;
 800fb9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fb9e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800fba2:	2b00      	cmp	r3, #0
 800fba4:	d10b      	bne.n	800fbbe <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800fba6:	4b26      	ldr	r3, [pc, #152]	; (800fc40 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800fba8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fbaa:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800fbae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fbb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800fbb6:	4a22      	ldr	r2, [pc, #136]	; (800fc40 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800fbb8:	430b      	orrs	r3, r1
 800fbba:	6553      	str	r3, [r2, #84]	; 0x54
 800fbbc:	e003      	b.n	800fbc6 <HAL_RCCEx_PeriphCLKConfig+0xf66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fbbe:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800fbc2:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800fbc6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fbca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbce:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800fbd2:	673b      	str	r3, [r7, #112]	; 0x70
 800fbd4:	2300      	movs	r3, #0
 800fbd6:	677b      	str	r3, [r7, #116]	; 0x74
 800fbd8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800fbdc:	460b      	mov	r3, r1
 800fbde:	4313      	orrs	r3, r2
 800fbe0:	d034      	beq.n	800fc4c <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800fbe2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fbe6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fbe8:	2b00      	cmp	r3, #0
 800fbea:	d003      	beq.n	800fbf4 <HAL_RCCEx_PeriphCLKConfig+0xf94>
 800fbec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fbf0:	d007      	beq.n	800fc02 <HAL_RCCEx_PeriphCLKConfig+0xfa2>
 800fbf2:	e011      	b.n	800fc18 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800fbf4:	4b12      	ldr	r3, [pc, #72]	; (800fc40 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800fbf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fbf8:	4a11      	ldr	r2, [pc, #68]	; (800fc40 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800fbfa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800fbfe:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800fc00:	e00e      	b.n	800fc20 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800fc02:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fc06:	3308      	adds	r3, #8
 800fc08:	2102      	movs	r1, #2
 800fc0a:	4618      	mov	r0, r3
 800fc0c:	f001 face 	bl	80111ac <RCCEx_PLL2_Config>
 800fc10:	4603      	mov	r3, r0
 800fc12:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800fc16:	e003      	b.n	800fc20 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      default:
        ret = HAL_ERROR;
 800fc18:	2301      	movs	r3, #1
 800fc1a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800fc1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fc20:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	d10d      	bne.n	800fc44 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800fc28:	4b05      	ldr	r3, [pc, #20]	; (800fc40 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800fc2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fc2c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800fc30:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fc34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fc36:	4a02      	ldr	r2, [pc, #8]	; (800fc40 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800fc38:	430b      	orrs	r3, r1
 800fc3a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800fc3c:	e006      	b.n	800fc4c <HAL_RCCEx_PeriphCLKConfig+0xfec>
 800fc3e:	bf00      	nop
 800fc40:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fc44:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800fc48:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800fc4c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fc50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc54:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 800fc58:	66bb      	str	r3, [r7, #104]	; 0x68
 800fc5a:	2300      	movs	r3, #0
 800fc5c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800fc5e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800fc62:	460b      	mov	r3, r1
 800fc64:	4313      	orrs	r3, r2
 800fc66:	d00c      	beq.n	800fc82 <HAL_RCCEx_PeriphCLKConfig+0x1022>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800fc68:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fc6c:	3328      	adds	r3, #40	; 0x28
 800fc6e:	2102      	movs	r1, #2
 800fc70:	4618      	mov	r0, r3
 800fc72:	f001 fb4d 	bl	8011310 <RCCEx_PLL3_Config>
 800fc76:	4603      	mov	r3, r0
 800fc78:	2b00      	cmp	r3, #0
 800fc7a:	d002      	beq.n	800fc82 <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      status = HAL_ERROR;
 800fc7c:	2301      	movs	r3, #1
 800fc7e:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800fc82:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fc86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc8a:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800fc8e:	663b      	str	r3, [r7, #96]	; 0x60
 800fc90:	2300      	movs	r3, #0
 800fc92:	667b      	str	r3, [r7, #100]	; 0x64
 800fc94:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800fc98:	460b      	mov	r3, r1
 800fc9a:	4313      	orrs	r3, r2
 800fc9c:	d038      	beq.n	800fd10 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
  {

    switch (PeriphClkInit->RngClockSelection)
 800fc9e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fca6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800fcaa:	d018      	beq.n	800fcde <HAL_RCCEx_PeriphCLKConfig+0x107e>
 800fcac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800fcb0:	d811      	bhi.n	800fcd6 <HAL_RCCEx_PeriphCLKConfig+0x1076>
 800fcb2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fcb6:	d014      	beq.n	800fce2 <HAL_RCCEx_PeriphCLKConfig+0x1082>
 800fcb8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fcbc:	d80b      	bhi.n	800fcd6 <HAL_RCCEx_PeriphCLKConfig+0x1076>
 800fcbe:	2b00      	cmp	r3, #0
 800fcc0:	d011      	beq.n	800fce6 <HAL_RCCEx_PeriphCLKConfig+0x1086>
 800fcc2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fcc6:	d106      	bne.n	800fcd6 <HAL_RCCEx_PeriphCLKConfig+0x1076>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800fcc8:	4bc3      	ldr	r3, [pc, #780]	; (800ffd8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800fcca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fccc:	4ac2      	ldr	r2, [pc, #776]	; (800ffd8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800fcce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800fcd2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800fcd4:	e008      	b.n	800fce8 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fcd6:	2301      	movs	r3, #1
 800fcd8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800fcdc:	e004      	b.n	800fce8 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 800fcde:	bf00      	nop
 800fce0:	e002      	b.n	800fce8 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 800fce2:	bf00      	nop
 800fce4:	e000      	b.n	800fce8 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 800fce6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fce8:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800fcec:	2b00      	cmp	r3, #0
 800fcee:	d10b      	bne.n	800fd08 <HAL_RCCEx_PeriphCLKConfig+0x10a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800fcf0:	4bb9      	ldr	r3, [pc, #740]	; (800ffd8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800fcf2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fcf4:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800fcf8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fcfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fd00:	4ab5      	ldr	r2, [pc, #724]	; (800ffd8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800fd02:	430b      	orrs	r3, r1
 800fd04:	6553      	str	r3, [r2, #84]	; 0x54
 800fd06:	e003      	b.n	800fd10 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fd08:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800fd0c:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800fd10:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fd14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd18:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 800fd1c:	65bb      	str	r3, [r7, #88]	; 0x58
 800fd1e:	2300      	movs	r3, #0
 800fd20:	65fb      	str	r3, [r7, #92]	; 0x5c
 800fd22:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800fd26:	460b      	mov	r3, r1
 800fd28:	4313      	orrs	r3, r2
 800fd2a:	d009      	beq.n	800fd40 <HAL_RCCEx_PeriphCLKConfig+0x10e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800fd2c:	4baa      	ldr	r3, [pc, #680]	; (800ffd8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800fd2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fd30:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800fd34:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fd38:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800fd3a:	4aa7      	ldr	r2, [pc, #668]	; (800ffd8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800fd3c:	430b      	orrs	r3, r1
 800fd3e:	6513      	str	r3, [r2, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800fd40:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fd44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd48:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800fd4c:	653b      	str	r3, [r7, #80]	; 0x50
 800fd4e:	2300      	movs	r3, #0
 800fd50:	657b      	str	r3, [r7, #84]	; 0x54
 800fd52:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800fd56:	460b      	mov	r3, r1
 800fd58:	4313      	orrs	r3, r2
 800fd5a:	d009      	beq.n	800fd70 <HAL_RCCEx_PeriphCLKConfig+0x1110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800fd5c:	4b9e      	ldr	r3, [pc, #632]	; (800ffd8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800fd5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fd60:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 800fd64:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fd68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800fd6a:	4a9b      	ldr	r2, [pc, #620]	; (800ffd8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800fd6c:	430b      	orrs	r3, r1
 800fd6e:	6513      	str	r3, [r2, #80]	; 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 800fd70:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fd74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd78:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800fd7c:	64bb      	str	r3, [r7, #72]	; 0x48
 800fd7e:	2300      	movs	r3, #0
 800fd80:	64fb      	str	r3, [r7, #76]	; 0x4c
 800fd82:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800fd86:	460b      	mov	r3, r1
 800fd88:	4313      	orrs	r3, r2
 800fd8a:	d009      	beq.n	800fda0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 800fd8c:	4b92      	ldr	r3, [pc, #584]	; (800ffd8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800fd8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fd90:	f023 6100 	bic.w	r1, r3, #134217728	; 0x8000000
 800fd94:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fd98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fd9a:	4a8f      	ldr	r2, [pc, #572]	; (800ffd8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800fd9c:	430b      	orrs	r3, r1
 800fd9e:	6593      	str	r3, [r2, #88]	; 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800fda0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fda4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fda8:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 800fdac:	643b      	str	r3, [r7, #64]	; 0x40
 800fdae:	2300      	movs	r3, #0
 800fdb0:	647b      	str	r3, [r7, #68]	; 0x44
 800fdb2:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 800fdb6:	460b      	mov	r3, r1
 800fdb8:	4313      	orrs	r3, r2
 800fdba:	d00e      	beq.n	800fdda <HAL_RCCEx_PeriphCLKConfig+0x117a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800fdbc:	4b86      	ldr	r3, [pc, #536]	; (800ffd8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800fdbe:	691b      	ldr	r3, [r3, #16]
 800fdc0:	4a85      	ldr	r2, [pc, #532]	; (800ffd8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800fdc2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800fdc6:	6113      	str	r3, [r2, #16]
 800fdc8:	4b83      	ldr	r3, [pc, #524]	; (800ffd8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800fdca:	6919      	ldr	r1, [r3, #16]
 800fdcc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fdd0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800fdd4:	4a80      	ldr	r2, [pc, #512]	; (800ffd8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800fdd6:	430b      	orrs	r3, r1
 800fdd8:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800fdda:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fdde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fde2:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 800fde6:	63bb      	str	r3, [r7, #56]	; 0x38
 800fde8:	2300      	movs	r3, #0
 800fdea:	63fb      	str	r3, [r7, #60]	; 0x3c
 800fdec:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800fdf0:	460b      	mov	r3, r1
 800fdf2:	4313      	orrs	r3, r2
 800fdf4:	d009      	beq.n	800fe0a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800fdf6:	4b78      	ldr	r3, [pc, #480]	; (800ffd8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800fdf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fdfa:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800fdfe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fe02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fe04:	4a74      	ldr	r2, [pc, #464]	; (800ffd8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800fe06:	430b      	orrs	r3, r1
 800fe08:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800fe0a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fe0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe12:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 800fe16:	633b      	str	r3, [r7, #48]	; 0x30
 800fe18:	2300      	movs	r3, #0
 800fe1a:	637b      	str	r3, [r7, #52]	; 0x34
 800fe1c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800fe20:	460b      	mov	r3, r1
 800fe22:	4313      	orrs	r3, r2
 800fe24:	d00a      	beq.n	800fe3c <HAL_RCCEx_PeriphCLKConfig+0x11dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800fe26:	4b6c      	ldr	r3, [pc, #432]	; (800ffd8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800fe28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fe2a:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 800fe2e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fe32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800fe36:	4a68      	ldr	r2, [pc, #416]	; (800ffd8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800fe38:	430b      	orrs	r3, r1
 800fe3a:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800fe3c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fe40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe44:	2100      	movs	r1, #0
 800fe46:	62b9      	str	r1, [r7, #40]	; 0x28
 800fe48:	f003 0301 	and.w	r3, r3, #1
 800fe4c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800fe4e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 800fe52:	460b      	mov	r3, r1
 800fe54:	4313      	orrs	r3, r2
 800fe56:	d011      	beq.n	800fe7c <HAL_RCCEx_PeriphCLKConfig+0x121c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800fe58:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fe5c:	3308      	adds	r3, #8
 800fe5e:	2100      	movs	r1, #0
 800fe60:	4618      	mov	r0, r3
 800fe62:	f001 f9a3 	bl	80111ac <RCCEx_PLL2_Config>
 800fe66:	4603      	mov	r3, r0
 800fe68:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 800fe6c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800fe70:	2b00      	cmp	r3, #0
 800fe72:	d003      	beq.n	800fe7c <HAL_RCCEx_PeriphCLKConfig+0x121c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fe74:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800fe78:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800fe7c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fe80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe84:	2100      	movs	r1, #0
 800fe86:	6239      	str	r1, [r7, #32]
 800fe88:	f003 0302 	and.w	r3, r3, #2
 800fe8c:	627b      	str	r3, [r7, #36]	; 0x24
 800fe8e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800fe92:	460b      	mov	r3, r1
 800fe94:	4313      	orrs	r3, r2
 800fe96:	d011      	beq.n	800febc <HAL_RCCEx_PeriphCLKConfig+0x125c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fe98:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fe9c:	3308      	adds	r3, #8
 800fe9e:	2101      	movs	r1, #1
 800fea0:	4618      	mov	r0, r3
 800fea2:	f001 f983 	bl	80111ac <RCCEx_PLL2_Config>
 800fea6:	4603      	mov	r3, r0
 800fea8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 800feac:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800feb0:	2b00      	cmp	r3, #0
 800feb2:	d003      	beq.n	800febc <HAL_RCCEx_PeriphCLKConfig+0x125c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800feb4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800feb8:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800febc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fec4:	2100      	movs	r1, #0
 800fec6:	61b9      	str	r1, [r7, #24]
 800fec8:	f003 0304 	and.w	r3, r3, #4
 800fecc:	61fb      	str	r3, [r7, #28]
 800fece:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800fed2:	460b      	mov	r3, r1
 800fed4:	4313      	orrs	r3, r2
 800fed6:	d011      	beq.n	800fefc <HAL_RCCEx_PeriphCLKConfig+0x129c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800fed8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800fedc:	3308      	adds	r3, #8
 800fede:	2102      	movs	r1, #2
 800fee0:	4618      	mov	r0, r3
 800fee2:	f001 f963 	bl	80111ac <RCCEx_PLL2_Config>
 800fee6:	4603      	mov	r3, r0
 800fee8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 800feec:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800fef0:	2b00      	cmp	r3, #0
 800fef2:	d003      	beq.n	800fefc <HAL_RCCEx_PeriphCLKConfig+0x129c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fef4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800fef8:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800fefc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ff00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff04:	2100      	movs	r1, #0
 800ff06:	6139      	str	r1, [r7, #16]
 800ff08:	f003 0308 	and.w	r3, r3, #8
 800ff0c:	617b      	str	r3, [r7, #20]
 800ff0e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800ff12:	460b      	mov	r3, r1
 800ff14:	4313      	orrs	r3, r2
 800ff16:	d011      	beq.n	800ff3c <HAL_RCCEx_PeriphCLKConfig+0x12dc>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ff18:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ff1c:	3328      	adds	r3, #40	; 0x28
 800ff1e:	2100      	movs	r1, #0
 800ff20:	4618      	mov	r0, r3
 800ff22:	f001 f9f5 	bl	8011310 <RCCEx_PLL3_Config>
 800ff26:	4603      	mov	r3, r0
 800ff28:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
  
    if (ret == HAL_OK)
 800ff2c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800ff30:	2b00      	cmp	r3, #0
 800ff32:	d003      	beq.n	800ff3c <HAL_RCCEx_PeriphCLKConfig+0x12dc>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ff34:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800ff38:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800ff3c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ff40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff44:	2100      	movs	r1, #0
 800ff46:	60b9      	str	r1, [r7, #8]
 800ff48:	f003 0310 	and.w	r3, r3, #16
 800ff4c:	60fb      	str	r3, [r7, #12]
 800ff4e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800ff52:	460b      	mov	r3, r1
 800ff54:	4313      	orrs	r3, r2
 800ff56:	d011      	beq.n	800ff7c <HAL_RCCEx_PeriphCLKConfig+0x131c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ff58:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ff5c:	3328      	adds	r3, #40	; 0x28
 800ff5e:	2101      	movs	r1, #1
 800ff60:	4618      	mov	r0, r3
 800ff62:	f001 f9d5 	bl	8011310 <RCCEx_PLL3_Config>
 800ff66:	4603      	mov	r3, r0
 800ff68:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 800ff6c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800ff70:	2b00      	cmp	r3, #0
 800ff72:	d003      	beq.n	800ff7c <HAL_RCCEx_PeriphCLKConfig+0x131c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ff74:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800ff78:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800ff7c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ff80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff84:	2100      	movs	r1, #0
 800ff86:	6039      	str	r1, [r7, #0]
 800ff88:	f003 0320 	and.w	r3, r3, #32
 800ff8c:	607b      	str	r3, [r7, #4]
 800ff8e:	e9d7 1200 	ldrd	r1, r2, [r7]
 800ff92:	460b      	mov	r3, r1
 800ff94:	4313      	orrs	r3, r2
 800ff96:	d011      	beq.n	800ffbc <HAL_RCCEx_PeriphCLKConfig+0x135c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ff98:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ff9c:	3328      	adds	r3, #40	; 0x28
 800ff9e:	2102      	movs	r1, #2
 800ffa0:	4618      	mov	r0, r3
 800ffa2:	f001 f9b5 	bl	8011310 <RCCEx_PLL3_Config>
 800ffa6:	4603      	mov	r3, r0
 800ffa8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 800ffac:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800ffb0:	2b00      	cmp	r3, #0
 800ffb2:	d003      	beq.n	800ffbc <HAL_RCCEx_PeriphCLKConfig+0x135c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ffb4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800ffb8:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    } 
  }

  if (status == HAL_OK)
 800ffbc:	f897 311e 	ldrb.w	r3, [r7, #286]	; 0x11e
 800ffc0:	2b00      	cmp	r3, #0
 800ffc2:	d101      	bne.n	800ffc8 <HAL_RCCEx_PeriphCLKConfig+0x1368>
  {
    return HAL_OK;
 800ffc4:	2300      	movs	r3, #0
 800ffc6:	e000      	b.n	800ffca <HAL_RCCEx_PeriphCLKConfig+0x136a>
  }
  return HAL_ERROR;
 800ffc8:	2301      	movs	r3, #1
}
 800ffca:	4618      	mov	r0, r3
 800ffcc:	f507 7790 	add.w	r7, r7, #288	; 0x120
 800ffd0:	46bd      	mov	sp, r7
 800ffd2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ffd6:	bf00      	nop
 800ffd8:	58024400 	.word	0x58024400

0800ffdc <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800ffdc:	b580      	push	{r7, lr}
 800ffde:	b090      	sub	sp, #64	; 0x40
 800ffe0:	af00      	add	r7, sp, #0
 800ffe2:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800ffe6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ffea:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 800ffee:	430b      	orrs	r3, r1
 800fff0:	f040 8094 	bne.w	801011c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800fff4:	4b97      	ldr	r3, [pc, #604]	; (8010254 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800fff6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fff8:	f003 0307 	and.w	r3, r3, #7
 800fffc:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800fffe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010000:	2b04      	cmp	r3, #4
 8010002:	f200 8087 	bhi.w	8010114 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8010006:	a201      	add	r2, pc, #4	; (adr r2, 801000c <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8010008:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801000c:	08010021 	.word	0x08010021
 8010010:	08010049 	.word	0x08010049
 8010014:	08010071 	.word	0x08010071
 8010018:	0801010d 	.word	0x0801010d
 801001c:	08010099 	.word	0x08010099
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010020:	4b8c      	ldr	r3, [pc, #560]	; (8010254 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8010022:	681b      	ldr	r3, [r3, #0]
 8010024:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010028:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 801002c:	d108      	bne.n	8010040 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801002e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010032:	4618      	mov	r0, r3
 8010034:	f000 ff68 	bl	8010f08 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010038:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801003a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801003c:	f000 bc97 	b.w	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8010040:	2300      	movs	r3, #0
 8010042:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010044:	f000 bc93 	b.w	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010048:	4b82      	ldr	r3, [pc, #520]	; (8010254 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 801004a:	681b      	ldr	r3, [r3, #0]
 801004c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010050:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8010054:	d108      	bne.n	8010068 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010056:	f107 0318 	add.w	r3, r7, #24
 801005a:	4618      	mov	r0, r3
 801005c:	f000 fcac 	bl	80109b8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010060:	69bb      	ldr	r3, [r7, #24]
 8010062:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010064:	f000 bc83 	b.w	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8010068:	2300      	movs	r3, #0
 801006a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801006c:	f000 bc7f 	b.w	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010070:	4b78      	ldr	r3, [pc, #480]	; (8010254 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8010072:	681b      	ldr	r3, [r3, #0]
 8010074:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8010078:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 801007c:	d108      	bne.n	8010090 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801007e:	f107 030c 	add.w	r3, r7, #12
 8010082:	4618      	mov	r0, r3
 8010084:	f000 fdec 	bl	8010c60 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010088:	68fb      	ldr	r3, [r7, #12]
 801008a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801008c:	f000 bc6f 	b.w	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8010090:	2300      	movs	r3, #0
 8010092:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010094:	f000 bc6b 	b.w	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010098:	4b6e      	ldr	r3, [pc, #440]	; (8010254 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 801009a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801009c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80100a0:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80100a2:	4b6c      	ldr	r3, [pc, #432]	; (8010254 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80100a4:	681b      	ldr	r3, [r3, #0]
 80100a6:	f003 0304 	and.w	r3, r3, #4
 80100aa:	2b04      	cmp	r3, #4
 80100ac:	d10c      	bne.n	80100c8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80100ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80100b0:	2b00      	cmp	r3, #0
 80100b2:	d109      	bne.n	80100c8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80100b4:	4b67      	ldr	r3, [pc, #412]	; (8010254 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80100b6:	681b      	ldr	r3, [r3, #0]
 80100b8:	08db      	lsrs	r3, r3, #3
 80100ba:	f003 0303 	and.w	r3, r3, #3
 80100be:	4a66      	ldr	r2, [pc, #408]	; (8010258 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 80100c0:	fa22 f303 	lsr.w	r3, r2, r3
 80100c4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80100c6:	e01f      	b.n	8010108 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80100c8:	4b62      	ldr	r3, [pc, #392]	; (8010254 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80100ca:	681b      	ldr	r3, [r3, #0]
 80100cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80100d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80100d4:	d106      	bne.n	80100e4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 80100d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80100d8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80100dc:	d102      	bne.n	80100e4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80100de:	4b5f      	ldr	r3, [pc, #380]	; (801025c <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 80100e0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80100e2:	e011      	b.n	8010108 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80100e4:	4b5b      	ldr	r3, [pc, #364]	; (8010254 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80100e6:	681b      	ldr	r3, [r3, #0]
 80100e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80100ec:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80100f0:	d106      	bne.n	8010100 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80100f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80100f4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80100f8:	d102      	bne.n	8010100 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80100fa:	4b59      	ldr	r3, [pc, #356]	; (8010260 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80100fc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80100fe:	e003      	b.n	8010108 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010100:	2300      	movs	r3, #0
 8010102:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8010104:	f000 bc33 	b.w	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
 8010108:	f000 bc31 	b.w	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 801010c:	4b55      	ldr	r3, [pc, #340]	; (8010264 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 801010e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010110:	f000 bc2d 	b.w	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      default :
      {
        frequency = 0;
 8010114:	2300      	movs	r3, #0
 8010116:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010118:	f000 bc29 	b.w	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
  }
#endif /* SAI3 */

#if  defined(RCC_CDCCIP1R_SAI2ASEL)

  else if (PeriphClk == RCC_PERIPHCLK_SAI2A)
 801011c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010120:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 8010124:	430b      	orrs	r3, r1
 8010126:	f040 809f 	bne.w	8010268 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>
  {
    saiclocksource = __HAL_RCC_GET_SAI2A_SOURCE();
 801012a:	4b4a      	ldr	r3, [pc, #296]	; (8010254 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 801012c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801012e:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8010132:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 8010134:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010136:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801013a:	d04d      	beq.n	80101d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
 801013c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801013e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010142:	f200 8084 	bhi.w	801024e <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8010146:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010148:	2bc0      	cmp	r3, #192	; 0xc0
 801014a:	d07d      	beq.n	8010248 <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
 801014c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801014e:	2bc0      	cmp	r3, #192	; 0xc0
 8010150:	d87d      	bhi.n	801024e <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8010152:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010154:	2b80      	cmp	r3, #128	; 0x80
 8010156:	d02d      	beq.n	80101b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>
 8010158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801015a:	2b80      	cmp	r3, #128	; 0x80
 801015c:	d877      	bhi.n	801024e <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 801015e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010160:	2b00      	cmp	r3, #0
 8010162:	d003      	beq.n	801016c <HAL_RCCEx_GetPeriphCLKFreq+0x190>
 8010164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010166:	2b40      	cmp	r3, #64	; 0x40
 8010168:	d012      	beq.n	8010190 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>
 801016a:	e070      	b.n	801024e <HAL_RCCEx_GetPeriphCLKFreq+0x272>
    {
      case RCC_SAI2ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI2A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 801016c:	4b39      	ldr	r3, [pc, #228]	; (8010254 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 801016e:	681b      	ldr	r3, [r3, #0]
 8010170:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010174:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8010178:	d107      	bne.n	801018a <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801017a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801017e:	4618      	mov	r0, r3
 8010180:	f000 fec2 	bl	8010f08 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010184:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010186:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010188:	e3f1      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 801018a:	2300      	movs	r3, #0
 801018c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801018e:	e3ee      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SAI2ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI2A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010190:	4b30      	ldr	r3, [pc, #192]	; (8010254 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8010192:	681b      	ldr	r3, [r3, #0]
 8010194:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010198:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 801019c:	d107      	bne.n	80101ae <HAL_RCCEx_GetPeriphCLKFreq+0x1d2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801019e:	f107 0318 	add.w	r3, r7, #24
 80101a2:	4618      	mov	r0, r3
 80101a4:	f000 fc08 	bl	80109b8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80101a8:	69bb      	ldr	r3, [r7, #24]
 80101aa:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80101ac:	e3df      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 80101ae:	2300      	movs	r3, #0
 80101b0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80101b2:	e3dc      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case RCC_SAI2ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI2A  */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80101b4:	4b27      	ldr	r3, [pc, #156]	; (8010254 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80101b6:	681b      	ldr	r3, [r3, #0]
 80101b8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80101bc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80101c0:	d107      	bne.n	80101d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80101c2:	f107 030c 	add.w	r3, r7, #12
 80101c6:	4618      	mov	r0, r3
 80101c8:	f000 fd4a 	bl	8010c60 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80101cc:	68fb      	ldr	r3, [r7, #12]
 80101ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80101d0:	e3cd      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 80101d2:	2300      	movs	r3, #0
 80101d4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80101d6:	e3ca      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case RCC_SAI2ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI2A  */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80101d8:	4b1e      	ldr	r3, [pc, #120]	; (8010254 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80101da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80101dc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80101e0:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80101e2:	4b1c      	ldr	r3, [pc, #112]	; (8010254 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80101e4:	681b      	ldr	r3, [r3, #0]
 80101e6:	f003 0304 	and.w	r3, r3, #4
 80101ea:	2b04      	cmp	r3, #4
 80101ec:	d10c      	bne.n	8010208 <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
 80101ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	d109      	bne.n	8010208 <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80101f4:	4b17      	ldr	r3, [pc, #92]	; (8010254 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80101f6:	681b      	ldr	r3, [r3, #0]
 80101f8:	08db      	lsrs	r3, r3, #3
 80101fa:	f003 0303 	and.w	r3, r3, #3
 80101fe:	4a16      	ldr	r2, [pc, #88]	; (8010258 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8010200:	fa22 f303 	lsr.w	r3, r2, r3
 8010204:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010206:	e01e      	b.n	8010246 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010208:	4b12      	ldr	r3, [pc, #72]	; (8010254 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 801020a:	681b      	ldr	r3, [r3, #0]
 801020c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010210:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010214:	d106      	bne.n	8010224 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
 8010216:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010218:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 801021c:	d102      	bne.n	8010224 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 801021e:	4b0f      	ldr	r3, [pc, #60]	; (801025c <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8010220:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010222:	e010      	b.n	8010246 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010224:	4b0b      	ldr	r3, [pc, #44]	; (8010254 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8010226:	681b      	ldr	r3, [r3, #0]
 8010228:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801022c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8010230:	d106      	bne.n	8010240 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 8010232:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010234:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010238:	d102      	bne.n	8010240 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 801023a:	4b09      	ldr	r3, [pc, #36]	; (8010260 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 801023c:	63fb      	str	r3, [r7, #60]	; 0x3c
 801023e:	e002      	b.n	8010246 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010240:	2300      	movs	r3, #0
 8010242:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8010244:	e393      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
 8010246:	e392      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case (RCC_SAI2ACLKSOURCE_PIN): /* External clock is the clock source for SAI2A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010248:	4b06      	ldr	r3, [pc, #24]	; (8010264 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 801024a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801024c:	e38f      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      default :
      {
        frequency = 0;
 801024e:	2300      	movs	r3, #0
 8010250:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010252:	e38c      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
 8010254:	58024400 	.word	0x58024400
 8010258:	03d09000 	.word	0x03d09000
 801025c:	003d0900 	.word	0x003d0900
 8010260:	007a1200 	.word	0x007a1200
 8010264:	00bb8000 	.word	0x00bb8000

  }
#endif

#if  defined(RCC_CDCCIP1R_SAI2BSEL_0)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2B)
 8010268:	e9d7 2300 	ldrd	r2, r3, [r7]
 801026c:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 8010270:	430b      	orrs	r3, r1
 8010272:	f040 809c 	bne.w	80103ae <HAL_RCCEx_GetPeriphCLKFreq+0x3d2>
  {

    saiclocksource = __HAL_RCC_GET_SAI2B_SOURCE();
 8010276:	4b9e      	ldr	r3, [pc, #632]	; (80104f0 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8010278:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801027a:	f403 6360 	and.w	r3, r3, #3584	; 0xe00
 801027e:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 8010280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010282:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8010286:	d054      	beq.n	8010332 <HAL_RCCEx_GetPeriphCLKFreq+0x356>
 8010288:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801028a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 801028e:	f200 808b 	bhi.w	80103a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
 8010292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010294:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8010298:	f000 8083 	beq.w	80103a2 <HAL_RCCEx_GetPeriphCLKFreq+0x3c6>
 801029c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801029e:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80102a2:	f200 8081 	bhi.w	80103a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
 80102a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80102ac:	d02f      	beq.n	801030e <HAL_RCCEx_GetPeriphCLKFreq+0x332>
 80102ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80102b4:	d878      	bhi.n	80103a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
 80102b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102b8:	2b00      	cmp	r3, #0
 80102ba:	d004      	beq.n	80102c6 <HAL_RCCEx_GetPeriphCLKFreq+0x2ea>
 80102bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80102c2:	d012      	beq.n	80102ea <HAL_RCCEx_GetPeriphCLKFreq+0x30e>
 80102c4:	e070      	b.n	80103a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
    {
      case RCC_SAI2BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI2B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80102c6:	4b8a      	ldr	r3, [pc, #552]	; (80104f0 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 80102c8:	681b      	ldr	r3, [r3, #0]
 80102ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80102ce:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80102d2:	d107      	bne.n	80102e4 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80102d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80102d8:	4618      	mov	r0, r3
 80102da:	f000 fe15 	bl	8010f08 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80102de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80102e0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80102e2:	e344      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 80102e4:	2300      	movs	r3, #0
 80102e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80102e8:	e341      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SAI2BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI2B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80102ea:	4b81      	ldr	r3, [pc, #516]	; (80104f0 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 80102ec:	681b      	ldr	r3, [r3, #0]
 80102ee:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80102f2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80102f6:	d107      	bne.n	8010308 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80102f8:	f107 0318 	add.w	r3, r7, #24
 80102fc:	4618      	mov	r0, r3
 80102fe:	f000 fb5b 	bl	80109b8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010302:	69bb      	ldr	r3, [r7, #24]
 8010304:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010306:	e332      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8010308:	2300      	movs	r3, #0
 801030a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801030c:	e32f      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case RCC_SAI2BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI2B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 801030e:	4b78      	ldr	r3, [pc, #480]	; (80104f0 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8010310:	681b      	ldr	r3, [r3, #0]
 8010312:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8010316:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 801031a:	d107      	bne.n	801032c <HAL_RCCEx_GetPeriphCLKFreq+0x350>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801031c:	f107 030c 	add.w	r3, r7, #12
 8010320:	4618      	mov	r0, r3
 8010322:	f000 fc9d 	bl	8010c60 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010326:	68fb      	ldr	r3, [r7, #12]
 8010328:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801032a:	e320      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 801032c:	2300      	movs	r3, #0
 801032e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010330:	e31d      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case RCC_SAI2BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI2B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010332:	4b6f      	ldr	r3, [pc, #444]	; (80104f0 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8010334:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010336:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 801033a:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 801033c:	4b6c      	ldr	r3, [pc, #432]	; (80104f0 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 801033e:	681b      	ldr	r3, [r3, #0]
 8010340:	f003 0304 	and.w	r3, r3, #4
 8010344:	2b04      	cmp	r3, #4
 8010346:	d10c      	bne.n	8010362 <HAL_RCCEx_GetPeriphCLKFreq+0x386>
 8010348:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801034a:	2b00      	cmp	r3, #0
 801034c:	d109      	bne.n	8010362 <HAL_RCCEx_GetPeriphCLKFreq+0x386>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801034e:	4b68      	ldr	r3, [pc, #416]	; (80104f0 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8010350:	681b      	ldr	r3, [r3, #0]
 8010352:	08db      	lsrs	r3, r3, #3
 8010354:	f003 0303 	and.w	r3, r3, #3
 8010358:	4a66      	ldr	r2, [pc, #408]	; (80104f4 <HAL_RCCEx_GetPeriphCLKFreq+0x518>)
 801035a:	fa22 f303 	lsr.w	r3, r2, r3
 801035e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010360:	e01e      	b.n	80103a0 <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010362:	4b63      	ldr	r3, [pc, #396]	; (80104f0 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8010364:	681b      	ldr	r3, [r3, #0]
 8010366:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801036a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801036e:	d106      	bne.n	801037e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8010370:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010372:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8010376:	d102      	bne.n	801037e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010378:	4b5f      	ldr	r3, [pc, #380]	; (80104f8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 801037a:	63fb      	str	r3, [r7, #60]	; 0x3c
 801037c:	e010      	b.n	80103a0 <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 801037e:	4b5c      	ldr	r3, [pc, #368]	; (80104f0 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8010380:	681b      	ldr	r3, [r3, #0]
 8010382:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010386:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 801038a:	d106      	bne.n	801039a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 801038c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801038e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010392:	d102      	bne.n	801039a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010394:	4b59      	ldr	r3, [pc, #356]	; (80104fc <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 8010396:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010398:	e002      	b.n	80103a0 <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 801039a:	2300      	movs	r3, #0
 801039c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        break;
 801039e:	e2e6      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
 80103a0:	e2e5      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case (RCC_SAI2BCLKSOURCE_PIN): /* External clock is the clock source for SAI2B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80103a2:	4b57      	ldr	r3, [pc, #348]	; (8010500 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80103a4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80103a6:	e2e2      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      default :
      {
        frequency = 0;
 80103a8:	2300      	movs	r3, #0
 80103aa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80103ac:	e2df      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
        break;
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80103ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80103b2:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 80103b6:	430b      	orrs	r3, r1
 80103b8:	f040 80a7 	bne.w	801050a <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80103bc:	4b4c      	ldr	r3, [pc, #304]	; (80104f0 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 80103be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80103c0:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80103c4:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 80103c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103c8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80103cc:	d055      	beq.n	801047a <HAL_RCCEx_GetPeriphCLKFreq+0x49e>
 80103ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103d0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80103d4:	f200 8096 	bhi.w	8010504 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
 80103d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103da:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80103de:	f000 8084 	beq.w	80104ea <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
 80103e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103e4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80103e8:	f200 808c 	bhi.w	8010504 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
 80103ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80103f2:	d030      	beq.n	8010456 <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
 80103f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80103fa:	f200 8083 	bhi.w	8010504 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
 80103fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010400:	2b00      	cmp	r3, #0
 8010402:	d004      	beq.n	801040e <HAL_RCCEx_GetPeriphCLKFreq+0x432>
 8010404:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010406:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801040a:	d012      	beq.n	8010432 <HAL_RCCEx_GetPeriphCLKFreq+0x456>
 801040c:	e07a      	b.n	8010504 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 801040e:	4b38      	ldr	r3, [pc, #224]	; (80104f0 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8010410:	681b      	ldr	r3, [r3, #0]
 8010412:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010416:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 801041a:	d107      	bne.n	801042c <HAL_RCCEx_GetPeriphCLKFreq+0x450>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801041c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010420:	4618      	mov	r0, r3
 8010422:	f000 fd71 	bl	8010f08 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010428:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801042a:	e2a0      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 801042c:	2300      	movs	r3, #0
 801042e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010430:	e29d      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010432:	4b2f      	ldr	r3, [pc, #188]	; (80104f0 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8010434:	681b      	ldr	r3, [r3, #0]
 8010436:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 801043a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 801043e:	d107      	bne.n	8010450 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010440:	f107 0318 	add.w	r3, r7, #24
 8010444:	4618      	mov	r0, r3
 8010446:	f000 fab7 	bl	80109b8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 801044a:	69bb      	ldr	r3, [r7, #24]
 801044c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801044e:	e28e      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8010450:	2300      	movs	r3, #0
 8010452:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010454:	e28b      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010456:	4b26      	ldr	r3, [pc, #152]	; (80104f0 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8010458:	681b      	ldr	r3, [r3, #0]
 801045a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 801045e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010462:	d107      	bne.n	8010474 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010464:	f107 030c 	add.w	r3, r7, #12
 8010468:	4618      	mov	r0, r3
 801046a:	f000 fbf9 	bl	8010c60 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 801046e:	68fb      	ldr	r3, [r7, #12]
 8010470:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010472:	e27c      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8010474:	2300      	movs	r3, #0
 8010476:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010478:	e279      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 801047a:	4b1d      	ldr	r3, [pc, #116]	; (80104f0 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 801047c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801047e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8010482:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010484:	4b1a      	ldr	r3, [pc, #104]	; (80104f0 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8010486:	681b      	ldr	r3, [r3, #0]
 8010488:	f003 0304 	and.w	r3, r3, #4
 801048c:	2b04      	cmp	r3, #4
 801048e:	d10c      	bne.n	80104aa <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
 8010490:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010492:	2b00      	cmp	r3, #0
 8010494:	d109      	bne.n	80104aa <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010496:	4b16      	ldr	r3, [pc, #88]	; (80104f0 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8010498:	681b      	ldr	r3, [r3, #0]
 801049a:	08db      	lsrs	r3, r3, #3
 801049c:	f003 0303 	and.w	r3, r3, #3
 80104a0:	4a14      	ldr	r2, [pc, #80]	; (80104f4 <HAL_RCCEx_GetPeriphCLKFreq+0x518>)
 80104a2:	fa22 f303 	lsr.w	r3, r2, r3
 80104a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80104a8:	e01e      	b.n	80104e8 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80104aa:	4b11      	ldr	r3, [pc, #68]	; (80104f0 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 80104ac:	681b      	ldr	r3, [r3, #0]
 80104ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80104b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80104b6:	d106      	bne.n	80104c6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 80104b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80104ba:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80104be:	d102      	bne.n	80104c6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80104c0:	4b0d      	ldr	r3, [pc, #52]	; (80104f8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 80104c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80104c4:	e010      	b.n	80104e8 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80104c6:	4b0a      	ldr	r3, [pc, #40]	; (80104f0 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 80104c8:	681b      	ldr	r3, [r3, #0]
 80104ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80104ce:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80104d2:	d106      	bne.n	80104e2 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 80104d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80104d6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80104da:	d102      	bne.n	80104e2 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80104dc:	4b07      	ldr	r3, [pc, #28]	; (80104fc <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 80104de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80104e0:	e002      	b.n	80104e8 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80104e2:	2300      	movs	r3, #0
 80104e4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 80104e6:	e242      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
 80104e8:	e241      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80104ea:	4b05      	ldr	r3, [pc, #20]	; (8010500 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80104ec:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80104ee:	e23e      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
 80104f0:	58024400 	.word	0x58024400
 80104f4:	03d09000 	.word	0x03d09000
 80104f8:	003d0900 	.word	0x003d0900
 80104fc:	007a1200 	.word	0x007a1200
 8010500:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 8010504:	2300      	movs	r3, #0
 8010506:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010508:	e231      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 801050a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801050e:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 8010512:	430b      	orrs	r3, r1
 8010514:	f040 8085 	bne.w	8010622 <HAL_RCCEx_GetPeriphCLKFreq+0x646>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8010518:	4b9c      	ldr	r3, [pc, #624]	; (801078c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 801051a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801051c:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 8010520:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 8010522:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010524:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8010528:	d06b      	beq.n	8010602 <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 801052a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801052c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8010530:	d874      	bhi.n	801061c <HAL_RCCEx_GetPeriphCLKFreq+0x640>
 8010532:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010534:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8010538:	d056      	beq.n	80105e8 <HAL_RCCEx_GetPeriphCLKFreq+0x60c>
 801053a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801053c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8010540:	d86c      	bhi.n	801061c <HAL_RCCEx_GetPeriphCLKFreq+0x640>
 8010542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010544:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8010548:	d03b      	beq.n	80105c2 <HAL_RCCEx_GetPeriphCLKFreq+0x5e6>
 801054a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801054c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8010550:	d864      	bhi.n	801061c <HAL_RCCEx_GetPeriphCLKFreq+0x640>
 8010552:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010554:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8010558:	d021      	beq.n	801059e <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
 801055a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801055c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8010560:	d85c      	bhi.n	801061c <HAL_RCCEx_GetPeriphCLKFreq+0x640>
 8010562:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010564:	2b00      	cmp	r3, #0
 8010566:	d004      	beq.n	8010572 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
 8010568:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801056a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801056e:	d004      	beq.n	801057a <HAL_RCCEx_GetPeriphCLKFreq+0x59e>
 8010570:	e054      	b.n	801061c <HAL_RCCEx_GetPeriphCLKFreq+0x640>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8010572:	f7fe fb07 	bl	800eb84 <HAL_RCC_GetPCLK1Freq>
 8010576:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8010578:	e1f9      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 801057a:	4b84      	ldr	r3, [pc, #528]	; (801078c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 801057c:	681b      	ldr	r3, [r3, #0]
 801057e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010582:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8010586:	d107      	bne.n	8010598 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010588:	f107 0318 	add.w	r3, r7, #24
 801058c:	4618      	mov	r0, r3
 801058e:	f000 fa13 	bl	80109b8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8010592:	69fb      	ldr	r3, [r7, #28]
 8010594:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010596:	e1ea      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8010598:	2300      	movs	r3, #0
 801059a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801059c:	e1e7      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 801059e:	4b7b      	ldr	r3, [pc, #492]	; (801078c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80105a0:	681b      	ldr	r3, [r3, #0]
 80105a2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80105a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80105aa:	d107      	bne.n	80105bc <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80105ac:	f107 030c 	add.w	r3, r7, #12
 80105b0:	4618      	mov	r0, r3
 80105b2:	f000 fb55 	bl	8010c60 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80105b6:	693b      	ldr	r3, [r7, #16]
 80105b8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80105ba:	e1d8      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 80105bc:	2300      	movs	r3, #0
 80105be:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80105c0:	e1d5      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80105c2:	4b72      	ldr	r3, [pc, #456]	; (801078c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80105c4:	681b      	ldr	r3, [r3, #0]
 80105c6:	f003 0304 	and.w	r3, r3, #4
 80105ca:	2b04      	cmp	r3, #4
 80105cc:	d109      	bne.n	80105e2 <HAL_RCCEx_GetPeriphCLKFreq+0x606>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80105ce:	4b6f      	ldr	r3, [pc, #444]	; (801078c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80105d0:	681b      	ldr	r3, [r3, #0]
 80105d2:	08db      	lsrs	r3, r3, #3
 80105d4:	f003 0303 	and.w	r3, r3, #3
 80105d8:	4a6d      	ldr	r2, [pc, #436]	; (8010790 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80105da:	fa22 f303 	lsr.w	r3, r2, r3
 80105de:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80105e0:	e1c5      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 80105e2:	2300      	movs	r3, #0
 80105e4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80105e6:	e1c2      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80105e8:	4b68      	ldr	r3, [pc, #416]	; (801078c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80105ea:	681b      	ldr	r3, [r3, #0]
 80105ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80105f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80105f4:	d102      	bne.n	80105fc <HAL_RCCEx_GetPeriphCLKFreq+0x620>
        {
          frequency = CSI_VALUE;
 80105f6:	4b67      	ldr	r3, [pc, #412]	; (8010794 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 80105f8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80105fa:	e1b8      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 80105fc:	2300      	movs	r3, #0
 80105fe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010600:	e1b5      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8010602:	4b62      	ldr	r3, [pc, #392]	; (801078c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8010604:	681b      	ldr	r3, [r3, #0]
 8010606:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801060a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 801060e:	d102      	bne.n	8010616 <HAL_RCCEx_GetPeriphCLKFreq+0x63a>
        {
          frequency = HSE_VALUE;
 8010610:	4b61      	ldr	r3, [pc, #388]	; (8010798 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>)
 8010612:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010614:	e1ab      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8010616:	2300      	movs	r3, #0
 8010618:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801061a:	e1a8      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      default :
      {
        frequency = 0;
 801061c:	2300      	movs	r3, #0
 801061e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010620:	e1a5      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8010622:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010626:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 801062a:	430b      	orrs	r3, r1
 801062c:	d173      	bne.n	8010716 <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 801062e:	4b57      	ldr	r3, [pc, #348]	; (801078c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8010630:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010632:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8010636:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8010638:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801063a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 801063e:	d02f      	beq.n	80106a0 <HAL_RCCEx_GetPeriphCLKFreq+0x6c4>
 8010640:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010642:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8010646:	d863      	bhi.n	8010710 <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 8010648:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801064a:	2b00      	cmp	r3, #0
 801064c:	d004      	beq.n	8010658 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 801064e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010650:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010654:	d012      	beq.n	801067c <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
 8010656:	e05b      	b.n	8010710 <HAL_RCCEx_GetPeriphCLKFreq+0x734>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010658:	4b4c      	ldr	r3, [pc, #304]	; (801078c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 801065a:	681b      	ldr	r3, [r3, #0]
 801065c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010660:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8010664:	d107      	bne.n	8010676 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010666:	f107 0318 	add.w	r3, r7, #24
 801066a:	4618      	mov	r0, r3
 801066c:	f000 f9a4 	bl	80109b8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010670:	69bb      	ldr	r3, [r7, #24]
 8010672:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010674:	e17b      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8010676:	2300      	movs	r3, #0
 8010678:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801067a:	e178      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 801067c:	4b43      	ldr	r3, [pc, #268]	; (801078c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 801067e:	681b      	ldr	r3, [r3, #0]
 8010680:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8010684:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010688:	d107      	bne.n	801069a <HAL_RCCEx_GetPeriphCLKFreq+0x6be>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801068a:	f107 030c 	add.w	r3, r7, #12
 801068e:	4618      	mov	r0, r3
 8010690:	f000 fae6 	bl	8010c60 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8010694:	697b      	ldr	r3, [r7, #20]
 8010696:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010698:	e169      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 801069a:	2300      	movs	r3, #0
 801069c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801069e:	e166      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80106a0:	4b3a      	ldr	r3, [pc, #232]	; (801078c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80106a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80106a4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80106a8:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80106aa:	4b38      	ldr	r3, [pc, #224]	; (801078c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80106ac:	681b      	ldr	r3, [r3, #0]
 80106ae:	f003 0304 	and.w	r3, r3, #4
 80106b2:	2b04      	cmp	r3, #4
 80106b4:	d10c      	bne.n	80106d0 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
 80106b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80106b8:	2b00      	cmp	r3, #0
 80106ba:	d109      	bne.n	80106d0 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80106bc:	4b33      	ldr	r3, [pc, #204]	; (801078c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80106be:	681b      	ldr	r3, [r3, #0]
 80106c0:	08db      	lsrs	r3, r3, #3
 80106c2:	f003 0303 	and.w	r3, r3, #3
 80106c6:	4a32      	ldr	r2, [pc, #200]	; (8010790 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80106c8:	fa22 f303 	lsr.w	r3, r2, r3
 80106cc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80106ce:	e01e      	b.n	801070e <HAL_RCCEx_GetPeriphCLKFreq+0x732>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80106d0:	4b2e      	ldr	r3, [pc, #184]	; (801078c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80106d2:	681b      	ldr	r3, [r3, #0]
 80106d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80106d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80106dc:	d106      	bne.n	80106ec <HAL_RCCEx_GetPeriphCLKFreq+0x710>
 80106de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80106e0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80106e4:	d102      	bne.n	80106ec <HAL_RCCEx_GetPeriphCLKFreq+0x710>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80106e6:	4b2b      	ldr	r3, [pc, #172]	; (8010794 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 80106e8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80106ea:	e010      	b.n	801070e <HAL_RCCEx_GetPeriphCLKFreq+0x732>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80106ec:	4b27      	ldr	r3, [pc, #156]	; (801078c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80106ee:	681b      	ldr	r3, [r3, #0]
 80106f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80106f4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80106f8:	d106      	bne.n	8010708 <HAL_RCCEx_GetPeriphCLKFreq+0x72c>
 80106fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80106fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010700:	d102      	bne.n	8010708 <HAL_RCCEx_GetPeriphCLKFreq+0x72c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010702:	4b25      	ldr	r3, [pc, #148]	; (8010798 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>)
 8010704:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010706:	e002      	b.n	801070e <HAL_RCCEx_GetPeriphCLKFreq+0x732>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010708:	2300      	movs	r3, #0
 801070a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 801070c:	e12f      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
 801070e:	e12e      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      default :
      {
        frequency = 0;
 8010710:	2300      	movs	r3, #0
 8010712:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010714:	e12b      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8010716:	e9d7 2300 	ldrd	r2, r3, [r7]
 801071a:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 801071e:	430b      	orrs	r3, r1
 8010720:	d13c      	bne.n	801079c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8010722:	4b1a      	ldr	r3, [pc, #104]	; (801078c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8010724:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010726:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801072a:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 801072c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801072e:	2b00      	cmp	r3, #0
 8010730:	d004      	beq.n	801073c <HAL_RCCEx_GetPeriphCLKFreq+0x760>
 8010732:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010734:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010738:	d012      	beq.n	8010760 <HAL_RCCEx_GetPeriphCLKFreq+0x784>
 801073a:	e023      	b.n	8010784 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 801073c:	4b13      	ldr	r3, [pc, #76]	; (801078c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 801073e:	681b      	ldr	r3, [r3, #0]
 8010740:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010744:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8010748:	d107      	bne.n	801075a <HAL_RCCEx_GetPeriphCLKFreq+0x77e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801074a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801074e:	4618      	mov	r0, r3
 8010750:	f000 fbda 	bl	8010f08 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010754:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010756:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010758:	e109      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 801075a:	2300      	movs	r3, #0
 801075c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801075e:	e106      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010760:	4b0a      	ldr	r3, [pc, #40]	; (801078c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8010762:	681b      	ldr	r3, [r3, #0]
 8010764:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010768:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 801076c:	d107      	bne.n	801077e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801076e:	f107 0318 	add.w	r3, r7, #24
 8010772:	4618      	mov	r0, r3
 8010774:	f000 f920 	bl	80109b8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8010778:	6a3b      	ldr	r3, [r7, #32]
 801077a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801077c:	e0f7      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 801077e:	2300      	movs	r3, #0
 8010780:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010782:	e0f4      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      default :
      {
        frequency = 0;
 8010784:	2300      	movs	r3, #0
 8010786:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010788:	e0f1      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
 801078a:	bf00      	nop
 801078c:	58024400 	.word	0x58024400
 8010790:	03d09000 	.word	0x03d09000
 8010794:	003d0900 	.word	0x003d0900
 8010798:	007a1200 	.word	0x007a1200
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 801079c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80107a0:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 80107a4:	430b      	orrs	r3, r1
 80107a6:	f040 8091 	bne.w	80108cc <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80107aa:	4b73      	ldr	r3, [pc, #460]	; (8010978 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 80107ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80107ae:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 80107b2:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 80107b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107b6:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 80107ba:	f000 8081 	beq.w	80108c0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 80107be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107c0:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 80107c4:	d87f      	bhi.n	80108c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 80107c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80107cc:	d06b      	beq.n	80108a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ca>
 80107ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80107d4:	d877      	bhi.n	80108c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 80107d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80107dc:	d056      	beq.n	801088c <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
 80107de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80107e4:	d86f      	bhi.n	80108c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 80107e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107e8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80107ec:	d03b      	beq.n	8010866 <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
 80107ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107f0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80107f4:	d867      	bhi.n	80108c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 80107f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80107fc:	d021      	beq.n	8010842 <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 80107fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010800:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010804:	d85f      	bhi.n	80108c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 8010806:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010808:	2b00      	cmp	r3, #0
 801080a:	d004      	beq.n	8010816 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 801080c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801080e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8010812:	d004      	beq.n	801081e <HAL_RCCEx_GetPeriphCLKFreq+0x842>
 8010814:	e057      	b.n	80108c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8010816:	f000 f8b9 	bl	801098c <HAL_RCCEx_GetD3PCLK1Freq>
 801081a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 801081c:	e0a7      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 801081e:	4b56      	ldr	r3, [pc, #344]	; (8010978 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8010820:	681b      	ldr	r3, [r3, #0]
 8010822:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010826:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 801082a:	d107      	bne.n	801083c <HAL_RCCEx_GetPeriphCLKFreq+0x860>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801082c:	f107 0318 	add.w	r3, r7, #24
 8010830:	4618      	mov	r0, r3
 8010832:	f000 f8c1 	bl	80109b8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8010836:	69fb      	ldr	r3, [r7, #28]
 8010838:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801083a:	e098      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 801083c:	2300      	movs	r3, #0
 801083e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010840:	e095      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010842:	4b4d      	ldr	r3, [pc, #308]	; (8010978 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8010844:	681b      	ldr	r3, [r3, #0]
 8010846:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 801084a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 801084e:	d107      	bne.n	8010860 <HAL_RCCEx_GetPeriphCLKFreq+0x884>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010850:	f107 030c 	add.w	r3, r7, #12
 8010854:	4618      	mov	r0, r3
 8010856:	f000 fa03 	bl	8010c60 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 801085a:	693b      	ldr	r3, [r7, #16]
 801085c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801085e:	e086      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8010860:	2300      	movs	r3, #0
 8010862:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010864:	e083      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8010866:	4b44      	ldr	r3, [pc, #272]	; (8010978 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8010868:	681b      	ldr	r3, [r3, #0]
 801086a:	f003 0304 	and.w	r3, r3, #4
 801086e:	2b04      	cmp	r3, #4
 8010870:	d109      	bne.n	8010886 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010872:	4b41      	ldr	r3, [pc, #260]	; (8010978 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8010874:	681b      	ldr	r3, [r3, #0]
 8010876:	08db      	lsrs	r3, r3, #3
 8010878:	f003 0303 	and.w	r3, r3, #3
 801087c:	4a3f      	ldr	r2, [pc, #252]	; (801097c <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 801087e:	fa22 f303 	lsr.w	r3, r2, r3
 8010882:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010884:	e073      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8010886:	2300      	movs	r3, #0
 8010888:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801088a:	e070      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 801088c:	4b3a      	ldr	r3, [pc, #232]	; (8010978 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 801088e:	681b      	ldr	r3, [r3, #0]
 8010890:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010894:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010898:	d102      	bne.n	80108a0 <HAL_RCCEx_GetPeriphCLKFreq+0x8c4>
        {
          frequency = CSI_VALUE;
 801089a:	4b39      	ldr	r3, [pc, #228]	; (8010980 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>)
 801089c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801089e:	e066      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 80108a0:	2300      	movs	r3, #0
 80108a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80108a4:	e063      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80108a6:	4b34      	ldr	r3, [pc, #208]	; (8010978 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 80108a8:	681b      	ldr	r3, [r3, #0]
 80108aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80108ae:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80108b2:	d102      	bne.n	80108ba <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        {
          frequency = HSE_VALUE;
 80108b4:	4b33      	ldr	r3, [pc, #204]	; (8010984 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 80108b6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80108b8:	e059      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 80108ba:	2300      	movs	r3, #0
 80108bc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80108be:	e056      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
#if defined(RCC_SPI6CLKSOURCE_PIN)
      case RCC_SPI6CLKSOURCE_PIN: /* External clock is the clock source for SPI6 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80108c0:	4b31      	ldr	r3, [pc, #196]	; (8010988 <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>)
 80108c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80108c4:	e053      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 80108c6:	2300      	movs	r3, #0
 80108c8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80108ca:	e050      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80108cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80108d0:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 80108d4:	430b      	orrs	r3, r1
 80108d6:	d148      	bne.n	801096a <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80108d8:	4b27      	ldr	r3, [pc, #156]	; (8010978 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 80108da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80108dc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80108e0:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 80108e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80108e8:	d02a      	beq.n	8010940 <HAL_RCCEx_GetPeriphCLKFreq+0x964>
 80108ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108ec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80108f0:	d838      	bhi.n	8010964 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 80108f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108f4:	2b00      	cmp	r3, #0
 80108f6:	d004      	beq.n	8010902 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
 80108f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108fa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80108fe:	d00d      	beq.n	801091c <HAL_RCCEx_GetPeriphCLKFreq+0x940>
 8010900:	e030      	b.n	8010964 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8010902:	4b1d      	ldr	r3, [pc, #116]	; (8010978 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8010904:	681b      	ldr	r3, [r3, #0]
 8010906:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801090a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 801090e:	d102      	bne.n	8010916 <HAL_RCCEx_GetPeriphCLKFreq+0x93a>
        {
          frequency = HSE_VALUE;
 8010910:	4b1c      	ldr	r3, [pc, #112]	; (8010984 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8010912:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010914:	e02b      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8010916:	2300      	movs	r3, #0
 8010918:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801091a:	e028      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 801091c:	4b16      	ldr	r3, [pc, #88]	; (8010978 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 801091e:	681b      	ldr	r3, [r3, #0]
 8010920:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010924:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8010928:	d107      	bne.n	801093a <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801092a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801092e:	4618      	mov	r0, r3
 8010930:	f000 faea 	bl	8010f08 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010936:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010938:	e019      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 801093a:	2300      	movs	r3, #0
 801093c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801093e:	e016      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010940:	4b0d      	ldr	r3, [pc, #52]	; (8010978 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8010942:	681b      	ldr	r3, [r3, #0]
 8010944:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010948:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 801094c:	d107      	bne.n	801095e <HAL_RCCEx_GetPeriphCLKFreq+0x982>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801094e:	f107 0318 	add.w	r3, r7, #24
 8010952:	4618      	mov	r0, r3
 8010954:	f000 f830 	bl	80109b8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8010958:	69fb      	ldr	r3, [r7, #28]
 801095a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801095c:	e007      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 801095e:	2300      	movs	r3, #0
 8010960:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010962:	e004      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      default :
      {
        frequency = 0;
 8010964:	2300      	movs	r3, #0
 8010966:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010968:	e001      	b.n	801096e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
    }
  }
  else
  {
    frequency = 0;
 801096a:	2300      	movs	r3, #0
 801096c:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 801096e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8010970:	4618      	mov	r0, r3
 8010972:	3740      	adds	r7, #64	; 0x40
 8010974:	46bd      	mov	sp, r7
 8010976:	bd80      	pop	{r7, pc}
 8010978:	58024400 	.word	0x58024400
 801097c:	03d09000 	.word	0x03d09000
 8010980:	003d0900 	.word	0x003d0900
 8010984:	007a1200 	.word	0x007a1200
 8010988:	00bb8000 	.word	0x00bb8000

0801098c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 801098c:	b580      	push	{r7, lr}
 801098e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 8010990:	f7fe f8c8 	bl	800eb24 <HAL_RCC_GetHCLKFreq>
 8010994:	4602      	mov	r2, r0
 8010996:	4b06      	ldr	r3, [pc, #24]	; (80109b0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8010998:	6a1b      	ldr	r3, [r3, #32]
 801099a:	091b      	lsrs	r3, r3, #4
 801099c:	f003 0307 	and.w	r3, r3, #7
 80109a0:	4904      	ldr	r1, [pc, #16]	; (80109b4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80109a2:	5ccb      	ldrb	r3, [r1, r3]
 80109a4:	f003 031f 	and.w	r3, r3, #31
 80109a8:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 80109ac:	4618      	mov	r0, r3
 80109ae:	bd80      	pop	{r7, pc}
 80109b0:	58024400 	.word	0x58024400
 80109b4:	0802e1c0 	.word	0x0802e1c0

080109b8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80109b8:	b480      	push	{r7}
 80109ba:	b089      	sub	sp, #36	; 0x24
 80109bc:	af00      	add	r7, sp, #0
 80109be:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80109c0:	4ba1      	ldr	r3, [pc, #644]	; (8010c48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80109c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80109c4:	f003 0303 	and.w	r3, r3, #3
 80109c8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80109ca:	4b9f      	ldr	r3, [pc, #636]	; (8010c48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80109cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80109ce:	0b1b      	lsrs	r3, r3, #12
 80109d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80109d4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80109d6:	4b9c      	ldr	r3, [pc, #624]	; (8010c48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80109d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80109da:	091b      	lsrs	r3, r3, #4
 80109dc:	f003 0301 	and.w	r3, r3, #1
 80109e0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80109e2:	4b99      	ldr	r3, [pc, #612]	; (8010c48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80109e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80109e6:	08db      	lsrs	r3, r3, #3
 80109e8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80109ec:	693a      	ldr	r2, [r7, #16]
 80109ee:	fb02 f303 	mul.w	r3, r2, r3
 80109f2:	ee07 3a90 	vmov	s15, r3
 80109f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80109fa:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80109fe:	697b      	ldr	r3, [r7, #20]
 8010a00:	2b00      	cmp	r3, #0
 8010a02:	f000 8111 	beq.w	8010c28 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8010a06:	69bb      	ldr	r3, [r7, #24]
 8010a08:	2b02      	cmp	r3, #2
 8010a0a:	f000 8083 	beq.w	8010b14 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8010a0e:	69bb      	ldr	r3, [r7, #24]
 8010a10:	2b02      	cmp	r3, #2
 8010a12:	f200 80a1 	bhi.w	8010b58 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8010a16:	69bb      	ldr	r3, [r7, #24]
 8010a18:	2b00      	cmp	r3, #0
 8010a1a:	d003      	beq.n	8010a24 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8010a1c:	69bb      	ldr	r3, [r7, #24]
 8010a1e:	2b01      	cmp	r3, #1
 8010a20:	d056      	beq.n	8010ad0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8010a22:	e099      	b.n	8010b58 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010a24:	4b88      	ldr	r3, [pc, #544]	; (8010c48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010a26:	681b      	ldr	r3, [r3, #0]
 8010a28:	f003 0320 	and.w	r3, r3, #32
 8010a2c:	2b00      	cmp	r3, #0
 8010a2e:	d02d      	beq.n	8010a8c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010a30:	4b85      	ldr	r3, [pc, #532]	; (8010c48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010a32:	681b      	ldr	r3, [r3, #0]
 8010a34:	08db      	lsrs	r3, r3, #3
 8010a36:	f003 0303 	and.w	r3, r3, #3
 8010a3a:	4a84      	ldr	r2, [pc, #528]	; (8010c4c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8010a3c:	fa22 f303 	lsr.w	r3, r2, r3
 8010a40:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8010a42:	68bb      	ldr	r3, [r7, #8]
 8010a44:	ee07 3a90 	vmov	s15, r3
 8010a48:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010a4c:	697b      	ldr	r3, [r7, #20]
 8010a4e:	ee07 3a90 	vmov	s15, r3
 8010a52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010a56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010a5a:	4b7b      	ldr	r3, [pc, #492]	; (8010c48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010a5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010a5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010a62:	ee07 3a90 	vmov	s15, r3
 8010a66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010a6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8010a6e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8010c50 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8010a72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010a76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010a7a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8010a7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010a82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010a86:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8010a8a:	e087      	b.n	8010b9c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8010a8c:	697b      	ldr	r3, [r7, #20]
 8010a8e:	ee07 3a90 	vmov	s15, r3
 8010a92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010a96:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8010c54 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8010a9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010a9e:	4b6a      	ldr	r3, [pc, #424]	; (8010c48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010aa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010aa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010aa6:	ee07 3a90 	vmov	s15, r3
 8010aaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010aae:	ed97 6a03 	vldr	s12, [r7, #12]
 8010ab2:	eddf 5a67 	vldr	s11, [pc, #412]	; 8010c50 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8010ab6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010aba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010abe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8010ac2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010ac6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010aca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010ace:	e065      	b.n	8010b9c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8010ad0:	697b      	ldr	r3, [r7, #20]
 8010ad2:	ee07 3a90 	vmov	s15, r3
 8010ad6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010ada:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8010c58 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8010ade:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010ae2:	4b59      	ldr	r3, [pc, #356]	; (8010c48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010ae4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010ae6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010aea:	ee07 3a90 	vmov	s15, r3
 8010aee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010af2:	ed97 6a03 	vldr	s12, [r7, #12]
 8010af6:	eddf 5a56 	vldr	s11, [pc, #344]	; 8010c50 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8010afa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010afe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010b02:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8010b06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010b0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010b0e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010b12:	e043      	b.n	8010b9c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8010b14:	697b      	ldr	r3, [r7, #20]
 8010b16:	ee07 3a90 	vmov	s15, r3
 8010b1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010b1e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8010c5c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8010b22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010b26:	4b48      	ldr	r3, [pc, #288]	; (8010c48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010b28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010b2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010b2e:	ee07 3a90 	vmov	s15, r3
 8010b32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010b36:	ed97 6a03 	vldr	s12, [r7, #12]
 8010b3a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8010c50 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8010b3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010b42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010b46:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8010b4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010b4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010b52:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010b56:	e021      	b.n	8010b9c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8010b58:	697b      	ldr	r3, [r7, #20]
 8010b5a:	ee07 3a90 	vmov	s15, r3
 8010b5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010b62:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8010c58 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8010b66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010b6a:	4b37      	ldr	r3, [pc, #220]	; (8010c48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010b6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010b6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010b72:	ee07 3a90 	vmov	s15, r3
 8010b76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010b7a:	ed97 6a03 	vldr	s12, [r7, #12]
 8010b7e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8010c50 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8010b82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010b86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010b8a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8010b8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010b92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010b96:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010b9a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8010b9c:	4b2a      	ldr	r3, [pc, #168]	; (8010c48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010b9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010ba0:	0a5b      	lsrs	r3, r3, #9
 8010ba2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010ba6:	ee07 3a90 	vmov	s15, r3
 8010baa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010bae:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8010bb2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8010bb6:	edd7 6a07 	vldr	s13, [r7, #28]
 8010bba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010bbe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010bc2:	ee17 2a90 	vmov	r2, s15
 8010bc6:	687b      	ldr	r3, [r7, #4]
 8010bc8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8010bca:	4b1f      	ldr	r3, [pc, #124]	; (8010c48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010bcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010bce:	0c1b      	lsrs	r3, r3, #16
 8010bd0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010bd4:	ee07 3a90 	vmov	s15, r3
 8010bd8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010bdc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8010be0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8010be4:	edd7 6a07 	vldr	s13, [r7, #28]
 8010be8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010bec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010bf0:	ee17 2a90 	vmov	r2, s15
 8010bf4:	687b      	ldr	r3, [r7, #4]
 8010bf6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8010bf8:	4b13      	ldr	r3, [pc, #76]	; (8010c48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010bfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010bfc:	0e1b      	lsrs	r3, r3, #24
 8010bfe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010c02:	ee07 3a90 	vmov	s15, r3
 8010c06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010c0a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8010c0e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8010c12:	edd7 6a07 	vldr	s13, [r7, #28]
 8010c16:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010c1a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010c1e:	ee17 2a90 	vmov	r2, s15
 8010c22:	687b      	ldr	r3, [r7, #4]
 8010c24:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8010c26:	e008      	b.n	8010c3a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8010c28:	687b      	ldr	r3, [r7, #4]
 8010c2a:	2200      	movs	r2, #0
 8010c2c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8010c2e:	687b      	ldr	r3, [r7, #4]
 8010c30:	2200      	movs	r2, #0
 8010c32:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8010c34:	687b      	ldr	r3, [r7, #4]
 8010c36:	2200      	movs	r2, #0
 8010c38:	609a      	str	r2, [r3, #8]
}
 8010c3a:	bf00      	nop
 8010c3c:	3724      	adds	r7, #36	; 0x24
 8010c3e:	46bd      	mov	sp, r7
 8010c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c44:	4770      	bx	lr
 8010c46:	bf00      	nop
 8010c48:	58024400 	.word	0x58024400
 8010c4c:	03d09000 	.word	0x03d09000
 8010c50:	46000000 	.word	0x46000000
 8010c54:	4c742400 	.word	0x4c742400
 8010c58:	4a742400 	.word	0x4a742400
 8010c5c:	4af42400 	.word	0x4af42400

08010c60 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8010c60:	b480      	push	{r7}
 8010c62:	b089      	sub	sp, #36	; 0x24
 8010c64:	af00      	add	r7, sp, #0
 8010c66:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8010c68:	4ba1      	ldr	r3, [pc, #644]	; (8010ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010c6c:	f003 0303 	and.w	r3, r3, #3
 8010c70:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8010c72:	4b9f      	ldr	r3, [pc, #636]	; (8010ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010c74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010c76:	0d1b      	lsrs	r3, r3, #20
 8010c78:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010c7c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8010c7e:	4b9c      	ldr	r3, [pc, #624]	; (8010ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010c80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010c82:	0a1b      	lsrs	r3, r3, #8
 8010c84:	f003 0301 	and.w	r3, r3, #1
 8010c88:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8010c8a:	4b99      	ldr	r3, [pc, #612]	; (8010ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010c8e:	08db      	lsrs	r3, r3, #3
 8010c90:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8010c94:	693a      	ldr	r2, [r7, #16]
 8010c96:	fb02 f303 	mul.w	r3, r2, r3
 8010c9a:	ee07 3a90 	vmov	s15, r3
 8010c9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010ca2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8010ca6:	697b      	ldr	r3, [r7, #20]
 8010ca8:	2b00      	cmp	r3, #0
 8010caa:	f000 8111 	beq.w	8010ed0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8010cae:	69bb      	ldr	r3, [r7, #24]
 8010cb0:	2b02      	cmp	r3, #2
 8010cb2:	f000 8083 	beq.w	8010dbc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8010cb6:	69bb      	ldr	r3, [r7, #24]
 8010cb8:	2b02      	cmp	r3, #2
 8010cba:	f200 80a1 	bhi.w	8010e00 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8010cbe:	69bb      	ldr	r3, [r7, #24]
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	d003      	beq.n	8010ccc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8010cc4:	69bb      	ldr	r3, [r7, #24]
 8010cc6:	2b01      	cmp	r3, #1
 8010cc8:	d056      	beq.n	8010d78 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8010cca:	e099      	b.n	8010e00 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010ccc:	4b88      	ldr	r3, [pc, #544]	; (8010ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010cce:	681b      	ldr	r3, [r3, #0]
 8010cd0:	f003 0320 	and.w	r3, r3, #32
 8010cd4:	2b00      	cmp	r3, #0
 8010cd6:	d02d      	beq.n	8010d34 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010cd8:	4b85      	ldr	r3, [pc, #532]	; (8010ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010cda:	681b      	ldr	r3, [r3, #0]
 8010cdc:	08db      	lsrs	r3, r3, #3
 8010cde:	f003 0303 	and.w	r3, r3, #3
 8010ce2:	4a84      	ldr	r2, [pc, #528]	; (8010ef4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8010ce4:	fa22 f303 	lsr.w	r3, r2, r3
 8010ce8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8010cea:	68bb      	ldr	r3, [r7, #8]
 8010cec:	ee07 3a90 	vmov	s15, r3
 8010cf0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010cf4:	697b      	ldr	r3, [r7, #20]
 8010cf6:	ee07 3a90 	vmov	s15, r3
 8010cfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010cfe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010d02:	4b7b      	ldr	r3, [pc, #492]	; (8010ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010d06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010d0a:	ee07 3a90 	vmov	s15, r3
 8010d0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010d12:	ed97 6a03 	vldr	s12, [r7, #12]
 8010d16:	eddf 5a78 	vldr	s11, [pc, #480]	; 8010ef8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8010d1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010d1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010d22:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8010d26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010d2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010d2e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8010d32:	e087      	b.n	8010e44 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8010d34:	697b      	ldr	r3, [r7, #20]
 8010d36:	ee07 3a90 	vmov	s15, r3
 8010d3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010d3e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8010efc <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8010d42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010d46:	4b6a      	ldr	r3, [pc, #424]	; (8010ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010d4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010d4e:	ee07 3a90 	vmov	s15, r3
 8010d52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010d56:	ed97 6a03 	vldr	s12, [r7, #12]
 8010d5a:	eddf 5a67 	vldr	s11, [pc, #412]	; 8010ef8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8010d5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010d62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010d66:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8010d6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010d6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010d72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010d76:	e065      	b.n	8010e44 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8010d78:	697b      	ldr	r3, [r7, #20]
 8010d7a:	ee07 3a90 	vmov	s15, r3
 8010d7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010d82:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8010f00 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8010d86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010d8a:	4b59      	ldr	r3, [pc, #356]	; (8010ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010d8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010d92:	ee07 3a90 	vmov	s15, r3
 8010d96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010d9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8010d9e:	eddf 5a56 	vldr	s11, [pc, #344]	; 8010ef8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8010da2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010da6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010daa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8010dae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010db2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010db6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010dba:	e043      	b.n	8010e44 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8010dbc:	697b      	ldr	r3, [r7, #20]
 8010dbe:	ee07 3a90 	vmov	s15, r3
 8010dc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010dc6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8010f04 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8010dca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010dce:	4b48      	ldr	r3, [pc, #288]	; (8010ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010dd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010dd6:	ee07 3a90 	vmov	s15, r3
 8010dda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010dde:	ed97 6a03 	vldr	s12, [r7, #12]
 8010de2:	eddf 5a45 	vldr	s11, [pc, #276]	; 8010ef8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8010de6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010dea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010dee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8010df2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010df6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010dfa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010dfe:	e021      	b.n	8010e44 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8010e00:	697b      	ldr	r3, [r7, #20]
 8010e02:	ee07 3a90 	vmov	s15, r3
 8010e06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010e0a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8010f00 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8010e0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010e12:	4b37      	ldr	r3, [pc, #220]	; (8010ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010e16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010e1a:	ee07 3a90 	vmov	s15, r3
 8010e1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010e22:	ed97 6a03 	vldr	s12, [r7, #12]
 8010e26:	eddf 5a34 	vldr	s11, [pc, #208]	; 8010ef8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8010e2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010e2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010e32:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8010e36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010e3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010e3e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010e42:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8010e44:	4b2a      	ldr	r3, [pc, #168]	; (8010ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010e46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010e48:	0a5b      	lsrs	r3, r3, #9
 8010e4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010e4e:	ee07 3a90 	vmov	s15, r3
 8010e52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010e56:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8010e5a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8010e5e:	edd7 6a07 	vldr	s13, [r7, #28]
 8010e62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010e66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010e6a:	ee17 2a90 	vmov	r2, s15
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8010e72:	4b1f      	ldr	r3, [pc, #124]	; (8010ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010e76:	0c1b      	lsrs	r3, r3, #16
 8010e78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010e7c:	ee07 3a90 	vmov	s15, r3
 8010e80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010e84:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8010e88:	ee37 7a87 	vadd.f32	s14, s15, s14
 8010e8c:	edd7 6a07 	vldr	s13, [r7, #28]
 8010e90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010e94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010e98:	ee17 2a90 	vmov	r2, s15
 8010e9c:	687b      	ldr	r3, [r7, #4]
 8010e9e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8010ea0:	4b13      	ldr	r3, [pc, #76]	; (8010ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010ea4:	0e1b      	lsrs	r3, r3, #24
 8010ea6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010eaa:	ee07 3a90 	vmov	s15, r3
 8010eae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010eb2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8010eb6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8010eba:	edd7 6a07 	vldr	s13, [r7, #28]
 8010ebe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010ec2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010ec6:	ee17 2a90 	vmov	r2, s15
 8010eca:	687b      	ldr	r3, [r7, #4]
 8010ecc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8010ece:	e008      	b.n	8010ee2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	2200      	movs	r2, #0
 8010ed4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8010ed6:	687b      	ldr	r3, [r7, #4]
 8010ed8:	2200      	movs	r2, #0
 8010eda:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8010edc:	687b      	ldr	r3, [r7, #4]
 8010ede:	2200      	movs	r2, #0
 8010ee0:	609a      	str	r2, [r3, #8]
}
 8010ee2:	bf00      	nop
 8010ee4:	3724      	adds	r7, #36	; 0x24
 8010ee6:	46bd      	mov	sp, r7
 8010ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010eec:	4770      	bx	lr
 8010eee:	bf00      	nop
 8010ef0:	58024400 	.word	0x58024400
 8010ef4:	03d09000 	.word	0x03d09000
 8010ef8:	46000000 	.word	0x46000000
 8010efc:	4c742400 	.word	0x4c742400
 8010f00:	4a742400 	.word	0x4a742400
 8010f04:	4af42400 	.word	0x4af42400

08010f08 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8010f08:	b480      	push	{r7}
 8010f0a:	b089      	sub	sp, #36	; 0x24
 8010f0c:	af00      	add	r7, sp, #0
 8010f0e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8010f10:	4ba0      	ldr	r3, [pc, #640]	; (8011194 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8010f12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010f14:	f003 0303 	and.w	r3, r3, #3
 8010f18:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8010f1a:	4b9e      	ldr	r3, [pc, #632]	; (8011194 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8010f1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010f1e:	091b      	lsrs	r3, r3, #4
 8010f20:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010f24:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8010f26:	4b9b      	ldr	r3, [pc, #620]	; (8011194 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8010f28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010f2a:	f003 0301 	and.w	r3, r3, #1
 8010f2e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8010f30:	4b98      	ldr	r3, [pc, #608]	; (8011194 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8010f32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010f34:	08db      	lsrs	r3, r3, #3
 8010f36:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8010f3a:	693a      	ldr	r2, [r7, #16]
 8010f3c:	fb02 f303 	mul.w	r3, r2, r3
 8010f40:	ee07 3a90 	vmov	s15, r3
 8010f44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010f48:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8010f4c:	697b      	ldr	r3, [r7, #20]
 8010f4e:	2b00      	cmp	r3, #0
 8010f50:	f000 8111 	beq.w	8011176 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8010f54:	69bb      	ldr	r3, [r7, #24]
 8010f56:	2b02      	cmp	r3, #2
 8010f58:	f000 8083 	beq.w	8011062 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8010f5c:	69bb      	ldr	r3, [r7, #24]
 8010f5e:	2b02      	cmp	r3, #2
 8010f60:	f200 80a1 	bhi.w	80110a6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8010f64:	69bb      	ldr	r3, [r7, #24]
 8010f66:	2b00      	cmp	r3, #0
 8010f68:	d003      	beq.n	8010f72 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8010f6a:	69bb      	ldr	r3, [r7, #24]
 8010f6c:	2b01      	cmp	r3, #1
 8010f6e:	d056      	beq.n	801101e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8010f70:	e099      	b.n	80110a6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010f72:	4b88      	ldr	r3, [pc, #544]	; (8011194 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8010f74:	681b      	ldr	r3, [r3, #0]
 8010f76:	f003 0320 	and.w	r3, r3, #32
 8010f7a:	2b00      	cmp	r3, #0
 8010f7c:	d02d      	beq.n	8010fda <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010f7e:	4b85      	ldr	r3, [pc, #532]	; (8011194 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8010f80:	681b      	ldr	r3, [r3, #0]
 8010f82:	08db      	lsrs	r3, r3, #3
 8010f84:	f003 0303 	and.w	r3, r3, #3
 8010f88:	4a83      	ldr	r2, [pc, #524]	; (8011198 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8010f8a:	fa22 f303 	lsr.w	r3, r2, r3
 8010f8e:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8010f90:	68bb      	ldr	r3, [r7, #8]
 8010f92:	ee07 3a90 	vmov	s15, r3
 8010f96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010f9a:	697b      	ldr	r3, [r7, #20]
 8010f9c:	ee07 3a90 	vmov	s15, r3
 8010fa0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010fa4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010fa8:	4b7a      	ldr	r3, [pc, #488]	; (8011194 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8010faa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010fac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010fb0:	ee07 3a90 	vmov	s15, r3
 8010fb4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010fb8:	ed97 6a03 	vldr	s12, [r7, #12]
 8010fbc:	eddf 5a77 	vldr	s11, [pc, #476]	; 801119c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8010fc0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010fc4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010fc8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8010fcc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010fd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010fd4:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8010fd8:	e087      	b.n	80110ea <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8010fda:	697b      	ldr	r3, [r7, #20]
 8010fdc:	ee07 3a90 	vmov	s15, r3
 8010fe0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010fe4:	eddf 6a6e 	vldr	s13, [pc, #440]	; 80111a0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8010fe8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010fec:	4b69      	ldr	r3, [pc, #420]	; (8011194 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8010fee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010ff0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010ff4:	ee07 3a90 	vmov	s15, r3
 8010ff8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010ffc:	ed97 6a03 	vldr	s12, [r7, #12]
 8011000:	eddf 5a66 	vldr	s11, [pc, #408]	; 801119c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011004:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011008:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801100c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8011010:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011014:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011018:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801101c:	e065      	b.n	80110ea <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801101e:	697b      	ldr	r3, [r7, #20]
 8011020:	ee07 3a90 	vmov	s15, r3
 8011024:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011028:	eddf 6a5e 	vldr	s13, [pc, #376]	; 80111a4 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 801102c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011030:	4b58      	ldr	r3, [pc, #352]	; (8011194 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011034:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011038:	ee07 3a90 	vmov	s15, r3
 801103c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011040:	ed97 6a03 	vldr	s12, [r7, #12]
 8011044:	eddf 5a55 	vldr	s11, [pc, #340]	; 801119c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011048:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801104c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011050:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8011054:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011058:	ee67 7a27 	vmul.f32	s15, s14, s15
 801105c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011060:	e043      	b.n	80110ea <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8011062:	697b      	ldr	r3, [r7, #20]
 8011064:	ee07 3a90 	vmov	s15, r3
 8011068:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801106c:	eddf 6a4e 	vldr	s13, [pc, #312]	; 80111a8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8011070:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011074:	4b47      	ldr	r3, [pc, #284]	; (8011194 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011076:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011078:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801107c:	ee07 3a90 	vmov	s15, r3
 8011080:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011084:	ed97 6a03 	vldr	s12, [r7, #12]
 8011088:	eddf 5a44 	vldr	s11, [pc, #272]	; 801119c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 801108c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011090:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011094:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8011098:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801109c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80110a0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80110a4:	e021      	b.n	80110ea <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80110a6:	697b      	ldr	r3, [r7, #20]
 80110a8:	ee07 3a90 	vmov	s15, r3
 80110ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80110b0:	eddf 6a3b 	vldr	s13, [pc, #236]	; 80111a0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80110b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80110b8:	4b36      	ldr	r3, [pc, #216]	; (8011194 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80110ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80110bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80110c0:	ee07 3a90 	vmov	s15, r3
 80110c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80110c8:	ed97 6a03 	vldr	s12, [r7, #12]
 80110cc:	eddf 5a33 	vldr	s11, [pc, #204]	; 801119c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80110d0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80110d4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80110d8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80110dc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80110e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80110e4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80110e8:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 80110ea:	4b2a      	ldr	r3, [pc, #168]	; (8011194 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80110ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80110ee:	0a5b      	lsrs	r3, r3, #9
 80110f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80110f4:	ee07 3a90 	vmov	s15, r3
 80110f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80110fc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8011100:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011104:	edd7 6a07 	vldr	s13, [r7, #28]
 8011108:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801110c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011110:	ee17 2a90 	vmov	r2, s15
 8011114:	687b      	ldr	r3, [r7, #4]
 8011116:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8011118:	4b1e      	ldr	r3, [pc, #120]	; (8011194 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801111a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801111c:	0c1b      	lsrs	r3, r3, #16
 801111e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011122:	ee07 3a90 	vmov	s15, r3
 8011126:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801112a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 801112e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011132:	edd7 6a07 	vldr	s13, [r7, #28]
 8011136:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801113a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801113e:	ee17 2a90 	vmov	r2, s15
 8011142:	687b      	ldr	r3, [r7, #4]
 8011144:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8011146:	4b13      	ldr	r3, [pc, #76]	; (8011194 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801114a:	0e1b      	lsrs	r3, r3, #24
 801114c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011150:	ee07 3a90 	vmov	s15, r3
 8011154:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011158:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 801115c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011160:	edd7 6a07 	vldr	s13, [r7, #28]
 8011164:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011168:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801116c:	ee17 2a90 	vmov	r2, s15
 8011170:	687b      	ldr	r3, [r7, #4]
 8011172:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8011174:	e008      	b.n	8011188 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8011176:	687b      	ldr	r3, [r7, #4]
 8011178:	2200      	movs	r2, #0
 801117a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 801117c:	687b      	ldr	r3, [r7, #4]
 801117e:	2200      	movs	r2, #0
 8011180:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8011182:	687b      	ldr	r3, [r7, #4]
 8011184:	2200      	movs	r2, #0
 8011186:	609a      	str	r2, [r3, #8]
}
 8011188:	bf00      	nop
 801118a:	3724      	adds	r7, #36	; 0x24
 801118c:	46bd      	mov	sp, r7
 801118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011192:	4770      	bx	lr
 8011194:	58024400 	.word	0x58024400
 8011198:	03d09000 	.word	0x03d09000
 801119c:	46000000 	.word	0x46000000
 80111a0:	4c742400 	.word	0x4c742400
 80111a4:	4a742400 	.word	0x4a742400
 80111a8:	4af42400 	.word	0x4af42400

080111ac <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80111ac:	b580      	push	{r7, lr}
 80111ae:	b084      	sub	sp, #16
 80111b0:	af00      	add	r7, sp, #0
 80111b2:	6078      	str	r0, [r7, #4]
 80111b4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80111b6:	2300      	movs	r3, #0
 80111b8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80111ba:	4b53      	ldr	r3, [pc, #332]	; (8011308 <RCCEx_PLL2_Config+0x15c>)
 80111bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80111be:	f003 0303 	and.w	r3, r3, #3
 80111c2:	2b03      	cmp	r3, #3
 80111c4:	d101      	bne.n	80111ca <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80111c6:	2301      	movs	r3, #1
 80111c8:	e099      	b.n	80112fe <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80111ca:	4b4f      	ldr	r3, [pc, #316]	; (8011308 <RCCEx_PLL2_Config+0x15c>)
 80111cc:	681b      	ldr	r3, [r3, #0]
 80111ce:	4a4e      	ldr	r2, [pc, #312]	; (8011308 <RCCEx_PLL2_Config+0x15c>)
 80111d0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80111d4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80111d6:	f7f9 f965 	bl	800a4a4 <HAL_GetTick>
 80111da:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80111dc:	e008      	b.n	80111f0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80111de:	f7f9 f961 	bl	800a4a4 <HAL_GetTick>
 80111e2:	4602      	mov	r2, r0
 80111e4:	68bb      	ldr	r3, [r7, #8]
 80111e6:	1ad3      	subs	r3, r2, r3
 80111e8:	2b02      	cmp	r3, #2
 80111ea:	d901      	bls.n	80111f0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80111ec:	2303      	movs	r3, #3
 80111ee:	e086      	b.n	80112fe <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80111f0:	4b45      	ldr	r3, [pc, #276]	; (8011308 <RCCEx_PLL2_Config+0x15c>)
 80111f2:	681b      	ldr	r3, [r3, #0]
 80111f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80111f8:	2b00      	cmp	r3, #0
 80111fa:	d1f0      	bne.n	80111de <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80111fc:	4b42      	ldr	r3, [pc, #264]	; (8011308 <RCCEx_PLL2_Config+0x15c>)
 80111fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011200:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8011204:	687b      	ldr	r3, [r7, #4]
 8011206:	681b      	ldr	r3, [r3, #0]
 8011208:	031b      	lsls	r3, r3, #12
 801120a:	493f      	ldr	r1, [pc, #252]	; (8011308 <RCCEx_PLL2_Config+0x15c>)
 801120c:	4313      	orrs	r3, r2
 801120e:	628b      	str	r3, [r1, #40]	; 0x28
 8011210:	687b      	ldr	r3, [r7, #4]
 8011212:	685b      	ldr	r3, [r3, #4]
 8011214:	3b01      	subs	r3, #1
 8011216:	f3c3 0208 	ubfx	r2, r3, #0, #9
 801121a:	687b      	ldr	r3, [r7, #4]
 801121c:	689b      	ldr	r3, [r3, #8]
 801121e:	3b01      	subs	r3, #1
 8011220:	025b      	lsls	r3, r3, #9
 8011222:	b29b      	uxth	r3, r3
 8011224:	431a      	orrs	r2, r3
 8011226:	687b      	ldr	r3, [r7, #4]
 8011228:	68db      	ldr	r3, [r3, #12]
 801122a:	3b01      	subs	r3, #1
 801122c:	041b      	lsls	r3, r3, #16
 801122e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8011232:	431a      	orrs	r2, r3
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	691b      	ldr	r3, [r3, #16]
 8011238:	3b01      	subs	r3, #1
 801123a:	061b      	lsls	r3, r3, #24
 801123c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8011240:	4931      	ldr	r1, [pc, #196]	; (8011308 <RCCEx_PLL2_Config+0x15c>)
 8011242:	4313      	orrs	r3, r2
 8011244:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8011246:	4b30      	ldr	r3, [pc, #192]	; (8011308 <RCCEx_PLL2_Config+0x15c>)
 8011248:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801124a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 801124e:	687b      	ldr	r3, [r7, #4]
 8011250:	695b      	ldr	r3, [r3, #20]
 8011252:	492d      	ldr	r1, [pc, #180]	; (8011308 <RCCEx_PLL2_Config+0x15c>)
 8011254:	4313      	orrs	r3, r2
 8011256:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8011258:	4b2b      	ldr	r3, [pc, #172]	; (8011308 <RCCEx_PLL2_Config+0x15c>)
 801125a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801125c:	f023 0220 	bic.w	r2, r3, #32
 8011260:	687b      	ldr	r3, [r7, #4]
 8011262:	699b      	ldr	r3, [r3, #24]
 8011264:	4928      	ldr	r1, [pc, #160]	; (8011308 <RCCEx_PLL2_Config+0x15c>)
 8011266:	4313      	orrs	r3, r2
 8011268:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 801126a:	4b27      	ldr	r3, [pc, #156]	; (8011308 <RCCEx_PLL2_Config+0x15c>)
 801126c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801126e:	4a26      	ldr	r2, [pc, #152]	; (8011308 <RCCEx_PLL2_Config+0x15c>)
 8011270:	f023 0310 	bic.w	r3, r3, #16
 8011274:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8011276:	4b24      	ldr	r3, [pc, #144]	; (8011308 <RCCEx_PLL2_Config+0x15c>)
 8011278:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801127a:	4b24      	ldr	r3, [pc, #144]	; (801130c <RCCEx_PLL2_Config+0x160>)
 801127c:	4013      	ands	r3, r2
 801127e:	687a      	ldr	r2, [r7, #4]
 8011280:	69d2      	ldr	r2, [r2, #28]
 8011282:	00d2      	lsls	r2, r2, #3
 8011284:	4920      	ldr	r1, [pc, #128]	; (8011308 <RCCEx_PLL2_Config+0x15c>)
 8011286:	4313      	orrs	r3, r2
 8011288:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 801128a:	4b1f      	ldr	r3, [pc, #124]	; (8011308 <RCCEx_PLL2_Config+0x15c>)
 801128c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801128e:	4a1e      	ldr	r2, [pc, #120]	; (8011308 <RCCEx_PLL2_Config+0x15c>)
 8011290:	f043 0310 	orr.w	r3, r3, #16
 8011294:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8011296:	683b      	ldr	r3, [r7, #0]
 8011298:	2b00      	cmp	r3, #0
 801129a:	d106      	bne.n	80112aa <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 801129c:	4b1a      	ldr	r3, [pc, #104]	; (8011308 <RCCEx_PLL2_Config+0x15c>)
 801129e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80112a0:	4a19      	ldr	r2, [pc, #100]	; (8011308 <RCCEx_PLL2_Config+0x15c>)
 80112a2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80112a6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80112a8:	e00f      	b.n	80112ca <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80112aa:	683b      	ldr	r3, [r7, #0]
 80112ac:	2b01      	cmp	r3, #1
 80112ae:	d106      	bne.n	80112be <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80112b0:	4b15      	ldr	r3, [pc, #84]	; (8011308 <RCCEx_PLL2_Config+0x15c>)
 80112b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80112b4:	4a14      	ldr	r2, [pc, #80]	; (8011308 <RCCEx_PLL2_Config+0x15c>)
 80112b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80112ba:	62d3      	str	r3, [r2, #44]	; 0x2c
 80112bc:	e005      	b.n	80112ca <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80112be:	4b12      	ldr	r3, [pc, #72]	; (8011308 <RCCEx_PLL2_Config+0x15c>)
 80112c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80112c2:	4a11      	ldr	r2, [pc, #68]	; (8011308 <RCCEx_PLL2_Config+0x15c>)
 80112c4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80112c8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80112ca:	4b0f      	ldr	r3, [pc, #60]	; (8011308 <RCCEx_PLL2_Config+0x15c>)
 80112cc:	681b      	ldr	r3, [r3, #0]
 80112ce:	4a0e      	ldr	r2, [pc, #56]	; (8011308 <RCCEx_PLL2_Config+0x15c>)
 80112d0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80112d4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80112d6:	f7f9 f8e5 	bl	800a4a4 <HAL_GetTick>
 80112da:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80112dc:	e008      	b.n	80112f0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80112de:	f7f9 f8e1 	bl	800a4a4 <HAL_GetTick>
 80112e2:	4602      	mov	r2, r0
 80112e4:	68bb      	ldr	r3, [r7, #8]
 80112e6:	1ad3      	subs	r3, r2, r3
 80112e8:	2b02      	cmp	r3, #2
 80112ea:	d901      	bls.n	80112f0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80112ec:	2303      	movs	r3, #3
 80112ee:	e006      	b.n	80112fe <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80112f0:	4b05      	ldr	r3, [pc, #20]	; (8011308 <RCCEx_PLL2_Config+0x15c>)
 80112f2:	681b      	ldr	r3, [r3, #0]
 80112f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80112f8:	2b00      	cmp	r3, #0
 80112fa:	d0f0      	beq.n	80112de <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80112fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80112fe:	4618      	mov	r0, r3
 8011300:	3710      	adds	r7, #16
 8011302:	46bd      	mov	sp, r7
 8011304:	bd80      	pop	{r7, pc}
 8011306:	bf00      	nop
 8011308:	58024400 	.word	0x58024400
 801130c:	ffff0007 	.word	0xffff0007

08011310 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8011310:	b580      	push	{r7, lr}
 8011312:	b084      	sub	sp, #16
 8011314:	af00      	add	r7, sp, #0
 8011316:	6078      	str	r0, [r7, #4]
 8011318:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 801131a:	2300      	movs	r3, #0
 801131c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 801131e:	4b53      	ldr	r3, [pc, #332]	; (801146c <RCCEx_PLL3_Config+0x15c>)
 8011320:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011322:	f003 0303 	and.w	r3, r3, #3
 8011326:	2b03      	cmp	r3, #3
 8011328:	d101      	bne.n	801132e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 801132a:	2301      	movs	r3, #1
 801132c:	e099      	b.n	8011462 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 801132e:	4b4f      	ldr	r3, [pc, #316]	; (801146c <RCCEx_PLL3_Config+0x15c>)
 8011330:	681b      	ldr	r3, [r3, #0]
 8011332:	4a4e      	ldr	r2, [pc, #312]	; (801146c <RCCEx_PLL3_Config+0x15c>)
 8011334:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8011338:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801133a:	f7f9 f8b3 	bl	800a4a4 <HAL_GetTick>
 801133e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8011340:	e008      	b.n	8011354 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8011342:	f7f9 f8af 	bl	800a4a4 <HAL_GetTick>
 8011346:	4602      	mov	r2, r0
 8011348:	68bb      	ldr	r3, [r7, #8]
 801134a:	1ad3      	subs	r3, r2, r3
 801134c:	2b02      	cmp	r3, #2
 801134e:	d901      	bls.n	8011354 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8011350:	2303      	movs	r3, #3
 8011352:	e086      	b.n	8011462 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8011354:	4b45      	ldr	r3, [pc, #276]	; (801146c <RCCEx_PLL3_Config+0x15c>)
 8011356:	681b      	ldr	r3, [r3, #0]
 8011358:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 801135c:	2b00      	cmp	r3, #0
 801135e:	d1f0      	bne.n	8011342 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8011360:	4b42      	ldr	r3, [pc, #264]	; (801146c <RCCEx_PLL3_Config+0x15c>)
 8011362:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011364:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8011368:	687b      	ldr	r3, [r7, #4]
 801136a:	681b      	ldr	r3, [r3, #0]
 801136c:	051b      	lsls	r3, r3, #20
 801136e:	493f      	ldr	r1, [pc, #252]	; (801146c <RCCEx_PLL3_Config+0x15c>)
 8011370:	4313      	orrs	r3, r2
 8011372:	628b      	str	r3, [r1, #40]	; 0x28
 8011374:	687b      	ldr	r3, [r7, #4]
 8011376:	685b      	ldr	r3, [r3, #4]
 8011378:	3b01      	subs	r3, #1
 801137a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 801137e:	687b      	ldr	r3, [r7, #4]
 8011380:	689b      	ldr	r3, [r3, #8]
 8011382:	3b01      	subs	r3, #1
 8011384:	025b      	lsls	r3, r3, #9
 8011386:	b29b      	uxth	r3, r3
 8011388:	431a      	orrs	r2, r3
 801138a:	687b      	ldr	r3, [r7, #4]
 801138c:	68db      	ldr	r3, [r3, #12]
 801138e:	3b01      	subs	r3, #1
 8011390:	041b      	lsls	r3, r3, #16
 8011392:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8011396:	431a      	orrs	r2, r3
 8011398:	687b      	ldr	r3, [r7, #4]
 801139a:	691b      	ldr	r3, [r3, #16]
 801139c:	3b01      	subs	r3, #1
 801139e:	061b      	lsls	r3, r3, #24
 80113a0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80113a4:	4931      	ldr	r1, [pc, #196]	; (801146c <RCCEx_PLL3_Config+0x15c>)
 80113a6:	4313      	orrs	r3, r2
 80113a8:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80113aa:	4b30      	ldr	r3, [pc, #192]	; (801146c <RCCEx_PLL3_Config+0x15c>)
 80113ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80113ae:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80113b2:	687b      	ldr	r3, [r7, #4]
 80113b4:	695b      	ldr	r3, [r3, #20]
 80113b6:	492d      	ldr	r1, [pc, #180]	; (801146c <RCCEx_PLL3_Config+0x15c>)
 80113b8:	4313      	orrs	r3, r2
 80113ba:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80113bc:	4b2b      	ldr	r3, [pc, #172]	; (801146c <RCCEx_PLL3_Config+0x15c>)
 80113be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80113c0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80113c4:	687b      	ldr	r3, [r7, #4]
 80113c6:	699b      	ldr	r3, [r3, #24]
 80113c8:	4928      	ldr	r1, [pc, #160]	; (801146c <RCCEx_PLL3_Config+0x15c>)
 80113ca:	4313      	orrs	r3, r2
 80113cc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80113ce:	4b27      	ldr	r3, [pc, #156]	; (801146c <RCCEx_PLL3_Config+0x15c>)
 80113d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80113d2:	4a26      	ldr	r2, [pc, #152]	; (801146c <RCCEx_PLL3_Config+0x15c>)
 80113d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80113d8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80113da:	4b24      	ldr	r3, [pc, #144]	; (801146c <RCCEx_PLL3_Config+0x15c>)
 80113dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80113de:	4b24      	ldr	r3, [pc, #144]	; (8011470 <RCCEx_PLL3_Config+0x160>)
 80113e0:	4013      	ands	r3, r2
 80113e2:	687a      	ldr	r2, [r7, #4]
 80113e4:	69d2      	ldr	r2, [r2, #28]
 80113e6:	00d2      	lsls	r2, r2, #3
 80113e8:	4920      	ldr	r1, [pc, #128]	; (801146c <RCCEx_PLL3_Config+0x15c>)
 80113ea:	4313      	orrs	r3, r2
 80113ec:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80113ee:	4b1f      	ldr	r3, [pc, #124]	; (801146c <RCCEx_PLL3_Config+0x15c>)
 80113f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80113f2:	4a1e      	ldr	r2, [pc, #120]	; (801146c <RCCEx_PLL3_Config+0x15c>)
 80113f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80113f8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80113fa:	683b      	ldr	r3, [r7, #0]
 80113fc:	2b00      	cmp	r3, #0
 80113fe:	d106      	bne.n	801140e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8011400:	4b1a      	ldr	r3, [pc, #104]	; (801146c <RCCEx_PLL3_Config+0x15c>)
 8011402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011404:	4a19      	ldr	r2, [pc, #100]	; (801146c <RCCEx_PLL3_Config+0x15c>)
 8011406:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 801140a:	62d3      	str	r3, [r2, #44]	; 0x2c
 801140c:	e00f      	b.n	801142e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 801140e:	683b      	ldr	r3, [r7, #0]
 8011410:	2b01      	cmp	r3, #1
 8011412:	d106      	bne.n	8011422 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8011414:	4b15      	ldr	r3, [pc, #84]	; (801146c <RCCEx_PLL3_Config+0x15c>)
 8011416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011418:	4a14      	ldr	r2, [pc, #80]	; (801146c <RCCEx_PLL3_Config+0x15c>)
 801141a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 801141e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8011420:	e005      	b.n	801142e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8011422:	4b12      	ldr	r3, [pc, #72]	; (801146c <RCCEx_PLL3_Config+0x15c>)
 8011424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011426:	4a11      	ldr	r2, [pc, #68]	; (801146c <RCCEx_PLL3_Config+0x15c>)
 8011428:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 801142c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 801142e:	4b0f      	ldr	r3, [pc, #60]	; (801146c <RCCEx_PLL3_Config+0x15c>)
 8011430:	681b      	ldr	r3, [r3, #0]
 8011432:	4a0e      	ldr	r2, [pc, #56]	; (801146c <RCCEx_PLL3_Config+0x15c>)
 8011434:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011438:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801143a:	f7f9 f833 	bl	800a4a4 <HAL_GetTick>
 801143e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8011440:	e008      	b.n	8011454 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8011442:	f7f9 f82f 	bl	800a4a4 <HAL_GetTick>
 8011446:	4602      	mov	r2, r0
 8011448:	68bb      	ldr	r3, [r7, #8]
 801144a:	1ad3      	subs	r3, r2, r3
 801144c:	2b02      	cmp	r3, #2
 801144e:	d901      	bls.n	8011454 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8011450:	2303      	movs	r3, #3
 8011452:	e006      	b.n	8011462 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8011454:	4b05      	ldr	r3, [pc, #20]	; (801146c <RCCEx_PLL3_Config+0x15c>)
 8011456:	681b      	ldr	r3, [r3, #0]
 8011458:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 801145c:	2b00      	cmp	r3, #0
 801145e:	d0f0      	beq.n	8011442 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8011460:	7bfb      	ldrb	r3, [r7, #15]
}
 8011462:	4618      	mov	r0, r3
 8011464:	3710      	adds	r7, #16
 8011466:	46bd      	mov	sp, r7
 8011468:	bd80      	pop	{r7, pc}
 801146a:	bf00      	nop
 801146c:	58024400 	.word	0x58024400
 8011470:	ffff0007 	.word	0xffff0007

08011474 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8011474:	b580      	push	{r7, lr}
 8011476:	b084      	sub	sp, #16
 8011478:	af00      	add	r7, sp, #0
 801147a:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 801147c:	687b      	ldr	r3, [r7, #4]
 801147e:	2b00      	cmp	r3, #0
 8011480:	d101      	bne.n	8011486 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8011482:	2301      	movs	r3, #1
 8011484:	e158      	b.n	8011738 <HAL_SPI_Init+0x2c4>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8011486:	687b      	ldr	r3, [r7, #4]
 8011488:	2200      	movs	r2, #0
 801148a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 801148c:	687b      	ldr	r3, [r7, #4]
 801148e:	681b      	ldr	r3, [r3, #0]
 8011490:	4a5f      	ldr	r2, [pc, #380]	; (8011610 <HAL_SPI_Init+0x19c>)
 8011492:	4293      	cmp	r3, r2
 8011494:	d00f      	beq.n	80114b6 <HAL_SPI_Init+0x42>
 8011496:	687b      	ldr	r3, [r7, #4]
 8011498:	681b      	ldr	r3, [r3, #0]
 801149a:	4a5e      	ldr	r2, [pc, #376]	; (8011614 <HAL_SPI_Init+0x1a0>)
 801149c:	4293      	cmp	r3, r2
 801149e:	d00a      	beq.n	80114b6 <HAL_SPI_Init+0x42>
 80114a0:	687b      	ldr	r3, [r7, #4]
 80114a2:	681b      	ldr	r3, [r3, #0]
 80114a4:	4a5c      	ldr	r2, [pc, #368]	; (8011618 <HAL_SPI_Init+0x1a4>)
 80114a6:	4293      	cmp	r3, r2
 80114a8:	d005      	beq.n	80114b6 <HAL_SPI_Init+0x42>
 80114aa:	687b      	ldr	r3, [r7, #4]
 80114ac:	68db      	ldr	r3, [r3, #12]
 80114ae:	2b0f      	cmp	r3, #15
 80114b0:	d901      	bls.n	80114b6 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 80114b2:	2301      	movs	r3, #1
 80114b4:	e140      	b.n	8011738 <HAL_SPI_Init+0x2c4>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80114b6:	6878      	ldr	r0, [r7, #4]
 80114b8:	f001 fa46 	bl	8012948 <SPI_GetPacketSize>
 80114bc:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80114be:	687b      	ldr	r3, [r7, #4]
 80114c0:	681b      	ldr	r3, [r3, #0]
 80114c2:	4a53      	ldr	r2, [pc, #332]	; (8011610 <HAL_SPI_Init+0x19c>)
 80114c4:	4293      	cmp	r3, r2
 80114c6:	d00c      	beq.n	80114e2 <HAL_SPI_Init+0x6e>
 80114c8:	687b      	ldr	r3, [r7, #4]
 80114ca:	681b      	ldr	r3, [r3, #0]
 80114cc:	4a51      	ldr	r2, [pc, #324]	; (8011614 <HAL_SPI_Init+0x1a0>)
 80114ce:	4293      	cmp	r3, r2
 80114d0:	d007      	beq.n	80114e2 <HAL_SPI_Init+0x6e>
 80114d2:	687b      	ldr	r3, [r7, #4]
 80114d4:	681b      	ldr	r3, [r3, #0]
 80114d6:	4a50      	ldr	r2, [pc, #320]	; (8011618 <HAL_SPI_Init+0x1a4>)
 80114d8:	4293      	cmp	r3, r2
 80114da:	d002      	beq.n	80114e2 <HAL_SPI_Init+0x6e>
 80114dc:	68fb      	ldr	r3, [r7, #12]
 80114de:	2b08      	cmp	r3, #8
 80114e0:	d811      	bhi.n	8011506 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80114e2:	687b      	ldr	r3, [r7, #4]
 80114e4:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80114e6:	4a4a      	ldr	r2, [pc, #296]	; (8011610 <HAL_SPI_Init+0x19c>)
 80114e8:	4293      	cmp	r3, r2
 80114ea:	d009      	beq.n	8011500 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80114ec:	687b      	ldr	r3, [r7, #4]
 80114ee:	681b      	ldr	r3, [r3, #0]
 80114f0:	4a48      	ldr	r2, [pc, #288]	; (8011614 <HAL_SPI_Init+0x1a0>)
 80114f2:	4293      	cmp	r3, r2
 80114f4:	d004      	beq.n	8011500 <HAL_SPI_Init+0x8c>
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	681b      	ldr	r3, [r3, #0]
 80114fa:	4a47      	ldr	r2, [pc, #284]	; (8011618 <HAL_SPI_Init+0x1a4>)
 80114fc:	4293      	cmp	r3, r2
 80114fe:	d104      	bne.n	801150a <HAL_SPI_Init+0x96>
 8011500:	68fb      	ldr	r3, [r7, #12]
 8011502:	2b10      	cmp	r3, #16
 8011504:	d901      	bls.n	801150a <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8011506:	2301      	movs	r3, #1
 8011508:	e116      	b.n	8011738 <HAL_SPI_Init+0x2c4>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 801150a:	687b      	ldr	r3, [r7, #4]
 801150c:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8011510:	b2db      	uxtb	r3, r3
 8011512:	2b00      	cmp	r3, #0
 8011514:	d135      	bne.n	8011582 <HAL_SPI_Init+0x10e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8011516:	687b      	ldr	r3, [r7, #4]
 8011518:	2200      	movs	r2, #0
 801151a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    /* Init the SPI Callback settings */
    hspi->TxCpltCallback       = HAL_SPI_TxCpltCallback;       /* Legacy weak TxCpltCallback       */
 801151e:	687b      	ldr	r3, [r7, #4]
 8011520:	4a3e      	ldr	r2, [pc, #248]	; (801161c <HAL_SPI_Init+0x1a8>)
 8011522:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    hspi->RxCpltCallback       = HAL_SPI_RxCpltCallback;       /* Legacy weak RxCpltCallback       */
 8011526:	687b      	ldr	r3, [r7, #4]
 8011528:	4a3d      	ldr	r2, [pc, #244]	; (8011620 <HAL_SPI_Init+0x1ac>)
 801152a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    hspi->TxRxCpltCallback     = HAL_SPI_TxRxCpltCallback;     /* Legacy weak TxRxCpltCallback     */
 801152e:	687b      	ldr	r3, [r7, #4]
 8011530:	4a3c      	ldr	r2, [pc, #240]	; (8011624 <HAL_SPI_Init+0x1b0>)
 8011532:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    hspi->TxHalfCpltCallback   = HAL_SPI_TxHalfCpltCallback;   /* Legacy weak TxHalfCpltCallback   */
 8011536:	687b      	ldr	r3, [r7, #4]
 8011538:	4a3b      	ldr	r2, [pc, #236]	; (8011628 <HAL_SPI_Init+0x1b4>)
 801153a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    hspi->RxHalfCpltCallback   = HAL_SPI_RxHalfCpltCallback;   /* Legacy weak RxHalfCpltCallback   */
 801153e:	687b      	ldr	r3, [r7, #4]
 8011540:	4a3a      	ldr	r2, [pc, #232]	; (801162c <HAL_SPI_Init+0x1b8>)
 8011542:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */
 8011546:	687b      	ldr	r3, [r7, #4]
 8011548:	4a39      	ldr	r2, [pc, #228]	; (8011630 <HAL_SPI_Init+0x1bc>)
 801154a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    hspi->ErrorCallback        = HAL_SPI_ErrorCallback;        /* Legacy weak ErrorCallback        */
 801154e:	687b      	ldr	r3, [r7, #4]
 8011550:	4a38      	ldr	r2, [pc, #224]	; (8011634 <HAL_SPI_Init+0x1c0>)
 8011552:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    hspi->AbortCpltCallback    = HAL_SPI_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 8011556:	687b      	ldr	r3, [r7, #4]
 8011558:	4a37      	ldr	r2, [pc, #220]	; (8011638 <HAL_SPI_Init+0x1c4>)
 801155a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    hspi->SuspendCallback      = HAL_SPI_SuspendCallback;      /* Legacy weak SuspendCallback      */
 801155e:	687b      	ldr	r3, [r7, #4]
 8011560:	4a36      	ldr	r2, [pc, #216]	; (801163c <HAL_SPI_Init+0x1c8>)
 8011562:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

    if (hspi->MspInitCallback == NULL)
 8011566:	687b      	ldr	r3, [r7, #4]
 8011568:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 801156c:	2b00      	cmp	r3, #0
 801156e:	d103      	bne.n	8011578 <HAL_SPI_Init+0x104>
    {
      hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit  */
 8011570:	687b      	ldr	r3, [r7, #4]
 8011572:	4a33      	ldr	r2, [pc, #204]	; (8011640 <HAL_SPI_Init+0x1cc>)
 8011574:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
 8011578:	687b      	ldr	r3, [r7, #4]
 801157a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 801157e:	6878      	ldr	r0, [r7, #4]
 8011580:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8011582:	687b      	ldr	r3, [r7, #4]
 8011584:	2202      	movs	r2, #2
 8011586:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 801158a:	687b      	ldr	r3, [r7, #4]
 801158c:	681b      	ldr	r3, [r3, #0]
 801158e:	681a      	ldr	r2, [r3, #0]
 8011590:	687b      	ldr	r3, [r7, #4]
 8011592:	681b      	ldr	r3, [r3, #0]
 8011594:	f022 0201 	bic.w	r2, r2, #1
 8011598:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 801159a:	687b      	ldr	r3, [r7, #4]
 801159c:	681b      	ldr	r3, [r3, #0]
 801159e:	689b      	ldr	r3, [r3, #8]
 80115a0:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 80115a4:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80115a6:	687b      	ldr	r3, [r7, #4]
 80115a8:	699b      	ldr	r3, [r3, #24]
 80115aa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80115ae:	d119      	bne.n	80115e4 <HAL_SPI_Init+0x170>
 80115b0:	687b      	ldr	r3, [r7, #4]
 80115b2:	685b      	ldr	r3, [r3, #4]
 80115b4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80115b8:	d103      	bne.n	80115c2 <HAL_SPI_Init+0x14e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80115ba:	687b      	ldr	r3, [r7, #4]
 80115bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80115be:	2b00      	cmp	r3, #0
 80115c0:	d008      	beq.n	80115d4 <HAL_SPI_Init+0x160>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80115c2:	687b      	ldr	r3, [r7, #4]
 80115c4:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80115c6:	2b00      	cmp	r3, #0
 80115c8:	d10c      	bne.n	80115e4 <HAL_SPI_Init+0x170>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80115ca:	687b      	ldr	r3, [r7, #4]
 80115cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80115ce:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80115d2:	d107      	bne.n	80115e4 <HAL_SPI_Init+0x170>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80115d4:	687b      	ldr	r3, [r7, #4]
 80115d6:	681b      	ldr	r3, [r3, #0]
 80115d8:	681a      	ldr	r2, [r3, #0]
 80115da:	687b      	ldr	r3, [r7, #4]
 80115dc:	681b      	ldr	r3, [r3, #0]
 80115de:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80115e2:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80115e4:	687b      	ldr	r3, [r7, #4]
 80115e6:	685b      	ldr	r3, [r3, #4]
 80115e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80115ec:	2b00      	cmp	r3, #0
 80115ee:	d029      	beq.n	8011644 <HAL_SPI_Init+0x1d0>
 80115f0:	687b      	ldr	r3, [r7, #4]
 80115f2:	68db      	ldr	r3, [r3, #12]
 80115f4:	2b06      	cmp	r3, #6
 80115f6:	d925      	bls.n	8011644 <HAL_SPI_Init+0x1d0>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80115f8:	687b      	ldr	r3, [r7, #4]
 80115fa:	681b      	ldr	r3, [r3, #0]
 80115fc:	681b      	ldr	r3, [r3, #0]
 80115fe:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 8011602:	687b      	ldr	r3, [r7, #4]
 8011604:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8011606:	687b      	ldr	r3, [r7, #4]
 8011608:	681b      	ldr	r3, [r3, #0]
 801160a:	430a      	orrs	r2, r1
 801160c:	601a      	str	r2, [r3, #0]
 801160e:	e021      	b.n	8011654 <HAL_SPI_Init+0x1e0>
 8011610:	40013000 	.word	0x40013000
 8011614:	40003800 	.word	0x40003800
 8011618:	40003c00 	.word	0x40003c00
 801161c:	080124c1 	.word	0x080124c1
 8011620:	080124d5 	.word	0x080124d5
 8011624:	08004b71 	.word	0x08004b71
 8011628:	080124e9 	.word	0x080124e9
 801162c:	080124fd 	.word	0x080124fd
 8011630:	08012511 	.word	0x08012511
 8011634:	08004b91 	.word	0x08004b91
 8011638:	08012525 	.word	0x08012525
 801163c:	08012539 	.word	0x08012539
 8011640:	080044f5 	.word	0x080044f5
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8011644:	687b      	ldr	r3, [r7, #4]
 8011646:	681b      	ldr	r3, [r3, #0]
 8011648:	681a      	ldr	r2, [r3, #0]
 801164a:	687b      	ldr	r3, [r7, #4]
 801164c:	681b      	ldr	r3, [r3, #0]
 801164e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8011652:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8011654:	687b      	ldr	r3, [r7, #4]
 8011656:	69da      	ldr	r2, [r3, #28]
 8011658:	687b      	ldr	r3, [r7, #4]
 801165a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801165c:	431a      	orrs	r2, r3
 801165e:	68bb      	ldr	r3, [r7, #8]
 8011660:	431a      	orrs	r2, r3
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011666:	ea42 0103 	orr.w	r1, r2, r3
 801166a:	687b      	ldr	r3, [r7, #4]
 801166c:	68da      	ldr	r2, [r3, #12]
 801166e:	687b      	ldr	r3, [r7, #4]
 8011670:	681b      	ldr	r3, [r3, #0]
 8011672:	430a      	orrs	r2, r1
 8011674:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8011676:	687b      	ldr	r3, [r7, #4]
 8011678:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801167e:	431a      	orrs	r2, r3
 8011680:	687b      	ldr	r3, [r7, #4]
 8011682:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011684:	431a      	orrs	r2, r3
 8011686:	687b      	ldr	r3, [r7, #4]
 8011688:	699b      	ldr	r3, [r3, #24]
 801168a:	431a      	orrs	r2, r3
 801168c:	687b      	ldr	r3, [r7, #4]
 801168e:	691b      	ldr	r3, [r3, #16]
 8011690:	431a      	orrs	r2, r3
 8011692:	687b      	ldr	r3, [r7, #4]
 8011694:	695b      	ldr	r3, [r3, #20]
 8011696:	431a      	orrs	r2, r3
 8011698:	687b      	ldr	r3, [r7, #4]
 801169a:	6a1b      	ldr	r3, [r3, #32]
 801169c:	431a      	orrs	r2, r3
 801169e:	687b      	ldr	r3, [r7, #4]
 80116a0:	685b      	ldr	r3, [r3, #4]
 80116a2:	431a      	orrs	r2, r3
 80116a4:	687b      	ldr	r3, [r7, #4]
 80116a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80116a8:	431a      	orrs	r2, r3
 80116aa:	687b      	ldr	r3, [r7, #4]
 80116ac:	689b      	ldr	r3, [r3, #8]
 80116ae:	431a      	orrs	r2, r3
 80116b0:	687b      	ldr	r3, [r7, #4]
 80116b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80116b4:	ea42 0103 	orr.w	r1, r2, r3
 80116b8:	687b      	ldr	r3, [r7, #4]
 80116ba:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80116bc:	687b      	ldr	r3, [r7, #4]
 80116be:	681b      	ldr	r3, [r3, #0]
 80116c0:	430a      	orrs	r2, r1
 80116c2:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80116c4:	687b      	ldr	r3, [r7, #4]
 80116c6:	685b      	ldr	r3, [r3, #4]
 80116c8:	2b00      	cmp	r3, #0
 80116ca:	d113      	bne.n	80116f4 <HAL_SPI_Init+0x280>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80116cc:	687b      	ldr	r3, [r7, #4]
 80116ce:	681b      	ldr	r3, [r3, #0]
 80116d0:	689b      	ldr	r3, [r3, #8]
 80116d2:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 80116d6:	687b      	ldr	r3, [r7, #4]
 80116d8:	681b      	ldr	r3, [r3, #0]
 80116da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80116de:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80116e0:	687b      	ldr	r3, [r7, #4]
 80116e2:	681b      	ldr	r3, [r3, #0]
 80116e4:	689b      	ldr	r3, [r3, #8]
 80116e6:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	681b      	ldr	r3, [r3, #0]
 80116ee:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80116f2:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80116f4:	687b      	ldr	r3, [r7, #4]
 80116f6:	681b      	ldr	r3, [r3, #0]
 80116f8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80116fa:	687b      	ldr	r3, [r7, #4]
 80116fc:	681b      	ldr	r3, [r3, #0]
 80116fe:	f022 0201 	bic.w	r2, r2, #1
 8011702:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8011704:	687b      	ldr	r3, [r7, #4]
 8011706:	685b      	ldr	r3, [r3, #4]
 8011708:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801170c:	2b00      	cmp	r3, #0
 801170e:	d00a      	beq.n	8011726 <HAL_SPI_Init+0x2b2>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8011710:	687b      	ldr	r3, [r7, #4]
 8011712:	681b      	ldr	r3, [r3, #0]
 8011714:	68db      	ldr	r3, [r3, #12]
 8011716:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 801171a:	687b      	ldr	r3, [r7, #4]
 801171c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801171e:	687b      	ldr	r3, [r7, #4]
 8011720:	681b      	ldr	r3, [r3, #0]
 8011722:	430a      	orrs	r2, r1
 8011724:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8011726:	687b      	ldr	r3, [r7, #4]
 8011728:	2200      	movs	r2, #0
 801172a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 801172e:	687b      	ldr	r3, [r7, #4]
 8011730:	2201      	movs	r2, #1
 8011732:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 8011736:	2300      	movs	r3, #0
}
 8011738:	4618      	mov	r0, r3
 801173a:	3710      	adds	r7, #16
 801173c:	46bd      	mov	sp, r7
 801173e:	bd80      	pop	{r7, pc}

08011740 <HAL_SPI_DeInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8011740:	b580      	push	{r7, lr}
 8011742:	b082      	sub	sp, #8
 8011744:	af00      	add	r7, sp, #0
 8011746:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8011748:	687b      	ldr	r3, [r7, #4]
 801174a:	2b00      	cmp	r3, #0
 801174c:	d101      	bne.n	8011752 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 801174e:	2301      	movs	r3, #1
 8011750:	e026      	b.n	80117a0 <HAL_SPI_DeInit+0x60>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8011752:	687b      	ldr	r3, [r7, #4]
 8011754:	2202      	movs	r2, #2
 8011756:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 801175a:	687b      	ldr	r3, [r7, #4]
 801175c:	681b      	ldr	r3, [r3, #0]
 801175e:	681a      	ldr	r2, [r3, #0]
 8011760:	687b      	ldr	r3, [r7, #4]
 8011762:	681b      	ldr	r3, [r3, #0]
 8011764:	f022 0201 	bic.w	r2, r2, #1
 8011768:	601a      	str	r2, [r3, #0]

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  if (hspi->MspDeInitCallback == NULL)
 801176a:	687b      	ldr	r3, [r7, #4]
 801176c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8011770:	2b00      	cmp	r3, #0
 8011772:	d103      	bne.n	801177c <HAL_SPI_DeInit+0x3c>
  {
    hspi->MspDeInitCallback = HAL_SPI_MspDeInit; /* Legacy weak MspDeInit  */
 8011774:	687b      	ldr	r3, [r7, #4]
 8011776:	4a0c      	ldr	r2, [pc, #48]	; (80117a8 <HAL_SPI_DeInit+0x68>)
 8011778:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  }

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
 801177c:	687b      	ldr	r3, [r7, #4]
 801177e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8011782:	6878      	ldr	r0, [r7, #4]
 8011784:	4798      	blx	r3
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8011786:	687b      	ldr	r3, [r7, #4]
 8011788:	2200      	movs	r2, #0
 801178a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State = HAL_SPI_STATE_RESET;
 801178e:	687b      	ldr	r3, [r7, #4]
 8011790:	2200      	movs	r2, #0
 8011792:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8011796:	687b      	ldr	r3, [r7, #4]
 8011798:	2200      	movs	r2, #0
 801179a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 801179e:	2300      	movs	r3, #0
}
 80117a0:	4618      	mov	r0, r3
 80117a2:	3708      	adds	r7, #8
 80117a4:	46bd      	mov	sp, r7
 80117a6:	bd80      	pop	{r7, pc}
 80117a8:	080047e9 	.word	0x080047e9

080117ac <HAL_SPI_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_RegisterCallback(SPI_HandleTypeDef *hspi, HAL_SPI_CallbackIDTypeDef CallbackID,
                                           pSPI_CallbackTypeDef pCallback)
{
 80117ac:	b480      	push	{r7}
 80117ae:	b087      	sub	sp, #28
 80117b0:	af00      	add	r7, sp, #0
 80117b2:	60f8      	str	r0, [r7, #12]
 80117b4:	460b      	mov	r3, r1
 80117b6:	607a      	str	r2, [r7, #4]
 80117b8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80117ba:	2300      	movs	r3, #0
 80117bc:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 80117be:	687b      	ldr	r3, [r7, #4]
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	d109      	bne.n	80117d8 <HAL_SPI_RegisterCallback+0x2c>
  {
    /* Update the error code */
    hspi->ErrorCode |= HAL_SPI_ERROR_INVALID_CALLBACK;
 80117c4:	68fb      	ldr	r3, [r7, #12]
 80117c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80117ca:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80117ce:	68fb      	ldr	r3, [r7, #12]
 80117d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_ERROR;
 80117d4:	2301      	movs	r3, #1
 80117d6:	e09f      	b.n	8011918 <HAL_SPI_RegisterCallback+0x16c>
  }
  /* Lock the process */
  __HAL_LOCK(hspi);
 80117d8:	68fb      	ldr	r3, [r7, #12]
 80117da:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80117de:	2b01      	cmp	r3, #1
 80117e0:	d101      	bne.n	80117e6 <HAL_SPI_RegisterCallback+0x3a>
 80117e2:	2302      	movs	r3, #2
 80117e4:	e098      	b.n	8011918 <HAL_SPI_RegisterCallback+0x16c>
 80117e6:	68fb      	ldr	r3, [r7, #12]
 80117e8:	2201      	movs	r2, #1
 80117ea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  if (HAL_SPI_STATE_READY == hspi->State)
 80117ee:	68fb      	ldr	r3, [r7, #12]
 80117f0:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80117f4:	b2db      	uxtb	r3, r3
 80117f6:	2b01      	cmp	r3, #1
 80117f8:	d15e      	bne.n	80118b8 <HAL_SPI_RegisterCallback+0x10c>
  {
    switch (CallbackID)
 80117fa:	7afb      	ldrb	r3, [r7, #11]
 80117fc:	2b0a      	cmp	r3, #10
 80117fe:	d850      	bhi.n	80118a2 <HAL_SPI_RegisterCallback+0xf6>
 8011800:	a201      	add	r2, pc, #4	; (adr r2, 8011808 <HAL_SPI_RegisterCallback+0x5c>)
 8011802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011806:	bf00      	nop
 8011808:	08011835 	.word	0x08011835
 801180c:	0801183f 	.word	0x0801183f
 8011810:	08011849 	.word	0x08011849
 8011814:	08011853 	.word	0x08011853
 8011818:	0801185d 	.word	0x0801185d
 801181c:	08011867 	.word	0x08011867
 8011820:	08011871 	.word	0x08011871
 8011824:	0801187b 	.word	0x0801187b
 8011828:	08011885 	.word	0x08011885
 801182c:	0801188f 	.word	0x0801188f
 8011830:	08011899 	.word	0x08011899
    {
      case HAL_SPI_TX_COMPLETE_CB_ID :
        hspi->TxCpltCallback = pCallback;
 8011834:	68fb      	ldr	r3, [r7, #12]
 8011836:	687a      	ldr	r2, [r7, #4]
 8011838:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        break;
 801183c:	e067      	b.n	801190e <HAL_SPI_RegisterCallback+0x162>

      case HAL_SPI_RX_COMPLETE_CB_ID :
        hspi->RxCpltCallback = pCallback;
 801183e:	68fb      	ldr	r3, [r7, #12]
 8011840:	687a      	ldr	r2, [r7, #4]
 8011842:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        break;
 8011846:	e062      	b.n	801190e <HAL_SPI_RegisterCallback+0x162>

      case HAL_SPI_TX_RX_COMPLETE_CB_ID :
        hspi->TxRxCpltCallback = pCallback;
 8011848:	68fb      	ldr	r3, [r7, #12]
 801184a:	687a      	ldr	r2, [r7, #4]
 801184c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        break;
 8011850:	e05d      	b.n	801190e <HAL_SPI_RegisterCallback+0x162>

      case HAL_SPI_TX_HALF_COMPLETE_CB_ID :
        hspi->TxHalfCpltCallback = pCallback;
 8011852:	68fb      	ldr	r3, [r7, #12]
 8011854:	687a      	ldr	r2, [r7, #4]
 8011856:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
        break;
 801185a:	e058      	b.n	801190e <HAL_SPI_RegisterCallback+0x162>

      case HAL_SPI_RX_HALF_COMPLETE_CB_ID :
        hspi->RxHalfCpltCallback = pCallback;
 801185c:	68fb      	ldr	r3, [r7, #12]
 801185e:	687a      	ldr	r2, [r7, #4]
 8011860:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        break;
 8011864:	e053      	b.n	801190e <HAL_SPI_RegisterCallback+0x162>

      case HAL_SPI_TX_RX_HALF_COMPLETE_CB_ID :
        hspi->TxRxHalfCpltCallback = pCallback;
 8011866:	68fb      	ldr	r3, [r7, #12]
 8011868:	687a      	ldr	r2, [r7, #4]
 801186a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        break;
 801186e:	e04e      	b.n	801190e <HAL_SPI_RegisterCallback+0x162>

      case HAL_SPI_ERROR_CB_ID :
        hspi->ErrorCallback = pCallback;
 8011870:	68fb      	ldr	r3, [r7, #12]
 8011872:	687a      	ldr	r2, [r7, #4]
 8011874:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        break;
 8011878:	e049      	b.n	801190e <HAL_SPI_RegisterCallback+0x162>

      case HAL_SPI_ABORT_CB_ID :
        hspi->AbortCpltCallback = pCallback;
 801187a:	68fb      	ldr	r3, [r7, #12]
 801187c:	687a      	ldr	r2, [r7, #4]
 801187e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        break;
 8011882:	e044      	b.n	801190e <HAL_SPI_RegisterCallback+0x162>

      case HAL_SPI_SUSPEND_CB_ID :
        hspi->SuspendCallback = pCallback;
 8011884:	68fb      	ldr	r3, [r7, #12]
 8011886:	687a      	ldr	r2, [r7, #4]
 8011888:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
        break;
 801188c:	e03f      	b.n	801190e <HAL_SPI_RegisterCallback+0x162>

      case HAL_SPI_MSPINIT_CB_ID :
        hspi->MspInitCallback = pCallback;
 801188e:	68fb      	ldr	r3, [r7, #12]
 8011890:	687a      	ldr	r2, [r7, #4]
 8011892:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        break;
 8011896:	e03a      	b.n	801190e <HAL_SPI_RegisterCallback+0x162>

      case HAL_SPI_MSPDEINIT_CB_ID :
        hspi->MspDeInitCallback = pCallback;
 8011898:	68fb      	ldr	r3, [r7, #12]
 801189a:	687a      	ldr	r2, [r7, #4]
 801189c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
        break;
 80118a0:	e035      	b.n	801190e <HAL_SPI_RegisterCallback+0x162>

      default :
        /* Update the error code */
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK);
 80118a2:	68fb      	ldr	r3, [r7, #12]
 80118a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80118a8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80118ac:	68fb      	ldr	r3, [r7, #12]
 80118ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Return error status */
        status =  HAL_ERROR;
 80118b2:	2301      	movs	r3, #1
 80118b4:	75fb      	strb	r3, [r7, #23]
        break;
 80118b6:	e02a      	b.n	801190e <HAL_SPI_RegisterCallback+0x162>
    }
  }
  else if (HAL_SPI_STATE_RESET == hspi->State)
 80118b8:	68fb      	ldr	r3, [r7, #12]
 80118ba:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80118be:	b2db      	uxtb	r3, r3
 80118c0:	2b00      	cmp	r3, #0
 80118c2:	d11a      	bne.n	80118fa <HAL_SPI_RegisterCallback+0x14e>
  {
    switch (CallbackID)
 80118c4:	7afb      	ldrb	r3, [r7, #11]
 80118c6:	2b09      	cmp	r3, #9
 80118c8:	d002      	beq.n	80118d0 <HAL_SPI_RegisterCallback+0x124>
 80118ca:	2b0a      	cmp	r3, #10
 80118cc:	d005      	beq.n	80118da <HAL_SPI_RegisterCallback+0x12e>
 80118ce:	e009      	b.n	80118e4 <HAL_SPI_RegisterCallback+0x138>
    {
      case HAL_SPI_MSPINIT_CB_ID :
        hspi->MspInitCallback = pCallback;
 80118d0:	68fb      	ldr	r3, [r7, #12]
 80118d2:	687a      	ldr	r2, [r7, #4]
 80118d4:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        break;
 80118d8:	e019      	b.n	801190e <HAL_SPI_RegisterCallback+0x162>

      case HAL_SPI_MSPDEINIT_CB_ID :
        hspi->MspDeInitCallback = pCallback;
 80118da:	68fb      	ldr	r3, [r7, #12]
 80118dc:	687a      	ldr	r2, [r7, #4]
 80118de:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
        break;
 80118e2:	e014      	b.n	801190e <HAL_SPI_RegisterCallback+0x162>

      default :
        /* Update the error code */
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK);
 80118e4:	68fb      	ldr	r3, [r7, #12]
 80118e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80118ea:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80118ee:	68fb      	ldr	r3, [r7, #12]
 80118f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Return error status */
        status =  HAL_ERROR;
 80118f4:	2301      	movs	r3, #1
 80118f6:	75fb      	strb	r3, [r7, #23]
        break;
 80118f8:	e009      	b.n	801190e <HAL_SPI_RegisterCallback+0x162>
    }
  }
  else
  {
    /* Update the error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK);
 80118fa:	68fb      	ldr	r3, [r7, #12]
 80118fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011900:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8011904:	68fb      	ldr	r3, [r7, #12]
 8011906:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Return error status */
    status =  HAL_ERROR;
 801190a:	2301      	movs	r3, #1
 801190c:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 801190e:	68fb      	ldr	r3, [r7, #12]
 8011910:	2200      	movs	r2, #0
 8011912:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
  return status;
 8011916:	7dfb      	ldrb	r3, [r7, #23]
}
 8011918:	4618      	mov	r0, r3
 801191a:	371c      	adds	r7, #28
 801191c:	46bd      	mov	sp, r7
 801191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011922:	4770      	bx	lr

08011924 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8011924:	b580      	push	{r7, lr}
 8011926:	b08c      	sub	sp, #48	; 0x30
 8011928:	af02      	add	r7, sp, #8
 801192a:	60f8      	str	r0, [r7, #12]
 801192c:	60b9      	str	r1, [r7, #8]
 801192e:	607a      	str	r2, [r7, #4]
 8011930:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8011932:	2300      	movs	r3, #0
 8011934:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8011938:	68fb      	ldr	r3, [r7, #12]
 801193a:	681b      	ldr	r3, [r3, #0]
 801193c:	3320      	adds	r3, #32
 801193e:	61fb      	str	r3, [r7, #28]
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8011940:	68fb      	ldr	r3, [r7, #12]
 8011942:	681b      	ldr	r3, [r3, #0]
 8011944:	3330      	adds	r3, #48	; 0x30
 8011946:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 8011948:	68fb      	ldr	r3, [r7, #12]
 801194a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 801194e:	2b01      	cmp	r3, #1
 8011950:	d101      	bne.n	8011956 <HAL_SPI_TransmitReceive+0x32>
 8011952:	2302      	movs	r3, #2
 8011954:	e1fd      	b.n	8011d52 <HAL_SPI_TransmitReceive+0x42e>
 8011956:	68fb      	ldr	r3, [r7, #12]
 8011958:	2201      	movs	r2, #1
 801195a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 801195e:	f7f8 fda1 	bl	800a4a4 <HAL_GetTick>
 8011962:	6178      	str	r0, [r7, #20]

  initial_TxXferCount = Size;
 8011964:	887b      	ldrh	r3, [r7, #2]
 8011966:	84fb      	strh	r3, [r7, #38]	; 0x26
  initial_RxXferCount = Size;
 8011968:	887b      	ldrh	r3, [r7, #2]
 801196a:	84bb      	strh	r3, [r7, #36]	; 0x24

  if (hspi->State != HAL_SPI_STATE_READY)
 801196c:	68fb      	ldr	r3, [r7, #12]
 801196e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8011972:	b2db      	uxtb	r3, r3
 8011974:	2b01      	cmp	r3, #1
 8011976:	d009      	beq.n	801198c <HAL_SPI_TransmitReceive+0x68>
  {
    errorcode = HAL_BUSY;
 8011978:	2302      	movs	r3, #2
 801197a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    __HAL_UNLOCK(hspi);
 801197e:	68fb      	ldr	r3, [r7, #12]
 8011980:	2200      	movs	r2, #0
 8011982:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8011986:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801198a:	e1e2      	b.n	8011d52 <HAL_SPI_TransmitReceive+0x42e>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 801198c:	68bb      	ldr	r3, [r7, #8]
 801198e:	2b00      	cmp	r3, #0
 8011990:	d005      	beq.n	801199e <HAL_SPI_TransmitReceive+0x7a>
 8011992:	687b      	ldr	r3, [r7, #4]
 8011994:	2b00      	cmp	r3, #0
 8011996:	d002      	beq.n	801199e <HAL_SPI_TransmitReceive+0x7a>
 8011998:	887b      	ldrh	r3, [r7, #2]
 801199a:	2b00      	cmp	r3, #0
 801199c:	d109      	bne.n	80119b2 <HAL_SPI_TransmitReceive+0x8e>
  {
    errorcode = HAL_ERROR;
 801199e:	2301      	movs	r3, #1
 80119a0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    __HAL_UNLOCK(hspi);
 80119a4:	68fb      	ldr	r3, [r7, #12]
 80119a6:	2200      	movs	r2, #0
 80119a8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 80119ac:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80119b0:	e1cf      	b.n	8011d52 <HAL_SPI_TransmitReceive+0x42e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 80119b2:	68fb      	ldr	r3, [r7, #12]
 80119b4:	2205      	movs	r2, #5
 80119b6:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80119ba:	68fb      	ldr	r3, [r7, #12]
 80119bc:	2200      	movs	r2, #0
 80119be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80119c2:	68fb      	ldr	r3, [r7, #12]
 80119c4:	687a      	ldr	r2, [r7, #4]
 80119c6:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount = Size;
 80119c8:	68fb      	ldr	r3, [r7, #12]
 80119ca:	887a      	ldrh	r2, [r7, #2]
 80119cc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->RxXferSize  = Size;
 80119d0:	68fb      	ldr	r3, [r7, #12]
 80119d2:	887a      	ldrh	r2, [r7, #2]
 80119d4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80119d8:	68fb      	ldr	r3, [r7, #12]
 80119da:	68ba      	ldr	r2, [r7, #8]
 80119dc:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount = Size;
 80119de:	68fb      	ldr	r3, [r7, #12]
 80119e0:	887a      	ldrh	r2, [r7, #2]
 80119e2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->TxXferSize  = Size;
 80119e6:	68fb      	ldr	r3, [r7, #12]
 80119e8:	887a      	ldrh	r2, [r7, #2]
 80119ea:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80119ee:	68fb      	ldr	r3, [r7, #12]
 80119f0:	2200      	movs	r2, #0
 80119f2:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 80119f4:	68fb      	ldr	r3, [r7, #12]
 80119f6:	2200      	movs	r2, #0
 80119f8:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 80119fa:	68fb      	ldr	r3, [r7, #12]
 80119fc:	681b      	ldr	r3, [r3, #0]
 80119fe:	68da      	ldr	r2, [r3, #12]
 8011a00:	68fb      	ldr	r3, [r7, #12]
 8011a02:	681b      	ldr	r3, [r3, #0]
 8011a04:	f422 22c0 	bic.w	r2, r2, #393216	; 0x60000
 8011a08:	60da      	str	r2, [r3, #12]

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8011a0a:	68fb      	ldr	r3, [r7, #12]
 8011a0c:	681b      	ldr	r3, [r3, #0]
 8011a0e:	685a      	ldr	r2, [r3, #4]
 8011a10:	4b82      	ldr	r3, [pc, #520]	; (8011c1c <HAL_SPI_TransmitReceive+0x2f8>)
 8011a12:	4013      	ands	r3, r2
 8011a14:	8879      	ldrh	r1, [r7, #2]
 8011a16:	68fa      	ldr	r2, [r7, #12]
 8011a18:	6812      	ldr	r2, [r2, #0]
 8011a1a:	430b      	orrs	r3, r1
 8011a1c:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8011a1e:	68fb      	ldr	r3, [r7, #12]
 8011a20:	681b      	ldr	r3, [r3, #0]
 8011a22:	681a      	ldr	r2, [r3, #0]
 8011a24:	68fb      	ldr	r3, [r7, #12]
 8011a26:	681b      	ldr	r3, [r3, #0]
 8011a28:	f042 0201 	orr.w	r2, r2, #1
 8011a2c:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8011a2e:	68fb      	ldr	r3, [r7, #12]
 8011a30:	685b      	ldr	r3, [r3, #4]
 8011a32:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8011a36:	d107      	bne.n	8011a48 <HAL_SPI_TransmitReceive+0x124>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8011a38:	68fb      	ldr	r3, [r7, #12]
 8011a3a:	681b      	ldr	r3, [r3, #0]
 8011a3c:	681a      	ldr	r2, [r3, #0]
 8011a3e:	68fb      	ldr	r3, [r7, #12]
 8011a40:	681b      	ldr	r3, [r3, #0]
 8011a42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8011a46:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8011a48:	68fb      	ldr	r3, [r7, #12]
 8011a4a:	68db      	ldr	r3, [r3, #12]
 8011a4c:	2b0f      	cmp	r3, #15
 8011a4e:	d970      	bls.n	8011b32 <HAL_SPI_TransmitReceive+0x20e>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8011a50:	e068      	b.n	8011b24 <HAL_SPI_TransmitReceive+0x200>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 8011a52:	68fb      	ldr	r3, [r7, #12]
 8011a54:	681b      	ldr	r3, [r3, #0]
 8011a56:	695b      	ldr	r3, [r3, #20]
 8011a58:	f003 0302 	and.w	r3, r3, #2
 8011a5c:	2b02      	cmp	r3, #2
 8011a5e:	d11a      	bne.n	8011a96 <HAL_SPI_TransmitReceive+0x172>
 8011a60:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8011a62:	2b00      	cmp	r3, #0
 8011a64:	d017      	beq.n	8011a96 <HAL_SPI_TransmitReceive+0x172>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8011a66:	68fb      	ldr	r3, [r7, #12]
 8011a68:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8011a6a:	68fb      	ldr	r3, [r7, #12]
 8011a6c:	681b      	ldr	r3, [r3, #0]
 8011a6e:	6812      	ldr	r2, [r2, #0]
 8011a70:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8011a72:	68fb      	ldr	r3, [r7, #12]
 8011a74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8011a76:	1d1a      	adds	r2, r3, #4
 8011a78:	68fb      	ldr	r3, [r7, #12]
 8011a7a:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount --;
 8011a7c:	68fb      	ldr	r3, [r7, #12]
 8011a7e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8011a82:	b29b      	uxth	r3, r3
 8011a84:	3b01      	subs	r3, #1
 8011a86:	b29a      	uxth	r2, r3
 8011a88:	68fb      	ldr	r3, [r7, #12]
 8011a8a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8011a8e:	68fb      	ldr	r3, [r7, #12]
 8011a90:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8011a94:	84fb      	strh	r3, [r7, #38]	; 0x26
      }

      /* Check RXWNE/EOT flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 8011a96:	68fb      	ldr	r3, [r7, #12]
 8011a98:	681b      	ldr	r3, [r3, #0]
 8011a9a:	695a      	ldr	r2, [r3, #20]
 8011a9c:	f248 0308 	movw	r3, #32776	; 0x8008
 8011aa0:	4013      	ands	r3, r2
 8011aa2:	2b00      	cmp	r3, #0
 8011aa4:	d01a      	beq.n	8011adc <HAL_SPI_TransmitReceive+0x1b8>
 8011aa6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011aa8:	2b00      	cmp	r3, #0
 8011aaa:	d017      	beq.n	8011adc <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8011aac:	68fb      	ldr	r3, [r7, #12]
 8011aae:	681a      	ldr	r2, [r3, #0]
 8011ab0:	68fb      	ldr	r3, [r7, #12]
 8011ab2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011ab4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8011ab6:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8011ab8:	68fb      	ldr	r3, [r7, #12]
 8011aba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011abc:	1d1a      	adds	r2, r3, #4
 8011abe:	68fb      	ldr	r3, [r7, #12]
 8011ac0:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount --;
 8011ac2:	68fb      	ldr	r3, [r7, #12]
 8011ac4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8011ac8:	b29b      	uxth	r3, r3
 8011aca:	3b01      	subs	r3, #1
 8011acc:	b29a      	uxth	r2, r3
 8011ace:	68fb      	ldr	r3, [r7, #12]
 8011ad0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 8011ad4:	68fb      	ldr	r3, [r7, #12]
 8011ad6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8011ada:	84bb      	strh	r3, [r7, #36]	; 0x24
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8011adc:	f7f8 fce2 	bl	800a4a4 <HAL_GetTick>
 8011ae0:	4602      	mov	r2, r0
 8011ae2:	697b      	ldr	r3, [r7, #20]
 8011ae4:	1ad3      	subs	r3, r2, r3
 8011ae6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011ae8:	429a      	cmp	r2, r3
 8011aea:	d803      	bhi.n	8011af4 <HAL_SPI_TransmitReceive+0x1d0>
 8011aec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011aee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011af2:	d102      	bne.n	8011afa <HAL_SPI_TransmitReceive+0x1d6>
 8011af4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011af6:	2b00      	cmp	r3, #0
 8011af8:	d114      	bne.n	8011b24 <HAL_SPI_TransmitReceive+0x200>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8011afa:	68f8      	ldr	r0, [r7, #12]
 8011afc:	f000 fe56 	bl	80127ac <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 8011b00:	68fb      	ldr	r3, [r7, #12]
 8011b02:	2200      	movs	r2, #0
 8011b04:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8011b08:	68fb      	ldr	r3, [r7, #12]
 8011b0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011b0e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8011b12:	68fb      	ldr	r3, [r7, #12]
 8011b14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8011b18:	68fb      	ldr	r3, [r7, #12]
 8011b1a:	2201      	movs	r2, #1
 8011b1c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 8011b20:	2303      	movs	r3, #3
 8011b22:	e116      	b.n	8011d52 <HAL_SPI_TransmitReceive+0x42e>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8011b24:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8011b26:	2b00      	cmp	r3, #0
 8011b28:	d193      	bne.n	8011a52 <HAL_SPI_TransmitReceive+0x12e>
 8011b2a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011b2c:	2b00      	cmp	r3, #0
 8011b2e:	d190      	bne.n	8011a52 <HAL_SPI_TransmitReceive+0x12e>
 8011b30:	e0e8      	b.n	8011d04 <HAL_SPI_TransmitReceive+0x3e0>
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8011b32:	68fb      	ldr	r3, [r7, #12]
 8011b34:	68db      	ldr	r3, [r3, #12]
 8011b36:	2b07      	cmp	r3, #7
 8011b38:	f240 80de 	bls.w	8011cf8 <HAL_SPI_TransmitReceive+0x3d4>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8011b3c:	e066      	b.n	8011c0c <HAL_SPI_TransmitReceive+0x2e8>
    {
      /* Check the TXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 8011b3e:	68fb      	ldr	r3, [r7, #12]
 8011b40:	681b      	ldr	r3, [r3, #0]
 8011b42:	695b      	ldr	r3, [r3, #20]
 8011b44:	f003 0302 	and.w	r3, r3, #2
 8011b48:	2b02      	cmp	r3, #2
 8011b4a:	d119      	bne.n	8011b80 <HAL_SPI_TransmitReceive+0x25c>
 8011b4c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8011b4e:	2b00      	cmp	r3, #0
 8011b50:	d016      	beq.n	8011b80 <HAL_SPI_TransmitReceive+0x25c>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8011b52:	68fb      	ldr	r3, [r7, #12]
 8011b54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8011b56:	881a      	ldrh	r2, [r3, #0]
 8011b58:	69fb      	ldr	r3, [r7, #28]
 8011b5a:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8011b5c:	68fb      	ldr	r3, [r7, #12]
 8011b5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8011b60:	1c9a      	adds	r2, r3, #2
 8011b62:	68fb      	ldr	r3, [r7, #12]
 8011b64:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 8011b66:	68fb      	ldr	r3, [r7, #12]
 8011b68:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8011b6c:	b29b      	uxth	r3, r3
 8011b6e:	3b01      	subs	r3, #1
 8011b70:	b29a      	uxth	r2, r3
 8011b72:	68fb      	ldr	r3, [r7, #12]
 8011b74:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8011b78:	68fb      	ldr	r3, [r7, #12]
 8011b7a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8011b7e:	84fb      	strh	r3, [r7, #38]	; 0x26
      }

      /* Check the RXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP)) && (initial_RxXferCount > 0UL))
 8011b80:	68fb      	ldr	r3, [r7, #12]
 8011b82:	681b      	ldr	r3, [r3, #0]
 8011b84:	695b      	ldr	r3, [r3, #20]
 8011b86:	f003 0301 	and.w	r3, r3, #1
 8011b8a:	2b01      	cmp	r3, #1
 8011b8c:	d11a      	bne.n	8011bc4 <HAL_SPI_TransmitReceive+0x2a0>
 8011b8e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011b90:	2b00      	cmp	r3, #0
 8011b92:	d017      	beq.n	8011bc4 <HAL_SPI_TransmitReceive+0x2a0>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8011b94:	68fb      	ldr	r3, [r7, #12]
 8011b96:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011b98:	69ba      	ldr	r2, [r7, #24]
 8011b9a:	8812      	ldrh	r2, [r2, #0]
 8011b9c:	b292      	uxth	r2, r2
 8011b9e:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8011ba0:	68fb      	ldr	r3, [r7, #12]
 8011ba2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011ba4:	1c9a      	adds	r2, r3, #2
 8011ba6:	68fb      	ldr	r3, [r7, #12]
 8011ba8:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 8011baa:	68fb      	ldr	r3, [r7, #12]
 8011bac:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8011bb0:	b29b      	uxth	r3, r3
 8011bb2:	3b01      	subs	r3, #1
 8011bb4:	b29a      	uxth	r2, r3
 8011bb6:	68fb      	ldr	r3, [r7, #12]
 8011bb8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 8011bbc:	68fb      	ldr	r3, [r7, #12]
 8011bbe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8011bc2:	84bb      	strh	r3, [r7, #36]	; 0x24
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8011bc4:	f7f8 fc6e 	bl	800a4a4 <HAL_GetTick>
 8011bc8:	4602      	mov	r2, r0
 8011bca:	697b      	ldr	r3, [r7, #20]
 8011bcc:	1ad3      	subs	r3, r2, r3
 8011bce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011bd0:	429a      	cmp	r2, r3
 8011bd2:	d803      	bhi.n	8011bdc <HAL_SPI_TransmitReceive+0x2b8>
 8011bd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011bd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011bda:	d102      	bne.n	8011be2 <HAL_SPI_TransmitReceive+0x2be>
 8011bdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011bde:	2b00      	cmp	r3, #0
 8011be0:	d114      	bne.n	8011c0c <HAL_SPI_TransmitReceive+0x2e8>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8011be2:	68f8      	ldr	r0, [r7, #12]
 8011be4:	f000 fde2 	bl	80127ac <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 8011be8:	68fb      	ldr	r3, [r7, #12]
 8011bea:	2200      	movs	r2, #0
 8011bec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8011bf0:	68fb      	ldr	r3, [r7, #12]
 8011bf2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011bf6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8011bfa:	68fb      	ldr	r3, [r7, #12]
 8011bfc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8011c00:	68fb      	ldr	r3, [r7, #12]
 8011c02:	2201      	movs	r2, #1
 8011c04:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 8011c08:	2303      	movs	r3, #3
 8011c0a:	e0a2      	b.n	8011d52 <HAL_SPI_TransmitReceive+0x42e>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8011c0c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8011c0e:	2b00      	cmp	r3, #0
 8011c10:	d195      	bne.n	8011b3e <HAL_SPI_TransmitReceive+0x21a>
 8011c12:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011c14:	2b00      	cmp	r3, #0
 8011c16:	d192      	bne.n	8011b3e <HAL_SPI_TransmitReceive+0x21a>
 8011c18:	e074      	b.n	8011d04 <HAL_SPI_TransmitReceive+0x3e0>
 8011c1a:	bf00      	nop
 8011c1c:	ffff0000 	.word	0xffff0000
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 8011c20:	68fb      	ldr	r3, [r7, #12]
 8011c22:	681b      	ldr	r3, [r3, #0]
 8011c24:	695b      	ldr	r3, [r3, #20]
 8011c26:	f003 0302 	and.w	r3, r3, #2
 8011c2a:	2b02      	cmp	r3, #2
 8011c2c:	d11b      	bne.n	8011c66 <HAL_SPI_TransmitReceive+0x342>
 8011c2e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8011c30:	2b00      	cmp	r3, #0
 8011c32:	d018      	beq.n	8011c66 <HAL_SPI_TransmitReceive+0x342>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8011c34:	68fb      	ldr	r3, [r7, #12]
 8011c36:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8011c38:	68fb      	ldr	r3, [r7, #12]
 8011c3a:	681b      	ldr	r3, [r3, #0]
 8011c3c:	3320      	adds	r3, #32
 8011c3e:	7812      	ldrb	r2, [r2, #0]
 8011c40:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8011c42:	68fb      	ldr	r3, [r7, #12]
 8011c44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8011c46:	1c5a      	adds	r2, r3, #1
 8011c48:	68fb      	ldr	r3, [r7, #12]
 8011c4a:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 8011c4c:	68fb      	ldr	r3, [r7, #12]
 8011c4e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8011c52:	b29b      	uxth	r3, r3
 8011c54:	3b01      	subs	r3, #1
 8011c56:	b29a      	uxth	r2, r3
 8011c58:	68fb      	ldr	r3, [r7, #12]
 8011c5a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8011c5e:	68fb      	ldr	r3, [r7, #12]
 8011c60:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8011c64:	84fb      	strh	r3, [r7, #38]	; 0x26
      }

      /* Check the RXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP)) && (initial_RxXferCount > 0UL))
 8011c66:	68fb      	ldr	r3, [r7, #12]
 8011c68:	681b      	ldr	r3, [r3, #0]
 8011c6a:	695b      	ldr	r3, [r3, #20]
 8011c6c:	f003 0301 	and.w	r3, r3, #1
 8011c70:	2b01      	cmp	r3, #1
 8011c72:	d11d      	bne.n	8011cb0 <HAL_SPI_TransmitReceive+0x38c>
 8011c74:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011c76:	2b00      	cmp	r3, #0
 8011c78:	d01a      	beq.n	8011cb0 <HAL_SPI_TransmitReceive+0x38c>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8011c7a:	68fb      	ldr	r3, [r7, #12]
 8011c7c:	681b      	ldr	r3, [r3, #0]
 8011c7e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8011c82:	68fb      	ldr	r3, [r7, #12]
 8011c84:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011c86:	7812      	ldrb	r2, [r2, #0]
 8011c88:	b2d2      	uxtb	r2, r2
 8011c8a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8011c8c:	68fb      	ldr	r3, [r7, #12]
 8011c8e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011c90:	1c5a      	adds	r2, r3, #1
 8011c92:	68fb      	ldr	r3, [r7, #12]
 8011c94:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 8011c96:	68fb      	ldr	r3, [r7, #12]
 8011c98:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8011c9c:	b29b      	uxth	r3, r3
 8011c9e:	3b01      	subs	r3, #1
 8011ca0:	b29a      	uxth	r2, r3
 8011ca2:	68fb      	ldr	r3, [r7, #12]
 8011ca4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 8011ca8:	68fb      	ldr	r3, [r7, #12]
 8011caa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8011cae:	84bb      	strh	r3, [r7, #36]	; 0x24
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8011cb0:	f7f8 fbf8 	bl	800a4a4 <HAL_GetTick>
 8011cb4:	4602      	mov	r2, r0
 8011cb6:	697b      	ldr	r3, [r7, #20]
 8011cb8:	1ad3      	subs	r3, r2, r3
 8011cba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011cbc:	429a      	cmp	r2, r3
 8011cbe:	d803      	bhi.n	8011cc8 <HAL_SPI_TransmitReceive+0x3a4>
 8011cc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011cc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011cc6:	d102      	bne.n	8011cce <HAL_SPI_TransmitReceive+0x3aa>
 8011cc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011cca:	2b00      	cmp	r3, #0
 8011ccc:	d114      	bne.n	8011cf8 <HAL_SPI_TransmitReceive+0x3d4>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8011cce:	68f8      	ldr	r0, [r7, #12]
 8011cd0:	f000 fd6c 	bl	80127ac <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 8011cd4:	68fb      	ldr	r3, [r7, #12]
 8011cd6:	2200      	movs	r2, #0
 8011cd8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8011cdc:	68fb      	ldr	r3, [r7, #12]
 8011cde:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011ce2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8011ce6:	68fb      	ldr	r3, [r7, #12]
 8011ce8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8011cec:	68fb      	ldr	r3, [r7, #12]
 8011cee:	2201      	movs	r2, #1
 8011cf0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 8011cf4:	2303      	movs	r3, #3
 8011cf6:	e02c      	b.n	8011d52 <HAL_SPI_TransmitReceive+0x42e>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8011cf8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8011cfa:	2b00      	cmp	r3, #0
 8011cfc:	d190      	bne.n	8011c20 <HAL_SPI_TransmitReceive+0x2fc>
 8011cfe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011d00:	2b00      	cmp	r3, #0
 8011d02:	d18d      	bne.n	8011c20 <HAL_SPI_TransmitReceive+0x2fc>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8011d04:	697b      	ldr	r3, [r7, #20]
 8011d06:	9300      	str	r3, [sp, #0]
 8011d08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d0a:	2200      	movs	r2, #0
 8011d0c:	2108      	movs	r1, #8
 8011d0e:	68f8      	ldr	r0, [r7, #12]
 8011d10:	f000 fdec 	bl	80128ec <SPI_WaitOnFlagUntilTimeout>
 8011d14:	4603      	mov	r3, r0
 8011d16:	2b00      	cmp	r3, #0
 8011d18:	d007      	beq.n	8011d2a <HAL_SPI_TransmitReceive+0x406>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8011d1a:	68fb      	ldr	r3, [r7, #12]
 8011d1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011d20:	f043 0220 	orr.w	r2, r3, #32
 8011d24:	68fb      	ldr	r3, [r7, #12]
 8011d26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8011d2a:	68f8      	ldr	r0, [r7, #12]
 8011d2c:	f000 fd3e 	bl	80127ac <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8011d30:	68fb      	ldr	r3, [r7, #12]
 8011d32:	2200      	movs	r2, #0
 8011d34:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8011d38:	68fb      	ldr	r3, [r7, #12]
 8011d3a:	2201      	movs	r2, #1
 8011d3c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8011d40:	68fb      	ldr	r3, [r7, #12]
 8011d42:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011d46:	2b00      	cmp	r3, #0
 8011d48:	d001      	beq.n	8011d4e <HAL_SPI_TransmitReceive+0x42a>
  {
    return HAL_ERROR;
 8011d4a:	2301      	movs	r3, #1
 8011d4c:	e001      	b.n	8011d52 <HAL_SPI_TransmitReceive+0x42e>
  }
  return errorcode;
 8011d4e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8011d52:	4618      	mov	r0, r3
 8011d54:	3728      	adds	r7, #40	; 0x28
 8011d56:	46bd      	mov	sp, r7
 8011d58:	bd80      	pop	{r7, pc}
 8011d5a:	bf00      	nop

08011d5c <HAL_SPI_Transmit_IT>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8011d5c:	b480      	push	{r7}
 8011d5e:	b087      	sub	sp, #28
 8011d60:	af00      	add	r7, sp, #0
 8011d62:	60f8      	str	r0, [r7, #12]
 8011d64:	60b9      	str	r1, [r7, #8]
 8011d66:	4613      	mov	r3, r2
 8011d68:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8011d6a:	2300      	movs	r3, #0
 8011d6c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 8011d6e:	68fb      	ldr	r3, [r7, #12]
 8011d70:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8011d74:	2b01      	cmp	r3, #1
 8011d76:	d101      	bne.n	8011d7c <HAL_SPI_Transmit_IT+0x20>
 8011d78:	2302      	movs	r3, #2
 8011d7a:	e098      	b.n	8011eae <HAL_SPI_Transmit_IT+0x152>
 8011d7c:	68fb      	ldr	r3, [r7, #12]
 8011d7e:	2201      	movs	r2, #1
 8011d80:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  if ((pData == NULL) || (Size == 0UL))
 8011d84:	68bb      	ldr	r3, [r7, #8]
 8011d86:	2b00      	cmp	r3, #0
 8011d88:	d002      	beq.n	8011d90 <HAL_SPI_Transmit_IT+0x34>
 8011d8a:	88fb      	ldrh	r3, [r7, #6]
 8011d8c:	2b00      	cmp	r3, #0
 8011d8e:	d107      	bne.n	8011da0 <HAL_SPI_Transmit_IT+0x44>
  {
    errorcode = HAL_ERROR;
 8011d90:	2301      	movs	r3, #1
 8011d92:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hspi);
 8011d94:	68fb      	ldr	r3, [r7, #12]
 8011d96:	2200      	movs	r2, #0
 8011d98:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8011d9c:	7dfb      	ldrb	r3, [r7, #23]
 8011d9e:	e086      	b.n	8011eae <HAL_SPI_Transmit_IT+0x152>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8011da0:	68fb      	ldr	r3, [r7, #12]
 8011da2:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8011da6:	b2db      	uxtb	r3, r3
 8011da8:	2b01      	cmp	r3, #1
 8011daa:	d007      	beq.n	8011dbc <HAL_SPI_Transmit_IT+0x60>
  {
    errorcode = HAL_BUSY;
 8011dac:	2302      	movs	r3, #2
 8011dae:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hspi);
 8011db0:	68fb      	ldr	r3, [r7, #12]
 8011db2:	2200      	movs	r2, #0
 8011db4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8011db8:	7dfb      	ldrb	r3, [r7, #23]
 8011dba:	e078      	b.n	8011eae <HAL_SPI_Transmit_IT+0x152>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8011dbc:	68fb      	ldr	r3, [r7, #12]
 8011dbe:	2203      	movs	r2, #3
 8011dc0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8011dc4:	68fb      	ldr	r3, [r7, #12]
 8011dc6:	2200      	movs	r2, #0
 8011dc8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8011dcc:	68fb      	ldr	r3, [r7, #12]
 8011dce:	68ba      	ldr	r2, [r7, #8]
 8011dd0:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 8011dd2:	68fb      	ldr	r3, [r7, #12]
 8011dd4:	88fa      	ldrh	r2, [r7, #6]
 8011dd6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 8011dda:	68fb      	ldr	r3, [r7, #12]
 8011ddc:	88fa      	ldrh	r2, [r7, #6]
 8011dde:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8011de2:	68fb      	ldr	r3, [r7, #12]
 8011de4:	2200      	movs	r2, #0
 8011de6:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8011de8:	68fb      	ldr	r3, [r7, #12]
 8011dea:	2200      	movs	r2, #0
 8011dec:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8011df0:	68fb      	ldr	r3, [r7, #12]
 8011df2:	2200      	movs	r2, #0
 8011df4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->RxISR       = NULL;
 8011df8:	68fb      	ldr	r3, [r7, #12]
 8011dfa:	2200      	movs	r2, #0
 8011dfc:	671a      	str	r2, [r3, #112]	; 0x70

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8011dfe:	68fb      	ldr	r3, [r7, #12]
 8011e00:	68db      	ldr	r3, [r3, #12]
 8011e02:	2b0f      	cmp	r3, #15
 8011e04:	d903      	bls.n	8011e0e <HAL_SPI_Transmit_IT+0xb2>
  {
    hspi->TxISR = SPI_TxISR_32BIT;
 8011e06:	68fb      	ldr	r3, [r7, #12]
 8011e08:	4a2c      	ldr	r2, [pc, #176]	; (8011ebc <HAL_SPI_Transmit_IT+0x160>)
 8011e0a:	675a      	str	r2, [r3, #116]	; 0x74
 8011e0c:	e00a      	b.n	8011e24 <HAL_SPI_Transmit_IT+0xc8>
  }
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8011e0e:	68fb      	ldr	r3, [r7, #12]
 8011e10:	68db      	ldr	r3, [r3, #12]
 8011e12:	2b07      	cmp	r3, #7
 8011e14:	d903      	bls.n	8011e1e <HAL_SPI_Transmit_IT+0xc2>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8011e16:	68fb      	ldr	r3, [r7, #12]
 8011e18:	4a29      	ldr	r2, [pc, #164]	; (8011ec0 <HAL_SPI_Transmit_IT+0x164>)
 8011e1a:	675a      	str	r2, [r3, #116]	; 0x74
 8011e1c:	e002      	b.n	8011e24 <HAL_SPI_Transmit_IT+0xc8>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8011e1e:	68fb      	ldr	r3, [r7, #12]
 8011e20:	4a28      	ldr	r2, [pc, #160]	; (8011ec4 <HAL_SPI_Transmit_IT+0x168>)
 8011e22:	675a      	str	r2, [r3, #116]	; 0x74
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8011e24:	68fb      	ldr	r3, [r7, #12]
 8011e26:	689b      	ldr	r3, [r3, #8]
 8011e28:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8011e2c:	d108      	bne.n	8011e40 <HAL_SPI_Transmit_IT+0xe4>
  {
    SPI_1LINE_TX(hspi);
 8011e2e:	68fb      	ldr	r3, [r7, #12]
 8011e30:	681b      	ldr	r3, [r3, #0]
 8011e32:	681a      	ldr	r2, [r3, #0]
 8011e34:	68fb      	ldr	r3, [r7, #12]
 8011e36:	681b      	ldr	r3, [r3, #0]
 8011e38:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8011e3c:	601a      	str	r2, [r3, #0]
 8011e3e:	e009      	b.n	8011e54 <HAL_SPI_Transmit_IT+0xf8>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8011e40:	68fb      	ldr	r3, [r7, #12]
 8011e42:	681b      	ldr	r3, [r3, #0]
 8011e44:	68db      	ldr	r3, [r3, #12]
 8011e46:	f423 22c0 	bic.w	r2, r3, #393216	; 0x60000
 8011e4a:	68fb      	ldr	r3, [r7, #12]
 8011e4c:	681b      	ldr	r3, [r3, #0]
 8011e4e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8011e52:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8011e54:	68fb      	ldr	r3, [r7, #12]
 8011e56:	681b      	ldr	r3, [r3, #0]
 8011e58:	685a      	ldr	r2, [r3, #4]
 8011e5a:	4b1b      	ldr	r3, [pc, #108]	; (8011ec8 <HAL_SPI_Transmit_IT+0x16c>)
 8011e5c:	4013      	ands	r3, r2
 8011e5e:	88f9      	ldrh	r1, [r7, #6]
 8011e60:	68fa      	ldr	r2, [r7, #12]
 8011e62:	6812      	ldr	r2, [r2, #0]
 8011e64:	430b      	orrs	r3, r1
 8011e66:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8011e68:	68fb      	ldr	r3, [r7, #12]
 8011e6a:	681b      	ldr	r3, [r3, #0]
 8011e6c:	681a      	ldr	r2, [r3, #0]
 8011e6e:	68fb      	ldr	r3, [r7, #12]
 8011e70:	681b      	ldr	r3, [r3, #0]
 8011e72:	f042 0201 	orr.w	r2, r2, #1
 8011e76:	601a      	str	r2, [r3, #0]

  /* Enable EOT, TXP, FRE, MODF, UDR and TSERF interrupts */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF | SPI_IT_TSERF));
 8011e78:	68fb      	ldr	r3, [r7, #12]
 8011e7a:	681b      	ldr	r3, [r3, #0]
 8011e7c:	6919      	ldr	r1, [r3, #16]
 8011e7e:	68fb      	ldr	r3, [r7, #12]
 8011e80:	681a      	ldr	r2, [r3, #0]
 8011e82:	f240 732a 	movw	r3, #1834	; 0x72a
 8011e86:	430b      	orrs	r3, r1
 8011e88:	6113      	str	r3, [r2, #16]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8011e8a:	68fb      	ldr	r3, [r7, #12]
 8011e8c:	685b      	ldr	r3, [r3, #4]
 8011e8e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8011e92:	d107      	bne.n	8011ea4 <HAL_SPI_Transmit_IT+0x148>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8011e94:	68fb      	ldr	r3, [r7, #12]
 8011e96:	681b      	ldr	r3, [r3, #0]
 8011e98:	681a      	ldr	r2, [r3, #0]
 8011e9a:	68fb      	ldr	r3, [r7, #12]
 8011e9c:	681b      	ldr	r3, [r3, #0]
 8011e9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8011ea2:	601a      	str	r2, [r3, #0]
  }

  __HAL_UNLOCK(hspi);
 8011ea4:	68fb      	ldr	r3, [r7, #12]
 8011ea6:	2200      	movs	r2, #0
 8011ea8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
  return errorcode;
 8011eac:	7dfb      	ldrb	r3, [r7, #23]
}
 8011eae:	4618      	mov	r0, r3
 8011eb0:	371c      	adds	r7, #28
 8011eb2:	46bd      	mov	sp, r7
 8011eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011eb8:	4770      	bx	lr
 8011eba:	bf00      	nop
 8011ebc:	08012753 	.word	0x08012753
 8011ec0:	080126f5 	.word	0x080126f5
 8011ec4:	0801269b 	.word	0x0801269b
 8011ec8:	ffff0000 	.word	0xffff0000

08011ecc <HAL_SPI_TransmitReceive_IT>:
  * @param  Size   : amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 8011ecc:	b480      	push	{r7}
 8011ece:	b089      	sub	sp, #36	; 0x24
 8011ed0:	af00      	add	r7, sp, #0
 8011ed2:	60f8      	str	r0, [r7, #12]
 8011ed4:	60b9      	str	r1, [r7, #8]
 8011ed6:	607a      	str	r2, [r7, #4]
 8011ed8:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8011eda:	2300      	movs	r3, #0
 8011edc:	76fb      	strb	r3, [r7, #27]
  uint32_t tmp_TxXferCount;

#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8011ede:	68fb      	ldr	r3, [r7, #12]
 8011ee0:	681b      	ldr	r3, [r3, #0]
 8011ee2:	3320      	adds	r3, #32
 8011ee4:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 8011ee6:	68fb      	ldr	r3, [r7, #12]
 8011ee8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8011eec:	2b01      	cmp	r3, #1
 8011eee:	d101      	bne.n	8011ef4 <HAL_SPI_TransmitReceive_IT+0x28>
 8011ef0:	2302      	movs	r3, #2
 8011ef2:	e0f6      	b.n	80120e2 <HAL_SPI_TransmitReceive_IT+0x216>
 8011ef4:	68fb      	ldr	r3, [r7, #12]
 8011ef6:	2201      	movs	r2, #1
 8011ef8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  if (hspi->State != HAL_SPI_STATE_READY)
 8011efc:	68fb      	ldr	r3, [r7, #12]
 8011efe:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8011f02:	b2db      	uxtb	r3, r3
 8011f04:	2b01      	cmp	r3, #1
 8011f06:	d007      	beq.n	8011f18 <HAL_SPI_TransmitReceive_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 8011f08:	2302      	movs	r3, #2
 8011f0a:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8011f0c:	68fb      	ldr	r3, [r7, #12]
 8011f0e:	2200      	movs	r2, #0
 8011f10:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8011f14:	7efb      	ldrb	r3, [r7, #27]
 8011f16:	e0e4      	b.n	80120e2 <HAL_SPI_TransmitReceive_IT+0x216>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8011f18:	68bb      	ldr	r3, [r7, #8]
 8011f1a:	2b00      	cmp	r3, #0
 8011f1c:	d005      	beq.n	8011f2a <HAL_SPI_TransmitReceive_IT+0x5e>
 8011f1e:	687b      	ldr	r3, [r7, #4]
 8011f20:	2b00      	cmp	r3, #0
 8011f22:	d002      	beq.n	8011f2a <HAL_SPI_TransmitReceive_IT+0x5e>
 8011f24:	887b      	ldrh	r3, [r7, #2]
 8011f26:	2b00      	cmp	r3, #0
 8011f28:	d107      	bne.n	8011f3a <HAL_SPI_TransmitReceive_IT+0x6e>
  {
    errorcode = HAL_ERROR;
 8011f2a:	2301      	movs	r3, #1
 8011f2c:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8011f2e:	68fb      	ldr	r3, [r7, #12]
 8011f30:	2200      	movs	r2, #0
 8011f32:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8011f36:	7efb      	ldrb	r3, [r7, #27]
 8011f38:	e0d3      	b.n	80120e2 <HAL_SPI_TransmitReceive_IT+0x216>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8011f3a:	68fb      	ldr	r3, [r7, #12]
 8011f3c:	2205      	movs	r2, #5
 8011f3e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8011f42:	68fb      	ldr	r3, [r7, #12]
 8011f44:	2200      	movs	r2, #0
 8011f46:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8011f4a:	68fb      	ldr	r3, [r7, #12]
 8011f4c:	68ba      	ldr	r2, [r7, #8]
 8011f4e:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 8011f50:	68fb      	ldr	r3, [r7, #12]
 8011f52:	887a      	ldrh	r2, [r7, #2]
 8011f54:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 8011f58:	68fb      	ldr	r3, [r7, #12]
 8011f5a:	887a      	ldrh	r2, [r7, #2]
 8011f5c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8011f60:	68fb      	ldr	r3, [r7, #12]
 8011f62:	687a      	ldr	r2, [r7, #4]
 8011f64:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 8011f66:	68fb      	ldr	r3, [r7, #12]
 8011f68:	887a      	ldrh	r2, [r7, #2]
 8011f6a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 8011f6e:	68fb      	ldr	r3, [r7, #12]
 8011f70:	887a      	ldrh	r2, [r7, #2]
 8011f72:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  tmp_TxXferCount   = hspi->TxXferCount;
 8011f76:	68fb      	ldr	r3, [r7, #12]
 8011f78:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8011f7c:	b29b      	uxth	r3, r3
 8011f7e:	61fb      	str	r3, [r7, #28]

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8011f80:	68fb      	ldr	r3, [r7, #12]
 8011f82:	68db      	ldr	r3, [r3, #12]
 8011f84:	2b0f      	cmp	r3, #15
 8011f86:	d906      	bls.n	8011f96 <HAL_SPI_TransmitReceive_IT+0xca>
  {
    hspi->TxISR     = SPI_TxISR_32BIT;
 8011f88:	68fb      	ldr	r3, [r7, #12]
 8011f8a:	4a59      	ldr	r2, [pc, #356]	; (80120f0 <HAL_SPI_TransmitReceive_IT+0x224>)
 8011f8c:	675a      	str	r2, [r3, #116]	; 0x74
    hspi->RxISR     = SPI_RxISR_32BIT;
 8011f8e:	68fb      	ldr	r3, [r7, #12]
 8011f90:	4a58      	ldr	r2, [pc, #352]	; (80120f4 <HAL_SPI_TransmitReceive_IT+0x228>)
 8011f92:	671a      	str	r2, [r3, #112]	; 0x70
 8011f94:	e010      	b.n	8011fb8 <HAL_SPI_TransmitReceive_IT+0xec>
  }
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8011f96:	68fb      	ldr	r3, [r7, #12]
 8011f98:	68db      	ldr	r3, [r3, #12]
 8011f9a:	2b07      	cmp	r3, #7
 8011f9c:	d906      	bls.n	8011fac <HAL_SPI_TransmitReceive_IT+0xe0>
  {
    hspi->RxISR     = SPI_RxISR_16BIT;
 8011f9e:	68fb      	ldr	r3, [r7, #12]
 8011fa0:	4a55      	ldr	r2, [pc, #340]	; (80120f8 <HAL_SPI_TransmitReceive_IT+0x22c>)
 8011fa2:	671a      	str	r2, [r3, #112]	; 0x70
    hspi->TxISR     = SPI_TxISR_16BIT;
 8011fa4:	68fb      	ldr	r3, [r7, #12]
 8011fa6:	4a55      	ldr	r2, [pc, #340]	; (80120fc <HAL_SPI_TransmitReceive_IT+0x230>)
 8011fa8:	675a      	str	r2, [r3, #116]	; 0x74
 8011faa:	e005      	b.n	8011fb8 <HAL_SPI_TransmitReceive_IT+0xec>
  }
  else
  {
    hspi->RxISR     = SPI_RxISR_8BIT;
 8011fac:	68fb      	ldr	r3, [r7, #12]
 8011fae:	4a54      	ldr	r2, [pc, #336]	; (8012100 <HAL_SPI_TransmitReceive_IT+0x234>)
 8011fb0:	671a      	str	r2, [r3, #112]	; 0x70
    hspi->TxISR     = SPI_TxISR_8BIT;
 8011fb2:	68fb      	ldr	r3, [r7, #12]
 8011fb4:	4a53      	ldr	r2, [pc, #332]	; (8012104 <HAL_SPI_TransmitReceive_IT+0x238>)
 8011fb6:	675a      	str	r2, [r3, #116]	; 0x74
  }

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 8011fb8:	68fb      	ldr	r3, [r7, #12]
 8011fba:	681b      	ldr	r3, [r3, #0]
 8011fbc:	68da      	ldr	r2, [r3, #12]
 8011fbe:	68fb      	ldr	r3, [r7, #12]
 8011fc0:	681b      	ldr	r3, [r3, #0]
 8011fc2:	f422 22c0 	bic.w	r2, r2, #393216	; 0x60000
 8011fc6:	60da      	str	r2, [r3, #12]

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8011fc8:	68fb      	ldr	r3, [r7, #12]
 8011fca:	681b      	ldr	r3, [r3, #0]
 8011fcc:	685a      	ldr	r2, [r3, #4]
 8011fce:	4b4e      	ldr	r3, [pc, #312]	; (8012108 <HAL_SPI_TransmitReceive_IT+0x23c>)
 8011fd0:	4013      	ands	r3, r2
 8011fd2:	8879      	ldrh	r1, [r7, #2]
 8011fd4:	68fa      	ldr	r2, [r7, #12]
 8011fd6:	6812      	ldr	r2, [r2, #0]
 8011fd8:	430b      	orrs	r3, r1
 8011fda:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8011fdc:	68fb      	ldr	r3, [r7, #12]
 8011fde:	681b      	ldr	r3, [r3, #0]
 8011fe0:	681a      	ldr	r2, [r3, #0]
 8011fe2:	68fb      	ldr	r3, [r7, #12]
 8011fe4:	681b      	ldr	r3, [r3, #0]
 8011fe6:	f042 0201 	orr.w	r2, r2, #1
 8011fea:	601a      	str	r2, [r3, #0]

  /* Fill in the TxFIFO */
  while ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (tmp_TxXferCount != 0UL))
 8011fec:	e054      	b.n	8012098 <HAL_SPI_TransmitReceive_IT+0x1cc>
  {
    /* Transmit data in 32 Bit mode */
    if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8011fee:	68fb      	ldr	r3, [r7, #12]
 8011ff0:	68db      	ldr	r3, [r3, #12]
 8011ff2:	2b0f      	cmp	r3, #15
 8011ff4:	d919      	bls.n	801202a <HAL_SPI_TransmitReceive_IT+0x15e>
    {
      *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8011ff6:	68fb      	ldr	r3, [r7, #12]
 8011ff8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8011ffa:	68fb      	ldr	r3, [r7, #12]
 8011ffc:	681b      	ldr	r3, [r3, #0]
 8011ffe:	6812      	ldr	r2, [r2, #0]
 8012000:	621a      	str	r2, [r3, #32]
      hspi->pTxBuffPtr += sizeof(uint32_t);
 8012002:	68fb      	ldr	r3, [r7, #12]
 8012004:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8012006:	1d1a      	adds	r2, r3, #4
 8012008:	68fb      	ldr	r3, [r7, #12]
 801200a:	65da      	str	r2, [r3, #92]	; 0x5c
      hspi->TxXferCount--;
 801200c:	68fb      	ldr	r3, [r7, #12]
 801200e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8012012:	b29b      	uxth	r3, r3
 8012014:	3b01      	subs	r3, #1
 8012016:	b29a      	uxth	r2, r3
 8012018:	68fb      	ldr	r3, [r7, #12]
 801201a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      tmp_TxXferCount = hspi->TxXferCount;
 801201e:	68fb      	ldr	r3, [r7, #12]
 8012020:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8012024:	b29b      	uxth	r3, r3
 8012026:	61fb      	str	r3, [r7, #28]
 8012028:	e036      	b.n	8012098 <HAL_SPI_TransmitReceive_IT+0x1cc>
    }
    /* Transmit data in 16 Bit mode */
    else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 801202a:	68fb      	ldr	r3, [r7, #12]
 801202c:	68db      	ldr	r3, [r3, #12]
 801202e:	2b07      	cmp	r3, #7
 8012030:	d918      	bls.n	8012064 <HAL_SPI_TransmitReceive_IT+0x198>
    {
#if defined (__GNUC__)
      *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8012032:	68fb      	ldr	r3, [r7, #12]
 8012034:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8012036:	881a      	ldrh	r2, [r3, #0]
 8012038:	697b      	ldr	r3, [r7, #20]
 801203a:	801a      	strh	r2, [r3, #0]
#else
      *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
      hspi->pTxBuffPtr += sizeof(uint16_t);
 801203c:	68fb      	ldr	r3, [r7, #12]
 801203e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8012040:	1c9a      	adds	r2, r3, #2
 8012042:	68fb      	ldr	r3, [r7, #12]
 8012044:	65da      	str	r2, [r3, #92]	; 0x5c
      hspi->TxXferCount--;
 8012046:	68fb      	ldr	r3, [r7, #12]
 8012048:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801204c:	b29b      	uxth	r3, r3
 801204e:	3b01      	subs	r3, #1
 8012050:	b29a      	uxth	r2, r3
 8012052:	68fb      	ldr	r3, [r7, #12]
 8012054:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      tmp_TxXferCount = hspi->TxXferCount;
 8012058:	68fb      	ldr	r3, [r7, #12]
 801205a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801205e:	b29b      	uxth	r3, r3
 8012060:	61fb      	str	r3, [r7, #28]
 8012062:	e019      	b.n	8012098 <HAL_SPI_TransmitReceive_IT+0x1cc>
    }
    /* Transmit data in 8 Bit mode */
    else
    {
      *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8012064:	68fb      	ldr	r3, [r7, #12]
 8012066:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8012068:	68fb      	ldr	r3, [r7, #12]
 801206a:	681b      	ldr	r3, [r3, #0]
 801206c:	3320      	adds	r3, #32
 801206e:	7812      	ldrb	r2, [r2, #0]
 8012070:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8012072:	68fb      	ldr	r3, [r7, #12]
 8012074:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8012076:	1c5a      	adds	r2, r3, #1
 8012078:	68fb      	ldr	r3, [r7, #12]
 801207a:	65da      	str	r2, [r3, #92]	; 0x5c
      hspi->TxXferCount--;
 801207c:	68fb      	ldr	r3, [r7, #12]
 801207e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8012082:	b29b      	uxth	r3, r3
 8012084:	3b01      	subs	r3, #1
 8012086:	b29a      	uxth	r2, r3
 8012088:	68fb      	ldr	r3, [r7, #12]
 801208a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      tmp_TxXferCount = hspi->TxXferCount;
 801208e:	68fb      	ldr	r3, [r7, #12]
 8012090:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8012094:	b29b      	uxth	r3, r3
 8012096:	61fb      	str	r3, [r7, #28]
  while ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (tmp_TxXferCount != 0UL))
 8012098:	68fb      	ldr	r3, [r7, #12]
 801209a:	681b      	ldr	r3, [r3, #0]
 801209c:	695b      	ldr	r3, [r3, #20]
 801209e:	f003 0302 	and.w	r3, r3, #2
 80120a2:	2b02      	cmp	r3, #2
 80120a4:	d102      	bne.n	80120ac <HAL_SPI_TransmitReceive_IT+0x1e0>
 80120a6:	69fb      	ldr	r3, [r7, #28]
 80120a8:	2b00      	cmp	r3, #0
 80120aa:	d1a0      	bne.n	8011fee <HAL_SPI_TransmitReceive_IT+0x122>
    }
  }

  /* Enable EOT, DXP, UDR, OVR, FRE, MODF and TSERF interrupts */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR |
 80120ac:	68fb      	ldr	r3, [r7, #12]
 80120ae:	681b      	ldr	r3, [r3, #0]
 80120b0:	6919      	ldr	r1, [r3, #16]
 80120b2:	68fb      	ldr	r3, [r7, #12]
 80120b4:	681a      	ldr	r2, [r3, #0]
 80120b6:	f240 736c 	movw	r3, #1900	; 0x76c
 80120ba:	430b      	orrs	r3, r1
 80120bc:	6113      	str	r3, [r2, #16]
                             SPI_IT_FRE | SPI_IT_MODF | SPI_IT_TSERF));

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80120be:	68fb      	ldr	r3, [r7, #12]
 80120c0:	685b      	ldr	r3, [r3, #4]
 80120c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80120c6:	d107      	bne.n	80120d8 <HAL_SPI_TransmitReceive_IT+0x20c>
  {
    /* Start Master transfer */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80120c8:	68fb      	ldr	r3, [r7, #12]
 80120ca:	681b      	ldr	r3, [r3, #0]
 80120cc:	681a      	ldr	r2, [r3, #0]
 80120ce:	68fb      	ldr	r3, [r7, #12]
 80120d0:	681b      	ldr	r3, [r3, #0]
 80120d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80120d6:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80120d8:	68fb      	ldr	r3, [r7, #12]
 80120da:	2200      	movs	r2, #0
 80120dc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
  return errorcode;
 80120e0:	7efb      	ldrb	r3, [r7, #27]
}
 80120e2:	4618      	mov	r0, r3
 80120e4:	3724      	adds	r7, #36	; 0x24
 80120e6:	46bd      	mov	sp, r7
 80120e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120ec:	4770      	bx	lr
 80120ee:	bf00      	nop
 80120f0:	08012753 	.word	0x08012753
 80120f4:	08012643 	.word	0x08012643
 80120f8:	080125e3 	.word	0x080125e3
 80120fc:	080126f5 	.word	0x080126f5
 8012100:	08012585 	.word	0x08012585
 8012104:	0801269b 	.word	0x0801269b
 8012108:	ffff0000 	.word	0xffff0000

0801210c <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 801210c:	b580      	push	{r7, lr}
 801210e:	b08a      	sub	sp, #40	; 0x28
 8012110:	af00      	add	r7, sp, #0
 8012112:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8012114:	687b      	ldr	r3, [r7, #4]
 8012116:	681b      	ldr	r3, [r3, #0]
 8012118:	691b      	ldr	r3, [r3, #16]
 801211a:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 801211c:	687b      	ldr	r3, [r7, #4]
 801211e:	681b      	ldr	r3, [r3, #0]
 8012120:	695b      	ldr	r3, [r3, #20]
 8012122:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8012124:	6a3a      	ldr	r2, [r7, #32]
 8012126:	69fb      	ldr	r3, [r7, #28]
 8012128:	4013      	ands	r3, r2
 801212a:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 801212c:	687b      	ldr	r3, [r7, #4]
 801212e:	681b      	ldr	r3, [r3, #0]
 8012130:	689b      	ldr	r3, [r3, #8]
 8012132:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8012134:	2300      	movs	r3, #0
 8012136:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8012138:	687b      	ldr	r3, [r7, #4]
 801213a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 801213e:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8012140:	687b      	ldr	r3, [r7, #4]
 8012142:	681b      	ldr	r3, [r3, #0]
 8012144:	3330      	adds	r3, #48	; 0x30
 8012146:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8012148:	69fb      	ldr	r3, [r7, #28]
 801214a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801214e:	2b00      	cmp	r3, #0
 8012150:	d012      	beq.n	8012178 <HAL_SPI_IRQHandler+0x6c>
 8012152:	6a3b      	ldr	r3, [r7, #32]
 8012154:	f003 0308 	and.w	r3, r3, #8
 8012158:	2b00      	cmp	r3, #0
 801215a:	d00d      	beq.n	8012178 <HAL_SPI_IRQHandler+0x6c>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 801215c:	687b      	ldr	r3, [r7, #4]
 801215e:	681b      	ldr	r3, [r3, #0]
 8012160:	699a      	ldr	r2, [r3, #24]
 8012162:	687b      	ldr	r3, [r7, #4]
 8012164:	681b      	ldr	r3, [r3, #0]
 8012166:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801216a:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
 801216c:	687b      	ldr	r3, [r7, #4]
 801216e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8012172:	6878      	ldr	r0, [r7, #4]
 8012174:	4798      	blx	r3
#else
    HAL_SPI_SuspendCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 8012176:	e19c      	b.n	80124b2 <HAL_SPI_IRQHandler+0x3a6>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8012178:	69bb      	ldr	r3, [r7, #24]
 801217a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801217e:	2b00      	cmp	r3, #0
 8012180:	d113      	bne.n	80121aa <HAL_SPI_IRQHandler+0x9e>
 8012182:	69bb      	ldr	r3, [r7, #24]
 8012184:	f003 0320 	and.w	r3, r3, #32
 8012188:	2b00      	cmp	r3, #0
 801218a:	d10e      	bne.n	80121aa <HAL_SPI_IRQHandler+0x9e>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 801218c:	69bb      	ldr	r3, [r7, #24]
 801218e:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8012192:	2b00      	cmp	r3, #0
 8012194:	d009      	beq.n	80121aa <HAL_SPI_IRQHandler+0x9e>
  {
    hspi->TxISR(hspi);
 8012196:	687b      	ldr	r3, [r7, #4]
 8012198:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801219a:	6878      	ldr	r0, [r7, #4]
 801219c:	4798      	blx	r3
    hspi->RxISR(hspi);
 801219e:	687b      	ldr	r3, [r7, #4]
 80121a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80121a2:	6878      	ldr	r0, [r7, #4]
 80121a4:	4798      	blx	r3
    handled = 1UL;
 80121a6:	2301      	movs	r3, #1
 80121a8:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 80121aa:	69bb      	ldr	r3, [r7, #24]
 80121ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80121b0:	2b00      	cmp	r3, #0
 80121b2:	d10f      	bne.n	80121d4 <HAL_SPI_IRQHandler+0xc8>
 80121b4:	69bb      	ldr	r3, [r7, #24]
 80121b6:	f003 0301 	and.w	r3, r3, #1
 80121ba:	2b00      	cmp	r3, #0
 80121bc:	d00a      	beq.n	80121d4 <HAL_SPI_IRQHandler+0xc8>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 80121be:	69bb      	ldr	r3, [r7, #24]
 80121c0:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 80121c4:	2b00      	cmp	r3, #0
 80121c6:	d105      	bne.n	80121d4 <HAL_SPI_IRQHandler+0xc8>
  {
    hspi->RxISR(hspi);
 80121c8:	687b      	ldr	r3, [r7, #4]
 80121ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80121cc:	6878      	ldr	r0, [r7, #4]
 80121ce:	4798      	blx	r3
    handled = 1UL;
 80121d0:	2301      	movs	r3, #1
 80121d2:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 80121d4:	69bb      	ldr	r3, [r7, #24]
 80121d6:	f003 0320 	and.w	r3, r3, #32
 80121da:	2b00      	cmp	r3, #0
 80121dc:	d10f      	bne.n	80121fe <HAL_SPI_IRQHandler+0xf2>
 80121de:	69bb      	ldr	r3, [r7, #24]
 80121e0:	f003 0302 	and.w	r3, r3, #2
 80121e4:	2b00      	cmp	r3, #0
 80121e6:	d00a      	beq.n	80121fe <HAL_SPI_IRQHandler+0xf2>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 80121e8:	69bb      	ldr	r3, [r7, #24]
 80121ea:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 80121ee:	2b00      	cmp	r3, #0
 80121f0:	d105      	bne.n	80121fe <HAL_SPI_IRQHandler+0xf2>
  {
    hspi->TxISR(hspi);
 80121f2:	687b      	ldr	r3, [r7, #4]
 80121f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80121f6:	6878      	ldr	r0, [r7, #4]
 80121f8:	4798      	blx	r3
    handled = 1UL;
 80121fa:	2301      	movs	r3, #1
 80121fc:	627b      	str	r3, [r7, #36]	; 0x24
    hspi->Reload.Requested = 0UL;
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 80121fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012200:	2b00      	cmp	r3, #0
 8012202:	f040 8151 	bne.w	80124a8 <HAL_SPI_IRQHandler+0x39c>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8012206:	69bb      	ldr	r3, [r7, #24]
 8012208:	f003 0308 	and.w	r3, r3, #8
 801220c:	2b00      	cmp	r3, #0
 801220e:	f000 8093 	beq.w	8012338 <HAL_SPI_IRQHandler+0x22c>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8012212:	687b      	ldr	r3, [r7, #4]
 8012214:	681b      	ldr	r3, [r3, #0]
 8012216:	699a      	ldr	r2, [r3, #24]
 8012218:	687b      	ldr	r3, [r7, #4]
 801221a:	681b      	ldr	r3, [r3, #0]
 801221c:	f042 0208 	orr.w	r2, r2, #8
 8012220:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8012222:	687b      	ldr	r3, [r7, #4]
 8012224:	681b      	ldr	r3, [r3, #0]
 8012226:	699a      	ldr	r2, [r3, #24]
 8012228:	687b      	ldr	r3, [r7, #4]
 801222a:	681b      	ldr	r3, [r3, #0]
 801222c:	f042 0210 	orr.w	r2, r2, #16
 8012230:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8012232:	687b      	ldr	r3, [r7, #4]
 8012234:	681b      	ldr	r3, [r3, #0]
 8012236:	699a      	ldr	r2, [r3, #24]
 8012238:	687b      	ldr	r3, [r7, #4]
 801223a:	681b      	ldr	r3, [r3, #0]
 801223c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8012240:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8012242:	687b      	ldr	r3, [r7, #4]
 8012244:	681b      	ldr	r3, [r3, #0]
 8012246:	691a      	ldr	r2, [r3, #16]
 8012248:	687b      	ldr	r3, [r7, #4]
 801224a:	681b      	ldr	r3, [r3, #0]
 801224c:	f022 0208 	bic.w	r2, r2, #8
 8012250:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8012252:	687b      	ldr	r3, [r7, #4]
 8012254:	681b      	ldr	r3, [r3, #0]
 8012256:	689b      	ldr	r3, [r3, #8]
 8012258:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 801225c:	2b00      	cmp	r3, #0
 801225e:	d13d      	bne.n	80122dc <HAL_SPI_IRQHandler+0x1d0>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8012260:	e036      	b.n	80122d0 <HAL_SPI_IRQHandler+0x1c4>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8012262:	687b      	ldr	r3, [r7, #4]
 8012264:	68db      	ldr	r3, [r3, #12]
 8012266:	2b0f      	cmp	r3, #15
 8012268:	d90b      	bls.n	8012282 <HAL_SPI_IRQHandler+0x176>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 801226a:	687b      	ldr	r3, [r7, #4]
 801226c:	681a      	ldr	r2, [r3, #0]
 801226e:	687b      	ldr	r3, [r7, #4]
 8012270:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012272:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8012274:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8012276:	687b      	ldr	r3, [r7, #4]
 8012278:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801227a:	1d1a      	adds	r2, r3, #4
 801227c:	687b      	ldr	r3, [r7, #4]
 801227e:	665a      	str	r2, [r3, #100]	; 0x64
 8012280:	e01d      	b.n	80122be <HAL_SPI_IRQHandler+0x1b2>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8012282:	687b      	ldr	r3, [r7, #4]
 8012284:	68db      	ldr	r3, [r3, #12]
 8012286:	2b07      	cmp	r3, #7
 8012288:	d90b      	bls.n	80122a2 <HAL_SPI_IRQHandler+0x196>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 801228a:	687b      	ldr	r3, [r7, #4]
 801228c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801228e:	68fa      	ldr	r2, [r7, #12]
 8012290:	8812      	ldrh	r2, [r2, #0]
 8012292:	b292      	uxth	r2, r2
 8012294:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8012296:	687b      	ldr	r3, [r7, #4]
 8012298:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801229a:	1c9a      	adds	r2, r3, #2
 801229c:	687b      	ldr	r3, [r7, #4]
 801229e:	665a      	str	r2, [r3, #100]	; 0x64
 80122a0:	e00d      	b.n	80122be <HAL_SPI_IRQHandler+0x1b2>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80122a2:	687b      	ldr	r3, [r7, #4]
 80122a4:	681b      	ldr	r3, [r3, #0]
 80122a6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80122aa:	687b      	ldr	r3, [r7, #4]
 80122ac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80122ae:	7812      	ldrb	r2, [r2, #0]
 80122b0:	b2d2      	uxtb	r2, r2
 80122b2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80122b4:	687b      	ldr	r3, [r7, #4]
 80122b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80122b8:	1c5a      	adds	r2, r3, #1
 80122ba:	687b      	ldr	r3, [r7, #4]
 80122bc:	665a      	str	r2, [r3, #100]	; 0x64
        }

        hspi->RxXferCount--;
 80122be:	687b      	ldr	r3, [r7, #4]
 80122c0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80122c4:	b29b      	uxth	r3, r3
 80122c6:	3b01      	subs	r3, #1
 80122c8:	b29a      	uxth	r2, r3
 80122ca:	687b      	ldr	r3, [r7, #4]
 80122cc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      while (hspi->RxXferCount != 0UL)
 80122d0:	687b      	ldr	r3, [r7, #4]
 80122d2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80122d6:	b29b      	uxth	r3, r3
 80122d8:	2b00      	cmp	r3, #0
 80122da:	d1c2      	bne.n	8012262 <HAL_SPI_IRQHandler+0x156>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 80122dc:	6878      	ldr	r0, [r7, #4]
 80122de:	f000 fa65 	bl	80127ac <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 80122e2:	687b      	ldr	r3, [r7, #4]
 80122e4:	2201      	movs	r2, #1
 80122e6:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80122ea:	687b      	ldr	r3, [r7, #4]
 80122ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80122f0:	2b00      	cmp	r3, #0
 80122f2:	d005      	beq.n	8012300 <HAL_SPI_IRQHandler+0x1f4>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
 80122f4:	687b      	ldr	r3, [r7, #4]
 80122f6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80122fa:	6878      	ldr	r0, [r7, #4]
 80122fc:	4798      	blx	r3
#else
      HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80122fe:	e0d8      	b.n	80124b2 <HAL_SPI_IRQHandler+0x3a6>
    }

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8012300:	7cfb      	ldrb	r3, [r7, #19]
 8012302:	2b05      	cmp	r3, #5
 8012304:	d105      	bne.n	8012312 <HAL_SPI_IRQHandler+0x206>
    {
      hspi->TxRxCpltCallback(hspi);
 8012306:	687b      	ldr	r3, [r7, #4]
 8012308:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801230c:	6878      	ldr	r0, [r7, #4]
 801230e:	4798      	blx	r3
    else
    {
      /* End of the appropriate call */
    }

    return;
 8012310:	e0cc      	b.n	80124ac <HAL_SPI_IRQHandler+0x3a0>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8012312:	7cfb      	ldrb	r3, [r7, #19]
 8012314:	2b04      	cmp	r3, #4
 8012316:	d105      	bne.n	8012324 <HAL_SPI_IRQHandler+0x218>
      hspi->RxCpltCallback(hspi);
 8012318:	687b      	ldr	r3, [r7, #4]
 801231a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801231e:	6878      	ldr	r0, [r7, #4]
 8012320:	4798      	blx	r3
    return;
 8012322:	e0c3      	b.n	80124ac <HAL_SPI_IRQHandler+0x3a0>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8012324:	7cfb      	ldrb	r3, [r7, #19]
 8012326:	2b03      	cmp	r3, #3
 8012328:	f040 80c0 	bne.w	80124ac <HAL_SPI_IRQHandler+0x3a0>
      hspi->TxCpltCallback(hspi);
 801232c:	687b      	ldr	r3, [r7, #4]
 801232e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8012332:	6878      	ldr	r0, [r7, #4]
 8012334:	4798      	blx	r3
    return;
 8012336:	e0b9      	b.n	80124ac <HAL_SPI_IRQHandler+0x3a0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8012338:	69bb      	ldr	r3, [r7, #24]
 801233a:	f403 7358 	and.w	r3, r3, #864	; 0x360
 801233e:	2b00      	cmp	r3, #0
 8012340:	f000 80b7 	beq.w	80124b2 <HAL_SPI_IRQHandler+0x3a6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8012344:	69bb      	ldr	r3, [r7, #24]
 8012346:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801234a:	2b00      	cmp	r3, #0
 801234c:	d00f      	beq.n	801236e <HAL_SPI_IRQHandler+0x262>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 801234e:	687b      	ldr	r3, [r7, #4]
 8012350:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012354:	f043 0204 	orr.w	r2, r3, #4
 8012358:	687b      	ldr	r3, [r7, #4]
 801235a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 801235e:	687b      	ldr	r3, [r7, #4]
 8012360:	681b      	ldr	r3, [r3, #0]
 8012362:	699a      	ldr	r2, [r3, #24]
 8012364:	687b      	ldr	r3, [r7, #4]
 8012366:	681b      	ldr	r3, [r3, #0]
 8012368:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801236c:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 801236e:	69bb      	ldr	r3, [r7, #24]
 8012370:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8012374:	2b00      	cmp	r3, #0
 8012376:	d00f      	beq.n	8012398 <HAL_SPI_IRQHandler+0x28c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8012378:	687b      	ldr	r3, [r7, #4]
 801237a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801237e:	f043 0201 	orr.w	r2, r3, #1
 8012382:	687b      	ldr	r3, [r7, #4]
 8012384:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8012388:	687b      	ldr	r3, [r7, #4]
 801238a:	681b      	ldr	r3, [r3, #0]
 801238c:	699a      	ldr	r2, [r3, #24]
 801238e:	687b      	ldr	r3, [r7, #4]
 8012390:	681b      	ldr	r3, [r3, #0]
 8012392:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8012396:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8012398:	69bb      	ldr	r3, [r7, #24]
 801239a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801239e:	2b00      	cmp	r3, #0
 80123a0:	d00f      	beq.n	80123c2 <HAL_SPI_IRQHandler+0x2b6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80123a2:	687b      	ldr	r3, [r7, #4]
 80123a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80123a8:	f043 0208 	orr.w	r2, r3, #8
 80123ac:	687b      	ldr	r3, [r7, #4]
 80123ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80123b2:	687b      	ldr	r3, [r7, #4]
 80123b4:	681b      	ldr	r3, [r3, #0]
 80123b6:	699a      	ldr	r2, [r3, #24]
 80123b8:	687b      	ldr	r3, [r7, #4]
 80123ba:	681b      	ldr	r3, [r3, #0]
 80123bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80123c0:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 80123c2:	69bb      	ldr	r3, [r7, #24]
 80123c4:	f003 0320 	and.w	r3, r3, #32
 80123c8:	2b00      	cmp	r3, #0
 80123ca:	d00f      	beq.n	80123ec <HAL_SPI_IRQHandler+0x2e0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80123cc:	687b      	ldr	r3, [r7, #4]
 80123ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80123d2:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80123d6:	687b      	ldr	r3, [r7, #4]
 80123d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80123dc:	687b      	ldr	r3, [r7, #4]
 80123de:	681b      	ldr	r3, [r3, #0]
 80123e0:	699a      	ldr	r2, [r3, #24]
 80123e2:	687b      	ldr	r3, [r7, #4]
 80123e4:	681b      	ldr	r3, [r3, #0]
 80123e6:	f042 0220 	orr.w	r2, r2, #32
 80123ea:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80123ec:	687b      	ldr	r3, [r7, #4]
 80123ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80123f2:	2b00      	cmp	r3, #0
 80123f4:	d05c      	beq.n	80124b0 <HAL_SPI_IRQHandler+0x3a4>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 80123f6:	687b      	ldr	r3, [r7, #4]
 80123f8:	681b      	ldr	r3, [r3, #0]
 80123fa:	681a      	ldr	r2, [r3, #0]
 80123fc:	687b      	ldr	r3, [r7, #4]
 80123fe:	681b      	ldr	r3, [r3, #0]
 8012400:	f022 0201 	bic.w	r2, r2, #1
 8012404:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 8012406:	687b      	ldr	r3, [r7, #4]
 8012408:	681b      	ldr	r3, [r3, #0]
 801240a:	6919      	ldr	r1, [r3, #16]
 801240c:	687b      	ldr	r3, [r7, #4]
 801240e:	681a      	ldr	r2, [r3, #0]
 8012410:	4b29      	ldr	r3, [pc, #164]	; (80124b8 <HAL_SPI_IRQHandler+0x3ac>)
 8012412:	400b      	ands	r3, r1
 8012414:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8012416:	697b      	ldr	r3, [r7, #20]
 8012418:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 801241c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8012420:	d138      	bne.n	8012494 <HAL_SPI_IRQHandler+0x388>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8012422:	687b      	ldr	r3, [r7, #4]
 8012424:	681b      	ldr	r3, [r3, #0]
 8012426:	689a      	ldr	r2, [r3, #8]
 8012428:	687b      	ldr	r3, [r7, #4]
 801242a:	681b      	ldr	r3, [r3, #0]
 801242c:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8012430:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8012432:	687b      	ldr	r3, [r7, #4]
 8012434:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012436:	2b00      	cmp	r3, #0
 8012438:	d013      	beq.n	8012462 <HAL_SPI_IRQHandler+0x356>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 801243a:	687b      	ldr	r3, [r7, #4]
 801243c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801243e:	4a1f      	ldr	r2, [pc, #124]	; (80124bc <HAL_SPI_IRQHandler+0x3b0>)
 8012440:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8012442:	687b      	ldr	r3, [r7, #4]
 8012444:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012446:	4618      	mov	r0, r3
 8012448:	f7fa f89a 	bl	800c580 <HAL_DMA_Abort_IT>
 801244c:	4603      	mov	r3, r0
 801244e:	2b00      	cmp	r3, #0
 8012450:	d007      	beq.n	8012462 <HAL_SPI_IRQHandler+0x356>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8012452:	687b      	ldr	r3, [r7, #4]
 8012454:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012458:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 801245c:	687b      	ldr	r3, [r7, #4]
 801245e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8012462:	687b      	ldr	r3, [r7, #4]
 8012464:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012466:	2b00      	cmp	r3, #0
 8012468:	d022      	beq.n	80124b0 <HAL_SPI_IRQHandler+0x3a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 801246a:	687b      	ldr	r3, [r7, #4]
 801246c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801246e:	4a13      	ldr	r2, [pc, #76]	; (80124bc <HAL_SPI_IRQHandler+0x3b0>)
 8012470:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8012472:	687b      	ldr	r3, [r7, #4]
 8012474:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012476:	4618      	mov	r0, r3
 8012478:	f7fa f882 	bl	800c580 <HAL_DMA_Abort_IT>
 801247c:	4603      	mov	r3, r0
 801247e:	2b00      	cmp	r3, #0
 8012480:	d016      	beq.n	80124b0 <HAL_SPI_IRQHandler+0x3a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8012482:	687b      	ldr	r3, [r7, #4]
 8012484:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012488:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 801248c:	687b      	ldr	r3, [r7, #4]
 801248e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8012492:	e00d      	b.n	80124b0 <HAL_SPI_IRQHandler+0x3a4>
        hspi->State = HAL_SPI_STATE_READY;
 8012494:	687b      	ldr	r3, [r7, #4]
 8012496:	2201      	movs	r2, #1
 8012498:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        hspi->ErrorCallback(hspi);
 801249c:	687b      	ldr	r3, [r7, #4]
 801249e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80124a2:	6878      	ldr	r0, [r7, #4]
 80124a4:	4798      	blx	r3
    return;
 80124a6:	e003      	b.n	80124b0 <HAL_SPI_IRQHandler+0x3a4>
    return;
 80124a8:	bf00      	nop
 80124aa:	e002      	b.n	80124b2 <HAL_SPI_IRQHandler+0x3a6>
    return;
 80124ac:	bf00      	nop
 80124ae:	e000      	b.n	80124b2 <HAL_SPI_IRQHandler+0x3a6>
    return;
 80124b0:	bf00      	nop
  }
}
 80124b2:	3728      	adds	r7, #40	; 0x28
 80124b4:	46bd      	mov	sp, r7
 80124b6:	bd80      	pop	{r7, pc}
 80124b8:	fffffc94 	.word	0xfffffc94
 80124bc:	0801254d 	.word	0x0801254d

080124c0 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80124c0:	b480      	push	{r7}
 80124c2:	b083      	sub	sp, #12
 80124c4:	af00      	add	r7, sp, #0
 80124c6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 80124c8:	bf00      	nop
 80124ca:	370c      	adds	r7, #12
 80124cc:	46bd      	mov	sp, r7
 80124ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124d2:	4770      	bx	lr

080124d4 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80124d4:	b480      	push	{r7}
 80124d6:	b083      	sub	sp, #12
 80124d8:	af00      	add	r7, sp, #0
 80124da:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80124dc:	bf00      	nop
 80124de:	370c      	adds	r7, #12
 80124e0:	46bd      	mov	sp, r7
 80124e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124e6:	4770      	bx	lr

080124e8 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80124e8:	b480      	push	{r7}
 80124ea:	b083      	sub	sp, #12
 80124ec:	af00      	add	r7, sp, #0
 80124ee:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80124f0:	bf00      	nop
 80124f2:	370c      	adds	r7, #12
 80124f4:	46bd      	mov	sp, r7
 80124f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124fa:	4770      	bx	lr

080124fc <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80124fc:	b480      	push	{r7}
 80124fe:	b083      	sub	sp, #12
 8012500:	af00      	add	r7, sp, #0
 8012502:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8012504:	bf00      	nop
 8012506:	370c      	adds	r7, #12
 8012508:	46bd      	mov	sp, r7
 801250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801250e:	4770      	bx	lr

08012510 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8012510:	b480      	push	{r7}
 8012512:	b083      	sub	sp, #12
 8012514:	af00      	add	r7, sp, #0
 8012516:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8012518:	bf00      	nop
 801251a:	370c      	adds	r7, #12
 801251c:	46bd      	mov	sp, r7
 801251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012522:	4770      	bx	lr

08012524 <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi)
{
 8012524:	b480      	push	{r7}
 8012526:	b083      	sub	sp, #12
 8012528:	af00      	add	r7, sp, #0
 801252a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 801252c:	bf00      	nop
 801252e:	370c      	adds	r7, #12
 8012530:	46bd      	mov	sp, r7
 8012532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012536:	4770      	bx	lr

08012538 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi)
{
 8012538:	b480      	push	{r7}
 801253a:	b083      	sub	sp, #12
 801253c:	af00      	add	r7, sp, #0
 801253e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 8012540:	bf00      	nop
 8012542:	370c      	adds	r7, #12
 8012544:	46bd      	mov	sp, r7
 8012546:	f85d 7b04 	ldr.w	r7, [sp], #4
 801254a:	4770      	bx	lr

0801254c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801254c:	b580      	push	{r7, lr}
 801254e:	b084      	sub	sp, #16
 8012550:	af00      	add	r7, sp, #0
 8012552:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8012554:	687b      	ldr	r3, [r7, #4]
 8012556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012558:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 801255a:	68fb      	ldr	r3, [r7, #12]
 801255c:	2200      	movs	r2, #0
 801255e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8012562:	68fb      	ldr	r3, [r7, #12]
 8012564:	2200      	movs	r2, #0
 8012566:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 801256a:	68fb      	ldr	r3, [r7, #12]
 801256c:	2201      	movs	r2, #1
 801256e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
 8012572:	68fb      	ldr	r3, [r7, #12]
 8012574:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8012578:	68f8      	ldr	r0, [r7, #12]
 801257a:	4798      	blx	r3
#else
  HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 801257c:	bf00      	nop
 801257e:	3710      	adds	r7, #16
 8012580:	46bd      	mov	sp, r7
 8012582:	bd80      	pop	{r7, pc}

08012584 <SPI_RxISR_8BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(SPI_HandleTypeDef *hspi)
{
 8012584:	b480      	push	{r7}
 8012586:	b083      	sub	sp, #12
 8012588:	af00      	add	r7, sp, #0
 801258a:	6078      	str	r0, [r7, #4]
  /* Receive data in 8 Bit mode */
  *((uint8_t *)hspi->pRxBuffPtr) = (*(__IO uint8_t *)&hspi->Instance->RXDR);
 801258c:	687b      	ldr	r3, [r7, #4]
 801258e:	681b      	ldr	r3, [r3, #0]
 8012590:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8012594:	687b      	ldr	r3, [r7, #4]
 8012596:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012598:	7812      	ldrb	r2, [r2, #0]
 801259a:	b2d2      	uxtb	r2, r2
 801259c:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint8_t);
 801259e:	687b      	ldr	r3, [r7, #4]
 80125a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80125a2:	1c5a      	adds	r2, r3, #1
 80125a4:	687b      	ldr	r3, [r7, #4]
 80125a6:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount--;
 80125a8:	687b      	ldr	r3, [r7, #4]
 80125aa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80125ae:	b29b      	uxth	r3, r3
 80125b0:	3b01      	subs	r3, #1
 80125b2:	b29a      	uxth	r2, r3
 80125b4:	687b      	ldr	r3, [r7, #4]
 80125b6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 80125ba:	687b      	ldr	r3, [r7, #4]
 80125bc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80125c0:	b29b      	uxth	r3, r3
 80125c2:	2b00      	cmp	r3, #0
 80125c4:	d107      	bne.n	80125d6 <SPI_RxISR_8BIT+0x52>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 80125c6:	687b      	ldr	r3, [r7, #4]
 80125c8:	681b      	ldr	r3, [r3, #0]
 80125ca:	691a      	ldr	r2, [r3, #16]
 80125cc:	687b      	ldr	r3, [r7, #4]
 80125ce:	681b      	ldr	r3, [r3, #0]
 80125d0:	f022 0201 	bic.w	r2, r2, #1
 80125d4:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 80125d6:	bf00      	nop
 80125d8:	370c      	adds	r7, #12
 80125da:	46bd      	mov	sp, r7
 80125dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125e0:	4770      	bx	lr

080125e2 <SPI_RxISR_16BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(SPI_HandleTypeDef *hspi)
{
 80125e2:	b480      	push	{r7}
 80125e4:	b085      	sub	sp, #20
 80125e6:	af00      	add	r7, sp, #0
 80125e8:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80125ea:	687b      	ldr	r3, [r7, #4]
 80125ec:	681b      	ldr	r3, [r3, #0]
 80125ee:	3330      	adds	r3, #48	; 0x30
 80125f0:	60fb      	str	r3, [r7, #12]

  *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80125f2:	687b      	ldr	r3, [r7, #4]
 80125f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80125f6:	68fa      	ldr	r2, [r7, #12]
 80125f8:	8812      	ldrh	r2, [r2, #0]
 80125fa:	b292      	uxth	r2, r2
 80125fc:	801a      	strh	r2, [r3, #0]
#else
  *((uint16_t *)hspi->pRxBuffPtr) = (*(__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80125fe:	687b      	ldr	r3, [r7, #4]
 8012600:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012602:	1c9a      	adds	r2, r3, #2
 8012604:	687b      	ldr	r3, [r7, #4]
 8012606:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount--;
 8012608:	687b      	ldr	r3, [r7, #4]
 801260a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 801260e:	b29b      	uxth	r3, r3
 8012610:	3b01      	subs	r3, #1
 8012612:	b29a      	uxth	r2, r3
 8012614:	687b      	ldr	r3, [r7, #4]
 8012616:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 801261a:	687b      	ldr	r3, [r7, #4]
 801261c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8012620:	b29b      	uxth	r3, r3
 8012622:	2b00      	cmp	r3, #0
 8012624:	d107      	bne.n	8012636 <SPI_RxISR_16BIT+0x54>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 8012626:	687b      	ldr	r3, [r7, #4]
 8012628:	681b      	ldr	r3, [r3, #0]
 801262a:	691a      	ldr	r2, [r3, #16]
 801262c:	687b      	ldr	r3, [r7, #4]
 801262e:	681b      	ldr	r3, [r3, #0]
 8012630:	f022 0201 	bic.w	r2, r2, #1
 8012634:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8012636:	bf00      	nop
 8012638:	3714      	adds	r7, #20
 801263a:	46bd      	mov	sp, r7
 801263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012640:	4770      	bx	lr

08012642 <SPI_RxISR_32BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_32BIT(SPI_HandleTypeDef *hspi)
{
 8012642:	b480      	push	{r7}
 8012644:	b083      	sub	sp, #12
 8012646:	af00      	add	r7, sp, #0
 8012648:	6078      	str	r0, [r7, #4]
  /* Receive data in 32 Bit mode */
  *((uint32_t *)hspi->pRxBuffPtr) = (*(__IO uint32_t *)&hspi->Instance->RXDR);
 801264a:	687b      	ldr	r3, [r7, #4]
 801264c:	681a      	ldr	r2, [r3, #0]
 801264e:	687b      	ldr	r3, [r7, #4]
 8012650:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012652:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8012654:	601a      	str	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint32_t);
 8012656:	687b      	ldr	r3, [r7, #4]
 8012658:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801265a:	1d1a      	adds	r2, r3, #4
 801265c:	687b      	ldr	r3, [r7, #4]
 801265e:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount--;
 8012660:	687b      	ldr	r3, [r7, #4]
 8012662:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8012666:	b29b      	uxth	r3, r3
 8012668:	3b01      	subs	r3, #1
 801266a:	b29a      	uxth	r2, r3
 801266c:	687b      	ldr	r3, [r7, #4]
 801266e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 8012672:	687b      	ldr	r3, [r7, #4]
 8012674:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8012678:	b29b      	uxth	r3, r3
 801267a:	2b00      	cmp	r3, #0
 801267c:	d107      	bne.n	801268e <SPI_RxISR_32BIT+0x4c>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 801267e:	687b      	ldr	r3, [r7, #4]
 8012680:	681b      	ldr	r3, [r3, #0]
 8012682:	691a      	ldr	r2, [r3, #16]
 8012684:	687b      	ldr	r3, [r7, #4]
 8012686:	681b      	ldr	r3, [r3, #0]
 8012688:	f022 0201 	bic.w	r2, r2, #1
 801268c:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 801268e:	bf00      	nop
 8012690:	370c      	adds	r7, #12
 8012692:	46bd      	mov	sp, r7
 8012694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012698:	4770      	bx	lr

0801269a <SPI_TxISR_8BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(SPI_HandleTypeDef *hspi)
{
 801269a:	b480      	push	{r7}
 801269c:	b083      	sub	sp, #12
 801269e:	af00      	add	r7, sp, #0
 80126a0:	6078      	str	r0, [r7, #4]
  /* Transmit data in 8 Bit mode */
  *(__IO uint8_t *)&hspi->Instance->TXDR = *((const uint8_t *)hspi->pTxBuffPtr);
 80126a2:	687b      	ldr	r3, [r7, #4]
 80126a4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80126a6:	687b      	ldr	r3, [r7, #4]
 80126a8:	681b      	ldr	r3, [r3, #0]
 80126aa:	3320      	adds	r3, #32
 80126ac:	7812      	ldrb	r2, [r2, #0]
 80126ae:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr += sizeof(uint8_t);
 80126b0:	687b      	ldr	r3, [r7, #4]
 80126b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80126b4:	1c5a      	adds	r2, r3, #1
 80126b6:	687b      	ldr	r3, [r7, #4]
 80126b8:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount--;
 80126ba:	687b      	ldr	r3, [r7, #4]
 80126bc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80126c0:	b29b      	uxth	r3, r3
 80126c2:	3b01      	subs	r3, #1
 80126c4:	b29a      	uxth	r2, r3
 80126c6:	687b      	ldr	r3, [r7, #4]
 80126c8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 80126cc:	687b      	ldr	r3, [r7, #4]
 80126ce:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80126d2:	b29b      	uxth	r3, r3
 80126d4:	2b00      	cmp	r3, #0
 80126d6:	d107      	bne.n	80126e8 <SPI_TxISR_8BIT+0x4e>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 80126d8:	687b      	ldr	r3, [r7, #4]
 80126da:	681b      	ldr	r3, [r3, #0]
 80126dc:	691a      	ldr	r2, [r3, #16]
 80126de:	687b      	ldr	r3, [r7, #4]
 80126e0:	681b      	ldr	r3, [r3, #0]
 80126e2:	f022 0202 	bic.w	r2, r2, #2
 80126e6:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 80126e8:	bf00      	nop
 80126ea:	370c      	adds	r7, #12
 80126ec:	46bd      	mov	sp, r7
 80126ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126f2:	4770      	bx	lr

080126f4 <SPI_TxISR_16BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(SPI_HandleTypeDef *hspi)
{
 80126f4:	b480      	push	{r7}
 80126f6:	b085      	sub	sp, #20
 80126f8:	af00      	add	r7, sp, #0
 80126fa:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80126fc:	687b      	ldr	r3, [r7, #4]
 80126fe:	681b      	ldr	r3, [r3, #0]
 8012700:	3320      	adds	r3, #32
 8012702:	60fb      	str	r3, [r7, #12]

  *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8012704:	687b      	ldr	r3, [r7, #4]
 8012706:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8012708:	881a      	ldrh	r2, [r3, #0]
 801270a:	68fb      	ldr	r3, [r7, #12]
 801270c:	801a      	strh	r2, [r3, #0]
#else
  *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
  hspi->pTxBuffPtr += sizeof(uint16_t);
 801270e:	687b      	ldr	r3, [r7, #4]
 8012710:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8012712:	1c9a      	adds	r2, r3, #2
 8012714:	687b      	ldr	r3, [r7, #4]
 8012716:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount--;
 8012718:	687b      	ldr	r3, [r7, #4]
 801271a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801271e:	b29b      	uxth	r3, r3
 8012720:	3b01      	subs	r3, #1
 8012722:	b29a      	uxth	r2, r3
 8012724:	687b      	ldr	r3, [r7, #4]
 8012726:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 801272a:	687b      	ldr	r3, [r7, #4]
 801272c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8012730:	b29b      	uxth	r3, r3
 8012732:	2b00      	cmp	r3, #0
 8012734:	d107      	bne.n	8012746 <SPI_TxISR_16BIT+0x52>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 8012736:	687b      	ldr	r3, [r7, #4]
 8012738:	681b      	ldr	r3, [r3, #0]
 801273a:	691a      	ldr	r2, [r3, #16]
 801273c:	687b      	ldr	r3, [r7, #4]
 801273e:	681b      	ldr	r3, [r3, #0]
 8012740:	f022 0202 	bic.w	r2, r2, #2
 8012744:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8012746:	bf00      	nop
 8012748:	3714      	adds	r7, #20
 801274a:	46bd      	mov	sp, r7
 801274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012750:	4770      	bx	lr

08012752 <SPI_TxISR_32BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_32BIT(SPI_HandleTypeDef *hspi)
{
 8012752:	b480      	push	{r7}
 8012754:	b083      	sub	sp, #12
 8012756:	af00      	add	r7, sp, #0
 8012758:	6078      	str	r0, [r7, #4]
  /* Transmit data in 32 Bit mode */
  *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 801275a:	687b      	ldr	r3, [r7, #4]
 801275c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 801275e:	687b      	ldr	r3, [r7, #4]
 8012760:	681b      	ldr	r3, [r3, #0]
 8012762:	6812      	ldr	r2, [r2, #0]
 8012764:	621a      	str	r2, [r3, #32]
  hspi->pTxBuffPtr += sizeof(uint32_t);
 8012766:	687b      	ldr	r3, [r7, #4]
 8012768:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801276a:	1d1a      	adds	r2, r3, #4
 801276c:	687b      	ldr	r3, [r7, #4]
 801276e:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount--;
 8012770:	687b      	ldr	r3, [r7, #4]
 8012772:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8012776:	b29b      	uxth	r3, r3
 8012778:	3b01      	subs	r3, #1
 801277a:	b29a      	uxth	r2, r3
 801277c:	687b      	ldr	r3, [r7, #4]
 801277e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 8012782:	687b      	ldr	r3, [r7, #4]
 8012784:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8012788:	b29b      	uxth	r3, r3
 801278a:	2b00      	cmp	r3, #0
 801278c:	d107      	bne.n	801279e <SPI_TxISR_32BIT+0x4c>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 801278e:	687b      	ldr	r3, [r7, #4]
 8012790:	681b      	ldr	r3, [r3, #0]
 8012792:	691a      	ldr	r2, [r3, #16]
 8012794:	687b      	ldr	r3, [r7, #4]
 8012796:	681b      	ldr	r3, [r3, #0]
 8012798:	f022 0202 	bic.w	r2, r2, #2
 801279c:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 801279e:	bf00      	nop
 80127a0:	370c      	adds	r7, #12
 80127a2:	46bd      	mov	sp, r7
 80127a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127a8:	4770      	bx	lr
	...

080127ac <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80127ac:	b480      	push	{r7}
 80127ae:	b085      	sub	sp, #20
 80127b0:	af00      	add	r7, sp, #0
 80127b2:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80127b4:	687b      	ldr	r3, [r7, #4]
 80127b6:	681b      	ldr	r3, [r3, #0]
 80127b8:	695b      	ldr	r3, [r3, #20]
 80127ba:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80127bc:	687b      	ldr	r3, [r7, #4]
 80127be:	681b      	ldr	r3, [r3, #0]
 80127c0:	699a      	ldr	r2, [r3, #24]
 80127c2:	687b      	ldr	r3, [r7, #4]
 80127c4:	681b      	ldr	r3, [r3, #0]
 80127c6:	f042 0208 	orr.w	r2, r2, #8
 80127ca:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80127cc:	687b      	ldr	r3, [r7, #4]
 80127ce:	681b      	ldr	r3, [r3, #0]
 80127d0:	699a      	ldr	r2, [r3, #24]
 80127d2:	687b      	ldr	r3, [r7, #4]
 80127d4:	681b      	ldr	r3, [r3, #0]
 80127d6:	f042 0210 	orr.w	r2, r2, #16
 80127da:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80127dc:	687b      	ldr	r3, [r7, #4]
 80127de:	681b      	ldr	r3, [r3, #0]
 80127e0:	681a      	ldr	r2, [r3, #0]
 80127e2:	687b      	ldr	r3, [r7, #4]
 80127e4:	681b      	ldr	r3, [r3, #0]
 80127e6:	f022 0201 	bic.w	r2, r2, #1
 80127ea:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80127ec:	687b      	ldr	r3, [r7, #4]
 80127ee:	681b      	ldr	r3, [r3, #0]
 80127f0:	6919      	ldr	r1, [r3, #16]
 80127f2:	687b      	ldr	r3, [r7, #4]
 80127f4:	681a      	ldr	r2, [r3, #0]
 80127f6:	4b3c      	ldr	r3, [pc, #240]	; (80128e8 <SPI_CloseTransfer+0x13c>)
 80127f8:	400b      	ands	r3, r1
 80127fa:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80127fc:	687b      	ldr	r3, [r7, #4]
 80127fe:	681b      	ldr	r3, [r3, #0]
 8012800:	689a      	ldr	r2, [r3, #8]
 8012802:	687b      	ldr	r3, [r7, #4]
 8012804:	681b      	ldr	r3, [r3, #0]
 8012806:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 801280a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 801280c:	687b      	ldr	r3, [r7, #4]
 801280e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8012812:	b2db      	uxtb	r3, r3
 8012814:	2b04      	cmp	r3, #4
 8012816:	d014      	beq.n	8012842 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8012818:	68fb      	ldr	r3, [r7, #12]
 801281a:	f003 0320 	and.w	r3, r3, #32
 801281e:	2b00      	cmp	r3, #0
 8012820:	d00f      	beq.n	8012842 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8012822:	687b      	ldr	r3, [r7, #4]
 8012824:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012828:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 801282c:	687b      	ldr	r3, [r7, #4]
 801282e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8012832:	687b      	ldr	r3, [r7, #4]
 8012834:	681b      	ldr	r3, [r3, #0]
 8012836:	699a      	ldr	r2, [r3, #24]
 8012838:	687b      	ldr	r3, [r7, #4]
 801283a:	681b      	ldr	r3, [r3, #0]
 801283c:	f042 0220 	orr.w	r2, r2, #32
 8012840:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8012842:	687b      	ldr	r3, [r7, #4]
 8012844:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8012848:	b2db      	uxtb	r3, r3
 801284a:	2b03      	cmp	r3, #3
 801284c:	d014      	beq.n	8012878 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 801284e:	68fb      	ldr	r3, [r7, #12]
 8012850:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012854:	2b00      	cmp	r3, #0
 8012856:	d00f      	beq.n	8012878 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8012858:	687b      	ldr	r3, [r7, #4]
 801285a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801285e:	f043 0204 	orr.w	r2, r3, #4
 8012862:	687b      	ldr	r3, [r7, #4]
 8012864:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8012868:	687b      	ldr	r3, [r7, #4]
 801286a:	681b      	ldr	r3, [r3, #0]
 801286c:	699a      	ldr	r2, [r3, #24]
 801286e:	687b      	ldr	r3, [r7, #4]
 8012870:	681b      	ldr	r3, [r3, #0]
 8012872:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8012876:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8012878:	68fb      	ldr	r3, [r7, #12]
 801287a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 801287e:	2b00      	cmp	r3, #0
 8012880:	d00f      	beq.n	80128a2 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8012882:	687b      	ldr	r3, [r7, #4]
 8012884:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012888:	f043 0201 	orr.w	r2, r3, #1
 801288c:	687b      	ldr	r3, [r7, #4]
 801288e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8012892:	687b      	ldr	r3, [r7, #4]
 8012894:	681b      	ldr	r3, [r3, #0]
 8012896:	699a      	ldr	r2, [r3, #24]
 8012898:	687b      	ldr	r3, [r7, #4]
 801289a:	681b      	ldr	r3, [r3, #0]
 801289c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80128a0:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 80128a2:	68fb      	ldr	r3, [r7, #12]
 80128a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80128a8:	2b00      	cmp	r3, #0
 80128aa:	d00f      	beq.n	80128cc <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80128ac:	687b      	ldr	r3, [r7, #4]
 80128ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80128b2:	f043 0208 	orr.w	r2, r3, #8
 80128b6:	687b      	ldr	r3, [r7, #4]
 80128b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80128bc:	687b      	ldr	r3, [r7, #4]
 80128be:	681b      	ldr	r3, [r3, #0]
 80128c0:	699a      	ldr	r2, [r3, #24]
 80128c2:	687b      	ldr	r3, [r7, #4]
 80128c4:	681b      	ldr	r3, [r3, #0]
 80128c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80128ca:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80128cc:	687b      	ldr	r3, [r7, #4]
 80128ce:	2200      	movs	r2, #0
 80128d0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80128d4:	687b      	ldr	r3, [r7, #4]
 80128d6:	2200      	movs	r2, #0
 80128d8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 80128dc:	bf00      	nop
 80128de:	3714      	adds	r7, #20
 80128e0:	46bd      	mov	sp, r7
 80128e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128e6:	4770      	bx	lr
 80128e8:	fffffc90 	.word	0xfffffc90

080128ec <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80128ec:	b580      	push	{r7, lr}
 80128ee:	b084      	sub	sp, #16
 80128f0:	af00      	add	r7, sp, #0
 80128f2:	60f8      	str	r0, [r7, #12]
 80128f4:	60b9      	str	r1, [r7, #8]
 80128f6:	603b      	str	r3, [r7, #0]
 80128f8:	4613      	mov	r3, r2
 80128fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80128fc:	e010      	b.n	8012920 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80128fe:	f7f7 fdd1 	bl	800a4a4 <HAL_GetTick>
 8012902:	4602      	mov	r2, r0
 8012904:	69bb      	ldr	r3, [r7, #24]
 8012906:	1ad3      	subs	r3, r2, r3
 8012908:	683a      	ldr	r2, [r7, #0]
 801290a:	429a      	cmp	r2, r3
 801290c:	d803      	bhi.n	8012916 <SPI_WaitOnFlagUntilTimeout+0x2a>
 801290e:	683b      	ldr	r3, [r7, #0]
 8012910:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012914:	d102      	bne.n	801291c <SPI_WaitOnFlagUntilTimeout+0x30>
 8012916:	683b      	ldr	r3, [r7, #0]
 8012918:	2b00      	cmp	r3, #0
 801291a:	d101      	bne.n	8012920 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 801291c:	2303      	movs	r3, #3
 801291e:	e00f      	b.n	8012940 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8012920:	68fb      	ldr	r3, [r7, #12]
 8012922:	681b      	ldr	r3, [r3, #0]
 8012924:	695a      	ldr	r2, [r3, #20]
 8012926:	68bb      	ldr	r3, [r7, #8]
 8012928:	4013      	ands	r3, r2
 801292a:	68ba      	ldr	r2, [r7, #8]
 801292c:	429a      	cmp	r2, r3
 801292e:	bf0c      	ite	eq
 8012930:	2301      	moveq	r3, #1
 8012932:	2300      	movne	r3, #0
 8012934:	b2db      	uxtb	r3, r3
 8012936:	461a      	mov	r2, r3
 8012938:	79fb      	ldrb	r3, [r7, #7]
 801293a:	429a      	cmp	r2, r3
 801293c:	d0df      	beq.n	80128fe <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 801293e:	2300      	movs	r3, #0
}
 8012940:	4618      	mov	r0, r3
 8012942:	3710      	adds	r7, #16
 8012944:	46bd      	mov	sp, r7
 8012946:	bd80      	pop	{r7, pc}

08012948 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8012948:	b480      	push	{r7}
 801294a:	b085      	sub	sp, #20
 801294c:	af00      	add	r7, sp, #0
 801294e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8012950:	687b      	ldr	r3, [r7, #4]
 8012952:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012954:	095b      	lsrs	r3, r3, #5
 8012956:	3301      	adds	r3, #1
 8012958:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 801295a:	687b      	ldr	r3, [r7, #4]
 801295c:	68db      	ldr	r3, [r3, #12]
 801295e:	3301      	adds	r3, #1
 8012960:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8012962:	68bb      	ldr	r3, [r7, #8]
 8012964:	3307      	adds	r3, #7
 8012966:	08db      	lsrs	r3, r3, #3
 8012968:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 801296a:	68bb      	ldr	r3, [r7, #8]
 801296c:	68fa      	ldr	r2, [r7, #12]
 801296e:	fb02 f303 	mul.w	r3, r2, r3
}
 8012972:	4618      	mov	r0, r3
 8012974:	3714      	adds	r7, #20
 8012976:	46bd      	mov	sp, r7
 8012978:	f85d 7b04 	ldr.w	r7, [sp], #4
 801297c:	4770      	bx	lr

0801297e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 801297e:	b580      	push	{r7, lr}
 8012980:	b082      	sub	sp, #8
 8012982:	af00      	add	r7, sp, #0
 8012984:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012986:	687b      	ldr	r3, [r7, #4]
 8012988:	2b00      	cmp	r3, #0
 801298a:	d101      	bne.n	8012990 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 801298c:	2301      	movs	r3, #1
 801298e:	e049      	b.n	8012a24 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8012990:	687b      	ldr	r3, [r7, #4]
 8012992:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8012996:	b2db      	uxtb	r3, r3
 8012998:	2b00      	cmp	r3, #0
 801299a:	d106      	bne.n	80129aa <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801299c:	687b      	ldr	r3, [r7, #4]
 801299e:	2200      	movs	r2, #0
 80129a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80129a4:	6878      	ldr	r0, [r7, #4]
 80129a6:	f7f3 fa83 	bl	8005eb0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80129aa:	687b      	ldr	r3, [r7, #4]
 80129ac:	2202      	movs	r2, #2
 80129ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80129b2:	687b      	ldr	r3, [r7, #4]
 80129b4:	681a      	ldr	r2, [r3, #0]
 80129b6:	687b      	ldr	r3, [r7, #4]
 80129b8:	3304      	adds	r3, #4
 80129ba:	4619      	mov	r1, r3
 80129bc:	4610      	mov	r0, r2
 80129be:	f000 ffa1 	bl	8013904 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80129c2:	687b      	ldr	r3, [r7, #4]
 80129c4:	2201      	movs	r2, #1
 80129c6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80129ca:	687b      	ldr	r3, [r7, #4]
 80129cc:	2201      	movs	r2, #1
 80129ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80129d2:	687b      	ldr	r3, [r7, #4]
 80129d4:	2201      	movs	r2, #1
 80129d6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80129da:	687b      	ldr	r3, [r7, #4]
 80129dc:	2201      	movs	r2, #1
 80129de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80129e2:	687b      	ldr	r3, [r7, #4]
 80129e4:	2201      	movs	r2, #1
 80129e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80129ea:	687b      	ldr	r3, [r7, #4]
 80129ec:	2201      	movs	r2, #1
 80129ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80129f2:	687b      	ldr	r3, [r7, #4]
 80129f4:	2201      	movs	r2, #1
 80129f6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80129fa:	687b      	ldr	r3, [r7, #4]
 80129fc:	2201      	movs	r2, #1
 80129fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8012a02:	687b      	ldr	r3, [r7, #4]
 8012a04:	2201      	movs	r2, #1
 8012a06:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8012a0a:	687b      	ldr	r3, [r7, #4]
 8012a0c:	2201      	movs	r2, #1
 8012a0e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8012a12:	687b      	ldr	r3, [r7, #4]
 8012a14:	2201      	movs	r2, #1
 8012a16:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8012a1a:	687b      	ldr	r3, [r7, #4]
 8012a1c:	2201      	movs	r2, #1
 8012a1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8012a22:	2300      	movs	r3, #0
}
 8012a24:	4618      	mov	r0, r3
 8012a26:	3708      	adds	r7, #8
 8012a28:	46bd      	mov	sp, r7
 8012a2a:	bd80      	pop	{r7, pc}

08012a2c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8012a2c:	b480      	push	{r7}
 8012a2e:	b085      	sub	sp, #20
 8012a30:	af00      	add	r7, sp, #0
 8012a32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8012a34:	687b      	ldr	r3, [r7, #4]
 8012a36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8012a3a:	b2db      	uxtb	r3, r3
 8012a3c:	2b01      	cmp	r3, #1
 8012a3e:	d001      	beq.n	8012a44 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8012a40:	2301      	movs	r3, #1
 8012a42:	e04c      	b.n	8012ade <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012a44:	687b      	ldr	r3, [r7, #4]
 8012a46:	2202      	movs	r2, #2
 8012a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012a4c:	687b      	ldr	r3, [r7, #4]
 8012a4e:	681b      	ldr	r3, [r3, #0]
 8012a50:	4a26      	ldr	r2, [pc, #152]	; (8012aec <HAL_TIM_Base_Start+0xc0>)
 8012a52:	4293      	cmp	r3, r2
 8012a54:	d022      	beq.n	8012a9c <HAL_TIM_Base_Start+0x70>
 8012a56:	687b      	ldr	r3, [r7, #4]
 8012a58:	681b      	ldr	r3, [r3, #0]
 8012a5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8012a5e:	d01d      	beq.n	8012a9c <HAL_TIM_Base_Start+0x70>
 8012a60:	687b      	ldr	r3, [r7, #4]
 8012a62:	681b      	ldr	r3, [r3, #0]
 8012a64:	4a22      	ldr	r2, [pc, #136]	; (8012af0 <HAL_TIM_Base_Start+0xc4>)
 8012a66:	4293      	cmp	r3, r2
 8012a68:	d018      	beq.n	8012a9c <HAL_TIM_Base_Start+0x70>
 8012a6a:	687b      	ldr	r3, [r7, #4]
 8012a6c:	681b      	ldr	r3, [r3, #0]
 8012a6e:	4a21      	ldr	r2, [pc, #132]	; (8012af4 <HAL_TIM_Base_Start+0xc8>)
 8012a70:	4293      	cmp	r3, r2
 8012a72:	d013      	beq.n	8012a9c <HAL_TIM_Base_Start+0x70>
 8012a74:	687b      	ldr	r3, [r7, #4]
 8012a76:	681b      	ldr	r3, [r3, #0]
 8012a78:	4a1f      	ldr	r2, [pc, #124]	; (8012af8 <HAL_TIM_Base_Start+0xcc>)
 8012a7a:	4293      	cmp	r3, r2
 8012a7c:	d00e      	beq.n	8012a9c <HAL_TIM_Base_Start+0x70>
 8012a7e:	687b      	ldr	r3, [r7, #4]
 8012a80:	681b      	ldr	r3, [r3, #0]
 8012a82:	4a1e      	ldr	r2, [pc, #120]	; (8012afc <HAL_TIM_Base_Start+0xd0>)
 8012a84:	4293      	cmp	r3, r2
 8012a86:	d009      	beq.n	8012a9c <HAL_TIM_Base_Start+0x70>
 8012a88:	687b      	ldr	r3, [r7, #4]
 8012a8a:	681b      	ldr	r3, [r3, #0]
 8012a8c:	4a1c      	ldr	r2, [pc, #112]	; (8012b00 <HAL_TIM_Base_Start+0xd4>)
 8012a8e:	4293      	cmp	r3, r2
 8012a90:	d004      	beq.n	8012a9c <HAL_TIM_Base_Start+0x70>
 8012a92:	687b      	ldr	r3, [r7, #4]
 8012a94:	681b      	ldr	r3, [r3, #0]
 8012a96:	4a1b      	ldr	r2, [pc, #108]	; (8012b04 <HAL_TIM_Base_Start+0xd8>)
 8012a98:	4293      	cmp	r3, r2
 8012a9a:	d115      	bne.n	8012ac8 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8012a9c:	687b      	ldr	r3, [r7, #4]
 8012a9e:	681b      	ldr	r3, [r3, #0]
 8012aa0:	689a      	ldr	r2, [r3, #8]
 8012aa2:	4b19      	ldr	r3, [pc, #100]	; (8012b08 <HAL_TIM_Base_Start+0xdc>)
 8012aa4:	4013      	ands	r3, r2
 8012aa6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012aa8:	68fb      	ldr	r3, [r7, #12]
 8012aaa:	2b06      	cmp	r3, #6
 8012aac:	d015      	beq.n	8012ada <HAL_TIM_Base_Start+0xae>
 8012aae:	68fb      	ldr	r3, [r7, #12]
 8012ab0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012ab4:	d011      	beq.n	8012ada <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8012ab6:	687b      	ldr	r3, [r7, #4]
 8012ab8:	681b      	ldr	r3, [r3, #0]
 8012aba:	681a      	ldr	r2, [r3, #0]
 8012abc:	687b      	ldr	r3, [r7, #4]
 8012abe:	681b      	ldr	r3, [r3, #0]
 8012ac0:	f042 0201 	orr.w	r2, r2, #1
 8012ac4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012ac6:	e008      	b.n	8012ada <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8012ac8:	687b      	ldr	r3, [r7, #4]
 8012aca:	681b      	ldr	r3, [r3, #0]
 8012acc:	681a      	ldr	r2, [r3, #0]
 8012ace:	687b      	ldr	r3, [r7, #4]
 8012ad0:	681b      	ldr	r3, [r3, #0]
 8012ad2:	f042 0201 	orr.w	r2, r2, #1
 8012ad6:	601a      	str	r2, [r3, #0]
 8012ad8:	e000      	b.n	8012adc <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012ada:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8012adc:	2300      	movs	r3, #0
}
 8012ade:	4618      	mov	r0, r3
 8012ae0:	3714      	adds	r7, #20
 8012ae2:	46bd      	mov	sp, r7
 8012ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ae8:	4770      	bx	lr
 8012aea:	bf00      	nop
 8012aec:	40010000 	.word	0x40010000
 8012af0:	40000400 	.word	0x40000400
 8012af4:	40000800 	.word	0x40000800
 8012af8:	40000c00 	.word	0x40000c00
 8012afc:	40010400 	.word	0x40010400
 8012b00:	40001800 	.word	0x40001800
 8012b04:	40014000 	.word	0x40014000
 8012b08:	00010007 	.word	0x00010007

08012b0c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8012b0c:	b480      	push	{r7}
 8012b0e:	b085      	sub	sp, #20
 8012b10:	af00      	add	r7, sp, #0
 8012b12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8012b14:	687b      	ldr	r3, [r7, #4]
 8012b16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8012b1a:	b2db      	uxtb	r3, r3
 8012b1c:	2b01      	cmp	r3, #1
 8012b1e:	d001      	beq.n	8012b24 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8012b20:	2301      	movs	r3, #1
 8012b22:	e054      	b.n	8012bce <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012b24:	687b      	ldr	r3, [r7, #4]
 8012b26:	2202      	movs	r2, #2
 8012b28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8012b2c:	687b      	ldr	r3, [r7, #4]
 8012b2e:	681b      	ldr	r3, [r3, #0]
 8012b30:	68da      	ldr	r2, [r3, #12]
 8012b32:	687b      	ldr	r3, [r7, #4]
 8012b34:	681b      	ldr	r3, [r3, #0]
 8012b36:	f042 0201 	orr.w	r2, r2, #1
 8012b3a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012b3c:	687b      	ldr	r3, [r7, #4]
 8012b3e:	681b      	ldr	r3, [r3, #0]
 8012b40:	4a26      	ldr	r2, [pc, #152]	; (8012bdc <HAL_TIM_Base_Start_IT+0xd0>)
 8012b42:	4293      	cmp	r3, r2
 8012b44:	d022      	beq.n	8012b8c <HAL_TIM_Base_Start_IT+0x80>
 8012b46:	687b      	ldr	r3, [r7, #4]
 8012b48:	681b      	ldr	r3, [r3, #0]
 8012b4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8012b4e:	d01d      	beq.n	8012b8c <HAL_TIM_Base_Start_IT+0x80>
 8012b50:	687b      	ldr	r3, [r7, #4]
 8012b52:	681b      	ldr	r3, [r3, #0]
 8012b54:	4a22      	ldr	r2, [pc, #136]	; (8012be0 <HAL_TIM_Base_Start_IT+0xd4>)
 8012b56:	4293      	cmp	r3, r2
 8012b58:	d018      	beq.n	8012b8c <HAL_TIM_Base_Start_IT+0x80>
 8012b5a:	687b      	ldr	r3, [r7, #4]
 8012b5c:	681b      	ldr	r3, [r3, #0]
 8012b5e:	4a21      	ldr	r2, [pc, #132]	; (8012be4 <HAL_TIM_Base_Start_IT+0xd8>)
 8012b60:	4293      	cmp	r3, r2
 8012b62:	d013      	beq.n	8012b8c <HAL_TIM_Base_Start_IT+0x80>
 8012b64:	687b      	ldr	r3, [r7, #4]
 8012b66:	681b      	ldr	r3, [r3, #0]
 8012b68:	4a1f      	ldr	r2, [pc, #124]	; (8012be8 <HAL_TIM_Base_Start_IT+0xdc>)
 8012b6a:	4293      	cmp	r3, r2
 8012b6c:	d00e      	beq.n	8012b8c <HAL_TIM_Base_Start_IT+0x80>
 8012b6e:	687b      	ldr	r3, [r7, #4]
 8012b70:	681b      	ldr	r3, [r3, #0]
 8012b72:	4a1e      	ldr	r2, [pc, #120]	; (8012bec <HAL_TIM_Base_Start_IT+0xe0>)
 8012b74:	4293      	cmp	r3, r2
 8012b76:	d009      	beq.n	8012b8c <HAL_TIM_Base_Start_IT+0x80>
 8012b78:	687b      	ldr	r3, [r7, #4]
 8012b7a:	681b      	ldr	r3, [r3, #0]
 8012b7c:	4a1c      	ldr	r2, [pc, #112]	; (8012bf0 <HAL_TIM_Base_Start_IT+0xe4>)
 8012b7e:	4293      	cmp	r3, r2
 8012b80:	d004      	beq.n	8012b8c <HAL_TIM_Base_Start_IT+0x80>
 8012b82:	687b      	ldr	r3, [r7, #4]
 8012b84:	681b      	ldr	r3, [r3, #0]
 8012b86:	4a1b      	ldr	r2, [pc, #108]	; (8012bf4 <HAL_TIM_Base_Start_IT+0xe8>)
 8012b88:	4293      	cmp	r3, r2
 8012b8a:	d115      	bne.n	8012bb8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8012b8c:	687b      	ldr	r3, [r7, #4]
 8012b8e:	681b      	ldr	r3, [r3, #0]
 8012b90:	689a      	ldr	r2, [r3, #8]
 8012b92:	4b19      	ldr	r3, [pc, #100]	; (8012bf8 <HAL_TIM_Base_Start_IT+0xec>)
 8012b94:	4013      	ands	r3, r2
 8012b96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012b98:	68fb      	ldr	r3, [r7, #12]
 8012b9a:	2b06      	cmp	r3, #6
 8012b9c:	d015      	beq.n	8012bca <HAL_TIM_Base_Start_IT+0xbe>
 8012b9e:	68fb      	ldr	r3, [r7, #12]
 8012ba0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012ba4:	d011      	beq.n	8012bca <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8012ba6:	687b      	ldr	r3, [r7, #4]
 8012ba8:	681b      	ldr	r3, [r3, #0]
 8012baa:	681a      	ldr	r2, [r3, #0]
 8012bac:	687b      	ldr	r3, [r7, #4]
 8012bae:	681b      	ldr	r3, [r3, #0]
 8012bb0:	f042 0201 	orr.w	r2, r2, #1
 8012bb4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012bb6:	e008      	b.n	8012bca <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8012bb8:	687b      	ldr	r3, [r7, #4]
 8012bba:	681b      	ldr	r3, [r3, #0]
 8012bbc:	681a      	ldr	r2, [r3, #0]
 8012bbe:	687b      	ldr	r3, [r7, #4]
 8012bc0:	681b      	ldr	r3, [r3, #0]
 8012bc2:	f042 0201 	orr.w	r2, r2, #1
 8012bc6:	601a      	str	r2, [r3, #0]
 8012bc8:	e000      	b.n	8012bcc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012bca:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8012bcc:	2300      	movs	r3, #0
}
 8012bce:	4618      	mov	r0, r3
 8012bd0:	3714      	adds	r7, #20
 8012bd2:	46bd      	mov	sp, r7
 8012bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bd8:	4770      	bx	lr
 8012bda:	bf00      	nop
 8012bdc:	40010000 	.word	0x40010000
 8012be0:	40000400 	.word	0x40000400
 8012be4:	40000800 	.word	0x40000800
 8012be8:	40000c00 	.word	0x40000c00
 8012bec:	40010400 	.word	0x40010400
 8012bf0:	40001800 	.word	0x40001800
 8012bf4:	40014000 	.word	0x40014000
 8012bf8:	00010007 	.word	0x00010007

08012bfc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8012bfc:	b580      	push	{r7, lr}
 8012bfe:	b082      	sub	sp, #8
 8012c00:	af00      	add	r7, sp, #0
 8012c02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012c04:	687b      	ldr	r3, [r7, #4]
 8012c06:	2b00      	cmp	r3, #0
 8012c08:	d101      	bne.n	8012c0e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8012c0a:	2301      	movs	r3, #1
 8012c0c:	e049      	b.n	8012ca2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8012c0e:	687b      	ldr	r3, [r7, #4]
 8012c10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8012c14:	b2db      	uxtb	r3, r3
 8012c16:	2b00      	cmp	r3, #0
 8012c18:	d106      	bne.n	8012c28 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012c1a:	687b      	ldr	r3, [r7, #4]
 8012c1c:	2200      	movs	r2, #0
 8012c1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8012c22:	6878      	ldr	r0, [r7, #4]
 8012c24:	f7f3 f9d8 	bl	8005fd8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012c28:	687b      	ldr	r3, [r7, #4]
 8012c2a:	2202      	movs	r2, #2
 8012c2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8012c30:	687b      	ldr	r3, [r7, #4]
 8012c32:	681a      	ldr	r2, [r3, #0]
 8012c34:	687b      	ldr	r3, [r7, #4]
 8012c36:	3304      	adds	r3, #4
 8012c38:	4619      	mov	r1, r3
 8012c3a:	4610      	mov	r0, r2
 8012c3c:	f000 fe62 	bl	8013904 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8012c40:	687b      	ldr	r3, [r7, #4]
 8012c42:	2201      	movs	r2, #1
 8012c44:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012c48:	687b      	ldr	r3, [r7, #4]
 8012c4a:	2201      	movs	r2, #1
 8012c4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8012c50:	687b      	ldr	r3, [r7, #4]
 8012c52:	2201      	movs	r2, #1
 8012c54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8012c58:	687b      	ldr	r3, [r7, #4]
 8012c5a:	2201      	movs	r2, #1
 8012c5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8012c60:	687b      	ldr	r3, [r7, #4]
 8012c62:	2201      	movs	r2, #1
 8012c64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8012c68:	687b      	ldr	r3, [r7, #4]
 8012c6a:	2201      	movs	r2, #1
 8012c6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8012c70:	687b      	ldr	r3, [r7, #4]
 8012c72:	2201      	movs	r2, #1
 8012c74:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012c78:	687b      	ldr	r3, [r7, #4]
 8012c7a:	2201      	movs	r2, #1
 8012c7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8012c80:	687b      	ldr	r3, [r7, #4]
 8012c82:	2201      	movs	r2, #1
 8012c84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8012c88:	687b      	ldr	r3, [r7, #4]
 8012c8a:	2201      	movs	r2, #1
 8012c8c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8012c90:	687b      	ldr	r3, [r7, #4]
 8012c92:	2201      	movs	r2, #1
 8012c94:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8012c98:	687b      	ldr	r3, [r7, #4]
 8012c9a:	2201      	movs	r2, #1
 8012c9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8012ca0:	2300      	movs	r3, #0
}
 8012ca2:	4618      	mov	r0, r3
 8012ca4:	3708      	adds	r7, #8
 8012ca6:	46bd      	mov	sp, r7
 8012ca8:	bd80      	pop	{r7, pc}
	...

08012cac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012cac:	b580      	push	{r7, lr}
 8012cae:	b084      	sub	sp, #16
 8012cb0:	af00      	add	r7, sp, #0
 8012cb2:	6078      	str	r0, [r7, #4]
 8012cb4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8012cb6:	683b      	ldr	r3, [r7, #0]
 8012cb8:	2b00      	cmp	r3, #0
 8012cba:	d109      	bne.n	8012cd0 <HAL_TIM_PWM_Start+0x24>
 8012cbc:	687b      	ldr	r3, [r7, #4]
 8012cbe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8012cc2:	b2db      	uxtb	r3, r3
 8012cc4:	2b01      	cmp	r3, #1
 8012cc6:	bf14      	ite	ne
 8012cc8:	2301      	movne	r3, #1
 8012cca:	2300      	moveq	r3, #0
 8012ccc:	b2db      	uxtb	r3, r3
 8012cce:	e03c      	b.n	8012d4a <HAL_TIM_PWM_Start+0x9e>
 8012cd0:	683b      	ldr	r3, [r7, #0]
 8012cd2:	2b04      	cmp	r3, #4
 8012cd4:	d109      	bne.n	8012cea <HAL_TIM_PWM_Start+0x3e>
 8012cd6:	687b      	ldr	r3, [r7, #4]
 8012cd8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8012cdc:	b2db      	uxtb	r3, r3
 8012cde:	2b01      	cmp	r3, #1
 8012ce0:	bf14      	ite	ne
 8012ce2:	2301      	movne	r3, #1
 8012ce4:	2300      	moveq	r3, #0
 8012ce6:	b2db      	uxtb	r3, r3
 8012ce8:	e02f      	b.n	8012d4a <HAL_TIM_PWM_Start+0x9e>
 8012cea:	683b      	ldr	r3, [r7, #0]
 8012cec:	2b08      	cmp	r3, #8
 8012cee:	d109      	bne.n	8012d04 <HAL_TIM_PWM_Start+0x58>
 8012cf0:	687b      	ldr	r3, [r7, #4]
 8012cf2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012cf6:	b2db      	uxtb	r3, r3
 8012cf8:	2b01      	cmp	r3, #1
 8012cfa:	bf14      	ite	ne
 8012cfc:	2301      	movne	r3, #1
 8012cfe:	2300      	moveq	r3, #0
 8012d00:	b2db      	uxtb	r3, r3
 8012d02:	e022      	b.n	8012d4a <HAL_TIM_PWM_Start+0x9e>
 8012d04:	683b      	ldr	r3, [r7, #0]
 8012d06:	2b0c      	cmp	r3, #12
 8012d08:	d109      	bne.n	8012d1e <HAL_TIM_PWM_Start+0x72>
 8012d0a:	687b      	ldr	r3, [r7, #4]
 8012d0c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8012d10:	b2db      	uxtb	r3, r3
 8012d12:	2b01      	cmp	r3, #1
 8012d14:	bf14      	ite	ne
 8012d16:	2301      	movne	r3, #1
 8012d18:	2300      	moveq	r3, #0
 8012d1a:	b2db      	uxtb	r3, r3
 8012d1c:	e015      	b.n	8012d4a <HAL_TIM_PWM_Start+0x9e>
 8012d1e:	683b      	ldr	r3, [r7, #0]
 8012d20:	2b10      	cmp	r3, #16
 8012d22:	d109      	bne.n	8012d38 <HAL_TIM_PWM_Start+0x8c>
 8012d24:	687b      	ldr	r3, [r7, #4]
 8012d26:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8012d2a:	b2db      	uxtb	r3, r3
 8012d2c:	2b01      	cmp	r3, #1
 8012d2e:	bf14      	ite	ne
 8012d30:	2301      	movne	r3, #1
 8012d32:	2300      	moveq	r3, #0
 8012d34:	b2db      	uxtb	r3, r3
 8012d36:	e008      	b.n	8012d4a <HAL_TIM_PWM_Start+0x9e>
 8012d38:	687b      	ldr	r3, [r7, #4]
 8012d3a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8012d3e:	b2db      	uxtb	r3, r3
 8012d40:	2b01      	cmp	r3, #1
 8012d42:	bf14      	ite	ne
 8012d44:	2301      	movne	r3, #1
 8012d46:	2300      	moveq	r3, #0
 8012d48:	b2db      	uxtb	r3, r3
 8012d4a:	2b00      	cmp	r3, #0
 8012d4c:	d001      	beq.n	8012d52 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8012d4e:	2301      	movs	r3, #1
 8012d50:	e0a1      	b.n	8012e96 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8012d52:	683b      	ldr	r3, [r7, #0]
 8012d54:	2b00      	cmp	r3, #0
 8012d56:	d104      	bne.n	8012d62 <HAL_TIM_PWM_Start+0xb6>
 8012d58:	687b      	ldr	r3, [r7, #4]
 8012d5a:	2202      	movs	r2, #2
 8012d5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8012d60:	e023      	b.n	8012daa <HAL_TIM_PWM_Start+0xfe>
 8012d62:	683b      	ldr	r3, [r7, #0]
 8012d64:	2b04      	cmp	r3, #4
 8012d66:	d104      	bne.n	8012d72 <HAL_TIM_PWM_Start+0xc6>
 8012d68:	687b      	ldr	r3, [r7, #4]
 8012d6a:	2202      	movs	r2, #2
 8012d6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8012d70:	e01b      	b.n	8012daa <HAL_TIM_PWM_Start+0xfe>
 8012d72:	683b      	ldr	r3, [r7, #0]
 8012d74:	2b08      	cmp	r3, #8
 8012d76:	d104      	bne.n	8012d82 <HAL_TIM_PWM_Start+0xd6>
 8012d78:	687b      	ldr	r3, [r7, #4]
 8012d7a:	2202      	movs	r2, #2
 8012d7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8012d80:	e013      	b.n	8012daa <HAL_TIM_PWM_Start+0xfe>
 8012d82:	683b      	ldr	r3, [r7, #0]
 8012d84:	2b0c      	cmp	r3, #12
 8012d86:	d104      	bne.n	8012d92 <HAL_TIM_PWM_Start+0xe6>
 8012d88:	687b      	ldr	r3, [r7, #4]
 8012d8a:	2202      	movs	r2, #2
 8012d8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8012d90:	e00b      	b.n	8012daa <HAL_TIM_PWM_Start+0xfe>
 8012d92:	683b      	ldr	r3, [r7, #0]
 8012d94:	2b10      	cmp	r3, #16
 8012d96:	d104      	bne.n	8012da2 <HAL_TIM_PWM_Start+0xf6>
 8012d98:	687b      	ldr	r3, [r7, #4]
 8012d9a:	2202      	movs	r2, #2
 8012d9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8012da0:	e003      	b.n	8012daa <HAL_TIM_PWM_Start+0xfe>
 8012da2:	687b      	ldr	r3, [r7, #4]
 8012da4:	2202      	movs	r2, #2
 8012da6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8012daa:	687b      	ldr	r3, [r7, #4]
 8012dac:	681b      	ldr	r3, [r3, #0]
 8012dae:	2201      	movs	r2, #1
 8012db0:	6839      	ldr	r1, [r7, #0]
 8012db2:	4618      	mov	r0, r3
 8012db4:	f001 f9b4 	bl	8014120 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8012db8:	687b      	ldr	r3, [r7, #4]
 8012dba:	681b      	ldr	r3, [r3, #0]
 8012dbc:	4a38      	ldr	r2, [pc, #224]	; (8012ea0 <HAL_TIM_PWM_Start+0x1f4>)
 8012dbe:	4293      	cmp	r3, r2
 8012dc0:	d013      	beq.n	8012dea <HAL_TIM_PWM_Start+0x13e>
 8012dc2:	687b      	ldr	r3, [r7, #4]
 8012dc4:	681b      	ldr	r3, [r3, #0]
 8012dc6:	4a37      	ldr	r2, [pc, #220]	; (8012ea4 <HAL_TIM_PWM_Start+0x1f8>)
 8012dc8:	4293      	cmp	r3, r2
 8012dca:	d00e      	beq.n	8012dea <HAL_TIM_PWM_Start+0x13e>
 8012dcc:	687b      	ldr	r3, [r7, #4]
 8012dce:	681b      	ldr	r3, [r3, #0]
 8012dd0:	4a35      	ldr	r2, [pc, #212]	; (8012ea8 <HAL_TIM_PWM_Start+0x1fc>)
 8012dd2:	4293      	cmp	r3, r2
 8012dd4:	d009      	beq.n	8012dea <HAL_TIM_PWM_Start+0x13e>
 8012dd6:	687b      	ldr	r3, [r7, #4]
 8012dd8:	681b      	ldr	r3, [r3, #0]
 8012dda:	4a34      	ldr	r2, [pc, #208]	; (8012eac <HAL_TIM_PWM_Start+0x200>)
 8012ddc:	4293      	cmp	r3, r2
 8012dde:	d004      	beq.n	8012dea <HAL_TIM_PWM_Start+0x13e>
 8012de0:	687b      	ldr	r3, [r7, #4]
 8012de2:	681b      	ldr	r3, [r3, #0]
 8012de4:	4a32      	ldr	r2, [pc, #200]	; (8012eb0 <HAL_TIM_PWM_Start+0x204>)
 8012de6:	4293      	cmp	r3, r2
 8012de8:	d101      	bne.n	8012dee <HAL_TIM_PWM_Start+0x142>
 8012dea:	2301      	movs	r3, #1
 8012dec:	e000      	b.n	8012df0 <HAL_TIM_PWM_Start+0x144>
 8012dee:	2300      	movs	r3, #0
 8012df0:	2b00      	cmp	r3, #0
 8012df2:	d007      	beq.n	8012e04 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8012df4:	687b      	ldr	r3, [r7, #4]
 8012df6:	681b      	ldr	r3, [r3, #0]
 8012df8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8012dfa:	687b      	ldr	r3, [r7, #4]
 8012dfc:	681b      	ldr	r3, [r3, #0]
 8012dfe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8012e02:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012e04:	687b      	ldr	r3, [r7, #4]
 8012e06:	681b      	ldr	r3, [r3, #0]
 8012e08:	4a25      	ldr	r2, [pc, #148]	; (8012ea0 <HAL_TIM_PWM_Start+0x1f4>)
 8012e0a:	4293      	cmp	r3, r2
 8012e0c:	d022      	beq.n	8012e54 <HAL_TIM_PWM_Start+0x1a8>
 8012e0e:	687b      	ldr	r3, [r7, #4]
 8012e10:	681b      	ldr	r3, [r3, #0]
 8012e12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8012e16:	d01d      	beq.n	8012e54 <HAL_TIM_PWM_Start+0x1a8>
 8012e18:	687b      	ldr	r3, [r7, #4]
 8012e1a:	681b      	ldr	r3, [r3, #0]
 8012e1c:	4a25      	ldr	r2, [pc, #148]	; (8012eb4 <HAL_TIM_PWM_Start+0x208>)
 8012e1e:	4293      	cmp	r3, r2
 8012e20:	d018      	beq.n	8012e54 <HAL_TIM_PWM_Start+0x1a8>
 8012e22:	687b      	ldr	r3, [r7, #4]
 8012e24:	681b      	ldr	r3, [r3, #0]
 8012e26:	4a24      	ldr	r2, [pc, #144]	; (8012eb8 <HAL_TIM_PWM_Start+0x20c>)
 8012e28:	4293      	cmp	r3, r2
 8012e2a:	d013      	beq.n	8012e54 <HAL_TIM_PWM_Start+0x1a8>
 8012e2c:	687b      	ldr	r3, [r7, #4]
 8012e2e:	681b      	ldr	r3, [r3, #0]
 8012e30:	4a22      	ldr	r2, [pc, #136]	; (8012ebc <HAL_TIM_PWM_Start+0x210>)
 8012e32:	4293      	cmp	r3, r2
 8012e34:	d00e      	beq.n	8012e54 <HAL_TIM_PWM_Start+0x1a8>
 8012e36:	687b      	ldr	r3, [r7, #4]
 8012e38:	681b      	ldr	r3, [r3, #0]
 8012e3a:	4a1a      	ldr	r2, [pc, #104]	; (8012ea4 <HAL_TIM_PWM_Start+0x1f8>)
 8012e3c:	4293      	cmp	r3, r2
 8012e3e:	d009      	beq.n	8012e54 <HAL_TIM_PWM_Start+0x1a8>
 8012e40:	687b      	ldr	r3, [r7, #4]
 8012e42:	681b      	ldr	r3, [r3, #0]
 8012e44:	4a1e      	ldr	r2, [pc, #120]	; (8012ec0 <HAL_TIM_PWM_Start+0x214>)
 8012e46:	4293      	cmp	r3, r2
 8012e48:	d004      	beq.n	8012e54 <HAL_TIM_PWM_Start+0x1a8>
 8012e4a:	687b      	ldr	r3, [r7, #4]
 8012e4c:	681b      	ldr	r3, [r3, #0]
 8012e4e:	4a16      	ldr	r2, [pc, #88]	; (8012ea8 <HAL_TIM_PWM_Start+0x1fc>)
 8012e50:	4293      	cmp	r3, r2
 8012e52:	d115      	bne.n	8012e80 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8012e54:	687b      	ldr	r3, [r7, #4]
 8012e56:	681b      	ldr	r3, [r3, #0]
 8012e58:	689a      	ldr	r2, [r3, #8]
 8012e5a:	4b1a      	ldr	r3, [pc, #104]	; (8012ec4 <HAL_TIM_PWM_Start+0x218>)
 8012e5c:	4013      	ands	r3, r2
 8012e5e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012e60:	68fb      	ldr	r3, [r7, #12]
 8012e62:	2b06      	cmp	r3, #6
 8012e64:	d015      	beq.n	8012e92 <HAL_TIM_PWM_Start+0x1e6>
 8012e66:	68fb      	ldr	r3, [r7, #12]
 8012e68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012e6c:	d011      	beq.n	8012e92 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8012e6e:	687b      	ldr	r3, [r7, #4]
 8012e70:	681b      	ldr	r3, [r3, #0]
 8012e72:	681a      	ldr	r2, [r3, #0]
 8012e74:	687b      	ldr	r3, [r7, #4]
 8012e76:	681b      	ldr	r3, [r3, #0]
 8012e78:	f042 0201 	orr.w	r2, r2, #1
 8012e7c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012e7e:	e008      	b.n	8012e92 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8012e80:	687b      	ldr	r3, [r7, #4]
 8012e82:	681b      	ldr	r3, [r3, #0]
 8012e84:	681a      	ldr	r2, [r3, #0]
 8012e86:	687b      	ldr	r3, [r7, #4]
 8012e88:	681b      	ldr	r3, [r3, #0]
 8012e8a:	f042 0201 	orr.w	r2, r2, #1
 8012e8e:	601a      	str	r2, [r3, #0]
 8012e90:	e000      	b.n	8012e94 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012e92:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8012e94:	2300      	movs	r3, #0
}
 8012e96:	4618      	mov	r0, r3
 8012e98:	3710      	adds	r7, #16
 8012e9a:	46bd      	mov	sp, r7
 8012e9c:	bd80      	pop	{r7, pc}
 8012e9e:	bf00      	nop
 8012ea0:	40010000 	.word	0x40010000
 8012ea4:	40010400 	.word	0x40010400
 8012ea8:	40014000 	.word	0x40014000
 8012eac:	40014400 	.word	0x40014400
 8012eb0:	40014800 	.word	0x40014800
 8012eb4:	40000400 	.word	0x40000400
 8012eb8:	40000800 	.word	0x40000800
 8012ebc:	40000c00 	.word	0x40000c00
 8012ec0:	40001800 	.word	0x40001800
 8012ec4:	00010007 	.word	0x00010007

08012ec8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012ec8:	b580      	push	{r7, lr}
 8012eca:	b082      	sub	sp, #8
 8012ecc:	af00      	add	r7, sp, #0
 8012ece:	6078      	str	r0, [r7, #4]
 8012ed0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8012ed2:	687b      	ldr	r3, [r7, #4]
 8012ed4:	681b      	ldr	r3, [r3, #0]
 8012ed6:	2200      	movs	r2, #0
 8012ed8:	6839      	ldr	r1, [r7, #0]
 8012eda:	4618      	mov	r0, r3
 8012edc:	f001 f920 	bl	8014120 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8012ee0:	687b      	ldr	r3, [r7, #4]
 8012ee2:	681b      	ldr	r3, [r3, #0]
 8012ee4:	4a3e      	ldr	r2, [pc, #248]	; (8012fe0 <HAL_TIM_PWM_Stop+0x118>)
 8012ee6:	4293      	cmp	r3, r2
 8012ee8:	d013      	beq.n	8012f12 <HAL_TIM_PWM_Stop+0x4a>
 8012eea:	687b      	ldr	r3, [r7, #4]
 8012eec:	681b      	ldr	r3, [r3, #0]
 8012eee:	4a3d      	ldr	r2, [pc, #244]	; (8012fe4 <HAL_TIM_PWM_Stop+0x11c>)
 8012ef0:	4293      	cmp	r3, r2
 8012ef2:	d00e      	beq.n	8012f12 <HAL_TIM_PWM_Stop+0x4a>
 8012ef4:	687b      	ldr	r3, [r7, #4]
 8012ef6:	681b      	ldr	r3, [r3, #0]
 8012ef8:	4a3b      	ldr	r2, [pc, #236]	; (8012fe8 <HAL_TIM_PWM_Stop+0x120>)
 8012efa:	4293      	cmp	r3, r2
 8012efc:	d009      	beq.n	8012f12 <HAL_TIM_PWM_Stop+0x4a>
 8012efe:	687b      	ldr	r3, [r7, #4]
 8012f00:	681b      	ldr	r3, [r3, #0]
 8012f02:	4a3a      	ldr	r2, [pc, #232]	; (8012fec <HAL_TIM_PWM_Stop+0x124>)
 8012f04:	4293      	cmp	r3, r2
 8012f06:	d004      	beq.n	8012f12 <HAL_TIM_PWM_Stop+0x4a>
 8012f08:	687b      	ldr	r3, [r7, #4]
 8012f0a:	681b      	ldr	r3, [r3, #0]
 8012f0c:	4a38      	ldr	r2, [pc, #224]	; (8012ff0 <HAL_TIM_PWM_Stop+0x128>)
 8012f0e:	4293      	cmp	r3, r2
 8012f10:	d101      	bne.n	8012f16 <HAL_TIM_PWM_Stop+0x4e>
 8012f12:	2301      	movs	r3, #1
 8012f14:	e000      	b.n	8012f18 <HAL_TIM_PWM_Stop+0x50>
 8012f16:	2300      	movs	r3, #0
 8012f18:	2b00      	cmp	r3, #0
 8012f1a:	d017      	beq.n	8012f4c <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8012f1c:	687b      	ldr	r3, [r7, #4]
 8012f1e:	681b      	ldr	r3, [r3, #0]
 8012f20:	6a1a      	ldr	r2, [r3, #32]
 8012f22:	f241 1311 	movw	r3, #4369	; 0x1111
 8012f26:	4013      	ands	r3, r2
 8012f28:	2b00      	cmp	r3, #0
 8012f2a:	d10f      	bne.n	8012f4c <HAL_TIM_PWM_Stop+0x84>
 8012f2c:	687b      	ldr	r3, [r7, #4]
 8012f2e:	681b      	ldr	r3, [r3, #0]
 8012f30:	6a1a      	ldr	r2, [r3, #32]
 8012f32:	f240 4344 	movw	r3, #1092	; 0x444
 8012f36:	4013      	ands	r3, r2
 8012f38:	2b00      	cmp	r3, #0
 8012f3a:	d107      	bne.n	8012f4c <HAL_TIM_PWM_Stop+0x84>
 8012f3c:	687b      	ldr	r3, [r7, #4]
 8012f3e:	681b      	ldr	r3, [r3, #0]
 8012f40:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8012f42:	687b      	ldr	r3, [r7, #4]
 8012f44:	681b      	ldr	r3, [r3, #0]
 8012f46:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8012f4a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8012f4c:	687b      	ldr	r3, [r7, #4]
 8012f4e:	681b      	ldr	r3, [r3, #0]
 8012f50:	6a1a      	ldr	r2, [r3, #32]
 8012f52:	f241 1311 	movw	r3, #4369	; 0x1111
 8012f56:	4013      	ands	r3, r2
 8012f58:	2b00      	cmp	r3, #0
 8012f5a:	d10f      	bne.n	8012f7c <HAL_TIM_PWM_Stop+0xb4>
 8012f5c:	687b      	ldr	r3, [r7, #4]
 8012f5e:	681b      	ldr	r3, [r3, #0]
 8012f60:	6a1a      	ldr	r2, [r3, #32]
 8012f62:	f240 4344 	movw	r3, #1092	; 0x444
 8012f66:	4013      	ands	r3, r2
 8012f68:	2b00      	cmp	r3, #0
 8012f6a:	d107      	bne.n	8012f7c <HAL_TIM_PWM_Stop+0xb4>
 8012f6c:	687b      	ldr	r3, [r7, #4]
 8012f6e:	681b      	ldr	r3, [r3, #0]
 8012f70:	681a      	ldr	r2, [r3, #0]
 8012f72:	687b      	ldr	r3, [r7, #4]
 8012f74:	681b      	ldr	r3, [r3, #0]
 8012f76:	f022 0201 	bic.w	r2, r2, #1
 8012f7a:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8012f7c:	683b      	ldr	r3, [r7, #0]
 8012f7e:	2b00      	cmp	r3, #0
 8012f80:	d104      	bne.n	8012f8c <HAL_TIM_PWM_Stop+0xc4>
 8012f82:	687b      	ldr	r3, [r7, #4]
 8012f84:	2201      	movs	r2, #1
 8012f86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8012f8a:	e023      	b.n	8012fd4 <HAL_TIM_PWM_Stop+0x10c>
 8012f8c:	683b      	ldr	r3, [r7, #0]
 8012f8e:	2b04      	cmp	r3, #4
 8012f90:	d104      	bne.n	8012f9c <HAL_TIM_PWM_Stop+0xd4>
 8012f92:	687b      	ldr	r3, [r7, #4]
 8012f94:	2201      	movs	r2, #1
 8012f96:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8012f9a:	e01b      	b.n	8012fd4 <HAL_TIM_PWM_Stop+0x10c>
 8012f9c:	683b      	ldr	r3, [r7, #0]
 8012f9e:	2b08      	cmp	r3, #8
 8012fa0:	d104      	bne.n	8012fac <HAL_TIM_PWM_Stop+0xe4>
 8012fa2:	687b      	ldr	r3, [r7, #4]
 8012fa4:	2201      	movs	r2, #1
 8012fa6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8012faa:	e013      	b.n	8012fd4 <HAL_TIM_PWM_Stop+0x10c>
 8012fac:	683b      	ldr	r3, [r7, #0]
 8012fae:	2b0c      	cmp	r3, #12
 8012fb0:	d104      	bne.n	8012fbc <HAL_TIM_PWM_Stop+0xf4>
 8012fb2:	687b      	ldr	r3, [r7, #4]
 8012fb4:	2201      	movs	r2, #1
 8012fb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8012fba:	e00b      	b.n	8012fd4 <HAL_TIM_PWM_Stop+0x10c>
 8012fbc:	683b      	ldr	r3, [r7, #0]
 8012fbe:	2b10      	cmp	r3, #16
 8012fc0:	d104      	bne.n	8012fcc <HAL_TIM_PWM_Stop+0x104>
 8012fc2:	687b      	ldr	r3, [r7, #4]
 8012fc4:	2201      	movs	r2, #1
 8012fc6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8012fca:	e003      	b.n	8012fd4 <HAL_TIM_PWM_Stop+0x10c>
 8012fcc:	687b      	ldr	r3, [r7, #4]
 8012fce:	2201      	movs	r2, #1
 8012fd0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8012fd4:	2300      	movs	r3, #0
}
 8012fd6:	4618      	mov	r0, r3
 8012fd8:	3708      	adds	r7, #8
 8012fda:	46bd      	mov	sp, r7
 8012fdc:	bd80      	pop	{r7, pc}
 8012fde:	bf00      	nop
 8012fe0:	40010000 	.word	0x40010000
 8012fe4:	40010400 	.word	0x40010400
 8012fe8:	40014000 	.word	0x40014000
 8012fec:	40014400 	.word	0x40014400
 8012ff0:	40014800 	.word	0x40014800

08012ff4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8012ff4:	b580      	push	{r7, lr}
 8012ff6:	b086      	sub	sp, #24
 8012ff8:	af00      	add	r7, sp, #0
 8012ffa:	6078      	str	r0, [r7, #4]
 8012ffc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012ffe:	687b      	ldr	r3, [r7, #4]
 8013000:	2b00      	cmp	r3, #0
 8013002:	d101      	bne.n	8013008 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8013004:	2301      	movs	r3, #1
 8013006:	e08f      	b.n	8013128 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8013008:	687b      	ldr	r3, [r7, #4]
 801300a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 801300e:	b2db      	uxtb	r3, r3
 8013010:	2b00      	cmp	r3, #0
 8013012:	d106      	bne.n	8013022 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8013014:	687b      	ldr	r3, [r7, #4]
 8013016:	2200      	movs	r2, #0
 8013018:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 801301c:	6878      	ldr	r0, [r7, #4]
 801301e:	f7f2 fe31 	bl	8005c84 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8013022:	687b      	ldr	r3, [r7, #4]
 8013024:	2202      	movs	r2, #2
 8013026:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 801302a:	687b      	ldr	r3, [r7, #4]
 801302c:	681b      	ldr	r3, [r3, #0]
 801302e:	6899      	ldr	r1, [r3, #8]
 8013030:	687b      	ldr	r3, [r7, #4]
 8013032:	681a      	ldr	r2, [r3, #0]
 8013034:	4b3e      	ldr	r3, [pc, #248]	; (8013130 <HAL_TIM_Encoder_Init+0x13c>)
 8013036:	400b      	ands	r3, r1
 8013038:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801303a:	687b      	ldr	r3, [r7, #4]
 801303c:	681a      	ldr	r2, [r3, #0]
 801303e:	687b      	ldr	r3, [r7, #4]
 8013040:	3304      	adds	r3, #4
 8013042:	4619      	mov	r1, r3
 8013044:	4610      	mov	r0, r2
 8013046:	f000 fc5d 	bl	8013904 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 801304a:	687b      	ldr	r3, [r7, #4]
 801304c:	681b      	ldr	r3, [r3, #0]
 801304e:	689b      	ldr	r3, [r3, #8]
 8013050:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8013052:	687b      	ldr	r3, [r7, #4]
 8013054:	681b      	ldr	r3, [r3, #0]
 8013056:	699b      	ldr	r3, [r3, #24]
 8013058:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 801305a:	687b      	ldr	r3, [r7, #4]
 801305c:	681b      	ldr	r3, [r3, #0]
 801305e:	6a1b      	ldr	r3, [r3, #32]
 8013060:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8013062:	683b      	ldr	r3, [r7, #0]
 8013064:	681b      	ldr	r3, [r3, #0]
 8013066:	697a      	ldr	r2, [r7, #20]
 8013068:	4313      	orrs	r3, r2
 801306a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 801306c:	693a      	ldr	r2, [r7, #16]
 801306e:	4b31      	ldr	r3, [pc, #196]	; (8013134 <HAL_TIM_Encoder_Init+0x140>)
 8013070:	4013      	ands	r3, r2
 8013072:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8013074:	683b      	ldr	r3, [r7, #0]
 8013076:	689a      	ldr	r2, [r3, #8]
 8013078:	683b      	ldr	r3, [r7, #0]
 801307a:	699b      	ldr	r3, [r3, #24]
 801307c:	021b      	lsls	r3, r3, #8
 801307e:	4313      	orrs	r3, r2
 8013080:	693a      	ldr	r2, [r7, #16]
 8013082:	4313      	orrs	r3, r2
 8013084:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8013086:	693a      	ldr	r2, [r7, #16]
 8013088:	4b2b      	ldr	r3, [pc, #172]	; (8013138 <HAL_TIM_Encoder_Init+0x144>)
 801308a:	4013      	ands	r3, r2
 801308c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 801308e:	693a      	ldr	r2, [r7, #16]
 8013090:	4b2a      	ldr	r3, [pc, #168]	; (801313c <HAL_TIM_Encoder_Init+0x148>)
 8013092:	4013      	ands	r3, r2
 8013094:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8013096:	683b      	ldr	r3, [r7, #0]
 8013098:	68da      	ldr	r2, [r3, #12]
 801309a:	683b      	ldr	r3, [r7, #0]
 801309c:	69db      	ldr	r3, [r3, #28]
 801309e:	021b      	lsls	r3, r3, #8
 80130a0:	4313      	orrs	r3, r2
 80130a2:	693a      	ldr	r2, [r7, #16]
 80130a4:	4313      	orrs	r3, r2
 80130a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80130a8:	683b      	ldr	r3, [r7, #0]
 80130aa:	691b      	ldr	r3, [r3, #16]
 80130ac:	011a      	lsls	r2, r3, #4
 80130ae:	683b      	ldr	r3, [r7, #0]
 80130b0:	6a1b      	ldr	r3, [r3, #32]
 80130b2:	031b      	lsls	r3, r3, #12
 80130b4:	4313      	orrs	r3, r2
 80130b6:	693a      	ldr	r2, [r7, #16]
 80130b8:	4313      	orrs	r3, r2
 80130ba:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80130bc:	68fb      	ldr	r3, [r7, #12]
 80130be:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80130c2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80130c4:	68fb      	ldr	r3, [r7, #12]
 80130c6:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80130ca:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80130cc:	683b      	ldr	r3, [r7, #0]
 80130ce:	685a      	ldr	r2, [r3, #4]
 80130d0:	683b      	ldr	r3, [r7, #0]
 80130d2:	695b      	ldr	r3, [r3, #20]
 80130d4:	011b      	lsls	r3, r3, #4
 80130d6:	4313      	orrs	r3, r2
 80130d8:	68fa      	ldr	r2, [r7, #12]
 80130da:	4313      	orrs	r3, r2
 80130dc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80130de:	687b      	ldr	r3, [r7, #4]
 80130e0:	681b      	ldr	r3, [r3, #0]
 80130e2:	697a      	ldr	r2, [r7, #20]
 80130e4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80130e6:	687b      	ldr	r3, [r7, #4]
 80130e8:	681b      	ldr	r3, [r3, #0]
 80130ea:	693a      	ldr	r2, [r7, #16]
 80130ec:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80130ee:	687b      	ldr	r3, [r7, #4]
 80130f0:	681b      	ldr	r3, [r3, #0]
 80130f2:	68fa      	ldr	r2, [r7, #12]
 80130f4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80130f6:	687b      	ldr	r3, [r7, #4]
 80130f8:	2201      	movs	r2, #1
 80130fa:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80130fe:	687b      	ldr	r3, [r7, #4]
 8013100:	2201      	movs	r2, #1
 8013102:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8013106:	687b      	ldr	r3, [r7, #4]
 8013108:	2201      	movs	r2, #1
 801310a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 801310e:	687b      	ldr	r3, [r7, #4]
 8013110:	2201      	movs	r2, #1
 8013112:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8013116:	687b      	ldr	r3, [r7, #4]
 8013118:	2201      	movs	r2, #1
 801311a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801311e:	687b      	ldr	r3, [r7, #4]
 8013120:	2201      	movs	r2, #1
 8013122:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8013126:	2300      	movs	r3, #0
}
 8013128:	4618      	mov	r0, r3
 801312a:	3718      	adds	r7, #24
 801312c:	46bd      	mov	sp, r7
 801312e:	bd80      	pop	{r7, pc}
 8013130:	fffebff8 	.word	0xfffebff8
 8013134:	fffffcfc 	.word	0xfffffcfc
 8013138:	fffff3f3 	.word	0xfffff3f3
 801313c:	ffff0f0f 	.word	0xffff0f0f

08013140 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013140:	b580      	push	{r7, lr}
 8013142:	b084      	sub	sp, #16
 8013144:	af00      	add	r7, sp, #0
 8013146:	6078      	str	r0, [r7, #4]
 8013148:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 801314a:	687b      	ldr	r3, [r7, #4]
 801314c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8013150:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8013152:	687b      	ldr	r3, [r7, #4]
 8013154:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8013158:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 801315a:	687b      	ldr	r3, [r7, #4]
 801315c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013160:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8013162:	687b      	ldr	r3, [r7, #4]
 8013164:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013168:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 801316a:	683b      	ldr	r3, [r7, #0]
 801316c:	2b00      	cmp	r3, #0
 801316e:	d110      	bne.n	8013192 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8013170:	7bfb      	ldrb	r3, [r7, #15]
 8013172:	2b01      	cmp	r3, #1
 8013174:	d102      	bne.n	801317c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8013176:	7b7b      	ldrb	r3, [r7, #13]
 8013178:	2b01      	cmp	r3, #1
 801317a:	d001      	beq.n	8013180 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 801317c:	2301      	movs	r3, #1
 801317e:	e069      	b.n	8013254 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8013180:	687b      	ldr	r3, [r7, #4]
 8013182:	2202      	movs	r2, #2
 8013184:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8013188:	687b      	ldr	r3, [r7, #4]
 801318a:	2202      	movs	r2, #2
 801318c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8013190:	e031      	b.n	80131f6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8013192:	683b      	ldr	r3, [r7, #0]
 8013194:	2b04      	cmp	r3, #4
 8013196:	d110      	bne.n	80131ba <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8013198:	7bbb      	ldrb	r3, [r7, #14]
 801319a:	2b01      	cmp	r3, #1
 801319c:	d102      	bne.n	80131a4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 801319e:	7b3b      	ldrb	r3, [r7, #12]
 80131a0:	2b01      	cmp	r3, #1
 80131a2:	d001      	beq.n	80131a8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80131a4:	2301      	movs	r3, #1
 80131a6:	e055      	b.n	8013254 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80131a8:	687b      	ldr	r3, [r7, #4]
 80131aa:	2202      	movs	r2, #2
 80131ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80131b0:	687b      	ldr	r3, [r7, #4]
 80131b2:	2202      	movs	r2, #2
 80131b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80131b8:	e01d      	b.n	80131f6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80131ba:	7bfb      	ldrb	r3, [r7, #15]
 80131bc:	2b01      	cmp	r3, #1
 80131be:	d108      	bne.n	80131d2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80131c0:	7bbb      	ldrb	r3, [r7, #14]
 80131c2:	2b01      	cmp	r3, #1
 80131c4:	d105      	bne.n	80131d2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80131c6:	7b7b      	ldrb	r3, [r7, #13]
 80131c8:	2b01      	cmp	r3, #1
 80131ca:	d102      	bne.n	80131d2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80131cc:	7b3b      	ldrb	r3, [r7, #12]
 80131ce:	2b01      	cmp	r3, #1
 80131d0:	d001      	beq.n	80131d6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80131d2:	2301      	movs	r3, #1
 80131d4:	e03e      	b.n	8013254 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80131d6:	687b      	ldr	r3, [r7, #4]
 80131d8:	2202      	movs	r2, #2
 80131da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80131de:	687b      	ldr	r3, [r7, #4]
 80131e0:	2202      	movs	r2, #2
 80131e2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80131e6:	687b      	ldr	r3, [r7, #4]
 80131e8:	2202      	movs	r2, #2
 80131ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80131ee:	687b      	ldr	r3, [r7, #4]
 80131f0:	2202      	movs	r2, #2
 80131f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80131f6:	683b      	ldr	r3, [r7, #0]
 80131f8:	2b00      	cmp	r3, #0
 80131fa:	d003      	beq.n	8013204 <HAL_TIM_Encoder_Start+0xc4>
 80131fc:	683b      	ldr	r3, [r7, #0]
 80131fe:	2b04      	cmp	r3, #4
 8013200:	d008      	beq.n	8013214 <HAL_TIM_Encoder_Start+0xd4>
 8013202:	e00f      	b.n	8013224 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8013204:	687b      	ldr	r3, [r7, #4]
 8013206:	681b      	ldr	r3, [r3, #0]
 8013208:	2201      	movs	r2, #1
 801320a:	2100      	movs	r1, #0
 801320c:	4618      	mov	r0, r3
 801320e:	f000 ff87 	bl	8014120 <TIM_CCxChannelCmd>
      break;
 8013212:	e016      	b.n	8013242 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8013214:	687b      	ldr	r3, [r7, #4]
 8013216:	681b      	ldr	r3, [r3, #0]
 8013218:	2201      	movs	r2, #1
 801321a:	2104      	movs	r1, #4
 801321c:	4618      	mov	r0, r3
 801321e:	f000 ff7f 	bl	8014120 <TIM_CCxChannelCmd>
      break;
 8013222:	e00e      	b.n	8013242 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8013224:	687b      	ldr	r3, [r7, #4]
 8013226:	681b      	ldr	r3, [r3, #0]
 8013228:	2201      	movs	r2, #1
 801322a:	2100      	movs	r1, #0
 801322c:	4618      	mov	r0, r3
 801322e:	f000 ff77 	bl	8014120 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8013232:	687b      	ldr	r3, [r7, #4]
 8013234:	681b      	ldr	r3, [r3, #0]
 8013236:	2201      	movs	r2, #1
 8013238:	2104      	movs	r1, #4
 801323a:	4618      	mov	r0, r3
 801323c:	f000 ff70 	bl	8014120 <TIM_CCxChannelCmd>
      break;
 8013240:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8013242:	687b      	ldr	r3, [r7, #4]
 8013244:	681b      	ldr	r3, [r3, #0]
 8013246:	681a      	ldr	r2, [r3, #0]
 8013248:	687b      	ldr	r3, [r7, #4]
 801324a:	681b      	ldr	r3, [r3, #0]
 801324c:	f042 0201 	orr.w	r2, r2, #1
 8013250:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8013252:	2300      	movs	r3, #0
}
 8013254:	4618      	mov	r0, r3
 8013256:	3710      	adds	r7, #16
 8013258:	46bd      	mov	sp, r7
 801325a:	bd80      	pop	{r7, pc}

0801325c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 801325c:	b580      	push	{r7, lr}
 801325e:	b082      	sub	sp, #8
 8013260:	af00      	add	r7, sp, #0
 8013262:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8013264:	687b      	ldr	r3, [r7, #4]
 8013266:	681b      	ldr	r3, [r3, #0]
 8013268:	691b      	ldr	r3, [r3, #16]
 801326a:	f003 0302 	and.w	r3, r3, #2
 801326e:	2b02      	cmp	r3, #2
 8013270:	d122      	bne.n	80132b8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8013272:	687b      	ldr	r3, [r7, #4]
 8013274:	681b      	ldr	r3, [r3, #0]
 8013276:	68db      	ldr	r3, [r3, #12]
 8013278:	f003 0302 	and.w	r3, r3, #2
 801327c:	2b02      	cmp	r3, #2
 801327e:	d11b      	bne.n	80132b8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8013280:	687b      	ldr	r3, [r7, #4]
 8013282:	681b      	ldr	r3, [r3, #0]
 8013284:	f06f 0202 	mvn.w	r2, #2
 8013288:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801328a:	687b      	ldr	r3, [r7, #4]
 801328c:	2201      	movs	r2, #1
 801328e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8013290:	687b      	ldr	r3, [r7, #4]
 8013292:	681b      	ldr	r3, [r3, #0]
 8013294:	699b      	ldr	r3, [r3, #24]
 8013296:	f003 0303 	and.w	r3, r3, #3
 801329a:	2b00      	cmp	r3, #0
 801329c:	d003      	beq.n	80132a6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 801329e:	6878      	ldr	r0, [r7, #4]
 80132a0:	f000 fb12 	bl	80138c8 <HAL_TIM_IC_CaptureCallback>
 80132a4:	e005      	b.n	80132b2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80132a6:	6878      	ldr	r0, [r7, #4]
 80132a8:	f000 fb04 	bl	80138b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80132ac:	6878      	ldr	r0, [r7, #4]
 80132ae:	f000 fb15 	bl	80138dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80132b2:	687b      	ldr	r3, [r7, #4]
 80132b4:	2200      	movs	r2, #0
 80132b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80132b8:	687b      	ldr	r3, [r7, #4]
 80132ba:	681b      	ldr	r3, [r3, #0]
 80132bc:	691b      	ldr	r3, [r3, #16]
 80132be:	f003 0304 	and.w	r3, r3, #4
 80132c2:	2b04      	cmp	r3, #4
 80132c4:	d122      	bne.n	801330c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80132c6:	687b      	ldr	r3, [r7, #4]
 80132c8:	681b      	ldr	r3, [r3, #0]
 80132ca:	68db      	ldr	r3, [r3, #12]
 80132cc:	f003 0304 	and.w	r3, r3, #4
 80132d0:	2b04      	cmp	r3, #4
 80132d2:	d11b      	bne.n	801330c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80132d4:	687b      	ldr	r3, [r7, #4]
 80132d6:	681b      	ldr	r3, [r3, #0]
 80132d8:	f06f 0204 	mvn.w	r2, #4
 80132dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80132de:	687b      	ldr	r3, [r7, #4]
 80132e0:	2202      	movs	r2, #2
 80132e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80132e4:	687b      	ldr	r3, [r7, #4]
 80132e6:	681b      	ldr	r3, [r3, #0]
 80132e8:	699b      	ldr	r3, [r3, #24]
 80132ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80132ee:	2b00      	cmp	r3, #0
 80132f0:	d003      	beq.n	80132fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80132f2:	6878      	ldr	r0, [r7, #4]
 80132f4:	f000 fae8 	bl	80138c8 <HAL_TIM_IC_CaptureCallback>
 80132f8:	e005      	b.n	8013306 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80132fa:	6878      	ldr	r0, [r7, #4]
 80132fc:	f000 fada 	bl	80138b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013300:	6878      	ldr	r0, [r7, #4]
 8013302:	f000 faeb 	bl	80138dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8013306:	687b      	ldr	r3, [r7, #4]
 8013308:	2200      	movs	r2, #0
 801330a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 801330c:	687b      	ldr	r3, [r7, #4]
 801330e:	681b      	ldr	r3, [r3, #0]
 8013310:	691b      	ldr	r3, [r3, #16]
 8013312:	f003 0308 	and.w	r3, r3, #8
 8013316:	2b08      	cmp	r3, #8
 8013318:	d122      	bne.n	8013360 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 801331a:	687b      	ldr	r3, [r7, #4]
 801331c:	681b      	ldr	r3, [r3, #0]
 801331e:	68db      	ldr	r3, [r3, #12]
 8013320:	f003 0308 	and.w	r3, r3, #8
 8013324:	2b08      	cmp	r3, #8
 8013326:	d11b      	bne.n	8013360 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8013328:	687b      	ldr	r3, [r7, #4]
 801332a:	681b      	ldr	r3, [r3, #0]
 801332c:	f06f 0208 	mvn.w	r2, #8
 8013330:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8013332:	687b      	ldr	r3, [r7, #4]
 8013334:	2204      	movs	r2, #4
 8013336:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8013338:	687b      	ldr	r3, [r7, #4]
 801333a:	681b      	ldr	r3, [r3, #0]
 801333c:	69db      	ldr	r3, [r3, #28]
 801333e:	f003 0303 	and.w	r3, r3, #3
 8013342:	2b00      	cmp	r3, #0
 8013344:	d003      	beq.n	801334e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8013346:	6878      	ldr	r0, [r7, #4]
 8013348:	f000 fabe 	bl	80138c8 <HAL_TIM_IC_CaptureCallback>
 801334c:	e005      	b.n	801335a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801334e:	6878      	ldr	r0, [r7, #4]
 8013350:	f000 fab0 	bl	80138b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013354:	6878      	ldr	r0, [r7, #4]
 8013356:	f000 fac1 	bl	80138dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801335a:	687b      	ldr	r3, [r7, #4]
 801335c:	2200      	movs	r2, #0
 801335e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8013360:	687b      	ldr	r3, [r7, #4]
 8013362:	681b      	ldr	r3, [r3, #0]
 8013364:	691b      	ldr	r3, [r3, #16]
 8013366:	f003 0310 	and.w	r3, r3, #16
 801336a:	2b10      	cmp	r3, #16
 801336c:	d122      	bne.n	80133b4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 801336e:	687b      	ldr	r3, [r7, #4]
 8013370:	681b      	ldr	r3, [r3, #0]
 8013372:	68db      	ldr	r3, [r3, #12]
 8013374:	f003 0310 	and.w	r3, r3, #16
 8013378:	2b10      	cmp	r3, #16
 801337a:	d11b      	bne.n	80133b4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 801337c:	687b      	ldr	r3, [r7, #4]
 801337e:	681b      	ldr	r3, [r3, #0]
 8013380:	f06f 0210 	mvn.w	r2, #16
 8013384:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8013386:	687b      	ldr	r3, [r7, #4]
 8013388:	2208      	movs	r2, #8
 801338a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 801338c:	687b      	ldr	r3, [r7, #4]
 801338e:	681b      	ldr	r3, [r3, #0]
 8013390:	69db      	ldr	r3, [r3, #28]
 8013392:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8013396:	2b00      	cmp	r3, #0
 8013398:	d003      	beq.n	80133a2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801339a:	6878      	ldr	r0, [r7, #4]
 801339c:	f000 fa94 	bl	80138c8 <HAL_TIM_IC_CaptureCallback>
 80133a0:	e005      	b.n	80133ae <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80133a2:	6878      	ldr	r0, [r7, #4]
 80133a4:	f000 fa86 	bl	80138b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80133a8:	6878      	ldr	r0, [r7, #4]
 80133aa:	f000 fa97 	bl	80138dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80133ae:	687b      	ldr	r3, [r7, #4]
 80133b0:	2200      	movs	r2, #0
 80133b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80133b4:	687b      	ldr	r3, [r7, #4]
 80133b6:	681b      	ldr	r3, [r3, #0]
 80133b8:	691b      	ldr	r3, [r3, #16]
 80133ba:	f003 0301 	and.w	r3, r3, #1
 80133be:	2b01      	cmp	r3, #1
 80133c0:	d10e      	bne.n	80133e0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80133c2:	687b      	ldr	r3, [r7, #4]
 80133c4:	681b      	ldr	r3, [r3, #0]
 80133c6:	68db      	ldr	r3, [r3, #12]
 80133c8:	f003 0301 	and.w	r3, r3, #1
 80133cc:	2b01      	cmp	r3, #1
 80133ce:	d107      	bne.n	80133e0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80133d0:	687b      	ldr	r3, [r7, #4]
 80133d2:	681b      	ldr	r3, [r3, #0]
 80133d4:	f06f 0201 	mvn.w	r2, #1
 80133d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80133da:	6878      	ldr	r0, [r7, #4]
 80133dc:	f7f0 fe00 	bl	8003fe0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80133e0:	687b      	ldr	r3, [r7, #4]
 80133e2:	681b      	ldr	r3, [r3, #0]
 80133e4:	691b      	ldr	r3, [r3, #16]
 80133e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80133ea:	2b80      	cmp	r3, #128	; 0x80
 80133ec:	d10e      	bne.n	801340c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80133ee:	687b      	ldr	r3, [r7, #4]
 80133f0:	681b      	ldr	r3, [r3, #0]
 80133f2:	68db      	ldr	r3, [r3, #12]
 80133f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80133f8:	2b80      	cmp	r3, #128	; 0x80
 80133fa:	d107      	bne.n	801340c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80133fc:	687b      	ldr	r3, [r7, #4]
 80133fe:	681b      	ldr	r3, [r3, #0]
 8013400:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8013404:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8013406:	6878      	ldr	r0, [r7, #4]
 8013408:	f000 ffe8 	bl	80143dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 801340c:	687b      	ldr	r3, [r7, #4]
 801340e:	681b      	ldr	r3, [r3, #0]
 8013410:	691b      	ldr	r3, [r3, #16]
 8013412:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8013416:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801341a:	d10e      	bne.n	801343a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 801341c:	687b      	ldr	r3, [r7, #4]
 801341e:	681b      	ldr	r3, [r3, #0]
 8013420:	68db      	ldr	r3, [r3, #12]
 8013422:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013426:	2b80      	cmp	r3, #128	; 0x80
 8013428:	d107      	bne.n	801343a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 801342a:	687b      	ldr	r3, [r7, #4]
 801342c:	681b      	ldr	r3, [r3, #0]
 801342e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8013432:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8013434:	6878      	ldr	r0, [r7, #4]
 8013436:	f000 ffdb 	bl	80143f0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 801343a:	687b      	ldr	r3, [r7, #4]
 801343c:	681b      	ldr	r3, [r3, #0]
 801343e:	691b      	ldr	r3, [r3, #16]
 8013440:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013444:	2b40      	cmp	r3, #64	; 0x40
 8013446:	d10e      	bne.n	8013466 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8013448:	687b      	ldr	r3, [r7, #4]
 801344a:	681b      	ldr	r3, [r3, #0]
 801344c:	68db      	ldr	r3, [r3, #12]
 801344e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013452:	2b40      	cmp	r3, #64	; 0x40
 8013454:	d107      	bne.n	8013466 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8013456:	687b      	ldr	r3, [r7, #4]
 8013458:	681b      	ldr	r3, [r3, #0]
 801345a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 801345e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8013460:	6878      	ldr	r0, [r7, #4]
 8013462:	f000 fa45 	bl	80138f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8013466:	687b      	ldr	r3, [r7, #4]
 8013468:	681b      	ldr	r3, [r3, #0]
 801346a:	691b      	ldr	r3, [r3, #16]
 801346c:	f003 0320 	and.w	r3, r3, #32
 8013470:	2b20      	cmp	r3, #32
 8013472:	d10e      	bne.n	8013492 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8013474:	687b      	ldr	r3, [r7, #4]
 8013476:	681b      	ldr	r3, [r3, #0]
 8013478:	68db      	ldr	r3, [r3, #12]
 801347a:	f003 0320 	and.w	r3, r3, #32
 801347e:	2b20      	cmp	r3, #32
 8013480:	d107      	bne.n	8013492 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8013482:	687b      	ldr	r3, [r7, #4]
 8013484:	681b      	ldr	r3, [r3, #0]
 8013486:	f06f 0220 	mvn.w	r2, #32
 801348a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 801348c:	6878      	ldr	r0, [r7, #4]
 801348e:	f000 ff9b 	bl	80143c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8013492:	bf00      	nop
 8013494:	3708      	adds	r7, #8
 8013496:	46bd      	mov	sp, r7
 8013498:	bd80      	pop	{r7, pc}
	...

0801349c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 801349c:	b580      	push	{r7, lr}
 801349e:	b086      	sub	sp, #24
 80134a0:	af00      	add	r7, sp, #0
 80134a2:	60f8      	str	r0, [r7, #12]
 80134a4:	60b9      	str	r1, [r7, #8]
 80134a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80134a8:	2300      	movs	r3, #0
 80134aa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80134ac:	68fb      	ldr	r3, [r7, #12]
 80134ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80134b2:	2b01      	cmp	r3, #1
 80134b4:	d101      	bne.n	80134ba <HAL_TIM_PWM_ConfigChannel+0x1e>
 80134b6:	2302      	movs	r3, #2
 80134b8:	e0ff      	b.n	80136ba <HAL_TIM_PWM_ConfigChannel+0x21e>
 80134ba:	68fb      	ldr	r3, [r7, #12]
 80134bc:	2201      	movs	r2, #1
 80134be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80134c2:	687b      	ldr	r3, [r7, #4]
 80134c4:	2b14      	cmp	r3, #20
 80134c6:	f200 80f0 	bhi.w	80136aa <HAL_TIM_PWM_ConfigChannel+0x20e>
 80134ca:	a201      	add	r2, pc, #4	; (adr r2, 80134d0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80134cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80134d0:	08013525 	.word	0x08013525
 80134d4:	080136ab 	.word	0x080136ab
 80134d8:	080136ab 	.word	0x080136ab
 80134dc:	080136ab 	.word	0x080136ab
 80134e0:	08013565 	.word	0x08013565
 80134e4:	080136ab 	.word	0x080136ab
 80134e8:	080136ab 	.word	0x080136ab
 80134ec:	080136ab 	.word	0x080136ab
 80134f0:	080135a7 	.word	0x080135a7
 80134f4:	080136ab 	.word	0x080136ab
 80134f8:	080136ab 	.word	0x080136ab
 80134fc:	080136ab 	.word	0x080136ab
 8013500:	080135e7 	.word	0x080135e7
 8013504:	080136ab 	.word	0x080136ab
 8013508:	080136ab 	.word	0x080136ab
 801350c:	080136ab 	.word	0x080136ab
 8013510:	08013629 	.word	0x08013629
 8013514:	080136ab 	.word	0x080136ab
 8013518:	080136ab 	.word	0x080136ab
 801351c:	080136ab 	.word	0x080136ab
 8013520:	08013669 	.word	0x08013669
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8013524:	68fb      	ldr	r3, [r7, #12]
 8013526:	681b      	ldr	r3, [r3, #0]
 8013528:	68b9      	ldr	r1, [r7, #8]
 801352a:	4618      	mov	r0, r3
 801352c:	f000 fa84 	bl	8013a38 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8013530:	68fb      	ldr	r3, [r7, #12]
 8013532:	681b      	ldr	r3, [r3, #0]
 8013534:	699a      	ldr	r2, [r3, #24]
 8013536:	68fb      	ldr	r3, [r7, #12]
 8013538:	681b      	ldr	r3, [r3, #0]
 801353a:	f042 0208 	orr.w	r2, r2, #8
 801353e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8013540:	68fb      	ldr	r3, [r7, #12]
 8013542:	681b      	ldr	r3, [r3, #0]
 8013544:	699a      	ldr	r2, [r3, #24]
 8013546:	68fb      	ldr	r3, [r7, #12]
 8013548:	681b      	ldr	r3, [r3, #0]
 801354a:	f022 0204 	bic.w	r2, r2, #4
 801354e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8013550:	68fb      	ldr	r3, [r7, #12]
 8013552:	681b      	ldr	r3, [r3, #0]
 8013554:	6999      	ldr	r1, [r3, #24]
 8013556:	68bb      	ldr	r3, [r7, #8]
 8013558:	691a      	ldr	r2, [r3, #16]
 801355a:	68fb      	ldr	r3, [r7, #12]
 801355c:	681b      	ldr	r3, [r3, #0]
 801355e:	430a      	orrs	r2, r1
 8013560:	619a      	str	r2, [r3, #24]
      break;
 8013562:	e0a5      	b.n	80136b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8013564:	68fb      	ldr	r3, [r7, #12]
 8013566:	681b      	ldr	r3, [r3, #0]
 8013568:	68b9      	ldr	r1, [r7, #8]
 801356a:	4618      	mov	r0, r3
 801356c:	f000 faf4 	bl	8013b58 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8013570:	68fb      	ldr	r3, [r7, #12]
 8013572:	681b      	ldr	r3, [r3, #0]
 8013574:	699a      	ldr	r2, [r3, #24]
 8013576:	68fb      	ldr	r3, [r7, #12]
 8013578:	681b      	ldr	r3, [r3, #0]
 801357a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801357e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8013580:	68fb      	ldr	r3, [r7, #12]
 8013582:	681b      	ldr	r3, [r3, #0]
 8013584:	699a      	ldr	r2, [r3, #24]
 8013586:	68fb      	ldr	r3, [r7, #12]
 8013588:	681b      	ldr	r3, [r3, #0]
 801358a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 801358e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8013590:	68fb      	ldr	r3, [r7, #12]
 8013592:	681b      	ldr	r3, [r3, #0]
 8013594:	6999      	ldr	r1, [r3, #24]
 8013596:	68bb      	ldr	r3, [r7, #8]
 8013598:	691b      	ldr	r3, [r3, #16]
 801359a:	021a      	lsls	r2, r3, #8
 801359c:	68fb      	ldr	r3, [r7, #12]
 801359e:	681b      	ldr	r3, [r3, #0]
 80135a0:	430a      	orrs	r2, r1
 80135a2:	619a      	str	r2, [r3, #24]
      break;
 80135a4:	e084      	b.n	80136b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80135a6:	68fb      	ldr	r3, [r7, #12]
 80135a8:	681b      	ldr	r3, [r3, #0]
 80135aa:	68b9      	ldr	r1, [r7, #8]
 80135ac:	4618      	mov	r0, r3
 80135ae:	f000 fb5d 	bl	8013c6c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80135b2:	68fb      	ldr	r3, [r7, #12]
 80135b4:	681b      	ldr	r3, [r3, #0]
 80135b6:	69da      	ldr	r2, [r3, #28]
 80135b8:	68fb      	ldr	r3, [r7, #12]
 80135ba:	681b      	ldr	r3, [r3, #0]
 80135bc:	f042 0208 	orr.w	r2, r2, #8
 80135c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80135c2:	68fb      	ldr	r3, [r7, #12]
 80135c4:	681b      	ldr	r3, [r3, #0]
 80135c6:	69da      	ldr	r2, [r3, #28]
 80135c8:	68fb      	ldr	r3, [r7, #12]
 80135ca:	681b      	ldr	r3, [r3, #0]
 80135cc:	f022 0204 	bic.w	r2, r2, #4
 80135d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80135d2:	68fb      	ldr	r3, [r7, #12]
 80135d4:	681b      	ldr	r3, [r3, #0]
 80135d6:	69d9      	ldr	r1, [r3, #28]
 80135d8:	68bb      	ldr	r3, [r7, #8]
 80135da:	691a      	ldr	r2, [r3, #16]
 80135dc:	68fb      	ldr	r3, [r7, #12]
 80135de:	681b      	ldr	r3, [r3, #0]
 80135e0:	430a      	orrs	r2, r1
 80135e2:	61da      	str	r2, [r3, #28]
      break;
 80135e4:	e064      	b.n	80136b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80135e6:	68fb      	ldr	r3, [r7, #12]
 80135e8:	681b      	ldr	r3, [r3, #0]
 80135ea:	68b9      	ldr	r1, [r7, #8]
 80135ec:	4618      	mov	r0, r3
 80135ee:	f000 fbc5 	bl	8013d7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80135f2:	68fb      	ldr	r3, [r7, #12]
 80135f4:	681b      	ldr	r3, [r3, #0]
 80135f6:	69da      	ldr	r2, [r3, #28]
 80135f8:	68fb      	ldr	r3, [r7, #12]
 80135fa:	681b      	ldr	r3, [r3, #0]
 80135fc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8013600:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8013602:	68fb      	ldr	r3, [r7, #12]
 8013604:	681b      	ldr	r3, [r3, #0]
 8013606:	69da      	ldr	r2, [r3, #28]
 8013608:	68fb      	ldr	r3, [r7, #12]
 801360a:	681b      	ldr	r3, [r3, #0]
 801360c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8013610:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8013612:	68fb      	ldr	r3, [r7, #12]
 8013614:	681b      	ldr	r3, [r3, #0]
 8013616:	69d9      	ldr	r1, [r3, #28]
 8013618:	68bb      	ldr	r3, [r7, #8]
 801361a:	691b      	ldr	r3, [r3, #16]
 801361c:	021a      	lsls	r2, r3, #8
 801361e:	68fb      	ldr	r3, [r7, #12]
 8013620:	681b      	ldr	r3, [r3, #0]
 8013622:	430a      	orrs	r2, r1
 8013624:	61da      	str	r2, [r3, #28]
      break;
 8013626:	e043      	b.n	80136b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8013628:	68fb      	ldr	r3, [r7, #12]
 801362a:	681b      	ldr	r3, [r3, #0]
 801362c:	68b9      	ldr	r1, [r7, #8]
 801362e:	4618      	mov	r0, r3
 8013630:	f000 fc0e 	bl	8013e50 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8013634:	68fb      	ldr	r3, [r7, #12]
 8013636:	681b      	ldr	r3, [r3, #0]
 8013638:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801363a:	68fb      	ldr	r3, [r7, #12]
 801363c:	681b      	ldr	r3, [r3, #0]
 801363e:	f042 0208 	orr.w	r2, r2, #8
 8013642:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8013644:	68fb      	ldr	r3, [r7, #12]
 8013646:	681b      	ldr	r3, [r3, #0]
 8013648:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801364a:	68fb      	ldr	r3, [r7, #12]
 801364c:	681b      	ldr	r3, [r3, #0]
 801364e:	f022 0204 	bic.w	r2, r2, #4
 8013652:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8013654:	68fb      	ldr	r3, [r7, #12]
 8013656:	681b      	ldr	r3, [r3, #0]
 8013658:	6d59      	ldr	r1, [r3, #84]	; 0x54
 801365a:	68bb      	ldr	r3, [r7, #8]
 801365c:	691a      	ldr	r2, [r3, #16]
 801365e:	68fb      	ldr	r3, [r7, #12]
 8013660:	681b      	ldr	r3, [r3, #0]
 8013662:	430a      	orrs	r2, r1
 8013664:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8013666:	e023      	b.n	80136b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8013668:	68fb      	ldr	r3, [r7, #12]
 801366a:	681b      	ldr	r3, [r3, #0]
 801366c:	68b9      	ldr	r1, [r7, #8]
 801366e:	4618      	mov	r0, r3
 8013670:	f000 fc52 	bl	8013f18 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8013674:	68fb      	ldr	r3, [r7, #12]
 8013676:	681b      	ldr	r3, [r3, #0]
 8013678:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801367a:	68fb      	ldr	r3, [r7, #12]
 801367c:	681b      	ldr	r3, [r3, #0]
 801367e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8013682:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8013684:	68fb      	ldr	r3, [r7, #12]
 8013686:	681b      	ldr	r3, [r3, #0]
 8013688:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801368a:	68fb      	ldr	r3, [r7, #12]
 801368c:	681b      	ldr	r3, [r3, #0]
 801368e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8013692:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8013694:	68fb      	ldr	r3, [r7, #12]
 8013696:	681b      	ldr	r3, [r3, #0]
 8013698:	6d59      	ldr	r1, [r3, #84]	; 0x54
 801369a:	68bb      	ldr	r3, [r7, #8]
 801369c:	691b      	ldr	r3, [r3, #16]
 801369e:	021a      	lsls	r2, r3, #8
 80136a0:	68fb      	ldr	r3, [r7, #12]
 80136a2:	681b      	ldr	r3, [r3, #0]
 80136a4:	430a      	orrs	r2, r1
 80136a6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80136a8:	e002      	b.n	80136b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80136aa:	2301      	movs	r3, #1
 80136ac:	75fb      	strb	r3, [r7, #23]
      break;
 80136ae:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80136b0:	68fb      	ldr	r3, [r7, #12]
 80136b2:	2200      	movs	r2, #0
 80136b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80136b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80136ba:	4618      	mov	r0, r3
 80136bc:	3718      	adds	r7, #24
 80136be:	46bd      	mov	sp, r7
 80136c0:	bd80      	pop	{r7, pc}
 80136c2:	bf00      	nop

080136c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80136c4:	b580      	push	{r7, lr}
 80136c6:	b084      	sub	sp, #16
 80136c8:	af00      	add	r7, sp, #0
 80136ca:	6078      	str	r0, [r7, #4]
 80136cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80136ce:	2300      	movs	r3, #0
 80136d0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80136d2:	687b      	ldr	r3, [r7, #4]
 80136d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80136d8:	2b01      	cmp	r3, #1
 80136da:	d101      	bne.n	80136e0 <HAL_TIM_ConfigClockSource+0x1c>
 80136dc:	2302      	movs	r3, #2
 80136de:	e0dc      	b.n	801389a <HAL_TIM_ConfigClockSource+0x1d6>
 80136e0:	687b      	ldr	r3, [r7, #4]
 80136e2:	2201      	movs	r2, #1
 80136e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80136e8:	687b      	ldr	r3, [r7, #4]
 80136ea:	2202      	movs	r2, #2
 80136ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80136f0:	687b      	ldr	r3, [r7, #4]
 80136f2:	681b      	ldr	r3, [r3, #0]
 80136f4:	689b      	ldr	r3, [r3, #8]
 80136f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80136f8:	68ba      	ldr	r2, [r7, #8]
 80136fa:	4b6a      	ldr	r3, [pc, #424]	; (80138a4 <HAL_TIM_ConfigClockSource+0x1e0>)
 80136fc:	4013      	ands	r3, r2
 80136fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8013700:	68bb      	ldr	r3, [r7, #8]
 8013702:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8013706:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8013708:	687b      	ldr	r3, [r7, #4]
 801370a:	681b      	ldr	r3, [r3, #0]
 801370c:	68ba      	ldr	r2, [r7, #8]
 801370e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8013710:	683b      	ldr	r3, [r7, #0]
 8013712:	681b      	ldr	r3, [r3, #0]
 8013714:	4a64      	ldr	r2, [pc, #400]	; (80138a8 <HAL_TIM_ConfigClockSource+0x1e4>)
 8013716:	4293      	cmp	r3, r2
 8013718:	f000 80a9 	beq.w	801386e <HAL_TIM_ConfigClockSource+0x1aa>
 801371c:	4a62      	ldr	r2, [pc, #392]	; (80138a8 <HAL_TIM_ConfigClockSource+0x1e4>)
 801371e:	4293      	cmp	r3, r2
 8013720:	f200 80ae 	bhi.w	8013880 <HAL_TIM_ConfigClockSource+0x1bc>
 8013724:	4a61      	ldr	r2, [pc, #388]	; (80138ac <HAL_TIM_ConfigClockSource+0x1e8>)
 8013726:	4293      	cmp	r3, r2
 8013728:	f000 80a1 	beq.w	801386e <HAL_TIM_ConfigClockSource+0x1aa>
 801372c:	4a5f      	ldr	r2, [pc, #380]	; (80138ac <HAL_TIM_ConfigClockSource+0x1e8>)
 801372e:	4293      	cmp	r3, r2
 8013730:	f200 80a6 	bhi.w	8013880 <HAL_TIM_ConfigClockSource+0x1bc>
 8013734:	4a5e      	ldr	r2, [pc, #376]	; (80138b0 <HAL_TIM_ConfigClockSource+0x1ec>)
 8013736:	4293      	cmp	r3, r2
 8013738:	f000 8099 	beq.w	801386e <HAL_TIM_ConfigClockSource+0x1aa>
 801373c:	4a5c      	ldr	r2, [pc, #368]	; (80138b0 <HAL_TIM_ConfigClockSource+0x1ec>)
 801373e:	4293      	cmp	r3, r2
 8013740:	f200 809e 	bhi.w	8013880 <HAL_TIM_ConfigClockSource+0x1bc>
 8013744:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8013748:	f000 8091 	beq.w	801386e <HAL_TIM_ConfigClockSource+0x1aa>
 801374c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8013750:	f200 8096 	bhi.w	8013880 <HAL_TIM_ConfigClockSource+0x1bc>
 8013754:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8013758:	f000 8089 	beq.w	801386e <HAL_TIM_ConfigClockSource+0x1aa>
 801375c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8013760:	f200 808e 	bhi.w	8013880 <HAL_TIM_ConfigClockSource+0x1bc>
 8013764:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8013768:	d03e      	beq.n	80137e8 <HAL_TIM_ConfigClockSource+0x124>
 801376a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 801376e:	f200 8087 	bhi.w	8013880 <HAL_TIM_ConfigClockSource+0x1bc>
 8013772:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8013776:	f000 8086 	beq.w	8013886 <HAL_TIM_ConfigClockSource+0x1c2>
 801377a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801377e:	d87f      	bhi.n	8013880 <HAL_TIM_ConfigClockSource+0x1bc>
 8013780:	2b70      	cmp	r3, #112	; 0x70
 8013782:	d01a      	beq.n	80137ba <HAL_TIM_ConfigClockSource+0xf6>
 8013784:	2b70      	cmp	r3, #112	; 0x70
 8013786:	d87b      	bhi.n	8013880 <HAL_TIM_ConfigClockSource+0x1bc>
 8013788:	2b60      	cmp	r3, #96	; 0x60
 801378a:	d050      	beq.n	801382e <HAL_TIM_ConfigClockSource+0x16a>
 801378c:	2b60      	cmp	r3, #96	; 0x60
 801378e:	d877      	bhi.n	8013880 <HAL_TIM_ConfigClockSource+0x1bc>
 8013790:	2b50      	cmp	r3, #80	; 0x50
 8013792:	d03c      	beq.n	801380e <HAL_TIM_ConfigClockSource+0x14a>
 8013794:	2b50      	cmp	r3, #80	; 0x50
 8013796:	d873      	bhi.n	8013880 <HAL_TIM_ConfigClockSource+0x1bc>
 8013798:	2b40      	cmp	r3, #64	; 0x40
 801379a:	d058      	beq.n	801384e <HAL_TIM_ConfigClockSource+0x18a>
 801379c:	2b40      	cmp	r3, #64	; 0x40
 801379e:	d86f      	bhi.n	8013880 <HAL_TIM_ConfigClockSource+0x1bc>
 80137a0:	2b30      	cmp	r3, #48	; 0x30
 80137a2:	d064      	beq.n	801386e <HAL_TIM_ConfigClockSource+0x1aa>
 80137a4:	2b30      	cmp	r3, #48	; 0x30
 80137a6:	d86b      	bhi.n	8013880 <HAL_TIM_ConfigClockSource+0x1bc>
 80137a8:	2b20      	cmp	r3, #32
 80137aa:	d060      	beq.n	801386e <HAL_TIM_ConfigClockSource+0x1aa>
 80137ac:	2b20      	cmp	r3, #32
 80137ae:	d867      	bhi.n	8013880 <HAL_TIM_ConfigClockSource+0x1bc>
 80137b0:	2b00      	cmp	r3, #0
 80137b2:	d05c      	beq.n	801386e <HAL_TIM_ConfigClockSource+0x1aa>
 80137b4:	2b10      	cmp	r3, #16
 80137b6:	d05a      	beq.n	801386e <HAL_TIM_ConfigClockSource+0x1aa>
 80137b8:	e062      	b.n	8013880 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80137ba:	687b      	ldr	r3, [r7, #4]
 80137bc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80137be:	683b      	ldr	r3, [r7, #0]
 80137c0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80137c2:	683b      	ldr	r3, [r7, #0]
 80137c4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80137c6:	683b      	ldr	r3, [r7, #0]
 80137c8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80137ca:	f000 fc89 	bl	80140e0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80137ce:	687b      	ldr	r3, [r7, #4]
 80137d0:	681b      	ldr	r3, [r3, #0]
 80137d2:	689b      	ldr	r3, [r3, #8]
 80137d4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80137d6:	68bb      	ldr	r3, [r7, #8]
 80137d8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80137dc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80137de:	687b      	ldr	r3, [r7, #4]
 80137e0:	681b      	ldr	r3, [r3, #0]
 80137e2:	68ba      	ldr	r2, [r7, #8]
 80137e4:	609a      	str	r2, [r3, #8]
      break;
 80137e6:	e04f      	b.n	8013888 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80137e8:	687b      	ldr	r3, [r7, #4]
 80137ea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80137ec:	683b      	ldr	r3, [r7, #0]
 80137ee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80137f0:	683b      	ldr	r3, [r7, #0]
 80137f2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80137f4:	683b      	ldr	r3, [r7, #0]
 80137f6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80137f8:	f000 fc72 	bl	80140e0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80137fc:	687b      	ldr	r3, [r7, #4]
 80137fe:	681b      	ldr	r3, [r3, #0]
 8013800:	689a      	ldr	r2, [r3, #8]
 8013802:	687b      	ldr	r3, [r7, #4]
 8013804:	681b      	ldr	r3, [r3, #0]
 8013806:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 801380a:	609a      	str	r2, [r3, #8]
      break;
 801380c:	e03c      	b.n	8013888 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801380e:	687b      	ldr	r3, [r7, #4]
 8013810:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8013812:	683b      	ldr	r3, [r7, #0]
 8013814:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8013816:	683b      	ldr	r3, [r7, #0]
 8013818:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801381a:	461a      	mov	r2, r3
 801381c:	f000 fbe2 	bl	8013fe4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8013820:	687b      	ldr	r3, [r7, #4]
 8013822:	681b      	ldr	r3, [r3, #0]
 8013824:	2150      	movs	r1, #80	; 0x50
 8013826:	4618      	mov	r0, r3
 8013828:	f000 fc3c 	bl	80140a4 <TIM_ITRx_SetConfig>
      break;
 801382c:	e02c      	b.n	8013888 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 801382e:	687b      	ldr	r3, [r7, #4]
 8013830:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8013832:	683b      	ldr	r3, [r7, #0]
 8013834:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8013836:	683b      	ldr	r3, [r7, #0]
 8013838:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 801383a:	461a      	mov	r2, r3
 801383c:	f000 fc01 	bl	8014042 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8013840:	687b      	ldr	r3, [r7, #4]
 8013842:	681b      	ldr	r3, [r3, #0]
 8013844:	2160      	movs	r1, #96	; 0x60
 8013846:	4618      	mov	r0, r3
 8013848:	f000 fc2c 	bl	80140a4 <TIM_ITRx_SetConfig>
      break;
 801384c:	e01c      	b.n	8013888 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801384e:	687b      	ldr	r3, [r7, #4]
 8013850:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8013852:	683b      	ldr	r3, [r7, #0]
 8013854:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8013856:	683b      	ldr	r3, [r7, #0]
 8013858:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801385a:	461a      	mov	r2, r3
 801385c:	f000 fbc2 	bl	8013fe4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8013860:	687b      	ldr	r3, [r7, #4]
 8013862:	681b      	ldr	r3, [r3, #0]
 8013864:	2140      	movs	r1, #64	; 0x40
 8013866:	4618      	mov	r0, r3
 8013868:	f000 fc1c 	bl	80140a4 <TIM_ITRx_SetConfig>
      break;
 801386c:	e00c      	b.n	8013888 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 801386e:	687b      	ldr	r3, [r7, #4]
 8013870:	681a      	ldr	r2, [r3, #0]
 8013872:	683b      	ldr	r3, [r7, #0]
 8013874:	681b      	ldr	r3, [r3, #0]
 8013876:	4619      	mov	r1, r3
 8013878:	4610      	mov	r0, r2
 801387a:	f000 fc13 	bl	80140a4 <TIM_ITRx_SetConfig>
      break;
 801387e:	e003      	b.n	8013888 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8013880:	2301      	movs	r3, #1
 8013882:	73fb      	strb	r3, [r7, #15]
      break;
 8013884:	e000      	b.n	8013888 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8013886:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8013888:	687b      	ldr	r3, [r7, #4]
 801388a:	2201      	movs	r2, #1
 801388c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8013890:	687b      	ldr	r3, [r7, #4]
 8013892:	2200      	movs	r2, #0
 8013894:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8013898:	7bfb      	ldrb	r3, [r7, #15]
}
 801389a:	4618      	mov	r0, r3
 801389c:	3710      	adds	r7, #16
 801389e:	46bd      	mov	sp, r7
 80138a0:	bd80      	pop	{r7, pc}
 80138a2:	bf00      	nop
 80138a4:	ffceff88 	.word	0xffceff88
 80138a8:	00100040 	.word	0x00100040
 80138ac:	00100030 	.word	0x00100030
 80138b0:	00100020 	.word	0x00100020

080138b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80138b4:	b480      	push	{r7}
 80138b6:	b083      	sub	sp, #12
 80138b8:	af00      	add	r7, sp, #0
 80138ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80138bc:	bf00      	nop
 80138be:	370c      	adds	r7, #12
 80138c0:	46bd      	mov	sp, r7
 80138c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138c6:	4770      	bx	lr

080138c8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80138c8:	b480      	push	{r7}
 80138ca:	b083      	sub	sp, #12
 80138cc:	af00      	add	r7, sp, #0
 80138ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80138d0:	bf00      	nop
 80138d2:	370c      	adds	r7, #12
 80138d4:	46bd      	mov	sp, r7
 80138d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138da:	4770      	bx	lr

080138dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80138dc:	b480      	push	{r7}
 80138de:	b083      	sub	sp, #12
 80138e0:	af00      	add	r7, sp, #0
 80138e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80138e4:	bf00      	nop
 80138e6:	370c      	adds	r7, #12
 80138e8:	46bd      	mov	sp, r7
 80138ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138ee:	4770      	bx	lr

080138f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80138f0:	b480      	push	{r7}
 80138f2:	b083      	sub	sp, #12
 80138f4:	af00      	add	r7, sp, #0
 80138f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80138f8:	bf00      	nop
 80138fa:	370c      	adds	r7, #12
 80138fc:	46bd      	mov	sp, r7
 80138fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013902:	4770      	bx	lr

08013904 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8013904:	b480      	push	{r7}
 8013906:	b085      	sub	sp, #20
 8013908:	af00      	add	r7, sp, #0
 801390a:	6078      	str	r0, [r7, #4]
 801390c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 801390e:	687b      	ldr	r3, [r7, #4]
 8013910:	681b      	ldr	r3, [r3, #0]
 8013912:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8013914:	687b      	ldr	r3, [r7, #4]
 8013916:	4a40      	ldr	r2, [pc, #256]	; (8013a18 <TIM_Base_SetConfig+0x114>)
 8013918:	4293      	cmp	r3, r2
 801391a:	d013      	beq.n	8013944 <TIM_Base_SetConfig+0x40>
 801391c:	687b      	ldr	r3, [r7, #4]
 801391e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8013922:	d00f      	beq.n	8013944 <TIM_Base_SetConfig+0x40>
 8013924:	687b      	ldr	r3, [r7, #4]
 8013926:	4a3d      	ldr	r2, [pc, #244]	; (8013a1c <TIM_Base_SetConfig+0x118>)
 8013928:	4293      	cmp	r3, r2
 801392a:	d00b      	beq.n	8013944 <TIM_Base_SetConfig+0x40>
 801392c:	687b      	ldr	r3, [r7, #4]
 801392e:	4a3c      	ldr	r2, [pc, #240]	; (8013a20 <TIM_Base_SetConfig+0x11c>)
 8013930:	4293      	cmp	r3, r2
 8013932:	d007      	beq.n	8013944 <TIM_Base_SetConfig+0x40>
 8013934:	687b      	ldr	r3, [r7, #4]
 8013936:	4a3b      	ldr	r2, [pc, #236]	; (8013a24 <TIM_Base_SetConfig+0x120>)
 8013938:	4293      	cmp	r3, r2
 801393a:	d003      	beq.n	8013944 <TIM_Base_SetConfig+0x40>
 801393c:	687b      	ldr	r3, [r7, #4]
 801393e:	4a3a      	ldr	r2, [pc, #232]	; (8013a28 <TIM_Base_SetConfig+0x124>)
 8013940:	4293      	cmp	r3, r2
 8013942:	d108      	bne.n	8013956 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8013944:	68fb      	ldr	r3, [r7, #12]
 8013946:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801394a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 801394c:	683b      	ldr	r3, [r7, #0]
 801394e:	685b      	ldr	r3, [r3, #4]
 8013950:	68fa      	ldr	r2, [r7, #12]
 8013952:	4313      	orrs	r3, r2
 8013954:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8013956:	687b      	ldr	r3, [r7, #4]
 8013958:	4a2f      	ldr	r2, [pc, #188]	; (8013a18 <TIM_Base_SetConfig+0x114>)
 801395a:	4293      	cmp	r3, r2
 801395c:	d01f      	beq.n	801399e <TIM_Base_SetConfig+0x9a>
 801395e:	687b      	ldr	r3, [r7, #4]
 8013960:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8013964:	d01b      	beq.n	801399e <TIM_Base_SetConfig+0x9a>
 8013966:	687b      	ldr	r3, [r7, #4]
 8013968:	4a2c      	ldr	r2, [pc, #176]	; (8013a1c <TIM_Base_SetConfig+0x118>)
 801396a:	4293      	cmp	r3, r2
 801396c:	d017      	beq.n	801399e <TIM_Base_SetConfig+0x9a>
 801396e:	687b      	ldr	r3, [r7, #4]
 8013970:	4a2b      	ldr	r2, [pc, #172]	; (8013a20 <TIM_Base_SetConfig+0x11c>)
 8013972:	4293      	cmp	r3, r2
 8013974:	d013      	beq.n	801399e <TIM_Base_SetConfig+0x9a>
 8013976:	687b      	ldr	r3, [r7, #4]
 8013978:	4a2a      	ldr	r2, [pc, #168]	; (8013a24 <TIM_Base_SetConfig+0x120>)
 801397a:	4293      	cmp	r3, r2
 801397c:	d00f      	beq.n	801399e <TIM_Base_SetConfig+0x9a>
 801397e:	687b      	ldr	r3, [r7, #4]
 8013980:	4a29      	ldr	r2, [pc, #164]	; (8013a28 <TIM_Base_SetConfig+0x124>)
 8013982:	4293      	cmp	r3, r2
 8013984:	d00b      	beq.n	801399e <TIM_Base_SetConfig+0x9a>
 8013986:	687b      	ldr	r3, [r7, #4]
 8013988:	4a28      	ldr	r2, [pc, #160]	; (8013a2c <TIM_Base_SetConfig+0x128>)
 801398a:	4293      	cmp	r3, r2
 801398c:	d007      	beq.n	801399e <TIM_Base_SetConfig+0x9a>
 801398e:	687b      	ldr	r3, [r7, #4]
 8013990:	4a27      	ldr	r2, [pc, #156]	; (8013a30 <TIM_Base_SetConfig+0x12c>)
 8013992:	4293      	cmp	r3, r2
 8013994:	d003      	beq.n	801399e <TIM_Base_SetConfig+0x9a>
 8013996:	687b      	ldr	r3, [r7, #4]
 8013998:	4a26      	ldr	r2, [pc, #152]	; (8013a34 <TIM_Base_SetConfig+0x130>)
 801399a:	4293      	cmp	r3, r2
 801399c:	d108      	bne.n	80139b0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801399e:	68fb      	ldr	r3, [r7, #12]
 80139a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80139a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80139a6:	683b      	ldr	r3, [r7, #0]
 80139a8:	68db      	ldr	r3, [r3, #12]
 80139aa:	68fa      	ldr	r2, [r7, #12]
 80139ac:	4313      	orrs	r3, r2
 80139ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80139b0:	68fb      	ldr	r3, [r7, #12]
 80139b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80139b6:	683b      	ldr	r3, [r7, #0]
 80139b8:	695b      	ldr	r3, [r3, #20]
 80139ba:	4313      	orrs	r3, r2
 80139bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80139be:	687b      	ldr	r3, [r7, #4]
 80139c0:	68fa      	ldr	r2, [r7, #12]
 80139c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80139c4:	683b      	ldr	r3, [r7, #0]
 80139c6:	689a      	ldr	r2, [r3, #8]
 80139c8:	687b      	ldr	r3, [r7, #4]
 80139ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80139cc:	683b      	ldr	r3, [r7, #0]
 80139ce:	681a      	ldr	r2, [r3, #0]
 80139d0:	687b      	ldr	r3, [r7, #4]
 80139d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80139d4:	687b      	ldr	r3, [r7, #4]
 80139d6:	4a10      	ldr	r2, [pc, #64]	; (8013a18 <TIM_Base_SetConfig+0x114>)
 80139d8:	4293      	cmp	r3, r2
 80139da:	d00f      	beq.n	80139fc <TIM_Base_SetConfig+0xf8>
 80139dc:	687b      	ldr	r3, [r7, #4]
 80139de:	4a12      	ldr	r2, [pc, #72]	; (8013a28 <TIM_Base_SetConfig+0x124>)
 80139e0:	4293      	cmp	r3, r2
 80139e2:	d00b      	beq.n	80139fc <TIM_Base_SetConfig+0xf8>
 80139e4:	687b      	ldr	r3, [r7, #4]
 80139e6:	4a11      	ldr	r2, [pc, #68]	; (8013a2c <TIM_Base_SetConfig+0x128>)
 80139e8:	4293      	cmp	r3, r2
 80139ea:	d007      	beq.n	80139fc <TIM_Base_SetConfig+0xf8>
 80139ec:	687b      	ldr	r3, [r7, #4]
 80139ee:	4a10      	ldr	r2, [pc, #64]	; (8013a30 <TIM_Base_SetConfig+0x12c>)
 80139f0:	4293      	cmp	r3, r2
 80139f2:	d003      	beq.n	80139fc <TIM_Base_SetConfig+0xf8>
 80139f4:	687b      	ldr	r3, [r7, #4]
 80139f6:	4a0f      	ldr	r2, [pc, #60]	; (8013a34 <TIM_Base_SetConfig+0x130>)
 80139f8:	4293      	cmp	r3, r2
 80139fa:	d103      	bne.n	8013a04 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80139fc:	683b      	ldr	r3, [r7, #0]
 80139fe:	691a      	ldr	r2, [r3, #16]
 8013a00:	687b      	ldr	r3, [r7, #4]
 8013a02:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8013a04:	687b      	ldr	r3, [r7, #4]
 8013a06:	2201      	movs	r2, #1
 8013a08:	615a      	str	r2, [r3, #20]
}
 8013a0a:	bf00      	nop
 8013a0c:	3714      	adds	r7, #20
 8013a0e:	46bd      	mov	sp, r7
 8013a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a14:	4770      	bx	lr
 8013a16:	bf00      	nop
 8013a18:	40010000 	.word	0x40010000
 8013a1c:	40000400 	.word	0x40000400
 8013a20:	40000800 	.word	0x40000800
 8013a24:	40000c00 	.word	0x40000c00
 8013a28:	40010400 	.word	0x40010400
 8013a2c:	40014000 	.word	0x40014000
 8013a30:	40014400 	.word	0x40014400
 8013a34:	40014800 	.word	0x40014800

08013a38 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8013a38:	b480      	push	{r7}
 8013a3a:	b087      	sub	sp, #28
 8013a3c:	af00      	add	r7, sp, #0
 8013a3e:	6078      	str	r0, [r7, #4]
 8013a40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8013a42:	687b      	ldr	r3, [r7, #4]
 8013a44:	6a1b      	ldr	r3, [r3, #32]
 8013a46:	f023 0201 	bic.w	r2, r3, #1
 8013a4a:	687b      	ldr	r3, [r7, #4]
 8013a4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013a4e:	687b      	ldr	r3, [r7, #4]
 8013a50:	6a1b      	ldr	r3, [r3, #32]
 8013a52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013a54:	687b      	ldr	r3, [r7, #4]
 8013a56:	685b      	ldr	r3, [r3, #4]
 8013a58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8013a5a:	687b      	ldr	r3, [r7, #4]
 8013a5c:	699b      	ldr	r3, [r3, #24]
 8013a5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8013a60:	68fa      	ldr	r2, [r7, #12]
 8013a62:	4b37      	ldr	r3, [pc, #220]	; (8013b40 <TIM_OC1_SetConfig+0x108>)
 8013a64:	4013      	ands	r3, r2
 8013a66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8013a68:	68fb      	ldr	r3, [r7, #12]
 8013a6a:	f023 0303 	bic.w	r3, r3, #3
 8013a6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8013a70:	683b      	ldr	r3, [r7, #0]
 8013a72:	681b      	ldr	r3, [r3, #0]
 8013a74:	68fa      	ldr	r2, [r7, #12]
 8013a76:	4313      	orrs	r3, r2
 8013a78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8013a7a:	697b      	ldr	r3, [r7, #20]
 8013a7c:	f023 0302 	bic.w	r3, r3, #2
 8013a80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8013a82:	683b      	ldr	r3, [r7, #0]
 8013a84:	689b      	ldr	r3, [r3, #8]
 8013a86:	697a      	ldr	r2, [r7, #20]
 8013a88:	4313      	orrs	r3, r2
 8013a8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8013a8c:	687b      	ldr	r3, [r7, #4]
 8013a8e:	4a2d      	ldr	r2, [pc, #180]	; (8013b44 <TIM_OC1_SetConfig+0x10c>)
 8013a90:	4293      	cmp	r3, r2
 8013a92:	d00f      	beq.n	8013ab4 <TIM_OC1_SetConfig+0x7c>
 8013a94:	687b      	ldr	r3, [r7, #4]
 8013a96:	4a2c      	ldr	r2, [pc, #176]	; (8013b48 <TIM_OC1_SetConfig+0x110>)
 8013a98:	4293      	cmp	r3, r2
 8013a9a:	d00b      	beq.n	8013ab4 <TIM_OC1_SetConfig+0x7c>
 8013a9c:	687b      	ldr	r3, [r7, #4]
 8013a9e:	4a2b      	ldr	r2, [pc, #172]	; (8013b4c <TIM_OC1_SetConfig+0x114>)
 8013aa0:	4293      	cmp	r3, r2
 8013aa2:	d007      	beq.n	8013ab4 <TIM_OC1_SetConfig+0x7c>
 8013aa4:	687b      	ldr	r3, [r7, #4]
 8013aa6:	4a2a      	ldr	r2, [pc, #168]	; (8013b50 <TIM_OC1_SetConfig+0x118>)
 8013aa8:	4293      	cmp	r3, r2
 8013aaa:	d003      	beq.n	8013ab4 <TIM_OC1_SetConfig+0x7c>
 8013aac:	687b      	ldr	r3, [r7, #4]
 8013aae:	4a29      	ldr	r2, [pc, #164]	; (8013b54 <TIM_OC1_SetConfig+0x11c>)
 8013ab0:	4293      	cmp	r3, r2
 8013ab2:	d10c      	bne.n	8013ace <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8013ab4:	697b      	ldr	r3, [r7, #20]
 8013ab6:	f023 0308 	bic.w	r3, r3, #8
 8013aba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8013abc:	683b      	ldr	r3, [r7, #0]
 8013abe:	68db      	ldr	r3, [r3, #12]
 8013ac0:	697a      	ldr	r2, [r7, #20]
 8013ac2:	4313      	orrs	r3, r2
 8013ac4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8013ac6:	697b      	ldr	r3, [r7, #20]
 8013ac8:	f023 0304 	bic.w	r3, r3, #4
 8013acc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013ace:	687b      	ldr	r3, [r7, #4]
 8013ad0:	4a1c      	ldr	r2, [pc, #112]	; (8013b44 <TIM_OC1_SetConfig+0x10c>)
 8013ad2:	4293      	cmp	r3, r2
 8013ad4:	d00f      	beq.n	8013af6 <TIM_OC1_SetConfig+0xbe>
 8013ad6:	687b      	ldr	r3, [r7, #4]
 8013ad8:	4a1b      	ldr	r2, [pc, #108]	; (8013b48 <TIM_OC1_SetConfig+0x110>)
 8013ada:	4293      	cmp	r3, r2
 8013adc:	d00b      	beq.n	8013af6 <TIM_OC1_SetConfig+0xbe>
 8013ade:	687b      	ldr	r3, [r7, #4]
 8013ae0:	4a1a      	ldr	r2, [pc, #104]	; (8013b4c <TIM_OC1_SetConfig+0x114>)
 8013ae2:	4293      	cmp	r3, r2
 8013ae4:	d007      	beq.n	8013af6 <TIM_OC1_SetConfig+0xbe>
 8013ae6:	687b      	ldr	r3, [r7, #4]
 8013ae8:	4a19      	ldr	r2, [pc, #100]	; (8013b50 <TIM_OC1_SetConfig+0x118>)
 8013aea:	4293      	cmp	r3, r2
 8013aec:	d003      	beq.n	8013af6 <TIM_OC1_SetConfig+0xbe>
 8013aee:	687b      	ldr	r3, [r7, #4]
 8013af0:	4a18      	ldr	r2, [pc, #96]	; (8013b54 <TIM_OC1_SetConfig+0x11c>)
 8013af2:	4293      	cmp	r3, r2
 8013af4:	d111      	bne.n	8013b1a <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8013af6:	693b      	ldr	r3, [r7, #16]
 8013af8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8013afc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8013afe:	693b      	ldr	r3, [r7, #16]
 8013b00:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8013b04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8013b06:	683b      	ldr	r3, [r7, #0]
 8013b08:	695b      	ldr	r3, [r3, #20]
 8013b0a:	693a      	ldr	r2, [r7, #16]
 8013b0c:	4313      	orrs	r3, r2
 8013b0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8013b10:	683b      	ldr	r3, [r7, #0]
 8013b12:	699b      	ldr	r3, [r3, #24]
 8013b14:	693a      	ldr	r2, [r7, #16]
 8013b16:	4313      	orrs	r3, r2
 8013b18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013b1a:	687b      	ldr	r3, [r7, #4]
 8013b1c:	693a      	ldr	r2, [r7, #16]
 8013b1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8013b20:	687b      	ldr	r3, [r7, #4]
 8013b22:	68fa      	ldr	r2, [r7, #12]
 8013b24:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8013b26:	683b      	ldr	r3, [r7, #0]
 8013b28:	685a      	ldr	r2, [r3, #4]
 8013b2a:	687b      	ldr	r3, [r7, #4]
 8013b2c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013b2e:	687b      	ldr	r3, [r7, #4]
 8013b30:	697a      	ldr	r2, [r7, #20]
 8013b32:	621a      	str	r2, [r3, #32]
}
 8013b34:	bf00      	nop
 8013b36:	371c      	adds	r7, #28
 8013b38:	46bd      	mov	sp, r7
 8013b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b3e:	4770      	bx	lr
 8013b40:	fffeff8f 	.word	0xfffeff8f
 8013b44:	40010000 	.word	0x40010000
 8013b48:	40010400 	.word	0x40010400
 8013b4c:	40014000 	.word	0x40014000
 8013b50:	40014400 	.word	0x40014400
 8013b54:	40014800 	.word	0x40014800

08013b58 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8013b58:	b480      	push	{r7}
 8013b5a:	b087      	sub	sp, #28
 8013b5c:	af00      	add	r7, sp, #0
 8013b5e:	6078      	str	r0, [r7, #4]
 8013b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8013b62:	687b      	ldr	r3, [r7, #4]
 8013b64:	6a1b      	ldr	r3, [r3, #32]
 8013b66:	f023 0210 	bic.w	r2, r3, #16
 8013b6a:	687b      	ldr	r3, [r7, #4]
 8013b6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013b6e:	687b      	ldr	r3, [r7, #4]
 8013b70:	6a1b      	ldr	r3, [r3, #32]
 8013b72:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013b74:	687b      	ldr	r3, [r7, #4]
 8013b76:	685b      	ldr	r3, [r3, #4]
 8013b78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8013b7a:	687b      	ldr	r3, [r7, #4]
 8013b7c:	699b      	ldr	r3, [r3, #24]
 8013b7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8013b80:	68fa      	ldr	r2, [r7, #12]
 8013b82:	4b34      	ldr	r3, [pc, #208]	; (8013c54 <TIM_OC2_SetConfig+0xfc>)
 8013b84:	4013      	ands	r3, r2
 8013b86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8013b88:	68fb      	ldr	r3, [r7, #12]
 8013b8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8013b8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8013b90:	683b      	ldr	r3, [r7, #0]
 8013b92:	681b      	ldr	r3, [r3, #0]
 8013b94:	021b      	lsls	r3, r3, #8
 8013b96:	68fa      	ldr	r2, [r7, #12]
 8013b98:	4313      	orrs	r3, r2
 8013b9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8013b9c:	697b      	ldr	r3, [r7, #20]
 8013b9e:	f023 0320 	bic.w	r3, r3, #32
 8013ba2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8013ba4:	683b      	ldr	r3, [r7, #0]
 8013ba6:	689b      	ldr	r3, [r3, #8]
 8013ba8:	011b      	lsls	r3, r3, #4
 8013baa:	697a      	ldr	r2, [r7, #20]
 8013bac:	4313      	orrs	r3, r2
 8013bae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8013bb0:	687b      	ldr	r3, [r7, #4]
 8013bb2:	4a29      	ldr	r2, [pc, #164]	; (8013c58 <TIM_OC2_SetConfig+0x100>)
 8013bb4:	4293      	cmp	r3, r2
 8013bb6:	d003      	beq.n	8013bc0 <TIM_OC2_SetConfig+0x68>
 8013bb8:	687b      	ldr	r3, [r7, #4]
 8013bba:	4a28      	ldr	r2, [pc, #160]	; (8013c5c <TIM_OC2_SetConfig+0x104>)
 8013bbc:	4293      	cmp	r3, r2
 8013bbe:	d10d      	bne.n	8013bdc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8013bc0:	697b      	ldr	r3, [r7, #20]
 8013bc2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8013bc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8013bc8:	683b      	ldr	r3, [r7, #0]
 8013bca:	68db      	ldr	r3, [r3, #12]
 8013bcc:	011b      	lsls	r3, r3, #4
 8013bce:	697a      	ldr	r2, [r7, #20]
 8013bd0:	4313      	orrs	r3, r2
 8013bd2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8013bd4:	697b      	ldr	r3, [r7, #20]
 8013bd6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8013bda:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013bdc:	687b      	ldr	r3, [r7, #4]
 8013bde:	4a1e      	ldr	r2, [pc, #120]	; (8013c58 <TIM_OC2_SetConfig+0x100>)
 8013be0:	4293      	cmp	r3, r2
 8013be2:	d00f      	beq.n	8013c04 <TIM_OC2_SetConfig+0xac>
 8013be4:	687b      	ldr	r3, [r7, #4]
 8013be6:	4a1d      	ldr	r2, [pc, #116]	; (8013c5c <TIM_OC2_SetConfig+0x104>)
 8013be8:	4293      	cmp	r3, r2
 8013bea:	d00b      	beq.n	8013c04 <TIM_OC2_SetConfig+0xac>
 8013bec:	687b      	ldr	r3, [r7, #4]
 8013bee:	4a1c      	ldr	r2, [pc, #112]	; (8013c60 <TIM_OC2_SetConfig+0x108>)
 8013bf0:	4293      	cmp	r3, r2
 8013bf2:	d007      	beq.n	8013c04 <TIM_OC2_SetConfig+0xac>
 8013bf4:	687b      	ldr	r3, [r7, #4]
 8013bf6:	4a1b      	ldr	r2, [pc, #108]	; (8013c64 <TIM_OC2_SetConfig+0x10c>)
 8013bf8:	4293      	cmp	r3, r2
 8013bfa:	d003      	beq.n	8013c04 <TIM_OC2_SetConfig+0xac>
 8013bfc:	687b      	ldr	r3, [r7, #4]
 8013bfe:	4a1a      	ldr	r2, [pc, #104]	; (8013c68 <TIM_OC2_SetConfig+0x110>)
 8013c00:	4293      	cmp	r3, r2
 8013c02:	d113      	bne.n	8013c2c <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8013c04:	693b      	ldr	r3, [r7, #16]
 8013c06:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8013c0a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8013c0c:	693b      	ldr	r3, [r7, #16]
 8013c0e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8013c12:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8013c14:	683b      	ldr	r3, [r7, #0]
 8013c16:	695b      	ldr	r3, [r3, #20]
 8013c18:	009b      	lsls	r3, r3, #2
 8013c1a:	693a      	ldr	r2, [r7, #16]
 8013c1c:	4313      	orrs	r3, r2
 8013c1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8013c20:	683b      	ldr	r3, [r7, #0]
 8013c22:	699b      	ldr	r3, [r3, #24]
 8013c24:	009b      	lsls	r3, r3, #2
 8013c26:	693a      	ldr	r2, [r7, #16]
 8013c28:	4313      	orrs	r3, r2
 8013c2a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013c2c:	687b      	ldr	r3, [r7, #4]
 8013c2e:	693a      	ldr	r2, [r7, #16]
 8013c30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8013c32:	687b      	ldr	r3, [r7, #4]
 8013c34:	68fa      	ldr	r2, [r7, #12]
 8013c36:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8013c38:	683b      	ldr	r3, [r7, #0]
 8013c3a:	685a      	ldr	r2, [r3, #4]
 8013c3c:	687b      	ldr	r3, [r7, #4]
 8013c3e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013c40:	687b      	ldr	r3, [r7, #4]
 8013c42:	697a      	ldr	r2, [r7, #20]
 8013c44:	621a      	str	r2, [r3, #32]
}
 8013c46:	bf00      	nop
 8013c48:	371c      	adds	r7, #28
 8013c4a:	46bd      	mov	sp, r7
 8013c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c50:	4770      	bx	lr
 8013c52:	bf00      	nop
 8013c54:	feff8fff 	.word	0xfeff8fff
 8013c58:	40010000 	.word	0x40010000
 8013c5c:	40010400 	.word	0x40010400
 8013c60:	40014000 	.word	0x40014000
 8013c64:	40014400 	.word	0x40014400
 8013c68:	40014800 	.word	0x40014800

08013c6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8013c6c:	b480      	push	{r7}
 8013c6e:	b087      	sub	sp, #28
 8013c70:	af00      	add	r7, sp, #0
 8013c72:	6078      	str	r0, [r7, #4]
 8013c74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8013c76:	687b      	ldr	r3, [r7, #4]
 8013c78:	6a1b      	ldr	r3, [r3, #32]
 8013c7a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8013c7e:	687b      	ldr	r3, [r7, #4]
 8013c80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013c82:	687b      	ldr	r3, [r7, #4]
 8013c84:	6a1b      	ldr	r3, [r3, #32]
 8013c86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013c88:	687b      	ldr	r3, [r7, #4]
 8013c8a:	685b      	ldr	r3, [r3, #4]
 8013c8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8013c8e:	687b      	ldr	r3, [r7, #4]
 8013c90:	69db      	ldr	r3, [r3, #28]
 8013c92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8013c94:	68fa      	ldr	r2, [r7, #12]
 8013c96:	4b33      	ldr	r3, [pc, #204]	; (8013d64 <TIM_OC3_SetConfig+0xf8>)
 8013c98:	4013      	ands	r3, r2
 8013c9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8013c9c:	68fb      	ldr	r3, [r7, #12]
 8013c9e:	f023 0303 	bic.w	r3, r3, #3
 8013ca2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8013ca4:	683b      	ldr	r3, [r7, #0]
 8013ca6:	681b      	ldr	r3, [r3, #0]
 8013ca8:	68fa      	ldr	r2, [r7, #12]
 8013caa:	4313      	orrs	r3, r2
 8013cac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8013cae:	697b      	ldr	r3, [r7, #20]
 8013cb0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8013cb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8013cb6:	683b      	ldr	r3, [r7, #0]
 8013cb8:	689b      	ldr	r3, [r3, #8]
 8013cba:	021b      	lsls	r3, r3, #8
 8013cbc:	697a      	ldr	r2, [r7, #20]
 8013cbe:	4313      	orrs	r3, r2
 8013cc0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8013cc2:	687b      	ldr	r3, [r7, #4]
 8013cc4:	4a28      	ldr	r2, [pc, #160]	; (8013d68 <TIM_OC3_SetConfig+0xfc>)
 8013cc6:	4293      	cmp	r3, r2
 8013cc8:	d003      	beq.n	8013cd2 <TIM_OC3_SetConfig+0x66>
 8013cca:	687b      	ldr	r3, [r7, #4]
 8013ccc:	4a27      	ldr	r2, [pc, #156]	; (8013d6c <TIM_OC3_SetConfig+0x100>)
 8013cce:	4293      	cmp	r3, r2
 8013cd0:	d10d      	bne.n	8013cee <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8013cd2:	697b      	ldr	r3, [r7, #20]
 8013cd4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8013cd8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8013cda:	683b      	ldr	r3, [r7, #0]
 8013cdc:	68db      	ldr	r3, [r3, #12]
 8013cde:	021b      	lsls	r3, r3, #8
 8013ce0:	697a      	ldr	r2, [r7, #20]
 8013ce2:	4313      	orrs	r3, r2
 8013ce4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8013ce6:	697b      	ldr	r3, [r7, #20]
 8013ce8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8013cec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013cee:	687b      	ldr	r3, [r7, #4]
 8013cf0:	4a1d      	ldr	r2, [pc, #116]	; (8013d68 <TIM_OC3_SetConfig+0xfc>)
 8013cf2:	4293      	cmp	r3, r2
 8013cf4:	d00f      	beq.n	8013d16 <TIM_OC3_SetConfig+0xaa>
 8013cf6:	687b      	ldr	r3, [r7, #4]
 8013cf8:	4a1c      	ldr	r2, [pc, #112]	; (8013d6c <TIM_OC3_SetConfig+0x100>)
 8013cfa:	4293      	cmp	r3, r2
 8013cfc:	d00b      	beq.n	8013d16 <TIM_OC3_SetConfig+0xaa>
 8013cfe:	687b      	ldr	r3, [r7, #4]
 8013d00:	4a1b      	ldr	r2, [pc, #108]	; (8013d70 <TIM_OC3_SetConfig+0x104>)
 8013d02:	4293      	cmp	r3, r2
 8013d04:	d007      	beq.n	8013d16 <TIM_OC3_SetConfig+0xaa>
 8013d06:	687b      	ldr	r3, [r7, #4]
 8013d08:	4a1a      	ldr	r2, [pc, #104]	; (8013d74 <TIM_OC3_SetConfig+0x108>)
 8013d0a:	4293      	cmp	r3, r2
 8013d0c:	d003      	beq.n	8013d16 <TIM_OC3_SetConfig+0xaa>
 8013d0e:	687b      	ldr	r3, [r7, #4]
 8013d10:	4a19      	ldr	r2, [pc, #100]	; (8013d78 <TIM_OC3_SetConfig+0x10c>)
 8013d12:	4293      	cmp	r3, r2
 8013d14:	d113      	bne.n	8013d3e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8013d16:	693b      	ldr	r3, [r7, #16]
 8013d18:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013d1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8013d1e:	693b      	ldr	r3, [r7, #16]
 8013d20:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8013d24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8013d26:	683b      	ldr	r3, [r7, #0]
 8013d28:	695b      	ldr	r3, [r3, #20]
 8013d2a:	011b      	lsls	r3, r3, #4
 8013d2c:	693a      	ldr	r2, [r7, #16]
 8013d2e:	4313      	orrs	r3, r2
 8013d30:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8013d32:	683b      	ldr	r3, [r7, #0]
 8013d34:	699b      	ldr	r3, [r3, #24]
 8013d36:	011b      	lsls	r3, r3, #4
 8013d38:	693a      	ldr	r2, [r7, #16]
 8013d3a:	4313      	orrs	r3, r2
 8013d3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013d3e:	687b      	ldr	r3, [r7, #4]
 8013d40:	693a      	ldr	r2, [r7, #16]
 8013d42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8013d44:	687b      	ldr	r3, [r7, #4]
 8013d46:	68fa      	ldr	r2, [r7, #12]
 8013d48:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8013d4a:	683b      	ldr	r3, [r7, #0]
 8013d4c:	685a      	ldr	r2, [r3, #4]
 8013d4e:	687b      	ldr	r3, [r7, #4]
 8013d50:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013d52:	687b      	ldr	r3, [r7, #4]
 8013d54:	697a      	ldr	r2, [r7, #20]
 8013d56:	621a      	str	r2, [r3, #32]
}
 8013d58:	bf00      	nop
 8013d5a:	371c      	adds	r7, #28
 8013d5c:	46bd      	mov	sp, r7
 8013d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d62:	4770      	bx	lr
 8013d64:	fffeff8f 	.word	0xfffeff8f
 8013d68:	40010000 	.word	0x40010000
 8013d6c:	40010400 	.word	0x40010400
 8013d70:	40014000 	.word	0x40014000
 8013d74:	40014400 	.word	0x40014400
 8013d78:	40014800 	.word	0x40014800

08013d7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8013d7c:	b480      	push	{r7}
 8013d7e:	b087      	sub	sp, #28
 8013d80:	af00      	add	r7, sp, #0
 8013d82:	6078      	str	r0, [r7, #4]
 8013d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8013d86:	687b      	ldr	r3, [r7, #4]
 8013d88:	6a1b      	ldr	r3, [r3, #32]
 8013d8a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8013d8e:	687b      	ldr	r3, [r7, #4]
 8013d90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013d92:	687b      	ldr	r3, [r7, #4]
 8013d94:	6a1b      	ldr	r3, [r3, #32]
 8013d96:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013d98:	687b      	ldr	r3, [r7, #4]
 8013d9a:	685b      	ldr	r3, [r3, #4]
 8013d9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8013d9e:	687b      	ldr	r3, [r7, #4]
 8013da0:	69db      	ldr	r3, [r3, #28]
 8013da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8013da4:	68fa      	ldr	r2, [r7, #12]
 8013da6:	4b24      	ldr	r3, [pc, #144]	; (8013e38 <TIM_OC4_SetConfig+0xbc>)
 8013da8:	4013      	ands	r3, r2
 8013daa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8013dac:	68fb      	ldr	r3, [r7, #12]
 8013dae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8013db2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8013db4:	683b      	ldr	r3, [r7, #0]
 8013db6:	681b      	ldr	r3, [r3, #0]
 8013db8:	021b      	lsls	r3, r3, #8
 8013dba:	68fa      	ldr	r2, [r7, #12]
 8013dbc:	4313      	orrs	r3, r2
 8013dbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8013dc0:	693b      	ldr	r3, [r7, #16]
 8013dc2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8013dc6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8013dc8:	683b      	ldr	r3, [r7, #0]
 8013dca:	689b      	ldr	r3, [r3, #8]
 8013dcc:	031b      	lsls	r3, r3, #12
 8013dce:	693a      	ldr	r2, [r7, #16]
 8013dd0:	4313      	orrs	r3, r2
 8013dd2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013dd4:	687b      	ldr	r3, [r7, #4]
 8013dd6:	4a19      	ldr	r2, [pc, #100]	; (8013e3c <TIM_OC4_SetConfig+0xc0>)
 8013dd8:	4293      	cmp	r3, r2
 8013dda:	d00f      	beq.n	8013dfc <TIM_OC4_SetConfig+0x80>
 8013ddc:	687b      	ldr	r3, [r7, #4]
 8013dde:	4a18      	ldr	r2, [pc, #96]	; (8013e40 <TIM_OC4_SetConfig+0xc4>)
 8013de0:	4293      	cmp	r3, r2
 8013de2:	d00b      	beq.n	8013dfc <TIM_OC4_SetConfig+0x80>
 8013de4:	687b      	ldr	r3, [r7, #4]
 8013de6:	4a17      	ldr	r2, [pc, #92]	; (8013e44 <TIM_OC4_SetConfig+0xc8>)
 8013de8:	4293      	cmp	r3, r2
 8013dea:	d007      	beq.n	8013dfc <TIM_OC4_SetConfig+0x80>
 8013dec:	687b      	ldr	r3, [r7, #4]
 8013dee:	4a16      	ldr	r2, [pc, #88]	; (8013e48 <TIM_OC4_SetConfig+0xcc>)
 8013df0:	4293      	cmp	r3, r2
 8013df2:	d003      	beq.n	8013dfc <TIM_OC4_SetConfig+0x80>
 8013df4:	687b      	ldr	r3, [r7, #4]
 8013df6:	4a15      	ldr	r2, [pc, #84]	; (8013e4c <TIM_OC4_SetConfig+0xd0>)
 8013df8:	4293      	cmp	r3, r2
 8013dfa:	d109      	bne.n	8013e10 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8013dfc:	697b      	ldr	r3, [r7, #20]
 8013dfe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8013e02:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8013e04:	683b      	ldr	r3, [r7, #0]
 8013e06:	695b      	ldr	r3, [r3, #20]
 8013e08:	019b      	lsls	r3, r3, #6
 8013e0a:	697a      	ldr	r2, [r7, #20]
 8013e0c:	4313      	orrs	r3, r2
 8013e0e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013e10:	687b      	ldr	r3, [r7, #4]
 8013e12:	697a      	ldr	r2, [r7, #20]
 8013e14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8013e16:	687b      	ldr	r3, [r7, #4]
 8013e18:	68fa      	ldr	r2, [r7, #12]
 8013e1a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8013e1c:	683b      	ldr	r3, [r7, #0]
 8013e1e:	685a      	ldr	r2, [r3, #4]
 8013e20:	687b      	ldr	r3, [r7, #4]
 8013e22:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013e24:	687b      	ldr	r3, [r7, #4]
 8013e26:	693a      	ldr	r2, [r7, #16]
 8013e28:	621a      	str	r2, [r3, #32]
}
 8013e2a:	bf00      	nop
 8013e2c:	371c      	adds	r7, #28
 8013e2e:	46bd      	mov	sp, r7
 8013e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e34:	4770      	bx	lr
 8013e36:	bf00      	nop
 8013e38:	feff8fff 	.word	0xfeff8fff
 8013e3c:	40010000 	.word	0x40010000
 8013e40:	40010400 	.word	0x40010400
 8013e44:	40014000 	.word	0x40014000
 8013e48:	40014400 	.word	0x40014400
 8013e4c:	40014800 	.word	0x40014800

08013e50 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8013e50:	b480      	push	{r7}
 8013e52:	b087      	sub	sp, #28
 8013e54:	af00      	add	r7, sp, #0
 8013e56:	6078      	str	r0, [r7, #4]
 8013e58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8013e5a:	687b      	ldr	r3, [r7, #4]
 8013e5c:	6a1b      	ldr	r3, [r3, #32]
 8013e5e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8013e62:	687b      	ldr	r3, [r7, #4]
 8013e64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013e66:	687b      	ldr	r3, [r7, #4]
 8013e68:	6a1b      	ldr	r3, [r3, #32]
 8013e6a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013e6c:	687b      	ldr	r3, [r7, #4]
 8013e6e:	685b      	ldr	r3, [r3, #4]
 8013e70:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8013e72:	687b      	ldr	r3, [r7, #4]
 8013e74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013e76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8013e78:	68fa      	ldr	r2, [r7, #12]
 8013e7a:	4b21      	ldr	r3, [pc, #132]	; (8013f00 <TIM_OC5_SetConfig+0xb0>)
 8013e7c:	4013      	ands	r3, r2
 8013e7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8013e80:	683b      	ldr	r3, [r7, #0]
 8013e82:	681b      	ldr	r3, [r3, #0]
 8013e84:	68fa      	ldr	r2, [r7, #12]
 8013e86:	4313      	orrs	r3, r2
 8013e88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8013e8a:	693b      	ldr	r3, [r7, #16]
 8013e8c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8013e90:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8013e92:	683b      	ldr	r3, [r7, #0]
 8013e94:	689b      	ldr	r3, [r3, #8]
 8013e96:	041b      	lsls	r3, r3, #16
 8013e98:	693a      	ldr	r2, [r7, #16]
 8013e9a:	4313      	orrs	r3, r2
 8013e9c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013e9e:	687b      	ldr	r3, [r7, #4]
 8013ea0:	4a18      	ldr	r2, [pc, #96]	; (8013f04 <TIM_OC5_SetConfig+0xb4>)
 8013ea2:	4293      	cmp	r3, r2
 8013ea4:	d00f      	beq.n	8013ec6 <TIM_OC5_SetConfig+0x76>
 8013ea6:	687b      	ldr	r3, [r7, #4]
 8013ea8:	4a17      	ldr	r2, [pc, #92]	; (8013f08 <TIM_OC5_SetConfig+0xb8>)
 8013eaa:	4293      	cmp	r3, r2
 8013eac:	d00b      	beq.n	8013ec6 <TIM_OC5_SetConfig+0x76>
 8013eae:	687b      	ldr	r3, [r7, #4]
 8013eb0:	4a16      	ldr	r2, [pc, #88]	; (8013f0c <TIM_OC5_SetConfig+0xbc>)
 8013eb2:	4293      	cmp	r3, r2
 8013eb4:	d007      	beq.n	8013ec6 <TIM_OC5_SetConfig+0x76>
 8013eb6:	687b      	ldr	r3, [r7, #4]
 8013eb8:	4a15      	ldr	r2, [pc, #84]	; (8013f10 <TIM_OC5_SetConfig+0xc0>)
 8013eba:	4293      	cmp	r3, r2
 8013ebc:	d003      	beq.n	8013ec6 <TIM_OC5_SetConfig+0x76>
 8013ebe:	687b      	ldr	r3, [r7, #4]
 8013ec0:	4a14      	ldr	r2, [pc, #80]	; (8013f14 <TIM_OC5_SetConfig+0xc4>)
 8013ec2:	4293      	cmp	r3, r2
 8013ec4:	d109      	bne.n	8013eda <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8013ec6:	697b      	ldr	r3, [r7, #20]
 8013ec8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8013ecc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8013ece:	683b      	ldr	r3, [r7, #0]
 8013ed0:	695b      	ldr	r3, [r3, #20]
 8013ed2:	021b      	lsls	r3, r3, #8
 8013ed4:	697a      	ldr	r2, [r7, #20]
 8013ed6:	4313      	orrs	r3, r2
 8013ed8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013eda:	687b      	ldr	r3, [r7, #4]
 8013edc:	697a      	ldr	r2, [r7, #20]
 8013ede:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8013ee0:	687b      	ldr	r3, [r7, #4]
 8013ee2:	68fa      	ldr	r2, [r7, #12]
 8013ee4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8013ee6:	683b      	ldr	r3, [r7, #0]
 8013ee8:	685a      	ldr	r2, [r3, #4]
 8013eea:	687b      	ldr	r3, [r7, #4]
 8013eec:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013eee:	687b      	ldr	r3, [r7, #4]
 8013ef0:	693a      	ldr	r2, [r7, #16]
 8013ef2:	621a      	str	r2, [r3, #32]
}
 8013ef4:	bf00      	nop
 8013ef6:	371c      	adds	r7, #28
 8013ef8:	46bd      	mov	sp, r7
 8013efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013efe:	4770      	bx	lr
 8013f00:	fffeff8f 	.word	0xfffeff8f
 8013f04:	40010000 	.word	0x40010000
 8013f08:	40010400 	.word	0x40010400
 8013f0c:	40014000 	.word	0x40014000
 8013f10:	40014400 	.word	0x40014400
 8013f14:	40014800 	.word	0x40014800

08013f18 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8013f18:	b480      	push	{r7}
 8013f1a:	b087      	sub	sp, #28
 8013f1c:	af00      	add	r7, sp, #0
 8013f1e:	6078      	str	r0, [r7, #4]
 8013f20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8013f22:	687b      	ldr	r3, [r7, #4]
 8013f24:	6a1b      	ldr	r3, [r3, #32]
 8013f26:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8013f2a:	687b      	ldr	r3, [r7, #4]
 8013f2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013f2e:	687b      	ldr	r3, [r7, #4]
 8013f30:	6a1b      	ldr	r3, [r3, #32]
 8013f32:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013f34:	687b      	ldr	r3, [r7, #4]
 8013f36:	685b      	ldr	r3, [r3, #4]
 8013f38:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8013f3a:	687b      	ldr	r3, [r7, #4]
 8013f3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013f3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8013f40:	68fa      	ldr	r2, [r7, #12]
 8013f42:	4b22      	ldr	r3, [pc, #136]	; (8013fcc <TIM_OC6_SetConfig+0xb4>)
 8013f44:	4013      	ands	r3, r2
 8013f46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8013f48:	683b      	ldr	r3, [r7, #0]
 8013f4a:	681b      	ldr	r3, [r3, #0]
 8013f4c:	021b      	lsls	r3, r3, #8
 8013f4e:	68fa      	ldr	r2, [r7, #12]
 8013f50:	4313      	orrs	r3, r2
 8013f52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8013f54:	693b      	ldr	r3, [r7, #16]
 8013f56:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8013f5a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8013f5c:	683b      	ldr	r3, [r7, #0]
 8013f5e:	689b      	ldr	r3, [r3, #8]
 8013f60:	051b      	lsls	r3, r3, #20
 8013f62:	693a      	ldr	r2, [r7, #16]
 8013f64:	4313      	orrs	r3, r2
 8013f66:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013f68:	687b      	ldr	r3, [r7, #4]
 8013f6a:	4a19      	ldr	r2, [pc, #100]	; (8013fd0 <TIM_OC6_SetConfig+0xb8>)
 8013f6c:	4293      	cmp	r3, r2
 8013f6e:	d00f      	beq.n	8013f90 <TIM_OC6_SetConfig+0x78>
 8013f70:	687b      	ldr	r3, [r7, #4]
 8013f72:	4a18      	ldr	r2, [pc, #96]	; (8013fd4 <TIM_OC6_SetConfig+0xbc>)
 8013f74:	4293      	cmp	r3, r2
 8013f76:	d00b      	beq.n	8013f90 <TIM_OC6_SetConfig+0x78>
 8013f78:	687b      	ldr	r3, [r7, #4]
 8013f7a:	4a17      	ldr	r2, [pc, #92]	; (8013fd8 <TIM_OC6_SetConfig+0xc0>)
 8013f7c:	4293      	cmp	r3, r2
 8013f7e:	d007      	beq.n	8013f90 <TIM_OC6_SetConfig+0x78>
 8013f80:	687b      	ldr	r3, [r7, #4]
 8013f82:	4a16      	ldr	r2, [pc, #88]	; (8013fdc <TIM_OC6_SetConfig+0xc4>)
 8013f84:	4293      	cmp	r3, r2
 8013f86:	d003      	beq.n	8013f90 <TIM_OC6_SetConfig+0x78>
 8013f88:	687b      	ldr	r3, [r7, #4]
 8013f8a:	4a15      	ldr	r2, [pc, #84]	; (8013fe0 <TIM_OC6_SetConfig+0xc8>)
 8013f8c:	4293      	cmp	r3, r2
 8013f8e:	d109      	bne.n	8013fa4 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8013f90:	697b      	ldr	r3, [r7, #20]
 8013f92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8013f96:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8013f98:	683b      	ldr	r3, [r7, #0]
 8013f9a:	695b      	ldr	r3, [r3, #20]
 8013f9c:	029b      	lsls	r3, r3, #10
 8013f9e:	697a      	ldr	r2, [r7, #20]
 8013fa0:	4313      	orrs	r3, r2
 8013fa2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013fa4:	687b      	ldr	r3, [r7, #4]
 8013fa6:	697a      	ldr	r2, [r7, #20]
 8013fa8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8013faa:	687b      	ldr	r3, [r7, #4]
 8013fac:	68fa      	ldr	r2, [r7, #12]
 8013fae:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8013fb0:	683b      	ldr	r3, [r7, #0]
 8013fb2:	685a      	ldr	r2, [r3, #4]
 8013fb4:	687b      	ldr	r3, [r7, #4]
 8013fb6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013fb8:	687b      	ldr	r3, [r7, #4]
 8013fba:	693a      	ldr	r2, [r7, #16]
 8013fbc:	621a      	str	r2, [r3, #32]
}
 8013fbe:	bf00      	nop
 8013fc0:	371c      	adds	r7, #28
 8013fc2:	46bd      	mov	sp, r7
 8013fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fc8:	4770      	bx	lr
 8013fca:	bf00      	nop
 8013fcc:	feff8fff 	.word	0xfeff8fff
 8013fd0:	40010000 	.word	0x40010000
 8013fd4:	40010400 	.word	0x40010400
 8013fd8:	40014000 	.word	0x40014000
 8013fdc:	40014400 	.word	0x40014400
 8013fe0:	40014800 	.word	0x40014800

08013fe4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8013fe4:	b480      	push	{r7}
 8013fe6:	b087      	sub	sp, #28
 8013fe8:	af00      	add	r7, sp, #0
 8013fea:	60f8      	str	r0, [r7, #12]
 8013fec:	60b9      	str	r1, [r7, #8]
 8013fee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8013ff0:	68fb      	ldr	r3, [r7, #12]
 8013ff2:	6a1b      	ldr	r3, [r3, #32]
 8013ff4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8013ff6:	68fb      	ldr	r3, [r7, #12]
 8013ff8:	6a1b      	ldr	r3, [r3, #32]
 8013ffa:	f023 0201 	bic.w	r2, r3, #1
 8013ffe:	68fb      	ldr	r3, [r7, #12]
 8014000:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8014002:	68fb      	ldr	r3, [r7, #12]
 8014004:	699b      	ldr	r3, [r3, #24]
 8014006:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8014008:	693b      	ldr	r3, [r7, #16]
 801400a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 801400e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8014010:	687b      	ldr	r3, [r7, #4]
 8014012:	011b      	lsls	r3, r3, #4
 8014014:	693a      	ldr	r2, [r7, #16]
 8014016:	4313      	orrs	r3, r2
 8014018:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 801401a:	697b      	ldr	r3, [r7, #20]
 801401c:	f023 030a 	bic.w	r3, r3, #10
 8014020:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8014022:	697a      	ldr	r2, [r7, #20]
 8014024:	68bb      	ldr	r3, [r7, #8]
 8014026:	4313      	orrs	r3, r2
 8014028:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 801402a:	68fb      	ldr	r3, [r7, #12]
 801402c:	693a      	ldr	r2, [r7, #16]
 801402e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8014030:	68fb      	ldr	r3, [r7, #12]
 8014032:	697a      	ldr	r2, [r7, #20]
 8014034:	621a      	str	r2, [r3, #32]
}
 8014036:	bf00      	nop
 8014038:	371c      	adds	r7, #28
 801403a:	46bd      	mov	sp, r7
 801403c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014040:	4770      	bx	lr

08014042 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8014042:	b480      	push	{r7}
 8014044:	b087      	sub	sp, #28
 8014046:	af00      	add	r7, sp, #0
 8014048:	60f8      	str	r0, [r7, #12]
 801404a:	60b9      	str	r1, [r7, #8]
 801404c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801404e:	68fb      	ldr	r3, [r7, #12]
 8014050:	6a1b      	ldr	r3, [r3, #32]
 8014052:	f023 0210 	bic.w	r2, r3, #16
 8014056:	68fb      	ldr	r3, [r7, #12]
 8014058:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801405a:	68fb      	ldr	r3, [r7, #12]
 801405c:	699b      	ldr	r3, [r3, #24]
 801405e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8014060:	68fb      	ldr	r3, [r7, #12]
 8014062:	6a1b      	ldr	r3, [r3, #32]
 8014064:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8014066:	697b      	ldr	r3, [r7, #20]
 8014068:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 801406c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 801406e:	687b      	ldr	r3, [r7, #4]
 8014070:	031b      	lsls	r3, r3, #12
 8014072:	697a      	ldr	r2, [r7, #20]
 8014074:	4313      	orrs	r3, r2
 8014076:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8014078:	693b      	ldr	r3, [r7, #16]
 801407a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 801407e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8014080:	68bb      	ldr	r3, [r7, #8]
 8014082:	011b      	lsls	r3, r3, #4
 8014084:	693a      	ldr	r2, [r7, #16]
 8014086:	4313      	orrs	r3, r2
 8014088:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 801408a:	68fb      	ldr	r3, [r7, #12]
 801408c:	697a      	ldr	r2, [r7, #20]
 801408e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8014090:	68fb      	ldr	r3, [r7, #12]
 8014092:	693a      	ldr	r2, [r7, #16]
 8014094:	621a      	str	r2, [r3, #32]
}
 8014096:	bf00      	nop
 8014098:	371c      	adds	r7, #28
 801409a:	46bd      	mov	sp, r7
 801409c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140a0:	4770      	bx	lr
	...

080140a4 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80140a4:	b480      	push	{r7}
 80140a6:	b085      	sub	sp, #20
 80140a8:	af00      	add	r7, sp, #0
 80140aa:	6078      	str	r0, [r7, #4]
 80140ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80140ae:	687b      	ldr	r3, [r7, #4]
 80140b0:	689b      	ldr	r3, [r3, #8]
 80140b2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80140b4:	68fa      	ldr	r2, [r7, #12]
 80140b6:	4b09      	ldr	r3, [pc, #36]	; (80140dc <TIM_ITRx_SetConfig+0x38>)
 80140b8:	4013      	ands	r3, r2
 80140ba:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80140bc:	683a      	ldr	r2, [r7, #0]
 80140be:	68fb      	ldr	r3, [r7, #12]
 80140c0:	4313      	orrs	r3, r2
 80140c2:	f043 0307 	orr.w	r3, r3, #7
 80140c6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80140c8:	687b      	ldr	r3, [r7, #4]
 80140ca:	68fa      	ldr	r2, [r7, #12]
 80140cc:	609a      	str	r2, [r3, #8]
}
 80140ce:	bf00      	nop
 80140d0:	3714      	adds	r7, #20
 80140d2:	46bd      	mov	sp, r7
 80140d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140d8:	4770      	bx	lr
 80140da:	bf00      	nop
 80140dc:	ffcfff8f 	.word	0xffcfff8f

080140e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80140e0:	b480      	push	{r7}
 80140e2:	b087      	sub	sp, #28
 80140e4:	af00      	add	r7, sp, #0
 80140e6:	60f8      	str	r0, [r7, #12]
 80140e8:	60b9      	str	r1, [r7, #8]
 80140ea:	607a      	str	r2, [r7, #4]
 80140ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80140ee:	68fb      	ldr	r3, [r7, #12]
 80140f0:	689b      	ldr	r3, [r3, #8]
 80140f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80140f4:	697b      	ldr	r3, [r7, #20]
 80140f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80140fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80140fc:	683b      	ldr	r3, [r7, #0]
 80140fe:	021a      	lsls	r2, r3, #8
 8014100:	687b      	ldr	r3, [r7, #4]
 8014102:	431a      	orrs	r2, r3
 8014104:	68bb      	ldr	r3, [r7, #8]
 8014106:	4313      	orrs	r3, r2
 8014108:	697a      	ldr	r2, [r7, #20]
 801410a:	4313      	orrs	r3, r2
 801410c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801410e:	68fb      	ldr	r3, [r7, #12]
 8014110:	697a      	ldr	r2, [r7, #20]
 8014112:	609a      	str	r2, [r3, #8]
}
 8014114:	bf00      	nop
 8014116:	371c      	adds	r7, #28
 8014118:	46bd      	mov	sp, r7
 801411a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801411e:	4770      	bx	lr

08014120 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8014120:	b480      	push	{r7}
 8014122:	b087      	sub	sp, #28
 8014124:	af00      	add	r7, sp, #0
 8014126:	60f8      	str	r0, [r7, #12]
 8014128:	60b9      	str	r1, [r7, #8]
 801412a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 801412c:	68bb      	ldr	r3, [r7, #8]
 801412e:	f003 031f 	and.w	r3, r3, #31
 8014132:	2201      	movs	r2, #1
 8014134:	fa02 f303 	lsl.w	r3, r2, r3
 8014138:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 801413a:	68fb      	ldr	r3, [r7, #12]
 801413c:	6a1a      	ldr	r2, [r3, #32]
 801413e:	697b      	ldr	r3, [r7, #20]
 8014140:	43db      	mvns	r3, r3
 8014142:	401a      	ands	r2, r3
 8014144:	68fb      	ldr	r3, [r7, #12]
 8014146:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8014148:	68fb      	ldr	r3, [r7, #12]
 801414a:	6a1a      	ldr	r2, [r3, #32]
 801414c:	68bb      	ldr	r3, [r7, #8]
 801414e:	f003 031f 	and.w	r3, r3, #31
 8014152:	6879      	ldr	r1, [r7, #4]
 8014154:	fa01 f303 	lsl.w	r3, r1, r3
 8014158:	431a      	orrs	r2, r3
 801415a:	68fb      	ldr	r3, [r7, #12]
 801415c:	621a      	str	r2, [r3, #32]
}
 801415e:	bf00      	nop
 8014160:	371c      	adds	r7, #28
 8014162:	46bd      	mov	sp, r7
 8014164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014168:	4770      	bx	lr
	...

0801416c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 801416c:	b480      	push	{r7}
 801416e:	b085      	sub	sp, #20
 8014170:	af00      	add	r7, sp, #0
 8014172:	6078      	str	r0, [r7, #4]
 8014174:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8014176:	687b      	ldr	r3, [r7, #4]
 8014178:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801417c:	2b01      	cmp	r3, #1
 801417e:	d101      	bne.n	8014184 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8014180:	2302      	movs	r3, #2
 8014182:	e06d      	b.n	8014260 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8014184:	687b      	ldr	r3, [r7, #4]
 8014186:	2201      	movs	r2, #1
 8014188:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 801418c:	687b      	ldr	r3, [r7, #4]
 801418e:	2202      	movs	r2, #2
 8014190:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8014194:	687b      	ldr	r3, [r7, #4]
 8014196:	681b      	ldr	r3, [r3, #0]
 8014198:	685b      	ldr	r3, [r3, #4]
 801419a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 801419c:	687b      	ldr	r3, [r7, #4]
 801419e:	681b      	ldr	r3, [r3, #0]
 80141a0:	689b      	ldr	r3, [r3, #8]
 80141a2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80141a4:	687b      	ldr	r3, [r7, #4]
 80141a6:	681b      	ldr	r3, [r3, #0]
 80141a8:	4a30      	ldr	r2, [pc, #192]	; (801426c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80141aa:	4293      	cmp	r3, r2
 80141ac:	d004      	beq.n	80141b8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80141ae:	687b      	ldr	r3, [r7, #4]
 80141b0:	681b      	ldr	r3, [r3, #0]
 80141b2:	4a2f      	ldr	r2, [pc, #188]	; (8014270 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80141b4:	4293      	cmp	r3, r2
 80141b6:	d108      	bne.n	80141ca <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80141b8:	68fb      	ldr	r3, [r7, #12]
 80141ba:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80141be:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80141c0:	683b      	ldr	r3, [r7, #0]
 80141c2:	685b      	ldr	r3, [r3, #4]
 80141c4:	68fa      	ldr	r2, [r7, #12]
 80141c6:	4313      	orrs	r3, r2
 80141c8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80141ca:	68fb      	ldr	r3, [r7, #12]
 80141cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80141d0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80141d2:	683b      	ldr	r3, [r7, #0]
 80141d4:	681b      	ldr	r3, [r3, #0]
 80141d6:	68fa      	ldr	r2, [r7, #12]
 80141d8:	4313      	orrs	r3, r2
 80141da:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80141dc:	687b      	ldr	r3, [r7, #4]
 80141de:	681b      	ldr	r3, [r3, #0]
 80141e0:	68fa      	ldr	r2, [r7, #12]
 80141e2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80141e4:	687b      	ldr	r3, [r7, #4]
 80141e6:	681b      	ldr	r3, [r3, #0]
 80141e8:	4a20      	ldr	r2, [pc, #128]	; (801426c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80141ea:	4293      	cmp	r3, r2
 80141ec:	d022      	beq.n	8014234 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80141ee:	687b      	ldr	r3, [r7, #4]
 80141f0:	681b      	ldr	r3, [r3, #0]
 80141f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80141f6:	d01d      	beq.n	8014234 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80141f8:	687b      	ldr	r3, [r7, #4]
 80141fa:	681b      	ldr	r3, [r3, #0]
 80141fc:	4a1d      	ldr	r2, [pc, #116]	; (8014274 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80141fe:	4293      	cmp	r3, r2
 8014200:	d018      	beq.n	8014234 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8014202:	687b      	ldr	r3, [r7, #4]
 8014204:	681b      	ldr	r3, [r3, #0]
 8014206:	4a1c      	ldr	r2, [pc, #112]	; (8014278 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8014208:	4293      	cmp	r3, r2
 801420a:	d013      	beq.n	8014234 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801420c:	687b      	ldr	r3, [r7, #4]
 801420e:	681b      	ldr	r3, [r3, #0]
 8014210:	4a1a      	ldr	r2, [pc, #104]	; (801427c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8014212:	4293      	cmp	r3, r2
 8014214:	d00e      	beq.n	8014234 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8014216:	687b      	ldr	r3, [r7, #4]
 8014218:	681b      	ldr	r3, [r3, #0]
 801421a:	4a15      	ldr	r2, [pc, #84]	; (8014270 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 801421c:	4293      	cmp	r3, r2
 801421e:	d009      	beq.n	8014234 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8014220:	687b      	ldr	r3, [r7, #4]
 8014222:	681b      	ldr	r3, [r3, #0]
 8014224:	4a16      	ldr	r2, [pc, #88]	; (8014280 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8014226:	4293      	cmp	r3, r2
 8014228:	d004      	beq.n	8014234 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801422a:	687b      	ldr	r3, [r7, #4]
 801422c:	681b      	ldr	r3, [r3, #0]
 801422e:	4a15      	ldr	r2, [pc, #84]	; (8014284 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8014230:	4293      	cmp	r3, r2
 8014232:	d10c      	bne.n	801424e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8014234:	68bb      	ldr	r3, [r7, #8]
 8014236:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801423a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 801423c:	683b      	ldr	r3, [r7, #0]
 801423e:	689b      	ldr	r3, [r3, #8]
 8014240:	68ba      	ldr	r2, [r7, #8]
 8014242:	4313      	orrs	r3, r2
 8014244:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8014246:	687b      	ldr	r3, [r7, #4]
 8014248:	681b      	ldr	r3, [r3, #0]
 801424a:	68ba      	ldr	r2, [r7, #8]
 801424c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 801424e:	687b      	ldr	r3, [r7, #4]
 8014250:	2201      	movs	r2, #1
 8014252:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8014256:	687b      	ldr	r3, [r7, #4]
 8014258:	2200      	movs	r2, #0
 801425a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 801425e:	2300      	movs	r3, #0
}
 8014260:	4618      	mov	r0, r3
 8014262:	3714      	adds	r7, #20
 8014264:	46bd      	mov	sp, r7
 8014266:	f85d 7b04 	ldr.w	r7, [sp], #4
 801426a:	4770      	bx	lr
 801426c:	40010000 	.word	0x40010000
 8014270:	40010400 	.word	0x40010400
 8014274:	40000400 	.word	0x40000400
 8014278:	40000800 	.word	0x40000800
 801427c:	40000c00 	.word	0x40000c00
 8014280:	40001800 	.word	0x40001800
 8014284:	40014000 	.word	0x40014000

08014288 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8014288:	b480      	push	{r7}
 801428a:	b085      	sub	sp, #20
 801428c:	af00      	add	r7, sp, #0
 801428e:	6078      	str	r0, [r7, #4]
 8014290:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8014292:	2300      	movs	r3, #0
 8014294:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8014296:	687b      	ldr	r3, [r7, #4]
 8014298:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801429c:	2b01      	cmp	r3, #1
 801429e:	d101      	bne.n	80142a4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80142a0:	2302      	movs	r3, #2
 80142a2:	e087      	b.n	80143b4 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 80142a4:	687b      	ldr	r3, [r7, #4]
 80142a6:	2201      	movs	r2, #1
 80142a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80142ac:	68fb      	ldr	r3, [r7, #12]
 80142ae:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80142b2:	683b      	ldr	r3, [r7, #0]
 80142b4:	68db      	ldr	r3, [r3, #12]
 80142b6:	4313      	orrs	r3, r2
 80142b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80142ba:	68fb      	ldr	r3, [r7, #12]
 80142bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80142c0:	683b      	ldr	r3, [r7, #0]
 80142c2:	689b      	ldr	r3, [r3, #8]
 80142c4:	4313      	orrs	r3, r2
 80142c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80142c8:	68fb      	ldr	r3, [r7, #12]
 80142ca:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80142ce:	683b      	ldr	r3, [r7, #0]
 80142d0:	685b      	ldr	r3, [r3, #4]
 80142d2:	4313      	orrs	r3, r2
 80142d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80142d6:	68fb      	ldr	r3, [r7, #12]
 80142d8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80142dc:	683b      	ldr	r3, [r7, #0]
 80142de:	681b      	ldr	r3, [r3, #0]
 80142e0:	4313      	orrs	r3, r2
 80142e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80142e4:	68fb      	ldr	r3, [r7, #12]
 80142e6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80142ea:	683b      	ldr	r3, [r7, #0]
 80142ec:	691b      	ldr	r3, [r3, #16]
 80142ee:	4313      	orrs	r3, r2
 80142f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80142f2:	68fb      	ldr	r3, [r7, #12]
 80142f4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80142f8:	683b      	ldr	r3, [r7, #0]
 80142fa:	695b      	ldr	r3, [r3, #20]
 80142fc:	4313      	orrs	r3, r2
 80142fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8014300:	68fb      	ldr	r3, [r7, #12]
 8014302:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8014306:	683b      	ldr	r3, [r7, #0]
 8014308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801430a:	4313      	orrs	r3, r2
 801430c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 801430e:	68fb      	ldr	r3, [r7, #12]
 8014310:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8014314:	683b      	ldr	r3, [r7, #0]
 8014316:	699b      	ldr	r3, [r3, #24]
 8014318:	041b      	lsls	r3, r3, #16
 801431a:	4313      	orrs	r3, r2
 801431c:	60fb      	str	r3, [r7, #12]

#if defined(TIM_BDTR_BKBID)
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 801431e:	687b      	ldr	r3, [r7, #4]
 8014320:	681b      	ldr	r3, [r3, #0]
 8014322:	4a27      	ldr	r2, [pc, #156]	; (80143c0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8014324:	4293      	cmp	r3, r2
 8014326:	d004      	beq.n	8014332 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8014328:	687b      	ldr	r3, [r7, #4]
 801432a:	681b      	ldr	r3, [r3, #0]
 801432c:	4a25      	ldr	r2, [pc, #148]	; (80143c4 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 801432e:	4293      	cmp	r3, r2
 8014330:	d106      	bne.n	8014340 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8014332:	68fb      	ldr	r3, [r7, #12]
 8014334:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8014338:	683b      	ldr	r3, [r7, #0]
 801433a:	69db      	ldr	r3, [r3, #28]
 801433c:	4313      	orrs	r3, r2
 801433e:	60fb      	str	r3, [r7, #12]
  }

#endif /* TIM_BDTR_BKBID */
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8014340:	687b      	ldr	r3, [r7, #4]
 8014342:	681b      	ldr	r3, [r3, #0]
 8014344:	4a1e      	ldr	r2, [pc, #120]	; (80143c0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8014346:	4293      	cmp	r3, r2
 8014348:	d004      	beq.n	8014354 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 801434a:	687b      	ldr	r3, [r7, #4]
 801434c:	681b      	ldr	r3, [r3, #0]
 801434e:	4a1d      	ldr	r2, [pc, #116]	; (80143c4 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8014350:	4293      	cmp	r3, r2
 8014352:	d126      	bne.n	80143a2 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8014354:	68fb      	ldr	r3, [r7, #12]
 8014356:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 801435a:	683b      	ldr	r3, [r7, #0]
 801435c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801435e:	051b      	lsls	r3, r3, #20
 8014360:	4313      	orrs	r3, r2
 8014362:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8014364:	68fb      	ldr	r3, [r7, #12]
 8014366:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 801436a:	683b      	ldr	r3, [r7, #0]
 801436c:	6a1b      	ldr	r3, [r3, #32]
 801436e:	4313      	orrs	r3, r2
 8014370:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8014372:	68fb      	ldr	r3, [r7, #12]
 8014374:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8014378:	683b      	ldr	r3, [r7, #0]
 801437a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801437c:	4313      	orrs	r3, r2
 801437e:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8014380:	687b      	ldr	r3, [r7, #4]
 8014382:	681b      	ldr	r3, [r3, #0]
 8014384:	4a0e      	ldr	r2, [pc, #56]	; (80143c0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8014386:	4293      	cmp	r3, r2
 8014388:	d004      	beq.n	8014394 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 801438a:	687b      	ldr	r3, [r7, #4]
 801438c:	681b      	ldr	r3, [r3, #0]
 801438e:	4a0d      	ldr	r2, [pc, #52]	; (80143c4 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8014390:	4293      	cmp	r3, r2
 8014392:	d106      	bne.n	80143a2 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8014394:	68fb      	ldr	r3, [r7, #12]
 8014396:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 801439a:	683b      	ldr	r3, [r7, #0]
 801439c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801439e:	4313      	orrs	r3, r2
 80143a0:	60fb      	str	r3, [r7, #12]
    }
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80143a2:	687b      	ldr	r3, [r7, #4]
 80143a4:	681b      	ldr	r3, [r3, #0]
 80143a6:	68fa      	ldr	r2, [r7, #12]
 80143a8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80143aa:	687b      	ldr	r3, [r7, #4]
 80143ac:	2200      	movs	r2, #0
 80143ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80143b2:	2300      	movs	r3, #0
}
 80143b4:	4618      	mov	r0, r3
 80143b6:	3714      	adds	r7, #20
 80143b8:	46bd      	mov	sp, r7
 80143ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143be:	4770      	bx	lr
 80143c0:	40010000 	.word	0x40010000
 80143c4:	40010400 	.word	0x40010400

080143c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80143c8:	b480      	push	{r7}
 80143ca:	b083      	sub	sp, #12
 80143cc:	af00      	add	r7, sp, #0
 80143ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80143d0:	bf00      	nop
 80143d2:	370c      	adds	r7, #12
 80143d4:	46bd      	mov	sp, r7
 80143d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143da:	4770      	bx	lr

080143dc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80143dc:	b480      	push	{r7}
 80143de:	b083      	sub	sp, #12
 80143e0:	af00      	add	r7, sp, #0
 80143e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80143e4:	bf00      	nop
 80143e6:	370c      	adds	r7, #12
 80143e8:	46bd      	mov	sp, r7
 80143ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143ee:	4770      	bx	lr

080143f0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80143f0:	b480      	push	{r7}
 80143f2:	b083      	sub	sp, #12
 80143f4:	af00      	add	r7, sp, #0
 80143f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80143f8:	bf00      	nop
 80143fa:	370c      	adds	r7, #12
 80143fc:	46bd      	mov	sp, r7
 80143fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014402:	4770      	bx	lr

08014404 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8014404:	b580      	push	{r7, lr}
 8014406:	b082      	sub	sp, #8
 8014408:	af00      	add	r7, sp, #0
 801440a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 801440c:	687b      	ldr	r3, [r7, #4]
 801440e:	2b00      	cmp	r3, #0
 8014410:	d101      	bne.n	8014416 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8014412:	2301      	movs	r3, #1
 8014414:	e050      	b.n	80144b8 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8014416:	687b      	ldr	r3, [r7, #4]
 8014418:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801441c:	2b00      	cmp	r3, #0
 801441e:	d114      	bne.n	801444a <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8014420:	687b      	ldr	r3, [r7, #4]
 8014422:	2200      	movs	r2, #0
 8014424:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8014428:	6878      	ldr	r0, [r7, #4]
 801442a:	f000 ff4f 	bl	80152cc <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 801442e:	687b      	ldr	r3, [r7, #4]
 8014430:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8014434:	2b00      	cmp	r3, #0
 8014436:	d103      	bne.n	8014440 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8014438:	687b      	ldr	r3, [r7, #4]
 801443a:	4a21      	ldr	r2, [pc, #132]	; (80144c0 <HAL_UART_Init+0xbc>)
 801443c:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8014440:	687b      	ldr	r3, [r7, #4]
 8014442:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8014446:	6878      	ldr	r0, [r7, #4]
 8014448:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801444a:	687b      	ldr	r3, [r7, #4]
 801444c:	2224      	movs	r2, #36	; 0x24
 801444e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8014452:	687b      	ldr	r3, [r7, #4]
 8014454:	681b      	ldr	r3, [r3, #0]
 8014456:	681a      	ldr	r2, [r3, #0]
 8014458:	687b      	ldr	r3, [r7, #4]
 801445a:	681b      	ldr	r3, [r3, #0]
 801445c:	f022 0201 	bic.w	r2, r2, #1
 8014460:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8014462:	6878      	ldr	r0, [r7, #4]
 8014464:	f000 ff84 	bl	8015370 <UART_SetConfig>
 8014468:	4603      	mov	r3, r0
 801446a:	2b01      	cmp	r3, #1
 801446c:	d101      	bne.n	8014472 <HAL_UART_Init+0x6e>
  {
    return HAL_ERROR;
 801446e:	2301      	movs	r3, #1
 8014470:	e022      	b.n	80144b8 <HAL_UART_Init+0xb4>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8014472:	687b      	ldr	r3, [r7, #4]
 8014474:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014476:	2b00      	cmp	r3, #0
 8014478:	d002      	beq.n	8014480 <HAL_UART_Init+0x7c>
  {
    UART_AdvFeatureConfig(huart);
 801447a:	6878      	ldr	r0, [r7, #4]
 801447c:	f001 fde4 	bl	8016048 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8014480:	687b      	ldr	r3, [r7, #4]
 8014482:	681b      	ldr	r3, [r3, #0]
 8014484:	685a      	ldr	r2, [r3, #4]
 8014486:	687b      	ldr	r3, [r7, #4]
 8014488:	681b      	ldr	r3, [r3, #0]
 801448a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 801448e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8014490:	687b      	ldr	r3, [r7, #4]
 8014492:	681b      	ldr	r3, [r3, #0]
 8014494:	689a      	ldr	r2, [r3, #8]
 8014496:	687b      	ldr	r3, [r7, #4]
 8014498:	681b      	ldr	r3, [r3, #0]
 801449a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 801449e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80144a0:	687b      	ldr	r3, [r7, #4]
 80144a2:	681b      	ldr	r3, [r3, #0]
 80144a4:	681a      	ldr	r2, [r3, #0]
 80144a6:	687b      	ldr	r3, [r7, #4]
 80144a8:	681b      	ldr	r3, [r3, #0]
 80144aa:	f042 0201 	orr.w	r2, r2, #1
 80144ae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80144b0:	6878      	ldr	r0, [r7, #4]
 80144b2:	f001 fe6b 	bl	801618c <UART_CheckIdleState>
 80144b6:	4603      	mov	r3, r0
}
 80144b8:	4618      	mov	r0, r3
 80144ba:	3708      	adds	r7, #8
 80144bc:	46bd      	mov	sp, r7
 80144be:	bd80      	pop	{r7, pc}
 80144c0:	080065c9 	.word	0x080065c9

080144c4 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 80144c4:	b480      	push	{r7}
 80144c6:	b087      	sub	sp, #28
 80144c8:	af00      	add	r7, sp, #0
 80144ca:	60f8      	str	r0, [r7, #12]
 80144cc:	460b      	mov	r3, r1
 80144ce:	607a      	str	r2, [r7, #4]
 80144d0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80144d2:	2300      	movs	r3, #0
 80144d4:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 80144d6:	687b      	ldr	r3, [r7, #4]
 80144d8:	2b00      	cmp	r3, #0
 80144da:	d109      	bne.n	80144f0 <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80144dc:	68fb      	ldr	r3, [r7, #12]
 80144de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80144e2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80144e6:	68fb      	ldr	r3, [r7, #12]
 80144e8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

    return HAL_ERROR;
 80144ec:	2301      	movs	r3, #1
 80144ee:	e09c      	b.n	801462a <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 80144f0:	68fb      	ldr	r3, [r7, #12]
 80144f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80144f6:	2b20      	cmp	r3, #32
 80144f8:	d16c      	bne.n	80145d4 <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 80144fa:	7afb      	ldrb	r3, [r7, #11]
 80144fc:	2b0c      	cmp	r3, #12
 80144fe:	d85e      	bhi.n	80145be <HAL_UART_RegisterCallback+0xfa>
 8014500:	a201      	add	r2, pc, #4	; (adr r2, 8014508 <HAL_UART_RegisterCallback+0x44>)
 8014502:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014506:	bf00      	nop
 8014508:	0801453d 	.word	0x0801453d
 801450c:	08014547 	.word	0x08014547
 8014510:	08014551 	.word	0x08014551
 8014514:	0801455b 	.word	0x0801455b
 8014518:	08014565 	.word	0x08014565
 801451c:	0801456f 	.word	0x0801456f
 8014520:	08014579 	.word	0x08014579
 8014524:	08014583 	.word	0x08014583
 8014528:	0801458d 	.word	0x0801458d
 801452c:	08014597 	.word	0x08014597
 8014530:	080145a1 	.word	0x080145a1
 8014534:	080145ab 	.word	0x080145ab
 8014538:	080145b5 	.word	0x080145b5
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 801453c:	68fb      	ldr	r3, [r7, #12]
 801453e:	687a      	ldr	r2, [r7, #4]
 8014540:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
        break;
 8014544:	e070      	b.n	8014628 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 8014546:	68fb      	ldr	r3, [r7, #12]
 8014548:	687a      	ldr	r2, [r7, #4]
 801454a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        break;
 801454e:	e06b      	b.n	8014628 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 8014550:	68fb      	ldr	r3, [r7, #12]
 8014552:	687a      	ldr	r2, [r7, #4]
 8014554:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        break;
 8014558:	e066      	b.n	8014628 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 801455a:	68fb      	ldr	r3, [r7, #12]
 801455c:	687a      	ldr	r2, [r7, #4]
 801455e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        break;
 8014562:	e061      	b.n	8014628 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 8014564:	68fb      	ldr	r3, [r7, #12]
 8014566:	687a      	ldr	r2, [r7, #4]
 8014568:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        break;
 801456c:	e05c      	b.n	8014628 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 801456e:	68fb      	ldr	r3, [r7, #12]
 8014570:	687a      	ldr	r2, [r7, #4]
 8014572:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
        break;
 8014576:	e057      	b.n	8014628 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 8014578:	68fb      	ldr	r3, [r7, #12]
 801457a:	687a      	ldr	r2, [r7, #4]
 801457c:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        break;
 8014580:	e052      	b.n	8014628 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 8014582:	68fb      	ldr	r3, [r7, #12]
 8014584:	687a      	ldr	r2, [r7, #4]
 8014586:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
        break;
 801458a:	e04d      	b.n	8014628 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 801458c:	68fb      	ldr	r3, [r7, #12]
 801458e:	687a      	ldr	r2, [r7, #4]
 8014590:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
        break;
 8014594:	e048      	b.n	8014628 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 8014596:	68fb      	ldr	r3, [r7, #12]
 8014598:	687a      	ldr	r2, [r7, #4]
 801459a:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
        break;
 801459e:	e043      	b.n	8014628 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 80145a0:	68fb      	ldr	r3, [r7, #12]
 80145a2:	687a      	ldr	r2, [r7, #4]
 80145a4:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
        break;
 80145a8:	e03e      	b.n	8014628 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 80145aa:	68fb      	ldr	r3, [r7, #12]
 80145ac:	687a      	ldr	r2, [r7, #4]
 80145ae:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
        break;
 80145b2:	e039      	b.n	8014628 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 80145b4:	68fb      	ldr	r3, [r7, #12]
 80145b6:	687a      	ldr	r2, [r7, #4]
 80145b8:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        break;
 80145bc:	e034      	b.n	8014628 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80145be:	68fb      	ldr	r3, [r7, #12]
 80145c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80145c4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80145c8:	68fb      	ldr	r3, [r7, #12]
 80145ca:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

        status =  HAL_ERROR;
 80145ce:	2301      	movs	r3, #1
 80145d0:	75fb      	strb	r3, [r7, #23]
        break;
 80145d2:	e029      	b.n	8014628 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 80145d4:	68fb      	ldr	r3, [r7, #12]
 80145d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80145da:	2b00      	cmp	r3, #0
 80145dc:	d11a      	bne.n	8014614 <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 80145de:	7afb      	ldrb	r3, [r7, #11]
 80145e0:	2b0b      	cmp	r3, #11
 80145e2:	d002      	beq.n	80145ea <HAL_UART_RegisterCallback+0x126>
 80145e4:	2b0c      	cmp	r3, #12
 80145e6:	d005      	beq.n	80145f4 <HAL_UART_RegisterCallback+0x130>
 80145e8:	e009      	b.n	80145fe <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 80145ea:	68fb      	ldr	r3, [r7, #12]
 80145ec:	687a      	ldr	r2, [r7, #4]
 80145ee:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
        break;
 80145f2:	e019      	b.n	8014628 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 80145f4:	68fb      	ldr	r3, [r7, #12]
 80145f6:	687a      	ldr	r2, [r7, #4]
 80145f8:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        break;
 80145fc:	e014      	b.n	8014628 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80145fe:	68fb      	ldr	r3, [r7, #12]
 8014600:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8014604:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8014608:	68fb      	ldr	r3, [r7, #12]
 801460a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

        status =  HAL_ERROR;
 801460e:	2301      	movs	r3, #1
 8014610:	75fb      	strb	r3, [r7, #23]
        break;
 8014612:	e009      	b.n	8014628 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8014614:	68fb      	ldr	r3, [r7, #12]
 8014616:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801461a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 801461e:	68fb      	ldr	r3, [r7, #12]
 8014620:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

    status =  HAL_ERROR;
 8014624:	2301      	movs	r3, #1
 8014626:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8014628:	7dfb      	ldrb	r3, [r7, #23]
}
 801462a:	4618      	mov	r0, r3
 801462c:	371c      	adds	r7, #28
 801462e:	46bd      	mov	sp, r7
 8014630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014634:	4770      	bx	lr
 8014636:	bf00      	nop

08014638 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8014638:	b580      	push	{r7, lr}
 801463a:	b08a      	sub	sp, #40	; 0x28
 801463c:	af02      	add	r7, sp, #8
 801463e:	60f8      	str	r0, [r7, #12]
 8014640:	60b9      	str	r1, [r7, #8]
 8014642:	603b      	str	r3, [r7, #0]
 8014644:	4613      	mov	r3, r2
 8014646:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8014648:	68fb      	ldr	r3, [r7, #12]
 801464a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801464e:	2b20      	cmp	r3, #32
 8014650:	d17b      	bne.n	801474a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8014652:	68bb      	ldr	r3, [r7, #8]
 8014654:	2b00      	cmp	r3, #0
 8014656:	d002      	beq.n	801465e <HAL_UART_Transmit+0x26>
 8014658:	88fb      	ldrh	r3, [r7, #6]
 801465a:	2b00      	cmp	r3, #0
 801465c:	d101      	bne.n	8014662 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 801465e:	2301      	movs	r3, #1
 8014660:	e074      	b.n	801474c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014662:	68fb      	ldr	r3, [r7, #12]
 8014664:	2200      	movs	r2, #0
 8014666:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801466a:	68fb      	ldr	r3, [r7, #12]
 801466c:	2221      	movs	r2, #33	; 0x21
 801466e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8014672:	f7f5 ff17 	bl	800a4a4 <HAL_GetTick>
 8014676:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8014678:	68fb      	ldr	r3, [r7, #12]
 801467a:	88fa      	ldrh	r2, [r7, #6]
 801467c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8014680:	68fb      	ldr	r3, [r7, #12]
 8014682:	88fa      	ldrh	r2, [r7, #6]
 8014684:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8014688:	68fb      	ldr	r3, [r7, #12]
 801468a:	689b      	ldr	r3, [r3, #8]
 801468c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8014690:	d108      	bne.n	80146a4 <HAL_UART_Transmit+0x6c>
 8014692:	68fb      	ldr	r3, [r7, #12]
 8014694:	691b      	ldr	r3, [r3, #16]
 8014696:	2b00      	cmp	r3, #0
 8014698:	d104      	bne.n	80146a4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 801469a:	2300      	movs	r3, #0
 801469c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 801469e:	68bb      	ldr	r3, [r7, #8]
 80146a0:	61bb      	str	r3, [r7, #24]
 80146a2:	e003      	b.n	80146ac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80146a4:	68bb      	ldr	r3, [r7, #8]
 80146a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80146a8:	2300      	movs	r3, #0
 80146aa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80146ac:	e030      	b.n	8014710 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80146ae:	683b      	ldr	r3, [r7, #0]
 80146b0:	9300      	str	r3, [sp, #0]
 80146b2:	697b      	ldr	r3, [r7, #20]
 80146b4:	2200      	movs	r2, #0
 80146b6:	2180      	movs	r1, #128	; 0x80
 80146b8:	68f8      	ldr	r0, [r7, #12]
 80146ba:	f001 fe11 	bl	80162e0 <UART_WaitOnFlagUntilTimeout>
 80146be:	4603      	mov	r3, r0
 80146c0:	2b00      	cmp	r3, #0
 80146c2:	d005      	beq.n	80146d0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80146c4:	68fb      	ldr	r3, [r7, #12]
 80146c6:	2220      	movs	r2, #32
 80146c8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 80146cc:	2303      	movs	r3, #3
 80146ce:	e03d      	b.n	801474c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80146d0:	69fb      	ldr	r3, [r7, #28]
 80146d2:	2b00      	cmp	r3, #0
 80146d4:	d10b      	bne.n	80146ee <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80146d6:	69bb      	ldr	r3, [r7, #24]
 80146d8:	881b      	ldrh	r3, [r3, #0]
 80146da:	461a      	mov	r2, r3
 80146dc:	68fb      	ldr	r3, [r7, #12]
 80146de:	681b      	ldr	r3, [r3, #0]
 80146e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80146e4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80146e6:	69bb      	ldr	r3, [r7, #24]
 80146e8:	3302      	adds	r3, #2
 80146ea:	61bb      	str	r3, [r7, #24]
 80146ec:	e007      	b.n	80146fe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80146ee:	69fb      	ldr	r3, [r7, #28]
 80146f0:	781a      	ldrb	r2, [r3, #0]
 80146f2:	68fb      	ldr	r3, [r7, #12]
 80146f4:	681b      	ldr	r3, [r3, #0]
 80146f6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80146f8:	69fb      	ldr	r3, [r7, #28]
 80146fa:	3301      	adds	r3, #1
 80146fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80146fe:	68fb      	ldr	r3, [r7, #12]
 8014700:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8014704:	b29b      	uxth	r3, r3
 8014706:	3b01      	subs	r3, #1
 8014708:	b29a      	uxth	r2, r3
 801470a:	68fb      	ldr	r3, [r7, #12]
 801470c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8014710:	68fb      	ldr	r3, [r7, #12]
 8014712:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8014716:	b29b      	uxth	r3, r3
 8014718:	2b00      	cmp	r3, #0
 801471a:	d1c8      	bne.n	80146ae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 801471c:	683b      	ldr	r3, [r7, #0]
 801471e:	9300      	str	r3, [sp, #0]
 8014720:	697b      	ldr	r3, [r7, #20]
 8014722:	2200      	movs	r2, #0
 8014724:	2140      	movs	r1, #64	; 0x40
 8014726:	68f8      	ldr	r0, [r7, #12]
 8014728:	f001 fdda 	bl	80162e0 <UART_WaitOnFlagUntilTimeout>
 801472c:	4603      	mov	r3, r0
 801472e:	2b00      	cmp	r3, #0
 8014730:	d005      	beq.n	801473e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8014732:	68fb      	ldr	r3, [r7, #12]
 8014734:	2220      	movs	r2, #32
 8014736:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 801473a:	2303      	movs	r3, #3
 801473c:	e006      	b.n	801474c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 801473e:	68fb      	ldr	r3, [r7, #12]
 8014740:	2220      	movs	r2, #32
 8014742:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8014746:	2300      	movs	r3, #0
 8014748:	e000      	b.n	801474c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 801474a:	2302      	movs	r3, #2
  }
}
 801474c:	4618      	mov	r0, r3
 801474e:	3720      	adds	r7, #32
 8014750:	46bd      	mov	sp, r7
 8014752:	bd80      	pop	{r7, pc}

08014754 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8014754:	b480      	push	{r7}
 8014756:	b091      	sub	sp, #68	; 0x44
 8014758:	af00      	add	r7, sp, #0
 801475a:	60f8      	str	r0, [r7, #12]
 801475c:	60b9      	str	r1, [r7, #8]
 801475e:	4613      	mov	r3, r2
 8014760:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8014762:	68fb      	ldr	r3, [r7, #12]
 8014764:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8014768:	2b20      	cmp	r3, #32
 801476a:	d178      	bne.n	801485e <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 801476c:	68bb      	ldr	r3, [r7, #8]
 801476e:	2b00      	cmp	r3, #0
 8014770:	d002      	beq.n	8014778 <HAL_UART_Transmit_IT+0x24>
 8014772:	88fb      	ldrh	r3, [r7, #6]
 8014774:	2b00      	cmp	r3, #0
 8014776:	d101      	bne.n	801477c <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8014778:	2301      	movs	r3, #1
 801477a:	e071      	b.n	8014860 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 801477c:	68fb      	ldr	r3, [r7, #12]
 801477e:	68ba      	ldr	r2, [r7, #8]
 8014780:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8014782:	68fb      	ldr	r3, [r7, #12]
 8014784:	88fa      	ldrh	r2, [r7, #6]
 8014786:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 801478a:	68fb      	ldr	r3, [r7, #12]
 801478c:	88fa      	ldrh	r2, [r7, #6]
 801478e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    huart->TxISR       = NULL;
 8014792:	68fb      	ldr	r3, [r7, #12]
 8014794:	2200      	movs	r2, #0
 8014796:	679a      	str	r2, [r3, #120]	; 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014798:	68fb      	ldr	r3, [r7, #12]
 801479a:	2200      	movs	r2, #0
 801479c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80147a0:	68fb      	ldr	r3, [r7, #12]
 80147a2:	2221      	movs	r2, #33	; 0x21
 80147a4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 80147a8:	68fb      	ldr	r3, [r7, #12]
 80147aa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80147ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80147b0:	d12a      	bne.n	8014808 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80147b2:	68fb      	ldr	r3, [r7, #12]
 80147b4:	689b      	ldr	r3, [r3, #8]
 80147b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80147ba:	d107      	bne.n	80147cc <HAL_UART_Transmit_IT+0x78>
 80147bc:	68fb      	ldr	r3, [r7, #12]
 80147be:	691b      	ldr	r3, [r3, #16]
 80147c0:	2b00      	cmp	r3, #0
 80147c2:	d103      	bne.n	80147cc <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 80147c4:	68fb      	ldr	r3, [r7, #12]
 80147c6:	4a29      	ldr	r2, [pc, #164]	; (801486c <HAL_UART_Transmit_IT+0x118>)
 80147c8:	679a      	str	r2, [r3, #120]	; 0x78
 80147ca:	e002      	b.n	80147d2 <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 80147cc:	68fb      	ldr	r3, [r7, #12]
 80147ce:	4a28      	ldr	r2, [pc, #160]	; (8014870 <HAL_UART_Transmit_IT+0x11c>)
 80147d0:	679a      	str	r2, [r3, #120]	; 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 80147d2:	68fb      	ldr	r3, [r7, #12]
 80147d4:	681b      	ldr	r3, [r3, #0]
 80147d6:	3308      	adds	r3, #8
 80147d8:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80147da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80147dc:	e853 3f00 	ldrex	r3, [r3]
 80147e0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80147e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80147e4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80147e8:	63bb      	str	r3, [r7, #56]	; 0x38
 80147ea:	68fb      	ldr	r3, [r7, #12]
 80147ec:	681b      	ldr	r3, [r3, #0]
 80147ee:	3308      	adds	r3, #8
 80147f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80147f2:	637a      	str	r2, [r7, #52]	; 0x34
 80147f4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80147f6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80147f8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80147fa:	e841 2300 	strex	r3, r2, [r1]
 80147fe:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8014800:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014802:	2b00      	cmp	r3, #0
 8014804:	d1e5      	bne.n	80147d2 <HAL_UART_Transmit_IT+0x7e>
 8014806:	e028      	b.n	801485a <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8014808:	68fb      	ldr	r3, [r7, #12]
 801480a:	689b      	ldr	r3, [r3, #8]
 801480c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8014810:	d107      	bne.n	8014822 <HAL_UART_Transmit_IT+0xce>
 8014812:	68fb      	ldr	r3, [r7, #12]
 8014814:	691b      	ldr	r3, [r3, #16]
 8014816:	2b00      	cmp	r3, #0
 8014818:	d103      	bne.n	8014822 <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 801481a:	68fb      	ldr	r3, [r7, #12]
 801481c:	4a15      	ldr	r2, [pc, #84]	; (8014874 <HAL_UART_Transmit_IT+0x120>)
 801481e:	679a      	str	r2, [r3, #120]	; 0x78
 8014820:	e002      	b.n	8014828 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8014822:	68fb      	ldr	r3, [r7, #12]
 8014824:	4a14      	ldr	r2, [pc, #80]	; (8014878 <HAL_UART_Transmit_IT+0x124>)
 8014826:	679a      	str	r2, [r3, #120]	; 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8014828:	68fb      	ldr	r3, [r7, #12]
 801482a:	681b      	ldr	r3, [r3, #0]
 801482c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801482e:	697b      	ldr	r3, [r7, #20]
 8014830:	e853 3f00 	ldrex	r3, [r3]
 8014834:	613b      	str	r3, [r7, #16]
   return(result);
 8014836:	693b      	ldr	r3, [r7, #16]
 8014838:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801483c:	63fb      	str	r3, [r7, #60]	; 0x3c
 801483e:	68fb      	ldr	r3, [r7, #12]
 8014840:	681b      	ldr	r3, [r3, #0]
 8014842:	461a      	mov	r2, r3
 8014844:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014846:	623b      	str	r3, [r7, #32]
 8014848:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801484a:	69f9      	ldr	r1, [r7, #28]
 801484c:	6a3a      	ldr	r2, [r7, #32]
 801484e:	e841 2300 	strex	r3, r2, [r1]
 8014852:	61bb      	str	r3, [r7, #24]
   return(result);
 8014854:	69bb      	ldr	r3, [r7, #24]
 8014856:	2b00      	cmp	r3, #0
 8014858:	d1e6      	bne.n	8014828 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 801485a:	2300      	movs	r3, #0
 801485c:	e000      	b.n	8014860 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 801485e:	2302      	movs	r3, #2
  }
}
 8014860:	4618      	mov	r0, r3
 8014862:	3744      	adds	r7, #68	; 0x44
 8014864:	46bd      	mov	sp, r7
 8014866:	f85d 7b04 	ldr.w	r7, [sp], #4
 801486a:	4770      	bx	lr
 801486c:	0801694b 	.word	0x0801694b
 8014870:	0801686b 	.word	0x0801686b
 8014874:	080167a9 	.word	0x080167a9
 8014878:	080166f1 	.word	0x080166f1

0801487c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801487c:	b580      	push	{r7, lr}
 801487e:	b08a      	sub	sp, #40	; 0x28
 8014880:	af00      	add	r7, sp, #0
 8014882:	60f8      	str	r0, [r7, #12]
 8014884:	60b9      	str	r1, [r7, #8]
 8014886:	4613      	mov	r3, r2
 8014888:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 801488a:	68fb      	ldr	r3, [r7, #12]
 801488c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8014890:	2b20      	cmp	r3, #32
 8014892:	d137      	bne.n	8014904 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8014894:	68bb      	ldr	r3, [r7, #8]
 8014896:	2b00      	cmp	r3, #0
 8014898:	d002      	beq.n	80148a0 <HAL_UART_Receive_IT+0x24>
 801489a:	88fb      	ldrh	r3, [r7, #6]
 801489c:	2b00      	cmp	r3, #0
 801489e:	d101      	bne.n	80148a4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80148a0:	2301      	movs	r3, #1
 80148a2:	e030      	b.n	8014906 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80148a4:	68fb      	ldr	r3, [r7, #12]
 80148a6:	2200      	movs	r2, #0
 80148a8:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80148aa:	68fb      	ldr	r3, [r7, #12]
 80148ac:	681b      	ldr	r3, [r3, #0]
 80148ae:	4a18      	ldr	r2, [pc, #96]	; (8014910 <HAL_UART_Receive_IT+0x94>)
 80148b0:	4293      	cmp	r3, r2
 80148b2:	d01f      	beq.n	80148f4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80148b4:	68fb      	ldr	r3, [r7, #12]
 80148b6:	681b      	ldr	r3, [r3, #0]
 80148b8:	685b      	ldr	r3, [r3, #4]
 80148ba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80148be:	2b00      	cmp	r3, #0
 80148c0:	d018      	beq.n	80148f4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80148c2:	68fb      	ldr	r3, [r7, #12]
 80148c4:	681b      	ldr	r3, [r3, #0]
 80148c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80148c8:	697b      	ldr	r3, [r7, #20]
 80148ca:	e853 3f00 	ldrex	r3, [r3]
 80148ce:	613b      	str	r3, [r7, #16]
   return(result);
 80148d0:	693b      	ldr	r3, [r7, #16]
 80148d2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80148d6:	627b      	str	r3, [r7, #36]	; 0x24
 80148d8:	68fb      	ldr	r3, [r7, #12]
 80148da:	681b      	ldr	r3, [r3, #0]
 80148dc:	461a      	mov	r2, r3
 80148de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80148e0:	623b      	str	r3, [r7, #32]
 80148e2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80148e4:	69f9      	ldr	r1, [r7, #28]
 80148e6:	6a3a      	ldr	r2, [r7, #32]
 80148e8:	e841 2300 	strex	r3, r2, [r1]
 80148ec:	61bb      	str	r3, [r7, #24]
   return(result);
 80148ee:	69bb      	ldr	r3, [r7, #24]
 80148f0:	2b00      	cmp	r3, #0
 80148f2:	d1e6      	bne.n	80148c2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80148f4:	88fb      	ldrh	r3, [r7, #6]
 80148f6:	461a      	mov	r2, r3
 80148f8:	68b9      	ldr	r1, [r7, #8]
 80148fa:	68f8      	ldr	r0, [r7, #12]
 80148fc:	f001 fd58 	bl	80163b0 <UART_Start_Receive_IT>
 8014900:	4603      	mov	r3, r0
 8014902:	e000      	b.n	8014906 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8014904:	2302      	movs	r3, #2
  }
}
 8014906:	4618      	mov	r0, r3
 8014908:	3728      	adds	r7, #40	; 0x28
 801490a:	46bd      	mov	sp, r7
 801490c:	bd80      	pop	{r7, pc}
 801490e:	bf00      	nop
 8014910:	58000c00 	.word	0x58000c00

08014914 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8014914:	b580      	push	{r7, lr}
 8014916:	b09a      	sub	sp, #104	; 0x68
 8014918:	af00      	add	r7, sp, #0
 801491a:	6078      	str	r0, [r7, #4]
  /* Disable PEIE, EIE, RXNEIE and RXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 801491c:	687b      	ldr	r3, [r7, #4]
 801491e:	681b      	ldr	r3, [r3, #0]
 8014920:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014922:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014924:	e853 3f00 	ldrex	r3, [r3]
 8014928:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 801492a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801492c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8014930:	667b      	str	r3, [r7, #100]	; 0x64
 8014932:	687b      	ldr	r3, [r7, #4]
 8014934:	681b      	ldr	r3, [r3, #0]
 8014936:	461a      	mov	r2, r3
 8014938:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801493a:	657b      	str	r3, [r7, #84]	; 0x54
 801493c:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801493e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8014940:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8014942:	e841 2300 	strex	r3, r2, [r1]
 8014946:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8014948:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801494a:	2b00      	cmp	r3, #0
 801494c:	d1e6      	bne.n	801491c <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
 801494e:	687b      	ldr	r3, [r7, #4]
 8014950:	681b      	ldr	r3, [r3, #0]
 8014952:	3308      	adds	r3, #8
 8014954:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014956:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014958:	e853 3f00 	ldrex	r3, [r3]
 801495c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 801495e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014960:	4b46      	ldr	r3, [pc, #280]	; (8014a7c <HAL_UART_AbortReceive+0x168>)
 8014962:	4013      	ands	r3, r2
 8014964:	663b      	str	r3, [r7, #96]	; 0x60
 8014966:	687b      	ldr	r3, [r7, #4]
 8014968:	681b      	ldr	r3, [r3, #0]
 801496a:	3308      	adds	r3, #8
 801496c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801496e:	643a      	str	r2, [r7, #64]	; 0x40
 8014970:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014972:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8014974:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8014976:	e841 2300 	strex	r3, r2, [r1]
 801497a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 801497c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801497e:	2b00      	cmp	r3, #0
 8014980:	d1e5      	bne.n	801494e <HAL_UART_AbortReceive+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014982:	687b      	ldr	r3, [r7, #4]
 8014984:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014986:	2b01      	cmp	r3, #1
 8014988:	d118      	bne.n	80149bc <HAL_UART_AbortReceive+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 801498a:	687b      	ldr	r3, [r7, #4]
 801498c:	681b      	ldr	r3, [r3, #0]
 801498e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014990:	6a3b      	ldr	r3, [r7, #32]
 8014992:	e853 3f00 	ldrex	r3, [r3]
 8014996:	61fb      	str	r3, [r7, #28]
   return(result);
 8014998:	69fb      	ldr	r3, [r7, #28]
 801499a:	f023 0310 	bic.w	r3, r3, #16
 801499e:	65fb      	str	r3, [r7, #92]	; 0x5c
 80149a0:	687b      	ldr	r3, [r7, #4]
 80149a2:	681b      	ldr	r3, [r3, #0]
 80149a4:	461a      	mov	r2, r3
 80149a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80149a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80149aa:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80149ac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80149ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80149b0:	e841 2300 	strex	r3, r2, [r1]
 80149b4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80149b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80149b8:	2b00      	cmp	r3, #0
 80149ba:	d1e6      	bne.n	801498a <HAL_UART_AbortReceive+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80149bc:	687b      	ldr	r3, [r7, #4]
 80149be:	681b      	ldr	r3, [r3, #0]
 80149c0:	689b      	ldr	r3, [r3, #8]
 80149c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80149c6:	2b40      	cmp	r3, #64	; 0x40
 80149c8:	d13b      	bne.n	8014a42 <HAL_UART_AbortReceive+0x12e>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80149ca:	687b      	ldr	r3, [r7, #4]
 80149cc:	681b      	ldr	r3, [r3, #0]
 80149ce:	3308      	adds	r3, #8
 80149d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80149d2:	68fb      	ldr	r3, [r7, #12]
 80149d4:	e853 3f00 	ldrex	r3, [r3]
 80149d8:	60bb      	str	r3, [r7, #8]
   return(result);
 80149da:	68bb      	ldr	r3, [r7, #8]
 80149dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80149e0:	65bb      	str	r3, [r7, #88]	; 0x58
 80149e2:	687b      	ldr	r3, [r7, #4]
 80149e4:	681b      	ldr	r3, [r3, #0]
 80149e6:	3308      	adds	r3, #8
 80149e8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80149ea:	61ba      	str	r2, [r7, #24]
 80149ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80149ee:	6979      	ldr	r1, [r7, #20]
 80149f0:	69ba      	ldr	r2, [r7, #24]
 80149f2:	e841 2300 	strex	r3, r2, [r1]
 80149f6:	613b      	str	r3, [r7, #16]
   return(result);
 80149f8:	693b      	ldr	r3, [r7, #16]
 80149fa:	2b00      	cmp	r3, #0
 80149fc:	d1e5      	bne.n	80149ca <HAL_UART_AbortReceive+0xb6>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80149fe:	687b      	ldr	r3, [r7, #4]
 8014a00:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014a04:	2b00      	cmp	r3, #0
 8014a06:	d01c      	beq.n	8014a42 <HAL_UART_AbortReceive+0x12e>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8014a08:	687b      	ldr	r3, [r7, #4]
 8014a0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014a0e:	2200      	movs	r2, #0
 8014a10:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8014a12:	687b      	ldr	r3, [r7, #4]
 8014a14:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014a18:	4618      	mov	r0, r3
 8014a1a:	f7f7 fa93 	bl	800bf44 <HAL_DMA_Abort>
 8014a1e:	4603      	mov	r3, r0
 8014a20:	2b00      	cmp	r3, #0
 8014a22:	d00e      	beq.n	8014a42 <HAL_UART_AbortReceive+0x12e>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8014a24:	687b      	ldr	r3, [r7, #4]
 8014a26:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014a2a:	4618      	mov	r0, r3
 8014a2c:	f7f7 ffee 	bl	800ca0c <HAL_DMA_GetError>
 8014a30:	4603      	mov	r3, r0
 8014a32:	2b20      	cmp	r3, #32
 8014a34:	d105      	bne.n	8014a42 <HAL_UART_AbortReceive+0x12e>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8014a36:	687b      	ldr	r3, [r7, #4]
 8014a38:	2210      	movs	r2, #16
 8014a3a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          return HAL_TIMEOUT;
 8014a3e:	2303      	movs	r3, #3
 8014a40:	e017      	b.n	8014a72 <HAL_UART_AbortReceive+0x15e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 8014a42:	687b      	ldr	r3, [r7, #4]
 8014a44:	2200      	movs	r2, #0
 8014a46:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8014a4a:	687b      	ldr	r3, [r7, #4]
 8014a4c:	681b      	ldr	r3, [r3, #0]
 8014a4e:	220f      	movs	r2, #15
 8014a50:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8014a52:	687b      	ldr	r3, [r7, #4]
 8014a54:	681b      	ldr	r3, [r3, #0]
 8014a56:	699a      	ldr	r2, [r3, #24]
 8014a58:	687b      	ldr	r3, [r7, #4]
 8014a5a:	681b      	ldr	r3, [r3, #0]
 8014a5c:	f042 0208 	orr.w	r2, r2, #8
 8014a60:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8014a62:	687b      	ldr	r3, [r7, #4]
 8014a64:	2220      	movs	r2, #32
 8014a66:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014a6a:	687b      	ldr	r3, [r7, #4]
 8014a6c:	2200      	movs	r2, #0
 8014a6e:	66da      	str	r2, [r3, #108]	; 0x6c

  return HAL_OK;
 8014a70:	2300      	movs	r3, #0
}
 8014a72:	4618      	mov	r0, r3
 8014a74:	3768      	adds	r7, #104	; 0x68
 8014a76:	46bd      	mov	sp, r7
 8014a78:	bd80      	pop	{r7, pc}
 8014a7a:	bf00      	nop
 8014a7c:	effffffe 	.word	0xeffffffe

08014a80 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8014a80:	b580      	push	{r7, lr}
 8014a82:	b0ba      	sub	sp, #232	; 0xe8
 8014a84:	af00      	add	r7, sp, #0
 8014a86:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8014a88:	687b      	ldr	r3, [r7, #4]
 8014a8a:	681b      	ldr	r3, [r3, #0]
 8014a8c:	69db      	ldr	r3, [r3, #28]
 8014a8e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8014a92:	687b      	ldr	r3, [r7, #4]
 8014a94:	681b      	ldr	r3, [r3, #0]
 8014a96:	681b      	ldr	r3, [r3, #0]
 8014a98:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8014a9c:	687b      	ldr	r3, [r7, #4]
 8014a9e:	681b      	ldr	r3, [r3, #0]
 8014aa0:	689b      	ldr	r3, [r3, #8]
 8014aa2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8014aa6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8014aaa:	f640 030f 	movw	r3, #2063	; 0x80f
 8014aae:	4013      	ands	r3, r2
 8014ab0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8014ab4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8014ab8:	2b00      	cmp	r3, #0
 8014aba:	d11b      	bne.n	8014af4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8014abc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8014ac0:	f003 0320 	and.w	r3, r3, #32
 8014ac4:	2b00      	cmp	r3, #0
 8014ac6:	d015      	beq.n	8014af4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8014ac8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8014acc:	f003 0320 	and.w	r3, r3, #32
 8014ad0:	2b00      	cmp	r3, #0
 8014ad2:	d105      	bne.n	8014ae0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8014ad4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8014ad8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8014adc:	2b00      	cmp	r3, #0
 8014ade:	d009      	beq.n	8014af4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8014ae0:	687b      	ldr	r3, [r7, #4]
 8014ae2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014ae4:	2b00      	cmp	r3, #0
 8014ae6:	f000 8387 	beq.w	80151f8 <HAL_UART_IRQHandler+0x778>
      {
        huart->RxISR(huart);
 8014aea:	687b      	ldr	r3, [r7, #4]
 8014aec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014aee:	6878      	ldr	r0, [r7, #4]
 8014af0:	4798      	blx	r3
      }
      return;
 8014af2:	e381      	b.n	80151f8 <HAL_UART_IRQHandler+0x778>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8014af4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8014af8:	2b00      	cmp	r3, #0
 8014afa:	f000 8129 	beq.w	8014d50 <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8014afe:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8014b02:	4b90      	ldr	r3, [pc, #576]	; (8014d44 <HAL_UART_IRQHandler+0x2c4>)
 8014b04:	4013      	ands	r3, r2
 8014b06:	2b00      	cmp	r3, #0
 8014b08:	d106      	bne.n	8014b18 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8014b0a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8014b0e:	4b8e      	ldr	r3, [pc, #568]	; (8014d48 <HAL_UART_IRQHandler+0x2c8>)
 8014b10:	4013      	ands	r3, r2
 8014b12:	2b00      	cmp	r3, #0
 8014b14:	f000 811c 	beq.w	8014d50 <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8014b18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8014b1c:	f003 0301 	and.w	r3, r3, #1
 8014b20:	2b00      	cmp	r3, #0
 8014b22:	d011      	beq.n	8014b48 <HAL_UART_IRQHandler+0xc8>
 8014b24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8014b28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8014b2c:	2b00      	cmp	r3, #0
 8014b2e:	d00b      	beq.n	8014b48 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8014b30:	687b      	ldr	r3, [r7, #4]
 8014b32:	681b      	ldr	r3, [r3, #0]
 8014b34:	2201      	movs	r2, #1
 8014b36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8014b38:	687b      	ldr	r3, [r7, #4]
 8014b3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8014b3e:	f043 0201 	orr.w	r2, r3, #1
 8014b42:	687b      	ldr	r3, [r7, #4]
 8014b44:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8014b48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8014b4c:	f003 0302 	and.w	r3, r3, #2
 8014b50:	2b00      	cmp	r3, #0
 8014b52:	d011      	beq.n	8014b78 <HAL_UART_IRQHandler+0xf8>
 8014b54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8014b58:	f003 0301 	and.w	r3, r3, #1
 8014b5c:	2b00      	cmp	r3, #0
 8014b5e:	d00b      	beq.n	8014b78 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8014b60:	687b      	ldr	r3, [r7, #4]
 8014b62:	681b      	ldr	r3, [r3, #0]
 8014b64:	2202      	movs	r2, #2
 8014b66:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8014b68:	687b      	ldr	r3, [r7, #4]
 8014b6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8014b6e:	f043 0204 	orr.w	r2, r3, #4
 8014b72:	687b      	ldr	r3, [r7, #4]
 8014b74:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8014b78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8014b7c:	f003 0304 	and.w	r3, r3, #4
 8014b80:	2b00      	cmp	r3, #0
 8014b82:	d011      	beq.n	8014ba8 <HAL_UART_IRQHandler+0x128>
 8014b84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8014b88:	f003 0301 	and.w	r3, r3, #1
 8014b8c:	2b00      	cmp	r3, #0
 8014b8e:	d00b      	beq.n	8014ba8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8014b90:	687b      	ldr	r3, [r7, #4]
 8014b92:	681b      	ldr	r3, [r3, #0]
 8014b94:	2204      	movs	r2, #4
 8014b96:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8014b98:	687b      	ldr	r3, [r7, #4]
 8014b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8014b9e:	f043 0202 	orr.w	r2, r3, #2
 8014ba2:	687b      	ldr	r3, [r7, #4]
 8014ba4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8014ba8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8014bac:	f003 0308 	and.w	r3, r3, #8
 8014bb0:	2b00      	cmp	r3, #0
 8014bb2:	d017      	beq.n	8014be4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8014bb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8014bb8:	f003 0320 	and.w	r3, r3, #32
 8014bbc:	2b00      	cmp	r3, #0
 8014bbe:	d105      	bne.n	8014bcc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8014bc0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8014bc4:	4b5f      	ldr	r3, [pc, #380]	; (8014d44 <HAL_UART_IRQHandler+0x2c4>)
 8014bc6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8014bc8:	2b00      	cmp	r3, #0
 8014bca:	d00b      	beq.n	8014be4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8014bcc:	687b      	ldr	r3, [r7, #4]
 8014bce:	681b      	ldr	r3, [r3, #0]
 8014bd0:	2208      	movs	r2, #8
 8014bd2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8014bd4:	687b      	ldr	r3, [r7, #4]
 8014bd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8014bda:	f043 0208 	orr.w	r2, r3, #8
 8014bde:	687b      	ldr	r3, [r7, #4]
 8014be0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8014be4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8014be8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8014bec:	2b00      	cmp	r3, #0
 8014bee:	d012      	beq.n	8014c16 <HAL_UART_IRQHandler+0x196>
 8014bf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8014bf4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8014bf8:	2b00      	cmp	r3, #0
 8014bfa:	d00c      	beq.n	8014c16 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8014bfc:	687b      	ldr	r3, [r7, #4]
 8014bfe:	681b      	ldr	r3, [r3, #0]
 8014c00:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8014c04:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8014c06:	687b      	ldr	r3, [r7, #4]
 8014c08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8014c0c:	f043 0220 	orr.w	r2, r3, #32
 8014c10:	687b      	ldr	r3, [r7, #4]
 8014c12:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8014c16:	687b      	ldr	r3, [r7, #4]
 8014c18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8014c1c:	2b00      	cmp	r3, #0
 8014c1e:	f000 82ed 	beq.w	80151fc <HAL_UART_IRQHandler+0x77c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8014c22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8014c26:	f003 0320 	and.w	r3, r3, #32
 8014c2a:	2b00      	cmp	r3, #0
 8014c2c:	d013      	beq.n	8014c56 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8014c2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8014c32:	f003 0320 	and.w	r3, r3, #32
 8014c36:	2b00      	cmp	r3, #0
 8014c38:	d105      	bne.n	8014c46 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8014c3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8014c3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8014c42:	2b00      	cmp	r3, #0
 8014c44:	d007      	beq.n	8014c56 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8014c46:	687b      	ldr	r3, [r7, #4]
 8014c48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014c4a:	2b00      	cmp	r3, #0
 8014c4c:	d003      	beq.n	8014c56 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8014c4e:	687b      	ldr	r3, [r7, #4]
 8014c50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014c52:	6878      	ldr	r0, [r7, #4]
 8014c54:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8014c56:	687b      	ldr	r3, [r7, #4]
 8014c58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8014c5c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8014c60:	687b      	ldr	r3, [r7, #4]
 8014c62:	681b      	ldr	r3, [r3, #0]
 8014c64:	689b      	ldr	r3, [r3, #8]
 8014c66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014c6a:	2b40      	cmp	r3, #64	; 0x40
 8014c6c:	d005      	beq.n	8014c7a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8014c6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8014c72:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8014c76:	2b00      	cmp	r3, #0
 8014c78:	d058      	beq.n	8014d2c <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8014c7a:	6878      	ldr	r0, [r7, #4]
 8014c7c:	f001 fcba 	bl	80165f4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014c80:	687b      	ldr	r3, [r7, #4]
 8014c82:	681b      	ldr	r3, [r3, #0]
 8014c84:	689b      	ldr	r3, [r3, #8]
 8014c86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014c8a:	2b40      	cmp	r3, #64	; 0x40
 8014c8c:	d148      	bne.n	8014d20 <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8014c8e:	687b      	ldr	r3, [r7, #4]
 8014c90:	681b      	ldr	r3, [r3, #0]
 8014c92:	3308      	adds	r3, #8
 8014c94:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014c98:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8014c9c:	e853 3f00 	ldrex	r3, [r3]
 8014ca0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8014ca4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8014ca8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8014cac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8014cb0:	687b      	ldr	r3, [r7, #4]
 8014cb2:	681b      	ldr	r3, [r3, #0]
 8014cb4:	3308      	adds	r3, #8
 8014cb6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8014cba:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8014cbe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014cc2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8014cc6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8014cca:	e841 2300 	strex	r3, r2, [r1]
 8014cce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8014cd2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8014cd6:	2b00      	cmp	r3, #0
 8014cd8:	d1d9      	bne.n	8014c8e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8014cda:	687b      	ldr	r3, [r7, #4]
 8014cdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014ce0:	2b00      	cmp	r3, #0
 8014ce2:	d017      	beq.n	8014d14 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8014ce4:	687b      	ldr	r3, [r7, #4]
 8014ce6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014cea:	4a18      	ldr	r2, [pc, #96]	; (8014d4c <HAL_UART_IRQHandler+0x2cc>)
 8014cec:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8014cee:	687b      	ldr	r3, [r7, #4]
 8014cf0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014cf4:	4618      	mov	r0, r3
 8014cf6:	f7f7 fc43 	bl	800c580 <HAL_DMA_Abort_IT>
 8014cfa:	4603      	mov	r3, r0
 8014cfc:	2b00      	cmp	r3, #0
 8014cfe:	d01f      	beq.n	8014d40 <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8014d00:	687b      	ldr	r3, [r7, #4]
 8014d02:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014d06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8014d08:	687a      	ldr	r2, [r7, #4]
 8014d0a:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8014d0e:	4610      	mov	r0, r2
 8014d10:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014d12:	e015      	b.n	8014d40 <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8014d14:	687b      	ldr	r3, [r7, #4]
 8014d16:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8014d1a:	6878      	ldr	r0, [r7, #4]
 8014d1c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014d1e:	e00f      	b.n	8014d40 <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8014d20:	687b      	ldr	r3, [r7, #4]
 8014d22:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8014d26:	6878      	ldr	r0, [r7, #4]
 8014d28:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014d2a:	e009      	b.n	8014d40 <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8014d2c:	687b      	ldr	r3, [r7, #4]
 8014d2e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8014d32:	6878      	ldr	r0, [r7, #4]
 8014d34:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014d36:	687b      	ldr	r3, [r7, #4]
 8014d38:	2200      	movs	r2, #0
 8014d3a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 8014d3e:	e25d      	b.n	80151fc <HAL_UART_IRQHandler+0x77c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014d40:	bf00      	nop
    return;
 8014d42:	e25b      	b.n	80151fc <HAL_UART_IRQHandler+0x77c>
 8014d44:	10000001 	.word	0x10000001
 8014d48:	04000120 	.word	0x04000120
 8014d4c:	080166c1 	.word	0x080166c1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014d50:	687b      	ldr	r3, [r7, #4]
 8014d52:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014d54:	2b01      	cmp	r3, #1
 8014d56:	f040 81eb 	bne.w	8015130 <HAL_UART_IRQHandler+0x6b0>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8014d5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8014d5e:	f003 0310 	and.w	r3, r3, #16
 8014d62:	2b00      	cmp	r3, #0
 8014d64:	f000 81e4 	beq.w	8015130 <HAL_UART_IRQHandler+0x6b0>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8014d68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8014d6c:	f003 0310 	and.w	r3, r3, #16
 8014d70:	2b00      	cmp	r3, #0
 8014d72:	f000 81dd 	beq.w	8015130 <HAL_UART_IRQHandler+0x6b0>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8014d76:	687b      	ldr	r3, [r7, #4]
 8014d78:	681b      	ldr	r3, [r3, #0]
 8014d7a:	2210      	movs	r2, #16
 8014d7c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014d7e:	687b      	ldr	r3, [r7, #4]
 8014d80:	681b      	ldr	r3, [r3, #0]
 8014d82:	689b      	ldr	r3, [r3, #8]
 8014d84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014d88:	2b40      	cmp	r3, #64	; 0x40
 8014d8a:	f040 8153 	bne.w	8015034 <HAL_UART_IRQHandler+0x5b4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8014d8e:	687b      	ldr	r3, [r7, #4]
 8014d90:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014d94:	681b      	ldr	r3, [r3, #0]
 8014d96:	4a97      	ldr	r2, [pc, #604]	; (8014ff4 <HAL_UART_IRQHandler+0x574>)
 8014d98:	4293      	cmp	r3, r2
 8014d9a:	d068      	beq.n	8014e6e <HAL_UART_IRQHandler+0x3ee>
 8014d9c:	687b      	ldr	r3, [r7, #4]
 8014d9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014da2:	681b      	ldr	r3, [r3, #0]
 8014da4:	4a94      	ldr	r2, [pc, #592]	; (8014ff8 <HAL_UART_IRQHandler+0x578>)
 8014da6:	4293      	cmp	r3, r2
 8014da8:	d061      	beq.n	8014e6e <HAL_UART_IRQHandler+0x3ee>
 8014daa:	687b      	ldr	r3, [r7, #4]
 8014dac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014db0:	681b      	ldr	r3, [r3, #0]
 8014db2:	4a92      	ldr	r2, [pc, #584]	; (8014ffc <HAL_UART_IRQHandler+0x57c>)
 8014db4:	4293      	cmp	r3, r2
 8014db6:	d05a      	beq.n	8014e6e <HAL_UART_IRQHandler+0x3ee>
 8014db8:	687b      	ldr	r3, [r7, #4]
 8014dba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014dbe:	681b      	ldr	r3, [r3, #0]
 8014dc0:	4a8f      	ldr	r2, [pc, #572]	; (8015000 <HAL_UART_IRQHandler+0x580>)
 8014dc2:	4293      	cmp	r3, r2
 8014dc4:	d053      	beq.n	8014e6e <HAL_UART_IRQHandler+0x3ee>
 8014dc6:	687b      	ldr	r3, [r7, #4]
 8014dc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014dcc:	681b      	ldr	r3, [r3, #0]
 8014dce:	4a8d      	ldr	r2, [pc, #564]	; (8015004 <HAL_UART_IRQHandler+0x584>)
 8014dd0:	4293      	cmp	r3, r2
 8014dd2:	d04c      	beq.n	8014e6e <HAL_UART_IRQHandler+0x3ee>
 8014dd4:	687b      	ldr	r3, [r7, #4]
 8014dd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014dda:	681b      	ldr	r3, [r3, #0]
 8014ddc:	4a8a      	ldr	r2, [pc, #552]	; (8015008 <HAL_UART_IRQHandler+0x588>)
 8014dde:	4293      	cmp	r3, r2
 8014de0:	d045      	beq.n	8014e6e <HAL_UART_IRQHandler+0x3ee>
 8014de2:	687b      	ldr	r3, [r7, #4]
 8014de4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014de8:	681b      	ldr	r3, [r3, #0]
 8014dea:	4a88      	ldr	r2, [pc, #544]	; (801500c <HAL_UART_IRQHandler+0x58c>)
 8014dec:	4293      	cmp	r3, r2
 8014dee:	d03e      	beq.n	8014e6e <HAL_UART_IRQHandler+0x3ee>
 8014df0:	687b      	ldr	r3, [r7, #4]
 8014df2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014df6:	681b      	ldr	r3, [r3, #0]
 8014df8:	4a85      	ldr	r2, [pc, #532]	; (8015010 <HAL_UART_IRQHandler+0x590>)
 8014dfa:	4293      	cmp	r3, r2
 8014dfc:	d037      	beq.n	8014e6e <HAL_UART_IRQHandler+0x3ee>
 8014dfe:	687b      	ldr	r3, [r7, #4]
 8014e00:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014e04:	681b      	ldr	r3, [r3, #0]
 8014e06:	4a83      	ldr	r2, [pc, #524]	; (8015014 <HAL_UART_IRQHandler+0x594>)
 8014e08:	4293      	cmp	r3, r2
 8014e0a:	d030      	beq.n	8014e6e <HAL_UART_IRQHandler+0x3ee>
 8014e0c:	687b      	ldr	r3, [r7, #4]
 8014e0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014e12:	681b      	ldr	r3, [r3, #0]
 8014e14:	4a80      	ldr	r2, [pc, #512]	; (8015018 <HAL_UART_IRQHandler+0x598>)
 8014e16:	4293      	cmp	r3, r2
 8014e18:	d029      	beq.n	8014e6e <HAL_UART_IRQHandler+0x3ee>
 8014e1a:	687b      	ldr	r3, [r7, #4]
 8014e1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014e20:	681b      	ldr	r3, [r3, #0]
 8014e22:	4a7e      	ldr	r2, [pc, #504]	; (801501c <HAL_UART_IRQHandler+0x59c>)
 8014e24:	4293      	cmp	r3, r2
 8014e26:	d022      	beq.n	8014e6e <HAL_UART_IRQHandler+0x3ee>
 8014e28:	687b      	ldr	r3, [r7, #4]
 8014e2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014e2e:	681b      	ldr	r3, [r3, #0]
 8014e30:	4a7b      	ldr	r2, [pc, #492]	; (8015020 <HAL_UART_IRQHandler+0x5a0>)
 8014e32:	4293      	cmp	r3, r2
 8014e34:	d01b      	beq.n	8014e6e <HAL_UART_IRQHandler+0x3ee>
 8014e36:	687b      	ldr	r3, [r7, #4]
 8014e38:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014e3c:	681b      	ldr	r3, [r3, #0]
 8014e3e:	4a79      	ldr	r2, [pc, #484]	; (8015024 <HAL_UART_IRQHandler+0x5a4>)
 8014e40:	4293      	cmp	r3, r2
 8014e42:	d014      	beq.n	8014e6e <HAL_UART_IRQHandler+0x3ee>
 8014e44:	687b      	ldr	r3, [r7, #4]
 8014e46:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014e4a:	681b      	ldr	r3, [r3, #0]
 8014e4c:	4a76      	ldr	r2, [pc, #472]	; (8015028 <HAL_UART_IRQHandler+0x5a8>)
 8014e4e:	4293      	cmp	r3, r2
 8014e50:	d00d      	beq.n	8014e6e <HAL_UART_IRQHandler+0x3ee>
 8014e52:	687b      	ldr	r3, [r7, #4]
 8014e54:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014e58:	681b      	ldr	r3, [r3, #0]
 8014e5a:	4a74      	ldr	r2, [pc, #464]	; (801502c <HAL_UART_IRQHandler+0x5ac>)
 8014e5c:	4293      	cmp	r3, r2
 8014e5e:	d006      	beq.n	8014e6e <HAL_UART_IRQHandler+0x3ee>
 8014e60:	687b      	ldr	r3, [r7, #4]
 8014e62:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014e66:	681b      	ldr	r3, [r3, #0]
 8014e68:	4a71      	ldr	r2, [pc, #452]	; (8015030 <HAL_UART_IRQHandler+0x5b0>)
 8014e6a:	4293      	cmp	r3, r2
 8014e6c:	d106      	bne.n	8014e7c <HAL_UART_IRQHandler+0x3fc>
 8014e6e:	687b      	ldr	r3, [r7, #4]
 8014e70:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014e74:	681b      	ldr	r3, [r3, #0]
 8014e76:	685b      	ldr	r3, [r3, #4]
 8014e78:	b29b      	uxth	r3, r3
 8014e7a:	e005      	b.n	8014e88 <HAL_UART_IRQHandler+0x408>
 8014e7c:	687b      	ldr	r3, [r7, #4]
 8014e7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014e82:	681b      	ldr	r3, [r3, #0]
 8014e84:	685b      	ldr	r3, [r3, #4]
 8014e86:	b29b      	uxth	r3, r3
 8014e88:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8014e8c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8014e90:	2b00      	cmp	r3, #0
 8014e92:	f000 81b5 	beq.w	8015200 <HAL_UART_IRQHandler+0x780>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8014e96:	687b      	ldr	r3, [r7, #4]
 8014e98:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8014e9c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8014ea0:	429a      	cmp	r2, r3
 8014ea2:	f080 81ad 	bcs.w	8015200 <HAL_UART_IRQHandler+0x780>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8014ea6:	687b      	ldr	r3, [r7, #4]
 8014ea8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8014eac:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8014eb0:	687b      	ldr	r3, [r7, #4]
 8014eb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014eb6:	69db      	ldr	r3, [r3, #28]
 8014eb8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8014ebc:	f000 8087 	beq.w	8014fce <HAL_UART_IRQHandler+0x54e>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8014ec0:	687b      	ldr	r3, [r7, #4]
 8014ec2:	681b      	ldr	r3, [r3, #0]
 8014ec4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014ec8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8014ecc:	e853 3f00 	ldrex	r3, [r3]
 8014ed0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8014ed4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8014ed8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8014edc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8014ee0:	687b      	ldr	r3, [r7, #4]
 8014ee2:	681b      	ldr	r3, [r3, #0]
 8014ee4:	461a      	mov	r2, r3
 8014ee6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8014eea:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8014eee:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014ef2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8014ef6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8014efa:	e841 2300 	strex	r3, r2, [r1]
 8014efe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8014f02:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8014f06:	2b00      	cmp	r3, #0
 8014f08:	d1da      	bne.n	8014ec0 <HAL_UART_IRQHandler+0x440>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014f0a:	687b      	ldr	r3, [r7, #4]
 8014f0c:	681b      	ldr	r3, [r3, #0]
 8014f0e:	3308      	adds	r3, #8
 8014f10:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014f12:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8014f14:	e853 3f00 	ldrex	r3, [r3]
 8014f18:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8014f1a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8014f1c:	f023 0301 	bic.w	r3, r3, #1
 8014f20:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8014f24:	687b      	ldr	r3, [r7, #4]
 8014f26:	681b      	ldr	r3, [r3, #0]
 8014f28:	3308      	adds	r3, #8
 8014f2a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8014f2e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8014f32:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014f34:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8014f36:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8014f3a:	e841 2300 	strex	r3, r2, [r1]
 8014f3e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8014f40:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8014f42:	2b00      	cmp	r3, #0
 8014f44:	d1e1      	bne.n	8014f0a <HAL_UART_IRQHandler+0x48a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8014f46:	687b      	ldr	r3, [r7, #4]
 8014f48:	681b      	ldr	r3, [r3, #0]
 8014f4a:	3308      	adds	r3, #8
 8014f4c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014f4e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8014f50:	e853 3f00 	ldrex	r3, [r3]
 8014f54:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8014f56:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8014f58:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8014f5c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8014f60:	687b      	ldr	r3, [r7, #4]
 8014f62:	681b      	ldr	r3, [r3, #0]
 8014f64:	3308      	adds	r3, #8
 8014f66:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8014f6a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8014f6c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014f6e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8014f70:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8014f72:	e841 2300 	strex	r3, r2, [r1]
 8014f76:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8014f78:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8014f7a:	2b00      	cmp	r3, #0
 8014f7c:	d1e3      	bne.n	8014f46 <HAL_UART_IRQHandler+0x4c6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8014f7e:	687b      	ldr	r3, [r7, #4]
 8014f80:	2220      	movs	r2, #32
 8014f82:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014f86:	687b      	ldr	r3, [r7, #4]
 8014f88:	2200      	movs	r2, #0
 8014f8a:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014f8c:	687b      	ldr	r3, [r7, #4]
 8014f8e:	681b      	ldr	r3, [r3, #0]
 8014f90:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014f92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014f94:	e853 3f00 	ldrex	r3, [r3]
 8014f98:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8014f9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014f9c:	f023 0310 	bic.w	r3, r3, #16
 8014fa0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8014fa4:	687b      	ldr	r3, [r7, #4]
 8014fa6:	681b      	ldr	r3, [r3, #0]
 8014fa8:	461a      	mov	r2, r3
 8014faa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8014fae:	65bb      	str	r3, [r7, #88]	; 0x58
 8014fb0:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014fb2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8014fb4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8014fb6:	e841 2300 	strex	r3, r2, [r1]
 8014fba:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8014fbc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014fbe:	2b00      	cmp	r3, #0
 8014fc0:	d1e4      	bne.n	8014f8c <HAL_UART_IRQHandler+0x50c>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8014fc2:	687b      	ldr	r3, [r7, #4]
 8014fc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014fc8:	4618      	mov	r0, r3
 8014fca:	f7f6 ffbb 	bl	800bf44 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8014fce:	687b      	ldr	r3, [r7, #4]
 8014fd0:	2202      	movs	r2, #2
 8014fd2:	671a      	str	r2, [r3, #112]	; 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8014fd4:	687b      	ldr	r3, [r7, #4]
 8014fd6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8014fda:	687a      	ldr	r2, [r7, #4]
 8014fdc:	f8b2 105c 	ldrh.w	r1, [r2, #92]	; 0x5c
 8014fe0:	687a      	ldr	r2, [r7, #4]
 8014fe2:	f8b2 205e 	ldrh.w	r2, [r2, #94]	; 0x5e
 8014fe6:	b292      	uxth	r2, r2
 8014fe8:	1a8a      	subs	r2, r1, r2
 8014fea:	b292      	uxth	r2, r2
 8014fec:	4611      	mov	r1, r2
 8014fee:	6878      	ldr	r0, [r7, #4]
 8014ff0:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8014ff2:	e105      	b.n	8015200 <HAL_UART_IRQHandler+0x780>
 8014ff4:	40020010 	.word	0x40020010
 8014ff8:	40020028 	.word	0x40020028
 8014ffc:	40020040 	.word	0x40020040
 8015000:	40020058 	.word	0x40020058
 8015004:	40020070 	.word	0x40020070
 8015008:	40020088 	.word	0x40020088
 801500c:	400200a0 	.word	0x400200a0
 8015010:	400200b8 	.word	0x400200b8
 8015014:	40020410 	.word	0x40020410
 8015018:	40020428 	.word	0x40020428
 801501c:	40020440 	.word	0x40020440
 8015020:	40020458 	.word	0x40020458
 8015024:	40020470 	.word	0x40020470
 8015028:	40020488 	.word	0x40020488
 801502c:	400204a0 	.word	0x400204a0
 8015030:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8015034:	687b      	ldr	r3, [r7, #4]
 8015036:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 801503a:	687b      	ldr	r3, [r7, #4]
 801503c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8015040:	b29b      	uxth	r3, r3
 8015042:	1ad3      	subs	r3, r2, r3
 8015044:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8015048:	687b      	ldr	r3, [r7, #4]
 801504a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801504e:	b29b      	uxth	r3, r3
 8015050:	2b00      	cmp	r3, #0
 8015052:	f000 80d7 	beq.w	8015204 <HAL_UART_IRQHandler+0x784>
          && (nb_rx_data > 0U))
 8015056:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 801505a:	2b00      	cmp	r3, #0
 801505c:	f000 80d2 	beq.w	8015204 <HAL_UART_IRQHandler+0x784>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8015060:	687b      	ldr	r3, [r7, #4]
 8015062:	681b      	ldr	r3, [r3, #0]
 8015064:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015066:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015068:	e853 3f00 	ldrex	r3, [r3]
 801506c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 801506e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015070:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8015074:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8015078:	687b      	ldr	r3, [r7, #4]
 801507a:	681b      	ldr	r3, [r3, #0]
 801507c:	461a      	mov	r2, r3
 801507e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8015082:	647b      	str	r3, [r7, #68]	; 0x44
 8015084:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015086:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8015088:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801508a:	e841 2300 	strex	r3, r2, [r1]
 801508e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8015090:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015092:	2b00      	cmp	r3, #0
 8015094:	d1e4      	bne.n	8015060 <HAL_UART_IRQHandler+0x5e0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8015096:	687b      	ldr	r3, [r7, #4]
 8015098:	681b      	ldr	r3, [r3, #0]
 801509a:	3308      	adds	r3, #8
 801509c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801509e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80150a0:	e853 3f00 	ldrex	r3, [r3]
 80150a4:	623b      	str	r3, [r7, #32]
   return(result);
 80150a6:	6a3a      	ldr	r2, [r7, #32]
 80150a8:	4b59      	ldr	r3, [pc, #356]	; (8015210 <HAL_UART_IRQHandler+0x790>)
 80150aa:	4013      	ands	r3, r2
 80150ac:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80150b0:	687b      	ldr	r3, [r7, #4]
 80150b2:	681b      	ldr	r3, [r3, #0]
 80150b4:	3308      	adds	r3, #8
 80150b6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80150ba:	633a      	str	r2, [r7, #48]	; 0x30
 80150bc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80150be:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80150c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80150c2:	e841 2300 	strex	r3, r2, [r1]
 80150c6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80150c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150ca:	2b00      	cmp	r3, #0
 80150cc:	d1e3      	bne.n	8015096 <HAL_UART_IRQHandler+0x616>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80150ce:	687b      	ldr	r3, [r7, #4]
 80150d0:	2220      	movs	r2, #32
 80150d2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80150d6:	687b      	ldr	r3, [r7, #4]
 80150d8:	2200      	movs	r2, #0
 80150da:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80150dc:	687b      	ldr	r3, [r7, #4]
 80150de:	2200      	movs	r2, #0
 80150e0:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80150e2:	687b      	ldr	r3, [r7, #4]
 80150e4:	681b      	ldr	r3, [r3, #0]
 80150e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80150e8:	693b      	ldr	r3, [r7, #16]
 80150ea:	e853 3f00 	ldrex	r3, [r3]
 80150ee:	60fb      	str	r3, [r7, #12]
   return(result);
 80150f0:	68fb      	ldr	r3, [r7, #12]
 80150f2:	f023 0310 	bic.w	r3, r3, #16
 80150f6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80150fa:	687b      	ldr	r3, [r7, #4]
 80150fc:	681b      	ldr	r3, [r3, #0]
 80150fe:	461a      	mov	r2, r3
 8015100:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8015104:	61fb      	str	r3, [r7, #28]
 8015106:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015108:	69b9      	ldr	r1, [r7, #24]
 801510a:	69fa      	ldr	r2, [r7, #28]
 801510c:	e841 2300 	strex	r3, r2, [r1]
 8015110:	617b      	str	r3, [r7, #20]
   return(result);
 8015112:	697b      	ldr	r3, [r7, #20]
 8015114:	2b00      	cmp	r3, #0
 8015116:	d1e4      	bne.n	80150e2 <HAL_UART_IRQHandler+0x662>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8015118:	687b      	ldr	r3, [r7, #4]
 801511a:	2202      	movs	r2, #2
 801511c:	671a      	str	r2, [r3, #112]	; 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 801511e:	687b      	ldr	r3, [r7, #4]
 8015120:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8015124:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 8015128:	4611      	mov	r1, r2
 801512a:	6878      	ldr	r0, [r7, #4]
 801512c:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 801512e:	e069      	b.n	8015204 <HAL_UART_IRQHandler+0x784>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8015130:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8015134:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8015138:	2b00      	cmp	r3, #0
 801513a:	d010      	beq.n	801515e <HAL_UART_IRQHandler+0x6de>
 801513c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8015140:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8015144:	2b00      	cmp	r3, #0
 8015146:	d00a      	beq.n	801515e <HAL_UART_IRQHandler+0x6de>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8015148:	687b      	ldr	r3, [r7, #4]
 801514a:	681b      	ldr	r3, [r3, #0]
 801514c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8015150:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 8015152:	687b      	ldr	r3, [r7, #4]
 8015154:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8015158:	6878      	ldr	r0, [r7, #4]
 801515a:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801515c:	e055      	b.n	801520a <HAL_UART_IRQHandler+0x78a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 801515e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8015162:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8015166:	2b00      	cmp	r3, #0
 8015168:	d014      	beq.n	8015194 <HAL_UART_IRQHandler+0x714>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 801516a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801516e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8015172:	2b00      	cmp	r3, #0
 8015174:	d105      	bne.n	8015182 <HAL_UART_IRQHandler+0x702>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8015176:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 801517a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 801517e:	2b00      	cmp	r3, #0
 8015180:	d008      	beq.n	8015194 <HAL_UART_IRQHandler+0x714>
  {
    if (huart->TxISR != NULL)
 8015182:	687b      	ldr	r3, [r7, #4]
 8015184:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8015186:	2b00      	cmp	r3, #0
 8015188:	d03e      	beq.n	8015208 <HAL_UART_IRQHandler+0x788>
    {
      huart->TxISR(huart);
 801518a:	687b      	ldr	r3, [r7, #4]
 801518c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801518e:	6878      	ldr	r0, [r7, #4]
 8015190:	4798      	blx	r3
    }
    return;
 8015192:	e039      	b.n	8015208 <HAL_UART_IRQHandler+0x788>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8015194:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8015198:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801519c:	2b00      	cmp	r3, #0
 801519e:	d009      	beq.n	80151b4 <HAL_UART_IRQHandler+0x734>
 80151a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80151a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80151a8:	2b00      	cmp	r3, #0
 80151aa:	d003      	beq.n	80151b4 <HAL_UART_IRQHandler+0x734>
  {
    UART_EndTransmit_IT(huart);
 80151ac:	6878      	ldr	r0, [r7, #4]
 80151ae:	f001 fc41 	bl	8016a34 <UART_EndTransmit_IT>
    return;
 80151b2:	e02a      	b.n	801520a <HAL_UART_IRQHandler+0x78a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80151b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80151b8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80151bc:	2b00      	cmp	r3, #0
 80151be:	d00b      	beq.n	80151d8 <HAL_UART_IRQHandler+0x758>
 80151c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80151c4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80151c8:	2b00      	cmp	r3, #0
 80151ca:	d005      	beq.n	80151d8 <HAL_UART_IRQHandler+0x758>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 80151cc:	687b      	ldr	r3, [r7, #4]
 80151ce:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80151d2:	6878      	ldr	r0, [r7, #4]
 80151d4:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80151d6:	e018      	b.n	801520a <HAL_UART_IRQHandler+0x78a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80151d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80151dc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80151e0:	2b00      	cmp	r3, #0
 80151e2:	d012      	beq.n	801520a <HAL_UART_IRQHandler+0x78a>
 80151e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80151e8:	2b00      	cmp	r3, #0
 80151ea:	da0e      	bge.n	801520a <HAL_UART_IRQHandler+0x78a>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 80151ec:	687b      	ldr	r3, [r7, #4]
 80151ee:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80151f2:	6878      	ldr	r0, [r7, #4]
 80151f4:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80151f6:	e008      	b.n	801520a <HAL_UART_IRQHandler+0x78a>
      return;
 80151f8:	bf00      	nop
 80151fa:	e006      	b.n	801520a <HAL_UART_IRQHandler+0x78a>
    return;
 80151fc:	bf00      	nop
 80151fe:	e004      	b.n	801520a <HAL_UART_IRQHandler+0x78a>
      return;
 8015200:	bf00      	nop
 8015202:	e002      	b.n	801520a <HAL_UART_IRQHandler+0x78a>
      return;
 8015204:	bf00      	nop
 8015206:	e000      	b.n	801520a <HAL_UART_IRQHandler+0x78a>
    return;
 8015208:	bf00      	nop
  }
}
 801520a:	37e8      	adds	r7, #232	; 0xe8
 801520c:	46bd      	mov	sp, r7
 801520e:	bd80      	pop	{r7, pc}
 8015210:	effffffe 	.word	0xeffffffe

08015214 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8015214:	b480      	push	{r7}
 8015216:	b083      	sub	sp, #12
 8015218:	af00      	add	r7, sp, #0
 801521a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 801521c:	bf00      	nop
 801521e:	370c      	adds	r7, #12
 8015220:	46bd      	mov	sp, r7
 8015222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015226:	4770      	bx	lr

08015228 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8015228:	b480      	push	{r7}
 801522a:	b083      	sub	sp, #12
 801522c:	af00      	add	r7, sp, #0
 801522e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8015230:	bf00      	nop
 8015232:	370c      	adds	r7, #12
 8015234:	46bd      	mov	sp, r7
 8015236:	f85d 7b04 	ldr.w	r7, [sp], #4
 801523a:	4770      	bx	lr

0801523c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 801523c:	b480      	push	{r7}
 801523e:	b083      	sub	sp, #12
 8015240:	af00      	add	r7, sp, #0
 8015242:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8015244:	bf00      	nop
 8015246:	370c      	adds	r7, #12
 8015248:	46bd      	mov	sp, r7
 801524a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801524e:	4770      	bx	lr

08015250 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8015250:	b480      	push	{r7}
 8015252:	b083      	sub	sp, #12
 8015254:	af00      	add	r7, sp, #0
 8015256:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8015258:	bf00      	nop
 801525a:	370c      	adds	r7, #12
 801525c:	46bd      	mov	sp, r7
 801525e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015262:	4770      	bx	lr

08015264 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8015264:	b480      	push	{r7}
 8015266:	b083      	sub	sp, #12
 8015268:	af00      	add	r7, sp, #0
 801526a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 801526c:	bf00      	nop
 801526e:	370c      	adds	r7, #12
 8015270:	46bd      	mov	sp, r7
 8015272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015276:	4770      	bx	lr

08015278 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8015278:	b480      	push	{r7}
 801527a:	b083      	sub	sp, #12
 801527c:	af00      	add	r7, sp, #0
 801527e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8015280:	bf00      	nop
 8015282:	370c      	adds	r7, #12
 8015284:	46bd      	mov	sp, r7
 8015286:	f85d 7b04 	ldr.w	r7, [sp], #4
 801528a:	4770      	bx	lr

0801528c <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 801528c:	b480      	push	{r7}
 801528e:	b083      	sub	sp, #12
 8015290:	af00      	add	r7, sp, #0
 8015292:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8015294:	bf00      	nop
 8015296:	370c      	adds	r7, #12
 8015298:	46bd      	mov	sp, r7
 801529a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801529e:	4770      	bx	lr

080152a0 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80152a0:	b480      	push	{r7}
 80152a2:	b083      	sub	sp, #12
 80152a4:	af00      	add	r7, sp, #0
 80152a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80152a8:	bf00      	nop
 80152aa:	370c      	adds	r7, #12
 80152ac:	46bd      	mov	sp, r7
 80152ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152b2:	4770      	bx	lr

080152b4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80152b4:	b480      	push	{r7}
 80152b6:	b083      	sub	sp, #12
 80152b8:	af00      	add	r7, sp, #0
 80152ba:	6078      	str	r0, [r7, #4]
 80152bc:	460b      	mov	r3, r1
 80152be:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80152c0:	bf00      	nop
 80152c2:	370c      	adds	r7, #12
 80152c4:	46bd      	mov	sp, r7
 80152c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152ca:	4770      	bx	lr

080152cc <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 80152cc:	b480      	push	{r7}
 80152ce:	b083      	sub	sp, #12
 80152d0:	af00      	add	r7, sp, #0
 80152d2:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 80152d4:	687b      	ldr	r3, [r7, #4]
 80152d6:	4a1a      	ldr	r2, [pc, #104]	; (8015340 <UART_InitCallbacksToDefault+0x74>)
 80152d8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 80152dc:	687b      	ldr	r3, [r7, #4]
 80152de:	4a19      	ldr	r2, [pc, #100]	; (8015344 <UART_InitCallbacksToDefault+0x78>)
 80152e0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 80152e4:	687b      	ldr	r3, [r7, #4]
 80152e6:	4a18      	ldr	r2, [pc, #96]	; (8015348 <UART_InitCallbacksToDefault+0x7c>)
 80152e8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 80152ec:	687b      	ldr	r3, [r7, #4]
 80152ee:	4a17      	ldr	r2, [pc, #92]	; (801534c <UART_InitCallbacksToDefault+0x80>)
 80152f0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 80152f4:	687b      	ldr	r3, [r7, #4]
 80152f6:	4a16      	ldr	r2, [pc, #88]	; (8015350 <UART_InitCallbacksToDefault+0x84>)
 80152f8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 80152fc:	687b      	ldr	r3, [r7, #4]
 80152fe:	4a15      	ldr	r2, [pc, #84]	; (8015354 <UART_InitCallbacksToDefault+0x88>)
 8015300:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8015304:	687b      	ldr	r3, [r7, #4]
 8015306:	4a14      	ldr	r2, [pc, #80]	; (8015358 <UART_InitCallbacksToDefault+0x8c>)
 8015308:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 801530c:	687b      	ldr	r3, [r7, #4]
 801530e:	4a13      	ldr	r2, [pc, #76]	; (801535c <UART_InitCallbacksToDefault+0x90>)
 8015310:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8015314:	687b      	ldr	r3, [r7, #4]
 8015316:	4a12      	ldr	r2, [pc, #72]	; (8015360 <UART_InitCallbacksToDefault+0x94>)
 8015318:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 801531c:	687b      	ldr	r3, [r7, #4]
 801531e:	4a11      	ldr	r2, [pc, #68]	; (8015364 <UART_InitCallbacksToDefault+0x98>)
 8015320:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 8015324:	687b      	ldr	r3, [r7, #4]
 8015326:	4a10      	ldr	r2, [pc, #64]	; (8015368 <UART_InitCallbacksToDefault+0x9c>)
 8015328:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 801532c:	687b      	ldr	r3, [r7, #4]
 801532e:	4a0f      	ldr	r2, [pc, #60]	; (801536c <UART_InitCallbacksToDefault+0xa0>)
 8015330:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

}
 8015334:	bf00      	nop
 8015336:	370c      	adds	r7, #12
 8015338:	46bd      	mov	sp, r7
 801533a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801533e:	4770      	bx	lr
 8015340:	08015229 	.word	0x08015229
 8015344:	08015215 	.word	0x08015215
 8015348:	08015251 	.word	0x08015251
 801534c:	0801523d 	.word	0x0801523d
 8015350:	08015265 	.word	0x08015265
 8015354:	08015279 	.word	0x08015279
 8015358:	0801528d 	.word	0x0801528d
 801535c:	080152a1 	.word	0x080152a1
 8015360:	080174f1 	.word	0x080174f1
 8015364:	08017505 	.word	0x08017505
 8015368:	08017519 	.word	0x08017519
 801536c:	080152b5 	.word	0x080152b5

08015370 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8015370:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8015374:	b092      	sub	sp, #72	; 0x48
 8015376:	af00      	add	r7, sp, #0
 8015378:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 801537a:	2300      	movs	r3, #0
 801537c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8015380:	697b      	ldr	r3, [r7, #20]
 8015382:	689a      	ldr	r2, [r3, #8]
 8015384:	697b      	ldr	r3, [r7, #20]
 8015386:	691b      	ldr	r3, [r3, #16]
 8015388:	431a      	orrs	r2, r3
 801538a:	697b      	ldr	r3, [r7, #20]
 801538c:	695b      	ldr	r3, [r3, #20]
 801538e:	431a      	orrs	r2, r3
 8015390:	697b      	ldr	r3, [r7, #20]
 8015392:	69db      	ldr	r3, [r3, #28]
 8015394:	4313      	orrs	r3, r2
 8015396:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8015398:	697b      	ldr	r3, [r7, #20]
 801539a:	681b      	ldr	r3, [r3, #0]
 801539c:	681a      	ldr	r2, [r3, #0]
 801539e:	4bbe      	ldr	r3, [pc, #760]	; (8015698 <UART_SetConfig+0x328>)
 80153a0:	4013      	ands	r3, r2
 80153a2:	697a      	ldr	r2, [r7, #20]
 80153a4:	6812      	ldr	r2, [r2, #0]
 80153a6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80153a8:	430b      	orrs	r3, r1
 80153aa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80153ac:	697b      	ldr	r3, [r7, #20]
 80153ae:	681b      	ldr	r3, [r3, #0]
 80153b0:	685b      	ldr	r3, [r3, #4]
 80153b2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80153b6:	697b      	ldr	r3, [r7, #20]
 80153b8:	68da      	ldr	r2, [r3, #12]
 80153ba:	697b      	ldr	r3, [r7, #20]
 80153bc:	681b      	ldr	r3, [r3, #0]
 80153be:	430a      	orrs	r2, r1
 80153c0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80153c2:	697b      	ldr	r3, [r7, #20]
 80153c4:	699b      	ldr	r3, [r3, #24]
 80153c6:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80153c8:	697b      	ldr	r3, [r7, #20]
 80153ca:	681b      	ldr	r3, [r3, #0]
 80153cc:	4ab3      	ldr	r2, [pc, #716]	; (801569c <UART_SetConfig+0x32c>)
 80153ce:	4293      	cmp	r3, r2
 80153d0:	d004      	beq.n	80153dc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80153d2:	697b      	ldr	r3, [r7, #20]
 80153d4:	6a1b      	ldr	r3, [r3, #32]
 80153d6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80153d8:	4313      	orrs	r3, r2
 80153da:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80153dc:	697b      	ldr	r3, [r7, #20]
 80153de:	681b      	ldr	r3, [r3, #0]
 80153e0:	689a      	ldr	r2, [r3, #8]
 80153e2:	4baf      	ldr	r3, [pc, #700]	; (80156a0 <UART_SetConfig+0x330>)
 80153e4:	4013      	ands	r3, r2
 80153e6:	697a      	ldr	r2, [r7, #20]
 80153e8:	6812      	ldr	r2, [r2, #0]
 80153ea:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80153ec:	430b      	orrs	r3, r1
 80153ee:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80153f0:	697b      	ldr	r3, [r7, #20]
 80153f2:	681b      	ldr	r3, [r3, #0]
 80153f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80153f6:	f023 010f 	bic.w	r1, r3, #15
 80153fa:	697b      	ldr	r3, [r7, #20]
 80153fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80153fe:	697b      	ldr	r3, [r7, #20]
 8015400:	681b      	ldr	r3, [r3, #0]
 8015402:	430a      	orrs	r2, r1
 8015404:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8015406:	697b      	ldr	r3, [r7, #20]
 8015408:	681b      	ldr	r3, [r3, #0]
 801540a:	4aa6      	ldr	r2, [pc, #664]	; (80156a4 <UART_SetConfig+0x334>)
 801540c:	4293      	cmp	r3, r2
 801540e:	d177      	bne.n	8015500 <UART_SetConfig+0x190>
 8015410:	4ba5      	ldr	r3, [pc, #660]	; (80156a8 <UART_SetConfig+0x338>)
 8015412:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8015414:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8015418:	2b28      	cmp	r3, #40	; 0x28
 801541a:	d86d      	bhi.n	80154f8 <UART_SetConfig+0x188>
 801541c:	a201      	add	r2, pc, #4	; (adr r2, 8015424 <UART_SetConfig+0xb4>)
 801541e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015422:	bf00      	nop
 8015424:	080154c9 	.word	0x080154c9
 8015428:	080154f9 	.word	0x080154f9
 801542c:	080154f9 	.word	0x080154f9
 8015430:	080154f9 	.word	0x080154f9
 8015434:	080154f9 	.word	0x080154f9
 8015438:	080154f9 	.word	0x080154f9
 801543c:	080154f9 	.word	0x080154f9
 8015440:	080154f9 	.word	0x080154f9
 8015444:	080154d1 	.word	0x080154d1
 8015448:	080154f9 	.word	0x080154f9
 801544c:	080154f9 	.word	0x080154f9
 8015450:	080154f9 	.word	0x080154f9
 8015454:	080154f9 	.word	0x080154f9
 8015458:	080154f9 	.word	0x080154f9
 801545c:	080154f9 	.word	0x080154f9
 8015460:	080154f9 	.word	0x080154f9
 8015464:	080154d9 	.word	0x080154d9
 8015468:	080154f9 	.word	0x080154f9
 801546c:	080154f9 	.word	0x080154f9
 8015470:	080154f9 	.word	0x080154f9
 8015474:	080154f9 	.word	0x080154f9
 8015478:	080154f9 	.word	0x080154f9
 801547c:	080154f9 	.word	0x080154f9
 8015480:	080154f9 	.word	0x080154f9
 8015484:	080154e1 	.word	0x080154e1
 8015488:	080154f9 	.word	0x080154f9
 801548c:	080154f9 	.word	0x080154f9
 8015490:	080154f9 	.word	0x080154f9
 8015494:	080154f9 	.word	0x080154f9
 8015498:	080154f9 	.word	0x080154f9
 801549c:	080154f9 	.word	0x080154f9
 80154a0:	080154f9 	.word	0x080154f9
 80154a4:	080154e9 	.word	0x080154e9
 80154a8:	080154f9 	.word	0x080154f9
 80154ac:	080154f9 	.word	0x080154f9
 80154b0:	080154f9 	.word	0x080154f9
 80154b4:	080154f9 	.word	0x080154f9
 80154b8:	080154f9 	.word	0x080154f9
 80154bc:	080154f9 	.word	0x080154f9
 80154c0:	080154f9 	.word	0x080154f9
 80154c4:	080154f1 	.word	0x080154f1
 80154c8:	2301      	movs	r3, #1
 80154ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80154ce:	e326      	b.n	8015b1e <UART_SetConfig+0x7ae>
 80154d0:	2304      	movs	r3, #4
 80154d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80154d6:	e322      	b.n	8015b1e <UART_SetConfig+0x7ae>
 80154d8:	2308      	movs	r3, #8
 80154da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80154de:	e31e      	b.n	8015b1e <UART_SetConfig+0x7ae>
 80154e0:	2310      	movs	r3, #16
 80154e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80154e6:	e31a      	b.n	8015b1e <UART_SetConfig+0x7ae>
 80154e8:	2320      	movs	r3, #32
 80154ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80154ee:	e316      	b.n	8015b1e <UART_SetConfig+0x7ae>
 80154f0:	2340      	movs	r3, #64	; 0x40
 80154f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80154f6:	e312      	b.n	8015b1e <UART_SetConfig+0x7ae>
 80154f8:	2380      	movs	r3, #128	; 0x80
 80154fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80154fe:	e30e      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015500:	697b      	ldr	r3, [r7, #20]
 8015502:	681b      	ldr	r3, [r3, #0]
 8015504:	4a69      	ldr	r2, [pc, #420]	; (80156ac <UART_SetConfig+0x33c>)
 8015506:	4293      	cmp	r3, r2
 8015508:	d130      	bne.n	801556c <UART_SetConfig+0x1fc>
 801550a:	4b67      	ldr	r3, [pc, #412]	; (80156a8 <UART_SetConfig+0x338>)
 801550c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801550e:	f003 0307 	and.w	r3, r3, #7
 8015512:	2b05      	cmp	r3, #5
 8015514:	d826      	bhi.n	8015564 <UART_SetConfig+0x1f4>
 8015516:	a201      	add	r2, pc, #4	; (adr r2, 801551c <UART_SetConfig+0x1ac>)
 8015518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801551c:	08015535 	.word	0x08015535
 8015520:	0801553d 	.word	0x0801553d
 8015524:	08015545 	.word	0x08015545
 8015528:	0801554d 	.word	0x0801554d
 801552c:	08015555 	.word	0x08015555
 8015530:	0801555d 	.word	0x0801555d
 8015534:	2300      	movs	r3, #0
 8015536:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801553a:	e2f0      	b.n	8015b1e <UART_SetConfig+0x7ae>
 801553c:	2304      	movs	r3, #4
 801553e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015542:	e2ec      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015544:	2308      	movs	r3, #8
 8015546:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801554a:	e2e8      	b.n	8015b1e <UART_SetConfig+0x7ae>
 801554c:	2310      	movs	r3, #16
 801554e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015552:	e2e4      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015554:	2320      	movs	r3, #32
 8015556:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801555a:	e2e0      	b.n	8015b1e <UART_SetConfig+0x7ae>
 801555c:	2340      	movs	r3, #64	; 0x40
 801555e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015562:	e2dc      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015564:	2380      	movs	r3, #128	; 0x80
 8015566:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801556a:	e2d8      	b.n	8015b1e <UART_SetConfig+0x7ae>
 801556c:	697b      	ldr	r3, [r7, #20]
 801556e:	681b      	ldr	r3, [r3, #0]
 8015570:	4a4f      	ldr	r2, [pc, #316]	; (80156b0 <UART_SetConfig+0x340>)
 8015572:	4293      	cmp	r3, r2
 8015574:	d130      	bne.n	80155d8 <UART_SetConfig+0x268>
 8015576:	4b4c      	ldr	r3, [pc, #304]	; (80156a8 <UART_SetConfig+0x338>)
 8015578:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801557a:	f003 0307 	and.w	r3, r3, #7
 801557e:	2b05      	cmp	r3, #5
 8015580:	d826      	bhi.n	80155d0 <UART_SetConfig+0x260>
 8015582:	a201      	add	r2, pc, #4	; (adr r2, 8015588 <UART_SetConfig+0x218>)
 8015584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015588:	080155a1 	.word	0x080155a1
 801558c:	080155a9 	.word	0x080155a9
 8015590:	080155b1 	.word	0x080155b1
 8015594:	080155b9 	.word	0x080155b9
 8015598:	080155c1 	.word	0x080155c1
 801559c:	080155c9 	.word	0x080155c9
 80155a0:	2300      	movs	r3, #0
 80155a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80155a6:	e2ba      	b.n	8015b1e <UART_SetConfig+0x7ae>
 80155a8:	2304      	movs	r3, #4
 80155aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80155ae:	e2b6      	b.n	8015b1e <UART_SetConfig+0x7ae>
 80155b0:	2308      	movs	r3, #8
 80155b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80155b6:	e2b2      	b.n	8015b1e <UART_SetConfig+0x7ae>
 80155b8:	2310      	movs	r3, #16
 80155ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80155be:	e2ae      	b.n	8015b1e <UART_SetConfig+0x7ae>
 80155c0:	2320      	movs	r3, #32
 80155c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80155c6:	e2aa      	b.n	8015b1e <UART_SetConfig+0x7ae>
 80155c8:	2340      	movs	r3, #64	; 0x40
 80155ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80155ce:	e2a6      	b.n	8015b1e <UART_SetConfig+0x7ae>
 80155d0:	2380      	movs	r3, #128	; 0x80
 80155d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80155d6:	e2a2      	b.n	8015b1e <UART_SetConfig+0x7ae>
 80155d8:	697b      	ldr	r3, [r7, #20]
 80155da:	681b      	ldr	r3, [r3, #0]
 80155dc:	4a35      	ldr	r2, [pc, #212]	; (80156b4 <UART_SetConfig+0x344>)
 80155de:	4293      	cmp	r3, r2
 80155e0:	d130      	bne.n	8015644 <UART_SetConfig+0x2d4>
 80155e2:	4b31      	ldr	r3, [pc, #196]	; (80156a8 <UART_SetConfig+0x338>)
 80155e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80155e6:	f003 0307 	and.w	r3, r3, #7
 80155ea:	2b05      	cmp	r3, #5
 80155ec:	d826      	bhi.n	801563c <UART_SetConfig+0x2cc>
 80155ee:	a201      	add	r2, pc, #4	; (adr r2, 80155f4 <UART_SetConfig+0x284>)
 80155f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80155f4:	0801560d 	.word	0x0801560d
 80155f8:	08015615 	.word	0x08015615
 80155fc:	0801561d 	.word	0x0801561d
 8015600:	08015625 	.word	0x08015625
 8015604:	0801562d 	.word	0x0801562d
 8015608:	08015635 	.word	0x08015635
 801560c:	2300      	movs	r3, #0
 801560e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015612:	e284      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015614:	2304      	movs	r3, #4
 8015616:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801561a:	e280      	b.n	8015b1e <UART_SetConfig+0x7ae>
 801561c:	2308      	movs	r3, #8
 801561e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015622:	e27c      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015624:	2310      	movs	r3, #16
 8015626:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801562a:	e278      	b.n	8015b1e <UART_SetConfig+0x7ae>
 801562c:	2320      	movs	r3, #32
 801562e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015632:	e274      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015634:	2340      	movs	r3, #64	; 0x40
 8015636:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801563a:	e270      	b.n	8015b1e <UART_SetConfig+0x7ae>
 801563c:	2380      	movs	r3, #128	; 0x80
 801563e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015642:	e26c      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015644:	697b      	ldr	r3, [r7, #20]
 8015646:	681b      	ldr	r3, [r3, #0]
 8015648:	4a1b      	ldr	r2, [pc, #108]	; (80156b8 <UART_SetConfig+0x348>)
 801564a:	4293      	cmp	r3, r2
 801564c:	d142      	bne.n	80156d4 <UART_SetConfig+0x364>
 801564e:	4b16      	ldr	r3, [pc, #88]	; (80156a8 <UART_SetConfig+0x338>)
 8015650:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8015652:	f003 0307 	and.w	r3, r3, #7
 8015656:	2b05      	cmp	r3, #5
 8015658:	d838      	bhi.n	80156cc <UART_SetConfig+0x35c>
 801565a:	a201      	add	r2, pc, #4	; (adr r2, 8015660 <UART_SetConfig+0x2f0>)
 801565c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015660:	08015679 	.word	0x08015679
 8015664:	08015681 	.word	0x08015681
 8015668:	08015689 	.word	0x08015689
 801566c:	08015691 	.word	0x08015691
 8015670:	080156bd 	.word	0x080156bd
 8015674:	080156c5 	.word	0x080156c5
 8015678:	2300      	movs	r3, #0
 801567a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801567e:	e24e      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015680:	2304      	movs	r3, #4
 8015682:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015686:	e24a      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015688:	2308      	movs	r3, #8
 801568a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801568e:	e246      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015690:	2310      	movs	r3, #16
 8015692:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015696:	e242      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015698:	cfff69f3 	.word	0xcfff69f3
 801569c:	58000c00 	.word	0x58000c00
 80156a0:	11fff4ff 	.word	0x11fff4ff
 80156a4:	40011000 	.word	0x40011000
 80156a8:	58024400 	.word	0x58024400
 80156ac:	40004400 	.word	0x40004400
 80156b0:	40004800 	.word	0x40004800
 80156b4:	40004c00 	.word	0x40004c00
 80156b8:	40005000 	.word	0x40005000
 80156bc:	2320      	movs	r3, #32
 80156be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80156c2:	e22c      	b.n	8015b1e <UART_SetConfig+0x7ae>
 80156c4:	2340      	movs	r3, #64	; 0x40
 80156c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80156ca:	e228      	b.n	8015b1e <UART_SetConfig+0x7ae>
 80156cc:	2380      	movs	r3, #128	; 0x80
 80156ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80156d2:	e224      	b.n	8015b1e <UART_SetConfig+0x7ae>
 80156d4:	697b      	ldr	r3, [r7, #20]
 80156d6:	681b      	ldr	r3, [r3, #0]
 80156d8:	4ab1      	ldr	r2, [pc, #708]	; (80159a0 <UART_SetConfig+0x630>)
 80156da:	4293      	cmp	r3, r2
 80156dc:	d176      	bne.n	80157cc <UART_SetConfig+0x45c>
 80156de:	4bb1      	ldr	r3, [pc, #708]	; (80159a4 <UART_SetConfig+0x634>)
 80156e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80156e2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80156e6:	2b28      	cmp	r3, #40	; 0x28
 80156e8:	d86c      	bhi.n	80157c4 <UART_SetConfig+0x454>
 80156ea:	a201      	add	r2, pc, #4	; (adr r2, 80156f0 <UART_SetConfig+0x380>)
 80156ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80156f0:	08015795 	.word	0x08015795
 80156f4:	080157c5 	.word	0x080157c5
 80156f8:	080157c5 	.word	0x080157c5
 80156fc:	080157c5 	.word	0x080157c5
 8015700:	080157c5 	.word	0x080157c5
 8015704:	080157c5 	.word	0x080157c5
 8015708:	080157c5 	.word	0x080157c5
 801570c:	080157c5 	.word	0x080157c5
 8015710:	0801579d 	.word	0x0801579d
 8015714:	080157c5 	.word	0x080157c5
 8015718:	080157c5 	.word	0x080157c5
 801571c:	080157c5 	.word	0x080157c5
 8015720:	080157c5 	.word	0x080157c5
 8015724:	080157c5 	.word	0x080157c5
 8015728:	080157c5 	.word	0x080157c5
 801572c:	080157c5 	.word	0x080157c5
 8015730:	080157a5 	.word	0x080157a5
 8015734:	080157c5 	.word	0x080157c5
 8015738:	080157c5 	.word	0x080157c5
 801573c:	080157c5 	.word	0x080157c5
 8015740:	080157c5 	.word	0x080157c5
 8015744:	080157c5 	.word	0x080157c5
 8015748:	080157c5 	.word	0x080157c5
 801574c:	080157c5 	.word	0x080157c5
 8015750:	080157ad 	.word	0x080157ad
 8015754:	080157c5 	.word	0x080157c5
 8015758:	080157c5 	.word	0x080157c5
 801575c:	080157c5 	.word	0x080157c5
 8015760:	080157c5 	.word	0x080157c5
 8015764:	080157c5 	.word	0x080157c5
 8015768:	080157c5 	.word	0x080157c5
 801576c:	080157c5 	.word	0x080157c5
 8015770:	080157b5 	.word	0x080157b5
 8015774:	080157c5 	.word	0x080157c5
 8015778:	080157c5 	.word	0x080157c5
 801577c:	080157c5 	.word	0x080157c5
 8015780:	080157c5 	.word	0x080157c5
 8015784:	080157c5 	.word	0x080157c5
 8015788:	080157c5 	.word	0x080157c5
 801578c:	080157c5 	.word	0x080157c5
 8015790:	080157bd 	.word	0x080157bd
 8015794:	2301      	movs	r3, #1
 8015796:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801579a:	e1c0      	b.n	8015b1e <UART_SetConfig+0x7ae>
 801579c:	2304      	movs	r3, #4
 801579e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80157a2:	e1bc      	b.n	8015b1e <UART_SetConfig+0x7ae>
 80157a4:	2308      	movs	r3, #8
 80157a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80157aa:	e1b8      	b.n	8015b1e <UART_SetConfig+0x7ae>
 80157ac:	2310      	movs	r3, #16
 80157ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80157b2:	e1b4      	b.n	8015b1e <UART_SetConfig+0x7ae>
 80157b4:	2320      	movs	r3, #32
 80157b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80157ba:	e1b0      	b.n	8015b1e <UART_SetConfig+0x7ae>
 80157bc:	2340      	movs	r3, #64	; 0x40
 80157be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80157c2:	e1ac      	b.n	8015b1e <UART_SetConfig+0x7ae>
 80157c4:	2380      	movs	r3, #128	; 0x80
 80157c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80157ca:	e1a8      	b.n	8015b1e <UART_SetConfig+0x7ae>
 80157cc:	697b      	ldr	r3, [r7, #20]
 80157ce:	681b      	ldr	r3, [r3, #0]
 80157d0:	4a75      	ldr	r2, [pc, #468]	; (80159a8 <UART_SetConfig+0x638>)
 80157d2:	4293      	cmp	r3, r2
 80157d4:	d130      	bne.n	8015838 <UART_SetConfig+0x4c8>
 80157d6:	4b73      	ldr	r3, [pc, #460]	; (80159a4 <UART_SetConfig+0x634>)
 80157d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80157da:	f003 0307 	and.w	r3, r3, #7
 80157de:	2b05      	cmp	r3, #5
 80157e0:	d826      	bhi.n	8015830 <UART_SetConfig+0x4c0>
 80157e2:	a201      	add	r2, pc, #4	; (adr r2, 80157e8 <UART_SetConfig+0x478>)
 80157e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80157e8:	08015801 	.word	0x08015801
 80157ec:	08015809 	.word	0x08015809
 80157f0:	08015811 	.word	0x08015811
 80157f4:	08015819 	.word	0x08015819
 80157f8:	08015821 	.word	0x08015821
 80157fc:	08015829 	.word	0x08015829
 8015800:	2300      	movs	r3, #0
 8015802:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015806:	e18a      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015808:	2304      	movs	r3, #4
 801580a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801580e:	e186      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015810:	2308      	movs	r3, #8
 8015812:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015816:	e182      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015818:	2310      	movs	r3, #16
 801581a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801581e:	e17e      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015820:	2320      	movs	r3, #32
 8015822:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015826:	e17a      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015828:	2340      	movs	r3, #64	; 0x40
 801582a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801582e:	e176      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015830:	2380      	movs	r3, #128	; 0x80
 8015832:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015836:	e172      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015838:	697b      	ldr	r3, [r7, #20]
 801583a:	681b      	ldr	r3, [r3, #0]
 801583c:	4a5b      	ldr	r2, [pc, #364]	; (80159ac <UART_SetConfig+0x63c>)
 801583e:	4293      	cmp	r3, r2
 8015840:	d130      	bne.n	80158a4 <UART_SetConfig+0x534>
 8015842:	4b58      	ldr	r3, [pc, #352]	; (80159a4 <UART_SetConfig+0x634>)
 8015844:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8015846:	f003 0307 	and.w	r3, r3, #7
 801584a:	2b05      	cmp	r3, #5
 801584c:	d826      	bhi.n	801589c <UART_SetConfig+0x52c>
 801584e:	a201      	add	r2, pc, #4	; (adr r2, 8015854 <UART_SetConfig+0x4e4>)
 8015850:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015854:	0801586d 	.word	0x0801586d
 8015858:	08015875 	.word	0x08015875
 801585c:	0801587d 	.word	0x0801587d
 8015860:	08015885 	.word	0x08015885
 8015864:	0801588d 	.word	0x0801588d
 8015868:	08015895 	.word	0x08015895
 801586c:	2300      	movs	r3, #0
 801586e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015872:	e154      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015874:	2304      	movs	r3, #4
 8015876:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801587a:	e150      	b.n	8015b1e <UART_SetConfig+0x7ae>
 801587c:	2308      	movs	r3, #8
 801587e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015882:	e14c      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015884:	2310      	movs	r3, #16
 8015886:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801588a:	e148      	b.n	8015b1e <UART_SetConfig+0x7ae>
 801588c:	2320      	movs	r3, #32
 801588e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015892:	e144      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015894:	2340      	movs	r3, #64	; 0x40
 8015896:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801589a:	e140      	b.n	8015b1e <UART_SetConfig+0x7ae>
 801589c:	2380      	movs	r3, #128	; 0x80
 801589e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80158a2:	e13c      	b.n	8015b1e <UART_SetConfig+0x7ae>
 80158a4:	697b      	ldr	r3, [r7, #20]
 80158a6:	681b      	ldr	r3, [r3, #0]
 80158a8:	4a41      	ldr	r2, [pc, #260]	; (80159b0 <UART_SetConfig+0x640>)
 80158aa:	4293      	cmp	r3, r2
 80158ac:	f040 8082 	bne.w	80159b4 <UART_SetConfig+0x644>
 80158b0:	4b3c      	ldr	r3, [pc, #240]	; (80159a4 <UART_SetConfig+0x634>)
 80158b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80158b4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80158b8:	2b28      	cmp	r3, #40	; 0x28
 80158ba:	d86d      	bhi.n	8015998 <UART_SetConfig+0x628>
 80158bc:	a201      	add	r2, pc, #4	; (adr r2, 80158c4 <UART_SetConfig+0x554>)
 80158be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80158c2:	bf00      	nop
 80158c4:	08015969 	.word	0x08015969
 80158c8:	08015999 	.word	0x08015999
 80158cc:	08015999 	.word	0x08015999
 80158d0:	08015999 	.word	0x08015999
 80158d4:	08015999 	.word	0x08015999
 80158d8:	08015999 	.word	0x08015999
 80158dc:	08015999 	.word	0x08015999
 80158e0:	08015999 	.word	0x08015999
 80158e4:	08015971 	.word	0x08015971
 80158e8:	08015999 	.word	0x08015999
 80158ec:	08015999 	.word	0x08015999
 80158f0:	08015999 	.word	0x08015999
 80158f4:	08015999 	.word	0x08015999
 80158f8:	08015999 	.word	0x08015999
 80158fc:	08015999 	.word	0x08015999
 8015900:	08015999 	.word	0x08015999
 8015904:	08015979 	.word	0x08015979
 8015908:	08015999 	.word	0x08015999
 801590c:	08015999 	.word	0x08015999
 8015910:	08015999 	.word	0x08015999
 8015914:	08015999 	.word	0x08015999
 8015918:	08015999 	.word	0x08015999
 801591c:	08015999 	.word	0x08015999
 8015920:	08015999 	.word	0x08015999
 8015924:	08015981 	.word	0x08015981
 8015928:	08015999 	.word	0x08015999
 801592c:	08015999 	.word	0x08015999
 8015930:	08015999 	.word	0x08015999
 8015934:	08015999 	.word	0x08015999
 8015938:	08015999 	.word	0x08015999
 801593c:	08015999 	.word	0x08015999
 8015940:	08015999 	.word	0x08015999
 8015944:	08015989 	.word	0x08015989
 8015948:	08015999 	.word	0x08015999
 801594c:	08015999 	.word	0x08015999
 8015950:	08015999 	.word	0x08015999
 8015954:	08015999 	.word	0x08015999
 8015958:	08015999 	.word	0x08015999
 801595c:	08015999 	.word	0x08015999
 8015960:	08015999 	.word	0x08015999
 8015964:	08015991 	.word	0x08015991
 8015968:	2301      	movs	r3, #1
 801596a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801596e:	e0d6      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015970:	2304      	movs	r3, #4
 8015972:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015976:	e0d2      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015978:	2308      	movs	r3, #8
 801597a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801597e:	e0ce      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015980:	2310      	movs	r3, #16
 8015982:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015986:	e0ca      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015988:	2320      	movs	r3, #32
 801598a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801598e:	e0c6      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015990:	2340      	movs	r3, #64	; 0x40
 8015992:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015996:	e0c2      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015998:	2380      	movs	r3, #128	; 0x80
 801599a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801599e:	e0be      	b.n	8015b1e <UART_SetConfig+0x7ae>
 80159a0:	40011400 	.word	0x40011400
 80159a4:	58024400 	.word	0x58024400
 80159a8:	40007800 	.word	0x40007800
 80159ac:	40007c00 	.word	0x40007c00
 80159b0:	40011800 	.word	0x40011800
 80159b4:	697b      	ldr	r3, [r7, #20]
 80159b6:	681b      	ldr	r3, [r3, #0]
 80159b8:	4aad      	ldr	r2, [pc, #692]	; (8015c70 <UART_SetConfig+0x900>)
 80159ba:	4293      	cmp	r3, r2
 80159bc:	d176      	bne.n	8015aac <UART_SetConfig+0x73c>
 80159be:	4bad      	ldr	r3, [pc, #692]	; (8015c74 <UART_SetConfig+0x904>)
 80159c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80159c2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80159c6:	2b28      	cmp	r3, #40	; 0x28
 80159c8:	d86c      	bhi.n	8015aa4 <UART_SetConfig+0x734>
 80159ca:	a201      	add	r2, pc, #4	; (adr r2, 80159d0 <UART_SetConfig+0x660>)
 80159cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80159d0:	08015a75 	.word	0x08015a75
 80159d4:	08015aa5 	.word	0x08015aa5
 80159d8:	08015aa5 	.word	0x08015aa5
 80159dc:	08015aa5 	.word	0x08015aa5
 80159e0:	08015aa5 	.word	0x08015aa5
 80159e4:	08015aa5 	.word	0x08015aa5
 80159e8:	08015aa5 	.word	0x08015aa5
 80159ec:	08015aa5 	.word	0x08015aa5
 80159f0:	08015a7d 	.word	0x08015a7d
 80159f4:	08015aa5 	.word	0x08015aa5
 80159f8:	08015aa5 	.word	0x08015aa5
 80159fc:	08015aa5 	.word	0x08015aa5
 8015a00:	08015aa5 	.word	0x08015aa5
 8015a04:	08015aa5 	.word	0x08015aa5
 8015a08:	08015aa5 	.word	0x08015aa5
 8015a0c:	08015aa5 	.word	0x08015aa5
 8015a10:	08015a85 	.word	0x08015a85
 8015a14:	08015aa5 	.word	0x08015aa5
 8015a18:	08015aa5 	.word	0x08015aa5
 8015a1c:	08015aa5 	.word	0x08015aa5
 8015a20:	08015aa5 	.word	0x08015aa5
 8015a24:	08015aa5 	.word	0x08015aa5
 8015a28:	08015aa5 	.word	0x08015aa5
 8015a2c:	08015aa5 	.word	0x08015aa5
 8015a30:	08015a8d 	.word	0x08015a8d
 8015a34:	08015aa5 	.word	0x08015aa5
 8015a38:	08015aa5 	.word	0x08015aa5
 8015a3c:	08015aa5 	.word	0x08015aa5
 8015a40:	08015aa5 	.word	0x08015aa5
 8015a44:	08015aa5 	.word	0x08015aa5
 8015a48:	08015aa5 	.word	0x08015aa5
 8015a4c:	08015aa5 	.word	0x08015aa5
 8015a50:	08015a95 	.word	0x08015a95
 8015a54:	08015aa5 	.word	0x08015aa5
 8015a58:	08015aa5 	.word	0x08015aa5
 8015a5c:	08015aa5 	.word	0x08015aa5
 8015a60:	08015aa5 	.word	0x08015aa5
 8015a64:	08015aa5 	.word	0x08015aa5
 8015a68:	08015aa5 	.word	0x08015aa5
 8015a6c:	08015aa5 	.word	0x08015aa5
 8015a70:	08015a9d 	.word	0x08015a9d
 8015a74:	2301      	movs	r3, #1
 8015a76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015a7a:	e050      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015a7c:	2304      	movs	r3, #4
 8015a7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015a82:	e04c      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015a84:	2308      	movs	r3, #8
 8015a86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015a8a:	e048      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015a8c:	2310      	movs	r3, #16
 8015a8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015a92:	e044      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015a94:	2320      	movs	r3, #32
 8015a96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015a9a:	e040      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015a9c:	2340      	movs	r3, #64	; 0x40
 8015a9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015aa2:	e03c      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015aa4:	2380      	movs	r3, #128	; 0x80
 8015aa6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015aaa:	e038      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015aac:	697b      	ldr	r3, [r7, #20]
 8015aae:	681b      	ldr	r3, [r3, #0]
 8015ab0:	4a71      	ldr	r2, [pc, #452]	; (8015c78 <UART_SetConfig+0x908>)
 8015ab2:	4293      	cmp	r3, r2
 8015ab4:	d130      	bne.n	8015b18 <UART_SetConfig+0x7a8>
 8015ab6:	4b6f      	ldr	r3, [pc, #444]	; (8015c74 <UART_SetConfig+0x904>)
 8015ab8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8015aba:	f003 0307 	and.w	r3, r3, #7
 8015abe:	2b05      	cmp	r3, #5
 8015ac0:	d826      	bhi.n	8015b10 <UART_SetConfig+0x7a0>
 8015ac2:	a201      	add	r2, pc, #4	; (adr r2, 8015ac8 <UART_SetConfig+0x758>)
 8015ac4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015ac8:	08015ae1 	.word	0x08015ae1
 8015acc:	08015ae9 	.word	0x08015ae9
 8015ad0:	08015af1 	.word	0x08015af1
 8015ad4:	08015af9 	.word	0x08015af9
 8015ad8:	08015b01 	.word	0x08015b01
 8015adc:	08015b09 	.word	0x08015b09
 8015ae0:	2302      	movs	r3, #2
 8015ae2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015ae6:	e01a      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015ae8:	2304      	movs	r3, #4
 8015aea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015aee:	e016      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015af0:	2308      	movs	r3, #8
 8015af2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015af6:	e012      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015af8:	2310      	movs	r3, #16
 8015afa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015afe:	e00e      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015b00:	2320      	movs	r3, #32
 8015b02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015b06:	e00a      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015b08:	2340      	movs	r3, #64	; 0x40
 8015b0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015b0e:	e006      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015b10:	2380      	movs	r3, #128	; 0x80
 8015b12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015b16:	e002      	b.n	8015b1e <UART_SetConfig+0x7ae>
 8015b18:	2380      	movs	r3, #128	; 0x80
 8015b1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8015b1e:	697b      	ldr	r3, [r7, #20]
 8015b20:	681b      	ldr	r3, [r3, #0]
 8015b22:	4a55      	ldr	r2, [pc, #340]	; (8015c78 <UART_SetConfig+0x908>)
 8015b24:	4293      	cmp	r3, r2
 8015b26:	f040 80f8 	bne.w	8015d1a <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8015b2a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8015b2e:	2b20      	cmp	r3, #32
 8015b30:	dc46      	bgt.n	8015bc0 <UART_SetConfig+0x850>
 8015b32:	2b02      	cmp	r3, #2
 8015b34:	db75      	blt.n	8015c22 <UART_SetConfig+0x8b2>
 8015b36:	3b02      	subs	r3, #2
 8015b38:	2b1e      	cmp	r3, #30
 8015b3a:	d872      	bhi.n	8015c22 <UART_SetConfig+0x8b2>
 8015b3c:	a201      	add	r2, pc, #4	; (adr r2, 8015b44 <UART_SetConfig+0x7d4>)
 8015b3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015b42:	bf00      	nop
 8015b44:	08015bc7 	.word	0x08015bc7
 8015b48:	08015c23 	.word	0x08015c23
 8015b4c:	08015bcf 	.word	0x08015bcf
 8015b50:	08015c23 	.word	0x08015c23
 8015b54:	08015c23 	.word	0x08015c23
 8015b58:	08015c23 	.word	0x08015c23
 8015b5c:	08015bdf 	.word	0x08015bdf
 8015b60:	08015c23 	.word	0x08015c23
 8015b64:	08015c23 	.word	0x08015c23
 8015b68:	08015c23 	.word	0x08015c23
 8015b6c:	08015c23 	.word	0x08015c23
 8015b70:	08015c23 	.word	0x08015c23
 8015b74:	08015c23 	.word	0x08015c23
 8015b78:	08015c23 	.word	0x08015c23
 8015b7c:	08015bef 	.word	0x08015bef
 8015b80:	08015c23 	.word	0x08015c23
 8015b84:	08015c23 	.word	0x08015c23
 8015b88:	08015c23 	.word	0x08015c23
 8015b8c:	08015c23 	.word	0x08015c23
 8015b90:	08015c23 	.word	0x08015c23
 8015b94:	08015c23 	.word	0x08015c23
 8015b98:	08015c23 	.word	0x08015c23
 8015b9c:	08015c23 	.word	0x08015c23
 8015ba0:	08015c23 	.word	0x08015c23
 8015ba4:	08015c23 	.word	0x08015c23
 8015ba8:	08015c23 	.word	0x08015c23
 8015bac:	08015c23 	.word	0x08015c23
 8015bb0:	08015c23 	.word	0x08015c23
 8015bb4:	08015c23 	.word	0x08015c23
 8015bb8:	08015c23 	.word	0x08015c23
 8015bbc:	08015c15 	.word	0x08015c15
 8015bc0:	2b40      	cmp	r3, #64	; 0x40
 8015bc2:	d02a      	beq.n	8015c1a <UART_SetConfig+0x8aa>
 8015bc4:	e02d      	b.n	8015c22 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8015bc6:	f7fa fee1 	bl	801098c <HAL_RCCEx_GetD3PCLK1Freq>
 8015bca:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8015bcc:	e02f      	b.n	8015c2e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8015bce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8015bd2:	4618      	mov	r0, r3
 8015bd4:	f7fa fef0 	bl	80109b8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8015bd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015bda:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8015bdc:	e027      	b.n	8015c2e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8015bde:	f107 0318 	add.w	r3, r7, #24
 8015be2:	4618      	mov	r0, r3
 8015be4:	f7fb f83c 	bl	8010c60 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8015be8:	69fb      	ldr	r3, [r7, #28]
 8015bea:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8015bec:	e01f      	b.n	8015c2e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8015bee:	4b21      	ldr	r3, [pc, #132]	; (8015c74 <UART_SetConfig+0x904>)
 8015bf0:	681b      	ldr	r3, [r3, #0]
 8015bf2:	f003 0320 	and.w	r3, r3, #32
 8015bf6:	2b00      	cmp	r3, #0
 8015bf8:	d009      	beq.n	8015c0e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8015bfa:	4b1e      	ldr	r3, [pc, #120]	; (8015c74 <UART_SetConfig+0x904>)
 8015bfc:	681b      	ldr	r3, [r3, #0]
 8015bfe:	08db      	lsrs	r3, r3, #3
 8015c00:	f003 0303 	and.w	r3, r3, #3
 8015c04:	4a1d      	ldr	r2, [pc, #116]	; (8015c7c <UART_SetConfig+0x90c>)
 8015c06:	fa22 f303 	lsr.w	r3, r2, r3
 8015c0a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8015c0c:	e00f      	b.n	8015c2e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8015c0e:	4b1b      	ldr	r3, [pc, #108]	; (8015c7c <UART_SetConfig+0x90c>)
 8015c10:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8015c12:	e00c      	b.n	8015c2e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8015c14:	4b1a      	ldr	r3, [pc, #104]	; (8015c80 <UART_SetConfig+0x910>)
 8015c16:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8015c18:	e009      	b.n	8015c2e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8015c1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8015c1e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8015c20:	e005      	b.n	8015c2e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8015c22:	2300      	movs	r3, #0
 8015c24:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8015c26:	2301      	movs	r3, #1
 8015c28:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8015c2c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8015c2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015c30:	2b00      	cmp	r3, #0
 8015c32:	f000 81ee 	beq.w	8016012 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8015c36:	697b      	ldr	r3, [r7, #20]
 8015c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015c3a:	4a12      	ldr	r2, [pc, #72]	; (8015c84 <UART_SetConfig+0x914>)
 8015c3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015c40:	461a      	mov	r2, r3
 8015c42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015c44:	fbb3 f3f2 	udiv	r3, r3, r2
 8015c48:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8015c4a:	697b      	ldr	r3, [r7, #20]
 8015c4c:	685a      	ldr	r2, [r3, #4]
 8015c4e:	4613      	mov	r3, r2
 8015c50:	005b      	lsls	r3, r3, #1
 8015c52:	4413      	add	r3, r2
 8015c54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015c56:	429a      	cmp	r2, r3
 8015c58:	d305      	bcc.n	8015c66 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8015c5a:	697b      	ldr	r3, [r7, #20]
 8015c5c:	685b      	ldr	r3, [r3, #4]
 8015c5e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8015c60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015c62:	429a      	cmp	r2, r3
 8015c64:	d910      	bls.n	8015c88 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8015c66:	2301      	movs	r3, #1
 8015c68:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8015c6c:	e1d1      	b.n	8016012 <UART_SetConfig+0xca2>
 8015c6e:	bf00      	nop
 8015c70:	40011c00 	.word	0x40011c00
 8015c74:	58024400 	.word	0x58024400
 8015c78:	58000c00 	.word	0x58000c00
 8015c7c:	03d09000 	.word	0x03d09000
 8015c80:	003d0900 	.word	0x003d0900
 8015c84:	0802e27c 	.word	0x0802e27c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8015c88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015c8a:	2200      	movs	r2, #0
 8015c8c:	60bb      	str	r3, [r7, #8]
 8015c8e:	60fa      	str	r2, [r7, #12]
 8015c90:	697b      	ldr	r3, [r7, #20]
 8015c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015c94:	4ac0      	ldr	r2, [pc, #768]	; (8015f98 <UART_SetConfig+0xc28>)
 8015c96:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015c9a:	b29b      	uxth	r3, r3
 8015c9c:	2200      	movs	r2, #0
 8015c9e:	603b      	str	r3, [r7, #0]
 8015ca0:	607a      	str	r2, [r7, #4]
 8015ca2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015ca6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8015caa:	f7ea fd35 	bl	8000718 <__aeabi_uldivmod>
 8015cae:	4602      	mov	r2, r0
 8015cb0:	460b      	mov	r3, r1
 8015cb2:	4610      	mov	r0, r2
 8015cb4:	4619      	mov	r1, r3
 8015cb6:	f04f 0200 	mov.w	r2, #0
 8015cba:	f04f 0300 	mov.w	r3, #0
 8015cbe:	020b      	lsls	r3, r1, #8
 8015cc0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8015cc4:	0202      	lsls	r2, r0, #8
 8015cc6:	6979      	ldr	r1, [r7, #20]
 8015cc8:	6849      	ldr	r1, [r1, #4]
 8015cca:	0849      	lsrs	r1, r1, #1
 8015ccc:	2000      	movs	r0, #0
 8015cce:	460c      	mov	r4, r1
 8015cd0:	4605      	mov	r5, r0
 8015cd2:	eb12 0804 	adds.w	r8, r2, r4
 8015cd6:	eb43 0905 	adc.w	r9, r3, r5
 8015cda:	697b      	ldr	r3, [r7, #20]
 8015cdc:	685b      	ldr	r3, [r3, #4]
 8015cde:	2200      	movs	r2, #0
 8015ce0:	469a      	mov	sl, r3
 8015ce2:	4693      	mov	fp, r2
 8015ce4:	4652      	mov	r2, sl
 8015ce6:	465b      	mov	r3, fp
 8015ce8:	4640      	mov	r0, r8
 8015cea:	4649      	mov	r1, r9
 8015cec:	f7ea fd14 	bl	8000718 <__aeabi_uldivmod>
 8015cf0:	4602      	mov	r2, r0
 8015cf2:	460b      	mov	r3, r1
 8015cf4:	4613      	mov	r3, r2
 8015cf6:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8015cf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015cfa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8015cfe:	d308      	bcc.n	8015d12 <UART_SetConfig+0x9a2>
 8015d00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015d02:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8015d06:	d204      	bcs.n	8015d12 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8015d08:	697b      	ldr	r3, [r7, #20]
 8015d0a:	681b      	ldr	r3, [r3, #0]
 8015d0c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8015d0e:	60da      	str	r2, [r3, #12]
 8015d10:	e17f      	b.n	8016012 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8015d12:	2301      	movs	r3, #1
 8015d14:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8015d18:	e17b      	b.n	8016012 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8015d1a:	697b      	ldr	r3, [r7, #20]
 8015d1c:	69db      	ldr	r3, [r3, #28]
 8015d1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8015d22:	f040 80bd 	bne.w	8015ea0 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8015d26:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8015d2a:	2b20      	cmp	r3, #32
 8015d2c:	dc48      	bgt.n	8015dc0 <UART_SetConfig+0xa50>
 8015d2e:	2b00      	cmp	r3, #0
 8015d30:	db7b      	blt.n	8015e2a <UART_SetConfig+0xaba>
 8015d32:	2b20      	cmp	r3, #32
 8015d34:	d879      	bhi.n	8015e2a <UART_SetConfig+0xaba>
 8015d36:	a201      	add	r2, pc, #4	; (adr r2, 8015d3c <UART_SetConfig+0x9cc>)
 8015d38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015d3c:	08015dc7 	.word	0x08015dc7
 8015d40:	08015dcf 	.word	0x08015dcf
 8015d44:	08015e2b 	.word	0x08015e2b
 8015d48:	08015e2b 	.word	0x08015e2b
 8015d4c:	08015dd7 	.word	0x08015dd7
 8015d50:	08015e2b 	.word	0x08015e2b
 8015d54:	08015e2b 	.word	0x08015e2b
 8015d58:	08015e2b 	.word	0x08015e2b
 8015d5c:	08015de7 	.word	0x08015de7
 8015d60:	08015e2b 	.word	0x08015e2b
 8015d64:	08015e2b 	.word	0x08015e2b
 8015d68:	08015e2b 	.word	0x08015e2b
 8015d6c:	08015e2b 	.word	0x08015e2b
 8015d70:	08015e2b 	.word	0x08015e2b
 8015d74:	08015e2b 	.word	0x08015e2b
 8015d78:	08015e2b 	.word	0x08015e2b
 8015d7c:	08015df7 	.word	0x08015df7
 8015d80:	08015e2b 	.word	0x08015e2b
 8015d84:	08015e2b 	.word	0x08015e2b
 8015d88:	08015e2b 	.word	0x08015e2b
 8015d8c:	08015e2b 	.word	0x08015e2b
 8015d90:	08015e2b 	.word	0x08015e2b
 8015d94:	08015e2b 	.word	0x08015e2b
 8015d98:	08015e2b 	.word	0x08015e2b
 8015d9c:	08015e2b 	.word	0x08015e2b
 8015da0:	08015e2b 	.word	0x08015e2b
 8015da4:	08015e2b 	.word	0x08015e2b
 8015da8:	08015e2b 	.word	0x08015e2b
 8015dac:	08015e2b 	.word	0x08015e2b
 8015db0:	08015e2b 	.word	0x08015e2b
 8015db4:	08015e2b 	.word	0x08015e2b
 8015db8:	08015e2b 	.word	0x08015e2b
 8015dbc:	08015e1d 	.word	0x08015e1d
 8015dc0:	2b40      	cmp	r3, #64	; 0x40
 8015dc2:	d02e      	beq.n	8015e22 <UART_SetConfig+0xab2>
 8015dc4:	e031      	b.n	8015e2a <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8015dc6:	f7f8 fedd 	bl	800eb84 <HAL_RCC_GetPCLK1Freq>
 8015dca:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8015dcc:	e033      	b.n	8015e36 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8015dce:	f7f8 feef 	bl	800ebb0 <HAL_RCC_GetPCLK2Freq>
 8015dd2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8015dd4:	e02f      	b.n	8015e36 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8015dd6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8015dda:	4618      	mov	r0, r3
 8015ddc:	f7fa fdec 	bl	80109b8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8015de0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015de2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8015de4:	e027      	b.n	8015e36 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8015de6:	f107 0318 	add.w	r3, r7, #24
 8015dea:	4618      	mov	r0, r3
 8015dec:	f7fa ff38 	bl	8010c60 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8015df0:	69fb      	ldr	r3, [r7, #28]
 8015df2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8015df4:	e01f      	b.n	8015e36 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8015df6:	4b69      	ldr	r3, [pc, #420]	; (8015f9c <UART_SetConfig+0xc2c>)
 8015df8:	681b      	ldr	r3, [r3, #0]
 8015dfa:	f003 0320 	and.w	r3, r3, #32
 8015dfe:	2b00      	cmp	r3, #0
 8015e00:	d009      	beq.n	8015e16 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8015e02:	4b66      	ldr	r3, [pc, #408]	; (8015f9c <UART_SetConfig+0xc2c>)
 8015e04:	681b      	ldr	r3, [r3, #0]
 8015e06:	08db      	lsrs	r3, r3, #3
 8015e08:	f003 0303 	and.w	r3, r3, #3
 8015e0c:	4a64      	ldr	r2, [pc, #400]	; (8015fa0 <UART_SetConfig+0xc30>)
 8015e0e:	fa22 f303 	lsr.w	r3, r2, r3
 8015e12:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8015e14:	e00f      	b.n	8015e36 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8015e16:	4b62      	ldr	r3, [pc, #392]	; (8015fa0 <UART_SetConfig+0xc30>)
 8015e18:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8015e1a:	e00c      	b.n	8015e36 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8015e1c:	4b61      	ldr	r3, [pc, #388]	; (8015fa4 <UART_SetConfig+0xc34>)
 8015e1e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8015e20:	e009      	b.n	8015e36 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8015e22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8015e26:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8015e28:	e005      	b.n	8015e36 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8015e2a:	2300      	movs	r3, #0
 8015e2c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8015e2e:	2301      	movs	r3, #1
 8015e30:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8015e34:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8015e36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015e38:	2b00      	cmp	r3, #0
 8015e3a:	f000 80ea 	beq.w	8016012 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8015e3e:	697b      	ldr	r3, [r7, #20]
 8015e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015e42:	4a55      	ldr	r2, [pc, #340]	; (8015f98 <UART_SetConfig+0xc28>)
 8015e44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015e48:	461a      	mov	r2, r3
 8015e4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015e4c:	fbb3 f3f2 	udiv	r3, r3, r2
 8015e50:	005a      	lsls	r2, r3, #1
 8015e52:	697b      	ldr	r3, [r7, #20]
 8015e54:	685b      	ldr	r3, [r3, #4]
 8015e56:	085b      	lsrs	r3, r3, #1
 8015e58:	441a      	add	r2, r3
 8015e5a:	697b      	ldr	r3, [r7, #20]
 8015e5c:	685b      	ldr	r3, [r3, #4]
 8015e5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8015e62:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8015e64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015e66:	2b0f      	cmp	r3, #15
 8015e68:	d916      	bls.n	8015e98 <UART_SetConfig+0xb28>
 8015e6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015e6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8015e70:	d212      	bcs.n	8015e98 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8015e72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015e74:	b29b      	uxth	r3, r3
 8015e76:	f023 030f 	bic.w	r3, r3, #15
 8015e7a:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8015e7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015e7e:	085b      	lsrs	r3, r3, #1
 8015e80:	b29b      	uxth	r3, r3
 8015e82:	f003 0307 	and.w	r3, r3, #7
 8015e86:	b29a      	uxth	r2, r3
 8015e88:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8015e8a:	4313      	orrs	r3, r2
 8015e8c:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8015e8e:	697b      	ldr	r3, [r7, #20]
 8015e90:	681b      	ldr	r3, [r3, #0]
 8015e92:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8015e94:	60da      	str	r2, [r3, #12]
 8015e96:	e0bc      	b.n	8016012 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8015e98:	2301      	movs	r3, #1
 8015e9a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8015e9e:	e0b8      	b.n	8016012 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8015ea0:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8015ea4:	2b20      	cmp	r3, #32
 8015ea6:	dc4b      	bgt.n	8015f40 <UART_SetConfig+0xbd0>
 8015ea8:	2b00      	cmp	r3, #0
 8015eaa:	f2c0 8087 	blt.w	8015fbc <UART_SetConfig+0xc4c>
 8015eae:	2b20      	cmp	r3, #32
 8015eb0:	f200 8084 	bhi.w	8015fbc <UART_SetConfig+0xc4c>
 8015eb4:	a201      	add	r2, pc, #4	; (adr r2, 8015ebc <UART_SetConfig+0xb4c>)
 8015eb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015eba:	bf00      	nop
 8015ebc:	08015f47 	.word	0x08015f47
 8015ec0:	08015f4f 	.word	0x08015f4f
 8015ec4:	08015fbd 	.word	0x08015fbd
 8015ec8:	08015fbd 	.word	0x08015fbd
 8015ecc:	08015f57 	.word	0x08015f57
 8015ed0:	08015fbd 	.word	0x08015fbd
 8015ed4:	08015fbd 	.word	0x08015fbd
 8015ed8:	08015fbd 	.word	0x08015fbd
 8015edc:	08015f67 	.word	0x08015f67
 8015ee0:	08015fbd 	.word	0x08015fbd
 8015ee4:	08015fbd 	.word	0x08015fbd
 8015ee8:	08015fbd 	.word	0x08015fbd
 8015eec:	08015fbd 	.word	0x08015fbd
 8015ef0:	08015fbd 	.word	0x08015fbd
 8015ef4:	08015fbd 	.word	0x08015fbd
 8015ef8:	08015fbd 	.word	0x08015fbd
 8015efc:	08015f77 	.word	0x08015f77
 8015f00:	08015fbd 	.word	0x08015fbd
 8015f04:	08015fbd 	.word	0x08015fbd
 8015f08:	08015fbd 	.word	0x08015fbd
 8015f0c:	08015fbd 	.word	0x08015fbd
 8015f10:	08015fbd 	.word	0x08015fbd
 8015f14:	08015fbd 	.word	0x08015fbd
 8015f18:	08015fbd 	.word	0x08015fbd
 8015f1c:	08015fbd 	.word	0x08015fbd
 8015f20:	08015fbd 	.word	0x08015fbd
 8015f24:	08015fbd 	.word	0x08015fbd
 8015f28:	08015fbd 	.word	0x08015fbd
 8015f2c:	08015fbd 	.word	0x08015fbd
 8015f30:	08015fbd 	.word	0x08015fbd
 8015f34:	08015fbd 	.word	0x08015fbd
 8015f38:	08015fbd 	.word	0x08015fbd
 8015f3c:	08015faf 	.word	0x08015faf
 8015f40:	2b40      	cmp	r3, #64	; 0x40
 8015f42:	d037      	beq.n	8015fb4 <UART_SetConfig+0xc44>
 8015f44:	e03a      	b.n	8015fbc <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8015f46:	f7f8 fe1d 	bl	800eb84 <HAL_RCC_GetPCLK1Freq>
 8015f4a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8015f4c:	e03c      	b.n	8015fc8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8015f4e:	f7f8 fe2f 	bl	800ebb0 <HAL_RCC_GetPCLK2Freq>
 8015f52:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8015f54:	e038      	b.n	8015fc8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8015f56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8015f5a:	4618      	mov	r0, r3
 8015f5c:	f7fa fd2c 	bl	80109b8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8015f60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015f62:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8015f64:	e030      	b.n	8015fc8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8015f66:	f107 0318 	add.w	r3, r7, #24
 8015f6a:	4618      	mov	r0, r3
 8015f6c:	f7fa fe78 	bl	8010c60 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8015f70:	69fb      	ldr	r3, [r7, #28]
 8015f72:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8015f74:	e028      	b.n	8015fc8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8015f76:	4b09      	ldr	r3, [pc, #36]	; (8015f9c <UART_SetConfig+0xc2c>)
 8015f78:	681b      	ldr	r3, [r3, #0]
 8015f7a:	f003 0320 	and.w	r3, r3, #32
 8015f7e:	2b00      	cmp	r3, #0
 8015f80:	d012      	beq.n	8015fa8 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8015f82:	4b06      	ldr	r3, [pc, #24]	; (8015f9c <UART_SetConfig+0xc2c>)
 8015f84:	681b      	ldr	r3, [r3, #0]
 8015f86:	08db      	lsrs	r3, r3, #3
 8015f88:	f003 0303 	and.w	r3, r3, #3
 8015f8c:	4a04      	ldr	r2, [pc, #16]	; (8015fa0 <UART_SetConfig+0xc30>)
 8015f8e:	fa22 f303 	lsr.w	r3, r2, r3
 8015f92:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8015f94:	e018      	b.n	8015fc8 <UART_SetConfig+0xc58>
 8015f96:	bf00      	nop
 8015f98:	0802e27c 	.word	0x0802e27c
 8015f9c:	58024400 	.word	0x58024400
 8015fa0:	03d09000 	.word	0x03d09000
 8015fa4:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8015fa8:	4b24      	ldr	r3, [pc, #144]	; (801603c <UART_SetConfig+0xccc>)
 8015faa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8015fac:	e00c      	b.n	8015fc8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8015fae:	4b24      	ldr	r3, [pc, #144]	; (8016040 <UART_SetConfig+0xcd0>)
 8015fb0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8015fb2:	e009      	b.n	8015fc8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8015fb4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8015fb8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8015fba:	e005      	b.n	8015fc8 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8015fbc:	2300      	movs	r3, #0
 8015fbe:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8015fc0:	2301      	movs	r3, #1
 8015fc2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8015fc6:	bf00      	nop
    }

    if (pclk != 0U)
 8015fc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015fca:	2b00      	cmp	r3, #0
 8015fcc:	d021      	beq.n	8016012 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8015fce:	697b      	ldr	r3, [r7, #20]
 8015fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015fd2:	4a1c      	ldr	r2, [pc, #112]	; (8016044 <UART_SetConfig+0xcd4>)
 8015fd4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015fd8:	461a      	mov	r2, r3
 8015fda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015fdc:	fbb3 f2f2 	udiv	r2, r3, r2
 8015fe0:	697b      	ldr	r3, [r7, #20]
 8015fe2:	685b      	ldr	r3, [r3, #4]
 8015fe4:	085b      	lsrs	r3, r3, #1
 8015fe6:	441a      	add	r2, r3
 8015fe8:	697b      	ldr	r3, [r7, #20]
 8015fea:	685b      	ldr	r3, [r3, #4]
 8015fec:	fbb2 f3f3 	udiv	r3, r2, r3
 8015ff0:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8015ff2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015ff4:	2b0f      	cmp	r3, #15
 8015ff6:	d909      	bls.n	801600c <UART_SetConfig+0xc9c>
 8015ff8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015ffa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8015ffe:	d205      	bcs.n	801600c <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8016000:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016002:	b29a      	uxth	r2, r3
 8016004:	697b      	ldr	r3, [r7, #20]
 8016006:	681b      	ldr	r3, [r3, #0]
 8016008:	60da      	str	r2, [r3, #12]
 801600a:	e002      	b.n	8016012 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 801600c:	2301      	movs	r3, #1
 801600e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8016012:	697b      	ldr	r3, [r7, #20]
 8016014:	2201      	movs	r2, #1
 8016016:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 801601a:	697b      	ldr	r3, [r7, #20]
 801601c:	2201      	movs	r2, #1
 801601e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8016022:	697b      	ldr	r3, [r7, #20]
 8016024:	2200      	movs	r2, #0
 8016026:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8016028:	697b      	ldr	r3, [r7, #20]
 801602a:	2200      	movs	r2, #0
 801602c:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 801602e:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8016032:	4618      	mov	r0, r3
 8016034:	3748      	adds	r7, #72	; 0x48
 8016036:	46bd      	mov	sp, r7
 8016038:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801603c:	03d09000 	.word	0x03d09000
 8016040:	003d0900 	.word	0x003d0900
 8016044:	0802e27c 	.word	0x0802e27c

08016048 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8016048:	b480      	push	{r7}
 801604a:	b083      	sub	sp, #12
 801604c:	af00      	add	r7, sp, #0
 801604e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8016050:	687b      	ldr	r3, [r7, #4]
 8016052:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016054:	f003 0301 	and.w	r3, r3, #1
 8016058:	2b00      	cmp	r3, #0
 801605a:	d00a      	beq.n	8016072 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801605c:	687b      	ldr	r3, [r7, #4]
 801605e:	681b      	ldr	r3, [r3, #0]
 8016060:	685b      	ldr	r3, [r3, #4]
 8016062:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8016066:	687b      	ldr	r3, [r7, #4]
 8016068:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801606a:	687b      	ldr	r3, [r7, #4]
 801606c:	681b      	ldr	r3, [r3, #0]
 801606e:	430a      	orrs	r2, r1
 8016070:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8016072:	687b      	ldr	r3, [r7, #4]
 8016074:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016076:	f003 0302 	and.w	r3, r3, #2
 801607a:	2b00      	cmp	r3, #0
 801607c:	d00a      	beq.n	8016094 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 801607e:	687b      	ldr	r3, [r7, #4]
 8016080:	681b      	ldr	r3, [r3, #0]
 8016082:	685b      	ldr	r3, [r3, #4]
 8016084:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8016088:	687b      	ldr	r3, [r7, #4]
 801608a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801608c:	687b      	ldr	r3, [r7, #4]
 801608e:	681b      	ldr	r3, [r3, #0]
 8016090:	430a      	orrs	r2, r1
 8016092:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8016094:	687b      	ldr	r3, [r7, #4]
 8016096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016098:	f003 0304 	and.w	r3, r3, #4
 801609c:	2b00      	cmp	r3, #0
 801609e:	d00a      	beq.n	80160b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80160a0:	687b      	ldr	r3, [r7, #4]
 80160a2:	681b      	ldr	r3, [r3, #0]
 80160a4:	685b      	ldr	r3, [r3, #4]
 80160a6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80160aa:	687b      	ldr	r3, [r7, #4]
 80160ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80160ae:	687b      	ldr	r3, [r7, #4]
 80160b0:	681b      	ldr	r3, [r3, #0]
 80160b2:	430a      	orrs	r2, r1
 80160b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80160b6:	687b      	ldr	r3, [r7, #4]
 80160b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80160ba:	f003 0308 	and.w	r3, r3, #8
 80160be:	2b00      	cmp	r3, #0
 80160c0:	d00a      	beq.n	80160d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80160c2:	687b      	ldr	r3, [r7, #4]
 80160c4:	681b      	ldr	r3, [r3, #0]
 80160c6:	685b      	ldr	r3, [r3, #4]
 80160c8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80160cc:	687b      	ldr	r3, [r7, #4]
 80160ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80160d0:	687b      	ldr	r3, [r7, #4]
 80160d2:	681b      	ldr	r3, [r3, #0]
 80160d4:	430a      	orrs	r2, r1
 80160d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80160d8:	687b      	ldr	r3, [r7, #4]
 80160da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80160dc:	f003 0310 	and.w	r3, r3, #16
 80160e0:	2b00      	cmp	r3, #0
 80160e2:	d00a      	beq.n	80160fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80160e4:	687b      	ldr	r3, [r7, #4]
 80160e6:	681b      	ldr	r3, [r3, #0]
 80160e8:	689b      	ldr	r3, [r3, #8]
 80160ea:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80160ee:	687b      	ldr	r3, [r7, #4]
 80160f0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80160f2:	687b      	ldr	r3, [r7, #4]
 80160f4:	681b      	ldr	r3, [r3, #0]
 80160f6:	430a      	orrs	r2, r1
 80160f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80160fa:	687b      	ldr	r3, [r7, #4]
 80160fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80160fe:	f003 0320 	and.w	r3, r3, #32
 8016102:	2b00      	cmp	r3, #0
 8016104:	d00a      	beq.n	801611c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8016106:	687b      	ldr	r3, [r7, #4]
 8016108:	681b      	ldr	r3, [r3, #0]
 801610a:	689b      	ldr	r3, [r3, #8]
 801610c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8016110:	687b      	ldr	r3, [r7, #4]
 8016112:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8016114:	687b      	ldr	r3, [r7, #4]
 8016116:	681b      	ldr	r3, [r3, #0]
 8016118:	430a      	orrs	r2, r1
 801611a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801611c:	687b      	ldr	r3, [r7, #4]
 801611e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016120:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8016124:	2b00      	cmp	r3, #0
 8016126:	d01a      	beq.n	801615e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8016128:	687b      	ldr	r3, [r7, #4]
 801612a:	681b      	ldr	r3, [r3, #0]
 801612c:	685b      	ldr	r3, [r3, #4]
 801612e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8016132:	687b      	ldr	r3, [r7, #4]
 8016134:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8016136:	687b      	ldr	r3, [r7, #4]
 8016138:	681b      	ldr	r3, [r3, #0]
 801613a:	430a      	orrs	r2, r1
 801613c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801613e:	687b      	ldr	r3, [r7, #4]
 8016140:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016142:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8016146:	d10a      	bne.n	801615e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8016148:	687b      	ldr	r3, [r7, #4]
 801614a:	681b      	ldr	r3, [r3, #0]
 801614c:	685b      	ldr	r3, [r3, #4]
 801614e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8016152:	687b      	ldr	r3, [r7, #4]
 8016154:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8016156:	687b      	ldr	r3, [r7, #4]
 8016158:	681b      	ldr	r3, [r3, #0]
 801615a:	430a      	orrs	r2, r1
 801615c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801615e:	687b      	ldr	r3, [r7, #4]
 8016160:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016162:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8016166:	2b00      	cmp	r3, #0
 8016168:	d00a      	beq.n	8016180 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801616a:	687b      	ldr	r3, [r7, #4]
 801616c:	681b      	ldr	r3, [r3, #0]
 801616e:	685b      	ldr	r3, [r3, #4]
 8016170:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8016174:	687b      	ldr	r3, [r7, #4]
 8016176:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8016178:	687b      	ldr	r3, [r7, #4]
 801617a:	681b      	ldr	r3, [r3, #0]
 801617c:	430a      	orrs	r2, r1
 801617e:	605a      	str	r2, [r3, #4]
  }
}
 8016180:	bf00      	nop
 8016182:	370c      	adds	r7, #12
 8016184:	46bd      	mov	sp, r7
 8016186:	f85d 7b04 	ldr.w	r7, [sp], #4
 801618a:	4770      	bx	lr

0801618c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 801618c:	b580      	push	{r7, lr}
 801618e:	b098      	sub	sp, #96	; 0x60
 8016190:	af02      	add	r7, sp, #8
 8016192:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8016194:	687b      	ldr	r3, [r7, #4]
 8016196:	2200      	movs	r2, #0
 8016198:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801619c:	f7f4 f982 	bl	800a4a4 <HAL_GetTick>
 80161a0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80161a2:	687b      	ldr	r3, [r7, #4]
 80161a4:	681b      	ldr	r3, [r3, #0]
 80161a6:	681b      	ldr	r3, [r3, #0]
 80161a8:	f003 0308 	and.w	r3, r3, #8
 80161ac:	2b08      	cmp	r3, #8
 80161ae:	d12f      	bne.n	8016210 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80161b0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80161b4:	9300      	str	r3, [sp, #0]
 80161b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80161b8:	2200      	movs	r2, #0
 80161ba:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80161be:	6878      	ldr	r0, [r7, #4]
 80161c0:	f000 f88e 	bl	80162e0 <UART_WaitOnFlagUntilTimeout>
 80161c4:	4603      	mov	r3, r0
 80161c6:	2b00      	cmp	r3, #0
 80161c8:	d022      	beq.n	8016210 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80161ca:	687b      	ldr	r3, [r7, #4]
 80161cc:	681b      	ldr	r3, [r3, #0]
 80161ce:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80161d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80161d2:	e853 3f00 	ldrex	r3, [r3]
 80161d6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80161d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80161da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80161de:	653b      	str	r3, [r7, #80]	; 0x50
 80161e0:	687b      	ldr	r3, [r7, #4]
 80161e2:	681b      	ldr	r3, [r3, #0]
 80161e4:	461a      	mov	r2, r3
 80161e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80161e8:	647b      	str	r3, [r7, #68]	; 0x44
 80161ea:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80161ec:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80161ee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80161f0:	e841 2300 	strex	r3, r2, [r1]
 80161f4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80161f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80161f8:	2b00      	cmp	r3, #0
 80161fa:	d1e6      	bne.n	80161ca <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80161fc:	687b      	ldr	r3, [r7, #4]
 80161fe:	2220      	movs	r2, #32
 8016200:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8016204:	687b      	ldr	r3, [r7, #4]
 8016206:	2200      	movs	r2, #0
 8016208:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801620c:	2303      	movs	r3, #3
 801620e:	e063      	b.n	80162d8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8016210:	687b      	ldr	r3, [r7, #4]
 8016212:	681b      	ldr	r3, [r3, #0]
 8016214:	681b      	ldr	r3, [r3, #0]
 8016216:	f003 0304 	and.w	r3, r3, #4
 801621a:	2b04      	cmp	r3, #4
 801621c:	d149      	bne.n	80162b2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801621e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8016222:	9300      	str	r3, [sp, #0]
 8016224:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016226:	2200      	movs	r2, #0
 8016228:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 801622c:	6878      	ldr	r0, [r7, #4]
 801622e:	f000 f857 	bl	80162e0 <UART_WaitOnFlagUntilTimeout>
 8016232:	4603      	mov	r3, r0
 8016234:	2b00      	cmp	r3, #0
 8016236:	d03c      	beq.n	80162b2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8016238:	687b      	ldr	r3, [r7, #4]
 801623a:	681b      	ldr	r3, [r3, #0]
 801623c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801623e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016240:	e853 3f00 	ldrex	r3, [r3]
 8016244:	623b      	str	r3, [r7, #32]
   return(result);
 8016246:	6a3b      	ldr	r3, [r7, #32]
 8016248:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 801624c:	64fb      	str	r3, [r7, #76]	; 0x4c
 801624e:	687b      	ldr	r3, [r7, #4]
 8016250:	681b      	ldr	r3, [r3, #0]
 8016252:	461a      	mov	r2, r3
 8016254:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016256:	633b      	str	r3, [r7, #48]	; 0x30
 8016258:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801625a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801625c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801625e:	e841 2300 	strex	r3, r2, [r1]
 8016262:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8016264:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016266:	2b00      	cmp	r3, #0
 8016268:	d1e6      	bne.n	8016238 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801626a:	687b      	ldr	r3, [r7, #4]
 801626c:	681b      	ldr	r3, [r3, #0]
 801626e:	3308      	adds	r3, #8
 8016270:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016272:	693b      	ldr	r3, [r7, #16]
 8016274:	e853 3f00 	ldrex	r3, [r3]
 8016278:	60fb      	str	r3, [r7, #12]
   return(result);
 801627a:	68fb      	ldr	r3, [r7, #12]
 801627c:	f023 0301 	bic.w	r3, r3, #1
 8016280:	64bb      	str	r3, [r7, #72]	; 0x48
 8016282:	687b      	ldr	r3, [r7, #4]
 8016284:	681b      	ldr	r3, [r3, #0]
 8016286:	3308      	adds	r3, #8
 8016288:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801628a:	61fa      	str	r2, [r7, #28]
 801628c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801628e:	69b9      	ldr	r1, [r7, #24]
 8016290:	69fa      	ldr	r2, [r7, #28]
 8016292:	e841 2300 	strex	r3, r2, [r1]
 8016296:	617b      	str	r3, [r7, #20]
   return(result);
 8016298:	697b      	ldr	r3, [r7, #20]
 801629a:	2b00      	cmp	r3, #0
 801629c:	d1e5      	bne.n	801626a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 801629e:	687b      	ldr	r3, [r7, #4]
 80162a0:	2220      	movs	r2, #32
 80162a2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 80162a6:	687b      	ldr	r3, [r7, #4]
 80162a8:	2200      	movs	r2, #0
 80162aa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80162ae:	2303      	movs	r3, #3
 80162b0:	e012      	b.n	80162d8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80162b2:	687b      	ldr	r3, [r7, #4]
 80162b4:	2220      	movs	r2, #32
 80162b6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80162ba:	687b      	ldr	r3, [r7, #4]
 80162bc:	2220      	movs	r2, #32
 80162be:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80162c2:	687b      	ldr	r3, [r7, #4]
 80162c4:	2200      	movs	r2, #0
 80162c6:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80162c8:	687b      	ldr	r3, [r7, #4]
 80162ca:	2200      	movs	r2, #0
 80162cc:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80162ce:	687b      	ldr	r3, [r7, #4]
 80162d0:	2200      	movs	r2, #0
 80162d2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80162d6:	2300      	movs	r3, #0
}
 80162d8:	4618      	mov	r0, r3
 80162da:	3758      	adds	r7, #88	; 0x58
 80162dc:	46bd      	mov	sp, r7
 80162de:	bd80      	pop	{r7, pc}

080162e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80162e0:	b580      	push	{r7, lr}
 80162e2:	b084      	sub	sp, #16
 80162e4:	af00      	add	r7, sp, #0
 80162e6:	60f8      	str	r0, [r7, #12]
 80162e8:	60b9      	str	r1, [r7, #8]
 80162ea:	603b      	str	r3, [r7, #0]
 80162ec:	4613      	mov	r3, r2
 80162ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80162f0:	e049      	b.n	8016386 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80162f2:	69bb      	ldr	r3, [r7, #24]
 80162f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80162f8:	d045      	beq.n	8016386 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80162fa:	f7f4 f8d3 	bl	800a4a4 <HAL_GetTick>
 80162fe:	4602      	mov	r2, r0
 8016300:	683b      	ldr	r3, [r7, #0]
 8016302:	1ad3      	subs	r3, r2, r3
 8016304:	69ba      	ldr	r2, [r7, #24]
 8016306:	429a      	cmp	r2, r3
 8016308:	d302      	bcc.n	8016310 <UART_WaitOnFlagUntilTimeout+0x30>
 801630a:	69bb      	ldr	r3, [r7, #24]
 801630c:	2b00      	cmp	r3, #0
 801630e:	d101      	bne.n	8016314 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8016310:	2303      	movs	r3, #3
 8016312:	e048      	b.n	80163a6 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8016314:	68fb      	ldr	r3, [r7, #12]
 8016316:	681b      	ldr	r3, [r3, #0]
 8016318:	681b      	ldr	r3, [r3, #0]
 801631a:	f003 0304 	and.w	r3, r3, #4
 801631e:	2b00      	cmp	r3, #0
 8016320:	d031      	beq.n	8016386 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8016322:	68fb      	ldr	r3, [r7, #12]
 8016324:	681b      	ldr	r3, [r3, #0]
 8016326:	69db      	ldr	r3, [r3, #28]
 8016328:	f003 0308 	and.w	r3, r3, #8
 801632c:	2b08      	cmp	r3, #8
 801632e:	d110      	bne.n	8016352 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8016330:	68fb      	ldr	r3, [r7, #12]
 8016332:	681b      	ldr	r3, [r3, #0]
 8016334:	2208      	movs	r2, #8
 8016336:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8016338:	68f8      	ldr	r0, [r7, #12]
 801633a:	f000 f95b 	bl	80165f4 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 801633e:	68fb      	ldr	r3, [r7, #12]
 8016340:	2208      	movs	r2, #8
 8016342:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8016346:	68fb      	ldr	r3, [r7, #12]
 8016348:	2200      	movs	r2, #0
 801634a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 801634e:	2301      	movs	r3, #1
 8016350:	e029      	b.n	80163a6 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8016352:	68fb      	ldr	r3, [r7, #12]
 8016354:	681b      	ldr	r3, [r3, #0]
 8016356:	69db      	ldr	r3, [r3, #28]
 8016358:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801635c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8016360:	d111      	bne.n	8016386 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8016362:	68fb      	ldr	r3, [r7, #12]
 8016364:	681b      	ldr	r3, [r3, #0]
 8016366:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801636a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801636c:	68f8      	ldr	r0, [r7, #12]
 801636e:	f000 f941 	bl	80165f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8016372:	68fb      	ldr	r3, [r7, #12]
 8016374:	2220      	movs	r2, #32
 8016376:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801637a:	68fb      	ldr	r3, [r7, #12]
 801637c:	2200      	movs	r2, #0
 801637e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8016382:	2303      	movs	r3, #3
 8016384:	e00f      	b.n	80163a6 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8016386:	68fb      	ldr	r3, [r7, #12]
 8016388:	681b      	ldr	r3, [r3, #0]
 801638a:	69da      	ldr	r2, [r3, #28]
 801638c:	68bb      	ldr	r3, [r7, #8]
 801638e:	4013      	ands	r3, r2
 8016390:	68ba      	ldr	r2, [r7, #8]
 8016392:	429a      	cmp	r2, r3
 8016394:	bf0c      	ite	eq
 8016396:	2301      	moveq	r3, #1
 8016398:	2300      	movne	r3, #0
 801639a:	b2db      	uxtb	r3, r3
 801639c:	461a      	mov	r2, r3
 801639e:	79fb      	ldrb	r3, [r7, #7]
 80163a0:	429a      	cmp	r2, r3
 80163a2:	d0a6      	beq.n	80162f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80163a4:	2300      	movs	r3, #0
}
 80163a6:	4618      	mov	r0, r3
 80163a8:	3710      	adds	r7, #16
 80163aa:	46bd      	mov	sp, r7
 80163ac:	bd80      	pop	{r7, pc}
	...

080163b0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80163b0:	b480      	push	{r7}
 80163b2:	b0a3      	sub	sp, #140	; 0x8c
 80163b4:	af00      	add	r7, sp, #0
 80163b6:	60f8      	str	r0, [r7, #12]
 80163b8:	60b9      	str	r1, [r7, #8]
 80163ba:	4613      	mov	r3, r2
 80163bc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80163be:	68fb      	ldr	r3, [r7, #12]
 80163c0:	68ba      	ldr	r2, [r7, #8]
 80163c2:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 80163c4:	68fb      	ldr	r3, [r7, #12]
 80163c6:	88fa      	ldrh	r2, [r7, #6]
 80163c8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 80163cc:	68fb      	ldr	r3, [r7, #12]
 80163ce:	88fa      	ldrh	r2, [r7, #6]
 80163d0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 80163d4:	68fb      	ldr	r3, [r7, #12]
 80163d6:	2200      	movs	r2, #0
 80163d8:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80163da:	68fb      	ldr	r3, [r7, #12]
 80163dc:	689b      	ldr	r3, [r3, #8]
 80163de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80163e2:	d10e      	bne.n	8016402 <UART_Start_Receive_IT+0x52>
 80163e4:	68fb      	ldr	r3, [r7, #12]
 80163e6:	691b      	ldr	r3, [r3, #16]
 80163e8:	2b00      	cmp	r3, #0
 80163ea:	d105      	bne.n	80163f8 <UART_Start_Receive_IT+0x48>
 80163ec:	68fb      	ldr	r3, [r7, #12]
 80163ee:	f240 12ff 	movw	r2, #511	; 0x1ff
 80163f2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80163f6:	e02d      	b.n	8016454 <UART_Start_Receive_IT+0xa4>
 80163f8:	68fb      	ldr	r3, [r7, #12]
 80163fa:	22ff      	movs	r2, #255	; 0xff
 80163fc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8016400:	e028      	b.n	8016454 <UART_Start_Receive_IT+0xa4>
 8016402:	68fb      	ldr	r3, [r7, #12]
 8016404:	689b      	ldr	r3, [r3, #8]
 8016406:	2b00      	cmp	r3, #0
 8016408:	d10d      	bne.n	8016426 <UART_Start_Receive_IT+0x76>
 801640a:	68fb      	ldr	r3, [r7, #12]
 801640c:	691b      	ldr	r3, [r3, #16]
 801640e:	2b00      	cmp	r3, #0
 8016410:	d104      	bne.n	801641c <UART_Start_Receive_IT+0x6c>
 8016412:	68fb      	ldr	r3, [r7, #12]
 8016414:	22ff      	movs	r2, #255	; 0xff
 8016416:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 801641a:	e01b      	b.n	8016454 <UART_Start_Receive_IT+0xa4>
 801641c:	68fb      	ldr	r3, [r7, #12]
 801641e:	227f      	movs	r2, #127	; 0x7f
 8016420:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8016424:	e016      	b.n	8016454 <UART_Start_Receive_IT+0xa4>
 8016426:	68fb      	ldr	r3, [r7, #12]
 8016428:	689b      	ldr	r3, [r3, #8]
 801642a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 801642e:	d10d      	bne.n	801644c <UART_Start_Receive_IT+0x9c>
 8016430:	68fb      	ldr	r3, [r7, #12]
 8016432:	691b      	ldr	r3, [r3, #16]
 8016434:	2b00      	cmp	r3, #0
 8016436:	d104      	bne.n	8016442 <UART_Start_Receive_IT+0x92>
 8016438:	68fb      	ldr	r3, [r7, #12]
 801643a:	227f      	movs	r2, #127	; 0x7f
 801643c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8016440:	e008      	b.n	8016454 <UART_Start_Receive_IT+0xa4>
 8016442:	68fb      	ldr	r3, [r7, #12]
 8016444:	223f      	movs	r2, #63	; 0x3f
 8016446:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 801644a:	e003      	b.n	8016454 <UART_Start_Receive_IT+0xa4>
 801644c:	68fb      	ldr	r3, [r7, #12]
 801644e:	2200      	movs	r2, #0
 8016450:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8016454:	68fb      	ldr	r3, [r7, #12]
 8016456:	2200      	movs	r2, #0
 8016458:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 801645c:	68fb      	ldr	r3, [r7, #12]
 801645e:	2222      	movs	r2, #34	; 0x22
 8016460:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8016464:	68fb      	ldr	r3, [r7, #12]
 8016466:	681b      	ldr	r3, [r3, #0]
 8016468:	3308      	adds	r3, #8
 801646a:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801646c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801646e:	e853 3f00 	ldrex	r3, [r3]
 8016472:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8016474:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8016476:	f043 0301 	orr.w	r3, r3, #1
 801647a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 801647e:	68fb      	ldr	r3, [r7, #12]
 8016480:	681b      	ldr	r3, [r3, #0]
 8016482:	3308      	adds	r3, #8
 8016484:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8016488:	673a      	str	r2, [r7, #112]	; 0x70
 801648a:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801648c:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 801648e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8016490:	e841 2300 	strex	r3, r2, [r1]
 8016494:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 8016496:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8016498:	2b00      	cmp	r3, #0
 801649a:	d1e3      	bne.n	8016464 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 801649c:	68fb      	ldr	r3, [r7, #12]
 801649e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80164a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80164a4:	d14f      	bne.n	8016546 <UART_Start_Receive_IT+0x196>
 80164a6:	68fb      	ldr	r3, [r7, #12]
 80164a8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80164ac:	88fa      	ldrh	r2, [r7, #6]
 80164ae:	429a      	cmp	r2, r3
 80164b0:	d349      	bcc.n	8016546 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80164b2:	68fb      	ldr	r3, [r7, #12]
 80164b4:	689b      	ldr	r3, [r3, #8]
 80164b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80164ba:	d107      	bne.n	80164cc <UART_Start_Receive_IT+0x11c>
 80164bc:	68fb      	ldr	r3, [r7, #12]
 80164be:	691b      	ldr	r3, [r3, #16]
 80164c0:	2b00      	cmp	r3, #0
 80164c2:	d103      	bne.n	80164cc <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80164c4:	68fb      	ldr	r3, [r7, #12]
 80164c6:	4a47      	ldr	r2, [pc, #284]	; (80165e4 <UART_Start_Receive_IT+0x234>)
 80164c8:	675a      	str	r2, [r3, #116]	; 0x74
 80164ca:	e002      	b.n	80164d2 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80164cc:	68fb      	ldr	r3, [r7, #12]
 80164ce:	4a46      	ldr	r2, [pc, #280]	; (80165e8 <UART_Start_Receive_IT+0x238>)
 80164d0:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80164d2:	68fb      	ldr	r3, [r7, #12]
 80164d4:	691b      	ldr	r3, [r3, #16]
 80164d6:	2b00      	cmp	r3, #0
 80164d8:	d01a      	beq.n	8016510 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80164da:	68fb      	ldr	r3, [r7, #12]
 80164dc:	681b      	ldr	r3, [r3, #0]
 80164de:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80164e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80164e2:	e853 3f00 	ldrex	r3, [r3]
 80164e6:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80164e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80164ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80164ee:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80164f2:	68fb      	ldr	r3, [r7, #12]
 80164f4:	681b      	ldr	r3, [r3, #0]
 80164f6:	461a      	mov	r2, r3
 80164f8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80164fc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80164fe:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016500:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8016502:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8016504:	e841 2300 	strex	r3, r2, [r1]
 8016508:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 801650a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801650c:	2b00      	cmp	r3, #0
 801650e:	d1e4      	bne.n	80164da <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8016510:	68fb      	ldr	r3, [r7, #12]
 8016512:	681b      	ldr	r3, [r3, #0]
 8016514:	3308      	adds	r3, #8
 8016516:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016518:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801651a:	e853 3f00 	ldrex	r3, [r3]
 801651e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8016520:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016522:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8016526:	67fb      	str	r3, [r7, #124]	; 0x7c
 8016528:	68fb      	ldr	r3, [r7, #12]
 801652a:	681b      	ldr	r3, [r3, #0]
 801652c:	3308      	adds	r3, #8
 801652e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8016530:	64ba      	str	r2, [r7, #72]	; 0x48
 8016532:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016534:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8016536:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8016538:	e841 2300 	strex	r3, r2, [r1]
 801653c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 801653e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016540:	2b00      	cmp	r3, #0
 8016542:	d1e5      	bne.n	8016510 <UART_Start_Receive_IT+0x160>
 8016544:	e046      	b.n	80165d4 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8016546:	68fb      	ldr	r3, [r7, #12]
 8016548:	689b      	ldr	r3, [r3, #8]
 801654a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801654e:	d107      	bne.n	8016560 <UART_Start_Receive_IT+0x1b0>
 8016550:	68fb      	ldr	r3, [r7, #12]
 8016552:	691b      	ldr	r3, [r3, #16]
 8016554:	2b00      	cmp	r3, #0
 8016556:	d103      	bne.n	8016560 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8016558:	68fb      	ldr	r3, [r7, #12]
 801655a:	4a24      	ldr	r2, [pc, #144]	; (80165ec <UART_Start_Receive_IT+0x23c>)
 801655c:	675a      	str	r2, [r3, #116]	; 0x74
 801655e:	e002      	b.n	8016566 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8016560:	68fb      	ldr	r3, [r7, #12]
 8016562:	4a23      	ldr	r2, [pc, #140]	; (80165f0 <UART_Start_Receive_IT+0x240>)
 8016564:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8016566:	68fb      	ldr	r3, [r7, #12]
 8016568:	691b      	ldr	r3, [r3, #16]
 801656a:	2b00      	cmp	r3, #0
 801656c:	d019      	beq.n	80165a2 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 801656e:	68fb      	ldr	r3, [r7, #12]
 8016570:	681b      	ldr	r3, [r3, #0]
 8016572:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016576:	e853 3f00 	ldrex	r3, [r3]
 801657a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 801657c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801657e:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8016582:	677b      	str	r3, [r7, #116]	; 0x74
 8016584:	68fb      	ldr	r3, [r7, #12]
 8016586:	681b      	ldr	r3, [r3, #0]
 8016588:	461a      	mov	r2, r3
 801658a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801658c:	637b      	str	r3, [r7, #52]	; 0x34
 801658e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016590:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8016592:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8016594:	e841 2300 	strex	r3, r2, [r1]
 8016598:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 801659a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801659c:	2b00      	cmp	r3, #0
 801659e:	d1e6      	bne.n	801656e <UART_Start_Receive_IT+0x1be>
 80165a0:	e018      	b.n	80165d4 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80165a2:	68fb      	ldr	r3, [r7, #12]
 80165a4:	681b      	ldr	r3, [r3, #0]
 80165a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80165a8:	697b      	ldr	r3, [r7, #20]
 80165aa:	e853 3f00 	ldrex	r3, [r3]
 80165ae:	613b      	str	r3, [r7, #16]
   return(result);
 80165b0:	693b      	ldr	r3, [r7, #16]
 80165b2:	f043 0320 	orr.w	r3, r3, #32
 80165b6:	67bb      	str	r3, [r7, #120]	; 0x78
 80165b8:	68fb      	ldr	r3, [r7, #12]
 80165ba:	681b      	ldr	r3, [r3, #0]
 80165bc:	461a      	mov	r2, r3
 80165be:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80165c0:	623b      	str	r3, [r7, #32]
 80165c2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80165c4:	69f9      	ldr	r1, [r7, #28]
 80165c6:	6a3a      	ldr	r2, [r7, #32]
 80165c8:	e841 2300 	strex	r3, r2, [r1]
 80165cc:	61bb      	str	r3, [r7, #24]
   return(result);
 80165ce:	69bb      	ldr	r3, [r7, #24]
 80165d0:	2b00      	cmp	r3, #0
 80165d2:	d1e6      	bne.n	80165a2 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80165d4:	2300      	movs	r3, #0
}
 80165d6:	4618      	mov	r0, r3
 80165d8:	378c      	adds	r7, #140	; 0x8c
 80165da:	46bd      	mov	sp, r7
 80165dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165e0:	4770      	bx	lr
 80165e2:	bf00      	nop
 80165e4:	0801717d 	.word	0x0801717d
 80165e8:	08016e11 	.word	0x08016e11
 80165ec:	08016c51 	.word	0x08016c51
 80165f0:	08016a91 	.word	0x08016a91

080165f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80165f4:	b480      	push	{r7}
 80165f6:	b095      	sub	sp, #84	; 0x54
 80165f8:	af00      	add	r7, sp, #0
 80165fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80165fc:	687b      	ldr	r3, [r7, #4]
 80165fe:	681b      	ldr	r3, [r3, #0]
 8016600:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016602:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016604:	e853 3f00 	ldrex	r3, [r3]
 8016608:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 801660a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801660c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8016610:	64fb      	str	r3, [r7, #76]	; 0x4c
 8016612:	687b      	ldr	r3, [r7, #4]
 8016614:	681b      	ldr	r3, [r3, #0]
 8016616:	461a      	mov	r2, r3
 8016618:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801661a:	643b      	str	r3, [r7, #64]	; 0x40
 801661c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801661e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8016620:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8016622:	e841 2300 	strex	r3, r2, [r1]
 8016626:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8016628:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801662a:	2b00      	cmp	r3, #0
 801662c:	d1e6      	bne.n	80165fc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801662e:	687b      	ldr	r3, [r7, #4]
 8016630:	681b      	ldr	r3, [r3, #0]
 8016632:	3308      	adds	r3, #8
 8016634:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016636:	6a3b      	ldr	r3, [r7, #32]
 8016638:	e853 3f00 	ldrex	r3, [r3]
 801663c:	61fb      	str	r3, [r7, #28]
   return(result);
 801663e:	69fa      	ldr	r2, [r7, #28]
 8016640:	4b1e      	ldr	r3, [pc, #120]	; (80166bc <UART_EndRxTransfer+0xc8>)
 8016642:	4013      	ands	r3, r2
 8016644:	64bb      	str	r3, [r7, #72]	; 0x48
 8016646:	687b      	ldr	r3, [r7, #4]
 8016648:	681b      	ldr	r3, [r3, #0]
 801664a:	3308      	adds	r3, #8
 801664c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801664e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8016650:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016652:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8016654:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8016656:	e841 2300 	strex	r3, r2, [r1]
 801665a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 801665c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801665e:	2b00      	cmp	r3, #0
 8016660:	d1e5      	bne.n	801662e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8016662:	687b      	ldr	r3, [r7, #4]
 8016664:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016666:	2b01      	cmp	r3, #1
 8016668:	d118      	bne.n	801669c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801666a:	687b      	ldr	r3, [r7, #4]
 801666c:	681b      	ldr	r3, [r3, #0]
 801666e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016670:	68fb      	ldr	r3, [r7, #12]
 8016672:	e853 3f00 	ldrex	r3, [r3]
 8016676:	60bb      	str	r3, [r7, #8]
   return(result);
 8016678:	68bb      	ldr	r3, [r7, #8]
 801667a:	f023 0310 	bic.w	r3, r3, #16
 801667e:	647b      	str	r3, [r7, #68]	; 0x44
 8016680:	687b      	ldr	r3, [r7, #4]
 8016682:	681b      	ldr	r3, [r3, #0]
 8016684:	461a      	mov	r2, r3
 8016686:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016688:	61bb      	str	r3, [r7, #24]
 801668a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801668c:	6979      	ldr	r1, [r7, #20]
 801668e:	69ba      	ldr	r2, [r7, #24]
 8016690:	e841 2300 	strex	r3, r2, [r1]
 8016694:	613b      	str	r3, [r7, #16]
   return(result);
 8016696:	693b      	ldr	r3, [r7, #16]
 8016698:	2b00      	cmp	r3, #0
 801669a:	d1e6      	bne.n	801666a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801669c:	687b      	ldr	r3, [r7, #4]
 801669e:	2220      	movs	r2, #32
 80166a0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80166a4:	687b      	ldr	r3, [r7, #4]
 80166a6:	2200      	movs	r2, #0
 80166a8:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80166aa:	687b      	ldr	r3, [r7, #4]
 80166ac:	2200      	movs	r2, #0
 80166ae:	675a      	str	r2, [r3, #116]	; 0x74
}
 80166b0:	bf00      	nop
 80166b2:	3754      	adds	r7, #84	; 0x54
 80166b4:	46bd      	mov	sp, r7
 80166b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166ba:	4770      	bx	lr
 80166bc:	effffffe 	.word	0xeffffffe

080166c0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80166c0:	b580      	push	{r7, lr}
 80166c2:	b084      	sub	sp, #16
 80166c4:	af00      	add	r7, sp, #0
 80166c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80166c8:	687b      	ldr	r3, [r7, #4]
 80166ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80166cc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80166ce:	68fb      	ldr	r3, [r7, #12]
 80166d0:	2200      	movs	r2, #0
 80166d2:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80166d6:	68fb      	ldr	r3, [r7, #12]
 80166d8:	2200      	movs	r2, #0
 80166da:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 80166de:	68fb      	ldr	r3, [r7, #12]
 80166e0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80166e4:	68f8      	ldr	r0, [r7, #12]
 80166e6:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80166e8:	bf00      	nop
 80166ea:	3710      	adds	r7, #16
 80166ec:	46bd      	mov	sp, r7
 80166ee:	bd80      	pop	{r7, pc}

080166f0 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80166f0:	b480      	push	{r7}
 80166f2:	b08f      	sub	sp, #60	; 0x3c
 80166f4:	af00      	add	r7, sp, #0
 80166f6:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80166f8:	687b      	ldr	r3, [r7, #4]
 80166fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80166fe:	2b21      	cmp	r3, #33	; 0x21
 8016700:	d14c      	bne.n	801679c <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8016702:	687b      	ldr	r3, [r7, #4]
 8016704:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8016708:	b29b      	uxth	r3, r3
 801670a:	2b00      	cmp	r3, #0
 801670c:	d132      	bne.n	8016774 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 801670e:	687b      	ldr	r3, [r7, #4]
 8016710:	681b      	ldr	r3, [r3, #0]
 8016712:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016714:	6a3b      	ldr	r3, [r7, #32]
 8016716:	e853 3f00 	ldrex	r3, [r3]
 801671a:	61fb      	str	r3, [r7, #28]
   return(result);
 801671c:	69fb      	ldr	r3, [r7, #28]
 801671e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8016722:	637b      	str	r3, [r7, #52]	; 0x34
 8016724:	687b      	ldr	r3, [r7, #4]
 8016726:	681b      	ldr	r3, [r3, #0]
 8016728:	461a      	mov	r2, r3
 801672a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801672c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801672e:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016730:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8016732:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8016734:	e841 2300 	strex	r3, r2, [r1]
 8016738:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 801673a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801673c:	2b00      	cmp	r3, #0
 801673e:	d1e6      	bne.n	801670e <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8016740:	687b      	ldr	r3, [r7, #4]
 8016742:	681b      	ldr	r3, [r3, #0]
 8016744:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016746:	68fb      	ldr	r3, [r7, #12]
 8016748:	e853 3f00 	ldrex	r3, [r3]
 801674c:	60bb      	str	r3, [r7, #8]
   return(result);
 801674e:	68bb      	ldr	r3, [r7, #8]
 8016750:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016754:	633b      	str	r3, [r7, #48]	; 0x30
 8016756:	687b      	ldr	r3, [r7, #4]
 8016758:	681b      	ldr	r3, [r3, #0]
 801675a:	461a      	mov	r2, r3
 801675c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801675e:	61bb      	str	r3, [r7, #24]
 8016760:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016762:	6979      	ldr	r1, [r7, #20]
 8016764:	69ba      	ldr	r2, [r7, #24]
 8016766:	e841 2300 	strex	r3, r2, [r1]
 801676a:	613b      	str	r3, [r7, #16]
   return(result);
 801676c:	693b      	ldr	r3, [r7, #16]
 801676e:	2b00      	cmp	r3, #0
 8016770:	d1e6      	bne.n	8016740 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8016772:	e013      	b.n	801679c <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8016774:	687b      	ldr	r3, [r7, #4]
 8016776:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016778:	781a      	ldrb	r2, [r3, #0]
 801677a:	687b      	ldr	r3, [r7, #4]
 801677c:	681b      	ldr	r3, [r3, #0]
 801677e:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8016780:	687b      	ldr	r3, [r7, #4]
 8016782:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016784:	1c5a      	adds	r2, r3, #1
 8016786:	687b      	ldr	r3, [r7, #4]
 8016788:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 801678a:	687b      	ldr	r3, [r7, #4]
 801678c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8016790:	b29b      	uxth	r3, r3
 8016792:	3b01      	subs	r3, #1
 8016794:	b29a      	uxth	r2, r3
 8016796:	687b      	ldr	r3, [r7, #4]
 8016798:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 801679c:	bf00      	nop
 801679e:	373c      	adds	r7, #60	; 0x3c
 80167a0:	46bd      	mov	sp, r7
 80167a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167a6:	4770      	bx	lr

080167a8 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80167a8:	b480      	push	{r7}
 80167aa:	b091      	sub	sp, #68	; 0x44
 80167ac:	af00      	add	r7, sp, #0
 80167ae:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80167b0:	687b      	ldr	r3, [r7, #4]
 80167b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80167b6:	2b21      	cmp	r3, #33	; 0x21
 80167b8:	d151      	bne.n	801685e <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 80167ba:	687b      	ldr	r3, [r7, #4]
 80167bc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80167c0:	b29b      	uxth	r3, r3
 80167c2:	2b00      	cmp	r3, #0
 80167c4:	d132      	bne.n	801682c <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80167c6:	687b      	ldr	r3, [r7, #4]
 80167c8:	681b      	ldr	r3, [r3, #0]
 80167ca:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80167cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80167ce:	e853 3f00 	ldrex	r3, [r3]
 80167d2:	623b      	str	r3, [r7, #32]
   return(result);
 80167d4:	6a3b      	ldr	r3, [r7, #32]
 80167d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80167da:	63bb      	str	r3, [r7, #56]	; 0x38
 80167dc:	687b      	ldr	r3, [r7, #4]
 80167de:	681b      	ldr	r3, [r3, #0]
 80167e0:	461a      	mov	r2, r3
 80167e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80167e4:	633b      	str	r3, [r7, #48]	; 0x30
 80167e6:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80167e8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80167ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80167ec:	e841 2300 	strex	r3, r2, [r1]
 80167f0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80167f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80167f4:	2b00      	cmp	r3, #0
 80167f6:	d1e6      	bne.n	80167c6 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80167f8:	687b      	ldr	r3, [r7, #4]
 80167fa:	681b      	ldr	r3, [r3, #0]
 80167fc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80167fe:	693b      	ldr	r3, [r7, #16]
 8016800:	e853 3f00 	ldrex	r3, [r3]
 8016804:	60fb      	str	r3, [r7, #12]
   return(result);
 8016806:	68fb      	ldr	r3, [r7, #12]
 8016808:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801680c:	637b      	str	r3, [r7, #52]	; 0x34
 801680e:	687b      	ldr	r3, [r7, #4]
 8016810:	681b      	ldr	r3, [r3, #0]
 8016812:	461a      	mov	r2, r3
 8016814:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016816:	61fb      	str	r3, [r7, #28]
 8016818:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801681a:	69b9      	ldr	r1, [r7, #24]
 801681c:	69fa      	ldr	r2, [r7, #28]
 801681e:	e841 2300 	strex	r3, r2, [r1]
 8016822:	617b      	str	r3, [r7, #20]
   return(result);
 8016824:	697b      	ldr	r3, [r7, #20]
 8016826:	2b00      	cmp	r3, #0
 8016828:	d1e6      	bne.n	80167f8 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 801682a:	e018      	b.n	801685e <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 801682c:	687b      	ldr	r3, [r7, #4]
 801682e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016830:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8016832:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016834:	881b      	ldrh	r3, [r3, #0]
 8016836:	461a      	mov	r2, r3
 8016838:	687b      	ldr	r3, [r7, #4]
 801683a:	681b      	ldr	r3, [r3, #0]
 801683c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8016840:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8016842:	687b      	ldr	r3, [r7, #4]
 8016844:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016846:	1c9a      	adds	r2, r3, #2
 8016848:	687b      	ldr	r3, [r7, #4]
 801684a:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 801684c:	687b      	ldr	r3, [r7, #4]
 801684e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8016852:	b29b      	uxth	r3, r3
 8016854:	3b01      	subs	r3, #1
 8016856:	b29a      	uxth	r2, r3
 8016858:	687b      	ldr	r3, [r7, #4]
 801685a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 801685e:	bf00      	nop
 8016860:	3744      	adds	r7, #68	; 0x44
 8016862:	46bd      	mov	sp, r7
 8016864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016868:	4770      	bx	lr

0801686a <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 801686a:	b480      	push	{r7}
 801686c:	b091      	sub	sp, #68	; 0x44
 801686e:	af00      	add	r7, sp, #0
 8016870:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8016872:	687b      	ldr	r3, [r7, #4]
 8016874:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8016878:	2b21      	cmp	r3, #33	; 0x21
 801687a:	d160      	bne.n	801693e <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 801687c:	687b      	ldr	r3, [r7, #4]
 801687e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8016882:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8016884:	e057      	b.n	8016936 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 8016886:	687b      	ldr	r3, [r7, #4]
 8016888:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 801688c:	b29b      	uxth	r3, r3
 801688e:	2b00      	cmp	r3, #0
 8016890:	d133      	bne.n	80168fa <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8016892:	687b      	ldr	r3, [r7, #4]
 8016894:	681b      	ldr	r3, [r3, #0]
 8016896:	3308      	adds	r3, #8
 8016898:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801689a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801689c:	e853 3f00 	ldrex	r3, [r3]
 80168a0:	623b      	str	r3, [r7, #32]
   return(result);
 80168a2:	6a3b      	ldr	r3, [r7, #32]
 80168a4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80168a8:	63bb      	str	r3, [r7, #56]	; 0x38
 80168aa:	687b      	ldr	r3, [r7, #4]
 80168ac:	681b      	ldr	r3, [r3, #0]
 80168ae:	3308      	adds	r3, #8
 80168b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80168b2:	633a      	str	r2, [r7, #48]	; 0x30
 80168b4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80168b6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80168b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80168ba:	e841 2300 	strex	r3, r2, [r1]
 80168be:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80168c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80168c2:	2b00      	cmp	r3, #0
 80168c4:	d1e5      	bne.n	8016892 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80168c6:	687b      	ldr	r3, [r7, #4]
 80168c8:	681b      	ldr	r3, [r3, #0]
 80168ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80168cc:	693b      	ldr	r3, [r7, #16]
 80168ce:	e853 3f00 	ldrex	r3, [r3]
 80168d2:	60fb      	str	r3, [r7, #12]
   return(result);
 80168d4:	68fb      	ldr	r3, [r7, #12]
 80168d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80168da:	637b      	str	r3, [r7, #52]	; 0x34
 80168dc:	687b      	ldr	r3, [r7, #4]
 80168de:	681b      	ldr	r3, [r3, #0]
 80168e0:	461a      	mov	r2, r3
 80168e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80168e4:	61fb      	str	r3, [r7, #28]
 80168e6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80168e8:	69b9      	ldr	r1, [r7, #24]
 80168ea:	69fa      	ldr	r2, [r7, #28]
 80168ec:	e841 2300 	strex	r3, r2, [r1]
 80168f0:	617b      	str	r3, [r7, #20]
   return(result);
 80168f2:	697b      	ldr	r3, [r7, #20]
 80168f4:	2b00      	cmp	r3, #0
 80168f6:	d1e6      	bne.n	80168c6 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 80168f8:	e021      	b.n	801693e <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80168fa:	687b      	ldr	r3, [r7, #4]
 80168fc:	681b      	ldr	r3, [r3, #0]
 80168fe:	69db      	ldr	r3, [r3, #28]
 8016900:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8016904:	2b00      	cmp	r3, #0
 8016906:	d013      	beq.n	8016930 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8016908:	687b      	ldr	r3, [r7, #4]
 801690a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801690c:	781a      	ldrb	r2, [r3, #0]
 801690e:	687b      	ldr	r3, [r7, #4]
 8016910:	681b      	ldr	r3, [r3, #0]
 8016912:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr++;
 8016914:	687b      	ldr	r3, [r7, #4]
 8016916:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016918:	1c5a      	adds	r2, r3, #1
 801691a:	687b      	ldr	r3, [r7, #4]
 801691c:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 801691e:	687b      	ldr	r3, [r7, #4]
 8016920:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8016924:	b29b      	uxth	r3, r3
 8016926:	3b01      	subs	r3, #1
 8016928:	b29a      	uxth	r2, r3
 801692a:	687b      	ldr	r3, [r7, #4]
 801692c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8016930:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8016932:	3b01      	subs	r3, #1
 8016934:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8016936:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8016938:	2b00      	cmp	r3, #0
 801693a:	d1a4      	bne.n	8016886 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 801693c:	e7ff      	b.n	801693e <UART_TxISR_8BIT_FIFOEN+0xd4>
 801693e:	bf00      	nop
 8016940:	3744      	adds	r7, #68	; 0x44
 8016942:	46bd      	mov	sp, r7
 8016944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016948:	4770      	bx	lr

0801694a <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 801694a:	b480      	push	{r7}
 801694c:	b091      	sub	sp, #68	; 0x44
 801694e:	af00      	add	r7, sp, #0
 8016950:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8016952:	687b      	ldr	r3, [r7, #4]
 8016954:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8016958:	2b21      	cmp	r3, #33	; 0x21
 801695a:	d165      	bne.n	8016a28 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 801695c:	687b      	ldr	r3, [r7, #4]
 801695e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8016962:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8016964:	e05c      	b.n	8016a20 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 8016966:	687b      	ldr	r3, [r7, #4]
 8016968:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 801696c:	b29b      	uxth	r3, r3
 801696e:	2b00      	cmp	r3, #0
 8016970:	d133      	bne.n	80169da <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8016972:	687b      	ldr	r3, [r7, #4]
 8016974:	681b      	ldr	r3, [r3, #0]
 8016976:	3308      	adds	r3, #8
 8016978:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801697a:	6a3b      	ldr	r3, [r7, #32]
 801697c:	e853 3f00 	ldrex	r3, [r3]
 8016980:	61fb      	str	r3, [r7, #28]
   return(result);
 8016982:	69fb      	ldr	r3, [r7, #28]
 8016984:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8016988:	637b      	str	r3, [r7, #52]	; 0x34
 801698a:	687b      	ldr	r3, [r7, #4]
 801698c:	681b      	ldr	r3, [r3, #0]
 801698e:	3308      	adds	r3, #8
 8016990:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8016992:	62fa      	str	r2, [r7, #44]	; 0x2c
 8016994:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016996:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8016998:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801699a:	e841 2300 	strex	r3, r2, [r1]
 801699e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80169a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80169a2:	2b00      	cmp	r3, #0
 80169a4:	d1e5      	bne.n	8016972 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80169a6:	687b      	ldr	r3, [r7, #4]
 80169a8:	681b      	ldr	r3, [r3, #0]
 80169aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80169ac:	68fb      	ldr	r3, [r7, #12]
 80169ae:	e853 3f00 	ldrex	r3, [r3]
 80169b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80169b4:	68bb      	ldr	r3, [r7, #8]
 80169b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80169ba:	633b      	str	r3, [r7, #48]	; 0x30
 80169bc:	687b      	ldr	r3, [r7, #4]
 80169be:	681b      	ldr	r3, [r3, #0]
 80169c0:	461a      	mov	r2, r3
 80169c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80169c4:	61bb      	str	r3, [r7, #24]
 80169c6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80169c8:	6979      	ldr	r1, [r7, #20]
 80169ca:	69ba      	ldr	r2, [r7, #24]
 80169cc:	e841 2300 	strex	r3, r2, [r1]
 80169d0:	613b      	str	r3, [r7, #16]
   return(result);
 80169d2:	693b      	ldr	r3, [r7, #16]
 80169d4:	2b00      	cmp	r3, #0
 80169d6:	d1e6      	bne.n	80169a6 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 80169d8:	e026      	b.n	8016a28 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80169da:	687b      	ldr	r3, [r7, #4]
 80169dc:	681b      	ldr	r3, [r3, #0]
 80169de:	69db      	ldr	r3, [r3, #28]
 80169e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80169e4:	2b00      	cmp	r3, #0
 80169e6:	d018      	beq.n	8016a1a <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 80169e8:	687b      	ldr	r3, [r7, #4]
 80169ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80169ec:	63bb      	str	r3, [r7, #56]	; 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80169ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80169f0:	881b      	ldrh	r3, [r3, #0]
 80169f2:	461a      	mov	r2, r3
 80169f4:	687b      	ldr	r3, [r7, #4]
 80169f6:	681b      	ldr	r3, [r3, #0]
 80169f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80169fc:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 80169fe:	687b      	ldr	r3, [r7, #4]
 8016a00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016a02:	1c9a      	adds	r2, r3, #2
 8016a04:	687b      	ldr	r3, [r7, #4]
 8016a06:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 8016a08:	687b      	ldr	r3, [r7, #4]
 8016a0a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8016a0e:	b29b      	uxth	r3, r3
 8016a10:	3b01      	subs	r3, #1
 8016a12:	b29a      	uxth	r2, r3
 8016a14:	687b      	ldr	r3, [r7, #4]
 8016a16:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8016a1a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8016a1c:	3b01      	subs	r3, #1
 8016a1e:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8016a20:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8016a22:	2b00      	cmp	r3, #0
 8016a24:	d19f      	bne.n	8016966 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8016a26:	e7ff      	b.n	8016a28 <UART_TxISR_16BIT_FIFOEN+0xde>
 8016a28:	bf00      	nop
 8016a2a:	3744      	adds	r7, #68	; 0x44
 8016a2c:	46bd      	mov	sp, r7
 8016a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a32:	4770      	bx	lr

08016a34 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8016a34:	b580      	push	{r7, lr}
 8016a36:	b088      	sub	sp, #32
 8016a38:	af00      	add	r7, sp, #0
 8016a3a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8016a3c:	687b      	ldr	r3, [r7, #4]
 8016a3e:	681b      	ldr	r3, [r3, #0]
 8016a40:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016a42:	68fb      	ldr	r3, [r7, #12]
 8016a44:	e853 3f00 	ldrex	r3, [r3]
 8016a48:	60bb      	str	r3, [r7, #8]
   return(result);
 8016a4a:	68bb      	ldr	r3, [r7, #8]
 8016a4c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8016a50:	61fb      	str	r3, [r7, #28]
 8016a52:	687b      	ldr	r3, [r7, #4]
 8016a54:	681b      	ldr	r3, [r3, #0]
 8016a56:	461a      	mov	r2, r3
 8016a58:	69fb      	ldr	r3, [r7, #28]
 8016a5a:	61bb      	str	r3, [r7, #24]
 8016a5c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016a5e:	6979      	ldr	r1, [r7, #20]
 8016a60:	69ba      	ldr	r2, [r7, #24]
 8016a62:	e841 2300 	strex	r3, r2, [r1]
 8016a66:	613b      	str	r3, [r7, #16]
   return(result);
 8016a68:	693b      	ldr	r3, [r7, #16]
 8016a6a:	2b00      	cmp	r3, #0
 8016a6c:	d1e6      	bne.n	8016a3c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8016a6e:	687b      	ldr	r3, [r7, #4]
 8016a70:	2220      	movs	r2, #32
 8016a72:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8016a76:	687b      	ldr	r3, [r7, #4]
 8016a78:	2200      	movs	r2, #0
 8016a7a:	679a      	str	r2, [r3, #120]	; 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8016a7c:	687b      	ldr	r3, [r7, #4]
 8016a7e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8016a82:	6878      	ldr	r0, [r7, #4]
 8016a84:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8016a86:	bf00      	nop
 8016a88:	3720      	adds	r7, #32
 8016a8a:	46bd      	mov	sp, r7
 8016a8c:	bd80      	pop	{r7, pc}
	...

08016a90 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8016a90:	b580      	push	{r7, lr}
 8016a92:	b09c      	sub	sp, #112	; 0x70
 8016a94:	af00      	add	r7, sp, #0
 8016a96:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8016a98:	687b      	ldr	r3, [r7, #4]
 8016a9a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8016a9e:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8016aa2:	687b      	ldr	r3, [r7, #4]
 8016aa4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8016aa8:	2b22      	cmp	r3, #34	; 0x22
 8016aaa:	f040 80c2 	bne.w	8016c32 <UART_RxISR_8BIT+0x1a2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8016aae:	687b      	ldr	r3, [r7, #4]
 8016ab0:	681b      	ldr	r3, [r3, #0]
 8016ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016ab4:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8016ab8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8016abc:	b2d9      	uxtb	r1, r3
 8016abe:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8016ac2:	b2da      	uxtb	r2, r3
 8016ac4:	687b      	ldr	r3, [r7, #4]
 8016ac6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016ac8:	400a      	ands	r2, r1
 8016aca:	b2d2      	uxtb	r2, r2
 8016acc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8016ace:	687b      	ldr	r3, [r7, #4]
 8016ad0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016ad2:	1c5a      	adds	r2, r3, #1
 8016ad4:	687b      	ldr	r3, [r7, #4]
 8016ad6:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8016ad8:	687b      	ldr	r3, [r7, #4]
 8016ada:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8016ade:	b29b      	uxth	r3, r3
 8016ae0:	3b01      	subs	r3, #1
 8016ae2:	b29a      	uxth	r2, r3
 8016ae4:	687b      	ldr	r3, [r7, #4]
 8016ae6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8016aea:	687b      	ldr	r3, [r7, #4]
 8016aec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8016af0:	b29b      	uxth	r3, r3
 8016af2:	2b00      	cmp	r3, #0
 8016af4:	f040 80a5 	bne.w	8016c42 <UART_RxISR_8BIT+0x1b2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8016af8:	687b      	ldr	r3, [r7, #4]
 8016afa:	681b      	ldr	r3, [r3, #0]
 8016afc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016afe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016b00:	e853 3f00 	ldrex	r3, [r3]
 8016b04:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8016b06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8016b08:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8016b0c:	66bb      	str	r3, [r7, #104]	; 0x68
 8016b0e:	687b      	ldr	r3, [r7, #4]
 8016b10:	681b      	ldr	r3, [r3, #0]
 8016b12:	461a      	mov	r2, r3
 8016b14:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8016b16:	65bb      	str	r3, [r7, #88]	; 0x58
 8016b18:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016b1a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8016b1c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8016b1e:	e841 2300 	strex	r3, r2, [r1]
 8016b22:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8016b24:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016b26:	2b00      	cmp	r3, #0
 8016b28:	d1e6      	bne.n	8016af8 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8016b2a:	687b      	ldr	r3, [r7, #4]
 8016b2c:	681b      	ldr	r3, [r3, #0]
 8016b2e:	3308      	adds	r3, #8
 8016b30:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016b32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016b34:	e853 3f00 	ldrex	r3, [r3]
 8016b38:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8016b3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016b3c:	f023 0301 	bic.w	r3, r3, #1
 8016b40:	667b      	str	r3, [r7, #100]	; 0x64
 8016b42:	687b      	ldr	r3, [r7, #4]
 8016b44:	681b      	ldr	r3, [r3, #0]
 8016b46:	3308      	adds	r3, #8
 8016b48:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8016b4a:	647a      	str	r2, [r7, #68]	; 0x44
 8016b4c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016b4e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8016b50:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8016b52:	e841 2300 	strex	r3, r2, [r1]
 8016b56:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8016b58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016b5a:	2b00      	cmp	r3, #0
 8016b5c:	d1e5      	bne.n	8016b2a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8016b5e:	687b      	ldr	r3, [r7, #4]
 8016b60:	2220      	movs	r2, #32
 8016b62:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8016b66:	687b      	ldr	r3, [r7, #4]
 8016b68:	2200      	movs	r2, #0
 8016b6a:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8016b6c:	687b      	ldr	r3, [r7, #4]
 8016b6e:	2200      	movs	r2, #0
 8016b70:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8016b72:	687b      	ldr	r3, [r7, #4]
 8016b74:	681b      	ldr	r3, [r3, #0]
 8016b76:	4a35      	ldr	r2, [pc, #212]	; (8016c4c <UART_RxISR_8BIT+0x1bc>)
 8016b78:	4293      	cmp	r3, r2
 8016b7a:	d01f      	beq.n	8016bbc <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8016b7c:	687b      	ldr	r3, [r7, #4]
 8016b7e:	681b      	ldr	r3, [r3, #0]
 8016b80:	685b      	ldr	r3, [r3, #4]
 8016b82:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8016b86:	2b00      	cmp	r3, #0
 8016b88:	d018      	beq.n	8016bbc <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8016b8a:	687b      	ldr	r3, [r7, #4]
 8016b8c:	681b      	ldr	r3, [r3, #0]
 8016b8e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b92:	e853 3f00 	ldrex	r3, [r3]
 8016b96:	623b      	str	r3, [r7, #32]
   return(result);
 8016b98:	6a3b      	ldr	r3, [r7, #32]
 8016b9a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8016b9e:	663b      	str	r3, [r7, #96]	; 0x60
 8016ba0:	687b      	ldr	r3, [r7, #4]
 8016ba2:	681b      	ldr	r3, [r3, #0]
 8016ba4:	461a      	mov	r2, r3
 8016ba6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8016ba8:	633b      	str	r3, [r7, #48]	; 0x30
 8016baa:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016bac:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8016bae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8016bb0:	e841 2300 	strex	r3, r2, [r1]
 8016bb4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8016bb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016bb8:	2b00      	cmp	r3, #0
 8016bba:	d1e6      	bne.n	8016b8a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8016bbc:	687b      	ldr	r3, [r7, #4]
 8016bbe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016bc0:	2b01      	cmp	r3, #1
 8016bc2:	d130      	bne.n	8016c26 <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8016bc4:	687b      	ldr	r3, [r7, #4]
 8016bc6:	2200      	movs	r2, #0
 8016bc8:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8016bca:	687b      	ldr	r3, [r7, #4]
 8016bcc:	681b      	ldr	r3, [r3, #0]
 8016bce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016bd0:	693b      	ldr	r3, [r7, #16]
 8016bd2:	e853 3f00 	ldrex	r3, [r3]
 8016bd6:	60fb      	str	r3, [r7, #12]
   return(result);
 8016bd8:	68fb      	ldr	r3, [r7, #12]
 8016bda:	f023 0310 	bic.w	r3, r3, #16
 8016bde:	65fb      	str	r3, [r7, #92]	; 0x5c
 8016be0:	687b      	ldr	r3, [r7, #4]
 8016be2:	681b      	ldr	r3, [r3, #0]
 8016be4:	461a      	mov	r2, r3
 8016be6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8016be8:	61fb      	str	r3, [r7, #28]
 8016bea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016bec:	69b9      	ldr	r1, [r7, #24]
 8016bee:	69fa      	ldr	r2, [r7, #28]
 8016bf0:	e841 2300 	strex	r3, r2, [r1]
 8016bf4:	617b      	str	r3, [r7, #20]
   return(result);
 8016bf6:	697b      	ldr	r3, [r7, #20]
 8016bf8:	2b00      	cmp	r3, #0
 8016bfa:	d1e6      	bne.n	8016bca <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8016bfc:	687b      	ldr	r3, [r7, #4]
 8016bfe:	681b      	ldr	r3, [r3, #0]
 8016c00:	69db      	ldr	r3, [r3, #28]
 8016c02:	f003 0310 	and.w	r3, r3, #16
 8016c06:	2b10      	cmp	r3, #16
 8016c08:	d103      	bne.n	8016c12 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8016c0a:	687b      	ldr	r3, [r7, #4]
 8016c0c:	681b      	ldr	r3, [r3, #0]
 8016c0e:	2210      	movs	r2, #16
 8016c10:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 8016c12:	687b      	ldr	r3, [r7, #4]
 8016c14:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8016c18:	687a      	ldr	r2, [r7, #4]
 8016c1a:	f8b2 205c 	ldrh.w	r2, [r2, #92]	; 0x5c
 8016c1e:	4611      	mov	r1, r2
 8016c20:	6878      	ldr	r0, [r7, #4]
 8016c22:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8016c24:	e00d      	b.n	8016c42 <UART_RxISR_8BIT+0x1b2>
        huart->RxCpltCallback(huart);
 8016c26:	687b      	ldr	r3, [r7, #4]
 8016c28:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8016c2c:	6878      	ldr	r0, [r7, #4]
 8016c2e:	4798      	blx	r3
}
 8016c30:	e007      	b.n	8016c42 <UART_RxISR_8BIT+0x1b2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8016c32:	687b      	ldr	r3, [r7, #4]
 8016c34:	681b      	ldr	r3, [r3, #0]
 8016c36:	699a      	ldr	r2, [r3, #24]
 8016c38:	687b      	ldr	r3, [r7, #4]
 8016c3a:	681b      	ldr	r3, [r3, #0]
 8016c3c:	f042 0208 	orr.w	r2, r2, #8
 8016c40:	619a      	str	r2, [r3, #24]
}
 8016c42:	bf00      	nop
 8016c44:	3770      	adds	r7, #112	; 0x70
 8016c46:	46bd      	mov	sp, r7
 8016c48:	bd80      	pop	{r7, pc}
 8016c4a:	bf00      	nop
 8016c4c:	58000c00 	.word	0x58000c00

08016c50 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8016c50:	b580      	push	{r7, lr}
 8016c52:	b09c      	sub	sp, #112	; 0x70
 8016c54:	af00      	add	r7, sp, #0
 8016c56:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8016c58:	687b      	ldr	r3, [r7, #4]
 8016c5a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8016c5e:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8016c62:	687b      	ldr	r3, [r7, #4]
 8016c64:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8016c68:	2b22      	cmp	r3, #34	; 0x22
 8016c6a:	f040 80c2 	bne.w	8016df2 <UART_RxISR_16BIT+0x1a2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8016c6e:	687b      	ldr	r3, [r7, #4]
 8016c70:	681b      	ldr	r3, [r3, #0]
 8016c72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016c74:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8016c78:	687b      	ldr	r3, [r7, #4]
 8016c7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016c7c:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8016c7e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8016c82:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8016c86:	4013      	ands	r3, r2
 8016c88:	b29a      	uxth	r2, r3
 8016c8a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8016c8c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8016c8e:	687b      	ldr	r3, [r7, #4]
 8016c90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016c92:	1c9a      	adds	r2, r3, #2
 8016c94:	687b      	ldr	r3, [r7, #4]
 8016c96:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8016c98:	687b      	ldr	r3, [r7, #4]
 8016c9a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8016c9e:	b29b      	uxth	r3, r3
 8016ca0:	3b01      	subs	r3, #1
 8016ca2:	b29a      	uxth	r2, r3
 8016ca4:	687b      	ldr	r3, [r7, #4]
 8016ca6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8016caa:	687b      	ldr	r3, [r7, #4]
 8016cac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8016cb0:	b29b      	uxth	r3, r3
 8016cb2:	2b00      	cmp	r3, #0
 8016cb4:	f040 80a5 	bne.w	8016e02 <UART_RxISR_16BIT+0x1b2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8016cb8:	687b      	ldr	r3, [r7, #4]
 8016cba:	681b      	ldr	r3, [r3, #0]
 8016cbc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016cbe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8016cc0:	e853 3f00 	ldrex	r3, [r3]
 8016cc4:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8016cc6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016cc8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8016ccc:	667b      	str	r3, [r7, #100]	; 0x64
 8016cce:	687b      	ldr	r3, [r7, #4]
 8016cd0:	681b      	ldr	r3, [r3, #0]
 8016cd2:	461a      	mov	r2, r3
 8016cd4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8016cd6:	657b      	str	r3, [r7, #84]	; 0x54
 8016cd8:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016cda:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8016cdc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8016cde:	e841 2300 	strex	r3, r2, [r1]
 8016ce2:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8016ce4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016ce6:	2b00      	cmp	r3, #0
 8016ce8:	d1e6      	bne.n	8016cb8 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8016cea:	687b      	ldr	r3, [r7, #4]
 8016cec:	681b      	ldr	r3, [r3, #0]
 8016cee:	3308      	adds	r3, #8
 8016cf0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016cf2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016cf4:	e853 3f00 	ldrex	r3, [r3]
 8016cf8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8016cfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016cfc:	f023 0301 	bic.w	r3, r3, #1
 8016d00:	663b      	str	r3, [r7, #96]	; 0x60
 8016d02:	687b      	ldr	r3, [r7, #4]
 8016d04:	681b      	ldr	r3, [r3, #0]
 8016d06:	3308      	adds	r3, #8
 8016d08:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8016d0a:	643a      	str	r2, [r7, #64]	; 0x40
 8016d0c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016d0e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8016d10:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8016d12:	e841 2300 	strex	r3, r2, [r1]
 8016d16:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8016d18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016d1a:	2b00      	cmp	r3, #0
 8016d1c:	d1e5      	bne.n	8016cea <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8016d1e:	687b      	ldr	r3, [r7, #4]
 8016d20:	2220      	movs	r2, #32
 8016d22:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8016d26:	687b      	ldr	r3, [r7, #4]
 8016d28:	2200      	movs	r2, #0
 8016d2a:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8016d2c:	687b      	ldr	r3, [r7, #4]
 8016d2e:	2200      	movs	r2, #0
 8016d30:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8016d32:	687b      	ldr	r3, [r7, #4]
 8016d34:	681b      	ldr	r3, [r3, #0]
 8016d36:	4a35      	ldr	r2, [pc, #212]	; (8016e0c <UART_RxISR_16BIT+0x1bc>)
 8016d38:	4293      	cmp	r3, r2
 8016d3a:	d01f      	beq.n	8016d7c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8016d3c:	687b      	ldr	r3, [r7, #4]
 8016d3e:	681b      	ldr	r3, [r3, #0]
 8016d40:	685b      	ldr	r3, [r3, #4]
 8016d42:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8016d46:	2b00      	cmp	r3, #0
 8016d48:	d018      	beq.n	8016d7c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8016d4a:	687b      	ldr	r3, [r7, #4]
 8016d4c:	681b      	ldr	r3, [r3, #0]
 8016d4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016d50:	6a3b      	ldr	r3, [r7, #32]
 8016d52:	e853 3f00 	ldrex	r3, [r3]
 8016d56:	61fb      	str	r3, [r7, #28]
   return(result);
 8016d58:	69fb      	ldr	r3, [r7, #28]
 8016d5a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8016d5e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8016d60:	687b      	ldr	r3, [r7, #4]
 8016d62:	681b      	ldr	r3, [r3, #0]
 8016d64:	461a      	mov	r2, r3
 8016d66:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8016d68:	62fb      	str	r3, [r7, #44]	; 0x2c
 8016d6a:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016d6c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8016d6e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8016d70:	e841 2300 	strex	r3, r2, [r1]
 8016d74:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8016d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d78:	2b00      	cmp	r3, #0
 8016d7a:	d1e6      	bne.n	8016d4a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8016d7c:	687b      	ldr	r3, [r7, #4]
 8016d7e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016d80:	2b01      	cmp	r3, #1
 8016d82:	d130      	bne.n	8016de6 <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8016d84:	687b      	ldr	r3, [r7, #4]
 8016d86:	2200      	movs	r2, #0
 8016d88:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8016d8a:	687b      	ldr	r3, [r7, #4]
 8016d8c:	681b      	ldr	r3, [r3, #0]
 8016d8e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016d90:	68fb      	ldr	r3, [r7, #12]
 8016d92:	e853 3f00 	ldrex	r3, [r3]
 8016d96:	60bb      	str	r3, [r7, #8]
   return(result);
 8016d98:	68bb      	ldr	r3, [r7, #8]
 8016d9a:	f023 0310 	bic.w	r3, r3, #16
 8016d9e:	65bb      	str	r3, [r7, #88]	; 0x58
 8016da0:	687b      	ldr	r3, [r7, #4]
 8016da2:	681b      	ldr	r3, [r3, #0]
 8016da4:	461a      	mov	r2, r3
 8016da6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8016da8:	61bb      	str	r3, [r7, #24]
 8016daa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016dac:	6979      	ldr	r1, [r7, #20]
 8016dae:	69ba      	ldr	r2, [r7, #24]
 8016db0:	e841 2300 	strex	r3, r2, [r1]
 8016db4:	613b      	str	r3, [r7, #16]
   return(result);
 8016db6:	693b      	ldr	r3, [r7, #16]
 8016db8:	2b00      	cmp	r3, #0
 8016dba:	d1e6      	bne.n	8016d8a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8016dbc:	687b      	ldr	r3, [r7, #4]
 8016dbe:	681b      	ldr	r3, [r3, #0]
 8016dc0:	69db      	ldr	r3, [r3, #28]
 8016dc2:	f003 0310 	and.w	r3, r3, #16
 8016dc6:	2b10      	cmp	r3, #16
 8016dc8:	d103      	bne.n	8016dd2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8016dca:	687b      	ldr	r3, [r7, #4]
 8016dcc:	681b      	ldr	r3, [r3, #0]
 8016dce:	2210      	movs	r2, #16
 8016dd0:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 8016dd2:	687b      	ldr	r3, [r7, #4]
 8016dd4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8016dd8:	687a      	ldr	r2, [r7, #4]
 8016dda:	f8b2 205c 	ldrh.w	r2, [r2, #92]	; 0x5c
 8016dde:	4611      	mov	r1, r2
 8016de0:	6878      	ldr	r0, [r7, #4]
 8016de2:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8016de4:	e00d      	b.n	8016e02 <UART_RxISR_16BIT+0x1b2>
        huart->RxCpltCallback(huart);
 8016de6:	687b      	ldr	r3, [r7, #4]
 8016de8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8016dec:	6878      	ldr	r0, [r7, #4]
 8016dee:	4798      	blx	r3
}
 8016df0:	e007      	b.n	8016e02 <UART_RxISR_16BIT+0x1b2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8016df2:	687b      	ldr	r3, [r7, #4]
 8016df4:	681b      	ldr	r3, [r3, #0]
 8016df6:	699a      	ldr	r2, [r3, #24]
 8016df8:	687b      	ldr	r3, [r7, #4]
 8016dfa:	681b      	ldr	r3, [r3, #0]
 8016dfc:	f042 0208 	orr.w	r2, r2, #8
 8016e00:	619a      	str	r2, [r3, #24]
}
 8016e02:	bf00      	nop
 8016e04:	3770      	adds	r7, #112	; 0x70
 8016e06:	46bd      	mov	sp, r7
 8016e08:	bd80      	pop	{r7, pc}
 8016e0a:	bf00      	nop
 8016e0c:	58000c00 	.word	0x58000c00

08016e10 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8016e10:	b580      	push	{r7, lr}
 8016e12:	b0ac      	sub	sp, #176	; 0xb0
 8016e14:	af00      	add	r7, sp, #0
 8016e16:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8016e18:	687b      	ldr	r3, [r7, #4]
 8016e1a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8016e1e:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8016e22:	687b      	ldr	r3, [r7, #4]
 8016e24:	681b      	ldr	r3, [r3, #0]
 8016e26:	69db      	ldr	r3, [r3, #28]
 8016e28:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8016e2c:	687b      	ldr	r3, [r7, #4]
 8016e2e:	681b      	ldr	r3, [r3, #0]
 8016e30:	681b      	ldr	r3, [r3, #0]
 8016e32:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8016e36:	687b      	ldr	r3, [r7, #4]
 8016e38:	681b      	ldr	r3, [r3, #0]
 8016e3a:	689b      	ldr	r3, [r3, #8]
 8016e3c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8016e40:	687b      	ldr	r3, [r7, #4]
 8016e42:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8016e46:	2b22      	cmp	r3, #34	; 0x22
 8016e48:	f040 8186 	bne.w	8017158 <UART_RxISR_8BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8016e4c:	687b      	ldr	r3, [r7, #4]
 8016e4e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8016e52:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8016e56:	e129      	b.n	80170ac <UART_RxISR_8BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8016e58:	687b      	ldr	r3, [r7, #4]
 8016e5a:	681b      	ldr	r3, [r3, #0]
 8016e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016e5e:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8016e62:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8016e66:	b2d9      	uxtb	r1, r3
 8016e68:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8016e6c:	b2da      	uxtb	r2, r3
 8016e6e:	687b      	ldr	r3, [r7, #4]
 8016e70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016e72:	400a      	ands	r2, r1
 8016e74:	b2d2      	uxtb	r2, r2
 8016e76:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8016e78:	687b      	ldr	r3, [r7, #4]
 8016e7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016e7c:	1c5a      	adds	r2, r3, #1
 8016e7e:	687b      	ldr	r3, [r7, #4]
 8016e80:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8016e82:	687b      	ldr	r3, [r7, #4]
 8016e84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8016e88:	b29b      	uxth	r3, r3
 8016e8a:	3b01      	subs	r3, #1
 8016e8c:	b29a      	uxth	r2, r3
 8016e8e:	687b      	ldr	r3, [r7, #4]
 8016e90:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8016e94:	687b      	ldr	r3, [r7, #4]
 8016e96:	681b      	ldr	r3, [r3, #0]
 8016e98:	69db      	ldr	r3, [r3, #28]
 8016e9a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8016e9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8016ea2:	f003 0307 	and.w	r3, r3, #7
 8016ea6:	2b00      	cmp	r3, #0
 8016ea8:	d055      	beq.n	8016f56 <UART_RxISR_8BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8016eaa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8016eae:	f003 0301 	and.w	r3, r3, #1
 8016eb2:	2b00      	cmp	r3, #0
 8016eb4:	d011      	beq.n	8016eda <UART_RxISR_8BIT_FIFOEN+0xca>
 8016eb6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8016eba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8016ebe:	2b00      	cmp	r3, #0
 8016ec0:	d00b      	beq.n	8016eda <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8016ec2:	687b      	ldr	r3, [r7, #4]
 8016ec4:	681b      	ldr	r3, [r3, #0]
 8016ec6:	2201      	movs	r2, #1
 8016ec8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8016eca:	687b      	ldr	r3, [r7, #4]
 8016ecc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8016ed0:	f043 0201 	orr.w	r2, r3, #1
 8016ed4:	687b      	ldr	r3, [r7, #4]
 8016ed6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8016eda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8016ede:	f003 0302 	and.w	r3, r3, #2
 8016ee2:	2b00      	cmp	r3, #0
 8016ee4:	d011      	beq.n	8016f0a <UART_RxISR_8BIT_FIFOEN+0xfa>
 8016ee6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8016eea:	f003 0301 	and.w	r3, r3, #1
 8016eee:	2b00      	cmp	r3, #0
 8016ef0:	d00b      	beq.n	8016f0a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8016ef2:	687b      	ldr	r3, [r7, #4]
 8016ef4:	681b      	ldr	r3, [r3, #0]
 8016ef6:	2202      	movs	r2, #2
 8016ef8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8016efa:	687b      	ldr	r3, [r7, #4]
 8016efc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8016f00:	f043 0204 	orr.w	r2, r3, #4
 8016f04:	687b      	ldr	r3, [r7, #4]
 8016f06:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8016f0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8016f0e:	f003 0304 	and.w	r3, r3, #4
 8016f12:	2b00      	cmp	r3, #0
 8016f14:	d011      	beq.n	8016f3a <UART_RxISR_8BIT_FIFOEN+0x12a>
 8016f16:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8016f1a:	f003 0301 	and.w	r3, r3, #1
 8016f1e:	2b00      	cmp	r3, #0
 8016f20:	d00b      	beq.n	8016f3a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8016f22:	687b      	ldr	r3, [r7, #4]
 8016f24:	681b      	ldr	r3, [r3, #0]
 8016f26:	2204      	movs	r2, #4
 8016f28:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8016f2a:	687b      	ldr	r3, [r7, #4]
 8016f2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8016f30:	f043 0202 	orr.w	r2, r3, #2
 8016f34:	687b      	ldr	r3, [r7, #4]
 8016f36:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8016f3a:	687b      	ldr	r3, [r7, #4]
 8016f3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8016f40:	2b00      	cmp	r3, #0
 8016f42:	d008      	beq.n	8016f56 <UART_RxISR_8BIT_FIFOEN+0x146>
        {
          /* Non Blocking error : transfer could go on.
          Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8016f44:	687b      	ldr	r3, [r7, #4]
 8016f46:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8016f4a:	6878      	ldr	r0, [r7, #4]
 8016f4c:	4798      	blx	r3
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8016f4e:	687b      	ldr	r3, [r7, #4]
 8016f50:	2200      	movs	r2, #0
 8016f52:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8016f56:	687b      	ldr	r3, [r7, #4]
 8016f58:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8016f5c:	b29b      	uxth	r3, r3
 8016f5e:	2b00      	cmp	r3, #0
 8016f60:	f040 80a4 	bne.w	80170ac <UART_RxISR_8BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8016f64:	687b      	ldr	r3, [r7, #4]
 8016f66:	681b      	ldr	r3, [r3, #0]
 8016f68:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016f6a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8016f6c:	e853 3f00 	ldrex	r3, [r3]
 8016f70:	66fb      	str	r3, [r7, #108]	; 0x6c
   return(result);
 8016f72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8016f74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8016f78:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8016f7c:	687b      	ldr	r3, [r7, #4]
 8016f7e:	681b      	ldr	r3, [r3, #0]
 8016f80:	461a      	mov	r2, r3
 8016f82:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8016f86:	67fb      	str	r3, [r7, #124]	; 0x7c
 8016f88:	67ba      	str	r2, [r7, #120]	; 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016f8a:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8016f8c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8016f8e:	e841 2300 	strex	r3, r2, [r1]
 8016f92:	677b      	str	r3, [r7, #116]	; 0x74
   return(result);
 8016f94:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8016f96:	2b00      	cmp	r3, #0
 8016f98:	d1e4      	bne.n	8016f64 <UART_RxISR_8BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8016f9a:	687b      	ldr	r3, [r7, #4]
 8016f9c:	681b      	ldr	r3, [r3, #0]
 8016f9e:	3308      	adds	r3, #8
 8016fa0:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016fa2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8016fa4:	e853 3f00 	ldrex	r3, [r3]
 8016fa8:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8016faa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8016fac:	4b70      	ldr	r3, [pc, #448]	; (8017170 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8016fae:	4013      	ands	r3, r2
 8016fb0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8016fb4:	687b      	ldr	r3, [r7, #4]
 8016fb6:	681b      	ldr	r3, [r3, #0]
 8016fb8:	3308      	adds	r3, #8
 8016fba:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8016fbe:	66ba      	str	r2, [r7, #104]	; 0x68
 8016fc0:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016fc2:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8016fc4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8016fc6:	e841 2300 	strex	r3, r2, [r1]
 8016fca:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8016fcc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8016fce:	2b00      	cmp	r3, #0
 8016fd0:	d1e3      	bne.n	8016f9a <UART_RxISR_8BIT_FIFOEN+0x18a>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8016fd2:	687b      	ldr	r3, [r7, #4]
 8016fd4:	2220      	movs	r2, #32
 8016fd6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8016fda:	687b      	ldr	r3, [r7, #4]
 8016fdc:	2200      	movs	r2, #0
 8016fde:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8016fe0:	687b      	ldr	r3, [r7, #4]
 8016fe2:	2200      	movs	r2, #0
 8016fe4:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8016fe6:	687b      	ldr	r3, [r7, #4]
 8016fe8:	681b      	ldr	r3, [r3, #0]
 8016fea:	4a62      	ldr	r2, [pc, #392]	; (8017174 <UART_RxISR_8BIT_FIFOEN+0x364>)
 8016fec:	4293      	cmp	r3, r2
 8016fee:	d021      	beq.n	8017034 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8016ff0:	687b      	ldr	r3, [r7, #4]
 8016ff2:	681b      	ldr	r3, [r3, #0]
 8016ff4:	685b      	ldr	r3, [r3, #4]
 8016ff6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8016ffa:	2b00      	cmp	r3, #0
 8016ffc:	d01a      	beq.n	8017034 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8016ffe:	687b      	ldr	r3, [r7, #4]
 8017000:	681b      	ldr	r3, [r3, #0]
 8017002:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017004:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8017006:	e853 3f00 	ldrex	r3, [r3]
 801700a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 801700c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801700e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8017012:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8017016:	687b      	ldr	r3, [r7, #4]
 8017018:	681b      	ldr	r3, [r3, #0]
 801701a:	461a      	mov	r2, r3
 801701c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8017020:	657b      	str	r3, [r7, #84]	; 0x54
 8017022:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017024:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8017026:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8017028:	e841 2300 	strex	r3, r2, [r1]
 801702c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 801702e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8017030:	2b00      	cmp	r3, #0
 8017032:	d1e4      	bne.n	8016ffe <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8017034:	687b      	ldr	r3, [r7, #4]
 8017036:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017038:	2b01      	cmp	r3, #1
 801703a:	d132      	bne.n	80170a2 <UART_RxISR_8BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801703c:	687b      	ldr	r3, [r7, #4]
 801703e:	2200      	movs	r2, #0
 8017040:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8017042:	687b      	ldr	r3, [r7, #4]
 8017044:	681b      	ldr	r3, [r3, #0]
 8017046:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017048:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801704a:	e853 3f00 	ldrex	r3, [r3]
 801704e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8017050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017052:	f023 0310 	bic.w	r3, r3, #16
 8017056:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 801705a:	687b      	ldr	r3, [r7, #4]
 801705c:	681b      	ldr	r3, [r3, #0]
 801705e:	461a      	mov	r2, r3
 8017060:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8017064:	643b      	str	r3, [r7, #64]	; 0x40
 8017066:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017068:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801706a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801706c:	e841 2300 	strex	r3, r2, [r1]
 8017070:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8017072:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017074:	2b00      	cmp	r3, #0
 8017076:	d1e4      	bne.n	8017042 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8017078:	687b      	ldr	r3, [r7, #4]
 801707a:	681b      	ldr	r3, [r3, #0]
 801707c:	69db      	ldr	r3, [r3, #28]
 801707e:	f003 0310 	and.w	r3, r3, #16
 8017082:	2b10      	cmp	r3, #16
 8017084:	d103      	bne.n	801708e <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8017086:	687b      	ldr	r3, [r7, #4]
 8017088:	681b      	ldr	r3, [r3, #0]
 801708a:	2210      	movs	r2, #16
 801708c:	621a      	str	r2, [r3, #32]
          }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
 801708e:	687b      	ldr	r3, [r7, #4]
 8017090:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8017094:	687a      	ldr	r2, [r7, #4]
 8017096:	f8b2 205c 	ldrh.w	r2, [r2, #92]	; 0x5c
 801709a:	4611      	mov	r1, r2
 801709c:	6878      	ldr	r0, [r7, #4]
 801709e:	4798      	blx	r3
 80170a0:	e004      	b.n	80170ac <UART_RxISR_8BIT_FIFOEN+0x29c>
        else
        {
          /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
 80170a2:	687b      	ldr	r3, [r7, #4]
 80170a4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80170a8:	6878      	ldr	r0, [r7, #4]
 80170aa:	4798      	blx	r3
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80170ac:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 80170b0:	2b00      	cmp	r3, #0
 80170b2:	d006      	beq.n	80170c2 <UART_RxISR_8BIT_FIFOEN+0x2b2>
 80170b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80170b8:	f003 0320 	and.w	r3, r3, #32
 80170bc:	2b00      	cmp	r3, #0
 80170be:	f47f aecb 	bne.w	8016e58 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80170c2:	687b      	ldr	r3, [r7, #4]
 80170c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80170c8:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80170cc:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80170d0:	2b00      	cmp	r3, #0
 80170d2:	d049      	beq.n	8017168 <UART_RxISR_8BIT_FIFOEN+0x358>
 80170d4:	687b      	ldr	r3, [r7, #4]
 80170d6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80170da:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 80170de:	429a      	cmp	r2, r3
 80170e0:	d242      	bcs.n	8017168 <UART_RxISR_8BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80170e2:	687b      	ldr	r3, [r7, #4]
 80170e4:	681b      	ldr	r3, [r3, #0]
 80170e6:	3308      	adds	r3, #8
 80170e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80170ea:	6a3b      	ldr	r3, [r7, #32]
 80170ec:	e853 3f00 	ldrex	r3, [r3]
 80170f0:	61fb      	str	r3, [r7, #28]
   return(result);
 80170f2:	69fb      	ldr	r3, [r7, #28]
 80170f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80170f8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80170fc:	687b      	ldr	r3, [r7, #4]
 80170fe:	681b      	ldr	r3, [r3, #0]
 8017100:	3308      	adds	r3, #8
 8017102:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8017106:	62fa      	str	r2, [r7, #44]	; 0x2c
 8017108:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801710a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801710c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801710e:	e841 2300 	strex	r3, r2, [r1]
 8017112:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8017114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017116:	2b00      	cmp	r3, #0
 8017118:	d1e3      	bne.n	80170e2 <UART_RxISR_8BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 801711a:	687b      	ldr	r3, [r7, #4]
 801711c:	4a16      	ldr	r2, [pc, #88]	; (8017178 <UART_RxISR_8BIT_FIFOEN+0x368>)
 801711e:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8017120:	687b      	ldr	r3, [r7, #4]
 8017122:	681b      	ldr	r3, [r3, #0]
 8017124:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017126:	68fb      	ldr	r3, [r7, #12]
 8017128:	e853 3f00 	ldrex	r3, [r3]
 801712c:	60bb      	str	r3, [r7, #8]
   return(result);
 801712e:	68bb      	ldr	r3, [r7, #8]
 8017130:	f043 0320 	orr.w	r3, r3, #32
 8017134:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8017138:	687b      	ldr	r3, [r7, #4]
 801713a:	681b      	ldr	r3, [r3, #0]
 801713c:	461a      	mov	r2, r3
 801713e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8017142:	61bb      	str	r3, [r7, #24]
 8017144:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017146:	6979      	ldr	r1, [r7, #20]
 8017148:	69ba      	ldr	r2, [r7, #24]
 801714a:	e841 2300 	strex	r3, r2, [r1]
 801714e:	613b      	str	r3, [r7, #16]
   return(result);
 8017150:	693b      	ldr	r3, [r7, #16]
 8017152:	2b00      	cmp	r3, #0
 8017154:	d1e4      	bne.n	8017120 <UART_RxISR_8BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8017156:	e007      	b.n	8017168 <UART_RxISR_8BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8017158:	687b      	ldr	r3, [r7, #4]
 801715a:	681b      	ldr	r3, [r3, #0]
 801715c:	699a      	ldr	r2, [r3, #24]
 801715e:	687b      	ldr	r3, [r7, #4]
 8017160:	681b      	ldr	r3, [r3, #0]
 8017162:	f042 0208 	orr.w	r2, r2, #8
 8017166:	619a      	str	r2, [r3, #24]
}
 8017168:	bf00      	nop
 801716a:	37b0      	adds	r7, #176	; 0xb0
 801716c:	46bd      	mov	sp, r7
 801716e:	bd80      	pop	{r7, pc}
 8017170:	effffffe 	.word	0xeffffffe
 8017174:	58000c00 	.word	0x58000c00
 8017178:	08016a91 	.word	0x08016a91

0801717c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 801717c:	b580      	push	{r7, lr}
 801717e:	b0ae      	sub	sp, #184	; 0xb8
 8017180:	af00      	add	r7, sp, #0
 8017182:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8017184:	687b      	ldr	r3, [r7, #4]
 8017186:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801718a:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 801718e:	687b      	ldr	r3, [r7, #4]
 8017190:	681b      	ldr	r3, [r3, #0]
 8017192:	69db      	ldr	r3, [r3, #28]
 8017194:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8017198:	687b      	ldr	r3, [r7, #4]
 801719a:	681b      	ldr	r3, [r3, #0]
 801719c:	681b      	ldr	r3, [r3, #0]
 801719e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80171a2:	687b      	ldr	r3, [r7, #4]
 80171a4:	681b      	ldr	r3, [r3, #0]
 80171a6:	689b      	ldr	r3, [r3, #8]
 80171a8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80171ac:	687b      	ldr	r3, [r7, #4]
 80171ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80171b2:	2b22      	cmp	r3, #34	; 0x22
 80171b4:	f040 818a 	bne.w	80174cc <UART_RxISR_16BIT_FIFOEN+0x350>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80171b8:	687b      	ldr	r3, [r7, #4]
 80171ba:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80171be:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80171c2:	e12d      	b.n	8017420 <UART_RxISR_16BIT_FIFOEN+0x2a4>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80171c4:	687b      	ldr	r3, [r7, #4]
 80171c6:	681b      	ldr	r3, [r3, #0]
 80171c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80171ca:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80171ce:	687b      	ldr	r3, [r7, #4]
 80171d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80171d2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80171d6:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 80171da:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 80171de:	4013      	ands	r3, r2
 80171e0:	b29a      	uxth	r2, r3
 80171e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80171e6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80171e8:	687b      	ldr	r3, [r7, #4]
 80171ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80171ec:	1c9a      	adds	r2, r3, #2
 80171ee:	687b      	ldr	r3, [r7, #4]
 80171f0:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80171f2:	687b      	ldr	r3, [r7, #4]
 80171f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80171f8:	b29b      	uxth	r3, r3
 80171fa:	3b01      	subs	r3, #1
 80171fc:	b29a      	uxth	r2, r3
 80171fe:	687b      	ldr	r3, [r7, #4]
 8017200:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8017204:	687b      	ldr	r3, [r7, #4]
 8017206:	681b      	ldr	r3, [r3, #0]
 8017208:	69db      	ldr	r3, [r3, #28]
 801720a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 801720e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8017212:	f003 0307 	and.w	r3, r3, #7
 8017216:	2b00      	cmp	r3, #0
 8017218:	d055      	beq.n	80172c6 <UART_RxISR_16BIT_FIFOEN+0x14a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 801721a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 801721e:	f003 0301 	and.w	r3, r3, #1
 8017222:	2b00      	cmp	r3, #0
 8017224:	d011      	beq.n	801724a <UART_RxISR_16BIT_FIFOEN+0xce>
 8017226:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801722a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801722e:	2b00      	cmp	r3, #0
 8017230:	d00b      	beq.n	801724a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8017232:	687b      	ldr	r3, [r7, #4]
 8017234:	681b      	ldr	r3, [r3, #0]
 8017236:	2201      	movs	r2, #1
 8017238:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 801723a:	687b      	ldr	r3, [r7, #4]
 801723c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8017240:	f043 0201 	orr.w	r2, r3, #1
 8017244:	687b      	ldr	r3, [r7, #4]
 8017246:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801724a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 801724e:	f003 0302 	and.w	r3, r3, #2
 8017252:	2b00      	cmp	r3, #0
 8017254:	d011      	beq.n	801727a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8017256:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 801725a:	f003 0301 	and.w	r3, r3, #1
 801725e:	2b00      	cmp	r3, #0
 8017260:	d00b      	beq.n	801727a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8017262:	687b      	ldr	r3, [r7, #4]
 8017264:	681b      	ldr	r3, [r3, #0]
 8017266:	2202      	movs	r2, #2
 8017268:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 801726a:	687b      	ldr	r3, [r7, #4]
 801726c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8017270:	f043 0204 	orr.w	r2, r3, #4
 8017274:	687b      	ldr	r3, [r7, #4]
 8017276:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801727a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 801727e:	f003 0304 	and.w	r3, r3, #4
 8017282:	2b00      	cmp	r3, #0
 8017284:	d011      	beq.n	80172aa <UART_RxISR_16BIT_FIFOEN+0x12e>
 8017286:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 801728a:	f003 0301 	and.w	r3, r3, #1
 801728e:	2b00      	cmp	r3, #0
 8017290:	d00b      	beq.n	80172aa <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8017292:	687b      	ldr	r3, [r7, #4]
 8017294:	681b      	ldr	r3, [r3, #0]
 8017296:	2204      	movs	r2, #4
 8017298:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 801729a:	687b      	ldr	r3, [r7, #4]
 801729c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80172a0:	f043 0202 	orr.w	r2, r3, #2
 80172a4:	687b      	ldr	r3, [r7, #4]
 80172a6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80172aa:	687b      	ldr	r3, [r7, #4]
 80172ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80172b0:	2b00      	cmp	r3, #0
 80172b2:	d008      	beq.n	80172c6 <UART_RxISR_16BIT_FIFOEN+0x14a>
        {
          /* Non Blocking error : transfer could go on.
          Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 80172b4:	687b      	ldr	r3, [r7, #4]
 80172b6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80172ba:	6878      	ldr	r0, [r7, #4]
 80172bc:	4798      	blx	r3
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80172be:	687b      	ldr	r3, [r7, #4]
 80172c0:	2200      	movs	r2, #0
 80172c2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80172c6:	687b      	ldr	r3, [r7, #4]
 80172c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80172cc:	b29b      	uxth	r3, r3
 80172ce:	2b00      	cmp	r3, #0
 80172d0:	f040 80a6 	bne.w	8017420 <UART_RxISR_16BIT_FIFOEN+0x2a4>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80172d4:	687b      	ldr	r3, [r7, #4]
 80172d6:	681b      	ldr	r3, [r3, #0]
 80172d8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80172da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80172dc:	e853 3f00 	ldrex	r3, [r3]
 80172e0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80172e2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80172e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80172e8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80172ec:	687b      	ldr	r3, [r7, #4]
 80172ee:	681b      	ldr	r3, [r3, #0]
 80172f0:	461a      	mov	r2, r3
 80172f2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80172f6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80172fa:	67fa      	str	r2, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80172fc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80172fe:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8017302:	e841 2300 	strex	r3, r2, [r1]
 8017306:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8017308:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801730a:	2b00      	cmp	r3, #0
 801730c:	d1e2      	bne.n	80172d4 <UART_RxISR_16BIT_FIFOEN+0x158>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801730e:	687b      	ldr	r3, [r7, #4]
 8017310:	681b      	ldr	r3, [r3, #0]
 8017312:	3308      	adds	r3, #8
 8017314:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017316:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8017318:	e853 3f00 	ldrex	r3, [r3]
 801731c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 801731e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8017320:	4b70      	ldr	r3, [pc, #448]	; (80174e4 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8017322:	4013      	ands	r3, r2
 8017324:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8017328:	687b      	ldr	r3, [r7, #4]
 801732a:	681b      	ldr	r3, [r3, #0]
 801732c:	3308      	adds	r3, #8
 801732e:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8017332:	66fa      	str	r2, [r7, #108]	; 0x6c
 8017334:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017336:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8017338:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 801733a:	e841 2300 	strex	r3, r2, [r1]
 801733e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8017340:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8017342:	2b00      	cmp	r3, #0
 8017344:	d1e3      	bne.n	801730e <UART_RxISR_16BIT_FIFOEN+0x192>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8017346:	687b      	ldr	r3, [r7, #4]
 8017348:	2220      	movs	r2, #32
 801734a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801734e:	687b      	ldr	r3, [r7, #4]
 8017350:	2200      	movs	r2, #0
 8017352:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8017354:	687b      	ldr	r3, [r7, #4]
 8017356:	2200      	movs	r2, #0
 8017358:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801735a:	687b      	ldr	r3, [r7, #4]
 801735c:	681b      	ldr	r3, [r3, #0]
 801735e:	4a62      	ldr	r2, [pc, #392]	; (80174e8 <UART_RxISR_16BIT_FIFOEN+0x36c>)
 8017360:	4293      	cmp	r3, r2
 8017362:	d021      	beq.n	80173a8 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8017364:	687b      	ldr	r3, [r7, #4]
 8017366:	681b      	ldr	r3, [r3, #0]
 8017368:	685b      	ldr	r3, [r3, #4]
 801736a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 801736e:	2b00      	cmp	r3, #0
 8017370:	d01a      	beq.n	80173a8 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8017372:	687b      	ldr	r3, [r7, #4]
 8017374:	681b      	ldr	r3, [r3, #0]
 8017376:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017378:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801737a:	e853 3f00 	ldrex	r3, [r3]
 801737e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8017380:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8017382:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8017386:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 801738a:	687b      	ldr	r3, [r7, #4]
 801738c:	681b      	ldr	r3, [r3, #0]
 801738e:	461a      	mov	r2, r3
 8017390:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8017394:	65bb      	str	r3, [r7, #88]	; 0x58
 8017396:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017398:	6d79      	ldr	r1, [r7, #84]	; 0x54
 801739a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801739c:	e841 2300 	strex	r3, r2, [r1]
 80173a0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80173a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80173a4:	2b00      	cmp	r3, #0
 80173a6:	d1e4      	bne.n	8017372 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80173a8:	687b      	ldr	r3, [r7, #4]
 80173aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80173ac:	2b01      	cmp	r3, #1
 80173ae:	d132      	bne.n	8017416 <UART_RxISR_16BIT_FIFOEN+0x29a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80173b0:	687b      	ldr	r3, [r7, #4]
 80173b2:	2200      	movs	r2, #0
 80173b4:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80173b6:	687b      	ldr	r3, [r7, #4]
 80173b8:	681b      	ldr	r3, [r3, #0]
 80173ba:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80173bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80173be:	e853 3f00 	ldrex	r3, [r3]
 80173c2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80173c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80173c6:	f023 0310 	bic.w	r3, r3, #16
 80173ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80173ce:	687b      	ldr	r3, [r7, #4]
 80173d0:	681b      	ldr	r3, [r3, #0]
 80173d2:	461a      	mov	r2, r3
 80173d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80173d8:	647b      	str	r3, [r7, #68]	; 0x44
 80173da:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80173dc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80173de:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80173e0:	e841 2300 	strex	r3, r2, [r1]
 80173e4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80173e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80173e8:	2b00      	cmp	r3, #0
 80173ea:	d1e4      	bne.n	80173b6 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80173ec:	687b      	ldr	r3, [r7, #4]
 80173ee:	681b      	ldr	r3, [r3, #0]
 80173f0:	69db      	ldr	r3, [r3, #28]
 80173f2:	f003 0310 	and.w	r3, r3, #16
 80173f6:	2b10      	cmp	r3, #16
 80173f8:	d103      	bne.n	8017402 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80173fa:	687b      	ldr	r3, [r7, #4]
 80173fc:	681b      	ldr	r3, [r3, #0]
 80173fe:	2210      	movs	r2, #16
 8017400:	621a      	str	r2, [r3, #32]
          }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
 8017402:	687b      	ldr	r3, [r7, #4]
 8017404:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8017408:	687a      	ldr	r2, [r7, #4]
 801740a:	f8b2 205c 	ldrh.w	r2, [r2, #92]	; 0x5c
 801740e:	4611      	mov	r1, r2
 8017410:	6878      	ldr	r0, [r7, #4]
 8017412:	4798      	blx	r3
 8017414:	e004      	b.n	8017420 <UART_RxISR_16BIT_FIFOEN+0x2a4>
        else
        {
          /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
 8017416:	687b      	ldr	r3, [r7, #4]
 8017418:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 801741c:	6878      	ldr	r0, [r7, #4]
 801741e:	4798      	blx	r3
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8017420:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8017424:	2b00      	cmp	r3, #0
 8017426:	d006      	beq.n	8017436 <UART_RxISR_16BIT_FIFOEN+0x2ba>
 8017428:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 801742c:	f003 0320 	and.w	r3, r3, #32
 8017430:	2b00      	cmp	r3, #0
 8017432:	f47f aec7 	bne.w	80171c4 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8017436:	687b      	ldr	r3, [r7, #4]
 8017438:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801743c:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8017440:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8017444:	2b00      	cmp	r3, #0
 8017446:	d049      	beq.n	80174dc <UART_RxISR_16BIT_FIFOEN+0x360>
 8017448:	687b      	ldr	r3, [r7, #4]
 801744a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801744e:	f8b7 208e 	ldrh.w	r2, [r7, #142]	; 0x8e
 8017452:	429a      	cmp	r2, r3
 8017454:	d242      	bcs.n	80174dc <UART_RxISR_16BIT_FIFOEN+0x360>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8017456:	687b      	ldr	r3, [r7, #4]
 8017458:	681b      	ldr	r3, [r3, #0]
 801745a:	3308      	adds	r3, #8
 801745c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801745e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017460:	e853 3f00 	ldrex	r3, [r3]
 8017464:	623b      	str	r3, [r7, #32]
   return(result);
 8017466:	6a3b      	ldr	r3, [r7, #32]
 8017468:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 801746c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8017470:	687b      	ldr	r3, [r7, #4]
 8017472:	681b      	ldr	r3, [r3, #0]
 8017474:	3308      	adds	r3, #8
 8017476:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 801747a:	633a      	str	r2, [r7, #48]	; 0x30
 801747c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801747e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8017480:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017482:	e841 2300 	strex	r3, r2, [r1]
 8017486:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8017488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801748a:	2b00      	cmp	r3, #0
 801748c:	d1e3      	bne.n	8017456 <UART_RxISR_16BIT_FIFOEN+0x2da>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 801748e:	687b      	ldr	r3, [r7, #4]
 8017490:	4a16      	ldr	r2, [pc, #88]	; (80174ec <UART_RxISR_16BIT_FIFOEN+0x370>)
 8017492:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8017494:	687b      	ldr	r3, [r7, #4]
 8017496:	681b      	ldr	r3, [r3, #0]
 8017498:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801749a:	693b      	ldr	r3, [r7, #16]
 801749c:	e853 3f00 	ldrex	r3, [r3]
 80174a0:	60fb      	str	r3, [r7, #12]
   return(result);
 80174a2:	68fb      	ldr	r3, [r7, #12]
 80174a4:	f043 0320 	orr.w	r3, r3, #32
 80174a8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80174ac:	687b      	ldr	r3, [r7, #4]
 80174ae:	681b      	ldr	r3, [r3, #0]
 80174b0:	461a      	mov	r2, r3
 80174b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80174b6:	61fb      	str	r3, [r7, #28]
 80174b8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80174ba:	69b9      	ldr	r1, [r7, #24]
 80174bc:	69fa      	ldr	r2, [r7, #28]
 80174be:	e841 2300 	strex	r3, r2, [r1]
 80174c2:	617b      	str	r3, [r7, #20]
   return(result);
 80174c4:	697b      	ldr	r3, [r7, #20]
 80174c6:	2b00      	cmp	r3, #0
 80174c8:	d1e4      	bne.n	8017494 <UART_RxISR_16BIT_FIFOEN+0x318>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80174ca:	e007      	b.n	80174dc <UART_RxISR_16BIT_FIFOEN+0x360>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80174cc:	687b      	ldr	r3, [r7, #4]
 80174ce:	681b      	ldr	r3, [r3, #0]
 80174d0:	699a      	ldr	r2, [r3, #24]
 80174d2:	687b      	ldr	r3, [r7, #4]
 80174d4:	681b      	ldr	r3, [r3, #0]
 80174d6:	f042 0208 	orr.w	r2, r2, #8
 80174da:	619a      	str	r2, [r3, #24]
}
 80174dc:	bf00      	nop
 80174de:	37b8      	adds	r7, #184	; 0xb8
 80174e0:	46bd      	mov	sp, r7
 80174e2:	bd80      	pop	{r7, pc}
 80174e4:	effffffe 	.word	0xeffffffe
 80174e8:	58000c00 	.word	0x58000c00
 80174ec:	08016c51 	.word	0x08016c51

080174f0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80174f0:	b480      	push	{r7}
 80174f2:	b083      	sub	sp, #12
 80174f4:	af00      	add	r7, sp, #0
 80174f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80174f8:	bf00      	nop
 80174fa:	370c      	adds	r7, #12
 80174fc:	46bd      	mov	sp, r7
 80174fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017502:	4770      	bx	lr

08017504 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8017504:	b480      	push	{r7}
 8017506:	b083      	sub	sp, #12
 8017508:	af00      	add	r7, sp, #0
 801750a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 801750c:	bf00      	nop
 801750e:	370c      	adds	r7, #12
 8017510:	46bd      	mov	sp, r7
 8017512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017516:	4770      	bx	lr

08017518 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8017518:	b480      	push	{r7}
 801751a:	b083      	sub	sp, #12
 801751c:	af00      	add	r7, sp, #0
 801751e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8017520:	bf00      	nop
 8017522:	370c      	adds	r7, #12
 8017524:	46bd      	mov	sp, r7
 8017526:	f85d 7b04 	ldr.w	r7, [sp], #4
 801752a:	4770      	bx	lr

0801752c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 801752c:	b480      	push	{r7}
 801752e:	b085      	sub	sp, #20
 8017530:	af00      	add	r7, sp, #0
 8017532:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8017534:	687b      	ldr	r3, [r7, #4]
 8017536:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 801753a:	2b01      	cmp	r3, #1
 801753c:	d101      	bne.n	8017542 <HAL_UARTEx_DisableFifoMode+0x16>
 801753e:	2302      	movs	r3, #2
 8017540:	e027      	b.n	8017592 <HAL_UARTEx_DisableFifoMode+0x66>
 8017542:	687b      	ldr	r3, [r7, #4]
 8017544:	2201      	movs	r2, #1
 8017546:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801754a:	687b      	ldr	r3, [r7, #4]
 801754c:	2224      	movs	r2, #36	; 0x24
 801754e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8017552:	687b      	ldr	r3, [r7, #4]
 8017554:	681b      	ldr	r3, [r3, #0]
 8017556:	681b      	ldr	r3, [r3, #0]
 8017558:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801755a:	687b      	ldr	r3, [r7, #4]
 801755c:	681b      	ldr	r3, [r3, #0]
 801755e:	681a      	ldr	r2, [r3, #0]
 8017560:	687b      	ldr	r3, [r7, #4]
 8017562:	681b      	ldr	r3, [r3, #0]
 8017564:	f022 0201 	bic.w	r2, r2, #1
 8017568:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801756a:	68fb      	ldr	r3, [r7, #12]
 801756c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8017570:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8017572:	687b      	ldr	r3, [r7, #4]
 8017574:	2200      	movs	r2, #0
 8017576:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8017578:	687b      	ldr	r3, [r7, #4]
 801757a:	681b      	ldr	r3, [r3, #0]
 801757c:	68fa      	ldr	r2, [r7, #12]
 801757e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8017580:	687b      	ldr	r3, [r7, #4]
 8017582:	2220      	movs	r2, #32
 8017584:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8017588:	687b      	ldr	r3, [r7, #4]
 801758a:	2200      	movs	r2, #0
 801758c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8017590:	2300      	movs	r3, #0
}
 8017592:	4618      	mov	r0, r3
 8017594:	3714      	adds	r7, #20
 8017596:	46bd      	mov	sp, r7
 8017598:	f85d 7b04 	ldr.w	r7, [sp], #4
 801759c:	4770      	bx	lr

0801759e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801759e:	b580      	push	{r7, lr}
 80175a0:	b084      	sub	sp, #16
 80175a2:	af00      	add	r7, sp, #0
 80175a4:	6078      	str	r0, [r7, #4]
 80175a6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80175a8:	687b      	ldr	r3, [r7, #4]
 80175aa:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80175ae:	2b01      	cmp	r3, #1
 80175b0:	d101      	bne.n	80175b6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80175b2:	2302      	movs	r3, #2
 80175b4:	e02d      	b.n	8017612 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80175b6:	687b      	ldr	r3, [r7, #4]
 80175b8:	2201      	movs	r2, #1
 80175ba:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80175be:	687b      	ldr	r3, [r7, #4]
 80175c0:	2224      	movs	r2, #36	; 0x24
 80175c2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80175c6:	687b      	ldr	r3, [r7, #4]
 80175c8:	681b      	ldr	r3, [r3, #0]
 80175ca:	681b      	ldr	r3, [r3, #0]
 80175cc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80175ce:	687b      	ldr	r3, [r7, #4]
 80175d0:	681b      	ldr	r3, [r3, #0]
 80175d2:	681a      	ldr	r2, [r3, #0]
 80175d4:	687b      	ldr	r3, [r7, #4]
 80175d6:	681b      	ldr	r3, [r3, #0]
 80175d8:	f022 0201 	bic.w	r2, r2, #1
 80175dc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80175de:	687b      	ldr	r3, [r7, #4]
 80175e0:	681b      	ldr	r3, [r3, #0]
 80175e2:	689b      	ldr	r3, [r3, #8]
 80175e4:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80175e8:	687b      	ldr	r3, [r7, #4]
 80175ea:	681b      	ldr	r3, [r3, #0]
 80175ec:	683a      	ldr	r2, [r7, #0]
 80175ee:	430a      	orrs	r2, r1
 80175f0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80175f2:	6878      	ldr	r0, [r7, #4]
 80175f4:	f000 f850 	bl	8017698 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80175f8:	687b      	ldr	r3, [r7, #4]
 80175fa:	681b      	ldr	r3, [r3, #0]
 80175fc:	68fa      	ldr	r2, [r7, #12]
 80175fe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8017600:	687b      	ldr	r3, [r7, #4]
 8017602:	2220      	movs	r2, #32
 8017604:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8017608:	687b      	ldr	r3, [r7, #4]
 801760a:	2200      	movs	r2, #0
 801760c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8017610:	2300      	movs	r3, #0
}
 8017612:	4618      	mov	r0, r3
 8017614:	3710      	adds	r7, #16
 8017616:	46bd      	mov	sp, r7
 8017618:	bd80      	pop	{r7, pc}

0801761a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801761a:	b580      	push	{r7, lr}
 801761c:	b084      	sub	sp, #16
 801761e:	af00      	add	r7, sp, #0
 8017620:	6078      	str	r0, [r7, #4]
 8017622:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8017624:	687b      	ldr	r3, [r7, #4]
 8017626:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 801762a:	2b01      	cmp	r3, #1
 801762c:	d101      	bne.n	8017632 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 801762e:	2302      	movs	r3, #2
 8017630:	e02d      	b.n	801768e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8017632:	687b      	ldr	r3, [r7, #4]
 8017634:	2201      	movs	r2, #1
 8017636:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801763a:	687b      	ldr	r3, [r7, #4]
 801763c:	2224      	movs	r2, #36	; 0x24
 801763e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8017642:	687b      	ldr	r3, [r7, #4]
 8017644:	681b      	ldr	r3, [r3, #0]
 8017646:	681b      	ldr	r3, [r3, #0]
 8017648:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801764a:	687b      	ldr	r3, [r7, #4]
 801764c:	681b      	ldr	r3, [r3, #0]
 801764e:	681a      	ldr	r2, [r3, #0]
 8017650:	687b      	ldr	r3, [r7, #4]
 8017652:	681b      	ldr	r3, [r3, #0]
 8017654:	f022 0201 	bic.w	r2, r2, #1
 8017658:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 801765a:	687b      	ldr	r3, [r7, #4]
 801765c:	681b      	ldr	r3, [r3, #0]
 801765e:	689b      	ldr	r3, [r3, #8]
 8017660:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8017664:	687b      	ldr	r3, [r7, #4]
 8017666:	681b      	ldr	r3, [r3, #0]
 8017668:	683a      	ldr	r2, [r7, #0]
 801766a:	430a      	orrs	r2, r1
 801766c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801766e:	6878      	ldr	r0, [r7, #4]
 8017670:	f000 f812 	bl	8017698 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8017674:	687b      	ldr	r3, [r7, #4]
 8017676:	681b      	ldr	r3, [r3, #0]
 8017678:	68fa      	ldr	r2, [r7, #12]
 801767a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801767c:	687b      	ldr	r3, [r7, #4]
 801767e:	2220      	movs	r2, #32
 8017680:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8017684:	687b      	ldr	r3, [r7, #4]
 8017686:	2200      	movs	r2, #0
 8017688:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 801768c:	2300      	movs	r3, #0
}
 801768e:	4618      	mov	r0, r3
 8017690:	3710      	adds	r7, #16
 8017692:	46bd      	mov	sp, r7
 8017694:	bd80      	pop	{r7, pc}
	...

08017698 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8017698:	b480      	push	{r7}
 801769a:	b085      	sub	sp, #20
 801769c:	af00      	add	r7, sp, #0
 801769e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80176a0:	687b      	ldr	r3, [r7, #4]
 80176a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80176a4:	2b00      	cmp	r3, #0
 80176a6:	d108      	bne.n	80176ba <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80176a8:	687b      	ldr	r3, [r7, #4]
 80176aa:	2201      	movs	r2, #1
 80176ac:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80176b0:	687b      	ldr	r3, [r7, #4]
 80176b2:	2201      	movs	r2, #1
 80176b4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80176b8:	e031      	b.n	801771e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80176ba:	2310      	movs	r3, #16
 80176bc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80176be:	2310      	movs	r3, #16
 80176c0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80176c2:	687b      	ldr	r3, [r7, #4]
 80176c4:	681b      	ldr	r3, [r3, #0]
 80176c6:	689b      	ldr	r3, [r3, #8]
 80176c8:	0e5b      	lsrs	r3, r3, #25
 80176ca:	b2db      	uxtb	r3, r3
 80176cc:	f003 0307 	and.w	r3, r3, #7
 80176d0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80176d2:	687b      	ldr	r3, [r7, #4]
 80176d4:	681b      	ldr	r3, [r3, #0]
 80176d6:	689b      	ldr	r3, [r3, #8]
 80176d8:	0f5b      	lsrs	r3, r3, #29
 80176da:	b2db      	uxtb	r3, r3
 80176dc:	f003 0307 	and.w	r3, r3, #7
 80176e0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80176e2:	7bbb      	ldrb	r3, [r7, #14]
 80176e4:	7b3a      	ldrb	r2, [r7, #12]
 80176e6:	4911      	ldr	r1, [pc, #68]	; (801772c <UARTEx_SetNbDataToProcess+0x94>)
 80176e8:	5c8a      	ldrb	r2, [r1, r2]
 80176ea:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80176ee:	7b3a      	ldrb	r2, [r7, #12]
 80176f0:	490f      	ldr	r1, [pc, #60]	; (8017730 <UARTEx_SetNbDataToProcess+0x98>)
 80176f2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80176f4:	fb93 f3f2 	sdiv	r3, r3, r2
 80176f8:	b29a      	uxth	r2, r3
 80176fa:	687b      	ldr	r3, [r7, #4]
 80176fc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8017700:	7bfb      	ldrb	r3, [r7, #15]
 8017702:	7b7a      	ldrb	r2, [r7, #13]
 8017704:	4909      	ldr	r1, [pc, #36]	; (801772c <UARTEx_SetNbDataToProcess+0x94>)
 8017706:	5c8a      	ldrb	r2, [r1, r2]
 8017708:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 801770c:	7b7a      	ldrb	r2, [r7, #13]
 801770e:	4908      	ldr	r1, [pc, #32]	; (8017730 <UARTEx_SetNbDataToProcess+0x98>)
 8017710:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8017712:	fb93 f3f2 	sdiv	r3, r3, r2
 8017716:	b29a      	uxth	r2, r3
 8017718:	687b      	ldr	r3, [r7, #4]
 801771a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 801771e:	bf00      	nop
 8017720:	3714      	adds	r7, #20
 8017722:	46bd      	mov	sp, r7
 8017724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017728:	4770      	bx	lr
 801772a:	bf00      	nop
 801772c:	0802e294 	.word	0x0802e294
 8017730:	0802e29c 	.word	0x0802e29c

08017734 <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 8017734:	b580      	push	{r7, lr}
 8017736:	b084      	sub	sp, #16
 8017738:	af00      	add	r7, sp, #0
 801773a:	6078      	str	r0, [r7, #4]
 801773c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801773e:	2300      	movs	r3, #0
 8017740:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 8017742:	6839      	ldr	r1, [r7, #0]
 8017744:	6878      	ldr	r0, [r7, #4]
 8017746:	f001 fd00 	bl	801914a <VL53L0X_get_offset_calibration_data_micro_meter>
 801774a:	4603      	mov	r3, r0
 801774c:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 801774e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8017752:	4618      	mov	r0, r3
 8017754:	3710      	adds	r7, #16
 8017756:	46bd      	mov	sp, r7
 8017758:	bd80      	pop	{r7, pc}

0801775a <VL53L0X_SetDeviceAddress>:

/* End Group PAL General Functions */

/* Group PAL Init Functions */
VL53L0X_Error VL53L0X_SetDeviceAddress(VL53L0X_DEV Dev, uint8_t DeviceAddress)
{
 801775a:	b580      	push	{r7, lr}
 801775c:	b084      	sub	sp, #16
 801775e:	af00      	add	r7, sp, #0
 8017760:	6078      	str	r0, [r7, #4]
 8017762:	460b      	mov	r3, r1
 8017764:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8017766:	2300      	movs	r3, #0
 8017768:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_I2C_SLAVE_DEVICE_ADDRESS,
 801776a:	78fb      	ldrb	r3, [r7, #3]
 801776c:	085b      	lsrs	r3, r3, #1
 801776e:	b2db      	uxtb	r3, r3
 8017770:	461a      	mov	r2, r3
 8017772:	218a      	movs	r1, #138	; 0x8a
 8017774:	6878      	ldr	r0, [r7, #4]
 8017776:	f004 fef7 	bl	801c568 <VL53L0X_WrByte>
 801777a:	4603      	mov	r3, r0
 801777c:	73fb      	strb	r3, [r7, #15]
		DeviceAddress / 2);

	LOG_FUNCTION_END(Status);
	return Status;
 801777e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8017782:	4618      	mov	r0, r3
 8017784:	3710      	adds	r7, #16
 8017786:	46bd      	mov	sp, r7
 8017788:	bd80      	pop	{r7, pc}
	...

0801778c <VL53L0X_DataInit>:

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 801778c:	b5b0      	push	{r4, r5, r7, lr}
 801778e:	b096      	sub	sp, #88	; 0x58
 8017790:	af00      	add	r7, sp, #0
 8017792:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8017794:	2300      	movs	r3, #0
 8017796:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 801779a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 801779e:	2b00      	cmp	r3, #0
 80177a0:	d107      	bne.n	80177b2 <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 80177a2:	2200      	movs	r2, #0
 80177a4:	2188      	movs	r1, #136	; 0x88
 80177a6:	6878      	ldr	r0, [r7, #4]
 80177a8:	f004 fede 	bl	801c568 <VL53L0X_WrByte>
 80177ac:	4603      	mov	r3, r0
 80177ae:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 80177b2:	687b      	ldr	r3, [r7, #4]
 80177b4:	2200      	movs	r2, #0
 80177b6:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 80177ba:	687b      	ldr	r3, [r7, #4]
 80177bc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80177c0:	f8a3 2152 	strh.w	r2, [r3, #338]	; 0x152

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 80177c4:	687b      	ldr	r3, [r7, #4]
 80177c6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80177ca:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 80177ce:	687b      	ldr	r3, [r7, #4]
 80177d0:	4a9e      	ldr	r2, [pc, #632]	; (8017a4c <VL53L0X_DataInit+0x2c0>)
 80177d2:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 80177d6:	687b      	ldr	r3, [r7, #4]
 80177d8:	4a9d      	ldr	r2, [pc, #628]	; (8017a50 <VL53L0X_DataInit+0x2c4>)
 80177da:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 80177de:	687b      	ldr	r3, [r7, #4]
 80177e0:	2200      	movs	r2, #0
 80177e2:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 80177e4:	f107 0310 	add.w	r3, r7, #16
 80177e8:	4619      	mov	r1, r3
 80177ea:	6878      	ldr	r0, [r7, #4]
 80177ec:	f000 fab4 	bl	8017d58 <VL53L0X_GetDeviceParameters>
 80177f0:	4603      	mov	r3, r0
 80177f2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (Status == VL53L0X_ERROR_NONE) {
 80177f6:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80177fa:	2b00      	cmp	r3, #0
 80177fc:	d112      	bne.n	8017824 <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 80177fe:	2300      	movs	r3, #0
 8017800:	743b      	strb	r3, [r7, #16]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 8017802:	2300      	movs	r3, #0
 8017804:	747b      	strb	r3, [r7, #17]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8017806:	687b      	ldr	r3, [r7, #4]
 8017808:	f103 0410 	add.w	r4, r3, #16
 801780c:	f107 0510 	add.w	r5, r7, #16
 8017810:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017812:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8017814:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017816:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8017818:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801781a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801781c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8017820:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 8017824:	687b      	ldr	r3, [r7, #4]
 8017826:	2264      	movs	r2, #100	; 0x64
 8017828:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 801782c:	687b      	ldr	r3, [r7, #4]
 801782e:	f44f 7261 	mov.w	r2, #900	; 0x384
 8017832:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 8017836:	687b      	ldr	r3, [r7, #4]
 8017838:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 801783c:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 8017840:	687b      	ldr	r3, [r7, #4]
 8017842:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8017846:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 801784a:	687b      	ldr	r3, [r7, #4]
 801784c:	2201      	movs	r2, #1
 801784e:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8017852:	2201      	movs	r2, #1
 8017854:	2180      	movs	r1, #128	; 0x80
 8017856:	6878      	ldr	r0, [r7, #4]
 8017858:	f004 fe86 	bl	801c568 <VL53L0X_WrByte>
 801785c:	4603      	mov	r3, r0
 801785e:	461a      	mov	r2, r3
 8017860:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8017864:	4313      	orrs	r3, r2
 8017866:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 801786a:	2201      	movs	r2, #1
 801786c:	21ff      	movs	r1, #255	; 0xff
 801786e:	6878      	ldr	r0, [r7, #4]
 8017870:	f004 fe7a 	bl	801c568 <VL53L0X_WrByte>
 8017874:	4603      	mov	r3, r0
 8017876:	461a      	mov	r2, r3
 8017878:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801787c:	4313      	orrs	r3, r2
 801787e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8017882:	2200      	movs	r2, #0
 8017884:	2100      	movs	r1, #0
 8017886:	6878      	ldr	r0, [r7, #4]
 8017888:	f004 fe6e 	bl	801c568 <VL53L0X_WrByte>
 801788c:	4603      	mov	r3, r0
 801788e:	461a      	mov	r2, r3
 8017890:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8017894:	4313      	orrs	r3, r2
 8017896:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 801789a:	f107 030f 	add.w	r3, r7, #15
 801789e:	461a      	mov	r2, r3
 80178a0:	2191      	movs	r1, #145	; 0x91
 80178a2:	6878      	ldr	r0, [r7, #4]
 80178a4:	f004 fee2 	bl	801c66c <VL53L0X_RdByte>
 80178a8:	4603      	mov	r3, r0
 80178aa:	461a      	mov	r2, r3
 80178ac:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80178b0:	4313      	orrs	r3, r2
 80178b2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	PALDevDataSet(Dev, StopVariable, StopVariable);
 80178b6:	7bfa      	ldrb	r2, [r7, #15]
 80178b8:	687b      	ldr	r3, [r7, #4]
 80178ba:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 80178be:	2201      	movs	r2, #1
 80178c0:	2100      	movs	r1, #0
 80178c2:	6878      	ldr	r0, [r7, #4]
 80178c4:	f004 fe50 	bl	801c568 <VL53L0X_WrByte>
 80178c8:	4603      	mov	r3, r0
 80178ca:	461a      	mov	r2, r3
 80178cc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80178d0:	4313      	orrs	r3, r2
 80178d2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80178d6:	2200      	movs	r2, #0
 80178d8:	21ff      	movs	r1, #255	; 0xff
 80178da:	6878      	ldr	r0, [r7, #4]
 80178dc:	f004 fe44 	bl	801c568 <VL53L0X_WrByte>
 80178e0:	4603      	mov	r3, r0
 80178e2:	461a      	mov	r2, r3
 80178e4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80178e8:	4313      	orrs	r3, r2
 80178ea:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 80178ee:	2200      	movs	r2, #0
 80178f0:	2180      	movs	r1, #128	; 0x80
 80178f2:	6878      	ldr	r0, [r7, #4]
 80178f4:	f004 fe38 	bl	801c568 <VL53L0X_WrByte>
 80178f8:	4603      	mov	r3, r0
 80178fa:	461a      	mov	r2, r3
 80178fc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8017900:	4313      	orrs	r3, r2
 8017902:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8017906:	2300      	movs	r3, #0
 8017908:	653b      	str	r3, [r7, #80]	; 0x50
 801790a:	e014      	b.n	8017936 <VL53L0X_DataInit+0x1aa>
		if (Status == VL53L0X_ERROR_NONE)
 801790c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8017910:	2b00      	cmp	r3, #0
 8017912:	d114      	bne.n	801793e <VL53L0X_DataInit+0x1b2>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 8017914:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017916:	b29b      	uxth	r3, r3
 8017918:	2201      	movs	r2, #1
 801791a:	4619      	mov	r1, r3
 801791c:	6878      	ldr	r0, [r7, #4]
 801791e:	f000 fd25 	bl	801836c <VL53L0X_SetLimitCheckEnable>
 8017922:	4603      	mov	r3, r0
 8017924:	461a      	mov	r2, r3
 8017926:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801792a:	4313      	orrs	r3, r2
 801792c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8017930:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017932:	3301      	adds	r3, #1
 8017934:	653b      	str	r3, [r7, #80]	; 0x50
 8017936:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017938:	2b05      	cmp	r3, #5
 801793a:	dde7      	ble.n	801790c <VL53L0X_DataInit+0x180>
 801793c:	e000      	b.n	8017940 <VL53L0X_DataInit+0x1b4>
		else
			break;
 801793e:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 8017940:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8017944:	2b00      	cmp	r3, #0
 8017946:	d107      	bne.n	8017958 <VL53L0X_DataInit+0x1cc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8017948:	2200      	movs	r2, #0
 801794a:	2102      	movs	r1, #2
 801794c:	6878      	ldr	r0, [r7, #4]
 801794e:	f000 fd0d 	bl	801836c <VL53L0X_SetLimitCheckEnable>
 8017952:	4603      	mov	r3, r0
 8017954:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8017958:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 801795c:	2b00      	cmp	r3, #0
 801795e:	d107      	bne.n	8017970 <VL53L0X_DataInit+0x1e4>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8017960:	2200      	movs	r2, #0
 8017962:	2103      	movs	r1, #3
 8017964:	6878      	ldr	r0, [r7, #4]
 8017966:	f000 fd01 	bl	801836c <VL53L0X_SetLimitCheckEnable>
 801796a:	4603      	mov	r3, r0
 801796c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8017970:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8017974:	2b00      	cmp	r3, #0
 8017976:	d107      	bne.n	8017988 <VL53L0X_DataInit+0x1fc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8017978:	2200      	movs	r2, #0
 801797a:	2104      	movs	r1, #4
 801797c:	6878      	ldr	r0, [r7, #4]
 801797e:	f000 fcf5 	bl	801836c <VL53L0X_SetLimitCheckEnable>
 8017982:	4603      	mov	r3, r0
 8017984:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8017988:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 801798c:	2b00      	cmp	r3, #0
 801798e:	d107      	bne.n	80179a0 <VL53L0X_DataInit+0x214>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8017990:	2200      	movs	r2, #0
 8017992:	2105      	movs	r1, #5
 8017994:	6878      	ldr	r0, [r7, #4]
 8017996:	f000 fce9 	bl	801836c <VL53L0X_SetLimitCheckEnable>
 801799a:	4603      	mov	r3, r0
 801799c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 80179a0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80179a4:	2b00      	cmp	r3, #0
 80179a6:	d108      	bne.n	80179ba <VL53L0X_DataInit+0x22e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 80179a8:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 80179ac:	2100      	movs	r1, #0
 80179ae:	6878      	ldr	r0, [r7, #4]
 80179b0:	f000 fd8c 	bl	80184cc <VL53L0X_SetLimitCheckValue>
 80179b4:	4603      	mov	r3, r0
 80179b6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80179ba:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80179be:	2b00      	cmp	r3, #0
 80179c0:	d108      	bne.n	80179d4 <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 80179c2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80179c6:	2101      	movs	r1, #1
 80179c8:	6878      	ldr	r0, [r7, #4]
 80179ca:	f000 fd7f 	bl	80184cc <VL53L0X_SetLimitCheckValue>
 80179ce:	4603      	mov	r3, r0
 80179d0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80179d4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80179d8:	2b00      	cmp	r3, #0
 80179da:	d108      	bne.n	80179ee <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 80179dc:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 80179e0:	2102      	movs	r1, #2
 80179e2:	6878      	ldr	r0, [r7, #4]
 80179e4:	f000 fd72 	bl	80184cc <VL53L0X_SetLimitCheckValue>
 80179e8:	4603      	mov	r3, r0
 80179ea:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80179ee:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80179f2:	2b00      	cmp	r3, #0
 80179f4:	d107      	bne.n	8017a06 <VL53L0X_DataInit+0x27a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 80179f6:	2200      	movs	r2, #0
 80179f8:	2103      	movs	r1, #3
 80179fa:	6878      	ldr	r0, [r7, #4]
 80179fc:	f000 fd66 	bl	80184cc <VL53L0X_SetLimitCheckValue>
 8017a00:	4603      	mov	r3, r0
 8017a02:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8017a06:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8017a0a:	2b00      	cmp	r3, #0
 8017a0c:	d10f      	bne.n	8017a2e <VL53L0X_DataInit+0x2a2>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 8017a0e:	687b      	ldr	r3, [r7, #4]
 8017a10:	22ff      	movs	r2, #255	; 0xff
 8017a12:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8017a16:	22ff      	movs	r2, #255	; 0xff
 8017a18:	2101      	movs	r1, #1
 8017a1a:	6878      	ldr	r0, [r7, #4]
 8017a1c:	f004 fda4 	bl	801c568 <VL53L0X_WrByte>
 8017a20:	4603      	mov	r3, r0
 8017a22:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 8017a26:	687b      	ldr	r3, [r7, #4]
 8017a28:	2201      	movs	r2, #1
 8017a2a:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 8017a2e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8017a32:	2b00      	cmp	r3, #0
 8017a34:	d103      	bne.n	8017a3e <VL53L0X_DataInit+0x2b2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 8017a36:	687b      	ldr	r3, [r7, #4]
 8017a38:	2200      	movs	r2, #0
 8017a3a:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 8017a3e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 8017a42:	4618      	mov	r0, r3
 8017a44:	3758      	adds	r7, #88	; 0x58
 8017a46:	46bd      	mov	sp, r7
 8017a48:	bdb0      	pop	{r4, r5, r7, pc}
 8017a4a:	bf00      	nop
 8017a4c:	00016b85 	.word	0x00016b85
 8017a50:	000970a4 	.word	0x000970a4

08017a54 <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 8017a54:	b5b0      	push	{r4, r5, r7, lr}
 8017a56:	b09e      	sub	sp, #120	; 0x78
 8017a58:	af02      	add	r7, sp, #8
 8017a5a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8017a5c:	2300      	movs	r3, #0
 8017a5e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 8017a62:	f107 031c 	add.w	r3, r7, #28
 8017a66:	2240      	movs	r2, #64	; 0x40
 8017a68:	2100      	movs	r1, #0
 8017a6a:	4618      	mov	r0, r3
 8017a6c:	f011 fb42 	bl	80290f4 <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 8017a70:	2300      	movs	r3, #0
 8017a72:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 8017a74:	2300      	movs	r3, #0
 8017a76:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 8017a78:	2300      	movs	r3, #0
 8017a7a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	uint32_t count = 0;
 8017a7e:	2300      	movs	r3, #0
 8017a80:	663b      	str	r3, [r7, #96]	; 0x60
	uint8_t isApertureSpads = 0;
 8017a82:	2300      	movs	r3, #0
 8017a84:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 8017a86:	2300      	movs	r3, #0
 8017a88:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 8017a8a:	2300      	movs	r3, #0
 8017a8c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 8017a90:	2101      	movs	r1, #1
 8017a92:	6878      	ldr	r0, [r7, #4]
 8017a94:	f002 faaf 	bl	8019ff6 <VL53L0X_get_info_from_device>
 8017a98:	4603      	mov	r3, r0
 8017a9a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8017a9e:	687b      	ldr	r3, [r7, #4]
 8017aa0:	f893 3113 	ldrb.w	r3, [r3, #275]	; 0x113
 8017aa4:	663b      	str	r3, [r7, #96]	; 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8017aa6:	687b      	ldr	r3, [r7, #4]
 8017aa8:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
 8017aac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 8017ab0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8017ab4:	2b01      	cmp	r3, #1
 8017ab6:	d80d      	bhi.n	8017ad4 <VL53L0X_StaticInit+0x80>
 8017ab8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8017abc:	2b01      	cmp	r3, #1
 8017abe:	d102      	bne.n	8017ac6 <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 8017ac0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8017ac2:	2b20      	cmp	r3, #32
 8017ac4:	d806      	bhi.n	8017ad4 <VL53L0X_StaticInit+0x80>
 8017ac6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8017aca:	2b00      	cmp	r3, #0
 8017acc:	d10e      	bne.n	8017aec <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 8017ace:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8017ad0:	2b0c      	cmp	r3, #12
 8017ad2:	d90b      	bls.n	8017aec <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 8017ad4:	f107 0218 	add.w	r2, r7, #24
 8017ad8:	f107 0314 	add.w	r3, r7, #20
 8017adc:	4619      	mov	r1, r3
 8017ade:	6878      	ldr	r0, [r7, #4]
 8017ae0:	f001 fd2e 	bl	8019540 <VL53L0X_perform_ref_spad_management>
 8017ae4:	4603      	mov	r3, r0
 8017ae6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8017aea:	e009      	b.n	8017b00 <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 8017aec:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8017af0:	461a      	mov	r2, r3
 8017af2:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8017af4:	6878      	ldr	r0, [r7, #4]
 8017af6:	f001 ff2f 	bl	8019958 <VL53L0X_set_reference_spads>
 8017afa:	4603      	mov	r3, r0
 8017afc:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 8017b00:	4b94      	ldr	r3, [pc, #592]	; (8017d54 <VL53L0X_StaticInit+0x300>)
 8017b02:	66bb      	str	r3, [r7, #104]	; 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 8017b04:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8017b08:	2b00      	cmp	r3, #0
 8017b0a:	d10f      	bne.n	8017b2c <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 8017b0c:	687b      	ldr	r3, [r7, #4]
 8017b0e:	f893 3150 	ldrb.w	r3, [r3, #336]	; 0x150
 8017b12:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 8017b16:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8017b1a:	2b00      	cmp	r3, #0
 8017b1c:	d104      	bne.n	8017b28 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 8017b1e:	687b      	ldr	r3, [r7, #4]
 8017b20:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8017b24:	66bb      	str	r3, [r7, #104]	; 0x68
 8017b26:	e001      	b.n	8017b2c <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 8017b28:	4b8a      	ldr	r3, [pc, #552]	; (8017d54 <VL53L0X_StaticInit+0x300>)
 8017b2a:	66bb      	str	r3, [r7, #104]	; 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 8017b2c:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8017b30:	2b00      	cmp	r3, #0
 8017b32:	d106      	bne.n	8017b42 <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 8017b34:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8017b36:	6878      	ldr	r0, [r7, #4]
 8017b38:	f003 fe00 	bl	801b73c <VL53L0X_load_tuning_settings>
 8017b3c:	4603      	mov	r3, r0
 8017b3e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 8017b42:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8017b46:	2b00      	cmp	r3, #0
 8017b48:	d10a      	bne.n	8017b60 <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 8017b4a:	2300      	movs	r3, #0
 8017b4c:	9300      	str	r3, [sp, #0]
 8017b4e:	2304      	movs	r3, #4
 8017b50:	2200      	movs	r2, #0
 8017b52:	2100      	movs	r1, #0
 8017b54:	6878      	ldr	r0, [r7, #4]
 8017b56:	f001 f929 	bl	8018dac <VL53L0X_SetGpioConfig>
 8017b5a:	4603      	mov	r3, r0
 8017b5c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8017b60:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8017b64:	2b00      	cmp	r3, #0
 8017b66:	d121      	bne.n	8017bac <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8017b68:	2201      	movs	r2, #1
 8017b6a:	21ff      	movs	r1, #255	; 0xff
 8017b6c:	6878      	ldr	r0, [r7, #4]
 8017b6e:	f004 fcfb 	bl	801c568 <VL53L0X_WrByte>
 8017b72:	4603      	mov	r3, r0
 8017b74:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8017b78:	f107 031a 	add.w	r3, r7, #26
 8017b7c:	461a      	mov	r2, r3
 8017b7e:	2184      	movs	r1, #132	; 0x84
 8017b80:	6878      	ldr	r0, [r7, #4]
 8017b82:	f004 fd9d 	bl	801c6c0 <VL53L0X_RdWord>
 8017b86:	4603      	mov	r3, r0
 8017b88:	461a      	mov	r2, r3
 8017b8a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8017b8e:	4313      	orrs	r3, r2
 8017b90:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8017b94:	2200      	movs	r2, #0
 8017b96:	21ff      	movs	r1, #255	; 0xff
 8017b98:	6878      	ldr	r0, [r7, #4]
 8017b9a:	f004 fce5 	bl	801c568 <VL53L0X_WrByte>
 8017b9e:	4603      	mov	r3, r0
 8017ba0:	461a      	mov	r2, r3
 8017ba2:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8017ba6:	4313      	orrs	r3, r2
 8017ba8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8017bac:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8017bb0:	2b00      	cmp	r3, #0
 8017bb2:	d105      	bne.n	8017bc0 <VL53L0X_StaticInit+0x16c>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 8017bb4:	8b7b      	ldrh	r3, [r7, #26]
 8017bb6:	011b      	lsls	r3, r3, #4
 8017bb8:	461a      	mov	r2, r3
 8017bba:	687b      	ldr	r3, [r7, #4]
 8017bbc:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 8017bc0:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8017bc4:	2b00      	cmp	r3, #0
 8017bc6:	d108      	bne.n	8017bda <VL53L0X_StaticInit+0x186>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8017bc8:	f107 031c 	add.w	r3, r7, #28
 8017bcc:	4619      	mov	r1, r3
 8017bce:	6878      	ldr	r0, [r7, #4]
 8017bd0:	f000 f8c2 	bl	8017d58 <VL53L0X_GetDeviceParameters>
 8017bd4:	4603      	mov	r3, r0
 8017bd6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 8017bda:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8017bde:	2b00      	cmp	r3, #0
 8017be0:	d110      	bne.n	8017c04 <VL53L0X_StaticInit+0x1b0>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 8017be2:	f107 0319 	add.w	r3, r7, #25
 8017be6:	4619      	mov	r1, r3
 8017be8:	6878      	ldr	r0, [r7, #4]
 8017bea:	f000 f984 	bl	8017ef6 <VL53L0X_GetFractionEnable>
 8017bee:	4603      	mov	r3, r0
 8017bf0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 8017bf4:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8017bf8:	2b00      	cmp	r3, #0
 8017bfa:	d103      	bne.n	8017c04 <VL53L0X_StaticInit+0x1b0>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 8017bfc:	7e7a      	ldrb	r2, [r7, #25]
 8017bfe:	687b      	ldr	r3, [r7, #4]
 8017c00:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 8017c04:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8017c08:	2b00      	cmp	r3, #0
 8017c0a:	d10e      	bne.n	8017c2a <VL53L0X_StaticInit+0x1d6>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8017c0c:	687b      	ldr	r3, [r7, #4]
 8017c0e:	f103 0410 	add.w	r4, r3, #16
 8017c12:	f107 051c 	add.w	r5, r7, #28
 8017c16:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017c18:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8017c1a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017c1c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8017c1e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017c20:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8017c22:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8017c26:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 8017c2a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8017c2e:	2b00      	cmp	r3, #0
 8017c30:	d111      	bne.n	8017c56 <VL53L0X_StaticInit+0x202>
		Status = VL53L0X_RdByte(Dev,
 8017c32:	f107 0319 	add.w	r3, r7, #25
 8017c36:	461a      	mov	r2, r3
 8017c38:	2101      	movs	r1, #1
 8017c3a:	6878      	ldr	r0, [r7, #4]
 8017c3c:	f004 fd16 	bl	801c66c <VL53L0X_RdByte>
 8017c40:	4603      	mov	r3, r0
 8017c42:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 8017c46:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8017c4a:	2b00      	cmp	r3, #0
 8017c4c:	d103      	bne.n	8017c56 <VL53L0X_StaticInit+0x202>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 8017c4e:	7e7a      	ldrb	r2, [r7, #25]
 8017c50:	687b      	ldr	r3, [r7, #4]
 8017c52:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 8017c56:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8017c5a:	2b00      	cmp	r3, #0
 8017c5c:	d107      	bne.n	8017c6e <VL53L0X_StaticInit+0x21a>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8017c5e:	2200      	movs	r2, #0
 8017c60:	2100      	movs	r1, #0
 8017c62:	6878      	ldr	r0, [r7, #4]
 8017c64:	f000 f9bc 	bl	8017fe0 <VL53L0X_SetSequenceStepEnable>
 8017c68:	4603      	mov	r3, r0
 8017c6a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8017c6e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8017c72:	2b00      	cmp	r3, #0
 8017c74:	d107      	bne.n	8017c86 <VL53L0X_StaticInit+0x232>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8017c76:	2200      	movs	r2, #0
 8017c78:	2102      	movs	r1, #2
 8017c7a:	6878      	ldr	r0, [r7, #4]
 8017c7c:	f000 f9b0 	bl	8017fe0 <VL53L0X_SetSequenceStepEnable>
 8017c80:	4603      	mov	r3, r0
 8017c82:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 8017c86:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8017c8a:	2b00      	cmp	r3, #0
 8017c8c:	d103      	bne.n	8017c96 <VL53L0X_StaticInit+0x242>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8017c8e:	687b      	ldr	r3, [r7, #4]
 8017c90:	2203      	movs	r2, #3
 8017c92:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8017c96:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8017c9a:	2b00      	cmp	r3, #0
 8017c9c:	d109      	bne.n	8017cb2 <VL53L0X_StaticInit+0x25e>
		Status = VL53L0X_GetVcselPulsePeriod(
 8017c9e:	f107 0313 	add.w	r3, r7, #19
 8017ca2:	461a      	mov	r2, r3
 8017ca4:	2100      	movs	r1, #0
 8017ca6:	6878      	ldr	r0, [r7, #4]
 8017ca8:	f000 f982 	bl	8017fb0 <VL53L0X_GetVcselPulsePeriod>
 8017cac:	4603      	mov	r3, r0
 8017cae:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8017cb2:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8017cb6:	2b00      	cmp	r3, #0
 8017cb8:	d103      	bne.n	8017cc2 <VL53L0X_StaticInit+0x26e>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8017cba:	7cfa      	ldrb	r2, [r7, #19]
 8017cbc:	687b      	ldr	r3, [r7, #4]
 8017cbe:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8017cc2:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8017cc6:	2b00      	cmp	r3, #0
 8017cc8:	d109      	bne.n	8017cde <VL53L0X_StaticInit+0x28a>
		Status = VL53L0X_GetVcselPulsePeriod(
 8017cca:	f107 0313 	add.w	r3, r7, #19
 8017cce:	461a      	mov	r2, r3
 8017cd0:	2101      	movs	r1, #1
 8017cd2:	6878      	ldr	r0, [r7, #4]
 8017cd4:	f000 f96c 	bl	8017fb0 <VL53L0X_GetVcselPulsePeriod>
 8017cd8:	4603      	mov	r3, r0
 8017cda:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8017cde:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8017ce2:	2b00      	cmp	r3, #0
 8017ce4:	d103      	bne.n	8017cee <VL53L0X_StaticInit+0x29a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8017ce6:	7cfa      	ldrb	r2, [r7, #19]
 8017ce8:	687b      	ldr	r3, [r7, #4]
 8017cea:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8017cee:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8017cf2:	2b00      	cmp	r3, #0
 8017cf4:	d109      	bne.n	8017d0a <VL53L0X_StaticInit+0x2b6>
		Status = get_sequence_step_timeout(
 8017cf6:	f107 030c 	add.w	r3, r7, #12
 8017cfa:	461a      	mov	r2, r3
 8017cfc:	2103      	movs	r1, #3
 8017cfe:	6878      	ldr	r0, [r7, #4]
 8017d00:	f002 fefa 	bl	801aaf8 <get_sequence_step_timeout>
 8017d04:	4603      	mov	r3, r0
 8017d06:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8017d0a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8017d0e:	2b00      	cmp	r3, #0
 8017d10:	d103      	bne.n	8017d1a <VL53L0X_StaticInit+0x2c6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8017d12:	68fa      	ldr	r2, [r7, #12]
 8017d14:	687b      	ldr	r3, [r7, #4]
 8017d16:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8017d1a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8017d1e:	2b00      	cmp	r3, #0
 8017d20:	d109      	bne.n	8017d36 <VL53L0X_StaticInit+0x2e2>
		Status = get_sequence_step_timeout(
 8017d22:	f107 030c 	add.w	r3, r7, #12
 8017d26:	461a      	mov	r2, r3
 8017d28:	2104      	movs	r1, #4
 8017d2a:	6878      	ldr	r0, [r7, #4]
 8017d2c:	f002 fee4 	bl	801aaf8 <get_sequence_step_timeout>
 8017d30:	4603      	mov	r3, r0
 8017d32:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8017d36:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8017d3a:	2b00      	cmp	r3, #0
 8017d3c:	d103      	bne.n	8017d46 <VL53L0X_StaticInit+0x2f2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8017d3e:	68fa      	ldr	r2, [r7, #12]
 8017d40:	687b      	ldr	r3, [r7, #4]
 8017d42:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8017d46:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
}
 8017d4a:	4618      	mov	r0, r3
 8017d4c:	3770      	adds	r7, #112	; 0x70
 8017d4e:	46bd      	mov	sp, r7
 8017d50:	bdb0      	pop	{r4, r5, r7, pc}
 8017d52:	bf00      	nop
 8017d54:	24000508 	.word	0x24000508

08017d58 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 8017d58:	b580      	push	{r7, lr}
 8017d5a:	b084      	sub	sp, #16
 8017d5c:	af00      	add	r7, sp, #0
 8017d5e:	6078      	str	r0, [r7, #4]
 8017d60:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8017d62:	2300      	movs	r3, #0
 8017d64:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 8017d66:	683b      	ldr	r3, [r7, #0]
 8017d68:	4619      	mov	r1, r3
 8017d6a:	6878      	ldr	r0, [r7, #4]
 8017d6c:	f000 f8b0 	bl	8017ed0 <VL53L0X_GetDeviceMode>
 8017d70:	4603      	mov	r3, r0
 8017d72:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8017d74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017d78:	2b00      	cmp	r3, #0
 8017d7a:	d107      	bne.n	8017d8c <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 8017d7c:	683b      	ldr	r3, [r7, #0]
 8017d7e:	3308      	adds	r3, #8
 8017d80:	4619      	mov	r1, r3
 8017d82:	6878      	ldr	r0, [r7, #4]
 8017d84:	f000 fa76 	bl	8018274 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 8017d88:	4603      	mov	r3, r0
 8017d8a:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 8017d8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017d90:	2b00      	cmp	r3, #0
 8017d92:	d102      	bne.n	8017d9a <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 8017d94:	683b      	ldr	r3, [r7, #0]
 8017d96:	2200      	movs	r2, #0
 8017d98:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 8017d9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017d9e:	2b00      	cmp	r3, #0
 8017da0:	d107      	bne.n	8017db2 <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 8017da2:	683b      	ldr	r3, [r7, #0]
 8017da4:	3310      	adds	r3, #16
 8017da6:	4619      	mov	r1, r3
 8017da8:	6878      	ldr	r0, [r7, #4]
 8017daa:	f000 faac 	bl	8018306 <VL53L0X_GetXTalkCompensationRateMegaCps>
 8017dae:	4603      	mov	r3, r0
 8017db0:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 8017db2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017db6:	2b00      	cmp	r3, #0
 8017db8:	d107      	bne.n	8017dca <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 8017dba:	683b      	ldr	r3, [r7, #0]
 8017dbc:	3314      	adds	r3, #20
 8017dbe:	4619      	mov	r1, r3
 8017dc0:	6878      	ldr	r0, [r7, #4]
 8017dc2:	f7ff fcb7 	bl	8017734 <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 8017dc6:	4603      	mov	r3, r0
 8017dc8:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 8017dca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017dce:	2b00      	cmp	r3, #0
 8017dd0:	d134      	bne.n	8017e3c <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8017dd2:	2300      	movs	r3, #0
 8017dd4:	60bb      	str	r3, [r7, #8]
 8017dd6:	e02a      	b.n	8017e2e <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8017dd8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017ddc:	2b00      	cmp	r3, #0
 8017dde:	d12a      	bne.n	8017e36 <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 8017de0:	68bb      	ldr	r3, [r7, #8]
 8017de2:	b299      	uxth	r1, r3
 8017de4:	68bb      	ldr	r3, [r7, #8]
 8017de6:	3308      	adds	r3, #8
 8017de8:	009b      	lsls	r3, r3, #2
 8017dea:	683a      	ldr	r2, [r7, #0]
 8017dec:	4413      	add	r3, r2
 8017dee:	3304      	adds	r3, #4
 8017df0:	461a      	mov	r2, r3
 8017df2:	6878      	ldr	r0, [r7, #4]
 8017df4:	f000 fbcc 	bl	8018590 <VL53L0X_GetLimitCheckValue>
 8017df8:	4603      	mov	r3, r0
 8017dfa:	461a      	mov	r2, r3
 8017dfc:	7bfb      	ldrb	r3, [r7, #15]
 8017dfe:	4313      	orrs	r3, r2
 8017e00:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8017e02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017e06:	2b00      	cmp	r3, #0
 8017e08:	d117      	bne.n	8017e3a <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 8017e0a:	68bb      	ldr	r3, [r7, #8]
 8017e0c:	b299      	uxth	r1, r3
 8017e0e:	68bb      	ldr	r3, [r7, #8]
 8017e10:	3318      	adds	r3, #24
 8017e12:	683a      	ldr	r2, [r7, #0]
 8017e14:	4413      	add	r3, r2
 8017e16:	461a      	mov	r2, r3
 8017e18:	6878      	ldr	r0, [r7, #4]
 8017e1a:	f000 fb33 	bl	8018484 <VL53L0X_GetLimitCheckEnable>
 8017e1e:	4603      	mov	r3, r0
 8017e20:	461a      	mov	r2, r3
 8017e22:	7bfb      	ldrb	r3, [r7, #15]
 8017e24:	4313      	orrs	r3, r2
 8017e26:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8017e28:	68bb      	ldr	r3, [r7, #8]
 8017e2a:	3301      	adds	r3, #1
 8017e2c:	60bb      	str	r3, [r7, #8]
 8017e2e:	68bb      	ldr	r3, [r7, #8]
 8017e30:	2b05      	cmp	r3, #5
 8017e32:	ddd1      	ble.n	8017dd8 <VL53L0X_GetDeviceParameters+0x80>
 8017e34:	e002      	b.n	8017e3c <VL53L0X_GetDeviceParameters+0xe4>
				break;
 8017e36:	bf00      	nop
 8017e38:	e000      	b.n	8017e3c <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 8017e3a:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8017e3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017e40:	2b00      	cmp	r3, #0
 8017e42:	d107      	bne.n	8017e54 <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 8017e44:	683b      	ldr	r3, [r7, #0]
 8017e46:	333c      	adds	r3, #60	; 0x3c
 8017e48:	4619      	mov	r1, r3
 8017e4a:	6878      	ldr	r0, [r7, #4]
 8017e4c:	f000 fc2e 	bl	80186ac <VL53L0X_GetWrapAroundCheckEnable>
 8017e50:	4603      	mov	r3, r0
 8017e52:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 8017e54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017e58:	2b00      	cmp	r3, #0
 8017e5a:	d107      	bne.n	8017e6c <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 8017e5c:	683b      	ldr	r3, [r7, #0]
 8017e5e:	3304      	adds	r3, #4
 8017e60:	4619      	mov	r1, r3
 8017e62:	6878      	ldr	r0, [r7, #4]
 8017e64:	f000 f879 	bl	8017f5a <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 8017e68:	4603      	mov	r3, r0
 8017e6a:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8017e6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8017e70:	4618      	mov	r0, r3
 8017e72:	3710      	adds	r7, #16
 8017e74:	46bd      	mov	sp, r7
 8017e76:	bd80      	pop	{r7, pc}

08017e78 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 8017e78:	b480      	push	{r7}
 8017e7a:	b085      	sub	sp, #20
 8017e7c:	af00      	add	r7, sp, #0
 8017e7e:	6078      	str	r0, [r7, #4]
 8017e80:	460b      	mov	r3, r1
 8017e82:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8017e84:	2300      	movs	r3, #0
 8017e86:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 8017e88:	78fb      	ldrb	r3, [r7, #3]
 8017e8a:	2b15      	cmp	r3, #21
 8017e8c:	bf8c      	ite	hi
 8017e8e:	2201      	movhi	r2, #1
 8017e90:	2200      	movls	r2, #0
 8017e92:	b2d2      	uxtb	r2, r2
 8017e94:	2a00      	cmp	r2, #0
 8017e96:	d10f      	bne.n	8017eb8 <VL53L0X_SetDeviceMode+0x40>
 8017e98:	4a0c      	ldr	r2, [pc, #48]	; (8017ecc <VL53L0X_SetDeviceMode+0x54>)
 8017e9a:	fa22 f303 	lsr.w	r3, r2, r3
 8017e9e:	f003 0301 	and.w	r3, r3, #1
 8017ea2:	2b00      	cmp	r3, #0
 8017ea4:	bf14      	ite	ne
 8017ea6:	2301      	movne	r3, #1
 8017ea8:	2300      	moveq	r3, #0
 8017eaa:	b2db      	uxtb	r3, r3
 8017eac:	2b00      	cmp	r3, #0
 8017eae:	d003      	beq.n	8017eb8 <VL53L0X_SetDeviceMode+0x40>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 8017eb0:	687b      	ldr	r3, [r7, #4]
 8017eb2:	78fa      	ldrb	r2, [r7, #3]
 8017eb4:	741a      	strb	r2, [r3, #16]
		break;
 8017eb6:	e001      	b.n	8017ebc <VL53L0X_SetDeviceMode+0x44>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8017eb8:	23f8      	movs	r3, #248	; 0xf8
 8017eba:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8017ebc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8017ec0:	4618      	mov	r0, r3
 8017ec2:	3714      	adds	r7, #20
 8017ec4:	46bd      	mov	sp, r7
 8017ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017eca:	4770      	bx	lr
 8017ecc:	0030000b 	.word	0x0030000b

08017ed0 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 8017ed0:	b480      	push	{r7}
 8017ed2:	b085      	sub	sp, #20
 8017ed4:	af00      	add	r7, sp, #0
 8017ed6:	6078      	str	r0, [r7, #4]
 8017ed8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8017eda:	2300      	movs	r3, #0
 8017edc:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 8017ede:	687b      	ldr	r3, [r7, #4]
 8017ee0:	7c1a      	ldrb	r2, [r3, #16]
 8017ee2:	683b      	ldr	r3, [r7, #0]
 8017ee4:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8017ee6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8017eea:	4618      	mov	r0, r3
 8017eec:	3714      	adds	r7, #20
 8017eee:	46bd      	mov	sp, r7
 8017ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ef4:	4770      	bx	lr

08017ef6 <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 8017ef6:	b580      	push	{r7, lr}
 8017ef8:	b084      	sub	sp, #16
 8017efa:	af00      	add	r7, sp, #0
 8017efc:	6078      	str	r0, [r7, #4]
 8017efe:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8017f00:	2300      	movs	r3, #0
 8017f02:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 8017f04:	683a      	ldr	r2, [r7, #0]
 8017f06:	2109      	movs	r1, #9
 8017f08:	6878      	ldr	r0, [r7, #4]
 8017f0a:	f004 fbaf 	bl	801c66c <VL53L0X_RdByte>
 8017f0e:	4603      	mov	r3, r0
 8017f10:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8017f12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017f16:	2b00      	cmp	r3, #0
 8017f18:	d106      	bne.n	8017f28 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 8017f1a:	683b      	ldr	r3, [r7, #0]
 8017f1c:	781b      	ldrb	r3, [r3, #0]
 8017f1e:	f003 0301 	and.w	r3, r3, #1
 8017f22:	b2da      	uxtb	r2, r3
 8017f24:	683b      	ldr	r3, [r7, #0]
 8017f26:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8017f28:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8017f2c:	4618      	mov	r0, r3
 8017f2e:	3710      	adds	r7, #16
 8017f30:	46bd      	mov	sp, r7
 8017f32:	bd80      	pop	{r7, pc}

08017f34 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8017f34:	b580      	push	{r7, lr}
 8017f36:	b084      	sub	sp, #16
 8017f38:	af00      	add	r7, sp, #0
 8017f3a:	6078      	str	r0, [r7, #4]
 8017f3c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8017f3e:	2300      	movs	r3, #0
 8017f40:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 8017f42:	6839      	ldr	r1, [r7, #0]
 8017f44:	6878      	ldr	r0, [r7, #4]
 8017f46:	f003 fa68 	bl	801b41a <VL53L0X_set_measurement_timing_budget_micro_seconds>
 8017f4a:	4603      	mov	r3, r0
 8017f4c:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 8017f4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8017f52:	4618      	mov	r0, r3
 8017f54:	3710      	adds	r7, #16
 8017f56:	46bd      	mov	sp, r7
 8017f58:	bd80      	pop	{r7, pc}

08017f5a <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8017f5a:	b580      	push	{r7, lr}
 8017f5c:	b084      	sub	sp, #16
 8017f5e:	af00      	add	r7, sp, #0
 8017f60:	6078      	str	r0, [r7, #4]
 8017f62:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8017f64:	2300      	movs	r3, #0
 8017f66:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 8017f68:	6839      	ldr	r1, [r7, #0]
 8017f6a:	6878      	ldr	r0, [r7, #4]
 8017f6c:	f003 fb35 	bl	801b5da <VL53L0X_get_measurement_timing_budget_micro_seconds>
 8017f70:	4603      	mov	r3, r0
 8017f72:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 8017f74:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8017f78:	4618      	mov	r0, r3
 8017f7a:	3710      	adds	r7, #16
 8017f7c:	46bd      	mov	sp, r7
 8017f7e:	bd80      	pop	{r7, pc}

08017f80 <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 8017f80:	b580      	push	{r7, lr}
 8017f82:	b084      	sub	sp, #16
 8017f84:	af00      	add	r7, sp, #0
 8017f86:	6078      	str	r0, [r7, #4]
 8017f88:	460b      	mov	r3, r1
 8017f8a:	70fb      	strb	r3, [r7, #3]
 8017f8c:	4613      	mov	r3, r2
 8017f8e:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8017f90:	2300      	movs	r3, #0
 8017f92:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 8017f94:	78ba      	ldrb	r2, [r7, #2]
 8017f96:	78fb      	ldrb	r3, [r7, #3]
 8017f98:	4619      	mov	r1, r3
 8017f9a:	6878      	ldr	r0, [r7, #4]
 8017f9c:	f002 ff7f 	bl	801ae9e <VL53L0X_set_vcsel_pulse_period>
 8017fa0:	4603      	mov	r3, r0
 8017fa2:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 8017fa4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8017fa8:	4618      	mov	r0, r3
 8017faa:	3710      	adds	r7, #16
 8017fac:	46bd      	mov	sp, r7
 8017fae:	bd80      	pop	{r7, pc}

08017fb0 <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8017fb0:	b580      	push	{r7, lr}
 8017fb2:	b086      	sub	sp, #24
 8017fb4:	af00      	add	r7, sp, #0
 8017fb6:	60f8      	str	r0, [r7, #12]
 8017fb8:	460b      	mov	r3, r1
 8017fba:	607a      	str	r2, [r7, #4]
 8017fbc:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8017fbe:	2300      	movs	r3, #0
 8017fc0:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 8017fc2:	7afb      	ldrb	r3, [r7, #11]
 8017fc4:	687a      	ldr	r2, [r7, #4]
 8017fc6:	4619      	mov	r1, r3
 8017fc8:	68f8      	ldr	r0, [r7, #12]
 8017fca:	f003 f9ef 	bl	801b3ac <VL53L0X_get_vcsel_pulse_period>
 8017fce:	4603      	mov	r3, r0
 8017fd0:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 8017fd2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8017fd6:	4618      	mov	r0, r3
 8017fd8:	3718      	adds	r7, #24
 8017fda:	46bd      	mov	sp, r7
 8017fdc:	bd80      	pop	{r7, pc}
	...

08017fe0 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 8017fe0:	b580      	push	{r7, lr}
 8017fe2:	b086      	sub	sp, #24
 8017fe4:	af00      	add	r7, sp, #0
 8017fe6:	6078      	str	r0, [r7, #4]
 8017fe8:	460b      	mov	r3, r1
 8017fea:	70fb      	strb	r3, [r7, #3]
 8017fec:	4613      	mov	r3, r2
 8017fee:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8017ff0:	2300      	movs	r3, #0
 8017ff2:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8017ff4:	2300      	movs	r3, #0
 8017ff6:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 8017ff8:	2300      	movs	r3, #0
 8017ffa:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8017ffc:	f107 030f 	add.w	r3, r7, #15
 8018000:	461a      	mov	r2, r3
 8018002:	2101      	movs	r1, #1
 8018004:	6878      	ldr	r0, [r7, #4]
 8018006:	f004 fb31 	bl	801c66c <VL53L0X_RdByte>
 801800a:	4603      	mov	r3, r0
 801800c:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 801800e:	7bfb      	ldrb	r3, [r7, #15]
 8018010:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 8018012:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8018016:	2b00      	cmp	r3, #0
 8018018:	d159      	bne.n	80180ce <VL53L0X_SetSequenceStepEnable+0xee>
		if (SequenceStepEnabled == 1) {
 801801a:	78bb      	ldrb	r3, [r7, #2]
 801801c:	2b01      	cmp	r3, #1
 801801e:	d12b      	bne.n	8018078 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 8018020:	78fb      	ldrb	r3, [r7, #3]
 8018022:	2b04      	cmp	r3, #4
 8018024:	d825      	bhi.n	8018072 <VL53L0X_SetSequenceStepEnable+0x92>
 8018026:	a201      	add	r2, pc, #4	; (adr r2, 801802c <VL53L0X_SetSequenceStepEnable+0x4c>)
 8018028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801802c:	08018041 	.word	0x08018041
 8018030:	0801804b 	.word	0x0801804b
 8018034:	08018055 	.word	0x08018055
 8018038:	0801805f 	.word	0x0801805f
 801803c:	08018069 	.word	0x08018069
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 8018040:	7dbb      	ldrb	r3, [r7, #22]
 8018042:	f043 0310 	orr.w	r3, r3, #16
 8018046:	75bb      	strb	r3, [r7, #22]
				break;
 8018048:	e041      	b.n	80180ce <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 801804a:	7dbb      	ldrb	r3, [r7, #22]
 801804c:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8018050:	75bb      	strb	r3, [r7, #22]
				break;
 8018052:	e03c      	b.n	80180ce <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 8018054:	7dbb      	ldrb	r3, [r7, #22]
 8018056:	f043 0304 	orr.w	r3, r3, #4
 801805a:	75bb      	strb	r3, [r7, #22]
				break;
 801805c:	e037      	b.n	80180ce <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 801805e:	7dbb      	ldrb	r3, [r7, #22]
 8018060:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018064:	75bb      	strb	r3, [r7, #22]
				break;
 8018066:	e032      	b.n	80180ce <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 8018068:	7dbb      	ldrb	r3, [r7, #22]
 801806a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 801806e:	75bb      	strb	r3, [r7, #22]
				break;
 8018070:	e02d      	b.n	80180ce <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8018072:	23fc      	movs	r3, #252	; 0xfc
 8018074:	75fb      	strb	r3, [r7, #23]
 8018076:	e02a      	b.n	80180ce <VL53L0X_SetSequenceStepEnable+0xee>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 8018078:	78fb      	ldrb	r3, [r7, #3]
 801807a:	2b04      	cmp	r3, #4
 801807c:	d825      	bhi.n	80180ca <VL53L0X_SetSequenceStepEnable+0xea>
 801807e:	a201      	add	r2, pc, #4	; (adr r2, 8018084 <VL53L0X_SetSequenceStepEnable+0xa4>)
 8018080:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018084:	08018099 	.word	0x08018099
 8018088:	080180a3 	.word	0x080180a3
 801808c:	080180ad 	.word	0x080180ad
 8018090:	080180b7 	.word	0x080180b7
 8018094:	080180c1 	.word	0x080180c1
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 8018098:	7dbb      	ldrb	r3, [r7, #22]
 801809a:	f023 0310 	bic.w	r3, r3, #16
 801809e:	75bb      	strb	r3, [r7, #22]
				break;
 80180a0:	e015      	b.n	80180ce <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 80180a2:	7dbb      	ldrb	r3, [r7, #22]
 80180a4:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 80180a8:	75bb      	strb	r3, [r7, #22]
				break;
 80180aa:	e010      	b.n	80180ce <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 80180ac:	7dbb      	ldrb	r3, [r7, #22]
 80180ae:	f023 0304 	bic.w	r3, r3, #4
 80180b2:	75bb      	strb	r3, [r7, #22]
				break;
 80180b4:	e00b      	b.n	80180ce <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 80180b6:	7dbb      	ldrb	r3, [r7, #22]
 80180b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80180bc:	75bb      	strb	r3, [r7, #22]
				break;
 80180be:	e006      	b.n	80180ce <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 80180c0:	7dbb      	ldrb	r3, [r7, #22]
 80180c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80180c6:	75bb      	strb	r3, [r7, #22]
				break;
 80180c8:	e001      	b.n	80180ce <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80180ca:	23fc      	movs	r3, #252	; 0xfc
 80180cc:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	if (SequenceConfigNew != SequenceConfig) {
 80180ce:	7bfb      	ldrb	r3, [r7, #15]
 80180d0:	7dba      	ldrb	r2, [r7, #22]
 80180d2:	429a      	cmp	r2, r3
 80180d4:	d01e      	beq.n	8018114 <VL53L0X_SetSequenceStepEnable+0x134>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 80180d6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80180da:	2b00      	cmp	r3, #0
 80180dc:	d107      	bne.n	80180ee <VL53L0X_SetSequenceStepEnable+0x10e>
			Status = VL53L0X_WrByte(Dev,
 80180de:	7dbb      	ldrb	r3, [r7, #22]
 80180e0:	461a      	mov	r2, r3
 80180e2:	2101      	movs	r1, #1
 80180e4:	6878      	ldr	r0, [r7, #4]
 80180e6:	f004 fa3f 	bl	801c568 <VL53L0X_WrByte>
 80180ea:	4603      	mov	r3, r0
 80180ec:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 80180ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80180f2:	2b00      	cmp	r3, #0
 80180f4:	d103      	bne.n	80180fe <VL53L0X_SetSequenceStepEnable+0x11e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 80180f6:	687b      	ldr	r3, [r7, #4]
 80180f8:	7dba      	ldrb	r2, [r7, #22]
 80180fa:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 80180fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8018102:	2b00      	cmp	r3, #0
 8018104:	d106      	bne.n	8018114 <VL53L0X_SetSequenceStepEnable+0x134>
			VL53L0X_GETPARAMETERFIELD(Dev,
 8018106:	687b      	ldr	r3, [r7, #4]
 8018108:	695b      	ldr	r3, [r3, #20]
 801810a:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 801810c:	6939      	ldr	r1, [r7, #16]
 801810e:	6878      	ldr	r0, [r7, #4]
 8018110:	f7ff ff10 	bl	8017f34 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8018114:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8018118:	4618      	mov	r0, r3
 801811a:	3718      	adds	r7, #24
 801811c:	46bd      	mov	sp, r7
 801811e:	bd80      	pop	{r7, pc}

08018120 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 8018120:	b480      	push	{r7}
 8018122:	b087      	sub	sp, #28
 8018124:	af00      	add	r7, sp, #0
 8018126:	60f8      	str	r0, [r7, #12]
 8018128:	607b      	str	r3, [r7, #4]
 801812a:	460b      	mov	r3, r1
 801812c:	72fb      	strb	r3, [r7, #11]
 801812e:	4613      	mov	r3, r2
 8018130:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8018132:	2300      	movs	r3, #0
 8018134:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 8018136:	687b      	ldr	r3, [r7, #4]
 8018138:	2200      	movs	r2, #0
 801813a:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 801813c:	7afb      	ldrb	r3, [r7, #11]
 801813e:	2b04      	cmp	r3, #4
 8018140:	d836      	bhi.n	80181b0 <sequence_step_enabled+0x90>
 8018142:	a201      	add	r2, pc, #4	; (adr r2, 8018148 <sequence_step_enabled+0x28>)
 8018144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018148:	0801815d 	.word	0x0801815d
 801814c:	0801816f 	.word	0x0801816f
 8018150:	08018181 	.word	0x08018181
 8018154:	08018193 	.word	0x08018193
 8018158:	080181a5 	.word	0x080181a5
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 801815c:	7abb      	ldrb	r3, [r7, #10]
 801815e:	111b      	asrs	r3, r3, #4
 8018160:	b2db      	uxtb	r3, r3
 8018162:	f003 0301 	and.w	r3, r3, #1
 8018166:	b2da      	uxtb	r2, r3
 8018168:	687b      	ldr	r3, [r7, #4]
 801816a:	701a      	strb	r2, [r3, #0]
		break;
 801816c:	e022      	b.n	80181b4 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 801816e:	7abb      	ldrb	r3, [r7, #10]
 8018170:	10db      	asrs	r3, r3, #3
 8018172:	b2db      	uxtb	r3, r3
 8018174:	f003 0301 	and.w	r3, r3, #1
 8018178:	b2da      	uxtb	r2, r3
 801817a:	687b      	ldr	r3, [r7, #4]
 801817c:	701a      	strb	r2, [r3, #0]
		break;
 801817e:	e019      	b.n	80181b4 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 8018180:	7abb      	ldrb	r3, [r7, #10]
 8018182:	109b      	asrs	r3, r3, #2
 8018184:	b2db      	uxtb	r3, r3
 8018186:	f003 0301 	and.w	r3, r3, #1
 801818a:	b2da      	uxtb	r2, r3
 801818c:	687b      	ldr	r3, [r7, #4]
 801818e:	701a      	strb	r2, [r3, #0]
		break;
 8018190:	e010      	b.n	80181b4 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 8018192:	7abb      	ldrb	r3, [r7, #10]
 8018194:	119b      	asrs	r3, r3, #6
 8018196:	b2db      	uxtb	r3, r3
 8018198:	f003 0301 	and.w	r3, r3, #1
 801819c:	b2da      	uxtb	r2, r3
 801819e:	687b      	ldr	r3, [r7, #4]
 80181a0:	701a      	strb	r2, [r3, #0]
		break;
 80181a2:	e007      	b.n	80181b4 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 80181a4:	7abb      	ldrb	r3, [r7, #10]
 80181a6:	09db      	lsrs	r3, r3, #7
 80181a8:	b2da      	uxtb	r2, r3
 80181aa:	687b      	ldr	r3, [r7, #4]
 80181ac:	701a      	strb	r2, [r3, #0]
		break;
 80181ae:	e001      	b.n	80181b4 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80181b0:	23fc      	movs	r3, #252	; 0xfc
 80181b2:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80181b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80181b8:	4618      	mov	r0, r3
 80181ba:	371c      	adds	r7, #28
 80181bc:	46bd      	mov	sp, r7
 80181be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80181c2:	4770      	bx	lr

080181c4 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 80181c4:	b580      	push	{r7, lr}
 80181c6:	b084      	sub	sp, #16
 80181c8:	af00      	add	r7, sp, #0
 80181ca:	6078      	str	r0, [r7, #4]
 80181cc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80181ce:	2300      	movs	r3, #0
 80181d0:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 80181d2:	2300      	movs	r3, #0
 80181d4:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80181d6:	f107 030e 	add.w	r3, r7, #14
 80181da:	461a      	mov	r2, r3
 80181dc:	2101      	movs	r1, #1
 80181de:	6878      	ldr	r0, [r7, #4]
 80181e0:	f004 fa44 	bl	801c66c <VL53L0X_RdByte>
 80181e4:	4603      	mov	r3, r0
 80181e6:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 80181e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80181ec:	2b00      	cmp	r3, #0
 80181ee:	d107      	bne.n	8018200 <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 80181f0:	7bba      	ldrb	r2, [r7, #14]
 80181f2:	683b      	ldr	r3, [r7, #0]
 80181f4:	2100      	movs	r1, #0
 80181f6:	6878      	ldr	r0, [r7, #4]
 80181f8:	f7ff ff92 	bl	8018120 <sequence_step_enabled>
 80181fc:	4603      	mov	r3, r0
 80181fe:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8018200:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018204:	2b00      	cmp	r3, #0
 8018206:	d108      	bne.n	801821a <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 8018208:	7bba      	ldrb	r2, [r7, #14]
 801820a:	683b      	ldr	r3, [r7, #0]
 801820c:	3302      	adds	r3, #2
 801820e:	2101      	movs	r1, #1
 8018210:	6878      	ldr	r0, [r7, #4]
 8018212:	f7ff ff85 	bl	8018120 <sequence_step_enabled>
 8018216:	4603      	mov	r3, r0
 8018218:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 801821a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801821e:	2b00      	cmp	r3, #0
 8018220:	d108      	bne.n	8018234 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 8018222:	7bba      	ldrb	r2, [r7, #14]
 8018224:	683b      	ldr	r3, [r7, #0]
 8018226:	3301      	adds	r3, #1
 8018228:	2102      	movs	r1, #2
 801822a:	6878      	ldr	r0, [r7, #4]
 801822c:	f7ff ff78 	bl	8018120 <sequence_step_enabled>
 8018230:	4603      	mov	r3, r0
 8018232:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8018234:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018238:	2b00      	cmp	r3, #0
 801823a:	d108      	bne.n	801824e <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 801823c:	7bba      	ldrb	r2, [r7, #14]
 801823e:	683b      	ldr	r3, [r7, #0]
 8018240:	3303      	adds	r3, #3
 8018242:	2103      	movs	r1, #3
 8018244:	6878      	ldr	r0, [r7, #4]
 8018246:	f7ff ff6b 	bl	8018120 <sequence_step_enabled>
 801824a:	4603      	mov	r3, r0
 801824c:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 801824e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018252:	2b00      	cmp	r3, #0
 8018254:	d108      	bne.n	8018268 <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 8018256:	7bba      	ldrb	r2, [r7, #14]
 8018258:	683b      	ldr	r3, [r7, #0]
 801825a:	3304      	adds	r3, #4
 801825c:	2104      	movs	r1, #4
 801825e:	6878      	ldr	r0, [r7, #4]
 8018260:	f7ff ff5e 	bl	8018120 <sequence_step_enabled>
 8018264:	4603      	mov	r3, r0
 8018266:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8018268:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801826c:	4618      	mov	r0, r3
 801826e:	3710      	adds	r7, #16
 8018270:	46bd      	mov	sp, r7
 8018272:	bd80      	pop	{r7, pc}

08018274 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 8018274:	b580      	push	{r7, lr}
 8018276:	b084      	sub	sp, #16
 8018278:	af00      	add	r7, sp, #0
 801827a:	6078      	str	r0, [r7, #4]
 801827c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801827e:	2300      	movs	r3, #0
 8018280:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 8018282:	f107 030c 	add.w	r3, r7, #12
 8018286:	461a      	mov	r2, r3
 8018288:	21f8      	movs	r1, #248	; 0xf8
 801828a:	6878      	ldr	r0, [r7, #4]
 801828c:	f004 fa18 	bl	801c6c0 <VL53L0X_RdWord>
 8018290:	4603      	mov	r3, r0
 8018292:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 8018294:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018298:	2b00      	cmp	r3, #0
 801829a:	d108      	bne.n	80182ae <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 801829c:	f107 0308 	add.w	r3, r7, #8
 80182a0:	461a      	mov	r2, r3
 80182a2:	2104      	movs	r1, #4
 80182a4:	6878      	ldr	r0, [r7, #4]
 80182a6:	f004 fa43 	bl	801c730 <VL53L0X_RdDWord>
 80182aa:	4603      	mov	r3, r0
 80182ac:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80182ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80182b2:	2b00      	cmp	r3, #0
 80182b4:	d10c      	bne.n	80182d0 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 80182b6:	89bb      	ldrh	r3, [r7, #12]
 80182b8:	2b00      	cmp	r3, #0
 80182ba:	d005      	beq.n	80182c8 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 80182bc:	68bb      	ldr	r3, [r7, #8]
 80182be:	89ba      	ldrh	r2, [r7, #12]
 80182c0:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 80182c4:	683b      	ldr	r3, [r7, #0]
 80182c6:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 80182c8:	683b      	ldr	r3, [r7, #0]
 80182ca:	681a      	ldr	r2, [r3, #0]
 80182cc:	687b      	ldr	r3, [r7, #4]
 80182ce:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80182d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80182d4:	4618      	mov	r0, r3
 80182d6:	3710      	adds	r7, #16
 80182d8:	46bd      	mov	sp, r7
 80182da:	bd80      	pop	{r7, pc}

080182dc <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 80182dc:	b480      	push	{r7}
 80182de:	b085      	sub	sp, #20
 80182e0:	af00      	add	r7, sp, #0
 80182e2:	6078      	str	r0, [r7, #4]
 80182e4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80182e6:	2300      	movs	r3, #0
 80182e8:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 80182ea:	687b      	ldr	r3, [r7, #4]
 80182ec:	7f1b      	ldrb	r3, [r3, #28]
 80182ee:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 80182f0:	683b      	ldr	r3, [r7, #0]
 80182f2:	7bba      	ldrb	r2, [r7, #14]
 80182f4:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 80182f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80182fa:	4618      	mov	r0, r3
 80182fc:	3714      	adds	r7, #20
 80182fe:	46bd      	mov	sp, r7
 8018300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018304:	4770      	bx	lr

08018306 <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 8018306:	b580      	push	{r7, lr}
 8018308:	b086      	sub	sp, #24
 801830a:	af00      	add	r7, sp, #0
 801830c:	6078      	str	r0, [r7, #4]
 801830e:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8018310:	2300      	movs	r3, #0
 8018312:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 8018314:	f107 030e 	add.w	r3, r7, #14
 8018318:	461a      	mov	r2, r3
 801831a:	2120      	movs	r1, #32
 801831c:	6878      	ldr	r0, [r7, #4]
 801831e:	f004 f9cf 	bl	801c6c0 <VL53L0X_RdWord>
 8018322:	4603      	mov	r3, r0
 8018324:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 8018326:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801832a:	2b00      	cmp	r3, #0
 801832c:	d118      	bne.n	8018360 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 801832e:	89fb      	ldrh	r3, [r7, #14]
 8018330:	2b00      	cmp	r3, #0
 8018332:	d109      	bne.n	8018348 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8018334:	687b      	ldr	r3, [r7, #4]
 8018336:	6a1b      	ldr	r3, [r3, #32]
 8018338:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 801833a:	683b      	ldr	r3, [r7, #0]
 801833c:	693a      	ldr	r2, [r7, #16]
 801833e:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8018340:	687b      	ldr	r3, [r7, #4]
 8018342:	2200      	movs	r2, #0
 8018344:	771a      	strb	r2, [r3, #28]
 8018346:	e00b      	b.n	8018360 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 8018348:	89fb      	ldrh	r3, [r7, #14]
 801834a:	00db      	lsls	r3, r3, #3
 801834c:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 801834e:	683b      	ldr	r3, [r7, #0]
 8018350:	693a      	ldr	r2, [r7, #16]
 8018352:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 8018354:	687b      	ldr	r3, [r7, #4]
 8018356:	693a      	ldr	r2, [r7, #16]
 8018358:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 801835a:	687b      	ldr	r3, [r7, #4]
 801835c:	2201      	movs	r2, #1
 801835e:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8018360:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8018364:	4618      	mov	r0, r3
 8018366:	3718      	adds	r7, #24
 8018368:	46bd      	mov	sp, r7
 801836a:	bd80      	pop	{r7, pc}

0801836c <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 801836c:	b580      	push	{r7, lr}
 801836e:	b086      	sub	sp, #24
 8018370:	af00      	add	r7, sp, #0
 8018372:	6078      	str	r0, [r7, #4]
 8018374:	460b      	mov	r3, r1
 8018376:	807b      	strh	r3, [r7, #2]
 8018378:	4613      	mov	r3, r2
 801837a:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801837c:	2300      	movs	r3, #0
 801837e:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 8018380:	2300      	movs	r3, #0
 8018382:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 8018384:	2300      	movs	r3, #0
 8018386:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 8018388:	2300      	movs	r3, #0
 801838a:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 801838c:	887b      	ldrh	r3, [r7, #2]
 801838e:	2b05      	cmp	r3, #5
 8018390:	d902      	bls.n	8018398 <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8018392:	23fc      	movs	r3, #252	; 0xfc
 8018394:	75fb      	strb	r3, [r7, #23]
 8018396:	e05b      	b.n	8018450 <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 8018398:	787b      	ldrb	r3, [r7, #1]
 801839a:	2b00      	cmp	r3, #0
 801839c:	d106      	bne.n	80183ac <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 801839e:	2300      	movs	r3, #0
 80183a0:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 80183a2:	2300      	movs	r3, #0
 80183a4:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 80183a6:	2301      	movs	r3, #1
 80183a8:	73bb      	strb	r3, [r7, #14]
 80183aa:	e00a      	b.n	80183c2 <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80183ac:	887b      	ldrh	r3, [r7, #2]
 80183ae:	687a      	ldr	r2, [r7, #4]
 80183b0:	330c      	adds	r3, #12
 80183b2:	009b      	lsls	r3, r3, #2
 80183b4:	4413      	add	r3, r2
 80183b6:	685b      	ldr	r3, [r3, #4]
 80183b8:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 80183ba:	2300      	movs	r3, #0
 80183bc:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 80183be:	2301      	movs	r3, #1
 80183c0:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 80183c2:	887b      	ldrh	r3, [r7, #2]
 80183c4:	2b05      	cmp	r3, #5
 80183c6:	d841      	bhi.n	801844c <VL53L0X_SetLimitCheckEnable+0xe0>
 80183c8:	a201      	add	r2, pc, #4	; (adr r2, 80183d0 <VL53L0X_SetLimitCheckEnable+0x64>)
 80183ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80183ce:	bf00      	nop
 80183d0:	080183e9 	.word	0x080183e9
 80183d4:	080183f3 	.word	0x080183f3
 80183d8:	08018409 	.word	0x08018409
 80183dc:	08018413 	.word	0x08018413
 80183e0:	0801841d 	.word	0x0801841d
 80183e4:	08018435 	.word	0x08018435

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80183e8:	687b      	ldr	r3, [r7, #4]
 80183ea:	7bfa      	ldrb	r2, [r7, #15]
 80183ec:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 80183f0:	e02e      	b.n	8018450 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 80183f2:	693b      	ldr	r3, [r7, #16]
 80183f4:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 80183f6:	b29b      	uxth	r3, r3
 80183f8:	461a      	mov	r2, r3
 80183fa:	2144      	movs	r1, #68	; 0x44
 80183fc:	6878      	ldr	r0, [r7, #4]
 80183fe:	f004 f8d7 	bl	801c5b0 <VL53L0X_WrWord>
 8018402:	4603      	mov	r3, r0
 8018404:	75fb      	strb	r3, [r7, #23]

			break;
 8018406:	e023      	b.n	8018450 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8018408:	687b      	ldr	r3, [r7, #4]
 801840a:	7bfa      	ldrb	r2, [r7, #15]
 801840c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 8018410:	e01e      	b.n	8018450 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8018412:	687b      	ldr	r3, [r7, #4]
 8018414:	7bfa      	ldrb	r2, [r7, #15]
 8018416:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 801841a:	e019      	b.n	8018450 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 801841c:	7bbb      	ldrb	r3, [r7, #14]
 801841e:	005b      	lsls	r3, r3, #1
 8018420:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8018422:	7b7b      	ldrb	r3, [r7, #13]
 8018424:	22fe      	movs	r2, #254	; 0xfe
 8018426:	2160      	movs	r1, #96	; 0x60
 8018428:	6878      	ldr	r0, [r7, #4]
 801842a:	f004 f8eb 	bl	801c604 <VL53L0X_UpdateByte>
 801842e:	4603      	mov	r3, r0
 8018430:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 8018432:	e00d      	b.n	8018450 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 8018434:	7bbb      	ldrb	r3, [r7, #14]
 8018436:	011b      	lsls	r3, r3, #4
 8018438:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 801843a:	7b7b      	ldrb	r3, [r7, #13]
 801843c:	22ef      	movs	r2, #239	; 0xef
 801843e:	2160      	movs	r1, #96	; 0x60
 8018440:	6878      	ldr	r0, [r7, #4]
 8018442:	f004 f8df 	bl	801c604 <VL53L0X_UpdateByte>
 8018446:	4603      	mov	r3, r0
 8018448:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 801844a:	e001      	b.n	8018450 <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 801844c:	23fc      	movs	r3, #252	; 0xfc
 801844e:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8018450:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8018454:	2b00      	cmp	r3, #0
 8018456:	d10f      	bne.n	8018478 <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 8018458:	787b      	ldrb	r3, [r7, #1]
 801845a:	2b00      	cmp	r3, #0
 801845c:	d106      	bne.n	801846c <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 801845e:	887b      	ldrh	r3, [r7, #2]
 8018460:	687a      	ldr	r2, [r7, #4]
 8018462:	4413      	add	r3, r2
 8018464:	2200      	movs	r2, #0
 8018466:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 801846a:	e005      	b.n	8018478 <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 801846c:	887b      	ldrh	r3, [r7, #2]
 801846e:	687a      	ldr	r2, [r7, #4]
 8018470:	4413      	add	r3, r2
 8018472:	2201      	movs	r2, #1
 8018474:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8018478:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801847c:	4618      	mov	r0, r3
 801847e:	3718      	adds	r7, #24
 8018480:	46bd      	mov	sp, r7
 8018482:	bd80      	pop	{r7, pc}

08018484 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8018484:	b480      	push	{r7}
 8018486:	b087      	sub	sp, #28
 8018488:	af00      	add	r7, sp, #0
 801848a:	60f8      	str	r0, [r7, #12]
 801848c:	460b      	mov	r3, r1
 801848e:	607a      	str	r2, [r7, #4]
 8018490:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8018492:	2300      	movs	r3, #0
 8018494:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8018496:	897b      	ldrh	r3, [r7, #10]
 8018498:	2b05      	cmp	r3, #5
 801849a:	d905      	bls.n	80184a8 <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 801849c:	23fc      	movs	r3, #252	; 0xfc
 801849e:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 80184a0:	687b      	ldr	r3, [r7, #4]
 80184a2:	2200      	movs	r2, #0
 80184a4:	701a      	strb	r2, [r3, #0]
 80184a6:	e008      	b.n	80184ba <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80184a8:	897b      	ldrh	r3, [r7, #10]
 80184aa:	68fa      	ldr	r2, [r7, #12]
 80184ac:	4413      	add	r3, r2
 80184ae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80184b2:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 80184b4:	687b      	ldr	r3, [r7, #4]
 80184b6:	7dba      	ldrb	r2, [r7, #22]
 80184b8:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80184ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80184be:	4618      	mov	r0, r3
 80184c0:	371c      	adds	r7, #28
 80184c2:	46bd      	mov	sp, r7
 80184c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80184c8:	4770      	bx	lr
	...

080184cc <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 80184cc:	b580      	push	{r7, lr}
 80184ce:	b086      	sub	sp, #24
 80184d0:	af00      	add	r7, sp, #0
 80184d2:	60f8      	str	r0, [r7, #12]
 80184d4:	460b      	mov	r3, r1
 80184d6:	607a      	str	r2, [r7, #4]
 80184d8:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80184da:	2300      	movs	r3, #0
 80184dc:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 80184de:	897b      	ldrh	r3, [r7, #10]
 80184e0:	68fa      	ldr	r2, [r7, #12]
 80184e2:	4413      	add	r3, r2
 80184e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80184e8:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 80184ea:	7dbb      	ldrb	r3, [r7, #22]
 80184ec:	2b00      	cmp	r3, #0
 80184ee:	d107      	bne.n	8018500 <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80184f0:	897b      	ldrh	r3, [r7, #10]
 80184f2:	68fa      	ldr	r2, [r7, #12]
 80184f4:	330c      	adds	r3, #12
 80184f6:	009b      	lsls	r3, r3, #2
 80184f8:	4413      	add	r3, r2
 80184fa:	687a      	ldr	r2, [r7, #4]
 80184fc:	605a      	str	r2, [r3, #4]
 80184fe:	e040      	b.n	8018582 <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 8018500:	897b      	ldrh	r3, [r7, #10]
 8018502:	2b05      	cmp	r3, #5
 8018504:	d830      	bhi.n	8018568 <VL53L0X_SetLimitCheckValue+0x9c>
 8018506:	a201      	add	r2, pc, #4	; (adr r2, 801850c <VL53L0X_SetLimitCheckValue+0x40>)
 8018508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801850c:	08018525 	.word	0x08018525
 8018510:	0801852d 	.word	0x0801852d
 8018514:	08018543 	.word	0x08018543
 8018518:	0801854b 	.word	0x0801854b
 801851c:	08018553 	.word	0x08018553
 8018520:	08018553 	.word	0x08018553

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8018524:	68fb      	ldr	r3, [r7, #12]
 8018526:	687a      	ldr	r2, [r7, #4]
 8018528:	635a      	str	r2, [r3, #52]	; 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 801852a:	e01f      	b.n	801856c <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 801852c:	687b      	ldr	r3, [r7, #4]
 801852e:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8018530:	b29b      	uxth	r3, r3
 8018532:	461a      	mov	r2, r3
 8018534:	2144      	movs	r1, #68	; 0x44
 8018536:	68f8      	ldr	r0, [r7, #12]
 8018538:	f004 f83a 	bl	801c5b0 <VL53L0X_WrWord>
 801853c:	4603      	mov	r3, r0
 801853e:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8018540:	e014      	b.n	801856c <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8018542:	68fb      	ldr	r3, [r7, #12]
 8018544:	687a      	ldr	r2, [r7, #4]
 8018546:	63da      	str	r2, [r3, #60]	; 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 8018548:	e010      	b.n	801856c <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 801854a:	68fb      	ldr	r3, [r7, #12]
 801854c:	687a      	ldr	r2, [r7, #4]
 801854e:	641a      	str	r2, [r3, #64]	; 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 8018550:	e00c      	b.n	801856c <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8018552:	687b      	ldr	r3, [r7, #4]
 8018554:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8018556:	b29b      	uxth	r3, r3
 8018558:	461a      	mov	r2, r3
 801855a:	2164      	movs	r1, #100	; 0x64
 801855c:	68f8      	ldr	r0, [r7, #12]
 801855e:	f004 f827 	bl	801c5b0 <VL53L0X_WrWord>
 8018562:	4603      	mov	r3, r0
 8018564:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8018566:	e001      	b.n	801856c <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8018568:	23fc      	movs	r3, #252	; 0xfc
 801856a:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 801856c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8018570:	2b00      	cmp	r3, #0
 8018572:	d106      	bne.n	8018582 <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8018574:	897b      	ldrh	r3, [r7, #10]
 8018576:	68fa      	ldr	r2, [r7, #12]
 8018578:	330c      	adds	r3, #12
 801857a:	009b      	lsls	r3, r3, #2
 801857c:	4413      	add	r3, r2
 801857e:	687a      	ldr	r2, [r7, #4]
 8018580:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8018582:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8018586:	4618      	mov	r0, r3
 8018588:	3718      	adds	r7, #24
 801858a:	46bd      	mov	sp, r7
 801858c:	bd80      	pop	{r7, pc}
 801858e:	bf00      	nop

08018590 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 8018590:	b580      	push	{r7, lr}
 8018592:	b088      	sub	sp, #32
 8018594:	af00      	add	r7, sp, #0
 8018596:	60f8      	str	r0, [r7, #12]
 8018598:	460b      	mov	r3, r1
 801859a:	607a      	str	r2, [r7, #4]
 801859c:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801859e:	2300      	movs	r3, #0
 80185a0:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 80185a2:	2300      	movs	r3, #0
 80185a4:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 80185a6:	897b      	ldrh	r3, [r7, #10]
 80185a8:	2b05      	cmp	r3, #5
 80185aa:	d847      	bhi.n	801863c <VL53L0X_GetLimitCheckValue+0xac>
 80185ac:	a201      	add	r2, pc, #4	; (adr r2, 80185b4 <VL53L0X_GetLimitCheckValue+0x24>)
 80185ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80185b2:	bf00      	nop
 80185b4:	080185cd 	.word	0x080185cd
 80185b8:	080185d9 	.word	0x080185d9
 80185bc:	080185ff 	.word	0x080185ff
 80185c0:	0801860b 	.word	0x0801860b
 80185c4:	08018617 	.word	0x08018617
 80185c8:	08018617 	.word	0x08018617

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80185cc:	68fb      	ldr	r3, [r7, #12]
 80185ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80185d0:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 80185d2:	2300      	movs	r3, #0
 80185d4:	77bb      	strb	r3, [r7, #30]
		break;
 80185d6:	e033      	b.n	8018640 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 80185d8:	f107 0316 	add.w	r3, r7, #22
 80185dc:	461a      	mov	r2, r3
 80185de:	2144      	movs	r1, #68	; 0x44
 80185e0:	68f8      	ldr	r0, [r7, #12]
 80185e2:	f004 f86d 	bl	801c6c0 <VL53L0X_RdWord>
 80185e6:	4603      	mov	r3, r0
 80185e8:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 80185ea:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80185ee:	2b00      	cmp	r3, #0
 80185f0:	d102      	bne.n	80185f8 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 80185f2:	8afb      	ldrh	r3, [r7, #22]
 80185f4:	025b      	lsls	r3, r3, #9
 80185f6:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 80185f8:	2301      	movs	r3, #1
 80185fa:	77bb      	strb	r3, [r7, #30]
		break;
 80185fc:	e020      	b.n	8018640 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80185fe:	68fb      	ldr	r3, [r7, #12]
 8018600:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8018602:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 8018604:	2300      	movs	r3, #0
 8018606:	77bb      	strb	r3, [r7, #30]
		break;
 8018608:	e01a      	b.n	8018640 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 801860a:	68fb      	ldr	r3, [r7, #12]
 801860c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801860e:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 8018610:	2300      	movs	r3, #0
 8018612:	77bb      	strb	r3, [r7, #30]
		break;
 8018614:	e014      	b.n	8018640 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8018616:	f107 0316 	add.w	r3, r7, #22
 801861a:	461a      	mov	r2, r3
 801861c:	2164      	movs	r1, #100	; 0x64
 801861e:	68f8      	ldr	r0, [r7, #12]
 8018620:	f004 f84e 	bl	801c6c0 <VL53L0X_RdWord>
 8018624:	4603      	mov	r3, r0
 8018626:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8018628:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801862c:	2b00      	cmp	r3, #0
 801862e:	d102      	bne.n	8018636 <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8018630:	8afb      	ldrh	r3, [r7, #22]
 8018632:	025b      	lsls	r3, r3, #9
 8018634:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 8018636:	2300      	movs	r3, #0
 8018638:	77bb      	strb	r3, [r7, #30]
		break;
 801863a:	e001      	b.n	8018640 <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 801863c:	23fc      	movs	r3, #252	; 0xfc
 801863e:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8018640:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8018644:	2b00      	cmp	r3, #0
 8018646:	d12a      	bne.n	801869e <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 8018648:	7fbb      	ldrb	r3, [r7, #30]
 801864a:	2b01      	cmp	r3, #1
 801864c:	d124      	bne.n	8018698 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 801864e:	69bb      	ldr	r3, [r7, #24]
 8018650:	2b00      	cmp	r3, #0
 8018652:	d110      	bne.n	8018676 <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 8018654:	897b      	ldrh	r3, [r7, #10]
 8018656:	68fa      	ldr	r2, [r7, #12]
 8018658:	330c      	adds	r3, #12
 801865a:	009b      	lsls	r3, r3, #2
 801865c:	4413      	add	r3, r2
 801865e:	685b      	ldr	r3, [r3, #4]
 8018660:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 8018662:	687b      	ldr	r3, [r7, #4]
 8018664:	69ba      	ldr	r2, [r7, #24]
 8018666:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8018668:	897b      	ldrh	r3, [r7, #10]
 801866a:	68fa      	ldr	r2, [r7, #12]
 801866c:	4413      	add	r3, r2
 801866e:	2200      	movs	r2, #0
 8018670:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8018674:	e013      	b.n	801869e <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 8018676:	687b      	ldr	r3, [r7, #4]
 8018678:	69ba      	ldr	r2, [r7, #24]
 801867a:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 801867c:	897b      	ldrh	r3, [r7, #10]
 801867e:	68fa      	ldr	r2, [r7, #12]
 8018680:	330c      	adds	r3, #12
 8018682:	009b      	lsls	r3, r3, #2
 8018684:	4413      	add	r3, r2
 8018686:	69ba      	ldr	r2, [r7, #24]
 8018688:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 801868a:	897b      	ldrh	r3, [r7, #10]
 801868c:	68fa      	ldr	r2, [r7, #12]
 801868e:	4413      	add	r3, r2
 8018690:	2201      	movs	r2, #1
 8018692:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8018696:	e002      	b.n	801869e <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8018698:	687b      	ldr	r3, [r7, #4]
 801869a:	69ba      	ldr	r2, [r7, #24]
 801869c:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 801869e:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 80186a2:	4618      	mov	r0, r3
 80186a4:	3720      	adds	r7, #32
 80186a6:	46bd      	mov	sp, r7
 80186a8:	bd80      	pop	{r7, pc}
 80186aa:	bf00      	nop

080186ac <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 80186ac:	b580      	push	{r7, lr}
 80186ae:	b084      	sub	sp, #16
 80186b0:	af00      	add	r7, sp, #0
 80186b2:	6078      	str	r0, [r7, #4]
 80186b4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80186b6:	2300      	movs	r3, #0
 80186b8:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 80186ba:	f107 030e 	add.w	r3, r7, #14
 80186be:	461a      	mov	r2, r3
 80186c0:	2101      	movs	r1, #1
 80186c2:	6878      	ldr	r0, [r7, #4]
 80186c4:	f003 ffd2 	bl	801c66c <VL53L0X_RdByte>
 80186c8:	4603      	mov	r3, r0
 80186ca:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 80186cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80186d0:	2b00      	cmp	r3, #0
 80186d2:	d10e      	bne.n	80186f2 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 80186d4:	7bba      	ldrb	r2, [r7, #14]
 80186d6:	687b      	ldr	r3, [r7, #4]
 80186d8:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		if (data & (0x01 << 7))
 80186dc:	7bbb      	ldrb	r3, [r7, #14]
 80186de:	b25b      	sxtb	r3, r3
 80186e0:	2b00      	cmp	r3, #0
 80186e2:	da03      	bge.n	80186ec <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 80186e4:	683b      	ldr	r3, [r7, #0]
 80186e6:	2201      	movs	r2, #1
 80186e8:	701a      	strb	r2, [r3, #0]
 80186ea:	e002      	b.n	80186f2 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 80186ec:	683b      	ldr	r3, [r7, #0]
 80186ee:	2200      	movs	r2, #0
 80186f0:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80186f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80186f6:	2b00      	cmp	r3, #0
 80186f8:	d104      	bne.n	8018704 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 80186fa:	683b      	ldr	r3, [r7, #0]
 80186fc:	781a      	ldrb	r2, [r3, #0]
 80186fe:	687b      	ldr	r3, [r7, #4]
 8018700:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8018704:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8018708:	4618      	mov	r0, r3
 801870a:	3710      	adds	r7, #16
 801870c:	46bd      	mov	sp, r7
 801870e:	bd80      	pop	{r7, pc}

08018710 <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 8018710:	b580      	push	{r7, lr}
 8018712:	b084      	sub	sp, #16
 8018714:	af00      	add	r7, sp, #0
 8018716:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8018718:	2300      	movs	r3, #0
 801871a:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 801871c:	f107 030e 	add.w	r3, r7, #14
 8018720:	4619      	mov	r1, r3
 8018722:	6878      	ldr	r0, [r7, #4]
 8018724:	f7ff fbd4 	bl	8017ed0 <VL53L0X_GetDeviceMode>
 8018728:	4603      	mov	r3, r0
 801872a:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 801872c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018730:	2b00      	cmp	r3, #0
 8018732:	d107      	bne.n	8018744 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8018734:	7bbb      	ldrb	r3, [r7, #14]
 8018736:	2b00      	cmp	r3, #0
 8018738:	d104      	bne.n	8018744 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 801873a:	6878      	ldr	r0, [r7, #4]
 801873c:	f000 f898 	bl	8018870 <VL53L0X_StartMeasurement>
 8018740:	4603      	mov	r3, r0
 8018742:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8018744:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018748:	2b00      	cmp	r3, #0
 801874a:	d104      	bne.n	8018756 <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 801874c:	6878      	ldr	r0, [r7, #4]
 801874e:	f001 fb85 	bl	8019e5c <VL53L0X_measurement_poll_for_completion>
 8018752:	4603      	mov	r3, r0
 8018754:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8018756:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801875a:	2b00      	cmp	r3, #0
 801875c:	d106      	bne.n	801876c <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 801875e:	7bbb      	ldrb	r3, [r7, #14]
 8018760:	2b00      	cmp	r3, #0
 8018762:	d103      	bne.n	801876c <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8018764:	687b      	ldr	r3, [r7, #4]
 8018766:	2203      	movs	r2, #3
 8018768:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 801876c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8018770:	4618      	mov	r0, r3
 8018772:	3710      	adds	r7, #16
 8018774:	46bd      	mov	sp, r7
 8018776:	bd80      	pop	{r7, pc}

08018778 <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 8018778:	b580      	push	{r7, lr}
 801877a:	b086      	sub	sp, #24
 801877c:	af00      	add	r7, sp, #0
 801877e:	60f8      	str	r0, [r7, #12]
 8018780:	60b9      	str	r1, [r7, #8]
 8018782:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8018784:	2300      	movs	r3, #0
 8018786:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 8018788:	2301      	movs	r3, #1
 801878a:	687a      	ldr	r2, [r7, #4]
 801878c:	68b9      	ldr	r1, [r7, #8]
 801878e:	68f8      	ldr	r0, [r7, #12]
 8018790:	f001 fb27 	bl	8019de2 <VL53L0X_perform_ref_calibration>
 8018794:	4603      	mov	r3, r0
 8018796:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 8018798:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801879c:	4618      	mov	r0, r3
 801879e:	3718      	adds	r7, #24
 80187a0:	46bd      	mov	sp, r7
 80187a2:	bd80      	pop	{r7, pc}

080187a4 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 80187a4:	b580      	push	{r7, lr}
 80187a6:	b086      	sub	sp, #24
 80187a8:	af00      	add	r7, sp, #0
 80187aa:	6078      	str	r0, [r7, #4]
 80187ac:	460b      	mov	r3, r1
 80187ae:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80187b0:	2300      	movs	r3, #0
 80187b2:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80187b4:	687b      	ldr	r3, [r7, #4]
 80187b6:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 80187ba:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 80187bc:	7dbb      	ldrb	r3, [r7, #22]
 80187be:	2b01      	cmp	r3, #1
 80187c0:	d005      	beq.n	80187ce <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 80187c2:	7dbb      	ldrb	r3, [r7, #22]
 80187c4:	2b02      	cmp	r3, #2
 80187c6:	d002      	beq.n	80187ce <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 80187c8:	7dbb      	ldrb	r3, [r7, #22]
 80187ca:	2b03      	cmp	r3, #3
 80187cc:	d147      	bne.n	801885e <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 80187ce:	f107 030c 	add.w	r3, r7, #12
 80187d2:	f107 0210 	add.w	r2, r7, #16
 80187d6:	2101      	movs	r1, #1
 80187d8:	6878      	ldr	r0, [r7, #4]
 80187da:	f000 fc09 	bl	8018ff0 <VL53L0X_GetInterruptThresholds>
 80187de:	4603      	mov	r3, r0
 80187e0:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 80187e2:	693b      	ldr	r3, [r7, #16]
 80187e4:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 80187e8:	d803      	bhi.n	80187f2 <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 80187ea:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 80187ec:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 80187f0:	d935      	bls.n	801885e <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 80187f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80187f6:	2b00      	cmp	r3, #0
 80187f8:	d131      	bne.n	801885e <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 80187fa:	78fb      	ldrb	r3, [r7, #3]
 80187fc:	2b00      	cmp	r3, #0
 80187fe:	d006      	beq.n	801880e <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 8018800:	491a      	ldr	r1, [pc, #104]	; (801886c <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 8018802:	6878      	ldr	r0, [r7, #4]
 8018804:	f002 ff9a 	bl	801b73c <VL53L0X_load_tuning_settings>
 8018808:	4603      	mov	r3, r0
 801880a:	75fb      	strb	r3, [r7, #23]
 801880c:	e027      	b.n	801885e <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 801880e:	2204      	movs	r2, #4
 8018810:	21ff      	movs	r1, #255	; 0xff
 8018812:	6878      	ldr	r0, [r7, #4]
 8018814:	f003 fea8 	bl	801c568 <VL53L0X_WrByte>
 8018818:	4603      	mov	r3, r0
 801881a:	461a      	mov	r2, r3
 801881c:	7dfb      	ldrb	r3, [r7, #23]
 801881e:	4313      	orrs	r3, r2
 8018820:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8018822:	2200      	movs	r2, #0
 8018824:	2170      	movs	r1, #112	; 0x70
 8018826:	6878      	ldr	r0, [r7, #4]
 8018828:	f003 fe9e 	bl	801c568 <VL53L0X_WrByte>
 801882c:	4603      	mov	r3, r0
 801882e:	461a      	mov	r2, r3
 8018830:	7dfb      	ldrb	r3, [r7, #23]
 8018832:	4313      	orrs	r3, r2
 8018834:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8018836:	2200      	movs	r2, #0
 8018838:	21ff      	movs	r1, #255	; 0xff
 801883a:	6878      	ldr	r0, [r7, #4]
 801883c:	f003 fe94 	bl	801c568 <VL53L0X_WrByte>
 8018840:	4603      	mov	r3, r0
 8018842:	461a      	mov	r2, r3
 8018844:	7dfb      	ldrb	r3, [r7, #23]
 8018846:	4313      	orrs	r3, r2
 8018848:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 801884a:	2200      	movs	r2, #0
 801884c:	2180      	movs	r1, #128	; 0x80
 801884e:	6878      	ldr	r0, [r7, #4]
 8018850:	f003 fe8a 	bl	801c568 <VL53L0X_WrByte>
 8018854:	4603      	mov	r3, r0
 8018856:	461a      	mov	r2, r3
 8018858:	7dfb      	ldrb	r3, [r7, #23]
 801885a:	4313      	orrs	r3, r2
 801885c:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 801885e:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8018862:	4618      	mov	r0, r3
 8018864:	3718      	adds	r7, #24
 8018866:	46bd      	mov	sp, r7
 8018868:	bd80      	pop	{r7, pc}
 801886a:	bf00      	nop
 801886c:	240005fc 	.word	0x240005fc

08018870 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 8018870:	b580      	push	{r7, lr}
 8018872:	b086      	sub	sp, #24
 8018874:	af00      	add	r7, sp, #0
 8018876:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8018878:	2300      	movs	r3, #0
 801887a:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 801887c:	2301      	movs	r3, #1
 801887e:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8018880:	f107 030e 	add.w	r3, r7, #14
 8018884:	4619      	mov	r1, r3
 8018886:	6878      	ldr	r0, [r7, #4]
 8018888:	f7ff fb22 	bl	8017ed0 <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 801888c:	2201      	movs	r2, #1
 801888e:	2180      	movs	r1, #128	; 0x80
 8018890:	6878      	ldr	r0, [r7, #4]
 8018892:	f003 fe69 	bl	801c568 <VL53L0X_WrByte>
 8018896:	4603      	mov	r3, r0
 8018898:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 801889a:	2201      	movs	r2, #1
 801889c:	21ff      	movs	r1, #255	; 0xff
 801889e:	6878      	ldr	r0, [r7, #4]
 80188a0:	f003 fe62 	bl	801c568 <VL53L0X_WrByte>
 80188a4:	4603      	mov	r3, r0
 80188a6:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 80188a8:	2200      	movs	r2, #0
 80188aa:	2100      	movs	r1, #0
 80188ac:	6878      	ldr	r0, [r7, #4]
 80188ae:	f003 fe5b 	bl	801c568 <VL53L0X_WrByte>
 80188b2:	4603      	mov	r3, r0
 80188b4:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 80188b6:	687b      	ldr	r3, [r7, #4]
 80188b8:	f893 313a 	ldrb.w	r3, [r3, #314]	; 0x13a
 80188bc:	461a      	mov	r2, r3
 80188be:	2191      	movs	r1, #145	; 0x91
 80188c0:	6878      	ldr	r0, [r7, #4]
 80188c2:	f003 fe51 	bl	801c568 <VL53L0X_WrByte>
 80188c6:	4603      	mov	r3, r0
 80188c8:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 80188ca:	2201      	movs	r2, #1
 80188cc:	2100      	movs	r1, #0
 80188ce:	6878      	ldr	r0, [r7, #4]
 80188d0:	f003 fe4a 	bl	801c568 <VL53L0X_WrByte>
 80188d4:	4603      	mov	r3, r0
 80188d6:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80188d8:	2200      	movs	r2, #0
 80188da:	21ff      	movs	r1, #255	; 0xff
 80188dc:	6878      	ldr	r0, [r7, #4]
 80188de:	f003 fe43 	bl	801c568 <VL53L0X_WrByte>
 80188e2:	4603      	mov	r3, r0
 80188e4:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 80188e6:	2200      	movs	r2, #0
 80188e8:	2180      	movs	r1, #128	; 0x80
 80188ea:	6878      	ldr	r0, [r7, #4]
 80188ec:	f003 fe3c 	bl	801c568 <VL53L0X_WrByte>
 80188f0:	4603      	mov	r3, r0
 80188f2:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 80188f4:	7bbb      	ldrb	r3, [r7, #14]
 80188f6:	2b03      	cmp	r3, #3
 80188f8:	d054      	beq.n	80189a4 <VL53L0X_StartMeasurement+0x134>
 80188fa:	2b03      	cmp	r3, #3
 80188fc:	dc6c      	bgt.n	80189d8 <VL53L0X_StartMeasurement+0x168>
 80188fe:	2b00      	cmp	r3, #0
 8018900:	d002      	beq.n	8018908 <VL53L0X_StartMeasurement+0x98>
 8018902:	2b01      	cmp	r3, #1
 8018904:	d034      	beq.n	8018970 <VL53L0X_StartMeasurement+0x100>
 8018906:	e067      	b.n	80189d8 <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 8018908:	2201      	movs	r2, #1
 801890a:	2100      	movs	r1, #0
 801890c:	6878      	ldr	r0, [r7, #4]
 801890e:	f003 fe2b 	bl	801c568 <VL53L0X_WrByte>
 8018912:	4603      	mov	r3, r0
 8018914:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 8018916:	7bfb      	ldrb	r3, [r7, #15]
 8018918:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 801891a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801891e:	2b00      	cmp	r3, #0
 8018920:	d15d      	bne.n	80189de <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 8018922:	2300      	movs	r3, #0
 8018924:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 8018926:	693b      	ldr	r3, [r7, #16]
 8018928:	2b00      	cmp	r3, #0
 801892a:	d008      	beq.n	801893e <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 801892c:	f107 030d 	add.w	r3, r7, #13
 8018930:	461a      	mov	r2, r3
 8018932:	2100      	movs	r1, #0
 8018934:	6878      	ldr	r0, [r7, #4]
 8018936:	f003 fe99 	bl	801c66c <VL53L0X_RdByte>
 801893a:	4603      	mov	r3, r0
 801893c:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 801893e:	693b      	ldr	r3, [r7, #16]
 8018940:	3301      	adds	r3, #1
 8018942:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 8018944:	7b7a      	ldrb	r2, [r7, #13]
 8018946:	7bfb      	ldrb	r3, [r7, #15]
 8018948:	4013      	ands	r3, r2
 801894a:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 801894c:	7bfa      	ldrb	r2, [r7, #15]
 801894e:	429a      	cmp	r2, r3
 8018950:	d107      	bne.n	8018962 <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 8018952:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8018956:	2b00      	cmp	r3, #0
 8018958:	d103      	bne.n	8018962 <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 801895a:	693b      	ldr	r3, [r7, #16]
 801895c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8018960:	d3e1      	bcc.n	8018926 <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8018962:	693b      	ldr	r3, [r7, #16]
 8018964:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8018968:	d339      	bcc.n	80189de <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 801896a:	23f9      	movs	r3, #249	; 0xf9
 801896c:	75fb      	strb	r3, [r7, #23]

		}

		break;
 801896e:	e036      	b.n	80189de <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8018970:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8018974:	2b00      	cmp	r3, #0
 8018976:	d105      	bne.n	8018984 <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8018978:	2101      	movs	r1, #1
 801897a:	6878      	ldr	r0, [r7, #4]
 801897c:	f7ff ff12 	bl	80187a4 <VL53L0X_CheckAndLoadInterruptSettings>
 8018980:	4603      	mov	r3, r0
 8018982:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8018984:	2202      	movs	r2, #2
 8018986:	2100      	movs	r1, #0
 8018988:	6878      	ldr	r0, [r7, #4]
 801898a:	f003 fded 	bl	801c568 <VL53L0X_WrByte>
 801898e:	4603      	mov	r3, r0
 8018990:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 8018992:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8018996:	2b00      	cmp	r3, #0
 8018998:	d123      	bne.n	80189e2 <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 801899a:	687b      	ldr	r3, [r7, #4]
 801899c:	2204      	movs	r2, #4
 801899e:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 80189a2:	e01e      	b.n	80189e2 <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 80189a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80189a8:	2b00      	cmp	r3, #0
 80189aa:	d105      	bne.n	80189b8 <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 80189ac:	2101      	movs	r1, #1
 80189ae:	6878      	ldr	r0, [r7, #4]
 80189b0:	f7ff fef8 	bl	80187a4 <VL53L0X_CheckAndLoadInterruptSettings>
 80189b4:	4603      	mov	r3, r0
 80189b6:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 80189b8:	2204      	movs	r2, #4
 80189ba:	2100      	movs	r1, #0
 80189bc:	6878      	ldr	r0, [r7, #4]
 80189be:	f003 fdd3 	bl	801c568 <VL53L0X_WrByte>
 80189c2:	4603      	mov	r3, r0
 80189c4:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 80189c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80189ca:	2b00      	cmp	r3, #0
 80189cc:	d10b      	bne.n	80189e6 <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 80189ce:	687b      	ldr	r3, [r7, #4]
 80189d0:	2204      	movs	r2, #4
 80189d2:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 80189d6:	e006      	b.n	80189e6 <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 80189d8:	23f8      	movs	r3, #248	; 0xf8
 80189da:	75fb      	strb	r3, [r7, #23]
 80189dc:	e004      	b.n	80189e8 <VL53L0X_StartMeasurement+0x178>
		break;
 80189de:	bf00      	nop
 80189e0:	e002      	b.n	80189e8 <VL53L0X_StartMeasurement+0x178>
		break;
 80189e2:	bf00      	nop
 80189e4:	e000      	b.n	80189e8 <VL53L0X_StartMeasurement+0x178>
		break;
 80189e6:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 80189e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80189ec:	4618      	mov	r0, r3
 80189ee:	3718      	adds	r7, #24
 80189f0:	46bd      	mov	sp, r7
 80189f2:	bd80      	pop	{r7, pc}

080189f4 <VL53L0X_StopMeasurement>:

VL53L0X_Error VL53L0X_StopMeasurement(VL53L0X_DEV Dev)
{
 80189f4:	b580      	push	{r7, lr}
 80189f6:	b084      	sub	sp, #16
 80189f8:	af00      	add	r7, sp, #0
 80189fa:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80189fc:	2300      	movs	r3, #0
 80189fe:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8018a00:	2200      	movs	r2, #0
 8018a02:	2100      	movs	r1, #0
 8018a04:	6878      	ldr	r0, [r7, #4]
 8018a06:	f003 fdaf 	bl	801c568 <VL53L0X_WrByte>
 8018a0a:	4603      	mov	r3, r0
 8018a0c:	73fb      	strb	r3, [r7, #15]
	VL53L0X_REG_SYSRANGE_MODE_SINGLESHOT);

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8018a0e:	2201      	movs	r2, #1
 8018a10:	21ff      	movs	r1, #255	; 0xff
 8018a12:	6878      	ldr	r0, [r7, #4]
 8018a14:	f003 fda8 	bl	801c568 <VL53L0X_WrByte>
 8018a18:	4603      	mov	r3, r0
 8018a1a:	73fb      	strb	r3, [r7, #15]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 8018a1c:	2200      	movs	r2, #0
 8018a1e:	2100      	movs	r1, #0
 8018a20:	6878      	ldr	r0, [r7, #4]
 8018a22:	f003 fda1 	bl	801c568 <VL53L0X_WrByte>
 8018a26:	4603      	mov	r3, r0
 8018a28:	73fb      	strb	r3, [r7, #15]
	Status = VL53L0X_WrByte(Dev, 0x91, 0x00);
 8018a2a:	2200      	movs	r2, #0
 8018a2c:	2191      	movs	r1, #145	; 0x91
 8018a2e:	6878      	ldr	r0, [r7, #4]
 8018a30:	f003 fd9a 	bl	801c568 <VL53L0X_WrByte>
 8018a34:	4603      	mov	r3, r0
 8018a36:	73fb      	strb	r3, [r7, #15]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 8018a38:	2201      	movs	r2, #1
 8018a3a:	2100      	movs	r1, #0
 8018a3c:	6878      	ldr	r0, [r7, #4]
 8018a3e:	f003 fd93 	bl	801c568 <VL53L0X_WrByte>
 8018a42:	4603      	mov	r3, r0
 8018a44:	73fb      	strb	r3, [r7, #15]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8018a46:	2200      	movs	r2, #0
 8018a48:	21ff      	movs	r1, #255	; 0xff
 8018a4a:	6878      	ldr	r0, [r7, #4]
 8018a4c:	f003 fd8c 	bl	801c568 <VL53L0X_WrByte>
 8018a50:	4603      	mov	r3, r0
 8018a52:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE) {
 8018a54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018a58:	2b00      	cmp	r3, #0
 8018a5a:	d103      	bne.n	8018a64 <VL53L0X_StopMeasurement+0x70>
		/* Set PAL State to Idle */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8018a5c:	687b      	ldr	r3, [r7, #4]
 8018a5e:	2203      	movs	r2, #3
 8018a60:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
	}

	/* Check if need to apply interrupt settings */
	if (Status == VL53L0X_ERROR_NONE)
 8018a64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018a68:	2b00      	cmp	r3, #0
 8018a6a:	d105      	bne.n	8018a78 <VL53L0X_StopMeasurement+0x84>
		Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 0);
 8018a6c:	2100      	movs	r1, #0
 8018a6e:	6878      	ldr	r0, [r7, #4]
 8018a70:	f7ff fe98 	bl	80187a4 <VL53L0X_CheckAndLoadInterruptSettings>
 8018a74:	4603      	mov	r3, r0
 8018a76:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8018a78:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8018a7c:	4618      	mov	r0, r3
 8018a7e:	3710      	adds	r7, #16
 8018a80:	46bd      	mov	sp, r7
 8018a82:	bd80      	pop	{r7, pc}

08018a84 <VL53L0X_GetMeasurementDataReady>:

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 8018a84:	b580      	push	{r7, lr}
 8018a86:	b084      	sub	sp, #16
 8018a88:	af00      	add	r7, sp, #0
 8018a8a:	6078      	str	r0, [r7, #4]
 8018a8c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8018a8e:	2300      	movs	r3, #0
 8018a90:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8018a92:	687b      	ldr	r3, [r7, #4]
 8018a94:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 8018a98:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 8018a9a:	7bbb      	ldrb	r3, [r7, #14]
 8018a9c:	2b04      	cmp	r3, #4
 8018a9e:	d112      	bne.n	8018ac6 <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 8018aa0:	f107 0308 	add.w	r3, r7, #8
 8018aa4:	4619      	mov	r1, r3
 8018aa6:	6878      	ldr	r0, [r7, #4]
 8018aa8:	f000 fb18 	bl	80190dc <VL53L0X_GetInterruptMaskStatus>
 8018aac:	4603      	mov	r3, r0
 8018aae:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 8018ab0:	68bb      	ldr	r3, [r7, #8]
 8018ab2:	2b04      	cmp	r3, #4
 8018ab4:	d103      	bne.n	8018abe <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 8018ab6:	683b      	ldr	r3, [r7, #0]
 8018ab8:	2201      	movs	r2, #1
 8018aba:	701a      	strb	r2, [r3, #0]
 8018abc:	e01c      	b.n	8018af8 <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 8018abe:	683b      	ldr	r3, [r7, #0]
 8018ac0:	2200      	movs	r2, #0
 8018ac2:	701a      	strb	r2, [r3, #0]
 8018ac4:	e018      	b.n	8018af8 <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 8018ac6:	f107 030d 	add.w	r3, r7, #13
 8018aca:	461a      	mov	r2, r3
 8018acc:	2114      	movs	r1, #20
 8018ace:	6878      	ldr	r0, [r7, #4]
 8018ad0:	f003 fdcc 	bl	801c66c <VL53L0X_RdByte>
 8018ad4:	4603      	mov	r3, r0
 8018ad6:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 8018ad8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018adc:	2b00      	cmp	r3, #0
 8018ade:	d10b      	bne.n	8018af8 <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 8018ae0:	7b7b      	ldrb	r3, [r7, #13]
 8018ae2:	f003 0301 	and.w	r3, r3, #1
 8018ae6:	2b00      	cmp	r3, #0
 8018ae8:	d003      	beq.n	8018af2 <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 8018aea:	683b      	ldr	r3, [r7, #0]
 8018aec:	2201      	movs	r2, #1
 8018aee:	701a      	strb	r2, [r3, #0]
 8018af0:	e002      	b.n	8018af8 <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 8018af2:	683b      	ldr	r3, [r7, #0]
 8018af4:	2200      	movs	r2, #0
 8018af6:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8018af8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8018afc:	4618      	mov	r0, r3
 8018afe:	3710      	adds	r7, #16
 8018b00:	46bd      	mov	sp, r7
 8018b02:	bd80      	pop	{r7, pc}

08018b04 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8018b04:	b5b0      	push	{r4, r5, r7, lr}
 8018b06:	b096      	sub	sp, #88	; 0x58
 8018b08:	af02      	add	r7, sp, #8
 8018b0a:	6078      	str	r0, [r7, #4]
 8018b0c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8018b0e:	2300      	movs	r3, #0
 8018b10:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8018b14:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8018b18:	230c      	movs	r3, #12
 8018b1a:	2114      	movs	r1, #20
 8018b1c:	6878      	ldr	r0, [r7, #4]
 8018b1e:	f003 fcf7 	bl	801c510 <VL53L0X_ReadMulti>
 8018b22:	4603      	mov	r3, r0
 8018b24:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 8018b28:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8018b2c:	2b00      	cmp	r3, #0
 8018b2e:	f040 80d1 	bne.w	8018cd4 <VL53L0X_GetRangingMeasurementData+0x1d0>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 8018b32:	683b      	ldr	r3, [r7, #0]
 8018b34:	2200      	movs	r2, #0
 8018b36:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 8018b38:	683b      	ldr	r3, [r7, #0]
 8018b3a:	2200      	movs	r2, #0
 8018b3c:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 8018b3e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8018b42:	b29b      	uxth	r3, r3
 8018b44:	021b      	lsls	r3, r3, #8
 8018b46:	b29a      	uxth	r2, r3
 8018b48:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8018b4c:	b29b      	uxth	r3, r3
 8018b4e:	4413      	add	r3, r2
 8018b50:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 8018b54:	683b      	ldr	r3, [r7, #0]
 8018b56:	2200      	movs	r2, #0
 8018b58:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 8018b5a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8018b5e:	b29b      	uxth	r3, r3
 8018b60:	021b      	lsls	r3, r3, #8
 8018b62:	b29a      	uxth	r2, r3
 8018b64:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8018b68:	b29b      	uxth	r3, r3
 8018b6a:	4413      	add	r3, r2
 8018b6c:	b29b      	uxth	r3, r3
 8018b6e:	025b      	lsls	r3, r3, #9
 8018b70:	647b      	str	r3, [r7, #68]	; 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 8018b72:	683b      	ldr	r3, [r7, #0]
 8018b74:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8018b76:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 8018b78:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8018b7c:	b29b      	uxth	r3, r3
 8018b7e:	021b      	lsls	r3, r3, #8
 8018b80:	b29a      	uxth	r2, r3
 8018b82:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8018b86:	b29b      	uxth	r3, r3
 8018b88:	4413      	add	r3, r2
 8018b8a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 8018b8e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8018b92:	025b      	lsls	r3, r3, #9
 8018b94:	461a      	mov	r2, r3
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 8018b96:	683b      	ldr	r3, [r7, #0]
 8018b98:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 8018b9a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8018b9e:	b29b      	uxth	r3, r3
 8018ba0:	021b      	lsls	r3, r3, #8
 8018ba2:	b29a      	uxth	r2, r3
 8018ba4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8018ba8:	b29b      	uxth	r3, r3
 8018baa:	4413      	add	r3, r2
 8018bac:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 8018bb0:	683b      	ldr	r3, [r7, #0]
 8018bb2:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8018bb6:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 8018bb8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8018bbc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 8018bc0:	687b      	ldr	r3, [r7, #4]
 8018bc2:	f8b3 3152 	ldrh.w	r3, [r3, #338]	; 0x152
 8018bc6:	87bb      	strh	r3, [r7, #60]	; 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 8018bc8:	687b      	ldr	r3, [r7, #4]
 8018bca:	f893 3131 	ldrb.w	r3, [r3, #305]	; 0x131
 8018bce:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 8018bd2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8018bd4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8018bd8:	d046      	beq.n	8018c68 <VL53L0X_GetRangingMeasurementData+0x164>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 8018bda:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8018bdc:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8018be0:	fb02 f303 	mul.w	r3, r2, r3
 8018be4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8018be8:	4a57      	ldr	r2, [pc, #348]	; (8018d48 <VL53L0X_GetRangingMeasurementData+0x244>)
 8018bea:	fb82 1203 	smull	r1, r2, r2, r3
 8018bee:	1192      	asrs	r2, r2, #6
 8018bf0:	17db      	asrs	r3, r3, #31
 8018bf2:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 8018bf4:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8018bf8:	687b      	ldr	r3, [r7, #4]
 8018bfa:	6a1b      	ldr	r3, [r3, #32]
 8018bfc:	873b      	strh	r3, [r7, #56]	; 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8018bfe:	687b      	ldr	r3, [r7, #4]
 8018c00:	7f1b      	ldrb	r3, [r3, #28]
 8018c02:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 8018c06:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8018c0a:	2b00      	cmp	r3, #0
 8018c0c:	d02c      	beq.n	8018c68 <VL53L0X_GetRangingMeasurementData+0x164>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 8018c0e:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8018c10:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8018c14:	fb02 f303 	mul.w	r3, r2, r3
 8018c18:	121a      	asrs	r2, r3, #8
					<= 0) {
 8018c1a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
				if ((SignalRate
 8018c1c:	429a      	cmp	r2, r3
 8018c1e:	d10d      	bne.n	8018c3c <VL53L0X_GetRangingMeasurementData+0x138>
					if (RangeFractionalEnable)
 8018c20:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8018c24:	2b00      	cmp	r3, #0
 8018c26:	d004      	beq.n	8018c32 <VL53L0X_GetRangingMeasurementData+0x12e>
						XtalkRangeMilliMeter = 8888;
 8018c28:	f242 23b8 	movw	r3, #8888	; 0x22b8
 8018c2c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8018c30:	e016      	b.n	8018c60 <VL53L0X_GetRangingMeasurementData+0x15c>
					else
						XtalkRangeMilliMeter = 8888
 8018c32:	f648 23e0 	movw	r3, #35552	; 0x8ae0
 8018c36:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8018c3a:	e011      	b.n	8018c60 <VL53L0X_GetRangingMeasurementData+0x15c>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 8018c3c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8018c40:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8018c42:	fb03 f202 	mul.w	r2, r3, r2
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 8018c46:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8018c48:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 8018c4c:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 8018c50:	121b      	asrs	r3, r3, #8
 8018c52:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 8018c54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8018c56:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 8018c58:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 8018c5c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 8018c60:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8018c64:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
			}

		}

		if (RangeFractionalEnable) {
 8018c68:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8018c6c:	2b00      	cmp	r3, #0
 8018c6e:	d00d      	beq.n	8018c8c <VL53L0X_GetRangingMeasurementData+0x188>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 8018c70:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8018c74:	089b      	lsrs	r3, r3, #2
 8018c76:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 8018c78:	683b      	ldr	r3, [r7, #0]
 8018c7a:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 8018c7c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8018c80:	b2db      	uxtb	r3, r3
 8018c82:	019b      	lsls	r3, r3, #6
 8018c84:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 8018c86:	683b      	ldr	r3, [r7, #0]
 8018c88:	75da      	strb	r2, [r3, #23]
 8018c8a:	e006      	b.n	8018c9a <VL53L0X_GetRangingMeasurementData+0x196>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 8018c8c:	683b      	ldr	r3, [r7, #0]
 8018c8e:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8018c92:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 8018c94:	683b      	ldr	r3, [r7, #0]
 8018c96:	2200      	movs	r2, #0
 8018c98:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 8018c9a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8018c9e:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 8018ca2:	f107 0336 	add.w	r3, r7, #54	; 0x36
 8018ca6:	9301      	str	r3, [sp, #4]
 8018ca8:	683b      	ldr	r3, [r7, #0]
 8018caa:	9300      	str	r3, [sp, #0]
 8018cac:	4613      	mov	r3, r2
 8018cae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8018cb0:	6878      	ldr	r0, [r7, #4]
 8018cb2:	f003 f9e1 	bl	801c078 <VL53L0X_get_pal_range_status>
 8018cb6:	4603      	mov	r3, r0
 8018cb8:	461a      	mov	r2, r3
 8018cba:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8018cbe:	4313      	orrs	r3, r2
 8018cc0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 8018cc4:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8018cc8:	2b00      	cmp	r3, #0
 8018cca:	d103      	bne.n	8018cd4 <VL53L0X_GetRangingMeasurementData+0x1d0>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 8018ccc:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8018cd0:	683b      	ldr	r3, [r7, #0]
 8018cd2:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8018cd4:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8018cd8:	2b00      	cmp	r3, #0
 8018cda:	d12f      	bne.n	8018d3c <VL53L0X_GetRangingMeasurementData+0x238>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 8018cdc:	687b      	ldr	r3, [r7, #4]
 8018cde:	f107 040c 	add.w	r4, r7, #12
 8018ce2:	f103 0550 	add.w	r5, r3, #80	; 0x50
 8018ce6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018ce8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018cea:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8018cee:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 8018cf2:	683b      	ldr	r3, [r7, #0]
 8018cf4:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 8018cf6:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 8018cf8:	683b      	ldr	r3, [r7, #0]
 8018cfa:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 8018cfc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 8018d00:	683b      	ldr	r3, [r7, #0]
 8018d02:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 8018d04:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 8018d06:	683b      	ldr	r3, [r7, #0]
 8018d08:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 8018d0a:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 8018d0c:	683b      	ldr	r3, [r7, #0]
 8018d0e:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 8018d10:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 8018d12:	683b      	ldr	r3, [r7, #0]
 8018d14:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 8018d16:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 8018d18:	683b      	ldr	r3, [r7, #0]
 8018d1a:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 8018d1c:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 8018d1e:	683b      	ldr	r3, [r7, #0]
 8018d20:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 8018d22:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 8018d26:	687b      	ldr	r3, [r7, #4]
 8018d28:	f103 0450 	add.w	r4, r3, #80	; 0x50
 8018d2c:	f107 050c 	add.w	r5, r7, #12
 8018d30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018d32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018d34:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8018d38:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8018d3c:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 8018d40:	4618      	mov	r0, r3
 8018d42:	3750      	adds	r7, #80	; 0x50
 8018d44:	46bd      	mov	sp, r7
 8018d46:	bdb0      	pop	{r4, r5, r7, pc}
 8018d48:	10624dd3 	.word	0x10624dd3

08018d4c <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8018d4c:	b580      	push	{r7, lr}
 8018d4e:	b084      	sub	sp, #16
 8018d50:	af00      	add	r7, sp, #0
 8018d52:	6078      	str	r0, [r7, #4]
 8018d54:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8018d56:	2300      	movs	r3, #0
 8018d58:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8018d5a:	2100      	movs	r1, #0
 8018d5c:	6878      	ldr	r0, [r7, #4]
 8018d5e:	f7ff f88b 	bl	8017e78 <VL53L0X_SetDeviceMode>
 8018d62:	4603      	mov	r3, r0
 8018d64:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8018d66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018d6a:	2b00      	cmp	r3, #0
 8018d6c:	d104      	bne.n	8018d78 <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 8018d6e:	6878      	ldr	r0, [r7, #4]
 8018d70:	f7ff fcce 	bl	8018710 <VL53L0X_PerformSingleMeasurement>
 8018d74:	4603      	mov	r3, r0
 8018d76:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8018d78:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018d7c:	2b00      	cmp	r3, #0
 8018d7e:	d105      	bne.n	8018d8c <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 8018d80:	6839      	ldr	r1, [r7, #0]
 8018d82:	6878      	ldr	r0, [r7, #4]
 8018d84:	f7ff febe 	bl	8018b04 <VL53L0X_GetRangingMeasurementData>
 8018d88:	4603      	mov	r3, r0
 8018d8a:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 8018d8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018d90:	2b00      	cmp	r3, #0
 8018d92:	d105      	bne.n	8018da0 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8018d94:	2100      	movs	r1, #0
 8018d96:	6878      	ldr	r0, [r7, #4]
 8018d98:	f000 f960 	bl	801905c <VL53L0X_ClearInterruptMask>
 8018d9c:	4603      	mov	r3, r0
 8018d9e:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 8018da0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8018da4:	4618      	mov	r0, r3
 8018da6:	3710      	adds	r7, #16
 8018da8:	46bd      	mov	sp, r7
 8018daa:	bd80      	pop	{r7, pc}

08018dac <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 8018dac:	b580      	push	{r7, lr}
 8018dae:	b084      	sub	sp, #16
 8018db0:	af00      	add	r7, sp, #0
 8018db2:	6078      	str	r0, [r7, #4]
 8018db4:	4608      	mov	r0, r1
 8018db6:	4611      	mov	r1, r2
 8018db8:	461a      	mov	r2, r3
 8018dba:	4603      	mov	r3, r0
 8018dbc:	70fb      	strb	r3, [r7, #3]
 8018dbe:	460b      	mov	r3, r1
 8018dc0:	70bb      	strb	r3, [r7, #2]
 8018dc2:	4613      	mov	r3, r2
 8018dc4:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8018dc6:	2300      	movs	r3, #0
 8018dc8:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 8018dca:	78fb      	ldrb	r3, [r7, #3]
 8018dcc:	2b00      	cmp	r3, #0
 8018dce:	d002      	beq.n	8018dd6 <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 8018dd0:	23f6      	movs	r3, #246	; 0xf6
 8018dd2:	73fb      	strb	r3, [r7, #15]
 8018dd4:	e105      	b.n	8018fe2 <VL53L0X_SetGpioConfig+0x236>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 8018dd6:	78bb      	ldrb	r3, [r7, #2]
 8018dd8:	2b14      	cmp	r3, #20
 8018dda:	d110      	bne.n	8018dfe <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8018ddc:	7e3b      	ldrb	r3, [r7, #24]
 8018dde:	2b00      	cmp	r3, #0
 8018de0:	d102      	bne.n	8018de8 <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 8018de2:	2310      	movs	r3, #16
 8018de4:	73bb      	strb	r3, [r7, #14]
 8018de6:	e001      	b.n	8018dec <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 8018de8:	2301      	movs	r3, #1
 8018dea:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 8018dec:	7bbb      	ldrb	r3, [r7, #14]
 8018dee:	461a      	mov	r2, r3
 8018df0:	2184      	movs	r1, #132	; 0x84
 8018df2:	6878      	ldr	r0, [r7, #4]
 8018df4:	f003 fbb8 	bl	801c568 <VL53L0X_WrByte>
 8018df8:	4603      	mov	r3, r0
 8018dfa:	73fb      	strb	r3, [r7, #15]
 8018dfc:	e0f1      	b.n	8018fe2 <VL53L0X_SetGpioConfig+0x236>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 8018dfe:	78bb      	ldrb	r3, [r7, #2]
 8018e00:	2b15      	cmp	r3, #21
 8018e02:	f040 8097 	bne.w	8018f34 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8018e06:	2201      	movs	r2, #1
 8018e08:	21ff      	movs	r1, #255	; 0xff
 8018e0a:	6878      	ldr	r0, [r7, #4]
 8018e0c:	f003 fbac 	bl	801c568 <VL53L0X_WrByte>
 8018e10:	4603      	mov	r3, r0
 8018e12:	461a      	mov	r2, r3
 8018e14:	7bfb      	ldrb	r3, [r7, #15]
 8018e16:	4313      	orrs	r3, r2
 8018e18:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8018e1a:	2200      	movs	r2, #0
 8018e1c:	2100      	movs	r1, #0
 8018e1e:	6878      	ldr	r0, [r7, #4]
 8018e20:	f003 fba2 	bl	801c568 <VL53L0X_WrByte>
 8018e24:	4603      	mov	r3, r0
 8018e26:	461a      	mov	r2, r3
 8018e28:	7bfb      	ldrb	r3, [r7, #15]
 8018e2a:	4313      	orrs	r3, r2
 8018e2c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8018e2e:	2200      	movs	r2, #0
 8018e30:	21ff      	movs	r1, #255	; 0xff
 8018e32:	6878      	ldr	r0, [r7, #4]
 8018e34:	f003 fb98 	bl	801c568 <VL53L0X_WrByte>
 8018e38:	4603      	mov	r3, r0
 8018e3a:	461a      	mov	r2, r3
 8018e3c:	7bfb      	ldrb	r3, [r7, #15]
 8018e3e:	4313      	orrs	r3, r2
 8018e40:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8018e42:	2201      	movs	r2, #1
 8018e44:	2180      	movs	r1, #128	; 0x80
 8018e46:	6878      	ldr	r0, [r7, #4]
 8018e48:	f003 fb8e 	bl	801c568 <VL53L0X_WrByte>
 8018e4c:	4603      	mov	r3, r0
 8018e4e:	461a      	mov	r2, r3
 8018e50:	7bfb      	ldrb	r3, [r7, #15]
 8018e52:	4313      	orrs	r3, r2
 8018e54:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 8018e56:	2202      	movs	r2, #2
 8018e58:	2185      	movs	r1, #133	; 0x85
 8018e5a:	6878      	ldr	r0, [r7, #4]
 8018e5c:	f003 fb84 	bl	801c568 <VL53L0X_WrByte>
 8018e60:	4603      	mov	r3, r0
 8018e62:	461a      	mov	r2, r3
 8018e64:	7bfb      	ldrb	r3, [r7, #15]
 8018e66:	4313      	orrs	r3, r2
 8018e68:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 8018e6a:	2204      	movs	r2, #4
 8018e6c:	21ff      	movs	r1, #255	; 0xff
 8018e6e:	6878      	ldr	r0, [r7, #4]
 8018e70:	f003 fb7a 	bl	801c568 <VL53L0X_WrByte>
 8018e74:	4603      	mov	r3, r0
 8018e76:	461a      	mov	r2, r3
 8018e78:	7bfb      	ldrb	r3, [r7, #15]
 8018e7a:	4313      	orrs	r3, r2
 8018e7c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 8018e7e:	2200      	movs	r2, #0
 8018e80:	21cd      	movs	r1, #205	; 0xcd
 8018e82:	6878      	ldr	r0, [r7, #4]
 8018e84:	f003 fb70 	bl	801c568 <VL53L0X_WrByte>
 8018e88:	4603      	mov	r3, r0
 8018e8a:	461a      	mov	r2, r3
 8018e8c:	7bfb      	ldrb	r3, [r7, #15]
 8018e8e:	4313      	orrs	r3, r2
 8018e90:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 8018e92:	2211      	movs	r2, #17
 8018e94:	21cc      	movs	r1, #204	; 0xcc
 8018e96:	6878      	ldr	r0, [r7, #4]
 8018e98:	f003 fb66 	bl	801c568 <VL53L0X_WrByte>
 8018e9c:	4603      	mov	r3, r0
 8018e9e:	461a      	mov	r2, r3
 8018ea0:	7bfb      	ldrb	r3, [r7, #15]
 8018ea2:	4313      	orrs	r3, r2
 8018ea4:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 8018ea6:	2207      	movs	r2, #7
 8018ea8:	21ff      	movs	r1, #255	; 0xff
 8018eaa:	6878      	ldr	r0, [r7, #4]
 8018eac:	f003 fb5c 	bl	801c568 <VL53L0X_WrByte>
 8018eb0:	4603      	mov	r3, r0
 8018eb2:	461a      	mov	r2, r3
 8018eb4:	7bfb      	ldrb	r3, [r7, #15]
 8018eb6:	4313      	orrs	r3, r2
 8018eb8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 8018eba:	2200      	movs	r2, #0
 8018ebc:	21be      	movs	r1, #190	; 0xbe
 8018ebe:	6878      	ldr	r0, [r7, #4]
 8018ec0:	f003 fb52 	bl	801c568 <VL53L0X_WrByte>
 8018ec4:	4603      	mov	r3, r0
 8018ec6:	461a      	mov	r2, r3
 8018ec8:	7bfb      	ldrb	r3, [r7, #15]
 8018eca:	4313      	orrs	r3, r2
 8018ecc:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 8018ece:	2206      	movs	r2, #6
 8018ed0:	21ff      	movs	r1, #255	; 0xff
 8018ed2:	6878      	ldr	r0, [r7, #4]
 8018ed4:	f003 fb48 	bl	801c568 <VL53L0X_WrByte>
 8018ed8:	4603      	mov	r3, r0
 8018eda:	461a      	mov	r2, r3
 8018edc:	7bfb      	ldrb	r3, [r7, #15]
 8018ede:	4313      	orrs	r3, r2
 8018ee0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 8018ee2:	2209      	movs	r2, #9
 8018ee4:	21cc      	movs	r1, #204	; 0xcc
 8018ee6:	6878      	ldr	r0, [r7, #4]
 8018ee8:	f003 fb3e 	bl	801c568 <VL53L0X_WrByte>
 8018eec:	4603      	mov	r3, r0
 8018eee:	461a      	mov	r2, r3
 8018ef0:	7bfb      	ldrb	r3, [r7, #15]
 8018ef2:	4313      	orrs	r3, r2
 8018ef4:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8018ef6:	2200      	movs	r2, #0
 8018ef8:	21ff      	movs	r1, #255	; 0xff
 8018efa:	6878      	ldr	r0, [r7, #4]
 8018efc:	f003 fb34 	bl	801c568 <VL53L0X_WrByte>
 8018f00:	4603      	mov	r3, r0
 8018f02:	461a      	mov	r2, r3
 8018f04:	7bfb      	ldrb	r3, [r7, #15]
 8018f06:	4313      	orrs	r3, r2
 8018f08:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8018f0a:	2201      	movs	r2, #1
 8018f0c:	21ff      	movs	r1, #255	; 0xff
 8018f0e:	6878      	ldr	r0, [r7, #4]
 8018f10:	f003 fb2a 	bl	801c568 <VL53L0X_WrByte>
 8018f14:	4603      	mov	r3, r0
 8018f16:	461a      	mov	r2, r3
 8018f18:	7bfb      	ldrb	r3, [r7, #15]
 8018f1a:	4313      	orrs	r3, r2
 8018f1c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8018f1e:	2200      	movs	r2, #0
 8018f20:	2100      	movs	r1, #0
 8018f22:	6878      	ldr	r0, [r7, #4]
 8018f24:	f003 fb20 	bl	801c568 <VL53L0X_WrByte>
 8018f28:	4603      	mov	r3, r0
 8018f2a:	461a      	mov	r2, r3
 8018f2c:	7bfb      	ldrb	r3, [r7, #15]
 8018f2e:	4313      	orrs	r3, r2
 8018f30:	73fb      	strb	r3, [r7, #15]
 8018f32:	e056      	b.n	8018fe2 <VL53L0X_SetGpioConfig+0x236>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 8018f34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018f38:	2b00      	cmp	r3, #0
 8018f3a:	d120      	bne.n	8018f7e <VL53L0X_SetGpioConfig+0x1d2>
			switch (Functionality) {
 8018f3c:	787b      	ldrb	r3, [r7, #1]
 8018f3e:	2b04      	cmp	r3, #4
 8018f40:	d81b      	bhi.n	8018f7a <VL53L0X_SetGpioConfig+0x1ce>
 8018f42:	a201      	add	r2, pc, #4	; (adr r2, 8018f48 <VL53L0X_SetGpioConfig+0x19c>)
 8018f44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018f48:	08018f5d 	.word	0x08018f5d
 8018f4c:	08018f63 	.word	0x08018f63
 8018f50:	08018f69 	.word	0x08018f69
 8018f54:	08018f6f 	.word	0x08018f6f
 8018f58:	08018f75 	.word	0x08018f75
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 8018f5c:	2300      	movs	r3, #0
 8018f5e:	73bb      	strb	r3, [r7, #14]
				break;
 8018f60:	e00d      	b.n	8018f7e <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 8018f62:	2301      	movs	r3, #1
 8018f64:	73bb      	strb	r3, [r7, #14]
				break;
 8018f66:	e00a      	b.n	8018f7e <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 8018f68:	2302      	movs	r3, #2
 8018f6a:	73bb      	strb	r3, [r7, #14]
				break;
 8018f6c:	e007      	b.n	8018f7e <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 8018f6e:	2303      	movs	r3, #3
 8018f70:	73bb      	strb	r3, [r7, #14]
				break;
 8018f72:	e004      	b.n	8018f7e <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 8018f74:	2304      	movs	r3, #4
 8018f76:	73bb      	strb	r3, [r7, #14]
				break;
 8018f78:	e001      	b.n	8018f7e <VL53L0X_SetGpioConfig+0x1d2>
			default:
				Status =
 8018f7a:	23f5      	movs	r3, #245	; 0xf5
 8018f7c:	73fb      	strb	r3, [r7, #15]
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}

		if (Status == VL53L0X_ERROR_NONE)
 8018f7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018f82:	2b00      	cmp	r3, #0
 8018f84:	d107      	bne.n	8018f96 <VL53L0X_SetGpioConfig+0x1ea>
			Status = VL53L0X_WrByte(Dev,
 8018f86:	7bbb      	ldrb	r3, [r7, #14]
 8018f88:	461a      	mov	r2, r3
 8018f8a:	210a      	movs	r1, #10
 8018f8c:	6878      	ldr	r0, [r7, #4]
 8018f8e:	f003 faeb 	bl	801c568 <VL53L0X_WrByte>
 8018f92:	4603      	mov	r3, r0
 8018f94:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 8018f96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018f9a:	2b00      	cmp	r3, #0
 8018f9c:	d10f      	bne.n	8018fbe <VL53L0X_SetGpioConfig+0x212>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8018f9e:	7e3b      	ldrb	r3, [r7, #24]
 8018fa0:	2b00      	cmp	r3, #0
 8018fa2:	d102      	bne.n	8018faa <VL53L0X_SetGpioConfig+0x1fe>
				data = 0;
 8018fa4:	2300      	movs	r3, #0
 8018fa6:	73bb      	strb	r3, [r7, #14]
 8018fa8:	e001      	b.n	8018fae <VL53L0X_SetGpioConfig+0x202>
			else
				data = (uint8_t)(1 << 4);
 8018faa:	2310      	movs	r3, #16
 8018fac:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 8018fae:	7bbb      	ldrb	r3, [r7, #14]
 8018fb0:	22ef      	movs	r2, #239	; 0xef
 8018fb2:	2184      	movs	r1, #132	; 0x84
 8018fb4:	6878      	ldr	r0, [r7, #4]
 8018fb6:	f003 fb25 	bl	801c604 <VL53L0X_UpdateByte>
 8018fba:	4603      	mov	r3, r0
 8018fbc:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 8018fbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018fc2:	2b00      	cmp	r3, #0
 8018fc4:	d103      	bne.n	8018fce <VL53L0X_SetGpioConfig+0x222>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8018fc6:	687b      	ldr	r3, [r7, #4]
 8018fc8:	787a      	ldrb	r2, [r7, #1]
 8018fca:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 8018fce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018fd2:	2b00      	cmp	r3, #0
 8018fd4:	d105      	bne.n	8018fe2 <VL53L0X_SetGpioConfig+0x236>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8018fd6:	2100      	movs	r1, #0
 8018fd8:	6878      	ldr	r0, [r7, #4]
 8018fda:	f000 f83f 	bl	801905c <VL53L0X_ClearInterruptMask>
 8018fde:	4603      	mov	r3, r0
 8018fe0:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 8018fe2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8018fe6:	4618      	mov	r0, r3
 8018fe8:	3710      	adds	r7, #16
 8018fea:	46bd      	mov	sp, r7
 8018fec:	bd80      	pop	{r7, pc}
 8018fee:	bf00      	nop

08018ff0 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 8018ff0:	b580      	push	{r7, lr}
 8018ff2:	b086      	sub	sp, #24
 8018ff4:	af00      	add	r7, sp, #0
 8018ff6:	60f8      	str	r0, [r7, #12]
 8018ff8:	607a      	str	r2, [r7, #4]
 8018ffa:	603b      	str	r3, [r7, #0]
 8018ffc:	460b      	mov	r3, r1
 8018ffe:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8019000:	2300      	movs	r3, #0
 8019002:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 8019004:	f107 0314 	add.w	r3, r7, #20
 8019008:	461a      	mov	r2, r3
 801900a:	210e      	movs	r1, #14
 801900c:	68f8      	ldr	r0, [r7, #12]
 801900e:	f003 fb57 	bl	801c6c0 <VL53L0X_RdWord>
 8019012:	4603      	mov	r3, r0
 8019014:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8019016:	8abb      	ldrh	r3, [r7, #20]
 8019018:	045b      	lsls	r3, r3, #17
 801901a:	461a      	mov	r2, r3
 801901c:	4b0e      	ldr	r3, [pc, #56]	; (8019058 <VL53L0X_GetInterruptThresholds+0x68>)
 801901e:	4013      	ands	r3, r2
 8019020:	687a      	ldr	r2, [r7, #4]
 8019022:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 8019024:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8019028:	2b00      	cmp	r3, #0
 801902a:	d10f      	bne.n	801904c <VL53L0X_GetInterruptThresholds+0x5c>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 801902c:	f107 0314 	add.w	r3, r7, #20
 8019030:	461a      	mov	r2, r3
 8019032:	210c      	movs	r1, #12
 8019034:	68f8      	ldr	r0, [r7, #12]
 8019036:	f003 fb43 	bl	801c6c0 <VL53L0X_RdWord>
 801903a:	4603      	mov	r3, r0
 801903c:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 801903e:	8abb      	ldrh	r3, [r7, #20]
 8019040:	045b      	lsls	r3, r3, #17
 8019042:	461a      	mov	r2, r3
 8019044:	4b04      	ldr	r3, [pc, #16]	; (8019058 <VL53L0X_GetInterruptThresholds+0x68>)
 8019046:	4013      	ands	r3, r2
		*pThresholdHigh =
 8019048:	683a      	ldr	r2, [r7, #0]
 801904a:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 801904c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8019050:	4618      	mov	r0, r3
 8019052:	3718      	adds	r7, #24
 8019054:	46bd      	mov	sp, r7
 8019056:	bd80      	pop	{r7, pc}
 8019058:	1ffe0000 	.word	0x1ffe0000

0801905c <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 801905c:	b580      	push	{r7, lr}
 801905e:	b084      	sub	sp, #16
 8019060:	af00      	add	r7, sp, #0
 8019062:	6078      	str	r0, [r7, #4]
 8019064:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8019066:	2300      	movs	r3, #0
 8019068:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 801906a:	2300      	movs	r3, #0
 801906c:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 801906e:	2201      	movs	r2, #1
 8019070:	210b      	movs	r1, #11
 8019072:	6878      	ldr	r0, [r7, #4]
 8019074:	f003 fa78 	bl	801c568 <VL53L0X_WrByte>
 8019078:	4603      	mov	r3, r0
 801907a:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 801907c:	2200      	movs	r2, #0
 801907e:	210b      	movs	r1, #11
 8019080:	6878      	ldr	r0, [r7, #4]
 8019082:	f003 fa71 	bl	801c568 <VL53L0X_WrByte>
 8019086:	4603      	mov	r3, r0
 8019088:	461a      	mov	r2, r3
 801908a:	7bfb      	ldrb	r3, [r7, #15]
 801908c:	4313      	orrs	r3, r2
 801908e:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 8019090:	f107 030d 	add.w	r3, r7, #13
 8019094:	461a      	mov	r2, r3
 8019096:	2113      	movs	r1, #19
 8019098:	6878      	ldr	r0, [r7, #4]
 801909a:	f003 fae7 	bl	801c66c <VL53L0X_RdByte>
 801909e:	4603      	mov	r3, r0
 80190a0:	461a      	mov	r2, r3
 80190a2:	7bfb      	ldrb	r3, [r7, #15]
 80190a4:	4313      	orrs	r3, r2
 80190a6:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 80190a8:	7bbb      	ldrb	r3, [r7, #14]
 80190aa:	3301      	adds	r3, #1
 80190ac:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 80190ae:	7b7b      	ldrb	r3, [r7, #13]
 80190b0:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 80190b4:	2b00      	cmp	r3, #0
 80190b6:	d006      	beq.n	80190c6 <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 80190b8:	7bbb      	ldrb	r3, [r7, #14]
 80190ba:	2b02      	cmp	r3, #2
 80190bc:	d803      	bhi.n	80190c6 <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 80190be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80190c2:	2b00      	cmp	r3, #0
 80190c4:	d0d3      	beq.n	801906e <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 80190c6:	7bbb      	ldrb	r3, [r7, #14]
 80190c8:	2b02      	cmp	r3, #2
 80190ca:	d901      	bls.n	80190d0 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 80190cc:	23f4      	movs	r3, #244	; 0xf4
 80190ce:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 80190d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80190d4:	4618      	mov	r0, r3
 80190d6:	3710      	adds	r7, #16
 80190d8:	46bd      	mov	sp, r7
 80190da:	bd80      	pop	{r7, pc}

080190dc <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 80190dc:	b580      	push	{r7, lr}
 80190de:	b084      	sub	sp, #16
 80190e0:	af00      	add	r7, sp, #0
 80190e2:	6078      	str	r0, [r7, #4]
 80190e4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80190e6:	2300      	movs	r3, #0
 80190e8:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 80190ea:	f107 030e 	add.w	r3, r7, #14
 80190ee:	461a      	mov	r2, r3
 80190f0:	2113      	movs	r1, #19
 80190f2:	6878      	ldr	r0, [r7, #4]
 80190f4:	f003 faba 	bl	801c66c <VL53L0X_RdByte>
 80190f8:	4603      	mov	r3, r0
 80190fa:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 80190fc:	7bbb      	ldrb	r3, [r7, #14]
 80190fe:	f003 0207 	and.w	r2, r3, #7
 8019102:	683b      	ldr	r3, [r7, #0]
 8019104:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 8019106:	7bbb      	ldrb	r3, [r7, #14]
 8019108:	f003 0318 	and.w	r3, r3, #24
 801910c:	2b00      	cmp	r3, #0
 801910e:	d001      	beq.n	8019114 <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 8019110:	23fa      	movs	r3, #250	; 0xfa
 8019112:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8019114:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019118:	4618      	mov	r0, r3
 801911a:	3710      	adds	r7, #16
 801911c:	46bd      	mov	sp, r7
 801911e:	bd80      	pop	{r7, pc}

08019120 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 8019120:	b580      	push	{r7, lr}
 8019122:	b086      	sub	sp, #24
 8019124:	af00      	add	r7, sp, #0
 8019126:	60f8      	str	r0, [r7, #12]
 8019128:	60b9      	str	r1, [r7, #8]
 801912a:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801912c:	2300      	movs	r3, #0
 801912e:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 8019130:	687a      	ldr	r2, [r7, #4]
 8019132:	68b9      	ldr	r1, [r7, #8]
 8019134:	68f8      	ldr	r0, [r7, #12]
 8019136:	f000 fa03 	bl	8019540 <VL53L0X_perform_ref_spad_management>
 801913a:	4603      	mov	r3, r0
 801913c:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 801913e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8019142:	4618      	mov	r0, r3
 8019144:	3718      	adds	r7, #24
 8019146:	46bd      	mov	sp, r7
 8019148:	bd80      	pop	{r7, pc}

0801914a <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 801914a:	b580      	push	{r7, lr}
 801914c:	b084      	sub	sp, #16
 801914e:	af00      	add	r7, sp, #0
 8019150:	6078      	str	r0, [r7, #4]
 8019152:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8019154:	2300      	movs	r3, #0
 8019156:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 8019158:	f240 73ff 	movw	r3, #2047	; 0x7ff
 801915c:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 801915e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8019162:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 8019164:	f107 0308 	add.w	r3, r7, #8
 8019168:	461a      	mov	r2, r3
 801916a:	2128      	movs	r1, #40	; 0x28
 801916c:	6878      	ldr	r0, [r7, #4]
 801916e:	f003 faa7 	bl	801c6c0 <VL53L0X_RdWord>
 8019172:	4603      	mov	r3, r0
 8019174:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 8019176:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801917a:	2b00      	cmp	r3, #0
 801917c:	d11e      	bne.n	80191bc <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 801917e:	893b      	ldrh	r3, [r7, #8]
 8019180:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8019184:	b29b      	uxth	r3, r3
 8019186:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 8019188:	893b      	ldrh	r3, [r7, #8]
 801918a:	461a      	mov	r2, r3
 801918c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8019190:	429a      	cmp	r2, r3
 8019192:	dd0b      	ble.n	80191ac <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 8019194:	893a      	ldrh	r2, [r7, #8]
 8019196:	897b      	ldrh	r3, [r7, #10]
 8019198:	1ad3      	subs	r3, r2, r3
 801919a:	b29b      	uxth	r3, r3
 801919c:	b21b      	sxth	r3, r3
 801919e:	461a      	mov	r2, r3
					* 250;
 80191a0:	23fa      	movs	r3, #250	; 0xfa
 80191a2:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 80191a6:	683b      	ldr	r3, [r7, #0]
 80191a8:	601a      	str	r2, [r3, #0]
 80191aa:	e007      	b.n	80191bc <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 80191ac:	893b      	ldrh	r3, [r7, #8]
 80191ae:	b21b      	sxth	r3, r3
 80191b0:	461a      	mov	r2, r3
 80191b2:	23fa      	movs	r3, #250	; 0xfa
 80191b4:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 80191b8:	683b      	ldr	r3, [r7, #0]
 80191ba:	601a      	str	r2, [r3, #0]

	}

	return Status;
 80191bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80191c0:	4618      	mov	r0, r3
 80191c2:	3710      	adds	r7, #16
 80191c4:	46bd      	mov	sp, r7
 80191c6:	bd80      	pop	{r7, pc}

080191c8 <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 80191c8:	b480      	push	{r7}
 80191ca:	b08b      	sub	sp, #44	; 0x2c
 80191cc:	af00      	add	r7, sp, #0
 80191ce:	60f8      	str	r0, [r7, #12]
 80191d0:	60b9      	str	r1, [r7, #8]
 80191d2:	607a      	str	r2, [r7, #4]
 80191d4:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 80191d6:	2308      	movs	r3, #8
 80191d8:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 80191da:	2300      	movs	r3, #0
 80191dc:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 80191de:	683b      	ldr	r3, [r7, #0]
 80191e0:	f04f 32ff 	mov.w	r2, #4294967295
 80191e4:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 80191e6:	687a      	ldr	r2, [r7, #4]
 80191e8:	69bb      	ldr	r3, [r7, #24]
 80191ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80191ee:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 80191f0:	687b      	ldr	r3, [r7, #4]
 80191f2:	69ba      	ldr	r2, [r7, #24]
 80191f4:	fbb3 f2f2 	udiv	r2, r3, r2
 80191f8:	69b9      	ldr	r1, [r7, #24]
 80191fa:	fb01 f202 	mul.w	r2, r1, r2
 80191fe:	1a9b      	subs	r3, r3, r2
 8019200:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8019202:	697b      	ldr	r3, [r7, #20]
 8019204:	627b      	str	r3, [r7, #36]	; 0x24
 8019206:	e030      	b.n	801926a <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 8019208:	2300      	movs	r3, #0
 801920a:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 801920c:	68fa      	ldr	r2, [r7, #12]
 801920e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019210:	4413      	add	r3, r2
 8019212:	781b      	ldrb	r3, [r3, #0]
 8019214:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 8019216:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019218:	697b      	ldr	r3, [r7, #20]
 801921a:	429a      	cmp	r2, r3
 801921c:	d11e      	bne.n	801925c <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 801921e:	7ffa      	ldrb	r2, [r7, #31]
 8019220:	693b      	ldr	r3, [r7, #16]
 8019222:	fa42 f303 	asr.w	r3, r2, r3
 8019226:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 8019228:	693b      	ldr	r3, [r7, #16]
 801922a:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 801922c:	e016      	b.n	801925c <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 801922e:	7ffb      	ldrb	r3, [r7, #31]
 8019230:	f003 0301 	and.w	r3, r3, #1
 8019234:	2b00      	cmp	r3, #0
 8019236:	d00b      	beq.n	8019250 <get_next_good_spad+0x88>
				success = 1;
 8019238:	2301      	movs	r3, #1
 801923a:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 801923c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801923e:	69ba      	ldr	r2, [r7, #24]
 8019240:	fb03 f202 	mul.w	r2, r3, r2
 8019244:	6a3b      	ldr	r3, [r7, #32]
 8019246:	4413      	add	r3, r2
 8019248:	461a      	mov	r2, r3
 801924a:	683b      	ldr	r3, [r7, #0]
 801924c:	601a      	str	r2, [r3, #0]
				break;
 801924e:	e009      	b.n	8019264 <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 8019250:	7ffb      	ldrb	r3, [r7, #31]
 8019252:	085b      	lsrs	r3, r3, #1
 8019254:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 8019256:	6a3b      	ldr	r3, [r7, #32]
 8019258:	3301      	adds	r3, #1
 801925a:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 801925c:	6a3a      	ldr	r2, [r7, #32]
 801925e:	69bb      	ldr	r3, [r7, #24]
 8019260:	429a      	cmp	r2, r3
 8019262:	d3e4      	bcc.n	801922e <get_next_good_spad+0x66>
				coarseIndex++) {
 8019264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019266:	3301      	adds	r3, #1
 8019268:	627b      	str	r3, [r7, #36]	; 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 801926a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801926c:	68bb      	ldr	r3, [r7, #8]
 801926e:	429a      	cmp	r2, r3
 8019270:	d202      	bcs.n	8019278 <get_next_good_spad+0xb0>
 8019272:	7fbb      	ldrb	r3, [r7, #30]
 8019274:	2b00      	cmp	r3, #0
 8019276:	d0c7      	beq.n	8019208 <get_next_good_spad+0x40>
		}
	}
}
 8019278:	bf00      	nop
 801927a:	372c      	adds	r7, #44	; 0x2c
 801927c:	46bd      	mov	sp, r7
 801927e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019282:	4770      	bx	lr

08019284 <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 8019284:	b480      	push	{r7}
 8019286:	b085      	sub	sp, #20
 8019288:	af00      	add	r7, sp, #0
 801928a:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 801928c:	2301      	movs	r3, #1
 801928e:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 8019290:	687b      	ldr	r3, [r7, #4]
 8019292:	099b      	lsrs	r3, r3, #6
 8019294:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 8019296:	4a07      	ldr	r2, [pc, #28]	; (80192b4 <is_aperture+0x30>)
 8019298:	68bb      	ldr	r3, [r7, #8]
 801929a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801929e:	2b00      	cmp	r3, #0
 80192a0:	d101      	bne.n	80192a6 <is_aperture+0x22>
		isAperture = 0;
 80192a2:	2300      	movs	r3, #0
 80192a4:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 80192a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80192a8:	4618      	mov	r0, r3
 80192aa:	3714      	adds	r7, #20
 80192ac:	46bd      	mov	sp, r7
 80192ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80192b2:	4770      	bx	lr
 80192b4:	240007b4 	.word	0x240007b4

080192b8 <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 80192b8:	b480      	push	{r7}
 80192ba:	b089      	sub	sp, #36	; 0x24
 80192bc:	af00      	add	r7, sp, #0
 80192be:	60f8      	str	r0, [r7, #12]
 80192c0:	60b9      	str	r1, [r7, #8]
 80192c2:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80192c4:	2300      	movs	r3, #0
 80192c6:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 80192c8:	2308      	movs	r3, #8
 80192ca:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 80192cc:	687a      	ldr	r2, [r7, #4]
 80192ce:	69bb      	ldr	r3, [r7, #24]
 80192d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80192d4:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 80192d6:	687b      	ldr	r3, [r7, #4]
 80192d8:	69ba      	ldr	r2, [r7, #24]
 80192da:	fbb3 f2f2 	udiv	r2, r3, r2
 80192de:	69b9      	ldr	r1, [r7, #24]
 80192e0:	fb01 f202 	mul.w	r2, r1, r2
 80192e4:	1a9b      	subs	r3, r3, r2
 80192e6:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 80192e8:	697a      	ldr	r2, [r7, #20]
 80192ea:	68bb      	ldr	r3, [r7, #8]
 80192ec:	429a      	cmp	r2, r3
 80192ee:	d302      	bcc.n	80192f6 <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 80192f0:	23ce      	movs	r3, #206	; 0xce
 80192f2:	77fb      	strb	r3, [r7, #31]
 80192f4:	e010      	b.n	8019318 <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 80192f6:	68fa      	ldr	r2, [r7, #12]
 80192f8:	697b      	ldr	r3, [r7, #20]
 80192fa:	4413      	add	r3, r2
 80192fc:	781b      	ldrb	r3, [r3, #0]
 80192fe:	b25a      	sxtb	r2, r3
 8019300:	2101      	movs	r1, #1
 8019302:	693b      	ldr	r3, [r7, #16]
 8019304:	fa01 f303 	lsl.w	r3, r1, r3
 8019308:	b25b      	sxtb	r3, r3
 801930a:	4313      	orrs	r3, r2
 801930c:	b259      	sxtb	r1, r3
 801930e:	68fa      	ldr	r2, [r7, #12]
 8019310:	697b      	ldr	r3, [r7, #20]
 8019312:	4413      	add	r3, r2
 8019314:	b2ca      	uxtb	r2, r1
 8019316:	701a      	strb	r2, [r3, #0]

	return status;
 8019318:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801931c:	4618      	mov	r0, r3
 801931e:	3724      	adds	r7, #36	; 0x24
 8019320:	46bd      	mov	sp, r7
 8019322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019326:	4770      	bx	lr

08019328 <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8019328:	b580      	push	{r7, lr}
 801932a:	b084      	sub	sp, #16
 801932c:	af00      	add	r7, sp, #0
 801932e:	6078      	str	r0, [r7, #4]
 8019330:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 8019332:	2306      	movs	r3, #6
 8019334:	683a      	ldr	r2, [r7, #0]
 8019336:	21b0      	movs	r1, #176	; 0xb0
 8019338:	6878      	ldr	r0, [r7, #4]
 801933a:	f003 f8b9 	bl	801c4b0 <VL53L0X_WriteMulti>
 801933e:	4603      	mov	r3, r0
 8019340:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 8019342:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019346:	4618      	mov	r0, r3
 8019348:	3710      	adds	r7, #16
 801934a:	46bd      	mov	sp, r7
 801934c:	bd80      	pop	{r7, pc}

0801934e <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 801934e:	b580      	push	{r7, lr}
 8019350:	b084      	sub	sp, #16
 8019352:	af00      	add	r7, sp, #0
 8019354:	6078      	str	r0, [r7, #4]
 8019356:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 8019358:	2306      	movs	r3, #6
 801935a:	683a      	ldr	r2, [r7, #0]
 801935c:	21b0      	movs	r1, #176	; 0xb0
 801935e:	6878      	ldr	r0, [r7, #4]
 8019360:	f003 f8d6 	bl	801c510 <VL53L0X_ReadMulti>
 8019364:	4603      	mov	r3, r0
 8019366:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 8019368:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801936c:	4618      	mov	r0, r3
 801936e:	3710      	adds	r7, #16
 8019370:	46bd      	mov	sp, r7
 8019372:	bd80      	pop	{r7, pc}

08019374 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 8019374:	b580      	push	{r7, lr}
 8019376:	b08c      	sub	sp, #48	; 0x30
 8019378:	af00      	add	r7, sp, #0
 801937a:	60f8      	str	r0, [r7, #12]
 801937c:	607a      	str	r2, [r7, #4]
 801937e:	603b      	str	r3, [r7, #0]
 8019380:	460b      	mov	r3, r1
 8019382:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8019384:	2300      	movs	r3, #0
 8019386:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 801938a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801938c:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 801938e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8019390:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 8019392:	2300      	movs	r3, #0
 8019394:	62bb      	str	r3, [r7, #40]	; 0x28
 8019396:	e02b      	b.n	80193f0 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 8019398:	f107 031c 	add.w	r3, r7, #28
 801939c:	6a3a      	ldr	r2, [r7, #32]
 801939e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80193a0:	6878      	ldr	r0, [r7, #4]
 80193a2:	f7ff ff11 	bl	80191c8 <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 80193a6:	69fb      	ldr	r3, [r7, #28]
 80193a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80193ac:	d103      	bne.n	80193b6 <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 80193ae:	23ce      	movs	r3, #206	; 0xce
 80193b0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 80193b4:	e020      	b.n	80193f8 <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 80193b6:	69fb      	ldr	r3, [r7, #28]
 80193b8:	461a      	mov	r2, r3
 80193ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80193bc:	4413      	add	r3, r2
 80193be:	4618      	mov	r0, r3
 80193c0:	f7ff ff60 	bl	8019284 <is_aperture>
 80193c4:	4603      	mov	r3, r0
 80193c6:	461a      	mov	r2, r3
 80193c8:	7afb      	ldrb	r3, [r7, #11]
 80193ca:	4293      	cmp	r3, r2
 80193cc:	d003      	beq.n	80193d6 <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 80193ce:	23ce      	movs	r3, #206	; 0xce
 80193d0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 80193d4:	e010      	b.n	80193f8 <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 80193d6:	69fb      	ldr	r3, [r7, #28]
 80193d8:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 80193da:	6a3a      	ldr	r2, [r7, #32]
 80193dc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80193de:	6838      	ldr	r0, [r7, #0]
 80193e0:	f7ff ff6a 	bl	80192b8 <enable_spad_bit>
		currentSpad++;
 80193e4:	6a3b      	ldr	r3, [r7, #32]
 80193e6:	3301      	adds	r3, #1
 80193e8:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 80193ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80193ec:	3301      	adds	r3, #1
 80193ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80193f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80193f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80193f4:	429a      	cmp	r2, r3
 80193f6:	d3cf      	bcc.n	8019398 <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 80193f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80193fa:	6a3a      	ldr	r2, [r7, #32]
 80193fc:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 80193fe:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8019402:	2b00      	cmp	r3, #0
 8019404:	d106      	bne.n	8019414 <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 8019406:	6839      	ldr	r1, [r7, #0]
 8019408:	68f8      	ldr	r0, [r7, #12]
 801940a:	f7ff ff8d 	bl	8019328 <set_ref_spad_map>
 801940e:	4603      	mov	r3, r0
 8019410:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 8019414:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8019418:	2b00      	cmp	r3, #0
 801941a:	d121      	bne.n	8019460 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 801941c:	f107 0314 	add.w	r3, r7, #20
 8019420:	4619      	mov	r1, r3
 8019422:	68f8      	ldr	r0, [r7, #12]
 8019424:	f7ff ff93 	bl	801934e <get_ref_spad_map>
 8019428:	4603      	mov	r3, r0
 801942a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		i = 0;
 801942e:	2300      	movs	r3, #0
 8019430:	627b      	str	r3, [r7, #36]	; 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 8019432:	e011      	b.n	8019458 <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 8019434:	683a      	ldr	r2, [r7, #0]
 8019436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019438:	4413      	add	r3, r2
 801943a:	781a      	ldrb	r2, [r3, #0]
 801943c:	f107 0114 	add.w	r1, r7, #20
 8019440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019442:	440b      	add	r3, r1
 8019444:	781b      	ldrb	r3, [r3, #0]
 8019446:	429a      	cmp	r2, r3
 8019448:	d003      	beq.n	8019452 <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 801944a:	23ce      	movs	r3, #206	; 0xce
 801944c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				break;
 8019450:	e006      	b.n	8019460 <enable_ref_spads+0xec>
			}
			i++;
 8019452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019454:	3301      	adds	r3, #1
 8019456:	627b      	str	r3, [r7, #36]	; 0x24
		while (i < size) {
 8019458:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801945a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801945c:	429a      	cmp	r2, r3
 801945e:	d3e9      	bcc.n	8019434 <enable_ref_spads+0xc0>
		}
	}
	return status;
 8019460:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8019464:	4618      	mov	r0, r3
 8019466:	3730      	adds	r7, #48	; 0x30
 8019468:	46bd      	mov	sp, r7
 801946a:	bd80      	pop	{r7, pc}

0801946c <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 801946c:	b580      	push	{r7, lr}
 801946e:	b08a      	sub	sp, #40	; 0x28
 8019470:	af00      	add	r7, sp, #0
 8019472:	6078      	str	r0, [r7, #4]
 8019474:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8019476:	2300      	movs	r3, #0
 8019478:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 801947c:	2300      	movs	r3, #0
 801947e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8019482:	687b      	ldr	r3, [r7, #4]
 8019484:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8019488:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 801948c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8019490:	2b00      	cmp	r3, #0
 8019492:	d107      	bne.n	80194a4 <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 8019494:	22c0      	movs	r2, #192	; 0xc0
 8019496:	2101      	movs	r1, #1
 8019498:	6878      	ldr	r0, [r7, #4]
 801949a:	f003 f865 	bl	801c568 <VL53L0X_WrByte>
 801949e:	4603      	mov	r3, r0
 80194a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 80194a4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80194a8:	2b00      	cmp	r3, #0
 80194aa:	d108      	bne.n	80194be <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 80194ac:	f107 0308 	add.w	r3, r7, #8
 80194b0:	4619      	mov	r1, r3
 80194b2:	6878      	ldr	r0, [r7, #4]
 80194b4:	f7ff fc4a 	bl	8018d4c <VL53L0X_PerformSingleRangingMeasurement>
 80194b8:	4603      	mov	r3, r0
 80194ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 80194be:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80194c2:	2b00      	cmp	r3, #0
 80194c4:	d107      	bne.n	80194d6 <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80194c6:	2201      	movs	r2, #1
 80194c8:	21ff      	movs	r1, #255	; 0xff
 80194ca:	6878      	ldr	r0, [r7, #4]
 80194cc:	f003 f84c 	bl	801c568 <VL53L0X_WrByte>
 80194d0:	4603      	mov	r3, r0
 80194d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE)
 80194d6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80194da:	2b00      	cmp	r3, #0
 80194dc:	d107      	bne.n	80194ee <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 80194de:	683a      	ldr	r2, [r7, #0]
 80194e0:	21b6      	movs	r1, #182	; 0xb6
 80194e2:	6878      	ldr	r0, [r7, #4]
 80194e4:	f003 f8ec 	bl	801c6c0 <VL53L0X_RdWord>
 80194e8:	4603      	mov	r3, r0
 80194ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 80194ee:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80194f2:	2b00      	cmp	r3, #0
 80194f4:	d107      	bne.n	8019506 <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80194f6:	2200      	movs	r2, #0
 80194f8:	21ff      	movs	r1, #255	; 0xff
 80194fa:	6878      	ldr	r0, [r7, #4]
 80194fc:	f003 f834 	bl	801c568 <VL53L0X_WrByte>
 8019500:	4603      	mov	r3, r0
 8019502:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE) {
 8019506:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801950a:	2b00      	cmp	r3, #0
 801950c:	d112      	bne.n	8019534 <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 801950e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8019512:	461a      	mov	r2, r3
 8019514:	2101      	movs	r1, #1
 8019516:	6878      	ldr	r0, [r7, #4]
 8019518:	f003 f826 	bl	801c568 <VL53L0X_WrByte>
 801951c:	4603      	mov	r3, r0
 801951e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 8019522:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8019526:	2b00      	cmp	r3, #0
 8019528:	d104      	bne.n	8019534 <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 801952a:	687b      	ldr	r3, [r7, #4]
 801952c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8019530:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
	}

	return status;
 8019534:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8019538:	4618      	mov	r0, r3
 801953a:	3728      	adds	r7, #40	; 0x28
 801953c:	46bd      	mov	sp, r7
 801953e:	bd80      	pop	{r7, pc}

08019540 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 8019540:	b590      	push	{r4, r7, lr}
 8019542:	b09d      	sub	sp, #116	; 0x74
 8019544:	af06      	add	r7, sp, #24
 8019546:	60f8      	str	r0, [r7, #12]
 8019548:	60b9      	str	r1, [r7, #8]
 801954a:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801954c:	2300      	movs	r3, #0
 801954e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 8019552:	23b4      	movs	r3, #180	; 0xb4
 8019554:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	uint32_t minimumSpadCount = 3;
 8019558:	2303      	movs	r3, #3
 801955a:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t maxSpadCount = 44;
 801955c:	232c      	movs	r3, #44	; 0x2c
 801955e:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t currentSpadIndex = 0;
 8019560:	2300      	movs	r3, #0
 8019562:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t lastSpadIndex = 0;
 8019564:	2300      	movs	r3, #0
 8019566:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 8019568:	2300      	movs	r3, #0
 801956a:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 801956c:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8019570:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 8019572:	2300      	movs	r3, #0
 8019574:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t index = 0;
 8019576:	2300      	movs	r3, #0
 8019578:	64bb      	str	r3, [r7, #72]	; 0x48
	uint32_t spadArraySize = 6;
 801957a:	2306      	movs	r3, #6
 801957c:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t signalRateDiff = 0;
 801957e:	2300      	movs	r3, #0
 8019580:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t lastSignalRateDiff = 0;
 8019582:	2300      	movs	r3, #0
 8019584:	647b      	str	r3, [r7, #68]	; 0x44
	uint8_t complete = 0;
 8019586:	2300      	movs	r3, #0
 8019588:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t VhvSettings = 0;
 801958c:	2300      	movs	r3, #0
 801958e:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 8019590:	2300      	movs	r3, #0
 8019592:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 8019594:	2300      	movs	r3, #0
 8019596:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint8_t	 isApertureSpads_int = 0;
 8019598:	2300      	movs	r3, #0
 801959a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 801959e:	68fb      	ldr	r3, [r7, #12]
 80195a0:	f8b3 313c 	ldrh.w	r3, [r3, #316]	; 0x13c
 80195a4:	85fb      	strh	r3, [r7, #46]	; 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 80195a6:	2300      	movs	r3, #0
 80195a8:	64bb      	str	r3, [r7, #72]	; 0x48
 80195aa:	e009      	b.n	80195c0 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 80195ac:	68fa      	ldr	r2, [r7, #12]
 80195ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80195b0:	4413      	add	r3, r2
 80195b2:	f503 7392 	add.w	r3, r3, #292	; 0x124
 80195b6:	2200      	movs	r2, #0
 80195b8:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 80195ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80195bc:	3301      	adds	r3, #1
 80195be:	64bb      	str	r3, [r7, #72]	; 0x48
 80195c0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80195c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80195c4:	429a      	cmp	r2, r3
 80195c6:	d3f1      	bcc.n	80195ac <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80195c8:	2201      	movs	r2, #1
 80195ca:	21ff      	movs	r1, #255	; 0xff
 80195cc:	68f8      	ldr	r0, [r7, #12]
 80195ce:	f002 ffcb 	bl	801c568 <VL53L0X_WrByte>
 80195d2:	4603      	mov	r3, r0
 80195d4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 80195d8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80195dc:	2b00      	cmp	r3, #0
 80195de:	d107      	bne.n	80195f0 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 80195e0:	2200      	movs	r2, #0
 80195e2:	214f      	movs	r1, #79	; 0x4f
 80195e4:	68f8      	ldr	r0, [r7, #12]
 80195e6:	f002 ffbf 	bl	801c568 <VL53L0X_WrByte>
 80195ea:	4603      	mov	r3, r0
 80195ec:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 80195f0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80195f4:	2b00      	cmp	r3, #0
 80195f6:	d107      	bne.n	8019608 <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 80195f8:	222c      	movs	r2, #44	; 0x2c
 80195fa:	214e      	movs	r1, #78	; 0x4e
 80195fc:	68f8      	ldr	r0, [r7, #12]
 80195fe:	f002 ffb3 	bl	801c568 <VL53L0X_WrByte>
 8019602:	4603      	mov	r3, r0
 8019604:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8019608:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 801960c:	2b00      	cmp	r3, #0
 801960e:	d107      	bne.n	8019620 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8019610:	2200      	movs	r2, #0
 8019612:	21ff      	movs	r1, #255	; 0xff
 8019614:	68f8      	ldr	r0, [r7, #12]
 8019616:	f002 ffa7 	bl	801c568 <VL53L0X_WrByte>
 801961a:	4603      	mov	r3, r0
 801961c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8019620:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8019624:	2b00      	cmp	r3, #0
 8019626:	d109      	bne.n	801963c <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 8019628:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 801962c:	461a      	mov	r2, r3
 801962e:	21b6      	movs	r1, #182	; 0xb6
 8019630:	68f8      	ldr	r0, [r7, #12]
 8019632:	f002 ff99 	bl	801c568 <VL53L0X_WrByte>
 8019636:	4603      	mov	r3, r0
 8019638:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 801963c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8019640:	2b00      	cmp	r3, #0
 8019642:	d107      	bne.n	8019654 <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 8019644:	2200      	movs	r2, #0
 8019646:	2180      	movs	r1, #128	; 0x80
 8019648:	68f8      	ldr	r0, [r7, #12]
 801964a:	f002 ff8d 	bl	801c568 <VL53L0X_WrByte>
 801964e:	4603      	mov	r3, r0
 8019650:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 8019654:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8019658:	2b00      	cmp	r3, #0
 801965a:	d10a      	bne.n	8019672 <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 801965c:	f107 0210 	add.w	r2, r7, #16
 8019660:	f107 0111 	add.w	r1, r7, #17
 8019664:	2300      	movs	r3, #0
 8019666:	68f8      	ldr	r0, [r7, #12]
 8019668:	f000 fbbb 	bl	8019de2 <VL53L0X_perform_ref_calibration>
 801966c:	4603      	mov	r3, r0
 801966e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 8019672:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8019676:	2b00      	cmp	r3, #0
 8019678:	d121      	bne.n	80196be <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 801967a:	2300      	movs	r3, #0
 801967c:	653b      	str	r3, [r7, #80]	; 0x50
		lastSpadIndex = currentSpadIndex;
 801967e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019680:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 8019682:	2300      	movs	r3, #0
 8019684:	64fb      	str	r3, [r7, #76]	; 0x4c
		Status = enable_ref_spads(Dev,
 8019686:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8019688:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 801968a:	68fb      	ldr	r3, [r7, #12]
 801968c:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8019690:	68fb      	ldr	r3, [r7, #12]
 8019692:	f503 7492 	add.w	r4, r3, #292	; 0x124
		Status = enable_ref_spads(Dev,
 8019696:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 801969a:	f107 0218 	add.w	r2, r7, #24
 801969e:	9204      	str	r2, [sp, #16]
 80196a0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80196a2:	9203      	str	r2, [sp, #12]
 80196a4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80196a6:	9202      	str	r2, [sp, #8]
 80196a8:	9301      	str	r3, [sp, #4]
 80196aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80196ac:	9300      	str	r3, [sp, #0]
 80196ae:	4623      	mov	r3, r4
 80196b0:	4602      	mov	r2, r0
 80196b2:	68f8      	ldr	r0, [r7, #12]
 80196b4:	f7ff fe5e 	bl	8019374 <enable_ref_spads>
 80196b8:	4603      	mov	r3, r0
 80196ba:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80196be:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80196c2:	2b00      	cmp	r3, #0
 80196c4:	d174      	bne.n	80197b0 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 80196c6:	69bb      	ldr	r3, [r7, #24]
 80196c8:	653b      	str	r3, [r7, #80]	; 0x50

		Status = perform_ref_signal_measurement(Dev,
 80196ca:	f107 0312 	add.w	r3, r7, #18
 80196ce:	4619      	mov	r1, r3
 80196d0:	68f8      	ldr	r0, [r7, #12]
 80196d2:	f7ff fecb 	bl	801946c <perform_ref_signal_measurement>
 80196d6:	4603      	mov	r3, r0
 80196d8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 80196dc:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80196e0:	2b00      	cmp	r3, #0
 80196e2:	d161      	bne.n	80197a8 <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 80196e4:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 80196e6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80196e8:	429a      	cmp	r2, r3
 80196ea:	d25d      	bcs.n	80197a8 <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 80196ec:	2300      	movs	r3, #0
 80196ee:	64bb      	str	r3, [r7, #72]	; 0x48
 80196f0:	e009      	b.n	8019706 <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 80196f2:	68fa      	ldr	r2, [r7, #12]
 80196f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80196f6:	4413      	add	r3, r2
 80196f8:	f503 7392 	add.w	r3, r3, #292	; 0x124
 80196fc:	2200      	movs	r2, #0
 80196fe:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 8019700:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8019702:	3301      	adds	r3, #1
 8019704:	64bb      	str	r3, [r7, #72]	; 0x48
 8019706:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8019708:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801970a:	429a      	cmp	r2, r3
 801970c:	d3f1      	bcc.n	80196f2 <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 801970e:	e002      	b.n	8019716 <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 8019710:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019712:	3301      	adds	r3, #1
 8019714:	653b      	str	r3, [r7, #80]	; 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 8019716:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 801971a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801971c:	4413      	add	r3, r2
 801971e:	4618      	mov	r0, r3
 8019720:	f7ff fdb0 	bl	8019284 <is_aperture>
 8019724:	4603      	mov	r3, r0
				== 0) && (currentSpadIndex < maxSpadCount)) {
 8019726:	2b00      	cmp	r3, #0
 8019728:	d103      	bne.n	8019732 <VL53L0X_perform_ref_spad_management+0x1f2>
 801972a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801972c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801972e:	429a      	cmp	r2, r3
 8019730:	d3ee      	bcc.n	8019710 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 8019732:	2301      	movs	r3, #1
 8019734:	64fb      	str	r3, [r7, #76]	; 0x4c

			Status = enable_ref_spads(Dev,
 8019736:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8019738:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 801973a:	68fb      	ldr	r3, [r7, #12]
 801973c:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8019740:	68fb      	ldr	r3, [r7, #12]
 8019742:	f503 7492 	add.w	r4, r3, #292	; 0x124
			Status = enable_ref_spads(Dev,
 8019746:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 801974a:	f107 0218 	add.w	r2, r7, #24
 801974e:	9204      	str	r2, [sp, #16]
 8019750:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8019752:	9203      	str	r2, [sp, #12]
 8019754:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8019756:	9202      	str	r2, [sp, #8]
 8019758:	9301      	str	r3, [sp, #4]
 801975a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801975c:	9300      	str	r3, [sp, #0]
 801975e:	4623      	mov	r3, r4
 8019760:	4602      	mov	r2, r0
 8019762:	68f8      	ldr	r0, [r7, #12]
 8019764:	f7ff fe06 	bl	8019374 <enable_ref_spads>
 8019768:	4603      	mov	r3, r0
 801976a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 801976e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8019772:	2b00      	cmp	r3, #0
 8019774:	d11b      	bne.n	80197ae <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 8019776:	69bb      	ldr	r3, [r7, #24]
 8019778:	653b      	str	r3, [r7, #80]	; 0x50
				Status = perform_ref_signal_measurement(Dev,
 801977a:	f107 0312 	add.w	r3, r7, #18
 801977e:	4619      	mov	r1, r3
 8019780:	68f8      	ldr	r0, [r7, #12]
 8019782:	f7ff fe73 	bl	801946c <perform_ref_signal_measurement>
 8019786:	4603      	mov	r3, r0
 8019788:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 801978c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8019790:	2b00      	cmp	r3, #0
 8019792:	d10c      	bne.n	80197ae <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 8019794:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 8019796:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8019798:	429a      	cmp	r2, r3
 801979a:	d208      	bcs.n	80197ae <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 801979c:	2301      	movs	r3, #1
 801979e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
					refSpadCount_int = minimumSpadCount;
 80197a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80197a4:	63fb      	str	r3, [r7, #60]	; 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 80197a6:	e002      	b.n	80197ae <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 80197a8:	2300      	movs	r3, #0
 80197aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80197ac:	e000      	b.n	80197b0 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 80197ae:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 80197b0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80197b4:	2b00      	cmp	r3, #0
 80197b6:	f040 80af 	bne.w	8019918 <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 80197ba:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 80197bc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80197be:	429a      	cmp	r2, r3
 80197c0:	f240 80aa 	bls.w	8019918 <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 80197c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80197c6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		refSpadCount_int	= minimumSpadCount;
 80197ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80197cc:	63fb      	str	r3, [r7, #60]	; 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 80197ce:	68fb      	ldr	r3, [r7, #12]
 80197d0:	f503 7192 	add.w	r1, r3, #292	; 0x124
 80197d4:	f107 031c 	add.w	r3, r7, #28
 80197d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80197da:	4618      	mov	r0, r3
 80197dc:	f00f fd7b 	bl	80292d6 <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 80197e0:	8a7b      	ldrh	r3, [r7, #18]
 80197e2:	461a      	mov	r2, r3
 80197e4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80197e6:	1ad3      	subs	r3, r2, r3
 80197e8:	2b00      	cmp	r3, #0
 80197ea:	bfb8      	it	lt
 80197ec:	425b      	neglt	r3, r3
 80197ee:	647b      	str	r3, [r7, #68]	; 0x44
			targetRefRate);
		complete = 0;
 80197f0:	2300      	movs	r3, #0
 80197f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

		while (!complete) {
 80197f6:	e086      	b.n	8019906 <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 80197f8:	68fb      	ldr	r3, [r7, #12]
 80197fa:	f503 7095 	add.w	r0, r3, #298	; 0x12a
			get_next_good_spad(
 80197fe:	f107 0314 	add.w	r3, r7, #20
 8019802:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8019804:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8019806:	f7ff fcdf 	bl	80191c8 <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 801980a:	697b      	ldr	r3, [r7, #20]
 801980c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019810:	d103      	bne.n	801981a <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8019812:	23ce      	movs	r3, #206	; 0xce
 8019814:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 8019818:	e07e      	b.n	8019918 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 801981a:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 801981e:	697a      	ldr	r2, [r7, #20]
 8019820:	4413      	add	r3, r2
 8019822:	4618      	mov	r0, r3
 8019824:	f7ff fd2e 	bl	8019284 <is_aperture>
 8019828:	4603      	mov	r3, r0
 801982a:	461a      	mov	r2, r3
 801982c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801982e:	4293      	cmp	r3, r2
 8019830:	d003      	beq.n	801983a <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 8019832:	2301      	movs	r3, #1
 8019834:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
				break;
 8019838:	e06e      	b.n	8019918 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 801983a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801983c:	3301      	adds	r3, #1
 801983e:	63fb      	str	r3, [r7, #60]	; 0x3c

			currentSpadIndex = nextGoodSpad;
 8019840:	697b      	ldr	r3, [r7, #20]
 8019842:	653b      	str	r3, [r7, #80]	; 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 8019844:	68fb      	ldr	r3, [r7, #12]
 8019846:	f503 7392 	add.w	r3, r3, #292	; 0x124
			Status = enable_spad_bit(
 801984a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801984c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801984e:	4618      	mov	r0, r3
 8019850:	f7ff fd32 	bl	80192b8 <enable_spad_bit>
 8019854:	4603      	mov	r3, r0
 8019856:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 801985a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 801985e:	2b00      	cmp	r3, #0
 8019860:	d10c      	bne.n	801987c <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 8019862:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019864:	3301      	adds	r3, #1
 8019866:	653b      	str	r3, [r7, #80]	; 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 8019868:	68fb      	ldr	r3, [r7, #12]
 801986a:	f503 7392 	add.w	r3, r3, #292	; 0x124
				Status = set_ref_spad_map(Dev,
 801986e:	4619      	mov	r1, r3
 8019870:	68f8      	ldr	r0, [r7, #12]
 8019872:	f7ff fd59 	bl	8019328 <set_ref_spad_map>
 8019876:	4603      	mov	r3, r0
 8019878:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 801987c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8019880:	2b00      	cmp	r3, #0
 8019882:	d146      	bne.n	8019912 <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 8019884:	f107 0312 	add.w	r3, r7, #18
 8019888:	4619      	mov	r1, r3
 801988a:	68f8      	ldr	r0, [r7, #12]
 801988c:	f7ff fdee 	bl	801946c <perform_ref_signal_measurement>
 8019890:	4603      	mov	r3, r0
 8019892:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 8019896:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 801989a:	2b00      	cmp	r3, #0
 801989c:	d13b      	bne.n	8019916 <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 801989e:	8a7b      	ldrh	r3, [r7, #18]
 80198a0:	461a      	mov	r2, r3
 80198a2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80198a4:	1ad3      	subs	r3, r2, r3
 80198a6:	2b00      	cmp	r3, #0
 80198a8:	bfb8      	it	lt
 80198aa:	425b      	neglt	r3, r3
 80198ac:	627b      	str	r3, [r7, #36]	; 0x24

			if (peakSignalRateRef > targetRefRate) {
 80198ae:	8a7b      	ldrh	r3, [r7, #18]
 80198b0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80198b2:	429a      	cmp	r2, r3
 80198b4:	d21c      	bcs.n	80198f0 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 80198b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80198b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80198ba:	429a      	cmp	r2, r3
 80198bc:	d914      	bls.n	80198e8 <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 80198be:	f107 031c 	add.w	r3, r7, #28
 80198c2:	4619      	mov	r1, r3
 80198c4:	68f8      	ldr	r0, [r7, #12]
 80198c6:	f7ff fd2f 	bl	8019328 <set_ref_spad_map>
 80198ca:	4603      	mov	r3, r0
 80198cc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 80198d0:	68fb      	ldr	r3, [r7, #12]
 80198d2:	f503 7392 	add.w	r3, r3, #292	; 0x124
					memcpy(
 80198d6:	f107 011c 	add.w	r1, r7, #28
 80198da:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80198dc:	4618      	mov	r0, r3
 80198de:	f00f fcfa 	bl	80292d6 <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 80198e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80198e4:	3b01      	subs	r3, #1
 80198e6:	63fb      	str	r3, [r7, #60]	; 0x3c
				}
				complete = 1;
 80198e8:	2301      	movs	r3, #1
 80198ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80198ee:	e00a      	b.n	8019906 <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 80198f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80198f2:	647b      	str	r3, [r7, #68]	; 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 80198f4:	68fb      	ldr	r3, [r7, #12]
 80198f6:	f503 7192 	add.w	r1, r3, #292	; 0x124
				memcpy(lastSpadArray,
 80198fa:	f107 031c 	add.w	r3, r7, #28
 80198fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8019900:	4618      	mov	r0, r3
 8019902:	f00f fce8 	bl	80292d6 <memcpy>
		while (!complete) {
 8019906:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 801990a:	2b00      	cmp	r3, #0
 801990c:	f43f af74 	beq.w	80197f8 <VL53L0X_perform_ref_spad_management+0x2b8>
 8019910:	e002      	b.n	8019918 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8019912:	bf00      	nop
 8019914:	e000      	b.n	8019918 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8019916:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8019918:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 801991c:	2b00      	cmp	r3, #0
 801991e:	d115      	bne.n	801994c <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 8019920:	68bb      	ldr	r3, [r7, #8]
 8019922:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8019924:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 8019926:	687b      	ldr	r3, [r7, #4]
 8019928:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 801992c:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 801992e:	68fb      	ldr	r3, [r7, #12]
 8019930:	2201      	movs	r2, #1
 8019932:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8019936:	68bb      	ldr	r3, [r7, #8]
 8019938:	681b      	ldr	r3, [r3, #0]
 801993a:	b2da      	uxtb	r2, r3
 801993c:	68fb      	ldr	r3, [r7, #12]
 801993e:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8019942:	687b      	ldr	r3, [r7, #4]
 8019944:	781a      	ldrb	r2, [r3, #0]
 8019946:	68fb      	ldr	r3, [r7, #12]
 8019948:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 801994c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 8019950:	4618      	mov	r0, r3
 8019952:	375c      	adds	r7, #92	; 0x5c
 8019954:	46bd      	mov	sp, r7
 8019956:	bd90      	pop	{r4, r7, pc}

08019958 <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 8019958:	b590      	push	{r4, r7, lr}
 801995a:	b093      	sub	sp, #76	; 0x4c
 801995c:	af06      	add	r7, sp, #24
 801995e:	60f8      	str	r0, [r7, #12]
 8019960:	60b9      	str	r1, [r7, #8]
 8019962:	4613      	mov	r3, r2
 8019964:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8019966:	2300      	movs	r3, #0
 8019968:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t currentSpadIndex = 0;
 801996c:	2300      	movs	r3, #0
 801996e:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t startSelect = 0xB4;
 8019970:	23b4      	movs	r3, #180	; 0xb4
 8019972:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t spadArraySize = 6;
 8019976:	2306      	movs	r3, #6
 8019978:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 801997a:	232c      	movs	r3, #44	; 0x2c
 801997c:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 801997e:	2201      	movs	r2, #1
 8019980:	21ff      	movs	r1, #255	; 0xff
 8019982:	68f8      	ldr	r0, [r7, #12]
 8019984:	f002 fdf0 	bl	801c568 <VL53L0X_WrByte>
 8019988:	4603      	mov	r3, r0
 801998a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 801998e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8019992:	2b00      	cmp	r3, #0
 8019994:	d107      	bne.n	80199a6 <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 8019996:	2200      	movs	r2, #0
 8019998:	214f      	movs	r1, #79	; 0x4f
 801999a:	68f8      	ldr	r0, [r7, #12]
 801999c:	f002 fde4 	bl	801c568 <VL53L0X_WrByte>
 80199a0:	4603      	mov	r3, r0
 80199a2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 80199a6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80199aa:	2b00      	cmp	r3, #0
 80199ac:	d107      	bne.n	80199be <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 80199ae:	222c      	movs	r2, #44	; 0x2c
 80199b0:	214e      	movs	r1, #78	; 0x4e
 80199b2:	68f8      	ldr	r0, [r7, #12]
 80199b4:	f002 fdd8 	bl	801c568 <VL53L0X_WrByte>
 80199b8:	4603      	mov	r3, r0
 80199ba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 80199be:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80199c2:	2b00      	cmp	r3, #0
 80199c4:	d107      	bne.n	80199d6 <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80199c6:	2200      	movs	r2, #0
 80199c8:	21ff      	movs	r1, #255	; 0xff
 80199ca:	68f8      	ldr	r0, [r7, #12]
 80199cc:	f002 fdcc 	bl	801c568 <VL53L0X_WrByte>
 80199d0:	4603      	mov	r3, r0
 80199d2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 80199d6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80199da:	2b00      	cmp	r3, #0
 80199dc:	d109      	bne.n	80199f2 <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 80199de:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80199e2:	461a      	mov	r2, r3
 80199e4:	21b6      	movs	r1, #182	; 0xb6
 80199e6:	68f8      	ldr	r0, [r7, #12]
 80199e8:	f002 fdbe 	bl	801c568 <VL53L0X_WrByte>
 80199ec:	4603      	mov	r3, r0
 80199ee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 80199f2:	2300      	movs	r3, #0
 80199f4:	627b      	str	r3, [r7, #36]	; 0x24
 80199f6:	e009      	b.n	8019a0c <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 80199f8:	68fa      	ldr	r2, [r7, #12]
 80199fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80199fc:	4413      	add	r3, r2
 80199fe:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8019a02:	2200      	movs	r2, #0
 8019a04:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8019a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019a08:	3301      	adds	r3, #1
 8019a0a:	627b      	str	r3, [r7, #36]	; 0x24
 8019a0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019a0e:	69fb      	ldr	r3, [r7, #28]
 8019a10:	429a      	cmp	r2, r3
 8019a12:	d3f1      	bcc.n	80199f8 <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 8019a14:	79fb      	ldrb	r3, [r7, #7]
 8019a16:	2b00      	cmp	r3, #0
 8019a18:	d011      	beq.n	8019a3e <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8019a1a:	e002      	b.n	8019a22 <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 8019a1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019a1e:	3301      	adds	r3, #1
 8019a20:	62bb      	str	r3, [r7, #40]	; 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8019a22:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8019a26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019a28:	4413      	add	r3, r2
 8019a2a:	4618      	mov	r0, r3
 8019a2c:	f7ff fc2a 	bl	8019284 <is_aperture>
 8019a30:	4603      	mov	r3, r0
 8019a32:	2b00      	cmp	r3, #0
 8019a34:	d103      	bne.n	8019a3e <VL53L0X_set_reference_spads+0xe6>
 8019a36:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8019a38:	69bb      	ldr	r3, [r7, #24]
 8019a3a:	429a      	cmp	r2, r3
 8019a3c:	d3ee      	bcc.n	8019a1c <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 8019a3e:	68fb      	ldr	r3, [r7, #12]
 8019a40:	f503 7095 	add.w	r0, r3, #298	; 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 8019a44:	68fb      	ldr	r3, [r7, #12]
 8019a46:	f503 7492 	add.w	r4, r3, #292	; 0x124
	Status = enable_ref_spads(Dev,
 8019a4a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8019a4e:	79f9      	ldrb	r1, [r7, #7]
 8019a50:	f107 0214 	add.w	r2, r7, #20
 8019a54:	9204      	str	r2, [sp, #16]
 8019a56:	68ba      	ldr	r2, [r7, #8]
 8019a58:	9203      	str	r2, [sp, #12]
 8019a5a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8019a5c:	9202      	str	r2, [sp, #8]
 8019a5e:	9301      	str	r3, [sp, #4]
 8019a60:	69fb      	ldr	r3, [r7, #28]
 8019a62:	9300      	str	r3, [sp, #0]
 8019a64:	4623      	mov	r3, r4
 8019a66:	4602      	mov	r2, r0
 8019a68:	68f8      	ldr	r0, [r7, #12]
 8019a6a:	f7ff fc83 	bl	8019374 <enable_ref_spads>
 8019a6e:	4603      	mov	r3, r0
 8019a70:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 8019a74:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8019a78:	2b00      	cmp	r3, #0
 8019a7a:	d10c      	bne.n	8019a96 <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8019a7c:	68fb      	ldr	r3, [r7, #12]
 8019a7e:	2201      	movs	r2, #1
 8019a80:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8019a84:	68bb      	ldr	r3, [r7, #8]
 8019a86:	b2da      	uxtb	r2, r3
 8019a88:	68fb      	ldr	r3, [r7, #12]
 8019a8a:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8019a8e:	68fb      	ldr	r3, [r7, #12]
 8019a90:	79fa      	ldrb	r2, [r7, #7]
 8019a92:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 8019a96:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8019a9a:	4618      	mov	r0, r3
 8019a9c:	3734      	adds	r7, #52	; 0x34
 8019a9e:	46bd      	mov	sp, r7
 8019aa0:	bd90      	pop	{r4, r7, pc}

08019aa2 <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 8019aa2:	b580      	push	{r7, lr}
 8019aa4:	b084      	sub	sp, #16
 8019aa6:	af00      	add	r7, sp, #0
 8019aa8:	6078      	str	r0, [r7, #4]
 8019aaa:	460b      	mov	r3, r1
 8019aac:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8019aae:	2300      	movs	r3, #0
 8019ab0:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8019ab2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019ab6:	2b00      	cmp	r3, #0
 8019ab8:	d10a      	bne.n	8019ad0 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8019aba:	78fb      	ldrb	r3, [r7, #3]
 8019abc:	f043 0301 	orr.w	r3, r3, #1
 8019ac0:	b2db      	uxtb	r3, r3
 8019ac2:	461a      	mov	r2, r3
 8019ac4:	2100      	movs	r1, #0
 8019ac6:	6878      	ldr	r0, [r7, #4]
 8019ac8:	f002 fd4e 	bl	801c568 <VL53L0X_WrByte>
 8019acc:	4603      	mov	r3, r0
 8019ace:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 8019ad0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019ad4:	2b00      	cmp	r3, #0
 8019ad6:	d104      	bne.n	8019ae2 <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8019ad8:	6878      	ldr	r0, [r7, #4]
 8019ada:	f000 f9bf 	bl	8019e5c <VL53L0X_measurement_poll_for_completion>
 8019ade:	4603      	mov	r3, r0
 8019ae0:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8019ae2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019ae6:	2b00      	cmp	r3, #0
 8019ae8:	d105      	bne.n	8019af6 <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8019aea:	2100      	movs	r1, #0
 8019aec:	6878      	ldr	r0, [r7, #4]
 8019aee:	f7ff fab5 	bl	801905c <VL53L0X_ClearInterruptMask>
 8019af2:	4603      	mov	r3, r0
 8019af4:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8019af6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019afa:	2b00      	cmp	r3, #0
 8019afc:	d106      	bne.n	8019b0c <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 8019afe:	2200      	movs	r2, #0
 8019b00:	2100      	movs	r1, #0
 8019b02:	6878      	ldr	r0, [r7, #4]
 8019b04:	f002 fd30 	bl	801c568 <VL53L0X_WrByte>
 8019b08:	4603      	mov	r3, r0
 8019b0a:	73fb      	strb	r3, [r7, #15]

	return Status;
 8019b0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019b10:	4618      	mov	r0, r3
 8019b12:	3710      	adds	r7, #16
 8019b14:	46bd      	mov	sp, r7
 8019b16:	bd80      	pop	{r7, pc}

08019b18 <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 8019b18:	b580      	push	{r7, lr}
 8019b1a:	b084      	sub	sp, #16
 8019b1c:	af00      	add	r7, sp, #0
 8019b1e:	6078      	str	r0, [r7, #4]
 8019b20:	4608      	mov	r0, r1
 8019b22:	4611      	mov	r1, r2
 8019b24:	461a      	mov	r2, r3
 8019b26:	4603      	mov	r3, r0
 8019b28:	70fb      	strb	r3, [r7, #3]
 8019b2a:	460b      	mov	r3, r1
 8019b2c:	70bb      	strb	r3, [r7, #2]
 8019b2e:	4613      	mov	r3, r2
 8019b30:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8019b32:	2300      	movs	r3, #0
 8019b34:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 8019b36:	2300      	movs	r3, #0
 8019b38:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8019b3a:	2201      	movs	r2, #1
 8019b3c:	21ff      	movs	r1, #255	; 0xff
 8019b3e:	6878      	ldr	r0, [r7, #4]
 8019b40:	f002 fd12 	bl	801c568 <VL53L0X_WrByte>
 8019b44:	4603      	mov	r3, r0
 8019b46:	461a      	mov	r2, r3
 8019b48:	7bfb      	ldrb	r3, [r7, #15]
 8019b4a:	4313      	orrs	r3, r2
 8019b4c:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8019b4e:	2200      	movs	r2, #0
 8019b50:	2100      	movs	r1, #0
 8019b52:	6878      	ldr	r0, [r7, #4]
 8019b54:	f002 fd08 	bl	801c568 <VL53L0X_WrByte>
 8019b58:	4603      	mov	r3, r0
 8019b5a:	461a      	mov	r2, r3
 8019b5c:	7bfb      	ldrb	r3, [r7, #15]
 8019b5e:	4313      	orrs	r3, r2
 8019b60:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8019b62:	2200      	movs	r2, #0
 8019b64:	21ff      	movs	r1, #255	; 0xff
 8019b66:	6878      	ldr	r0, [r7, #4]
 8019b68:	f002 fcfe 	bl	801c568 <VL53L0X_WrByte>
 8019b6c:	4603      	mov	r3, r0
 8019b6e:	461a      	mov	r2, r3
 8019b70:	7bfb      	ldrb	r3, [r7, #15]
 8019b72:	4313      	orrs	r3, r2
 8019b74:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 8019b76:	78fb      	ldrb	r3, [r7, #3]
 8019b78:	2b00      	cmp	r3, #0
 8019b7a:	d01e      	beq.n	8019bba <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 8019b7c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8019b80:	2b00      	cmp	r3, #0
 8019b82:	d009      	beq.n	8019b98 <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 8019b84:	69ba      	ldr	r2, [r7, #24]
 8019b86:	21cb      	movs	r1, #203	; 0xcb
 8019b88:	6878      	ldr	r0, [r7, #4]
 8019b8a:	f002 fd6f 	bl	801c66c <VL53L0X_RdByte>
 8019b8e:	4603      	mov	r3, r0
 8019b90:	461a      	mov	r2, r3
 8019b92:	7bfb      	ldrb	r3, [r7, #15]
 8019b94:	4313      	orrs	r3, r2
 8019b96:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8019b98:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8019b9c:	2b00      	cmp	r3, #0
 8019b9e:	d02a      	beq.n	8019bf6 <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 8019ba0:	f107 030e 	add.w	r3, r7, #14
 8019ba4:	461a      	mov	r2, r3
 8019ba6:	21ee      	movs	r1, #238	; 0xee
 8019ba8:	6878      	ldr	r0, [r7, #4]
 8019baa:	f002 fd5f 	bl	801c66c <VL53L0X_RdByte>
 8019bae:	4603      	mov	r3, r0
 8019bb0:	461a      	mov	r2, r3
 8019bb2:	7bfb      	ldrb	r3, [r7, #15]
 8019bb4:	4313      	orrs	r3, r2
 8019bb6:	73fb      	strb	r3, [r7, #15]
 8019bb8:	e01d      	b.n	8019bf6 <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 8019bba:	f897 3020 	ldrb.w	r3, [r7, #32]
 8019bbe:	2b00      	cmp	r3, #0
 8019bc0:	d00a      	beq.n	8019bd8 <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 8019bc2:	78bb      	ldrb	r3, [r7, #2]
 8019bc4:	461a      	mov	r2, r3
 8019bc6:	21cb      	movs	r1, #203	; 0xcb
 8019bc8:	6878      	ldr	r0, [r7, #4]
 8019bca:	f002 fccd 	bl	801c568 <VL53L0X_WrByte>
 8019bce:	4603      	mov	r3, r0
 8019bd0:	461a      	mov	r2, r3
 8019bd2:	7bfb      	ldrb	r3, [r7, #15]
 8019bd4:	4313      	orrs	r3, r2
 8019bd6:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8019bd8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8019bdc:	2b00      	cmp	r3, #0
 8019bde:	d00a      	beq.n	8019bf6 <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 8019be0:	787b      	ldrb	r3, [r7, #1]
 8019be2:	2280      	movs	r2, #128	; 0x80
 8019be4:	21ee      	movs	r1, #238	; 0xee
 8019be6:	6878      	ldr	r0, [r7, #4]
 8019be8:	f002 fd0c 	bl	801c604 <VL53L0X_UpdateByte>
 8019bec:	4603      	mov	r3, r0
 8019bee:	461a      	mov	r2, r3
 8019bf0:	7bfb      	ldrb	r3, [r7, #15]
 8019bf2:	4313      	orrs	r3, r2
 8019bf4:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8019bf6:	2201      	movs	r2, #1
 8019bf8:	21ff      	movs	r1, #255	; 0xff
 8019bfa:	6878      	ldr	r0, [r7, #4]
 8019bfc:	f002 fcb4 	bl	801c568 <VL53L0X_WrByte>
 8019c00:	4603      	mov	r3, r0
 8019c02:	461a      	mov	r2, r3
 8019c04:	7bfb      	ldrb	r3, [r7, #15]
 8019c06:	4313      	orrs	r3, r2
 8019c08:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8019c0a:	2201      	movs	r2, #1
 8019c0c:	2100      	movs	r1, #0
 8019c0e:	6878      	ldr	r0, [r7, #4]
 8019c10:	f002 fcaa 	bl	801c568 <VL53L0X_WrByte>
 8019c14:	4603      	mov	r3, r0
 8019c16:	461a      	mov	r2, r3
 8019c18:	7bfb      	ldrb	r3, [r7, #15]
 8019c1a:	4313      	orrs	r3, r2
 8019c1c:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8019c1e:	2200      	movs	r2, #0
 8019c20:	21ff      	movs	r1, #255	; 0xff
 8019c22:	6878      	ldr	r0, [r7, #4]
 8019c24:	f002 fca0 	bl	801c568 <VL53L0X_WrByte>
 8019c28:	4603      	mov	r3, r0
 8019c2a:	461a      	mov	r2, r3
 8019c2c:	7bfb      	ldrb	r3, [r7, #15]
 8019c2e:	4313      	orrs	r3, r2
 8019c30:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 8019c32:	7bbb      	ldrb	r3, [r7, #14]
 8019c34:	f023 0310 	bic.w	r3, r3, #16
 8019c38:	b2da      	uxtb	r2, r3
 8019c3a:	69fb      	ldr	r3, [r7, #28]
 8019c3c:	701a      	strb	r2, [r3, #0]

	return Status;
 8019c3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019c42:	4618      	mov	r0, r3
 8019c44:	3710      	adds	r7, #16
 8019c46:	46bd      	mov	sp, r7
 8019c48:	bd80      	pop	{r7, pc}

08019c4a <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8019c4a:	b580      	push	{r7, lr}
 8019c4c:	b08a      	sub	sp, #40	; 0x28
 8019c4e:	af04      	add	r7, sp, #16
 8019c50:	60f8      	str	r0, [r7, #12]
 8019c52:	60b9      	str	r1, [r7, #8]
 8019c54:	4611      	mov	r1, r2
 8019c56:	461a      	mov	r2, r3
 8019c58:	460b      	mov	r3, r1
 8019c5a:	71fb      	strb	r3, [r7, #7]
 8019c5c:	4613      	mov	r3, r2
 8019c5e:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8019c60:	2300      	movs	r3, #0
 8019c62:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8019c64:	2300      	movs	r3, #0
 8019c66:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 8019c68:	2300      	movs	r3, #0
 8019c6a:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8019c6c:	2300      	movs	r3, #0
 8019c6e:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 8019c70:	2300      	movs	r3, #0
 8019c72:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8019c74:	79bb      	ldrb	r3, [r7, #6]
 8019c76:	2b00      	cmp	r3, #0
 8019c78:	d003      	beq.n	8019c82 <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8019c7a:	68fb      	ldr	r3, [r7, #12]
 8019c7c:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8019c80:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 8019c82:	2201      	movs	r2, #1
 8019c84:	2101      	movs	r1, #1
 8019c86:	68f8      	ldr	r0, [r7, #12]
 8019c88:	f002 fc6e 	bl	801c568 <VL53L0X_WrByte>
 8019c8c:	4603      	mov	r3, r0
 8019c8e:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8019c90:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8019c94:	2b00      	cmp	r3, #0
 8019c96:	d105      	bne.n	8019ca4 <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 8019c98:	2140      	movs	r1, #64	; 0x40
 8019c9a:	68f8      	ldr	r0, [r7, #12]
 8019c9c:	f7ff ff01 	bl	8019aa2 <VL53L0X_perform_single_ref_calibration>
 8019ca0:	4603      	mov	r3, r0
 8019ca2:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8019ca4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8019ca8:	2b00      	cmp	r3, #0
 8019caa:	d115      	bne.n	8019cd8 <VL53L0X_perform_vhv_calibration+0x8e>
 8019cac:	79fb      	ldrb	r3, [r7, #7]
 8019cae:	2b01      	cmp	r3, #1
 8019cb0:	d112      	bne.n	8019cd8 <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8019cb2:	7d39      	ldrb	r1, [r7, #20]
 8019cb4:	7d7a      	ldrb	r2, [r7, #21]
 8019cb6:	2300      	movs	r3, #0
 8019cb8:	9303      	str	r3, [sp, #12]
 8019cba:	2301      	movs	r3, #1
 8019cbc:	9302      	str	r3, [sp, #8]
 8019cbe:	f107 0313 	add.w	r3, r7, #19
 8019cc2:	9301      	str	r3, [sp, #4]
 8019cc4:	68bb      	ldr	r3, [r7, #8]
 8019cc6:	9300      	str	r3, [sp, #0]
 8019cc8:	460b      	mov	r3, r1
 8019cca:	2101      	movs	r1, #1
 8019ccc:	68f8      	ldr	r0, [r7, #12]
 8019cce:	f7ff ff23 	bl	8019b18 <VL53L0X_ref_calibration_io>
 8019cd2:	4603      	mov	r3, r0
 8019cd4:	75fb      	strb	r3, [r7, #23]
 8019cd6:	e002      	b.n	8019cde <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 8019cd8:	68bb      	ldr	r3, [r7, #8]
 8019cda:	2200      	movs	r2, #0
 8019cdc:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8019cde:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8019ce2:	2b00      	cmp	r3, #0
 8019ce4:	d112      	bne.n	8019d0c <VL53L0X_perform_vhv_calibration+0xc2>
 8019ce6:	79bb      	ldrb	r3, [r7, #6]
 8019ce8:	2b00      	cmp	r3, #0
 8019cea:	d00f      	beq.n	8019d0c <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8019cec:	7dbb      	ldrb	r3, [r7, #22]
 8019cee:	461a      	mov	r2, r3
 8019cf0:	2101      	movs	r1, #1
 8019cf2:	68f8      	ldr	r0, [r7, #12]
 8019cf4:	f002 fc38 	bl	801c568 <VL53L0X_WrByte>
 8019cf8:	4603      	mov	r3, r0
 8019cfa:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8019cfc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8019d00:	2b00      	cmp	r3, #0
 8019d02:	d103      	bne.n	8019d0c <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8019d04:	68fb      	ldr	r3, [r7, #12]
 8019d06:	7dba      	ldrb	r2, [r7, #22]
 8019d08:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 8019d0c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8019d10:	4618      	mov	r0, r3
 8019d12:	3718      	adds	r7, #24
 8019d14:	46bd      	mov	sp, r7
 8019d16:	bd80      	pop	{r7, pc}

08019d18 <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8019d18:	b580      	push	{r7, lr}
 8019d1a:	b08a      	sub	sp, #40	; 0x28
 8019d1c:	af04      	add	r7, sp, #16
 8019d1e:	60f8      	str	r0, [r7, #12]
 8019d20:	60b9      	str	r1, [r7, #8]
 8019d22:	4611      	mov	r1, r2
 8019d24:	461a      	mov	r2, r3
 8019d26:	460b      	mov	r3, r1
 8019d28:	71fb      	strb	r3, [r7, #7]
 8019d2a:	4613      	mov	r3, r2
 8019d2c:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8019d2e:	2300      	movs	r3, #0
 8019d30:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8019d32:	2300      	movs	r3, #0
 8019d34:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 8019d36:	2300      	movs	r3, #0
 8019d38:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8019d3a:	2300      	movs	r3, #0
 8019d3c:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8019d3e:	79bb      	ldrb	r3, [r7, #6]
 8019d40:	2b00      	cmp	r3, #0
 8019d42:	d003      	beq.n	8019d4c <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8019d44:	68fb      	ldr	r3, [r7, #12]
 8019d46:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8019d4a:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 8019d4c:	2202      	movs	r2, #2
 8019d4e:	2101      	movs	r1, #1
 8019d50:	68f8      	ldr	r0, [r7, #12]
 8019d52:	f002 fc09 	bl	801c568 <VL53L0X_WrByte>
 8019d56:	4603      	mov	r3, r0
 8019d58:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8019d5a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8019d5e:	2b00      	cmp	r3, #0
 8019d60:	d105      	bne.n	8019d6e <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 8019d62:	2100      	movs	r1, #0
 8019d64:	68f8      	ldr	r0, [r7, #12]
 8019d66:	f7ff fe9c 	bl	8019aa2 <VL53L0X_perform_single_ref_calibration>
 8019d6a:	4603      	mov	r3, r0
 8019d6c:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8019d6e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8019d72:	2b00      	cmp	r3, #0
 8019d74:	d115      	bne.n	8019da2 <VL53L0X_perform_phase_calibration+0x8a>
 8019d76:	79fb      	ldrb	r3, [r7, #7]
 8019d78:	2b01      	cmp	r3, #1
 8019d7a:	d112      	bne.n	8019da2 <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8019d7c:	7d39      	ldrb	r1, [r7, #20]
 8019d7e:	7d7a      	ldrb	r2, [r7, #21]
 8019d80:	2301      	movs	r3, #1
 8019d82:	9303      	str	r3, [sp, #12]
 8019d84:	2300      	movs	r3, #0
 8019d86:	9302      	str	r3, [sp, #8]
 8019d88:	68bb      	ldr	r3, [r7, #8]
 8019d8a:	9301      	str	r3, [sp, #4]
 8019d8c:	f107 0313 	add.w	r3, r7, #19
 8019d90:	9300      	str	r3, [sp, #0]
 8019d92:	460b      	mov	r3, r1
 8019d94:	2101      	movs	r1, #1
 8019d96:	68f8      	ldr	r0, [r7, #12]
 8019d98:	f7ff febe 	bl	8019b18 <VL53L0X_ref_calibration_io>
 8019d9c:	4603      	mov	r3, r0
 8019d9e:	75fb      	strb	r3, [r7, #23]
 8019da0:	e002      	b.n	8019da8 <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 8019da2:	68bb      	ldr	r3, [r7, #8]
 8019da4:	2200      	movs	r2, #0
 8019da6:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8019da8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8019dac:	2b00      	cmp	r3, #0
 8019dae:	d112      	bne.n	8019dd6 <VL53L0X_perform_phase_calibration+0xbe>
 8019db0:	79bb      	ldrb	r3, [r7, #6]
 8019db2:	2b00      	cmp	r3, #0
 8019db4:	d00f      	beq.n	8019dd6 <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8019db6:	7dbb      	ldrb	r3, [r7, #22]
 8019db8:	461a      	mov	r2, r3
 8019dba:	2101      	movs	r1, #1
 8019dbc:	68f8      	ldr	r0, [r7, #12]
 8019dbe:	f002 fbd3 	bl	801c568 <VL53L0X_WrByte>
 8019dc2:	4603      	mov	r3, r0
 8019dc4:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8019dc6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8019dca:	2b00      	cmp	r3, #0
 8019dcc:	d103      	bne.n	8019dd6 <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8019dce:	68fb      	ldr	r3, [r7, #12]
 8019dd0:	7dba      	ldrb	r2, [r7, #22]
 8019dd2:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 8019dd6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8019dda:	4618      	mov	r0, r3
 8019ddc:	3718      	adds	r7, #24
 8019dde:	46bd      	mov	sp, r7
 8019de0:	bd80      	pop	{r7, pc}

08019de2 <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 8019de2:	b580      	push	{r7, lr}
 8019de4:	b086      	sub	sp, #24
 8019de6:	af00      	add	r7, sp, #0
 8019de8:	60f8      	str	r0, [r7, #12]
 8019dea:	60b9      	str	r1, [r7, #8]
 8019dec:	607a      	str	r2, [r7, #4]
 8019dee:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8019df0:	2300      	movs	r3, #0
 8019df2:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8019df4:	2300      	movs	r3, #0
 8019df6:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8019df8:	68fb      	ldr	r3, [r7, #12]
 8019dfa:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8019dfe:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 8019e00:	78fa      	ldrb	r2, [r7, #3]
 8019e02:	2300      	movs	r3, #0
 8019e04:	68b9      	ldr	r1, [r7, #8]
 8019e06:	68f8      	ldr	r0, [r7, #12]
 8019e08:	f7ff ff1f 	bl	8019c4a <VL53L0X_perform_vhv_calibration>
 8019e0c:	4603      	mov	r3, r0
 8019e0e:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8019e10:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8019e14:	2b00      	cmp	r3, #0
 8019e16:	d107      	bne.n	8019e28 <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 8019e18:	78fa      	ldrb	r2, [r7, #3]
 8019e1a:	2300      	movs	r3, #0
 8019e1c:	6879      	ldr	r1, [r7, #4]
 8019e1e:	68f8      	ldr	r0, [r7, #12]
 8019e20:	f7ff ff7a 	bl	8019d18 <VL53L0X_perform_phase_calibration>
 8019e24:	4603      	mov	r3, r0
 8019e26:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 8019e28:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8019e2c:	2b00      	cmp	r3, #0
 8019e2e:	d10f      	bne.n	8019e50 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8019e30:	7dbb      	ldrb	r3, [r7, #22]
 8019e32:	461a      	mov	r2, r3
 8019e34:	2101      	movs	r1, #1
 8019e36:	68f8      	ldr	r0, [r7, #12]
 8019e38:	f002 fb96 	bl	801c568 <VL53L0X_WrByte>
 8019e3c:	4603      	mov	r3, r0
 8019e3e:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8019e40:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8019e44:	2b00      	cmp	r3, #0
 8019e46:	d103      	bne.n	8019e50 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8019e48:	68fb      	ldr	r3, [r7, #12]
 8019e4a:	7dba      	ldrb	r2, [r7, #22]
 8019e4c:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 8019e50:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8019e54:	4618      	mov	r0, r3
 8019e56:	3718      	adds	r7, #24
 8019e58:	46bd      	mov	sp, r7
 8019e5a:	bd80      	pop	{r7, pc}

08019e5c <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 8019e5c:	b580      	push	{r7, lr}
 8019e5e:	b086      	sub	sp, #24
 8019e60:	af00      	add	r7, sp, #0
 8019e62:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8019e64:	2300      	movs	r3, #0
 8019e66:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 8019e68:	2300      	movs	r3, #0
 8019e6a:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 8019e6c:	2300      	movs	r3, #0
 8019e6e:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8019e70:	f107 030f 	add.w	r3, r7, #15
 8019e74:	4619      	mov	r1, r3
 8019e76:	6878      	ldr	r0, [r7, #4]
 8019e78:	f7fe fe04 	bl	8018a84 <VL53L0X_GetMeasurementDataReady>
 8019e7c:	4603      	mov	r3, r0
 8019e7e:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 8019e80:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8019e84:	2b00      	cmp	r3, #0
 8019e86:	d110      	bne.n	8019eaa <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 8019e88:	7bfb      	ldrb	r3, [r7, #15]
 8019e8a:	2b01      	cmp	r3, #1
 8019e8c:	d00f      	beq.n	8019eae <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 8019e8e:	693b      	ldr	r3, [r7, #16]
 8019e90:	3301      	adds	r3, #1
 8019e92:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 8019e94:	693b      	ldr	r3, [r7, #16]
 8019e96:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8019e9a:	d302      	bcc.n	8019ea2 <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 8019e9c:	23f9      	movs	r3, #249	; 0xf9
 8019e9e:	75fb      	strb	r3, [r7, #23]
			break;
 8019ea0:	e006      	b.n	8019eb0 <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 8019ea2:	6878      	ldr	r0, [r7, #4]
 8019ea4:	f002 fc80 	bl	801c7a8 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8019ea8:	e7e2      	b.n	8019e70 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 8019eaa:	bf00      	nop
 8019eac:	e000      	b.n	8019eb0 <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 8019eae:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 8019eb0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8019eb4:	4618      	mov	r0, r3
 8019eb6:	3718      	adds	r7, #24
 8019eb8:	46bd      	mov	sp, r7
 8019eba:	bd80      	pop	{r7, pc}

08019ebc <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 8019ebc:	b480      	push	{r7}
 8019ebe:	b085      	sub	sp, #20
 8019ec0:	af00      	add	r7, sp, #0
 8019ec2:	4603      	mov	r3, r0
 8019ec4:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 8019ec6:	2300      	movs	r3, #0
 8019ec8:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 8019eca:	79fb      	ldrb	r3, [r7, #7]
 8019ecc:	3301      	adds	r3, #1
 8019ece:	b2db      	uxtb	r3, r3
 8019ed0:	005b      	lsls	r3, r3, #1
 8019ed2:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 8019ed4:	7bfb      	ldrb	r3, [r7, #15]
}
 8019ed6:	4618      	mov	r0, r3
 8019ed8:	3714      	adds	r7, #20
 8019eda:	46bd      	mov	sp, r7
 8019edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019ee0:	4770      	bx	lr

08019ee2 <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 8019ee2:	b480      	push	{r7}
 8019ee4:	b085      	sub	sp, #20
 8019ee6:	af00      	add	r7, sp, #0
 8019ee8:	4603      	mov	r3, r0
 8019eea:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 8019eec:	2300      	movs	r3, #0
 8019eee:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 8019ef0:	79fb      	ldrb	r3, [r7, #7]
 8019ef2:	085b      	lsrs	r3, r3, #1
 8019ef4:	b2db      	uxtb	r3, r3
 8019ef6:	3b01      	subs	r3, #1
 8019ef8:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 8019efa:	7bfb      	ldrb	r3, [r7, #15]
}
 8019efc:	4618      	mov	r0, r3
 8019efe:	3714      	adds	r7, #20
 8019f00:	46bd      	mov	sp, r7
 8019f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019f06:	4770      	bx	lr

08019f08 <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 8019f08:	b480      	push	{r7}
 8019f0a:	b085      	sub	sp, #20
 8019f0c:	af00      	add	r7, sp, #0
 8019f0e:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 8019f10:	2300      	movs	r3, #0
 8019f12:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 8019f14:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8019f18:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 8019f1a:	e002      	b.n	8019f22 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 8019f1c:	68bb      	ldr	r3, [r7, #8]
 8019f1e:	089b      	lsrs	r3, r3, #2
 8019f20:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 8019f22:	68ba      	ldr	r2, [r7, #8]
 8019f24:	687b      	ldr	r3, [r7, #4]
 8019f26:	429a      	cmp	r2, r3
 8019f28:	d8f8      	bhi.n	8019f1c <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 8019f2a:	e017      	b.n	8019f5c <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 8019f2c:	68fa      	ldr	r2, [r7, #12]
 8019f2e:	68bb      	ldr	r3, [r7, #8]
 8019f30:	4413      	add	r3, r2
 8019f32:	687a      	ldr	r2, [r7, #4]
 8019f34:	429a      	cmp	r2, r3
 8019f36:	d30b      	bcc.n	8019f50 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 8019f38:	68fa      	ldr	r2, [r7, #12]
 8019f3a:	68bb      	ldr	r3, [r7, #8]
 8019f3c:	4413      	add	r3, r2
 8019f3e:	687a      	ldr	r2, [r7, #4]
 8019f40:	1ad3      	subs	r3, r2, r3
 8019f42:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 8019f44:	68fb      	ldr	r3, [r7, #12]
 8019f46:	085b      	lsrs	r3, r3, #1
 8019f48:	68ba      	ldr	r2, [r7, #8]
 8019f4a:	4413      	add	r3, r2
 8019f4c:	60fb      	str	r3, [r7, #12]
 8019f4e:	e002      	b.n	8019f56 <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 8019f50:	68fb      	ldr	r3, [r7, #12]
 8019f52:	085b      	lsrs	r3, r3, #1
 8019f54:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 8019f56:	68bb      	ldr	r3, [r7, #8]
 8019f58:	089b      	lsrs	r3, r3, #2
 8019f5a:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 8019f5c:	68bb      	ldr	r3, [r7, #8]
 8019f5e:	2b00      	cmp	r3, #0
 8019f60:	d1e4      	bne.n	8019f2c <VL53L0X_isqrt+0x24>
	}

	return res;
 8019f62:	68fb      	ldr	r3, [r7, #12]
}
 8019f64:	4618      	mov	r0, r3
 8019f66:	3714      	adds	r7, #20
 8019f68:	46bd      	mov	sp, r7
 8019f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019f6e:	4770      	bx	lr

08019f70 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 8019f70:	b580      	push	{r7, lr}
 8019f72:	b086      	sub	sp, #24
 8019f74:	af00      	add	r7, sp, #0
 8019f76:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8019f78:	2300      	movs	r3, #0
 8019f7a:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 8019f7c:	2200      	movs	r2, #0
 8019f7e:	2183      	movs	r1, #131	; 0x83
 8019f80:	6878      	ldr	r0, [r7, #4]
 8019f82:	f002 faf1 	bl	801c568 <VL53L0X_WrByte>
 8019f86:	4603      	mov	r3, r0
 8019f88:	461a      	mov	r2, r3
 8019f8a:	7dfb      	ldrb	r3, [r7, #23]
 8019f8c:	4313      	orrs	r3, r2
 8019f8e:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 8019f90:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8019f94:	2b00      	cmp	r3, #0
 8019f96:	d11e      	bne.n	8019fd6 <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 8019f98:	2300      	movs	r3, #0
 8019f9a:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 8019f9c:	f107 030f 	add.w	r3, r7, #15
 8019fa0:	461a      	mov	r2, r3
 8019fa2:	2183      	movs	r1, #131	; 0x83
 8019fa4:	6878      	ldr	r0, [r7, #4]
 8019fa6:	f002 fb61 	bl	801c66c <VL53L0X_RdByte>
 8019faa:	4603      	mov	r3, r0
 8019fac:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 8019fae:	7bfb      	ldrb	r3, [r7, #15]
 8019fb0:	2b00      	cmp	r3, #0
 8019fb2:	d10a      	bne.n	8019fca <VL53L0X_device_read_strobe+0x5a>
 8019fb4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8019fb8:	2b00      	cmp	r3, #0
 8019fba:	d106      	bne.n	8019fca <VL53L0X_device_read_strobe+0x5a>
					break;

			LoopNb = LoopNb + 1;
 8019fbc:	693b      	ldr	r3, [r7, #16]
 8019fbe:	3301      	adds	r3, #1
 8019fc0:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 8019fc2:	693b      	ldr	r3, [r7, #16]
 8019fc4:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8019fc8:	d3e8      	bcc.n	8019f9c <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8019fca:	693b      	ldr	r3, [r7, #16]
 8019fcc:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8019fd0:	d301      	bcc.n	8019fd6 <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 8019fd2:	23f9      	movs	r3, #249	; 0xf9
 8019fd4:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 8019fd6:	2201      	movs	r2, #1
 8019fd8:	2183      	movs	r1, #131	; 0x83
 8019fda:	6878      	ldr	r0, [r7, #4]
 8019fdc:	f002 fac4 	bl	801c568 <VL53L0X_WrByte>
 8019fe0:	4603      	mov	r3, r0
 8019fe2:	461a      	mov	r2, r3
 8019fe4:	7dfb      	ldrb	r3, [r7, #23]
 8019fe6:	4313      	orrs	r3, r2
 8019fe8:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 8019fea:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8019fee:	4618      	mov	r0, r3
 8019ff0:	3718      	adds	r7, #24
 8019ff2:	46bd      	mov	sp, r7
 8019ff4:	bd80      	pop	{r7, pc}

08019ff6 <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 8019ff6:	b580      	push	{r7, lr}
 8019ff8:	b098      	sub	sp, #96	; 0x60
 8019ffa:	af00      	add	r7, sp, #0
 8019ffc:	6078      	str	r0, [r7, #4]
 8019ffe:	460b      	mov	r3, r1
 801a000:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801a002:	2300      	movs	r3, #0
 801a004:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 801a008:	2300      	movs	r3, #0
 801a00a:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t ReferenceSpadType = 0;
 801a00e:	2300      	movs	r3, #0
 801a010:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	uint32_t PartUIDUpper = 0;
 801a014:	2300      	movs	r3, #0
 801a016:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PartUIDLower = 0;
 801a018:	2300      	movs	r3, #0
 801a01a:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t OffsetFixed1104_mm = 0;
 801a01c:	2300      	movs	r3, #0
 801a01e:	64bb      	str	r3, [r7, #72]	; 0x48
	int16_t OffsetMicroMeters = 0;
 801a020:	2300      	movs	r3, #0
 801a022:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 801a026:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 801a02a:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 801a02c:	2300      	movs	r3, #0
 801a02e:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 801a030:	2300      	movs	r3, #0
 801a032:	653b      	str	r3, [r7, #80]	; 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 801a034:	2300      	movs	r3, #0
 801a036:	643b      	str	r3, [r7, #64]	; 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 801a038:	687b      	ldr	r3, [r7, #4]
 801a03a:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 801a03e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 801a042:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801a046:	2b07      	cmp	r3, #7
 801a048:	f000 8408 	beq.w	801a85c <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 801a04c:	2201      	movs	r2, #1
 801a04e:	2180      	movs	r1, #128	; 0x80
 801a050:	6878      	ldr	r0, [r7, #4]
 801a052:	f002 fa89 	bl	801c568 <VL53L0X_WrByte>
 801a056:	4603      	mov	r3, r0
 801a058:	461a      	mov	r2, r3
 801a05a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a05e:	4313      	orrs	r3, r2
 801a060:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 801a064:	2201      	movs	r2, #1
 801a066:	21ff      	movs	r1, #255	; 0xff
 801a068:	6878      	ldr	r0, [r7, #4]
 801a06a:	f002 fa7d 	bl	801c568 <VL53L0X_WrByte>
 801a06e:	4603      	mov	r3, r0
 801a070:	461a      	mov	r2, r3
 801a072:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a076:	4313      	orrs	r3, r2
 801a078:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 801a07c:	2200      	movs	r2, #0
 801a07e:	2100      	movs	r1, #0
 801a080:	6878      	ldr	r0, [r7, #4]
 801a082:	f002 fa71 	bl	801c568 <VL53L0X_WrByte>
 801a086:	4603      	mov	r3, r0
 801a088:	461a      	mov	r2, r3
 801a08a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a08e:	4313      	orrs	r3, r2
 801a090:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 801a094:	2206      	movs	r2, #6
 801a096:	21ff      	movs	r1, #255	; 0xff
 801a098:	6878      	ldr	r0, [r7, #4]
 801a09a:	f002 fa65 	bl	801c568 <VL53L0X_WrByte>
 801a09e:	4603      	mov	r3, r0
 801a0a0:	461a      	mov	r2, r3
 801a0a2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a0a6:	4313      	orrs	r3, r2
 801a0a8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 801a0ac:	f107 0337 	add.w	r3, r7, #55	; 0x37
 801a0b0:	461a      	mov	r2, r3
 801a0b2:	2183      	movs	r1, #131	; 0x83
 801a0b4:	6878      	ldr	r0, [r7, #4]
 801a0b6:	f002 fad9 	bl	801c66c <VL53L0X_RdByte>
 801a0ba:	4603      	mov	r3, r0
 801a0bc:	461a      	mov	r2, r3
 801a0be:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a0c2:	4313      	orrs	r3, r2
 801a0c4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 801a0c8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801a0cc:	f043 0304 	orr.w	r3, r3, #4
 801a0d0:	b2db      	uxtb	r3, r3
 801a0d2:	461a      	mov	r2, r3
 801a0d4:	2183      	movs	r1, #131	; 0x83
 801a0d6:	6878      	ldr	r0, [r7, #4]
 801a0d8:	f002 fa46 	bl	801c568 <VL53L0X_WrByte>
 801a0dc:	4603      	mov	r3, r0
 801a0de:	461a      	mov	r2, r3
 801a0e0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a0e4:	4313      	orrs	r3, r2
 801a0e6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 801a0ea:	2207      	movs	r2, #7
 801a0ec:	21ff      	movs	r1, #255	; 0xff
 801a0ee:	6878      	ldr	r0, [r7, #4]
 801a0f0:	f002 fa3a 	bl	801c568 <VL53L0X_WrByte>
 801a0f4:	4603      	mov	r3, r0
 801a0f6:	461a      	mov	r2, r3
 801a0f8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a0fc:	4313      	orrs	r3, r2
 801a0fe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 801a102:	2201      	movs	r2, #1
 801a104:	2181      	movs	r1, #129	; 0x81
 801a106:	6878      	ldr	r0, [r7, #4]
 801a108:	f002 fa2e 	bl	801c568 <VL53L0X_WrByte>
 801a10c:	4603      	mov	r3, r0
 801a10e:	461a      	mov	r2, r3
 801a110:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a114:	4313      	orrs	r3, r2
 801a116:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 801a11a:	6878      	ldr	r0, [r7, #4]
 801a11c:	f002 fb44 	bl	801c7a8 <VL53L0X_PollingDelay>
 801a120:	4603      	mov	r3, r0
 801a122:	461a      	mov	r2, r3
 801a124:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a128:	4313      	orrs	r3, r2
 801a12a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 801a12e:	2201      	movs	r2, #1
 801a130:	2180      	movs	r1, #128	; 0x80
 801a132:	6878      	ldr	r0, [r7, #4]
 801a134:	f002 fa18 	bl	801c568 <VL53L0X_WrByte>
 801a138:	4603      	mov	r3, r0
 801a13a:	461a      	mov	r2, r3
 801a13c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a140:	4313      	orrs	r3, r2
 801a142:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		if (((option & 1) == 1) &&
 801a146:	78fb      	ldrb	r3, [r7, #3]
 801a148:	f003 0301 	and.w	r3, r3, #1
 801a14c:	2b00      	cmp	r3, #0
 801a14e:	f000 8098 	beq.w	801a282 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 801a152:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801a156:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 801a15a:	2b00      	cmp	r3, #0
 801a15c:	f040 8091 	bne.w	801a282 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 801a160:	226b      	movs	r2, #107	; 0x6b
 801a162:	2194      	movs	r1, #148	; 0x94
 801a164:	6878      	ldr	r0, [r7, #4]
 801a166:	f002 f9ff 	bl	801c568 <VL53L0X_WrByte>
 801a16a:	4603      	mov	r3, r0
 801a16c:	461a      	mov	r2, r3
 801a16e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a172:	4313      	orrs	r3, r2
 801a174:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 801a178:	6878      	ldr	r0, [r7, #4]
 801a17a:	f7ff fef9 	bl	8019f70 <VL53L0X_device_read_strobe>
 801a17e:	4603      	mov	r3, r0
 801a180:	461a      	mov	r2, r3
 801a182:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a186:	4313      	orrs	r3, r2
 801a188:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 801a18c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801a190:	461a      	mov	r2, r3
 801a192:	2190      	movs	r1, #144	; 0x90
 801a194:	6878      	ldr	r0, [r7, #4]
 801a196:	f002 facb 	bl	801c730 <VL53L0X_RdDWord>
 801a19a:	4603      	mov	r3, r0
 801a19c:	461a      	mov	r2, r3
 801a19e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a1a2:	4313      	orrs	r3, r2
 801a1a4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 801a1a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a1aa:	0a1b      	lsrs	r3, r3, #8
 801a1ac:	b2db      	uxtb	r3, r3
 801a1ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801a1b2:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 801a1b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a1b8:	0bdb      	lsrs	r3, r3, #15
 801a1ba:	b2db      	uxtb	r3, r3
 801a1bc:	f003 0301 	and.w	r3, r3, #1
 801a1c0:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 801a1c4:	2224      	movs	r2, #36	; 0x24
 801a1c6:	2194      	movs	r1, #148	; 0x94
 801a1c8:	6878      	ldr	r0, [r7, #4]
 801a1ca:	f002 f9cd 	bl	801c568 <VL53L0X_WrByte>
 801a1ce:	4603      	mov	r3, r0
 801a1d0:	461a      	mov	r2, r3
 801a1d2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a1d6:	4313      	orrs	r3, r2
 801a1d8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 801a1dc:	6878      	ldr	r0, [r7, #4]
 801a1de:	f7ff fec7 	bl	8019f70 <VL53L0X_device_read_strobe>
 801a1e2:	4603      	mov	r3, r0
 801a1e4:	461a      	mov	r2, r3
 801a1e6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a1ea:	4313      	orrs	r3, r2
 801a1ec:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 801a1f0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801a1f4:	461a      	mov	r2, r3
 801a1f6:	2190      	movs	r1, #144	; 0x90
 801a1f8:	6878      	ldr	r0, [r7, #4]
 801a1fa:	f002 fa99 	bl	801c730 <VL53L0X_RdDWord>
 801a1fe:	4603      	mov	r3, r0
 801a200:	461a      	mov	r2, r3
 801a202:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a206:	4313      	orrs	r3, r2
 801a208:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 801a20c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a20e:	0e1b      	lsrs	r3, r3, #24
 801a210:	b2db      	uxtb	r3, r3
 801a212:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 801a214:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a216:	0c1b      	lsrs	r3, r3, #16
 801a218:	b2db      	uxtb	r3, r3
 801a21a:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 801a21c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a21e:	0a1b      	lsrs	r3, r3, #8
 801a220:	b2db      	uxtb	r3, r3
 801a222:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 801a224:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a226:	b2db      	uxtb	r3, r3
 801a228:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 801a22a:	2225      	movs	r2, #37	; 0x25
 801a22c:	2194      	movs	r1, #148	; 0x94
 801a22e:	6878      	ldr	r0, [r7, #4]
 801a230:	f002 f99a 	bl	801c568 <VL53L0X_WrByte>
 801a234:	4603      	mov	r3, r0
 801a236:	461a      	mov	r2, r3
 801a238:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a23c:	4313      	orrs	r3, r2
 801a23e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 801a242:	6878      	ldr	r0, [r7, #4]
 801a244:	f7ff fe94 	bl	8019f70 <VL53L0X_device_read_strobe>
 801a248:	4603      	mov	r3, r0
 801a24a:	461a      	mov	r2, r3
 801a24c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a250:	4313      	orrs	r3, r2
 801a252:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 801a256:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801a25a:	461a      	mov	r2, r3
 801a25c:	2190      	movs	r1, #144	; 0x90
 801a25e:	6878      	ldr	r0, [r7, #4]
 801a260:	f002 fa66 	bl	801c730 <VL53L0X_RdDWord>
 801a264:	4603      	mov	r3, r0
 801a266:	461a      	mov	r2, r3
 801a268:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a26c:	4313      	orrs	r3, r2
 801a26e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 801a272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a274:	0e1b      	lsrs	r3, r3, #24
 801a276:	b2db      	uxtb	r3, r3
 801a278:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 801a27a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a27c:	0c1b      	lsrs	r3, r3, #16
 801a27e:	b2db      	uxtb	r3, r3
 801a280:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 801a282:	78fb      	ldrb	r3, [r7, #3]
 801a284:	f003 0302 	and.w	r3, r3, #2
 801a288:	2b00      	cmp	r3, #0
 801a28a:	f000 8189 	beq.w	801a5a0 <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 801a28e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801a292:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 801a296:	2b00      	cmp	r3, #0
 801a298:	f040 8182 	bne.w	801a5a0 <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 801a29c:	2202      	movs	r2, #2
 801a29e:	2194      	movs	r1, #148	; 0x94
 801a2a0:	6878      	ldr	r0, [r7, #4]
 801a2a2:	f002 f961 	bl	801c568 <VL53L0X_WrByte>
 801a2a6:	4603      	mov	r3, r0
 801a2a8:	461a      	mov	r2, r3
 801a2aa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a2ae:	4313      	orrs	r3, r2
 801a2b0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 801a2b4:	6878      	ldr	r0, [r7, #4]
 801a2b6:	f7ff fe5b 	bl	8019f70 <VL53L0X_device_read_strobe>
 801a2ba:	4603      	mov	r3, r0
 801a2bc:	461a      	mov	r2, r3
 801a2be:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a2c2:	4313      	orrs	r3, r2
 801a2c4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 801a2c8:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 801a2cc:	461a      	mov	r2, r3
 801a2ce:	2190      	movs	r1, #144	; 0x90
 801a2d0:	6878      	ldr	r0, [r7, #4]
 801a2d2:	f002 f9cb 	bl	801c66c <VL53L0X_RdByte>
 801a2d6:	4603      	mov	r3, r0
 801a2d8:	461a      	mov	r2, r3
 801a2da:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a2de:	4313      	orrs	r3, r2
 801a2e0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 801a2e4:	227b      	movs	r2, #123	; 0x7b
 801a2e6:	2194      	movs	r1, #148	; 0x94
 801a2e8:	6878      	ldr	r0, [r7, #4]
 801a2ea:	f002 f93d 	bl	801c568 <VL53L0X_WrByte>
 801a2ee:	4603      	mov	r3, r0
 801a2f0:	461a      	mov	r2, r3
 801a2f2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a2f6:	4313      	orrs	r3, r2
 801a2f8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 801a2fc:	6878      	ldr	r0, [r7, #4]
 801a2fe:	f7ff fe37 	bl	8019f70 <VL53L0X_device_read_strobe>
 801a302:	4603      	mov	r3, r0
 801a304:	461a      	mov	r2, r3
 801a306:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a30a:	4313      	orrs	r3, r2
 801a30c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 801a310:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 801a314:	461a      	mov	r2, r3
 801a316:	2190      	movs	r1, #144	; 0x90
 801a318:	6878      	ldr	r0, [r7, #4]
 801a31a:	f002 f9a7 	bl	801c66c <VL53L0X_RdByte>
 801a31e:	4603      	mov	r3, r0
 801a320:	461a      	mov	r2, r3
 801a322:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a326:	4313      	orrs	r3, r2
 801a328:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 801a32c:	2277      	movs	r2, #119	; 0x77
 801a32e:	2194      	movs	r1, #148	; 0x94
 801a330:	6878      	ldr	r0, [r7, #4]
 801a332:	f002 f919 	bl	801c568 <VL53L0X_WrByte>
 801a336:	4603      	mov	r3, r0
 801a338:	461a      	mov	r2, r3
 801a33a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a33e:	4313      	orrs	r3, r2
 801a340:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 801a344:	6878      	ldr	r0, [r7, #4]
 801a346:	f7ff fe13 	bl	8019f70 <VL53L0X_device_read_strobe>
 801a34a:	4603      	mov	r3, r0
 801a34c:	461a      	mov	r2, r3
 801a34e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a352:	4313      	orrs	r3, r2
 801a354:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 801a358:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801a35c:	461a      	mov	r2, r3
 801a35e:	2190      	movs	r1, #144	; 0x90
 801a360:	6878      	ldr	r0, [r7, #4]
 801a362:	f002 f9e5 	bl	801c730 <VL53L0X_RdDWord>
 801a366:	4603      	mov	r3, r0
 801a368:	461a      	mov	r2, r3
 801a36a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a36e:	4313      	orrs	r3, r2
 801a370:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 801a374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a376:	0e5b      	lsrs	r3, r3, #25
 801a378:	b2db      	uxtb	r3, r3
 801a37a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801a37e:	b2db      	uxtb	r3, r3
 801a380:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 801a382:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a384:	0c9b      	lsrs	r3, r3, #18
 801a386:	b2db      	uxtb	r3, r3
 801a388:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801a38c:	b2db      	uxtb	r3, r3
 801a38e:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 801a390:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a392:	0adb      	lsrs	r3, r3, #11
 801a394:	b2db      	uxtb	r3, r3
 801a396:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801a39a:	b2db      	uxtb	r3, r3
 801a39c:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 801a39e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a3a0:	091b      	lsrs	r3, r3, #4
 801a3a2:	b2db      	uxtb	r3, r3
 801a3a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801a3a8:	b2db      	uxtb	r3, r3
 801a3aa:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 801a3ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a3ae:	b2db      	uxtb	r3, r3
 801a3b0:	00db      	lsls	r3, r3, #3
 801a3b2:	b2db      	uxtb	r3, r3
 801a3b4:	f003 0378 	and.w	r3, r3, #120	; 0x78
 801a3b8:	b2db      	uxtb	r3, r3
 801a3ba:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 801a3be:	2278      	movs	r2, #120	; 0x78
 801a3c0:	2194      	movs	r1, #148	; 0x94
 801a3c2:	6878      	ldr	r0, [r7, #4]
 801a3c4:	f002 f8d0 	bl	801c568 <VL53L0X_WrByte>
 801a3c8:	4603      	mov	r3, r0
 801a3ca:	461a      	mov	r2, r3
 801a3cc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a3d0:	4313      	orrs	r3, r2
 801a3d2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 801a3d6:	6878      	ldr	r0, [r7, #4]
 801a3d8:	f7ff fdca 	bl	8019f70 <VL53L0X_device_read_strobe>
 801a3dc:	4603      	mov	r3, r0
 801a3de:	461a      	mov	r2, r3
 801a3e0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a3e4:	4313      	orrs	r3, r2
 801a3e6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 801a3ea:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801a3ee:	461a      	mov	r2, r3
 801a3f0:	2190      	movs	r1, #144	; 0x90
 801a3f2:	6878      	ldr	r0, [r7, #4]
 801a3f4:	f002 f99c 	bl	801c730 <VL53L0X_RdDWord>
 801a3f8:	4603      	mov	r3, r0
 801a3fa:	461a      	mov	r2, r3
 801a3fc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a400:	4313      	orrs	r3, r2
 801a402:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 801a406:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a408:	0f5b      	lsrs	r3, r3, #29
 801a40a:	b2db      	uxtb	r3, r3
 801a40c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801a410:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 801a412:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801a416:	4413      	add	r3, r2
 801a418:	b2db      	uxtb	r3, r3
 801a41a:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 801a41c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a41e:	0d9b      	lsrs	r3, r3, #22
 801a420:	b2db      	uxtb	r3, r3
 801a422:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801a426:	b2db      	uxtb	r3, r3
 801a428:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 801a42a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a42c:	0bdb      	lsrs	r3, r3, #15
 801a42e:	b2db      	uxtb	r3, r3
 801a430:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801a434:	b2db      	uxtb	r3, r3
 801a436:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 801a438:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a43a:	0a1b      	lsrs	r3, r3, #8
 801a43c:	b2db      	uxtb	r3, r3
 801a43e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801a442:	b2db      	uxtb	r3, r3
 801a444:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 801a446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a448:	085b      	lsrs	r3, r3, #1
 801a44a:	b2db      	uxtb	r3, r3
 801a44c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801a450:	b2db      	uxtb	r3, r3
 801a452:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 801a454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a456:	b2db      	uxtb	r3, r3
 801a458:	019b      	lsls	r3, r3, #6
 801a45a:	b2db      	uxtb	r3, r3
 801a45c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801a460:	b2db      	uxtb	r3, r3
 801a462:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 801a466:	2279      	movs	r2, #121	; 0x79
 801a468:	2194      	movs	r1, #148	; 0x94
 801a46a:	6878      	ldr	r0, [r7, #4]
 801a46c:	f002 f87c 	bl	801c568 <VL53L0X_WrByte>
 801a470:	4603      	mov	r3, r0
 801a472:	461a      	mov	r2, r3
 801a474:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a478:	4313      	orrs	r3, r2
 801a47a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 801a47e:	6878      	ldr	r0, [r7, #4]
 801a480:	f7ff fd76 	bl	8019f70 <VL53L0X_device_read_strobe>
 801a484:	4603      	mov	r3, r0
 801a486:	461a      	mov	r2, r3
 801a488:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a48c:	4313      	orrs	r3, r2
 801a48e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 801a492:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801a496:	461a      	mov	r2, r3
 801a498:	2190      	movs	r1, #144	; 0x90
 801a49a:	6878      	ldr	r0, [r7, #4]
 801a49c:	f002 f948 	bl	801c730 <VL53L0X_RdDWord>
 801a4a0:	4603      	mov	r3, r0
 801a4a2:	461a      	mov	r2, r3
 801a4a4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a4a8:	4313      	orrs	r3, r2
 801a4aa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 801a4ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a4b0:	0e9b      	lsrs	r3, r3, #26
 801a4b2:	b2db      	uxtb	r3, r3
 801a4b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801a4b8:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 801a4ba:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801a4be:	4413      	add	r3, r2
 801a4c0:	b2db      	uxtb	r3, r3
 801a4c2:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 801a4c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a4c6:	0cdb      	lsrs	r3, r3, #19
 801a4c8:	b2db      	uxtb	r3, r3
 801a4ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801a4ce:	b2db      	uxtb	r3, r3
 801a4d0:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 801a4d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a4d4:	0b1b      	lsrs	r3, r3, #12
 801a4d6:	b2db      	uxtb	r3, r3
 801a4d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801a4dc:	b2db      	uxtb	r3, r3
 801a4de:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 801a4e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a4e2:	095b      	lsrs	r3, r3, #5
 801a4e4:	b2db      	uxtb	r3, r3
 801a4e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801a4ea:	b2db      	uxtb	r3, r3
 801a4ec:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 801a4ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a4f0:	b2db      	uxtb	r3, r3
 801a4f2:	009b      	lsls	r3, r3, #2
 801a4f4:	b2db      	uxtb	r3, r3
 801a4f6:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 801a4fa:	b2db      	uxtb	r3, r3
 801a4fc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 801a500:	227a      	movs	r2, #122	; 0x7a
 801a502:	2194      	movs	r1, #148	; 0x94
 801a504:	6878      	ldr	r0, [r7, #4]
 801a506:	f002 f82f 	bl	801c568 <VL53L0X_WrByte>
 801a50a:	4603      	mov	r3, r0
 801a50c:	461a      	mov	r2, r3
 801a50e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a512:	4313      	orrs	r3, r2
 801a514:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 801a518:	6878      	ldr	r0, [r7, #4]
 801a51a:	f7ff fd29 	bl	8019f70 <VL53L0X_device_read_strobe>
 801a51e:	4603      	mov	r3, r0
 801a520:	461a      	mov	r2, r3
 801a522:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a526:	4313      	orrs	r3, r2
 801a528:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 801a52c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801a530:	461a      	mov	r2, r3
 801a532:	2190      	movs	r1, #144	; 0x90
 801a534:	6878      	ldr	r0, [r7, #4]
 801a536:	f002 f8fb 	bl	801c730 <VL53L0X_RdDWord>
 801a53a:	4603      	mov	r3, r0
 801a53c:	461a      	mov	r2, r3
 801a53e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a542:	4313      	orrs	r3, r2
 801a544:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 801a548:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a54a:	0f9b      	lsrs	r3, r3, #30
 801a54c:	b2db      	uxtb	r3, r3
 801a54e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801a552:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 801a554:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801a558:	4413      	add	r3, r2
 801a55a:	b2db      	uxtb	r3, r3
 801a55c:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 801a55e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a560:	0ddb      	lsrs	r3, r3, #23
 801a562:	b2db      	uxtb	r3, r3
 801a564:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801a568:	b2db      	uxtb	r3, r3
 801a56a:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 801a56c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a56e:	0c1b      	lsrs	r3, r3, #16
 801a570:	b2db      	uxtb	r3, r3
 801a572:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801a576:	b2db      	uxtb	r3, r3
 801a578:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 801a57a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a57c:	0a5b      	lsrs	r3, r3, #9
 801a57e:	b2db      	uxtb	r3, r3
 801a580:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801a584:	b2db      	uxtb	r3, r3
 801a586:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 801a58a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a58c:	089b      	lsrs	r3, r3, #2
 801a58e:	b2db      	uxtb	r3, r3
 801a590:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801a594:	b2db      	uxtb	r3, r3
 801a596:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			ProductId[18] = '\0';
 801a59a:	2300      	movs	r3, #0
 801a59c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

		}

		if (((option & 4) == 4) &&
 801a5a0:	78fb      	ldrb	r3, [r7, #3]
 801a5a2:	f003 0304 	and.w	r3, r3, #4
 801a5a6:	2b00      	cmp	r3, #0
 801a5a8:	f000 80f1 	beq.w	801a78e <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 801a5ac:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801a5b0:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 801a5b4:	2b00      	cmp	r3, #0
 801a5b6:	f040 80ea 	bne.w	801a78e <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 801a5ba:	227b      	movs	r2, #123	; 0x7b
 801a5bc:	2194      	movs	r1, #148	; 0x94
 801a5be:	6878      	ldr	r0, [r7, #4]
 801a5c0:	f001 ffd2 	bl	801c568 <VL53L0X_WrByte>
 801a5c4:	4603      	mov	r3, r0
 801a5c6:	461a      	mov	r2, r3
 801a5c8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a5cc:	4313      	orrs	r3, r2
 801a5ce:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 801a5d2:	6878      	ldr	r0, [r7, #4]
 801a5d4:	f7ff fccc 	bl	8019f70 <VL53L0X_device_read_strobe>
 801a5d8:	4603      	mov	r3, r0
 801a5da:	461a      	mov	r2, r3
 801a5dc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a5e0:	4313      	orrs	r3, r2
 801a5e2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 801a5e6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 801a5ea:	461a      	mov	r2, r3
 801a5ec:	2190      	movs	r1, #144	; 0x90
 801a5ee:	6878      	ldr	r0, [r7, #4]
 801a5f0:	f002 f89e 	bl	801c730 <VL53L0X_RdDWord>
 801a5f4:	4603      	mov	r3, r0
 801a5f6:	461a      	mov	r2, r3
 801a5f8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a5fc:	4313      	orrs	r3, r2
 801a5fe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 801a602:	227c      	movs	r2, #124	; 0x7c
 801a604:	2194      	movs	r1, #148	; 0x94
 801a606:	6878      	ldr	r0, [r7, #4]
 801a608:	f001 ffae 	bl	801c568 <VL53L0X_WrByte>
 801a60c:	4603      	mov	r3, r0
 801a60e:	461a      	mov	r2, r3
 801a610:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a614:	4313      	orrs	r3, r2
 801a616:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 801a61a:	6878      	ldr	r0, [r7, #4]
 801a61c:	f7ff fca8 	bl	8019f70 <VL53L0X_device_read_strobe>
 801a620:	4603      	mov	r3, r0
 801a622:	461a      	mov	r2, r3
 801a624:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a628:	4313      	orrs	r3, r2
 801a62a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 801a62e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801a632:	461a      	mov	r2, r3
 801a634:	2190      	movs	r1, #144	; 0x90
 801a636:	6878      	ldr	r0, [r7, #4]
 801a638:	f002 f87a 	bl	801c730 <VL53L0X_RdDWord>
 801a63c:	4603      	mov	r3, r0
 801a63e:	461a      	mov	r2, r3
 801a640:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a644:	4313      	orrs	r3, r2
 801a646:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 801a64a:	2273      	movs	r2, #115	; 0x73
 801a64c:	2194      	movs	r1, #148	; 0x94
 801a64e:	6878      	ldr	r0, [r7, #4]
 801a650:	f001 ff8a 	bl	801c568 <VL53L0X_WrByte>
 801a654:	4603      	mov	r3, r0
 801a656:	461a      	mov	r2, r3
 801a658:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a65c:	4313      	orrs	r3, r2
 801a65e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 801a662:	6878      	ldr	r0, [r7, #4]
 801a664:	f7ff fc84 	bl	8019f70 <VL53L0X_device_read_strobe>
 801a668:	4603      	mov	r3, r0
 801a66a:	461a      	mov	r2, r3
 801a66c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a670:	4313      	orrs	r3, r2
 801a672:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 801a676:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801a67a:	461a      	mov	r2, r3
 801a67c:	2190      	movs	r1, #144	; 0x90
 801a67e:	6878      	ldr	r0, [r7, #4]
 801a680:	f002 f856 	bl	801c730 <VL53L0X_RdDWord>
 801a684:	4603      	mov	r3, r0
 801a686:	461a      	mov	r2, r3
 801a688:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a68c:	4313      	orrs	r3, r2
 801a68e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 801a692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a694:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 801a696:	b29b      	uxth	r3, r3
 801a698:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 801a69a:	2274      	movs	r2, #116	; 0x74
 801a69c:	2194      	movs	r1, #148	; 0x94
 801a69e:	6878      	ldr	r0, [r7, #4]
 801a6a0:	f001 ff62 	bl	801c568 <VL53L0X_WrByte>
 801a6a4:	4603      	mov	r3, r0
 801a6a6:	461a      	mov	r2, r3
 801a6a8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a6ac:	4313      	orrs	r3, r2
 801a6ae:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 801a6b2:	6878      	ldr	r0, [r7, #4]
 801a6b4:	f7ff fc5c 	bl	8019f70 <VL53L0X_device_read_strobe>
 801a6b8:	4603      	mov	r3, r0
 801a6ba:	461a      	mov	r2, r3
 801a6bc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a6c0:	4313      	orrs	r3, r2
 801a6c2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 801a6c6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801a6ca:	461a      	mov	r2, r3
 801a6cc:	2190      	movs	r1, #144	; 0x90
 801a6ce:	6878      	ldr	r0, [r7, #4]
 801a6d0:	f002 f82e 	bl	801c730 <VL53L0X_RdDWord>
 801a6d4:	4603      	mov	r3, r0
 801a6d6:	461a      	mov	r2, r3
 801a6d8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a6dc:	4313      	orrs	r3, r2
 801a6de:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 801a6e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a6e4:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 801a6e6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801a6e8:	4313      	orrs	r3, r2
 801a6ea:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 801a6ec:	2275      	movs	r2, #117	; 0x75
 801a6ee:	2194      	movs	r1, #148	; 0x94
 801a6f0:	6878      	ldr	r0, [r7, #4]
 801a6f2:	f001 ff39 	bl	801c568 <VL53L0X_WrByte>
 801a6f6:	4603      	mov	r3, r0
 801a6f8:	461a      	mov	r2, r3
 801a6fa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a6fe:	4313      	orrs	r3, r2
 801a700:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 801a704:	6878      	ldr	r0, [r7, #4]
 801a706:	f7ff fc33 	bl	8019f70 <VL53L0X_device_read_strobe>
 801a70a:	4603      	mov	r3, r0
 801a70c:	461a      	mov	r2, r3
 801a70e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a712:	4313      	orrs	r3, r2
 801a714:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 801a718:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801a71c:	461a      	mov	r2, r3
 801a71e:	2190      	movs	r1, #144	; 0x90
 801a720:	6878      	ldr	r0, [r7, #4]
 801a722:	f002 f805 	bl	801c730 <VL53L0X_RdDWord>
 801a726:	4603      	mov	r3, r0
 801a728:	461a      	mov	r2, r3
 801a72a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a72e:	4313      	orrs	r3, r2
 801a730:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 801a734:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a736:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 801a738:	b29b      	uxth	r3, r3
 801a73a:	657b      	str	r3, [r7, #84]	; 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 801a73c:	2276      	movs	r2, #118	; 0x76
 801a73e:	2194      	movs	r1, #148	; 0x94
 801a740:	6878      	ldr	r0, [r7, #4]
 801a742:	f001 ff11 	bl	801c568 <VL53L0X_WrByte>
 801a746:	4603      	mov	r3, r0
 801a748:	461a      	mov	r2, r3
 801a74a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a74e:	4313      	orrs	r3, r2
 801a750:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 801a754:	6878      	ldr	r0, [r7, #4]
 801a756:	f7ff fc0b 	bl	8019f70 <VL53L0X_device_read_strobe>
 801a75a:	4603      	mov	r3, r0
 801a75c:	461a      	mov	r2, r3
 801a75e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a762:	4313      	orrs	r3, r2
 801a764:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 801a768:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801a76c:	461a      	mov	r2, r3
 801a76e:	2190      	movs	r1, #144	; 0x90
 801a770:	6878      	ldr	r0, [r7, #4]
 801a772:	f001 ffdd 	bl	801c730 <VL53L0X_RdDWord>
 801a776:	4603      	mov	r3, r0
 801a778:	461a      	mov	r2, r3
 801a77a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a77e:	4313      	orrs	r3, r2
 801a780:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 801a784:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a786:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 801a788:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801a78a:	4313      	orrs	r3, r2
 801a78c:	657b      	str	r3, [r7, #84]	; 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 801a78e:	2200      	movs	r2, #0
 801a790:	2181      	movs	r1, #129	; 0x81
 801a792:	6878      	ldr	r0, [r7, #4]
 801a794:	f001 fee8 	bl	801c568 <VL53L0X_WrByte>
 801a798:	4603      	mov	r3, r0
 801a79a:	461a      	mov	r2, r3
 801a79c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a7a0:	4313      	orrs	r3, r2
 801a7a2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 801a7a6:	2206      	movs	r2, #6
 801a7a8:	21ff      	movs	r1, #255	; 0xff
 801a7aa:	6878      	ldr	r0, [r7, #4]
 801a7ac:	f001 fedc 	bl	801c568 <VL53L0X_WrByte>
 801a7b0:	4603      	mov	r3, r0
 801a7b2:	461a      	mov	r2, r3
 801a7b4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a7b8:	4313      	orrs	r3, r2
 801a7ba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 801a7be:	f107 0337 	add.w	r3, r7, #55	; 0x37
 801a7c2:	461a      	mov	r2, r3
 801a7c4:	2183      	movs	r1, #131	; 0x83
 801a7c6:	6878      	ldr	r0, [r7, #4]
 801a7c8:	f001 ff50 	bl	801c66c <VL53L0X_RdByte>
 801a7cc:	4603      	mov	r3, r0
 801a7ce:	461a      	mov	r2, r3
 801a7d0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a7d4:	4313      	orrs	r3, r2
 801a7d6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 801a7da:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801a7de:	f023 0304 	bic.w	r3, r3, #4
 801a7e2:	b2db      	uxtb	r3, r3
 801a7e4:	461a      	mov	r2, r3
 801a7e6:	2183      	movs	r1, #131	; 0x83
 801a7e8:	6878      	ldr	r0, [r7, #4]
 801a7ea:	f001 febd 	bl	801c568 <VL53L0X_WrByte>
 801a7ee:	4603      	mov	r3, r0
 801a7f0:	461a      	mov	r2, r3
 801a7f2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a7f6:	4313      	orrs	r3, r2
 801a7f8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 801a7fc:	2201      	movs	r2, #1
 801a7fe:	21ff      	movs	r1, #255	; 0xff
 801a800:	6878      	ldr	r0, [r7, #4]
 801a802:	f001 feb1 	bl	801c568 <VL53L0X_WrByte>
 801a806:	4603      	mov	r3, r0
 801a808:	461a      	mov	r2, r3
 801a80a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a80e:	4313      	orrs	r3, r2
 801a810:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 801a814:	2201      	movs	r2, #1
 801a816:	2100      	movs	r1, #0
 801a818:	6878      	ldr	r0, [r7, #4]
 801a81a:	f001 fea5 	bl	801c568 <VL53L0X_WrByte>
 801a81e:	4603      	mov	r3, r0
 801a820:	461a      	mov	r2, r3
 801a822:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a826:	4313      	orrs	r3, r2
 801a828:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 801a82c:	2200      	movs	r2, #0
 801a82e:	21ff      	movs	r1, #255	; 0xff
 801a830:	6878      	ldr	r0, [r7, #4]
 801a832:	f001 fe99 	bl	801c568 <VL53L0X_WrByte>
 801a836:	4603      	mov	r3, r0
 801a838:	461a      	mov	r2, r3
 801a83a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a83e:	4313      	orrs	r3, r2
 801a840:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 801a844:	2200      	movs	r2, #0
 801a846:	2180      	movs	r1, #128	; 0x80
 801a848:	6878      	ldr	r0, [r7, #4]
 801a84a:	f001 fe8d 	bl	801c568 <VL53L0X_WrByte>
 801a84e:	4603      	mov	r3, r0
 801a850:	461a      	mov	r2, r3
 801a852:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a856:	4313      	orrs	r3, r2
 801a858:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 801a85c:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 801a860:	2b00      	cmp	r3, #0
 801a862:	f040 808f 	bne.w	801a984 <VL53L0X_get_info_from_device+0x98e>
 801a866:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801a86a:	2b07      	cmp	r3, #7
 801a86c:	f000 808a 	beq.w	801a984 <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 801a870:	78fb      	ldrb	r3, [r7, #3]
 801a872:	f003 0301 	and.w	r3, r3, #1
 801a876:	2b00      	cmp	r3, #0
 801a878:	d024      	beq.n	801a8c4 <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 801a87a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801a87e:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 801a882:	2b00      	cmp	r3, #0
 801a884:	d11e      	bne.n	801a8c4 <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 801a886:	687b      	ldr	r3, [r7, #4]
 801a888:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 801a88c:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 801a890:	687b      	ldr	r3, [r7, #4]
 801a892:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 801a896:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 801a89a:	2300      	movs	r3, #0
 801a89c:	64fb      	str	r3, [r7, #76]	; 0x4c
 801a89e:	e00e      	b.n	801a8be <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 801a8a0:	f107 0208 	add.w	r2, r7, #8
 801a8a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801a8a6:	4413      	add	r3, r2
 801a8a8:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 801a8aa:	687a      	ldr	r2, [r7, #4]
 801a8ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801a8ae:	4413      	add	r3, r2
 801a8b0:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 801a8b4:	460a      	mov	r2, r1
 801a8b6:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 801a8b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801a8ba:	3301      	adds	r3, #1
 801a8bc:	64fb      	str	r3, [r7, #76]	; 0x4c
 801a8be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801a8c0:	2b05      	cmp	r3, #5
 801a8c2:	dded      	ble.n	801a8a0 <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 801a8c4:	78fb      	ldrb	r3, [r7, #3]
 801a8c6:	f003 0302 	and.w	r3, r3, #2
 801a8ca:	2b00      	cmp	r3, #0
 801a8cc:	d018      	beq.n	801a900 <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 801a8ce:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801a8d2:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 801a8d6:	2b00      	cmp	r3, #0
 801a8d8:	d112      	bne.n	801a900 <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 801a8da:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 801a8de:	687b      	ldr	r3, [r7, #4]
 801a8e0:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 801a8e4:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 801a8e8:	687b      	ldr	r3, [r7, #4]
 801a8ea:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 801a8ee:	687b      	ldr	r3, [r7, #4]
 801a8f0:	33f3      	adds	r3, #243	; 0xf3
 801a8f2:	63bb      	str	r3, [r7, #56]	; 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 801a8f4:	f107 0310 	add.w	r3, r7, #16
 801a8f8:	4619      	mov	r1, r3
 801a8fa:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801a8fc:	f00e fce3 	bl	80292c6 <strcpy>

		}

		if (((option & 4) == 4) &&
 801a900:	78fb      	ldrb	r3, [r7, #3]
 801a902:	f003 0304 	and.w	r3, r3, #4
 801a906:	2b00      	cmp	r3, #0
 801a908:	d030      	beq.n	801a96c <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 801a90a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801a90e:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 801a912:	2b00      	cmp	r3, #0
 801a914:	d12a      	bne.n	801a96c <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 801a916:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801a918:	687b      	ldr	r3, [r7, #4]
 801a91a:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 801a91e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801a920:	687b      	ldr	r3, [r7, #4]
 801a922:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 801a926:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801a928:	025b      	lsls	r3, r3, #9
 801a92a:	643b      	str	r3, [r7, #64]	; 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 801a92c:	687b      	ldr	r3, [r7, #4]
 801a92e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801a930:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 801a934:	2300      	movs	r3, #0
 801a936:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 801a93a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801a93c:	2b00      	cmp	r3, #0
 801a93e:	d011      	beq.n	801a964 <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 801a940:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801a942:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801a944:	1ad3      	subs	r3, r2, r3
 801a946:	64bb      	str	r3, [r7, #72]	; 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 801a948:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801a94a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801a94e:	fb02 f303 	mul.w	r3, r2, r3
 801a952:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 801a954:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
					OffsetMicroMeters *= -1;
 801a958:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 801a95c:	425b      	negs	r3, r3
 801a95e:	b29b      	uxth	r3, r3
 801a960:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			}

			PALDevDataSet(Dev,
 801a964:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	; 0x5a
 801a968:	687b      	ldr	r3, [r7, #4]
 801a96a:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 801a96c:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 801a970:	78fb      	ldrb	r3, [r7, #3]
 801a972:	4313      	orrs	r3, r2
 801a974:	b2db      	uxtb	r3, r3
 801a976:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 801a97a:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 801a97e:	687b      	ldr	r3, [r7, #4]
 801a980:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 801a984:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
}
 801a988:	4618      	mov	r0, r3
 801a98a:	3760      	adds	r7, #96	; 0x60
 801a98c:	46bd      	mov	sp, r7
 801a98e:	bd80      	pop	{r7, pc}

0801a990 <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 801a990:	b480      	push	{r7}
 801a992:	b087      	sub	sp, #28
 801a994:	af00      	add	r7, sp, #0
 801a996:	6078      	str	r0, [r7, #4]
 801a998:	460b      	mov	r3, r1
 801a99a:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 801a99c:	f240 6277 	movw	r2, #1655	; 0x677
 801a9a0:	f04f 0300 	mov.w	r3, #0
 801a9a4:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 801a9a8:	f44f 6310 	mov.w	r3, #2304	; 0x900
 801a9ac:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 801a9ae:	78fb      	ldrb	r3, [r7, #3]
 801a9b0:	68fa      	ldr	r2, [r7, #12]
 801a9b2:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 801a9b6:	693a      	ldr	r2, [r7, #16]
 801a9b8:	fb02 f303 	mul.w	r3, r2, r3
 801a9bc:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 801a9be:	68bb      	ldr	r3, [r7, #8]
}
 801a9c0:	4618      	mov	r0, r3
 801a9c2:	371c      	adds	r7, #28
 801a9c4:	46bd      	mov	sp, r7
 801a9c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a9ca:	4770      	bx	lr

0801a9cc <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 801a9cc:	b480      	push	{r7}
 801a9ce:	b087      	sub	sp, #28
 801a9d0:	af00      	add	r7, sp, #0
 801a9d2:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 801a9d4:	2300      	movs	r3, #0
 801a9d6:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 801a9d8:	2300      	movs	r3, #0
 801a9da:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 801a9dc:	2300      	movs	r3, #0
 801a9de:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 801a9e0:	687b      	ldr	r3, [r7, #4]
 801a9e2:	2b00      	cmp	r3, #0
 801a9e4:	d017      	beq.n	801aa16 <VL53L0X_encode_timeout+0x4a>
		ls_byte = timeout_macro_clks - 1;
 801a9e6:	687b      	ldr	r3, [r7, #4]
 801a9e8:	3b01      	subs	r3, #1
 801a9ea:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 801a9ec:	e005      	b.n	801a9fa <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 801a9ee:	693b      	ldr	r3, [r7, #16]
 801a9f0:	085b      	lsrs	r3, r3, #1
 801a9f2:	613b      	str	r3, [r7, #16]
			ms_byte++;
 801a9f4:	89fb      	ldrh	r3, [r7, #14]
 801a9f6:	3301      	adds	r3, #1
 801a9f8:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 801a9fa:	693b      	ldr	r3, [r7, #16]
 801a9fc:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 801aa00:	2b00      	cmp	r3, #0
 801aa02:	d1f4      	bne.n	801a9ee <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 801aa04:	89fb      	ldrh	r3, [r7, #14]
 801aa06:	021b      	lsls	r3, r3, #8
 801aa08:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 801aa0a:	693b      	ldr	r3, [r7, #16]
 801aa0c:	b29b      	uxth	r3, r3
 801aa0e:	b2db      	uxtb	r3, r3
 801aa10:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 801aa12:	4413      	add	r3, r2
 801aa14:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 801aa16:	8afb      	ldrh	r3, [r7, #22]

}
 801aa18:	4618      	mov	r0, r3
 801aa1a:	371c      	adds	r7, #28
 801aa1c:	46bd      	mov	sp, r7
 801aa1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aa22:	4770      	bx	lr

0801aa24 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 801aa24:	b480      	push	{r7}
 801aa26:	b085      	sub	sp, #20
 801aa28:	af00      	add	r7, sp, #0
 801aa2a:	4603      	mov	r3, r0
 801aa2c:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 801aa2e:	2300      	movs	r3, #0
 801aa30:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 801aa32:	88fb      	ldrh	r3, [r7, #6]
 801aa34:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 801aa36:	88fa      	ldrh	r2, [r7, #6]
 801aa38:	0a12      	lsrs	r2, r2, #8
 801aa3a:	b292      	uxth	r2, r2
 801aa3c:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 801aa3e:	3301      	adds	r3, #1
 801aa40:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 801aa42:	68fb      	ldr	r3, [r7, #12]
}
 801aa44:	4618      	mov	r0, r3
 801aa46:	3714      	adds	r7, #20
 801aa48:	46bd      	mov	sp, r7
 801aa4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aa4e:	4770      	bx	lr

0801aa50 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 801aa50:	b580      	push	{r7, lr}
 801aa52:	b088      	sub	sp, #32
 801aa54:	af00      	add	r7, sp, #0
 801aa56:	60f8      	str	r0, [r7, #12]
 801aa58:	60b9      	str	r1, [r7, #8]
 801aa5a:	4613      	mov	r3, r2
 801aa5c:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 801aa5e:	2300      	movs	r3, #0
 801aa60:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 801aa62:	79fb      	ldrb	r3, [r7, #7]
 801aa64:	4619      	mov	r1, r3
 801aa66:	68f8      	ldr	r0, [r7, #12]
 801aa68:	f7ff ff92 	bl	801a990 <VL53L0X_calc_macro_period_ps>
 801aa6c:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 801aa6e:	69bb      	ldr	r3, [r7, #24]
 801aa70:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 801aa74:	4a0a      	ldr	r2, [pc, #40]	; (801aaa0 <VL53L0X_calc_timeout_mclks+0x50>)
 801aa76:	fba2 2303 	umull	r2, r3, r2, r3
 801aa7a:	099b      	lsrs	r3, r3, #6
 801aa7c:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 801aa7e:	68bb      	ldr	r3, [r7, #8]
 801aa80:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801aa84:	fb03 f202 	mul.w	r2, r3, r2
		+ (macro_period_ns / 2)) / macro_period_ns);
 801aa88:	697b      	ldr	r3, [r7, #20]
 801aa8a:	085b      	lsrs	r3, r3, #1
 801aa8c:	441a      	add	r2, r3
	timeout_period_mclks =
 801aa8e:	697b      	ldr	r3, [r7, #20]
 801aa90:	fbb2 f3f3 	udiv	r3, r2, r3
 801aa94:	61fb      	str	r3, [r7, #28]

    return timeout_period_mclks;
 801aa96:	69fb      	ldr	r3, [r7, #28]
}
 801aa98:	4618      	mov	r0, r3
 801aa9a:	3720      	adds	r7, #32
 801aa9c:	46bd      	mov	sp, r7
 801aa9e:	bd80      	pop	{r7, pc}
 801aaa0:	10624dd3 	.word	0x10624dd3

0801aaa4 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 801aaa4:	b580      	push	{r7, lr}
 801aaa6:	b086      	sub	sp, #24
 801aaa8:	af00      	add	r7, sp, #0
 801aaaa:	6078      	str	r0, [r7, #4]
 801aaac:	460b      	mov	r3, r1
 801aaae:	807b      	strh	r3, [r7, #2]
 801aab0:	4613      	mov	r3, r2
 801aab2:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 801aab4:	2300      	movs	r3, #0
 801aab6:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 801aab8:	787b      	ldrb	r3, [r7, #1]
 801aaba:	4619      	mov	r1, r3
 801aabc:	6878      	ldr	r0, [r7, #4]
 801aabe:	f7ff ff67 	bl	801a990 <VL53L0X_calc_macro_period_ps>
 801aac2:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 801aac4:	693b      	ldr	r3, [r7, #16]
 801aac6:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 801aaca:	4a0a      	ldr	r2, [pc, #40]	; (801aaf4 <VL53L0X_calc_timeout_us+0x50>)
 801aacc:	fba2 2303 	umull	r2, r3, r2, r3
 801aad0:	099b      	lsrs	r3, r3, #6
 801aad2:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 801aad4:	887b      	ldrh	r3, [r7, #2]
 801aad6:	68fa      	ldr	r2, [r7, #12]
 801aad8:	fb02 f303 	mul.w	r3, r2, r3
 801aadc:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
	actual_timeout_period_us =
 801aae0:	4a04      	ldr	r2, [pc, #16]	; (801aaf4 <VL53L0X_calc_timeout_us+0x50>)
 801aae2:	fba2 2303 	umull	r2, r3, r2, r3
 801aae6:	099b      	lsrs	r3, r3, #6
 801aae8:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 801aaea:	697b      	ldr	r3, [r7, #20]
}
 801aaec:	4618      	mov	r0, r3
 801aaee:	3718      	adds	r7, #24
 801aaf0:	46bd      	mov	sp, r7
 801aaf2:	bd80      	pop	{r7, pc}
 801aaf4:	10624dd3 	.word	0x10624dd3

0801aaf8 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 801aaf8:	b580      	push	{r7, lr}
 801aafa:	b08c      	sub	sp, #48	; 0x30
 801aafc:	af00      	add	r7, sp, #0
 801aafe:	60f8      	str	r0, [r7, #12]
 801ab00:	460b      	mov	r3, r1
 801ab02:	607a      	str	r2, [r7, #4]
 801ab04:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801ab06:	2300      	movs	r3, #0
 801ab08:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 801ab0c:	2300      	movs	r3, #0
 801ab0e:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 801ab12:	2300      	movs	r3, #0
 801ab14:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 801ab16:	2300      	movs	r3, #0
 801ab18:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 801ab1a:	2300      	movs	r3, #0
 801ab1c:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 801ab1e:	7afb      	ldrb	r3, [r7, #11]
 801ab20:	2b00      	cmp	r3, #0
 801ab22:	d005      	beq.n	801ab30 <get_sequence_step_timeout+0x38>
 801ab24:	7afb      	ldrb	r3, [r7, #11]
 801ab26:	2b01      	cmp	r3, #1
 801ab28:	d002      	beq.n	801ab30 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 801ab2a:	7afb      	ldrb	r3, [r7, #11]
 801ab2c:	2b02      	cmp	r3, #2
 801ab2e:	d128      	bne.n	801ab82 <get_sequence_step_timeout+0x8a>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 801ab30:	f107 0321 	add.w	r3, r7, #33	; 0x21
 801ab34:	461a      	mov	r2, r3
 801ab36:	2100      	movs	r1, #0
 801ab38:	68f8      	ldr	r0, [r7, #12]
 801ab3a:	f7fd fa39 	bl	8017fb0 <VL53L0X_GetVcselPulsePeriod>
 801ab3e:	4603      	mov	r3, r0
 801ab40:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 801ab44:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 801ab48:	2b00      	cmp	r3, #0
 801ab4a:	d109      	bne.n	801ab60 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 801ab4c:	f107 0320 	add.w	r3, r7, #32
 801ab50:	461a      	mov	r2, r3
 801ab52:	2146      	movs	r1, #70	; 0x46
 801ab54:	68f8      	ldr	r0, [r7, #12]
 801ab56:	f001 fd89 	bl	801c66c <VL53L0X_RdByte>
 801ab5a:	4603      	mov	r3, r0
 801ab5c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 801ab60:	f897 3020 	ldrb.w	r3, [r7, #32]
 801ab64:	b29b      	uxth	r3, r3
 801ab66:	4618      	mov	r0, r3
 801ab68:	f7ff ff5c 	bl	801aa24 <VL53L0X_decode_timeout>
 801ab6c:	4603      	mov	r3, r0
 801ab6e:	847b      	strh	r3, [r7, #34]	; 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 801ab70:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 801ab74:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801ab76:	4619      	mov	r1, r3
 801ab78:	68f8      	ldr	r0, [r7, #12]
 801ab7a:	f7ff ff93 	bl	801aaa4 <VL53L0X_calc_timeout_us>
 801ab7e:	62b8      	str	r0, [r7, #40]	; 0x28
 801ab80:	e092      	b.n	801aca8 <get_sequence_step_timeout+0x1b0>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 801ab82:	7afb      	ldrb	r3, [r7, #11]
 801ab84:	2b03      	cmp	r3, #3
 801ab86:	d135      	bne.n	801abf4 <get_sequence_step_timeout+0xfc>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 801ab88:	f107 0321 	add.w	r3, r7, #33	; 0x21
 801ab8c:	461a      	mov	r2, r3
 801ab8e:	2100      	movs	r1, #0
 801ab90:	68f8      	ldr	r0, [r7, #12]
 801ab92:	f7fd fa0d 	bl	8017fb0 <VL53L0X_GetVcselPulsePeriod>
 801ab96:	4603      	mov	r3, r0
 801ab98:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 801ab9c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 801aba0:	2b00      	cmp	r3, #0
 801aba2:	f040 8081 	bne.w	801aca8 <get_sequence_step_timeout+0x1b0>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 801aba6:	f107 0321 	add.w	r3, r7, #33	; 0x21
 801abaa:	461a      	mov	r2, r3
 801abac:	2100      	movs	r1, #0
 801abae:	68f8      	ldr	r0, [r7, #12]
 801abb0:	f7fd f9fe 	bl	8017fb0 <VL53L0X_GetVcselPulsePeriod>
 801abb4:	4603      	mov	r3, r0
 801abb6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 801abba:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 801abbe:	2b00      	cmp	r3, #0
 801abc0:	d109      	bne.n	801abd6 <get_sequence_step_timeout+0xde>
				Status = VL53L0X_RdWord(Dev,
 801abc2:	f107 031e 	add.w	r3, r7, #30
 801abc6:	461a      	mov	r2, r3
 801abc8:	2151      	movs	r1, #81	; 0x51
 801abca:	68f8      	ldr	r0, [r7, #12]
 801abcc:	f001 fd78 	bl	801c6c0 <VL53L0X_RdWord>
 801abd0:	4603      	mov	r3, r0
 801abd2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 801abd6:	8bfb      	ldrh	r3, [r7, #30]
 801abd8:	4618      	mov	r0, r3
 801abda:	f7ff ff23 	bl	801aa24 <VL53L0X_decode_timeout>
 801abde:	4603      	mov	r3, r0
 801abe0:	84fb      	strh	r3, [r7, #38]	; 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 801abe2:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 801abe6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801abe8:	4619      	mov	r1, r3
 801abea:	68f8      	ldr	r0, [r7, #12]
 801abec:	f7ff ff5a 	bl	801aaa4 <VL53L0X_calc_timeout_us>
 801abf0:	62b8      	str	r0, [r7, #40]	; 0x28
 801abf2:	e059      	b.n	801aca8 <get_sequence_step_timeout+0x1b0>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 801abf4:	7afb      	ldrb	r3, [r7, #11]
 801abf6:	2b04      	cmp	r3, #4
 801abf8:	d156      	bne.n	801aca8 <get_sequence_step_timeout+0x1b0>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 801abfa:	f107 0314 	add.w	r3, r7, #20
 801abfe:	4619      	mov	r1, r3
 801ac00:	68f8      	ldr	r0, [r7, #12]
 801ac02:	f7fd fadf 	bl	80181c4 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 801ac06:	2300      	movs	r3, #0
 801ac08:	84fb      	strh	r3, [r7, #38]	; 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 801ac0a:	7dfb      	ldrb	r3, [r7, #23]
 801ac0c:	2b00      	cmp	r3, #0
 801ac0e:	d01d      	beq.n	801ac4c <get_sequence_step_timeout+0x154>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 801ac10:	f107 0321 	add.w	r3, r7, #33	; 0x21
 801ac14:	461a      	mov	r2, r3
 801ac16:	2100      	movs	r1, #0
 801ac18:	68f8      	ldr	r0, [r7, #12]
 801ac1a:	f7fd f9c9 	bl	8017fb0 <VL53L0X_GetVcselPulsePeriod>
 801ac1e:	4603      	mov	r3, r0
 801ac20:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 801ac24:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 801ac28:	2b00      	cmp	r3, #0
 801ac2a:	d10f      	bne.n	801ac4c <get_sequence_step_timeout+0x154>
				Status = VL53L0X_RdWord(Dev,
 801ac2c:	f107 031e 	add.w	r3, r7, #30
 801ac30:	461a      	mov	r2, r3
 801ac32:	2151      	movs	r1, #81	; 0x51
 801ac34:	68f8      	ldr	r0, [r7, #12]
 801ac36:	f001 fd43 	bl	801c6c0 <VL53L0X_RdWord>
 801ac3a:	4603      	mov	r3, r0
 801ac3c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 801ac40:	8bfb      	ldrh	r3, [r7, #30]
 801ac42:	4618      	mov	r0, r3
 801ac44:	f7ff feee 	bl	801aa24 <VL53L0X_decode_timeout>
 801ac48:	4603      	mov	r3, r0
 801ac4a:	84fb      	strh	r3, [r7, #38]	; 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 801ac4c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 801ac50:	2b00      	cmp	r3, #0
 801ac52:	d109      	bne.n	801ac68 <get_sequence_step_timeout+0x170>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 801ac54:	f107 0321 	add.w	r3, r7, #33	; 0x21
 801ac58:	461a      	mov	r2, r3
 801ac5a:	2101      	movs	r1, #1
 801ac5c:	68f8      	ldr	r0, [r7, #12]
 801ac5e:	f7fd f9a7 	bl	8017fb0 <VL53L0X_GetVcselPulsePeriod>
 801ac62:	4603      	mov	r3, r0
 801ac64:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 801ac68:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 801ac6c:	2b00      	cmp	r3, #0
 801ac6e:	d10f      	bne.n	801ac90 <get_sequence_step_timeout+0x198>
			Status = VL53L0X_RdWord(Dev,
 801ac70:	f107 031c 	add.w	r3, r7, #28
 801ac74:	461a      	mov	r2, r3
 801ac76:	2171      	movs	r1, #113	; 0x71
 801ac78:	68f8      	ldr	r0, [r7, #12]
 801ac7a:	f001 fd21 	bl	801c6c0 <VL53L0X_RdWord>
 801ac7e:	4603      	mov	r3, r0
 801ac80:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 801ac84:	8bbb      	ldrh	r3, [r7, #28]
 801ac86:	4618      	mov	r0, r3
 801ac88:	f7ff fecc 	bl	801aa24 <VL53L0X_decode_timeout>
 801ac8c:	4603      	mov	r3, r0
 801ac8e:	84bb      	strh	r3, [r7, #36]	; 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 801ac90:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801ac92:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801ac94:	1ad3      	subs	r3, r2, r3
 801ac96:	84bb      	strh	r3, [r7, #36]	; 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 801ac98:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 801ac9c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801ac9e:	4619      	mov	r1, r3
 801aca0:	68f8      	ldr	r0, [r7, #12]
 801aca2:	f7ff feff 	bl	801aaa4 <VL53L0X_calc_timeout_us>
 801aca6:	62b8      	str	r0, [r7, #40]	; 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 801aca8:	687b      	ldr	r3, [r7, #4]
 801acaa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801acac:	601a      	str	r2, [r3, #0]

	return Status;
 801acae:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 801acb2:	4618      	mov	r0, r3
 801acb4:	3730      	adds	r7, #48	; 0x30
 801acb6:	46bd      	mov	sp, r7
 801acb8:	bd80      	pop	{r7, pc}

0801acba <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 801acba:	b580      	push	{r7, lr}
 801acbc:	b08a      	sub	sp, #40	; 0x28
 801acbe:	af00      	add	r7, sp, #0
 801acc0:	60f8      	str	r0, [r7, #12]
 801acc2:	460b      	mov	r3, r1
 801acc4:	607a      	str	r2, [r7, #4]
 801acc6:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801acc8:	2300      	movs	r3, #0
 801acca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 801acce:	7afb      	ldrb	r3, [r7, #11]
 801acd0:	2b00      	cmp	r3, #0
 801acd2:	d005      	beq.n	801ace0 <set_sequence_step_timeout+0x26>
 801acd4:	7afb      	ldrb	r3, [r7, #11]
 801acd6:	2b01      	cmp	r3, #1
 801acd8:	d002      	beq.n	801ace0 <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 801acda:	7afb      	ldrb	r3, [r7, #11]
 801acdc:	2b02      	cmp	r3, #2
 801acde:	d138      	bne.n	801ad52 <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 801ace0:	f107 031b 	add.w	r3, r7, #27
 801ace4:	461a      	mov	r2, r3
 801ace6:	2100      	movs	r1, #0
 801ace8:	68f8      	ldr	r0, [r7, #12]
 801acea:	f7fd f961 	bl	8017fb0 <VL53L0X_GetVcselPulsePeriod>
 801acee:	4603      	mov	r3, r0
 801acf0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 801acf4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801acf8:	2b00      	cmp	r3, #0
 801acfa:	d11a      	bne.n	801ad32 <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 801acfc:	7efb      	ldrb	r3, [r7, #27]
 801acfe:	461a      	mov	r2, r3
 801ad00:	6879      	ldr	r1, [r7, #4]
 801ad02:	68f8      	ldr	r0, [r7, #12]
 801ad04:	f7ff fea4 	bl	801aa50 <VL53L0X_calc_timeout_mclks>
 801ad08:	4603      	mov	r3, r0
 801ad0a:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 801ad0c:	8bbb      	ldrh	r3, [r7, #28]
 801ad0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801ad12:	d903      	bls.n	801ad1c <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 801ad14:	23ff      	movs	r3, #255	; 0xff
 801ad16:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801ad1a:	e004      	b.n	801ad26 <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 801ad1c:	8bbb      	ldrh	r3, [r7, #28]
 801ad1e:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 801ad20:	3b01      	subs	r3, #1
 801ad22:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 801ad26:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801ad2a:	b29a      	uxth	r2, r3
 801ad2c:	68fb      	ldr	r3, [r7, #12]
 801ad2e:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 801ad32:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801ad36:	2b00      	cmp	r3, #0
 801ad38:	f040 80ab 	bne.w	801ae92 <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 801ad3c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801ad40:	461a      	mov	r2, r3
 801ad42:	2146      	movs	r1, #70	; 0x46
 801ad44:	68f8      	ldr	r0, [r7, #12]
 801ad46:	f001 fc0f 	bl	801c568 <VL53L0X_WrByte>
 801ad4a:	4603      	mov	r3, r0
 801ad4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 801ad50:	e09f      	b.n	801ae92 <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 801ad52:	7afb      	ldrb	r3, [r7, #11]
 801ad54:	2b03      	cmp	r3, #3
 801ad56:	d135      	bne.n	801adc4 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 801ad58:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801ad5c:	2b00      	cmp	r3, #0
 801ad5e:	d11b      	bne.n	801ad98 <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 801ad60:	f107 031b 	add.w	r3, r7, #27
 801ad64:	461a      	mov	r2, r3
 801ad66:	2100      	movs	r1, #0
 801ad68:	68f8      	ldr	r0, [r7, #12]
 801ad6a:	f7fd f921 	bl	8017fb0 <VL53L0X_GetVcselPulsePeriod>
 801ad6e:	4603      	mov	r3, r0
 801ad70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 801ad74:	7efb      	ldrb	r3, [r7, #27]
 801ad76:	461a      	mov	r2, r3
 801ad78:	6879      	ldr	r1, [r7, #4]
 801ad7a:	68f8      	ldr	r0, [r7, #12]
 801ad7c:	f7ff fe68 	bl	801aa50 <VL53L0X_calc_timeout_mclks>
 801ad80:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 801ad82:	84bb      	strh	r3, [r7, #36]	; 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 801ad84:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801ad86:	4618      	mov	r0, r3
 801ad88:	f7ff fe20 	bl	801a9cc <VL53L0X_encode_timeout>
 801ad8c:	4603      	mov	r3, r0
 801ad8e:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 801ad90:	8b3a      	ldrh	r2, [r7, #24]
 801ad92:	68fb      	ldr	r3, [r7, #12]
 801ad94:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 801ad98:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801ad9c:	2b00      	cmp	r3, #0
 801ad9e:	d108      	bne.n	801adb2 <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 801ada0:	8b3b      	ldrh	r3, [r7, #24]
 801ada2:	461a      	mov	r2, r3
 801ada4:	2151      	movs	r1, #81	; 0x51
 801ada6:	68f8      	ldr	r0, [r7, #12]
 801ada8:	f001 fc02 	bl	801c5b0 <VL53L0X_WrWord>
 801adac:	4603      	mov	r3, r0
 801adae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 801adb2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801adb6:	2b00      	cmp	r3, #0
 801adb8:	d16b      	bne.n	801ae92 <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 801adba:	68fb      	ldr	r3, [r7, #12]
 801adbc:	687a      	ldr	r2, [r7, #4]
 801adbe:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 801adc2:	e066      	b.n	801ae92 <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 801adc4:	7afb      	ldrb	r3, [r7, #11]
 801adc6:	2b04      	cmp	r3, #4
 801adc8:	d160      	bne.n	801ae8c <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 801adca:	f107 0310 	add.w	r3, r7, #16
 801adce:	4619      	mov	r1, r3
 801add0:	68f8      	ldr	r0, [r7, #12]
 801add2:	f7fd f9f7 	bl	80181c4 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 801add6:	2300      	movs	r3, #0
 801add8:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 801adda:	7cfb      	ldrb	r3, [r7, #19]
 801addc:	2b00      	cmp	r3, #0
 801adde:	d01d      	beq.n	801ae1c <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 801ade0:	f107 031b 	add.w	r3, r7, #27
 801ade4:	461a      	mov	r2, r3
 801ade6:	2100      	movs	r1, #0
 801ade8:	68f8      	ldr	r0, [r7, #12]
 801adea:	f7fd f8e1 	bl	8017fb0 <VL53L0X_GetVcselPulsePeriod>
 801adee:	4603      	mov	r3, r0
 801adf0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 801adf4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801adf8:	2b00      	cmp	r3, #0
 801adfa:	d10f      	bne.n	801ae1c <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 801adfc:	f107 0318 	add.w	r3, r7, #24
 801ae00:	461a      	mov	r2, r3
 801ae02:	2151      	movs	r1, #81	; 0x51
 801ae04:	68f8      	ldr	r0, [r7, #12]
 801ae06:	f001 fc5b 	bl	801c6c0 <VL53L0X_RdWord>
 801ae0a:	4603      	mov	r3, r0
 801ae0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 801ae10:	8b3b      	ldrh	r3, [r7, #24]
 801ae12:	4618      	mov	r0, r3
 801ae14:	f7ff fe06 	bl	801aa24 <VL53L0X_decode_timeout>
 801ae18:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 801ae1a:	84bb      	strh	r3, [r7, #36]	; 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 801ae1c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801ae20:	2b00      	cmp	r3, #0
 801ae22:	d109      	bne.n	801ae38 <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 801ae24:	f107 031b 	add.w	r3, r7, #27
 801ae28:	461a      	mov	r2, r3
 801ae2a:	2101      	movs	r1, #1
 801ae2c:	68f8      	ldr	r0, [r7, #12]
 801ae2e:	f7fd f8bf 	bl	8017fb0 <VL53L0X_GetVcselPulsePeriod>
 801ae32:	4603      	mov	r3, r0
 801ae34:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 801ae38:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801ae3c:	2b00      	cmp	r3, #0
 801ae3e:	d128      	bne.n	801ae92 <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 801ae40:	7efb      	ldrb	r3, [r7, #27]
 801ae42:	461a      	mov	r2, r3
 801ae44:	6879      	ldr	r1, [r7, #4]
 801ae46:	68f8      	ldr	r0, [r7, #12]
 801ae48:	f7ff fe02 	bl	801aa50 <VL53L0X_calc_timeout_mclks>
 801ae4c:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 801ae4e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801ae50:	6a3a      	ldr	r2, [r7, #32]
 801ae52:	4413      	add	r3, r2
 801ae54:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 801ae56:	6a38      	ldr	r0, [r7, #32]
 801ae58:	f7ff fdb8 	bl	801a9cc <VL53L0X_encode_timeout>
 801ae5c:	4603      	mov	r3, r0
 801ae5e:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 801ae60:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801ae64:	2b00      	cmp	r3, #0
 801ae66:	d108      	bne.n	801ae7a <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 801ae68:	8bfb      	ldrh	r3, [r7, #30]
 801ae6a:	461a      	mov	r2, r3
 801ae6c:	2171      	movs	r1, #113	; 0x71
 801ae6e:	68f8      	ldr	r0, [r7, #12]
 801ae70:	f001 fb9e 	bl	801c5b0 <VL53L0X_WrWord>
 801ae74:	4603      	mov	r3, r0
 801ae76:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 801ae7a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801ae7e:	2b00      	cmp	r3, #0
 801ae80:	d107      	bne.n	801ae92 <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 801ae82:	68fb      	ldr	r3, [r7, #12]
 801ae84:	687a      	ldr	r2, [r7, #4]
 801ae86:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 801ae8a:	e002      	b.n	801ae92 <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 801ae8c:	23fc      	movs	r3, #252	; 0xfc
 801ae8e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	}
	return Status;
 801ae92:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 801ae96:	4618      	mov	r0, r3
 801ae98:	3728      	adds	r7, #40	; 0x28
 801ae9a:	46bd      	mov	sp, r7
 801ae9c:	bd80      	pop	{r7, pc}

0801ae9e <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 801ae9e:	b580      	push	{r7, lr}
 801aea0:	b08a      	sub	sp, #40	; 0x28
 801aea2:	af00      	add	r7, sp, #0
 801aea4:	6078      	str	r0, [r7, #4]
 801aea6:	460b      	mov	r3, r1
 801aea8:	70fb      	strb	r3, [r7, #3]
 801aeaa:	4613      	mov	r3, r2
 801aeac:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801aeae:	2300      	movs	r3, #0
 801aeb0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 801aeb4:	230c      	movs	r3, #12
 801aeb6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 801aeba:	2312      	movs	r3, #18
 801aebc:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 801aec0:	2308      	movs	r3, #8
 801aec2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 801aec6:	230e      	movs	r3, #14
 801aec8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 801aecc:	2300      	movs	r3, #0
 801aece:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 801aed0:	78bb      	ldrb	r3, [r7, #2]
 801aed2:	f003 0301 	and.w	r3, r3, #1
 801aed6:	b2db      	uxtb	r3, r3
 801aed8:	2b00      	cmp	r3, #0
 801aeda:	d003      	beq.n	801aee4 <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 801aedc:	23fc      	movs	r3, #252	; 0xfc
 801aede:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801aee2:	e020      	b.n	801af26 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 801aee4:	78fb      	ldrb	r3, [r7, #3]
 801aee6:	2b00      	cmp	r3, #0
 801aee8:	d10d      	bne.n	801af06 <VL53L0X_set_vcsel_pulse_period+0x68>
 801aeea:	78ba      	ldrb	r2, [r7, #2]
 801aeec:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801aef0:	429a      	cmp	r2, r3
 801aef2:	d304      	bcc.n	801aefe <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 801aef4:	78ba      	ldrb	r2, [r7, #2]
 801aef6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 801aefa:	429a      	cmp	r2, r3
 801aefc:	d903      	bls.n	801af06 <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 801aefe:	23fc      	movs	r3, #252	; 0xfc
 801af00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801af04:	e00f      	b.n	801af26 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 801af06:	78fb      	ldrb	r3, [r7, #3]
 801af08:	2b01      	cmp	r3, #1
 801af0a:	d10c      	bne.n	801af26 <VL53L0X_set_vcsel_pulse_period+0x88>
 801af0c:	78ba      	ldrb	r2, [r7, #2]
 801af0e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801af12:	429a      	cmp	r2, r3
 801af14:	d304      	bcc.n	801af20 <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 801af16:	78ba      	ldrb	r2, [r7, #2]
 801af18:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801af1c:	429a      	cmp	r2, r3
 801af1e:	d902      	bls.n	801af26 <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 801af20:	23fc      	movs	r3, #252	; 0xfc
 801af22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 801af26:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801af2a:	2b00      	cmp	r3, #0
 801af2c:	d002      	beq.n	801af34 <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 801af2e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801af32:	e237      	b.n	801b3a4 <VL53L0X_set_vcsel_pulse_period+0x506>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 801af34:	78fb      	ldrb	r3, [r7, #3]
 801af36:	2b00      	cmp	r3, #0
 801af38:	d150      	bne.n	801afdc <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 801af3a:	78bb      	ldrb	r3, [r7, #2]
 801af3c:	2b0c      	cmp	r3, #12
 801af3e:	d110      	bne.n	801af62 <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 801af40:	2218      	movs	r2, #24
 801af42:	2157      	movs	r1, #87	; 0x57
 801af44:	6878      	ldr	r0, [r7, #4]
 801af46:	f001 fb0f 	bl	801c568 <VL53L0X_WrByte>
 801af4a:	4603      	mov	r3, r0
 801af4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 801af50:	2208      	movs	r2, #8
 801af52:	2156      	movs	r1, #86	; 0x56
 801af54:	6878      	ldr	r0, [r7, #4]
 801af56:	f001 fb07 	bl	801c568 <VL53L0X_WrByte>
 801af5a:	4603      	mov	r3, r0
 801af5c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801af60:	e17f      	b.n	801b262 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 801af62:	78bb      	ldrb	r3, [r7, #2]
 801af64:	2b0e      	cmp	r3, #14
 801af66:	d110      	bne.n	801af8a <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 801af68:	2230      	movs	r2, #48	; 0x30
 801af6a:	2157      	movs	r1, #87	; 0x57
 801af6c:	6878      	ldr	r0, [r7, #4]
 801af6e:	f001 fafb 	bl	801c568 <VL53L0X_WrByte>
 801af72:	4603      	mov	r3, r0
 801af74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 801af78:	2208      	movs	r2, #8
 801af7a:	2156      	movs	r1, #86	; 0x56
 801af7c:	6878      	ldr	r0, [r7, #4]
 801af7e:	f001 faf3 	bl	801c568 <VL53L0X_WrByte>
 801af82:	4603      	mov	r3, r0
 801af84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801af88:	e16b      	b.n	801b262 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 801af8a:	78bb      	ldrb	r3, [r7, #2]
 801af8c:	2b10      	cmp	r3, #16
 801af8e:	d110      	bne.n	801afb2 <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 801af90:	2240      	movs	r2, #64	; 0x40
 801af92:	2157      	movs	r1, #87	; 0x57
 801af94:	6878      	ldr	r0, [r7, #4]
 801af96:	f001 fae7 	bl	801c568 <VL53L0X_WrByte>
 801af9a:	4603      	mov	r3, r0
 801af9c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 801afa0:	2208      	movs	r2, #8
 801afa2:	2156      	movs	r1, #86	; 0x56
 801afa4:	6878      	ldr	r0, [r7, #4]
 801afa6:	f001 fadf 	bl	801c568 <VL53L0X_WrByte>
 801afaa:	4603      	mov	r3, r0
 801afac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801afb0:	e157      	b.n	801b262 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 801afb2:	78bb      	ldrb	r3, [r7, #2]
 801afb4:	2b12      	cmp	r3, #18
 801afb6:	f040 8154 	bne.w	801b262 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 801afba:	2250      	movs	r2, #80	; 0x50
 801afbc:	2157      	movs	r1, #87	; 0x57
 801afbe:	6878      	ldr	r0, [r7, #4]
 801afc0:	f001 fad2 	bl	801c568 <VL53L0X_WrByte>
 801afc4:	4603      	mov	r3, r0
 801afc6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 801afca:	2208      	movs	r2, #8
 801afcc:	2156      	movs	r1, #86	; 0x56
 801afce:	6878      	ldr	r0, [r7, #4]
 801afd0:	f001 faca 	bl	801c568 <VL53L0X_WrByte>
 801afd4:	4603      	mov	r3, r0
 801afd6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801afda:	e142      	b.n	801b262 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 801afdc:	78fb      	ldrb	r3, [r7, #3]
 801afde:	2b01      	cmp	r3, #1
 801afe0:	f040 813f 	bne.w	801b262 <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 801afe4:	78bb      	ldrb	r3, [r7, #2]
 801afe6:	2b08      	cmp	r3, #8
 801afe8:	d14c      	bne.n	801b084 <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 801afea:	2210      	movs	r2, #16
 801afec:	2148      	movs	r1, #72	; 0x48
 801afee:	6878      	ldr	r0, [r7, #4]
 801aff0:	f001 faba 	bl	801c568 <VL53L0X_WrByte>
 801aff4:	4603      	mov	r3, r0
 801aff6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 801affa:	2208      	movs	r2, #8
 801affc:	2147      	movs	r1, #71	; 0x47
 801affe:	6878      	ldr	r0, [r7, #4]
 801b000:	f001 fab2 	bl	801c568 <VL53L0X_WrByte>
 801b004:	4603      	mov	r3, r0
 801b006:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 801b00a:	2202      	movs	r2, #2
 801b00c:	2132      	movs	r1, #50	; 0x32
 801b00e:	6878      	ldr	r0, [r7, #4]
 801b010:	f001 faaa 	bl	801c568 <VL53L0X_WrByte>
 801b014:	4603      	mov	r3, r0
 801b016:	461a      	mov	r2, r3
 801b018:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801b01c:	4313      	orrs	r3, r2
 801b01e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 801b022:	220c      	movs	r2, #12
 801b024:	2130      	movs	r1, #48	; 0x30
 801b026:	6878      	ldr	r0, [r7, #4]
 801b028:	f001 fa9e 	bl	801c568 <VL53L0X_WrByte>
 801b02c:	4603      	mov	r3, r0
 801b02e:	461a      	mov	r2, r3
 801b030:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801b034:	4313      	orrs	r3, r2
 801b036:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 801b03a:	2201      	movs	r2, #1
 801b03c:	21ff      	movs	r1, #255	; 0xff
 801b03e:	6878      	ldr	r0, [r7, #4]
 801b040:	f001 fa92 	bl	801c568 <VL53L0X_WrByte>
 801b044:	4603      	mov	r3, r0
 801b046:	461a      	mov	r2, r3
 801b048:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801b04c:	4313      	orrs	r3, r2
 801b04e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 801b052:	2230      	movs	r2, #48	; 0x30
 801b054:	2130      	movs	r1, #48	; 0x30
 801b056:	6878      	ldr	r0, [r7, #4]
 801b058:	f001 fa86 	bl	801c568 <VL53L0X_WrByte>
 801b05c:	4603      	mov	r3, r0
 801b05e:	461a      	mov	r2, r3
 801b060:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801b064:	4313      	orrs	r3, r2
 801b066:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 801b06a:	2200      	movs	r2, #0
 801b06c:	21ff      	movs	r1, #255	; 0xff
 801b06e:	6878      	ldr	r0, [r7, #4]
 801b070:	f001 fa7a 	bl	801c568 <VL53L0X_WrByte>
 801b074:	4603      	mov	r3, r0
 801b076:	461a      	mov	r2, r3
 801b078:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801b07c:	4313      	orrs	r3, r2
 801b07e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801b082:	e0ee      	b.n	801b262 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 801b084:	78bb      	ldrb	r3, [r7, #2]
 801b086:	2b0a      	cmp	r3, #10
 801b088:	d14c      	bne.n	801b124 <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 801b08a:	2228      	movs	r2, #40	; 0x28
 801b08c:	2148      	movs	r1, #72	; 0x48
 801b08e:	6878      	ldr	r0, [r7, #4]
 801b090:	f001 fa6a 	bl	801c568 <VL53L0X_WrByte>
 801b094:	4603      	mov	r3, r0
 801b096:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 801b09a:	2208      	movs	r2, #8
 801b09c:	2147      	movs	r1, #71	; 0x47
 801b09e:	6878      	ldr	r0, [r7, #4]
 801b0a0:	f001 fa62 	bl	801c568 <VL53L0X_WrByte>
 801b0a4:	4603      	mov	r3, r0
 801b0a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 801b0aa:	2203      	movs	r2, #3
 801b0ac:	2132      	movs	r1, #50	; 0x32
 801b0ae:	6878      	ldr	r0, [r7, #4]
 801b0b0:	f001 fa5a 	bl	801c568 <VL53L0X_WrByte>
 801b0b4:	4603      	mov	r3, r0
 801b0b6:	461a      	mov	r2, r3
 801b0b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801b0bc:	4313      	orrs	r3, r2
 801b0be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 801b0c2:	2209      	movs	r2, #9
 801b0c4:	2130      	movs	r1, #48	; 0x30
 801b0c6:	6878      	ldr	r0, [r7, #4]
 801b0c8:	f001 fa4e 	bl	801c568 <VL53L0X_WrByte>
 801b0cc:	4603      	mov	r3, r0
 801b0ce:	461a      	mov	r2, r3
 801b0d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801b0d4:	4313      	orrs	r3, r2
 801b0d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 801b0da:	2201      	movs	r2, #1
 801b0dc:	21ff      	movs	r1, #255	; 0xff
 801b0de:	6878      	ldr	r0, [r7, #4]
 801b0e0:	f001 fa42 	bl	801c568 <VL53L0X_WrByte>
 801b0e4:	4603      	mov	r3, r0
 801b0e6:	461a      	mov	r2, r3
 801b0e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801b0ec:	4313      	orrs	r3, r2
 801b0ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 801b0f2:	2220      	movs	r2, #32
 801b0f4:	2130      	movs	r1, #48	; 0x30
 801b0f6:	6878      	ldr	r0, [r7, #4]
 801b0f8:	f001 fa36 	bl	801c568 <VL53L0X_WrByte>
 801b0fc:	4603      	mov	r3, r0
 801b0fe:	461a      	mov	r2, r3
 801b100:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801b104:	4313      	orrs	r3, r2
 801b106:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 801b10a:	2200      	movs	r2, #0
 801b10c:	21ff      	movs	r1, #255	; 0xff
 801b10e:	6878      	ldr	r0, [r7, #4]
 801b110:	f001 fa2a 	bl	801c568 <VL53L0X_WrByte>
 801b114:	4603      	mov	r3, r0
 801b116:	461a      	mov	r2, r3
 801b118:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801b11c:	4313      	orrs	r3, r2
 801b11e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801b122:	e09e      	b.n	801b262 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 801b124:	78bb      	ldrb	r3, [r7, #2]
 801b126:	2b0c      	cmp	r3, #12
 801b128:	d14c      	bne.n	801b1c4 <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 801b12a:	2238      	movs	r2, #56	; 0x38
 801b12c:	2148      	movs	r1, #72	; 0x48
 801b12e:	6878      	ldr	r0, [r7, #4]
 801b130:	f001 fa1a 	bl	801c568 <VL53L0X_WrByte>
 801b134:	4603      	mov	r3, r0
 801b136:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 801b13a:	2208      	movs	r2, #8
 801b13c:	2147      	movs	r1, #71	; 0x47
 801b13e:	6878      	ldr	r0, [r7, #4]
 801b140:	f001 fa12 	bl	801c568 <VL53L0X_WrByte>
 801b144:	4603      	mov	r3, r0
 801b146:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 801b14a:	2203      	movs	r2, #3
 801b14c:	2132      	movs	r1, #50	; 0x32
 801b14e:	6878      	ldr	r0, [r7, #4]
 801b150:	f001 fa0a 	bl	801c568 <VL53L0X_WrByte>
 801b154:	4603      	mov	r3, r0
 801b156:	461a      	mov	r2, r3
 801b158:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801b15c:	4313      	orrs	r3, r2
 801b15e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 801b162:	2208      	movs	r2, #8
 801b164:	2130      	movs	r1, #48	; 0x30
 801b166:	6878      	ldr	r0, [r7, #4]
 801b168:	f001 f9fe 	bl	801c568 <VL53L0X_WrByte>
 801b16c:	4603      	mov	r3, r0
 801b16e:	461a      	mov	r2, r3
 801b170:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801b174:	4313      	orrs	r3, r2
 801b176:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 801b17a:	2201      	movs	r2, #1
 801b17c:	21ff      	movs	r1, #255	; 0xff
 801b17e:	6878      	ldr	r0, [r7, #4]
 801b180:	f001 f9f2 	bl	801c568 <VL53L0X_WrByte>
 801b184:	4603      	mov	r3, r0
 801b186:	461a      	mov	r2, r3
 801b188:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801b18c:	4313      	orrs	r3, r2
 801b18e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 801b192:	2220      	movs	r2, #32
 801b194:	2130      	movs	r1, #48	; 0x30
 801b196:	6878      	ldr	r0, [r7, #4]
 801b198:	f001 f9e6 	bl	801c568 <VL53L0X_WrByte>
 801b19c:	4603      	mov	r3, r0
 801b19e:	461a      	mov	r2, r3
 801b1a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801b1a4:	4313      	orrs	r3, r2
 801b1a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 801b1aa:	2200      	movs	r2, #0
 801b1ac:	21ff      	movs	r1, #255	; 0xff
 801b1ae:	6878      	ldr	r0, [r7, #4]
 801b1b0:	f001 f9da 	bl	801c568 <VL53L0X_WrByte>
 801b1b4:	4603      	mov	r3, r0
 801b1b6:	461a      	mov	r2, r3
 801b1b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801b1bc:	4313      	orrs	r3, r2
 801b1be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801b1c2:	e04e      	b.n	801b262 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 801b1c4:	78bb      	ldrb	r3, [r7, #2]
 801b1c6:	2b0e      	cmp	r3, #14
 801b1c8:	d14b      	bne.n	801b262 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 801b1ca:	2248      	movs	r2, #72	; 0x48
 801b1cc:	2148      	movs	r1, #72	; 0x48
 801b1ce:	6878      	ldr	r0, [r7, #4]
 801b1d0:	f001 f9ca 	bl	801c568 <VL53L0X_WrByte>
 801b1d4:	4603      	mov	r3, r0
 801b1d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 801b1da:	2208      	movs	r2, #8
 801b1dc:	2147      	movs	r1, #71	; 0x47
 801b1de:	6878      	ldr	r0, [r7, #4]
 801b1e0:	f001 f9c2 	bl	801c568 <VL53L0X_WrByte>
 801b1e4:	4603      	mov	r3, r0
 801b1e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 801b1ea:	2203      	movs	r2, #3
 801b1ec:	2132      	movs	r1, #50	; 0x32
 801b1ee:	6878      	ldr	r0, [r7, #4]
 801b1f0:	f001 f9ba 	bl	801c568 <VL53L0X_WrByte>
 801b1f4:	4603      	mov	r3, r0
 801b1f6:	461a      	mov	r2, r3
 801b1f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801b1fc:	4313      	orrs	r3, r2
 801b1fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 801b202:	2207      	movs	r2, #7
 801b204:	2130      	movs	r1, #48	; 0x30
 801b206:	6878      	ldr	r0, [r7, #4]
 801b208:	f001 f9ae 	bl	801c568 <VL53L0X_WrByte>
 801b20c:	4603      	mov	r3, r0
 801b20e:	461a      	mov	r2, r3
 801b210:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801b214:	4313      	orrs	r3, r2
 801b216:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 801b21a:	2201      	movs	r2, #1
 801b21c:	21ff      	movs	r1, #255	; 0xff
 801b21e:	6878      	ldr	r0, [r7, #4]
 801b220:	f001 f9a2 	bl	801c568 <VL53L0X_WrByte>
 801b224:	4603      	mov	r3, r0
 801b226:	461a      	mov	r2, r3
 801b228:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801b22c:	4313      	orrs	r3, r2
 801b22e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 801b232:	2220      	movs	r2, #32
 801b234:	2130      	movs	r1, #48	; 0x30
 801b236:	6878      	ldr	r0, [r7, #4]
 801b238:	f001 f996 	bl	801c568 <VL53L0X_WrByte>
 801b23c:	4603      	mov	r3, r0
 801b23e:	461a      	mov	r2, r3
 801b240:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801b244:	4313      	orrs	r3, r2
 801b246:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 801b24a:	2200      	movs	r2, #0
 801b24c:	21ff      	movs	r1, #255	; 0xff
 801b24e:	6878      	ldr	r0, [r7, #4]
 801b250:	f001 f98a 	bl	801c568 <VL53L0X_WrByte>
 801b254:	4603      	mov	r3, r0
 801b256:	461a      	mov	r2, r3
 801b258:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801b25c:	4313      	orrs	r3, r2
 801b25e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 801b262:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801b266:	2b00      	cmp	r3, #0
 801b268:	d17e      	bne.n	801b368 <VL53L0X_set_vcsel_pulse_period+0x4ca>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 801b26a:	78bb      	ldrb	r3, [r7, #2]
 801b26c:	4618      	mov	r0, r3
 801b26e:	f7fe fe38 	bl	8019ee2 <VL53L0X_encode_vcsel_period>
 801b272:	4603      	mov	r3, r0
 801b274:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 801b278:	78fb      	ldrb	r3, [r7, #3]
 801b27a:	2b00      	cmp	r3, #0
 801b27c:	d002      	beq.n	801b284 <VL53L0X_set_vcsel_pulse_period+0x3e6>
 801b27e:	2b01      	cmp	r3, #1
 801b280:	d045      	beq.n	801b30e <VL53L0X_set_vcsel_pulse_period+0x470>
 801b282:	e06e      	b.n	801b362 <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 801b284:	f107 0314 	add.w	r3, r7, #20
 801b288:	461a      	mov	r2, r3
 801b28a:	2103      	movs	r1, #3
 801b28c:	6878      	ldr	r0, [r7, #4]
 801b28e:	f7ff fc33 	bl	801aaf8 <get_sequence_step_timeout>
 801b292:	4603      	mov	r3, r0
 801b294:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 801b298:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801b29c:	2b00      	cmp	r3, #0
 801b29e:	d109      	bne.n	801b2b4 <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 801b2a0:	f107 0310 	add.w	r3, r7, #16
 801b2a4:	461a      	mov	r2, r3
 801b2a6:	2102      	movs	r1, #2
 801b2a8:	6878      	ldr	r0, [r7, #4]
 801b2aa:	f7ff fc25 	bl	801aaf8 <get_sequence_step_timeout>
 801b2ae:	4603      	mov	r3, r0
 801b2b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 801b2b4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801b2b8:	2b00      	cmp	r3, #0
 801b2ba:	d109      	bne.n	801b2d0 <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 801b2bc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801b2c0:	461a      	mov	r2, r3
 801b2c2:	2150      	movs	r1, #80	; 0x50
 801b2c4:	6878      	ldr	r0, [r7, #4]
 801b2c6:	f001 f94f 	bl	801c568 <VL53L0X_WrByte>
 801b2ca:	4603      	mov	r3, r0
 801b2cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 801b2d0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801b2d4:	2b00      	cmp	r3, #0
 801b2d6:	d108      	bne.n	801b2ea <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 801b2d8:	697b      	ldr	r3, [r7, #20]
 801b2da:	461a      	mov	r2, r3
 801b2dc:	2103      	movs	r1, #3
 801b2de:	6878      	ldr	r0, [r7, #4]
 801b2e0:	f7ff fceb 	bl	801acba <set_sequence_step_timeout>
 801b2e4:	4603      	mov	r3, r0
 801b2e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 801b2ea:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801b2ee:	2b00      	cmp	r3, #0
 801b2f0:	d108      	bne.n	801b304 <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 801b2f2:	693b      	ldr	r3, [r7, #16]
 801b2f4:	461a      	mov	r2, r3
 801b2f6:	2102      	movs	r1, #2
 801b2f8:	6878      	ldr	r0, [r7, #4]
 801b2fa:	f7ff fcde 	bl	801acba <set_sequence_step_timeout>
 801b2fe:	4603      	mov	r3, r0
 801b300:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 801b304:	687b      	ldr	r3, [r7, #4]
 801b306:	78ba      	ldrb	r2, [r7, #2]
 801b308:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 801b30c:	e02c      	b.n	801b368 <VL53L0X_set_vcsel_pulse_period+0x4ca>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 801b30e:	f107 0318 	add.w	r3, r7, #24
 801b312:	461a      	mov	r2, r3
 801b314:	2104      	movs	r1, #4
 801b316:	6878      	ldr	r0, [r7, #4]
 801b318:	f7ff fbee 	bl	801aaf8 <get_sequence_step_timeout>
 801b31c:	4603      	mov	r3, r0
 801b31e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 801b322:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801b326:	2b00      	cmp	r3, #0
 801b328:	d109      	bne.n	801b33e <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 801b32a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801b32e:	461a      	mov	r2, r3
 801b330:	2170      	movs	r1, #112	; 0x70
 801b332:	6878      	ldr	r0, [r7, #4]
 801b334:	f001 f918 	bl	801c568 <VL53L0X_WrByte>
 801b338:	4603      	mov	r3, r0
 801b33a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 801b33e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801b342:	2b00      	cmp	r3, #0
 801b344:	d108      	bne.n	801b358 <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 801b346:	69bb      	ldr	r3, [r7, #24]
 801b348:	461a      	mov	r2, r3
 801b34a:	2104      	movs	r1, #4
 801b34c:	6878      	ldr	r0, [r7, #4]
 801b34e:	f7ff fcb4 	bl	801acba <set_sequence_step_timeout>
 801b352:	4603      	mov	r3, r0
 801b354:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 801b358:	687b      	ldr	r3, [r7, #4]
 801b35a:	78ba      	ldrb	r2, [r7, #2]
 801b35c:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 801b360:	e002      	b.n	801b368 <VL53L0X_set_vcsel_pulse_period+0x4ca>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 801b362:	23fc      	movs	r3, #252	; 0xfc
 801b364:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		}
	}

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 801b368:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801b36c:	2b00      	cmp	r3, #0
 801b36e:	d109      	bne.n	801b384 <VL53L0X_set_vcsel_pulse_period+0x4e6>
		VL53L0X_GETPARAMETERFIELD(Dev,
 801b370:	687b      	ldr	r3, [r7, #4]
 801b372:	695b      	ldr	r3, [r3, #20]
 801b374:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 801b376:	69f9      	ldr	r1, [r7, #28]
 801b378:	6878      	ldr	r0, [r7, #4]
 801b37a:	f7fc fddb 	bl	8017f34 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 801b37e:	4603      	mov	r3, r0
 801b380:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 801b384:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801b388:	2b00      	cmp	r3, #0
 801b38a:	d109      	bne.n	801b3a0 <VL53L0X_set_vcsel_pulse_period+0x502>
		Status = VL53L0X_perform_phase_calibration(
 801b38c:	f107 010f 	add.w	r1, r7, #15
 801b390:	2301      	movs	r3, #1
 801b392:	2200      	movs	r2, #0
 801b394:	6878      	ldr	r0, [r7, #4]
 801b396:	f7fe fcbf 	bl	8019d18 <VL53L0X_perform_phase_calibration>
 801b39a:	4603      	mov	r3, r0
 801b39c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 801b3a0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 801b3a4:	4618      	mov	r0, r3
 801b3a6:	3728      	adds	r7, #40	; 0x28
 801b3a8:	46bd      	mov	sp, r7
 801b3aa:	bd80      	pop	{r7, pc}

0801b3ac <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 801b3ac:	b580      	push	{r7, lr}
 801b3ae:	b086      	sub	sp, #24
 801b3b0:	af00      	add	r7, sp, #0
 801b3b2:	60f8      	str	r0, [r7, #12]
 801b3b4:	460b      	mov	r3, r1
 801b3b6:	607a      	str	r2, [r7, #4]
 801b3b8:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801b3ba:	2300      	movs	r3, #0
 801b3bc:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 801b3be:	7afb      	ldrb	r3, [r7, #11]
 801b3c0:	2b00      	cmp	r3, #0
 801b3c2:	d002      	beq.n	801b3ca <VL53L0X_get_vcsel_pulse_period+0x1e>
 801b3c4:	2b01      	cmp	r3, #1
 801b3c6:	d00a      	beq.n	801b3de <VL53L0X_get_vcsel_pulse_period+0x32>
 801b3c8:	e013      	b.n	801b3f2 <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 801b3ca:	f107 0316 	add.w	r3, r7, #22
 801b3ce:	461a      	mov	r2, r3
 801b3d0:	2150      	movs	r1, #80	; 0x50
 801b3d2:	68f8      	ldr	r0, [r7, #12]
 801b3d4:	f001 f94a 	bl	801c66c <VL53L0X_RdByte>
 801b3d8:	4603      	mov	r3, r0
 801b3da:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 801b3dc:	e00b      	b.n	801b3f6 <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 801b3de:	f107 0316 	add.w	r3, r7, #22
 801b3e2:	461a      	mov	r2, r3
 801b3e4:	2170      	movs	r1, #112	; 0x70
 801b3e6:	68f8      	ldr	r0, [r7, #12]
 801b3e8:	f001 f940 	bl	801c66c <VL53L0X_RdByte>
 801b3ec:	4603      	mov	r3, r0
 801b3ee:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 801b3f0:	e001      	b.n	801b3f6 <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 801b3f2:	23fc      	movs	r3, #252	; 0xfc
 801b3f4:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 801b3f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801b3fa:	2b00      	cmp	r3, #0
 801b3fc:	d107      	bne.n	801b40e <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 801b3fe:	7dbb      	ldrb	r3, [r7, #22]
 801b400:	4618      	mov	r0, r3
 801b402:	f7fe fd5b 	bl	8019ebc <VL53L0X_decode_vcsel_period>
 801b406:	4603      	mov	r3, r0
 801b408:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 801b40a:	687b      	ldr	r3, [r7, #4]
 801b40c:	701a      	strb	r2, [r3, #0]

	return Status;
 801b40e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801b412:	4618      	mov	r0, r3
 801b414:	3718      	adds	r7, #24
 801b416:	46bd      	mov	sp, r7
 801b418:	bd80      	pop	{r7, pc}

0801b41a <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 801b41a:	b580      	push	{r7, lr}
 801b41c:	b092      	sub	sp, #72	; 0x48
 801b41e:	af00      	add	r7, sp, #0
 801b420:	6078      	str	r0, [r7, #4]
 801b422:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801b424:	2300      	movs	r3, #0
 801b426:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 801b42a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 801b42e:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 801b430:	f240 7376 	movw	r3, #1910	; 0x776
 801b434:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 801b436:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 801b43a:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 801b43c:	f44f 7325 	mov.w	r3, #660	; 0x294
 801b440:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 801b442:	f240 234e 	movw	r3, #590	; 0x24e
 801b446:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 801b448:	f240 23b2 	movw	r3, #690	; 0x2b2
 801b44c:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 801b44e:	f44f 7325 	mov.w	r3, #660	; 0x294
 801b452:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 801b454:	f240 2326 	movw	r3, #550	; 0x226
 801b458:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 801b45a:	2300      	movs	r3, #0
 801b45c:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 801b45e:	f644 6320 	movw	r3, #20000	; 0x4e20
 801b462:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 801b464:	2300      	movs	r3, #0
 801b466:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 801b468:	683a      	ldr	r2, [r7, #0]
 801b46a:	6a3b      	ldr	r3, [r7, #32]
 801b46c:	429a      	cmp	r2, r3
 801b46e:	d205      	bcs.n	801b47c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 801b470:	23fc      	movs	r3, #252	; 0xfc
 801b472:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		return Status;
 801b476:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 801b47a:	e0aa      	b.n	801b5d2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 801b47c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801b47e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801b480:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 801b482:	683a      	ldr	r2, [r7, #0]
 801b484:	1ad3      	subs	r3, r2, r3
 801b486:	643b      	str	r3, [r7, #64]	; 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 801b488:	f107 0314 	add.w	r3, r7, #20
 801b48c:	4619      	mov	r1, r3
 801b48e:	6878      	ldr	r0, [r7, #4]
 801b490:	f7fc fe98 	bl	80181c4 <VL53L0X_GetSequenceStepEnables>
 801b494:	4603      	mov	r3, r0
 801b496:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 801b49a:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 801b49e:	2b00      	cmp	r3, #0
 801b4a0:	d15b      	bne.n	801b55a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 801b4a2:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 801b4a4:	2b00      	cmp	r3, #0
 801b4a6:	d105      	bne.n	801b4b4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 801b4a8:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 801b4aa:	2b00      	cmp	r3, #0
 801b4ac:	d102      	bne.n	801b4b4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 801b4ae:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 801b4b0:	2b00      	cmp	r3, #0
 801b4b2:	d052      	beq.n	801b55a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 801b4b4:	f107 0310 	add.w	r3, r7, #16
 801b4b8:	461a      	mov	r2, r3
 801b4ba:	2102      	movs	r1, #2
 801b4bc:	6878      	ldr	r0, [r7, #4]
 801b4be:	f7ff fb1b 	bl	801aaf8 <get_sequence_step_timeout>
 801b4c2:	4603      	mov	r3, r0
 801b4c4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 801b4c8:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 801b4cc:	2b00      	cmp	r3, #0
 801b4ce:	d002      	beq.n	801b4d6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 801b4d0:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 801b4d4:	e07d      	b.n	801b5d2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 801b4d6:	7d3b      	ldrb	r3, [r7, #20]
 801b4d8:	2b00      	cmp	r3, #0
 801b4da:	d00f      	beq.n	801b4fc <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 801b4dc:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 801b4de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801b4e0:	4413      	add	r3, r2
 801b4e2:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 801b4e4:	69fa      	ldr	r2, [r7, #28]
 801b4e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801b4e8:	429a      	cmp	r2, r3
 801b4ea:	d204      	bcs.n	801b4f6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 801b4ec:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801b4ee:	69fb      	ldr	r3, [r7, #28]
 801b4f0:	1ad3      	subs	r3, r2, r3
 801b4f2:	643b      	str	r3, [r7, #64]	; 0x40
 801b4f4:	e002      	b.n	801b4fc <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 801b4f6:	23fc      	movs	r3, #252	; 0xfc
 801b4f8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 801b4fc:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 801b500:	2b00      	cmp	r3, #0
 801b502:	d002      	beq.n	801b50a <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 801b504:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 801b508:	e063      	b.n	801b5d2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 801b50a:	7dbb      	ldrb	r3, [r7, #22]
 801b50c:	2b00      	cmp	r3, #0
 801b50e:	d011      	beq.n	801b534 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 801b510:	693a      	ldr	r2, [r7, #16]
 801b512:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b514:	4413      	add	r3, r2
 801b516:	005b      	lsls	r3, r3, #1
 801b518:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 801b51a:	69fa      	ldr	r2, [r7, #28]
 801b51c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801b51e:	429a      	cmp	r2, r3
 801b520:	d204      	bcs.n	801b52c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 801b522:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801b524:	69fb      	ldr	r3, [r7, #28]
 801b526:	1ad3      	subs	r3, r2, r3
 801b528:	643b      	str	r3, [r7, #64]	; 0x40
 801b52a:	e016      	b.n	801b55a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 801b52c:	23fc      	movs	r3, #252	; 0xfc
 801b52e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 801b532:	e012      	b.n	801b55a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 801b534:	7d7b      	ldrb	r3, [r7, #21]
 801b536:	2b00      	cmp	r3, #0
 801b538:	d00f      	beq.n	801b55a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 801b53a:	693b      	ldr	r3, [r7, #16]
 801b53c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801b53e:	4413      	add	r3, r2
 801b540:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 801b542:	69fa      	ldr	r2, [r7, #28]
 801b544:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801b546:	429a      	cmp	r2, r3
 801b548:	d204      	bcs.n	801b554 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 801b54a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801b54c:	69fb      	ldr	r3, [r7, #28]
 801b54e:	1ad3      	subs	r3, r2, r3
 801b550:	643b      	str	r3, [r7, #64]	; 0x40
 801b552:	e002      	b.n	801b55a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 801b554:	23fc      	movs	r3, #252	; 0xfc
 801b556:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 801b55a:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 801b55e:	2b00      	cmp	r3, #0
 801b560:	d002      	beq.n	801b568 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 801b562:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 801b566:	e034      	b.n	801b5d2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 801b568:	7dfb      	ldrb	r3, [r7, #23]
 801b56a:	2b00      	cmp	r3, #0
 801b56c:	d019      	beq.n	801b5a2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 801b56e:	f107 030c 	add.w	r3, r7, #12
 801b572:	461a      	mov	r2, r3
 801b574:	2103      	movs	r1, #3
 801b576:	6878      	ldr	r0, [r7, #4]
 801b578:	f7ff fabe 	bl	801aaf8 <get_sequence_step_timeout>
 801b57c:	4603      	mov	r3, r0
 801b57e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 801b582:	68fb      	ldr	r3, [r7, #12]
 801b584:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801b586:	4413      	add	r3, r2
 801b588:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 801b58a:	69fa      	ldr	r2, [r7, #28]
 801b58c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801b58e:	429a      	cmp	r2, r3
 801b590:	d204      	bcs.n	801b59c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 801b592:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801b594:	69fb      	ldr	r3, [r7, #28]
 801b596:	1ad3      	subs	r3, r2, r3
 801b598:	643b      	str	r3, [r7, #64]	; 0x40
 801b59a:	e002      	b.n	801b5a2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 801b59c:	23fc      	movs	r3, #252	; 0xfc
 801b59e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 801b5a2:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 801b5a6:	2b00      	cmp	r3, #0
 801b5a8:	d111      	bne.n	801b5ce <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 801b5aa:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 801b5ac:	2b00      	cmp	r3, #0
 801b5ae:	d00e      	beq.n	801b5ce <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 801b5b0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801b5b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b5b4:	1ad3      	subs	r3, r2, r3
 801b5b6:	643b      	str	r3, [r7, #64]	; 0x40
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an error
		 * will be set. Otherwise the remaining time will be applied to
		 * the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 801b5b8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801b5ba:	2104      	movs	r1, #4
 801b5bc:	6878      	ldr	r0, [r7, #4]
 801b5be:	f7ff fb7c 	bl	801acba <set_sequence_step_timeout>
 801b5c2:	4603      	mov	r3, r0
 801b5c4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 801b5c8:	687b      	ldr	r3, [r7, #4]
 801b5ca:	683a      	ldr	r2, [r7, #0]
 801b5cc:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 801b5ce:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 801b5d2:	4618      	mov	r0, r3
 801b5d4:	3748      	adds	r7, #72	; 0x48
 801b5d6:	46bd      	mov	sp, r7
 801b5d8:	bd80      	pop	{r7, pc}

0801b5da <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 801b5da:	b580      	push	{r7, lr}
 801b5dc:	b090      	sub	sp, #64	; 0x40
 801b5de:	af00      	add	r7, sp, #0
 801b5e0:	6078      	str	r0, [r7, #4]
 801b5e2:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801b5e4:	2300      	movs	r3, #0
 801b5e6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 801b5ea:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 801b5ee:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 801b5f0:	f240 7376 	movw	r3, #1910	; 0x776
 801b5f4:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 801b5f6:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 801b5fa:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 801b5fc:	f44f 7325 	mov.w	r3, #660	; 0x294
 801b600:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 801b602:	f240 234e 	movw	r3, #590	; 0x24e
 801b606:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 801b608:	f240 23b2 	movw	r3, #690	; 0x2b2
 801b60c:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 801b60e:	f44f 7325 	mov.w	r3, #660	; 0x294
 801b612:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 801b614:	f240 2326 	movw	r3, #550	; 0x226
 801b618:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 801b61a:	2300      	movs	r3, #0
 801b61c:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 801b61e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801b620:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b622:	441a      	add	r2, r3
 801b624:	683b      	ldr	r3, [r7, #0]
 801b626:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 801b628:	f107 0318 	add.w	r3, r7, #24
 801b62c:	4619      	mov	r1, r3
 801b62e:	6878      	ldr	r0, [r7, #4]
 801b630:	f7fc fdc8 	bl	80181c4 <VL53L0X_GetSequenceStepEnables>
 801b634:	4603      	mov	r3, r0
 801b636:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 801b63a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 801b63e:	2b00      	cmp	r3, #0
 801b640:	d002      	beq.n	801b648 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 801b642:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 801b646:	e075      	b.n	801b734 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 801b648:	7e3b      	ldrb	r3, [r7, #24]
 801b64a:	2b00      	cmp	r3, #0
 801b64c:	d105      	bne.n	801b65a <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 801b64e:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 801b650:	2b00      	cmp	r3, #0
 801b652:	d102      	bne.n	801b65a <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 801b654:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 801b656:	2b00      	cmp	r3, #0
 801b658:	d030      	beq.n	801b6bc <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 801b65a:	f107 0310 	add.w	r3, r7, #16
 801b65e:	461a      	mov	r2, r3
 801b660:	2102      	movs	r1, #2
 801b662:	6878      	ldr	r0, [r7, #4]
 801b664:	f7ff fa48 	bl	801aaf8 <get_sequence_step_timeout>
 801b668:	4603      	mov	r3, r0
 801b66a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 801b66e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 801b672:	2b00      	cmp	r3, #0
 801b674:	d122      	bne.n	801b6bc <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 801b676:	7e3b      	ldrb	r3, [r7, #24]
 801b678:	2b00      	cmp	r3, #0
 801b67a:	d007      	beq.n	801b68c <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 801b67c:	683b      	ldr	r3, [r7, #0]
 801b67e:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 801b680:	6939      	ldr	r1, [r7, #16]
 801b682:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b684:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 801b686:	441a      	add	r2, r3
 801b688:	683b      	ldr	r3, [r7, #0]
 801b68a:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 801b68c:	7ebb      	ldrb	r3, [r7, #26]
 801b68e:	2b00      	cmp	r3, #0
 801b690:	d009      	beq.n	801b6a6 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 801b692:	683b      	ldr	r3, [r7, #0]
 801b694:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 801b696:	6939      	ldr	r1, [r7, #16]
 801b698:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b69a:	440b      	add	r3, r1
 801b69c:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 801b69e:	441a      	add	r2, r3
 801b6a0:	683b      	ldr	r3, [r7, #0]
 801b6a2:	601a      	str	r2, [r3, #0]
 801b6a4:	e00a      	b.n	801b6bc <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 801b6a6:	7e7b      	ldrb	r3, [r7, #25]
 801b6a8:	2b00      	cmp	r3, #0
 801b6aa:	d007      	beq.n	801b6bc <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 801b6ac:	683b      	ldr	r3, [r7, #0]
 801b6ae:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 801b6b0:	6939      	ldr	r1, [r7, #16]
 801b6b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b6b4:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 801b6b6:	441a      	add	r2, r3
 801b6b8:	683b      	ldr	r3, [r7, #0]
 801b6ba:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 801b6bc:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 801b6c0:	2b00      	cmp	r3, #0
 801b6c2:	d114      	bne.n	801b6ee <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 801b6c4:	7efb      	ldrb	r3, [r7, #27]
 801b6c6:	2b00      	cmp	r3, #0
 801b6c8:	d011      	beq.n	801b6ee <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 801b6ca:	f107 030c 	add.w	r3, r7, #12
 801b6ce:	461a      	mov	r2, r3
 801b6d0:	2103      	movs	r1, #3
 801b6d2:	6878      	ldr	r0, [r7, #4]
 801b6d4:	f7ff fa10 	bl	801aaf8 <get_sequence_step_timeout>
 801b6d8:	4603      	mov	r3, r0
 801b6da:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 801b6de:	683b      	ldr	r3, [r7, #0]
 801b6e0:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 801b6e2:	68f9      	ldr	r1, [r7, #12]
 801b6e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b6e6:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 801b6e8:	441a      	add	r2, r3
 801b6ea:	683b      	ldr	r3, [r7, #0]
 801b6ec:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 801b6ee:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 801b6f2:	2b00      	cmp	r3, #0
 801b6f4:	d114      	bne.n	801b720 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 801b6f6:	7f3b      	ldrb	r3, [r7, #28]
 801b6f8:	2b00      	cmp	r3, #0
 801b6fa:	d011      	beq.n	801b720 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 801b6fc:	f107 0314 	add.w	r3, r7, #20
 801b700:	461a      	mov	r2, r3
 801b702:	2104      	movs	r1, #4
 801b704:	6878      	ldr	r0, [r7, #4]
 801b706:	f7ff f9f7 	bl	801aaf8 <get_sequence_step_timeout>
 801b70a:	4603      	mov	r3, r0
 801b70c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 801b710:	683b      	ldr	r3, [r7, #0]
 801b712:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 801b714:	6979      	ldr	r1, [r7, #20]
 801b716:	6a3b      	ldr	r3, [r7, #32]
 801b718:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 801b71a:	441a      	add	r2, r3
 801b71c:	683b      	ldr	r3, [r7, #0]
 801b71e:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 801b720:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 801b724:	2b00      	cmp	r3, #0
 801b726:	d103      	bne.n	801b730 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 801b728:	683b      	ldr	r3, [r7, #0]
 801b72a:	681a      	ldr	r2, [r3, #0]
 801b72c:	687b      	ldr	r3, [r7, #4]
 801b72e:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 801b730:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 801b734:	4618      	mov	r0, r3
 801b736:	3740      	adds	r7, #64	; 0x40
 801b738:	46bd      	mov	sp, r7
 801b73a:	bd80      	pop	{r7, pc}

0801b73c <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 801b73c:	b580      	push	{r7, lr}
 801b73e:	b088      	sub	sp, #32
 801b740:	af00      	add	r7, sp, #0
 801b742:	6078      	str	r0, [r7, #4]
 801b744:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801b746:	2300      	movs	r3, #0
 801b748:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 801b74a:	2300      	movs	r3, #0
 801b74c:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 801b74e:	e0c6      	b.n	801b8de <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 801b750:	697b      	ldr	r3, [r7, #20]
 801b752:	683a      	ldr	r2, [r7, #0]
 801b754:	4413      	add	r3, r2
 801b756:	781b      	ldrb	r3, [r3, #0]
 801b758:	74fb      	strb	r3, [r7, #19]
		Index++;
 801b75a:	697b      	ldr	r3, [r7, #20]
 801b75c:	3301      	adds	r3, #1
 801b75e:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 801b760:	7cfb      	ldrb	r3, [r7, #19]
 801b762:	2bff      	cmp	r3, #255	; 0xff
 801b764:	f040 808d 	bne.w	801b882 <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 801b768:	697b      	ldr	r3, [r7, #20]
 801b76a:	683a      	ldr	r2, [r7, #0]
 801b76c:	4413      	add	r3, r2
 801b76e:	781b      	ldrb	r3, [r3, #0]
 801b770:	747b      	strb	r3, [r7, #17]
			Index++;
 801b772:	697b      	ldr	r3, [r7, #20]
 801b774:	3301      	adds	r3, #1
 801b776:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 801b778:	7c7b      	ldrb	r3, [r7, #17]
 801b77a:	2b03      	cmp	r3, #3
 801b77c:	d87e      	bhi.n	801b87c <VL53L0X_load_tuning_settings+0x140>
 801b77e:	a201      	add	r2, pc, #4	; (adr r2, 801b784 <VL53L0X_load_tuning_settings+0x48>)
 801b780:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b784:	0801b795 	.word	0x0801b795
 801b788:	0801b7cf 	.word	0x0801b7cf
 801b78c:	0801b809 	.word	0x0801b809
 801b790:	0801b843 	.word	0x0801b843
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 801b794:	697b      	ldr	r3, [r7, #20]
 801b796:	683a      	ldr	r2, [r7, #0]
 801b798:	4413      	add	r3, r2
 801b79a:	781b      	ldrb	r3, [r3, #0]
 801b79c:	743b      	strb	r3, [r7, #16]
				Index++;
 801b79e:	697b      	ldr	r3, [r7, #20]
 801b7a0:	3301      	adds	r3, #1
 801b7a2:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 801b7a4:	697b      	ldr	r3, [r7, #20]
 801b7a6:	683a      	ldr	r2, [r7, #0]
 801b7a8:	4413      	add	r3, r2
 801b7aa:	781b      	ldrb	r3, [r3, #0]
 801b7ac:	73fb      	strb	r3, [r7, #15]
				Index++;
 801b7ae:	697b      	ldr	r3, [r7, #20]
 801b7b0:	3301      	adds	r3, #1
 801b7b2:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 801b7b4:	7c3b      	ldrb	r3, [r7, #16]
 801b7b6:	b29b      	uxth	r3, r3
 801b7b8:	021b      	lsls	r3, r3, #8
 801b7ba:	b29a      	uxth	r2, r3
 801b7bc:	7bfb      	ldrb	r3, [r7, #15]
 801b7be:	b29b      	uxth	r3, r3
 801b7c0:	4413      	add	r3, r2
 801b7c2:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 801b7c4:	687b      	ldr	r3, [r7, #4]
 801b7c6:	89ba      	ldrh	r2, [r7, #12]
 801b7c8:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
				break;
 801b7cc:	e087      	b.n	801b8de <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 801b7ce:	697b      	ldr	r3, [r7, #20]
 801b7d0:	683a      	ldr	r2, [r7, #0]
 801b7d2:	4413      	add	r3, r2
 801b7d4:	781b      	ldrb	r3, [r3, #0]
 801b7d6:	743b      	strb	r3, [r7, #16]
				Index++;
 801b7d8:	697b      	ldr	r3, [r7, #20]
 801b7da:	3301      	adds	r3, #1
 801b7dc:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 801b7de:	697b      	ldr	r3, [r7, #20]
 801b7e0:	683a      	ldr	r2, [r7, #0]
 801b7e2:	4413      	add	r3, r2
 801b7e4:	781b      	ldrb	r3, [r3, #0]
 801b7e6:	73fb      	strb	r3, [r7, #15]
				Index++;
 801b7e8:	697b      	ldr	r3, [r7, #20]
 801b7ea:	3301      	adds	r3, #1
 801b7ec:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 801b7ee:	7c3b      	ldrb	r3, [r7, #16]
 801b7f0:	b29b      	uxth	r3, r3
 801b7f2:	021b      	lsls	r3, r3, #8
 801b7f4:	b29a      	uxth	r2, r3
 801b7f6:	7bfb      	ldrb	r3, [r7, #15]
 801b7f8:	b29b      	uxth	r3, r3
 801b7fa:	4413      	add	r3, r2
 801b7fc:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 801b7fe:	687b      	ldr	r3, [r7, #4]
 801b800:	89ba      	ldrh	r2, [r7, #12]
 801b802:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
					Temp16);
				break;
 801b806:	e06a      	b.n	801b8de <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 801b808:	697b      	ldr	r3, [r7, #20]
 801b80a:	683a      	ldr	r2, [r7, #0]
 801b80c:	4413      	add	r3, r2
 801b80e:	781b      	ldrb	r3, [r3, #0]
 801b810:	743b      	strb	r3, [r7, #16]
				Index++;
 801b812:	697b      	ldr	r3, [r7, #20]
 801b814:	3301      	adds	r3, #1
 801b816:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 801b818:	697b      	ldr	r3, [r7, #20]
 801b81a:	683a      	ldr	r2, [r7, #0]
 801b81c:	4413      	add	r3, r2
 801b81e:	781b      	ldrb	r3, [r3, #0]
 801b820:	73fb      	strb	r3, [r7, #15]
				Index++;
 801b822:	697b      	ldr	r3, [r7, #20]
 801b824:	3301      	adds	r3, #1
 801b826:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 801b828:	7c3b      	ldrb	r3, [r7, #16]
 801b82a:	b29b      	uxth	r3, r3
 801b82c:	021b      	lsls	r3, r3, #8
 801b82e:	b29a      	uxth	r2, r3
 801b830:	7bfb      	ldrb	r3, [r7, #15]
 801b832:	b29b      	uxth	r3, r3
 801b834:	4413      	add	r3, r2
 801b836:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 801b838:	687b      	ldr	r3, [r7, #4]
 801b83a:	89ba      	ldrh	r2, [r7, #12]
 801b83c:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
				break;
 801b840:	e04d      	b.n	801b8de <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 801b842:	697b      	ldr	r3, [r7, #20]
 801b844:	683a      	ldr	r2, [r7, #0]
 801b846:	4413      	add	r3, r2
 801b848:	781b      	ldrb	r3, [r3, #0]
 801b84a:	743b      	strb	r3, [r7, #16]
				Index++;
 801b84c:	697b      	ldr	r3, [r7, #20]
 801b84e:	3301      	adds	r3, #1
 801b850:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 801b852:	697b      	ldr	r3, [r7, #20]
 801b854:	683a      	ldr	r2, [r7, #0]
 801b856:	4413      	add	r3, r2
 801b858:	781b      	ldrb	r3, [r3, #0]
 801b85a:	73fb      	strb	r3, [r7, #15]
				Index++;
 801b85c:	697b      	ldr	r3, [r7, #20]
 801b85e:	3301      	adds	r3, #1
 801b860:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 801b862:	7c3b      	ldrb	r3, [r7, #16]
 801b864:	b29b      	uxth	r3, r3
 801b866:	021b      	lsls	r3, r3, #8
 801b868:	b29a      	uxth	r2, r3
 801b86a:	7bfb      	ldrb	r3, [r7, #15]
 801b86c:	b29b      	uxth	r3, r3
 801b86e:	4413      	add	r3, r2
 801b870:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 801b872:	687b      	ldr	r3, [r7, #4]
 801b874:	89ba      	ldrh	r2, [r7, #12]
 801b876:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c
				break;
 801b87a:	e030      	b.n	801b8de <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 801b87c:	23fc      	movs	r3, #252	; 0xfc
 801b87e:	77fb      	strb	r3, [r7, #31]
 801b880:	e02d      	b.n	801b8de <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 801b882:	7cfb      	ldrb	r3, [r7, #19]
 801b884:	2b04      	cmp	r3, #4
 801b886:	d828      	bhi.n	801b8da <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 801b888:	697b      	ldr	r3, [r7, #20]
 801b88a:	683a      	ldr	r2, [r7, #0]
 801b88c:	4413      	add	r3, r2
 801b88e:	781b      	ldrb	r3, [r3, #0]
 801b890:	74bb      	strb	r3, [r7, #18]
			Index++;
 801b892:	697b      	ldr	r3, [r7, #20]
 801b894:	3301      	adds	r3, #1
 801b896:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 801b898:	2300      	movs	r3, #0
 801b89a:	61bb      	str	r3, [r7, #24]
 801b89c:	e00f      	b.n	801b8be <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 801b89e:	697b      	ldr	r3, [r7, #20]
 801b8a0:	683a      	ldr	r2, [r7, #0]
 801b8a2:	4413      	add	r3, r2
 801b8a4:	7819      	ldrb	r1, [r3, #0]
 801b8a6:	f107 0208 	add.w	r2, r7, #8
 801b8aa:	69bb      	ldr	r3, [r7, #24]
 801b8ac:	4413      	add	r3, r2
 801b8ae:	460a      	mov	r2, r1
 801b8b0:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 801b8b2:	697b      	ldr	r3, [r7, #20]
 801b8b4:	3301      	adds	r3, #1
 801b8b6:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 801b8b8:	69bb      	ldr	r3, [r7, #24]
 801b8ba:	3301      	adds	r3, #1
 801b8bc:	61bb      	str	r3, [r7, #24]
 801b8be:	7cfb      	ldrb	r3, [r7, #19]
 801b8c0:	69ba      	ldr	r2, [r7, #24]
 801b8c2:	429a      	cmp	r2, r3
 801b8c4:	dbeb      	blt.n	801b89e <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 801b8c6:	7cfb      	ldrb	r3, [r7, #19]
 801b8c8:	f107 0208 	add.w	r2, r7, #8
 801b8cc:	7cb9      	ldrb	r1, [r7, #18]
 801b8ce:	6878      	ldr	r0, [r7, #4]
 801b8d0:	f000 fdee 	bl	801c4b0 <VL53L0X_WriteMulti>
 801b8d4:	4603      	mov	r3, r0
 801b8d6:	77fb      	strb	r3, [r7, #31]
 801b8d8:	e001      	b.n	801b8de <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 801b8da:	23fc      	movs	r3, #252	; 0xfc
 801b8dc:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 801b8de:	697b      	ldr	r3, [r7, #20]
 801b8e0:	683a      	ldr	r2, [r7, #0]
 801b8e2:	4413      	add	r3, r2
 801b8e4:	781b      	ldrb	r3, [r3, #0]
 801b8e6:	2b00      	cmp	r3, #0
 801b8e8:	d004      	beq.n	801b8f4 <VL53L0X_load_tuning_settings+0x1b8>
 801b8ea:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801b8ee:	2b00      	cmp	r3, #0
 801b8f0:	f43f af2e 	beq.w	801b750 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 801b8f4:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801b8f8:	4618      	mov	r0, r3
 801b8fa:	3720      	adds	r7, #32
 801b8fc:	46bd      	mov	sp, r7
 801b8fe:	bd80      	pop	{r7, pc}

0801b900 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 801b900:	b580      	push	{r7, lr}
 801b902:	b088      	sub	sp, #32
 801b904:	af00      	add	r7, sp, #0
 801b906:	60f8      	str	r0, [r7, #12]
 801b908:	60b9      	str	r1, [r7, #8]
 801b90a:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801b90c:	2300      	movs	r3, #0
 801b90e:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 801b910:	687b      	ldr	r3, [r7, #4]
 801b912:	2200      	movs	r2, #0
 801b914:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 801b916:	f107 0313 	add.w	r3, r7, #19
 801b91a:	4619      	mov	r1, r3
 801b91c:	68f8      	ldr	r0, [r7, #12]
 801b91e:	f7fc fcdd 	bl	80182dc <VL53L0X_GetXTalkCompensationEnable>
 801b922:	4603      	mov	r3, r0
 801b924:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 801b926:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801b92a:	2b00      	cmp	r3, #0
 801b92c:	d111      	bne.n	801b952 <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 801b92e:	7cfb      	ldrb	r3, [r7, #19]
 801b930:	2b00      	cmp	r3, #0
 801b932:	d00e      	beq.n	801b952 <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 801b934:	68fb      	ldr	r3, [r7, #12]
 801b936:	6a1b      	ldr	r3, [r3, #32]
 801b938:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 801b93a:	68bb      	ldr	r3, [r7, #8]
 801b93c:	8a9b      	ldrh	r3, [r3, #20]
 801b93e:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 801b940:	69bb      	ldr	r3, [r7, #24]
 801b942:	fb02 f303 	mul.w	r3, r2, r3
 801b946:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 801b948:	697b      	ldr	r3, [r7, #20]
 801b94a:	3380      	adds	r3, #128	; 0x80
 801b94c:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 801b94e:	687b      	ldr	r3, [r7, #4]
 801b950:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 801b952:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801b956:	4618      	mov	r0, r3
 801b958:	3720      	adds	r7, #32
 801b95a:	46bd      	mov	sp, r7
 801b95c:	bd80      	pop	{r7, pc}

0801b95e <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 801b95e:	b580      	push	{r7, lr}
 801b960:	b086      	sub	sp, #24
 801b962:	af00      	add	r7, sp, #0
 801b964:	60f8      	str	r0, [r7, #12]
 801b966:	60b9      	str	r1, [r7, #8]
 801b968:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801b96a:	2300      	movs	r3, #0
 801b96c:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 801b96e:	68bb      	ldr	r3, [r7, #8]
 801b970:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 801b972:	687b      	ldr	r3, [r7, #4]
 801b974:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 801b976:	f107 0310 	add.w	r3, r7, #16
 801b97a:	461a      	mov	r2, r3
 801b97c:	68b9      	ldr	r1, [r7, #8]
 801b97e:	68f8      	ldr	r0, [r7, #12]
 801b980:	f7ff ffbe 	bl	801b900 <VL53L0X_get_total_xtalk_rate>
 801b984:	4603      	mov	r3, r0
 801b986:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 801b988:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801b98c:	2b00      	cmp	r3, #0
 801b98e:	d105      	bne.n	801b99c <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 801b990:	687b      	ldr	r3, [r7, #4]
 801b992:	681a      	ldr	r2, [r3, #0]
 801b994:	693b      	ldr	r3, [r7, #16]
 801b996:	441a      	add	r2, r3
 801b998:	687b      	ldr	r3, [r7, #4]
 801b99a:	601a      	str	r2, [r3, #0]

	return Status;
 801b99c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801b9a0:	4618      	mov	r0, r3
 801b9a2:	3718      	adds	r7, #24
 801b9a4:	46bd      	mov	sp, r7
 801b9a6:	bd80      	pop	{r7, pc}

0801b9a8 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 801b9a8:	b580      	push	{r7, lr}
 801b9aa:	b09a      	sub	sp, #104	; 0x68
 801b9ac:	af00      	add	r7, sp, #0
 801b9ae:	60f8      	str	r0, [r7, #12]
 801b9b0:	60b9      	str	r1, [r7, #8]
 801b9b2:	607a      	str	r2, [r7, #4]
 801b9b4:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 801b9b6:	2312      	movs	r3, #18
 801b9b8:	657b      	str	r3, [r7, #84]	; 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 801b9ba:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801b9be:	653b      	str	r3, [r7, #80]	; 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 801b9c0:	2342      	movs	r3, #66	; 0x42
 801b9c2:	64fb      	str	r3, [r7, #76]	; 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 801b9c4:	2306      	movs	r3, #6
 801b9c6:	64bb      	str	r3, [r7, #72]	; 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 801b9c8:	2307      	movs	r3, #7
 801b9ca:	647b      	str	r3, [r7, #68]	; 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801b9cc:	2300      	movs	r3, #0
 801b9ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 801b9d2:	68fb      	ldr	r3, [r7, #12]
 801b9d4:	f8b3 3154 	ldrh.w	r3, [r3, #340]	; 0x154
	dmaxCalRange_mm =
 801b9d8:	63fb      	str	r3, [r7, #60]	; 0x3c

	dmaxCalSignalRateRtn_mcps =
 801b9da:	68fb      	ldr	r3, [r7, #12]
 801b9dc:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 801b9e0:	63bb      	str	r3, [r7, #56]	; 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 801b9e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801b9e4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801b9e6:	fb02 f303 	mul.w	r3, r2, r3
 801b9ea:	637b      	str	r3, [r7, #52]	; 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 801b9ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b9ee:	3380      	adds	r3, #128	; 0x80
 801b9f0:	0a1b      	lsrs	r3, r3, #8
 801b9f2:	637b      	str	r3, [r7, #52]	; 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 801b9f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b9f6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801b9f8:	fb02 f303 	mul.w	r3, r2, r3
 801b9fc:	637b      	str	r3, [r7, #52]	; 0x34

	minSignalNeeded_p1 = 0;
 801b9fe:	2300      	movs	r3, #0
 801ba00:	667b      	str	r3, [r7, #100]	; 0x64
	if (totalCorrSignalRate_mcps > 0) {
 801ba02:	687b      	ldr	r3, [r7, #4]
 801ba04:	2b00      	cmp	r3, #0
 801ba06:	d01a      	beq.n	801ba3e <VL53L0X_calc_dmax+0x96>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 801ba08:	68bb      	ldr	r3, [r7, #8]
 801ba0a:	029b      	lsls	r3, r3, #10
 801ba0c:	633b      	str	r3, [r7, #48]	; 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 801ba0e:	687b      	ldr	r3, [r7, #4]
 801ba10:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 801ba12:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801ba14:	4413      	add	r3, r2
 801ba16:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 801ba18:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 801ba1a:	687b      	ldr	r3, [r7, #4]
 801ba1c:	fbb2 f3f3 	udiv	r3, r2, r3
 801ba20:	667b      	str	r3, [r7, #100]	; 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 801ba22:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 801ba24:	4613      	mov	r3, r2
 801ba26:	005b      	lsls	r3, r3, #1
 801ba28:	4413      	add	r3, r2
 801ba2a:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 801ba2c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801ba2e:	fb03 f303 	mul.w	r3, r3, r3
 801ba32:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 801ba34:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801ba36:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 801ba3a:	0c1b      	lsrs	r3, r3, #16
 801ba3c:	667b      	str	r3, [r7, #100]	; 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 801ba3e:	683b      	ldr	r3, [r7, #0]
 801ba40:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 801ba42:	fb02 f303 	mul.w	r3, r2, r3
 801ba46:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 801ba48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ba4a:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 801ba4e:	0c1b      	lsrs	r3, r3, #16
 801ba50:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 801ba52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ba54:	fb03 f303 	mul.w	r3, r3, r3
 801ba58:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 801ba5a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801ba5c:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 801ba60:	0c1b      	lsrs	r3, r3, #16
 801ba62:	62bb      	str	r3, [r7, #40]	; 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 801ba64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801ba66:	085a      	lsrs	r2, r3, #1
 801ba68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ba6a:	441a      	add	r2, r3
 801ba6c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801ba6e:	fbb2 f3f3 	udiv	r3, r2, r3
 801ba72:	62bb      	str	r3, [r7, #40]	; 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 801ba74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ba76:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801ba78:	fb02 f303 	mul.w	r3, r2, r3
 801ba7c:	62bb      	str	r3, [r7, #40]	; 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 801ba7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ba80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801ba84:	d302      	bcc.n	801ba8c <VL53L0X_calc_dmax+0xe4>
		minSignalNeeded_p3 = 0xfff00000;
 801ba86:	4b54      	ldr	r3, [pc, #336]	; (801bbd8 <VL53L0X_calc_dmax+0x230>)
 801ba88:	663b      	str	r3, [r7, #96]	; 0x60
 801ba8a:	e015      	b.n	801bab8 <VL53L0X_calc_dmax+0x110>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 801ba8c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801ba8e:	085a      	lsrs	r2, r3, #1
 801ba90:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801ba92:	441a      	add	r2, r3
 801ba94:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801ba96:	fbb2 f3f3 	udiv	r3, r2, r3
 801ba9a:	677b      	str	r3, [r7, #116]	; 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 801ba9c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801ba9e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801baa0:	fb02 f303 	mul.w	r3, r2, r3
 801baa4:	677b      	str	r3, [r7, #116]	; 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 801baa6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801baa8:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 801baac:	0c1b      	lsrs	r3, r3, #16
 801baae:	663b      	str	r3, [r7, #96]	; 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 801bab0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801bab2:	fb03 f303 	mul.w	r3, r3, r3
 801bab6:	663b      	str	r3, [r7, #96]	; 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 801bab8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801baba:	039b      	lsls	r3, r3, #14
 801babc:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 801bac0:	4a46      	ldr	r2, [pc, #280]	; (801bbdc <VL53L0X_calc_dmax+0x234>)
 801bac2:	fba2 2303 	umull	r2, r3, r2, r3
 801bac6:	099b      	lsrs	r3, r3, #6
 801bac8:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 801baca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bacc:	fb03 f303 	mul.w	r3, r3, r3
 801bad0:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 801bad2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801bad4:	fb03 f303 	mul.w	r3, r3, r3
 801bad8:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 801bada:	6a3b      	ldr	r3, [r7, #32]
 801badc:	3308      	adds	r3, #8
 801bade:	091b      	lsrs	r3, r3, #4
 801bae0:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 801bae2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801bae4:	6a3b      	ldr	r3, [r7, #32]
 801bae6:	1ad3      	subs	r3, r2, r3
 801bae8:	627b      	str	r3, [r7, #36]	; 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 801baea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801baec:	4613      	mov	r3, r2
 801baee:	005b      	lsls	r3, r3, #1
 801baf0:	4413      	add	r3, r2
 801baf2:	011b      	lsls	r3, r3, #4
 801baf4:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 801baf6:	69fb      	ldr	r3, [r7, #28]
 801baf8:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 801bafc:	0b9b      	lsrs	r3, r3, #14
 801bafe:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 801bb00:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801bb02:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801bb04:	4413      	add	r3, r2
 801bb06:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 801bb08:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801bb0a:	085b      	lsrs	r3, r3, #1
 801bb0c:	69ba      	ldr	r2, [r7, #24]
 801bb0e:	4413      	add	r3, r2
 801bb10:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 801bb12:	69ba      	ldr	r2, [r7, #24]
 801bb14:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801bb16:	fbb2 f3f3 	udiv	r3, r2, r3
 801bb1a:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 801bb1c:	69bb      	ldr	r3, [r7, #24]
 801bb1e:	039b      	lsls	r3, r3, #14
 801bb20:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 801bb22:	69fb      	ldr	r3, [r7, #28]
 801bb24:	085b      	lsrs	r3, r3, #1
 801bb26:	69ba      	ldr	r2, [r7, #24]
 801bb28:	4413      	add	r3, r2
 801bb2a:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 801bb2c:	69ba      	ldr	r2, [r7, #24]
 801bb2e:	69fb      	ldr	r3, [r7, #28]
 801bb30:	fbb2 f3f3 	udiv	r3, r2, r3
 801bb34:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 801bb36:	69bb      	ldr	r3, [r7, #24]
 801bb38:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 801bb3a:	fb02 f303 	mul.w	r3, r2, r3
 801bb3e:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 801bb40:	69bb      	ldr	r3, [r7, #24]
 801bb42:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 801bb46:	4a25      	ldr	r2, [pc, #148]	; (801bbdc <VL53L0X_calc_dmax+0x234>)
 801bb48:	fba2 2303 	umull	r2, r3, r2, r3
 801bb4c:	099b      	lsrs	r3, r3, #6
 801bb4e:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 801bb50:	69bb      	ldr	r3, [r7, #24]
 801bb52:	011b      	lsls	r3, r3, #4
 801bb54:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 801bb56:	69bb      	ldr	r3, [r7, #24]
 801bb58:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 801bb5c:	4a1f      	ldr	r2, [pc, #124]	; (801bbdc <VL53L0X_calc_dmax+0x234>)
 801bb5e:	fba2 2303 	umull	r2, r3, r2, r3
 801bb62:	099b      	lsrs	r3, r3, #6
 801bb64:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 801bb66:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801bb68:	3380      	adds	r3, #128	; 0x80
 801bb6a:	0a1b      	lsrs	r3, r3, #8
 801bb6c:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 801bb6e:	697b      	ldr	r3, [r7, #20]
 801bb70:	2b00      	cmp	r3, #0
 801bb72:	d008      	beq.n	801bb86 <VL53L0X_calc_dmax+0x1de>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 801bb74:	697b      	ldr	r3, [r7, #20]
 801bb76:	085a      	lsrs	r2, r3, #1
 801bb78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801bb7a:	441a      	add	r2, r3
 801bb7c:	697b      	ldr	r3, [r7, #20]
 801bb7e:	fbb2 f3f3 	udiv	r3, r2, r3
 801bb82:	65bb      	str	r3, [r7, #88]	; 0x58
 801bb84:	e001      	b.n	801bb8a <VL53L0X_calc_dmax+0x1e2>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 801bb86:	2300      	movs	r3, #0
 801bb88:	65bb      	str	r3, [r7, #88]	; 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 801bb8a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 801bb8c:	f7fe f9bc 	bl	8019f08 <VL53L0X_isqrt>
 801bb90:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 801bb92:	69bb      	ldr	r3, [r7, #24]
 801bb94:	2b00      	cmp	r3, #0
 801bb96:	d008      	beq.n	801bbaa <VL53L0X_calc_dmax+0x202>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 801bb98:	69bb      	ldr	r3, [r7, #24]
 801bb9a:	085a      	lsrs	r2, r3, #1
 801bb9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801bb9e:	441a      	add	r2, r3
 801bba0:	69bb      	ldr	r3, [r7, #24]
 801bba2:	fbb2 f3f3 	udiv	r3, r2, r3
 801bba6:	65fb      	str	r3, [r7, #92]	; 0x5c
 801bba8:	e001      	b.n	801bbae <VL53L0X_calc_dmax+0x206>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 801bbaa:	2300      	movs	r3, #0
 801bbac:	65fb      	str	r3, [r7, #92]	; 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 801bbae:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 801bbb0:	f7fe f9aa 	bl	8019f08 <VL53L0X_isqrt>
 801bbb4:	65f8      	str	r0, [r7, #92]	; 0x5c

	*pdmax_mm = dmaxDark;
 801bbb6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801bbb8:	693a      	ldr	r2, [r7, #16]
 801bbba:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 801bbbc:	693a      	ldr	r2, [r7, #16]
 801bbbe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801bbc0:	429a      	cmp	r2, r3
 801bbc2:	d902      	bls.n	801bbca <VL53L0X_calc_dmax+0x222>
		*pdmax_mm = dmaxAmbient;
 801bbc4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801bbc6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801bbc8:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 801bbca:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
}
 801bbce:	4618      	mov	r0, r3
 801bbd0:	3768      	adds	r7, #104	; 0x68
 801bbd2:	46bd      	mov	sp, r7
 801bbd4:	bd80      	pop	{r7, pc}
 801bbd6:	bf00      	nop
 801bbd8:	fff00000 	.word	0xfff00000
 801bbdc:	10624dd3 	.word	0x10624dd3

0801bbe0 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 801bbe0:	b580      	push	{r7, lr}
 801bbe2:	b0b4      	sub	sp, #208	; 0xd0
 801bbe4:	af04      	add	r7, sp, #16
 801bbe6:	60f8      	str	r0, [r7, #12]
 801bbe8:	60b9      	str	r1, [r7, #8]
 801bbea:	607a      	str	r2, [r7, #4]
 801bbec:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 801bbee:	f44f 7348 	mov.w	r3, #800	; 0x320
 801bbf2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 801bbf6:	f44f 7316 	mov.w	r3, #600	; 0x258
 801bbfa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs	= 0x00190000; /* 25ms */
 801bbfe:	f44f 13c8 	mov.w	r3, #1638400	; 0x190000
 801bc02:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 801bc06:	f241 235c 	movw	r3, #4700	; 0x125c
 801bc0a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 801bc0e:	4b9e      	ldr	r3, [pc, #632]	; (801be88 <VL53L0X_calc_sigma_estimate+0x2a8>)
 801bc10:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 801bc14:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 801bc18:	67fb      	str	r3, [r7, #124]	; 0x7c
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 801bc1a:	f04f 4270 	mov.w	r2, #4026531840	; 0xf0000000
 801bc1e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801bc22:	fbb2 f3f3 	udiv	r3, r2, r3
 801bc26:	67bb      	str	r3, [r7, #120]	; 0x78
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 801bc28:	4b98      	ldr	r3, [pc, #608]	; (801be8c <VL53L0X_calc_sigma_estimate+0x2ac>)
 801bc2a:	677b      	str	r3, [r7, #116]	; 0x74
	const uint32_t c16BitRoundingParam		= 0x00008000;
 801bc2c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801bc30:	673b      	str	r3, [r7, #112]	; 0x70
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 801bc32:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 801bc36:	66fb      	str	r3, [r7, #108]	; 0x6c
	const uint32_t cPllPeriod_ps			= 1655;
 801bc38:	f240 6377 	movw	r3, #1655	; 0x677
 801bc3c:	66bb      	str	r3, [r7, #104]	; 0x68
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801bc3e:	2300      	movs	r3, #0
 801bc40:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 801bc44:	68fb      	ldr	r3, [r7, #12]
 801bc46:	6a1b      	ldr	r3, [r3, #32]
 801bc48:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 801bc4a:	68bb      	ldr	r3, [r7, #8]
 801bc4c:	691b      	ldr	r3, [r3, #16]
 801bc4e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801bc52:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 801bc56:	0c1b      	lsrs	r3, r3, #16
 801bc58:	667b      	str	r3, [r7, #100]	; 0x64

	correctedSignalRate_mcps =
 801bc5a:	68bb      	ldr	r3, [r7, #8]
 801bc5c:	68db      	ldr	r3, [r3, #12]
 801bc5e:	663b      	str	r3, [r7, #96]	; 0x60
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 801bc60:	f107 0310 	add.w	r3, r7, #16
 801bc64:	461a      	mov	r2, r3
 801bc66:	68b9      	ldr	r1, [r7, #8]
 801bc68:	68f8      	ldr	r0, [r7, #12]
 801bc6a:	f7ff fe78 	bl	801b95e <VL53L0X_get_total_signal_rate>
 801bc6e:	4603      	mov	r3, r0
 801bc70:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 801bc74:	f107 0314 	add.w	r3, r7, #20
 801bc78:	461a      	mov	r2, r3
 801bc7a:	68b9      	ldr	r1, [r7, #8]
 801bc7c:	68f8      	ldr	r0, [r7, #12]
 801bc7e:	f7ff fe3f 	bl	801b900 <VL53L0X_get_total_xtalk_rate>
 801bc82:	4603      	mov	r3, r0
 801bc84:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 801bc88:	693b      	ldr	r3, [r7, #16]
 801bc8a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801bc8e:	fb02 f303 	mul.w	r3, r2, r3
 801bc92:	65fb      	str	r3, [r7, #92]	; 0x5c
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 801bc94:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801bc96:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 801bc9a:	0c1b      	lsrs	r3, r3, #16
 801bc9c:	65fb      	str	r3, [r7, #92]	; 0x5c

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 801bc9e:	697b      	ldr	r3, [r7, #20]
 801bca0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801bca4:	fb02 f303 	mul.w	r3, r2, r3
 801bca8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 801bcac:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 801bcb0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801bcb2:	429a      	cmp	r2, r3
 801bcb4:	d902      	bls.n	801bcbc <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 801bcb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801bcb8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 801bcbc:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 801bcc0:	2b00      	cmp	r3, #0
 801bcc2:	d168      	bne.n	801bd96 <VL53L0X_calc_sigma_estimate+0x1b6>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 801bcc4:	68fb      	ldr	r3, [r7, #12]
 801bcc6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 801bcca:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 801bcce:	68fb      	ldr	r3, [r7, #12]
 801bcd0:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 801bcd4:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 801bcd8:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 801bcdc:	461a      	mov	r2, r3
 801bcde:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 801bce2:	68f8      	ldr	r0, [r7, #12]
 801bce4:	f7fe feb4 	bl	801aa50 <VL53L0X_calc_timeout_mclks>
 801bce8:	6578      	str	r0, [r7, #84]	; 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 801bcea:	68fb      	ldr	r3, [r7, #12]
 801bcec:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 801bcf0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 801bcf4:	68fb      	ldr	r3, [r7, #12]
 801bcf6:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
 801bcfa:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 801bcfe:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 801bd02:	461a      	mov	r2, r3
 801bd04:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 801bd08:	68f8      	ldr	r0, [r7, #12]
 801bd0a:	f7fe fea1 	bl	801aa50 <VL53L0X_calc_timeout_mclks>
 801bd0e:	64f8      	str	r0, [r7, #76]	; 0x4c
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 801bd10:	2303      	movs	r3, #3
 801bd12:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		if (finalRangeVcselPCLKS == 8)
 801bd16:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 801bd1a:	2b08      	cmp	r3, #8
 801bd1c:	d102      	bne.n	801bd24 <VL53L0X_calc_sigma_estimate+0x144>
			vcselWidth = 2;
 801bd1e:	2302      	movs	r3, #2
 801bd20:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 801bd24:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801bd26:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801bd28:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 801bd2a:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 801bd2e:	fb02 f303 	mul.w	r3, r2, r3
 801bd32:	02db      	lsls	r3, r3, #11
 801bd34:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 801bd38:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801bd3c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 801bd40:	4a53      	ldr	r2, [pc, #332]	; (801be90 <VL53L0X_calc_sigma_estimate+0x2b0>)
 801bd42:	fba2 2303 	umull	r2, r3, r2, r3
 801bd46:	099b      	lsrs	r3, r3, #6
 801bd48:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us *= cPllPeriod_ps;
 801bd4c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801bd50:	6eba      	ldr	r2, [r7, #104]	; 0x68
 801bd52:	fb02 f303 	mul.w	r3, r2, r3
 801bd56:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 801bd5a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801bd5e:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 801bd62:	4a4b      	ldr	r2, [pc, #300]	; (801be90 <VL53L0X_calc_sigma_estimate+0x2b0>)
 801bd64:	fba2 2303 	umull	r2, r3, r2, r3
 801bd68:	099b      	lsrs	r3, r3, #6
 801bd6a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 801bd6e:	693b      	ldr	r3, [r7, #16]
 801bd70:	3380      	adds	r3, #128	; 0x80
 801bd72:	0a1b      	lsrs	r3, r3, #8
 801bd74:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 801bd76:	693a      	ldr	r2, [r7, #16]
 801bd78:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801bd7c:	fb02 f303 	mul.w	r3, r2, r3
 801bd80:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 801bd84:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801bd88:	3380      	adds	r3, #128	; 0x80
 801bd8a:	0a1b      	lsrs	r3, r3, #8
 801bd8c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 801bd90:	693b      	ldr	r3, [r7, #16]
 801bd92:	021b      	lsls	r3, r3, #8
 801bd94:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 801bd96:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 801bd9a:	2b00      	cmp	r3, #0
 801bd9c:	d002      	beq.n	801bda4 <VL53L0X_calc_sigma_estimate+0x1c4>
		LOG_FUNCTION_END(Status);
		return Status;
 801bd9e:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 801bda2:	e15e      	b.n	801c062 <VL53L0X_calc_sigma_estimate+0x482>
	}

	if (peakSignalRate_kcps == 0) {
 801bda4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801bda6:	2b00      	cmp	r3, #0
 801bda8:	d10c      	bne.n	801bdc4 <VL53L0X_calc_sigma_estimate+0x1e4>
		*pSigmaEstimate = cSigmaEstMax;
 801bdaa:	687b      	ldr	r3, [r7, #4]
 801bdac:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 801bdb0:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 801bdb2:	68fb      	ldr	r3, [r7, #12]
 801bdb4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 801bdb8:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		*pDmax_mm = 0;
 801bdbc:	683b      	ldr	r3, [r7, #0]
 801bdbe:	2200      	movs	r2, #0
 801bdc0:	601a      	str	r2, [r3, #0]
 801bdc2:	e14c      	b.n	801c05e <VL53L0X_calc_sigma_estimate+0x47e>
	} else {
		if (vcselTotalEventsRtn < 1)
 801bdc4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801bdc8:	2b00      	cmp	r3, #0
 801bdca:	d102      	bne.n	801bdd2 <VL53L0X_calc_sigma_estimate+0x1f2>
			vcselTotalEventsRtn = 1;
 801bdcc:	2301      	movs	r3, #1
 801bdce:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 801bdd2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801bdd6:	64bb      	str	r3, [r7, #72]	; 0x48

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 801bdd8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801bdda:	041a      	lsls	r2, r3, #16
 801bddc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801bdde:	fbb2 f3f3 	udiv	r3, r2, r3
 801bde2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 801bde6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 801bdea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801bdec:	429a      	cmp	r2, r3
 801bdee:	d902      	bls.n	801bdf6 <VL53L0X_calc_sigma_estimate+0x216>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 801bdf0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801bdf2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 801bdf6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 801bdfa:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 801bdfe:	fb02 f303 	mul.w	r3, r2, r3
 801be02:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 801be06:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 801be0a:	4613      	mov	r3, r2
 801be0c:	005b      	lsls	r3, r3, #1
 801be0e:	4413      	add	r3, r2
 801be10:	009b      	lsls	r3, r3, #2
 801be12:	4618      	mov	r0, r3
 801be14:	f7fe f878 	bl	8019f08 <VL53L0X_isqrt>
 801be18:	4603      	mov	r3, r0
 801be1a:	005b      	lsls	r3, r3, #1
 801be1c:	647b      	str	r3, [r7, #68]	; 0x44

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 801be1e:	68bb      	ldr	r3, [r7, #8]
 801be20:	891b      	ldrh	r3, [r3, #8]
 801be22:	461a      	mov	r2, r3
 801be24:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801be26:	fb02 f303 	mul.w	r3, r2, r3
 801be2a:	643b      	str	r3, [r7, #64]	; 0x40
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 801be2c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801be2e:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 801be30:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 801be34:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 801be36:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 801be38:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 801be3c:	4a14      	ldr	r2, [pc, #80]	; (801be90 <VL53L0X_calc_sigma_estimate+0x2b0>)
 801be3e:	fba2 2303 	umull	r2, r3, r2, r3
 801be42:	099b      	lsrs	r3, r3, #6
 801be44:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 801be46:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801be48:	041b      	lsls	r3, r3, #16
 801be4a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 801be4e:	4a10      	ldr	r2, [pc, #64]	; (801be90 <VL53L0X_calc_sigma_estimate+0x2b0>)
 801be50:	fba2 2303 	umull	r2, r3, r2, r3
 801be54:	099b      	lsrs	r3, r3, #6
 801be56:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 801be58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801be5a:	021b      	lsls	r3, r3, #8
 801be5c:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 801be5e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801be60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801be62:	fbb2 f3f3 	udiv	r3, r2, r3
 801be66:	2b00      	cmp	r3, #0
 801be68:	bfb8      	it	lt
 801be6a:	425b      	neglt	r3, r3
 801be6c:	637b      	str	r3, [r7, #52]	; 0x34

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 801be6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801be70:	021b      	lsls	r3, r3, #8
 801be72:	637b      	str	r3, [r7, #52]	; 0x34

		if(pRangingMeasurementData->RangeStatus != 0){
 801be74:	68bb      	ldr	r3, [r7, #8]
 801be76:	7e1b      	ldrb	r3, [r3, #24]
 801be78:	2b00      	cmp	r3, #0
 801be7a:	d00b      	beq.n	801be94 <VL53L0X_calc_sigma_estimate+0x2b4>
			pwMult = 1 << 16;
 801be7c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 801be80:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 801be84:	e033      	b.n	801beee <VL53L0X_calc_sigma_estimate+0x30e>
 801be86:	bf00      	nop
 801be88:	028f87ae 	.word	0x028f87ae
 801be8c:	0006999a 	.word	0x0006999a
 801be90:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 801be94:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801be96:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 801be9a:	fbb2 f3f3 	udiv	r3, r2, r3
 801be9e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
			 * values are small enough such that32 bits will not be
			 * exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 801bea2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801bea4:	f5c3 3280 	rsb	r2, r3, #65536	; 0x10000
 801bea8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801beac:	fb02 f303 	mul.w	r3, r2, r3
 801beb0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 801beb4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 801beb8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801beba:	4413      	add	r3, r2
 801bebc:	0c1b      	lsrs	r3, r3, #16
 801bebe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 801bec2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801bec6:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 801beca:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * At this point the value will be 1.xx, therefore if we square
			 * the value this will exceed 32 bits. To address this perform
			 * a single shift to the right before the multiplication.
			 */
			pwMult >>= 1;
 801bece:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801bed2:	085b      	lsrs	r3, r3, #1
 801bed4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 801bed8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801bedc:	fb03 f303 	mul.w	r3, r3, r3
 801bee0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 801bee4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801bee8:	0b9b      	lsrs	r3, r3, #14
 801beea:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 801beee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801bef2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801bef4:	fb02 f303 	mul.w	r3, r2, r3
 801bef8:	633b      	str	r3, [r7, #48]	; 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 801befa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801befc:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 801bf00:	0c1b      	lsrs	r3, r3, #16
 801bf02:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 801bf04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bf06:	fb03 f303 	mul.w	r3, r3, r3
 801bf0a:	633b      	str	r3, [r7, #48]	; 0x30

		sqr2 = sigmaEstimateP2;
 801bf0c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 801bf10:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 801bf12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801bf14:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 801bf18:	0c1b      	lsrs	r3, r3, #16
 801bf1a:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 801bf1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801bf1e:	fb03 f303 	mul.w	r3, r3, r3
 801bf22:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 801bf24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801bf26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801bf28:	4413      	add	r3, r2
 801bf2a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 801bf2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801bf2e:	f7fd ffeb 	bl	8019f08 <VL53L0X_isqrt>
 801bf32:	6278      	str	r0, [r7, #36]	; 0x24

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 801bf34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bf36:	041b      	lsls	r3, r3, #16
 801bf38:	627b      	str	r3, [r7, #36]	; 0x24
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 801bf3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bf3c:	3332      	adds	r3, #50	; 0x32
 801bf3e:	4a4b      	ldr	r2, [pc, #300]	; (801c06c <VL53L0X_calc_sigma_estimate+0x48c>)
 801bf40:	fba2 2303 	umull	r2, r3, r2, r3
 801bf44:	095a      	lsrs	r2, r3, #5
 801bf46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801bf48:	fbb2 f3f3 	udiv	r3, r2, r3
 801bf4c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 801bf50:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 801bf54:	f640 32b5 	movw	r2, #2997	; 0xbb5
 801bf58:	fb02 f303 	mul.w	r3, r2, r3
 801bf5c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 801bf60:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 801bf64:	f241 3388 	movw	r3, #5000	; 0x1388
 801bf68:	4413      	add	r3, r2
 801bf6a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		sigmaEstRtn		 /= 10000;
 801bf6e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 801bf72:	4a3f      	ldr	r2, [pc, #252]	; (801c070 <VL53L0X_calc_sigma_estimate+0x490>)
 801bf74:	fba2 2303 	umull	r2, r3, r2, r3
 801bf78:	0b5b      	lsrs	r3, r3, #13
 801bf7a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 801bf7e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 801bf82:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801bf84:	429a      	cmp	r2, r3
 801bf86:	d902      	bls.n	801bf8e <VL53L0X_calc_sigma_estimate+0x3ae>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 801bf88:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801bf8a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 801bf8e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 801bf92:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 801bf96:	4413      	add	r3, r2
 801bf98:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 801bf9c:	4a35      	ldr	r2, [pc, #212]	; (801c074 <VL53L0X_calc_sigma_estimate+0x494>)
 801bf9e:	fba2 2303 	umull	r2, r3, r2, r3
 801bfa2:	099b      	lsrs	r3, r3, #6
 801bfa4:	623b      	str	r3, [r7, #32]
		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 801bfa6:	6a3b      	ldr	r3, [r7, #32]
 801bfa8:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 801bfaa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 801bfae:	441a      	add	r2, r3
 801bfb0:	6a3b      	ldr	r3, [r7, #32]
 801bfb2:	fbb2 f3f3 	udiv	r3, r2, r3
 801bfb6:	4618      	mov	r0, r3
 801bfb8:	f7fd ffa6 	bl	8019f08 <VL53L0X_isqrt>
 801bfbc:	61f8      	str	r0, [r7, #28]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 801bfbe:	69fb      	ldr	r3, [r7, #28]
 801bfc0:	021b      	lsls	r3, r3, #8
 801bfc2:	61fb      	str	r3, [r7, #28]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 801bfc4:	69fb      	ldr	r3, [r7, #28]
 801bfc6:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 801bfca:	4a2a      	ldr	r2, [pc, #168]	; (801c074 <VL53L0X_calc_sigma_estimate+0x494>)
 801bfcc:	fba2 2303 	umull	r2, r3, r2, r3
 801bfd0:	099b      	lsrs	r3, r3, #6
 801bfd2:	61fb      	str	r3, [r7, #28]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 801bfd4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 801bfd8:	fb03 f303 	mul.w	r3, r3, r3
 801bfdc:	633b      	str	r3, [r7, #48]	; 0x30
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 801bfde:	69fb      	ldr	r3, [r7, #28]
 801bfe0:	fb03 f303 	mul.w	r3, r3, r3
 801bfe4:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 801bfe6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801bfe8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801bfea:	4413      	add	r3, r2
 801bfec:	4618      	mov	r0, r3
 801bfee:	f7fd ff8b 	bl	8019f08 <VL53L0X_isqrt>
 801bff2:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 801bff4:	69bb      	ldr	r3, [r7, #24]
 801bff6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801bffa:	fb02 f303 	mul.w	r3, r2, r3
 801bffe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 801c002:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801c004:	2b00      	cmp	r3, #0
 801c006:	d009      	beq.n	801c01c <VL53L0X_calc_sigma_estimate+0x43c>
 801c008:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801c00c:	2b00      	cmp	r3, #0
 801c00e:	d005      	beq.n	801c01c <VL53L0X_calc_sigma_estimate+0x43c>
 801c010:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 801c014:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 801c018:	429a      	cmp	r2, r3
 801c01a:	d903      	bls.n	801c024 <VL53L0X_calc_sigma_estimate+0x444>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 801c01c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 801c020:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 801c024:	687b      	ldr	r3, [r7, #4]
 801c026:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 801c02a:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 801c02c:	687b      	ldr	r3, [r7, #4]
 801c02e:	681a      	ldr	r2, [r3, #0]
 801c030:	68fb      	ldr	r3, [r7, #12]
 801c032:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		Status = VL53L0X_calc_dmax(
 801c036:	6939      	ldr	r1, [r7, #16]
 801c038:	683b      	ldr	r3, [r7, #0]
 801c03a:	9303      	str	r3, [sp, #12]
 801c03c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801c040:	9302      	str	r3, [sp, #8]
 801c042:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 801c046:	9301      	str	r3, [sp, #4]
 801c048:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801c04a:	9300      	str	r3, [sp, #0]
 801c04c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801c050:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801c052:	68f8      	ldr	r0, [r7, #12]
 801c054:	f7ff fca8 	bl	801b9a8 <VL53L0X_calc_dmax>
 801c058:	4603      	mov	r3, r0
 801c05a:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 801c05e:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
}
 801c062:	4618      	mov	r0, r3
 801c064:	37c0      	adds	r7, #192	; 0xc0
 801c066:	46bd      	mov	sp, r7
 801c068:	bd80      	pop	{r7, pc}
 801c06a:	bf00      	nop
 801c06c:	51eb851f 	.word	0x51eb851f
 801c070:	d1b71759 	.word	0xd1b71759
 801c074:	10624dd3 	.word	0x10624dd3

0801c078 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 801c078:	b580      	push	{r7, lr}
 801c07a:	b090      	sub	sp, #64	; 0x40
 801c07c:	af00      	add	r7, sp, #0
 801c07e:	60f8      	str	r0, [r7, #12]
 801c080:	607a      	str	r2, [r7, #4]
 801c082:	461a      	mov	r2, r3
 801c084:	460b      	mov	r3, r1
 801c086:	72fb      	strb	r3, [r7, #11]
 801c088:	4613      	mov	r3, r2
 801c08a:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801c08c:	2300      	movs	r3, #0
 801c08e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 801c092:	2300      	movs	r3, #0
 801c094:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	uint8_t SignalRefClipflag = 0;
 801c098:	2300      	movs	r3, #0
 801c09a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 801c09e:	2300      	movs	r3, #0
 801c0a0:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 801c0a4:	2300      	movs	r3, #0
 801c0a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 801c0aa:	2300      	movs	r3, #0
 801c0ac:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 801c0b0:	2300      	movs	r3, #0
 801c0b2:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 801c0b6:	2300      	movs	r3, #0
 801c0b8:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 801c0bc:	2300      	movs	r3, #0
 801c0be:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	uint16_t tmpWord = 0;
 801c0c2:	2300      	movs	r3, #0
 801c0c4:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 801c0c6:	2300      	movs	r3, #0
 801c0c8:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 801c0ca:	7afb      	ldrb	r3, [r7, #11]
 801c0cc:	10db      	asrs	r3, r3, #3
 801c0ce:	b2db      	uxtb	r3, r3
 801c0d0:	f003 030f 	and.w	r3, r3, #15
 801c0d4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

	if (DeviceRangeStatusInternal == 0 ||
 801c0d8:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 801c0dc:	2b00      	cmp	r3, #0
 801c0de:	d017      	beq.n	801c110 <VL53L0X_get_pal_range_status+0x98>
 801c0e0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 801c0e4:	2b05      	cmp	r3, #5
 801c0e6:	d013      	beq.n	801c110 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 801c0e8:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 801c0ec:	2b07      	cmp	r3, #7
 801c0ee:	d00f      	beq.n	801c110 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 801c0f0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 801c0f4:	2b0c      	cmp	r3, #12
 801c0f6:	d00b      	beq.n	801c110 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 801c0f8:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 801c0fc:	2b0d      	cmp	r3, #13
 801c0fe:	d007      	beq.n	801c110 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 801c100:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 801c104:	2b0e      	cmp	r3, #14
 801c106:	d003      	beq.n	801c110 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 801c108:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 801c10c:	2b0f      	cmp	r3, #15
 801c10e:	d103      	bne.n	801c118 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 801c110:	2301      	movs	r3, #1
 801c112:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 801c116:	e002      	b.n	801c11e <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 801c118:	2300      	movs	r3, #0
 801c11a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 801c11e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 801c122:	2b00      	cmp	r3, #0
 801c124:	d109      	bne.n	801c13a <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 801c126:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 801c12a:	461a      	mov	r2, r3
 801c12c:	2100      	movs	r1, #0
 801c12e:	68f8      	ldr	r0, [r7, #12]
 801c130:	f7fc f9a8 	bl	8018484 <VL53L0X_GetLimitCheckEnable>
 801c134:	4603      	mov	r3, r0
 801c136:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 801c13a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 801c13e:	2b00      	cmp	r3, #0
 801c140:	d02e      	beq.n	801c1a0 <VL53L0X_get_pal_range_status+0x128>
 801c142:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 801c146:	2b00      	cmp	r3, #0
 801c148:	d12a      	bne.n	801c1a0 <VL53L0X_get_pal_range_status+0x128>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 801c14a:	f107 0310 	add.w	r3, r7, #16
 801c14e:	f107 0224 	add.w	r2, r7, #36	; 0x24
 801c152:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 801c154:	68f8      	ldr	r0, [r7, #12]
 801c156:	f7ff fd43 	bl	801bbe0 <VL53L0X_calc_sigma_estimate>
 801c15a:	4603      	mov	r3, r0
 801c15c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 801c160:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 801c164:	2b00      	cmp	r3, #0
 801c166:	d103      	bne.n	801c170 <VL53L0X_get_pal_range_status+0xf8>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 801c168:	693b      	ldr	r3, [r7, #16]
 801c16a:	b29a      	uxth	r2, r3
 801c16c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801c16e:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 801c170:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 801c174:	2b00      	cmp	r3, #0
 801c176:	d113      	bne.n	801c1a0 <VL53L0X_get_pal_range_status+0x128>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 801c178:	f107 0320 	add.w	r3, r7, #32
 801c17c:	461a      	mov	r2, r3
 801c17e:	2100      	movs	r1, #0
 801c180:	68f8      	ldr	r0, [r7, #12]
 801c182:	f7fc fa05 	bl	8018590 <VL53L0X_GetLimitCheckValue>
 801c186:	4603      	mov	r3, r0
 801c188:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 801c18c:	6a3b      	ldr	r3, [r7, #32]
 801c18e:	2b00      	cmp	r3, #0
 801c190:	d006      	beq.n	801c1a0 <VL53L0X_get_pal_range_status+0x128>
				(SigmaEstimate > SigmaLimitValue))
 801c192:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801c194:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 801c196:	429a      	cmp	r2, r3
 801c198:	d902      	bls.n	801c1a0 <VL53L0X_get_pal_range_status+0x128>
					/* Limit Fail */
					SigmaLimitflag = 1;
 801c19a:	2301      	movs	r3, #1
 801c19c:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 801c1a0:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 801c1a4:	2b00      	cmp	r3, #0
 801c1a6:	d109      	bne.n	801c1bc <VL53L0X_get_pal_range_status+0x144>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 801c1a8:	f107 0329 	add.w	r3, r7, #41	; 0x29
 801c1ac:	461a      	mov	r2, r3
 801c1ae:	2102      	movs	r1, #2
 801c1b0:	68f8      	ldr	r0, [r7, #12]
 801c1b2:	f7fc f967 	bl	8018484 <VL53L0X_GetLimitCheckEnable>
 801c1b6:	4603      	mov	r3, r0
 801c1b8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 801c1bc:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 801c1c0:	2b00      	cmp	r3, #0
 801c1c2:	d044      	beq.n	801c24e <VL53L0X_get_pal_range_status+0x1d6>
 801c1c4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 801c1c8:	2b00      	cmp	r3, #0
 801c1ca:	d140      	bne.n	801c24e <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 801c1cc:	f107 031c 	add.w	r3, r7, #28
 801c1d0:	461a      	mov	r2, r3
 801c1d2:	2102      	movs	r1, #2
 801c1d4:	68f8      	ldr	r0, [r7, #12]
 801c1d6:	f7fc f9db 	bl	8018590 <VL53L0X_GetLimitCheckValue>
 801c1da:	4603      	mov	r3, r0
 801c1dc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 801c1e0:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 801c1e4:	2b00      	cmp	r3, #0
 801c1e6:	d107      	bne.n	801c1f8 <VL53L0X_get_pal_range_status+0x180>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 801c1e8:	2201      	movs	r2, #1
 801c1ea:	21ff      	movs	r1, #255	; 0xff
 801c1ec:	68f8      	ldr	r0, [r7, #12]
 801c1ee:	f000 f9bb 	bl	801c568 <VL53L0X_WrByte>
 801c1f2:	4603      	mov	r3, r0
 801c1f4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 801c1f8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 801c1fc:	2b00      	cmp	r3, #0
 801c1fe:	d109      	bne.n	801c214 <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_RdWord(Dev,
 801c200:	f107 0316 	add.w	r3, r7, #22
 801c204:	461a      	mov	r2, r3
 801c206:	21b6      	movs	r1, #182	; 0xb6
 801c208:	68f8      	ldr	r0, [r7, #12]
 801c20a:	f000 fa59 	bl	801c6c0 <VL53L0X_RdWord>
 801c20e:	4603      	mov	r3, r0
 801c210:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 801c214:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 801c218:	2b00      	cmp	r3, #0
 801c21a:	d107      	bne.n	801c22c <VL53L0X_get_pal_range_status+0x1b4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 801c21c:	2200      	movs	r2, #0
 801c21e:	21ff      	movs	r1, #255	; 0xff
 801c220:	68f8      	ldr	r0, [r7, #12]
 801c222:	f000 f9a1 	bl	801c568 <VL53L0X_WrByte>
 801c226:	4603      	mov	r3, r0
 801c228:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 801c22c:	8afb      	ldrh	r3, [r7, #22]
 801c22e:	025b      	lsls	r3, r3, #9
 801c230:	62fb      	str	r3, [r7, #44]	; 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 801c232:	68fb      	ldr	r3, [r7, #12]
 801c234:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801c236:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148

		if ((SignalRefClipValue > 0) &&
 801c23a:	69fb      	ldr	r3, [r7, #28]
 801c23c:	2b00      	cmp	r3, #0
 801c23e:	d006      	beq.n	801c24e <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 801c240:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 801c242:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801c244:	429a      	cmp	r2, r3
 801c246:	d902      	bls.n	801c24e <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 801c248:	2301      	movs	r3, #1
 801c24a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 801c24e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 801c252:	2b00      	cmp	r3, #0
 801c254:	d109      	bne.n	801c26a <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 801c256:	f107 0328 	add.w	r3, r7, #40	; 0x28
 801c25a:	461a      	mov	r2, r3
 801c25c:	2103      	movs	r1, #3
 801c25e:	68f8      	ldr	r0, [r7, #12]
 801c260:	f7fc f910 	bl	8018484 <VL53L0X_GetLimitCheckEnable>
 801c264:	4603      	mov	r3, r0
 801c266:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 801c26a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801c26e:	2b00      	cmp	r3, #0
 801c270:	d023      	beq.n	801c2ba <VL53L0X_get_pal_range_status+0x242>
 801c272:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 801c276:	2b00      	cmp	r3, #0
 801c278:	d11f      	bne.n	801c2ba <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 801c27a:	893b      	ldrh	r3, [r7, #8]
 801c27c:	2b00      	cmp	r3, #0
 801c27e:	d102      	bne.n	801c286 <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 801c280:	2300      	movs	r3, #0
 801c282:	637b      	str	r3, [r7, #52]	; 0x34
 801c284:	e005      	b.n	801c292 <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 801c286:	687b      	ldr	r3, [r7, #4]
 801c288:	021a      	lsls	r2, r3, #8
 801c28a:	893b      	ldrh	r3, [r7, #8]
 801c28c:	fbb2 f3f3 	udiv	r3, r2, r3
 801c290:	637b      	str	r3, [r7, #52]	; 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 801c292:	f107 0318 	add.w	r3, r7, #24
 801c296:	461a      	mov	r2, r3
 801c298:	2103      	movs	r1, #3
 801c29a:	68f8      	ldr	r0, [r7, #12]
 801c29c:	f7fc f978 	bl	8018590 <VL53L0X_GetLimitCheckValue>
 801c2a0:	4603      	mov	r3, r0
 801c2a2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 801c2a6:	69bb      	ldr	r3, [r7, #24]
 801c2a8:	2b00      	cmp	r3, #0
 801c2aa:	d006      	beq.n	801c2ba <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 801c2ac:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 801c2ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801c2b0:	429a      	cmp	r2, r3
 801c2b2:	d202      	bcs.n	801c2ba <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 801c2b4:	2301      	movs	r3, #1
 801c2b6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 801c2ba:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 801c2be:	2b00      	cmp	r3, #0
 801c2c0:	d14a      	bne.n	801c358 <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 801c2c2:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 801c2c6:	2b01      	cmp	r3, #1
 801c2c8:	d103      	bne.n	801c2d2 <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 801c2ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801c2cc:	22ff      	movs	r2, #255	; 0xff
 801c2ce:	701a      	strb	r2, [r3, #0]
 801c2d0:	e042      	b.n	801c358 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 801c2d2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 801c2d6:	2b01      	cmp	r3, #1
 801c2d8:	d007      	beq.n	801c2ea <VL53L0X_get_pal_range_status+0x272>
 801c2da:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 801c2de:	2b02      	cmp	r3, #2
 801c2e0:	d003      	beq.n	801c2ea <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 801c2e2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 801c2e6:	2b03      	cmp	r3, #3
 801c2e8:	d103      	bne.n	801c2f2 <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 801c2ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801c2ec:	2205      	movs	r2, #5
 801c2ee:	701a      	strb	r2, [r3, #0]
 801c2f0:	e032      	b.n	801c358 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 801c2f2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 801c2f6:	2b06      	cmp	r3, #6
 801c2f8:	d003      	beq.n	801c302 <VL53L0X_get_pal_range_status+0x28a>
 801c2fa:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 801c2fe:	2b09      	cmp	r3, #9
 801c300:	d103      	bne.n	801c30a <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 801c302:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801c304:	2204      	movs	r2, #4
 801c306:	701a      	strb	r2, [r3, #0]
 801c308:	e026      	b.n	801c358 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 801c30a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 801c30e:	2b08      	cmp	r3, #8
 801c310:	d007      	beq.n	801c322 <VL53L0X_get_pal_range_status+0x2aa>
 801c312:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 801c316:	2b0a      	cmp	r3, #10
 801c318:	d003      	beq.n	801c322 <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 801c31a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 801c31e:	2b01      	cmp	r3, #1
 801c320:	d103      	bne.n	801c32a <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 801c322:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801c324:	2203      	movs	r2, #3
 801c326:	701a      	strb	r2, [r3, #0]
 801c328:	e016      	b.n	801c358 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 801c32a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 801c32e:	2b04      	cmp	r3, #4
 801c330:	d003      	beq.n	801c33a <VL53L0X_get_pal_range_status+0x2c2>
 801c332:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 801c336:	2b01      	cmp	r3, #1
 801c338:	d103      	bne.n	801c342 <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 801c33a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801c33c:	2202      	movs	r2, #2
 801c33e:	701a      	strb	r2, [r3, #0]
 801c340:	e00a      	b.n	801c358 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 801c342:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 801c346:	2b01      	cmp	r3, #1
 801c348:	d103      	bne.n	801c352 <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 801c34a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801c34c:	2201      	movs	r2, #1
 801c34e:	701a      	strb	r2, [r3, #0]
 801c350:	e002      	b.n	801c358 <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 801c352:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801c354:	2200      	movs	r2, #0
 801c356:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 801c358:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801c35a:	781b      	ldrb	r3, [r3, #0]
 801c35c:	2b00      	cmp	r3, #0
 801c35e:	d102      	bne.n	801c366 <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 801c360:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801c362:	2200      	movs	r2, #0
 801c364:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 801c366:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 801c36a:	461a      	mov	r2, r3
 801c36c:	2101      	movs	r1, #1
 801c36e:	68f8      	ldr	r0, [r7, #12]
 801c370:	f7fc f888 	bl	8018484 <VL53L0X_GetLimitCheckEnable>
 801c374:	4603      	mov	r3, r0
 801c376:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 801c37a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 801c37e:	2b00      	cmp	r3, #0
 801c380:	d14f      	bne.n	801c422 <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 801c382:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 801c386:	2b00      	cmp	r3, #0
 801c388:	d003      	beq.n	801c392 <VL53L0X_get_pal_range_status+0x31a>
 801c38a:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 801c38e:	2b01      	cmp	r3, #1
 801c390:	d103      	bne.n	801c39a <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 801c392:	2301      	movs	r3, #1
 801c394:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801c398:	e002      	b.n	801c3a0 <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 801c39a:	2300      	movs	r3, #0
 801c39c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 801c3a0:	68fb      	ldr	r3, [r7, #12]
 801c3a2:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 801c3a6:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 801c3aa:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 801c3ae:	2b04      	cmp	r3, #4
 801c3b0:	d003      	beq.n	801c3ba <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 801c3b2:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 801c3b6:	2b00      	cmp	r3, #0
 801c3b8:	d103      	bne.n	801c3c2 <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 801c3ba:	2301      	movs	r3, #1
 801c3bc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801c3c0:	e002      	b.n	801c3c8 <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 801c3c2:	2300      	movs	r3, #0
 801c3c4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 801c3c8:	68fb      	ldr	r3, [r7, #12]
 801c3ca:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 801c3ce:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 801c3d2:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 801c3d6:	2b00      	cmp	r3, #0
 801c3d8:	d003      	beq.n	801c3e2 <VL53L0X_get_pal_range_status+0x36a>
 801c3da:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 801c3de:	2b01      	cmp	r3, #1
 801c3e0:	d103      	bne.n	801c3ea <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 801c3e2:	2301      	movs	r3, #1
 801c3e4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801c3e8:	e002      	b.n	801c3f0 <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 801c3ea:	2300      	movs	r3, #0
 801c3ec:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 801c3f0:	68fb      	ldr	r3, [r7, #12]
 801c3f2:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 801c3f6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 801c3fa:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801c3fe:	2b00      	cmp	r3, #0
 801c400:	d003      	beq.n	801c40a <VL53L0X_get_pal_range_status+0x392>
 801c402:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 801c406:	2b01      	cmp	r3, #1
 801c408:	d103      	bne.n	801c412 <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 801c40a:	2301      	movs	r3, #1
 801c40c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801c410:	e002      	b.n	801c418 <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 801c412:	2300      	movs	r3, #0
 801c414:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 801c418:	68fb      	ldr	r3, [r7, #12]
 801c41a:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 801c41e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 801c422:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f

}
 801c426:	4618      	mov	r0, r3
 801c428:	3740      	adds	r7, #64	; 0x40
 801c42a:	46bd      	mov	sp, r7
 801c42c:	bd80      	pop	{r7, pc}

0801c42e <_I2CWrite>:
#endif


uint8_t _I2CBuffer[64];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 801c42e:	b580      	push	{r7, lr}
 801c430:	b088      	sub	sp, #32
 801c432:	af02      	add	r7, sp, #8
 801c434:	60f8      	str	r0, [r7, #12]
 801c436:	60b9      	str	r1, [r7, #8]
 801c438:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 801c43a:	687b      	ldr	r3, [r7, #4]
 801c43c:	330a      	adds	r3, #10
 801c43e:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 801c440:	68fb      	ldr	r3, [r7, #12]
 801c442:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 801c446:	68fb      	ldr	r3, [r7, #12]
 801c448:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 801c44c:	b299      	uxth	r1, r3
 801c44e:	687b      	ldr	r3, [r7, #4]
 801c450:	b29a      	uxth	r2, r3
 801c452:	697b      	ldr	r3, [r7, #20]
 801c454:	9300      	str	r3, [sp, #0]
 801c456:	4613      	mov	r3, r2
 801c458:	68ba      	ldr	r2, [r7, #8]
 801c45a:	f7f0 fe93 	bl	800d184 <HAL_I2C_Master_Transmit>
 801c45e:	4603      	mov	r3, r0
 801c460:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 801c462:	693b      	ldr	r3, [r7, #16]
}
 801c464:	4618      	mov	r0, r3
 801c466:	3718      	adds	r7, #24
 801c468:	46bd      	mov	sp, r7
 801c46a:	bd80      	pop	{r7, pc}

0801c46c <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 801c46c:	b580      	push	{r7, lr}
 801c46e:	b088      	sub	sp, #32
 801c470:	af02      	add	r7, sp, #8
 801c472:	60f8      	str	r0, [r7, #12]
 801c474:	60b9      	str	r1, [r7, #8]
 801c476:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 801c478:	687b      	ldr	r3, [r7, #4]
 801c47a:	330a      	adds	r3, #10
 801c47c:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 801c47e:	68fb      	ldr	r3, [r7, #12]
 801c480:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 801c484:	68fb      	ldr	r3, [r7, #12]
 801c486:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 801c48a:	f043 0301 	orr.w	r3, r3, #1
 801c48e:	b2db      	uxtb	r3, r3
 801c490:	b299      	uxth	r1, r3
 801c492:	687b      	ldr	r3, [r7, #4]
 801c494:	b29a      	uxth	r2, r3
 801c496:	697b      	ldr	r3, [r7, #20]
 801c498:	9300      	str	r3, [sp, #0]
 801c49a:	4613      	mov	r3, r2
 801c49c:	68ba      	ldr	r2, [r7, #8]
 801c49e:	f7f0 ff65 	bl	800d36c <HAL_I2C_Master_Receive>
 801c4a2:	4603      	mov	r3, r0
 801c4a4:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 801c4a6:	693b      	ldr	r3, [r7, #16]
}
 801c4a8:	4618      	mov	r0, r3
 801c4aa:	3718      	adds	r7, #24
 801c4ac:	46bd      	mov	sp, r7
 801c4ae:	bd80      	pop	{r7, pc}

0801c4b0 <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 801c4b0:	b580      	push	{r7, lr}
 801c4b2:	b086      	sub	sp, #24
 801c4b4:	af00      	add	r7, sp, #0
 801c4b6:	60f8      	str	r0, [r7, #12]
 801c4b8:	607a      	str	r2, [r7, #4]
 801c4ba:	603b      	str	r3, [r7, #0]
 801c4bc:	460b      	mov	r3, r1
 801c4be:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801c4c0:	2300      	movs	r3, #0
 801c4c2:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 801c4c4:	683b      	ldr	r3, [r7, #0]
 801c4c6:	2b3f      	cmp	r3, #63	; 0x3f
 801c4c8:	d902      	bls.n	801c4d0 <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 801c4ca:	f06f 0303 	mvn.w	r3, #3
 801c4ce:	e016      	b.n	801c4fe <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 801c4d0:	4a0d      	ldr	r2, [pc, #52]	; (801c508 <VL53L0X_WriteMulti+0x58>)
 801c4d2:	7afb      	ldrb	r3, [r7, #11]
 801c4d4:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 801c4d6:	683a      	ldr	r2, [r7, #0]
 801c4d8:	6879      	ldr	r1, [r7, #4]
 801c4da:	480c      	ldr	r0, [pc, #48]	; (801c50c <VL53L0X_WriteMulti+0x5c>)
 801c4dc:	f00c fefb 	bl	80292d6 <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 801c4e0:	683b      	ldr	r3, [r7, #0]
 801c4e2:	3301      	adds	r3, #1
 801c4e4:	461a      	mov	r2, r3
 801c4e6:	4908      	ldr	r1, [pc, #32]	; (801c508 <VL53L0X_WriteMulti+0x58>)
 801c4e8:	68f8      	ldr	r0, [r7, #12]
 801c4ea:	f7ff ffa0 	bl	801c42e <_I2CWrite>
 801c4ee:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 801c4f0:	693b      	ldr	r3, [r7, #16]
 801c4f2:	2b00      	cmp	r3, #0
 801c4f4:	d001      	beq.n	801c4fa <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 801c4f6:	23ec      	movs	r3, #236	; 0xec
 801c4f8:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 801c4fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801c4fe:	4618      	mov	r0, r3
 801c500:	3718      	adds	r7, #24
 801c502:	46bd      	mov	sp, r7
 801c504:	bd80      	pop	{r7, pc}
 801c506:	bf00      	nop
 801c508:	2400aee8 	.word	0x2400aee8
 801c50c:	2400aee9 	.word	0x2400aee9

0801c510 <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 801c510:	b580      	push	{r7, lr}
 801c512:	b086      	sub	sp, #24
 801c514:	af00      	add	r7, sp, #0
 801c516:	60f8      	str	r0, [r7, #12]
 801c518:	607a      	str	r2, [r7, #4]
 801c51a:	603b      	str	r3, [r7, #0]
 801c51c:	460b      	mov	r3, r1
 801c51e:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801c520:	2300      	movs	r3, #0
 801c522:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 801c524:	f107 030b 	add.w	r3, r7, #11
 801c528:	2201      	movs	r2, #1
 801c52a:	4619      	mov	r1, r3
 801c52c:	68f8      	ldr	r0, [r7, #12]
 801c52e:	f7ff ff7e 	bl	801c42e <_I2CWrite>
 801c532:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 801c534:	693b      	ldr	r3, [r7, #16]
 801c536:	2b00      	cmp	r3, #0
 801c538:	d002      	beq.n	801c540 <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 801c53a:	23ec      	movs	r3, #236	; 0xec
 801c53c:	75fb      	strb	r3, [r7, #23]
        goto done;
 801c53e:	e00c      	b.n	801c55a <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 801c540:	683a      	ldr	r2, [r7, #0]
 801c542:	6879      	ldr	r1, [r7, #4]
 801c544:	68f8      	ldr	r0, [r7, #12]
 801c546:	f7ff ff91 	bl	801c46c <_I2CRead>
 801c54a:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 801c54c:	693b      	ldr	r3, [r7, #16]
 801c54e:	2b00      	cmp	r3, #0
 801c550:	d002      	beq.n	801c558 <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 801c552:	23ec      	movs	r3, #236	; 0xec
 801c554:	75fb      	strb	r3, [r7, #23]
 801c556:	e000      	b.n	801c55a <VL53L0X_ReadMulti+0x4a>
    }
done:
 801c558:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 801c55a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801c55e:	4618      	mov	r0, r3
 801c560:	3718      	adds	r7, #24
 801c562:	46bd      	mov	sp, r7
 801c564:	bd80      	pop	{r7, pc}
	...

0801c568 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 801c568:	b580      	push	{r7, lr}
 801c56a:	b084      	sub	sp, #16
 801c56c:	af00      	add	r7, sp, #0
 801c56e:	6078      	str	r0, [r7, #4]
 801c570:	460b      	mov	r3, r1
 801c572:	70fb      	strb	r3, [r7, #3]
 801c574:	4613      	mov	r3, r2
 801c576:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801c578:	2300      	movs	r3, #0
 801c57a:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 801c57c:	4a0b      	ldr	r2, [pc, #44]	; (801c5ac <VL53L0X_WrByte+0x44>)
 801c57e:	78fb      	ldrb	r3, [r7, #3]
 801c580:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 801c582:	4a0a      	ldr	r2, [pc, #40]	; (801c5ac <VL53L0X_WrByte+0x44>)
 801c584:	78bb      	ldrb	r3, [r7, #2]
 801c586:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 801c588:	2202      	movs	r2, #2
 801c58a:	4908      	ldr	r1, [pc, #32]	; (801c5ac <VL53L0X_WrByte+0x44>)
 801c58c:	6878      	ldr	r0, [r7, #4]
 801c58e:	f7ff ff4e 	bl	801c42e <_I2CWrite>
 801c592:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 801c594:	68bb      	ldr	r3, [r7, #8]
 801c596:	2b00      	cmp	r3, #0
 801c598:	d001      	beq.n	801c59e <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 801c59a:	23ec      	movs	r3, #236	; 0xec
 801c59c:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 801c59e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801c5a2:	4618      	mov	r0, r3
 801c5a4:	3710      	adds	r7, #16
 801c5a6:	46bd      	mov	sp, r7
 801c5a8:	bd80      	pop	{r7, pc}
 801c5aa:	bf00      	nop
 801c5ac:	2400aee8 	.word	0x2400aee8

0801c5b0 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 801c5b0:	b580      	push	{r7, lr}
 801c5b2:	b084      	sub	sp, #16
 801c5b4:	af00      	add	r7, sp, #0
 801c5b6:	6078      	str	r0, [r7, #4]
 801c5b8:	460b      	mov	r3, r1
 801c5ba:	70fb      	strb	r3, [r7, #3]
 801c5bc:	4613      	mov	r3, r2
 801c5be:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801c5c0:	2300      	movs	r3, #0
 801c5c2:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 801c5c4:	4a0e      	ldr	r2, [pc, #56]	; (801c600 <VL53L0X_WrWord+0x50>)
 801c5c6:	78fb      	ldrb	r3, [r7, #3]
 801c5c8:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 801c5ca:	883b      	ldrh	r3, [r7, #0]
 801c5cc:	0a1b      	lsrs	r3, r3, #8
 801c5ce:	b29b      	uxth	r3, r3
 801c5d0:	b2da      	uxtb	r2, r3
 801c5d2:	4b0b      	ldr	r3, [pc, #44]	; (801c600 <VL53L0X_WrWord+0x50>)
 801c5d4:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 801c5d6:	883b      	ldrh	r3, [r7, #0]
 801c5d8:	b2da      	uxtb	r2, r3
 801c5da:	4b09      	ldr	r3, [pc, #36]	; (801c600 <VL53L0X_WrWord+0x50>)
 801c5dc:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 801c5de:	2203      	movs	r2, #3
 801c5e0:	4907      	ldr	r1, [pc, #28]	; (801c600 <VL53L0X_WrWord+0x50>)
 801c5e2:	6878      	ldr	r0, [r7, #4]
 801c5e4:	f7ff ff23 	bl	801c42e <_I2CWrite>
 801c5e8:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 801c5ea:	68bb      	ldr	r3, [r7, #8]
 801c5ec:	2b00      	cmp	r3, #0
 801c5ee:	d001      	beq.n	801c5f4 <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 801c5f0:	23ec      	movs	r3, #236	; 0xec
 801c5f2:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 801c5f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801c5f8:	4618      	mov	r0, r3
 801c5fa:	3710      	adds	r7, #16
 801c5fc:	46bd      	mov	sp, r7
 801c5fe:	bd80      	pop	{r7, pc}
 801c600:	2400aee8 	.word	0x2400aee8

0801c604 <VL53L0X_UpdateByte>:
    }
    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 801c604:	b580      	push	{r7, lr}
 801c606:	b084      	sub	sp, #16
 801c608:	af00      	add	r7, sp, #0
 801c60a:	6078      	str	r0, [r7, #4]
 801c60c:	4608      	mov	r0, r1
 801c60e:	4611      	mov	r1, r2
 801c610:	461a      	mov	r2, r3
 801c612:	4603      	mov	r3, r0
 801c614:	70fb      	strb	r3, [r7, #3]
 801c616:	460b      	mov	r3, r1
 801c618:	70bb      	strb	r3, [r7, #2]
 801c61a:	4613      	mov	r3, r2
 801c61c:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801c61e:	2300      	movs	r3, #0
 801c620:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 801c622:	f107 020e 	add.w	r2, r7, #14
 801c626:	78fb      	ldrb	r3, [r7, #3]
 801c628:	4619      	mov	r1, r3
 801c62a:	6878      	ldr	r0, [r7, #4]
 801c62c:	f000 f81e 	bl	801c66c <VL53L0X_RdByte>
 801c630:	4603      	mov	r3, r0
 801c632:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 801c634:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801c638:	2b00      	cmp	r3, #0
 801c63a:	d110      	bne.n	801c65e <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 801c63c:	7bba      	ldrb	r2, [r7, #14]
 801c63e:	78bb      	ldrb	r3, [r7, #2]
 801c640:	4013      	ands	r3, r2
 801c642:	b2da      	uxtb	r2, r3
 801c644:	787b      	ldrb	r3, [r7, #1]
 801c646:	4313      	orrs	r3, r2
 801c648:	b2db      	uxtb	r3, r3
 801c64a:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 801c64c:	7bba      	ldrb	r2, [r7, #14]
 801c64e:	78fb      	ldrb	r3, [r7, #3]
 801c650:	4619      	mov	r1, r3
 801c652:	6878      	ldr	r0, [r7, #4]
 801c654:	f7ff ff88 	bl	801c568 <VL53L0X_WrByte>
 801c658:	4603      	mov	r3, r0
 801c65a:	73fb      	strb	r3, [r7, #15]
 801c65c:	e000      	b.n	801c660 <VL53L0X_UpdateByte+0x5c>
        goto done;
 801c65e:	bf00      	nop
done:
    return Status;
 801c660:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801c664:	4618      	mov	r0, r3
 801c666:	3710      	adds	r7, #16
 801c668:	46bd      	mov	sp, r7
 801c66a:	bd80      	pop	{r7, pc}

0801c66c <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 801c66c:	b580      	push	{r7, lr}
 801c66e:	b086      	sub	sp, #24
 801c670:	af00      	add	r7, sp, #0
 801c672:	60f8      	str	r0, [r7, #12]
 801c674:	460b      	mov	r3, r1
 801c676:	607a      	str	r2, [r7, #4]
 801c678:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801c67a:	2300      	movs	r3, #0
 801c67c:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 801c67e:	f107 030b 	add.w	r3, r7, #11
 801c682:	2201      	movs	r2, #1
 801c684:	4619      	mov	r1, r3
 801c686:	68f8      	ldr	r0, [r7, #12]
 801c688:	f7ff fed1 	bl	801c42e <_I2CWrite>
 801c68c:	6138      	str	r0, [r7, #16]
    if( status_int ){
 801c68e:	693b      	ldr	r3, [r7, #16]
 801c690:	2b00      	cmp	r3, #0
 801c692:	d002      	beq.n	801c69a <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 801c694:	23ec      	movs	r3, #236	; 0xec
 801c696:	75fb      	strb	r3, [r7, #23]
        goto done;
 801c698:	e00c      	b.n	801c6b4 <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 801c69a:	2201      	movs	r2, #1
 801c69c:	6879      	ldr	r1, [r7, #4]
 801c69e:	68f8      	ldr	r0, [r7, #12]
 801c6a0:	f7ff fee4 	bl	801c46c <_I2CRead>
 801c6a4:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 801c6a6:	693b      	ldr	r3, [r7, #16]
 801c6a8:	2b00      	cmp	r3, #0
 801c6aa:	d002      	beq.n	801c6b2 <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 801c6ac:	23ec      	movs	r3, #236	; 0xec
 801c6ae:	75fb      	strb	r3, [r7, #23]
 801c6b0:	e000      	b.n	801c6b4 <VL53L0X_RdByte+0x48>
    }
done:
 801c6b2:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 801c6b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801c6b8:	4618      	mov	r0, r3
 801c6ba:	3718      	adds	r7, #24
 801c6bc:	46bd      	mov	sp, r7
 801c6be:	bd80      	pop	{r7, pc}

0801c6c0 <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 801c6c0:	b580      	push	{r7, lr}
 801c6c2:	b086      	sub	sp, #24
 801c6c4:	af00      	add	r7, sp, #0
 801c6c6:	60f8      	str	r0, [r7, #12]
 801c6c8:	460b      	mov	r3, r1
 801c6ca:	607a      	str	r2, [r7, #4]
 801c6cc:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801c6ce:	2300      	movs	r3, #0
 801c6d0:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 801c6d2:	f107 030b 	add.w	r3, r7, #11
 801c6d6:	2201      	movs	r2, #1
 801c6d8:	4619      	mov	r1, r3
 801c6da:	68f8      	ldr	r0, [r7, #12]
 801c6dc:	f7ff fea7 	bl	801c42e <_I2CWrite>
 801c6e0:	6138      	str	r0, [r7, #16]

    if( status_int ){
 801c6e2:	693b      	ldr	r3, [r7, #16]
 801c6e4:	2b00      	cmp	r3, #0
 801c6e6:	d002      	beq.n	801c6ee <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 801c6e8:	23ec      	movs	r3, #236	; 0xec
 801c6ea:	75fb      	strb	r3, [r7, #23]
        goto done;
 801c6ec:	e017      	b.n	801c71e <VL53L0X_RdWord+0x5e>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 801c6ee:	2202      	movs	r2, #2
 801c6f0:	490e      	ldr	r1, [pc, #56]	; (801c72c <VL53L0X_RdWord+0x6c>)
 801c6f2:	68f8      	ldr	r0, [r7, #12]
 801c6f4:	f7ff feba 	bl	801c46c <_I2CRead>
 801c6f8:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 801c6fa:	693b      	ldr	r3, [r7, #16]
 801c6fc:	2b00      	cmp	r3, #0
 801c6fe:	d002      	beq.n	801c706 <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 801c700:	23ec      	movs	r3, #236	; 0xec
 801c702:	75fb      	strb	r3, [r7, #23]
        goto done;
 801c704:	e00b      	b.n	801c71e <VL53L0X_RdWord+0x5e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 801c706:	4b09      	ldr	r3, [pc, #36]	; (801c72c <VL53L0X_RdWord+0x6c>)
 801c708:	781b      	ldrb	r3, [r3, #0]
 801c70a:	b29b      	uxth	r3, r3
 801c70c:	021b      	lsls	r3, r3, #8
 801c70e:	b29a      	uxth	r2, r3
 801c710:	4b06      	ldr	r3, [pc, #24]	; (801c72c <VL53L0X_RdWord+0x6c>)
 801c712:	785b      	ldrb	r3, [r3, #1]
 801c714:	b29b      	uxth	r3, r3
 801c716:	4413      	add	r3, r2
 801c718:	b29a      	uxth	r2, r3
 801c71a:	687b      	ldr	r3, [r7, #4]
 801c71c:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 801c71e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801c722:	4618      	mov	r0, r3
 801c724:	3718      	adds	r7, #24
 801c726:	46bd      	mov	sp, r7
 801c728:	bd80      	pop	{r7, pc}
 801c72a:	bf00      	nop
 801c72c:	2400aee8 	.word	0x2400aee8

0801c730 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 801c730:	b580      	push	{r7, lr}
 801c732:	b086      	sub	sp, #24
 801c734:	af00      	add	r7, sp, #0
 801c736:	60f8      	str	r0, [r7, #12]
 801c738:	460b      	mov	r3, r1
 801c73a:	607a      	str	r2, [r7, #4]
 801c73c:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801c73e:	2300      	movs	r3, #0
 801c740:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 801c742:	f107 030b 	add.w	r3, r7, #11
 801c746:	2201      	movs	r2, #1
 801c748:	4619      	mov	r1, r3
 801c74a:	68f8      	ldr	r0, [r7, #12]
 801c74c:	f7ff fe6f 	bl	801c42e <_I2CWrite>
 801c750:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 801c752:	693b      	ldr	r3, [r7, #16]
 801c754:	2b00      	cmp	r3, #0
 801c756:	d002      	beq.n	801c75e <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 801c758:	23ec      	movs	r3, #236	; 0xec
 801c75a:	75fb      	strb	r3, [r7, #23]
        goto done;
 801c75c:	e01b      	b.n	801c796 <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 801c75e:	2204      	movs	r2, #4
 801c760:	4910      	ldr	r1, [pc, #64]	; (801c7a4 <VL53L0X_RdDWord+0x74>)
 801c762:	68f8      	ldr	r0, [r7, #12]
 801c764:	f7ff fe82 	bl	801c46c <_I2CRead>
 801c768:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 801c76a:	693b      	ldr	r3, [r7, #16]
 801c76c:	2b00      	cmp	r3, #0
 801c76e:	d002      	beq.n	801c776 <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 801c770:	23ec      	movs	r3, #236	; 0xec
 801c772:	75fb      	strb	r3, [r7, #23]
        goto done;
 801c774:	e00f      	b.n	801c796 <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 801c776:	4b0b      	ldr	r3, [pc, #44]	; (801c7a4 <VL53L0X_RdDWord+0x74>)
 801c778:	781b      	ldrb	r3, [r3, #0]
 801c77a:	061a      	lsls	r2, r3, #24
 801c77c:	4b09      	ldr	r3, [pc, #36]	; (801c7a4 <VL53L0X_RdDWord+0x74>)
 801c77e:	785b      	ldrb	r3, [r3, #1]
 801c780:	041b      	lsls	r3, r3, #16
 801c782:	441a      	add	r2, r3
 801c784:	4b07      	ldr	r3, [pc, #28]	; (801c7a4 <VL53L0X_RdDWord+0x74>)
 801c786:	789b      	ldrb	r3, [r3, #2]
 801c788:	021b      	lsls	r3, r3, #8
 801c78a:	4413      	add	r3, r2
 801c78c:	4a05      	ldr	r2, [pc, #20]	; (801c7a4 <VL53L0X_RdDWord+0x74>)
 801c78e:	78d2      	ldrb	r2, [r2, #3]
 801c790:	441a      	add	r2, r3
 801c792:	687b      	ldr	r3, [r7, #4]
 801c794:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 801c796:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801c79a:	4618      	mov	r0, r3
 801c79c:	3718      	adds	r7, #24
 801c79e:	46bd      	mov	sp, r7
 801c7a0:	bd80      	pop	{r7, pc}
 801c7a2:	bf00      	nop
 801c7a4:	2400aee8 	.word	0x2400aee8

0801c7a8 <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 801c7a8:	b580      	push	{r7, lr}
 801c7aa:	b084      	sub	sp, #16
 801c7ac:	af00      	add	r7, sp, #0
 801c7ae:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 801c7b0:	2300      	movs	r3, #0
 801c7b2:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 801c7b4:	2002      	movs	r0, #2
 801c7b6:	f7ed fe81 	bl	800a4bc <HAL_Delay>
    return status;
 801c7ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801c7be:	4618      	mov	r0, r3
 801c7c0:	3710      	adds	r7, #16
 801c7c2:	46bd      	mov	sp, r7
 801c7c4:	bd80      	pop	{r7, pc}
	...

0801c7c8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 801c7c8:	b580      	push	{r7, lr}
 801c7ca:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 801c7cc:	4904      	ldr	r1, [pc, #16]	; (801c7e0 <MX_FATFS_Init+0x18>)
 801c7ce:	4805      	ldr	r0, [pc, #20]	; (801c7e4 <MX_FATFS_Init+0x1c>)
 801c7d0:	f003 f860 	bl	801f894 <FATFS_LinkDriver>
 801c7d4:	4603      	mov	r3, r0
 801c7d6:	461a      	mov	r2, r3
 801c7d8:	4b03      	ldr	r3, [pc, #12]	; (801c7e8 <MX_FATFS_Init+0x20>)
 801c7da:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 801c7dc:	bf00      	nop
 801c7de:	bd80      	pop	{r7, pc}
 801c7e0:	2400af2c 	.word	0x2400af2c
 801c7e4:	240007c4 	.word	0x240007c4
 801c7e8:	2400af28 	.word	0x2400af28

0801c7ec <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 801c7ec:	b480      	push	{r7}
 801c7ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 801c7f0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 801c7f2:	4618      	mov	r0, r3
 801c7f4:	46bd      	mov	sp, r7
 801c7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c7fa:	4770      	bx	lr

0801c7fc <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 801c7fc:	b580      	push	{r7, lr}
 801c7fe:	b082      	sub	sp, #8
 801c800:	af00      	add	r7, sp, #0
 801c802:	4603      	mov	r3, r0
 801c804:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv); // Replace with this line
 801c806:	79fb      	ldrb	r3, [r7, #7]
 801c808:	4618      	mov	r0, r3
 801c80a:	f000 f9d9 	bl	801cbc0 <USER_SPI_initialize>
 801c80e:	4603      	mov	r3, r0
    //Stat = STA_NOINIT;
    //return Stat;
  /* USER CODE END INIT */
}
 801c810:	4618      	mov	r0, r3
 801c812:	3708      	adds	r7, #8
 801c814:	46bd      	mov	sp, r7
 801c816:	bd80      	pop	{r7, pc}

0801c818 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 801c818:	b580      	push	{r7, lr}
 801c81a:	b082      	sub	sp, #8
 801c81c:	af00      	add	r7, sp, #0
 801c81e:	4603      	mov	r3, r0
 801c820:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv); // Replace with this line
 801c822:	79fb      	ldrb	r3, [r7, #7]
 801c824:	4618      	mov	r0, r3
 801c826:	f000 fab7 	bl	801cd98 <USER_SPI_status>
 801c82a:	4603      	mov	r3, r0
	//Stat = STA_NOINIT;
    //return Stat;
  /* USER CODE END STATUS */
}
 801c82c:	4618      	mov	r0, r3
 801c82e:	3708      	adds	r7, #8
 801c830:	46bd      	mov	sp, r7
 801c832:	bd80      	pop	{r7, pc}

0801c834 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 801c834:	b580      	push	{r7, lr}
 801c836:	b084      	sub	sp, #16
 801c838:	af00      	add	r7, sp, #0
 801c83a:	60b9      	str	r1, [r7, #8]
 801c83c:	607a      	str	r2, [r7, #4]
 801c83e:	603b      	str	r3, [r7, #0]
 801c840:	4603      	mov	r3, r0
 801c842:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count); // Replace with this line
 801c844:	7bf8      	ldrb	r0, [r7, #15]
 801c846:	683b      	ldr	r3, [r7, #0]
 801c848:	687a      	ldr	r2, [r7, #4]
 801c84a:	68b9      	ldr	r1, [r7, #8]
 801c84c:	f000 faba 	bl	801cdc4 <USER_SPI_read>
 801c850:	4603      	mov	r3, r0
	//return RES_OK;
  /* USER CODE END READ */
}
 801c852:	4618      	mov	r0, r3
 801c854:	3710      	adds	r7, #16
 801c856:	46bd      	mov	sp, r7
 801c858:	bd80      	pop	{r7, pc}

0801c85a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 801c85a:	b580      	push	{r7, lr}
 801c85c:	b084      	sub	sp, #16
 801c85e:	af00      	add	r7, sp, #0
 801c860:	60b9      	str	r1, [r7, #8]
 801c862:	607a      	str	r2, [r7, #4]
 801c864:	603b      	str	r3, [r7, #0]
 801c866:	4603      	mov	r3, r0
 801c868:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count); // Replace with this line
 801c86a:	7bf8      	ldrb	r0, [r7, #15]
 801c86c:	683b      	ldr	r3, [r7, #0]
 801c86e:	687a      	ldr	r2, [r7, #4]
 801c870:	68b9      	ldr	r1, [r7, #8]
 801c872:	f000 fb0d 	bl	801ce90 <USER_SPI_write>
 801c876:	4603      	mov	r3, r0
	//return RES_OK;
  /* USER CODE END WRITE */
}
 801c878:	4618      	mov	r0, r3
 801c87a:	3710      	adds	r7, #16
 801c87c:	46bd      	mov	sp, r7
 801c87e:	bd80      	pop	{r7, pc}

0801c880 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 801c880:	b580      	push	{r7, lr}
 801c882:	b082      	sub	sp, #8
 801c884:	af00      	add	r7, sp, #0
 801c886:	4603      	mov	r3, r0
 801c888:	603a      	str	r2, [r7, #0]
 801c88a:	71fb      	strb	r3, [r7, #7]
 801c88c:	460b      	mov	r3, r1
 801c88e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff); // Replace with this line
 801c890:	79b9      	ldrb	r1, [r7, #6]
 801c892:	79fb      	ldrb	r3, [r7, #7]
 801c894:	683a      	ldr	r2, [r7, #0]
 801c896:	4618      	mov	r0, r3
 801c898:	f000 fb76 	bl	801cf88 <USER_SPI_ioctl>
 801c89c:	4603      	mov	r3, r0
	//DRESULT res = RES_ERROR;
    //return res;
  /* USER CODE END IOCTL */
}
 801c89e:	4618      	mov	r0, r3
 801c8a0:	3708      	adds	r7, #8
 801c8a2:	46bd      	mov	sp, r7
 801c8a4:	bd80      	pop	{r7, pc}
	...

0801c8a8 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 801c8a8:	b580      	push	{r7, lr}
 801c8aa:	b082      	sub	sp, #8
 801c8ac:	af00      	add	r7, sp, #0
 801c8ae:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 801c8b0:	f7ed fdf8 	bl	800a4a4 <HAL_GetTick>
 801c8b4:	4603      	mov	r3, r0
 801c8b6:	4a04      	ldr	r2, [pc, #16]	; (801c8c8 <SPI_Timer_On+0x20>)
 801c8b8:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 801c8ba:	4a04      	ldr	r2, [pc, #16]	; (801c8cc <SPI_Timer_On+0x24>)
 801c8bc:	687b      	ldr	r3, [r7, #4]
 801c8be:	6013      	str	r3, [r2, #0]
}
 801c8c0:	bf00      	nop
 801c8c2:	3708      	adds	r7, #8
 801c8c4:	46bd      	mov	sp, r7
 801c8c6:	bd80      	pop	{r7, pc}
 801c8c8:	2400af34 	.word	0x2400af34
 801c8cc:	2400af38 	.word	0x2400af38

0801c8d0 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 801c8d0:	b580      	push	{r7, lr}
 801c8d2:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 801c8d4:	f7ed fde6 	bl	800a4a4 <HAL_GetTick>
 801c8d8:	4602      	mov	r2, r0
 801c8da:	4b06      	ldr	r3, [pc, #24]	; (801c8f4 <SPI_Timer_Status+0x24>)
 801c8dc:	681b      	ldr	r3, [r3, #0]
 801c8de:	1ad2      	subs	r2, r2, r3
 801c8e0:	4b05      	ldr	r3, [pc, #20]	; (801c8f8 <SPI_Timer_Status+0x28>)
 801c8e2:	681b      	ldr	r3, [r3, #0]
 801c8e4:	429a      	cmp	r2, r3
 801c8e6:	bf34      	ite	cc
 801c8e8:	2301      	movcc	r3, #1
 801c8ea:	2300      	movcs	r3, #0
 801c8ec:	b2db      	uxtb	r3, r3
}
 801c8ee:	4618      	mov	r0, r3
 801c8f0:	bd80      	pop	{r7, pc}
 801c8f2:	bf00      	nop
 801c8f4:	2400af34 	.word	0x2400af34
 801c8f8:	2400af38 	.word	0x2400af38

0801c8fc <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 801c8fc:	b580      	push	{r7, lr}
 801c8fe:	b086      	sub	sp, #24
 801c900:	af02      	add	r7, sp, #8
 801c902:	4603      	mov	r3, r0
 801c904:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 801c906:	f107 020f 	add.w	r2, r7, #15
 801c90a:	1df9      	adds	r1, r7, #7
 801c90c:	2332      	movs	r3, #50	; 0x32
 801c90e:	9300      	str	r3, [sp, #0]
 801c910:	2301      	movs	r3, #1
 801c912:	4804      	ldr	r0, [pc, #16]	; (801c924 <xchg_spi+0x28>)
 801c914:	f7f5 f806 	bl	8011924 <HAL_SPI_TransmitReceive>
    return rxDat;
 801c918:	7bfb      	ldrb	r3, [r7, #15]
}
 801c91a:	4618      	mov	r0, r3
 801c91c:	3710      	adds	r7, #16
 801c91e:	46bd      	mov	sp, r7
 801c920:	bd80      	pop	{r7, pc}
 801c922:	bf00      	nop
 801c924:	24001534 	.word	0x24001534

0801c928 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 801c928:	b590      	push	{r4, r7, lr}
 801c92a:	b085      	sub	sp, #20
 801c92c:	af00      	add	r7, sp, #0
 801c92e:	6078      	str	r0, [r7, #4]
 801c930:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 801c932:	2300      	movs	r3, #0
 801c934:	60fb      	str	r3, [r7, #12]
 801c936:	e00a      	b.n	801c94e <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 801c938:	687a      	ldr	r2, [r7, #4]
 801c93a:	68fb      	ldr	r3, [r7, #12]
 801c93c:	18d4      	adds	r4, r2, r3
 801c93e:	20ff      	movs	r0, #255	; 0xff
 801c940:	f7ff ffdc 	bl	801c8fc <xchg_spi>
 801c944:	4603      	mov	r3, r0
 801c946:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 801c948:	68fb      	ldr	r3, [r7, #12]
 801c94a:	3301      	adds	r3, #1
 801c94c:	60fb      	str	r3, [r7, #12]
 801c94e:	68fa      	ldr	r2, [r7, #12]
 801c950:	683b      	ldr	r3, [r7, #0]
 801c952:	429a      	cmp	r2, r3
 801c954:	d3f0      	bcc.n	801c938 <rcvr_spi_multi+0x10>
	}
}
 801c956:	bf00      	nop
 801c958:	bf00      	nop
 801c95a:	3714      	adds	r7, #20
 801c95c:	46bd      	mov	sp, r7
 801c95e:	bd90      	pop	{r4, r7, pc}

0801c960 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 801c960:	b580      	push	{r7, lr}
 801c962:	b084      	sub	sp, #16
 801c964:	af00      	add	r7, sp, #0
 801c966:	6078      	str	r0, [r7, #4]
 801c968:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 801c96a:	2300      	movs	r3, #0
 801c96c:	60fb      	str	r3, [r7, #12]
 801c96e:	e009      	b.n	801c984 <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 801c970:	687a      	ldr	r2, [r7, #4]
 801c972:	68fb      	ldr	r3, [r7, #12]
 801c974:	4413      	add	r3, r2
 801c976:	781b      	ldrb	r3, [r3, #0]
 801c978:	4618      	mov	r0, r3
 801c97a:	f7ff ffbf 	bl	801c8fc <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 801c97e:	68fb      	ldr	r3, [r7, #12]
 801c980:	3301      	adds	r3, #1
 801c982:	60fb      	str	r3, [r7, #12]
 801c984:	68fa      	ldr	r2, [r7, #12]
 801c986:	683b      	ldr	r3, [r7, #0]
 801c988:	429a      	cmp	r2, r3
 801c98a:	d3f1      	bcc.n	801c970 <xmit_spi_multi+0x10>
	}
}
 801c98c:	bf00      	nop
 801c98e:	bf00      	nop
 801c990:	3710      	adds	r7, #16
 801c992:	46bd      	mov	sp, r7
 801c994:	bd80      	pop	{r7, pc}

0801c996 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 801c996:	b580      	push	{r7, lr}
 801c998:	b086      	sub	sp, #24
 801c99a:	af00      	add	r7, sp, #0
 801c99c:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 801c99e:	f7ed fd81 	bl	800a4a4 <HAL_GetTick>
 801c9a2:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 801c9a4:	687b      	ldr	r3, [r7, #4]
 801c9a6:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 801c9a8:	20ff      	movs	r0, #255	; 0xff
 801c9aa:	f7ff ffa7 	bl	801c8fc <xchg_spi>
 801c9ae:	4603      	mov	r3, r0
 801c9b0:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 801c9b2:	7bfb      	ldrb	r3, [r7, #15]
 801c9b4:	2bff      	cmp	r3, #255	; 0xff
 801c9b6:	d007      	beq.n	801c9c8 <wait_ready+0x32>
 801c9b8:	f7ed fd74 	bl	800a4a4 <HAL_GetTick>
 801c9bc:	4602      	mov	r2, r0
 801c9be:	697b      	ldr	r3, [r7, #20]
 801c9c0:	1ad3      	subs	r3, r2, r3
 801c9c2:	693a      	ldr	r2, [r7, #16]
 801c9c4:	429a      	cmp	r2, r3
 801c9c6:	d8ef      	bhi.n	801c9a8 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 801c9c8:	7bfb      	ldrb	r3, [r7, #15]
 801c9ca:	2bff      	cmp	r3, #255	; 0xff
 801c9cc:	bf0c      	ite	eq
 801c9ce:	2301      	moveq	r3, #1
 801c9d0:	2300      	movne	r3, #0
 801c9d2:	b2db      	uxtb	r3, r3
}
 801c9d4:	4618      	mov	r0, r3
 801c9d6:	3718      	adds	r7, #24
 801c9d8:	46bd      	mov	sp, r7
 801c9da:	bd80      	pop	{r7, pc}

0801c9dc <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 801c9dc:	b580      	push	{r7, lr}
 801c9de:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 801c9e0:	2201      	movs	r2, #1
 801c9e2:	2140      	movs	r1, #64	; 0x40
 801c9e4:	4803      	ldr	r0, [pc, #12]	; (801c9f4 <despiselect+0x18>)
 801c9e6:	f7f0 faef 	bl	800cfc8 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 801c9ea:	20ff      	movs	r0, #255	; 0xff
 801c9ec:	f7ff ff86 	bl	801c8fc <xchg_spi>

}
 801c9f0:	bf00      	nop
 801c9f2:	bd80      	pop	{r7, pc}
 801c9f4:	58020400 	.word	0x58020400

0801c9f8 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 801c9f8:	b580      	push	{r7, lr}
 801c9fa:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 801c9fc:	2200      	movs	r2, #0
 801c9fe:	2140      	movs	r1, #64	; 0x40
 801ca00:	4809      	ldr	r0, [pc, #36]	; (801ca28 <spiselect+0x30>)
 801ca02:	f7f0 fae1 	bl	800cfc8 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 801ca06:	20ff      	movs	r0, #255	; 0xff
 801ca08:	f7ff ff78 	bl	801c8fc <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 801ca0c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 801ca10:	f7ff ffc1 	bl	801c996 <wait_ready>
 801ca14:	4603      	mov	r3, r0
 801ca16:	2b00      	cmp	r3, #0
 801ca18:	d001      	beq.n	801ca1e <spiselect+0x26>
 801ca1a:	2301      	movs	r3, #1
 801ca1c:	e002      	b.n	801ca24 <spiselect+0x2c>

	despiselect();
 801ca1e:	f7ff ffdd 	bl	801c9dc <despiselect>
	return 0;	/* Timeout */
 801ca22:	2300      	movs	r3, #0
}
 801ca24:	4618      	mov	r0, r3
 801ca26:	bd80      	pop	{r7, pc}
 801ca28:	58020400 	.word	0x58020400

0801ca2c <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 801ca2c:	b580      	push	{r7, lr}
 801ca2e:	b084      	sub	sp, #16
 801ca30:	af00      	add	r7, sp, #0
 801ca32:	6078      	str	r0, [r7, #4]
 801ca34:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 801ca36:	20c8      	movs	r0, #200	; 0xc8
 801ca38:	f7ff ff36 	bl	801c8a8 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 801ca3c:	20ff      	movs	r0, #255	; 0xff
 801ca3e:	f7ff ff5d 	bl	801c8fc <xchg_spi>
 801ca42:	4603      	mov	r3, r0
 801ca44:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 801ca46:	7bfb      	ldrb	r3, [r7, #15]
 801ca48:	2bff      	cmp	r3, #255	; 0xff
 801ca4a:	d104      	bne.n	801ca56 <rcvr_datablock+0x2a>
 801ca4c:	f7ff ff40 	bl	801c8d0 <SPI_Timer_Status>
 801ca50:	4603      	mov	r3, r0
 801ca52:	2b00      	cmp	r3, #0
 801ca54:	d1f2      	bne.n	801ca3c <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 801ca56:	7bfb      	ldrb	r3, [r7, #15]
 801ca58:	2bfe      	cmp	r3, #254	; 0xfe
 801ca5a:	d001      	beq.n	801ca60 <rcvr_datablock+0x34>
 801ca5c:	2300      	movs	r3, #0
 801ca5e:	e00a      	b.n	801ca76 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 801ca60:	6839      	ldr	r1, [r7, #0]
 801ca62:	6878      	ldr	r0, [r7, #4]
 801ca64:	f7ff ff60 	bl	801c928 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 801ca68:	20ff      	movs	r0, #255	; 0xff
 801ca6a:	f7ff ff47 	bl	801c8fc <xchg_spi>
 801ca6e:	20ff      	movs	r0, #255	; 0xff
 801ca70:	f7ff ff44 	bl	801c8fc <xchg_spi>

	return 1;						/* Function succeeded */
 801ca74:	2301      	movs	r3, #1
}
 801ca76:	4618      	mov	r0, r3
 801ca78:	3710      	adds	r7, #16
 801ca7a:	46bd      	mov	sp, r7
 801ca7c:	bd80      	pop	{r7, pc}

0801ca7e <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 801ca7e:	b580      	push	{r7, lr}
 801ca80:	b084      	sub	sp, #16
 801ca82:	af00      	add	r7, sp, #0
 801ca84:	6078      	str	r0, [r7, #4]
 801ca86:	460b      	mov	r3, r1
 801ca88:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 801ca8a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 801ca8e:	f7ff ff82 	bl	801c996 <wait_ready>
 801ca92:	4603      	mov	r3, r0
 801ca94:	2b00      	cmp	r3, #0
 801ca96:	d101      	bne.n	801ca9c <xmit_datablock+0x1e>
 801ca98:	2300      	movs	r3, #0
 801ca9a:	e01e      	b.n	801cada <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 801ca9c:	78fb      	ldrb	r3, [r7, #3]
 801ca9e:	4618      	mov	r0, r3
 801caa0:	f7ff ff2c 	bl	801c8fc <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 801caa4:	78fb      	ldrb	r3, [r7, #3]
 801caa6:	2bfd      	cmp	r3, #253	; 0xfd
 801caa8:	d016      	beq.n	801cad8 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 801caaa:	f44f 7100 	mov.w	r1, #512	; 0x200
 801caae:	6878      	ldr	r0, [r7, #4]
 801cab0:	f7ff ff56 	bl	801c960 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 801cab4:	20ff      	movs	r0, #255	; 0xff
 801cab6:	f7ff ff21 	bl	801c8fc <xchg_spi>
 801caba:	20ff      	movs	r0, #255	; 0xff
 801cabc:	f7ff ff1e 	bl	801c8fc <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 801cac0:	20ff      	movs	r0, #255	; 0xff
 801cac2:	f7ff ff1b 	bl	801c8fc <xchg_spi>
 801cac6:	4603      	mov	r3, r0
 801cac8:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 801caca:	7bfb      	ldrb	r3, [r7, #15]
 801cacc:	f003 031f 	and.w	r3, r3, #31
 801cad0:	2b05      	cmp	r3, #5
 801cad2:	d001      	beq.n	801cad8 <xmit_datablock+0x5a>
 801cad4:	2300      	movs	r3, #0
 801cad6:	e000      	b.n	801cada <xmit_datablock+0x5c>
	}
	return 1;
 801cad8:	2301      	movs	r3, #1
}
 801cada:	4618      	mov	r0, r3
 801cadc:	3710      	adds	r7, #16
 801cade:	46bd      	mov	sp, r7
 801cae0:	bd80      	pop	{r7, pc}

0801cae2 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 801cae2:	b580      	push	{r7, lr}
 801cae4:	b084      	sub	sp, #16
 801cae6:	af00      	add	r7, sp, #0
 801cae8:	4603      	mov	r3, r0
 801caea:	6039      	str	r1, [r7, #0]
 801caec:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 801caee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801caf2:	2b00      	cmp	r3, #0
 801caf4:	da0e      	bge.n	801cb14 <send_cmd+0x32>
		cmd &= 0x7F;
 801caf6:	79fb      	ldrb	r3, [r7, #7]
 801caf8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801cafc:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 801cafe:	2100      	movs	r1, #0
 801cb00:	2037      	movs	r0, #55	; 0x37
 801cb02:	f7ff ffee 	bl	801cae2 <send_cmd>
 801cb06:	4603      	mov	r3, r0
 801cb08:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 801cb0a:	7bbb      	ldrb	r3, [r7, #14]
 801cb0c:	2b01      	cmp	r3, #1
 801cb0e:	d901      	bls.n	801cb14 <send_cmd+0x32>
 801cb10:	7bbb      	ldrb	r3, [r7, #14]
 801cb12:	e051      	b.n	801cbb8 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 801cb14:	79fb      	ldrb	r3, [r7, #7]
 801cb16:	2b0c      	cmp	r3, #12
 801cb18:	d008      	beq.n	801cb2c <send_cmd+0x4a>
		despiselect();
 801cb1a:	f7ff ff5f 	bl	801c9dc <despiselect>
		if (!spiselect()) return 0xFF;
 801cb1e:	f7ff ff6b 	bl	801c9f8 <spiselect>
 801cb22:	4603      	mov	r3, r0
 801cb24:	2b00      	cmp	r3, #0
 801cb26:	d101      	bne.n	801cb2c <send_cmd+0x4a>
 801cb28:	23ff      	movs	r3, #255	; 0xff
 801cb2a:	e045      	b.n	801cbb8 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 801cb2c:	79fb      	ldrb	r3, [r7, #7]
 801cb2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801cb32:	b2db      	uxtb	r3, r3
 801cb34:	4618      	mov	r0, r3
 801cb36:	f7ff fee1 	bl	801c8fc <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 801cb3a:	683b      	ldr	r3, [r7, #0]
 801cb3c:	0e1b      	lsrs	r3, r3, #24
 801cb3e:	b2db      	uxtb	r3, r3
 801cb40:	4618      	mov	r0, r3
 801cb42:	f7ff fedb 	bl	801c8fc <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 801cb46:	683b      	ldr	r3, [r7, #0]
 801cb48:	0c1b      	lsrs	r3, r3, #16
 801cb4a:	b2db      	uxtb	r3, r3
 801cb4c:	4618      	mov	r0, r3
 801cb4e:	f7ff fed5 	bl	801c8fc <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 801cb52:	683b      	ldr	r3, [r7, #0]
 801cb54:	0a1b      	lsrs	r3, r3, #8
 801cb56:	b2db      	uxtb	r3, r3
 801cb58:	4618      	mov	r0, r3
 801cb5a:	f7ff fecf 	bl	801c8fc <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 801cb5e:	683b      	ldr	r3, [r7, #0]
 801cb60:	b2db      	uxtb	r3, r3
 801cb62:	4618      	mov	r0, r3
 801cb64:	f7ff feca 	bl	801c8fc <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 801cb68:	2301      	movs	r3, #1
 801cb6a:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 801cb6c:	79fb      	ldrb	r3, [r7, #7]
 801cb6e:	2b00      	cmp	r3, #0
 801cb70:	d101      	bne.n	801cb76 <send_cmd+0x94>
 801cb72:	2395      	movs	r3, #149	; 0x95
 801cb74:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 801cb76:	79fb      	ldrb	r3, [r7, #7]
 801cb78:	2b08      	cmp	r3, #8
 801cb7a:	d101      	bne.n	801cb80 <send_cmd+0x9e>
 801cb7c:	2387      	movs	r3, #135	; 0x87
 801cb7e:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 801cb80:	7bfb      	ldrb	r3, [r7, #15]
 801cb82:	4618      	mov	r0, r3
 801cb84:	f7ff feba 	bl	801c8fc <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 801cb88:	79fb      	ldrb	r3, [r7, #7]
 801cb8a:	2b0c      	cmp	r3, #12
 801cb8c:	d102      	bne.n	801cb94 <send_cmd+0xb2>
 801cb8e:	20ff      	movs	r0, #255	; 0xff
 801cb90:	f7ff feb4 	bl	801c8fc <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 801cb94:	230a      	movs	r3, #10
 801cb96:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 801cb98:	20ff      	movs	r0, #255	; 0xff
 801cb9a:	f7ff feaf 	bl	801c8fc <xchg_spi>
 801cb9e:	4603      	mov	r3, r0
 801cba0:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 801cba2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801cba6:	2b00      	cmp	r3, #0
 801cba8:	da05      	bge.n	801cbb6 <send_cmd+0xd4>
 801cbaa:	7bfb      	ldrb	r3, [r7, #15]
 801cbac:	3b01      	subs	r3, #1
 801cbae:	73fb      	strb	r3, [r7, #15]
 801cbb0:	7bfb      	ldrb	r3, [r7, #15]
 801cbb2:	2b00      	cmp	r3, #0
 801cbb4:	d1f0      	bne.n	801cb98 <send_cmd+0xb6>

	return res;							/* Return received response */
 801cbb6:	7bbb      	ldrb	r3, [r7, #14]
}
 801cbb8:	4618      	mov	r0, r3
 801cbba:	3710      	adds	r7, #16
 801cbbc:	46bd      	mov	sp, r7
 801cbbe:	bd80      	pop	{r7, pc}

0801cbc0 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 801cbc0:	b590      	push	{r4, r7, lr}
 801cbc2:	b085      	sub	sp, #20
 801cbc4:	af00      	add	r7, sp, #0
 801cbc6:	4603      	mov	r3, r0
 801cbc8:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 801cbca:	79fb      	ldrb	r3, [r7, #7]
 801cbcc:	2b00      	cmp	r3, #0
 801cbce:	d001      	beq.n	801cbd4 <USER_SPI_initialize+0x14>
 801cbd0:	2301      	movs	r3, #1
 801cbd2:	e0d6      	b.n	801cd82 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 801cbd4:	4b6d      	ldr	r3, [pc, #436]	; (801cd8c <USER_SPI_initialize+0x1cc>)
 801cbd6:	781b      	ldrb	r3, [r3, #0]
 801cbd8:	b2db      	uxtb	r3, r3
 801cbda:	f003 0302 	and.w	r3, r3, #2
 801cbde:	2b00      	cmp	r3, #0
 801cbe0:	d003      	beq.n	801cbea <USER_SPI_initialize+0x2a>
 801cbe2:	4b6a      	ldr	r3, [pc, #424]	; (801cd8c <USER_SPI_initialize+0x1cc>)
 801cbe4:	781b      	ldrb	r3, [r3, #0]
 801cbe6:	b2db      	uxtb	r3, r3
 801cbe8:	e0cb      	b.n	801cd82 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 801cbea:	4b69      	ldr	r3, [pc, #420]	; (801cd90 <USER_SPI_initialize+0x1d0>)
 801cbec:	681b      	ldr	r3, [r3, #0]
 801cbee:	689b      	ldr	r3, [r3, #8]
 801cbf0:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 801cbf4:	4b66      	ldr	r3, [pc, #408]	; (801cd90 <USER_SPI_initialize+0x1d0>)
 801cbf6:	681b      	ldr	r3, [r3, #0]
 801cbf8:	f042 42c0 	orr.w	r2, r2, #1610612736	; 0x60000000
 801cbfc:	609a      	str	r2, [r3, #8]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 801cbfe:	230a      	movs	r3, #10
 801cc00:	73fb      	strb	r3, [r7, #15]
 801cc02:	e005      	b.n	801cc10 <USER_SPI_initialize+0x50>
 801cc04:	20ff      	movs	r0, #255	; 0xff
 801cc06:	f7ff fe79 	bl	801c8fc <xchg_spi>
 801cc0a:	7bfb      	ldrb	r3, [r7, #15]
 801cc0c:	3b01      	subs	r3, #1
 801cc0e:	73fb      	strb	r3, [r7, #15]
 801cc10:	7bfb      	ldrb	r3, [r7, #15]
 801cc12:	2b00      	cmp	r3, #0
 801cc14:	d1f6      	bne.n	801cc04 <USER_SPI_initialize+0x44>

	ty = 0;
 801cc16:	2300      	movs	r3, #0
 801cc18:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 801cc1a:	2100      	movs	r1, #0
 801cc1c:	2000      	movs	r0, #0
 801cc1e:	f7ff ff60 	bl	801cae2 <send_cmd>
 801cc22:	4603      	mov	r3, r0
 801cc24:	2b01      	cmp	r3, #1
 801cc26:	f040 808b 	bne.w	801cd40 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 801cc2a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 801cc2e:	f7ff fe3b 	bl	801c8a8 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 801cc32:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 801cc36:	2008      	movs	r0, #8
 801cc38:	f7ff ff53 	bl	801cae2 <send_cmd>
 801cc3c:	4603      	mov	r3, r0
 801cc3e:	2b01      	cmp	r3, #1
 801cc40:	d151      	bne.n	801cce6 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 801cc42:	2300      	movs	r3, #0
 801cc44:	73fb      	strb	r3, [r7, #15]
 801cc46:	e00d      	b.n	801cc64 <USER_SPI_initialize+0xa4>
 801cc48:	7bfc      	ldrb	r4, [r7, #15]
 801cc4a:	20ff      	movs	r0, #255	; 0xff
 801cc4c:	f7ff fe56 	bl	801c8fc <xchg_spi>
 801cc50:	4603      	mov	r3, r0
 801cc52:	461a      	mov	r2, r3
 801cc54:	f104 0310 	add.w	r3, r4, #16
 801cc58:	443b      	add	r3, r7
 801cc5a:	f803 2c08 	strb.w	r2, [r3, #-8]
 801cc5e:	7bfb      	ldrb	r3, [r7, #15]
 801cc60:	3301      	adds	r3, #1
 801cc62:	73fb      	strb	r3, [r7, #15]
 801cc64:	7bfb      	ldrb	r3, [r7, #15]
 801cc66:	2b03      	cmp	r3, #3
 801cc68:	d9ee      	bls.n	801cc48 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 801cc6a:	7abb      	ldrb	r3, [r7, #10]
 801cc6c:	2b01      	cmp	r3, #1
 801cc6e:	d167      	bne.n	801cd40 <USER_SPI_initialize+0x180>
 801cc70:	7afb      	ldrb	r3, [r7, #11]
 801cc72:	2baa      	cmp	r3, #170	; 0xaa
 801cc74:	d164      	bne.n	801cd40 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 801cc76:	bf00      	nop
 801cc78:	f7ff fe2a 	bl	801c8d0 <SPI_Timer_Status>
 801cc7c:	4603      	mov	r3, r0
 801cc7e:	2b00      	cmp	r3, #0
 801cc80:	d007      	beq.n	801cc92 <USER_SPI_initialize+0xd2>
 801cc82:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 801cc86:	20a9      	movs	r0, #169	; 0xa9
 801cc88:	f7ff ff2b 	bl	801cae2 <send_cmd>
 801cc8c:	4603      	mov	r3, r0
 801cc8e:	2b00      	cmp	r3, #0
 801cc90:	d1f2      	bne.n	801cc78 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 801cc92:	f7ff fe1d 	bl	801c8d0 <SPI_Timer_Status>
 801cc96:	4603      	mov	r3, r0
 801cc98:	2b00      	cmp	r3, #0
 801cc9a:	d051      	beq.n	801cd40 <USER_SPI_initialize+0x180>
 801cc9c:	2100      	movs	r1, #0
 801cc9e:	203a      	movs	r0, #58	; 0x3a
 801cca0:	f7ff ff1f 	bl	801cae2 <send_cmd>
 801cca4:	4603      	mov	r3, r0
 801cca6:	2b00      	cmp	r3, #0
 801cca8:	d14a      	bne.n	801cd40 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 801ccaa:	2300      	movs	r3, #0
 801ccac:	73fb      	strb	r3, [r7, #15]
 801ccae:	e00d      	b.n	801cccc <USER_SPI_initialize+0x10c>
 801ccb0:	7bfc      	ldrb	r4, [r7, #15]
 801ccb2:	20ff      	movs	r0, #255	; 0xff
 801ccb4:	f7ff fe22 	bl	801c8fc <xchg_spi>
 801ccb8:	4603      	mov	r3, r0
 801ccba:	461a      	mov	r2, r3
 801ccbc:	f104 0310 	add.w	r3, r4, #16
 801ccc0:	443b      	add	r3, r7
 801ccc2:	f803 2c08 	strb.w	r2, [r3, #-8]
 801ccc6:	7bfb      	ldrb	r3, [r7, #15]
 801ccc8:	3301      	adds	r3, #1
 801ccca:	73fb      	strb	r3, [r7, #15]
 801cccc:	7bfb      	ldrb	r3, [r7, #15]
 801ccce:	2b03      	cmp	r3, #3
 801ccd0:	d9ee      	bls.n	801ccb0 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 801ccd2:	7a3b      	ldrb	r3, [r7, #8]
 801ccd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801ccd8:	2b00      	cmp	r3, #0
 801ccda:	d001      	beq.n	801cce0 <USER_SPI_initialize+0x120>
 801ccdc:	230c      	movs	r3, #12
 801ccde:	e000      	b.n	801cce2 <USER_SPI_initialize+0x122>
 801cce0:	2304      	movs	r3, #4
 801cce2:	737b      	strb	r3, [r7, #13]
 801cce4:	e02c      	b.n	801cd40 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 801cce6:	2100      	movs	r1, #0
 801cce8:	20a9      	movs	r0, #169	; 0xa9
 801ccea:	f7ff fefa 	bl	801cae2 <send_cmd>
 801ccee:	4603      	mov	r3, r0
 801ccf0:	2b01      	cmp	r3, #1
 801ccf2:	d804      	bhi.n	801ccfe <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 801ccf4:	2302      	movs	r3, #2
 801ccf6:	737b      	strb	r3, [r7, #13]
 801ccf8:	23a9      	movs	r3, #169	; 0xa9
 801ccfa:	73bb      	strb	r3, [r7, #14]
 801ccfc:	e003      	b.n	801cd06 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 801ccfe:	2301      	movs	r3, #1
 801cd00:	737b      	strb	r3, [r7, #13]
 801cd02:	2301      	movs	r3, #1
 801cd04:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 801cd06:	bf00      	nop
 801cd08:	f7ff fde2 	bl	801c8d0 <SPI_Timer_Status>
 801cd0c:	4603      	mov	r3, r0
 801cd0e:	2b00      	cmp	r3, #0
 801cd10:	d007      	beq.n	801cd22 <USER_SPI_initialize+0x162>
 801cd12:	7bbb      	ldrb	r3, [r7, #14]
 801cd14:	2100      	movs	r1, #0
 801cd16:	4618      	mov	r0, r3
 801cd18:	f7ff fee3 	bl	801cae2 <send_cmd>
 801cd1c:	4603      	mov	r3, r0
 801cd1e:	2b00      	cmp	r3, #0
 801cd20:	d1f2      	bne.n	801cd08 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 801cd22:	f7ff fdd5 	bl	801c8d0 <SPI_Timer_Status>
 801cd26:	4603      	mov	r3, r0
 801cd28:	2b00      	cmp	r3, #0
 801cd2a:	d007      	beq.n	801cd3c <USER_SPI_initialize+0x17c>
 801cd2c:	f44f 7100 	mov.w	r1, #512	; 0x200
 801cd30:	2010      	movs	r0, #16
 801cd32:	f7ff fed6 	bl	801cae2 <send_cmd>
 801cd36:	4603      	mov	r3, r0
 801cd38:	2b00      	cmp	r3, #0
 801cd3a:	d001      	beq.n	801cd40 <USER_SPI_initialize+0x180>
				ty = 0;
 801cd3c:	2300      	movs	r3, #0
 801cd3e:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 801cd40:	4a14      	ldr	r2, [pc, #80]	; (801cd94 <USER_SPI_initialize+0x1d4>)
 801cd42:	7b7b      	ldrb	r3, [r7, #13]
 801cd44:	7013      	strb	r3, [r2, #0]
	despiselect();
 801cd46:	f7ff fe49 	bl	801c9dc <despiselect>

	if (ty) {			/* OK */
 801cd4a:	7b7b      	ldrb	r3, [r7, #13]
 801cd4c:	2b00      	cmp	r3, #0
 801cd4e:	d012      	beq.n	801cd76 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 801cd50:	4b0f      	ldr	r3, [pc, #60]	; (801cd90 <USER_SPI_initialize+0x1d0>)
 801cd52:	681b      	ldr	r3, [r3, #0]
 801cd54:	689b      	ldr	r3, [r3, #8]
 801cd56:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 801cd5a:	4b0d      	ldr	r3, [pc, #52]	; (801cd90 <USER_SPI_initialize+0x1d0>)
 801cd5c:	681b      	ldr	r3, [r3, #0]
 801cd5e:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 801cd62:	609a      	str	r2, [r3, #8]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 801cd64:	4b09      	ldr	r3, [pc, #36]	; (801cd8c <USER_SPI_initialize+0x1cc>)
 801cd66:	781b      	ldrb	r3, [r3, #0]
 801cd68:	b2db      	uxtb	r3, r3
 801cd6a:	f023 0301 	bic.w	r3, r3, #1
 801cd6e:	b2da      	uxtb	r2, r3
 801cd70:	4b06      	ldr	r3, [pc, #24]	; (801cd8c <USER_SPI_initialize+0x1cc>)
 801cd72:	701a      	strb	r2, [r3, #0]
 801cd74:	e002      	b.n	801cd7c <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 801cd76:	4b05      	ldr	r3, [pc, #20]	; (801cd8c <USER_SPI_initialize+0x1cc>)
 801cd78:	2201      	movs	r2, #1
 801cd7a:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 801cd7c:	4b03      	ldr	r3, [pc, #12]	; (801cd8c <USER_SPI_initialize+0x1cc>)
 801cd7e:	781b      	ldrb	r3, [r3, #0]
 801cd80:	b2db      	uxtb	r3, r3
}
 801cd82:	4618      	mov	r0, r3
 801cd84:	3714      	adds	r7, #20
 801cd86:	46bd      	mov	sp, r7
 801cd88:	bd90      	pop	{r4, r7, pc}
 801cd8a:	bf00      	nop
 801cd8c:	240007d8 	.word	0x240007d8
 801cd90:	24001534 	.word	0x24001534
 801cd94:	2400af30 	.word	0x2400af30

0801cd98 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 801cd98:	b480      	push	{r7}
 801cd9a:	b083      	sub	sp, #12
 801cd9c:	af00      	add	r7, sp, #0
 801cd9e:	4603      	mov	r3, r0
 801cda0:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 801cda2:	79fb      	ldrb	r3, [r7, #7]
 801cda4:	2b00      	cmp	r3, #0
 801cda6:	d001      	beq.n	801cdac <USER_SPI_status+0x14>
 801cda8:	2301      	movs	r3, #1
 801cdaa:	e002      	b.n	801cdb2 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 801cdac:	4b04      	ldr	r3, [pc, #16]	; (801cdc0 <USER_SPI_status+0x28>)
 801cdae:	781b      	ldrb	r3, [r3, #0]
 801cdb0:	b2db      	uxtb	r3, r3
}
 801cdb2:	4618      	mov	r0, r3
 801cdb4:	370c      	adds	r7, #12
 801cdb6:	46bd      	mov	sp, r7
 801cdb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cdbc:	4770      	bx	lr
 801cdbe:	bf00      	nop
 801cdc0:	240007d8 	.word	0x240007d8

0801cdc4 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 801cdc4:	b580      	push	{r7, lr}
 801cdc6:	b084      	sub	sp, #16
 801cdc8:	af00      	add	r7, sp, #0
 801cdca:	60b9      	str	r1, [r7, #8]
 801cdcc:	607a      	str	r2, [r7, #4]
 801cdce:	603b      	str	r3, [r7, #0]
 801cdd0:	4603      	mov	r3, r0
 801cdd2:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 801cdd4:	7bfb      	ldrb	r3, [r7, #15]
 801cdd6:	2b00      	cmp	r3, #0
 801cdd8:	d102      	bne.n	801cde0 <USER_SPI_read+0x1c>
 801cdda:	683b      	ldr	r3, [r7, #0]
 801cddc:	2b00      	cmp	r3, #0
 801cdde:	d101      	bne.n	801cde4 <USER_SPI_read+0x20>
 801cde0:	2304      	movs	r3, #4
 801cde2:	e04d      	b.n	801ce80 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 801cde4:	4b28      	ldr	r3, [pc, #160]	; (801ce88 <USER_SPI_read+0xc4>)
 801cde6:	781b      	ldrb	r3, [r3, #0]
 801cde8:	b2db      	uxtb	r3, r3
 801cdea:	f003 0301 	and.w	r3, r3, #1
 801cdee:	2b00      	cmp	r3, #0
 801cdf0:	d001      	beq.n	801cdf6 <USER_SPI_read+0x32>
 801cdf2:	2303      	movs	r3, #3
 801cdf4:	e044      	b.n	801ce80 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 801cdf6:	4b25      	ldr	r3, [pc, #148]	; (801ce8c <USER_SPI_read+0xc8>)
 801cdf8:	781b      	ldrb	r3, [r3, #0]
 801cdfa:	f003 0308 	and.w	r3, r3, #8
 801cdfe:	2b00      	cmp	r3, #0
 801ce00:	d102      	bne.n	801ce08 <USER_SPI_read+0x44>
 801ce02:	687b      	ldr	r3, [r7, #4]
 801ce04:	025b      	lsls	r3, r3, #9
 801ce06:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 801ce08:	683b      	ldr	r3, [r7, #0]
 801ce0a:	2b01      	cmp	r3, #1
 801ce0c:	d111      	bne.n	801ce32 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 801ce0e:	6879      	ldr	r1, [r7, #4]
 801ce10:	2011      	movs	r0, #17
 801ce12:	f7ff fe66 	bl	801cae2 <send_cmd>
 801ce16:	4603      	mov	r3, r0
 801ce18:	2b00      	cmp	r3, #0
 801ce1a:	d129      	bne.n	801ce70 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 801ce1c:	f44f 7100 	mov.w	r1, #512	; 0x200
 801ce20:	68b8      	ldr	r0, [r7, #8]
 801ce22:	f7ff fe03 	bl	801ca2c <rcvr_datablock>
 801ce26:	4603      	mov	r3, r0
 801ce28:	2b00      	cmp	r3, #0
 801ce2a:	d021      	beq.n	801ce70 <USER_SPI_read+0xac>
			count = 0;
 801ce2c:	2300      	movs	r3, #0
 801ce2e:	603b      	str	r3, [r7, #0]
 801ce30:	e01e      	b.n	801ce70 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 801ce32:	6879      	ldr	r1, [r7, #4]
 801ce34:	2012      	movs	r0, #18
 801ce36:	f7ff fe54 	bl	801cae2 <send_cmd>
 801ce3a:	4603      	mov	r3, r0
 801ce3c:	2b00      	cmp	r3, #0
 801ce3e:	d117      	bne.n	801ce70 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 801ce40:	f44f 7100 	mov.w	r1, #512	; 0x200
 801ce44:	68b8      	ldr	r0, [r7, #8]
 801ce46:	f7ff fdf1 	bl	801ca2c <rcvr_datablock>
 801ce4a:	4603      	mov	r3, r0
 801ce4c:	2b00      	cmp	r3, #0
 801ce4e:	d00a      	beq.n	801ce66 <USER_SPI_read+0xa2>
				buff += 512;
 801ce50:	68bb      	ldr	r3, [r7, #8]
 801ce52:	f503 7300 	add.w	r3, r3, #512	; 0x200
 801ce56:	60bb      	str	r3, [r7, #8]
			} while (--count);
 801ce58:	683b      	ldr	r3, [r7, #0]
 801ce5a:	3b01      	subs	r3, #1
 801ce5c:	603b      	str	r3, [r7, #0]
 801ce5e:	683b      	ldr	r3, [r7, #0]
 801ce60:	2b00      	cmp	r3, #0
 801ce62:	d1ed      	bne.n	801ce40 <USER_SPI_read+0x7c>
 801ce64:	e000      	b.n	801ce68 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 801ce66:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 801ce68:	2100      	movs	r1, #0
 801ce6a:	200c      	movs	r0, #12
 801ce6c:	f7ff fe39 	bl	801cae2 <send_cmd>
		}
	}
	despiselect();
 801ce70:	f7ff fdb4 	bl	801c9dc <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 801ce74:	683b      	ldr	r3, [r7, #0]
 801ce76:	2b00      	cmp	r3, #0
 801ce78:	bf14      	ite	ne
 801ce7a:	2301      	movne	r3, #1
 801ce7c:	2300      	moveq	r3, #0
 801ce7e:	b2db      	uxtb	r3, r3
}
 801ce80:	4618      	mov	r0, r3
 801ce82:	3710      	adds	r7, #16
 801ce84:	46bd      	mov	sp, r7
 801ce86:	bd80      	pop	{r7, pc}
 801ce88:	240007d8 	.word	0x240007d8
 801ce8c:	2400af30 	.word	0x2400af30

0801ce90 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 801ce90:	b580      	push	{r7, lr}
 801ce92:	b084      	sub	sp, #16
 801ce94:	af00      	add	r7, sp, #0
 801ce96:	60b9      	str	r1, [r7, #8]
 801ce98:	607a      	str	r2, [r7, #4]
 801ce9a:	603b      	str	r3, [r7, #0]
 801ce9c:	4603      	mov	r3, r0
 801ce9e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 801cea0:	7bfb      	ldrb	r3, [r7, #15]
 801cea2:	2b00      	cmp	r3, #0
 801cea4:	d102      	bne.n	801ceac <USER_SPI_write+0x1c>
 801cea6:	683b      	ldr	r3, [r7, #0]
 801cea8:	2b00      	cmp	r3, #0
 801ceaa:	d101      	bne.n	801ceb0 <USER_SPI_write+0x20>
 801ceac:	2304      	movs	r3, #4
 801ceae:	e063      	b.n	801cf78 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 801ceb0:	4b33      	ldr	r3, [pc, #204]	; (801cf80 <USER_SPI_write+0xf0>)
 801ceb2:	781b      	ldrb	r3, [r3, #0]
 801ceb4:	b2db      	uxtb	r3, r3
 801ceb6:	f003 0301 	and.w	r3, r3, #1
 801ceba:	2b00      	cmp	r3, #0
 801cebc:	d001      	beq.n	801cec2 <USER_SPI_write+0x32>
 801cebe:	2303      	movs	r3, #3
 801cec0:	e05a      	b.n	801cf78 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 801cec2:	4b2f      	ldr	r3, [pc, #188]	; (801cf80 <USER_SPI_write+0xf0>)
 801cec4:	781b      	ldrb	r3, [r3, #0]
 801cec6:	b2db      	uxtb	r3, r3
 801cec8:	f003 0304 	and.w	r3, r3, #4
 801cecc:	2b00      	cmp	r3, #0
 801cece:	d001      	beq.n	801ced4 <USER_SPI_write+0x44>
 801ced0:	2302      	movs	r3, #2
 801ced2:	e051      	b.n	801cf78 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 801ced4:	4b2b      	ldr	r3, [pc, #172]	; (801cf84 <USER_SPI_write+0xf4>)
 801ced6:	781b      	ldrb	r3, [r3, #0]
 801ced8:	f003 0308 	and.w	r3, r3, #8
 801cedc:	2b00      	cmp	r3, #0
 801cede:	d102      	bne.n	801cee6 <USER_SPI_write+0x56>
 801cee0:	687b      	ldr	r3, [r7, #4]
 801cee2:	025b      	lsls	r3, r3, #9
 801cee4:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 801cee6:	683b      	ldr	r3, [r7, #0]
 801cee8:	2b01      	cmp	r3, #1
 801ceea:	d110      	bne.n	801cf0e <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 801ceec:	6879      	ldr	r1, [r7, #4]
 801ceee:	2018      	movs	r0, #24
 801cef0:	f7ff fdf7 	bl	801cae2 <send_cmd>
 801cef4:	4603      	mov	r3, r0
 801cef6:	2b00      	cmp	r3, #0
 801cef8:	d136      	bne.n	801cf68 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 801cefa:	21fe      	movs	r1, #254	; 0xfe
 801cefc:	68b8      	ldr	r0, [r7, #8]
 801cefe:	f7ff fdbe 	bl	801ca7e <xmit_datablock>
 801cf02:	4603      	mov	r3, r0
 801cf04:	2b00      	cmp	r3, #0
 801cf06:	d02f      	beq.n	801cf68 <USER_SPI_write+0xd8>
			count = 0;
 801cf08:	2300      	movs	r3, #0
 801cf0a:	603b      	str	r3, [r7, #0]
 801cf0c:	e02c      	b.n	801cf68 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 801cf0e:	4b1d      	ldr	r3, [pc, #116]	; (801cf84 <USER_SPI_write+0xf4>)
 801cf10:	781b      	ldrb	r3, [r3, #0]
 801cf12:	f003 0306 	and.w	r3, r3, #6
 801cf16:	2b00      	cmp	r3, #0
 801cf18:	d003      	beq.n	801cf22 <USER_SPI_write+0x92>
 801cf1a:	6839      	ldr	r1, [r7, #0]
 801cf1c:	2097      	movs	r0, #151	; 0x97
 801cf1e:	f7ff fde0 	bl	801cae2 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 801cf22:	6879      	ldr	r1, [r7, #4]
 801cf24:	2019      	movs	r0, #25
 801cf26:	f7ff fddc 	bl	801cae2 <send_cmd>
 801cf2a:	4603      	mov	r3, r0
 801cf2c:	2b00      	cmp	r3, #0
 801cf2e:	d11b      	bne.n	801cf68 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 801cf30:	21fc      	movs	r1, #252	; 0xfc
 801cf32:	68b8      	ldr	r0, [r7, #8]
 801cf34:	f7ff fda3 	bl	801ca7e <xmit_datablock>
 801cf38:	4603      	mov	r3, r0
 801cf3a:	2b00      	cmp	r3, #0
 801cf3c:	d00a      	beq.n	801cf54 <USER_SPI_write+0xc4>
				buff += 512;
 801cf3e:	68bb      	ldr	r3, [r7, #8]
 801cf40:	f503 7300 	add.w	r3, r3, #512	; 0x200
 801cf44:	60bb      	str	r3, [r7, #8]
			} while (--count);
 801cf46:	683b      	ldr	r3, [r7, #0]
 801cf48:	3b01      	subs	r3, #1
 801cf4a:	603b      	str	r3, [r7, #0]
 801cf4c:	683b      	ldr	r3, [r7, #0]
 801cf4e:	2b00      	cmp	r3, #0
 801cf50:	d1ee      	bne.n	801cf30 <USER_SPI_write+0xa0>
 801cf52:	e000      	b.n	801cf56 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 801cf54:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 801cf56:	21fd      	movs	r1, #253	; 0xfd
 801cf58:	2000      	movs	r0, #0
 801cf5a:	f7ff fd90 	bl	801ca7e <xmit_datablock>
 801cf5e:	4603      	mov	r3, r0
 801cf60:	2b00      	cmp	r3, #0
 801cf62:	d101      	bne.n	801cf68 <USER_SPI_write+0xd8>
 801cf64:	2301      	movs	r3, #1
 801cf66:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 801cf68:	f7ff fd38 	bl	801c9dc <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 801cf6c:	683b      	ldr	r3, [r7, #0]
 801cf6e:	2b00      	cmp	r3, #0
 801cf70:	bf14      	ite	ne
 801cf72:	2301      	movne	r3, #1
 801cf74:	2300      	moveq	r3, #0
 801cf76:	b2db      	uxtb	r3, r3
}
 801cf78:	4618      	mov	r0, r3
 801cf7a:	3710      	adds	r7, #16
 801cf7c:	46bd      	mov	sp, r7
 801cf7e:	bd80      	pop	{r7, pc}
 801cf80:	240007d8 	.word	0x240007d8
 801cf84:	2400af30 	.word	0x2400af30

0801cf88 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 801cf88:	b580      	push	{r7, lr}
 801cf8a:	b08c      	sub	sp, #48	; 0x30
 801cf8c:	af00      	add	r7, sp, #0
 801cf8e:	4603      	mov	r3, r0
 801cf90:	603a      	str	r2, [r7, #0]
 801cf92:	71fb      	strb	r3, [r7, #7]
 801cf94:	460b      	mov	r3, r1
 801cf96:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 801cf98:	79fb      	ldrb	r3, [r7, #7]
 801cf9a:	2b00      	cmp	r3, #0
 801cf9c:	d001      	beq.n	801cfa2 <USER_SPI_ioctl+0x1a>
 801cf9e:	2304      	movs	r3, #4
 801cfa0:	e15a      	b.n	801d258 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 801cfa2:	4baf      	ldr	r3, [pc, #700]	; (801d260 <USER_SPI_ioctl+0x2d8>)
 801cfa4:	781b      	ldrb	r3, [r3, #0]
 801cfa6:	b2db      	uxtb	r3, r3
 801cfa8:	f003 0301 	and.w	r3, r3, #1
 801cfac:	2b00      	cmp	r3, #0
 801cfae:	d001      	beq.n	801cfb4 <USER_SPI_ioctl+0x2c>
 801cfb0:	2303      	movs	r3, #3
 801cfb2:	e151      	b.n	801d258 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 801cfb4:	2301      	movs	r3, #1
 801cfb6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 801cfba:	79bb      	ldrb	r3, [r7, #6]
 801cfbc:	2b04      	cmp	r3, #4
 801cfbe:	f200 8136 	bhi.w	801d22e <USER_SPI_ioctl+0x2a6>
 801cfc2:	a201      	add	r2, pc, #4	; (adr r2, 801cfc8 <USER_SPI_ioctl+0x40>)
 801cfc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801cfc8:	0801cfdd 	.word	0x0801cfdd
 801cfcc:	0801cff1 	.word	0x0801cff1
 801cfd0:	0801d22f 	.word	0x0801d22f
 801cfd4:	0801d09d 	.word	0x0801d09d
 801cfd8:	0801d193 	.word	0x0801d193
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 801cfdc:	f7ff fd0c 	bl	801c9f8 <spiselect>
 801cfe0:	4603      	mov	r3, r0
 801cfe2:	2b00      	cmp	r3, #0
 801cfe4:	f000 8127 	beq.w	801d236 <USER_SPI_ioctl+0x2ae>
 801cfe8:	2300      	movs	r3, #0
 801cfea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 801cfee:	e122      	b.n	801d236 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 801cff0:	2100      	movs	r1, #0
 801cff2:	2009      	movs	r0, #9
 801cff4:	f7ff fd75 	bl	801cae2 <send_cmd>
 801cff8:	4603      	mov	r3, r0
 801cffa:	2b00      	cmp	r3, #0
 801cffc:	f040 811d 	bne.w	801d23a <USER_SPI_ioctl+0x2b2>
 801d000:	f107 030c 	add.w	r3, r7, #12
 801d004:	2110      	movs	r1, #16
 801d006:	4618      	mov	r0, r3
 801d008:	f7ff fd10 	bl	801ca2c <rcvr_datablock>
 801d00c:	4603      	mov	r3, r0
 801d00e:	2b00      	cmp	r3, #0
 801d010:	f000 8113 	beq.w	801d23a <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 801d014:	7b3b      	ldrb	r3, [r7, #12]
 801d016:	099b      	lsrs	r3, r3, #6
 801d018:	b2db      	uxtb	r3, r3
 801d01a:	2b01      	cmp	r3, #1
 801d01c:	d111      	bne.n	801d042 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 801d01e:	7d7b      	ldrb	r3, [r7, #21]
 801d020:	461a      	mov	r2, r3
 801d022:	7d3b      	ldrb	r3, [r7, #20]
 801d024:	021b      	lsls	r3, r3, #8
 801d026:	4413      	add	r3, r2
 801d028:	461a      	mov	r2, r3
 801d02a:	7cfb      	ldrb	r3, [r7, #19]
 801d02c:	041b      	lsls	r3, r3, #16
 801d02e:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 801d032:	4413      	add	r3, r2
 801d034:	3301      	adds	r3, #1
 801d036:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 801d038:	69fb      	ldr	r3, [r7, #28]
 801d03a:	029a      	lsls	r2, r3, #10
 801d03c:	683b      	ldr	r3, [r7, #0]
 801d03e:	601a      	str	r2, [r3, #0]
 801d040:	e028      	b.n	801d094 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 801d042:	7c7b      	ldrb	r3, [r7, #17]
 801d044:	f003 030f 	and.w	r3, r3, #15
 801d048:	b2da      	uxtb	r2, r3
 801d04a:	7dbb      	ldrb	r3, [r7, #22]
 801d04c:	09db      	lsrs	r3, r3, #7
 801d04e:	b2db      	uxtb	r3, r3
 801d050:	4413      	add	r3, r2
 801d052:	b2da      	uxtb	r2, r3
 801d054:	7d7b      	ldrb	r3, [r7, #21]
 801d056:	005b      	lsls	r3, r3, #1
 801d058:	b2db      	uxtb	r3, r3
 801d05a:	f003 0306 	and.w	r3, r3, #6
 801d05e:	b2db      	uxtb	r3, r3
 801d060:	4413      	add	r3, r2
 801d062:	b2db      	uxtb	r3, r3
 801d064:	3302      	adds	r3, #2
 801d066:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 801d06a:	7d3b      	ldrb	r3, [r7, #20]
 801d06c:	099b      	lsrs	r3, r3, #6
 801d06e:	b2db      	uxtb	r3, r3
 801d070:	461a      	mov	r2, r3
 801d072:	7cfb      	ldrb	r3, [r7, #19]
 801d074:	009b      	lsls	r3, r3, #2
 801d076:	441a      	add	r2, r3
 801d078:	7cbb      	ldrb	r3, [r7, #18]
 801d07a:	029b      	lsls	r3, r3, #10
 801d07c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 801d080:	4413      	add	r3, r2
 801d082:	3301      	adds	r3, #1
 801d084:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 801d086:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 801d08a:	3b09      	subs	r3, #9
 801d08c:	69fa      	ldr	r2, [r7, #28]
 801d08e:	409a      	lsls	r2, r3
 801d090:	683b      	ldr	r3, [r7, #0]
 801d092:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 801d094:	2300      	movs	r3, #0
 801d096:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 801d09a:	e0ce      	b.n	801d23a <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 801d09c:	4b71      	ldr	r3, [pc, #452]	; (801d264 <USER_SPI_ioctl+0x2dc>)
 801d09e:	781b      	ldrb	r3, [r3, #0]
 801d0a0:	f003 0304 	and.w	r3, r3, #4
 801d0a4:	2b00      	cmp	r3, #0
 801d0a6:	d031      	beq.n	801d10c <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 801d0a8:	2100      	movs	r1, #0
 801d0aa:	208d      	movs	r0, #141	; 0x8d
 801d0ac:	f7ff fd19 	bl	801cae2 <send_cmd>
 801d0b0:	4603      	mov	r3, r0
 801d0b2:	2b00      	cmp	r3, #0
 801d0b4:	f040 80c3 	bne.w	801d23e <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 801d0b8:	20ff      	movs	r0, #255	; 0xff
 801d0ba:	f7ff fc1f 	bl	801c8fc <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 801d0be:	f107 030c 	add.w	r3, r7, #12
 801d0c2:	2110      	movs	r1, #16
 801d0c4:	4618      	mov	r0, r3
 801d0c6:	f7ff fcb1 	bl	801ca2c <rcvr_datablock>
 801d0ca:	4603      	mov	r3, r0
 801d0cc:	2b00      	cmp	r3, #0
 801d0ce:	f000 80b6 	beq.w	801d23e <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 801d0d2:	2330      	movs	r3, #48	; 0x30
 801d0d4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 801d0d8:	e007      	b.n	801d0ea <USER_SPI_ioctl+0x162>
 801d0da:	20ff      	movs	r0, #255	; 0xff
 801d0dc:	f7ff fc0e 	bl	801c8fc <xchg_spi>
 801d0e0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 801d0e4:	3b01      	subs	r3, #1
 801d0e6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 801d0ea:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 801d0ee:	2b00      	cmp	r3, #0
 801d0f0:	d1f3      	bne.n	801d0da <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 801d0f2:	7dbb      	ldrb	r3, [r7, #22]
 801d0f4:	091b      	lsrs	r3, r3, #4
 801d0f6:	b2db      	uxtb	r3, r3
 801d0f8:	461a      	mov	r2, r3
 801d0fa:	2310      	movs	r3, #16
 801d0fc:	fa03 f202 	lsl.w	r2, r3, r2
 801d100:	683b      	ldr	r3, [r7, #0]
 801d102:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 801d104:	2300      	movs	r3, #0
 801d106:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 801d10a:	e098      	b.n	801d23e <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 801d10c:	2100      	movs	r1, #0
 801d10e:	2009      	movs	r0, #9
 801d110:	f7ff fce7 	bl	801cae2 <send_cmd>
 801d114:	4603      	mov	r3, r0
 801d116:	2b00      	cmp	r3, #0
 801d118:	f040 8091 	bne.w	801d23e <USER_SPI_ioctl+0x2b6>
 801d11c:	f107 030c 	add.w	r3, r7, #12
 801d120:	2110      	movs	r1, #16
 801d122:	4618      	mov	r0, r3
 801d124:	f7ff fc82 	bl	801ca2c <rcvr_datablock>
 801d128:	4603      	mov	r3, r0
 801d12a:	2b00      	cmp	r3, #0
 801d12c:	f000 8087 	beq.w	801d23e <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 801d130:	4b4c      	ldr	r3, [pc, #304]	; (801d264 <USER_SPI_ioctl+0x2dc>)
 801d132:	781b      	ldrb	r3, [r3, #0]
 801d134:	f003 0302 	and.w	r3, r3, #2
 801d138:	2b00      	cmp	r3, #0
 801d13a:	d012      	beq.n	801d162 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 801d13c:	7dbb      	ldrb	r3, [r7, #22]
 801d13e:	005b      	lsls	r3, r3, #1
 801d140:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 801d144:	7dfa      	ldrb	r2, [r7, #23]
 801d146:	09d2      	lsrs	r2, r2, #7
 801d148:	b2d2      	uxtb	r2, r2
 801d14a:	4413      	add	r3, r2
 801d14c:	1c5a      	adds	r2, r3, #1
 801d14e:	7e7b      	ldrb	r3, [r7, #25]
 801d150:	099b      	lsrs	r3, r3, #6
 801d152:	b2db      	uxtb	r3, r3
 801d154:	3b01      	subs	r3, #1
 801d156:	fa02 f303 	lsl.w	r3, r2, r3
 801d15a:	461a      	mov	r2, r3
 801d15c:	683b      	ldr	r3, [r7, #0]
 801d15e:	601a      	str	r2, [r3, #0]
 801d160:	e013      	b.n	801d18a <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 801d162:	7dbb      	ldrb	r3, [r7, #22]
 801d164:	109b      	asrs	r3, r3, #2
 801d166:	b29b      	uxth	r3, r3
 801d168:	f003 031f 	and.w	r3, r3, #31
 801d16c:	3301      	adds	r3, #1
 801d16e:	7dfa      	ldrb	r2, [r7, #23]
 801d170:	00d2      	lsls	r2, r2, #3
 801d172:	f002 0218 	and.w	r2, r2, #24
 801d176:	7df9      	ldrb	r1, [r7, #23]
 801d178:	0949      	lsrs	r1, r1, #5
 801d17a:	b2c9      	uxtb	r1, r1
 801d17c:	440a      	add	r2, r1
 801d17e:	3201      	adds	r2, #1
 801d180:	fb02 f303 	mul.w	r3, r2, r3
 801d184:	461a      	mov	r2, r3
 801d186:	683b      	ldr	r3, [r7, #0]
 801d188:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 801d18a:	2300      	movs	r3, #0
 801d18c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 801d190:	e055      	b.n	801d23e <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 801d192:	4b34      	ldr	r3, [pc, #208]	; (801d264 <USER_SPI_ioctl+0x2dc>)
 801d194:	781b      	ldrb	r3, [r3, #0]
 801d196:	f003 0306 	and.w	r3, r3, #6
 801d19a:	2b00      	cmp	r3, #0
 801d19c:	d051      	beq.n	801d242 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 801d19e:	f107 020c 	add.w	r2, r7, #12
 801d1a2:	79fb      	ldrb	r3, [r7, #7]
 801d1a4:	210b      	movs	r1, #11
 801d1a6:	4618      	mov	r0, r3
 801d1a8:	f7ff feee 	bl	801cf88 <USER_SPI_ioctl>
 801d1ac:	4603      	mov	r3, r0
 801d1ae:	2b00      	cmp	r3, #0
 801d1b0:	d149      	bne.n	801d246 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 801d1b2:	7b3b      	ldrb	r3, [r7, #12]
 801d1b4:	099b      	lsrs	r3, r3, #6
 801d1b6:	b2db      	uxtb	r3, r3
 801d1b8:	2b00      	cmp	r3, #0
 801d1ba:	d104      	bne.n	801d1c6 <USER_SPI_ioctl+0x23e>
 801d1bc:	7dbb      	ldrb	r3, [r7, #22]
 801d1be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801d1c2:	2b00      	cmp	r3, #0
 801d1c4:	d041      	beq.n	801d24a <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 801d1c6:	683b      	ldr	r3, [r7, #0]
 801d1c8:	623b      	str	r3, [r7, #32]
 801d1ca:	6a3b      	ldr	r3, [r7, #32]
 801d1cc:	681b      	ldr	r3, [r3, #0]
 801d1ce:	62bb      	str	r3, [r7, #40]	; 0x28
 801d1d0:	6a3b      	ldr	r3, [r7, #32]
 801d1d2:	685b      	ldr	r3, [r3, #4]
 801d1d4:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 801d1d6:	4b23      	ldr	r3, [pc, #140]	; (801d264 <USER_SPI_ioctl+0x2dc>)
 801d1d8:	781b      	ldrb	r3, [r3, #0]
 801d1da:	f003 0308 	and.w	r3, r3, #8
 801d1de:	2b00      	cmp	r3, #0
 801d1e0:	d105      	bne.n	801d1ee <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 801d1e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d1e4:	025b      	lsls	r3, r3, #9
 801d1e6:	62bb      	str	r3, [r7, #40]	; 0x28
 801d1e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d1ea:	025b      	lsls	r3, r3, #9
 801d1ec:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 801d1ee:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801d1f0:	2020      	movs	r0, #32
 801d1f2:	f7ff fc76 	bl	801cae2 <send_cmd>
 801d1f6:	4603      	mov	r3, r0
 801d1f8:	2b00      	cmp	r3, #0
 801d1fa:	d128      	bne.n	801d24e <USER_SPI_ioctl+0x2c6>
 801d1fc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801d1fe:	2021      	movs	r0, #33	; 0x21
 801d200:	f7ff fc6f 	bl	801cae2 <send_cmd>
 801d204:	4603      	mov	r3, r0
 801d206:	2b00      	cmp	r3, #0
 801d208:	d121      	bne.n	801d24e <USER_SPI_ioctl+0x2c6>
 801d20a:	2100      	movs	r1, #0
 801d20c:	2026      	movs	r0, #38	; 0x26
 801d20e:	f7ff fc68 	bl	801cae2 <send_cmd>
 801d212:	4603      	mov	r3, r0
 801d214:	2b00      	cmp	r3, #0
 801d216:	d11a      	bne.n	801d24e <USER_SPI_ioctl+0x2c6>
 801d218:	f247 5030 	movw	r0, #30000	; 0x7530
 801d21c:	f7ff fbbb 	bl	801c996 <wait_ready>
 801d220:	4603      	mov	r3, r0
 801d222:	2b00      	cmp	r3, #0
 801d224:	d013      	beq.n	801d24e <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 801d226:	2300      	movs	r3, #0
 801d228:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 801d22c:	e00f      	b.n	801d24e <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 801d22e:	2304      	movs	r3, #4
 801d230:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 801d234:	e00c      	b.n	801d250 <USER_SPI_ioctl+0x2c8>
		break;
 801d236:	bf00      	nop
 801d238:	e00a      	b.n	801d250 <USER_SPI_ioctl+0x2c8>
		break;
 801d23a:	bf00      	nop
 801d23c:	e008      	b.n	801d250 <USER_SPI_ioctl+0x2c8>
		break;
 801d23e:	bf00      	nop
 801d240:	e006      	b.n	801d250 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 801d242:	bf00      	nop
 801d244:	e004      	b.n	801d250 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 801d246:	bf00      	nop
 801d248:	e002      	b.n	801d250 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 801d24a:	bf00      	nop
 801d24c:	e000      	b.n	801d250 <USER_SPI_ioctl+0x2c8>
		break;
 801d24e:	bf00      	nop
	}

	despiselect();
 801d250:	f7ff fbc4 	bl	801c9dc <despiselect>

	return res;
 801d254:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 801d258:	4618      	mov	r0, r3
 801d25a:	3730      	adds	r7, #48	; 0x30
 801d25c:	46bd      	mov	sp, r7
 801d25e:	bd80      	pop	{r7, pc}
 801d260:	240007d8 	.word	0x240007d8
 801d264:	2400af30 	.word	0x2400af30

0801d268 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 801d268:	b580      	push	{r7, lr}
 801d26a:	b084      	sub	sp, #16
 801d26c:	af00      	add	r7, sp, #0
 801d26e:	4603      	mov	r3, r0
 801d270:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 801d272:	79fb      	ldrb	r3, [r7, #7]
 801d274:	4a08      	ldr	r2, [pc, #32]	; (801d298 <disk_status+0x30>)
 801d276:	009b      	lsls	r3, r3, #2
 801d278:	4413      	add	r3, r2
 801d27a:	685b      	ldr	r3, [r3, #4]
 801d27c:	685b      	ldr	r3, [r3, #4]
 801d27e:	79fa      	ldrb	r2, [r7, #7]
 801d280:	4905      	ldr	r1, [pc, #20]	; (801d298 <disk_status+0x30>)
 801d282:	440a      	add	r2, r1
 801d284:	7a12      	ldrb	r2, [r2, #8]
 801d286:	4610      	mov	r0, r2
 801d288:	4798      	blx	r3
 801d28a:	4603      	mov	r3, r0
 801d28c:	73fb      	strb	r3, [r7, #15]
  return stat;
 801d28e:	7bfb      	ldrb	r3, [r7, #15]
}
 801d290:	4618      	mov	r0, r3
 801d292:	3710      	adds	r7, #16
 801d294:	46bd      	mov	sp, r7
 801d296:	bd80      	pop	{r7, pc}
 801d298:	2400af64 	.word	0x2400af64

0801d29c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 801d29c:	b580      	push	{r7, lr}
 801d29e:	b084      	sub	sp, #16
 801d2a0:	af00      	add	r7, sp, #0
 801d2a2:	4603      	mov	r3, r0
 801d2a4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 801d2a6:	2300      	movs	r3, #0
 801d2a8:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 801d2aa:	79fb      	ldrb	r3, [r7, #7]
 801d2ac:	4a0d      	ldr	r2, [pc, #52]	; (801d2e4 <disk_initialize+0x48>)
 801d2ae:	5cd3      	ldrb	r3, [r2, r3]
 801d2b0:	2b00      	cmp	r3, #0
 801d2b2:	d111      	bne.n	801d2d8 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 801d2b4:	79fb      	ldrb	r3, [r7, #7]
 801d2b6:	4a0b      	ldr	r2, [pc, #44]	; (801d2e4 <disk_initialize+0x48>)
 801d2b8:	2101      	movs	r1, #1
 801d2ba:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 801d2bc:	79fb      	ldrb	r3, [r7, #7]
 801d2be:	4a09      	ldr	r2, [pc, #36]	; (801d2e4 <disk_initialize+0x48>)
 801d2c0:	009b      	lsls	r3, r3, #2
 801d2c2:	4413      	add	r3, r2
 801d2c4:	685b      	ldr	r3, [r3, #4]
 801d2c6:	681b      	ldr	r3, [r3, #0]
 801d2c8:	79fa      	ldrb	r2, [r7, #7]
 801d2ca:	4906      	ldr	r1, [pc, #24]	; (801d2e4 <disk_initialize+0x48>)
 801d2cc:	440a      	add	r2, r1
 801d2ce:	7a12      	ldrb	r2, [r2, #8]
 801d2d0:	4610      	mov	r0, r2
 801d2d2:	4798      	blx	r3
 801d2d4:	4603      	mov	r3, r0
 801d2d6:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 801d2d8:	7bfb      	ldrb	r3, [r7, #15]
}
 801d2da:	4618      	mov	r0, r3
 801d2dc:	3710      	adds	r7, #16
 801d2de:	46bd      	mov	sp, r7
 801d2e0:	bd80      	pop	{r7, pc}
 801d2e2:	bf00      	nop
 801d2e4:	2400af64 	.word	0x2400af64

0801d2e8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 801d2e8:	b590      	push	{r4, r7, lr}
 801d2ea:	b087      	sub	sp, #28
 801d2ec:	af00      	add	r7, sp, #0
 801d2ee:	60b9      	str	r1, [r7, #8]
 801d2f0:	607a      	str	r2, [r7, #4]
 801d2f2:	603b      	str	r3, [r7, #0]
 801d2f4:	4603      	mov	r3, r0
 801d2f6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 801d2f8:	7bfb      	ldrb	r3, [r7, #15]
 801d2fa:	4a0a      	ldr	r2, [pc, #40]	; (801d324 <disk_read+0x3c>)
 801d2fc:	009b      	lsls	r3, r3, #2
 801d2fe:	4413      	add	r3, r2
 801d300:	685b      	ldr	r3, [r3, #4]
 801d302:	689c      	ldr	r4, [r3, #8]
 801d304:	7bfb      	ldrb	r3, [r7, #15]
 801d306:	4a07      	ldr	r2, [pc, #28]	; (801d324 <disk_read+0x3c>)
 801d308:	4413      	add	r3, r2
 801d30a:	7a18      	ldrb	r0, [r3, #8]
 801d30c:	683b      	ldr	r3, [r7, #0]
 801d30e:	687a      	ldr	r2, [r7, #4]
 801d310:	68b9      	ldr	r1, [r7, #8]
 801d312:	47a0      	blx	r4
 801d314:	4603      	mov	r3, r0
 801d316:	75fb      	strb	r3, [r7, #23]
  return res;
 801d318:	7dfb      	ldrb	r3, [r7, #23]
}
 801d31a:	4618      	mov	r0, r3
 801d31c:	371c      	adds	r7, #28
 801d31e:	46bd      	mov	sp, r7
 801d320:	bd90      	pop	{r4, r7, pc}
 801d322:	bf00      	nop
 801d324:	2400af64 	.word	0x2400af64

0801d328 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 801d328:	b590      	push	{r4, r7, lr}
 801d32a:	b087      	sub	sp, #28
 801d32c:	af00      	add	r7, sp, #0
 801d32e:	60b9      	str	r1, [r7, #8]
 801d330:	607a      	str	r2, [r7, #4]
 801d332:	603b      	str	r3, [r7, #0]
 801d334:	4603      	mov	r3, r0
 801d336:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 801d338:	7bfb      	ldrb	r3, [r7, #15]
 801d33a:	4a0a      	ldr	r2, [pc, #40]	; (801d364 <disk_write+0x3c>)
 801d33c:	009b      	lsls	r3, r3, #2
 801d33e:	4413      	add	r3, r2
 801d340:	685b      	ldr	r3, [r3, #4]
 801d342:	68dc      	ldr	r4, [r3, #12]
 801d344:	7bfb      	ldrb	r3, [r7, #15]
 801d346:	4a07      	ldr	r2, [pc, #28]	; (801d364 <disk_write+0x3c>)
 801d348:	4413      	add	r3, r2
 801d34a:	7a18      	ldrb	r0, [r3, #8]
 801d34c:	683b      	ldr	r3, [r7, #0]
 801d34e:	687a      	ldr	r2, [r7, #4]
 801d350:	68b9      	ldr	r1, [r7, #8]
 801d352:	47a0      	blx	r4
 801d354:	4603      	mov	r3, r0
 801d356:	75fb      	strb	r3, [r7, #23]
  return res;
 801d358:	7dfb      	ldrb	r3, [r7, #23]
}
 801d35a:	4618      	mov	r0, r3
 801d35c:	371c      	adds	r7, #28
 801d35e:	46bd      	mov	sp, r7
 801d360:	bd90      	pop	{r4, r7, pc}
 801d362:	bf00      	nop
 801d364:	2400af64 	.word	0x2400af64

0801d368 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 801d368:	b580      	push	{r7, lr}
 801d36a:	b084      	sub	sp, #16
 801d36c:	af00      	add	r7, sp, #0
 801d36e:	4603      	mov	r3, r0
 801d370:	603a      	str	r2, [r7, #0]
 801d372:	71fb      	strb	r3, [r7, #7]
 801d374:	460b      	mov	r3, r1
 801d376:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 801d378:	79fb      	ldrb	r3, [r7, #7]
 801d37a:	4a09      	ldr	r2, [pc, #36]	; (801d3a0 <disk_ioctl+0x38>)
 801d37c:	009b      	lsls	r3, r3, #2
 801d37e:	4413      	add	r3, r2
 801d380:	685b      	ldr	r3, [r3, #4]
 801d382:	691b      	ldr	r3, [r3, #16]
 801d384:	79fa      	ldrb	r2, [r7, #7]
 801d386:	4906      	ldr	r1, [pc, #24]	; (801d3a0 <disk_ioctl+0x38>)
 801d388:	440a      	add	r2, r1
 801d38a:	7a10      	ldrb	r0, [r2, #8]
 801d38c:	79b9      	ldrb	r1, [r7, #6]
 801d38e:	683a      	ldr	r2, [r7, #0]
 801d390:	4798      	blx	r3
 801d392:	4603      	mov	r3, r0
 801d394:	73fb      	strb	r3, [r7, #15]
  return res;
 801d396:	7bfb      	ldrb	r3, [r7, #15]
}
 801d398:	4618      	mov	r0, r3
 801d39a:	3710      	adds	r7, #16
 801d39c:	46bd      	mov	sp, r7
 801d39e:	bd80      	pop	{r7, pc}
 801d3a0:	2400af64 	.word	0x2400af64

0801d3a4 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 801d3a4:	b480      	push	{r7}
 801d3a6:	b085      	sub	sp, #20
 801d3a8:	af00      	add	r7, sp, #0
 801d3aa:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 801d3ac:	687b      	ldr	r3, [r7, #4]
 801d3ae:	3301      	adds	r3, #1
 801d3b0:	781b      	ldrb	r3, [r3, #0]
 801d3b2:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 801d3b4:	89fb      	ldrh	r3, [r7, #14]
 801d3b6:	021b      	lsls	r3, r3, #8
 801d3b8:	b21a      	sxth	r2, r3
 801d3ba:	687b      	ldr	r3, [r7, #4]
 801d3bc:	781b      	ldrb	r3, [r3, #0]
 801d3be:	b21b      	sxth	r3, r3
 801d3c0:	4313      	orrs	r3, r2
 801d3c2:	b21b      	sxth	r3, r3
 801d3c4:	81fb      	strh	r3, [r7, #14]
	return rv;
 801d3c6:	89fb      	ldrh	r3, [r7, #14]
}
 801d3c8:	4618      	mov	r0, r3
 801d3ca:	3714      	adds	r7, #20
 801d3cc:	46bd      	mov	sp, r7
 801d3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d3d2:	4770      	bx	lr

0801d3d4 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 801d3d4:	b480      	push	{r7}
 801d3d6:	b085      	sub	sp, #20
 801d3d8:	af00      	add	r7, sp, #0
 801d3da:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 801d3dc:	687b      	ldr	r3, [r7, #4]
 801d3de:	3303      	adds	r3, #3
 801d3e0:	781b      	ldrb	r3, [r3, #0]
 801d3e2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 801d3e4:	68fb      	ldr	r3, [r7, #12]
 801d3e6:	021b      	lsls	r3, r3, #8
 801d3e8:	687a      	ldr	r2, [r7, #4]
 801d3ea:	3202      	adds	r2, #2
 801d3ec:	7812      	ldrb	r2, [r2, #0]
 801d3ee:	4313      	orrs	r3, r2
 801d3f0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 801d3f2:	68fb      	ldr	r3, [r7, #12]
 801d3f4:	021b      	lsls	r3, r3, #8
 801d3f6:	687a      	ldr	r2, [r7, #4]
 801d3f8:	3201      	adds	r2, #1
 801d3fa:	7812      	ldrb	r2, [r2, #0]
 801d3fc:	4313      	orrs	r3, r2
 801d3fe:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 801d400:	68fb      	ldr	r3, [r7, #12]
 801d402:	021b      	lsls	r3, r3, #8
 801d404:	687a      	ldr	r2, [r7, #4]
 801d406:	7812      	ldrb	r2, [r2, #0]
 801d408:	4313      	orrs	r3, r2
 801d40a:	60fb      	str	r3, [r7, #12]
	return rv;
 801d40c:	68fb      	ldr	r3, [r7, #12]
}
 801d40e:	4618      	mov	r0, r3
 801d410:	3714      	adds	r7, #20
 801d412:	46bd      	mov	sp, r7
 801d414:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d418:	4770      	bx	lr

0801d41a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 801d41a:	b480      	push	{r7}
 801d41c:	b083      	sub	sp, #12
 801d41e:	af00      	add	r7, sp, #0
 801d420:	6078      	str	r0, [r7, #4]
 801d422:	460b      	mov	r3, r1
 801d424:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 801d426:	687b      	ldr	r3, [r7, #4]
 801d428:	1c5a      	adds	r2, r3, #1
 801d42a:	607a      	str	r2, [r7, #4]
 801d42c:	887a      	ldrh	r2, [r7, #2]
 801d42e:	b2d2      	uxtb	r2, r2
 801d430:	701a      	strb	r2, [r3, #0]
 801d432:	887b      	ldrh	r3, [r7, #2]
 801d434:	0a1b      	lsrs	r3, r3, #8
 801d436:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 801d438:	687b      	ldr	r3, [r7, #4]
 801d43a:	1c5a      	adds	r2, r3, #1
 801d43c:	607a      	str	r2, [r7, #4]
 801d43e:	887a      	ldrh	r2, [r7, #2]
 801d440:	b2d2      	uxtb	r2, r2
 801d442:	701a      	strb	r2, [r3, #0]
}
 801d444:	bf00      	nop
 801d446:	370c      	adds	r7, #12
 801d448:	46bd      	mov	sp, r7
 801d44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d44e:	4770      	bx	lr

0801d450 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 801d450:	b480      	push	{r7}
 801d452:	b083      	sub	sp, #12
 801d454:	af00      	add	r7, sp, #0
 801d456:	6078      	str	r0, [r7, #4]
 801d458:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801d45a:	687b      	ldr	r3, [r7, #4]
 801d45c:	1c5a      	adds	r2, r3, #1
 801d45e:	607a      	str	r2, [r7, #4]
 801d460:	683a      	ldr	r2, [r7, #0]
 801d462:	b2d2      	uxtb	r2, r2
 801d464:	701a      	strb	r2, [r3, #0]
 801d466:	683b      	ldr	r3, [r7, #0]
 801d468:	0a1b      	lsrs	r3, r3, #8
 801d46a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801d46c:	687b      	ldr	r3, [r7, #4]
 801d46e:	1c5a      	adds	r2, r3, #1
 801d470:	607a      	str	r2, [r7, #4]
 801d472:	683a      	ldr	r2, [r7, #0]
 801d474:	b2d2      	uxtb	r2, r2
 801d476:	701a      	strb	r2, [r3, #0]
 801d478:	683b      	ldr	r3, [r7, #0]
 801d47a:	0a1b      	lsrs	r3, r3, #8
 801d47c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801d47e:	687b      	ldr	r3, [r7, #4]
 801d480:	1c5a      	adds	r2, r3, #1
 801d482:	607a      	str	r2, [r7, #4]
 801d484:	683a      	ldr	r2, [r7, #0]
 801d486:	b2d2      	uxtb	r2, r2
 801d488:	701a      	strb	r2, [r3, #0]
 801d48a:	683b      	ldr	r3, [r7, #0]
 801d48c:	0a1b      	lsrs	r3, r3, #8
 801d48e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 801d490:	687b      	ldr	r3, [r7, #4]
 801d492:	1c5a      	adds	r2, r3, #1
 801d494:	607a      	str	r2, [r7, #4]
 801d496:	683a      	ldr	r2, [r7, #0]
 801d498:	b2d2      	uxtb	r2, r2
 801d49a:	701a      	strb	r2, [r3, #0]
}
 801d49c:	bf00      	nop
 801d49e:	370c      	adds	r7, #12
 801d4a0:	46bd      	mov	sp, r7
 801d4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d4a6:	4770      	bx	lr

0801d4a8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 801d4a8:	b480      	push	{r7}
 801d4aa:	b087      	sub	sp, #28
 801d4ac:	af00      	add	r7, sp, #0
 801d4ae:	60f8      	str	r0, [r7, #12]
 801d4b0:	60b9      	str	r1, [r7, #8]
 801d4b2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 801d4b4:	68fb      	ldr	r3, [r7, #12]
 801d4b6:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 801d4b8:	68bb      	ldr	r3, [r7, #8]
 801d4ba:	613b      	str	r3, [r7, #16]

	if (cnt) {
 801d4bc:	687b      	ldr	r3, [r7, #4]
 801d4be:	2b00      	cmp	r3, #0
 801d4c0:	d00d      	beq.n	801d4de <mem_cpy+0x36>
		do {
			*d++ = *s++;
 801d4c2:	693a      	ldr	r2, [r7, #16]
 801d4c4:	1c53      	adds	r3, r2, #1
 801d4c6:	613b      	str	r3, [r7, #16]
 801d4c8:	697b      	ldr	r3, [r7, #20]
 801d4ca:	1c59      	adds	r1, r3, #1
 801d4cc:	6179      	str	r1, [r7, #20]
 801d4ce:	7812      	ldrb	r2, [r2, #0]
 801d4d0:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 801d4d2:	687b      	ldr	r3, [r7, #4]
 801d4d4:	3b01      	subs	r3, #1
 801d4d6:	607b      	str	r3, [r7, #4]
 801d4d8:	687b      	ldr	r3, [r7, #4]
 801d4da:	2b00      	cmp	r3, #0
 801d4dc:	d1f1      	bne.n	801d4c2 <mem_cpy+0x1a>
	}
}
 801d4de:	bf00      	nop
 801d4e0:	371c      	adds	r7, #28
 801d4e2:	46bd      	mov	sp, r7
 801d4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d4e8:	4770      	bx	lr

0801d4ea <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 801d4ea:	b480      	push	{r7}
 801d4ec:	b087      	sub	sp, #28
 801d4ee:	af00      	add	r7, sp, #0
 801d4f0:	60f8      	str	r0, [r7, #12]
 801d4f2:	60b9      	str	r1, [r7, #8]
 801d4f4:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 801d4f6:	68fb      	ldr	r3, [r7, #12]
 801d4f8:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 801d4fa:	697b      	ldr	r3, [r7, #20]
 801d4fc:	1c5a      	adds	r2, r3, #1
 801d4fe:	617a      	str	r2, [r7, #20]
 801d500:	68ba      	ldr	r2, [r7, #8]
 801d502:	b2d2      	uxtb	r2, r2
 801d504:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 801d506:	687b      	ldr	r3, [r7, #4]
 801d508:	3b01      	subs	r3, #1
 801d50a:	607b      	str	r3, [r7, #4]
 801d50c:	687b      	ldr	r3, [r7, #4]
 801d50e:	2b00      	cmp	r3, #0
 801d510:	d1f3      	bne.n	801d4fa <mem_set+0x10>
}
 801d512:	bf00      	nop
 801d514:	bf00      	nop
 801d516:	371c      	adds	r7, #28
 801d518:	46bd      	mov	sp, r7
 801d51a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d51e:	4770      	bx	lr

0801d520 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 801d520:	b480      	push	{r7}
 801d522:	b089      	sub	sp, #36	; 0x24
 801d524:	af00      	add	r7, sp, #0
 801d526:	60f8      	str	r0, [r7, #12]
 801d528:	60b9      	str	r1, [r7, #8]
 801d52a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 801d52c:	68fb      	ldr	r3, [r7, #12]
 801d52e:	61fb      	str	r3, [r7, #28]
 801d530:	68bb      	ldr	r3, [r7, #8]
 801d532:	61bb      	str	r3, [r7, #24]
	int r = 0;
 801d534:	2300      	movs	r3, #0
 801d536:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 801d538:	69fb      	ldr	r3, [r7, #28]
 801d53a:	1c5a      	adds	r2, r3, #1
 801d53c:	61fa      	str	r2, [r7, #28]
 801d53e:	781b      	ldrb	r3, [r3, #0]
 801d540:	4619      	mov	r1, r3
 801d542:	69bb      	ldr	r3, [r7, #24]
 801d544:	1c5a      	adds	r2, r3, #1
 801d546:	61ba      	str	r2, [r7, #24]
 801d548:	781b      	ldrb	r3, [r3, #0]
 801d54a:	1acb      	subs	r3, r1, r3
 801d54c:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 801d54e:	687b      	ldr	r3, [r7, #4]
 801d550:	3b01      	subs	r3, #1
 801d552:	607b      	str	r3, [r7, #4]
 801d554:	687b      	ldr	r3, [r7, #4]
 801d556:	2b00      	cmp	r3, #0
 801d558:	d002      	beq.n	801d560 <mem_cmp+0x40>
 801d55a:	697b      	ldr	r3, [r7, #20]
 801d55c:	2b00      	cmp	r3, #0
 801d55e:	d0eb      	beq.n	801d538 <mem_cmp+0x18>

	return r;
 801d560:	697b      	ldr	r3, [r7, #20]
}
 801d562:	4618      	mov	r0, r3
 801d564:	3724      	adds	r7, #36	; 0x24
 801d566:	46bd      	mov	sp, r7
 801d568:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d56c:	4770      	bx	lr

0801d56e <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 801d56e:	b480      	push	{r7}
 801d570:	b083      	sub	sp, #12
 801d572:	af00      	add	r7, sp, #0
 801d574:	6078      	str	r0, [r7, #4]
 801d576:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 801d578:	e002      	b.n	801d580 <chk_chr+0x12>
 801d57a:	687b      	ldr	r3, [r7, #4]
 801d57c:	3301      	adds	r3, #1
 801d57e:	607b      	str	r3, [r7, #4]
 801d580:	687b      	ldr	r3, [r7, #4]
 801d582:	781b      	ldrb	r3, [r3, #0]
 801d584:	2b00      	cmp	r3, #0
 801d586:	d005      	beq.n	801d594 <chk_chr+0x26>
 801d588:	687b      	ldr	r3, [r7, #4]
 801d58a:	781b      	ldrb	r3, [r3, #0]
 801d58c:	461a      	mov	r2, r3
 801d58e:	683b      	ldr	r3, [r7, #0]
 801d590:	4293      	cmp	r3, r2
 801d592:	d1f2      	bne.n	801d57a <chk_chr+0xc>
	return *str;
 801d594:	687b      	ldr	r3, [r7, #4]
 801d596:	781b      	ldrb	r3, [r3, #0]
}
 801d598:	4618      	mov	r0, r3
 801d59a:	370c      	adds	r7, #12
 801d59c:	46bd      	mov	sp, r7
 801d59e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d5a2:	4770      	bx	lr

0801d5a4 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 801d5a4:	b580      	push	{r7, lr}
 801d5a6:	b082      	sub	sp, #8
 801d5a8:	af00      	add	r7, sp, #0
 801d5aa:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 801d5ac:	687b      	ldr	r3, [r7, #4]
 801d5ae:	2b00      	cmp	r3, #0
 801d5b0:	d009      	beq.n	801d5c6 <lock_fs+0x22>
 801d5b2:	687b      	ldr	r3, [r7, #4]
 801d5b4:	68db      	ldr	r3, [r3, #12]
 801d5b6:	4618      	mov	r0, r3
 801d5b8:	f002 f9a2 	bl	801f900 <ff_req_grant>
 801d5bc:	4603      	mov	r3, r0
 801d5be:	2b00      	cmp	r3, #0
 801d5c0:	d001      	beq.n	801d5c6 <lock_fs+0x22>
 801d5c2:	2301      	movs	r3, #1
 801d5c4:	e000      	b.n	801d5c8 <lock_fs+0x24>
 801d5c6:	2300      	movs	r3, #0
}
 801d5c8:	4618      	mov	r0, r3
 801d5ca:	3708      	adds	r7, #8
 801d5cc:	46bd      	mov	sp, r7
 801d5ce:	bd80      	pop	{r7, pc}

0801d5d0 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 801d5d0:	b580      	push	{r7, lr}
 801d5d2:	b082      	sub	sp, #8
 801d5d4:	af00      	add	r7, sp, #0
 801d5d6:	6078      	str	r0, [r7, #4]
 801d5d8:	460b      	mov	r3, r1
 801d5da:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 801d5dc:	687b      	ldr	r3, [r7, #4]
 801d5de:	2b00      	cmp	r3, #0
 801d5e0:	d00d      	beq.n	801d5fe <unlock_fs+0x2e>
 801d5e2:	78fb      	ldrb	r3, [r7, #3]
 801d5e4:	2b0c      	cmp	r3, #12
 801d5e6:	d00a      	beq.n	801d5fe <unlock_fs+0x2e>
 801d5e8:	78fb      	ldrb	r3, [r7, #3]
 801d5ea:	2b0b      	cmp	r3, #11
 801d5ec:	d007      	beq.n	801d5fe <unlock_fs+0x2e>
 801d5ee:	78fb      	ldrb	r3, [r7, #3]
 801d5f0:	2b0f      	cmp	r3, #15
 801d5f2:	d004      	beq.n	801d5fe <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 801d5f4:	687b      	ldr	r3, [r7, #4]
 801d5f6:	68db      	ldr	r3, [r3, #12]
 801d5f8:	4618      	mov	r0, r3
 801d5fa:	f002 f996 	bl	801f92a <ff_rel_grant>
	}
}
 801d5fe:	bf00      	nop
 801d600:	3708      	adds	r7, #8
 801d602:	46bd      	mov	sp, r7
 801d604:	bd80      	pop	{r7, pc}
	...

0801d608 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 801d608:	b480      	push	{r7}
 801d60a:	b085      	sub	sp, #20
 801d60c:	af00      	add	r7, sp, #0
 801d60e:	6078      	str	r0, [r7, #4]
 801d610:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 801d612:	2300      	movs	r3, #0
 801d614:	60bb      	str	r3, [r7, #8]
 801d616:	68bb      	ldr	r3, [r7, #8]
 801d618:	60fb      	str	r3, [r7, #12]
 801d61a:	e029      	b.n	801d670 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 801d61c:	4a27      	ldr	r2, [pc, #156]	; (801d6bc <chk_lock+0xb4>)
 801d61e:	68fb      	ldr	r3, [r7, #12]
 801d620:	011b      	lsls	r3, r3, #4
 801d622:	4413      	add	r3, r2
 801d624:	681b      	ldr	r3, [r3, #0]
 801d626:	2b00      	cmp	r3, #0
 801d628:	d01d      	beq.n	801d666 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 801d62a:	4a24      	ldr	r2, [pc, #144]	; (801d6bc <chk_lock+0xb4>)
 801d62c:	68fb      	ldr	r3, [r7, #12]
 801d62e:	011b      	lsls	r3, r3, #4
 801d630:	4413      	add	r3, r2
 801d632:	681a      	ldr	r2, [r3, #0]
 801d634:	687b      	ldr	r3, [r7, #4]
 801d636:	681b      	ldr	r3, [r3, #0]
 801d638:	429a      	cmp	r2, r3
 801d63a:	d116      	bne.n	801d66a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 801d63c:	4a1f      	ldr	r2, [pc, #124]	; (801d6bc <chk_lock+0xb4>)
 801d63e:	68fb      	ldr	r3, [r7, #12]
 801d640:	011b      	lsls	r3, r3, #4
 801d642:	4413      	add	r3, r2
 801d644:	3304      	adds	r3, #4
 801d646:	681a      	ldr	r2, [r3, #0]
 801d648:	687b      	ldr	r3, [r7, #4]
 801d64a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 801d64c:	429a      	cmp	r2, r3
 801d64e:	d10c      	bne.n	801d66a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 801d650:	4a1a      	ldr	r2, [pc, #104]	; (801d6bc <chk_lock+0xb4>)
 801d652:	68fb      	ldr	r3, [r7, #12]
 801d654:	011b      	lsls	r3, r3, #4
 801d656:	4413      	add	r3, r2
 801d658:	3308      	adds	r3, #8
 801d65a:	681a      	ldr	r2, [r3, #0]
 801d65c:	687b      	ldr	r3, [r7, #4]
 801d65e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 801d660:	429a      	cmp	r2, r3
 801d662:	d102      	bne.n	801d66a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 801d664:	e007      	b.n	801d676 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 801d666:	2301      	movs	r3, #1
 801d668:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 801d66a:	68fb      	ldr	r3, [r7, #12]
 801d66c:	3301      	adds	r3, #1
 801d66e:	60fb      	str	r3, [r7, #12]
 801d670:	68fb      	ldr	r3, [r7, #12]
 801d672:	2b01      	cmp	r3, #1
 801d674:	d9d2      	bls.n	801d61c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 801d676:	68fb      	ldr	r3, [r7, #12]
 801d678:	2b02      	cmp	r3, #2
 801d67a:	d109      	bne.n	801d690 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 801d67c:	68bb      	ldr	r3, [r7, #8]
 801d67e:	2b00      	cmp	r3, #0
 801d680:	d102      	bne.n	801d688 <chk_lock+0x80>
 801d682:	683b      	ldr	r3, [r7, #0]
 801d684:	2b02      	cmp	r3, #2
 801d686:	d101      	bne.n	801d68c <chk_lock+0x84>
 801d688:	2300      	movs	r3, #0
 801d68a:	e010      	b.n	801d6ae <chk_lock+0xa6>
 801d68c:	2312      	movs	r3, #18
 801d68e:	e00e      	b.n	801d6ae <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 801d690:	683b      	ldr	r3, [r7, #0]
 801d692:	2b00      	cmp	r3, #0
 801d694:	d108      	bne.n	801d6a8 <chk_lock+0xa0>
 801d696:	4a09      	ldr	r2, [pc, #36]	; (801d6bc <chk_lock+0xb4>)
 801d698:	68fb      	ldr	r3, [r7, #12]
 801d69a:	011b      	lsls	r3, r3, #4
 801d69c:	4413      	add	r3, r2
 801d69e:	330c      	adds	r3, #12
 801d6a0:	881b      	ldrh	r3, [r3, #0]
 801d6a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801d6a6:	d101      	bne.n	801d6ac <chk_lock+0xa4>
 801d6a8:	2310      	movs	r3, #16
 801d6aa:	e000      	b.n	801d6ae <chk_lock+0xa6>
 801d6ac:	2300      	movs	r3, #0
}
 801d6ae:	4618      	mov	r0, r3
 801d6b0:	3714      	adds	r7, #20
 801d6b2:	46bd      	mov	sp, r7
 801d6b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d6b8:	4770      	bx	lr
 801d6ba:	bf00      	nop
 801d6bc:	2400af44 	.word	0x2400af44

0801d6c0 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 801d6c0:	b480      	push	{r7}
 801d6c2:	b083      	sub	sp, #12
 801d6c4:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 801d6c6:	2300      	movs	r3, #0
 801d6c8:	607b      	str	r3, [r7, #4]
 801d6ca:	e002      	b.n	801d6d2 <enq_lock+0x12>
 801d6cc:	687b      	ldr	r3, [r7, #4]
 801d6ce:	3301      	adds	r3, #1
 801d6d0:	607b      	str	r3, [r7, #4]
 801d6d2:	687b      	ldr	r3, [r7, #4]
 801d6d4:	2b01      	cmp	r3, #1
 801d6d6:	d806      	bhi.n	801d6e6 <enq_lock+0x26>
 801d6d8:	4a09      	ldr	r2, [pc, #36]	; (801d700 <enq_lock+0x40>)
 801d6da:	687b      	ldr	r3, [r7, #4]
 801d6dc:	011b      	lsls	r3, r3, #4
 801d6de:	4413      	add	r3, r2
 801d6e0:	681b      	ldr	r3, [r3, #0]
 801d6e2:	2b00      	cmp	r3, #0
 801d6e4:	d1f2      	bne.n	801d6cc <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 801d6e6:	687b      	ldr	r3, [r7, #4]
 801d6e8:	2b02      	cmp	r3, #2
 801d6ea:	bf14      	ite	ne
 801d6ec:	2301      	movne	r3, #1
 801d6ee:	2300      	moveq	r3, #0
 801d6f0:	b2db      	uxtb	r3, r3
}
 801d6f2:	4618      	mov	r0, r3
 801d6f4:	370c      	adds	r7, #12
 801d6f6:	46bd      	mov	sp, r7
 801d6f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d6fc:	4770      	bx	lr
 801d6fe:	bf00      	nop
 801d700:	2400af44 	.word	0x2400af44

0801d704 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 801d704:	b480      	push	{r7}
 801d706:	b085      	sub	sp, #20
 801d708:	af00      	add	r7, sp, #0
 801d70a:	6078      	str	r0, [r7, #4]
 801d70c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 801d70e:	2300      	movs	r3, #0
 801d710:	60fb      	str	r3, [r7, #12]
 801d712:	e01f      	b.n	801d754 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 801d714:	4a41      	ldr	r2, [pc, #260]	; (801d81c <inc_lock+0x118>)
 801d716:	68fb      	ldr	r3, [r7, #12]
 801d718:	011b      	lsls	r3, r3, #4
 801d71a:	4413      	add	r3, r2
 801d71c:	681a      	ldr	r2, [r3, #0]
 801d71e:	687b      	ldr	r3, [r7, #4]
 801d720:	681b      	ldr	r3, [r3, #0]
 801d722:	429a      	cmp	r2, r3
 801d724:	d113      	bne.n	801d74e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 801d726:	4a3d      	ldr	r2, [pc, #244]	; (801d81c <inc_lock+0x118>)
 801d728:	68fb      	ldr	r3, [r7, #12]
 801d72a:	011b      	lsls	r3, r3, #4
 801d72c:	4413      	add	r3, r2
 801d72e:	3304      	adds	r3, #4
 801d730:	681a      	ldr	r2, [r3, #0]
 801d732:	687b      	ldr	r3, [r7, #4]
 801d734:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 801d736:	429a      	cmp	r2, r3
 801d738:	d109      	bne.n	801d74e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 801d73a:	4a38      	ldr	r2, [pc, #224]	; (801d81c <inc_lock+0x118>)
 801d73c:	68fb      	ldr	r3, [r7, #12]
 801d73e:	011b      	lsls	r3, r3, #4
 801d740:	4413      	add	r3, r2
 801d742:	3308      	adds	r3, #8
 801d744:	681a      	ldr	r2, [r3, #0]
 801d746:	687b      	ldr	r3, [r7, #4]
 801d748:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 801d74a:	429a      	cmp	r2, r3
 801d74c:	d006      	beq.n	801d75c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 801d74e:	68fb      	ldr	r3, [r7, #12]
 801d750:	3301      	adds	r3, #1
 801d752:	60fb      	str	r3, [r7, #12]
 801d754:	68fb      	ldr	r3, [r7, #12]
 801d756:	2b01      	cmp	r3, #1
 801d758:	d9dc      	bls.n	801d714 <inc_lock+0x10>
 801d75a:	e000      	b.n	801d75e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 801d75c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 801d75e:	68fb      	ldr	r3, [r7, #12]
 801d760:	2b02      	cmp	r3, #2
 801d762:	d132      	bne.n	801d7ca <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 801d764:	2300      	movs	r3, #0
 801d766:	60fb      	str	r3, [r7, #12]
 801d768:	e002      	b.n	801d770 <inc_lock+0x6c>
 801d76a:	68fb      	ldr	r3, [r7, #12]
 801d76c:	3301      	adds	r3, #1
 801d76e:	60fb      	str	r3, [r7, #12]
 801d770:	68fb      	ldr	r3, [r7, #12]
 801d772:	2b01      	cmp	r3, #1
 801d774:	d806      	bhi.n	801d784 <inc_lock+0x80>
 801d776:	4a29      	ldr	r2, [pc, #164]	; (801d81c <inc_lock+0x118>)
 801d778:	68fb      	ldr	r3, [r7, #12]
 801d77a:	011b      	lsls	r3, r3, #4
 801d77c:	4413      	add	r3, r2
 801d77e:	681b      	ldr	r3, [r3, #0]
 801d780:	2b00      	cmp	r3, #0
 801d782:	d1f2      	bne.n	801d76a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 801d784:	68fb      	ldr	r3, [r7, #12]
 801d786:	2b02      	cmp	r3, #2
 801d788:	d101      	bne.n	801d78e <inc_lock+0x8a>
 801d78a:	2300      	movs	r3, #0
 801d78c:	e040      	b.n	801d810 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 801d78e:	687b      	ldr	r3, [r7, #4]
 801d790:	681a      	ldr	r2, [r3, #0]
 801d792:	4922      	ldr	r1, [pc, #136]	; (801d81c <inc_lock+0x118>)
 801d794:	68fb      	ldr	r3, [r7, #12]
 801d796:	011b      	lsls	r3, r3, #4
 801d798:	440b      	add	r3, r1
 801d79a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 801d79c:	687b      	ldr	r3, [r7, #4]
 801d79e:	689a      	ldr	r2, [r3, #8]
 801d7a0:	491e      	ldr	r1, [pc, #120]	; (801d81c <inc_lock+0x118>)
 801d7a2:	68fb      	ldr	r3, [r7, #12]
 801d7a4:	011b      	lsls	r3, r3, #4
 801d7a6:	440b      	add	r3, r1
 801d7a8:	3304      	adds	r3, #4
 801d7aa:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 801d7ac:	687b      	ldr	r3, [r7, #4]
 801d7ae:	695a      	ldr	r2, [r3, #20]
 801d7b0:	491a      	ldr	r1, [pc, #104]	; (801d81c <inc_lock+0x118>)
 801d7b2:	68fb      	ldr	r3, [r7, #12]
 801d7b4:	011b      	lsls	r3, r3, #4
 801d7b6:	440b      	add	r3, r1
 801d7b8:	3308      	adds	r3, #8
 801d7ba:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 801d7bc:	4a17      	ldr	r2, [pc, #92]	; (801d81c <inc_lock+0x118>)
 801d7be:	68fb      	ldr	r3, [r7, #12]
 801d7c0:	011b      	lsls	r3, r3, #4
 801d7c2:	4413      	add	r3, r2
 801d7c4:	330c      	adds	r3, #12
 801d7c6:	2200      	movs	r2, #0
 801d7c8:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 801d7ca:	683b      	ldr	r3, [r7, #0]
 801d7cc:	2b00      	cmp	r3, #0
 801d7ce:	d009      	beq.n	801d7e4 <inc_lock+0xe0>
 801d7d0:	4a12      	ldr	r2, [pc, #72]	; (801d81c <inc_lock+0x118>)
 801d7d2:	68fb      	ldr	r3, [r7, #12]
 801d7d4:	011b      	lsls	r3, r3, #4
 801d7d6:	4413      	add	r3, r2
 801d7d8:	330c      	adds	r3, #12
 801d7da:	881b      	ldrh	r3, [r3, #0]
 801d7dc:	2b00      	cmp	r3, #0
 801d7de:	d001      	beq.n	801d7e4 <inc_lock+0xe0>
 801d7e0:	2300      	movs	r3, #0
 801d7e2:	e015      	b.n	801d810 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 801d7e4:	683b      	ldr	r3, [r7, #0]
 801d7e6:	2b00      	cmp	r3, #0
 801d7e8:	d108      	bne.n	801d7fc <inc_lock+0xf8>
 801d7ea:	4a0c      	ldr	r2, [pc, #48]	; (801d81c <inc_lock+0x118>)
 801d7ec:	68fb      	ldr	r3, [r7, #12]
 801d7ee:	011b      	lsls	r3, r3, #4
 801d7f0:	4413      	add	r3, r2
 801d7f2:	330c      	adds	r3, #12
 801d7f4:	881b      	ldrh	r3, [r3, #0]
 801d7f6:	3301      	adds	r3, #1
 801d7f8:	b29a      	uxth	r2, r3
 801d7fa:	e001      	b.n	801d800 <inc_lock+0xfc>
 801d7fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 801d800:	4906      	ldr	r1, [pc, #24]	; (801d81c <inc_lock+0x118>)
 801d802:	68fb      	ldr	r3, [r7, #12]
 801d804:	011b      	lsls	r3, r3, #4
 801d806:	440b      	add	r3, r1
 801d808:	330c      	adds	r3, #12
 801d80a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 801d80c:	68fb      	ldr	r3, [r7, #12]
 801d80e:	3301      	adds	r3, #1
}
 801d810:	4618      	mov	r0, r3
 801d812:	3714      	adds	r7, #20
 801d814:	46bd      	mov	sp, r7
 801d816:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d81a:	4770      	bx	lr
 801d81c:	2400af44 	.word	0x2400af44

0801d820 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 801d820:	b480      	push	{r7}
 801d822:	b085      	sub	sp, #20
 801d824:	af00      	add	r7, sp, #0
 801d826:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 801d828:	687b      	ldr	r3, [r7, #4]
 801d82a:	3b01      	subs	r3, #1
 801d82c:	607b      	str	r3, [r7, #4]
 801d82e:	687b      	ldr	r3, [r7, #4]
 801d830:	2b01      	cmp	r3, #1
 801d832:	d825      	bhi.n	801d880 <dec_lock+0x60>
		n = Files[i].ctr;
 801d834:	4a17      	ldr	r2, [pc, #92]	; (801d894 <dec_lock+0x74>)
 801d836:	687b      	ldr	r3, [r7, #4]
 801d838:	011b      	lsls	r3, r3, #4
 801d83a:	4413      	add	r3, r2
 801d83c:	330c      	adds	r3, #12
 801d83e:	881b      	ldrh	r3, [r3, #0]
 801d840:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 801d842:	89fb      	ldrh	r3, [r7, #14]
 801d844:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801d848:	d101      	bne.n	801d84e <dec_lock+0x2e>
 801d84a:	2300      	movs	r3, #0
 801d84c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 801d84e:	89fb      	ldrh	r3, [r7, #14]
 801d850:	2b00      	cmp	r3, #0
 801d852:	d002      	beq.n	801d85a <dec_lock+0x3a>
 801d854:	89fb      	ldrh	r3, [r7, #14]
 801d856:	3b01      	subs	r3, #1
 801d858:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 801d85a:	4a0e      	ldr	r2, [pc, #56]	; (801d894 <dec_lock+0x74>)
 801d85c:	687b      	ldr	r3, [r7, #4]
 801d85e:	011b      	lsls	r3, r3, #4
 801d860:	4413      	add	r3, r2
 801d862:	330c      	adds	r3, #12
 801d864:	89fa      	ldrh	r2, [r7, #14]
 801d866:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 801d868:	89fb      	ldrh	r3, [r7, #14]
 801d86a:	2b00      	cmp	r3, #0
 801d86c:	d105      	bne.n	801d87a <dec_lock+0x5a>
 801d86e:	4a09      	ldr	r2, [pc, #36]	; (801d894 <dec_lock+0x74>)
 801d870:	687b      	ldr	r3, [r7, #4]
 801d872:	011b      	lsls	r3, r3, #4
 801d874:	4413      	add	r3, r2
 801d876:	2200      	movs	r2, #0
 801d878:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 801d87a:	2300      	movs	r3, #0
 801d87c:	737b      	strb	r3, [r7, #13]
 801d87e:	e001      	b.n	801d884 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 801d880:	2302      	movs	r3, #2
 801d882:	737b      	strb	r3, [r7, #13]
	}
	return res;
 801d884:	7b7b      	ldrb	r3, [r7, #13]
}
 801d886:	4618      	mov	r0, r3
 801d888:	3714      	adds	r7, #20
 801d88a:	46bd      	mov	sp, r7
 801d88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d890:	4770      	bx	lr
 801d892:	bf00      	nop
 801d894:	2400af44 	.word	0x2400af44

0801d898 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 801d898:	b480      	push	{r7}
 801d89a:	b085      	sub	sp, #20
 801d89c:	af00      	add	r7, sp, #0
 801d89e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 801d8a0:	2300      	movs	r3, #0
 801d8a2:	60fb      	str	r3, [r7, #12]
 801d8a4:	e010      	b.n	801d8c8 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 801d8a6:	4a0d      	ldr	r2, [pc, #52]	; (801d8dc <clear_lock+0x44>)
 801d8a8:	68fb      	ldr	r3, [r7, #12]
 801d8aa:	011b      	lsls	r3, r3, #4
 801d8ac:	4413      	add	r3, r2
 801d8ae:	681b      	ldr	r3, [r3, #0]
 801d8b0:	687a      	ldr	r2, [r7, #4]
 801d8b2:	429a      	cmp	r2, r3
 801d8b4:	d105      	bne.n	801d8c2 <clear_lock+0x2a>
 801d8b6:	4a09      	ldr	r2, [pc, #36]	; (801d8dc <clear_lock+0x44>)
 801d8b8:	68fb      	ldr	r3, [r7, #12]
 801d8ba:	011b      	lsls	r3, r3, #4
 801d8bc:	4413      	add	r3, r2
 801d8be:	2200      	movs	r2, #0
 801d8c0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 801d8c2:	68fb      	ldr	r3, [r7, #12]
 801d8c4:	3301      	adds	r3, #1
 801d8c6:	60fb      	str	r3, [r7, #12]
 801d8c8:	68fb      	ldr	r3, [r7, #12]
 801d8ca:	2b01      	cmp	r3, #1
 801d8cc:	d9eb      	bls.n	801d8a6 <clear_lock+0xe>
	}
}
 801d8ce:	bf00      	nop
 801d8d0:	bf00      	nop
 801d8d2:	3714      	adds	r7, #20
 801d8d4:	46bd      	mov	sp, r7
 801d8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d8da:	4770      	bx	lr
 801d8dc:	2400af44 	.word	0x2400af44

0801d8e0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 801d8e0:	b580      	push	{r7, lr}
 801d8e2:	b086      	sub	sp, #24
 801d8e4:	af00      	add	r7, sp, #0
 801d8e6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 801d8e8:	2300      	movs	r3, #0
 801d8ea:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 801d8ec:	687b      	ldr	r3, [r7, #4]
 801d8ee:	78db      	ldrb	r3, [r3, #3]
 801d8f0:	2b00      	cmp	r3, #0
 801d8f2:	d034      	beq.n	801d95e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 801d8f4:	687b      	ldr	r3, [r7, #4]
 801d8f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801d8f8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 801d8fa:	687b      	ldr	r3, [r7, #4]
 801d8fc:	7858      	ldrb	r0, [r3, #1]
 801d8fe:	687b      	ldr	r3, [r7, #4]
 801d900:	f103 0134 	add.w	r1, r3, #52	; 0x34
 801d904:	2301      	movs	r3, #1
 801d906:	697a      	ldr	r2, [r7, #20]
 801d908:	f7ff fd0e 	bl	801d328 <disk_write>
 801d90c:	4603      	mov	r3, r0
 801d90e:	2b00      	cmp	r3, #0
 801d910:	d002      	beq.n	801d918 <sync_window+0x38>
			res = FR_DISK_ERR;
 801d912:	2301      	movs	r3, #1
 801d914:	73fb      	strb	r3, [r7, #15]
 801d916:	e022      	b.n	801d95e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 801d918:	687b      	ldr	r3, [r7, #4]
 801d91a:	2200      	movs	r2, #0
 801d91c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 801d91e:	687b      	ldr	r3, [r7, #4]
 801d920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801d922:	697a      	ldr	r2, [r7, #20]
 801d924:	1ad2      	subs	r2, r2, r3
 801d926:	687b      	ldr	r3, [r7, #4]
 801d928:	69db      	ldr	r3, [r3, #28]
 801d92a:	429a      	cmp	r2, r3
 801d92c:	d217      	bcs.n	801d95e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801d92e:	687b      	ldr	r3, [r7, #4]
 801d930:	789b      	ldrb	r3, [r3, #2]
 801d932:	613b      	str	r3, [r7, #16]
 801d934:	e010      	b.n	801d958 <sync_window+0x78>
					wsect += fs->fsize;
 801d936:	687b      	ldr	r3, [r7, #4]
 801d938:	69db      	ldr	r3, [r3, #28]
 801d93a:	697a      	ldr	r2, [r7, #20]
 801d93c:	4413      	add	r3, r2
 801d93e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 801d940:	687b      	ldr	r3, [r7, #4]
 801d942:	7858      	ldrb	r0, [r3, #1]
 801d944:	687b      	ldr	r3, [r7, #4]
 801d946:	f103 0134 	add.w	r1, r3, #52	; 0x34
 801d94a:	2301      	movs	r3, #1
 801d94c:	697a      	ldr	r2, [r7, #20]
 801d94e:	f7ff fceb 	bl	801d328 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801d952:	693b      	ldr	r3, [r7, #16]
 801d954:	3b01      	subs	r3, #1
 801d956:	613b      	str	r3, [r7, #16]
 801d958:	693b      	ldr	r3, [r7, #16]
 801d95a:	2b01      	cmp	r3, #1
 801d95c:	d8eb      	bhi.n	801d936 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 801d95e:	7bfb      	ldrb	r3, [r7, #15]
}
 801d960:	4618      	mov	r0, r3
 801d962:	3718      	adds	r7, #24
 801d964:	46bd      	mov	sp, r7
 801d966:	bd80      	pop	{r7, pc}

0801d968 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 801d968:	b580      	push	{r7, lr}
 801d96a:	b084      	sub	sp, #16
 801d96c:	af00      	add	r7, sp, #0
 801d96e:	6078      	str	r0, [r7, #4]
 801d970:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 801d972:	2300      	movs	r3, #0
 801d974:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 801d976:	687b      	ldr	r3, [r7, #4]
 801d978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801d97a:	683a      	ldr	r2, [r7, #0]
 801d97c:	429a      	cmp	r2, r3
 801d97e:	d01b      	beq.n	801d9b8 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 801d980:	6878      	ldr	r0, [r7, #4]
 801d982:	f7ff ffad 	bl	801d8e0 <sync_window>
 801d986:	4603      	mov	r3, r0
 801d988:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 801d98a:	7bfb      	ldrb	r3, [r7, #15]
 801d98c:	2b00      	cmp	r3, #0
 801d98e:	d113      	bne.n	801d9b8 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 801d990:	687b      	ldr	r3, [r7, #4]
 801d992:	7858      	ldrb	r0, [r3, #1]
 801d994:	687b      	ldr	r3, [r7, #4]
 801d996:	f103 0134 	add.w	r1, r3, #52	; 0x34
 801d99a:	2301      	movs	r3, #1
 801d99c:	683a      	ldr	r2, [r7, #0]
 801d99e:	f7ff fca3 	bl	801d2e8 <disk_read>
 801d9a2:	4603      	mov	r3, r0
 801d9a4:	2b00      	cmp	r3, #0
 801d9a6:	d004      	beq.n	801d9b2 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 801d9a8:	f04f 33ff 	mov.w	r3, #4294967295
 801d9ac:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 801d9ae:	2301      	movs	r3, #1
 801d9b0:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 801d9b2:	687b      	ldr	r3, [r7, #4]
 801d9b4:	683a      	ldr	r2, [r7, #0]
 801d9b6:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 801d9b8:	7bfb      	ldrb	r3, [r7, #15]
}
 801d9ba:	4618      	mov	r0, r3
 801d9bc:	3710      	adds	r7, #16
 801d9be:	46bd      	mov	sp, r7
 801d9c0:	bd80      	pop	{r7, pc}
	...

0801d9c4 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 801d9c4:	b580      	push	{r7, lr}
 801d9c6:	b084      	sub	sp, #16
 801d9c8:	af00      	add	r7, sp, #0
 801d9ca:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 801d9cc:	6878      	ldr	r0, [r7, #4]
 801d9ce:	f7ff ff87 	bl	801d8e0 <sync_window>
 801d9d2:	4603      	mov	r3, r0
 801d9d4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 801d9d6:	7bfb      	ldrb	r3, [r7, #15]
 801d9d8:	2b00      	cmp	r3, #0
 801d9da:	d158      	bne.n	801da8e <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 801d9dc:	687b      	ldr	r3, [r7, #4]
 801d9de:	781b      	ldrb	r3, [r3, #0]
 801d9e0:	2b03      	cmp	r3, #3
 801d9e2:	d148      	bne.n	801da76 <sync_fs+0xb2>
 801d9e4:	687b      	ldr	r3, [r7, #4]
 801d9e6:	791b      	ldrb	r3, [r3, #4]
 801d9e8:	2b01      	cmp	r3, #1
 801d9ea:	d144      	bne.n	801da76 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 801d9ec:	687b      	ldr	r3, [r7, #4]
 801d9ee:	3334      	adds	r3, #52	; 0x34
 801d9f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 801d9f4:	2100      	movs	r1, #0
 801d9f6:	4618      	mov	r0, r3
 801d9f8:	f7ff fd77 	bl	801d4ea <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 801d9fc:	687b      	ldr	r3, [r7, #4]
 801d9fe:	3334      	adds	r3, #52	; 0x34
 801da00:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801da04:	f64a 2155 	movw	r1, #43605	; 0xaa55
 801da08:	4618      	mov	r0, r3
 801da0a:	f7ff fd06 	bl	801d41a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 801da0e:	687b      	ldr	r3, [r7, #4]
 801da10:	3334      	adds	r3, #52	; 0x34
 801da12:	4921      	ldr	r1, [pc, #132]	; (801da98 <sync_fs+0xd4>)
 801da14:	4618      	mov	r0, r3
 801da16:	f7ff fd1b 	bl	801d450 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 801da1a:	687b      	ldr	r3, [r7, #4]
 801da1c:	3334      	adds	r3, #52	; 0x34
 801da1e:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 801da22:	491e      	ldr	r1, [pc, #120]	; (801da9c <sync_fs+0xd8>)
 801da24:	4618      	mov	r0, r3
 801da26:	f7ff fd13 	bl	801d450 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 801da2a:	687b      	ldr	r3, [r7, #4]
 801da2c:	3334      	adds	r3, #52	; 0x34
 801da2e:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 801da32:	687b      	ldr	r3, [r7, #4]
 801da34:	695b      	ldr	r3, [r3, #20]
 801da36:	4619      	mov	r1, r3
 801da38:	4610      	mov	r0, r2
 801da3a:	f7ff fd09 	bl	801d450 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 801da3e:	687b      	ldr	r3, [r7, #4]
 801da40:	3334      	adds	r3, #52	; 0x34
 801da42:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 801da46:	687b      	ldr	r3, [r7, #4]
 801da48:	691b      	ldr	r3, [r3, #16]
 801da4a:	4619      	mov	r1, r3
 801da4c:	4610      	mov	r0, r2
 801da4e:	f7ff fcff 	bl	801d450 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 801da52:	687b      	ldr	r3, [r7, #4]
 801da54:	6a1b      	ldr	r3, [r3, #32]
 801da56:	1c5a      	adds	r2, r3, #1
 801da58:	687b      	ldr	r3, [r7, #4]
 801da5a:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 801da5c:	687b      	ldr	r3, [r7, #4]
 801da5e:	7858      	ldrb	r0, [r3, #1]
 801da60:	687b      	ldr	r3, [r7, #4]
 801da62:	f103 0134 	add.w	r1, r3, #52	; 0x34
 801da66:	687b      	ldr	r3, [r7, #4]
 801da68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801da6a:	2301      	movs	r3, #1
 801da6c:	f7ff fc5c 	bl	801d328 <disk_write>
			fs->fsi_flag = 0;
 801da70:	687b      	ldr	r3, [r7, #4]
 801da72:	2200      	movs	r2, #0
 801da74:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 801da76:	687b      	ldr	r3, [r7, #4]
 801da78:	785b      	ldrb	r3, [r3, #1]
 801da7a:	2200      	movs	r2, #0
 801da7c:	2100      	movs	r1, #0
 801da7e:	4618      	mov	r0, r3
 801da80:	f7ff fc72 	bl	801d368 <disk_ioctl>
 801da84:	4603      	mov	r3, r0
 801da86:	2b00      	cmp	r3, #0
 801da88:	d001      	beq.n	801da8e <sync_fs+0xca>
 801da8a:	2301      	movs	r3, #1
 801da8c:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 801da8e:	7bfb      	ldrb	r3, [r7, #15]
}
 801da90:	4618      	mov	r0, r3
 801da92:	3710      	adds	r7, #16
 801da94:	46bd      	mov	sp, r7
 801da96:	bd80      	pop	{r7, pc}
 801da98:	41615252 	.word	0x41615252
 801da9c:	61417272 	.word	0x61417272

0801daa0 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 801daa0:	b480      	push	{r7}
 801daa2:	b083      	sub	sp, #12
 801daa4:	af00      	add	r7, sp, #0
 801daa6:	6078      	str	r0, [r7, #4]
 801daa8:	6039      	str	r1, [r7, #0]
	clst -= 2;
 801daaa:	683b      	ldr	r3, [r7, #0]
 801daac:	3b02      	subs	r3, #2
 801daae:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 801dab0:	687b      	ldr	r3, [r7, #4]
 801dab2:	699b      	ldr	r3, [r3, #24]
 801dab4:	3b02      	subs	r3, #2
 801dab6:	683a      	ldr	r2, [r7, #0]
 801dab8:	429a      	cmp	r2, r3
 801daba:	d301      	bcc.n	801dac0 <clust2sect+0x20>
 801dabc:	2300      	movs	r3, #0
 801dabe:	e008      	b.n	801dad2 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 801dac0:	687b      	ldr	r3, [r7, #4]
 801dac2:	895b      	ldrh	r3, [r3, #10]
 801dac4:	461a      	mov	r2, r3
 801dac6:	683b      	ldr	r3, [r7, #0]
 801dac8:	fb03 f202 	mul.w	r2, r3, r2
 801dacc:	687b      	ldr	r3, [r7, #4]
 801dace:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801dad0:	4413      	add	r3, r2
}
 801dad2:	4618      	mov	r0, r3
 801dad4:	370c      	adds	r7, #12
 801dad6:	46bd      	mov	sp, r7
 801dad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dadc:	4770      	bx	lr

0801dade <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 801dade:	b580      	push	{r7, lr}
 801dae0:	b086      	sub	sp, #24
 801dae2:	af00      	add	r7, sp, #0
 801dae4:	6078      	str	r0, [r7, #4]
 801dae6:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 801dae8:	687b      	ldr	r3, [r7, #4]
 801daea:	681b      	ldr	r3, [r3, #0]
 801daec:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 801daee:	683b      	ldr	r3, [r7, #0]
 801daf0:	2b01      	cmp	r3, #1
 801daf2:	d904      	bls.n	801dafe <get_fat+0x20>
 801daf4:	693b      	ldr	r3, [r7, #16]
 801daf6:	699b      	ldr	r3, [r3, #24]
 801daf8:	683a      	ldr	r2, [r7, #0]
 801dafa:	429a      	cmp	r2, r3
 801dafc:	d302      	bcc.n	801db04 <get_fat+0x26>
		val = 1;	/* Internal error */
 801dafe:	2301      	movs	r3, #1
 801db00:	617b      	str	r3, [r7, #20]
 801db02:	e08f      	b.n	801dc24 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 801db04:	f04f 33ff 	mov.w	r3, #4294967295
 801db08:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 801db0a:	693b      	ldr	r3, [r7, #16]
 801db0c:	781b      	ldrb	r3, [r3, #0]
 801db0e:	2b03      	cmp	r3, #3
 801db10:	d062      	beq.n	801dbd8 <get_fat+0xfa>
 801db12:	2b03      	cmp	r3, #3
 801db14:	dc7c      	bgt.n	801dc10 <get_fat+0x132>
 801db16:	2b01      	cmp	r3, #1
 801db18:	d002      	beq.n	801db20 <get_fat+0x42>
 801db1a:	2b02      	cmp	r3, #2
 801db1c:	d042      	beq.n	801dba4 <get_fat+0xc6>
 801db1e:	e077      	b.n	801dc10 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 801db20:	683b      	ldr	r3, [r7, #0]
 801db22:	60fb      	str	r3, [r7, #12]
 801db24:	68fb      	ldr	r3, [r7, #12]
 801db26:	085b      	lsrs	r3, r3, #1
 801db28:	68fa      	ldr	r2, [r7, #12]
 801db2a:	4413      	add	r3, r2
 801db2c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801db2e:	693b      	ldr	r3, [r7, #16]
 801db30:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801db32:	68fb      	ldr	r3, [r7, #12]
 801db34:	0a5b      	lsrs	r3, r3, #9
 801db36:	4413      	add	r3, r2
 801db38:	4619      	mov	r1, r3
 801db3a:	6938      	ldr	r0, [r7, #16]
 801db3c:	f7ff ff14 	bl	801d968 <move_window>
 801db40:	4603      	mov	r3, r0
 801db42:	2b00      	cmp	r3, #0
 801db44:	d167      	bne.n	801dc16 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 801db46:	68fb      	ldr	r3, [r7, #12]
 801db48:	1c5a      	adds	r2, r3, #1
 801db4a:	60fa      	str	r2, [r7, #12]
 801db4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801db50:	693a      	ldr	r2, [r7, #16]
 801db52:	4413      	add	r3, r2
 801db54:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801db58:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801db5a:	693b      	ldr	r3, [r7, #16]
 801db5c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801db5e:	68fb      	ldr	r3, [r7, #12]
 801db60:	0a5b      	lsrs	r3, r3, #9
 801db62:	4413      	add	r3, r2
 801db64:	4619      	mov	r1, r3
 801db66:	6938      	ldr	r0, [r7, #16]
 801db68:	f7ff fefe 	bl	801d968 <move_window>
 801db6c:	4603      	mov	r3, r0
 801db6e:	2b00      	cmp	r3, #0
 801db70:	d153      	bne.n	801dc1a <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 801db72:	68fb      	ldr	r3, [r7, #12]
 801db74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801db78:	693a      	ldr	r2, [r7, #16]
 801db7a:	4413      	add	r3, r2
 801db7c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801db80:	021b      	lsls	r3, r3, #8
 801db82:	461a      	mov	r2, r3
 801db84:	68bb      	ldr	r3, [r7, #8]
 801db86:	4313      	orrs	r3, r2
 801db88:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 801db8a:	683b      	ldr	r3, [r7, #0]
 801db8c:	f003 0301 	and.w	r3, r3, #1
 801db90:	2b00      	cmp	r3, #0
 801db92:	d002      	beq.n	801db9a <get_fat+0xbc>
 801db94:	68bb      	ldr	r3, [r7, #8]
 801db96:	091b      	lsrs	r3, r3, #4
 801db98:	e002      	b.n	801dba0 <get_fat+0xc2>
 801db9a:	68bb      	ldr	r3, [r7, #8]
 801db9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 801dba0:	617b      	str	r3, [r7, #20]
			break;
 801dba2:	e03f      	b.n	801dc24 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 801dba4:	693b      	ldr	r3, [r7, #16]
 801dba6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801dba8:	683b      	ldr	r3, [r7, #0]
 801dbaa:	0a1b      	lsrs	r3, r3, #8
 801dbac:	4413      	add	r3, r2
 801dbae:	4619      	mov	r1, r3
 801dbb0:	6938      	ldr	r0, [r7, #16]
 801dbb2:	f7ff fed9 	bl	801d968 <move_window>
 801dbb6:	4603      	mov	r3, r0
 801dbb8:	2b00      	cmp	r3, #0
 801dbba:	d130      	bne.n	801dc1e <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 801dbbc:	693b      	ldr	r3, [r7, #16]
 801dbbe:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801dbc2:	683b      	ldr	r3, [r7, #0]
 801dbc4:	005b      	lsls	r3, r3, #1
 801dbc6:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 801dbca:	4413      	add	r3, r2
 801dbcc:	4618      	mov	r0, r3
 801dbce:	f7ff fbe9 	bl	801d3a4 <ld_word>
 801dbd2:	4603      	mov	r3, r0
 801dbd4:	617b      	str	r3, [r7, #20]
			break;
 801dbd6:	e025      	b.n	801dc24 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 801dbd8:	693b      	ldr	r3, [r7, #16]
 801dbda:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801dbdc:	683b      	ldr	r3, [r7, #0]
 801dbde:	09db      	lsrs	r3, r3, #7
 801dbe0:	4413      	add	r3, r2
 801dbe2:	4619      	mov	r1, r3
 801dbe4:	6938      	ldr	r0, [r7, #16]
 801dbe6:	f7ff febf 	bl	801d968 <move_window>
 801dbea:	4603      	mov	r3, r0
 801dbec:	2b00      	cmp	r3, #0
 801dbee:	d118      	bne.n	801dc22 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 801dbf0:	693b      	ldr	r3, [r7, #16]
 801dbf2:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801dbf6:	683b      	ldr	r3, [r7, #0]
 801dbf8:	009b      	lsls	r3, r3, #2
 801dbfa:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 801dbfe:	4413      	add	r3, r2
 801dc00:	4618      	mov	r0, r3
 801dc02:	f7ff fbe7 	bl	801d3d4 <ld_dword>
 801dc06:	4603      	mov	r3, r0
 801dc08:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 801dc0c:	617b      	str	r3, [r7, #20]
			break;
 801dc0e:	e009      	b.n	801dc24 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 801dc10:	2301      	movs	r3, #1
 801dc12:	617b      	str	r3, [r7, #20]
 801dc14:	e006      	b.n	801dc24 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801dc16:	bf00      	nop
 801dc18:	e004      	b.n	801dc24 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801dc1a:	bf00      	nop
 801dc1c:	e002      	b.n	801dc24 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 801dc1e:	bf00      	nop
 801dc20:	e000      	b.n	801dc24 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 801dc22:	bf00      	nop
		}
	}

	return val;
 801dc24:	697b      	ldr	r3, [r7, #20]
}
 801dc26:	4618      	mov	r0, r3
 801dc28:	3718      	adds	r7, #24
 801dc2a:	46bd      	mov	sp, r7
 801dc2c:	bd80      	pop	{r7, pc}

0801dc2e <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 801dc2e:	b590      	push	{r4, r7, lr}
 801dc30:	b089      	sub	sp, #36	; 0x24
 801dc32:	af00      	add	r7, sp, #0
 801dc34:	60f8      	str	r0, [r7, #12]
 801dc36:	60b9      	str	r1, [r7, #8]
 801dc38:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 801dc3a:	2302      	movs	r3, #2
 801dc3c:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 801dc3e:	68bb      	ldr	r3, [r7, #8]
 801dc40:	2b01      	cmp	r3, #1
 801dc42:	f240 80d9 	bls.w	801ddf8 <put_fat+0x1ca>
 801dc46:	68fb      	ldr	r3, [r7, #12]
 801dc48:	699b      	ldr	r3, [r3, #24]
 801dc4a:	68ba      	ldr	r2, [r7, #8]
 801dc4c:	429a      	cmp	r2, r3
 801dc4e:	f080 80d3 	bcs.w	801ddf8 <put_fat+0x1ca>
		switch (fs->fs_type) {
 801dc52:	68fb      	ldr	r3, [r7, #12]
 801dc54:	781b      	ldrb	r3, [r3, #0]
 801dc56:	2b03      	cmp	r3, #3
 801dc58:	f000 8096 	beq.w	801dd88 <put_fat+0x15a>
 801dc5c:	2b03      	cmp	r3, #3
 801dc5e:	f300 80cb 	bgt.w	801ddf8 <put_fat+0x1ca>
 801dc62:	2b01      	cmp	r3, #1
 801dc64:	d002      	beq.n	801dc6c <put_fat+0x3e>
 801dc66:	2b02      	cmp	r3, #2
 801dc68:	d06e      	beq.n	801dd48 <put_fat+0x11a>
 801dc6a:	e0c5      	b.n	801ddf8 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 801dc6c:	68bb      	ldr	r3, [r7, #8]
 801dc6e:	61bb      	str	r3, [r7, #24]
 801dc70:	69bb      	ldr	r3, [r7, #24]
 801dc72:	085b      	lsrs	r3, r3, #1
 801dc74:	69ba      	ldr	r2, [r7, #24]
 801dc76:	4413      	add	r3, r2
 801dc78:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 801dc7a:	68fb      	ldr	r3, [r7, #12]
 801dc7c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801dc7e:	69bb      	ldr	r3, [r7, #24]
 801dc80:	0a5b      	lsrs	r3, r3, #9
 801dc82:	4413      	add	r3, r2
 801dc84:	4619      	mov	r1, r3
 801dc86:	68f8      	ldr	r0, [r7, #12]
 801dc88:	f7ff fe6e 	bl	801d968 <move_window>
 801dc8c:	4603      	mov	r3, r0
 801dc8e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801dc90:	7ffb      	ldrb	r3, [r7, #31]
 801dc92:	2b00      	cmp	r3, #0
 801dc94:	f040 80a9 	bne.w	801ddea <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 801dc98:	68fb      	ldr	r3, [r7, #12]
 801dc9a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801dc9e:	69bb      	ldr	r3, [r7, #24]
 801dca0:	1c59      	adds	r1, r3, #1
 801dca2:	61b9      	str	r1, [r7, #24]
 801dca4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801dca8:	4413      	add	r3, r2
 801dcaa:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 801dcac:	68bb      	ldr	r3, [r7, #8]
 801dcae:	f003 0301 	and.w	r3, r3, #1
 801dcb2:	2b00      	cmp	r3, #0
 801dcb4:	d00d      	beq.n	801dcd2 <put_fat+0xa4>
 801dcb6:	697b      	ldr	r3, [r7, #20]
 801dcb8:	781b      	ldrb	r3, [r3, #0]
 801dcba:	b25b      	sxtb	r3, r3
 801dcbc:	f003 030f 	and.w	r3, r3, #15
 801dcc0:	b25a      	sxtb	r2, r3
 801dcc2:	687b      	ldr	r3, [r7, #4]
 801dcc4:	b2db      	uxtb	r3, r3
 801dcc6:	011b      	lsls	r3, r3, #4
 801dcc8:	b25b      	sxtb	r3, r3
 801dcca:	4313      	orrs	r3, r2
 801dccc:	b25b      	sxtb	r3, r3
 801dcce:	b2db      	uxtb	r3, r3
 801dcd0:	e001      	b.n	801dcd6 <put_fat+0xa8>
 801dcd2:	687b      	ldr	r3, [r7, #4]
 801dcd4:	b2db      	uxtb	r3, r3
 801dcd6:	697a      	ldr	r2, [r7, #20]
 801dcd8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 801dcda:	68fb      	ldr	r3, [r7, #12]
 801dcdc:	2201      	movs	r2, #1
 801dcde:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 801dce0:	68fb      	ldr	r3, [r7, #12]
 801dce2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801dce4:	69bb      	ldr	r3, [r7, #24]
 801dce6:	0a5b      	lsrs	r3, r3, #9
 801dce8:	4413      	add	r3, r2
 801dcea:	4619      	mov	r1, r3
 801dcec:	68f8      	ldr	r0, [r7, #12]
 801dcee:	f7ff fe3b 	bl	801d968 <move_window>
 801dcf2:	4603      	mov	r3, r0
 801dcf4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801dcf6:	7ffb      	ldrb	r3, [r7, #31]
 801dcf8:	2b00      	cmp	r3, #0
 801dcfa:	d178      	bne.n	801ddee <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 801dcfc:	68fb      	ldr	r3, [r7, #12]
 801dcfe:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801dd02:	69bb      	ldr	r3, [r7, #24]
 801dd04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801dd08:	4413      	add	r3, r2
 801dd0a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 801dd0c:	68bb      	ldr	r3, [r7, #8]
 801dd0e:	f003 0301 	and.w	r3, r3, #1
 801dd12:	2b00      	cmp	r3, #0
 801dd14:	d003      	beq.n	801dd1e <put_fat+0xf0>
 801dd16:	687b      	ldr	r3, [r7, #4]
 801dd18:	091b      	lsrs	r3, r3, #4
 801dd1a:	b2db      	uxtb	r3, r3
 801dd1c:	e00e      	b.n	801dd3c <put_fat+0x10e>
 801dd1e:	697b      	ldr	r3, [r7, #20]
 801dd20:	781b      	ldrb	r3, [r3, #0]
 801dd22:	b25b      	sxtb	r3, r3
 801dd24:	f023 030f 	bic.w	r3, r3, #15
 801dd28:	b25a      	sxtb	r2, r3
 801dd2a:	687b      	ldr	r3, [r7, #4]
 801dd2c:	0a1b      	lsrs	r3, r3, #8
 801dd2e:	b25b      	sxtb	r3, r3
 801dd30:	f003 030f 	and.w	r3, r3, #15
 801dd34:	b25b      	sxtb	r3, r3
 801dd36:	4313      	orrs	r3, r2
 801dd38:	b25b      	sxtb	r3, r3
 801dd3a:	b2db      	uxtb	r3, r3
 801dd3c:	697a      	ldr	r2, [r7, #20]
 801dd3e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 801dd40:	68fb      	ldr	r3, [r7, #12]
 801dd42:	2201      	movs	r2, #1
 801dd44:	70da      	strb	r2, [r3, #3]
			break;
 801dd46:	e057      	b.n	801ddf8 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 801dd48:	68fb      	ldr	r3, [r7, #12]
 801dd4a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801dd4c:	68bb      	ldr	r3, [r7, #8]
 801dd4e:	0a1b      	lsrs	r3, r3, #8
 801dd50:	4413      	add	r3, r2
 801dd52:	4619      	mov	r1, r3
 801dd54:	68f8      	ldr	r0, [r7, #12]
 801dd56:	f7ff fe07 	bl	801d968 <move_window>
 801dd5a:	4603      	mov	r3, r0
 801dd5c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801dd5e:	7ffb      	ldrb	r3, [r7, #31]
 801dd60:	2b00      	cmp	r3, #0
 801dd62:	d146      	bne.n	801ddf2 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 801dd64:	68fb      	ldr	r3, [r7, #12]
 801dd66:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801dd6a:	68bb      	ldr	r3, [r7, #8]
 801dd6c:	005b      	lsls	r3, r3, #1
 801dd6e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 801dd72:	4413      	add	r3, r2
 801dd74:	687a      	ldr	r2, [r7, #4]
 801dd76:	b292      	uxth	r2, r2
 801dd78:	4611      	mov	r1, r2
 801dd7a:	4618      	mov	r0, r3
 801dd7c:	f7ff fb4d 	bl	801d41a <st_word>
			fs->wflag = 1;
 801dd80:	68fb      	ldr	r3, [r7, #12]
 801dd82:	2201      	movs	r2, #1
 801dd84:	70da      	strb	r2, [r3, #3]
			break;
 801dd86:	e037      	b.n	801ddf8 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 801dd88:	68fb      	ldr	r3, [r7, #12]
 801dd8a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801dd8c:	68bb      	ldr	r3, [r7, #8]
 801dd8e:	09db      	lsrs	r3, r3, #7
 801dd90:	4413      	add	r3, r2
 801dd92:	4619      	mov	r1, r3
 801dd94:	68f8      	ldr	r0, [r7, #12]
 801dd96:	f7ff fde7 	bl	801d968 <move_window>
 801dd9a:	4603      	mov	r3, r0
 801dd9c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801dd9e:	7ffb      	ldrb	r3, [r7, #31]
 801dda0:	2b00      	cmp	r3, #0
 801dda2:	d128      	bne.n	801ddf6 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 801dda4:	687b      	ldr	r3, [r7, #4]
 801dda6:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 801ddaa:	68fb      	ldr	r3, [r7, #12]
 801ddac:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801ddb0:	68bb      	ldr	r3, [r7, #8]
 801ddb2:	009b      	lsls	r3, r3, #2
 801ddb4:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 801ddb8:	4413      	add	r3, r2
 801ddba:	4618      	mov	r0, r3
 801ddbc:	f7ff fb0a 	bl	801d3d4 <ld_dword>
 801ddc0:	4603      	mov	r3, r0
 801ddc2:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 801ddc6:	4323      	orrs	r3, r4
 801ddc8:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 801ddca:	68fb      	ldr	r3, [r7, #12]
 801ddcc:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801ddd0:	68bb      	ldr	r3, [r7, #8]
 801ddd2:	009b      	lsls	r3, r3, #2
 801ddd4:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 801ddd8:	4413      	add	r3, r2
 801ddda:	6879      	ldr	r1, [r7, #4]
 801dddc:	4618      	mov	r0, r3
 801ddde:	f7ff fb37 	bl	801d450 <st_dword>
			fs->wflag = 1;
 801dde2:	68fb      	ldr	r3, [r7, #12]
 801dde4:	2201      	movs	r2, #1
 801dde6:	70da      	strb	r2, [r3, #3]
			break;
 801dde8:	e006      	b.n	801ddf8 <put_fat+0x1ca>
			if (res != FR_OK) break;
 801ddea:	bf00      	nop
 801ddec:	e004      	b.n	801ddf8 <put_fat+0x1ca>
			if (res != FR_OK) break;
 801ddee:	bf00      	nop
 801ddf0:	e002      	b.n	801ddf8 <put_fat+0x1ca>
			if (res != FR_OK) break;
 801ddf2:	bf00      	nop
 801ddf4:	e000      	b.n	801ddf8 <put_fat+0x1ca>
			if (res != FR_OK) break;
 801ddf6:	bf00      	nop
		}
	}
	return res;
 801ddf8:	7ffb      	ldrb	r3, [r7, #31]
}
 801ddfa:	4618      	mov	r0, r3
 801ddfc:	3724      	adds	r7, #36	; 0x24
 801ddfe:	46bd      	mov	sp, r7
 801de00:	bd90      	pop	{r4, r7, pc}

0801de02 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 801de02:	b580      	push	{r7, lr}
 801de04:	b088      	sub	sp, #32
 801de06:	af00      	add	r7, sp, #0
 801de08:	60f8      	str	r0, [r7, #12]
 801de0a:	60b9      	str	r1, [r7, #8]
 801de0c:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 801de0e:	2300      	movs	r3, #0
 801de10:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 801de12:	68fb      	ldr	r3, [r7, #12]
 801de14:	681b      	ldr	r3, [r3, #0]
 801de16:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 801de18:	68bb      	ldr	r3, [r7, #8]
 801de1a:	2b01      	cmp	r3, #1
 801de1c:	d904      	bls.n	801de28 <remove_chain+0x26>
 801de1e:	69bb      	ldr	r3, [r7, #24]
 801de20:	699b      	ldr	r3, [r3, #24]
 801de22:	68ba      	ldr	r2, [r7, #8]
 801de24:	429a      	cmp	r2, r3
 801de26:	d301      	bcc.n	801de2c <remove_chain+0x2a>
 801de28:	2302      	movs	r3, #2
 801de2a:	e04b      	b.n	801dec4 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 801de2c:	687b      	ldr	r3, [r7, #4]
 801de2e:	2b00      	cmp	r3, #0
 801de30:	d00c      	beq.n	801de4c <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 801de32:	f04f 32ff 	mov.w	r2, #4294967295
 801de36:	6879      	ldr	r1, [r7, #4]
 801de38:	69b8      	ldr	r0, [r7, #24]
 801de3a:	f7ff fef8 	bl	801dc2e <put_fat>
 801de3e:	4603      	mov	r3, r0
 801de40:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 801de42:	7ffb      	ldrb	r3, [r7, #31]
 801de44:	2b00      	cmp	r3, #0
 801de46:	d001      	beq.n	801de4c <remove_chain+0x4a>
 801de48:	7ffb      	ldrb	r3, [r7, #31]
 801de4a:	e03b      	b.n	801dec4 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 801de4c:	68b9      	ldr	r1, [r7, #8]
 801de4e:	68f8      	ldr	r0, [r7, #12]
 801de50:	f7ff fe45 	bl	801dade <get_fat>
 801de54:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 801de56:	697b      	ldr	r3, [r7, #20]
 801de58:	2b00      	cmp	r3, #0
 801de5a:	d031      	beq.n	801dec0 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 801de5c:	697b      	ldr	r3, [r7, #20]
 801de5e:	2b01      	cmp	r3, #1
 801de60:	d101      	bne.n	801de66 <remove_chain+0x64>
 801de62:	2302      	movs	r3, #2
 801de64:	e02e      	b.n	801dec4 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 801de66:	697b      	ldr	r3, [r7, #20]
 801de68:	f1b3 3fff 	cmp.w	r3, #4294967295
 801de6c:	d101      	bne.n	801de72 <remove_chain+0x70>
 801de6e:	2301      	movs	r3, #1
 801de70:	e028      	b.n	801dec4 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 801de72:	2200      	movs	r2, #0
 801de74:	68b9      	ldr	r1, [r7, #8]
 801de76:	69b8      	ldr	r0, [r7, #24]
 801de78:	f7ff fed9 	bl	801dc2e <put_fat>
 801de7c:	4603      	mov	r3, r0
 801de7e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 801de80:	7ffb      	ldrb	r3, [r7, #31]
 801de82:	2b00      	cmp	r3, #0
 801de84:	d001      	beq.n	801de8a <remove_chain+0x88>
 801de86:	7ffb      	ldrb	r3, [r7, #31]
 801de88:	e01c      	b.n	801dec4 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 801de8a:	69bb      	ldr	r3, [r7, #24]
 801de8c:	695a      	ldr	r2, [r3, #20]
 801de8e:	69bb      	ldr	r3, [r7, #24]
 801de90:	699b      	ldr	r3, [r3, #24]
 801de92:	3b02      	subs	r3, #2
 801de94:	429a      	cmp	r2, r3
 801de96:	d20b      	bcs.n	801deb0 <remove_chain+0xae>
			fs->free_clst++;
 801de98:	69bb      	ldr	r3, [r7, #24]
 801de9a:	695b      	ldr	r3, [r3, #20]
 801de9c:	1c5a      	adds	r2, r3, #1
 801de9e:	69bb      	ldr	r3, [r7, #24]
 801dea0:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 801dea2:	69bb      	ldr	r3, [r7, #24]
 801dea4:	791b      	ldrb	r3, [r3, #4]
 801dea6:	f043 0301 	orr.w	r3, r3, #1
 801deaa:	b2da      	uxtb	r2, r3
 801deac:	69bb      	ldr	r3, [r7, #24]
 801deae:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 801deb0:	697b      	ldr	r3, [r7, #20]
 801deb2:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 801deb4:	69bb      	ldr	r3, [r7, #24]
 801deb6:	699b      	ldr	r3, [r3, #24]
 801deb8:	68ba      	ldr	r2, [r7, #8]
 801deba:	429a      	cmp	r2, r3
 801debc:	d3c6      	bcc.n	801de4c <remove_chain+0x4a>
 801debe:	e000      	b.n	801dec2 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 801dec0:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 801dec2:	2300      	movs	r3, #0
}
 801dec4:	4618      	mov	r0, r3
 801dec6:	3720      	adds	r7, #32
 801dec8:	46bd      	mov	sp, r7
 801deca:	bd80      	pop	{r7, pc}

0801decc <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 801decc:	b580      	push	{r7, lr}
 801dece:	b088      	sub	sp, #32
 801ded0:	af00      	add	r7, sp, #0
 801ded2:	6078      	str	r0, [r7, #4]
 801ded4:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 801ded6:	687b      	ldr	r3, [r7, #4]
 801ded8:	681b      	ldr	r3, [r3, #0]
 801deda:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 801dedc:	683b      	ldr	r3, [r7, #0]
 801dede:	2b00      	cmp	r3, #0
 801dee0:	d10d      	bne.n	801defe <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 801dee2:	693b      	ldr	r3, [r7, #16]
 801dee4:	691b      	ldr	r3, [r3, #16]
 801dee6:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 801dee8:	69bb      	ldr	r3, [r7, #24]
 801deea:	2b00      	cmp	r3, #0
 801deec:	d004      	beq.n	801def8 <create_chain+0x2c>
 801deee:	693b      	ldr	r3, [r7, #16]
 801def0:	699b      	ldr	r3, [r3, #24]
 801def2:	69ba      	ldr	r2, [r7, #24]
 801def4:	429a      	cmp	r2, r3
 801def6:	d31b      	bcc.n	801df30 <create_chain+0x64>
 801def8:	2301      	movs	r3, #1
 801defa:	61bb      	str	r3, [r7, #24]
 801defc:	e018      	b.n	801df30 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 801defe:	6839      	ldr	r1, [r7, #0]
 801df00:	6878      	ldr	r0, [r7, #4]
 801df02:	f7ff fdec 	bl	801dade <get_fat>
 801df06:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 801df08:	68fb      	ldr	r3, [r7, #12]
 801df0a:	2b01      	cmp	r3, #1
 801df0c:	d801      	bhi.n	801df12 <create_chain+0x46>
 801df0e:	2301      	movs	r3, #1
 801df10:	e070      	b.n	801dff4 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 801df12:	68fb      	ldr	r3, [r7, #12]
 801df14:	f1b3 3fff 	cmp.w	r3, #4294967295
 801df18:	d101      	bne.n	801df1e <create_chain+0x52>
 801df1a:	68fb      	ldr	r3, [r7, #12]
 801df1c:	e06a      	b.n	801dff4 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 801df1e:	693b      	ldr	r3, [r7, #16]
 801df20:	699b      	ldr	r3, [r3, #24]
 801df22:	68fa      	ldr	r2, [r7, #12]
 801df24:	429a      	cmp	r2, r3
 801df26:	d201      	bcs.n	801df2c <create_chain+0x60>
 801df28:	68fb      	ldr	r3, [r7, #12]
 801df2a:	e063      	b.n	801dff4 <create_chain+0x128>
		scl = clst;
 801df2c:	683b      	ldr	r3, [r7, #0]
 801df2e:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 801df30:	69bb      	ldr	r3, [r7, #24]
 801df32:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 801df34:	69fb      	ldr	r3, [r7, #28]
 801df36:	3301      	adds	r3, #1
 801df38:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 801df3a:	693b      	ldr	r3, [r7, #16]
 801df3c:	699b      	ldr	r3, [r3, #24]
 801df3e:	69fa      	ldr	r2, [r7, #28]
 801df40:	429a      	cmp	r2, r3
 801df42:	d307      	bcc.n	801df54 <create_chain+0x88>
				ncl = 2;
 801df44:	2302      	movs	r3, #2
 801df46:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 801df48:	69fa      	ldr	r2, [r7, #28]
 801df4a:	69bb      	ldr	r3, [r7, #24]
 801df4c:	429a      	cmp	r2, r3
 801df4e:	d901      	bls.n	801df54 <create_chain+0x88>
 801df50:	2300      	movs	r3, #0
 801df52:	e04f      	b.n	801dff4 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 801df54:	69f9      	ldr	r1, [r7, #28]
 801df56:	6878      	ldr	r0, [r7, #4]
 801df58:	f7ff fdc1 	bl	801dade <get_fat>
 801df5c:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 801df5e:	68fb      	ldr	r3, [r7, #12]
 801df60:	2b00      	cmp	r3, #0
 801df62:	d00e      	beq.n	801df82 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 801df64:	68fb      	ldr	r3, [r7, #12]
 801df66:	2b01      	cmp	r3, #1
 801df68:	d003      	beq.n	801df72 <create_chain+0xa6>
 801df6a:	68fb      	ldr	r3, [r7, #12]
 801df6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 801df70:	d101      	bne.n	801df76 <create_chain+0xaa>
 801df72:	68fb      	ldr	r3, [r7, #12]
 801df74:	e03e      	b.n	801dff4 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 801df76:	69fa      	ldr	r2, [r7, #28]
 801df78:	69bb      	ldr	r3, [r7, #24]
 801df7a:	429a      	cmp	r2, r3
 801df7c:	d1da      	bne.n	801df34 <create_chain+0x68>
 801df7e:	2300      	movs	r3, #0
 801df80:	e038      	b.n	801dff4 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 801df82:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 801df84:	f04f 32ff 	mov.w	r2, #4294967295
 801df88:	69f9      	ldr	r1, [r7, #28]
 801df8a:	6938      	ldr	r0, [r7, #16]
 801df8c:	f7ff fe4f 	bl	801dc2e <put_fat>
 801df90:	4603      	mov	r3, r0
 801df92:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 801df94:	7dfb      	ldrb	r3, [r7, #23]
 801df96:	2b00      	cmp	r3, #0
 801df98:	d109      	bne.n	801dfae <create_chain+0xe2>
 801df9a:	683b      	ldr	r3, [r7, #0]
 801df9c:	2b00      	cmp	r3, #0
 801df9e:	d006      	beq.n	801dfae <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 801dfa0:	69fa      	ldr	r2, [r7, #28]
 801dfa2:	6839      	ldr	r1, [r7, #0]
 801dfa4:	6938      	ldr	r0, [r7, #16]
 801dfa6:	f7ff fe42 	bl	801dc2e <put_fat>
 801dfaa:	4603      	mov	r3, r0
 801dfac:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 801dfae:	7dfb      	ldrb	r3, [r7, #23]
 801dfb0:	2b00      	cmp	r3, #0
 801dfb2:	d116      	bne.n	801dfe2 <create_chain+0x116>
		fs->last_clst = ncl;
 801dfb4:	693b      	ldr	r3, [r7, #16]
 801dfb6:	69fa      	ldr	r2, [r7, #28]
 801dfb8:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 801dfba:	693b      	ldr	r3, [r7, #16]
 801dfbc:	695a      	ldr	r2, [r3, #20]
 801dfbe:	693b      	ldr	r3, [r7, #16]
 801dfc0:	699b      	ldr	r3, [r3, #24]
 801dfc2:	3b02      	subs	r3, #2
 801dfc4:	429a      	cmp	r2, r3
 801dfc6:	d804      	bhi.n	801dfd2 <create_chain+0x106>
 801dfc8:	693b      	ldr	r3, [r7, #16]
 801dfca:	695b      	ldr	r3, [r3, #20]
 801dfcc:	1e5a      	subs	r2, r3, #1
 801dfce:	693b      	ldr	r3, [r7, #16]
 801dfd0:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 801dfd2:	693b      	ldr	r3, [r7, #16]
 801dfd4:	791b      	ldrb	r3, [r3, #4]
 801dfd6:	f043 0301 	orr.w	r3, r3, #1
 801dfda:	b2da      	uxtb	r2, r3
 801dfdc:	693b      	ldr	r3, [r7, #16]
 801dfde:	711a      	strb	r2, [r3, #4]
 801dfe0:	e007      	b.n	801dff2 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 801dfe2:	7dfb      	ldrb	r3, [r7, #23]
 801dfe4:	2b01      	cmp	r3, #1
 801dfe6:	d102      	bne.n	801dfee <create_chain+0x122>
 801dfe8:	f04f 33ff 	mov.w	r3, #4294967295
 801dfec:	e000      	b.n	801dff0 <create_chain+0x124>
 801dfee:	2301      	movs	r3, #1
 801dff0:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 801dff2:	69fb      	ldr	r3, [r7, #28]
}
 801dff4:	4618      	mov	r0, r3
 801dff6:	3720      	adds	r7, #32
 801dff8:	46bd      	mov	sp, r7
 801dffa:	bd80      	pop	{r7, pc}

0801dffc <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 801dffc:	b480      	push	{r7}
 801dffe:	b087      	sub	sp, #28
 801e000:	af00      	add	r7, sp, #0
 801e002:	6078      	str	r0, [r7, #4]
 801e004:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 801e006:	687b      	ldr	r3, [r7, #4]
 801e008:	681b      	ldr	r3, [r3, #0]
 801e00a:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 801e00c:	687b      	ldr	r3, [r7, #4]
 801e00e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801e010:	3304      	adds	r3, #4
 801e012:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 801e014:	683b      	ldr	r3, [r7, #0]
 801e016:	0a5b      	lsrs	r3, r3, #9
 801e018:	68fa      	ldr	r2, [r7, #12]
 801e01a:	8952      	ldrh	r2, [r2, #10]
 801e01c:	fbb3 f3f2 	udiv	r3, r3, r2
 801e020:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 801e022:	693b      	ldr	r3, [r7, #16]
 801e024:	1d1a      	adds	r2, r3, #4
 801e026:	613a      	str	r2, [r7, #16]
 801e028:	681b      	ldr	r3, [r3, #0]
 801e02a:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 801e02c:	68bb      	ldr	r3, [r7, #8]
 801e02e:	2b00      	cmp	r3, #0
 801e030:	d101      	bne.n	801e036 <clmt_clust+0x3a>
 801e032:	2300      	movs	r3, #0
 801e034:	e010      	b.n	801e058 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 801e036:	697a      	ldr	r2, [r7, #20]
 801e038:	68bb      	ldr	r3, [r7, #8]
 801e03a:	429a      	cmp	r2, r3
 801e03c:	d307      	bcc.n	801e04e <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 801e03e:	697a      	ldr	r2, [r7, #20]
 801e040:	68bb      	ldr	r3, [r7, #8]
 801e042:	1ad3      	subs	r3, r2, r3
 801e044:	617b      	str	r3, [r7, #20]
 801e046:	693b      	ldr	r3, [r7, #16]
 801e048:	3304      	adds	r3, #4
 801e04a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 801e04c:	e7e9      	b.n	801e022 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 801e04e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 801e050:	693b      	ldr	r3, [r7, #16]
 801e052:	681a      	ldr	r2, [r3, #0]
 801e054:	697b      	ldr	r3, [r7, #20]
 801e056:	4413      	add	r3, r2
}
 801e058:	4618      	mov	r0, r3
 801e05a:	371c      	adds	r7, #28
 801e05c:	46bd      	mov	sp, r7
 801e05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e062:	4770      	bx	lr

0801e064 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 801e064:	b580      	push	{r7, lr}
 801e066:	b086      	sub	sp, #24
 801e068:	af00      	add	r7, sp, #0
 801e06a:	6078      	str	r0, [r7, #4]
 801e06c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 801e06e:	687b      	ldr	r3, [r7, #4]
 801e070:	681b      	ldr	r3, [r3, #0]
 801e072:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 801e074:	683b      	ldr	r3, [r7, #0]
 801e076:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 801e07a:	d204      	bcs.n	801e086 <dir_sdi+0x22>
 801e07c:	683b      	ldr	r3, [r7, #0]
 801e07e:	f003 031f 	and.w	r3, r3, #31
 801e082:	2b00      	cmp	r3, #0
 801e084:	d001      	beq.n	801e08a <dir_sdi+0x26>
		return FR_INT_ERR;
 801e086:	2302      	movs	r3, #2
 801e088:	e063      	b.n	801e152 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 801e08a:	687b      	ldr	r3, [r7, #4]
 801e08c:	683a      	ldr	r2, [r7, #0]
 801e08e:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 801e090:	687b      	ldr	r3, [r7, #4]
 801e092:	689b      	ldr	r3, [r3, #8]
 801e094:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 801e096:	697b      	ldr	r3, [r7, #20]
 801e098:	2b00      	cmp	r3, #0
 801e09a:	d106      	bne.n	801e0aa <dir_sdi+0x46>
 801e09c:	693b      	ldr	r3, [r7, #16]
 801e09e:	781b      	ldrb	r3, [r3, #0]
 801e0a0:	2b02      	cmp	r3, #2
 801e0a2:	d902      	bls.n	801e0aa <dir_sdi+0x46>
		clst = fs->dirbase;
 801e0a4:	693b      	ldr	r3, [r7, #16]
 801e0a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801e0a8:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 801e0aa:	697b      	ldr	r3, [r7, #20]
 801e0ac:	2b00      	cmp	r3, #0
 801e0ae:	d10c      	bne.n	801e0ca <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 801e0b0:	683b      	ldr	r3, [r7, #0]
 801e0b2:	095b      	lsrs	r3, r3, #5
 801e0b4:	693a      	ldr	r2, [r7, #16]
 801e0b6:	8912      	ldrh	r2, [r2, #8]
 801e0b8:	4293      	cmp	r3, r2
 801e0ba:	d301      	bcc.n	801e0c0 <dir_sdi+0x5c>
 801e0bc:	2302      	movs	r3, #2
 801e0be:	e048      	b.n	801e152 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 801e0c0:	693b      	ldr	r3, [r7, #16]
 801e0c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801e0c4:	687b      	ldr	r3, [r7, #4]
 801e0c6:	61da      	str	r2, [r3, #28]
 801e0c8:	e029      	b.n	801e11e <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 801e0ca:	693b      	ldr	r3, [r7, #16]
 801e0cc:	895b      	ldrh	r3, [r3, #10]
 801e0ce:	025b      	lsls	r3, r3, #9
 801e0d0:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 801e0d2:	e019      	b.n	801e108 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 801e0d4:	687b      	ldr	r3, [r7, #4]
 801e0d6:	6979      	ldr	r1, [r7, #20]
 801e0d8:	4618      	mov	r0, r3
 801e0da:	f7ff fd00 	bl	801dade <get_fat>
 801e0de:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801e0e0:	697b      	ldr	r3, [r7, #20]
 801e0e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 801e0e6:	d101      	bne.n	801e0ec <dir_sdi+0x88>
 801e0e8:	2301      	movs	r3, #1
 801e0ea:	e032      	b.n	801e152 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 801e0ec:	697b      	ldr	r3, [r7, #20]
 801e0ee:	2b01      	cmp	r3, #1
 801e0f0:	d904      	bls.n	801e0fc <dir_sdi+0x98>
 801e0f2:	693b      	ldr	r3, [r7, #16]
 801e0f4:	699b      	ldr	r3, [r3, #24]
 801e0f6:	697a      	ldr	r2, [r7, #20]
 801e0f8:	429a      	cmp	r2, r3
 801e0fa:	d301      	bcc.n	801e100 <dir_sdi+0x9c>
 801e0fc:	2302      	movs	r3, #2
 801e0fe:	e028      	b.n	801e152 <dir_sdi+0xee>
			ofs -= csz;
 801e100:	683a      	ldr	r2, [r7, #0]
 801e102:	68fb      	ldr	r3, [r7, #12]
 801e104:	1ad3      	subs	r3, r2, r3
 801e106:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 801e108:	683a      	ldr	r2, [r7, #0]
 801e10a:	68fb      	ldr	r3, [r7, #12]
 801e10c:	429a      	cmp	r2, r3
 801e10e:	d2e1      	bcs.n	801e0d4 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 801e110:	6979      	ldr	r1, [r7, #20]
 801e112:	6938      	ldr	r0, [r7, #16]
 801e114:	f7ff fcc4 	bl	801daa0 <clust2sect>
 801e118:	4602      	mov	r2, r0
 801e11a:	687b      	ldr	r3, [r7, #4]
 801e11c:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 801e11e:	687b      	ldr	r3, [r7, #4]
 801e120:	697a      	ldr	r2, [r7, #20]
 801e122:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 801e124:	687b      	ldr	r3, [r7, #4]
 801e126:	69db      	ldr	r3, [r3, #28]
 801e128:	2b00      	cmp	r3, #0
 801e12a:	d101      	bne.n	801e130 <dir_sdi+0xcc>
 801e12c:	2302      	movs	r3, #2
 801e12e:	e010      	b.n	801e152 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 801e130:	687b      	ldr	r3, [r7, #4]
 801e132:	69da      	ldr	r2, [r3, #28]
 801e134:	683b      	ldr	r3, [r7, #0]
 801e136:	0a5b      	lsrs	r3, r3, #9
 801e138:	441a      	add	r2, r3
 801e13a:	687b      	ldr	r3, [r7, #4]
 801e13c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 801e13e:	693b      	ldr	r3, [r7, #16]
 801e140:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801e144:	683b      	ldr	r3, [r7, #0]
 801e146:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801e14a:	441a      	add	r2, r3
 801e14c:	687b      	ldr	r3, [r7, #4]
 801e14e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 801e150:	2300      	movs	r3, #0
}
 801e152:	4618      	mov	r0, r3
 801e154:	3718      	adds	r7, #24
 801e156:	46bd      	mov	sp, r7
 801e158:	bd80      	pop	{r7, pc}

0801e15a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 801e15a:	b580      	push	{r7, lr}
 801e15c:	b086      	sub	sp, #24
 801e15e:	af00      	add	r7, sp, #0
 801e160:	6078      	str	r0, [r7, #4]
 801e162:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 801e164:	687b      	ldr	r3, [r7, #4]
 801e166:	681b      	ldr	r3, [r3, #0]
 801e168:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 801e16a:	687b      	ldr	r3, [r7, #4]
 801e16c:	695b      	ldr	r3, [r3, #20]
 801e16e:	3320      	adds	r3, #32
 801e170:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 801e172:	687b      	ldr	r3, [r7, #4]
 801e174:	69db      	ldr	r3, [r3, #28]
 801e176:	2b00      	cmp	r3, #0
 801e178:	d003      	beq.n	801e182 <dir_next+0x28>
 801e17a:	68bb      	ldr	r3, [r7, #8]
 801e17c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 801e180:	d301      	bcc.n	801e186 <dir_next+0x2c>
 801e182:	2304      	movs	r3, #4
 801e184:	e0aa      	b.n	801e2dc <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 801e186:	68bb      	ldr	r3, [r7, #8]
 801e188:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801e18c:	2b00      	cmp	r3, #0
 801e18e:	f040 8098 	bne.w	801e2c2 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 801e192:	687b      	ldr	r3, [r7, #4]
 801e194:	69db      	ldr	r3, [r3, #28]
 801e196:	1c5a      	adds	r2, r3, #1
 801e198:	687b      	ldr	r3, [r7, #4]
 801e19a:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 801e19c:	687b      	ldr	r3, [r7, #4]
 801e19e:	699b      	ldr	r3, [r3, #24]
 801e1a0:	2b00      	cmp	r3, #0
 801e1a2:	d10b      	bne.n	801e1bc <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 801e1a4:	68bb      	ldr	r3, [r7, #8]
 801e1a6:	095b      	lsrs	r3, r3, #5
 801e1a8:	68fa      	ldr	r2, [r7, #12]
 801e1aa:	8912      	ldrh	r2, [r2, #8]
 801e1ac:	4293      	cmp	r3, r2
 801e1ae:	f0c0 8088 	bcc.w	801e2c2 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 801e1b2:	687b      	ldr	r3, [r7, #4]
 801e1b4:	2200      	movs	r2, #0
 801e1b6:	61da      	str	r2, [r3, #28]
 801e1b8:	2304      	movs	r3, #4
 801e1ba:	e08f      	b.n	801e2dc <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 801e1bc:	68bb      	ldr	r3, [r7, #8]
 801e1be:	0a5b      	lsrs	r3, r3, #9
 801e1c0:	68fa      	ldr	r2, [r7, #12]
 801e1c2:	8952      	ldrh	r2, [r2, #10]
 801e1c4:	3a01      	subs	r2, #1
 801e1c6:	4013      	ands	r3, r2
 801e1c8:	2b00      	cmp	r3, #0
 801e1ca:	d17a      	bne.n	801e2c2 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 801e1cc:	687a      	ldr	r2, [r7, #4]
 801e1ce:	687b      	ldr	r3, [r7, #4]
 801e1d0:	699b      	ldr	r3, [r3, #24]
 801e1d2:	4619      	mov	r1, r3
 801e1d4:	4610      	mov	r0, r2
 801e1d6:	f7ff fc82 	bl	801dade <get_fat>
 801e1da:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 801e1dc:	697b      	ldr	r3, [r7, #20]
 801e1de:	2b01      	cmp	r3, #1
 801e1e0:	d801      	bhi.n	801e1e6 <dir_next+0x8c>
 801e1e2:	2302      	movs	r3, #2
 801e1e4:	e07a      	b.n	801e2dc <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 801e1e6:	697b      	ldr	r3, [r7, #20]
 801e1e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 801e1ec:	d101      	bne.n	801e1f2 <dir_next+0x98>
 801e1ee:	2301      	movs	r3, #1
 801e1f0:	e074      	b.n	801e2dc <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 801e1f2:	68fb      	ldr	r3, [r7, #12]
 801e1f4:	699b      	ldr	r3, [r3, #24]
 801e1f6:	697a      	ldr	r2, [r7, #20]
 801e1f8:	429a      	cmp	r2, r3
 801e1fa:	d358      	bcc.n	801e2ae <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 801e1fc:	683b      	ldr	r3, [r7, #0]
 801e1fe:	2b00      	cmp	r3, #0
 801e200:	d104      	bne.n	801e20c <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 801e202:	687b      	ldr	r3, [r7, #4]
 801e204:	2200      	movs	r2, #0
 801e206:	61da      	str	r2, [r3, #28]
 801e208:	2304      	movs	r3, #4
 801e20a:	e067      	b.n	801e2dc <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 801e20c:	687a      	ldr	r2, [r7, #4]
 801e20e:	687b      	ldr	r3, [r7, #4]
 801e210:	699b      	ldr	r3, [r3, #24]
 801e212:	4619      	mov	r1, r3
 801e214:	4610      	mov	r0, r2
 801e216:	f7ff fe59 	bl	801decc <create_chain>
 801e21a:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 801e21c:	697b      	ldr	r3, [r7, #20]
 801e21e:	2b00      	cmp	r3, #0
 801e220:	d101      	bne.n	801e226 <dir_next+0xcc>
 801e222:	2307      	movs	r3, #7
 801e224:	e05a      	b.n	801e2dc <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 801e226:	697b      	ldr	r3, [r7, #20]
 801e228:	2b01      	cmp	r3, #1
 801e22a:	d101      	bne.n	801e230 <dir_next+0xd6>
 801e22c:	2302      	movs	r3, #2
 801e22e:	e055      	b.n	801e2dc <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801e230:	697b      	ldr	r3, [r7, #20]
 801e232:	f1b3 3fff 	cmp.w	r3, #4294967295
 801e236:	d101      	bne.n	801e23c <dir_next+0xe2>
 801e238:	2301      	movs	r3, #1
 801e23a:	e04f      	b.n	801e2dc <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 801e23c:	68f8      	ldr	r0, [r7, #12]
 801e23e:	f7ff fb4f 	bl	801d8e0 <sync_window>
 801e242:	4603      	mov	r3, r0
 801e244:	2b00      	cmp	r3, #0
 801e246:	d001      	beq.n	801e24c <dir_next+0xf2>
 801e248:	2301      	movs	r3, #1
 801e24a:	e047      	b.n	801e2dc <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 801e24c:	68fb      	ldr	r3, [r7, #12]
 801e24e:	3334      	adds	r3, #52	; 0x34
 801e250:	f44f 7200 	mov.w	r2, #512	; 0x200
 801e254:	2100      	movs	r1, #0
 801e256:	4618      	mov	r0, r3
 801e258:	f7ff f947 	bl	801d4ea <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 801e25c:	2300      	movs	r3, #0
 801e25e:	613b      	str	r3, [r7, #16]
 801e260:	6979      	ldr	r1, [r7, #20]
 801e262:	68f8      	ldr	r0, [r7, #12]
 801e264:	f7ff fc1c 	bl	801daa0 <clust2sect>
 801e268:	4602      	mov	r2, r0
 801e26a:	68fb      	ldr	r3, [r7, #12]
 801e26c:	631a      	str	r2, [r3, #48]	; 0x30
 801e26e:	e012      	b.n	801e296 <dir_next+0x13c>
						fs->wflag = 1;
 801e270:	68fb      	ldr	r3, [r7, #12]
 801e272:	2201      	movs	r2, #1
 801e274:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 801e276:	68f8      	ldr	r0, [r7, #12]
 801e278:	f7ff fb32 	bl	801d8e0 <sync_window>
 801e27c:	4603      	mov	r3, r0
 801e27e:	2b00      	cmp	r3, #0
 801e280:	d001      	beq.n	801e286 <dir_next+0x12c>
 801e282:	2301      	movs	r3, #1
 801e284:	e02a      	b.n	801e2dc <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 801e286:	693b      	ldr	r3, [r7, #16]
 801e288:	3301      	adds	r3, #1
 801e28a:	613b      	str	r3, [r7, #16]
 801e28c:	68fb      	ldr	r3, [r7, #12]
 801e28e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801e290:	1c5a      	adds	r2, r3, #1
 801e292:	68fb      	ldr	r3, [r7, #12]
 801e294:	631a      	str	r2, [r3, #48]	; 0x30
 801e296:	68fb      	ldr	r3, [r7, #12]
 801e298:	895b      	ldrh	r3, [r3, #10]
 801e29a:	461a      	mov	r2, r3
 801e29c:	693b      	ldr	r3, [r7, #16]
 801e29e:	4293      	cmp	r3, r2
 801e2a0:	d3e6      	bcc.n	801e270 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 801e2a2:	68fb      	ldr	r3, [r7, #12]
 801e2a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801e2a6:	693b      	ldr	r3, [r7, #16]
 801e2a8:	1ad2      	subs	r2, r2, r3
 801e2aa:	68fb      	ldr	r3, [r7, #12]
 801e2ac:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 801e2ae:	687b      	ldr	r3, [r7, #4]
 801e2b0:	697a      	ldr	r2, [r7, #20]
 801e2b2:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 801e2b4:	6979      	ldr	r1, [r7, #20]
 801e2b6:	68f8      	ldr	r0, [r7, #12]
 801e2b8:	f7ff fbf2 	bl	801daa0 <clust2sect>
 801e2bc:	4602      	mov	r2, r0
 801e2be:	687b      	ldr	r3, [r7, #4]
 801e2c0:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 801e2c2:	687b      	ldr	r3, [r7, #4]
 801e2c4:	68ba      	ldr	r2, [r7, #8]
 801e2c6:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 801e2c8:	68fb      	ldr	r3, [r7, #12]
 801e2ca:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801e2ce:	68bb      	ldr	r3, [r7, #8]
 801e2d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801e2d4:	441a      	add	r2, r3
 801e2d6:	687b      	ldr	r3, [r7, #4]
 801e2d8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 801e2da:	2300      	movs	r3, #0
}
 801e2dc:	4618      	mov	r0, r3
 801e2de:	3718      	adds	r7, #24
 801e2e0:	46bd      	mov	sp, r7
 801e2e2:	bd80      	pop	{r7, pc}

0801e2e4 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 801e2e4:	b580      	push	{r7, lr}
 801e2e6:	b086      	sub	sp, #24
 801e2e8:	af00      	add	r7, sp, #0
 801e2ea:	6078      	str	r0, [r7, #4]
 801e2ec:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 801e2ee:	687b      	ldr	r3, [r7, #4]
 801e2f0:	681b      	ldr	r3, [r3, #0]
 801e2f2:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 801e2f4:	2100      	movs	r1, #0
 801e2f6:	6878      	ldr	r0, [r7, #4]
 801e2f8:	f7ff feb4 	bl	801e064 <dir_sdi>
 801e2fc:	4603      	mov	r3, r0
 801e2fe:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801e300:	7dfb      	ldrb	r3, [r7, #23]
 801e302:	2b00      	cmp	r3, #0
 801e304:	d12b      	bne.n	801e35e <dir_alloc+0x7a>
		n = 0;
 801e306:	2300      	movs	r3, #0
 801e308:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 801e30a:	687b      	ldr	r3, [r7, #4]
 801e30c:	69db      	ldr	r3, [r3, #28]
 801e30e:	4619      	mov	r1, r3
 801e310:	68f8      	ldr	r0, [r7, #12]
 801e312:	f7ff fb29 	bl	801d968 <move_window>
 801e316:	4603      	mov	r3, r0
 801e318:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801e31a:	7dfb      	ldrb	r3, [r7, #23]
 801e31c:	2b00      	cmp	r3, #0
 801e31e:	d11d      	bne.n	801e35c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 801e320:	687b      	ldr	r3, [r7, #4]
 801e322:	6a1b      	ldr	r3, [r3, #32]
 801e324:	781b      	ldrb	r3, [r3, #0]
 801e326:	2be5      	cmp	r3, #229	; 0xe5
 801e328:	d004      	beq.n	801e334 <dir_alloc+0x50>
 801e32a:	687b      	ldr	r3, [r7, #4]
 801e32c:	6a1b      	ldr	r3, [r3, #32]
 801e32e:	781b      	ldrb	r3, [r3, #0]
 801e330:	2b00      	cmp	r3, #0
 801e332:	d107      	bne.n	801e344 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 801e334:	693b      	ldr	r3, [r7, #16]
 801e336:	3301      	adds	r3, #1
 801e338:	613b      	str	r3, [r7, #16]
 801e33a:	693a      	ldr	r2, [r7, #16]
 801e33c:	683b      	ldr	r3, [r7, #0]
 801e33e:	429a      	cmp	r2, r3
 801e340:	d102      	bne.n	801e348 <dir_alloc+0x64>
 801e342:	e00c      	b.n	801e35e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 801e344:	2300      	movs	r3, #0
 801e346:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 801e348:	2101      	movs	r1, #1
 801e34a:	6878      	ldr	r0, [r7, #4]
 801e34c:	f7ff ff05 	bl	801e15a <dir_next>
 801e350:	4603      	mov	r3, r0
 801e352:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 801e354:	7dfb      	ldrb	r3, [r7, #23]
 801e356:	2b00      	cmp	r3, #0
 801e358:	d0d7      	beq.n	801e30a <dir_alloc+0x26>
 801e35a:	e000      	b.n	801e35e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 801e35c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 801e35e:	7dfb      	ldrb	r3, [r7, #23]
 801e360:	2b04      	cmp	r3, #4
 801e362:	d101      	bne.n	801e368 <dir_alloc+0x84>
 801e364:	2307      	movs	r3, #7
 801e366:	75fb      	strb	r3, [r7, #23]
	return res;
 801e368:	7dfb      	ldrb	r3, [r7, #23]
}
 801e36a:	4618      	mov	r0, r3
 801e36c:	3718      	adds	r7, #24
 801e36e:	46bd      	mov	sp, r7
 801e370:	bd80      	pop	{r7, pc}

0801e372 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 801e372:	b580      	push	{r7, lr}
 801e374:	b084      	sub	sp, #16
 801e376:	af00      	add	r7, sp, #0
 801e378:	6078      	str	r0, [r7, #4]
 801e37a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 801e37c:	683b      	ldr	r3, [r7, #0]
 801e37e:	331a      	adds	r3, #26
 801e380:	4618      	mov	r0, r3
 801e382:	f7ff f80f 	bl	801d3a4 <ld_word>
 801e386:	4603      	mov	r3, r0
 801e388:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 801e38a:	687b      	ldr	r3, [r7, #4]
 801e38c:	781b      	ldrb	r3, [r3, #0]
 801e38e:	2b03      	cmp	r3, #3
 801e390:	d109      	bne.n	801e3a6 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 801e392:	683b      	ldr	r3, [r7, #0]
 801e394:	3314      	adds	r3, #20
 801e396:	4618      	mov	r0, r3
 801e398:	f7ff f804 	bl	801d3a4 <ld_word>
 801e39c:	4603      	mov	r3, r0
 801e39e:	041b      	lsls	r3, r3, #16
 801e3a0:	68fa      	ldr	r2, [r7, #12]
 801e3a2:	4313      	orrs	r3, r2
 801e3a4:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 801e3a6:	68fb      	ldr	r3, [r7, #12]
}
 801e3a8:	4618      	mov	r0, r3
 801e3aa:	3710      	adds	r7, #16
 801e3ac:	46bd      	mov	sp, r7
 801e3ae:	bd80      	pop	{r7, pc}

0801e3b0 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 801e3b0:	b580      	push	{r7, lr}
 801e3b2:	b084      	sub	sp, #16
 801e3b4:	af00      	add	r7, sp, #0
 801e3b6:	60f8      	str	r0, [r7, #12]
 801e3b8:	60b9      	str	r1, [r7, #8]
 801e3ba:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 801e3bc:	68bb      	ldr	r3, [r7, #8]
 801e3be:	331a      	adds	r3, #26
 801e3c0:	687a      	ldr	r2, [r7, #4]
 801e3c2:	b292      	uxth	r2, r2
 801e3c4:	4611      	mov	r1, r2
 801e3c6:	4618      	mov	r0, r3
 801e3c8:	f7ff f827 	bl	801d41a <st_word>
	if (fs->fs_type == FS_FAT32) {
 801e3cc:	68fb      	ldr	r3, [r7, #12]
 801e3ce:	781b      	ldrb	r3, [r3, #0]
 801e3d0:	2b03      	cmp	r3, #3
 801e3d2:	d109      	bne.n	801e3e8 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 801e3d4:	68bb      	ldr	r3, [r7, #8]
 801e3d6:	f103 0214 	add.w	r2, r3, #20
 801e3da:	687b      	ldr	r3, [r7, #4]
 801e3dc:	0c1b      	lsrs	r3, r3, #16
 801e3de:	b29b      	uxth	r3, r3
 801e3e0:	4619      	mov	r1, r3
 801e3e2:	4610      	mov	r0, r2
 801e3e4:	f7ff f819 	bl	801d41a <st_word>
	}
}
 801e3e8:	bf00      	nop
 801e3ea:	3710      	adds	r7, #16
 801e3ec:	46bd      	mov	sp, r7
 801e3ee:	bd80      	pop	{r7, pc}

0801e3f0 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 801e3f0:	b580      	push	{r7, lr}
 801e3f2:	b086      	sub	sp, #24
 801e3f4:	af00      	add	r7, sp, #0
 801e3f6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801e3f8:	687b      	ldr	r3, [r7, #4]
 801e3fa:	681b      	ldr	r3, [r3, #0]
 801e3fc:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 801e3fe:	2100      	movs	r1, #0
 801e400:	6878      	ldr	r0, [r7, #4]
 801e402:	f7ff fe2f 	bl	801e064 <dir_sdi>
 801e406:	4603      	mov	r3, r0
 801e408:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 801e40a:	7dfb      	ldrb	r3, [r7, #23]
 801e40c:	2b00      	cmp	r3, #0
 801e40e:	d001      	beq.n	801e414 <dir_find+0x24>
 801e410:	7dfb      	ldrb	r3, [r7, #23]
 801e412:	e03e      	b.n	801e492 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 801e414:	687b      	ldr	r3, [r7, #4]
 801e416:	69db      	ldr	r3, [r3, #28]
 801e418:	4619      	mov	r1, r3
 801e41a:	6938      	ldr	r0, [r7, #16]
 801e41c:	f7ff faa4 	bl	801d968 <move_window>
 801e420:	4603      	mov	r3, r0
 801e422:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 801e424:	7dfb      	ldrb	r3, [r7, #23]
 801e426:	2b00      	cmp	r3, #0
 801e428:	d12f      	bne.n	801e48a <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 801e42a:	687b      	ldr	r3, [r7, #4]
 801e42c:	6a1b      	ldr	r3, [r3, #32]
 801e42e:	781b      	ldrb	r3, [r3, #0]
 801e430:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 801e432:	7bfb      	ldrb	r3, [r7, #15]
 801e434:	2b00      	cmp	r3, #0
 801e436:	d102      	bne.n	801e43e <dir_find+0x4e>
 801e438:	2304      	movs	r3, #4
 801e43a:	75fb      	strb	r3, [r7, #23]
 801e43c:	e028      	b.n	801e490 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 801e43e:	687b      	ldr	r3, [r7, #4]
 801e440:	6a1b      	ldr	r3, [r3, #32]
 801e442:	330b      	adds	r3, #11
 801e444:	781b      	ldrb	r3, [r3, #0]
 801e446:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801e44a:	b2da      	uxtb	r2, r3
 801e44c:	687b      	ldr	r3, [r7, #4]
 801e44e:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 801e450:	687b      	ldr	r3, [r7, #4]
 801e452:	6a1b      	ldr	r3, [r3, #32]
 801e454:	330b      	adds	r3, #11
 801e456:	781b      	ldrb	r3, [r3, #0]
 801e458:	f003 0308 	and.w	r3, r3, #8
 801e45c:	2b00      	cmp	r3, #0
 801e45e:	d10a      	bne.n	801e476 <dir_find+0x86>
 801e460:	687b      	ldr	r3, [r7, #4]
 801e462:	6a18      	ldr	r0, [r3, #32]
 801e464:	687b      	ldr	r3, [r7, #4]
 801e466:	3324      	adds	r3, #36	; 0x24
 801e468:	220b      	movs	r2, #11
 801e46a:	4619      	mov	r1, r3
 801e46c:	f7ff f858 	bl	801d520 <mem_cmp>
 801e470:	4603      	mov	r3, r0
 801e472:	2b00      	cmp	r3, #0
 801e474:	d00b      	beq.n	801e48e <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 801e476:	2100      	movs	r1, #0
 801e478:	6878      	ldr	r0, [r7, #4]
 801e47a:	f7ff fe6e 	bl	801e15a <dir_next>
 801e47e:	4603      	mov	r3, r0
 801e480:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 801e482:	7dfb      	ldrb	r3, [r7, #23]
 801e484:	2b00      	cmp	r3, #0
 801e486:	d0c5      	beq.n	801e414 <dir_find+0x24>
 801e488:	e002      	b.n	801e490 <dir_find+0xa0>
		if (res != FR_OK) break;
 801e48a:	bf00      	nop
 801e48c:	e000      	b.n	801e490 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 801e48e:	bf00      	nop

	return res;
 801e490:	7dfb      	ldrb	r3, [r7, #23]
}
 801e492:	4618      	mov	r0, r3
 801e494:	3718      	adds	r7, #24
 801e496:	46bd      	mov	sp, r7
 801e498:	bd80      	pop	{r7, pc}

0801e49a <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 801e49a:	b580      	push	{r7, lr}
 801e49c:	b084      	sub	sp, #16
 801e49e:	af00      	add	r7, sp, #0
 801e4a0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801e4a2:	687b      	ldr	r3, [r7, #4]
 801e4a4:	681b      	ldr	r3, [r3, #0]
 801e4a6:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 801e4a8:	2101      	movs	r1, #1
 801e4aa:	6878      	ldr	r0, [r7, #4]
 801e4ac:	f7ff ff1a 	bl	801e2e4 <dir_alloc>
 801e4b0:	4603      	mov	r3, r0
 801e4b2:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 801e4b4:	7bfb      	ldrb	r3, [r7, #15]
 801e4b6:	2b00      	cmp	r3, #0
 801e4b8:	d11c      	bne.n	801e4f4 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 801e4ba:	687b      	ldr	r3, [r7, #4]
 801e4bc:	69db      	ldr	r3, [r3, #28]
 801e4be:	4619      	mov	r1, r3
 801e4c0:	68b8      	ldr	r0, [r7, #8]
 801e4c2:	f7ff fa51 	bl	801d968 <move_window>
 801e4c6:	4603      	mov	r3, r0
 801e4c8:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801e4ca:	7bfb      	ldrb	r3, [r7, #15]
 801e4cc:	2b00      	cmp	r3, #0
 801e4ce:	d111      	bne.n	801e4f4 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 801e4d0:	687b      	ldr	r3, [r7, #4]
 801e4d2:	6a1b      	ldr	r3, [r3, #32]
 801e4d4:	2220      	movs	r2, #32
 801e4d6:	2100      	movs	r1, #0
 801e4d8:	4618      	mov	r0, r3
 801e4da:	f7ff f806 	bl	801d4ea <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 801e4de:	687b      	ldr	r3, [r7, #4]
 801e4e0:	6a18      	ldr	r0, [r3, #32]
 801e4e2:	687b      	ldr	r3, [r7, #4]
 801e4e4:	3324      	adds	r3, #36	; 0x24
 801e4e6:	220b      	movs	r2, #11
 801e4e8:	4619      	mov	r1, r3
 801e4ea:	f7fe ffdd 	bl	801d4a8 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 801e4ee:	68bb      	ldr	r3, [r7, #8]
 801e4f0:	2201      	movs	r2, #1
 801e4f2:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 801e4f4:	7bfb      	ldrb	r3, [r7, #15]
}
 801e4f6:	4618      	mov	r0, r3
 801e4f8:	3710      	adds	r7, #16
 801e4fa:	46bd      	mov	sp, r7
 801e4fc:	bd80      	pop	{r7, pc}
	...

0801e500 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 801e500:	b580      	push	{r7, lr}
 801e502:	b088      	sub	sp, #32
 801e504:	af00      	add	r7, sp, #0
 801e506:	6078      	str	r0, [r7, #4]
 801e508:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 801e50a:	683b      	ldr	r3, [r7, #0]
 801e50c:	681b      	ldr	r3, [r3, #0]
 801e50e:	60fb      	str	r3, [r7, #12]
 801e510:	687b      	ldr	r3, [r7, #4]
 801e512:	3324      	adds	r3, #36	; 0x24
 801e514:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 801e516:	220b      	movs	r2, #11
 801e518:	2120      	movs	r1, #32
 801e51a:	68b8      	ldr	r0, [r7, #8]
 801e51c:	f7fe ffe5 	bl	801d4ea <mem_set>
	si = i = 0; ni = 8;
 801e520:	2300      	movs	r3, #0
 801e522:	613b      	str	r3, [r7, #16]
 801e524:	693b      	ldr	r3, [r7, #16]
 801e526:	61fb      	str	r3, [r7, #28]
 801e528:	2308      	movs	r3, #8
 801e52a:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 801e52c:	69fb      	ldr	r3, [r7, #28]
 801e52e:	1c5a      	adds	r2, r3, #1
 801e530:	61fa      	str	r2, [r7, #28]
 801e532:	68fa      	ldr	r2, [r7, #12]
 801e534:	4413      	add	r3, r2
 801e536:	781b      	ldrb	r3, [r3, #0]
 801e538:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 801e53a:	7efb      	ldrb	r3, [r7, #27]
 801e53c:	2b20      	cmp	r3, #32
 801e53e:	d94e      	bls.n	801e5de <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 801e540:	7efb      	ldrb	r3, [r7, #27]
 801e542:	2b2f      	cmp	r3, #47	; 0x2f
 801e544:	d006      	beq.n	801e554 <create_name+0x54>
 801e546:	7efb      	ldrb	r3, [r7, #27]
 801e548:	2b5c      	cmp	r3, #92	; 0x5c
 801e54a:	d110      	bne.n	801e56e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 801e54c:	e002      	b.n	801e554 <create_name+0x54>
 801e54e:	69fb      	ldr	r3, [r7, #28]
 801e550:	3301      	adds	r3, #1
 801e552:	61fb      	str	r3, [r7, #28]
 801e554:	68fa      	ldr	r2, [r7, #12]
 801e556:	69fb      	ldr	r3, [r7, #28]
 801e558:	4413      	add	r3, r2
 801e55a:	781b      	ldrb	r3, [r3, #0]
 801e55c:	2b2f      	cmp	r3, #47	; 0x2f
 801e55e:	d0f6      	beq.n	801e54e <create_name+0x4e>
 801e560:	68fa      	ldr	r2, [r7, #12]
 801e562:	69fb      	ldr	r3, [r7, #28]
 801e564:	4413      	add	r3, r2
 801e566:	781b      	ldrb	r3, [r3, #0]
 801e568:	2b5c      	cmp	r3, #92	; 0x5c
 801e56a:	d0f0      	beq.n	801e54e <create_name+0x4e>
			break;
 801e56c:	e038      	b.n	801e5e0 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 801e56e:	7efb      	ldrb	r3, [r7, #27]
 801e570:	2b2e      	cmp	r3, #46	; 0x2e
 801e572:	d003      	beq.n	801e57c <create_name+0x7c>
 801e574:	693a      	ldr	r2, [r7, #16]
 801e576:	697b      	ldr	r3, [r7, #20]
 801e578:	429a      	cmp	r2, r3
 801e57a:	d30c      	bcc.n	801e596 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 801e57c:	697b      	ldr	r3, [r7, #20]
 801e57e:	2b0b      	cmp	r3, #11
 801e580:	d002      	beq.n	801e588 <create_name+0x88>
 801e582:	7efb      	ldrb	r3, [r7, #27]
 801e584:	2b2e      	cmp	r3, #46	; 0x2e
 801e586:	d001      	beq.n	801e58c <create_name+0x8c>
 801e588:	2306      	movs	r3, #6
 801e58a:	e044      	b.n	801e616 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 801e58c:	2308      	movs	r3, #8
 801e58e:	613b      	str	r3, [r7, #16]
 801e590:	230b      	movs	r3, #11
 801e592:	617b      	str	r3, [r7, #20]
			continue;
 801e594:	e022      	b.n	801e5dc <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 801e596:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801e59a:	2b00      	cmp	r3, #0
 801e59c:	da04      	bge.n	801e5a8 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 801e59e:	7efb      	ldrb	r3, [r7, #27]
 801e5a0:	3b80      	subs	r3, #128	; 0x80
 801e5a2:	4a1f      	ldr	r2, [pc, #124]	; (801e620 <create_name+0x120>)
 801e5a4:	5cd3      	ldrb	r3, [r2, r3]
 801e5a6:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 801e5a8:	7efb      	ldrb	r3, [r7, #27]
 801e5aa:	4619      	mov	r1, r3
 801e5ac:	481d      	ldr	r0, [pc, #116]	; (801e624 <create_name+0x124>)
 801e5ae:	f7fe ffde 	bl	801d56e <chk_chr>
 801e5b2:	4603      	mov	r3, r0
 801e5b4:	2b00      	cmp	r3, #0
 801e5b6:	d001      	beq.n	801e5bc <create_name+0xbc>
 801e5b8:	2306      	movs	r3, #6
 801e5ba:	e02c      	b.n	801e616 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 801e5bc:	7efb      	ldrb	r3, [r7, #27]
 801e5be:	2b60      	cmp	r3, #96	; 0x60
 801e5c0:	d905      	bls.n	801e5ce <create_name+0xce>
 801e5c2:	7efb      	ldrb	r3, [r7, #27]
 801e5c4:	2b7a      	cmp	r3, #122	; 0x7a
 801e5c6:	d802      	bhi.n	801e5ce <create_name+0xce>
 801e5c8:	7efb      	ldrb	r3, [r7, #27]
 801e5ca:	3b20      	subs	r3, #32
 801e5cc:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 801e5ce:	693b      	ldr	r3, [r7, #16]
 801e5d0:	1c5a      	adds	r2, r3, #1
 801e5d2:	613a      	str	r2, [r7, #16]
 801e5d4:	68ba      	ldr	r2, [r7, #8]
 801e5d6:	4413      	add	r3, r2
 801e5d8:	7efa      	ldrb	r2, [r7, #27]
 801e5da:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 801e5dc:	e7a6      	b.n	801e52c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 801e5de:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 801e5e0:	68fa      	ldr	r2, [r7, #12]
 801e5e2:	69fb      	ldr	r3, [r7, #28]
 801e5e4:	441a      	add	r2, r3
 801e5e6:	683b      	ldr	r3, [r7, #0]
 801e5e8:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 801e5ea:	693b      	ldr	r3, [r7, #16]
 801e5ec:	2b00      	cmp	r3, #0
 801e5ee:	d101      	bne.n	801e5f4 <create_name+0xf4>
 801e5f0:	2306      	movs	r3, #6
 801e5f2:	e010      	b.n	801e616 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 801e5f4:	68bb      	ldr	r3, [r7, #8]
 801e5f6:	781b      	ldrb	r3, [r3, #0]
 801e5f8:	2be5      	cmp	r3, #229	; 0xe5
 801e5fa:	d102      	bne.n	801e602 <create_name+0x102>
 801e5fc:	68bb      	ldr	r3, [r7, #8]
 801e5fe:	2205      	movs	r2, #5
 801e600:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 801e602:	7efb      	ldrb	r3, [r7, #27]
 801e604:	2b20      	cmp	r3, #32
 801e606:	d801      	bhi.n	801e60c <create_name+0x10c>
 801e608:	2204      	movs	r2, #4
 801e60a:	e000      	b.n	801e60e <create_name+0x10e>
 801e60c:	2200      	movs	r2, #0
 801e60e:	68bb      	ldr	r3, [r7, #8]
 801e610:	330b      	adds	r3, #11
 801e612:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 801e614:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 801e616:	4618      	mov	r0, r3
 801e618:	3720      	adds	r7, #32
 801e61a:	46bd      	mov	sp, r7
 801e61c:	bd80      	pop	{r7, pc}
 801e61e:	bf00      	nop
 801e620:	0802e2a4 	.word	0x0802e2a4
 801e624:	0802c218 	.word	0x0802c218

0801e628 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 801e628:	b580      	push	{r7, lr}
 801e62a:	b086      	sub	sp, #24
 801e62c:	af00      	add	r7, sp, #0
 801e62e:	6078      	str	r0, [r7, #4]
 801e630:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 801e632:	687b      	ldr	r3, [r7, #4]
 801e634:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 801e636:	693b      	ldr	r3, [r7, #16]
 801e638:	681b      	ldr	r3, [r3, #0]
 801e63a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 801e63c:	e002      	b.n	801e644 <follow_path+0x1c>
 801e63e:	683b      	ldr	r3, [r7, #0]
 801e640:	3301      	adds	r3, #1
 801e642:	603b      	str	r3, [r7, #0]
 801e644:	683b      	ldr	r3, [r7, #0]
 801e646:	781b      	ldrb	r3, [r3, #0]
 801e648:	2b2f      	cmp	r3, #47	; 0x2f
 801e64a:	d0f8      	beq.n	801e63e <follow_path+0x16>
 801e64c:	683b      	ldr	r3, [r7, #0]
 801e64e:	781b      	ldrb	r3, [r3, #0]
 801e650:	2b5c      	cmp	r3, #92	; 0x5c
 801e652:	d0f4      	beq.n	801e63e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 801e654:	693b      	ldr	r3, [r7, #16]
 801e656:	2200      	movs	r2, #0
 801e658:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 801e65a:	683b      	ldr	r3, [r7, #0]
 801e65c:	781b      	ldrb	r3, [r3, #0]
 801e65e:	2b1f      	cmp	r3, #31
 801e660:	d80a      	bhi.n	801e678 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 801e662:	687b      	ldr	r3, [r7, #4]
 801e664:	2280      	movs	r2, #128	; 0x80
 801e666:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 801e66a:	2100      	movs	r1, #0
 801e66c:	6878      	ldr	r0, [r7, #4]
 801e66e:	f7ff fcf9 	bl	801e064 <dir_sdi>
 801e672:	4603      	mov	r3, r0
 801e674:	75fb      	strb	r3, [r7, #23]
 801e676:	e043      	b.n	801e700 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801e678:	463b      	mov	r3, r7
 801e67a:	4619      	mov	r1, r3
 801e67c:	6878      	ldr	r0, [r7, #4]
 801e67e:	f7ff ff3f 	bl	801e500 <create_name>
 801e682:	4603      	mov	r3, r0
 801e684:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801e686:	7dfb      	ldrb	r3, [r7, #23]
 801e688:	2b00      	cmp	r3, #0
 801e68a:	d134      	bne.n	801e6f6 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 801e68c:	6878      	ldr	r0, [r7, #4]
 801e68e:	f7ff feaf 	bl	801e3f0 <dir_find>
 801e692:	4603      	mov	r3, r0
 801e694:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 801e696:	687b      	ldr	r3, [r7, #4]
 801e698:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 801e69c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 801e69e:	7dfb      	ldrb	r3, [r7, #23]
 801e6a0:	2b00      	cmp	r3, #0
 801e6a2:	d00a      	beq.n	801e6ba <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 801e6a4:	7dfb      	ldrb	r3, [r7, #23]
 801e6a6:	2b04      	cmp	r3, #4
 801e6a8:	d127      	bne.n	801e6fa <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 801e6aa:	7afb      	ldrb	r3, [r7, #11]
 801e6ac:	f003 0304 	and.w	r3, r3, #4
 801e6b0:	2b00      	cmp	r3, #0
 801e6b2:	d122      	bne.n	801e6fa <follow_path+0xd2>
 801e6b4:	2305      	movs	r3, #5
 801e6b6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 801e6b8:	e01f      	b.n	801e6fa <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801e6ba:	7afb      	ldrb	r3, [r7, #11]
 801e6bc:	f003 0304 	and.w	r3, r3, #4
 801e6c0:	2b00      	cmp	r3, #0
 801e6c2:	d11c      	bne.n	801e6fe <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 801e6c4:	693b      	ldr	r3, [r7, #16]
 801e6c6:	799b      	ldrb	r3, [r3, #6]
 801e6c8:	f003 0310 	and.w	r3, r3, #16
 801e6cc:	2b00      	cmp	r3, #0
 801e6ce:	d102      	bne.n	801e6d6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 801e6d0:	2305      	movs	r3, #5
 801e6d2:	75fb      	strb	r3, [r7, #23]
 801e6d4:	e014      	b.n	801e700 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 801e6d6:	68fb      	ldr	r3, [r7, #12]
 801e6d8:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801e6dc:	687b      	ldr	r3, [r7, #4]
 801e6de:	695b      	ldr	r3, [r3, #20]
 801e6e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801e6e4:	4413      	add	r3, r2
 801e6e6:	4619      	mov	r1, r3
 801e6e8:	68f8      	ldr	r0, [r7, #12]
 801e6ea:	f7ff fe42 	bl	801e372 <ld_clust>
 801e6ee:	4602      	mov	r2, r0
 801e6f0:	693b      	ldr	r3, [r7, #16]
 801e6f2:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801e6f4:	e7c0      	b.n	801e678 <follow_path+0x50>
			if (res != FR_OK) break;
 801e6f6:	bf00      	nop
 801e6f8:	e002      	b.n	801e700 <follow_path+0xd8>
				break;
 801e6fa:	bf00      	nop
 801e6fc:	e000      	b.n	801e700 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801e6fe:	bf00      	nop
			}
		}
	}

	return res;
 801e700:	7dfb      	ldrb	r3, [r7, #23]
}
 801e702:	4618      	mov	r0, r3
 801e704:	3718      	adds	r7, #24
 801e706:	46bd      	mov	sp, r7
 801e708:	bd80      	pop	{r7, pc}

0801e70a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 801e70a:	b480      	push	{r7}
 801e70c:	b087      	sub	sp, #28
 801e70e:	af00      	add	r7, sp, #0
 801e710:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 801e712:	f04f 33ff 	mov.w	r3, #4294967295
 801e716:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 801e718:	687b      	ldr	r3, [r7, #4]
 801e71a:	681b      	ldr	r3, [r3, #0]
 801e71c:	2b00      	cmp	r3, #0
 801e71e:	d031      	beq.n	801e784 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 801e720:	687b      	ldr	r3, [r7, #4]
 801e722:	681b      	ldr	r3, [r3, #0]
 801e724:	617b      	str	r3, [r7, #20]
 801e726:	e002      	b.n	801e72e <get_ldnumber+0x24>
 801e728:	697b      	ldr	r3, [r7, #20]
 801e72a:	3301      	adds	r3, #1
 801e72c:	617b      	str	r3, [r7, #20]
 801e72e:	697b      	ldr	r3, [r7, #20]
 801e730:	781b      	ldrb	r3, [r3, #0]
 801e732:	2b20      	cmp	r3, #32
 801e734:	d903      	bls.n	801e73e <get_ldnumber+0x34>
 801e736:	697b      	ldr	r3, [r7, #20]
 801e738:	781b      	ldrb	r3, [r3, #0]
 801e73a:	2b3a      	cmp	r3, #58	; 0x3a
 801e73c:	d1f4      	bne.n	801e728 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 801e73e:	697b      	ldr	r3, [r7, #20]
 801e740:	781b      	ldrb	r3, [r3, #0]
 801e742:	2b3a      	cmp	r3, #58	; 0x3a
 801e744:	d11c      	bne.n	801e780 <get_ldnumber+0x76>
			tp = *path;
 801e746:	687b      	ldr	r3, [r7, #4]
 801e748:	681b      	ldr	r3, [r3, #0]
 801e74a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 801e74c:	68fb      	ldr	r3, [r7, #12]
 801e74e:	1c5a      	adds	r2, r3, #1
 801e750:	60fa      	str	r2, [r7, #12]
 801e752:	781b      	ldrb	r3, [r3, #0]
 801e754:	3b30      	subs	r3, #48	; 0x30
 801e756:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 801e758:	68bb      	ldr	r3, [r7, #8]
 801e75a:	2b09      	cmp	r3, #9
 801e75c:	d80e      	bhi.n	801e77c <get_ldnumber+0x72>
 801e75e:	68fa      	ldr	r2, [r7, #12]
 801e760:	697b      	ldr	r3, [r7, #20]
 801e762:	429a      	cmp	r2, r3
 801e764:	d10a      	bne.n	801e77c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 801e766:	68bb      	ldr	r3, [r7, #8]
 801e768:	2b00      	cmp	r3, #0
 801e76a:	d107      	bne.n	801e77c <get_ldnumber+0x72>
					vol = (int)i;
 801e76c:	68bb      	ldr	r3, [r7, #8]
 801e76e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 801e770:	697b      	ldr	r3, [r7, #20]
 801e772:	3301      	adds	r3, #1
 801e774:	617b      	str	r3, [r7, #20]
 801e776:	687b      	ldr	r3, [r7, #4]
 801e778:	697a      	ldr	r2, [r7, #20]
 801e77a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 801e77c:	693b      	ldr	r3, [r7, #16]
 801e77e:	e002      	b.n	801e786 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 801e780:	2300      	movs	r3, #0
 801e782:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 801e784:	693b      	ldr	r3, [r7, #16]
}
 801e786:	4618      	mov	r0, r3
 801e788:	371c      	adds	r7, #28
 801e78a:	46bd      	mov	sp, r7
 801e78c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e790:	4770      	bx	lr
	...

0801e794 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 801e794:	b580      	push	{r7, lr}
 801e796:	b082      	sub	sp, #8
 801e798:	af00      	add	r7, sp, #0
 801e79a:	6078      	str	r0, [r7, #4]
 801e79c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 801e79e:	687b      	ldr	r3, [r7, #4]
 801e7a0:	2200      	movs	r2, #0
 801e7a2:	70da      	strb	r2, [r3, #3]
 801e7a4:	687b      	ldr	r3, [r7, #4]
 801e7a6:	f04f 32ff 	mov.w	r2, #4294967295
 801e7aa:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 801e7ac:	6839      	ldr	r1, [r7, #0]
 801e7ae:	6878      	ldr	r0, [r7, #4]
 801e7b0:	f7ff f8da 	bl	801d968 <move_window>
 801e7b4:	4603      	mov	r3, r0
 801e7b6:	2b00      	cmp	r3, #0
 801e7b8:	d001      	beq.n	801e7be <check_fs+0x2a>
 801e7ba:	2304      	movs	r3, #4
 801e7bc:	e038      	b.n	801e830 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 801e7be:	687b      	ldr	r3, [r7, #4]
 801e7c0:	3334      	adds	r3, #52	; 0x34
 801e7c2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801e7c6:	4618      	mov	r0, r3
 801e7c8:	f7fe fdec 	bl	801d3a4 <ld_word>
 801e7cc:	4603      	mov	r3, r0
 801e7ce:	461a      	mov	r2, r3
 801e7d0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 801e7d4:	429a      	cmp	r2, r3
 801e7d6:	d001      	beq.n	801e7dc <check_fs+0x48>
 801e7d8:	2303      	movs	r3, #3
 801e7da:	e029      	b.n	801e830 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 801e7dc:	687b      	ldr	r3, [r7, #4]
 801e7de:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801e7e2:	2be9      	cmp	r3, #233	; 0xe9
 801e7e4:	d009      	beq.n	801e7fa <check_fs+0x66>
 801e7e6:	687b      	ldr	r3, [r7, #4]
 801e7e8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801e7ec:	2beb      	cmp	r3, #235	; 0xeb
 801e7ee:	d11e      	bne.n	801e82e <check_fs+0x9a>
 801e7f0:	687b      	ldr	r3, [r7, #4]
 801e7f2:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 801e7f6:	2b90      	cmp	r3, #144	; 0x90
 801e7f8:	d119      	bne.n	801e82e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 801e7fa:	687b      	ldr	r3, [r7, #4]
 801e7fc:	3334      	adds	r3, #52	; 0x34
 801e7fe:	3336      	adds	r3, #54	; 0x36
 801e800:	4618      	mov	r0, r3
 801e802:	f7fe fde7 	bl	801d3d4 <ld_dword>
 801e806:	4603      	mov	r3, r0
 801e808:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 801e80c:	4a0a      	ldr	r2, [pc, #40]	; (801e838 <check_fs+0xa4>)
 801e80e:	4293      	cmp	r3, r2
 801e810:	d101      	bne.n	801e816 <check_fs+0x82>
 801e812:	2300      	movs	r3, #0
 801e814:	e00c      	b.n	801e830 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 801e816:	687b      	ldr	r3, [r7, #4]
 801e818:	3334      	adds	r3, #52	; 0x34
 801e81a:	3352      	adds	r3, #82	; 0x52
 801e81c:	4618      	mov	r0, r3
 801e81e:	f7fe fdd9 	bl	801d3d4 <ld_dword>
 801e822:	4603      	mov	r3, r0
 801e824:	4a05      	ldr	r2, [pc, #20]	; (801e83c <check_fs+0xa8>)
 801e826:	4293      	cmp	r3, r2
 801e828:	d101      	bne.n	801e82e <check_fs+0x9a>
 801e82a:	2300      	movs	r3, #0
 801e82c:	e000      	b.n	801e830 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 801e82e:	2302      	movs	r3, #2
}
 801e830:	4618      	mov	r0, r3
 801e832:	3708      	adds	r7, #8
 801e834:	46bd      	mov	sp, r7
 801e836:	bd80      	pop	{r7, pc}
 801e838:	00544146 	.word	0x00544146
 801e83c:	33544146 	.word	0x33544146

0801e840 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 801e840:	b580      	push	{r7, lr}
 801e842:	b096      	sub	sp, #88	; 0x58
 801e844:	af00      	add	r7, sp, #0
 801e846:	60f8      	str	r0, [r7, #12]
 801e848:	60b9      	str	r1, [r7, #8]
 801e84a:	4613      	mov	r3, r2
 801e84c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 801e84e:	68bb      	ldr	r3, [r7, #8]
 801e850:	2200      	movs	r2, #0
 801e852:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 801e854:	68f8      	ldr	r0, [r7, #12]
 801e856:	f7ff ff58 	bl	801e70a <get_ldnumber>
 801e85a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 801e85c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801e85e:	2b00      	cmp	r3, #0
 801e860:	da01      	bge.n	801e866 <find_volume+0x26>
 801e862:	230b      	movs	r3, #11
 801e864:	e235      	b.n	801ecd2 <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 801e866:	4aa5      	ldr	r2, [pc, #660]	; (801eafc <find_volume+0x2bc>)
 801e868:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801e86a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801e86e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 801e870:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801e872:	2b00      	cmp	r3, #0
 801e874:	d101      	bne.n	801e87a <find_volume+0x3a>
 801e876:	230c      	movs	r3, #12
 801e878:	e22b      	b.n	801ecd2 <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 801e87a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801e87c:	f7fe fe92 	bl	801d5a4 <lock_fs>
 801e880:	4603      	mov	r3, r0
 801e882:	2b00      	cmp	r3, #0
 801e884:	d101      	bne.n	801e88a <find_volume+0x4a>
 801e886:	230f      	movs	r3, #15
 801e888:	e223      	b.n	801ecd2 <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 801e88a:	68bb      	ldr	r3, [r7, #8]
 801e88c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801e88e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 801e890:	79fb      	ldrb	r3, [r7, #7]
 801e892:	f023 0301 	bic.w	r3, r3, #1
 801e896:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 801e898:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801e89a:	781b      	ldrb	r3, [r3, #0]
 801e89c:	2b00      	cmp	r3, #0
 801e89e:	d01a      	beq.n	801e8d6 <find_volume+0x96>
		stat = disk_status(fs->drv);
 801e8a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801e8a2:	785b      	ldrb	r3, [r3, #1]
 801e8a4:	4618      	mov	r0, r3
 801e8a6:	f7fe fcdf 	bl	801d268 <disk_status>
 801e8aa:	4603      	mov	r3, r0
 801e8ac:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 801e8b0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801e8b4:	f003 0301 	and.w	r3, r3, #1
 801e8b8:	2b00      	cmp	r3, #0
 801e8ba:	d10c      	bne.n	801e8d6 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 801e8bc:	79fb      	ldrb	r3, [r7, #7]
 801e8be:	2b00      	cmp	r3, #0
 801e8c0:	d007      	beq.n	801e8d2 <find_volume+0x92>
 801e8c2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801e8c6:	f003 0304 	and.w	r3, r3, #4
 801e8ca:	2b00      	cmp	r3, #0
 801e8cc:	d001      	beq.n	801e8d2 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 801e8ce:	230a      	movs	r3, #10
 801e8d0:	e1ff      	b.n	801ecd2 <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 801e8d2:	2300      	movs	r3, #0
 801e8d4:	e1fd      	b.n	801ecd2 <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 801e8d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801e8d8:	2200      	movs	r2, #0
 801e8da:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 801e8dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801e8de:	b2da      	uxtb	r2, r3
 801e8e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801e8e2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 801e8e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801e8e6:	785b      	ldrb	r3, [r3, #1]
 801e8e8:	4618      	mov	r0, r3
 801e8ea:	f7fe fcd7 	bl	801d29c <disk_initialize>
 801e8ee:	4603      	mov	r3, r0
 801e8f0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 801e8f4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801e8f8:	f003 0301 	and.w	r3, r3, #1
 801e8fc:	2b00      	cmp	r3, #0
 801e8fe:	d001      	beq.n	801e904 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 801e900:	2303      	movs	r3, #3
 801e902:	e1e6      	b.n	801ecd2 <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 801e904:	79fb      	ldrb	r3, [r7, #7]
 801e906:	2b00      	cmp	r3, #0
 801e908:	d007      	beq.n	801e91a <find_volume+0xda>
 801e90a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801e90e:	f003 0304 	and.w	r3, r3, #4
 801e912:	2b00      	cmp	r3, #0
 801e914:	d001      	beq.n	801e91a <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 801e916:	230a      	movs	r3, #10
 801e918:	e1db      	b.n	801ecd2 <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 801e91a:	2300      	movs	r3, #0
 801e91c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 801e91e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801e920:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801e922:	f7ff ff37 	bl	801e794 <check_fs>
 801e926:	4603      	mov	r3, r0
 801e928:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 801e92c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801e930:	2b02      	cmp	r3, #2
 801e932:	d149      	bne.n	801e9c8 <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 801e934:	2300      	movs	r3, #0
 801e936:	643b      	str	r3, [r7, #64]	; 0x40
 801e938:	e01e      	b.n	801e978 <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 801e93a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801e93c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801e940:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801e942:	011b      	lsls	r3, r3, #4
 801e944:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 801e948:	4413      	add	r3, r2
 801e94a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 801e94c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e94e:	3304      	adds	r3, #4
 801e950:	781b      	ldrb	r3, [r3, #0]
 801e952:	2b00      	cmp	r3, #0
 801e954:	d006      	beq.n	801e964 <find_volume+0x124>
 801e956:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e958:	3308      	adds	r3, #8
 801e95a:	4618      	mov	r0, r3
 801e95c:	f7fe fd3a 	bl	801d3d4 <ld_dword>
 801e960:	4602      	mov	r2, r0
 801e962:	e000      	b.n	801e966 <find_volume+0x126>
 801e964:	2200      	movs	r2, #0
 801e966:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801e968:	009b      	lsls	r3, r3, #2
 801e96a:	3358      	adds	r3, #88	; 0x58
 801e96c:	443b      	add	r3, r7
 801e96e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 801e972:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801e974:	3301      	adds	r3, #1
 801e976:	643b      	str	r3, [r7, #64]	; 0x40
 801e978:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801e97a:	2b03      	cmp	r3, #3
 801e97c:	d9dd      	bls.n	801e93a <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 801e97e:	2300      	movs	r3, #0
 801e980:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 801e982:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801e984:	2b00      	cmp	r3, #0
 801e986:	d002      	beq.n	801e98e <find_volume+0x14e>
 801e988:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801e98a:	3b01      	subs	r3, #1
 801e98c:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 801e98e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801e990:	009b      	lsls	r3, r3, #2
 801e992:	3358      	adds	r3, #88	; 0x58
 801e994:	443b      	add	r3, r7
 801e996:	f853 3c44 	ldr.w	r3, [r3, #-68]
 801e99a:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 801e99c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801e99e:	2b00      	cmp	r3, #0
 801e9a0:	d005      	beq.n	801e9ae <find_volume+0x16e>
 801e9a2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801e9a4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801e9a6:	f7ff fef5 	bl	801e794 <check_fs>
 801e9aa:	4603      	mov	r3, r0
 801e9ac:	e000      	b.n	801e9b0 <find_volume+0x170>
 801e9ae:	2303      	movs	r3, #3
 801e9b0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 801e9b4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801e9b8:	2b01      	cmp	r3, #1
 801e9ba:	d905      	bls.n	801e9c8 <find_volume+0x188>
 801e9bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801e9be:	3301      	adds	r3, #1
 801e9c0:	643b      	str	r3, [r7, #64]	; 0x40
 801e9c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801e9c4:	2b03      	cmp	r3, #3
 801e9c6:	d9e2      	bls.n	801e98e <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 801e9c8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801e9cc:	2b04      	cmp	r3, #4
 801e9ce:	d101      	bne.n	801e9d4 <find_volume+0x194>
 801e9d0:	2301      	movs	r3, #1
 801e9d2:	e17e      	b.n	801ecd2 <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 801e9d4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801e9d8:	2b01      	cmp	r3, #1
 801e9da:	d901      	bls.n	801e9e0 <find_volume+0x1a0>
 801e9dc:	230d      	movs	r3, #13
 801e9de:	e178      	b.n	801ecd2 <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 801e9e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801e9e2:	3334      	adds	r3, #52	; 0x34
 801e9e4:	330b      	adds	r3, #11
 801e9e6:	4618      	mov	r0, r3
 801e9e8:	f7fe fcdc 	bl	801d3a4 <ld_word>
 801e9ec:	4603      	mov	r3, r0
 801e9ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801e9f2:	d001      	beq.n	801e9f8 <find_volume+0x1b8>
 801e9f4:	230d      	movs	r3, #13
 801e9f6:	e16c      	b.n	801ecd2 <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 801e9f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801e9fa:	3334      	adds	r3, #52	; 0x34
 801e9fc:	3316      	adds	r3, #22
 801e9fe:	4618      	mov	r0, r3
 801ea00:	f7fe fcd0 	bl	801d3a4 <ld_word>
 801ea04:	4603      	mov	r3, r0
 801ea06:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 801ea08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801ea0a:	2b00      	cmp	r3, #0
 801ea0c:	d106      	bne.n	801ea1c <find_volume+0x1dc>
 801ea0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ea10:	3334      	adds	r3, #52	; 0x34
 801ea12:	3324      	adds	r3, #36	; 0x24
 801ea14:	4618      	mov	r0, r3
 801ea16:	f7fe fcdd 	bl	801d3d4 <ld_dword>
 801ea1a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 801ea1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ea1e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801ea20:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 801ea22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ea24:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 801ea28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ea2a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 801ea2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ea2e:	789b      	ldrb	r3, [r3, #2]
 801ea30:	2b01      	cmp	r3, #1
 801ea32:	d005      	beq.n	801ea40 <find_volume+0x200>
 801ea34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ea36:	789b      	ldrb	r3, [r3, #2]
 801ea38:	2b02      	cmp	r3, #2
 801ea3a:	d001      	beq.n	801ea40 <find_volume+0x200>
 801ea3c:	230d      	movs	r3, #13
 801ea3e:	e148      	b.n	801ecd2 <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 801ea40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ea42:	789b      	ldrb	r3, [r3, #2]
 801ea44:	461a      	mov	r2, r3
 801ea46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801ea48:	fb02 f303 	mul.w	r3, r2, r3
 801ea4c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 801ea4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ea50:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 801ea54:	b29a      	uxth	r2, r3
 801ea56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ea58:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 801ea5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ea5c:	895b      	ldrh	r3, [r3, #10]
 801ea5e:	2b00      	cmp	r3, #0
 801ea60:	d008      	beq.n	801ea74 <find_volume+0x234>
 801ea62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ea64:	895b      	ldrh	r3, [r3, #10]
 801ea66:	461a      	mov	r2, r3
 801ea68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ea6a:	895b      	ldrh	r3, [r3, #10]
 801ea6c:	3b01      	subs	r3, #1
 801ea6e:	4013      	ands	r3, r2
 801ea70:	2b00      	cmp	r3, #0
 801ea72:	d001      	beq.n	801ea78 <find_volume+0x238>
 801ea74:	230d      	movs	r3, #13
 801ea76:	e12c      	b.n	801ecd2 <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 801ea78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ea7a:	3334      	adds	r3, #52	; 0x34
 801ea7c:	3311      	adds	r3, #17
 801ea7e:	4618      	mov	r0, r3
 801ea80:	f7fe fc90 	bl	801d3a4 <ld_word>
 801ea84:	4603      	mov	r3, r0
 801ea86:	461a      	mov	r2, r3
 801ea88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ea8a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 801ea8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ea8e:	891b      	ldrh	r3, [r3, #8]
 801ea90:	f003 030f 	and.w	r3, r3, #15
 801ea94:	b29b      	uxth	r3, r3
 801ea96:	2b00      	cmp	r3, #0
 801ea98:	d001      	beq.n	801ea9e <find_volume+0x25e>
 801ea9a:	230d      	movs	r3, #13
 801ea9c:	e119      	b.n	801ecd2 <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 801ea9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801eaa0:	3334      	adds	r3, #52	; 0x34
 801eaa2:	3313      	adds	r3, #19
 801eaa4:	4618      	mov	r0, r3
 801eaa6:	f7fe fc7d 	bl	801d3a4 <ld_word>
 801eaaa:	4603      	mov	r3, r0
 801eaac:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 801eaae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801eab0:	2b00      	cmp	r3, #0
 801eab2:	d106      	bne.n	801eac2 <find_volume+0x282>
 801eab4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801eab6:	3334      	adds	r3, #52	; 0x34
 801eab8:	3320      	adds	r3, #32
 801eaba:	4618      	mov	r0, r3
 801eabc:	f7fe fc8a 	bl	801d3d4 <ld_dword>
 801eac0:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 801eac2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801eac4:	3334      	adds	r3, #52	; 0x34
 801eac6:	330e      	adds	r3, #14
 801eac8:	4618      	mov	r0, r3
 801eaca:	f7fe fc6b 	bl	801d3a4 <ld_word>
 801eace:	4603      	mov	r3, r0
 801ead0:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 801ead2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801ead4:	2b00      	cmp	r3, #0
 801ead6:	d101      	bne.n	801eadc <find_volume+0x29c>
 801ead8:	230d      	movs	r3, #13
 801eada:	e0fa      	b.n	801ecd2 <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 801eadc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801eade:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801eae0:	4413      	add	r3, r2
 801eae2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801eae4:	8912      	ldrh	r2, [r2, #8]
 801eae6:	0912      	lsrs	r2, r2, #4
 801eae8:	b292      	uxth	r2, r2
 801eaea:	4413      	add	r3, r2
 801eaec:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 801eaee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801eaf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801eaf2:	429a      	cmp	r2, r3
 801eaf4:	d204      	bcs.n	801eb00 <find_volume+0x2c0>
 801eaf6:	230d      	movs	r3, #13
 801eaf8:	e0eb      	b.n	801ecd2 <find_volume+0x492>
 801eafa:	bf00      	nop
 801eafc:	2400af3c 	.word	0x2400af3c
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 801eb00:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801eb02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801eb04:	1ad3      	subs	r3, r2, r3
 801eb06:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801eb08:	8952      	ldrh	r2, [r2, #10]
 801eb0a:	fbb3 f3f2 	udiv	r3, r3, r2
 801eb0e:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 801eb10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801eb12:	2b00      	cmp	r3, #0
 801eb14:	d101      	bne.n	801eb1a <find_volume+0x2da>
 801eb16:	230d      	movs	r3, #13
 801eb18:	e0db      	b.n	801ecd2 <find_volume+0x492>
		fmt = FS_FAT32;
 801eb1a:	2303      	movs	r3, #3
 801eb1c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 801eb20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801eb22:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 801eb26:	4293      	cmp	r3, r2
 801eb28:	d802      	bhi.n	801eb30 <find_volume+0x2f0>
 801eb2a:	2302      	movs	r3, #2
 801eb2c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 801eb30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801eb32:	f640 72f5 	movw	r2, #4085	; 0xff5
 801eb36:	4293      	cmp	r3, r2
 801eb38:	d802      	bhi.n	801eb40 <find_volume+0x300>
 801eb3a:	2301      	movs	r3, #1
 801eb3c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 801eb40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801eb42:	1c9a      	adds	r2, r3, #2
 801eb44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801eb46:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 801eb48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801eb4a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801eb4c:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 801eb4e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801eb50:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801eb52:	441a      	add	r2, r3
 801eb54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801eb56:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 801eb58:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801eb5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801eb5c:	441a      	add	r2, r3
 801eb5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801eb60:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 801eb62:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801eb66:	2b03      	cmp	r3, #3
 801eb68:	d11e      	bne.n	801eba8 <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 801eb6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801eb6c:	3334      	adds	r3, #52	; 0x34
 801eb6e:	332a      	adds	r3, #42	; 0x2a
 801eb70:	4618      	mov	r0, r3
 801eb72:	f7fe fc17 	bl	801d3a4 <ld_word>
 801eb76:	4603      	mov	r3, r0
 801eb78:	2b00      	cmp	r3, #0
 801eb7a:	d001      	beq.n	801eb80 <find_volume+0x340>
 801eb7c:	230d      	movs	r3, #13
 801eb7e:	e0a8      	b.n	801ecd2 <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 801eb80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801eb82:	891b      	ldrh	r3, [r3, #8]
 801eb84:	2b00      	cmp	r3, #0
 801eb86:	d001      	beq.n	801eb8c <find_volume+0x34c>
 801eb88:	230d      	movs	r3, #13
 801eb8a:	e0a2      	b.n	801ecd2 <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 801eb8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801eb8e:	3334      	adds	r3, #52	; 0x34
 801eb90:	332c      	adds	r3, #44	; 0x2c
 801eb92:	4618      	mov	r0, r3
 801eb94:	f7fe fc1e 	bl	801d3d4 <ld_dword>
 801eb98:	4602      	mov	r2, r0
 801eb9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801eb9c:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 801eb9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801eba0:	699b      	ldr	r3, [r3, #24]
 801eba2:	009b      	lsls	r3, r3, #2
 801eba4:	647b      	str	r3, [r7, #68]	; 0x44
 801eba6:	e01f      	b.n	801ebe8 <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 801eba8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ebaa:	891b      	ldrh	r3, [r3, #8]
 801ebac:	2b00      	cmp	r3, #0
 801ebae:	d101      	bne.n	801ebb4 <find_volume+0x374>
 801ebb0:	230d      	movs	r3, #13
 801ebb2:	e08e      	b.n	801ecd2 <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 801ebb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ebb6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801ebb8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801ebba:	441a      	add	r2, r3
 801ebbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ebbe:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 801ebc0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801ebc4:	2b02      	cmp	r3, #2
 801ebc6:	d103      	bne.n	801ebd0 <find_volume+0x390>
 801ebc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ebca:	699b      	ldr	r3, [r3, #24]
 801ebcc:	005b      	lsls	r3, r3, #1
 801ebce:	e00a      	b.n	801ebe6 <find_volume+0x3a6>
 801ebd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ebd2:	699a      	ldr	r2, [r3, #24]
 801ebd4:	4613      	mov	r3, r2
 801ebd6:	005b      	lsls	r3, r3, #1
 801ebd8:	4413      	add	r3, r2
 801ebda:	085a      	lsrs	r2, r3, #1
 801ebdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ebde:	699b      	ldr	r3, [r3, #24]
 801ebe0:	f003 0301 	and.w	r3, r3, #1
 801ebe4:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 801ebe6:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 801ebe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ebea:	69da      	ldr	r2, [r3, #28]
 801ebec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801ebee:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 801ebf2:	0a5b      	lsrs	r3, r3, #9
 801ebf4:	429a      	cmp	r2, r3
 801ebf6:	d201      	bcs.n	801ebfc <find_volume+0x3bc>
 801ebf8:	230d      	movs	r3, #13
 801ebfa:	e06a      	b.n	801ecd2 <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 801ebfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ebfe:	f04f 32ff 	mov.w	r2, #4294967295
 801ec02:	615a      	str	r2, [r3, #20]
 801ec04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ec06:	695a      	ldr	r2, [r3, #20]
 801ec08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ec0a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 801ec0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ec0e:	2280      	movs	r2, #128	; 0x80
 801ec10:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 801ec12:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801ec16:	2b03      	cmp	r3, #3
 801ec18:	d149      	bne.n	801ecae <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 801ec1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ec1c:	3334      	adds	r3, #52	; 0x34
 801ec1e:	3330      	adds	r3, #48	; 0x30
 801ec20:	4618      	mov	r0, r3
 801ec22:	f7fe fbbf 	bl	801d3a4 <ld_word>
 801ec26:	4603      	mov	r3, r0
 801ec28:	2b01      	cmp	r3, #1
 801ec2a:	d140      	bne.n	801ecae <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 801ec2c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801ec2e:	3301      	adds	r3, #1
 801ec30:	4619      	mov	r1, r3
 801ec32:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801ec34:	f7fe fe98 	bl	801d968 <move_window>
 801ec38:	4603      	mov	r3, r0
 801ec3a:	2b00      	cmp	r3, #0
 801ec3c:	d137      	bne.n	801ecae <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 801ec3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ec40:	2200      	movs	r2, #0
 801ec42:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 801ec44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ec46:	3334      	adds	r3, #52	; 0x34
 801ec48:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801ec4c:	4618      	mov	r0, r3
 801ec4e:	f7fe fba9 	bl	801d3a4 <ld_word>
 801ec52:	4603      	mov	r3, r0
 801ec54:	461a      	mov	r2, r3
 801ec56:	f64a 2355 	movw	r3, #43605	; 0xaa55
 801ec5a:	429a      	cmp	r2, r3
 801ec5c:	d127      	bne.n	801ecae <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 801ec5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ec60:	3334      	adds	r3, #52	; 0x34
 801ec62:	4618      	mov	r0, r3
 801ec64:	f7fe fbb6 	bl	801d3d4 <ld_dword>
 801ec68:	4603      	mov	r3, r0
 801ec6a:	4a1c      	ldr	r2, [pc, #112]	; (801ecdc <find_volume+0x49c>)
 801ec6c:	4293      	cmp	r3, r2
 801ec6e:	d11e      	bne.n	801ecae <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 801ec70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ec72:	3334      	adds	r3, #52	; 0x34
 801ec74:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 801ec78:	4618      	mov	r0, r3
 801ec7a:	f7fe fbab 	bl	801d3d4 <ld_dword>
 801ec7e:	4603      	mov	r3, r0
 801ec80:	4a17      	ldr	r2, [pc, #92]	; (801ece0 <find_volume+0x4a0>)
 801ec82:	4293      	cmp	r3, r2
 801ec84:	d113      	bne.n	801ecae <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 801ec86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ec88:	3334      	adds	r3, #52	; 0x34
 801ec8a:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 801ec8e:	4618      	mov	r0, r3
 801ec90:	f7fe fba0 	bl	801d3d4 <ld_dword>
 801ec94:	4602      	mov	r2, r0
 801ec96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ec98:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 801ec9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ec9c:	3334      	adds	r3, #52	; 0x34
 801ec9e:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 801eca2:	4618      	mov	r0, r3
 801eca4:	f7fe fb96 	bl	801d3d4 <ld_dword>
 801eca8:	4602      	mov	r2, r0
 801ecaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ecac:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 801ecae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ecb0:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 801ecb4:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 801ecb6:	4b0b      	ldr	r3, [pc, #44]	; (801ece4 <find_volume+0x4a4>)
 801ecb8:	881b      	ldrh	r3, [r3, #0]
 801ecba:	3301      	adds	r3, #1
 801ecbc:	b29a      	uxth	r2, r3
 801ecbe:	4b09      	ldr	r3, [pc, #36]	; (801ece4 <find_volume+0x4a4>)
 801ecc0:	801a      	strh	r2, [r3, #0]
 801ecc2:	4b08      	ldr	r3, [pc, #32]	; (801ece4 <find_volume+0x4a4>)
 801ecc4:	881a      	ldrh	r2, [r3, #0]
 801ecc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ecc8:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 801ecca:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801eccc:	f7fe fde4 	bl	801d898 <clear_lock>
#endif
	return FR_OK;
 801ecd0:	2300      	movs	r3, #0
}
 801ecd2:	4618      	mov	r0, r3
 801ecd4:	3758      	adds	r7, #88	; 0x58
 801ecd6:	46bd      	mov	sp, r7
 801ecd8:	bd80      	pop	{r7, pc}
 801ecda:	bf00      	nop
 801ecdc:	41615252 	.word	0x41615252
 801ece0:	61417272 	.word	0x61417272
 801ece4:	2400af40 	.word	0x2400af40

0801ece8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 801ece8:	b580      	push	{r7, lr}
 801ecea:	b084      	sub	sp, #16
 801ecec:	af00      	add	r7, sp, #0
 801ecee:	6078      	str	r0, [r7, #4]
 801ecf0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 801ecf2:	2309      	movs	r3, #9
 801ecf4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 801ecf6:	687b      	ldr	r3, [r7, #4]
 801ecf8:	2b00      	cmp	r3, #0
 801ecfa:	d02e      	beq.n	801ed5a <validate+0x72>
 801ecfc:	687b      	ldr	r3, [r7, #4]
 801ecfe:	681b      	ldr	r3, [r3, #0]
 801ed00:	2b00      	cmp	r3, #0
 801ed02:	d02a      	beq.n	801ed5a <validate+0x72>
 801ed04:	687b      	ldr	r3, [r7, #4]
 801ed06:	681b      	ldr	r3, [r3, #0]
 801ed08:	781b      	ldrb	r3, [r3, #0]
 801ed0a:	2b00      	cmp	r3, #0
 801ed0c:	d025      	beq.n	801ed5a <validate+0x72>
 801ed0e:	687b      	ldr	r3, [r7, #4]
 801ed10:	889a      	ldrh	r2, [r3, #4]
 801ed12:	687b      	ldr	r3, [r7, #4]
 801ed14:	681b      	ldr	r3, [r3, #0]
 801ed16:	88db      	ldrh	r3, [r3, #6]
 801ed18:	429a      	cmp	r2, r3
 801ed1a:	d11e      	bne.n	801ed5a <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 801ed1c:	687b      	ldr	r3, [r7, #4]
 801ed1e:	681b      	ldr	r3, [r3, #0]
 801ed20:	4618      	mov	r0, r3
 801ed22:	f7fe fc3f 	bl	801d5a4 <lock_fs>
 801ed26:	4603      	mov	r3, r0
 801ed28:	2b00      	cmp	r3, #0
 801ed2a:	d014      	beq.n	801ed56 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 801ed2c:	687b      	ldr	r3, [r7, #4]
 801ed2e:	681b      	ldr	r3, [r3, #0]
 801ed30:	785b      	ldrb	r3, [r3, #1]
 801ed32:	4618      	mov	r0, r3
 801ed34:	f7fe fa98 	bl	801d268 <disk_status>
 801ed38:	4603      	mov	r3, r0
 801ed3a:	f003 0301 	and.w	r3, r3, #1
 801ed3e:	2b00      	cmp	r3, #0
 801ed40:	d102      	bne.n	801ed48 <validate+0x60>
				res = FR_OK;
 801ed42:	2300      	movs	r3, #0
 801ed44:	73fb      	strb	r3, [r7, #15]
 801ed46:	e008      	b.n	801ed5a <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 801ed48:	687b      	ldr	r3, [r7, #4]
 801ed4a:	681b      	ldr	r3, [r3, #0]
 801ed4c:	2100      	movs	r1, #0
 801ed4e:	4618      	mov	r0, r3
 801ed50:	f7fe fc3e 	bl	801d5d0 <unlock_fs>
 801ed54:	e001      	b.n	801ed5a <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 801ed56:	230f      	movs	r3, #15
 801ed58:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 801ed5a:	7bfb      	ldrb	r3, [r7, #15]
 801ed5c:	2b00      	cmp	r3, #0
 801ed5e:	d102      	bne.n	801ed66 <validate+0x7e>
 801ed60:	687b      	ldr	r3, [r7, #4]
 801ed62:	681b      	ldr	r3, [r3, #0]
 801ed64:	e000      	b.n	801ed68 <validate+0x80>
 801ed66:	2300      	movs	r3, #0
 801ed68:	683a      	ldr	r2, [r7, #0]
 801ed6a:	6013      	str	r3, [r2, #0]
	return res;
 801ed6c:	7bfb      	ldrb	r3, [r7, #15]
}
 801ed6e:	4618      	mov	r0, r3
 801ed70:	3710      	adds	r7, #16
 801ed72:	46bd      	mov	sp, r7
 801ed74:	bd80      	pop	{r7, pc}
	...

0801ed78 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 801ed78:	b580      	push	{r7, lr}
 801ed7a:	b088      	sub	sp, #32
 801ed7c:	af00      	add	r7, sp, #0
 801ed7e:	60f8      	str	r0, [r7, #12]
 801ed80:	60b9      	str	r1, [r7, #8]
 801ed82:	4613      	mov	r3, r2
 801ed84:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 801ed86:	68bb      	ldr	r3, [r7, #8]
 801ed88:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 801ed8a:	f107 0310 	add.w	r3, r7, #16
 801ed8e:	4618      	mov	r0, r3
 801ed90:	f7ff fcbb 	bl	801e70a <get_ldnumber>
 801ed94:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 801ed96:	69fb      	ldr	r3, [r7, #28]
 801ed98:	2b00      	cmp	r3, #0
 801ed9a:	da01      	bge.n	801eda0 <f_mount+0x28>
 801ed9c:	230b      	movs	r3, #11
 801ed9e:	e048      	b.n	801ee32 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 801eda0:	4a26      	ldr	r2, [pc, #152]	; (801ee3c <f_mount+0xc4>)
 801eda2:	69fb      	ldr	r3, [r7, #28]
 801eda4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801eda8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 801edaa:	69bb      	ldr	r3, [r7, #24]
 801edac:	2b00      	cmp	r3, #0
 801edae:	d00f      	beq.n	801edd0 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 801edb0:	69b8      	ldr	r0, [r7, #24]
 801edb2:	f7fe fd71 	bl	801d898 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 801edb6:	69bb      	ldr	r3, [r7, #24]
 801edb8:	68db      	ldr	r3, [r3, #12]
 801edba:	4618      	mov	r0, r3
 801edbc:	f000 fd94 	bl	801f8e8 <ff_del_syncobj>
 801edc0:	4603      	mov	r3, r0
 801edc2:	2b00      	cmp	r3, #0
 801edc4:	d101      	bne.n	801edca <f_mount+0x52>
 801edc6:	2302      	movs	r3, #2
 801edc8:	e033      	b.n	801ee32 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 801edca:	69bb      	ldr	r3, [r7, #24]
 801edcc:	2200      	movs	r2, #0
 801edce:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 801edd0:	68fb      	ldr	r3, [r7, #12]
 801edd2:	2b00      	cmp	r3, #0
 801edd4:	d00f      	beq.n	801edf6 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 801edd6:	68fb      	ldr	r3, [r7, #12]
 801edd8:	2200      	movs	r2, #0
 801edda:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 801eddc:	69fb      	ldr	r3, [r7, #28]
 801edde:	b2da      	uxtb	r2, r3
 801ede0:	68fb      	ldr	r3, [r7, #12]
 801ede2:	330c      	adds	r3, #12
 801ede4:	4619      	mov	r1, r3
 801ede6:	4610      	mov	r0, r2
 801ede8:	f000 fd63 	bl	801f8b2 <ff_cre_syncobj>
 801edec:	4603      	mov	r3, r0
 801edee:	2b00      	cmp	r3, #0
 801edf0:	d101      	bne.n	801edf6 <f_mount+0x7e>
 801edf2:	2302      	movs	r3, #2
 801edf4:	e01d      	b.n	801ee32 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 801edf6:	68fa      	ldr	r2, [r7, #12]
 801edf8:	4910      	ldr	r1, [pc, #64]	; (801ee3c <f_mount+0xc4>)
 801edfa:	69fb      	ldr	r3, [r7, #28]
 801edfc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 801ee00:	68fb      	ldr	r3, [r7, #12]
 801ee02:	2b00      	cmp	r3, #0
 801ee04:	d002      	beq.n	801ee0c <f_mount+0x94>
 801ee06:	79fb      	ldrb	r3, [r7, #7]
 801ee08:	2b01      	cmp	r3, #1
 801ee0a:	d001      	beq.n	801ee10 <f_mount+0x98>
 801ee0c:	2300      	movs	r3, #0
 801ee0e:	e010      	b.n	801ee32 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 801ee10:	f107 010c 	add.w	r1, r7, #12
 801ee14:	f107 0308 	add.w	r3, r7, #8
 801ee18:	2200      	movs	r2, #0
 801ee1a:	4618      	mov	r0, r3
 801ee1c:	f7ff fd10 	bl	801e840 <find_volume>
 801ee20:	4603      	mov	r3, r0
 801ee22:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 801ee24:	68fb      	ldr	r3, [r7, #12]
 801ee26:	7dfa      	ldrb	r2, [r7, #23]
 801ee28:	4611      	mov	r1, r2
 801ee2a:	4618      	mov	r0, r3
 801ee2c:	f7fe fbd0 	bl	801d5d0 <unlock_fs>
 801ee30:	7dfb      	ldrb	r3, [r7, #23]
}
 801ee32:	4618      	mov	r0, r3
 801ee34:	3720      	adds	r7, #32
 801ee36:	46bd      	mov	sp, r7
 801ee38:	bd80      	pop	{r7, pc}
 801ee3a:	bf00      	nop
 801ee3c:	2400af3c 	.word	0x2400af3c

0801ee40 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 801ee40:	b580      	push	{r7, lr}
 801ee42:	b098      	sub	sp, #96	; 0x60
 801ee44:	af00      	add	r7, sp, #0
 801ee46:	60f8      	str	r0, [r7, #12]
 801ee48:	60b9      	str	r1, [r7, #8]
 801ee4a:	4613      	mov	r3, r2
 801ee4c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 801ee4e:	68fb      	ldr	r3, [r7, #12]
 801ee50:	2b00      	cmp	r3, #0
 801ee52:	d101      	bne.n	801ee58 <f_open+0x18>
 801ee54:	2309      	movs	r3, #9
 801ee56:	e1b4      	b.n	801f1c2 <f_open+0x382>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 801ee58:	79fb      	ldrb	r3, [r7, #7]
 801ee5a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801ee5e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 801ee60:	79fa      	ldrb	r2, [r7, #7]
 801ee62:	f107 0110 	add.w	r1, r7, #16
 801ee66:	f107 0308 	add.w	r3, r7, #8
 801ee6a:	4618      	mov	r0, r3
 801ee6c:	f7ff fce8 	bl	801e840 <find_volume>
 801ee70:	4603      	mov	r3, r0
 801ee72:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 801ee76:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801ee7a:	2b00      	cmp	r3, #0
 801ee7c:	f040 8191 	bne.w	801f1a2 <f_open+0x362>
		dj.obj.fs = fs;
 801ee80:	693b      	ldr	r3, [r7, #16]
 801ee82:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 801ee84:	68ba      	ldr	r2, [r7, #8]
 801ee86:	f107 0314 	add.w	r3, r7, #20
 801ee8a:	4611      	mov	r1, r2
 801ee8c:	4618      	mov	r0, r3
 801ee8e:	f7ff fbcb 	bl	801e628 <follow_path>
 801ee92:	4603      	mov	r3, r0
 801ee94:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 801ee98:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801ee9c:	2b00      	cmp	r3, #0
 801ee9e:	d11a      	bne.n	801eed6 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 801eea0:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 801eea4:	b25b      	sxtb	r3, r3
 801eea6:	2b00      	cmp	r3, #0
 801eea8:	da03      	bge.n	801eeb2 <f_open+0x72>
				res = FR_INVALID_NAME;
 801eeaa:	2306      	movs	r3, #6
 801eeac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 801eeb0:	e011      	b.n	801eed6 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 801eeb2:	79fb      	ldrb	r3, [r7, #7]
 801eeb4:	f023 0301 	bic.w	r3, r3, #1
 801eeb8:	2b00      	cmp	r3, #0
 801eeba:	bf14      	ite	ne
 801eebc:	2301      	movne	r3, #1
 801eebe:	2300      	moveq	r3, #0
 801eec0:	b2db      	uxtb	r3, r3
 801eec2:	461a      	mov	r2, r3
 801eec4:	f107 0314 	add.w	r3, r7, #20
 801eec8:	4611      	mov	r1, r2
 801eeca:	4618      	mov	r0, r3
 801eecc:	f7fe fb9c 	bl	801d608 <chk_lock>
 801eed0:	4603      	mov	r3, r0
 801eed2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 801eed6:	79fb      	ldrb	r3, [r7, #7]
 801eed8:	f003 031c 	and.w	r3, r3, #28
 801eedc:	2b00      	cmp	r3, #0
 801eede:	d07f      	beq.n	801efe0 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 801eee0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801eee4:	2b00      	cmp	r3, #0
 801eee6:	d017      	beq.n	801ef18 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 801eee8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801eeec:	2b04      	cmp	r3, #4
 801eeee:	d10e      	bne.n	801ef0e <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 801eef0:	f7fe fbe6 	bl	801d6c0 <enq_lock>
 801eef4:	4603      	mov	r3, r0
 801eef6:	2b00      	cmp	r3, #0
 801eef8:	d006      	beq.n	801ef08 <f_open+0xc8>
 801eefa:	f107 0314 	add.w	r3, r7, #20
 801eefe:	4618      	mov	r0, r3
 801ef00:	f7ff facb 	bl	801e49a <dir_register>
 801ef04:	4603      	mov	r3, r0
 801ef06:	e000      	b.n	801ef0a <f_open+0xca>
 801ef08:	2312      	movs	r3, #18
 801ef0a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 801ef0e:	79fb      	ldrb	r3, [r7, #7]
 801ef10:	f043 0308 	orr.w	r3, r3, #8
 801ef14:	71fb      	strb	r3, [r7, #7]
 801ef16:	e010      	b.n	801ef3a <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 801ef18:	7ebb      	ldrb	r3, [r7, #26]
 801ef1a:	f003 0311 	and.w	r3, r3, #17
 801ef1e:	2b00      	cmp	r3, #0
 801ef20:	d003      	beq.n	801ef2a <f_open+0xea>
					res = FR_DENIED;
 801ef22:	2307      	movs	r3, #7
 801ef24:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 801ef28:	e007      	b.n	801ef3a <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 801ef2a:	79fb      	ldrb	r3, [r7, #7]
 801ef2c:	f003 0304 	and.w	r3, r3, #4
 801ef30:	2b00      	cmp	r3, #0
 801ef32:	d002      	beq.n	801ef3a <f_open+0xfa>
 801ef34:	2308      	movs	r3, #8
 801ef36:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 801ef3a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801ef3e:	2b00      	cmp	r3, #0
 801ef40:	d168      	bne.n	801f014 <f_open+0x1d4>
 801ef42:	79fb      	ldrb	r3, [r7, #7]
 801ef44:	f003 0308 	and.w	r3, r3, #8
 801ef48:	2b00      	cmp	r3, #0
 801ef4a:	d063      	beq.n	801f014 <f_open+0x1d4>
				dw = GET_FATTIME();
 801ef4c:	f7fd fc4e 	bl	801c7ec <get_fattime>
 801ef50:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 801ef52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801ef54:	330e      	adds	r3, #14
 801ef56:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801ef58:	4618      	mov	r0, r3
 801ef5a:	f7fe fa79 	bl	801d450 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 801ef5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801ef60:	3316      	adds	r3, #22
 801ef62:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801ef64:	4618      	mov	r0, r3
 801ef66:	f7fe fa73 	bl	801d450 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 801ef6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801ef6c:	330b      	adds	r3, #11
 801ef6e:	2220      	movs	r2, #32
 801ef70:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 801ef72:	693b      	ldr	r3, [r7, #16]
 801ef74:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801ef76:	4611      	mov	r1, r2
 801ef78:	4618      	mov	r0, r3
 801ef7a:	f7ff f9fa 	bl	801e372 <ld_clust>
 801ef7e:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 801ef80:	693b      	ldr	r3, [r7, #16]
 801ef82:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801ef84:	2200      	movs	r2, #0
 801ef86:	4618      	mov	r0, r3
 801ef88:	f7ff fa12 	bl	801e3b0 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 801ef8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801ef8e:	331c      	adds	r3, #28
 801ef90:	2100      	movs	r1, #0
 801ef92:	4618      	mov	r0, r3
 801ef94:	f7fe fa5c 	bl	801d450 <st_dword>
					fs->wflag = 1;
 801ef98:	693b      	ldr	r3, [r7, #16]
 801ef9a:	2201      	movs	r2, #1
 801ef9c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 801ef9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801efa0:	2b00      	cmp	r3, #0
 801efa2:	d037      	beq.n	801f014 <f_open+0x1d4>
						dw = fs->winsect;
 801efa4:	693b      	ldr	r3, [r7, #16]
 801efa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801efa8:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 801efaa:	f107 0314 	add.w	r3, r7, #20
 801efae:	2200      	movs	r2, #0
 801efb0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 801efb2:	4618      	mov	r0, r3
 801efb4:	f7fe ff25 	bl	801de02 <remove_chain>
 801efb8:	4603      	mov	r3, r0
 801efba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 801efbe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801efc2:	2b00      	cmp	r3, #0
 801efc4:	d126      	bne.n	801f014 <f_open+0x1d4>
							res = move_window(fs, dw);
 801efc6:	693b      	ldr	r3, [r7, #16]
 801efc8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801efca:	4618      	mov	r0, r3
 801efcc:	f7fe fccc 	bl	801d968 <move_window>
 801efd0:	4603      	mov	r3, r0
 801efd2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 801efd6:	693b      	ldr	r3, [r7, #16]
 801efd8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801efda:	3a01      	subs	r2, #1
 801efdc:	611a      	str	r2, [r3, #16]
 801efde:	e019      	b.n	801f014 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 801efe0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801efe4:	2b00      	cmp	r3, #0
 801efe6:	d115      	bne.n	801f014 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 801efe8:	7ebb      	ldrb	r3, [r7, #26]
 801efea:	f003 0310 	and.w	r3, r3, #16
 801efee:	2b00      	cmp	r3, #0
 801eff0:	d003      	beq.n	801effa <f_open+0x1ba>
					res = FR_NO_FILE;
 801eff2:	2304      	movs	r3, #4
 801eff4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 801eff8:	e00c      	b.n	801f014 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 801effa:	79fb      	ldrb	r3, [r7, #7]
 801effc:	f003 0302 	and.w	r3, r3, #2
 801f000:	2b00      	cmp	r3, #0
 801f002:	d007      	beq.n	801f014 <f_open+0x1d4>
 801f004:	7ebb      	ldrb	r3, [r7, #26]
 801f006:	f003 0301 	and.w	r3, r3, #1
 801f00a:	2b00      	cmp	r3, #0
 801f00c:	d002      	beq.n	801f014 <f_open+0x1d4>
						res = FR_DENIED;
 801f00e:	2307      	movs	r3, #7
 801f010:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 801f014:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801f018:	2b00      	cmp	r3, #0
 801f01a:	d128      	bne.n	801f06e <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 801f01c:	79fb      	ldrb	r3, [r7, #7]
 801f01e:	f003 0308 	and.w	r3, r3, #8
 801f022:	2b00      	cmp	r3, #0
 801f024:	d003      	beq.n	801f02e <f_open+0x1ee>
				mode |= FA_MODIFIED;
 801f026:	79fb      	ldrb	r3, [r7, #7]
 801f028:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801f02c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 801f02e:	693b      	ldr	r3, [r7, #16]
 801f030:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801f032:	68fb      	ldr	r3, [r7, #12]
 801f034:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 801f036:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801f038:	68fb      	ldr	r3, [r7, #12]
 801f03a:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 801f03c:	79fb      	ldrb	r3, [r7, #7]
 801f03e:	f023 0301 	bic.w	r3, r3, #1
 801f042:	2b00      	cmp	r3, #0
 801f044:	bf14      	ite	ne
 801f046:	2301      	movne	r3, #1
 801f048:	2300      	moveq	r3, #0
 801f04a:	b2db      	uxtb	r3, r3
 801f04c:	461a      	mov	r2, r3
 801f04e:	f107 0314 	add.w	r3, r7, #20
 801f052:	4611      	mov	r1, r2
 801f054:	4618      	mov	r0, r3
 801f056:	f7fe fb55 	bl	801d704 <inc_lock>
 801f05a:	4602      	mov	r2, r0
 801f05c:	68fb      	ldr	r3, [r7, #12]
 801f05e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 801f060:	68fb      	ldr	r3, [r7, #12]
 801f062:	691b      	ldr	r3, [r3, #16]
 801f064:	2b00      	cmp	r3, #0
 801f066:	d102      	bne.n	801f06e <f_open+0x22e>
 801f068:	2302      	movs	r3, #2
 801f06a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 801f06e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801f072:	2b00      	cmp	r3, #0
 801f074:	f040 8095 	bne.w	801f1a2 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 801f078:	693b      	ldr	r3, [r7, #16]
 801f07a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801f07c:	4611      	mov	r1, r2
 801f07e:	4618      	mov	r0, r3
 801f080:	f7ff f977 	bl	801e372 <ld_clust>
 801f084:	4602      	mov	r2, r0
 801f086:	68fb      	ldr	r3, [r7, #12]
 801f088:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 801f08a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801f08c:	331c      	adds	r3, #28
 801f08e:	4618      	mov	r0, r3
 801f090:	f7fe f9a0 	bl	801d3d4 <ld_dword>
 801f094:	4602      	mov	r2, r0
 801f096:	68fb      	ldr	r3, [r7, #12]
 801f098:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 801f09a:	68fb      	ldr	r3, [r7, #12]
 801f09c:	2200      	movs	r2, #0
 801f09e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 801f0a0:	693a      	ldr	r2, [r7, #16]
 801f0a2:	68fb      	ldr	r3, [r7, #12]
 801f0a4:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 801f0a6:	693b      	ldr	r3, [r7, #16]
 801f0a8:	88da      	ldrh	r2, [r3, #6]
 801f0aa:	68fb      	ldr	r3, [r7, #12]
 801f0ac:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 801f0ae:	68fb      	ldr	r3, [r7, #12]
 801f0b0:	79fa      	ldrb	r2, [r7, #7]
 801f0b2:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 801f0b4:	68fb      	ldr	r3, [r7, #12]
 801f0b6:	2200      	movs	r2, #0
 801f0b8:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 801f0ba:	68fb      	ldr	r3, [r7, #12]
 801f0bc:	2200      	movs	r2, #0
 801f0be:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 801f0c0:	68fb      	ldr	r3, [r7, #12]
 801f0c2:	2200      	movs	r2, #0
 801f0c4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 801f0c6:	68fb      	ldr	r3, [r7, #12]
 801f0c8:	3330      	adds	r3, #48	; 0x30
 801f0ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 801f0ce:	2100      	movs	r1, #0
 801f0d0:	4618      	mov	r0, r3
 801f0d2:	f7fe fa0a 	bl	801d4ea <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 801f0d6:	79fb      	ldrb	r3, [r7, #7]
 801f0d8:	f003 0320 	and.w	r3, r3, #32
 801f0dc:	2b00      	cmp	r3, #0
 801f0de:	d060      	beq.n	801f1a2 <f_open+0x362>
 801f0e0:	68fb      	ldr	r3, [r7, #12]
 801f0e2:	68db      	ldr	r3, [r3, #12]
 801f0e4:	2b00      	cmp	r3, #0
 801f0e6:	d05c      	beq.n	801f1a2 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 801f0e8:	68fb      	ldr	r3, [r7, #12]
 801f0ea:	68da      	ldr	r2, [r3, #12]
 801f0ec:	68fb      	ldr	r3, [r7, #12]
 801f0ee:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 801f0f0:	693b      	ldr	r3, [r7, #16]
 801f0f2:	895b      	ldrh	r3, [r3, #10]
 801f0f4:	025b      	lsls	r3, r3, #9
 801f0f6:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 801f0f8:	68fb      	ldr	r3, [r7, #12]
 801f0fa:	689b      	ldr	r3, [r3, #8]
 801f0fc:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801f0fe:	68fb      	ldr	r3, [r7, #12]
 801f100:	68db      	ldr	r3, [r3, #12]
 801f102:	657b      	str	r3, [r7, #84]	; 0x54
 801f104:	e016      	b.n	801f134 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 801f106:	68fb      	ldr	r3, [r7, #12]
 801f108:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801f10a:	4618      	mov	r0, r3
 801f10c:	f7fe fce7 	bl	801dade <get_fat>
 801f110:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 801f112:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801f114:	2b01      	cmp	r3, #1
 801f116:	d802      	bhi.n	801f11e <f_open+0x2de>
 801f118:	2302      	movs	r3, #2
 801f11a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 801f11e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801f120:	f1b3 3fff 	cmp.w	r3, #4294967295
 801f124:	d102      	bne.n	801f12c <f_open+0x2ec>
 801f126:	2301      	movs	r3, #1
 801f128:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801f12c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801f12e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801f130:	1ad3      	subs	r3, r2, r3
 801f132:	657b      	str	r3, [r7, #84]	; 0x54
 801f134:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801f138:	2b00      	cmp	r3, #0
 801f13a:	d103      	bne.n	801f144 <f_open+0x304>
 801f13c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801f13e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801f140:	429a      	cmp	r2, r3
 801f142:	d8e0      	bhi.n	801f106 <f_open+0x2c6>
				}
				fp->clust = clst;
 801f144:	68fb      	ldr	r3, [r7, #12]
 801f146:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801f148:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 801f14a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801f14e:	2b00      	cmp	r3, #0
 801f150:	d127      	bne.n	801f1a2 <f_open+0x362>
 801f152:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801f154:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801f158:	2b00      	cmp	r3, #0
 801f15a:	d022      	beq.n	801f1a2 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 801f15c:	693b      	ldr	r3, [r7, #16]
 801f15e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801f160:	4618      	mov	r0, r3
 801f162:	f7fe fc9d 	bl	801daa0 <clust2sect>
 801f166:	6478      	str	r0, [r7, #68]	; 0x44
 801f168:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801f16a:	2b00      	cmp	r3, #0
 801f16c:	d103      	bne.n	801f176 <f_open+0x336>
						res = FR_INT_ERR;
 801f16e:	2302      	movs	r3, #2
 801f170:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 801f174:	e015      	b.n	801f1a2 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 801f176:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801f178:	0a5a      	lsrs	r2, r3, #9
 801f17a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801f17c:	441a      	add	r2, r3
 801f17e:	68fb      	ldr	r3, [r7, #12]
 801f180:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 801f182:	693b      	ldr	r3, [r7, #16]
 801f184:	7858      	ldrb	r0, [r3, #1]
 801f186:	68fb      	ldr	r3, [r7, #12]
 801f188:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801f18c:	68fb      	ldr	r3, [r7, #12]
 801f18e:	6a1a      	ldr	r2, [r3, #32]
 801f190:	2301      	movs	r3, #1
 801f192:	f7fe f8a9 	bl	801d2e8 <disk_read>
 801f196:	4603      	mov	r3, r0
 801f198:	2b00      	cmp	r3, #0
 801f19a:	d002      	beq.n	801f1a2 <f_open+0x362>
 801f19c:	2301      	movs	r3, #1
 801f19e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 801f1a2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801f1a6:	2b00      	cmp	r3, #0
 801f1a8:	d002      	beq.n	801f1b0 <f_open+0x370>
 801f1aa:	68fb      	ldr	r3, [r7, #12]
 801f1ac:	2200      	movs	r2, #0
 801f1ae:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 801f1b0:	693b      	ldr	r3, [r7, #16]
 801f1b2:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 801f1b6:	4611      	mov	r1, r2
 801f1b8:	4618      	mov	r0, r3
 801f1ba:	f7fe fa09 	bl	801d5d0 <unlock_fs>
 801f1be:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 801f1c2:	4618      	mov	r0, r3
 801f1c4:	3760      	adds	r7, #96	; 0x60
 801f1c6:	46bd      	mov	sp, r7
 801f1c8:	bd80      	pop	{r7, pc}

0801f1ca <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 801f1ca:	b580      	push	{r7, lr}
 801f1cc:	b08c      	sub	sp, #48	; 0x30
 801f1ce:	af00      	add	r7, sp, #0
 801f1d0:	60f8      	str	r0, [r7, #12]
 801f1d2:	60b9      	str	r1, [r7, #8]
 801f1d4:	607a      	str	r2, [r7, #4]
 801f1d6:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 801f1d8:	68bb      	ldr	r3, [r7, #8]
 801f1da:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 801f1dc:	683b      	ldr	r3, [r7, #0]
 801f1de:	2200      	movs	r2, #0
 801f1e0:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 801f1e2:	68fb      	ldr	r3, [r7, #12]
 801f1e4:	f107 0210 	add.w	r2, r7, #16
 801f1e8:	4611      	mov	r1, r2
 801f1ea:	4618      	mov	r0, r3
 801f1ec:	f7ff fd7c 	bl	801ece8 <validate>
 801f1f0:	4603      	mov	r3, r0
 801f1f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 801f1f6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801f1fa:	2b00      	cmp	r3, #0
 801f1fc:	d107      	bne.n	801f20e <f_write+0x44>
 801f1fe:	68fb      	ldr	r3, [r7, #12]
 801f200:	7d5b      	ldrb	r3, [r3, #21]
 801f202:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 801f206:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801f20a:	2b00      	cmp	r3, #0
 801f20c:	d009      	beq.n	801f222 <f_write+0x58>
 801f20e:	693b      	ldr	r3, [r7, #16]
 801f210:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 801f214:	4611      	mov	r1, r2
 801f216:	4618      	mov	r0, r3
 801f218:	f7fe f9da 	bl	801d5d0 <unlock_fs>
 801f21c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801f220:	e173      	b.n	801f50a <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 801f222:	68fb      	ldr	r3, [r7, #12]
 801f224:	7d1b      	ldrb	r3, [r3, #20]
 801f226:	f003 0302 	and.w	r3, r3, #2
 801f22a:	2b00      	cmp	r3, #0
 801f22c:	d106      	bne.n	801f23c <f_write+0x72>
 801f22e:	693b      	ldr	r3, [r7, #16]
 801f230:	2107      	movs	r1, #7
 801f232:	4618      	mov	r0, r3
 801f234:	f7fe f9cc 	bl	801d5d0 <unlock_fs>
 801f238:	2307      	movs	r3, #7
 801f23a:	e166      	b.n	801f50a <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 801f23c:	68fb      	ldr	r3, [r7, #12]
 801f23e:	699a      	ldr	r2, [r3, #24]
 801f240:	687b      	ldr	r3, [r7, #4]
 801f242:	441a      	add	r2, r3
 801f244:	68fb      	ldr	r3, [r7, #12]
 801f246:	699b      	ldr	r3, [r3, #24]
 801f248:	429a      	cmp	r2, r3
 801f24a:	f080 814b 	bcs.w	801f4e4 <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 801f24e:	68fb      	ldr	r3, [r7, #12]
 801f250:	699b      	ldr	r3, [r3, #24]
 801f252:	43db      	mvns	r3, r3
 801f254:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 801f256:	e145      	b.n	801f4e4 <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 801f258:	68fb      	ldr	r3, [r7, #12]
 801f25a:	699b      	ldr	r3, [r3, #24]
 801f25c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801f260:	2b00      	cmp	r3, #0
 801f262:	f040 8101 	bne.w	801f468 <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 801f266:	68fb      	ldr	r3, [r7, #12]
 801f268:	699b      	ldr	r3, [r3, #24]
 801f26a:	0a5b      	lsrs	r3, r3, #9
 801f26c:	693a      	ldr	r2, [r7, #16]
 801f26e:	8952      	ldrh	r2, [r2, #10]
 801f270:	3a01      	subs	r2, #1
 801f272:	4013      	ands	r3, r2
 801f274:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 801f276:	69bb      	ldr	r3, [r7, #24]
 801f278:	2b00      	cmp	r3, #0
 801f27a:	d14d      	bne.n	801f318 <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 801f27c:	68fb      	ldr	r3, [r7, #12]
 801f27e:	699b      	ldr	r3, [r3, #24]
 801f280:	2b00      	cmp	r3, #0
 801f282:	d10c      	bne.n	801f29e <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 801f284:	68fb      	ldr	r3, [r7, #12]
 801f286:	689b      	ldr	r3, [r3, #8]
 801f288:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 801f28a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f28c:	2b00      	cmp	r3, #0
 801f28e:	d11a      	bne.n	801f2c6 <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 801f290:	68fb      	ldr	r3, [r7, #12]
 801f292:	2100      	movs	r1, #0
 801f294:	4618      	mov	r0, r3
 801f296:	f7fe fe19 	bl	801decc <create_chain>
 801f29a:	62b8      	str	r0, [r7, #40]	; 0x28
 801f29c:	e013      	b.n	801f2c6 <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801f29e:	68fb      	ldr	r3, [r7, #12]
 801f2a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801f2a2:	2b00      	cmp	r3, #0
 801f2a4:	d007      	beq.n	801f2b6 <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 801f2a6:	68fb      	ldr	r3, [r7, #12]
 801f2a8:	699b      	ldr	r3, [r3, #24]
 801f2aa:	4619      	mov	r1, r3
 801f2ac:	68f8      	ldr	r0, [r7, #12]
 801f2ae:	f7fe fea5 	bl	801dffc <clmt_clust>
 801f2b2:	62b8      	str	r0, [r7, #40]	; 0x28
 801f2b4:	e007      	b.n	801f2c6 <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 801f2b6:	68fa      	ldr	r2, [r7, #12]
 801f2b8:	68fb      	ldr	r3, [r7, #12]
 801f2ba:	69db      	ldr	r3, [r3, #28]
 801f2bc:	4619      	mov	r1, r3
 801f2be:	4610      	mov	r0, r2
 801f2c0:	f7fe fe04 	bl	801decc <create_chain>
 801f2c4:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801f2c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f2c8:	2b00      	cmp	r3, #0
 801f2ca:	f000 8110 	beq.w	801f4ee <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 801f2ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f2d0:	2b01      	cmp	r3, #1
 801f2d2:	d109      	bne.n	801f2e8 <f_write+0x11e>
 801f2d4:	68fb      	ldr	r3, [r7, #12]
 801f2d6:	2202      	movs	r2, #2
 801f2d8:	755a      	strb	r2, [r3, #21]
 801f2da:	693b      	ldr	r3, [r7, #16]
 801f2dc:	2102      	movs	r1, #2
 801f2de:	4618      	mov	r0, r3
 801f2e0:	f7fe f976 	bl	801d5d0 <unlock_fs>
 801f2e4:	2302      	movs	r3, #2
 801f2e6:	e110      	b.n	801f50a <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801f2e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f2ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 801f2ee:	d109      	bne.n	801f304 <f_write+0x13a>
 801f2f0:	68fb      	ldr	r3, [r7, #12]
 801f2f2:	2201      	movs	r2, #1
 801f2f4:	755a      	strb	r2, [r3, #21]
 801f2f6:	693b      	ldr	r3, [r7, #16]
 801f2f8:	2101      	movs	r1, #1
 801f2fa:	4618      	mov	r0, r3
 801f2fc:	f7fe f968 	bl	801d5d0 <unlock_fs>
 801f300:	2301      	movs	r3, #1
 801f302:	e102      	b.n	801f50a <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 801f304:	68fb      	ldr	r3, [r7, #12]
 801f306:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801f308:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 801f30a:	68fb      	ldr	r3, [r7, #12]
 801f30c:	689b      	ldr	r3, [r3, #8]
 801f30e:	2b00      	cmp	r3, #0
 801f310:	d102      	bne.n	801f318 <f_write+0x14e>
 801f312:	68fb      	ldr	r3, [r7, #12]
 801f314:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801f316:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 801f318:	68fb      	ldr	r3, [r7, #12]
 801f31a:	7d1b      	ldrb	r3, [r3, #20]
 801f31c:	b25b      	sxtb	r3, r3
 801f31e:	2b00      	cmp	r3, #0
 801f320:	da1d      	bge.n	801f35e <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801f322:	693b      	ldr	r3, [r7, #16]
 801f324:	7858      	ldrb	r0, [r3, #1]
 801f326:	68fb      	ldr	r3, [r7, #12]
 801f328:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801f32c:	68fb      	ldr	r3, [r7, #12]
 801f32e:	6a1a      	ldr	r2, [r3, #32]
 801f330:	2301      	movs	r3, #1
 801f332:	f7fd fff9 	bl	801d328 <disk_write>
 801f336:	4603      	mov	r3, r0
 801f338:	2b00      	cmp	r3, #0
 801f33a:	d009      	beq.n	801f350 <f_write+0x186>
 801f33c:	68fb      	ldr	r3, [r7, #12]
 801f33e:	2201      	movs	r2, #1
 801f340:	755a      	strb	r2, [r3, #21]
 801f342:	693b      	ldr	r3, [r7, #16]
 801f344:	2101      	movs	r1, #1
 801f346:	4618      	mov	r0, r3
 801f348:	f7fe f942 	bl	801d5d0 <unlock_fs>
 801f34c:	2301      	movs	r3, #1
 801f34e:	e0dc      	b.n	801f50a <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 801f350:	68fb      	ldr	r3, [r7, #12]
 801f352:	7d1b      	ldrb	r3, [r3, #20]
 801f354:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801f358:	b2da      	uxtb	r2, r3
 801f35a:	68fb      	ldr	r3, [r7, #12]
 801f35c:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801f35e:	693a      	ldr	r2, [r7, #16]
 801f360:	68fb      	ldr	r3, [r7, #12]
 801f362:	69db      	ldr	r3, [r3, #28]
 801f364:	4619      	mov	r1, r3
 801f366:	4610      	mov	r0, r2
 801f368:	f7fe fb9a 	bl	801daa0 <clust2sect>
 801f36c:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801f36e:	697b      	ldr	r3, [r7, #20]
 801f370:	2b00      	cmp	r3, #0
 801f372:	d109      	bne.n	801f388 <f_write+0x1be>
 801f374:	68fb      	ldr	r3, [r7, #12]
 801f376:	2202      	movs	r2, #2
 801f378:	755a      	strb	r2, [r3, #21]
 801f37a:	693b      	ldr	r3, [r7, #16]
 801f37c:	2102      	movs	r1, #2
 801f37e:	4618      	mov	r0, r3
 801f380:	f7fe f926 	bl	801d5d0 <unlock_fs>
 801f384:	2302      	movs	r3, #2
 801f386:	e0c0      	b.n	801f50a <f_write+0x340>
			sect += csect;
 801f388:	697a      	ldr	r2, [r7, #20]
 801f38a:	69bb      	ldr	r3, [r7, #24]
 801f38c:	4413      	add	r3, r2
 801f38e:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 801f390:	687b      	ldr	r3, [r7, #4]
 801f392:	0a5b      	lsrs	r3, r3, #9
 801f394:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 801f396:	6a3b      	ldr	r3, [r7, #32]
 801f398:	2b00      	cmp	r3, #0
 801f39a:	d041      	beq.n	801f420 <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801f39c:	69ba      	ldr	r2, [r7, #24]
 801f39e:	6a3b      	ldr	r3, [r7, #32]
 801f3a0:	4413      	add	r3, r2
 801f3a2:	693a      	ldr	r2, [r7, #16]
 801f3a4:	8952      	ldrh	r2, [r2, #10]
 801f3a6:	4293      	cmp	r3, r2
 801f3a8:	d905      	bls.n	801f3b6 <f_write+0x1ec>
					cc = fs->csize - csect;
 801f3aa:	693b      	ldr	r3, [r7, #16]
 801f3ac:	895b      	ldrh	r3, [r3, #10]
 801f3ae:	461a      	mov	r2, r3
 801f3b0:	69bb      	ldr	r3, [r7, #24]
 801f3b2:	1ad3      	subs	r3, r2, r3
 801f3b4:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801f3b6:	693b      	ldr	r3, [r7, #16]
 801f3b8:	7858      	ldrb	r0, [r3, #1]
 801f3ba:	6a3b      	ldr	r3, [r7, #32]
 801f3bc:	697a      	ldr	r2, [r7, #20]
 801f3be:	69f9      	ldr	r1, [r7, #28]
 801f3c0:	f7fd ffb2 	bl	801d328 <disk_write>
 801f3c4:	4603      	mov	r3, r0
 801f3c6:	2b00      	cmp	r3, #0
 801f3c8:	d009      	beq.n	801f3de <f_write+0x214>
 801f3ca:	68fb      	ldr	r3, [r7, #12]
 801f3cc:	2201      	movs	r2, #1
 801f3ce:	755a      	strb	r2, [r3, #21]
 801f3d0:	693b      	ldr	r3, [r7, #16]
 801f3d2:	2101      	movs	r1, #1
 801f3d4:	4618      	mov	r0, r3
 801f3d6:	f7fe f8fb 	bl	801d5d0 <unlock_fs>
 801f3da:	2301      	movs	r3, #1
 801f3dc:	e095      	b.n	801f50a <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 801f3de:	68fb      	ldr	r3, [r7, #12]
 801f3e0:	6a1a      	ldr	r2, [r3, #32]
 801f3e2:	697b      	ldr	r3, [r7, #20]
 801f3e4:	1ad3      	subs	r3, r2, r3
 801f3e6:	6a3a      	ldr	r2, [r7, #32]
 801f3e8:	429a      	cmp	r2, r3
 801f3ea:	d915      	bls.n	801f418 <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 801f3ec:	68fb      	ldr	r3, [r7, #12]
 801f3ee:	f103 0030 	add.w	r0, r3, #48	; 0x30
 801f3f2:	68fb      	ldr	r3, [r7, #12]
 801f3f4:	6a1a      	ldr	r2, [r3, #32]
 801f3f6:	697b      	ldr	r3, [r7, #20]
 801f3f8:	1ad3      	subs	r3, r2, r3
 801f3fa:	025b      	lsls	r3, r3, #9
 801f3fc:	69fa      	ldr	r2, [r7, #28]
 801f3fe:	4413      	add	r3, r2
 801f400:	f44f 7200 	mov.w	r2, #512	; 0x200
 801f404:	4619      	mov	r1, r3
 801f406:	f7fe f84f 	bl	801d4a8 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 801f40a:	68fb      	ldr	r3, [r7, #12]
 801f40c:	7d1b      	ldrb	r3, [r3, #20]
 801f40e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801f412:	b2da      	uxtb	r2, r3
 801f414:	68fb      	ldr	r3, [r7, #12]
 801f416:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 801f418:	6a3b      	ldr	r3, [r7, #32]
 801f41a:	025b      	lsls	r3, r3, #9
 801f41c:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 801f41e:	e044      	b.n	801f4aa <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801f420:	68fb      	ldr	r3, [r7, #12]
 801f422:	6a1b      	ldr	r3, [r3, #32]
 801f424:	697a      	ldr	r2, [r7, #20]
 801f426:	429a      	cmp	r2, r3
 801f428:	d01b      	beq.n	801f462 <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 801f42a:	68fb      	ldr	r3, [r7, #12]
 801f42c:	699a      	ldr	r2, [r3, #24]
 801f42e:	68fb      	ldr	r3, [r7, #12]
 801f430:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801f432:	429a      	cmp	r2, r3
 801f434:	d215      	bcs.n	801f462 <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 801f436:	693b      	ldr	r3, [r7, #16]
 801f438:	7858      	ldrb	r0, [r3, #1]
 801f43a:	68fb      	ldr	r3, [r7, #12]
 801f43c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801f440:	2301      	movs	r3, #1
 801f442:	697a      	ldr	r2, [r7, #20]
 801f444:	f7fd ff50 	bl	801d2e8 <disk_read>
 801f448:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 801f44a:	2b00      	cmp	r3, #0
 801f44c:	d009      	beq.n	801f462 <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 801f44e:	68fb      	ldr	r3, [r7, #12]
 801f450:	2201      	movs	r2, #1
 801f452:	755a      	strb	r2, [r3, #21]
 801f454:	693b      	ldr	r3, [r7, #16]
 801f456:	2101      	movs	r1, #1
 801f458:	4618      	mov	r0, r3
 801f45a:	f7fe f8b9 	bl	801d5d0 <unlock_fs>
 801f45e:	2301      	movs	r3, #1
 801f460:	e053      	b.n	801f50a <f_write+0x340>
			}
#endif
			fp->sect = sect;
 801f462:	68fb      	ldr	r3, [r7, #12]
 801f464:	697a      	ldr	r2, [r7, #20]
 801f466:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 801f468:	68fb      	ldr	r3, [r7, #12]
 801f46a:	699b      	ldr	r3, [r3, #24]
 801f46c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801f470:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 801f474:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 801f476:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801f478:	687b      	ldr	r3, [r7, #4]
 801f47a:	429a      	cmp	r2, r3
 801f47c:	d901      	bls.n	801f482 <f_write+0x2b8>
 801f47e:	687b      	ldr	r3, [r7, #4]
 801f480:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 801f482:	68fb      	ldr	r3, [r7, #12]
 801f484:	f103 0230 	add.w	r2, r3, #48	; 0x30
 801f488:	68fb      	ldr	r3, [r7, #12]
 801f48a:	699b      	ldr	r3, [r3, #24]
 801f48c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801f490:	4413      	add	r3, r2
 801f492:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801f494:	69f9      	ldr	r1, [r7, #28]
 801f496:	4618      	mov	r0, r3
 801f498:	f7fe f806 	bl	801d4a8 <mem_cpy>
		fp->flag |= FA_DIRTY;
 801f49c:	68fb      	ldr	r3, [r7, #12]
 801f49e:	7d1b      	ldrb	r3, [r3, #20]
 801f4a0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 801f4a4:	b2da      	uxtb	r2, r3
 801f4a6:	68fb      	ldr	r3, [r7, #12]
 801f4a8:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 801f4aa:	69fa      	ldr	r2, [r7, #28]
 801f4ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f4ae:	4413      	add	r3, r2
 801f4b0:	61fb      	str	r3, [r7, #28]
 801f4b2:	68fb      	ldr	r3, [r7, #12]
 801f4b4:	699a      	ldr	r2, [r3, #24]
 801f4b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f4b8:	441a      	add	r2, r3
 801f4ba:	68fb      	ldr	r3, [r7, #12]
 801f4bc:	619a      	str	r2, [r3, #24]
 801f4be:	68fb      	ldr	r3, [r7, #12]
 801f4c0:	68da      	ldr	r2, [r3, #12]
 801f4c2:	68fb      	ldr	r3, [r7, #12]
 801f4c4:	699b      	ldr	r3, [r3, #24]
 801f4c6:	429a      	cmp	r2, r3
 801f4c8:	bf38      	it	cc
 801f4ca:	461a      	movcc	r2, r3
 801f4cc:	68fb      	ldr	r3, [r7, #12]
 801f4ce:	60da      	str	r2, [r3, #12]
 801f4d0:	683b      	ldr	r3, [r7, #0]
 801f4d2:	681a      	ldr	r2, [r3, #0]
 801f4d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f4d6:	441a      	add	r2, r3
 801f4d8:	683b      	ldr	r3, [r7, #0]
 801f4da:	601a      	str	r2, [r3, #0]
 801f4dc:	687a      	ldr	r2, [r7, #4]
 801f4de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f4e0:	1ad3      	subs	r3, r2, r3
 801f4e2:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 801f4e4:	687b      	ldr	r3, [r7, #4]
 801f4e6:	2b00      	cmp	r3, #0
 801f4e8:	f47f aeb6 	bne.w	801f258 <f_write+0x8e>
 801f4ec:	e000      	b.n	801f4f0 <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801f4ee:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 801f4f0:	68fb      	ldr	r3, [r7, #12]
 801f4f2:	7d1b      	ldrb	r3, [r3, #20]
 801f4f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801f4f8:	b2da      	uxtb	r2, r3
 801f4fa:	68fb      	ldr	r3, [r7, #12]
 801f4fc:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 801f4fe:	693b      	ldr	r3, [r7, #16]
 801f500:	2100      	movs	r1, #0
 801f502:	4618      	mov	r0, r3
 801f504:	f7fe f864 	bl	801d5d0 <unlock_fs>
 801f508:	2300      	movs	r3, #0
}
 801f50a:	4618      	mov	r0, r3
 801f50c:	3730      	adds	r7, #48	; 0x30
 801f50e:	46bd      	mov	sp, r7
 801f510:	bd80      	pop	{r7, pc}

0801f512 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 801f512:	b580      	push	{r7, lr}
 801f514:	b086      	sub	sp, #24
 801f516:	af00      	add	r7, sp, #0
 801f518:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 801f51a:	687b      	ldr	r3, [r7, #4]
 801f51c:	f107 0208 	add.w	r2, r7, #8
 801f520:	4611      	mov	r1, r2
 801f522:	4618      	mov	r0, r3
 801f524:	f7ff fbe0 	bl	801ece8 <validate>
 801f528:	4603      	mov	r3, r0
 801f52a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801f52c:	7dfb      	ldrb	r3, [r7, #23]
 801f52e:	2b00      	cmp	r3, #0
 801f530:	d16d      	bne.n	801f60e <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 801f532:	687b      	ldr	r3, [r7, #4]
 801f534:	7d1b      	ldrb	r3, [r3, #20]
 801f536:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801f53a:	2b00      	cmp	r3, #0
 801f53c:	d067      	beq.n	801f60e <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 801f53e:	687b      	ldr	r3, [r7, #4]
 801f540:	7d1b      	ldrb	r3, [r3, #20]
 801f542:	b25b      	sxtb	r3, r3
 801f544:	2b00      	cmp	r3, #0
 801f546:	da1a      	bge.n	801f57e <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 801f548:	68bb      	ldr	r3, [r7, #8]
 801f54a:	7858      	ldrb	r0, [r3, #1]
 801f54c:	687b      	ldr	r3, [r7, #4]
 801f54e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801f552:	687b      	ldr	r3, [r7, #4]
 801f554:	6a1a      	ldr	r2, [r3, #32]
 801f556:	2301      	movs	r3, #1
 801f558:	f7fd fee6 	bl	801d328 <disk_write>
 801f55c:	4603      	mov	r3, r0
 801f55e:	2b00      	cmp	r3, #0
 801f560:	d006      	beq.n	801f570 <f_sync+0x5e>
 801f562:	68bb      	ldr	r3, [r7, #8]
 801f564:	2101      	movs	r1, #1
 801f566:	4618      	mov	r0, r3
 801f568:	f7fe f832 	bl	801d5d0 <unlock_fs>
 801f56c:	2301      	movs	r3, #1
 801f56e:	e055      	b.n	801f61c <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 801f570:	687b      	ldr	r3, [r7, #4]
 801f572:	7d1b      	ldrb	r3, [r3, #20]
 801f574:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801f578:	b2da      	uxtb	r2, r3
 801f57a:	687b      	ldr	r3, [r7, #4]
 801f57c:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 801f57e:	f7fd f935 	bl	801c7ec <get_fattime>
 801f582:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 801f584:	68ba      	ldr	r2, [r7, #8]
 801f586:	687b      	ldr	r3, [r7, #4]
 801f588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801f58a:	4619      	mov	r1, r3
 801f58c:	4610      	mov	r0, r2
 801f58e:	f7fe f9eb 	bl	801d968 <move_window>
 801f592:	4603      	mov	r3, r0
 801f594:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 801f596:	7dfb      	ldrb	r3, [r7, #23]
 801f598:	2b00      	cmp	r3, #0
 801f59a:	d138      	bne.n	801f60e <f_sync+0xfc>
					dir = fp->dir_ptr;
 801f59c:	687b      	ldr	r3, [r7, #4]
 801f59e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801f5a0:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 801f5a2:	68fb      	ldr	r3, [r7, #12]
 801f5a4:	330b      	adds	r3, #11
 801f5a6:	781a      	ldrb	r2, [r3, #0]
 801f5a8:	68fb      	ldr	r3, [r7, #12]
 801f5aa:	330b      	adds	r3, #11
 801f5ac:	f042 0220 	orr.w	r2, r2, #32
 801f5b0:	b2d2      	uxtb	r2, r2
 801f5b2:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 801f5b4:	687b      	ldr	r3, [r7, #4]
 801f5b6:	6818      	ldr	r0, [r3, #0]
 801f5b8:	687b      	ldr	r3, [r7, #4]
 801f5ba:	689b      	ldr	r3, [r3, #8]
 801f5bc:	461a      	mov	r2, r3
 801f5be:	68f9      	ldr	r1, [r7, #12]
 801f5c0:	f7fe fef6 	bl	801e3b0 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 801f5c4:	68fb      	ldr	r3, [r7, #12]
 801f5c6:	f103 021c 	add.w	r2, r3, #28
 801f5ca:	687b      	ldr	r3, [r7, #4]
 801f5cc:	68db      	ldr	r3, [r3, #12]
 801f5ce:	4619      	mov	r1, r3
 801f5d0:	4610      	mov	r0, r2
 801f5d2:	f7fd ff3d 	bl	801d450 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 801f5d6:	68fb      	ldr	r3, [r7, #12]
 801f5d8:	3316      	adds	r3, #22
 801f5da:	6939      	ldr	r1, [r7, #16]
 801f5dc:	4618      	mov	r0, r3
 801f5de:	f7fd ff37 	bl	801d450 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 801f5e2:	68fb      	ldr	r3, [r7, #12]
 801f5e4:	3312      	adds	r3, #18
 801f5e6:	2100      	movs	r1, #0
 801f5e8:	4618      	mov	r0, r3
 801f5ea:	f7fd ff16 	bl	801d41a <st_word>
					fs->wflag = 1;
 801f5ee:	68bb      	ldr	r3, [r7, #8]
 801f5f0:	2201      	movs	r2, #1
 801f5f2:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 801f5f4:	68bb      	ldr	r3, [r7, #8]
 801f5f6:	4618      	mov	r0, r3
 801f5f8:	f7fe f9e4 	bl	801d9c4 <sync_fs>
 801f5fc:	4603      	mov	r3, r0
 801f5fe:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 801f600:	687b      	ldr	r3, [r7, #4]
 801f602:	7d1b      	ldrb	r3, [r3, #20]
 801f604:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801f608:	b2da      	uxtb	r2, r3
 801f60a:	687b      	ldr	r3, [r7, #4]
 801f60c:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 801f60e:	68bb      	ldr	r3, [r7, #8]
 801f610:	7dfa      	ldrb	r2, [r7, #23]
 801f612:	4611      	mov	r1, r2
 801f614:	4618      	mov	r0, r3
 801f616:	f7fd ffdb 	bl	801d5d0 <unlock_fs>
 801f61a:	7dfb      	ldrb	r3, [r7, #23]
}
 801f61c:	4618      	mov	r0, r3
 801f61e:	3718      	adds	r7, #24
 801f620:	46bd      	mov	sp, r7
 801f622:	bd80      	pop	{r7, pc}

0801f624 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 801f624:	b580      	push	{r7, lr}
 801f626:	b084      	sub	sp, #16
 801f628:	af00      	add	r7, sp, #0
 801f62a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 801f62c:	6878      	ldr	r0, [r7, #4]
 801f62e:	f7ff ff70 	bl	801f512 <f_sync>
 801f632:	4603      	mov	r3, r0
 801f634:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 801f636:	7bfb      	ldrb	r3, [r7, #15]
 801f638:	2b00      	cmp	r3, #0
 801f63a:	d11d      	bne.n	801f678 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 801f63c:	687b      	ldr	r3, [r7, #4]
 801f63e:	f107 0208 	add.w	r2, r7, #8
 801f642:	4611      	mov	r1, r2
 801f644:	4618      	mov	r0, r3
 801f646:	f7ff fb4f 	bl	801ece8 <validate>
 801f64a:	4603      	mov	r3, r0
 801f64c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801f64e:	7bfb      	ldrb	r3, [r7, #15]
 801f650:	2b00      	cmp	r3, #0
 801f652:	d111      	bne.n	801f678 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 801f654:	687b      	ldr	r3, [r7, #4]
 801f656:	691b      	ldr	r3, [r3, #16]
 801f658:	4618      	mov	r0, r3
 801f65a:	f7fe f8e1 	bl	801d820 <dec_lock>
 801f65e:	4603      	mov	r3, r0
 801f660:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 801f662:	7bfb      	ldrb	r3, [r7, #15]
 801f664:	2b00      	cmp	r3, #0
 801f666:	d102      	bne.n	801f66e <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 801f668:	687b      	ldr	r3, [r7, #4]
 801f66a:	2200      	movs	r2, #0
 801f66c:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 801f66e:	68bb      	ldr	r3, [r7, #8]
 801f670:	2100      	movs	r1, #0
 801f672:	4618      	mov	r0, r3
 801f674:	f7fd ffac 	bl	801d5d0 <unlock_fs>
#endif
		}
	}
	return res;
 801f678:	7bfb      	ldrb	r3, [r7, #15]
}
 801f67a:	4618      	mov	r0, r3
 801f67c:	3710      	adds	r7, #16
 801f67e:	46bd      	mov	sp, r7
 801f680:	bd80      	pop	{r7, pc}

0801f682 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 801f682:	b580      	push	{r7, lr}
 801f684:	b092      	sub	sp, #72	; 0x48
 801f686:	af00      	add	r7, sp, #0
 801f688:	60f8      	str	r0, [r7, #12]
 801f68a:	60b9      	str	r1, [r7, #8]
 801f68c:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 801f68e:	f107 0128 	add.w	r1, r7, #40	; 0x28
 801f692:	f107 030c 	add.w	r3, r7, #12
 801f696:	2200      	movs	r2, #0
 801f698:	4618      	mov	r0, r3
 801f69a:	f7ff f8d1 	bl	801e840 <find_volume>
 801f69e:	4603      	mov	r3, r0
 801f6a0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 801f6a4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801f6a8:	2b00      	cmp	r3, #0
 801f6aa:	f040 8099 	bne.w	801f7e0 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 801f6ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801f6b0:	687b      	ldr	r3, [r7, #4]
 801f6b2:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 801f6b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f6b6:	695a      	ldr	r2, [r3, #20]
 801f6b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f6ba:	699b      	ldr	r3, [r3, #24]
 801f6bc:	3b02      	subs	r3, #2
 801f6be:	429a      	cmp	r2, r3
 801f6c0:	d804      	bhi.n	801f6cc <f_getfree+0x4a>
			*nclst = fs->free_clst;
 801f6c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f6c4:	695a      	ldr	r2, [r3, #20]
 801f6c6:	68bb      	ldr	r3, [r7, #8]
 801f6c8:	601a      	str	r2, [r3, #0]
 801f6ca:	e089      	b.n	801f7e0 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 801f6cc:	2300      	movs	r3, #0
 801f6ce:	643b      	str	r3, [r7, #64]	; 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 801f6d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f6d2:	781b      	ldrb	r3, [r3, #0]
 801f6d4:	2b01      	cmp	r3, #1
 801f6d6:	d128      	bne.n	801f72a <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 801f6d8:	2302      	movs	r3, #2
 801f6da:	63fb      	str	r3, [r7, #60]	; 0x3c
 801f6dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f6de:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 801f6e0:	f107 0314 	add.w	r3, r7, #20
 801f6e4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801f6e6:	4618      	mov	r0, r3
 801f6e8:	f7fe f9f9 	bl	801dade <get_fat>
 801f6ec:	62f8      	str	r0, [r7, #44]	; 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 801f6ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f6f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 801f6f4:	d103      	bne.n	801f6fe <f_getfree+0x7c>
 801f6f6:	2301      	movs	r3, #1
 801f6f8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 801f6fc:	e063      	b.n	801f7c6 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 801f6fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f700:	2b01      	cmp	r3, #1
 801f702:	d103      	bne.n	801f70c <f_getfree+0x8a>
 801f704:	2302      	movs	r3, #2
 801f706:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 801f70a:	e05c      	b.n	801f7c6 <f_getfree+0x144>
					if (stat == 0) nfree++;
 801f70c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f70e:	2b00      	cmp	r3, #0
 801f710:	d102      	bne.n	801f718 <f_getfree+0x96>
 801f712:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801f714:	3301      	adds	r3, #1
 801f716:	643b      	str	r3, [r7, #64]	; 0x40
				} while (++clst < fs->n_fatent);
 801f718:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801f71a:	3301      	adds	r3, #1
 801f71c:	63fb      	str	r3, [r7, #60]	; 0x3c
 801f71e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f720:	699b      	ldr	r3, [r3, #24]
 801f722:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801f724:	429a      	cmp	r2, r3
 801f726:	d3db      	bcc.n	801f6e0 <f_getfree+0x5e>
 801f728:	e04d      	b.n	801f7c6 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 801f72a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f72c:	699b      	ldr	r3, [r3, #24]
 801f72e:	63fb      	str	r3, [r7, #60]	; 0x3c
 801f730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801f734:	63bb      	str	r3, [r7, #56]	; 0x38
					i = 0; p = 0;
 801f736:	2300      	movs	r3, #0
 801f738:	637b      	str	r3, [r7, #52]	; 0x34
 801f73a:	2300      	movs	r3, #0
 801f73c:	633b      	str	r3, [r7, #48]	; 0x30
					do {
						if (i == 0) {
 801f73e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801f740:	2b00      	cmp	r3, #0
 801f742:	d113      	bne.n	801f76c <f_getfree+0xea>
							res = move_window(fs, sect++);
 801f744:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801f746:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801f748:	1c5a      	adds	r2, r3, #1
 801f74a:	63ba      	str	r2, [r7, #56]	; 0x38
 801f74c:	4619      	mov	r1, r3
 801f74e:	f7fe f90b 	bl	801d968 <move_window>
 801f752:	4603      	mov	r3, r0
 801f754:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
							if (res != FR_OK) break;
 801f758:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801f75c:	2b00      	cmp	r3, #0
 801f75e:	d131      	bne.n	801f7c4 <f_getfree+0x142>
							p = fs->win;
 801f760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f762:	3334      	adds	r3, #52	; 0x34
 801f764:	633b      	str	r3, [r7, #48]	; 0x30
							i = SS(fs);
 801f766:	f44f 7300 	mov.w	r3, #512	; 0x200
 801f76a:	637b      	str	r3, [r7, #52]	; 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 801f76c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f76e:	781b      	ldrb	r3, [r3, #0]
 801f770:	2b02      	cmp	r3, #2
 801f772:	d10f      	bne.n	801f794 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 801f774:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801f776:	f7fd fe15 	bl	801d3a4 <ld_word>
 801f77a:	4603      	mov	r3, r0
 801f77c:	2b00      	cmp	r3, #0
 801f77e:	d102      	bne.n	801f786 <f_getfree+0x104>
 801f780:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801f782:	3301      	adds	r3, #1
 801f784:	643b      	str	r3, [r7, #64]	; 0x40
							p += 2; i -= 2;
 801f786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f788:	3302      	adds	r3, #2
 801f78a:	633b      	str	r3, [r7, #48]	; 0x30
 801f78c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801f78e:	3b02      	subs	r3, #2
 801f790:	637b      	str	r3, [r7, #52]	; 0x34
 801f792:	e010      	b.n	801f7b6 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 801f794:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801f796:	f7fd fe1d 	bl	801d3d4 <ld_dword>
 801f79a:	4603      	mov	r3, r0
 801f79c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 801f7a0:	2b00      	cmp	r3, #0
 801f7a2:	d102      	bne.n	801f7aa <f_getfree+0x128>
 801f7a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801f7a6:	3301      	adds	r3, #1
 801f7a8:	643b      	str	r3, [r7, #64]	; 0x40
							p += 4; i -= 4;
 801f7aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f7ac:	3304      	adds	r3, #4
 801f7ae:	633b      	str	r3, [r7, #48]	; 0x30
 801f7b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801f7b2:	3b04      	subs	r3, #4
 801f7b4:	637b      	str	r3, [r7, #52]	; 0x34
						}
					} while (--clst);
 801f7b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801f7b8:	3b01      	subs	r3, #1
 801f7ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 801f7bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801f7be:	2b00      	cmp	r3, #0
 801f7c0:	d1bd      	bne.n	801f73e <f_getfree+0xbc>
 801f7c2:	e000      	b.n	801f7c6 <f_getfree+0x144>
							if (res != FR_OK) break;
 801f7c4:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 801f7c6:	68bb      	ldr	r3, [r7, #8]
 801f7c8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801f7ca:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 801f7cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f7ce:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801f7d0:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 801f7d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f7d4:	791a      	ldrb	r2, [r3, #4]
 801f7d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f7d8:	f042 0201 	orr.w	r2, r2, #1
 801f7dc:	b2d2      	uxtb	r2, r2
 801f7de:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 801f7e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f7e2:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 801f7e6:	4611      	mov	r1, r2
 801f7e8:	4618      	mov	r0, r3
 801f7ea:	f7fd fef1 	bl	801d5d0 <unlock_fs>
 801f7ee:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 801f7f2:	4618      	mov	r0, r3
 801f7f4:	3748      	adds	r7, #72	; 0x48
 801f7f6:	46bd      	mov	sp, r7
 801f7f8:	bd80      	pop	{r7, pc}
	...

0801f7fc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 801f7fc:	b480      	push	{r7}
 801f7fe:	b087      	sub	sp, #28
 801f800:	af00      	add	r7, sp, #0
 801f802:	60f8      	str	r0, [r7, #12]
 801f804:	60b9      	str	r1, [r7, #8]
 801f806:	4613      	mov	r3, r2
 801f808:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801f80a:	2301      	movs	r3, #1
 801f80c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801f80e:	2300      	movs	r3, #0
 801f810:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801f812:	4b1f      	ldr	r3, [pc, #124]	; (801f890 <FATFS_LinkDriverEx+0x94>)
 801f814:	7a5b      	ldrb	r3, [r3, #9]
 801f816:	b2db      	uxtb	r3, r3
 801f818:	2b00      	cmp	r3, #0
 801f81a:	d131      	bne.n	801f880 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 801f81c:	4b1c      	ldr	r3, [pc, #112]	; (801f890 <FATFS_LinkDriverEx+0x94>)
 801f81e:	7a5b      	ldrb	r3, [r3, #9]
 801f820:	b2db      	uxtb	r3, r3
 801f822:	461a      	mov	r2, r3
 801f824:	4b1a      	ldr	r3, [pc, #104]	; (801f890 <FATFS_LinkDriverEx+0x94>)
 801f826:	2100      	movs	r1, #0
 801f828:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801f82a:	4b19      	ldr	r3, [pc, #100]	; (801f890 <FATFS_LinkDriverEx+0x94>)
 801f82c:	7a5b      	ldrb	r3, [r3, #9]
 801f82e:	b2db      	uxtb	r3, r3
 801f830:	4a17      	ldr	r2, [pc, #92]	; (801f890 <FATFS_LinkDriverEx+0x94>)
 801f832:	009b      	lsls	r3, r3, #2
 801f834:	4413      	add	r3, r2
 801f836:	68fa      	ldr	r2, [r7, #12]
 801f838:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801f83a:	4b15      	ldr	r3, [pc, #84]	; (801f890 <FATFS_LinkDriverEx+0x94>)
 801f83c:	7a5b      	ldrb	r3, [r3, #9]
 801f83e:	b2db      	uxtb	r3, r3
 801f840:	461a      	mov	r2, r3
 801f842:	4b13      	ldr	r3, [pc, #76]	; (801f890 <FATFS_LinkDriverEx+0x94>)
 801f844:	4413      	add	r3, r2
 801f846:	79fa      	ldrb	r2, [r7, #7]
 801f848:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801f84a:	4b11      	ldr	r3, [pc, #68]	; (801f890 <FATFS_LinkDriverEx+0x94>)
 801f84c:	7a5b      	ldrb	r3, [r3, #9]
 801f84e:	b2db      	uxtb	r3, r3
 801f850:	1c5a      	adds	r2, r3, #1
 801f852:	b2d1      	uxtb	r1, r2
 801f854:	4a0e      	ldr	r2, [pc, #56]	; (801f890 <FATFS_LinkDriverEx+0x94>)
 801f856:	7251      	strb	r1, [r2, #9]
 801f858:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801f85a:	7dbb      	ldrb	r3, [r7, #22]
 801f85c:	3330      	adds	r3, #48	; 0x30
 801f85e:	b2da      	uxtb	r2, r3
 801f860:	68bb      	ldr	r3, [r7, #8]
 801f862:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 801f864:	68bb      	ldr	r3, [r7, #8]
 801f866:	3301      	adds	r3, #1
 801f868:	223a      	movs	r2, #58	; 0x3a
 801f86a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 801f86c:	68bb      	ldr	r3, [r7, #8]
 801f86e:	3302      	adds	r3, #2
 801f870:	222f      	movs	r2, #47	; 0x2f
 801f872:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 801f874:	68bb      	ldr	r3, [r7, #8]
 801f876:	3303      	adds	r3, #3
 801f878:	2200      	movs	r2, #0
 801f87a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 801f87c:	2300      	movs	r3, #0
 801f87e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 801f880:	7dfb      	ldrb	r3, [r7, #23]
}
 801f882:	4618      	mov	r0, r3
 801f884:	371c      	adds	r7, #28
 801f886:	46bd      	mov	sp, r7
 801f888:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f88c:	4770      	bx	lr
 801f88e:	bf00      	nop
 801f890:	2400af64 	.word	0x2400af64

0801f894 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 801f894:	b580      	push	{r7, lr}
 801f896:	b082      	sub	sp, #8
 801f898:	af00      	add	r7, sp, #0
 801f89a:	6078      	str	r0, [r7, #4]
 801f89c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801f89e:	2200      	movs	r2, #0
 801f8a0:	6839      	ldr	r1, [r7, #0]
 801f8a2:	6878      	ldr	r0, [r7, #4]
 801f8a4:	f7ff ffaa 	bl	801f7fc <FATFS_LinkDriverEx>
 801f8a8:	4603      	mov	r3, r0
}
 801f8aa:	4618      	mov	r0, r3
 801f8ac:	3708      	adds	r7, #8
 801f8ae:	46bd      	mov	sp, r7
 801f8b0:	bd80      	pop	{r7, pc}

0801f8b2 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 801f8b2:	b580      	push	{r7, lr}
 801f8b4:	b084      	sub	sp, #16
 801f8b6:	af00      	add	r7, sp, #0
 801f8b8:	4603      	mov	r3, r0
 801f8ba:	6039      	str	r1, [r7, #0]
 801f8bc:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 801f8be:	2200      	movs	r2, #0
 801f8c0:	2101      	movs	r1, #1
 801f8c2:	2001      	movs	r0, #1
 801f8c4:	f000 fc0c 	bl	80200e0 <osSemaphoreNew>
 801f8c8:	4602      	mov	r2, r0
 801f8ca:	683b      	ldr	r3, [r7, #0]
 801f8cc:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 801f8ce:	683b      	ldr	r3, [r7, #0]
 801f8d0:	681b      	ldr	r3, [r3, #0]
 801f8d2:	2b00      	cmp	r3, #0
 801f8d4:	bf14      	ite	ne
 801f8d6:	2301      	movne	r3, #1
 801f8d8:	2300      	moveq	r3, #0
 801f8da:	b2db      	uxtb	r3, r3
 801f8dc:	60fb      	str	r3, [r7, #12]

    return ret;
 801f8de:	68fb      	ldr	r3, [r7, #12]
}
 801f8e0:	4618      	mov	r0, r3
 801f8e2:	3710      	adds	r7, #16
 801f8e4:	46bd      	mov	sp, r7
 801f8e6:	bd80      	pop	{r7, pc}

0801f8e8 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 801f8e8:	b580      	push	{r7, lr}
 801f8ea:	b082      	sub	sp, #8
 801f8ec:	af00      	add	r7, sp, #0
 801f8ee:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 801f8f0:	6878      	ldr	r0, [r7, #4]
 801f8f2:	f000 fd15 	bl	8020320 <osSemaphoreDelete>
#endif
    return 1;
 801f8f6:	2301      	movs	r3, #1
}
 801f8f8:	4618      	mov	r0, r3
 801f8fa:	3708      	adds	r7, #8
 801f8fc:	46bd      	mov	sp, r7
 801f8fe:	bd80      	pop	{r7, pc}

0801f900 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 801f900:	b580      	push	{r7, lr}
 801f902:	b084      	sub	sp, #16
 801f904:	af00      	add	r7, sp, #0
 801f906:	6078      	str	r0, [r7, #4]
  int ret = 0;
 801f908:	2300      	movs	r3, #0
 801f90a:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 801f90c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 801f910:	6878      	ldr	r0, [r7, #4]
 801f912:	f000 fc6f 	bl	80201f4 <osSemaphoreAcquire>
 801f916:	4603      	mov	r3, r0
 801f918:	2b00      	cmp	r3, #0
 801f91a:	d101      	bne.n	801f920 <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 801f91c:	2301      	movs	r3, #1
 801f91e:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 801f920:	68fb      	ldr	r3, [r7, #12]
}
 801f922:	4618      	mov	r0, r3
 801f924:	3710      	adds	r7, #16
 801f926:	46bd      	mov	sp, r7
 801f928:	bd80      	pop	{r7, pc}

0801f92a <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 801f92a:	b580      	push	{r7, lr}
 801f92c:	b082      	sub	sp, #8
 801f92e:	af00      	add	r7, sp, #0
 801f930:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 801f932:	6878      	ldr	r0, [r7, #4]
 801f934:	f000 fcb0 	bl	8020298 <osSemaphoreRelease>
#endif
}
 801f938:	bf00      	nop
 801f93a:	3708      	adds	r7, #8
 801f93c:	46bd      	mov	sp, r7
 801f93e:	bd80      	pop	{r7, pc}

0801f940 <__NVIC_SetPriority>:
{
 801f940:	b480      	push	{r7}
 801f942:	b083      	sub	sp, #12
 801f944:	af00      	add	r7, sp, #0
 801f946:	4603      	mov	r3, r0
 801f948:	6039      	str	r1, [r7, #0]
 801f94a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 801f94c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801f950:	2b00      	cmp	r3, #0
 801f952:	db0a      	blt.n	801f96a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801f954:	683b      	ldr	r3, [r7, #0]
 801f956:	b2da      	uxtb	r2, r3
 801f958:	490c      	ldr	r1, [pc, #48]	; (801f98c <__NVIC_SetPriority+0x4c>)
 801f95a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801f95e:	0112      	lsls	r2, r2, #4
 801f960:	b2d2      	uxtb	r2, r2
 801f962:	440b      	add	r3, r1
 801f964:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 801f968:	e00a      	b.n	801f980 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801f96a:	683b      	ldr	r3, [r7, #0]
 801f96c:	b2da      	uxtb	r2, r3
 801f96e:	4908      	ldr	r1, [pc, #32]	; (801f990 <__NVIC_SetPriority+0x50>)
 801f970:	88fb      	ldrh	r3, [r7, #6]
 801f972:	f003 030f 	and.w	r3, r3, #15
 801f976:	3b04      	subs	r3, #4
 801f978:	0112      	lsls	r2, r2, #4
 801f97a:	b2d2      	uxtb	r2, r2
 801f97c:	440b      	add	r3, r1
 801f97e:	761a      	strb	r2, [r3, #24]
}
 801f980:	bf00      	nop
 801f982:	370c      	adds	r7, #12
 801f984:	46bd      	mov	sp, r7
 801f986:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f98a:	4770      	bx	lr
 801f98c:	e000e100 	.word	0xe000e100
 801f990:	e000ed00 	.word	0xe000ed00

0801f994 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 801f994:	b580      	push	{r7, lr}
 801f996:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 801f998:	4b05      	ldr	r3, [pc, #20]	; (801f9b0 <SysTick_Handler+0x1c>)
 801f99a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 801f99c:	f003 f818 	bl	80229d0 <xTaskGetSchedulerState>
 801f9a0:	4603      	mov	r3, r0
 801f9a2:	2b01      	cmp	r3, #1
 801f9a4:	d001      	beq.n	801f9aa <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 801f9a6:	f003 ff37 	bl	8023818 <xPortSysTickHandler>
  }
}
 801f9aa:	bf00      	nop
 801f9ac:	bd80      	pop	{r7, pc}
 801f9ae:	bf00      	nop
 801f9b0:	e000e010 	.word	0xe000e010

0801f9b4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 801f9b4:	b580      	push	{r7, lr}
 801f9b6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 801f9b8:	2100      	movs	r1, #0
 801f9ba:	f06f 0004 	mvn.w	r0, #4
 801f9be:	f7ff ffbf 	bl	801f940 <__NVIC_SetPriority>
#endif
}
 801f9c2:	bf00      	nop
 801f9c4:	bd80      	pop	{r7, pc}
	...

0801f9c8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 801f9c8:	b480      	push	{r7}
 801f9ca:	b083      	sub	sp, #12
 801f9cc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801f9ce:	f3ef 8305 	mrs	r3, IPSR
 801f9d2:	603b      	str	r3, [r7, #0]
  return(result);
 801f9d4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 801f9d6:	2b00      	cmp	r3, #0
 801f9d8:	d003      	beq.n	801f9e2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 801f9da:	f06f 0305 	mvn.w	r3, #5
 801f9de:	607b      	str	r3, [r7, #4]
 801f9e0:	e00c      	b.n	801f9fc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 801f9e2:	4b0a      	ldr	r3, [pc, #40]	; (801fa0c <osKernelInitialize+0x44>)
 801f9e4:	681b      	ldr	r3, [r3, #0]
 801f9e6:	2b00      	cmp	r3, #0
 801f9e8:	d105      	bne.n	801f9f6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 801f9ea:	4b08      	ldr	r3, [pc, #32]	; (801fa0c <osKernelInitialize+0x44>)
 801f9ec:	2201      	movs	r2, #1
 801f9ee:	601a      	str	r2, [r3, #0]
      stat = osOK;
 801f9f0:	2300      	movs	r3, #0
 801f9f2:	607b      	str	r3, [r7, #4]
 801f9f4:	e002      	b.n	801f9fc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 801f9f6:	f04f 33ff 	mov.w	r3, #4294967295
 801f9fa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 801f9fc:	687b      	ldr	r3, [r7, #4]
}
 801f9fe:	4618      	mov	r0, r3
 801fa00:	370c      	adds	r7, #12
 801fa02:	46bd      	mov	sp, r7
 801fa04:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fa08:	4770      	bx	lr
 801fa0a:	bf00      	nop
 801fa0c:	2400af70 	.word	0x2400af70

0801fa10 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 801fa10:	b580      	push	{r7, lr}
 801fa12:	b082      	sub	sp, #8
 801fa14:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801fa16:	f3ef 8305 	mrs	r3, IPSR
 801fa1a:	603b      	str	r3, [r7, #0]
  return(result);
 801fa1c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 801fa1e:	2b00      	cmp	r3, #0
 801fa20:	d003      	beq.n	801fa2a <osKernelStart+0x1a>
    stat = osErrorISR;
 801fa22:	f06f 0305 	mvn.w	r3, #5
 801fa26:	607b      	str	r3, [r7, #4]
 801fa28:	e010      	b.n	801fa4c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 801fa2a:	4b0b      	ldr	r3, [pc, #44]	; (801fa58 <osKernelStart+0x48>)
 801fa2c:	681b      	ldr	r3, [r3, #0]
 801fa2e:	2b01      	cmp	r3, #1
 801fa30:	d109      	bne.n	801fa46 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 801fa32:	f7ff ffbf 	bl	801f9b4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 801fa36:	4b08      	ldr	r3, [pc, #32]	; (801fa58 <osKernelStart+0x48>)
 801fa38:	2202      	movs	r2, #2
 801fa3a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 801fa3c:	f002 fa98 	bl	8021f70 <vTaskStartScheduler>
      stat = osOK;
 801fa40:	2300      	movs	r3, #0
 801fa42:	607b      	str	r3, [r7, #4]
 801fa44:	e002      	b.n	801fa4c <osKernelStart+0x3c>
    } else {
      stat = osError;
 801fa46:	f04f 33ff 	mov.w	r3, #4294967295
 801fa4a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 801fa4c:	687b      	ldr	r3, [r7, #4]
}
 801fa4e:	4618      	mov	r0, r3
 801fa50:	3708      	adds	r7, #8
 801fa52:	46bd      	mov	sp, r7
 801fa54:	bd80      	pop	{r7, pc}
 801fa56:	bf00      	nop
 801fa58:	2400af70 	.word	0x2400af70

0801fa5c <OS_Tick_GetCount>:
uint32_t osKernelGetTickFreq (void) {
  return (configTICK_RATE_HZ);
}

/* Get OS Tick count value */
static uint32_t OS_Tick_GetCount (void) {
 801fa5c:	b480      	push	{r7}
 801fa5e:	b083      	sub	sp, #12
 801fa60:	af00      	add	r7, sp, #0
  uint32_t load = SysTick->LOAD;
 801fa62:	4b06      	ldr	r3, [pc, #24]	; (801fa7c <OS_Tick_GetCount+0x20>)
 801fa64:	685b      	ldr	r3, [r3, #4]
 801fa66:	607b      	str	r3, [r7, #4]
  return  (load - SysTick->VAL);
 801fa68:	4b04      	ldr	r3, [pc, #16]	; (801fa7c <OS_Tick_GetCount+0x20>)
 801fa6a:	689b      	ldr	r3, [r3, #8]
 801fa6c:	687a      	ldr	r2, [r7, #4]
 801fa6e:	1ad3      	subs	r3, r2, r3
}
 801fa70:	4618      	mov	r0, r3
 801fa72:	370c      	adds	r7, #12
 801fa74:	46bd      	mov	sp, r7
 801fa76:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fa7a:	4770      	bx	lr
 801fa7c:	e000e010 	.word	0xe000e010

0801fa80 <OS_Tick_GetOverflow>:

/* Get OS Tick overflow status */
static uint32_t OS_Tick_GetOverflow (void) {
 801fa80:	b480      	push	{r7}
 801fa82:	af00      	add	r7, sp, #0
  return ((SysTick->CTRL >> 16) & 1U);
 801fa84:	4b04      	ldr	r3, [pc, #16]	; (801fa98 <OS_Tick_GetOverflow+0x18>)
 801fa86:	681b      	ldr	r3, [r3, #0]
 801fa88:	0c1b      	lsrs	r3, r3, #16
 801fa8a:	f003 0301 	and.w	r3, r3, #1
}
 801fa8e:	4618      	mov	r0, r3
 801fa90:	46bd      	mov	sp, r7
 801fa92:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fa96:	4770      	bx	lr
 801fa98:	e000e010 	.word	0xe000e010

0801fa9c <OS_Tick_GetInterval>:

/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void) {
 801fa9c:	b480      	push	{r7}
 801fa9e:	af00      	add	r7, sp, #0
  return (SysTick->LOAD + 1U);
 801faa0:	4b03      	ldr	r3, [pc, #12]	; (801fab0 <OS_Tick_GetInterval+0x14>)
 801faa2:	685b      	ldr	r3, [r3, #4]
 801faa4:	3301      	adds	r3, #1
}
 801faa6:	4618      	mov	r0, r3
 801faa8:	46bd      	mov	sp, r7
 801faaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 801faae:	4770      	bx	lr
 801fab0:	e000e010 	.word	0xe000e010

0801fab4 <osKernelGetSysTimerCount>:

uint32_t osKernelGetSysTimerCount (void) {
 801fab4:	b580      	push	{r7, lr}
 801fab6:	b086      	sub	sp, #24
 801fab8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801faba:	f3ef 8310 	mrs	r3, PRIMASK
 801fabe:	60bb      	str	r3, [r7, #8]
  return(result);
 801fac0:	68bb      	ldr	r3, [r7, #8]
  uint32_t irqmask = IS_IRQ_MASKED();
 801fac2:	2b00      	cmp	r3, #0
 801fac4:	d105      	bne.n	801fad2 <osKernelGetSysTimerCount+0x1e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 801fac6:	f3ef 8311 	mrs	r3, BASEPRI
 801faca:	607b      	str	r3, [r7, #4]
  return(result);
 801facc:	687b      	ldr	r3, [r7, #4]
 801face:	2b00      	cmp	r3, #0
 801fad0:	d001      	beq.n	801fad6 <osKernelGetSysTimerCount+0x22>
 801fad2:	2301      	movs	r3, #1
 801fad4:	e000      	b.n	801fad8 <osKernelGetSysTimerCount+0x24>
 801fad6:	2300      	movs	r3, #0
 801fad8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801fada:	b672      	cpsid	i
}
 801fadc:	bf00      	nop
  TickType_t ticks;
  uint32_t val;

  __disable_irq();

  ticks = xTaskGetTickCount();
 801fade:	f002 fb63 	bl	80221a8 <xTaskGetTickCount>
 801fae2:	6178      	str	r0, [r7, #20]
  val   = OS_Tick_GetCount();
 801fae4:	f7ff ffba 	bl	801fa5c <OS_Tick_GetCount>
 801fae8:	6138      	str	r0, [r7, #16]

  if (OS_Tick_GetOverflow() != 0U) {
 801faea:	f7ff ffc9 	bl	801fa80 <OS_Tick_GetOverflow>
 801faee:	4603      	mov	r3, r0
 801faf0:	2b00      	cmp	r3, #0
 801faf2:	d005      	beq.n	801fb00 <osKernelGetSysTimerCount+0x4c>
    val = OS_Tick_GetCount();
 801faf4:	f7ff ffb2 	bl	801fa5c <OS_Tick_GetCount>
 801faf8:	6138      	str	r0, [r7, #16]
    ticks++;
 801fafa:	697b      	ldr	r3, [r7, #20]
 801fafc:	3301      	adds	r3, #1
 801fafe:	617b      	str	r3, [r7, #20]
  }
  val += ticks * OS_Tick_GetInterval();
 801fb00:	f7ff ffcc 	bl	801fa9c <OS_Tick_GetInterval>
 801fb04:	4602      	mov	r2, r0
 801fb06:	697b      	ldr	r3, [r7, #20]
 801fb08:	fb02 f303 	mul.w	r3, r2, r3
 801fb0c:	693a      	ldr	r2, [r7, #16]
 801fb0e:	4413      	add	r3, r2
 801fb10:	613b      	str	r3, [r7, #16]

  if (irqmask == 0U) {
 801fb12:	68fb      	ldr	r3, [r7, #12]
 801fb14:	2b00      	cmp	r3, #0
 801fb16:	d101      	bne.n	801fb1c <osKernelGetSysTimerCount+0x68>
  __ASM volatile ("cpsie i" : : : "memory");
 801fb18:	b662      	cpsie	i
}
 801fb1a:	bf00      	nop
    __enable_irq();
  }

  return (val);
 801fb1c:	693b      	ldr	r3, [r7, #16]
}
 801fb1e:	4618      	mov	r0, r3
 801fb20:	3718      	adds	r7, #24
 801fb22:	46bd      	mov	sp, r7
 801fb24:	bd80      	pop	{r7, pc}

0801fb26 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 801fb26:	b580      	push	{r7, lr}
 801fb28:	b08e      	sub	sp, #56	; 0x38
 801fb2a:	af04      	add	r7, sp, #16
 801fb2c:	60f8      	str	r0, [r7, #12]
 801fb2e:	60b9      	str	r1, [r7, #8]
 801fb30:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 801fb32:	2300      	movs	r3, #0
 801fb34:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801fb36:	f3ef 8305 	mrs	r3, IPSR
 801fb3a:	617b      	str	r3, [r7, #20]
  return(result);
 801fb3c:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 801fb3e:	2b00      	cmp	r3, #0
 801fb40:	d17f      	bne.n	801fc42 <osThreadNew+0x11c>
 801fb42:	68fb      	ldr	r3, [r7, #12]
 801fb44:	2b00      	cmp	r3, #0
 801fb46:	d07c      	beq.n	801fc42 <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 801fb48:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801fb4c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 801fb4e:	2318      	movs	r3, #24
 801fb50:	61fb      	str	r3, [r7, #28]

    name = NULL;
 801fb52:	2300      	movs	r3, #0
 801fb54:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 801fb56:	f04f 33ff 	mov.w	r3, #4294967295
 801fb5a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 801fb5c:	687b      	ldr	r3, [r7, #4]
 801fb5e:	2b00      	cmp	r3, #0
 801fb60:	d045      	beq.n	801fbee <osThreadNew+0xc8>
      if (attr->name != NULL) {
 801fb62:	687b      	ldr	r3, [r7, #4]
 801fb64:	681b      	ldr	r3, [r3, #0]
 801fb66:	2b00      	cmp	r3, #0
 801fb68:	d002      	beq.n	801fb70 <osThreadNew+0x4a>
        name = attr->name;
 801fb6a:	687b      	ldr	r3, [r7, #4]
 801fb6c:	681b      	ldr	r3, [r3, #0]
 801fb6e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 801fb70:	687b      	ldr	r3, [r7, #4]
 801fb72:	699b      	ldr	r3, [r3, #24]
 801fb74:	2b00      	cmp	r3, #0
 801fb76:	d002      	beq.n	801fb7e <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 801fb78:	687b      	ldr	r3, [r7, #4]
 801fb7a:	699b      	ldr	r3, [r3, #24]
 801fb7c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 801fb7e:	69fb      	ldr	r3, [r7, #28]
 801fb80:	2b00      	cmp	r3, #0
 801fb82:	d008      	beq.n	801fb96 <osThreadNew+0x70>
 801fb84:	69fb      	ldr	r3, [r7, #28]
 801fb86:	2b38      	cmp	r3, #56	; 0x38
 801fb88:	d805      	bhi.n	801fb96 <osThreadNew+0x70>
 801fb8a:	687b      	ldr	r3, [r7, #4]
 801fb8c:	685b      	ldr	r3, [r3, #4]
 801fb8e:	f003 0301 	and.w	r3, r3, #1
 801fb92:	2b00      	cmp	r3, #0
 801fb94:	d001      	beq.n	801fb9a <osThreadNew+0x74>
        return (NULL);
 801fb96:	2300      	movs	r3, #0
 801fb98:	e054      	b.n	801fc44 <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 801fb9a:	687b      	ldr	r3, [r7, #4]
 801fb9c:	695b      	ldr	r3, [r3, #20]
 801fb9e:	2b00      	cmp	r3, #0
 801fba0:	d003      	beq.n	801fbaa <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 801fba2:	687b      	ldr	r3, [r7, #4]
 801fba4:	695b      	ldr	r3, [r3, #20]
 801fba6:	089b      	lsrs	r3, r3, #2
 801fba8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 801fbaa:	687b      	ldr	r3, [r7, #4]
 801fbac:	689b      	ldr	r3, [r3, #8]
 801fbae:	2b00      	cmp	r3, #0
 801fbb0:	d00e      	beq.n	801fbd0 <osThreadNew+0xaa>
 801fbb2:	687b      	ldr	r3, [r7, #4]
 801fbb4:	68db      	ldr	r3, [r3, #12]
 801fbb6:	2bab      	cmp	r3, #171	; 0xab
 801fbb8:	d90a      	bls.n	801fbd0 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 801fbba:	687b      	ldr	r3, [r7, #4]
 801fbbc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 801fbbe:	2b00      	cmp	r3, #0
 801fbc0:	d006      	beq.n	801fbd0 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 801fbc2:	687b      	ldr	r3, [r7, #4]
 801fbc4:	695b      	ldr	r3, [r3, #20]
 801fbc6:	2b00      	cmp	r3, #0
 801fbc8:	d002      	beq.n	801fbd0 <osThreadNew+0xaa>
        mem = 1;
 801fbca:	2301      	movs	r3, #1
 801fbcc:	61bb      	str	r3, [r7, #24]
 801fbce:	e010      	b.n	801fbf2 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 801fbd0:	687b      	ldr	r3, [r7, #4]
 801fbd2:	689b      	ldr	r3, [r3, #8]
 801fbd4:	2b00      	cmp	r3, #0
 801fbd6:	d10c      	bne.n	801fbf2 <osThreadNew+0xcc>
 801fbd8:	687b      	ldr	r3, [r7, #4]
 801fbda:	68db      	ldr	r3, [r3, #12]
 801fbdc:	2b00      	cmp	r3, #0
 801fbde:	d108      	bne.n	801fbf2 <osThreadNew+0xcc>
 801fbe0:	687b      	ldr	r3, [r7, #4]
 801fbe2:	691b      	ldr	r3, [r3, #16]
 801fbe4:	2b00      	cmp	r3, #0
 801fbe6:	d104      	bne.n	801fbf2 <osThreadNew+0xcc>
          mem = 0;
 801fbe8:	2300      	movs	r3, #0
 801fbea:	61bb      	str	r3, [r7, #24]
 801fbec:	e001      	b.n	801fbf2 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 801fbee:	2300      	movs	r3, #0
 801fbf0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 801fbf2:	69bb      	ldr	r3, [r7, #24]
 801fbf4:	2b01      	cmp	r3, #1
 801fbf6:	d110      	bne.n	801fc1a <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 801fbf8:	687b      	ldr	r3, [r7, #4]
 801fbfa:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 801fbfc:	687a      	ldr	r2, [r7, #4]
 801fbfe:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 801fc00:	9202      	str	r2, [sp, #8]
 801fc02:	9301      	str	r3, [sp, #4]
 801fc04:	69fb      	ldr	r3, [r7, #28]
 801fc06:	9300      	str	r3, [sp, #0]
 801fc08:	68bb      	ldr	r3, [r7, #8]
 801fc0a:	6a3a      	ldr	r2, [r7, #32]
 801fc0c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801fc0e:	68f8      	ldr	r0, [r7, #12]
 801fc10:	f001 ff44 	bl	8021a9c <xTaskCreateStatic>
 801fc14:	4603      	mov	r3, r0
 801fc16:	613b      	str	r3, [r7, #16]
 801fc18:	e013      	b.n	801fc42 <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 801fc1a:	69bb      	ldr	r3, [r7, #24]
 801fc1c:	2b00      	cmp	r3, #0
 801fc1e:	d110      	bne.n	801fc42 <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 801fc20:	6a3b      	ldr	r3, [r7, #32]
 801fc22:	b29a      	uxth	r2, r3
 801fc24:	f107 0310 	add.w	r3, r7, #16
 801fc28:	9301      	str	r3, [sp, #4]
 801fc2a:	69fb      	ldr	r3, [r7, #28]
 801fc2c:	9300      	str	r3, [sp, #0]
 801fc2e:	68bb      	ldr	r3, [r7, #8]
 801fc30:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801fc32:	68f8      	ldr	r0, [r7, #12]
 801fc34:	f001 ff8f 	bl	8021b56 <xTaskCreate>
 801fc38:	4603      	mov	r3, r0
 801fc3a:	2b01      	cmp	r3, #1
 801fc3c:	d001      	beq.n	801fc42 <osThreadNew+0x11c>
            hTask = NULL;
 801fc3e:	2300      	movs	r3, #0
 801fc40:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 801fc42:	693b      	ldr	r3, [r7, #16]
}
 801fc44:	4618      	mov	r0, r3
 801fc46:	3728      	adds	r7, #40	; 0x28
 801fc48:	46bd      	mov	sp, r7
 801fc4a:	bd80      	pop	{r7, pc}

0801fc4c <osThreadGetId>:
  }

  return (name);
}

osThreadId_t osThreadGetId (void) {
 801fc4c:	b580      	push	{r7, lr}
 801fc4e:	b082      	sub	sp, #8
 801fc50:	af00      	add	r7, sp, #0
  osThreadId_t id;

  id = (osThreadId_t)xTaskGetCurrentTaskHandle();
 801fc52:	f002 fead 	bl	80229b0 <xTaskGetCurrentTaskHandle>
 801fc56:	6078      	str	r0, [r7, #4]

  return (id);
 801fc58:	687b      	ldr	r3, [r7, #4]
}
 801fc5a:	4618      	mov	r0, r3
 801fc5c:	3708      	adds	r7, #8
 801fc5e:	46bd      	mov	sp, r7
 801fc60:	bd80      	pop	{r7, pc}

0801fc62 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 801fc62:	b580      	push	{r7, lr}
 801fc64:	b084      	sub	sp, #16
 801fc66:	af00      	add	r7, sp, #0
 801fc68:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801fc6a:	f3ef 8305 	mrs	r3, IPSR
 801fc6e:	60bb      	str	r3, [r7, #8]
  return(result);
 801fc70:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 801fc72:	2b00      	cmp	r3, #0
 801fc74:	d003      	beq.n	801fc7e <osDelay+0x1c>
    stat = osErrorISR;
 801fc76:	f06f 0305 	mvn.w	r3, #5
 801fc7a:	60fb      	str	r3, [r7, #12]
 801fc7c:	e007      	b.n	801fc8e <osDelay+0x2c>
  }
  else {
    stat = osOK;
 801fc7e:	2300      	movs	r3, #0
 801fc80:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 801fc82:	687b      	ldr	r3, [r7, #4]
 801fc84:	2b00      	cmp	r3, #0
 801fc86:	d002      	beq.n	801fc8e <osDelay+0x2c>
      vTaskDelay(ticks);
 801fc88:	6878      	ldr	r0, [r7, #4]
 801fc8a:	f002 f93d 	bl	8021f08 <vTaskDelay>
    }
  }

  return (stat);
 801fc8e:	68fb      	ldr	r3, [r7, #12]
}
 801fc90:	4618      	mov	r0, r3
 801fc92:	3710      	adds	r7, #16
 801fc94:	46bd      	mov	sp, r7
 801fc96:	bd80      	pop	{r7, pc}

0801fc98 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 801fc98:	b580      	push	{r7, lr}
 801fc9a:	b086      	sub	sp, #24
 801fc9c:	af00      	add	r7, sp, #0
 801fc9e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801fca0:	f3ef 8305 	mrs	r3, IPSR
 801fca4:	60fb      	str	r3, [r7, #12]
  return(result);
 801fca6:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 801fca8:	2b00      	cmp	r3, #0
 801fcaa:	d003      	beq.n	801fcb4 <osDelayUntil+0x1c>
    stat = osErrorISR;
 801fcac:	f06f 0305 	mvn.w	r3, #5
 801fcb0:	617b      	str	r3, [r7, #20]
 801fcb2:	e019      	b.n	801fce8 <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 801fcb4:	2300      	movs	r3, #0
 801fcb6:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 801fcb8:	f002 fa76 	bl	80221a8 <xTaskGetTickCount>
 801fcbc:	4603      	mov	r3, r0
 801fcbe:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 801fcc0:	68bb      	ldr	r3, [r7, #8]
 801fcc2:	687a      	ldr	r2, [r7, #4]
 801fcc4:	1ad3      	subs	r3, r2, r3
 801fcc6:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 801fcc8:	693b      	ldr	r3, [r7, #16]
 801fcca:	2b00      	cmp	r3, #0
 801fccc:	d009      	beq.n	801fce2 <osDelayUntil+0x4a>
 801fcce:	693b      	ldr	r3, [r7, #16]
 801fcd0:	2b00      	cmp	r3, #0
 801fcd2:	db06      	blt.n	801fce2 <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 801fcd4:	f107 0308 	add.w	r3, r7, #8
 801fcd8:	6939      	ldr	r1, [r7, #16]
 801fcda:	4618      	mov	r0, r3
 801fcdc:	f002 f896 	bl	8021e0c <vTaskDelayUntil>
 801fce0:	e002      	b.n	801fce8 <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 801fce2:	f06f 0303 	mvn.w	r3, #3
 801fce6:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 801fce8:	697b      	ldr	r3, [r7, #20]
}
 801fcea:	4618      	mov	r0, r3
 801fcec:	3718      	adds	r7, #24
 801fcee:	46bd      	mov	sp, r7
 801fcf0:	bd80      	pop	{r7, pc}

0801fcf2 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 801fcf2:	b580      	push	{r7, lr}
 801fcf4:	b086      	sub	sp, #24
 801fcf6:	af00      	add	r7, sp, #0
 801fcf8:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 801fcfa:	2300      	movs	r3, #0
 801fcfc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801fcfe:	f3ef 8305 	mrs	r3, IPSR
 801fd02:	60fb      	str	r3, [r7, #12]
  return(result);
 801fd04:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 801fd06:	2b00      	cmp	r3, #0
 801fd08:	d12d      	bne.n	801fd66 <osEventFlagsNew+0x74>
    mem = -1;
 801fd0a:	f04f 33ff 	mov.w	r3, #4294967295
 801fd0e:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 801fd10:	687b      	ldr	r3, [r7, #4]
 801fd12:	2b00      	cmp	r3, #0
 801fd14:	d015      	beq.n	801fd42 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 801fd16:	687b      	ldr	r3, [r7, #4]
 801fd18:	689b      	ldr	r3, [r3, #8]
 801fd1a:	2b00      	cmp	r3, #0
 801fd1c:	d006      	beq.n	801fd2c <osEventFlagsNew+0x3a>
 801fd1e:	687b      	ldr	r3, [r7, #4]
 801fd20:	68db      	ldr	r3, [r3, #12]
 801fd22:	2b1f      	cmp	r3, #31
 801fd24:	d902      	bls.n	801fd2c <osEventFlagsNew+0x3a>
        mem = 1;
 801fd26:	2301      	movs	r3, #1
 801fd28:	613b      	str	r3, [r7, #16]
 801fd2a:	e00c      	b.n	801fd46 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 801fd2c:	687b      	ldr	r3, [r7, #4]
 801fd2e:	689b      	ldr	r3, [r3, #8]
 801fd30:	2b00      	cmp	r3, #0
 801fd32:	d108      	bne.n	801fd46 <osEventFlagsNew+0x54>
 801fd34:	687b      	ldr	r3, [r7, #4]
 801fd36:	68db      	ldr	r3, [r3, #12]
 801fd38:	2b00      	cmp	r3, #0
 801fd3a:	d104      	bne.n	801fd46 <osEventFlagsNew+0x54>
          mem = 0;
 801fd3c:	2300      	movs	r3, #0
 801fd3e:	613b      	str	r3, [r7, #16]
 801fd40:	e001      	b.n	801fd46 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 801fd42:	2300      	movs	r3, #0
 801fd44:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 801fd46:	693b      	ldr	r3, [r7, #16]
 801fd48:	2b01      	cmp	r3, #1
 801fd4a:	d106      	bne.n	801fd5a <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 801fd4c:	687b      	ldr	r3, [r7, #4]
 801fd4e:	689b      	ldr	r3, [r3, #8]
 801fd50:	4618      	mov	r0, r3
 801fd52:	f000 fb3d 	bl	80203d0 <xEventGroupCreateStatic>
 801fd56:	6178      	str	r0, [r7, #20]
 801fd58:	e005      	b.n	801fd66 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 801fd5a:	693b      	ldr	r3, [r7, #16]
 801fd5c:	2b00      	cmp	r3, #0
 801fd5e:	d102      	bne.n	801fd66 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 801fd60:	f000 fb6d 	bl	802043e <xEventGroupCreate>
 801fd64:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 801fd66:	697b      	ldr	r3, [r7, #20]
}
 801fd68:	4618      	mov	r0, r3
 801fd6a:	3718      	adds	r7, #24
 801fd6c:	46bd      	mov	sp, r7
 801fd6e:	bd80      	pop	{r7, pc}

0801fd70 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 801fd70:	b580      	push	{r7, lr}
 801fd72:	b086      	sub	sp, #24
 801fd74:	af00      	add	r7, sp, #0
 801fd76:	6078      	str	r0, [r7, #4]
 801fd78:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 801fd7a:	687b      	ldr	r3, [r7, #4]
 801fd7c:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 801fd7e:	693b      	ldr	r3, [r7, #16]
 801fd80:	2b00      	cmp	r3, #0
 801fd82:	d004      	beq.n	801fd8e <osEventFlagsSet+0x1e>
 801fd84:	683b      	ldr	r3, [r7, #0]
 801fd86:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 801fd8a:	2b00      	cmp	r3, #0
 801fd8c:	d003      	beq.n	801fd96 <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 801fd8e:	f06f 0303 	mvn.w	r3, #3
 801fd92:	617b      	str	r3, [r7, #20]
 801fd94:	e028      	b.n	801fde8 <osEventFlagsSet+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801fd96:	f3ef 8305 	mrs	r3, IPSR
 801fd9a:	60fb      	str	r3, [r7, #12]
  return(result);
 801fd9c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 801fd9e:	2b00      	cmp	r3, #0
 801fda0:	d01d      	beq.n	801fdde <osEventFlagsSet+0x6e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 801fda2:	2300      	movs	r3, #0
 801fda4:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 801fda6:	f107 0308 	add.w	r3, r7, #8
 801fdaa:	461a      	mov	r2, r3
 801fdac:	6839      	ldr	r1, [r7, #0]
 801fdae:	6938      	ldr	r0, [r7, #16]
 801fdb0:	f000 fce8 	bl	8020784 <xEventGroupSetBitsFromISR>
 801fdb4:	4603      	mov	r3, r0
 801fdb6:	2b00      	cmp	r3, #0
 801fdb8:	d103      	bne.n	801fdc2 <osEventFlagsSet+0x52>
      rflags = (uint32_t)osErrorResource;
 801fdba:	f06f 0302 	mvn.w	r3, #2
 801fdbe:	617b      	str	r3, [r7, #20]
 801fdc0:	e012      	b.n	801fde8 <osEventFlagsSet+0x78>
    } else {
      rflags = flags;
 801fdc2:	683b      	ldr	r3, [r7, #0]
 801fdc4:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 801fdc6:	68bb      	ldr	r3, [r7, #8]
 801fdc8:	2b00      	cmp	r3, #0
 801fdca:	d00d      	beq.n	801fde8 <osEventFlagsSet+0x78>
 801fdcc:	4b09      	ldr	r3, [pc, #36]	; (801fdf4 <osEventFlagsSet+0x84>)
 801fdce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801fdd2:	601a      	str	r2, [r3, #0]
 801fdd4:	f3bf 8f4f 	dsb	sy
 801fdd8:	f3bf 8f6f 	isb	sy
 801fddc:	e004      	b.n	801fde8 <osEventFlagsSet+0x78>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 801fdde:	6839      	ldr	r1, [r7, #0]
 801fde0:	6938      	ldr	r0, [r7, #16]
 801fde2:	f000 fc15 	bl	8020610 <xEventGroupSetBits>
 801fde6:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 801fde8:	697b      	ldr	r3, [r7, #20]
}
 801fdea:	4618      	mov	r0, r3
 801fdec:	3718      	adds	r7, #24
 801fdee:	46bd      	mov	sp, r7
 801fdf0:	bd80      	pop	{r7, pc}
 801fdf2:	bf00      	nop
 801fdf4:	e000ed04 	.word	0xe000ed04

0801fdf8 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 801fdf8:	b580      	push	{r7, lr}
 801fdfa:	b08c      	sub	sp, #48	; 0x30
 801fdfc:	af02      	add	r7, sp, #8
 801fdfe:	60f8      	str	r0, [r7, #12]
 801fe00:	60b9      	str	r1, [r7, #8]
 801fe02:	607a      	str	r2, [r7, #4]
 801fe04:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 801fe06:	68fb      	ldr	r3, [r7, #12]
 801fe08:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 801fe0a:	69bb      	ldr	r3, [r7, #24]
 801fe0c:	2b00      	cmp	r3, #0
 801fe0e:	d004      	beq.n	801fe1a <osEventFlagsWait+0x22>
 801fe10:	68bb      	ldr	r3, [r7, #8]
 801fe12:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 801fe16:	2b00      	cmp	r3, #0
 801fe18:	d003      	beq.n	801fe22 <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 801fe1a:	f06f 0303 	mvn.w	r3, #3
 801fe1e:	61fb      	str	r3, [r7, #28]
 801fe20:	e04b      	b.n	801feba <osEventFlagsWait+0xc2>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801fe22:	f3ef 8305 	mrs	r3, IPSR
 801fe26:	617b      	str	r3, [r7, #20]
  return(result);
 801fe28:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 801fe2a:	2b00      	cmp	r3, #0
 801fe2c:	d003      	beq.n	801fe36 <osEventFlagsWait+0x3e>
    rflags = (uint32_t)osErrorISR;
 801fe2e:	f06f 0305 	mvn.w	r3, #5
 801fe32:	61fb      	str	r3, [r7, #28]
 801fe34:	e041      	b.n	801feba <osEventFlagsWait+0xc2>
  }
  else {
    if (options & osFlagsWaitAll) {
 801fe36:	687b      	ldr	r3, [r7, #4]
 801fe38:	f003 0301 	and.w	r3, r3, #1
 801fe3c:	2b00      	cmp	r3, #0
 801fe3e:	d002      	beq.n	801fe46 <osEventFlagsWait+0x4e>
      wait_all = pdTRUE;
 801fe40:	2301      	movs	r3, #1
 801fe42:	627b      	str	r3, [r7, #36]	; 0x24
 801fe44:	e001      	b.n	801fe4a <osEventFlagsWait+0x52>
    } else {
      wait_all = pdFAIL;
 801fe46:	2300      	movs	r3, #0
 801fe48:	627b      	str	r3, [r7, #36]	; 0x24
    }

    if (options & osFlagsNoClear) {
 801fe4a:	687b      	ldr	r3, [r7, #4]
 801fe4c:	f003 0302 	and.w	r3, r3, #2
 801fe50:	2b00      	cmp	r3, #0
 801fe52:	d002      	beq.n	801fe5a <osEventFlagsWait+0x62>
      exit_clr = pdFAIL;
 801fe54:	2300      	movs	r3, #0
 801fe56:	623b      	str	r3, [r7, #32]
 801fe58:	e001      	b.n	801fe5e <osEventFlagsWait+0x66>
    } else {
      exit_clr = pdTRUE;
 801fe5a:	2301      	movs	r3, #1
 801fe5c:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 801fe5e:	683b      	ldr	r3, [r7, #0]
 801fe60:	9300      	str	r3, [sp, #0]
 801fe62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801fe64:	6a3a      	ldr	r2, [r7, #32]
 801fe66:	68b9      	ldr	r1, [r7, #8]
 801fe68:	69b8      	ldr	r0, [r7, #24]
 801fe6a:	f000 fb03 	bl	8020474 <xEventGroupWaitBits>
 801fe6e:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 801fe70:	687b      	ldr	r3, [r7, #4]
 801fe72:	f003 0301 	and.w	r3, r3, #1
 801fe76:	2b00      	cmp	r3, #0
 801fe78:	d010      	beq.n	801fe9c <osEventFlagsWait+0xa4>
      if ((flags & rflags) != flags) {
 801fe7a:	68ba      	ldr	r2, [r7, #8]
 801fe7c:	69fb      	ldr	r3, [r7, #28]
 801fe7e:	4013      	ands	r3, r2
 801fe80:	68ba      	ldr	r2, [r7, #8]
 801fe82:	429a      	cmp	r2, r3
 801fe84:	d019      	beq.n	801feba <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 801fe86:	683b      	ldr	r3, [r7, #0]
 801fe88:	2b00      	cmp	r3, #0
 801fe8a:	d003      	beq.n	801fe94 <osEventFlagsWait+0x9c>
          rflags = (uint32_t)osErrorTimeout;
 801fe8c:	f06f 0301 	mvn.w	r3, #1
 801fe90:	61fb      	str	r3, [r7, #28]
 801fe92:	e012      	b.n	801feba <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 801fe94:	f06f 0302 	mvn.w	r3, #2
 801fe98:	61fb      	str	r3, [r7, #28]
 801fe9a:	e00e      	b.n	801feba <osEventFlagsWait+0xc2>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 801fe9c:	68ba      	ldr	r2, [r7, #8]
 801fe9e:	69fb      	ldr	r3, [r7, #28]
 801fea0:	4013      	ands	r3, r2
 801fea2:	2b00      	cmp	r3, #0
 801fea4:	d109      	bne.n	801feba <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 801fea6:	683b      	ldr	r3, [r7, #0]
 801fea8:	2b00      	cmp	r3, #0
 801feaa:	d003      	beq.n	801feb4 <osEventFlagsWait+0xbc>
          rflags = (uint32_t)osErrorTimeout;
 801feac:	f06f 0301 	mvn.w	r3, #1
 801feb0:	61fb      	str	r3, [r7, #28]
 801feb2:	e002      	b.n	801feba <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 801feb4:	f06f 0302 	mvn.w	r3, #2
 801feb8:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 801feba:	69fb      	ldr	r3, [r7, #28]
}
 801febc:	4618      	mov	r0, r3
 801febe:	3728      	adds	r7, #40	; 0x28
 801fec0:	46bd      	mov	sp, r7
 801fec2:	bd80      	pop	{r7, pc}

0801fec4 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 801fec4:	b580      	push	{r7, lr}
 801fec6:	b088      	sub	sp, #32
 801fec8:	af00      	add	r7, sp, #0
 801feca:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 801fecc:	2300      	movs	r3, #0
 801fece:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801fed0:	f3ef 8305 	mrs	r3, IPSR
 801fed4:	60bb      	str	r3, [r7, #8]
  return(result);
 801fed6:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 801fed8:	2b00      	cmp	r3, #0
 801feda:	d174      	bne.n	801ffc6 <osMutexNew+0x102>
    if (attr != NULL) {
 801fedc:	687b      	ldr	r3, [r7, #4]
 801fede:	2b00      	cmp	r3, #0
 801fee0:	d003      	beq.n	801feea <osMutexNew+0x26>
      type = attr->attr_bits;
 801fee2:	687b      	ldr	r3, [r7, #4]
 801fee4:	685b      	ldr	r3, [r3, #4]
 801fee6:	61bb      	str	r3, [r7, #24]
 801fee8:	e001      	b.n	801feee <osMutexNew+0x2a>
    } else {
      type = 0U;
 801feea:	2300      	movs	r3, #0
 801feec:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 801feee:	69bb      	ldr	r3, [r7, #24]
 801fef0:	f003 0301 	and.w	r3, r3, #1
 801fef4:	2b00      	cmp	r3, #0
 801fef6:	d002      	beq.n	801fefe <osMutexNew+0x3a>
      rmtx = 1U;
 801fef8:	2301      	movs	r3, #1
 801fefa:	617b      	str	r3, [r7, #20]
 801fefc:	e001      	b.n	801ff02 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 801fefe:	2300      	movs	r3, #0
 801ff00:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 801ff02:	69bb      	ldr	r3, [r7, #24]
 801ff04:	f003 0308 	and.w	r3, r3, #8
 801ff08:	2b00      	cmp	r3, #0
 801ff0a:	d15c      	bne.n	801ffc6 <osMutexNew+0x102>
      mem = -1;
 801ff0c:	f04f 33ff 	mov.w	r3, #4294967295
 801ff10:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 801ff12:	687b      	ldr	r3, [r7, #4]
 801ff14:	2b00      	cmp	r3, #0
 801ff16:	d015      	beq.n	801ff44 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 801ff18:	687b      	ldr	r3, [r7, #4]
 801ff1a:	689b      	ldr	r3, [r3, #8]
 801ff1c:	2b00      	cmp	r3, #0
 801ff1e:	d006      	beq.n	801ff2e <osMutexNew+0x6a>
 801ff20:	687b      	ldr	r3, [r7, #4]
 801ff22:	68db      	ldr	r3, [r3, #12]
 801ff24:	2b4f      	cmp	r3, #79	; 0x4f
 801ff26:	d902      	bls.n	801ff2e <osMutexNew+0x6a>
          mem = 1;
 801ff28:	2301      	movs	r3, #1
 801ff2a:	613b      	str	r3, [r7, #16]
 801ff2c:	e00c      	b.n	801ff48 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 801ff2e:	687b      	ldr	r3, [r7, #4]
 801ff30:	689b      	ldr	r3, [r3, #8]
 801ff32:	2b00      	cmp	r3, #0
 801ff34:	d108      	bne.n	801ff48 <osMutexNew+0x84>
 801ff36:	687b      	ldr	r3, [r7, #4]
 801ff38:	68db      	ldr	r3, [r3, #12]
 801ff3a:	2b00      	cmp	r3, #0
 801ff3c:	d104      	bne.n	801ff48 <osMutexNew+0x84>
            mem = 0;
 801ff3e:	2300      	movs	r3, #0
 801ff40:	613b      	str	r3, [r7, #16]
 801ff42:	e001      	b.n	801ff48 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 801ff44:	2300      	movs	r3, #0
 801ff46:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 801ff48:	693b      	ldr	r3, [r7, #16]
 801ff4a:	2b01      	cmp	r3, #1
 801ff4c:	d112      	bne.n	801ff74 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 801ff4e:	697b      	ldr	r3, [r7, #20]
 801ff50:	2b00      	cmp	r3, #0
 801ff52:	d007      	beq.n	801ff64 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 801ff54:	687b      	ldr	r3, [r7, #4]
 801ff56:	689b      	ldr	r3, [r3, #8]
 801ff58:	4619      	mov	r1, r3
 801ff5a:	2004      	movs	r0, #4
 801ff5c:	f000 fe49 	bl	8020bf2 <xQueueCreateMutexStatic>
 801ff60:	61f8      	str	r0, [r7, #28]
 801ff62:	e016      	b.n	801ff92 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 801ff64:	687b      	ldr	r3, [r7, #4]
 801ff66:	689b      	ldr	r3, [r3, #8]
 801ff68:	4619      	mov	r1, r3
 801ff6a:	2001      	movs	r0, #1
 801ff6c:	f000 fe41 	bl	8020bf2 <xQueueCreateMutexStatic>
 801ff70:	61f8      	str	r0, [r7, #28]
 801ff72:	e00e      	b.n	801ff92 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 801ff74:	693b      	ldr	r3, [r7, #16]
 801ff76:	2b00      	cmp	r3, #0
 801ff78:	d10b      	bne.n	801ff92 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 801ff7a:	697b      	ldr	r3, [r7, #20]
 801ff7c:	2b00      	cmp	r3, #0
 801ff7e:	d004      	beq.n	801ff8a <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 801ff80:	2004      	movs	r0, #4
 801ff82:	f000 fe1e 	bl	8020bc2 <xQueueCreateMutex>
 801ff86:	61f8      	str	r0, [r7, #28]
 801ff88:	e003      	b.n	801ff92 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 801ff8a:	2001      	movs	r0, #1
 801ff8c:	f000 fe19 	bl	8020bc2 <xQueueCreateMutex>
 801ff90:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 801ff92:	69fb      	ldr	r3, [r7, #28]
 801ff94:	2b00      	cmp	r3, #0
 801ff96:	d00c      	beq.n	801ffb2 <osMutexNew+0xee>
        if (attr != NULL) {
 801ff98:	687b      	ldr	r3, [r7, #4]
 801ff9a:	2b00      	cmp	r3, #0
 801ff9c:	d003      	beq.n	801ffa6 <osMutexNew+0xe2>
          name = attr->name;
 801ff9e:	687b      	ldr	r3, [r7, #4]
 801ffa0:	681b      	ldr	r3, [r3, #0]
 801ffa2:	60fb      	str	r3, [r7, #12]
 801ffa4:	e001      	b.n	801ffaa <osMutexNew+0xe6>
        } else {
          name = NULL;
 801ffa6:	2300      	movs	r3, #0
 801ffa8:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 801ffaa:	68f9      	ldr	r1, [r7, #12]
 801ffac:	69f8      	ldr	r0, [r7, #28]
 801ffae:	f001 fced 	bl	802198c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 801ffb2:	69fb      	ldr	r3, [r7, #28]
 801ffb4:	2b00      	cmp	r3, #0
 801ffb6:	d006      	beq.n	801ffc6 <osMutexNew+0x102>
 801ffb8:	697b      	ldr	r3, [r7, #20]
 801ffba:	2b00      	cmp	r3, #0
 801ffbc:	d003      	beq.n	801ffc6 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 801ffbe:	69fb      	ldr	r3, [r7, #28]
 801ffc0:	f043 0301 	orr.w	r3, r3, #1
 801ffc4:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 801ffc6:	69fb      	ldr	r3, [r7, #28]
}
 801ffc8:	4618      	mov	r0, r3
 801ffca:	3720      	adds	r7, #32
 801ffcc:	46bd      	mov	sp, r7
 801ffce:	bd80      	pop	{r7, pc}

0801ffd0 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 801ffd0:	b580      	push	{r7, lr}
 801ffd2:	b086      	sub	sp, #24
 801ffd4:	af00      	add	r7, sp, #0
 801ffd6:	6078      	str	r0, [r7, #4]
 801ffd8:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 801ffda:	687b      	ldr	r3, [r7, #4]
 801ffdc:	f023 0301 	bic.w	r3, r3, #1
 801ffe0:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 801ffe2:	687b      	ldr	r3, [r7, #4]
 801ffe4:	f003 0301 	and.w	r3, r3, #1
 801ffe8:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 801ffea:	2300      	movs	r3, #0
 801ffec:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801ffee:	f3ef 8305 	mrs	r3, IPSR
 801fff2:	60bb      	str	r3, [r7, #8]
  return(result);
 801fff4:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 801fff6:	2b00      	cmp	r3, #0
 801fff8:	d003      	beq.n	8020002 <osMutexAcquire+0x32>
    stat = osErrorISR;
 801fffa:	f06f 0305 	mvn.w	r3, #5
 801fffe:	617b      	str	r3, [r7, #20]
 8020000:	e02c      	b.n	802005c <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8020002:	693b      	ldr	r3, [r7, #16]
 8020004:	2b00      	cmp	r3, #0
 8020006:	d103      	bne.n	8020010 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8020008:	f06f 0303 	mvn.w	r3, #3
 802000c:	617b      	str	r3, [r7, #20]
 802000e:	e025      	b.n	802005c <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8020010:	68fb      	ldr	r3, [r7, #12]
 8020012:	2b00      	cmp	r3, #0
 8020014:	d011      	beq.n	802003a <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8020016:	6839      	ldr	r1, [r7, #0]
 8020018:	6938      	ldr	r0, [r7, #16]
 802001a:	f000 fe39 	bl	8020c90 <xQueueTakeMutexRecursive>
 802001e:	4603      	mov	r3, r0
 8020020:	2b01      	cmp	r3, #1
 8020022:	d01b      	beq.n	802005c <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8020024:	683b      	ldr	r3, [r7, #0]
 8020026:	2b00      	cmp	r3, #0
 8020028:	d003      	beq.n	8020032 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 802002a:	f06f 0301 	mvn.w	r3, #1
 802002e:	617b      	str	r3, [r7, #20]
 8020030:	e014      	b.n	802005c <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8020032:	f06f 0302 	mvn.w	r3, #2
 8020036:	617b      	str	r3, [r7, #20]
 8020038:	e010      	b.n	802005c <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 802003a:	6839      	ldr	r1, [r7, #0]
 802003c:	6938      	ldr	r0, [r7, #16]
 802003e:	f001 f9cd 	bl	80213dc <xQueueSemaphoreTake>
 8020042:	4603      	mov	r3, r0
 8020044:	2b01      	cmp	r3, #1
 8020046:	d009      	beq.n	802005c <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8020048:	683b      	ldr	r3, [r7, #0]
 802004a:	2b00      	cmp	r3, #0
 802004c:	d003      	beq.n	8020056 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 802004e:	f06f 0301 	mvn.w	r3, #1
 8020052:	617b      	str	r3, [r7, #20]
 8020054:	e002      	b.n	802005c <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8020056:	f06f 0302 	mvn.w	r3, #2
 802005a:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 802005c:	697b      	ldr	r3, [r7, #20]
}
 802005e:	4618      	mov	r0, r3
 8020060:	3718      	adds	r7, #24
 8020062:	46bd      	mov	sp, r7
 8020064:	bd80      	pop	{r7, pc}

08020066 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8020066:	b580      	push	{r7, lr}
 8020068:	b086      	sub	sp, #24
 802006a:	af00      	add	r7, sp, #0
 802006c:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 802006e:	687b      	ldr	r3, [r7, #4]
 8020070:	f023 0301 	bic.w	r3, r3, #1
 8020074:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8020076:	687b      	ldr	r3, [r7, #4]
 8020078:	f003 0301 	and.w	r3, r3, #1
 802007c:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 802007e:	2300      	movs	r3, #0
 8020080:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8020082:	f3ef 8305 	mrs	r3, IPSR
 8020086:	60bb      	str	r3, [r7, #8]
  return(result);
 8020088:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 802008a:	2b00      	cmp	r3, #0
 802008c:	d003      	beq.n	8020096 <osMutexRelease+0x30>
    stat = osErrorISR;
 802008e:	f06f 0305 	mvn.w	r3, #5
 8020092:	617b      	str	r3, [r7, #20]
 8020094:	e01f      	b.n	80200d6 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8020096:	693b      	ldr	r3, [r7, #16]
 8020098:	2b00      	cmp	r3, #0
 802009a:	d103      	bne.n	80200a4 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 802009c:	f06f 0303 	mvn.w	r3, #3
 80200a0:	617b      	str	r3, [r7, #20]
 80200a2:	e018      	b.n	80200d6 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 80200a4:	68fb      	ldr	r3, [r7, #12]
 80200a6:	2b00      	cmp	r3, #0
 80200a8:	d009      	beq.n	80200be <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 80200aa:	6938      	ldr	r0, [r7, #16]
 80200ac:	f000 fdbc 	bl	8020c28 <xQueueGiveMutexRecursive>
 80200b0:	4603      	mov	r3, r0
 80200b2:	2b01      	cmp	r3, #1
 80200b4:	d00f      	beq.n	80200d6 <osMutexRelease+0x70>
        stat = osErrorResource;
 80200b6:	f06f 0302 	mvn.w	r3, #2
 80200ba:	617b      	str	r3, [r7, #20]
 80200bc:	e00b      	b.n	80200d6 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 80200be:	2300      	movs	r3, #0
 80200c0:	2200      	movs	r2, #0
 80200c2:	2100      	movs	r1, #0
 80200c4:	6938      	ldr	r0, [r7, #16]
 80200c6:	f000 fe83 	bl	8020dd0 <xQueueGenericSend>
 80200ca:	4603      	mov	r3, r0
 80200cc:	2b01      	cmp	r3, #1
 80200ce:	d002      	beq.n	80200d6 <osMutexRelease+0x70>
        stat = osErrorResource;
 80200d0:	f06f 0302 	mvn.w	r3, #2
 80200d4:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80200d6:	697b      	ldr	r3, [r7, #20]
}
 80200d8:	4618      	mov	r0, r3
 80200da:	3718      	adds	r7, #24
 80200dc:	46bd      	mov	sp, r7
 80200de:	bd80      	pop	{r7, pc}

080200e0 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80200e0:	b580      	push	{r7, lr}
 80200e2:	b08a      	sub	sp, #40	; 0x28
 80200e4:	af02      	add	r7, sp, #8
 80200e6:	60f8      	str	r0, [r7, #12]
 80200e8:	60b9      	str	r1, [r7, #8]
 80200ea:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80200ec:	2300      	movs	r3, #0
 80200ee:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80200f0:	f3ef 8305 	mrs	r3, IPSR
 80200f4:	613b      	str	r3, [r7, #16]
  return(result);
 80200f6:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80200f8:	2b00      	cmp	r3, #0
 80200fa:	d175      	bne.n	80201e8 <osSemaphoreNew+0x108>
 80200fc:	68fb      	ldr	r3, [r7, #12]
 80200fe:	2b00      	cmp	r3, #0
 8020100:	d072      	beq.n	80201e8 <osSemaphoreNew+0x108>
 8020102:	68ba      	ldr	r2, [r7, #8]
 8020104:	68fb      	ldr	r3, [r7, #12]
 8020106:	429a      	cmp	r2, r3
 8020108:	d86e      	bhi.n	80201e8 <osSemaphoreNew+0x108>
    mem = -1;
 802010a:	f04f 33ff 	mov.w	r3, #4294967295
 802010e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8020110:	687b      	ldr	r3, [r7, #4]
 8020112:	2b00      	cmp	r3, #0
 8020114:	d015      	beq.n	8020142 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8020116:	687b      	ldr	r3, [r7, #4]
 8020118:	689b      	ldr	r3, [r3, #8]
 802011a:	2b00      	cmp	r3, #0
 802011c:	d006      	beq.n	802012c <osSemaphoreNew+0x4c>
 802011e:	687b      	ldr	r3, [r7, #4]
 8020120:	68db      	ldr	r3, [r3, #12]
 8020122:	2b4f      	cmp	r3, #79	; 0x4f
 8020124:	d902      	bls.n	802012c <osSemaphoreNew+0x4c>
        mem = 1;
 8020126:	2301      	movs	r3, #1
 8020128:	61bb      	str	r3, [r7, #24]
 802012a:	e00c      	b.n	8020146 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 802012c:	687b      	ldr	r3, [r7, #4]
 802012e:	689b      	ldr	r3, [r3, #8]
 8020130:	2b00      	cmp	r3, #0
 8020132:	d108      	bne.n	8020146 <osSemaphoreNew+0x66>
 8020134:	687b      	ldr	r3, [r7, #4]
 8020136:	68db      	ldr	r3, [r3, #12]
 8020138:	2b00      	cmp	r3, #0
 802013a:	d104      	bne.n	8020146 <osSemaphoreNew+0x66>
          mem = 0;
 802013c:	2300      	movs	r3, #0
 802013e:	61bb      	str	r3, [r7, #24]
 8020140:	e001      	b.n	8020146 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8020142:	2300      	movs	r3, #0
 8020144:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8020146:	69bb      	ldr	r3, [r7, #24]
 8020148:	f1b3 3fff 	cmp.w	r3, #4294967295
 802014c:	d04c      	beq.n	80201e8 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 802014e:	68fb      	ldr	r3, [r7, #12]
 8020150:	2b01      	cmp	r3, #1
 8020152:	d128      	bne.n	80201a6 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8020154:	69bb      	ldr	r3, [r7, #24]
 8020156:	2b01      	cmp	r3, #1
 8020158:	d10a      	bne.n	8020170 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 802015a:	687b      	ldr	r3, [r7, #4]
 802015c:	689b      	ldr	r3, [r3, #8]
 802015e:	2203      	movs	r2, #3
 8020160:	9200      	str	r2, [sp, #0]
 8020162:	2200      	movs	r2, #0
 8020164:	2100      	movs	r1, #0
 8020166:	2001      	movs	r0, #1
 8020168:	f000 fc3c 	bl	80209e4 <xQueueGenericCreateStatic>
 802016c:	61f8      	str	r0, [r7, #28]
 802016e:	e005      	b.n	802017c <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8020170:	2203      	movs	r2, #3
 8020172:	2100      	movs	r1, #0
 8020174:	2001      	movs	r0, #1
 8020176:	f000 fcad 	bl	8020ad4 <xQueueGenericCreate>
 802017a:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 802017c:	69fb      	ldr	r3, [r7, #28]
 802017e:	2b00      	cmp	r3, #0
 8020180:	d022      	beq.n	80201c8 <osSemaphoreNew+0xe8>
 8020182:	68bb      	ldr	r3, [r7, #8]
 8020184:	2b00      	cmp	r3, #0
 8020186:	d01f      	beq.n	80201c8 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8020188:	2300      	movs	r3, #0
 802018a:	2200      	movs	r2, #0
 802018c:	2100      	movs	r1, #0
 802018e:	69f8      	ldr	r0, [r7, #28]
 8020190:	f000 fe1e 	bl	8020dd0 <xQueueGenericSend>
 8020194:	4603      	mov	r3, r0
 8020196:	2b01      	cmp	r3, #1
 8020198:	d016      	beq.n	80201c8 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 802019a:	69f8      	ldr	r0, [r7, #28]
 802019c:	f001 faaa 	bl	80216f4 <vQueueDelete>
            hSemaphore = NULL;
 80201a0:	2300      	movs	r3, #0
 80201a2:	61fb      	str	r3, [r7, #28]
 80201a4:	e010      	b.n	80201c8 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80201a6:	69bb      	ldr	r3, [r7, #24]
 80201a8:	2b01      	cmp	r3, #1
 80201aa:	d108      	bne.n	80201be <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80201ac:	687b      	ldr	r3, [r7, #4]
 80201ae:	689b      	ldr	r3, [r3, #8]
 80201b0:	461a      	mov	r2, r3
 80201b2:	68b9      	ldr	r1, [r7, #8]
 80201b4:	68f8      	ldr	r0, [r7, #12]
 80201b6:	f000 fda1 	bl	8020cfc <xQueueCreateCountingSemaphoreStatic>
 80201ba:	61f8      	str	r0, [r7, #28]
 80201bc:	e004      	b.n	80201c8 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80201be:	68b9      	ldr	r1, [r7, #8]
 80201c0:	68f8      	ldr	r0, [r7, #12]
 80201c2:	f000 fdd2 	bl	8020d6a <xQueueCreateCountingSemaphore>
 80201c6:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80201c8:	69fb      	ldr	r3, [r7, #28]
 80201ca:	2b00      	cmp	r3, #0
 80201cc:	d00c      	beq.n	80201e8 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80201ce:	687b      	ldr	r3, [r7, #4]
 80201d0:	2b00      	cmp	r3, #0
 80201d2:	d003      	beq.n	80201dc <osSemaphoreNew+0xfc>
          name = attr->name;
 80201d4:	687b      	ldr	r3, [r7, #4]
 80201d6:	681b      	ldr	r3, [r3, #0]
 80201d8:	617b      	str	r3, [r7, #20]
 80201da:	e001      	b.n	80201e0 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80201dc:	2300      	movs	r3, #0
 80201de:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80201e0:	6979      	ldr	r1, [r7, #20]
 80201e2:	69f8      	ldr	r0, [r7, #28]
 80201e4:	f001 fbd2 	bl	802198c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80201e8:	69fb      	ldr	r3, [r7, #28]
}
 80201ea:	4618      	mov	r0, r3
 80201ec:	3720      	adds	r7, #32
 80201ee:	46bd      	mov	sp, r7
 80201f0:	bd80      	pop	{r7, pc}
	...

080201f4 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80201f4:	b580      	push	{r7, lr}
 80201f6:	b086      	sub	sp, #24
 80201f8:	af00      	add	r7, sp, #0
 80201fa:	6078      	str	r0, [r7, #4]
 80201fc:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80201fe:	687b      	ldr	r3, [r7, #4]
 8020200:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8020202:	2300      	movs	r3, #0
 8020204:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8020206:	693b      	ldr	r3, [r7, #16]
 8020208:	2b00      	cmp	r3, #0
 802020a:	d103      	bne.n	8020214 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 802020c:	f06f 0303 	mvn.w	r3, #3
 8020210:	617b      	str	r3, [r7, #20]
 8020212:	e039      	b.n	8020288 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8020214:	f3ef 8305 	mrs	r3, IPSR
 8020218:	60fb      	str	r3, [r7, #12]
  return(result);
 802021a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 802021c:	2b00      	cmp	r3, #0
 802021e:	d022      	beq.n	8020266 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8020220:	683b      	ldr	r3, [r7, #0]
 8020222:	2b00      	cmp	r3, #0
 8020224:	d003      	beq.n	802022e <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8020226:	f06f 0303 	mvn.w	r3, #3
 802022a:	617b      	str	r3, [r7, #20]
 802022c:	e02c      	b.n	8020288 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 802022e:	2300      	movs	r3, #0
 8020230:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8020232:	f107 0308 	add.w	r3, r7, #8
 8020236:	461a      	mov	r2, r3
 8020238:	2100      	movs	r1, #0
 802023a:	6938      	ldr	r0, [r7, #16]
 802023c:	f001 f9da 	bl	80215f4 <xQueueReceiveFromISR>
 8020240:	4603      	mov	r3, r0
 8020242:	2b01      	cmp	r3, #1
 8020244:	d003      	beq.n	802024e <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8020246:	f06f 0302 	mvn.w	r3, #2
 802024a:	617b      	str	r3, [r7, #20]
 802024c:	e01c      	b.n	8020288 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 802024e:	68bb      	ldr	r3, [r7, #8]
 8020250:	2b00      	cmp	r3, #0
 8020252:	d019      	beq.n	8020288 <osSemaphoreAcquire+0x94>
 8020254:	4b0f      	ldr	r3, [pc, #60]	; (8020294 <osSemaphoreAcquire+0xa0>)
 8020256:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 802025a:	601a      	str	r2, [r3, #0]
 802025c:	f3bf 8f4f 	dsb	sy
 8020260:	f3bf 8f6f 	isb	sy
 8020264:	e010      	b.n	8020288 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8020266:	6839      	ldr	r1, [r7, #0]
 8020268:	6938      	ldr	r0, [r7, #16]
 802026a:	f001 f8b7 	bl	80213dc <xQueueSemaphoreTake>
 802026e:	4603      	mov	r3, r0
 8020270:	2b01      	cmp	r3, #1
 8020272:	d009      	beq.n	8020288 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8020274:	683b      	ldr	r3, [r7, #0]
 8020276:	2b00      	cmp	r3, #0
 8020278:	d003      	beq.n	8020282 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 802027a:	f06f 0301 	mvn.w	r3, #1
 802027e:	617b      	str	r3, [r7, #20]
 8020280:	e002      	b.n	8020288 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8020282:	f06f 0302 	mvn.w	r3, #2
 8020286:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8020288:	697b      	ldr	r3, [r7, #20]
}
 802028a:	4618      	mov	r0, r3
 802028c:	3718      	adds	r7, #24
 802028e:	46bd      	mov	sp, r7
 8020290:	bd80      	pop	{r7, pc}
 8020292:	bf00      	nop
 8020294:	e000ed04 	.word	0xe000ed04

08020298 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8020298:	b580      	push	{r7, lr}
 802029a:	b086      	sub	sp, #24
 802029c:	af00      	add	r7, sp, #0
 802029e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80202a0:	687b      	ldr	r3, [r7, #4]
 80202a2:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80202a4:	2300      	movs	r3, #0
 80202a6:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80202a8:	693b      	ldr	r3, [r7, #16]
 80202aa:	2b00      	cmp	r3, #0
 80202ac:	d103      	bne.n	80202b6 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80202ae:	f06f 0303 	mvn.w	r3, #3
 80202b2:	617b      	str	r3, [r7, #20]
 80202b4:	e02c      	b.n	8020310 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80202b6:	f3ef 8305 	mrs	r3, IPSR
 80202ba:	60fb      	str	r3, [r7, #12]
  return(result);
 80202bc:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80202be:	2b00      	cmp	r3, #0
 80202c0:	d01a      	beq.n	80202f8 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80202c2:	2300      	movs	r3, #0
 80202c4:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80202c6:	f107 0308 	add.w	r3, r7, #8
 80202ca:	4619      	mov	r1, r3
 80202cc:	6938      	ldr	r0, [r7, #16]
 80202ce:	f000 ff18 	bl	8021102 <xQueueGiveFromISR>
 80202d2:	4603      	mov	r3, r0
 80202d4:	2b01      	cmp	r3, #1
 80202d6:	d003      	beq.n	80202e0 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 80202d8:	f06f 0302 	mvn.w	r3, #2
 80202dc:	617b      	str	r3, [r7, #20]
 80202de:	e017      	b.n	8020310 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 80202e0:	68bb      	ldr	r3, [r7, #8]
 80202e2:	2b00      	cmp	r3, #0
 80202e4:	d014      	beq.n	8020310 <osSemaphoreRelease+0x78>
 80202e6:	4b0d      	ldr	r3, [pc, #52]	; (802031c <osSemaphoreRelease+0x84>)
 80202e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80202ec:	601a      	str	r2, [r3, #0]
 80202ee:	f3bf 8f4f 	dsb	sy
 80202f2:	f3bf 8f6f 	isb	sy
 80202f6:	e00b      	b.n	8020310 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80202f8:	2300      	movs	r3, #0
 80202fa:	2200      	movs	r2, #0
 80202fc:	2100      	movs	r1, #0
 80202fe:	6938      	ldr	r0, [r7, #16]
 8020300:	f000 fd66 	bl	8020dd0 <xQueueGenericSend>
 8020304:	4603      	mov	r3, r0
 8020306:	2b01      	cmp	r3, #1
 8020308:	d002      	beq.n	8020310 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 802030a:	f06f 0302 	mvn.w	r3, #2
 802030e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8020310:	697b      	ldr	r3, [r7, #20]
}
 8020312:	4618      	mov	r0, r3
 8020314:	3718      	adds	r7, #24
 8020316:	46bd      	mov	sp, r7
 8020318:	bd80      	pop	{r7, pc}
 802031a:	bf00      	nop
 802031c:	e000ed04 	.word	0xe000ed04

08020320 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 8020320:	b580      	push	{r7, lr}
 8020322:	b086      	sub	sp, #24
 8020324:	af00      	add	r7, sp, #0
 8020326:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8020328:	687b      	ldr	r3, [r7, #4]
 802032a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 802032c:	f3ef 8305 	mrs	r3, IPSR
 8020330:	60fb      	str	r3, [r7, #12]
  return(result);
 8020332:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 8020334:	2b00      	cmp	r3, #0
 8020336:	d003      	beq.n	8020340 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 8020338:	f06f 0305 	mvn.w	r3, #5
 802033c:	617b      	str	r3, [r7, #20]
 802033e:	e00e      	b.n	802035e <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 8020340:	693b      	ldr	r3, [r7, #16]
 8020342:	2b00      	cmp	r3, #0
 8020344:	d103      	bne.n	802034e <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 8020346:	f06f 0303 	mvn.w	r3, #3
 802034a:	617b      	str	r3, [r7, #20]
 802034c:	e007      	b.n	802035e <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 802034e:	6938      	ldr	r0, [r7, #16]
 8020350:	f001 fb46 	bl	80219e0 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 8020354:	2300      	movs	r3, #0
 8020356:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 8020358:	6938      	ldr	r0, [r7, #16]
 802035a:	f001 f9cb 	bl	80216f4 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 802035e:	697b      	ldr	r3, [r7, #20]
}
 8020360:	4618      	mov	r0, r3
 8020362:	3718      	adds	r7, #24
 8020364:	46bd      	mov	sp, r7
 8020366:	bd80      	pop	{r7, pc}

08020368 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8020368:	b480      	push	{r7}
 802036a:	b085      	sub	sp, #20
 802036c:	af00      	add	r7, sp, #0
 802036e:	60f8      	str	r0, [r7, #12]
 8020370:	60b9      	str	r1, [r7, #8]
 8020372:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8020374:	68fb      	ldr	r3, [r7, #12]
 8020376:	4a07      	ldr	r2, [pc, #28]	; (8020394 <vApplicationGetIdleTaskMemory+0x2c>)
 8020378:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 802037a:	68bb      	ldr	r3, [r7, #8]
 802037c:	4a06      	ldr	r2, [pc, #24]	; (8020398 <vApplicationGetIdleTaskMemory+0x30>)
 802037e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8020380:	687b      	ldr	r3, [r7, #4]
 8020382:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8020386:	601a      	str	r2, [r3, #0]
}
 8020388:	bf00      	nop
 802038a:	3714      	adds	r7, #20
 802038c:	46bd      	mov	sp, r7
 802038e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020392:	4770      	bx	lr
 8020394:	2400af74 	.word	0x2400af74
 8020398:	2400b020 	.word	0x2400b020

0802039c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 802039c:	b480      	push	{r7}
 802039e:	b085      	sub	sp, #20
 80203a0:	af00      	add	r7, sp, #0
 80203a2:	60f8      	str	r0, [r7, #12]
 80203a4:	60b9      	str	r1, [r7, #8]
 80203a6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80203a8:	68fb      	ldr	r3, [r7, #12]
 80203aa:	4a07      	ldr	r2, [pc, #28]	; (80203c8 <vApplicationGetTimerTaskMemory+0x2c>)
 80203ac:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80203ae:	68bb      	ldr	r3, [r7, #8]
 80203b0:	4a06      	ldr	r2, [pc, #24]	; (80203cc <vApplicationGetTimerTaskMemory+0x30>)
 80203b2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80203b4:	687b      	ldr	r3, [r7, #4]
 80203b6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80203ba:	601a      	str	r2, [r3, #0]
}
 80203bc:	bf00      	nop
 80203be:	3714      	adds	r7, #20
 80203c0:	46bd      	mov	sp, r7
 80203c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80203c6:	4770      	bx	lr
 80203c8:	2400c020 	.word	0x2400c020
 80203cc:	2400c0cc 	.word	0x2400c0cc

080203d0 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 80203d0:	b580      	push	{r7, lr}
 80203d2:	b086      	sub	sp, #24
 80203d4:	af00      	add	r7, sp, #0
 80203d6:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 80203d8:	687b      	ldr	r3, [r7, #4]
 80203da:	2b00      	cmp	r3, #0
 80203dc:	d10a      	bne.n	80203f4 <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80203de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80203e2:	f383 8811 	msr	BASEPRI, r3
 80203e6:	f3bf 8f6f 	isb	sy
 80203ea:	f3bf 8f4f 	dsb	sy
 80203ee:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80203f0:	bf00      	nop
 80203f2:	e7fe      	b.n	80203f2 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 80203f4:	2320      	movs	r3, #32
 80203f6:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 80203f8:	68bb      	ldr	r3, [r7, #8]
 80203fa:	2b20      	cmp	r3, #32
 80203fc:	d00a      	beq.n	8020414 <xEventGroupCreateStatic+0x44>
	__asm volatile
 80203fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8020402:	f383 8811 	msr	BASEPRI, r3
 8020406:	f3bf 8f6f 	isb	sy
 802040a:	f3bf 8f4f 	dsb	sy
 802040e:	60fb      	str	r3, [r7, #12]
}
 8020410:	bf00      	nop
 8020412:	e7fe      	b.n	8020412 <xEventGroupCreateStatic+0x42>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8020414:	687b      	ldr	r3, [r7, #4]
 8020416:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8020418:	697b      	ldr	r3, [r7, #20]
 802041a:	2b00      	cmp	r3, #0
 802041c:	d00a      	beq.n	8020434 <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 802041e:	697b      	ldr	r3, [r7, #20]
 8020420:	2200      	movs	r2, #0
 8020422:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8020424:	697b      	ldr	r3, [r7, #20]
 8020426:	3304      	adds	r3, #4
 8020428:	4618      	mov	r0, r3
 802042a:	f000 f9bf 	bl	80207ac <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 802042e:	697b      	ldr	r3, [r7, #20]
 8020430:	2201      	movs	r2, #1
 8020432:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8020434:	697b      	ldr	r3, [r7, #20]
	}
 8020436:	4618      	mov	r0, r3
 8020438:	3718      	adds	r7, #24
 802043a:	46bd      	mov	sp, r7
 802043c:	bd80      	pop	{r7, pc}

0802043e <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 802043e:	b580      	push	{r7, lr}
 8020440:	b082      	sub	sp, #8
 8020442:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8020444:	2020      	movs	r0, #32
 8020446:	f003 fa77 	bl	8023938 <pvPortMalloc>
 802044a:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 802044c:	687b      	ldr	r3, [r7, #4]
 802044e:	2b00      	cmp	r3, #0
 8020450:	d00a      	beq.n	8020468 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8020452:	687b      	ldr	r3, [r7, #4]
 8020454:	2200      	movs	r2, #0
 8020456:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8020458:	687b      	ldr	r3, [r7, #4]
 802045a:	3304      	adds	r3, #4
 802045c:	4618      	mov	r0, r3
 802045e:	f000 f9a5 	bl	80207ac <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8020462:	687b      	ldr	r3, [r7, #4]
 8020464:	2200      	movs	r2, #0
 8020466:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8020468:	687b      	ldr	r3, [r7, #4]
	}
 802046a:	4618      	mov	r0, r3
 802046c:	3708      	adds	r7, #8
 802046e:	46bd      	mov	sp, r7
 8020470:	bd80      	pop	{r7, pc}
	...

08020474 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8020474:	b580      	push	{r7, lr}
 8020476:	b090      	sub	sp, #64	; 0x40
 8020478:	af00      	add	r7, sp, #0
 802047a:	60f8      	str	r0, [r7, #12]
 802047c:	60b9      	str	r1, [r7, #8]
 802047e:	607a      	str	r2, [r7, #4]
 8020480:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8020482:	68fb      	ldr	r3, [r7, #12]
 8020484:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8020486:	2300      	movs	r3, #0
 8020488:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 802048a:	2300      	movs	r3, #0
 802048c:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 802048e:	68fb      	ldr	r3, [r7, #12]
 8020490:	2b00      	cmp	r3, #0
 8020492:	d10a      	bne.n	80204aa <xEventGroupWaitBits+0x36>
	__asm volatile
 8020494:	f04f 0350 	mov.w	r3, #80	; 0x50
 8020498:	f383 8811 	msr	BASEPRI, r3
 802049c:	f3bf 8f6f 	isb	sy
 80204a0:	f3bf 8f4f 	dsb	sy
 80204a4:	623b      	str	r3, [r7, #32]
}
 80204a6:	bf00      	nop
 80204a8:	e7fe      	b.n	80204a8 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80204aa:	68bb      	ldr	r3, [r7, #8]
 80204ac:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80204b0:	2b00      	cmp	r3, #0
 80204b2:	d00a      	beq.n	80204ca <xEventGroupWaitBits+0x56>
	__asm volatile
 80204b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80204b8:	f383 8811 	msr	BASEPRI, r3
 80204bc:	f3bf 8f6f 	isb	sy
 80204c0:	f3bf 8f4f 	dsb	sy
 80204c4:	61fb      	str	r3, [r7, #28]
}
 80204c6:	bf00      	nop
 80204c8:	e7fe      	b.n	80204c8 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 80204ca:	68bb      	ldr	r3, [r7, #8]
 80204cc:	2b00      	cmp	r3, #0
 80204ce:	d10a      	bne.n	80204e6 <xEventGroupWaitBits+0x72>
	__asm volatile
 80204d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80204d4:	f383 8811 	msr	BASEPRI, r3
 80204d8:	f3bf 8f6f 	isb	sy
 80204dc:	f3bf 8f4f 	dsb	sy
 80204e0:	61bb      	str	r3, [r7, #24]
}
 80204e2:	bf00      	nop
 80204e4:	e7fe      	b.n	80204e4 <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80204e6:	f002 fa73 	bl	80229d0 <xTaskGetSchedulerState>
 80204ea:	4603      	mov	r3, r0
 80204ec:	2b00      	cmp	r3, #0
 80204ee:	d102      	bne.n	80204f6 <xEventGroupWaitBits+0x82>
 80204f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80204f2:	2b00      	cmp	r3, #0
 80204f4:	d101      	bne.n	80204fa <xEventGroupWaitBits+0x86>
 80204f6:	2301      	movs	r3, #1
 80204f8:	e000      	b.n	80204fc <xEventGroupWaitBits+0x88>
 80204fa:	2300      	movs	r3, #0
 80204fc:	2b00      	cmp	r3, #0
 80204fe:	d10a      	bne.n	8020516 <xEventGroupWaitBits+0xa2>
	__asm volatile
 8020500:	f04f 0350 	mov.w	r3, #80	; 0x50
 8020504:	f383 8811 	msr	BASEPRI, r3
 8020508:	f3bf 8f6f 	isb	sy
 802050c:	f3bf 8f4f 	dsb	sy
 8020510:	617b      	str	r3, [r7, #20]
}
 8020512:	bf00      	nop
 8020514:	e7fe      	b.n	8020514 <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 8020516:	f001 fd9b 	bl	8022050 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 802051a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802051c:	681b      	ldr	r3, [r3, #0]
 802051e:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8020520:	683a      	ldr	r2, [r7, #0]
 8020522:	68b9      	ldr	r1, [r7, #8]
 8020524:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8020526:	f000 f90b 	bl	8020740 <prvTestWaitCondition>
 802052a:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 802052c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802052e:	2b00      	cmp	r3, #0
 8020530:	d00e      	beq.n	8020550 <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8020532:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020534:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8020536:	2300      	movs	r3, #0
 8020538:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 802053a:	687b      	ldr	r3, [r7, #4]
 802053c:	2b00      	cmp	r3, #0
 802053e:	d028      	beq.n	8020592 <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8020540:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8020542:	681a      	ldr	r2, [r3, #0]
 8020544:	68bb      	ldr	r3, [r7, #8]
 8020546:	43db      	mvns	r3, r3
 8020548:	401a      	ands	r2, r3
 802054a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802054c:	601a      	str	r2, [r3, #0]
 802054e:	e020      	b.n	8020592 <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8020550:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8020552:	2b00      	cmp	r3, #0
 8020554:	d104      	bne.n	8020560 <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8020556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020558:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 802055a:	2301      	movs	r3, #1
 802055c:	633b      	str	r3, [r7, #48]	; 0x30
 802055e:	e018      	b.n	8020592 <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8020560:	687b      	ldr	r3, [r7, #4]
 8020562:	2b00      	cmp	r3, #0
 8020564:	d003      	beq.n	802056e <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8020566:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8020568:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 802056c:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 802056e:	683b      	ldr	r3, [r7, #0]
 8020570:	2b00      	cmp	r3, #0
 8020572:	d003      	beq.n	802057c <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8020574:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8020576:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 802057a:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 802057c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802057e:	1d18      	adds	r0, r3, #4
 8020580:	68ba      	ldr	r2, [r7, #8]
 8020582:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8020584:	4313      	orrs	r3, r2
 8020586:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8020588:	4619      	mov	r1, r3
 802058a:	f001 ff85 	bl	8022498 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 802058e:	2300      	movs	r3, #0
 8020590:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8020592:	f001 fd6b 	bl	802206c <xTaskResumeAll>
 8020596:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8020598:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802059a:	2b00      	cmp	r3, #0
 802059c:	d031      	beq.n	8020602 <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 802059e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80205a0:	2b00      	cmp	r3, #0
 80205a2:	d107      	bne.n	80205b4 <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 80205a4:	4b19      	ldr	r3, [pc, #100]	; (802060c <xEventGroupWaitBits+0x198>)
 80205a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80205aa:	601a      	str	r2, [r3, #0]
 80205ac:	f3bf 8f4f 	dsb	sy
 80205b0:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 80205b4:	f002 fb82 	bl	8022cbc <uxTaskResetEventItemValue>
 80205b8:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 80205ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80205bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80205c0:	2b00      	cmp	r3, #0
 80205c2:	d11a      	bne.n	80205fa <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 80205c4:	f003 f896 	bl	80236f4 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 80205c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80205ca:	681b      	ldr	r3, [r3, #0]
 80205cc:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 80205ce:	683a      	ldr	r2, [r7, #0]
 80205d0:	68b9      	ldr	r1, [r7, #8]
 80205d2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80205d4:	f000 f8b4 	bl	8020740 <prvTestWaitCondition>
 80205d8:	4603      	mov	r3, r0
 80205da:	2b00      	cmp	r3, #0
 80205dc:	d009      	beq.n	80205f2 <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 80205de:	687b      	ldr	r3, [r7, #4]
 80205e0:	2b00      	cmp	r3, #0
 80205e2:	d006      	beq.n	80205f2 <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80205e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80205e6:	681a      	ldr	r2, [r3, #0]
 80205e8:	68bb      	ldr	r3, [r7, #8]
 80205ea:	43db      	mvns	r3, r3
 80205ec:	401a      	ands	r2, r3
 80205ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80205f0:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 80205f2:	2301      	movs	r3, #1
 80205f4:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 80205f6:	f003 f8ad 	bl	8023754 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 80205fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80205fc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8020600:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8020602:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8020604:	4618      	mov	r0, r3
 8020606:	3740      	adds	r7, #64	; 0x40
 8020608:	46bd      	mov	sp, r7
 802060a:	bd80      	pop	{r7, pc}
 802060c:	e000ed04 	.word	0xe000ed04

08020610 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8020610:	b580      	push	{r7, lr}
 8020612:	b08e      	sub	sp, #56	; 0x38
 8020614:	af00      	add	r7, sp, #0
 8020616:	6078      	str	r0, [r7, #4]
 8020618:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 802061a:	2300      	movs	r3, #0
 802061c:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 802061e:	687b      	ldr	r3, [r7, #4]
 8020620:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 8020622:	2300      	movs	r3, #0
 8020624:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8020626:	687b      	ldr	r3, [r7, #4]
 8020628:	2b00      	cmp	r3, #0
 802062a:	d10a      	bne.n	8020642 <xEventGroupSetBits+0x32>
	__asm volatile
 802062c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8020630:	f383 8811 	msr	BASEPRI, r3
 8020634:	f3bf 8f6f 	isb	sy
 8020638:	f3bf 8f4f 	dsb	sy
 802063c:	613b      	str	r3, [r7, #16]
}
 802063e:	bf00      	nop
 8020640:	e7fe      	b.n	8020640 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8020642:	683b      	ldr	r3, [r7, #0]
 8020644:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8020648:	2b00      	cmp	r3, #0
 802064a:	d00a      	beq.n	8020662 <xEventGroupSetBits+0x52>
	__asm volatile
 802064c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8020650:	f383 8811 	msr	BASEPRI, r3
 8020654:	f3bf 8f6f 	isb	sy
 8020658:	f3bf 8f4f 	dsb	sy
 802065c:	60fb      	str	r3, [r7, #12]
}
 802065e:	bf00      	nop
 8020660:	e7fe      	b.n	8020660 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8020662:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020664:	3304      	adds	r3, #4
 8020666:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8020668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802066a:	3308      	adds	r3, #8
 802066c:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 802066e:	f001 fcef 	bl	8022050 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8020672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020674:	68db      	ldr	r3, [r3, #12]
 8020676:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8020678:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802067a:	681a      	ldr	r2, [r3, #0]
 802067c:	683b      	ldr	r3, [r7, #0]
 802067e:	431a      	orrs	r2, r3
 8020680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020682:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8020684:	e03c      	b.n	8020700 <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 8020686:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8020688:	685b      	ldr	r3, [r3, #4]
 802068a:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 802068c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802068e:	681b      	ldr	r3, [r3, #0]
 8020690:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8020692:	2300      	movs	r3, #0
 8020694:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8020696:	69bb      	ldr	r3, [r7, #24]
 8020698:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 802069c:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 802069e:	69bb      	ldr	r3, [r7, #24]
 80206a0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80206a4:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80206a6:	697b      	ldr	r3, [r7, #20]
 80206a8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80206ac:	2b00      	cmp	r3, #0
 80206ae:	d108      	bne.n	80206c2 <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80206b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80206b2:	681a      	ldr	r2, [r3, #0]
 80206b4:	69bb      	ldr	r3, [r7, #24]
 80206b6:	4013      	ands	r3, r2
 80206b8:	2b00      	cmp	r3, #0
 80206ba:	d00b      	beq.n	80206d4 <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 80206bc:	2301      	movs	r3, #1
 80206be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80206c0:	e008      	b.n	80206d4 <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 80206c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80206c4:	681a      	ldr	r2, [r3, #0]
 80206c6:	69bb      	ldr	r3, [r7, #24]
 80206c8:	4013      	ands	r3, r2
 80206ca:	69ba      	ldr	r2, [r7, #24]
 80206cc:	429a      	cmp	r2, r3
 80206ce:	d101      	bne.n	80206d4 <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 80206d0:	2301      	movs	r3, #1
 80206d2:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 80206d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80206d6:	2b00      	cmp	r3, #0
 80206d8:	d010      	beq.n	80206fc <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 80206da:	697b      	ldr	r3, [r7, #20]
 80206dc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80206e0:	2b00      	cmp	r3, #0
 80206e2:	d003      	beq.n	80206ec <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 80206e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80206e6:	69bb      	ldr	r3, [r7, #24]
 80206e8:	4313      	orrs	r3, r2
 80206ea:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 80206ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80206ee:	681b      	ldr	r3, [r3, #0]
 80206f0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80206f4:	4619      	mov	r1, r3
 80206f6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80206f8:	f001 ff9a 	bl	8022630 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 80206fc:	69fb      	ldr	r3, [r7, #28]
 80206fe:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 8020700:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8020702:	6a3b      	ldr	r3, [r7, #32]
 8020704:	429a      	cmp	r2, r3
 8020706:	d1be      	bne.n	8020686 <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8020708:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802070a:	681a      	ldr	r2, [r3, #0]
 802070c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802070e:	43db      	mvns	r3, r3
 8020710:	401a      	ands	r2, r3
 8020712:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020714:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8020716:	f001 fca9 	bl	802206c <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 802071a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802071c:	681b      	ldr	r3, [r3, #0]
}
 802071e:	4618      	mov	r0, r3
 8020720:	3738      	adds	r7, #56	; 0x38
 8020722:	46bd      	mov	sp, r7
 8020724:	bd80      	pop	{r7, pc}

08020726 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8020726:	b580      	push	{r7, lr}
 8020728:	b082      	sub	sp, #8
 802072a:	af00      	add	r7, sp, #0
 802072c:	6078      	str	r0, [r7, #4]
 802072e:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8020730:	6839      	ldr	r1, [r7, #0]
 8020732:	6878      	ldr	r0, [r7, #4]
 8020734:	f7ff ff6c 	bl	8020610 <xEventGroupSetBits>
}
 8020738:	bf00      	nop
 802073a:	3708      	adds	r7, #8
 802073c:	46bd      	mov	sp, r7
 802073e:	bd80      	pop	{r7, pc}

08020740 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8020740:	b480      	push	{r7}
 8020742:	b087      	sub	sp, #28
 8020744:	af00      	add	r7, sp, #0
 8020746:	60f8      	str	r0, [r7, #12]
 8020748:	60b9      	str	r1, [r7, #8]
 802074a:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 802074c:	2300      	movs	r3, #0
 802074e:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8020750:	687b      	ldr	r3, [r7, #4]
 8020752:	2b00      	cmp	r3, #0
 8020754:	d107      	bne.n	8020766 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8020756:	68fa      	ldr	r2, [r7, #12]
 8020758:	68bb      	ldr	r3, [r7, #8]
 802075a:	4013      	ands	r3, r2
 802075c:	2b00      	cmp	r3, #0
 802075e:	d00a      	beq.n	8020776 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8020760:	2301      	movs	r3, #1
 8020762:	617b      	str	r3, [r7, #20]
 8020764:	e007      	b.n	8020776 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8020766:	68fa      	ldr	r2, [r7, #12]
 8020768:	68bb      	ldr	r3, [r7, #8]
 802076a:	4013      	ands	r3, r2
 802076c:	68ba      	ldr	r2, [r7, #8]
 802076e:	429a      	cmp	r2, r3
 8020770:	d101      	bne.n	8020776 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8020772:	2301      	movs	r3, #1
 8020774:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8020776:	697b      	ldr	r3, [r7, #20]
}
 8020778:	4618      	mov	r0, r3
 802077a:	371c      	adds	r7, #28
 802077c:	46bd      	mov	sp, r7
 802077e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020782:	4770      	bx	lr

08020784 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8020784:	b580      	push	{r7, lr}
 8020786:	b086      	sub	sp, #24
 8020788:	af00      	add	r7, sp, #0
 802078a:	60f8      	str	r0, [r7, #12]
 802078c:	60b9      	str	r1, [r7, #8]
 802078e:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8020790:	687b      	ldr	r3, [r7, #4]
 8020792:	68ba      	ldr	r2, [r7, #8]
 8020794:	68f9      	ldr	r1, [r7, #12]
 8020796:	4804      	ldr	r0, [pc, #16]	; (80207a8 <xEventGroupSetBitsFromISR+0x24>)
 8020798:	f002 fe5e 	bl	8023458 <xTimerPendFunctionCallFromISR>
 802079c:	6178      	str	r0, [r7, #20]

		return xReturn;
 802079e:	697b      	ldr	r3, [r7, #20]
	}
 80207a0:	4618      	mov	r0, r3
 80207a2:	3718      	adds	r7, #24
 80207a4:	46bd      	mov	sp, r7
 80207a6:	bd80      	pop	{r7, pc}
 80207a8:	08020727 	.word	0x08020727

080207ac <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80207ac:	b480      	push	{r7}
 80207ae:	b083      	sub	sp, #12
 80207b0:	af00      	add	r7, sp, #0
 80207b2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80207b4:	687b      	ldr	r3, [r7, #4]
 80207b6:	f103 0208 	add.w	r2, r3, #8
 80207ba:	687b      	ldr	r3, [r7, #4]
 80207bc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80207be:	687b      	ldr	r3, [r7, #4]
 80207c0:	f04f 32ff 	mov.w	r2, #4294967295
 80207c4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80207c6:	687b      	ldr	r3, [r7, #4]
 80207c8:	f103 0208 	add.w	r2, r3, #8
 80207cc:	687b      	ldr	r3, [r7, #4]
 80207ce:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80207d0:	687b      	ldr	r3, [r7, #4]
 80207d2:	f103 0208 	add.w	r2, r3, #8
 80207d6:	687b      	ldr	r3, [r7, #4]
 80207d8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80207da:	687b      	ldr	r3, [r7, #4]
 80207dc:	2200      	movs	r2, #0
 80207de:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80207e0:	bf00      	nop
 80207e2:	370c      	adds	r7, #12
 80207e4:	46bd      	mov	sp, r7
 80207e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80207ea:	4770      	bx	lr

080207ec <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80207ec:	b480      	push	{r7}
 80207ee:	b083      	sub	sp, #12
 80207f0:	af00      	add	r7, sp, #0
 80207f2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80207f4:	687b      	ldr	r3, [r7, #4]
 80207f6:	2200      	movs	r2, #0
 80207f8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80207fa:	bf00      	nop
 80207fc:	370c      	adds	r7, #12
 80207fe:	46bd      	mov	sp, r7
 8020800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020804:	4770      	bx	lr

08020806 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8020806:	b480      	push	{r7}
 8020808:	b085      	sub	sp, #20
 802080a:	af00      	add	r7, sp, #0
 802080c:	6078      	str	r0, [r7, #4]
 802080e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8020810:	687b      	ldr	r3, [r7, #4]
 8020812:	685b      	ldr	r3, [r3, #4]
 8020814:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8020816:	683b      	ldr	r3, [r7, #0]
 8020818:	68fa      	ldr	r2, [r7, #12]
 802081a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 802081c:	68fb      	ldr	r3, [r7, #12]
 802081e:	689a      	ldr	r2, [r3, #8]
 8020820:	683b      	ldr	r3, [r7, #0]
 8020822:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8020824:	68fb      	ldr	r3, [r7, #12]
 8020826:	689b      	ldr	r3, [r3, #8]
 8020828:	683a      	ldr	r2, [r7, #0]
 802082a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 802082c:	68fb      	ldr	r3, [r7, #12]
 802082e:	683a      	ldr	r2, [r7, #0]
 8020830:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8020832:	683b      	ldr	r3, [r7, #0]
 8020834:	687a      	ldr	r2, [r7, #4]
 8020836:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8020838:	687b      	ldr	r3, [r7, #4]
 802083a:	681b      	ldr	r3, [r3, #0]
 802083c:	1c5a      	adds	r2, r3, #1
 802083e:	687b      	ldr	r3, [r7, #4]
 8020840:	601a      	str	r2, [r3, #0]
}
 8020842:	bf00      	nop
 8020844:	3714      	adds	r7, #20
 8020846:	46bd      	mov	sp, r7
 8020848:	f85d 7b04 	ldr.w	r7, [sp], #4
 802084c:	4770      	bx	lr

0802084e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 802084e:	b480      	push	{r7}
 8020850:	b085      	sub	sp, #20
 8020852:	af00      	add	r7, sp, #0
 8020854:	6078      	str	r0, [r7, #4]
 8020856:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8020858:	683b      	ldr	r3, [r7, #0]
 802085a:	681b      	ldr	r3, [r3, #0]
 802085c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 802085e:	68bb      	ldr	r3, [r7, #8]
 8020860:	f1b3 3fff 	cmp.w	r3, #4294967295
 8020864:	d103      	bne.n	802086e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8020866:	687b      	ldr	r3, [r7, #4]
 8020868:	691b      	ldr	r3, [r3, #16]
 802086a:	60fb      	str	r3, [r7, #12]
 802086c:	e00c      	b.n	8020888 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 802086e:	687b      	ldr	r3, [r7, #4]
 8020870:	3308      	adds	r3, #8
 8020872:	60fb      	str	r3, [r7, #12]
 8020874:	e002      	b.n	802087c <vListInsert+0x2e>
 8020876:	68fb      	ldr	r3, [r7, #12]
 8020878:	685b      	ldr	r3, [r3, #4]
 802087a:	60fb      	str	r3, [r7, #12]
 802087c:	68fb      	ldr	r3, [r7, #12]
 802087e:	685b      	ldr	r3, [r3, #4]
 8020880:	681b      	ldr	r3, [r3, #0]
 8020882:	68ba      	ldr	r2, [r7, #8]
 8020884:	429a      	cmp	r2, r3
 8020886:	d2f6      	bcs.n	8020876 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8020888:	68fb      	ldr	r3, [r7, #12]
 802088a:	685a      	ldr	r2, [r3, #4]
 802088c:	683b      	ldr	r3, [r7, #0]
 802088e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8020890:	683b      	ldr	r3, [r7, #0]
 8020892:	685b      	ldr	r3, [r3, #4]
 8020894:	683a      	ldr	r2, [r7, #0]
 8020896:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8020898:	683b      	ldr	r3, [r7, #0]
 802089a:	68fa      	ldr	r2, [r7, #12]
 802089c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 802089e:	68fb      	ldr	r3, [r7, #12]
 80208a0:	683a      	ldr	r2, [r7, #0]
 80208a2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80208a4:	683b      	ldr	r3, [r7, #0]
 80208a6:	687a      	ldr	r2, [r7, #4]
 80208a8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80208aa:	687b      	ldr	r3, [r7, #4]
 80208ac:	681b      	ldr	r3, [r3, #0]
 80208ae:	1c5a      	adds	r2, r3, #1
 80208b0:	687b      	ldr	r3, [r7, #4]
 80208b2:	601a      	str	r2, [r3, #0]
}
 80208b4:	bf00      	nop
 80208b6:	3714      	adds	r7, #20
 80208b8:	46bd      	mov	sp, r7
 80208ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80208be:	4770      	bx	lr

080208c0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80208c0:	b480      	push	{r7}
 80208c2:	b085      	sub	sp, #20
 80208c4:	af00      	add	r7, sp, #0
 80208c6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80208c8:	687b      	ldr	r3, [r7, #4]
 80208ca:	691b      	ldr	r3, [r3, #16]
 80208cc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80208ce:	687b      	ldr	r3, [r7, #4]
 80208d0:	685b      	ldr	r3, [r3, #4]
 80208d2:	687a      	ldr	r2, [r7, #4]
 80208d4:	6892      	ldr	r2, [r2, #8]
 80208d6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80208d8:	687b      	ldr	r3, [r7, #4]
 80208da:	689b      	ldr	r3, [r3, #8]
 80208dc:	687a      	ldr	r2, [r7, #4]
 80208de:	6852      	ldr	r2, [r2, #4]
 80208e0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80208e2:	68fb      	ldr	r3, [r7, #12]
 80208e4:	685b      	ldr	r3, [r3, #4]
 80208e6:	687a      	ldr	r2, [r7, #4]
 80208e8:	429a      	cmp	r2, r3
 80208ea:	d103      	bne.n	80208f4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80208ec:	687b      	ldr	r3, [r7, #4]
 80208ee:	689a      	ldr	r2, [r3, #8]
 80208f0:	68fb      	ldr	r3, [r7, #12]
 80208f2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80208f4:	687b      	ldr	r3, [r7, #4]
 80208f6:	2200      	movs	r2, #0
 80208f8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80208fa:	68fb      	ldr	r3, [r7, #12]
 80208fc:	681b      	ldr	r3, [r3, #0]
 80208fe:	1e5a      	subs	r2, r3, #1
 8020900:	68fb      	ldr	r3, [r7, #12]
 8020902:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8020904:	68fb      	ldr	r3, [r7, #12]
 8020906:	681b      	ldr	r3, [r3, #0]
}
 8020908:	4618      	mov	r0, r3
 802090a:	3714      	adds	r7, #20
 802090c:	46bd      	mov	sp, r7
 802090e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020912:	4770      	bx	lr

08020914 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8020914:	b580      	push	{r7, lr}
 8020916:	b084      	sub	sp, #16
 8020918:	af00      	add	r7, sp, #0
 802091a:	6078      	str	r0, [r7, #4]
 802091c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 802091e:	687b      	ldr	r3, [r7, #4]
 8020920:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8020922:	68fb      	ldr	r3, [r7, #12]
 8020924:	2b00      	cmp	r3, #0
 8020926:	d10a      	bne.n	802093e <xQueueGenericReset+0x2a>
	__asm volatile
 8020928:	f04f 0350 	mov.w	r3, #80	; 0x50
 802092c:	f383 8811 	msr	BASEPRI, r3
 8020930:	f3bf 8f6f 	isb	sy
 8020934:	f3bf 8f4f 	dsb	sy
 8020938:	60bb      	str	r3, [r7, #8]
}
 802093a:	bf00      	nop
 802093c:	e7fe      	b.n	802093c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 802093e:	f002 fed9 	bl	80236f4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8020942:	68fb      	ldr	r3, [r7, #12]
 8020944:	681a      	ldr	r2, [r3, #0]
 8020946:	68fb      	ldr	r3, [r7, #12]
 8020948:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802094a:	68f9      	ldr	r1, [r7, #12]
 802094c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 802094e:	fb01 f303 	mul.w	r3, r1, r3
 8020952:	441a      	add	r2, r3
 8020954:	68fb      	ldr	r3, [r7, #12]
 8020956:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8020958:	68fb      	ldr	r3, [r7, #12]
 802095a:	2200      	movs	r2, #0
 802095c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 802095e:	68fb      	ldr	r3, [r7, #12]
 8020960:	681a      	ldr	r2, [r3, #0]
 8020962:	68fb      	ldr	r3, [r7, #12]
 8020964:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8020966:	68fb      	ldr	r3, [r7, #12]
 8020968:	681a      	ldr	r2, [r3, #0]
 802096a:	68fb      	ldr	r3, [r7, #12]
 802096c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802096e:	3b01      	subs	r3, #1
 8020970:	68f9      	ldr	r1, [r7, #12]
 8020972:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8020974:	fb01 f303 	mul.w	r3, r1, r3
 8020978:	441a      	add	r2, r3
 802097a:	68fb      	ldr	r3, [r7, #12]
 802097c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 802097e:	68fb      	ldr	r3, [r7, #12]
 8020980:	22ff      	movs	r2, #255	; 0xff
 8020982:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8020986:	68fb      	ldr	r3, [r7, #12]
 8020988:	22ff      	movs	r2, #255	; 0xff
 802098a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 802098e:	683b      	ldr	r3, [r7, #0]
 8020990:	2b00      	cmp	r3, #0
 8020992:	d114      	bne.n	80209be <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8020994:	68fb      	ldr	r3, [r7, #12]
 8020996:	691b      	ldr	r3, [r3, #16]
 8020998:	2b00      	cmp	r3, #0
 802099a:	d01a      	beq.n	80209d2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 802099c:	68fb      	ldr	r3, [r7, #12]
 802099e:	3310      	adds	r3, #16
 80209a0:	4618      	mov	r0, r3
 80209a2:	f001 fde1 	bl	8022568 <xTaskRemoveFromEventList>
 80209a6:	4603      	mov	r3, r0
 80209a8:	2b00      	cmp	r3, #0
 80209aa:	d012      	beq.n	80209d2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80209ac:	4b0c      	ldr	r3, [pc, #48]	; (80209e0 <xQueueGenericReset+0xcc>)
 80209ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80209b2:	601a      	str	r2, [r3, #0]
 80209b4:	f3bf 8f4f 	dsb	sy
 80209b8:	f3bf 8f6f 	isb	sy
 80209bc:	e009      	b.n	80209d2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80209be:	68fb      	ldr	r3, [r7, #12]
 80209c0:	3310      	adds	r3, #16
 80209c2:	4618      	mov	r0, r3
 80209c4:	f7ff fef2 	bl	80207ac <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80209c8:	68fb      	ldr	r3, [r7, #12]
 80209ca:	3324      	adds	r3, #36	; 0x24
 80209cc:	4618      	mov	r0, r3
 80209ce:	f7ff feed 	bl	80207ac <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80209d2:	f002 febf 	bl	8023754 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80209d6:	2301      	movs	r3, #1
}
 80209d8:	4618      	mov	r0, r3
 80209da:	3710      	adds	r7, #16
 80209dc:	46bd      	mov	sp, r7
 80209de:	bd80      	pop	{r7, pc}
 80209e0:	e000ed04 	.word	0xe000ed04

080209e4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80209e4:	b580      	push	{r7, lr}
 80209e6:	b08e      	sub	sp, #56	; 0x38
 80209e8:	af02      	add	r7, sp, #8
 80209ea:	60f8      	str	r0, [r7, #12]
 80209ec:	60b9      	str	r1, [r7, #8]
 80209ee:	607a      	str	r2, [r7, #4]
 80209f0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80209f2:	68fb      	ldr	r3, [r7, #12]
 80209f4:	2b00      	cmp	r3, #0
 80209f6:	d10a      	bne.n	8020a0e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80209f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80209fc:	f383 8811 	msr	BASEPRI, r3
 8020a00:	f3bf 8f6f 	isb	sy
 8020a04:	f3bf 8f4f 	dsb	sy
 8020a08:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8020a0a:	bf00      	nop
 8020a0c:	e7fe      	b.n	8020a0c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8020a0e:	683b      	ldr	r3, [r7, #0]
 8020a10:	2b00      	cmp	r3, #0
 8020a12:	d10a      	bne.n	8020a2a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8020a14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8020a18:	f383 8811 	msr	BASEPRI, r3
 8020a1c:	f3bf 8f6f 	isb	sy
 8020a20:	f3bf 8f4f 	dsb	sy
 8020a24:	627b      	str	r3, [r7, #36]	; 0x24
}
 8020a26:	bf00      	nop
 8020a28:	e7fe      	b.n	8020a28 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8020a2a:	687b      	ldr	r3, [r7, #4]
 8020a2c:	2b00      	cmp	r3, #0
 8020a2e:	d002      	beq.n	8020a36 <xQueueGenericCreateStatic+0x52>
 8020a30:	68bb      	ldr	r3, [r7, #8]
 8020a32:	2b00      	cmp	r3, #0
 8020a34:	d001      	beq.n	8020a3a <xQueueGenericCreateStatic+0x56>
 8020a36:	2301      	movs	r3, #1
 8020a38:	e000      	b.n	8020a3c <xQueueGenericCreateStatic+0x58>
 8020a3a:	2300      	movs	r3, #0
 8020a3c:	2b00      	cmp	r3, #0
 8020a3e:	d10a      	bne.n	8020a56 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8020a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8020a44:	f383 8811 	msr	BASEPRI, r3
 8020a48:	f3bf 8f6f 	isb	sy
 8020a4c:	f3bf 8f4f 	dsb	sy
 8020a50:	623b      	str	r3, [r7, #32]
}
 8020a52:	bf00      	nop
 8020a54:	e7fe      	b.n	8020a54 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8020a56:	687b      	ldr	r3, [r7, #4]
 8020a58:	2b00      	cmp	r3, #0
 8020a5a:	d102      	bne.n	8020a62 <xQueueGenericCreateStatic+0x7e>
 8020a5c:	68bb      	ldr	r3, [r7, #8]
 8020a5e:	2b00      	cmp	r3, #0
 8020a60:	d101      	bne.n	8020a66 <xQueueGenericCreateStatic+0x82>
 8020a62:	2301      	movs	r3, #1
 8020a64:	e000      	b.n	8020a68 <xQueueGenericCreateStatic+0x84>
 8020a66:	2300      	movs	r3, #0
 8020a68:	2b00      	cmp	r3, #0
 8020a6a:	d10a      	bne.n	8020a82 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8020a6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8020a70:	f383 8811 	msr	BASEPRI, r3
 8020a74:	f3bf 8f6f 	isb	sy
 8020a78:	f3bf 8f4f 	dsb	sy
 8020a7c:	61fb      	str	r3, [r7, #28]
}
 8020a7e:	bf00      	nop
 8020a80:	e7fe      	b.n	8020a80 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8020a82:	2350      	movs	r3, #80	; 0x50
 8020a84:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8020a86:	697b      	ldr	r3, [r7, #20]
 8020a88:	2b50      	cmp	r3, #80	; 0x50
 8020a8a:	d00a      	beq.n	8020aa2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8020a8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8020a90:	f383 8811 	msr	BASEPRI, r3
 8020a94:	f3bf 8f6f 	isb	sy
 8020a98:	f3bf 8f4f 	dsb	sy
 8020a9c:	61bb      	str	r3, [r7, #24]
}
 8020a9e:	bf00      	nop
 8020aa0:	e7fe      	b.n	8020aa0 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8020aa2:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8020aa4:	683b      	ldr	r3, [r7, #0]
 8020aa6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8020aa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020aaa:	2b00      	cmp	r3, #0
 8020aac:	d00d      	beq.n	8020aca <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8020aae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020ab0:	2201      	movs	r2, #1
 8020ab2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8020ab6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8020aba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020abc:	9300      	str	r3, [sp, #0]
 8020abe:	4613      	mov	r3, r2
 8020ac0:	687a      	ldr	r2, [r7, #4]
 8020ac2:	68b9      	ldr	r1, [r7, #8]
 8020ac4:	68f8      	ldr	r0, [r7, #12]
 8020ac6:	f000 f83f 	bl	8020b48 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8020aca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8020acc:	4618      	mov	r0, r3
 8020ace:	3730      	adds	r7, #48	; 0x30
 8020ad0:	46bd      	mov	sp, r7
 8020ad2:	bd80      	pop	{r7, pc}

08020ad4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8020ad4:	b580      	push	{r7, lr}
 8020ad6:	b08a      	sub	sp, #40	; 0x28
 8020ad8:	af02      	add	r7, sp, #8
 8020ada:	60f8      	str	r0, [r7, #12]
 8020adc:	60b9      	str	r1, [r7, #8]
 8020ade:	4613      	mov	r3, r2
 8020ae0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8020ae2:	68fb      	ldr	r3, [r7, #12]
 8020ae4:	2b00      	cmp	r3, #0
 8020ae6:	d10a      	bne.n	8020afe <xQueueGenericCreate+0x2a>
	__asm volatile
 8020ae8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8020aec:	f383 8811 	msr	BASEPRI, r3
 8020af0:	f3bf 8f6f 	isb	sy
 8020af4:	f3bf 8f4f 	dsb	sy
 8020af8:	613b      	str	r3, [r7, #16]
}
 8020afa:	bf00      	nop
 8020afc:	e7fe      	b.n	8020afc <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8020afe:	68fb      	ldr	r3, [r7, #12]
 8020b00:	68ba      	ldr	r2, [r7, #8]
 8020b02:	fb02 f303 	mul.w	r3, r2, r3
 8020b06:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8020b08:	69fb      	ldr	r3, [r7, #28]
 8020b0a:	3350      	adds	r3, #80	; 0x50
 8020b0c:	4618      	mov	r0, r3
 8020b0e:	f002 ff13 	bl	8023938 <pvPortMalloc>
 8020b12:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8020b14:	69bb      	ldr	r3, [r7, #24]
 8020b16:	2b00      	cmp	r3, #0
 8020b18:	d011      	beq.n	8020b3e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8020b1a:	69bb      	ldr	r3, [r7, #24]
 8020b1c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8020b1e:	697b      	ldr	r3, [r7, #20]
 8020b20:	3350      	adds	r3, #80	; 0x50
 8020b22:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8020b24:	69bb      	ldr	r3, [r7, #24]
 8020b26:	2200      	movs	r2, #0
 8020b28:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8020b2c:	79fa      	ldrb	r2, [r7, #7]
 8020b2e:	69bb      	ldr	r3, [r7, #24]
 8020b30:	9300      	str	r3, [sp, #0]
 8020b32:	4613      	mov	r3, r2
 8020b34:	697a      	ldr	r2, [r7, #20]
 8020b36:	68b9      	ldr	r1, [r7, #8]
 8020b38:	68f8      	ldr	r0, [r7, #12]
 8020b3a:	f000 f805 	bl	8020b48 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8020b3e:	69bb      	ldr	r3, [r7, #24]
	}
 8020b40:	4618      	mov	r0, r3
 8020b42:	3720      	adds	r7, #32
 8020b44:	46bd      	mov	sp, r7
 8020b46:	bd80      	pop	{r7, pc}

08020b48 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8020b48:	b580      	push	{r7, lr}
 8020b4a:	b084      	sub	sp, #16
 8020b4c:	af00      	add	r7, sp, #0
 8020b4e:	60f8      	str	r0, [r7, #12]
 8020b50:	60b9      	str	r1, [r7, #8]
 8020b52:	607a      	str	r2, [r7, #4]
 8020b54:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8020b56:	68bb      	ldr	r3, [r7, #8]
 8020b58:	2b00      	cmp	r3, #0
 8020b5a:	d103      	bne.n	8020b64 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8020b5c:	69bb      	ldr	r3, [r7, #24]
 8020b5e:	69ba      	ldr	r2, [r7, #24]
 8020b60:	601a      	str	r2, [r3, #0]
 8020b62:	e002      	b.n	8020b6a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8020b64:	69bb      	ldr	r3, [r7, #24]
 8020b66:	687a      	ldr	r2, [r7, #4]
 8020b68:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8020b6a:	69bb      	ldr	r3, [r7, #24]
 8020b6c:	68fa      	ldr	r2, [r7, #12]
 8020b6e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8020b70:	69bb      	ldr	r3, [r7, #24]
 8020b72:	68ba      	ldr	r2, [r7, #8]
 8020b74:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8020b76:	2101      	movs	r1, #1
 8020b78:	69b8      	ldr	r0, [r7, #24]
 8020b7a:	f7ff fecb 	bl	8020914 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8020b7e:	69bb      	ldr	r3, [r7, #24]
 8020b80:	78fa      	ldrb	r2, [r7, #3]
 8020b82:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8020b86:	bf00      	nop
 8020b88:	3710      	adds	r7, #16
 8020b8a:	46bd      	mov	sp, r7
 8020b8c:	bd80      	pop	{r7, pc}

08020b8e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8020b8e:	b580      	push	{r7, lr}
 8020b90:	b082      	sub	sp, #8
 8020b92:	af00      	add	r7, sp, #0
 8020b94:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8020b96:	687b      	ldr	r3, [r7, #4]
 8020b98:	2b00      	cmp	r3, #0
 8020b9a:	d00e      	beq.n	8020bba <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8020b9c:	687b      	ldr	r3, [r7, #4]
 8020b9e:	2200      	movs	r2, #0
 8020ba0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8020ba2:	687b      	ldr	r3, [r7, #4]
 8020ba4:	2200      	movs	r2, #0
 8020ba6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8020ba8:	687b      	ldr	r3, [r7, #4]
 8020baa:	2200      	movs	r2, #0
 8020bac:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8020bae:	2300      	movs	r3, #0
 8020bb0:	2200      	movs	r2, #0
 8020bb2:	2100      	movs	r1, #0
 8020bb4:	6878      	ldr	r0, [r7, #4]
 8020bb6:	f000 f90b 	bl	8020dd0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8020bba:	bf00      	nop
 8020bbc:	3708      	adds	r7, #8
 8020bbe:	46bd      	mov	sp, r7
 8020bc0:	bd80      	pop	{r7, pc}

08020bc2 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8020bc2:	b580      	push	{r7, lr}
 8020bc4:	b086      	sub	sp, #24
 8020bc6:	af00      	add	r7, sp, #0
 8020bc8:	4603      	mov	r3, r0
 8020bca:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8020bcc:	2301      	movs	r3, #1
 8020bce:	617b      	str	r3, [r7, #20]
 8020bd0:	2300      	movs	r3, #0
 8020bd2:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8020bd4:	79fb      	ldrb	r3, [r7, #7]
 8020bd6:	461a      	mov	r2, r3
 8020bd8:	6939      	ldr	r1, [r7, #16]
 8020bda:	6978      	ldr	r0, [r7, #20]
 8020bdc:	f7ff ff7a 	bl	8020ad4 <xQueueGenericCreate>
 8020be0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8020be2:	68f8      	ldr	r0, [r7, #12]
 8020be4:	f7ff ffd3 	bl	8020b8e <prvInitialiseMutex>

		return xNewQueue;
 8020be8:	68fb      	ldr	r3, [r7, #12]
	}
 8020bea:	4618      	mov	r0, r3
 8020bec:	3718      	adds	r7, #24
 8020bee:	46bd      	mov	sp, r7
 8020bf0:	bd80      	pop	{r7, pc}

08020bf2 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8020bf2:	b580      	push	{r7, lr}
 8020bf4:	b088      	sub	sp, #32
 8020bf6:	af02      	add	r7, sp, #8
 8020bf8:	4603      	mov	r3, r0
 8020bfa:	6039      	str	r1, [r7, #0]
 8020bfc:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8020bfe:	2301      	movs	r3, #1
 8020c00:	617b      	str	r3, [r7, #20]
 8020c02:	2300      	movs	r3, #0
 8020c04:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8020c06:	79fb      	ldrb	r3, [r7, #7]
 8020c08:	9300      	str	r3, [sp, #0]
 8020c0a:	683b      	ldr	r3, [r7, #0]
 8020c0c:	2200      	movs	r2, #0
 8020c0e:	6939      	ldr	r1, [r7, #16]
 8020c10:	6978      	ldr	r0, [r7, #20]
 8020c12:	f7ff fee7 	bl	80209e4 <xQueueGenericCreateStatic>
 8020c16:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8020c18:	68f8      	ldr	r0, [r7, #12]
 8020c1a:	f7ff ffb8 	bl	8020b8e <prvInitialiseMutex>

		return xNewQueue;
 8020c1e:	68fb      	ldr	r3, [r7, #12]
	}
 8020c20:	4618      	mov	r0, r3
 8020c22:	3718      	adds	r7, #24
 8020c24:	46bd      	mov	sp, r7
 8020c26:	bd80      	pop	{r7, pc}

08020c28 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8020c28:	b590      	push	{r4, r7, lr}
 8020c2a:	b087      	sub	sp, #28
 8020c2c:	af00      	add	r7, sp, #0
 8020c2e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8020c30:	687b      	ldr	r3, [r7, #4]
 8020c32:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8020c34:	693b      	ldr	r3, [r7, #16]
 8020c36:	2b00      	cmp	r3, #0
 8020c38:	d10a      	bne.n	8020c50 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 8020c3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8020c3e:	f383 8811 	msr	BASEPRI, r3
 8020c42:	f3bf 8f6f 	isb	sy
 8020c46:	f3bf 8f4f 	dsb	sy
 8020c4a:	60fb      	str	r3, [r7, #12]
}
 8020c4c:	bf00      	nop
 8020c4e:	e7fe      	b.n	8020c4e <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8020c50:	693b      	ldr	r3, [r7, #16]
 8020c52:	689c      	ldr	r4, [r3, #8]
 8020c54:	f001 feac 	bl	80229b0 <xTaskGetCurrentTaskHandle>
 8020c58:	4603      	mov	r3, r0
 8020c5a:	429c      	cmp	r4, r3
 8020c5c:	d111      	bne.n	8020c82 <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8020c5e:	693b      	ldr	r3, [r7, #16]
 8020c60:	68db      	ldr	r3, [r3, #12]
 8020c62:	1e5a      	subs	r2, r3, #1
 8020c64:	693b      	ldr	r3, [r7, #16]
 8020c66:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8020c68:	693b      	ldr	r3, [r7, #16]
 8020c6a:	68db      	ldr	r3, [r3, #12]
 8020c6c:	2b00      	cmp	r3, #0
 8020c6e:	d105      	bne.n	8020c7c <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8020c70:	2300      	movs	r3, #0
 8020c72:	2200      	movs	r2, #0
 8020c74:	2100      	movs	r1, #0
 8020c76:	6938      	ldr	r0, [r7, #16]
 8020c78:	f000 f8aa 	bl	8020dd0 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8020c7c:	2301      	movs	r3, #1
 8020c7e:	617b      	str	r3, [r7, #20]
 8020c80:	e001      	b.n	8020c86 <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8020c82:	2300      	movs	r3, #0
 8020c84:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8020c86:	697b      	ldr	r3, [r7, #20]
	}
 8020c88:	4618      	mov	r0, r3
 8020c8a:	371c      	adds	r7, #28
 8020c8c:	46bd      	mov	sp, r7
 8020c8e:	bd90      	pop	{r4, r7, pc}

08020c90 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8020c90:	b590      	push	{r4, r7, lr}
 8020c92:	b087      	sub	sp, #28
 8020c94:	af00      	add	r7, sp, #0
 8020c96:	6078      	str	r0, [r7, #4]
 8020c98:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8020c9a:	687b      	ldr	r3, [r7, #4]
 8020c9c:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8020c9e:	693b      	ldr	r3, [r7, #16]
 8020ca0:	2b00      	cmp	r3, #0
 8020ca2:	d10a      	bne.n	8020cba <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 8020ca4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8020ca8:	f383 8811 	msr	BASEPRI, r3
 8020cac:	f3bf 8f6f 	isb	sy
 8020cb0:	f3bf 8f4f 	dsb	sy
 8020cb4:	60fb      	str	r3, [r7, #12]
}
 8020cb6:	bf00      	nop
 8020cb8:	e7fe      	b.n	8020cb8 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8020cba:	693b      	ldr	r3, [r7, #16]
 8020cbc:	689c      	ldr	r4, [r3, #8]
 8020cbe:	f001 fe77 	bl	80229b0 <xTaskGetCurrentTaskHandle>
 8020cc2:	4603      	mov	r3, r0
 8020cc4:	429c      	cmp	r4, r3
 8020cc6:	d107      	bne.n	8020cd8 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8020cc8:	693b      	ldr	r3, [r7, #16]
 8020cca:	68db      	ldr	r3, [r3, #12]
 8020ccc:	1c5a      	adds	r2, r3, #1
 8020cce:	693b      	ldr	r3, [r7, #16]
 8020cd0:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8020cd2:	2301      	movs	r3, #1
 8020cd4:	617b      	str	r3, [r7, #20]
 8020cd6:	e00c      	b.n	8020cf2 <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8020cd8:	6839      	ldr	r1, [r7, #0]
 8020cda:	6938      	ldr	r0, [r7, #16]
 8020cdc:	f000 fb7e 	bl	80213dc <xQueueSemaphoreTake>
 8020ce0:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8020ce2:	697b      	ldr	r3, [r7, #20]
 8020ce4:	2b00      	cmp	r3, #0
 8020ce6:	d004      	beq.n	8020cf2 <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8020ce8:	693b      	ldr	r3, [r7, #16]
 8020cea:	68db      	ldr	r3, [r3, #12]
 8020cec:	1c5a      	adds	r2, r3, #1
 8020cee:	693b      	ldr	r3, [r7, #16]
 8020cf0:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8020cf2:	697b      	ldr	r3, [r7, #20]
	}
 8020cf4:	4618      	mov	r0, r3
 8020cf6:	371c      	adds	r7, #28
 8020cf8:	46bd      	mov	sp, r7
 8020cfa:	bd90      	pop	{r4, r7, pc}

08020cfc <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8020cfc:	b580      	push	{r7, lr}
 8020cfe:	b08a      	sub	sp, #40	; 0x28
 8020d00:	af02      	add	r7, sp, #8
 8020d02:	60f8      	str	r0, [r7, #12]
 8020d04:	60b9      	str	r1, [r7, #8]
 8020d06:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8020d08:	68fb      	ldr	r3, [r7, #12]
 8020d0a:	2b00      	cmp	r3, #0
 8020d0c:	d10a      	bne.n	8020d24 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8020d0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8020d12:	f383 8811 	msr	BASEPRI, r3
 8020d16:	f3bf 8f6f 	isb	sy
 8020d1a:	f3bf 8f4f 	dsb	sy
 8020d1e:	61bb      	str	r3, [r7, #24]
}
 8020d20:	bf00      	nop
 8020d22:	e7fe      	b.n	8020d22 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8020d24:	68ba      	ldr	r2, [r7, #8]
 8020d26:	68fb      	ldr	r3, [r7, #12]
 8020d28:	429a      	cmp	r2, r3
 8020d2a:	d90a      	bls.n	8020d42 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8020d2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8020d30:	f383 8811 	msr	BASEPRI, r3
 8020d34:	f3bf 8f6f 	isb	sy
 8020d38:	f3bf 8f4f 	dsb	sy
 8020d3c:	617b      	str	r3, [r7, #20]
}
 8020d3e:	bf00      	nop
 8020d40:	e7fe      	b.n	8020d40 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8020d42:	2302      	movs	r3, #2
 8020d44:	9300      	str	r3, [sp, #0]
 8020d46:	687b      	ldr	r3, [r7, #4]
 8020d48:	2200      	movs	r2, #0
 8020d4a:	2100      	movs	r1, #0
 8020d4c:	68f8      	ldr	r0, [r7, #12]
 8020d4e:	f7ff fe49 	bl	80209e4 <xQueueGenericCreateStatic>
 8020d52:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8020d54:	69fb      	ldr	r3, [r7, #28]
 8020d56:	2b00      	cmp	r3, #0
 8020d58:	d002      	beq.n	8020d60 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8020d5a:	69fb      	ldr	r3, [r7, #28]
 8020d5c:	68ba      	ldr	r2, [r7, #8]
 8020d5e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8020d60:	69fb      	ldr	r3, [r7, #28]
	}
 8020d62:	4618      	mov	r0, r3
 8020d64:	3720      	adds	r7, #32
 8020d66:	46bd      	mov	sp, r7
 8020d68:	bd80      	pop	{r7, pc}

08020d6a <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8020d6a:	b580      	push	{r7, lr}
 8020d6c:	b086      	sub	sp, #24
 8020d6e:	af00      	add	r7, sp, #0
 8020d70:	6078      	str	r0, [r7, #4]
 8020d72:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8020d74:	687b      	ldr	r3, [r7, #4]
 8020d76:	2b00      	cmp	r3, #0
 8020d78:	d10a      	bne.n	8020d90 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8020d7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8020d7e:	f383 8811 	msr	BASEPRI, r3
 8020d82:	f3bf 8f6f 	isb	sy
 8020d86:	f3bf 8f4f 	dsb	sy
 8020d8a:	613b      	str	r3, [r7, #16]
}
 8020d8c:	bf00      	nop
 8020d8e:	e7fe      	b.n	8020d8e <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8020d90:	683a      	ldr	r2, [r7, #0]
 8020d92:	687b      	ldr	r3, [r7, #4]
 8020d94:	429a      	cmp	r2, r3
 8020d96:	d90a      	bls.n	8020dae <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8020d98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8020d9c:	f383 8811 	msr	BASEPRI, r3
 8020da0:	f3bf 8f6f 	isb	sy
 8020da4:	f3bf 8f4f 	dsb	sy
 8020da8:	60fb      	str	r3, [r7, #12]
}
 8020daa:	bf00      	nop
 8020dac:	e7fe      	b.n	8020dac <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8020dae:	2202      	movs	r2, #2
 8020db0:	2100      	movs	r1, #0
 8020db2:	6878      	ldr	r0, [r7, #4]
 8020db4:	f7ff fe8e 	bl	8020ad4 <xQueueGenericCreate>
 8020db8:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8020dba:	697b      	ldr	r3, [r7, #20]
 8020dbc:	2b00      	cmp	r3, #0
 8020dbe:	d002      	beq.n	8020dc6 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8020dc0:	697b      	ldr	r3, [r7, #20]
 8020dc2:	683a      	ldr	r2, [r7, #0]
 8020dc4:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8020dc6:	697b      	ldr	r3, [r7, #20]
	}
 8020dc8:	4618      	mov	r0, r3
 8020dca:	3718      	adds	r7, #24
 8020dcc:	46bd      	mov	sp, r7
 8020dce:	bd80      	pop	{r7, pc}

08020dd0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8020dd0:	b580      	push	{r7, lr}
 8020dd2:	b08e      	sub	sp, #56	; 0x38
 8020dd4:	af00      	add	r7, sp, #0
 8020dd6:	60f8      	str	r0, [r7, #12]
 8020dd8:	60b9      	str	r1, [r7, #8]
 8020dda:	607a      	str	r2, [r7, #4]
 8020ddc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8020dde:	2300      	movs	r3, #0
 8020de0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8020de2:	68fb      	ldr	r3, [r7, #12]
 8020de4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8020de6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020de8:	2b00      	cmp	r3, #0
 8020dea:	d10a      	bne.n	8020e02 <xQueueGenericSend+0x32>
	__asm volatile
 8020dec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8020df0:	f383 8811 	msr	BASEPRI, r3
 8020df4:	f3bf 8f6f 	isb	sy
 8020df8:	f3bf 8f4f 	dsb	sy
 8020dfc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8020dfe:	bf00      	nop
 8020e00:	e7fe      	b.n	8020e00 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8020e02:	68bb      	ldr	r3, [r7, #8]
 8020e04:	2b00      	cmp	r3, #0
 8020e06:	d103      	bne.n	8020e10 <xQueueGenericSend+0x40>
 8020e08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020e0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8020e0c:	2b00      	cmp	r3, #0
 8020e0e:	d101      	bne.n	8020e14 <xQueueGenericSend+0x44>
 8020e10:	2301      	movs	r3, #1
 8020e12:	e000      	b.n	8020e16 <xQueueGenericSend+0x46>
 8020e14:	2300      	movs	r3, #0
 8020e16:	2b00      	cmp	r3, #0
 8020e18:	d10a      	bne.n	8020e30 <xQueueGenericSend+0x60>
	__asm volatile
 8020e1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8020e1e:	f383 8811 	msr	BASEPRI, r3
 8020e22:	f3bf 8f6f 	isb	sy
 8020e26:	f3bf 8f4f 	dsb	sy
 8020e2a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8020e2c:	bf00      	nop
 8020e2e:	e7fe      	b.n	8020e2e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8020e30:	683b      	ldr	r3, [r7, #0]
 8020e32:	2b02      	cmp	r3, #2
 8020e34:	d103      	bne.n	8020e3e <xQueueGenericSend+0x6e>
 8020e36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020e38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8020e3a:	2b01      	cmp	r3, #1
 8020e3c:	d101      	bne.n	8020e42 <xQueueGenericSend+0x72>
 8020e3e:	2301      	movs	r3, #1
 8020e40:	e000      	b.n	8020e44 <xQueueGenericSend+0x74>
 8020e42:	2300      	movs	r3, #0
 8020e44:	2b00      	cmp	r3, #0
 8020e46:	d10a      	bne.n	8020e5e <xQueueGenericSend+0x8e>
	__asm volatile
 8020e48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8020e4c:	f383 8811 	msr	BASEPRI, r3
 8020e50:	f3bf 8f6f 	isb	sy
 8020e54:	f3bf 8f4f 	dsb	sy
 8020e58:	623b      	str	r3, [r7, #32]
}
 8020e5a:	bf00      	nop
 8020e5c:	e7fe      	b.n	8020e5c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8020e5e:	f001 fdb7 	bl	80229d0 <xTaskGetSchedulerState>
 8020e62:	4603      	mov	r3, r0
 8020e64:	2b00      	cmp	r3, #0
 8020e66:	d102      	bne.n	8020e6e <xQueueGenericSend+0x9e>
 8020e68:	687b      	ldr	r3, [r7, #4]
 8020e6a:	2b00      	cmp	r3, #0
 8020e6c:	d101      	bne.n	8020e72 <xQueueGenericSend+0xa2>
 8020e6e:	2301      	movs	r3, #1
 8020e70:	e000      	b.n	8020e74 <xQueueGenericSend+0xa4>
 8020e72:	2300      	movs	r3, #0
 8020e74:	2b00      	cmp	r3, #0
 8020e76:	d10a      	bne.n	8020e8e <xQueueGenericSend+0xbe>
	__asm volatile
 8020e78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8020e7c:	f383 8811 	msr	BASEPRI, r3
 8020e80:	f3bf 8f6f 	isb	sy
 8020e84:	f3bf 8f4f 	dsb	sy
 8020e88:	61fb      	str	r3, [r7, #28]
}
 8020e8a:	bf00      	nop
 8020e8c:	e7fe      	b.n	8020e8c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8020e8e:	f002 fc31 	bl	80236f4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8020e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020e94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8020e96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020e98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8020e9a:	429a      	cmp	r2, r3
 8020e9c:	d302      	bcc.n	8020ea4 <xQueueGenericSend+0xd4>
 8020e9e:	683b      	ldr	r3, [r7, #0]
 8020ea0:	2b02      	cmp	r3, #2
 8020ea2:	d129      	bne.n	8020ef8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8020ea4:	683a      	ldr	r2, [r7, #0]
 8020ea6:	68b9      	ldr	r1, [r7, #8]
 8020ea8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8020eaa:	f000 fc5e 	bl	802176a <prvCopyDataToQueue>
 8020eae:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8020eb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8020eb4:	2b00      	cmp	r3, #0
 8020eb6:	d010      	beq.n	8020eda <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8020eb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020eba:	3324      	adds	r3, #36	; 0x24
 8020ebc:	4618      	mov	r0, r3
 8020ebe:	f001 fb53 	bl	8022568 <xTaskRemoveFromEventList>
 8020ec2:	4603      	mov	r3, r0
 8020ec4:	2b00      	cmp	r3, #0
 8020ec6:	d013      	beq.n	8020ef0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8020ec8:	4b3f      	ldr	r3, [pc, #252]	; (8020fc8 <xQueueGenericSend+0x1f8>)
 8020eca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8020ece:	601a      	str	r2, [r3, #0]
 8020ed0:	f3bf 8f4f 	dsb	sy
 8020ed4:	f3bf 8f6f 	isb	sy
 8020ed8:	e00a      	b.n	8020ef0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8020eda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020edc:	2b00      	cmp	r3, #0
 8020ede:	d007      	beq.n	8020ef0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8020ee0:	4b39      	ldr	r3, [pc, #228]	; (8020fc8 <xQueueGenericSend+0x1f8>)
 8020ee2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8020ee6:	601a      	str	r2, [r3, #0]
 8020ee8:	f3bf 8f4f 	dsb	sy
 8020eec:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8020ef0:	f002 fc30 	bl	8023754 <vPortExitCritical>
				return pdPASS;
 8020ef4:	2301      	movs	r3, #1
 8020ef6:	e063      	b.n	8020fc0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8020ef8:	687b      	ldr	r3, [r7, #4]
 8020efa:	2b00      	cmp	r3, #0
 8020efc:	d103      	bne.n	8020f06 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8020efe:	f002 fc29 	bl	8023754 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8020f02:	2300      	movs	r3, #0
 8020f04:	e05c      	b.n	8020fc0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8020f06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8020f08:	2b00      	cmp	r3, #0
 8020f0a:	d106      	bne.n	8020f1a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8020f0c:	f107 0314 	add.w	r3, r7, #20
 8020f10:	4618      	mov	r0, r3
 8020f12:	f001 fbef 	bl	80226f4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8020f16:	2301      	movs	r3, #1
 8020f18:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8020f1a:	f002 fc1b 	bl	8023754 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8020f1e:	f001 f897 	bl	8022050 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8020f22:	f002 fbe7 	bl	80236f4 <vPortEnterCritical>
 8020f26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020f28:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8020f2c:	b25b      	sxtb	r3, r3
 8020f2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8020f32:	d103      	bne.n	8020f3c <xQueueGenericSend+0x16c>
 8020f34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020f36:	2200      	movs	r2, #0
 8020f38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8020f3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020f3e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8020f42:	b25b      	sxtb	r3, r3
 8020f44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8020f48:	d103      	bne.n	8020f52 <xQueueGenericSend+0x182>
 8020f4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020f4c:	2200      	movs	r2, #0
 8020f4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8020f52:	f002 fbff 	bl	8023754 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8020f56:	1d3a      	adds	r2, r7, #4
 8020f58:	f107 0314 	add.w	r3, r7, #20
 8020f5c:	4611      	mov	r1, r2
 8020f5e:	4618      	mov	r0, r3
 8020f60:	f001 fbde 	bl	8022720 <xTaskCheckForTimeOut>
 8020f64:	4603      	mov	r3, r0
 8020f66:	2b00      	cmp	r3, #0
 8020f68:	d124      	bne.n	8020fb4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8020f6a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8020f6c:	f000 fcf5 	bl	802195a <prvIsQueueFull>
 8020f70:	4603      	mov	r3, r0
 8020f72:	2b00      	cmp	r3, #0
 8020f74:	d018      	beq.n	8020fa8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8020f76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020f78:	3310      	adds	r3, #16
 8020f7a:	687a      	ldr	r2, [r7, #4]
 8020f7c:	4611      	mov	r1, r2
 8020f7e:	4618      	mov	r0, r3
 8020f80:	f001 fa66 	bl	8022450 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8020f84:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8020f86:	f000 fc80 	bl	802188a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8020f8a:	f001 f86f 	bl	802206c <xTaskResumeAll>
 8020f8e:	4603      	mov	r3, r0
 8020f90:	2b00      	cmp	r3, #0
 8020f92:	f47f af7c 	bne.w	8020e8e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8020f96:	4b0c      	ldr	r3, [pc, #48]	; (8020fc8 <xQueueGenericSend+0x1f8>)
 8020f98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8020f9c:	601a      	str	r2, [r3, #0]
 8020f9e:	f3bf 8f4f 	dsb	sy
 8020fa2:	f3bf 8f6f 	isb	sy
 8020fa6:	e772      	b.n	8020e8e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8020fa8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8020faa:	f000 fc6e 	bl	802188a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8020fae:	f001 f85d 	bl	802206c <xTaskResumeAll>
 8020fb2:	e76c      	b.n	8020e8e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8020fb4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8020fb6:	f000 fc68 	bl	802188a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8020fba:	f001 f857 	bl	802206c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8020fbe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8020fc0:	4618      	mov	r0, r3
 8020fc2:	3738      	adds	r7, #56	; 0x38
 8020fc4:	46bd      	mov	sp, r7
 8020fc6:	bd80      	pop	{r7, pc}
 8020fc8:	e000ed04 	.word	0xe000ed04

08020fcc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8020fcc:	b580      	push	{r7, lr}
 8020fce:	b090      	sub	sp, #64	; 0x40
 8020fd0:	af00      	add	r7, sp, #0
 8020fd2:	60f8      	str	r0, [r7, #12]
 8020fd4:	60b9      	str	r1, [r7, #8]
 8020fd6:	607a      	str	r2, [r7, #4]
 8020fd8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8020fda:	68fb      	ldr	r3, [r7, #12]
 8020fdc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8020fde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8020fe0:	2b00      	cmp	r3, #0
 8020fe2:	d10a      	bne.n	8020ffa <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8020fe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8020fe8:	f383 8811 	msr	BASEPRI, r3
 8020fec:	f3bf 8f6f 	isb	sy
 8020ff0:	f3bf 8f4f 	dsb	sy
 8020ff4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8020ff6:	bf00      	nop
 8020ff8:	e7fe      	b.n	8020ff8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8020ffa:	68bb      	ldr	r3, [r7, #8]
 8020ffc:	2b00      	cmp	r3, #0
 8020ffe:	d103      	bne.n	8021008 <xQueueGenericSendFromISR+0x3c>
 8021000:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8021002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021004:	2b00      	cmp	r3, #0
 8021006:	d101      	bne.n	802100c <xQueueGenericSendFromISR+0x40>
 8021008:	2301      	movs	r3, #1
 802100a:	e000      	b.n	802100e <xQueueGenericSendFromISR+0x42>
 802100c:	2300      	movs	r3, #0
 802100e:	2b00      	cmp	r3, #0
 8021010:	d10a      	bne.n	8021028 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8021012:	f04f 0350 	mov.w	r3, #80	; 0x50
 8021016:	f383 8811 	msr	BASEPRI, r3
 802101a:	f3bf 8f6f 	isb	sy
 802101e:	f3bf 8f4f 	dsb	sy
 8021022:	627b      	str	r3, [r7, #36]	; 0x24
}
 8021024:	bf00      	nop
 8021026:	e7fe      	b.n	8021026 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8021028:	683b      	ldr	r3, [r7, #0]
 802102a:	2b02      	cmp	r3, #2
 802102c:	d103      	bne.n	8021036 <xQueueGenericSendFromISR+0x6a>
 802102e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8021030:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8021032:	2b01      	cmp	r3, #1
 8021034:	d101      	bne.n	802103a <xQueueGenericSendFromISR+0x6e>
 8021036:	2301      	movs	r3, #1
 8021038:	e000      	b.n	802103c <xQueueGenericSendFromISR+0x70>
 802103a:	2300      	movs	r3, #0
 802103c:	2b00      	cmp	r3, #0
 802103e:	d10a      	bne.n	8021056 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8021040:	f04f 0350 	mov.w	r3, #80	; 0x50
 8021044:	f383 8811 	msr	BASEPRI, r3
 8021048:	f3bf 8f6f 	isb	sy
 802104c:	f3bf 8f4f 	dsb	sy
 8021050:	623b      	str	r3, [r7, #32]
}
 8021052:	bf00      	nop
 8021054:	e7fe      	b.n	8021054 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8021056:	f002 fc2f 	bl	80238b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 802105a:	f3ef 8211 	mrs	r2, BASEPRI
 802105e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8021062:	f383 8811 	msr	BASEPRI, r3
 8021066:	f3bf 8f6f 	isb	sy
 802106a:	f3bf 8f4f 	dsb	sy
 802106e:	61fa      	str	r2, [r7, #28]
 8021070:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8021072:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8021074:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8021076:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8021078:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 802107a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802107c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802107e:	429a      	cmp	r2, r3
 8021080:	d302      	bcc.n	8021088 <xQueueGenericSendFromISR+0xbc>
 8021082:	683b      	ldr	r3, [r7, #0]
 8021084:	2b02      	cmp	r3, #2
 8021086:	d12f      	bne.n	80210e8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8021088:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802108a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 802108e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8021092:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8021094:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8021096:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8021098:	683a      	ldr	r2, [r7, #0]
 802109a:	68b9      	ldr	r1, [r7, #8]
 802109c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 802109e:	f000 fb64 	bl	802176a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80210a2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80210a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80210aa:	d112      	bne.n	80210d2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80210ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80210ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80210b0:	2b00      	cmp	r3, #0
 80210b2:	d016      	beq.n	80210e2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80210b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80210b6:	3324      	adds	r3, #36	; 0x24
 80210b8:	4618      	mov	r0, r3
 80210ba:	f001 fa55 	bl	8022568 <xTaskRemoveFromEventList>
 80210be:	4603      	mov	r3, r0
 80210c0:	2b00      	cmp	r3, #0
 80210c2:	d00e      	beq.n	80210e2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80210c4:	687b      	ldr	r3, [r7, #4]
 80210c6:	2b00      	cmp	r3, #0
 80210c8:	d00b      	beq.n	80210e2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80210ca:	687b      	ldr	r3, [r7, #4]
 80210cc:	2201      	movs	r2, #1
 80210ce:	601a      	str	r2, [r3, #0]
 80210d0:	e007      	b.n	80210e2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80210d2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80210d6:	3301      	adds	r3, #1
 80210d8:	b2db      	uxtb	r3, r3
 80210da:	b25a      	sxtb	r2, r3
 80210dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80210de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80210e2:	2301      	movs	r3, #1
 80210e4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80210e6:	e001      	b.n	80210ec <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80210e8:	2300      	movs	r3, #0
 80210ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80210ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80210ee:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80210f0:	697b      	ldr	r3, [r7, #20]
 80210f2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80210f6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80210f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80210fa:	4618      	mov	r0, r3
 80210fc:	3740      	adds	r7, #64	; 0x40
 80210fe:	46bd      	mov	sp, r7
 8021100:	bd80      	pop	{r7, pc}

08021102 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8021102:	b580      	push	{r7, lr}
 8021104:	b08e      	sub	sp, #56	; 0x38
 8021106:	af00      	add	r7, sp, #0
 8021108:	6078      	str	r0, [r7, #4]
 802110a:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 802110c:	687b      	ldr	r3, [r7, #4]
 802110e:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8021110:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021112:	2b00      	cmp	r3, #0
 8021114:	d10a      	bne.n	802112c <xQueueGiveFromISR+0x2a>
	__asm volatile
 8021116:	f04f 0350 	mov.w	r3, #80	; 0x50
 802111a:	f383 8811 	msr	BASEPRI, r3
 802111e:	f3bf 8f6f 	isb	sy
 8021122:	f3bf 8f4f 	dsb	sy
 8021126:	623b      	str	r3, [r7, #32]
}
 8021128:	bf00      	nop
 802112a:	e7fe      	b.n	802112a <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 802112c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802112e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021130:	2b00      	cmp	r3, #0
 8021132:	d00a      	beq.n	802114a <xQueueGiveFromISR+0x48>
	__asm volatile
 8021134:	f04f 0350 	mov.w	r3, #80	; 0x50
 8021138:	f383 8811 	msr	BASEPRI, r3
 802113c:	f3bf 8f6f 	isb	sy
 8021140:	f3bf 8f4f 	dsb	sy
 8021144:	61fb      	str	r3, [r7, #28]
}
 8021146:	bf00      	nop
 8021148:	e7fe      	b.n	8021148 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 802114a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802114c:	681b      	ldr	r3, [r3, #0]
 802114e:	2b00      	cmp	r3, #0
 8021150:	d103      	bne.n	802115a <xQueueGiveFromISR+0x58>
 8021152:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021154:	689b      	ldr	r3, [r3, #8]
 8021156:	2b00      	cmp	r3, #0
 8021158:	d101      	bne.n	802115e <xQueueGiveFromISR+0x5c>
 802115a:	2301      	movs	r3, #1
 802115c:	e000      	b.n	8021160 <xQueueGiveFromISR+0x5e>
 802115e:	2300      	movs	r3, #0
 8021160:	2b00      	cmp	r3, #0
 8021162:	d10a      	bne.n	802117a <xQueueGiveFromISR+0x78>
	__asm volatile
 8021164:	f04f 0350 	mov.w	r3, #80	; 0x50
 8021168:	f383 8811 	msr	BASEPRI, r3
 802116c:	f3bf 8f6f 	isb	sy
 8021170:	f3bf 8f4f 	dsb	sy
 8021174:	61bb      	str	r3, [r7, #24]
}
 8021176:	bf00      	nop
 8021178:	e7fe      	b.n	8021178 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 802117a:	f002 fb9d 	bl	80238b8 <vPortValidateInterruptPriority>
	__asm volatile
 802117e:	f3ef 8211 	mrs	r2, BASEPRI
 8021182:	f04f 0350 	mov.w	r3, #80	; 0x50
 8021186:	f383 8811 	msr	BASEPRI, r3
 802118a:	f3bf 8f6f 	isb	sy
 802118e:	f3bf 8f4f 	dsb	sy
 8021192:	617a      	str	r2, [r7, #20]
 8021194:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8021196:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8021198:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 802119a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802119c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802119e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80211a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80211a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80211a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80211a6:	429a      	cmp	r2, r3
 80211a8:	d22b      	bcs.n	8021202 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80211aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80211ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80211b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80211b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80211b6:	1c5a      	adds	r2, r3, #1
 80211b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80211ba:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80211bc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80211c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80211c4:	d112      	bne.n	80211ec <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80211c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80211c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80211ca:	2b00      	cmp	r3, #0
 80211cc:	d016      	beq.n	80211fc <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80211ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80211d0:	3324      	adds	r3, #36	; 0x24
 80211d2:	4618      	mov	r0, r3
 80211d4:	f001 f9c8 	bl	8022568 <xTaskRemoveFromEventList>
 80211d8:	4603      	mov	r3, r0
 80211da:	2b00      	cmp	r3, #0
 80211dc:	d00e      	beq.n	80211fc <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80211de:	683b      	ldr	r3, [r7, #0]
 80211e0:	2b00      	cmp	r3, #0
 80211e2:	d00b      	beq.n	80211fc <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80211e4:	683b      	ldr	r3, [r7, #0]
 80211e6:	2201      	movs	r2, #1
 80211e8:	601a      	str	r2, [r3, #0]
 80211ea:	e007      	b.n	80211fc <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80211ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80211f0:	3301      	adds	r3, #1
 80211f2:	b2db      	uxtb	r3, r3
 80211f4:	b25a      	sxtb	r2, r3
 80211f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80211f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80211fc:	2301      	movs	r3, #1
 80211fe:	637b      	str	r3, [r7, #52]	; 0x34
 8021200:	e001      	b.n	8021206 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8021202:	2300      	movs	r3, #0
 8021204:	637b      	str	r3, [r7, #52]	; 0x34
 8021206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021208:	60fb      	str	r3, [r7, #12]
	__asm volatile
 802120a:	68fb      	ldr	r3, [r7, #12]
 802120c:	f383 8811 	msr	BASEPRI, r3
}
 8021210:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8021212:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8021214:	4618      	mov	r0, r3
 8021216:	3738      	adds	r7, #56	; 0x38
 8021218:	46bd      	mov	sp, r7
 802121a:	bd80      	pop	{r7, pc}

0802121c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 802121c:	b580      	push	{r7, lr}
 802121e:	b08c      	sub	sp, #48	; 0x30
 8021220:	af00      	add	r7, sp, #0
 8021222:	60f8      	str	r0, [r7, #12]
 8021224:	60b9      	str	r1, [r7, #8]
 8021226:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8021228:	2300      	movs	r3, #0
 802122a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 802122c:	68fb      	ldr	r3, [r7, #12]
 802122e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8021230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021232:	2b00      	cmp	r3, #0
 8021234:	d10a      	bne.n	802124c <xQueueReceive+0x30>
	__asm volatile
 8021236:	f04f 0350 	mov.w	r3, #80	; 0x50
 802123a:	f383 8811 	msr	BASEPRI, r3
 802123e:	f3bf 8f6f 	isb	sy
 8021242:	f3bf 8f4f 	dsb	sy
 8021246:	623b      	str	r3, [r7, #32]
}
 8021248:	bf00      	nop
 802124a:	e7fe      	b.n	802124a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 802124c:	68bb      	ldr	r3, [r7, #8]
 802124e:	2b00      	cmp	r3, #0
 8021250:	d103      	bne.n	802125a <xQueueReceive+0x3e>
 8021252:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021256:	2b00      	cmp	r3, #0
 8021258:	d101      	bne.n	802125e <xQueueReceive+0x42>
 802125a:	2301      	movs	r3, #1
 802125c:	e000      	b.n	8021260 <xQueueReceive+0x44>
 802125e:	2300      	movs	r3, #0
 8021260:	2b00      	cmp	r3, #0
 8021262:	d10a      	bne.n	802127a <xQueueReceive+0x5e>
	__asm volatile
 8021264:	f04f 0350 	mov.w	r3, #80	; 0x50
 8021268:	f383 8811 	msr	BASEPRI, r3
 802126c:	f3bf 8f6f 	isb	sy
 8021270:	f3bf 8f4f 	dsb	sy
 8021274:	61fb      	str	r3, [r7, #28]
}
 8021276:	bf00      	nop
 8021278:	e7fe      	b.n	8021278 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 802127a:	f001 fba9 	bl	80229d0 <xTaskGetSchedulerState>
 802127e:	4603      	mov	r3, r0
 8021280:	2b00      	cmp	r3, #0
 8021282:	d102      	bne.n	802128a <xQueueReceive+0x6e>
 8021284:	687b      	ldr	r3, [r7, #4]
 8021286:	2b00      	cmp	r3, #0
 8021288:	d101      	bne.n	802128e <xQueueReceive+0x72>
 802128a:	2301      	movs	r3, #1
 802128c:	e000      	b.n	8021290 <xQueueReceive+0x74>
 802128e:	2300      	movs	r3, #0
 8021290:	2b00      	cmp	r3, #0
 8021292:	d10a      	bne.n	80212aa <xQueueReceive+0x8e>
	__asm volatile
 8021294:	f04f 0350 	mov.w	r3, #80	; 0x50
 8021298:	f383 8811 	msr	BASEPRI, r3
 802129c:	f3bf 8f6f 	isb	sy
 80212a0:	f3bf 8f4f 	dsb	sy
 80212a4:	61bb      	str	r3, [r7, #24]
}
 80212a6:	bf00      	nop
 80212a8:	e7fe      	b.n	80212a8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80212aa:	f002 fa23 	bl	80236f4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80212ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80212b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80212b2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80212b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80212b6:	2b00      	cmp	r3, #0
 80212b8:	d01f      	beq.n	80212fa <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80212ba:	68b9      	ldr	r1, [r7, #8]
 80212bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80212be:	f000 fabe 	bl	802183e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80212c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80212c4:	1e5a      	subs	r2, r3, #1
 80212c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80212c8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80212ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80212cc:	691b      	ldr	r3, [r3, #16]
 80212ce:	2b00      	cmp	r3, #0
 80212d0:	d00f      	beq.n	80212f2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80212d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80212d4:	3310      	adds	r3, #16
 80212d6:	4618      	mov	r0, r3
 80212d8:	f001 f946 	bl	8022568 <xTaskRemoveFromEventList>
 80212dc:	4603      	mov	r3, r0
 80212de:	2b00      	cmp	r3, #0
 80212e0:	d007      	beq.n	80212f2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80212e2:	4b3d      	ldr	r3, [pc, #244]	; (80213d8 <xQueueReceive+0x1bc>)
 80212e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80212e8:	601a      	str	r2, [r3, #0]
 80212ea:	f3bf 8f4f 	dsb	sy
 80212ee:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80212f2:	f002 fa2f 	bl	8023754 <vPortExitCritical>
				return pdPASS;
 80212f6:	2301      	movs	r3, #1
 80212f8:	e069      	b.n	80213ce <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80212fa:	687b      	ldr	r3, [r7, #4]
 80212fc:	2b00      	cmp	r3, #0
 80212fe:	d103      	bne.n	8021308 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8021300:	f002 fa28 	bl	8023754 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8021304:	2300      	movs	r3, #0
 8021306:	e062      	b.n	80213ce <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8021308:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802130a:	2b00      	cmp	r3, #0
 802130c:	d106      	bne.n	802131c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 802130e:	f107 0310 	add.w	r3, r7, #16
 8021312:	4618      	mov	r0, r3
 8021314:	f001 f9ee 	bl	80226f4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8021318:	2301      	movs	r3, #1
 802131a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 802131c:	f002 fa1a 	bl	8023754 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8021320:	f000 fe96 	bl	8022050 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8021324:	f002 f9e6 	bl	80236f4 <vPortEnterCritical>
 8021328:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802132a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 802132e:	b25b      	sxtb	r3, r3
 8021330:	f1b3 3fff 	cmp.w	r3, #4294967295
 8021334:	d103      	bne.n	802133e <xQueueReceive+0x122>
 8021336:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021338:	2200      	movs	r2, #0
 802133a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 802133e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021340:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8021344:	b25b      	sxtb	r3, r3
 8021346:	f1b3 3fff 	cmp.w	r3, #4294967295
 802134a:	d103      	bne.n	8021354 <xQueueReceive+0x138>
 802134c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802134e:	2200      	movs	r2, #0
 8021350:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8021354:	f002 f9fe 	bl	8023754 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8021358:	1d3a      	adds	r2, r7, #4
 802135a:	f107 0310 	add.w	r3, r7, #16
 802135e:	4611      	mov	r1, r2
 8021360:	4618      	mov	r0, r3
 8021362:	f001 f9dd 	bl	8022720 <xTaskCheckForTimeOut>
 8021366:	4603      	mov	r3, r0
 8021368:	2b00      	cmp	r3, #0
 802136a:	d123      	bne.n	80213b4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 802136c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 802136e:	f000 fade 	bl	802192e <prvIsQueueEmpty>
 8021372:	4603      	mov	r3, r0
 8021374:	2b00      	cmp	r3, #0
 8021376:	d017      	beq.n	80213a8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8021378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802137a:	3324      	adds	r3, #36	; 0x24
 802137c:	687a      	ldr	r2, [r7, #4]
 802137e:	4611      	mov	r1, r2
 8021380:	4618      	mov	r0, r3
 8021382:	f001 f865 	bl	8022450 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8021386:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8021388:	f000 fa7f 	bl	802188a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 802138c:	f000 fe6e 	bl	802206c <xTaskResumeAll>
 8021390:	4603      	mov	r3, r0
 8021392:	2b00      	cmp	r3, #0
 8021394:	d189      	bne.n	80212aa <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8021396:	4b10      	ldr	r3, [pc, #64]	; (80213d8 <xQueueReceive+0x1bc>)
 8021398:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 802139c:	601a      	str	r2, [r3, #0]
 802139e:	f3bf 8f4f 	dsb	sy
 80213a2:	f3bf 8f6f 	isb	sy
 80213a6:	e780      	b.n	80212aa <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80213a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80213aa:	f000 fa6e 	bl	802188a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80213ae:	f000 fe5d 	bl	802206c <xTaskResumeAll>
 80213b2:	e77a      	b.n	80212aa <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80213b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80213b6:	f000 fa68 	bl	802188a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80213ba:	f000 fe57 	bl	802206c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80213be:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80213c0:	f000 fab5 	bl	802192e <prvIsQueueEmpty>
 80213c4:	4603      	mov	r3, r0
 80213c6:	2b00      	cmp	r3, #0
 80213c8:	f43f af6f 	beq.w	80212aa <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80213cc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80213ce:	4618      	mov	r0, r3
 80213d0:	3730      	adds	r7, #48	; 0x30
 80213d2:	46bd      	mov	sp, r7
 80213d4:	bd80      	pop	{r7, pc}
 80213d6:	bf00      	nop
 80213d8:	e000ed04 	.word	0xe000ed04

080213dc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80213dc:	b580      	push	{r7, lr}
 80213de:	b08e      	sub	sp, #56	; 0x38
 80213e0:	af00      	add	r7, sp, #0
 80213e2:	6078      	str	r0, [r7, #4]
 80213e4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80213e6:	2300      	movs	r3, #0
 80213e8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80213ea:	687b      	ldr	r3, [r7, #4]
 80213ec:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80213ee:	2300      	movs	r3, #0
 80213f0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80213f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80213f4:	2b00      	cmp	r3, #0
 80213f6:	d10a      	bne.n	802140e <xQueueSemaphoreTake+0x32>
	__asm volatile
 80213f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80213fc:	f383 8811 	msr	BASEPRI, r3
 8021400:	f3bf 8f6f 	isb	sy
 8021404:	f3bf 8f4f 	dsb	sy
 8021408:	623b      	str	r3, [r7, #32]
}
 802140a:	bf00      	nop
 802140c:	e7fe      	b.n	802140c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 802140e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021412:	2b00      	cmp	r3, #0
 8021414:	d00a      	beq.n	802142c <xQueueSemaphoreTake+0x50>
	__asm volatile
 8021416:	f04f 0350 	mov.w	r3, #80	; 0x50
 802141a:	f383 8811 	msr	BASEPRI, r3
 802141e:	f3bf 8f6f 	isb	sy
 8021422:	f3bf 8f4f 	dsb	sy
 8021426:	61fb      	str	r3, [r7, #28]
}
 8021428:	bf00      	nop
 802142a:	e7fe      	b.n	802142a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 802142c:	f001 fad0 	bl	80229d0 <xTaskGetSchedulerState>
 8021430:	4603      	mov	r3, r0
 8021432:	2b00      	cmp	r3, #0
 8021434:	d102      	bne.n	802143c <xQueueSemaphoreTake+0x60>
 8021436:	683b      	ldr	r3, [r7, #0]
 8021438:	2b00      	cmp	r3, #0
 802143a:	d101      	bne.n	8021440 <xQueueSemaphoreTake+0x64>
 802143c:	2301      	movs	r3, #1
 802143e:	e000      	b.n	8021442 <xQueueSemaphoreTake+0x66>
 8021440:	2300      	movs	r3, #0
 8021442:	2b00      	cmp	r3, #0
 8021444:	d10a      	bne.n	802145c <xQueueSemaphoreTake+0x80>
	__asm volatile
 8021446:	f04f 0350 	mov.w	r3, #80	; 0x50
 802144a:	f383 8811 	msr	BASEPRI, r3
 802144e:	f3bf 8f6f 	isb	sy
 8021452:	f3bf 8f4f 	dsb	sy
 8021456:	61bb      	str	r3, [r7, #24]
}
 8021458:	bf00      	nop
 802145a:	e7fe      	b.n	802145a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 802145c:	f002 f94a 	bl	80236f4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8021460:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8021464:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8021466:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021468:	2b00      	cmp	r3, #0
 802146a:	d024      	beq.n	80214b6 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 802146c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802146e:	1e5a      	subs	r2, r3, #1
 8021470:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021472:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8021474:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021476:	681b      	ldr	r3, [r3, #0]
 8021478:	2b00      	cmp	r3, #0
 802147a:	d104      	bne.n	8021486 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 802147c:	f001 fc36 	bl	8022cec <pvTaskIncrementMutexHeldCount>
 8021480:	4602      	mov	r2, r0
 8021482:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021484:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8021486:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021488:	691b      	ldr	r3, [r3, #16]
 802148a:	2b00      	cmp	r3, #0
 802148c:	d00f      	beq.n	80214ae <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 802148e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021490:	3310      	adds	r3, #16
 8021492:	4618      	mov	r0, r3
 8021494:	f001 f868 	bl	8022568 <xTaskRemoveFromEventList>
 8021498:	4603      	mov	r3, r0
 802149a:	2b00      	cmp	r3, #0
 802149c:	d007      	beq.n	80214ae <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 802149e:	4b54      	ldr	r3, [pc, #336]	; (80215f0 <xQueueSemaphoreTake+0x214>)
 80214a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80214a4:	601a      	str	r2, [r3, #0]
 80214a6:	f3bf 8f4f 	dsb	sy
 80214aa:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80214ae:	f002 f951 	bl	8023754 <vPortExitCritical>
				return pdPASS;
 80214b2:	2301      	movs	r3, #1
 80214b4:	e097      	b.n	80215e6 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80214b6:	683b      	ldr	r3, [r7, #0]
 80214b8:	2b00      	cmp	r3, #0
 80214ba:	d111      	bne.n	80214e0 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80214bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80214be:	2b00      	cmp	r3, #0
 80214c0:	d00a      	beq.n	80214d8 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80214c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80214c6:	f383 8811 	msr	BASEPRI, r3
 80214ca:	f3bf 8f6f 	isb	sy
 80214ce:	f3bf 8f4f 	dsb	sy
 80214d2:	617b      	str	r3, [r7, #20]
}
 80214d4:	bf00      	nop
 80214d6:	e7fe      	b.n	80214d6 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80214d8:	f002 f93c 	bl	8023754 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80214dc:	2300      	movs	r3, #0
 80214de:	e082      	b.n	80215e6 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80214e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80214e2:	2b00      	cmp	r3, #0
 80214e4:	d106      	bne.n	80214f4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80214e6:	f107 030c 	add.w	r3, r7, #12
 80214ea:	4618      	mov	r0, r3
 80214ec:	f001 f902 	bl	80226f4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80214f0:	2301      	movs	r3, #1
 80214f2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80214f4:	f002 f92e 	bl	8023754 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80214f8:	f000 fdaa 	bl	8022050 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80214fc:	f002 f8fa 	bl	80236f4 <vPortEnterCritical>
 8021500:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021502:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8021506:	b25b      	sxtb	r3, r3
 8021508:	f1b3 3fff 	cmp.w	r3, #4294967295
 802150c:	d103      	bne.n	8021516 <xQueueSemaphoreTake+0x13a>
 802150e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021510:	2200      	movs	r2, #0
 8021512:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8021516:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021518:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 802151c:	b25b      	sxtb	r3, r3
 802151e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8021522:	d103      	bne.n	802152c <xQueueSemaphoreTake+0x150>
 8021524:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021526:	2200      	movs	r2, #0
 8021528:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 802152c:	f002 f912 	bl	8023754 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8021530:	463a      	mov	r2, r7
 8021532:	f107 030c 	add.w	r3, r7, #12
 8021536:	4611      	mov	r1, r2
 8021538:	4618      	mov	r0, r3
 802153a:	f001 f8f1 	bl	8022720 <xTaskCheckForTimeOut>
 802153e:	4603      	mov	r3, r0
 8021540:	2b00      	cmp	r3, #0
 8021542:	d132      	bne.n	80215aa <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8021544:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8021546:	f000 f9f2 	bl	802192e <prvIsQueueEmpty>
 802154a:	4603      	mov	r3, r0
 802154c:	2b00      	cmp	r3, #0
 802154e:	d026      	beq.n	802159e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8021550:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021552:	681b      	ldr	r3, [r3, #0]
 8021554:	2b00      	cmp	r3, #0
 8021556:	d109      	bne.n	802156c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8021558:	f002 f8cc 	bl	80236f4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 802155c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802155e:	689b      	ldr	r3, [r3, #8]
 8021560:	4618      	mov	r0, r3
 8021562:	f001 fa53 	bl	8022a0c <xTaskPriorityInherit>
 8021566:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8021568:	f002 f8f4 	bl	8023754 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 802156c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802156e:	3324      	adds	r3, #36	; 0x24
 8021570:	683a      	ldr	r2, [r7, #0]
 8021572:	4611      	mov	r1, r2
 8021574:	4618      	mov	r0, r3
 8021576:	f000 ff6b 	bl	8022450 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 802157a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 802157c:	f000 f985 	bl	802188a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8021580:	f000 fd74 	bl	802206c <xTaskResumeAll>
 8021584:	4603      	mov	r3, r0
 8021586:	2b00      	cmp	r3, #0
 8021588:	f47f af68 	bne.w	802145c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 802158c:	4b18      	ldr	r3, [pc, #96]	; (80215f0 <xQueueSemaphoreTake+0x214>)
 802158e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8021592:	601a      	str	r2, [r3, #0]
 8021594:	f3bf 8f4f 	dsb	sy
 8021598:	f3bf 8f6f 	isb	sy
 802159c:	e75e      	b.n	802145c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 802159e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80215a0:	f000 f973 	bl	802188a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80215a4:	f000 fd62 	bl	802206c <xTaskResumeAll>
 80215a8:	e758      	b.n	802145c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80215aa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80215ac:	f000 f96d 	bl	802188a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80215b0:	f000 fd5c 	bl	802206c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80215b4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80215b6:	f000 f9ba 	bl	802192e <prvIsQueueEmpty>
 80215ba:	4603      	mov	r3, r0
 80215bc:	2b00      	cmp	r3, #0
 80215be:	f43f af4d 	beq.w	802145c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80215c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80215c4:	2b00      	cmp	r3, #0
 80215c6:	d00d      	beq.n	80215e4 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80215c8:	f002 f894 	bl	80236f4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80215cc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80215ce:	f000 f8b4 	bl	802173a <prvGetDisinheritPriorityAfterTimeout>
 80215d2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80215d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80215d6:	689b      	ldr	r3, [r3, #8]
 80215d8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80215da:	4618      	mov	r0, r3
 80215dc:	f001 faec 	bl	8022bb8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80215e0:	f002 f8b8 	bl	8023754 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80215e4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80215e6:	4618      	mov	r0, r3
 80215e8:	3738      	adds	r7, #56	; 0x38
 80215ea:	46bd      	mov	sp, r7
 80215ec:	bd80      	pop	{r7, pc}
 80215ee:	bf00      	nop
 80215f0:	e000ed04 	.word	0xe000ed04

080215f4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80215f4:	b580      	push	{r7, lr}
 80215f6:	b08e      	sub	sp, #56	; 0x38
 80215f8:	af00      	add	r7, sp, #0
 80215fa:	60f8      	str	r0, [r7, #12]
 80215fc:	60b9      	str	r1, [r7, #8]
 80215fe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8021600:	68fb      	ldr	r3, [r7, #12]
 8021602:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8021604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021606:	2b00      	cmp	r3, #0
 8021608:	d10a      	bne.n	8021620 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 802160a:	f04f 0350 	mov.w	r3, #80	; 0x50
 802160e:	f383 8811 	msr	BASEPRI, r3
 8021612:	f3bf 8f6f 	isb	sy
 8021616:	f3bf 8f4f 	dsb	sy
 802161a:	623b      	str	r3, [r7, #32]
}
 802161c:	bf00      	nop
 802161e:	e7fe      	b.n	802161e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8021620:	68bb      	ldr	r3, [r7, #8]
 8021622:	2b00      	cmp	r3, #0
 8021624:	d103      	bne.n	802162e <xQueueReceiveFromISR+0x3a>
 8021626:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802162a:	2b00      	cmp	r3, #0
 802162c:	d101      	bne.n	8021632 <xQueueReceiveFromISR+0x3e>
 802162e:	2301      	movs	r3, #1
 8021630:	e000      	b.n	8021634 <xQueueReceiveFromISR+0x40>
 8021632:	2300      	movs	r3, #0
 8021634:	2b00      	cmp	r3, #0
 8021636:	d10a      	bne.n	802164e <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8021638:	f04f 0350 	mov.w	r3, #80	; 0x50
 802163c:	f383 8811 	msr	BASEPRI, r3
 8021640:	f3bf 8f6f 	isb	sy
 8021644:	f3bf 8f4f 	dsb	sy
 8021648:	61fb      	str	r3, [r7, #28]
}
 802164a:	bf00      	nop
 802164c:	e7fe      	b.n	802164c <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 802164e:	f002 f933 	bl	80238b8 <vPortValidateInterruptPriority>
	__asm volatile
 8021652:	f3ef 8211 	mrs	r2, BASEPRI
 8021656:	f04f 0350 	mov.w	r3, #80	; 0x50
 802165a:	f383 8811 	msr	BASEPRI, r3
 802165e:	f3bf 8f6f 	isb	sy
 8021662:	f3bf 8f4f 	dsb	sy
 8021666:	61ba      	str	r2, [r7, #24]
 8021668:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 802166a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 802166c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 802166e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021670:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8021672:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8021674:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021676:	2b00      	cmp	r3, #0
 8021678:	d02f      	beq.n	80216da <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 802167a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802167c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8021680:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8021684:	68b9      	ldr	r1, [r7, #8]
 8021686:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8021688:	f000 f8d9 	bl	802183e <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 802168c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802168e:	1e5a      	subs	r2, r3, #1
 8021690:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021692:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8021694:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8021698:	f1b3 3fff 	cmp.w	r3, #4294967295
 802169c:	d112      	bne.n	80216c4 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 802169e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80216a0:	691b      	ldr	r3, [r3, #16]
 80216a2:	2b00      	cmp	r3, #0
 80216a4:	d016      	beq.n	80216d4 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80216a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80216a8:	3310      	adds	r3, #16
 80216aa:	4618      	mov	r0, r3
 80216ac:	f000 ff5c 	bl	8022568 <xTaskRemoveFromEventList>
 80216b0:	4603      	mov	r3, r0
 80216b2:	2b00      	cmp	r3, #0
 80216b4:	d00e      	beq.n	80216d4 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80216b6:	687b      	ldr	r3, [r7, #4]
 80216b8:	2b00      	cmp	r3, #0
 80216ba:	d00b      	beq.n	80216d4 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80216bc:	687b      	ldr	r3, [r7, #4]
 80216be:	2201      	movs	r2, #1
 80216c0:	601a      	str	r2, [r3, #0]
 80216c2:	e007      	b.n	80216d4 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80216c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80216c8:	3301      	adds	r3, #1
 80216ca:	b2db      	uxtb	r3, r3
 80216cc:	b25a      	sxtb	r2, r3
 80216ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80216d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80216d4:	2301      	movs	r3, #1
 80216d6:	637b      	str	r3, [r7, #52]	; 0x34
 80216d8:	e001      	b.n	80216de <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80216da:	2300      	movs	r3, #0
 80216dc:	637b      	str	r3, [r7, #52]	; 0x34
 80216de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80216e0:	613b      	str	r3, [r7, #16]
	__asm volatile
 80216e2:	693b      	ldr	r3, [r7, #16]
 80216e4:	f383 8811 	msr	BASEPRI, r3
}
 80216e8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80216ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80216ec:	4618      	mov	r0, r3
 80216ee:	3738      	adds	r7, #56	; 0x38
 80216f0:	46bd      	mov	sp, r7
 80216f2:	bd80      	pop	{r7, pc}

080216f4 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80216f4:	b580      	push	{r7, lr}
 80216f6:	b084      	sub	sp, #16
 80216f8:	af00      	add	r7, sp, #0
 80216fa:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80216fc:	687b      	ldr	r3, [r7, #4]
 80216fe:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8021700:	68fb      	ldr	r3, [r7, #12]
 8021702:	2b00      	cmp	r3, #0
 8021704:	d10a      	bne.n	802171c <vQueueDelete+0x28>
	__asm volatile
 8021706:	f04f 0350 	mov.w	r3, #80	; 0x50
 802170a:	f383 8811 	msr	BASEPRI, r3
 802170e:	f3bf 8f6f 	isb	sy
 8021712:	f3bf 8f4f 	dsb	sy
 8021716:	60bb      	str	r3, [r7, #8]
}
 8021718:	bf00      	nop
 802171a:	e7fe      	b.n	802171a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 802171c:	68f8      	ldr	r0, [r7, #12]
 802171e:	f000 f95f 	bl	80219e0 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8021722:	68fb      	ldr	r3, [r7, #12]
 8021724:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8021728:	2b00      	cmp	r3, #0
 802172a:	d102      	bne.n	8021732 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 802172c:	68f8      	ldr	r0, [r7, #12]
 802172e:	f002 f9d3 	bl	8023ad8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8021732:	bf00      	nop
 8021734:	3710      	adds	r7, #16
 8021736:	46bd      	mov	sp, r7
 8021738:	bd80      	pop	{r7, pc}

0802173a <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 802173a:	b480      	push	{r7}
 802173c:	b085      	sub	sp, #20
 802173e:	af00      	add	r7, sp, #0
 8021740:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8021742:	687b      	ldr	r3, [r7, #4]
 8021744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8021746:	2b00      	cmp	r3, #0
 8021748:	d006      	beq.n	8021758 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 802174a:	687b      	ldr	r3, [r7, #4]
 802174c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802174e:	681b      	ldr	r3, [r3, #0]
 8021750:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8021754:	60fb      	str	r3, [r7, #12]
 8021756:	e001      	b.n	802175c <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8021758:	2300      	movs	r3, #0
 802175a:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 802175c:	68fb      	ldr	r3, [r7, #12]
	}
 802175e:	4618      	mov	r0, r3
 8021760:	3714      	adds	r7, #20
 8021762:	46bd      	mov	sp, r7
 8021764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021768:	4770      	bx	lr

0802176a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 802176a:	b580      	push	{r7, lr}
 802176c:	b086      	sub	sp, #24
 802176e:	af00      	add	r7, sp, #0
 8021770:	60f8      	str	r0, [r7, #12]
 8021772:	60b9      	str	r1, [r7, #8]
 8021774:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8021776:	2300      	movs	r3, #0
 8021778:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 802177a:	68fb      	ldr	r3, [r7, #12]
 802177c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802177e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8021780:	68fb      	ldr	r3, [r7, #12]
 8021782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021784:	2b00      	cmp	r3, #0
 8021786:	d10d      	bne.n	80217a4 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8021788:	68fb      	ldr	r3, [r7, #12]
 802178a:	681b      	ldr	r3, [r3, #0]
 802178c:	2b00      	cmp	r3, #0
 802178e:	d14d      	bne.n	802182c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8021790:	68fb      	ldr	r3, [r7, #12]
 8021792:	689b      	ldr	r3, [r3, #8]
 8021794:	4618      	mov	r0, r3
 8021796:	f001 f9a1 	bl	8022adc <xTaskPriorityDisinherit>
 802179a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 802179c:	68fb      	ldr	r3, [r7, #12]
 802179e:	2200      	movs	r2, #0
 80217a0:	609a      	str	r2, [r3, #8]
 80217a2:	e043      	b.n	802182c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80217a4:	687b      	ldr	r3, [r7, #4]
 80217a6:	2b00      	cmp	r3, #0
 80217a8:	d119      	bne.n	80217de <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80217aa:	68fb      	ldr	r3, [r7, #12]
 80217ac:	6858      	ldr	r0, [r3, #4]
 80217ae:	68fb      	ldr	r3, [r7, #12]
 80217b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80217b2:	461a      	mov	r2, r3
 80217b4:	68b9      	ldr	r1, [r7, #8]
 80217b6:	f007 fd8e 	bl	80292d6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80217ba:	68fb      	ldr	r3, [r7, #12]
 80217bc:	685a      	ldr	r2, [r3, #4]
 80217be:	68fb      	ldr	r3, [r7, #12]
 80217c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80217c2:	441a      	add	r2, r3
 80217c4:	68fb      	ldr	r3, [r7, #12]
 80217c6:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80217c8:	68fb      	ldr	r3, [r7, #12]
 80217ca:	685a      	ldr	r2, [r3, #4]
 80217cc:	68fb      	ldr	r3, [r7, #12]
 80217ce:	689b      	ldr	r3, [r3, #8]
 80217d0:	429a      	cmp	r2, r3
 80217d2:	d32b      	bcc.n	802182c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80217d4:	68fb      	ldr	r3, [r7, #12]
 80217d6:	681a      	ldr	r2, [r3, #0]
 80217d8:	68fb      	ldr	r3, [r7, #12]
 80217da:	605a      	str	r2, [r3, #4]
 80217dc:	e026      	b.n	802182c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80217de:	68fb      	ldr	r3, [r7, #12]
 80217e0:	68d8      	ldr	r0, [r3, #12]
 80217e2:	68fb      	ldr	r3, [r7, #12]
 80217e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80217e6:	461a      	mov	r2, r3
 80217e8:	68b9      	ldr	r1, [r7, #8]
 80217ea:	f007 fd74 	bl	80292d6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80217ee:	68fb      	ldr	r3, [r7, #12]
 80217f0:	68da      	ldr	r2, [r3, #12]
 80217f2:	68fb      	ldr	r3, [r7, #12]
 80217f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80217f6:	425b      	negs	r3, r3
 80217f8:	441a      	add	r2, r3
 80217fa:	68fb      	ldr	r3, [r7, #12]
 80217fc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80217fe:	68fb      	ldr	r3, [r7, #12]
 8021800:	68da      	ldr	r2, [r3, #12]
 8021802:	68fb      	ldr	r3, [r7, #12]
 8021804:	681b      	ldr	r3, [r3, #0]
 8021806:	429a      	cmp	r2, r3
 8021808:	d207      	bcs.n	802181a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 802180a:	68fb      	ldr	r3, [r7, #12]
 802180c:	689a      	ldr	r2, [r3, #8]
 802180e:	68fb      	ldr	r3, [r7, #12]
 8021810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021812:	425b      	negs	r3, r3
 8021814:	441a      	add	r2, r3
 8021816:	68fb      	ldr	r3, [r7, #12]
 8021818:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 802181a:	687b      	ldr	r3, [r7, #4]
 802181c:	2b02      	cmp	r3, #2
 802181e:	d105      	bne.n	802182c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8021820:	693b      	ldr	r3, [r7, #16]
 8021822:	2b00      	cmp	r3, #0
 8021824:	d002      	beq.n	802182c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8021826:	693b      	ldr	r3, [r7, #16]
 8021828:	3b01      	subs	r3, #1
 802182a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 802182c:	693b      	ldr	r3, [r7, #16]
 802182e:	1c5a      	adds	r2, r3, #1
 8021830:	68fb      	ldr	r3, [r7, #12]
 8021832:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8021834:	697b      	ldr	r3, [r7, #20]
}
 8021836:	4618      	mov	r0, r3
 8021838:	3718      	adds	r7, #24
 802183a:	46bd      	mov	sp, r7
 802183c:	bd80      	pop	{r7, pc}

0802183e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 802183e:	b580      	push	{r7, lr}
 8021840:	b082      	sub	sp, #8
 8021842:	af00      	add	r7, sp, #0
 8021844:	6078      	str	r0, [r7, #4]
 8021846:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8021848:	687b      	ldr	r3, [r7, #4]
 802184a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802184c:	2b00      	cmp	r3, #0
 802184e:	d018      	beq.n	8021882 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8021850:	687b      	ldr	r3, [r7, #4]
 8021852:	68da      	ldr	r2, [r3, #12]
 8021854:	687b      	ldr	r3, [r7, #4]
 8021856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021858:	441a      	add	r2, r3
 802185a:	687b      	ldr	r3, [r7, #4]
 802185c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 802185e:	687b      	ldr	r3, [r7, #4]
 8021860:	68da      	ldr	r2, [r3, #12]
 8021862:	687b      	ldr	r3, [r7, #4]
 8021864:	689b      	ldr	r3, [r3, #8]
 8021866:	429a      	cmp	r2, r3
 8021868:	d303      	bcc.n	8021872 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 802186a:	687b      	ldr	r3, [r7, #4]
 802186c:	681a      	ldr	r2, [r3, #0]
 802186e:	687b      	ldr	r3, [r7, #4]
 8021870:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8021872:	687b      	ldr	r3, [r7, #4]
 8021874:	68d9      	ldr	r1, [r3, #12]
 8021876:	687b      	ldr	r3, [r7, #4]
 8021878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802187a:	461a      	mov	r2, r3
 802187c:	6838      	ldr	r0, [r7, #0]
 802187e:	f007 fd2a 	bl	80292d6 <memcpy>
	}
}
 8021882:	bf00      	nop
 8021884:	3708      	adds	r7, #8
 8021886:	46bd      	mov	sp, r7
 8021888:	bd80      	pop	{r7, pc}

0802188a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 802188a:	b580      	push	{r7, lr}
 802188c:	b084      	sub	sp, #16
 802188e:	af00      	add	r7, sp, #0
 8021890:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8021892:	f001 ff2f 	bl	80236f4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8021896:	687b      	ldr	r3, [r7, #4]
 8021898:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 802189c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 802189e:	e011      	b.n	80218c4 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80218a0:	687b      	ldr	r3, [r7, #4]
 80218a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80218a4:	2b00      	cmp	r3, #0
 80218a6:	d012      	beq.n	80218ce <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80218a8:	687b      	ldr	r3, [r7, #4]
 80218aa:	3324      	adds	r3, #36	; 0x24
 80218ac:	4618      	mov	r0, r3
 80218ae:	f000 fe5b 	bl	8022568 <xTaskRemoveFromEventList>
 80218b2:	4603      	mov	r3, r0
 80218b4:	2b00      	cmp	r3, #0
 80218b6:	d001      	beq.n	80218bc <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80218b8:	f000 ff94 	bl	80227e4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80218bc:	7bfb      	ldrb	r3, [r7, #15]
 80218be:	3b01      	subs	r3, #1
 80218c0:	b2db      	uxtb	r3, r3
 80218c2:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80218c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80218c8:	2b00      	cmp	r3, #0
 80218ca:	dce9      	bgt.n	80218a0 <prvUnlockQueue+0x16>
 80218cc:	e000      	b.n	80218d0 <prvUnlockQueue+0x46>
					break;
 80218ce:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80218d0:	687b      	ldr	r3, [r7, #4]
 80218d2:	22ff      	movs	r2, #255	; 0xff
 80218d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80218d8:	f001 ff3c 	bl	8023754 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80218dc:	f001 ff0a 	bl	80236f4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80218e0:	687b      	ldr	r3, [r7, #4]
 80218e2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80218e6:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80218e8:	e011      	b.n	802190e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80218ea:	687b      	ldr	r3, [r7, #4]
 80218ec:	691b      	ldr	r3, [r3, #16]
 80218ee:	2b00      	cmp	r3, #0
 80218f0:	d012      	beq.n	8021918 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80218f2:	687b      	ldr	r3, [r7, #4]
 80218f4:	3310      	adds	r3, #16
 80218f6:	4618      	mov	r0, r3
 80218f8:	f000 fe36 	bl	8022568 <xTaskRemoveFromEventList>
 80218fc:	4603      	mov	r3, r0
 80218fe:	2b00      	cmp	r3, #0
 8021900:	d001      	beq.n	8021906 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8021902:	f000 ff6f 	bl	80227e4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8021906:	7bbb      	ldrb	r3, [r7, #14]
 8021908:	3b01      	subs	r3, #1
 802190a:	b2db      	uxtb	r3, r3
 802190c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 802190e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8021912:	2b00      	cmp	r3, #0
 8021914:	dce9      	bgt.n	80218ea <prvUnlockQueue+0x60>
 8021916:	e000      	b.n	802191a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8021918:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 802191a:	687b      	ldr	r3, [r7, #4]
 802191c:	22ff      	movs	r2, #255	; 0xff
 802191e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8021922:	f001 ff17 	bl	8023754 <vPortExitCritical>
}
 8021926:	bf00      	nop
 8021928:	3710      	adds	r7, #16
 802192a:	46bd      	mov	sp, r7
 802192c:	bd80      	pop	{r7, pc}

0802192e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 802192e:	b580      	push	{r7, lr}
 8021930:	b084      	sub	sp, #16
 8021932:	af00      	add	r7, sp, #0
 8021934:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8021936:	f001 fedd 	bl	80236f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 802193a:	687b      	ldr	r3, [r7, #4]
 802193c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802193e:	2b00      	cmp	r3, #0
 8021940:	d102      	bne.n	8021948 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8021942:	2301      	movs	r3, #1
 8021944:	60fb      	str	r3, [r7, #12]
 8021946:	e001      	b.n	802194c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8021948:	2300      	movs	r3, #0
 802194a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 802194c:	f001 ff02 	bl	8023754 <vPortExitCritical>

	return xReturn;
 8021950:	68fb      	ldr	r3, [r7, #12]
}
 8021952:	4618      	mov	r0, r3
 8021954:	3710      	adds	r7, #16
 8021956:	46bd      	mov	sp, r7
 8021958:	bd80      	pop	{r7, pc}

0802195a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 802195a:	b580      	push	{r7, lr}
 802195c:	b084      	sub	sp, #16
 802195e:	af00      	add	r7, sp, #0
 8021960:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8021962:	f001 fec7 	bl	80236f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8021966:	687b      	ldr	r3, [r7, #4]
 8021968:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 802196a:	687b      	ldr	r3, [r7, #4]
 802196c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802196e:	429a      	cmp	r2, r3
 8021970:	d102      	bne.n	8021978 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8021972:	2301      	movs	r3, #1
 8021974:	60fb      	str	r3, [r7, #12]
 8021976:	e001      	b.n	802197c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8021978:	2300      	movs	r3, #0
 802197a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 802197c:	f001 feea 	bl	8023754 <vPortExitCritical>

	return xReturn;
 8021980:	68fb      	ldr	r3, [r7, #12]
}
 8021982:	4618      	mov	r0, r3
 8021984:	3710      	adds	r7, #16
 8021986:	46bd      	mov	sp, r7
 8021988:	bd80      	pop	{r7, pc}
	...

0802198c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 802198c:	b480      	push	{r7}
 802198e:	b085      	sub	sp, #20
 8021990:	af00      	add	r7, sp, #0
 8021992:	6078      	str	r0, [r7, #4]
 8021994:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8021996:	2300      	movs	r3, #0
 8021998:	60fb      	str	r3, [r7, #12]
 802199a:	e014      	b.n	80219c6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 802199c:	4a0f      	ldr	r2, [pc, #60]	; (80219dc <vQueueAddToRegistry+0x50>)
 802199e:	68fb      	ldr	r3, [r7, #12]
 80219a0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80219a4:	2b00      	cmp	r3, #0
 80219a6:	d10b      	bne.n	80219c0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80219a8:	490c      	ldr	r1, [pc, #48]	; (80219dc <vQueueAddToRegistry+0x50>)
 80219aa:	68fb      	ldr	r3, [r7, #12]
 80219ac:	683a      	ldr	r2, [r7, #0]
 80219ae:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80219b2:	4a0a      	ldr	r2, [pc, #40]	; (80219dc <vQueueAddToRegistry+0x50>)
 80219b4:	68fb      	ldr	r3, [r7, #12]
 80219b6:	00db      	lsls	r3, r3, #3
 80219b8:	4413      	add	r3, r2
 80219ba:	687a      	ldr	r2, [r7, #4]
 80219bc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80219be:	e006      	b.n	80219ce <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80219c0:	68fb      	ldr	r3, [r7, #12]
 80219c2:	3301      	adds	r3, #1
 80219c4:	60fb      	str	r3, [r7, #12]
 80219c6:	68fb      	ldr	r3, [r7, #12]
 80219c8:	2b07      	cmp	r3, #7
 80219ca:	d9e7      	bls.n	802199c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80219cc:	bf00      	nop
 80219ce:	bf00      	nop
 80219d0:	3714      	adds	r7, #20
 80219d2:	46bd      	mov	sp, r7
 80219d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80219d8:	4770      	bx	lr
 80219da:	bf00      	nop
 80219dc:	2400e0cc 	.word	0x2400e0cc

080219e0 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80219e0:	b480      	push	{r7}
 80219e2:	b085      	sub	sp, #20
 80219e4:	af00      	add	r7, sp, #0
 80219e6:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80219e8:	2300      	movs	r3, #0
 80219ea:	60fb      	str	r3, [r7, #12]
 80219ec:	e016      	b.n	8021a1c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80219ee:	4a10      	ldr	r2, [pc, #64]	; (8021a30 <vQueueUnregisterQueue+0x50>)
 80219f0:	68fb      	ldr	r3, [r7, #12]
 80219f2:	00db      	lsls	r3, r3, #3
 80219f4:	4413      	add	r3, r2
 80219f6:	685b      	ldr	r3, [r3, #4]
 80219f8:	687a      	ldr	r2, [r7, #4]
 80219fa:	429a      	cmp	r2, r3
 80219fc:	d10b      	bne.n	8021a16 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80219fe:	4a0c      	ldr	r2, [pc, #48]	; (8021a30 <vQueueUnregisterQueue+0x50>)
 8021a00:	68fb      	ldr	r3, [r7, #12]
 8021a02:	2100      	movs	r1, #0
 8021a04:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8021a08:	4a09      	ldr	r2, [pc, #36]	; (8021a30 <vQueueUnregisterQueue+0x50>)
 8021a0a:	68fb      	ldr	r3, [r7, #12]
 8021a0c:	00db      	lsls	r3, r3, #3
 8021a0e:	4413      	add	r3, r2
 8021a10:	2200      	movs	r2, #0
 8021a12:	605a      	str	r2, [r3, #4]
				break;
 8021a14:	e006      	b.n	8021a24 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8021a16:	68fb      	ldr	r3, [r7, #12]
 8021a18:	3301      	adds	r3, #1
 8021a1a:	60fb      	str	r3, [r7, #12]
 8021a1c:	68fb      	ldr	r3, [r7, #12]
 8021a1e:	2b07      	cmp	r3, #7
 8021a20:	d9e5      	bls.n	80219ee <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8021a22:	bf00      	nop
 8021a24:	bf00      	nop
 8021a26:	3714      	adds	r7, #20
 8021a28:	46bd      	mov	sp, r7
 8021a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021a2e:	4770      	bx	lr
 8021a30:	2400e0cc 	.word	0x2400e0cc

08021a34 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8021a34:	b580      	push	{r7, lr}
 8021a36:	b086      	sub	sp, #24
 8021a38:	af00      	add	r7, sp, #0
 8021a3a:	60f8      	str	r0, [r7, #12]
 8021a3c:	60b9      	str	r1, [r7, #8]
 8021a3e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8021a40:	68fb      	ldr	r3, [r7, #12]
 8021a42:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8021a44:	f001 fe56 	bl	80236f4 <vPortEnterCritical>
 8021a48:	697b      	ldr	r3, [r7, #20]
 8021a4a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8021a4e:	b25b      	sxtb	r3, r3
 8021a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8021a54:	d103      	bne.n	8021a5e <vQueueWaitForMessageRestricted+0x2a>
 8021a56:	697b      	ldr	r3, [r7, #20]
 8021a58:	2200      	movs	r2, #0
 8021a5a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8021a5e:	697b      	ldr	r3, [r7, #20]
 8021a60:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8021a64:	b25b      	sxtb	r3, r3
 8021a66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8021a6a:	d103      	bne.n	8021a74 <vQueueWaitForMessageRestricted+0x40>
 8021a6c:	697b      	ldr	r3, [r7, #20]
 8021a6e:	2200      	movs	r2, #0
 8021a70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8021a74:	f001 fe6e 	bl	8023754 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8021a78:	697b      	ldr	r3, [r7, #20]
 8021a7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8021a7c:	2b00      	cmp	r3, #0
 8021a7e:	d106      	bne.n	8021a8e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8021a80:	697b      	ldr	r3, [r7, #20]
 8021a82:	3324      	adds	r3, #36	; 0x24
 8021a84:	687a      	ldr	r2, [r7, #4]
 8021a86:	68b9      	ldr	r1, [r7, #8]
 8021a88:	4618      	mov	r0, r3
 8021a8a:	f000 fd41 	bl	8022510 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8021a8e:	6978      	ldr	r0, [r7, #20]
 8021a90:	f7ff fefb 	bl	802188a <prvUnlockQueue>
	}
 8021a94:	bf00      	nop
 8021a96:	3718      	adds	r7, #24
 8021a98:	46bd      	mov	sp, r7
 8021a9a:	bd80      	pop	{r7, pc}

08021a9c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8021a9c:	b580      	push	{r7, lr}
 8021a9e:	b08e      	sub	sp, #56	; 0x38
 8021aa0:	af04      	add	r7, sp, #16
 8021aa2:	60f8      	str	r0, [r7, #12]
 8021aa4:	60b9      	str	r1, [r7, #8]
 8021aa6:	607a      	str	r2, [r7, #4]
 8021aa8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8021aaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8021aac:	2b00      	cmp	r3, #0
 8021aae:	d10a      	bne.n	8021ac6 <xTaskCreateStatic+0x2a>
	__asm volatile
 8021ab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8021ab4:	f383 8811 	msr	BASEPRI, r3
 8021ab8:	f3bf 8f6f 	isb	sy
 8021abc:	f3bf 8f4f 	dsb	sy
 8021ac0:	623b      	str	r3, [r7, #32]
}
 8021ac2:	bf00      	nop
 8021ac4:	e7fe      	b.n	8021ac4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8021ac6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8021ac8:	2b00      	cmp	r3, #0
 8021aca:	d10a      	bne.n	8021ae2 <xTaskCreateStatic+0x46>
	__asm volatile
 8021acc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8021ad0:	f383 8811 	msr	BASEPRI, r3
 8021ad4:	f3bf 8f6f 	isb	sy
 8021ad8:	f3bf 8f4f 	dsb	sy
 8021adc:	61fb      	str	r3, [r7, #28]
}
 8021ade:	bf00      	nop
 8021ae0:	e7fe      	b.n	8021ae0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8021ae2:	23ac      	movs	r3, #172	; 0xac
 8021ae4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8021ae6:	693b      	ldr	r3, [r7, #16]
 8021ae8:	2bac      	cmp	r3, #172	; 0xac
 8021aea:	d00a      	beq.n	8021b02 <xTaskCreateStatic+0x66>
	__asm volatile
 8021aec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8021af0:	f383 8811 	msr	BASEPRI, r3
 8021af4:	f3bf 8f6f 	isb	sy
 8021af8:	f3bf 8f4f 	dsb	sy
 8021afc:	61bb      	str	r3, [r7, #24]
}
 8021afe:	bf00      	nop
 8021b00:	e7fe      	b.n	8021b00 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8021b02:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8021b04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8021b06:	2b00      	cmp	r3, #0
 8021b08:	d01e      	beq.n	8021b48 <xTaskCreateStatic+0xac>
 8021b0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8021b0c:	2b00      	cmp	r3, #0
 8021b0e:	d01b      	beq.n	8021b48 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8021b10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8021b12:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8021b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021b16:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8021b18:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8021b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021b1c:	2202      	movs	r2, #2
 8021b1e:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8021b22:	2300      	movs	r3, #0
 8021b24:	9303      	str	r3, [sp, #12]
 8021b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021b28:	9302      	str	r3, [sp, #8]
 8021b2a:	f107 0314 	add.w	r3, r7, #20
 8021b2e:	9301      	str	r3, [sp, #4]
 8021b30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021b32:	9300      	str	r3, [sp, #0]
 8021b34:	683b      	ldr	r3, [r7, #0]
 8021b36:	687a      	ldr	r2, [r7, #4]
 8021b38:	68b9      	ldr	r1, [r7, #8]
 8021b3a:	68f8      	ldr	r0, [r7, #12]
 8021b3c:	f000 f850 	bl	8021be0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8021b40:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8021b42:	f000 f8f3 	bl	8021d2c <prvAddNewTaskToReadyList>
 8021b46:	e001      	b.n	8021b4c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8021b48:	2300      	movs	r3, #0
 8021b4a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8021b4c:	697b      	ldr	r3, [r7, #20]
	}
 8021b4e:	4618      	mov	r0, r3
 8021b50:	3728      	adds	r7, #40	; 0x28
 8021b52:	46bd      	mov	sp, r7
 8021b54:	bd80      	pop	{r7, pc}

08021b56 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8021b56:	b580      	push	{r7, lr}
 8021b58:	b08c      	sub	sp, #48	; 0x30
 8021b5a:	af04      	add	r7, sp, #16
 8021b5c:	60f8      	str	r0, [r7, #12]
 8021b5e:	60b9      	str	r1, [r7, #8]
 8021b60:	603b      	str	r3, [r7, #0]
 8021b62:	4613      	mov	r3, r2
 8021b64:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8021b66:	88fb      	ldrh	r3, [r7, #6]
 8021b68:	009b      	lsls	r3, r3, #2
 8021b6a:	4618      	mov	r0, r3
 8021b6c:	f001 fee4 	bl	8023938 <pvPortMalloc>
 8021b70:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8021b72:	697b      	ldr	r3, [r7, #20]
 8021b74:	2b00      	cmp	r3, #0
 8021b76:	d00e      	beq.n	8021b96 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8021b78:	20ac      	movs	r0, #172	; 0xac
 8021b7a:	f001 fedd 	bl	8023938 <pvPortMalloc>
 8021b7e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8021b80:	69fb      	ldr	r3, [r7, #28]
 8021b82:	2b00      	cmp	r3, #0
 8021b84:	d003      	beq.n	8021b8e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8021b86:	69fb      	ldr	r3, [r7, #28]
 8021b88:	697a      	ldr	r2, [r7, #20]
 8021b8a:	631a      	str	r2, [r3, #48]	; 0x30
 8021b8c:	e005      	b.n	8021b9a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8021b8e:	6978      	ldr	r0, [r7, #20]
 8021b90:	f001 ffa2 	bl	8023ad8 <vPortFree>
 8021b94:	e001      	b.n	8021b9a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8021b96:	2300      	movs	r3, #0
 8021b98:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8021b9a:	69fb      	ldr	r3, [r7, #28]
 8021b9c:	2b00      	cmp	r3, #0
 8021b9e:	d017      	beq.n	8021bd0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8021ba0:	69fb      	ldr	r3, [r7, #28]
 8021ba2:	2200      	movs	r2, #0
 8021ba4:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8021ba8:	88fa      	ldrh	r2, [r7, #6]
 8021baa:	2300      	movs	r3, #0
 8021bac:	9303      	str	r3, [sp, #12]
 8021bae:	69fb      	ldr	r3, [r7, #28]
 8021bb0:	9302      	str	r3, [sp, #8]
 8021bb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021bb4:	9301      	str	r3, [sp, #4]
 8021bb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021bb8:	9300      	str	r3, [sp, #0]
 8021bba:	683b      	ldr	r3, [r7, #0]
 8021bbc:	68b9      	ldr	r1, [r7, #8]
 8021bbe:	68f8      	ldr	r0, [r7, #12]
 8021bc0:	f000 f80e 	bl	8021be0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8021bc4:	69f8      	ldr	r0, [r7, #28]
 8021bc6:	f000 f8b1 	bl	8021d2c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8021bca:	2301      	movs	r3, #1
 8021bcc:	61bb      	str	r3, [r7, #24]
 8021bce:	e002      	b.n	8021bd6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8021bd0:	f04f 33ff 	mov.w	r3, #4294967295
 8021bd4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8021bd6:	69bb      	ldr	r3, [r7, #24]
	}
 8021bd8:	4618      	mov	r0, r3
 8021bda:	3720      	adds	r7, #32
 8021bdc:	46bd      	mov	sp, r7
 8021bde:	bd80      	pop	{r7, pc}

08021be0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8021be0:	b580      	push	{r7, lr}
 8021be2:	b088      	sub	sp, #32
 8021be4:	af00      	add	r7, sp, #0
 8021be6:	60f8      	str	r0, [r7, #12]
 8021be8:	60b9      	str	r1, [r7, #8]
 8021bea:	607a      	str	r2, [r7, #4]
 8021bec:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8021bee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021bf0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8021bf2:	687b      	ldr	r3, [r7, #4]
 8021bf4:	009b      	lsls	r3, r3, #2
 8021bf6:	461a      	mov	r2, r3
 8021bf8:	21a5      	movs	r1, #165	; 0xa5
 8021bfa:	f007 fa7b 	bl	80290f4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8021bfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021c00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8021c02:	6879      	ldr	r1, [r7, #4]
 8021c04:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8021c08:	440b      	add	r3, r1
 8021c0a:	009b      	lsls	r3, r3, #2
 8021c0c:	4413      	add	r3, r2
 8021c0e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8021c10:	69bb      	ldr	r3, [r7, #24]
 8021c12:	f023 0307 	bic.w	r3, r3, #7
 8021c16:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8021c18:	69bb      	ldr	r3, [r7, #24]
 8021c1a:	f003 0307 	and.w	r3, r3, #7
 8021c1e:	2b00      	cmp	r3, #0
 8021c20:	d00a      	beq.n	8021c38 <prvInitialiseNewTask+0x58>
	__asm volatile
 8021c22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8021c26:	f383 8811 	msr	BASEPRI, r3
 8021c2a:	f3bf 8f6f 	isb	sy
 8021c2e:	f3bf 8f4f 	dsb	sy
 8021c32:	617b      	str	r3, [r7, #20]
}
 8021c34:	bf00      	nop
 8021c36:	e7fe      	b.n	8021c36 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8021c38:	68bb      	ldr	r3, [r7, #8]
 8021c3a:	2b00      	cmp	r3, #0
 8021c3c:	d01f      	beq.n	8021c7e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8021c3e:	2300      	movs	r3, #0
 8021c40:	61fb      	str	r3, [r7, #28]
 8021c42:	e012      	b.n	8021c6a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8021c44:	68ba      	ldr	r2, [r7, #8]
 8021c46:	69fb      	ldr	r3, [r7, #28]
 8021c48:	4413      	add	r3, r2
 8021c4a:	7819      	ldrb	r1, [r3, #0]
 8021c4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8021c4e:	69fb      	ldr	r3, [r7, #28]
 8021c50:	4413      	add	r3, r2
 8021c52:	3334      	adds	r3, #52	; 0x34
 8021c54:	460a      	mov	r2, r1
 8021c56:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8021c58:	68ba      	ldr	r2, [r7, #8]
 8021c5a:	69fb      	ldr	r3, [r7, #28]
 8021c5c:	4413      	add	r3, r2
 8021c5e:	781b      	ldrb	r3, [r3, #0]
 8021c60:	2b00      	cmp	r3, #0
 8021c62:	d006      	beq.n	8021c72 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8021c64:	69fb      	ldr	r3, [r7, #28]
 8021c66:	3301      	adds	r3, #1
 8021c68:	61fb      	str	r3, [r7, #28]
 8021c6a:	69fb      	ldr	r3, [r7, #28]
 8021c6c:	2b11      	cmp	r3, #17
 8021c6e:	d9e9      	bls.n	8021c44 <prvInitialiseNewTask+0x64>
 8021c70:	e000      	b.n	8021c74 <prvInitialiseNewTask+0x94>
			{
				break;
 8021c72:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8021c74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021c76:	2200      	movs	r2, #0
 8021c78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8021c7c:	e003      	b.n	8021c86 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8021c7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021c80:	2200      	movs	r2, #0
 8021c82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8021c86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021c88:	2b37      	cmp	r3, #55	; 0x37
 8021c8a:	d901      	bls.n	8021c90 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8021c8c:	2337      	movs	r3, #55	; 0x37
 8021c8e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8021c90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021c92:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8021c94:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8021c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021c98:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8021c9a:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
 8021c9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021c9e:	2200      	movs	r2, #0
 8021ca0:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8021ca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021ca4:	3304      	adds	r3, #4
 8021ca6:	4618      	mov	r0, r3
 8021ca8:	f7fe fda0 	bl	80207ec <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8021cac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021cae:	3318      	adds	r3, #24
 8021cb0:	4618      	mov	r0, r3
 8021cb2:	f7fe fd9b 	bl	80207ec <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8021cb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021cb8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8021cba:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8021cbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021cbe:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8021cc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021cc4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8021cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021cc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8021cca:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8021ccc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021cce:	2200      	movs	r2, #0
 8021cd0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8021cd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021cd6:	2200      	movs	r2, #0
 8021cd8:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8021cdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021cde:	3358      	adds	r3, #88	; 0x58
 8021ce0:	224c      	movs	r2, #76	; 0x4c
 8021ce2:	2100      	movs	r1, #0
 8021ce4:	4618      	mov	r0, r3
 8021ce6:	f007 fa05 	bl	80290f4 <memset>
 8021cea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021cec:	4a0c      	ldr	r2, [pc, #48]	; (8021d20 <prvInitialiseNewTask+0x140>)
 8021cee:	65da      	str	r2, [r3, #92]	; 0x5c
 8021cf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021cf2:	4a0c      	ldr	r2, [pc, #48]	; (8021d24 <prvInitialiseNewTask+0x144>)
 8021cf4:	661a      	str	r2, [r3, #96]	; 0x60
 8021cf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021cf8:	4a0b      	ldr	r2, [pc, #44]	; (8021d28 <prvInitialiseNewTask+0x148>)
 8021cfa:	665a      	str	r2, [r3, #100]	; 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8021cfc:	683a      	ldr	r2, [r7, #0]
 8021cfe:	68f9      	ldr	r1, [r7, #12]
 8021d00:	69b8      	ldr	r0, [r7, #24]
 8021d02:	f001 fbc9 	bl	8023498 <pxPortInitialiseStack>
 8021d06:	4602      	mov	r2, r0
 8021d08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021d0a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8021d0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021d0e:	2b00      	cmp	r3, #0
 8021d10:	d002      	beq.n	8021d18 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8021d12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021d14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8021d16:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8021d18:	bf00      	nop
 8021d1a:	3720      	adds	r7, #32
 8021d1c:	46bd      	mov	sp, r7
 8021d1e:	bd80      	pop	{r7, pc}
 8021d20:	24040760 	.word	0x24040760
 8021d24:	240407c8 	.word	0x240407c8
 8021d28:	24040830 	.word	0x24040830

08021d2c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8021d2c:	b580      	push	{r7, lr}
 8021d2e:	b082      	sub	sp, #8
 8021d30:	af00      	add	r7, sp, #0
 8021d32:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8021d34:	f001 fcde 	bl	80236f4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8021d38:	4b2d      	ldr	r3, [pc, #180]	; (8021df0 <prvAddNewTaskToReadyList+0xc4>)
 8021d3a:	681b      	ldr	r3, [r3, #0]
 8021d3c:	3301      	adds	r3, #1
 8021d3e:	4a2c      	ldr	r2, [pc, #176]	; (8021df0 <prvAddNewTaskToReadyList+0xc4>)
 8021d40:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8021d42:	4b2c      	ldr	r3, [pc, #176]	; (8021df4 <prvAddNewTaskToReadyList+0xc8>)
 8021d44:	681b      	ldr	r3, [r3, #0]
 8021d46:	2b00      	cmp	r3, #0
 8021d48:	d109      	bne.n	8021d5e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8021d4a:	4a2a      	ldr	r2, [pc, #168]	; (8021df4 <prvAddNewTaskToReadyList+0xc8>)
 8021d4c:	687b      	ldr	r3, [r7, #4]
 8021d4e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8021d50:	4b27      	ldr	r3, [pc, #156]	; (8021df0 <prvAddNewTaskToReadyList+0xc4>)
 8021d52:	681b      	ldr	r3, [r3, #0]
 8021d54:	2b01      	cmp	r3, #1
 8021d56:	d110      	bne.n	8021d7a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8021d58:	f000 fd68 	bl	802282c <prvInitialiseTaskLists>
 8021d5c:	e00d      	b.n	8021d7a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8021d5e:	4b26      	ldr	r3, [pc, #152]	; (8021df8 <prvAddNewTaskToReadyList+0xcc>)
 8021d60:	681b      	ldr	r3, [r3, #0]
 8021d62:	2b00      	cmp	r3, #0
 8021d64:	d109      	bne.n	8021d7a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8021d66:	4b23      	ldr	r3, [pc, #140]	; (8021df4 <prvAddNewTaskToReadyList+0xc8>)
 8021d68:	681b      	ldr	r3, [r3, #0]
 8021d6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8021d6c:	687b      	ldr	r3, [r7, #4]
 8021d6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8021d70:	429a      	cmp	r2, r3
 8021d72:	d802      	bhi.n	8021d7a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8021d74:	4a1f      	ldr	r2, [pc, #124]	; (8021df4 <prvAddNewTaskToReadyList+0xc8>)
 8021d76:	687b      	ldr	r3, [r7, #4]
 8021d78:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8021d7a:	4b20      	ldr	r3, [pc, #128]	; (8021dfc <prvAddNewTaskToReadyList+0xd0>)
 8021d7c:	681b      	ldr	r3, [r3, #0]
 8021d7e:	3301      	adds	r3, #1
 8021d80:	4a1e      	ldr	r2, [pc, #120]	; (8021dfc <prvAddNewTaskToReadyList+0xd0>)
 8021d82:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8021d84:	4b1d      	ldr	r3, [pc, #116]	; (8021dfc <prvAddNewTaskToReadyList+0xd0>)
 8021d86:	681a      	ldr	r2, [r3, #0]
 8021d88:	687b      	ldr	r3, [r7, #4]
 8021d8a:	649a      	str	r2, [r3, #72]	; 0x48
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8021d8c:	687b      	ldr	r3, [r7, #4]
 8021d8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8021d90:	4b1b      	ldr	r3, [pc, #108]	; (8021e00 <prvAddNewTaskToReadyList+0xd4>)
 8021d92:	681b      	ldr	r3, [r3, #0]
 8021d94:	429a      	cmp	r2, r3
 8021d96:	d903      	bls.n	8021da0 <prvAddNewTaskToReadyList+0x74>
 8021d98:	687b      	ldr	r3, [r7, #4]
 8021d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8021d9c:	4a18      	ldr	r2, [pc, #96]	; (8021e00 <prvAddNewTaskToReadyList+0xd4>)
 8021d9e:	6013      	str	r3, [r2, #0]
 8021da0:	687b      	ldr	r3, [r7, #4]
 8021da2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8021da4:	4613      	mov	r3, r2
 8021da6:	009b      	lsls	r3, r3, #2
 8021da8:	4413      	add	r3, r2
 8021daa:	009b      	lsls	r3, r3, #2
 8021dac:	4a15      	ldr	r2, [pc, #84]	; (8021e04 <prvAddNewTaskToReadyList+0xd8>)
 8021dae:	441a      	add	r2, r3
 8021db0:	687b      	ldr	r3, [r7, #4]
 8021db2:	3304      	adds	r3, #4
 8021db4:	4619      	mov	r1, r3
 8021db6:	4610      	mov	r0, r2
 8021db8:	f7fe fd25 	bl	8020806 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8021dbc:	f001 fcca 	bl	8023754 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8021dc0:	4b0d      	ldr	r3, [pc, #52]	; (8021df8 <prvAddNewTaskToReadyList+0xcc>)
 8021dc2:	681b      	ldr	r3, [r3, #0]
 8021dc4:	2b00      	cmp	r3, #0
 8021dc6:	d00e      	beq.n	8021de6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8021dc8:	4b0a      	ldr	r3, [pc, #40]	; (8021df4 <prvAddNewTaskToReadyList+0xc8>)
 8021dca:	681b      	ldr	r3, [r3, #0]
 8021dcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8021dce:	687b      	ldr	r3, [r7, #4]
 8021dd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8021dd2:	429a      	cmp	r2, r3
 8021dd4:	d207      	bcs.n	8021de6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8021dd6:	4b0c      	ldr	r3, [pc, #48]	; (8021e08 <prvAddNewTaskToReadyList+0xdc>)
 8021dd8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8021ddc:	601a      	str	r2, [r3, #0]
 8021dde:	f3bf 8f4f 	dsb	sy
 8021de2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8021de6:	bf00      	nop
 8021de8:	3708      	adds	r7, #8
 8021dea:	46bd      	mov	sp, r7
 8021dec:	bd80      	pop	{r7, pc}
 8021dee:	bf00      	nop
 8021df0:	2400e5e0 	.word	0x2400e5e0
 8021df4:	2400e10c 	.word	0x2400e10c
 8021df8:	2400e5ec 	.word	0x2400e5ec
 8021dfc:	2400e5fc 	.word	0x2400e5fc
 8021e00:	2400e5e8 	.word	0x2400e5e8
 8021e04:	2400e110 	.word	0x2400e110
 8021e08:	e000ed04 	.word	0xe000ed04

08021e0c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8021e0c:	b580      	push	{r7, lr}
 8021e0e:	b08a      	sub	sp, #40	; 0x28
 8021e10:	af00      	add	r7, sp, #0
 8021e12:	6078      	str	r0, [r7, #4]
 8021e14:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8021e16:	2300      	movs	r3, #0
 8021e18:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 8021e1a:	687b      	ldr	r3, [r7, #4]
 8021e1c:	2b00      	cmp	r3, #0
 8021e1e:	d10a      	bne.n	8021e36 <vTaskDelayUntil+0x2a>
	__asm volatile
 8021e20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8021e24:	f383 8811 	msr	BASEPRI, r3
 8021e28:	f3bf 8f6f 	isb	sy
 8021e2c:	f3bf 8f4f 	dsb	sy
 8021e30:	617b      	str	r3, [r7, #20]
}
 8021e32:	bf00      	nop
 8021e34:	e7fe      	b.n	8021e34 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8021e36:	683b      	ldr	r3, [r7, #0]
 8021e38:	2b00      	cmp	r3, #0
 8021e3a:	d10a      	bne.n	8021e52 <vTaskDelayUntil+0x46>
	__asm volatile
 8021e3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8021e40:	f383 8811 	msr	BASEPRI, r3
 8021e44:	f3bf 8f6f 	isb	sy
 8021e48:	f3bf 8f4f 	dsb	sy
 8021e4c:	613b      	str	r3, [r7, #16]
}
 8021e4e:	bf00      	nop
 8021e50:	e7fe      	b.n	8021e50 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 8021e52:	4b2a      	ldr	r3, [pc, #168]	; (8021efc <vTaskDelayUntil+0xf0>)
 8021e54:	681b      	ldr	r3, [r3, #0]
 8021e56:	2b00      	cmp	r3, #0
 8021e58:	d00a      	beq.n	8021e70 <vTaskDelayUntil+0x64>
	__asm volatile
 8021e5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8021e5e:	f383 8811 	msr	BASEPRI, r3
 8021e62:	f3bf 8f6f 	isb	sy
 8021e66:	f3bf 8f4f 	dsb	sy
 8021e6a:	60fb      	str	r3, [r7, #12]
}
 8021e6c:	bf00      	nop
 8021e6e:	e7fe      	b.n	8021e6e <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 8021e70:	f000 f8ee 	bl	8022050 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8021e74:	4b22      	ldr	r3, [pc, #136]	; (8021f00 <vTaskDelayUntil+0xf4>)
 8021e76:	681b      	ldr	r3, [r3, #0]
 8021e78:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8021e7a:	687b      	ldr	r3, [r7, #4]
 8021e7c:	681b      	ldr	r3, [r3, #0]
 8021e7e:	683a      	ldr	r2, [r7, #0]
 8021e80:	4413      	add	r3, r2
 8021e82:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8021e84:	687b      	ldr	r3, [r7, #4]
 8021e86:	681b      	ldr	r3, [r3, #0]
 8021e88:	6a3a      	ldr	r2, [r7, #32]
 8021e8a:	429a      	cmp	r2, r3
 8021e8c:	d20b      	bcs.n	8021ea6 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8021e8e:	687b      	ldr	r3, [r7, #4]
 8021e90:	681b      	ldr	r3, [r3, #0]
 8021e92:	69fa      	ldr	r2, [r7, #28]
 8021e94:	429a      	cmp	r2, r3
 8021e96:	d211      	bcs.n	8021ebc <vTaskDelayUntil+0xb0>
 8021e98:	69fa      	ldr	r2, [r7, #28]
 8021e9a:	6a3b      	ldr	r3, [r7, #32]
 8021e9c:	429a      	cmp	r2, r3
 8021e9e:	d90d      	bls.n	8021ebc <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8021ea0:	2301      	movs	r3, #1
 8021ea2:	627b      	str	r3, [r7, #36]	; 0x24
 8021ea4:	e00a      	b.n	8021ebc <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8021ea6:	687b      	ldr	r3, [r7, #4]
 8021ea8:	681b      	ldr	r3, [r3, #0]
 8021eaa:	69fa      	ldr	r2, [r7, #28]
 8021eac:	429a      	cmp	r2, r3
 8021eae:	d303      	bcc.n	8021eb8 <vTaskDelayUntil+0xac>
 8021eb0:	69fa      	ldr	r2, [r7, #28]
 8021eb2:	6a3b      	ldr	r3, [r7, #32]
 8021eb4:	429a      	cmp	r2, r3
 8021eb6:	d901      	bls.n	8021ebc <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8021eb8:	2301      	movs	r3, #1
 8021eba:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8021ebc:	687b      	ldr	r3, [r7, #4]
 8021ebe:	69fa      	ldr	r2, [r7, #28]
 8021ec0:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8021ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021ec4:	2b00      	cmp	r3, #0
 8021ec6:	d006      	beq.n	8021ed6 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8021ec8:	69fa      	ldr	r2, [r7, #28]
 8021eca:	6a3b      	ldr	r3, [r7, #32]
 8021ecc:	1ad3      	subs	r3, r2, r3
 8021ece:	2100      	movs	r1, #0
 8021ed0:	4618      	mov	r0, r3
 8021ed2:	f000 ff1f 	bl	8022d14 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8021ed6:	f000 f8c9 	bl	802206c <xTaskResumeAll>
 8021eda:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8021edc:	69bb      	ldr	r3, [r7, #24]
 8021ede:	2b00      	cmp	r3, #0
 8021ee0:	d107      	bne.n	8021ef2 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 8021ee2:	4b08      	ldr	r3, [pc, #32]	; (8021f04 <vTaskDelayUntil+0xf8>)
 8021ee4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8021ee8:	601a      	str	r2, [r3, #0]
 8021eea:	f3bf 8f4f 	dsb	sy
 8021eee:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8021ef2:	bf00      	nop
 8021ef4:	3728      	adds	r7, #40	; 0x28
 8021ef6:	46bd      	mov	sp, r7
 8021ef8:	bd80      	pop	{r7, pc}
 8021efa:	bf00      	nop
 8021efc:	2400e608 	.word	0x2400e608
 8021f00:	2400e5e4 	.word	0x2400e5e4
 8021f04:	e000ed04 	.word	0xe000ed04

08021f08 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8021f08:	b580      	push	{r7, lr}
 8021f0a:	b084      	sub	sp, #16
 8021f0c:	af00      	add	r7, sp, #0
 8021f0e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8021f10:	2300      	movs	r3, #0
 8021f12:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8021f14:	687b      	ldr	r3, [r7, #4]
 8021f16:	2b00      	cmp	r3, #0
 8021f18:	d017      	beq.n	8021f4a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8021f1a:	4b13      	ldr	r3, [pc, #76]	; (8021f68 <vTaskDelay+0x60>)
 8021f1c:	681b      	ldr	r3, [r3, #0]
 8021f1e:	2b00      	cmp	r3, #0
 8021f20:	d00a      	beq.n	8021f38 <vTaskDelay+0x30>
	__asm volatile
 8021f22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8021f26:	f383 8811 	msr	BASEPRI, r3
 8021f2a:	f3bf 8f6f 	isb	sy
 8021f2e:	f3bf 8f4f 	dsb	sy
 8021f32:	60bb      	str	r3, [r7, #8]
}
 8021f34:	bf00      	nop
 8021f36:	e7fe      	b.n	8021f36 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8021f38:	f000 f88a 	bl	8022050 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8021f3c:	2100      	movs	r1, #0
 8021f3e:	6878      	ldr	r0, [r7, #4]
 8021f40:	f000 fee8 	bl	8022d14 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8021f44:	f000 f892 	bl	802206c <xTaskResumeAll>
 8021f48:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8021f4a:	68fb      	ldr	r3, [r7, #12]
 8021f4c:	2b00      	cmp	r3, #0
 8021f4e:	d107      	bne.n	8021f60 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8021f50:	4b06      	ldr	r3, [pc, #24]	; (8021f6c <vTaskDelay+0x64>)
 8021f52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8021f56:	601a      	str	r2, [r3, #0]
 8021f58:	f3bf 8f4f 	dsb	sy
 8021f5c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8021f60:	bf00      	nop
 8021f62:	3710      	adds	r7, #16
 8021f64:	46bd      	mov	sp, r7
 8021f66:	bd80      	pop	{r7, pc}
 8021f68:	2400e608 	.word	0x2400e608
 8021f6c:	e000ed04 	.word	0xe000ed04

08021f70 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8021f70:	b580      	push	{r7, lr}
 8021f72:	b08a      	sub	sp, #40	; 0x28
 8021f74:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8021f76:	2300      	movs	r3, #0
 8021f78:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8021f7a:	2300      	movs	r3, #0
 8021f7c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8021f7e:	463a      	mov	r2, r7
 8021f80:	1d39      	adds	r1, r7, #4
 8021f82:	f107 0308 	add.w	r3, r7, #8
 8021f86:	4618      	mov	r0, r3
 8021f88:	f7fe f9ee 	bl	8020368 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8021f8c:	6839      	ldr	r1, [r7, #0]
 8021f8e:	687b      	ldr	r3, [r7, #4]
 8021f90:	68ba      	ldr	r2, [r7, #8]
 8021f92:	9202      	str	r2, [sp, #8]
 8021f94:	9301      	str	r3, [sp, #4]
 8021f96:	2300      	movs	r3, #0
 8021f98:	9300      	str	r3, [sp, #0]
 8021f9a:	2300      	movs	r3, #0
 8021f9c:	460a      	mov	r2, r1
 8021f9e:	4924      	ldr	r1, [pc, #144]	; (8022030 <vTaskStartScheduler+0xc0>)
 8021fa0:	4824      	ldr	r0, [pc, #144]	; (8022034 <vTaskStartScheduler+0xc4>)
 8021fa2:	f7ff fd7b 	bl	8021a9c <xTaskCreateStatic>
 8021fa6:	4603      	mov	r3, r0
 8021fa8:	4a23      	ldr	r2, [pc, #140]	; (8022038 <vTaskStartScheduler+0xc8>)
 8021faa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8021fac:	4b22      	ldr	r3, [pc, #136]	; (8022038 <vTaskStartScheduler+0xc8>)
 8021fae:	681b      	ldr	r3, [r3, #0]
 8021fb0:	2b00      	cmp	r3, #0
 8021fb2:	d002      	beq.n	8021fba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8021fb4:	2301      	movs	r3, #1
 8021fb6:	617b      	str	r3, [r7, #20]
 8021fb8:	e001      	b.n	8021fbe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8021fba:	2300      	movs	r3, #0
 8021fbc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8021fbe:	697b      	ldr	r3, [r7, #20]
 8021fc0:	2b01      	cmp	r3, #1
 8021fc2:	d102      	bne.n	8021fca <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8021fc4:	f000 fefa 	bl	8022dbc <xTimerCreateTimerTask>
 8021fc8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8021fca:	697b      	ldr	r3, [r7, #20]
 8021fcc:	2b01      	cmp	r3, #1
 8021fce:	d11b      	bne.n	8022008 <vTaskStartScheduler+0x98>
	__asm volatile
 8021fd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8021fd4:	f383 8811 	msr	BASEPRI, r3
 8021fd8:	f3bf 8f6f 	isb	sy
 8021fdc:	f3bf 8f4f 	dsb	sy
 8021fe0:	613b      	str	r3, [r7, #16]
}
 8021fe2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8021fe4:	4b15      	ldr	r3, [pc, #84]	; (802203c <vTaskStartScheduler+0xcc>)
 8021fe6:	681b      	ldr	r3, [r3, #0]
 8021fe8:	3358      	adds	r3, #88	; 0x58
 8021fea:	4a15      	ldr	r2, [pc, #84]	; (8022040 <vTaskStartScheduler+0xd0>)
 8021fec:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8021fee:	4b15      	ldr	r3, [pc, #84]	; (8022044 <vTaskStartScheduler+0xd4>)
 8021ff0:	f04f 32ff 	mov.w	r2, #4294967295
 8021ff4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8021ff6:	4b14      	ldr	r3, [pc, #80]	; (8022048 <vTaskStartScheduler+0xd8>)
 8021ff8:	2201      	movs	r2, #1
 8021ffa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8021ffc:	4b13      	ldr	r3, [pc, #76]	; (802204c <vTaskStartScheduler+0xdc>)
 8021ffe:	2200      	movs	r2, #0
 8022000:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8022002:	f001 fad5 	bl	80235b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8022006:	e00e      	b.n	8022026 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8022008:	697b      	ldr	r3, [r7, #20]
 802200a:	f1b3 3fff 	cmp.w	r3, #4294967295
 802200e:	d10a      	bne.n	8022026 <vTaskStartScheduler+0xb6>
	__asm volatile
 8022010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8022014:	f383 8811 	msr	BASEPRI, r3
 8022018:	f3bf 8f6f 	isb	sy
 802201c:	f3bf 8f4f 	dsb	sy
 8022020:	60fb      	str	r3, [r7, #12]
}
 8022022:	bf00      	nop
 8022024:	e7fe      	b.n	8022024 <vTaskStartScheduler+0xb4>
}
 8022026:	bf00      	nop
 8022028:	3718      	adds	r7, #24
 802202a:	46bd      	mov	sp, r7
 802202c:	bd80      	pop	{r7, pc}
 802202e:	bf00      	nop
 8022030:	0802c25c 	.word	0x0802c25c
 8022034:	080227fd 	.word	0x080227fd
 8022038:	2400e604 	.word	0x2400e604
 802203c:	2400e10c 	.word	0x2400e10c
 8022040:	24000838 	.word	0x24000838
 8022044:	2400e600 	.word	0x2400e600
 8022048:	2400e5ec 	.word	0x2400e5ec
 802204c:	2400e5e4 	.word	0x2400e5e4

08022050 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8022050:	b480      	push	{r7}
 8022052:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8022054:	4b04      	ldr	r3, [pc, #16]	; (8022068 <vTaskSuspendAll+0x18>)
 8022056:	681b      	ldr	r3, [r3, #0]
 8022058:	3301      	adds	r3, #1
 802205a:	4a03      	ldr	r2, [pc, #12]	; (8022068 <vTaskSuspendAll+0x18>)
 802205c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 802205e:	bf00      	nop
 8022060:	46bd      	mov	sp, r7
 8022062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022066:	4770      	bx	lr
 8022068:	2400e608 	.word	0x2400e608

0802206c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 802206c:	b580      	push	{r7, lr}
 802206e:	b084      	sub	sp, #16
 8022070:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8022072:	2300      	movs	r3, #0
 8022074:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8022076:	2300      	movs	r3, #0
 8022078:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 802207a:	4b42      	ldr	r3, [pc, #264]	; (8022184 <xTaskResumeAll+0x118>)
 802207c:	681b      	ldr	r3, [r3, #0]
 802207e:	2b00      	cmp	r3, #0
 8022080:	d10a      	bne.n	8022098 <xTaskResumeAll+0x2c>
	__asm volatile
 8022082:	f04f 0350 	mov.w	r3, #80	; 0x50
 8022086:	f383 8811 	msr	BASEPRI, r3
 802208a:	f3bf 8f6f 	isb	sy
 802208e:	f3bf 8f4f 	dsb	sy
 8022092:	603b      	str	r3, [r7, #0]
}
 8022094:	bf00      	nop
 8022096:	e7fe      	b.n	8022096 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8022098:	f001 fb2c 	bl	80236f4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 802209c:	4b39      	ldr	r3, [pc, #228]	; (8022184 <xTaskResumeAll+0x118>)
 802209e:	681b      	ldr	r3, [r3, #0]
 80220a0:	3b01      	subs	r3, #1
 80220a2:	4a38      	ldr	r2, [pc, #224]	; (8022184 <xTaskResumeAll+0x118>)
 80220a4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80220a6:	4b37      	ldr	r3, [pc, #220]	; (8022184 <xTaskResumeAll+0x118>)
 80220a8:	681b      	ldr	r3, [r3, #0]
 80220aa:	2b00      	cmp	r3, #0
 80220ac:	d162      	bne.n	8022174 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80220ae:	4b36      	ldr	r3, [pc, #216]	; (8022188 <xTaskResumeAll+0x11c>)
 80220b0:	681b      	ldr	r3, [r3, #0]
 80220b2:	2b00      	cmp	r3, #0
 80220b4:	d05e      	beq.n	8022174 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80220b6:	e02f      	b.n	8022118 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80220b8:	4b34      	ldr	r3, [pc, #208]	; (802218c <xTaskResumeAll+0x120>)
 80220ba:	68db      	ldr	r3, [r3, #12]
 80220bc:	68db      	ldr	r3, [r3, #12]
 80220be:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80220c0:	68fb      	ldr	r3, [r7, #12]
 80220c2:	3318      	adds	r3, #24
 80220c4:	4618      	mov	r0, r3
 80220c6:	f7fe fbfb 	bl	80208c0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80220ca:	68fb      	ldr	r3, [r7, #12]
 80220cc:	3304      	adds	r3, #4
 80220ce:	4618      	mov	r0, r3
 80220d0:	f7fe fbf6 	bl	80208c0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80220d4:	68fb      	ldr	r3, [r7, #12]
 80220d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80220d8:	4b2d      	ldr	r3, [pc, #180]	; (8022190 <xTaskResumeAll+0x124>)
 80220da:	681b      	ldr	r3, [r3, #0]
 80220dc:	429a      	cmp	r2, r3
 80220de:	d903      	bls.n	80220e8 <xTaskResumeAll+0x7c>
 80220e0:	68fb      	ldr	r3, [r7, #12]
 80220e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80220e4:	4a2a      	ldr	r2, [pc, #168]	; (8022190 <xTaskResumeAll+0x124>)
 80220e6:	6013      	str	r3, [r2, #0]
 80220e8:	68fb      	ldr	r3, [r7, #12]
 80220ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80220ec:	4613      	mov	r3, r2
 80220ee:	009b      	lsls	r3, r3, #2
 80220f0:	4413      	add	r3, r2
 80220f2:	009b      	lsls	r3, r3, #2
 80220f4:	4a27      	ldr	r2, [pc, #156]	; (8022194 <xTaskResumeAll+0x128>)
 80220f6:	441a      	add	r2, r3
 80220f8:	68fb      	ldr	r3, [r7, #12]
 80220fa:	3304      	adds	r3, #4
 80220fc:	4619      	mov	r1, r3
 80220fe:	4610      	mov	r0, r2
 8022100:	f7fe fb81 	bl	8020806 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8022104:	68fb      	ldr	r3, [r7, #12]
 8022106:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8022108:	4b23      	ldr	r3, [pc, #140]	; (8022198 <xTaskResumeAll+0x12c>)
 802210a:	681b      	ldr	r3, [r3, #0]
 802210c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802210e:	429a      	cmp	r2, r3
 8022110:	d302      	bcc.n	8022118 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8022112:	4b22      	ldr	r3, [pc, #136]	; (802219c <xTaskResumeAll+0x130>)
 8022114:	2201      	movs	r2, #1
 8022116:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8022118:	4b1c      	ldr	r3, [pc, #112]	; (802218c <xTaskResumeAll+0x120>)
 802211a:	681b      	ldr	r3, [r3, #0]
 802211c:	2b00      	cmp	r3, #0
 802211e:	d1cb      	bne.n	80220b8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8022120:	68fb      	ldr	r3, [r7, #12]
 8022122:	2b00      	cmp	r3, #0
 8022124:	d001      	beq.n	802212a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8022126:	f000 fc23 	bl	8022970 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 802212a:	4b1d      	ldr	r3, [pc, #116]	; (80221a0 <xTaskResumeAll+0x134>)
 802212c:	681b      	ldr	r3, [r3, #0]
 802212e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8022130:	687b      	ldr	r3, [r7, #4]
 8022132:	2b00      	cmp	r3, #0
 8022134:	d010      	beq.n	8022158 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8022136:	f000 f847 	bl	80221c8 <xTaskIncrementTick>
 802213a:	4603      	mov	r3, r0
 802213c:	2b00      	cmp	r3, #0
 802213e:	d002      	beq.n	8022146 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8022140:	4b16      	ldr	r3, [pc, #88]	; (802219c <xTaskResumeAll+0x130>)
 8022142:	2201      	movs	r2, #1
 8022144:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8022146:	687b      	ldr	r3, [r7, #4]
 8022148:	3b01      	subs	r3, #1
 802214a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 802214c:	687b      	ldr	r3, [r7, #4]
 802214e:	2b00      	cmp	r3, #0
 8022150:	d1f1      	bne.n	8022136 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8022152:	4b13      	ldr	r3, [pc, #76]	; (80221a0 <xTaskResumeAll+0x134>)
 8022154:	2200      	movs	r2, #0
 8022156:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8022158:	4b10      	ldr	r3, [pc, #64]	; (802219c <xTaskResumeAll+0x130>)
 802215a:	681b      	ldr	r3, [r3, #0]
 802215c:	2b00      	cmp	r3, #0
 802215e:	d009      	beq.n	8022174 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8022160:	2301      	movs	r3, #1
 8022162:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8022164:	4b0f      	ldr	r3, [pc, #60]	; (80221a4 <xTaskResumeAll+0x138>)
 8022166:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 802216a:	601a      	str	r2, [r3, #0]
 802216c:	f3bf 8f4f 	dsb	sy
 8022170:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8022174:	f001 faee 	bl	8023754 <vPortExitCritical>

	return xAlreadyYielded;
 8022178:	68bb      	ldr	r3, [r7, #8]
}
 802217a:	4618      	mov	r0, r3
 802217c:	3710      	adds	r7, #16
 802217e:	46bd      	mov	sp, r7
 8022180:	bd80      	pop	{r7, pc}
 8022182:	bf00      	nop
 8022184:	2400e608 	.word	0x2400e608
 8022188:	2400e5e0 	.word	0x2400e5e0
 802218c:	2400e5a0 	.word	0x2400e5a0
 8022190:	2400e5e8 	.word	0x2400e5e8
 8022194:	2400e110 	.word	0x2400e110
 8022198:	2400e10c 	.word	0x2400e10c
 802219c:	2400e5f4 	.word	0x2400e5f4
 80221a0:	2400e5f0 	.word	0x2400e5f0
 80221a4:	e000ed04 	.word	0xe000ed04

080221a8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80221a8:	b480      	push	{r7}
 80221aa:	b083      	sub	sp, #12
 80221ac:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80221ae:	4b05      	ldr	r3, [pc, #20]	; (80221c4 <xTaskGetTickCount+0x1c>)
 80221b0:	681b      	ldr	r3, [r3, #0]
 80221b2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80221b4:	687b      	ldr	r3, [r7, #4]
}
 80221b6:	4618      	mov	r0, r3
 80221b8:	370c      	adds	r7, #12
 80221ba:	46bd      	mov	sp, r7
 80221bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80221c0:	4770      	bx	lr
 80221c2:	bf00      	nop
 80221c4:	2400e5e4 	.word	0x2400e5e4

080221c8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80221c8:	b580      	push	{r7, lr}
 80221ca:	b086      	sub	sp, #24
 80221cc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80221ce:	2300      	movs	r3, #0
 80221d0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80221d2:	4b4f      	ldr	r3, [pc, #316]	; (8022310 <xTaskIncrementTick+0x148>)
 80221d4:	681b      	ldr	r3, [r3, #0]
 80221d6:	2b00      	cmp	r3, #0
 80221d8:	f040 808f 	bne.w	80222fa <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80221dc:	4b4d      	ldr	r3, [pc, #308]	; (8022314 <xTaskIncrementTick+0x14c>)
 80221de:	681b      	ldr	r3, [r3, #0]
 80221e0:	3301      	adds	r3, #1
 80221e2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80221e4:	4a4b      	ldr	r2, [pc, #300]	; (8022314 <xTaskIncrementTick+0x14c>)
 80221e6:	693b      	ldr	r3, [r7, #16]
 80221e8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80221ea:	693b      	ldr	r3, [r7, #16]
 80221ec:	2b00      	cmp	r3, #0
 80221ee:	d120      	bne.n	8022232 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80221f0:	4b49      	ldr	r3, [pc, #292]	; (8022318 <xTaskIncrementTick+0x150>)
 80221f2:	681b      	ldr	r3, [r3, #0]
 80221f4:	681b      	ldr	r3, [r3, #0]
 80221f6:	2b00      	cmp	r3, #0
 80221f8:	d00a      	beq.n	8022210 <xTaskIncrementTick+0x48>
	__asm volatile
 80221fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80221fe:	f383 8811 	msr	BASEPRI, r3
 8022202:	f3bf 8f6f 	isb	sy
 8022206:	f3bf 8f4f 	dsb	sy
 802220a:	603b      	str	r3, [r7, #0]
}
 802220c:	bf00      	nop
 802220e:	e7fe      	b.n	802220e <xTaskIncrementTick+0x46>
 8022210:	4b41      	ldr	r3, [pc, #260]	; (8022318 <xTaskIncrementTick+0x150>)
 8022212:	681b      	ldr	r3, [r3, #0]
 8022214:	60fb      	str	r3, [r7, #12]
 8022216:	4b41      	ldr	r3, [pc, #260]	; (802231c <xTaskIncrementTick+0x154>)
 8022218:	681b      	ldr	r3, [r3, #0]
 802221a:	4a3f      	ldr	r2, [pc, #252]	; (8022318 <xTaskIncrementTick+0x150>)
 802221c:	6013      	str	r3, [r2, #0]
 802221e:	4a3f      	ldr	r2, [pc, #252]	; (802231c <xTaskIncrementTick+0x154>)
 8022220:	68fb      	ldr	r3, [r7, #12]
 8022222:	6013      	str	r3, [r2, #0]
 8022224:	4b3e      	ldr	r3, [pc, #248]	; (8022320 <xTaskIncrementTick+0x158>)
 8022226:	681b      	ldr	r3, [r3, #0]
 8022228:	3301      	adds	r3, #1
 802222a:	4a3d      	ldr	r2, [pc, #244]	; (8022320 <xTaskIncrementTick+0x158>)
 802222c:	6013      	str	r3, [r2, #0]
 802222e:	f000 fb9f 	bl	8022970 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8022232:	4b3c      	ldr	r3, [pc, #240]	; (8022324 <xTaskIncrementTick+0x15c>)
 8022234:	681b      	ldr	r3, [r3, #0]
 8022236:	693a      	ldr	r2, [r7, #16]
 8022238:	429a      	cmp	r2, r3
 802223a:	d349      	bcc.n	80222d0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 802223c:	4b36      	ldr	r3, [pc, #216]	; (8022318 <xTaskIncrementTick+0x150>)
 802223e:	681b      	ldr	r3, [r3, #0]
 8022240:	681b      	ldr	r3, [r3, #0]
 8022242:	2b00      	cmp	r3, #0
 8022244:	d104      	bne.n	8022250 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8022246:	4b37      	ldr	r3, [pc, #220]	; (8022324 <xTaskIncrementTick+0x15c>)
 8022248:	f04f 32ff 	mov.w	r2, #4294967295
 802224c:	601a      	str	r2, [r3, #0]
					break;
 802224e:	e03f      	b.n	80222d0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8022250:	4b31      	ldr	r3, [pc, #196]	; (8022318 <xTaskIncrementTick+0x150>)
 8022252:	681b      	ldr	r3, [r3, #0]
 8022254:	68db      	ldr	r3, [r3, #12]
 8022256:	68db      	ldr	r3, [r3, #12]
 8022258:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 802225a:	68bb      	ldr	r3, [r7, #8]
 802225c:	685b      	ldr	r3, [r3, #4]
 802225e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8022260:	693a      	ldr	r2, [r7, #16]
 8022262:	687b      	ldr	r3, [r7, #4]
 8022264:	429a      	cmp	r2, r3
 8022266:	d203      	bcs.n	8022270 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8022268:	4a2e      	ldr	r2, [pc, #184]	; (8022324 <xTaskIncrementTick+0x15c>)
 802226a:	687b      	ldr	r3, [r7, #4]
 802226c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 802226e:	e02f      	b.n	80222d0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8022270:	68bb      	ldr	r3, [r7, #8]
 8022272:	3304      	adds	r3, #4
 8022274:	4618      	mov	r0, r3
 8022276:	f7fe fb23 	bl	80208c0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 802227a:	68bb      	ldr	r3, [r7, #8]
 802227c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802227e:	2b00      	cmp	r3, #0
 8022280:	d004      	beq.n	802228c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8022282:	68bb      	ldr	r3, [r7, #8]
 8022284:	3318      	adds	r3, #24
 8022286:	4618      	mov	r0, r3
 8022288:	f7fe fb1a 	bl	80208c0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 802228c:	68bb      	ldr	r3, [r7, #8]
 802228e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8022290:	4b25      	ldr	r3, [pc, #148]	; (8022328 <xTaskIncrementTick+0x160>)
 8022292:	681b      	ldr	r3, [r3, #0]
 8022294:	429a      	cmp	r2, r3
 8022296:	d903      	bls.n	80222a0 <xTaskIncrementTick+0xd8>
 8022298:	68bb      	ldr	r3, [r7, #8]
 802229a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802229c:	4a22      	ldr	r2, [pc, #136]	; (8022328 <xTaskIncrementTick+0x160>)
 802229e:	6013      	str	r3, [r2, #0]
 80222a0:	68bb      	ldr	r3, [r7, #8]
 80222a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80222a4:	4613      	mov	r3, r2
 80222a6:	009b      	lsls	r3, r3, #2
 80222a8:	4413      	add	r3, r2
 80222aa:	009b      	lsls	r3, r3, #2
 80222ac:	4a1f      	ldr	r2, [pc, #124]	; (802232c <xTaskIncrementTick+0x164>)
 80222ae:	441a      	add	r2, r3
 80222b0:	68bb      	ldr	r3, [r7, #8]
 80222b2:	3304      	adds	r3, #4
 80222b4:	4619      	mov	r1, r3
 80222b6:	4610      	mov	r0, r2
 80222b8:	f7fe faa5 	bl	8020806 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80222bc:	68bb      	ldr	r3, [r7, #8]
 80222be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80222c0:	4b1b      	ldr	r3, [pc, #108]	; (8022330 <xTaskIncrementTick+0x168>)
 80222c2:	681b      	ldr	r3, [r3, #0]
 80222c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80222c6:	429a      	cmp	r2, r3
 80222c8:	d3b8      	bcc.n	802223c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80222ca:	2301      	movs	r3, #1
 80222cc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80222ce:	e7b5      	b.n	802223c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80222d0:	4b17      	ldr	r3, [pc, #92]	; (8022330 <xTaskIncrementTick+0x168>)
 80222d2:	681b      	ldr	r3, [r3, #0]
 80222d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80222d6:	4915      	ldr	r1, [pc, #84]	; (802232c <xTaskIncrementTick+0x164>)
 80222d8:	4613      	mov	r3, r2
 80222da:	009b      	lsls	r3, r3, #2
 80222dc:	4413      	add	r3, r2
 80222de:	009b      	lsls	r3, r3, #2
 80222e0:	440b      	add	r3, r1
 80222e2:	681b      	ldr	r3, [r3, #0]
 80222e4:	2b01      	cmp	r3, #1
 80222e6:	d901      	bls.n	80222ec <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80222e8:	2301      	movs	r3, #1
 80222ea:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80222ec:	4b11      	ldr	r3, [pc, #68]	; (8022334 <xTaskIncrementTick+0x16c>)
 80222ee:	681b      	ldr	r3, [r3, #0]
 80222f0:	2b00      	cmp	r3, #0
 80222f2:	d007      	beq.n	8022304 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80222f4:	2301      	movs	r3, #1
 80222f6:	617b      	str	r3, [r7, #20]
 80222f8:	e004      	b.n	8022304 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80222fa:	4b0f      	ldr	r3, [pc, #60]	; (8022338 <xTaskIncrementTick+0x170>)
 80222fc:	681b      	ldr	r3, [r3, #0]
 80222fe:	3301      	adds	r3, #1
 8022300:	4a0d      	ldr	r2, [pc, #52]	; (8022338 <xTaskIncrementTick+0x170>)
 8022302:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8022304:	697b      	ldr	r3, [r7, #20]
}
 8022306:	4618      	mov	r0, r3
 8022308:	3718      	adds	r7, #24
 802230a:	46bd      	mov	sp, r7
 802230c:	bd80      	pop	{r7, pc}
 802230e:	bf00      	nop
 8022310:	2400e608 	.word	0x2400e608
 8022314:	2400e5e4 	.word	0x2400e5e4
 8022318:	2400e598 	.word	0x2400e598
 802231c:	2400e59c 	.word	0x2400e59c
 8022320:	2400e5f8 	.word	0x2400e5f8
 8022324:	2400e600 	.word	0x2400e600
 8022328:	2400e5e8 	.word	0x2400e5e8
 802232c:	2400e110 	.word	0x2400e110
 8022330:	2400e10c 	.word	0x2400e10c
 8022334:	2400e5f4 	.word	0x2400e5f4
 8022338:	2400e5f0 	.word	0x2400e5f0

0802233c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 802233c:	b580      	push	{r7, lr}
 802233e:	b086      	sub	sp, #24
 8022340:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8022342:	4b3d      	ldr	r3, [pc, #244]	; (8022438 <vTaskSwitchContext+0xfc>)
 8022344:	681b      	ldr	r3, [r3, #0]
 8022346:	2b00      	cmp	r3, #0
 8022348:	d003      	beq.n	8022352 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 802234a:	4b3c      	ldr	r3, [pc, #240]	; (802243c <vTaskSwitchContext+0x100>)
 802234c:	2201      	movs	r2, #1
 802234e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8022350:	e06d      	b.n	802242e <vTaskSwitchContext+0xf2>
		xYieldPending = pdFALSE;
 8022352:	4b3a      	ldr	r3, [pc, #232]	; (802243c <vTaskSwitchContext+0x100>)
 8022354:	2200      	movs	r2, #0
 8022356:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8022358:	4b39      	ldr	r3, [pc, #228]	; (8022440 <vTaskSwitchContext+0x104>)
 802235a:	681b      	ldr	r3, [r3, #0]
 802235c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802235e:	613b      	str	r3, [r7, #16]
 8022360:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 8022364:	60fb      	str	r3, [r7, #12]
 8022366:	693b      	ldr	r3, [r7, #16]
 8022368:	681b      	ldr	r3, [r3, #0]
 802236a:	68fa      	ldr	r2, [r7, #12]
 802236c:	429a      	cmp	r2, r3
 802236e:	d111      	bne.n	8022394 <vTaskSwitchContext+0x58>
 8022370:	693b      	ldr	r3, [r7, #16]
 8022372:	3304      	adds	r3, #4
 8022374:	681b      	ldr	r3, [r3, #0]
 8022376:	68fa      	ldr	r2, [r7, #12]
 8022378:	429a      	cmp	r2, r3
 802237a:	d10b      	bne.n	8022394 <vTaskSwitchContext+0x58>
 802237c:	693b      	ldr	r3, [r7, #16]
 802237e:	3308      	adds	r3, #8
 8022380:	681b      	ldr	r3, [r3, #0]
 8022382:	68fa      	ldr	r2, [r7, #12]
 8022384:	429a      	cmp	r2, r3
 8022386:	d105      	bne.n	8022394 <vTaskSwitchContext+0x58>
 8022388:	693b      	ldr	r3, [r7, #16]
 802238a:	330c      	adds	r3, #12
 802238c:	681b      	ldr	r3, [r3, #0]
 802238e:	68fa      	ldr	r2, [r7, #12]
 8022390:	429a      	cmp	r2, r3
 8022392:	d008      	beq.n	80223a6 <vTaskSwitchContext+0x6a>
 8022394:	4b2a      	ldr	r3, [pc, #168]	; (8022440 <vTaskSwitchContext+0x104>)
 8022396:	681a      	ldr	r2, [r3, #0]
 8022398:	4b29      	ldr	r3, [pc, #164]	; (8022440 <vTaskSwitchContext+0x104>)
 802239a:	681b      	ldr	r3, [r3, #0]
 802239c:	3334      	adds	r3, #52	; 0x34
 802239e:	4619      	mov	r1, r3
 80223a0:	4610      	mov	r0, r2
 80223a2:	f7df ff6d 	bl	8002280 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80223a6:	4b27      	ldr	r3, [pc, #156]	; (8022444 <vTaskSwitchContext+0x108>)
 80223a8:	681b      	ldr	r3, [r3, #0]
 80223aa:	617b      	str	r3, [r7, #20]
 80223ac:	e010      	b.n	80223d0 <vTaskSwitchContext+0x94>
 80223ae:	697b      	ldr	r3, [r7, #20]
 80223b0:	2b00      	cmp	r3, #0
 80223b2:	d10a      	bne.n	80223ca <vTaskSwitchContext+0x8e>
	__asm volatile
 80223b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80223b8:	f383 8811 	msr	BASEPRI, r3
 80223bc:	f3bf 8f6f 	isb	sy
 80223c0:	f3bf 8f4f 	dsb	sy
 80223c4:	607b      	str	r3, [r7, #4]
}
 80223c6:	bf00      	nop
 80223c8:	e7fe      	b.n	80223c8 <vTaskSwitchContext+0x8c>
 80223ca:	697b      	ldr	r3, [r7, #20]
 80223cc:	3b01      	subs	r3, #1
 80223ce:	617b      	str	r3, [r7, #20]
 80223d0:	491d      	ldr	r1, [pc, #116]	; (8022448 <vTaskSwitchContext+0x10c>)
 80223d2:	697a      	ldr	r2, [r7, #20]
 80223d4:	4613      	mov	r3, r2
 80223d6:	009b      	lsls	r3, r3, #2
 80223d8:	4413      	add	r3, r2
 80223da:	009b      	lsls	r3, r3, #2
 80223dc:	440b      	add	r3, r1
 80223de:	681b      	ldr	r3, [r3, #0]
 80223e0:	2b00      	cmp	r3, #0
 80223e2:	d0e4      	beq.n	80223ae <vTaskSwitchContext+0x72>
 80223e4:	697a      	ldr	r2, [r7, #20]
 80223e6:	4613      	mov	r3, r2
 80223e8:	009b      	lsls	r3, r3, #2
 80223ea:	4413      	add	r3, r2
 80223ec:	009b      	lsls	r3, r3, #2
 80223ee:	4a16      	ldr	r2, [pc, #88]	; (8022448 <vTaskSwitchContext+0x10c>)
 80223f0:	4413      	add	r3, r2
 80223f2:	60bb      	str	r3, [r7, #8]
 80223f4:	68bb      	ldr	r3, [r7, #8]
 80223f6:	685b      	ldr	r3, [r3, #4]
 80223f8:	685a      	ldr	r2, [r3, #4]
 80223fa:	68bb      	ldr	r3, [r7, #8]
 80223fc:	605a      	str	r2, [r3, #4]
 80223fe:	68bb      	ldr	r3, [r7, #8]
 8022400:	685a      	ldr	r2, [r3, #4]
 8022402:	68bb      	ldr	r3, [r7, #8]
 8022404:	3308      	adds	r3, #8
 8022406:	429a      	cmp	r2, r3
 8022408:	d104      	bne.n	8022414 <vTaskSwitchContext+0xd8>
 802240a:	68bb      	ldr	r3, [r7, #8]
 802240c:	685b      	ldr	r3, [r3, #4]
 802240e:	685a      	ldr	r2, [r3, #4]
 8022410:	68bb      	ldr	r3, [r7, #8]
 8022412:	605a      	str	r2, [r3, #4]
 8022414:	68bb      	ldr	r3, [r7, #8]
 8022416:	685b      	ldr	r3, [r3, #4]
 8022418:	68db      	ldr	r3, [r3, #12]
 802241a:	4a09      	ldr	r2, [pc, #36]	; (8022440 <vTaskSwitchContext+0x104>)
 802241c:	6013      	str	r3, [r2, #0]
 802241e:	4a09      	ldr	r2, [pc, #36]	; (8022444 <vTaskSwitchContext+0x108>)
 8022420:	697b      	ldr	r3, [r7, #20]
 8022422:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8022424:	4b06      	ldr	r3, [pc, #24]	; (8022440 <vTaskSwitchContext+0x104>)
 8022426:	681b      	ldr	r3, [r3, #0]
 8022428:	3358      	adds	r3, #88	; 0x58
 802242a:	4a08      	ldr	r2, [pc, #32]	; (802244c <vTaskSwitchContext+0x110>)
 802242c:	6013      	str	r3, [r2, #0]
}
 802242e:	bf00      	nop
 8022430:	3718      	adds	r7, #24
 8022432:	46bd      	mov	sp, r7
 8022434:	bd80      	pop	{r7, pc}
 8022436:	bf00      	nop
 8022438:	2400e608 	.word	0x2400e608
 802243c:	2400e5f4 	.word	0x2400e5f4
 8022440:	2400e10c 	.word	0x2400e10c
 8022444:	2400e5e8 	.word	0x2400e5e8
 8022448:	2400e110 	.word	0x2400e110
 802244c:	24000838 	.word	0x24000838

08022450 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8022450:	b580      	push	{r7, lr}
 8022452:	b084      	sub	sp, #16
 8022454:	af00      	add	r7, sp, #0
 8022456:	6078      	str	r0, [r7, #4]
 8022458:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 802245a:	687b      	ldr	r3, [r7, #4]
 802245c:	2b00      	cmp	r3, #0
 802245e:	d10a      	bne.n	8022476 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8022460:	f04f 0350 	mov.w	r3, #80	; 0x50
 8022464:	f383 8811 	msr	BASEPRI, r3
 8022468:	f3bf 8f6f 	isb	sy
 802246c:	f3bf 8f4f 	dsb	sy
 8022470:	60fb      	str	r3, [r7, #12]
}
 8022472:	bf00      	nop
 8022474:	e7fe      	b.n	8022474 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8022476:	4b07      	ldr	r3, [pc, #28]	; (8022494 <vTaskPlaceOnEventList+0x44>)
 8022478:	681b      	ldr	r3, [r3, #0]
 802247a:	3318      	adds	r3, #24
 802247c:	4619      	mov	r1, r3
 802247e:	6878      	ldr	r0, [r7, #4]
 8022480:	f7fe f9e5 	bl	802084e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8022484:	2101      	movs	r1, #1
 8022486:	6838      	ldr	r0, [r7, #0]
 8022488:	f000 fc44 	bl	8022d14 <prvAddCurrentTaskToDelayedList>
}
 802248c:	bf00      	nop
 802248e:	3710      	adds	r7, #16
 8022490:	46bd      	mov	sp, r7
 8022492:	bd80      	pop	{r7, pc}
 8022494:	2400e10c 	.word	0x2400e10c

08022498 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8022498:	b580      	push	{r7, lr}
 802249a:	b086      	sub	sp, #24
 802249c:	af00      	add	r7, sp, #0
 802249e:	60f8      	str	r0, [r7, #12]
 80224a0:	60b9      	str	r1, [r7, #8]
 80224a2:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 80224a4:	68fb      	ldr	r3, [r7, #12]
 80224a6:	2b00      	cmp	r3, #0
 80224a8:	d10a      	bne.n	80224c0 <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 80224aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80224ae:	f383 8811 	msr	BASEPRI, r3
 80224b2:	f3bf 8f6f 	isb	sy
 80224b6:	f3bf 8f4f 	dsb	sy
 80224ba:	617b      	str	r3, [r7, #20]
}
 80224bc:	bf00      	nop
 80224be:	e7fe      	b.n	80224be <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 80224c0:	4b11      	ldr	r3, [pc, #68]	; (8022508 <vTaskPlaceOnUnorderedEventList+0x70>)
 80224c2:	681b      	ldr	r3, [r3, #0]
 80224c4:	2b00      	cmp	r3, #0
 80224c6:	d10a      	bne.n	80224de <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 80224c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80224cc:	f383 8811 	msr	BASEPRI, r3
 80224d0:	f3bf 8f6f 	isb	sy
 80224d4:	f3bf 8f4f 	dsb	sy
 80224d8:	613b      	str	r3, [r7, #16]
}
 80224da:	bf00      	nop
 80224dc:	e7fe      	b.n	80224dc <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80224de:	4b0b      	ldr	r3, [pc, #44]	; (802250c <vTaskPlaceOnUnorderedEventList+0x74>)
 80224e0:	681b      	ldr	r3, [r3, #0]
 80224e2:	68ba      	ldr	r2, [r7, #8]
 80224e4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80224e8:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80224ea:	4b08      	ldr	r3, [pc, #32]	; (802250c <vTaskPlaceOnUnorderedEventList+0x74>)
 80224ec:	681b      	ldr	r3, [r3, #0]
 80224ee:	3318      	adds	r3, #24
 80224f0:	4619      	mov	r1, r3
 80224f2:	68f8      	ldr	r0, [r7, #12]
 80224f4:	f7fe f987 	bl	8020806 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80224f8:	2101      	movs	r1, #1
 80224fa:	6878      	ldr	r0, [r7, #4]
 80224fc:	f000 fc0a 	bl	8022d14 <prvAddCurrentTaskToDelayedList>
}
 8022500:	bf00      	nop
 8022502:	3718      	adds	r7, #24
 8022504:	46bd      	mov	sp, r7
 8022506:	bd80      	pop	{r7, pc}
 8022508:	2400e608 	.word	0x2400e608
 802250c:	2400e10c 	.word	0x2400e10c

08022510 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8022510:	b580      	push	{r7, lr}
 8022512:	b086      	sub	sp, #24
 8022514:	af00      	add	r7, sp, #0
 8022516:	60f8      	str	r0, [r7, #12]
 8022518:	60b9      	str	r1, [r7, #8]
 802251a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 802251c:	68fb      	ldr	r3, [r7, #12]
 802251e:	2b00      	cmp	r3, #0
 8022520:	d10a      	bne.n	8022538 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8022522:	f04f 0350 	mov.w	r3, #80	; 0x50
 8022526:	f383 8811 	msr	BASEPRI, r3
 802252a:	f3bf 8f6f 	isb	sy
 802252e:	f3bf 8f4f 	dsb	sy
 8022532:	617b      	str	r3, [r7, #20]
}
 8022534:	bf00      	nop
 8022536:	e7fe      	b.n	8022536 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8022538:	4b0a      	ldr	r3, [pc, #40]	; (8022564 <vTaskPlaceOnEventListRestricted+0x54>)
 802253a:	681b      	ldr	r3, [r3, #0]
 802253c:	3318      	adds	r3, #24
 802253e:	4619      	mov	r1, r3
 8022540:	68f8      	ldr	r0, [r7, #12]
 8022542:	f7fe f960 	bl	8020806 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8022546:	687b      	ldr	r3, [r7, #4]
 8022548:	2b00      	cmp	r3, #0
 802254a:	d002      	beq.n	8022552 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 802254c:	f04f 33ff 	mov.w	r3, #4294967295
 8022550:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8022552:	6879      	ldr	r1, [r7, #4]
 8022554:	68b8      	ldr	r0, [r7, #8]
 8022556:	f000 fbdd 	bl	8022d14 <prvAddCurrentTaskToDelayedList>
	}
 802255a:	bf00      	nop
 802255c:	3718      	adds	r7, #24
 802255e:	46bd      	mov	sp, r7
 8022560:	bd80      	pop	{r7, pc}
 8022562:	bf00      	nop
 8022564:	2400e10c 	.word	0x2400e10c

08022568 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8022568:	b580      	push	{r7, lr}
 802256a:	b086      	sub	sp, #24
 802256c:	af00      	add	r7, sp, #0
 802256e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8022570:	687b      	ldr	r3, [r7, #4]
 8022572:	68db      	ldr	r3, [r3, #12]
 8022574:	68db      	ldr	r3, [r3, #12]
 8022576:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8022578:	693b      	ldr	r3, [r7, #16]
 802257a:	2b00      	cmp	r3, #0
 802257c:	d10a      	bne.n	8022594 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 802257e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8022582:	f383 8811 	msr	BASEPRI, r3
 8022586:	f3bf 8f6f 	isb	sy
 802258a:	f3bf 8f4f 	dsb	sy
 802258e:	60fb      	str	r3, [r7, #12]
}
 8022590:	bf00      	nop
 8022592:	e7fe      	b.n	8022592 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8022594:	693b      	ldr	r3, [r7, #16]
 8022596:	3318      	adds	r3, #24
 8022598:	4618      	mov	r0, r3
 802259a:	f7fe f991 	bl	80208c0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 802259e:	4b1e      	ldr	r3, [pc, #120]	; (8022618 <xTaskRemoveFromEventList+0xb0>)
 80225a0:	681b      	ldr	r3, [r3, #0]
 80225a2:	2b00      	cmp	r3, #0
 80225a4:	d11d      	bne.n	80225e2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80225a6:	693b      	ldr	r3, [r7, #16]
 80225a8:	3304      	adds	r3, #4
 80225aa:	4618      	mov	r0, r3
 80225ac:	f7fe f988 	bl	80208c0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80225b0:	693b      	ldr	r3, [r7, #16]
 80225b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80225b4:	4b19      	ldr	r3, [pc, #100]	; (802261c <xTaskRemoveFromEventList+0xb4>)
 80225b6:	681b      	ldr	r3, [r3, #0]
 80225b8:	429a      	cmp	r2, r3
 80225ba:	d903      	bls.n	80225c4 <xTaskRemoveFromEventList+0x5c>
 80225bc:	693b      	ldr	r3, [r7, #16]
 80225be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80225c0:	4a16      	ldr	r2, [pc, #88]	; (802261c <xTaskRemoveFromEventList+0xb4>)
 80225c2:	6013      	str	r3, [r2, #0]
 80225c4:	693b      	ldr	r3, [r7, #16]
 80225c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80225c8:	4613      	mov	r3, r2
 80225ca:	009b      	lsls	r3, r3, #2
 80225cc:	4413      	add	r3, r2
 80225ce:	009b      	lsls	r3, r3, #2
 80225d0:	4a13      	ldr	r2, [pc, #76]	; (8022620 <xTaskRemoveFromEventList+0xb8>)
 80225d2:	441a      	add	r2, r3
 80225d4:	693b      	ldr	r3, [r7, #16]
 80225d6:	3304      	adds	r3, #4
 80225d8:	4619      	mov	r1, r3
 80225da:	4610      	mov	r0, r2
 80225dc:	f7fe f913 	bl	8020806 <vListInsertEnd>
 80225e0:	e005      	b.n	80225ee <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80225e2:	693b      	ldr	r3, [r7, #16]
 80225e4:	3318      	adds	r3, #24
 80225e6:	4619      	mov	r1, r3
 80225e8:	480e      	ldr	r0, [pc, #56]	; (8022624 <xTaskRemoveFromEventList+0xbc>)
 80225ea:	f7fe f90c 	bl	8020806 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80225ee:	693b      	ldr	r3, [r7, #16]
 80225f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80225f2:	4b0d      	ldr	r3, [pc, #52]	; (8022628 <xTaskRemoveFromEventList+0xc0>)
 80225f4:	681b      	ldr	r3, [r3, #0]
 80225f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80225f8:	429a      	cmp	r2, r3
 80225fa:	d905      	bls.n	8022608 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80225fc:	2301      	movs	r3, #1
 80225fe:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8022600:	4b0a      	ldr	r3, [pc, #40]	; (802262c <xTaskRemoveFromEventList+0xc4>)
 8022602:	2201      	movs	r2, #1
 8022604:	601a      	str	r2, [r3, #0]
 8022606:	e001      	b.n	802260c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8022608:	2300      	movs	r3, #0
 802260a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 802260c:	697b      	ldr	r3, [r7, #20]
}
 802260e:	4618      	mov	r0, r3
 8022610:	3718      	adds	r7, #24
 8022612:	46bd      	mov	sp, r7
 8022614:	bd80      	pop	{r7, pc}
 8022616:	bf00      	nop
 8022618:	2400e608 	.word	0x2400e608
 802261c:	2400e5e8 	.word	0x2400e5e8
 8022620:	2400e110 	.word	0x2400e110
 8022624:	2400e5a0 	.word	0x2400e5a0
 8022628:	2400e10c 	.word	0x2400e10c
 802262c:	2400e5f4 	.word	0x2400e5f4

08022630 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8022630:	b580      	push	{r7, lr}
 8022632:	b086      	sub	sp, #24
 8022634:	af00      	add	r7, sp, #0
 8022636:	6078      	str	r0, [r7, #4]
 8022638:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 802263a:	4b29      	ldr	r3, [pc, #164]	; (80226e0 <vTaskRemoveFromUnorderedEventList+0xb0>)
 802263c:	681b      	ldr	r3, [r3, #0]
 802263e:	2b00      	cmp	r3, #0
 8022640:	d10a      	bne.n	8022658 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 8022642:	f04f 0350 	mov.w	r3, #80	; 0x50
 8022646:	f383 8811 	msr	BASEPRI, r3
 802264a:	f3bf 8f6f 	isb	sy
 802264e:	f3bf 8f4f 	dsb	sy
 8022652:	613b      	str	r3, [r7, #16]
}
 8022654:	bf00      	nop
 8022656:	e7fe      	b.n	8022656 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8022658:	683b      	ldr	r3, [r7, #0]
 802265a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 802265e:	687b      	ldr	r3, [r7, #4]
 8022660:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8022662:	687b      	ldr	r3, [r7, #4]
 8022664:	68db      	ldr	r3, [r3, #12]
 8022666:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8022668:	697b      	ldr	r3, [r7, #20]
 802266a:	2b00      	cmp	r3, #0
 802266c:	d10a      	bne.n	8022684 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 802266e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8022672:	f383 8811 	msr	BASEPRI, r3
 8022676:	f3bf 8f6f 	isb	sy
 802267a:	f3bf 8f4f 	dsb	sy
 802267e:	60fb      	str	r3, [r7, #12]
}
 8022680:	bf00      	nop
 8022682:	e7fe      	b.n	8022682 <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 8022684:	6878      	ldr	r0, [r7, #4]
 8022686:	f7fe f91b 	bl	80208c0 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 802268a:	697b      	ldr	r3, [r7, #20]
 802268c:	3304      	adds	r3, #4
 802268e:	4618      	mov	r0, r3
 8022690:	f7fe f916 	bl	80208c0 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8022694:	697b      	ldr	r3, [r7, #20]
 8022696:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8022698:	4b12      	ldr	r3, [pc, #72]	; (80226e4 <vTaskRemoveFromUnorderedEventList+0xb4>)
 802269a:	681b      	ldr	r3, [r3, #0]
 802269c:	429a      	cmp	r2, r3
 802269e:	d903      	bls.n	80226a8 <vTaskRemoveFromUnorderedEventList+0x78>
 80226a0:	697b      	ldr	r3, [r7, #20]
 80226a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80226a4:	4a0f      	ldr	r2, [pc, #60]	; (80226e4 <vTaskRemoveFromUnorderedEventList+0xb4>)
 80226a6:	6013      	str	r3, [r2, #0]
 80226a8:	697b      	ldr	r3, [r7, #20]
 80226aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80226ac:	4613      	mov	r3, r2
 80226ae:	009b      	lsls	r3, r3, #2
 80226b0:	4413      	add	r3, r2
 80226b2:	009b      	lsls	r3, r3, #2
 80226b4:	4a0c      	ldr	r2, [pc, #48]	; (80226e8 <vTaskRemoveFromUnorderedEventList+0xb8>)
 80226b6:	441a      	add	r2, r3
 80226b8:	697b      	ldr	r3, [r7, #20]
 80226ba:	3304      	adds	r3, #4
 80226bc:	4619      	mov	r1, r3
 80226be:	4610      	mov	r0, r2
 80226c0:	f7fe f8a1 	bl	8020806 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80226c4:	697b      	ldr	r3, [r7, #20]
 80226c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80226c8:	4b08      	ldr	r3, [pc, #32]	; (80226ec <vTaskRemoveFromUnorderedEventList+0xbc>)
 80226ca:	681b      	ldr	r3, [r3, #0]
 80226cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80226ce:	429a      	cmp	r2, r3
 80226d0:	d902      	bls.n	80226d8 <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 80226d2:	4b07      	ldr	r3, [pc, #28]	; (80226f0 <vTaskRemoveFromUnorderedEventList+0xc0>)
 80226d4:	2201      	movs	r2, #1
 80226d6:	601a      	str	r2, [r3, #0]
	}
}
 80226d8:	bf00      	nop
 80226da:	3718      	adds	r7, #24
 80226dc:	46bd      	mov	sp, r7
 80226de:	bd80      	pop	{r7, pc}
 80226e0:	2400e608 	.word	0x2400e608
 80226e4:	2400e5e8 	.word	0x2400e5e8
 80226e8:	2400e110 	.word	0x2400e110
 80226ec:	2400e10c 	.word	0x2400e10c
 80226f0:	2400e5f4 	.word	0x2400e5f4

080226f4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80226f4:	b480      	push	{r7}
 80226f6:	b083      	sub	sp, #12
 80226f8:	af00      	add	r7, sp, #0
 80226fa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80226fc:	4b06      	ldr	r3, [pc, #24]	; (8022718 <vTaskInternalSetTimeOutState+0x24>)
 80226fe:	681a      	ldr	r2, [r3, #0]
 8022700:	687b      	ldr	r3, [r7, #4]
 8022702:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8022704:	4b05      	ldr	r3, [pc, #20]	; (802271c <vTaskInternalSetTimeOutState+0x28>)
 8022706:	681a      	ldr	r2, [r3, #0]
 8022708:	687b      	ldr	r3, [r7, #4]
 802270a:	605a      	str	r2, [r3, #4]
}
 802270c:	bf00      	nop
 802270e:	370c      	adds	r7, #12
 8022710:	46bd      	mov	sp, r7
 8022712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022716:	4770      	bx	lr
 8022718:	2400e5f8 	.word	0x2400e5f8
 802271c:	2400e5e4 	.word	0x2400e5e4

08022720 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8022720:	b580      	push	{r7, lr}
 8022722:	b088      	sub	sp, #32
 8022724:	af00      	add	r7, sp, #0
 8022726:	6078      	str	r0, [r7, #4]
 8022728:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 802272a:	687b      	ldr	r3, [r7, #4]
 802272c:	2b00      	cmp	r3, #0
 802272e:	d10a      	bne.n	8022746 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8022730:	f04f 0350 	mov.w	r3, #80	; 0x50
 8022734:	f383 8811 	msr	BASEPRI, r3
 8022738:	f3bf 8f6f 	isb	sy
 802273c:	f3bf 8f4f 	dsb	sy
 8022740:	613b      	str	r3, [r7, #16]
}
 8022742:	bf00      	nop
 8022744:	e7fe      	b.n	8022744 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8022746:	683b      	ldr	r3, [r7, #0]
 8022748:	2b00      	cmp	r3, #0
 802274a:	d10a      	bne.n	8022762 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 802274c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8022750:	f383 8811 	msr	BASEPRI, r3
 8022754:	f3bf 8f6f 	isb	sy
 8022758:	f3bf 8f4f 	dsb	sy
 802275c:	60fb      	str	r3, [r7, #12]
}
 802275e:	bf00      	nop
 8022760:	e7fe      	b.n	8022760 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8022762:	f000 ffc7 	bl	80236f4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8022766:	4b1d      	ldr	r3, [pc, #116]	; (80227dc <xTaskCheckForTimeOut+0xbc>)
 8022768:	681b      	ldr	r3, [r3, #0]
 802276a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 802276c:	687b      	ldr	r3, [r7, #4]
 802276e:	685b      	ldr	r3, [r3, #4]
 8022770:	69ba      	ldr	r2, [r7, #24]
 8022772:	1ad3      	subs	r3, r2, r3
 8022774:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8022776:	683b      	ldr	r3, [r7, #0]
 8022778:	681b      	ldr	r3, [r3, #0]
 802277a:	f1b3 3fff 	cmp.w	r3, #4294967295
 802277e:	d102      	bne.n	8022786 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8022780:	2300      	movs	r3, #0
 8022782:	61fb      	str	r3, [r7, #28]
 8022784:	e023      	b.n	80227ce <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8022786:	687b      	ldr	r3, [r7, #4]
 8022788:	681a      	ldr	r2, [r3, #0]
 802278a:	4b15      	ldr	r3, [pc, #84]	; (80227e0 <xTaskCheckForTimeOut+0xc0>)
 802278c:	681b      	ldr	r3, [r3, #0]
 802278e:	429a      	cmp	r2, r3
 8022790:	d007      	beq.n	80227a2 <xTaskCheckForTimeOut+0x82>
 8022792:	687b      	ldr	r3, [r7, #4]
 8022794:	685b      	ldr	r3, [r3, #4]
 8022796:	69ba      	ldr	r2, [r7, #24]
 8022798:	429a      	cmp	r2, r3
 802279a:	d302      	bcc.n	80227a2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 802279c:	2301      	movs	r3, #1
 802279e:	61fb      	str	r3, [r7, #28]
 80227a0:	e015      	b.n	80227ce <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80227a2:	683b      	ldr	r3, [r7, #0]
 80227a4:	681b      	ldr	r3, [r3, #0]
 80227a6:	697a      	ldr	r2, [r7, #20]
 80227a8:	429a      	cmp	r2, r3
 80227aa:	d20b      	bcs.n	80227c4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80227ac:	683b      	ldr	r3, [r7, #0]
 80227ae:	681a      	ldr	r2, [r3, #0]
 80227b0:	697b      	ldr	r3, [r7, #20]
 80227b2:	1ad2      	subs	r2, r2, r3
 80227b4:	683b      	ldr	r3, [r7, #0]
 80227b6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80227b8:	6878      	ldr	r0, [r7, #4]
 80227ba:	f7ff ff9b 	bl	80226f4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80227be:	2300      	movs	r3, #0
 80227c0:	61fb      	str	r3, [r7, #28]
 80227c2:	e004      	b.n	80227ce <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80227c4:	683b      	ldr	r3, [r7, #0]
 80227c6:	2200      	movs	r2, #0
 80227c8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80227ca:	2301      	movs	r3, #1
 80227cc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80227ce:	f000 ffc1 	bl	8023754 <vPortExitCritical>

	return xReturn;
 80227d2:	69fb      	ldr	r3, [r7, #28]
}
 80227d4:	4618      	mov	r0, r3
 80227d6:	3720      	adds	r7, #32
 80227d8:	46bd      	mov	sp, r7
 80227da:	bd80      	pop	{r7, pc}
 80227dc:	2400e5e4 	.word	0x2400e5e4
 80227e0:	2400e5f8 	.word	0x2400e5f8

080227e4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80227e4:	b480      	push	{r7}
 80227e6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80227e8:	4b03      	ldr	r3, [pc, #12]	; (80227f8 <vTaskMissedYield+0x14>)
 80227ea:	2201      	movs	r2, #1
 80227ec:	601a      	str	r2, [r3, #0]
}
 80227ee:	bf00      	nop
 80227f0:	46bd      	mov	sp, r7
 80227f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80227f6:	4770      	bx	lr
 80227f8:	2400e5f4 	.word	0x2400e5f4

080227fc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80227fc:	b580      	push	{r7, lr}
 80227fe:	b082      	sub	sp, #8
 8022800:	af00      	add	r7, sp, #0
 8022802:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8022804:	f000 f852 	bl	80228ac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8022808:	4b06      	ldr	r3, [pc, #24]	; (8022824 <prvIdleTask+0x28>)
 802280a:	681b      	ldr	r3, [r3, #0]
 802280c:	2b01      	cmp	r3, #1
 802280e:	d9f9      	bls.n	8022804 <prvIdleTask+0x8>
			{
				taskYIELD();
 8022810:	4b05      	ldr	r3, [pc, #20]	; (8022828 <prvIdleTask+0x2c>)
 8022812:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8022816:	601a      	str	r2, [r3, #0]
 8022818:	f3bf 8f4f 	dsb	sy
 802281c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8022820:	e7f0      	b.n	8022804 <prvIdleTask+0x8>
 8022822:	bf00      	nop
 8022824:	2400e110 	.word	0x2400e110
 8022828:	e000ed04 	.word	0xe000ed04

0802282c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 802282c:	b580      	push	{r7, lr}
 802282e:	b082      	sub	sp, #8
 8022830:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8022832:	2300      	movs	r3, #0
 8022834:	607b      	str	r3, [r7, #4]
 8022836:	e00c      	b.n	8022852 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8022838:	687a      	ldr	r2, [r7, #4]
 802283a:	4613      	mov	r3, r2
 802283c:	009b      	lsls	r3, r3, #2
 802283e:	4413      	add	r3, r2
 8022840:	009b      	lsls	r3, r3, #2
 8022842:	4a12      	ldr	r2, [pc, #72]	; (802288c <prvInitialiseTaskLists+0x60>)
 8022844:	4413      	add	r3, r2
 8022846:	4618      	mov	r0, r3
 8022848:	f7fd ffb0 	bl	80207ac <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 802284c:	687b      	ldr	r3, [r7, #4]
 802284e:	3301      	adds	r3, #1
 8022850:	607b      	str	r3, [r7, #4]
 8022852:	687b      	ldr	r3, [r7, #4]
 8022854:	2b37      	cmp	r3, #55	; 0x37
 8022856:	d9ef      	bls.n	8022838 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8022858:	480d      	ldr	r0, [pc, #52]	; (8022890 <prvInitialiseTaskLists+0x64>)
 802285a:	f7fd ffa7 	bl	80207ac <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 802285e:	480d      	ldr	r0, [pc, #52]	; (8022894 <prvInitialiseTaskLists+0x68>)
 8022860:	f7fd ffa4 	bl	80207ac <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8022864:	480c      	ldr	r0, [pc, #48]	; (8022898 <prvInitialiseTaskLists+0x6c>)
 8022866:	f7fd ffa1 	bl	80207ac <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 802286a:	480c      	ldr	r0, [pc, #48]	; (802289c <prvInitialiseTaskLists+0x70>)
 802286c:	f7fd ff9e 	bl	80207ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8022870:	480b      	ldr	r0, [pc, #44]	; (80228a0 <prvInitialiseTaskLists+0x74>)
 8022872:	f7fd ff9b 	bl	80207ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8022876:	4b0b      	ldr	r3, [pc, #44]	; (80228a4 <prvInitialiseTaskLists+0x78>)
 8022878:	4a05      	ldr	r2, [pc, #20]	; (8022890 <prvInitialiseTaskLists+0x64>)
 802287a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 802287c:	4b0a      	ldr	r3, [pc, #40]	; (80228a8 <prvInitialiseTaskLists+0x7c>)
 802287e:	4a05      	ldr	r2, [pc, #20]	; (8022894 <prvInitialiseTaskLists+0x68>)
 8022880:	601a      	str	r2, [r3, #0]
}
 8022882:	bf00      	nop
 8022884:	3708      	adds	r7, #8
 8022886:	46bd      	mov	sp, r7
 8022888:	bd80      	pop	{r7, pc}
 802288a:	bf00      	nop
 802288c:	2400e110 	.word	0x2400e110
 8022890:	2400e570 	.word	0x2400e570
 8022894:	2400e584 	.word	0x2400e584
 8022898:	2400e5a0 	.word	0x2400e5a0
 802289c:	2400e5b4 	.word	0x2400e5b4
 80228a0:	2400e5cc 	.word	0x2400e5cc
 80228a4:	2400e598 	.word	0x2400e598
 80228a8:	2400e59c 	.word	0x2400e59c

080228ac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80228ac:	b580      	push	{r7, lr}
 80228ae:	b082      	sub	sp, #8
 80228b0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80228b2:	e019      	b.n	80228e8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80228b4:	f000 ff1e 	bl	80236f4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80228b8:	4b10      	ldr	r3, [pc, #64]	; (80228fc <prvCheckTasksWaitingTermination+0x50>)
 80228ba:	68db      	ldr	r3, [r3, #12]
 80228bc:	68db      	ldr	r3, [r3, #12]
 80228be:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80228c0:	687b      	ldr	r3, [r7, #4]
 80228c2:	3304      	adds	r3, #4
 80228c4:	4618      	mov	r0, r3
 80228c6:	f7fd fffb 	bl	80208c0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80228ca:	4b0d      	ldr	r3, [pc, #52]	; (8022900 <prvCheckTasksWaitingTermination+0x54>)
 80228cc:	681b      	ldr	r3, [r3, #0]
 80228ce:	3b01      	subs	r3, #1
 80228d0:	4a0b      	ldr	r2, [pc, #44]	; (8022900 <prvCheckTasksWaitingTermination+0x54>)
 80228d2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80228d4:	4b0b      	ldr	r3, [pc, #44]	; (8022904 <prvCheckTasksWaitingTermination+0x58>)
 80228d6:	681b      	ldr	r3, [r3, #0]
 80228d8:	3b01      	subs	r3, #1
 80228da:	4a0a      	ldr	r2, [pc, #40]	; (8022904 <prvCheckTasksWaitingTermination+0x58>)
 80228dc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80228de:	f000 ff39 	bl	8023754 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80228e2:	6878      	ldr	r0, [r7, #4]
 80228e4:	f000 f810 	bl	8022908 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80228e8:	4b06      	ldr	r3, [pc, #24]	; (8022904 <prvCheckTasksWaitingTermination+0x58>)
 80228ea:	681b      	ldr	r3, [r3, #0]
 80228ec:	2b00      	cmp	r3, #0
 80228ee:	d1e1      	bne.n	80228b4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80228f0:	bf00      	nop
 80228f2:	bf00      	nop
 80228f4:	3708      	adds	r7, #8
 80228f6:	46bd      	mov	sp, r7
 80228f8:	bd80      	pop	{r7, pc}
 80228fa:	bf00      	nop
 80228fc:	2400e5b4 	.word	0x2400e5b4
 8022900:	2400e5e0 	.word	0x2400e5e0
 8022904:	2400e5c8 	.word	0x2400e5c8

08022908 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8022908:	b580      	push	{r7, lr}
 802290a:	b084      	sub	sp, #16
 802290c:	af00      	add	r7, sp, #0
 802290e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8022910:	687b      	ldr	r3, [r7, #4]
 8022912:	3358      	adds	r3, #88	; 0x58
 8022914:	4618      	mov	r0, r3
 8022916:	f006 fc1d 	bl	8029154 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 802291a:	687b      	ldr	r3, [r7, #4]
 802291c:	f893 30a9 	ldrb.w	r3, [r3, #169]	; 0xa9
 8022920:	2b00      	cmp	r3, #0
 8022922:	d108      	bne.n	8022936 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8022924:	687b      	ldr	r3, [r7, #4]
 8022926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8022928:	4618      	mov	r0, r3
 802292a:	f001 f8d5 	bl	8023ad8 <vPortFree>
				vPortFree( pxTCB );
 802292e:	6878      	ldr	r0, [r7, #4]
 8022930:	f001 f8d2 	bl	8023ad8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8022934:	e018      	b.n	8022968 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8022936:	687b      	ldr	r3, [r7, #4]
 8022938:	f893 30a9 	ldrb.w	r3, [r3, #169]	; 0xa9
 802293c:	2b01      	cmp	r3, #1
 802293e:	d103      	bne.n	8022948 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8022940:	6878      	ldr	r0, [r7, #4]
 8022942:	f001 f8c9 	bl	8023ad8 <vPortFree>
	}
 8022946:	e00f      	b.n	8022968 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8022948:	687b      	ldr	r3, [r7, #4]
 802294a:	f893 30a9 	ldrb.w	r3, [r3, #169]	; 0xa9
 802294e:	2b02      	cmp	r3, #2
 8022950:	d00a      	beq.n	8022968 <prvDeleteTCB+0x60>
	__asm volatile
 8022952:	f04f 0350 	mov.w	r3, #80	; 0x50
 8022956:	f383 8811 	msr	BASEPRI, r3
 802295a:	f3bf 8f6f 	isb	sy
 802295e:	f3bf 8f4f 	dsb	sy
 8022962:	60fb      	str	r3, [r7, #12]
}
 8022964:	bf00      	nop
 8022966:	e7fe      	b.n	8022966 <prvDeleteTCB+0x5e>
	}
 8022968:	bf00      	nop
 802296a:	3710      	adds	r7, #16
 802296c:	46bd      	mov	sp, r7
 802296e:	bd80      	pop	{r7, pc}

08022970 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8022970:	b480      	push	{r7}
 8022972:	b083      	sub	sp, #12
 8022974:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8022976:	4b0c      	ldr	r3, [pc, #48]	; (80229a8 <prvResetNextTaskUnblockTime+0x38>)
 8022978:	681b      	ldr	r3, [r3, #0]
 802297a:	681b      	ldr	r3, [r3, #0]
 802297c:	2b00      	cmp	r3, #0
 802297e:	d104      	bne.n	802298a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8022980:	4b0a      	ldr	r3, [pc, #40]	; (80229ac <prvResetNextTaskUnblockTime+0x3c>)
 8022982:	f04f 32ff 	mov.w	r2, #4294967295
 8022986:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8022988:	e008      	b.n	802299c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 802298a:	4b07      	ldr	r3, [pc, #28]	; (80229a8 <prvResetNextTaskUnblockTime+0x38>)
 802298c:	681b      	ldr	r3, [r3, #0]
 802298e:	68db      	ldr	r3, [r3, #12]
 8022990:	68db      	ldr	r3, [r3, #12]
 8022992:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8022994:	687b      	ldr	r3, [r7, #4]
 8022996:	685b      	ldr	r3, [r3, #4]
 8022998:	4a04      	ldr	r2, [pc, #16]	; (80229ac <prvResetNextTaskUnblockTime+0x3c>)
 802299a:	6013      	str	r3, [r2, #0]
}
 802299c:	bf00      	nop
 802299e:	370c      	adds	r7, #12
 80229a0:	46bd      	mov	sp, r7
 80229a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80229a6:	4770      	bx	lr
 80229a8:	2400e598 	.word	0x2400e598
 80229ac:	2400e600 	.word	0x2400e600

080229b0 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80229b0:	b480      	push	{r7}
 80229b2:	b083      	sub	sp, #12
 80229b4:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80229b6:	4b05      	ldr	r3, [pc, #20]	; (80229cc <xTaskGetCurrentTaskHandle+0x1c>)
 80229b8:	681b      	ldr	r3, [r3, #0]
 80229ba:	607b      	str	r3, [r7, #4]

		return xReturn;
 80229bc:	687b      	ldr	r3, [r7, #4]
	}
 80229be:	4618      	mov	r0, r3
 80229c0:	370c      	adds	r7, #12
 80229c2:	46bd      	mov	sp, r7
 80229c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80229c8:	4770      	bx	lr
 80229ca:	bf00      	nop
 80229cc:	2400e10c 	.word	0x2400e10c

080229d0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80229d0:	b480      	push	{r7}
 80229d2:	b083      	sub	sp, #12
 80229d4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80229d6:	4b0b      	ldr	r3, [pc, #44]	; (8022a04 <xTaskGetSchedulerState+0x34>)
 80229d8:	681b      	ldr	r3, [r3, #0]
 80229da:	2b00      	cmp	r3, #0
 80229dc:	d102      	bne.n	80229e4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80229de:	2301      	movs	r3, #1
 80229e0:	607b      	str	r3, [r7, #4]
 80229e2:	e008      	b.n	80229f6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80229e4:	4b08      	ldr	r3, [pc, #32]	; (8022a08 <xTaskGetSchedulerState+0x38>)
 80229e6:	681b      	ldr	r3, [r3, #0]
 80229e8:	2b00      	cmp	r3, #0
 80229ea:	d102      	bne.n	80229f2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80229ec:	2302      	movs	r3, #2
 80229ee:	607b      	str	r3, [r7, #4]
 80229f0:	e001      	b.n	80229f6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80229f2:	2300      	movs	r3, #0
 80229f4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80229f6:	687b      	ldr	r3, [r7, #4]
	}
 80229f8:	4618      	mov	r0, r3
 80229fa:	370c      	adds	r7, #12
 80229fc:	46bd      	mov	sp, r7
 80229fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022a02:	4770      	bx	lr
 8022a04:	2400e5ec 	.word	0x2400e5ec
 8022a08:	2400e608 	.word	0x2400e608

08022a0c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8022a0c:	b580      	push	{r7, lr}
 8022a0e:	b084      	sub	sp, #16
 8022a10:	af00      	add	r7, sp, #0
 8022a12:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8022a14:	687b      	ldr	r3, [r7, #4]
 8022a16:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8022a18:	2300      	movs	r3, #0
 8022a1a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8022a1c:	687b      	ldr	r3, [r7, #4]
 8022a1e:	2b00      	cmp	r3, #0
 8022a20:	d051      	beq.n	8022ac6 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8022a22:	68bb      	ldr	r3, [r7, #8]
 8022a24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8022a26:	4b2a      	ldr	r3, [pc, #168]	; (8022ad0 <xTaskPriorityInherit+0xc4>)
 8022a28:	681b      	ldr	r3, [r3, #0]
 8022a2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8022a2c:	429a      	cmp	r2, r3
 8022a2e:	d241      	bcs.n	8022ab4 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8022a30:	68bb      	ldr	r3, [r7, #8]
 8022a32:	699b      	ldr	r3, [r3, #24]
 8022a34:	2b00      	cmp	r3, #0
 8022a36:	db06      	blt.n	8022a46 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8022a38:	4b25      	ldr	r3, [pc, #148]	; (8022ad0 <xTaskPriorityInherit+0xc4>)
 8022a3a:	681b      	ldr	r3, [r3, #0]
 8022a3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8022a3e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8022a42:	68bb      	ldr	r3, [r7, #8]
 8022a44:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8022a46:	68bb      	ldr	r3, [r7, #8]
 8022a48:	6959      	ldr	r1, [r3, #20]
 8022a4a:	68bb      	ldr	r3, [r7, #8]
 8022a4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8022a4e:	4613      	mov	r3, r2
 8022a50:	009b      	lsls	r3, r3, #2
 8022a52:	4413      	add	r3, r2
 8022a54:	009b      	lsls	r3, r3, #2
 8022a56:	4a1f      	ldr	r2, [pc, #124]	; (8022ad4 <xTaskPriorityInherit+0xc8>)
 8022a58:	4413      	add	r3, r2
 8022a5a:	4299      	cmp	r1, r3
 8022a5c:	d122      	bne.n	8022aa4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8022a5e:	68bb      	ldr	r3, [r7, #8]
 8022a60:	3304      	adds	r3, #4
 8022a62:	4618      	mov	r0, r3
 8022a64:	f7fd ff2c 	bl	80208c0 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8022a68:	4b19      	ldr	r3, [pc, #100]	; (8022ad0 <xTaskPriorityInherit+0xc4>)
 8022a6a:	681b      	ldr	r3, [r3, #0]
 8022a6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8022a6e:	68bb      	ldr	r3, [r7, #8]
 8022a70:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8022a72:	68bb      	ldr	r3, [r7, #8]
 8022a74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8022a76:	4b18      	ldr	r3, [pc, #96]	; (8022ad8 <xTaskPriorityInherit+0xcc>)
 8022a78:	681b      	ldr	r3, [r3, #0]
 8022a7a:	429a      	cmp	r2, r3
 8022a7c:	d903      	bls.n	8022a86 <xTaskPriorityInherit+0x7a>
 8022a7e:	68bb      	ldr	r3, [r7, #8]
 8022a80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8022a82:	4a15      	ldr	r2, [pc, #84]	; (8022ad8 <xTaskPriorityInherit+0xcc>)
 8022a84:	6013      	str	r3, [r2, #0]
 8022a86:	68bb      	ldr	r3, [r7, #8]
 8022a88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8022a8a:	4613      	mov	r3, r2
 8022a8c:	009b      	lsls	r3, r3, #2
 8022a8e:	4413      	add	r3, r2
 8022a90:	009b      	lsls	r3, r3, #2
 8022a92:	4a10      	ldr	r2, [pc, #64]	; (8022ad4 <xTaskPriorityInherit+0xc8>)
 8022a94:	441a      	add	r2, r3
 8022a96:	68bb      	ldr	r3, [r7, #8]
 8022a98:	3304      	adds	r3, #4
 8022a9a:	4619      	mov	r1, r3
 8022a9c:	4610      	mov	r0, r2
 8022a9e:	f7fd feb2 	bl	8020806 <vListInsertEnd>
 8022aa2:	e004      	b.n	8022aae <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8022aa4:	4b0a      	ldr	r3, [pc, #40]	; (8022ad0 <xTaskPriorityInherit+0xc4>)
 8022aa6:	681b      	ldr	r3, [r3, #0]
 8022aa8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8022aaa:	68bb      	ldr	r3, [r7, #8]
 8022aac:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8022aae:	2301      	movs	r3, #1
 8022ab0:	60fb      	str	r3, [r7, #12]
 8022ab2:	e008      	b.n	8022ac6 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8022ab4:	68bb      	ldr	r3, [r7, #8]
 8022ab6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8022ab8:	4b05      	ldr	r3, [pc, #20]	; (8022ad0 <xTaskPriorityInherit+0xc4>)
 8022aba:	681b      	ldr	r3, [r3, #0]
 8022abc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8022abe:	429a      	cmp	r2, r3
 8022ac0:	d201      	bcs.n	8022ac6 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8022ac2:	2301      	movs	r3, #1
 8022ac4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8022ac6:	68fb      	ldr	r3, [r7, #12]
	}
 8022ac8:	4618      	mov	r0, r3
 8022aca:	3710      	adds	r7, #16
 8022acc:	46bd      	mov	sp, r7
 8022ace:	bd80      	pop	{r7, pc}
 8022ad0:	2400e10c 	.word	0x2400e10c
 8022ad4:	2400e110 	.word	0x2400e110
 8022ad8:	2400e5e8 	.word	0x2400e5e8

08022adc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8022adc:	b580      	push	{r7, lr}
 8022ade:	b086      	sub	sp, #24
 8022ae0:	af00      	add	r7, sp, #0
 8022ae2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8022ae4:	687b      	ldr	r3, [r7, #4]
 8022ae6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8022ae8:	2300      	movs	r3, #0
 8022aea:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8022aec:	687b      	ldr	r3, [r7, #4]
 8022aee:	2b00      	cmp	r3, #0
 8022af0:	d056      	beq.n	8022ba0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8022af2:	4b2e      	ldr	r3, [pc, #184]	; (8022bac <xTaskPriorityDisinherit+0xd0>)
 8022af4:	681b      	ldr	r3, [r3, #0]
 8022af6:	693a      	ldr	r2, [r7, #16]
 8022af8:	429a      	cmp	r2, r3
 8022afa:	d00a      	beq.n	8022b12 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8022afc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8022b00:	f383 8811 	msr	BASEPRI, r3
 8022b04:	f3bf 8f6f 	isb	sy
 8022b08:	f3bf 8f4f 	dsb	sy
 8022b0c:	60fb      	str	r3, [r7, #12]
}
 8022b0e:	bf00      	nop
 8022b10:	e7fe      	b.n	8022b10 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8022b12:	693b      	ldr	r3, [r7, #16]
 8022b14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8022b16:	2b00      	cmp	r3, #0
 8022b18:	d10a      	bne.n	8022b30 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8022b1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8022b1e:	f383 8811 	msr	BASEPRI, r3
 8022b22:	f3bf 8f6f 	isb	sy
 8022b26:	f3bf 8f4f 	dsb	sy
 8022b2a:	60bb      	str	r3, [r7, #8]
}
 8022b2c:	bf00      	nop
 8022b2e:	e7fe      	b.n	8022b2e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8022b30:	693b      	ldr	r3, [r7, #16]
 8022b32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8022b34:	1e5a      	subs	r2, r3, #1
 8022b36:	693b      	ldr	r3, [r7, #16]
 8022b38:	655a      	str	r2, [r3, #84]	; 0x54

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8022b3a:	693b      	ldr	r3, [r7, #16]
 8022b3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8022b3e:	693b      	ldr	r3, [r7, #16]
 8022b40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8022b42:	429a      	cmp	r2, r3
 8022b44:	d02c      	beq.n	8022ba0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8022b46:	693b      	ldr	r3, [r7, #16]
 8022b48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8022b4a:	2b00      	cmp	r3, #0
 8022b4c:	d128      	bne.n	8022ba0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8022b4e:	693b      	ldr	r3, [r7, #16]
 8022b50:	3304      	adds	r3, #4
 8022b52:	4618      	mov	r0, r3
 8022b54:	f7fd feb4 	bl	80208c0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8022b58:	693b      	ldr	r3, [r7, #16]
 8022b5a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8022b5c:	693b      	ldr	r3, [r7, #16]
 8022b5e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8022b60:	693b      	ldr	r3, [r7, #16]
 8022b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8022b64:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8022b68:	693b      	ldr	r3, [r7, #16]
 8022b6a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8022b6c:	693b      	ldr	r3, [r7, #16]
 8022b6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8022b70:	4b0f      	ldr	r3, [pc, #60]	; (8022bb0 <xTaskPriorityDisinherit+0xd4>)
 8022b72:	681b      	ldr	r3, [r3, #0]
 8022b74:	429a      	cmp	r2, r3
 8022b76:	d903      	bls.n	8022b80 <xTaskPriorityDisinherit+0xa4>
 8022b78:	693b      	ldr	r3, [r7, #16]
 8022b7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8022b7c:	4a0c      	ldr	r2, [pc, #48]	; (8022bb0 <xTaskPriorityDisinherit+0xd4>)
 8022b7e:	6013      	str	r3, [r2, #0]
 8022b80:	693b      	ldr	r3, [r7, #16]
 8022b82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8022b84:	4613      	mov	r3, r2
 8022b86:	009b      	lsls	r3, r3, #2
 8022b88:	4413      	add	r3, r2
 8022b8a:	009b      	lsls	r3, r3, #2
 8022b8c:	4a09      	ldr	r2, [pc, #36]	; (8022bb4 <xTaskPriorityDisinherit+0xd8>)
 8022b8e:	441a      	add	r2, r3
 8022b90:	693b      	ldr	r3, [r7, #16]
 8022b92:	3304      	adds	r3, #4
 8022b94:	4619      	mov	r1, r3
 8022b96:	4610      	mov	r0, r2
 8022b98:	f7fd fe35 	bl	8020806 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8022b9c:	2301      	movs	r3, #1
 8022b9e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8022ba0:	697b      	ldr	r3, [r7, #20]
	}
 8022ba2:	4618      	mov	r0, r3
 8022ba4:	3718      	adds	r7, #24
 8022ba6:	46bd      	mov	sp, r7
 8022ba8:	bd80      	pop	{r7, pc}
 8022baa:	bf00      	nop
 8022bac:	2400e10c 	.word	0x2400e10c
 8022bb0:	2400e5e8 	.word	0x2400e5e8
 8022bb4:	2400e110 	.word	0x2400e110

08022bb8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8022bb8:	b580      	push	{r7, lr}
 8022bba:	b088      	sub	sp, #32
 8022bbc:	af00      	add	r7, sp, #0
 8022bbe:	6078      	str	r0, [r7, #4]
 8022bc0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8022bc2:	687b      	ldr	r3, [r7, #4]
 8022bc4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8022bc6:	2301      	movs	r3, #1
 8022bc8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8022bca:	687b      	ldr	r3, [r7, #4]
 8022bcc:	2b00      	cmp	r3, #0
 8022bce:	d06a      	beq.n	8022ca6 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8022bd0:	69bb      	ldr	r3, [r7, #24]
 8022bd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8022bd4:	2b00      	cmp	r3, #0
 8022bd6:	d10a      	bne.n	8022bee <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8022bd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8022bdc:	f383 8811 	msr	BASEPRI, r3
 8022be0:	f3bf 8f6f 	isb	sy
 8022be4:	f3bf 8f4f 	dsb	sy
 8022be8:	60fb      	str	r3, [r7, #12]
}
 8022bea:	bf00      	nop
 8022bec:	e7fe      	b.n	8022bec <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8022bee:	69bb      	ldr	r3, [r7, #24]
 8022bf0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8022bf2:	683a      	ldr	r2, [r7, #0]
 8022bf4:	429a      	cmp	r2, r3
 8022bf6:	d902      	bls.n	8022bfe <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8022bf8:	683b      	ldr	r3, [r7, #0]
 8022bfa:	61fb      	str	r3, [r7, #28]
 8022bfc:	e002      	b.n	8022c04 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8022bfe:	69bb      	ldr	r3, [r7, #24]
 8022c00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8022c02:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8022c04:	69bb      	ldr	r3, [r7, #24]
 8022c06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8022c08:	69fa      	ldr	r2, [r7, #28]
 8022c0a:	429a      	cmp	r2, r3
 8022c0c:	d04b      	beq.n	8022ca6 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8022c0e:	69bb      	ldr	r3, [r7, #24]
 8022c10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8022c12:	697a      	ldr	r2, [r7, #20]
 8022c14:	429a      	cmp	r2, r3
 8022c16:	d146      	bne.n	8022ca6 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8022c18:	4b25      	ldr	r3, [pc, #148]	; (8022cb0 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8022c1a:	681b      	ldr	r3, [r3, #0]
 8022c1c:	69ba      	ldr	r2, [r7, #24]
 8022c1e:	429a      	cmp	r2, r3
 8022c20:	d10a      	bne.n	8022c38 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8022c22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8022c26:	f383 8811 	msr	BASEPRI, r3
 8022c2a:	f3bf 8f6f 	isb	sy
 8022c2e:	f3bf 8f4f 	dsb	sy
 8022c32:	60bb      	str	r3, [r7, #8]
}
 8022c34:	bf00      	nop
 8022c36:	e7fe      	b.n	8022c36 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8022c38:	69bb      	ldr	r3, [r7, #24]
 8022c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8022c3c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8022c3e:	69bb      	ldr	r3, [r7, #24]
 8022c40:	69fa      	ldr	r2, [r7, #28]
 8022c42:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8022c44:	69bb      	ldr	r3, [r7, #24]
 8022c46:	699b      	ldr	r3, [r3, #24]
 8022c48:	2b00      	cmp	r3, #0
 8022c4a:	db04      	blt.n	8022c56 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8022c4c:	69fb      	ldr	r3, [r7, #28]
 8022c4e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8022c52:	69bb      	ldr	r3, [r7, #24]
 8022c54:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8022c56:	69bb      	ldr	r3, [r7, #24]
 8022c58:	6959      	ldr	r1, [r3, #20]
 8022c5a:	693a      	ldr	r2, [r7, #16]
 8022c5c:	4613      	mov	r3, r2
 8022c5e:	009b      	lsls	r3, r3, #2
 8022c60:	4413      	add	r3, r2
 8022c62:	009b      	lsls	r3, r3, #2
 8022c64:	4a13      	ldr	r2, [pc, #76]	; (8022cb4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8022c66:	4413      	add	r3, r2
 8022c68:	4299      	cmp	r1, r3
 8022c6a:	d11c      	bne.n	8022ca6 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8022c6c:	69bb      	ldr	r3, [r7, #24]
 8022c6e:	3304      	adds	r3, #4
 8022c70:	4618      	mov	r0, r3
 8022c72:	f7fd fe25 	bl	80208c0 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8022c76:	69bb      	ldr	r3, [r7, #24]
 8022c78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8022c7a:	4b0f      	ldr	r3, [pc, #60]	; (8022cb8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8022c7c:	681b      	ldr	r3, [r3, #0]
 8022c7e:	429a      	cmp	r2, r3
 8022c80:	d903      	bls.n	8022c8a <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8022c82:	69bb      	ldr	r3, [r7, #24]
 8022c84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8022c86:	4a0c      	ldr	r2, [pc, #48]	; (8022cb8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8022c88:	6013      	str	r3, [r2, #0]
 8022c8a:	69bb      	ldr	r3, [r7, #24]
 8022c8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8022c8e:	4613      	mov	r3, r2
 8022c90:	009b      	lsls	r3, r3, #2
 8022c92:	4413      	add	r3, r2
 8022c94:	009b      	lsls	r3, r3, #2
 8022c96:	4a07      	ldr	r2, [pc, #28]	; (8022cb4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8022c98:	441a      	add	r2, r3
 8022c9a:	69bb      	ldr	r3, [r7, #24]
 8022c9c:	3304      	adds	r3, #4
 8022c9e:	4619      	mov	r1, r3
 8022ca0:	4610      	mov	r0, r2
 8022ca2:	f7fd fdb0 	bl	8020806 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8022ca6:	bf00      	nop
 8022ca8:	3720      	adds	r7, #32
 8022caa:	46bd      	mov	sp, r7
 8022cac:	bd80      	pop	{r7, pc}
 8022cae:	bf00      	nop
 8022cb0:	2400e10c 	.word	0x2400e10c
 8022cb4:	2400e110 	.word	0x2400e110
 8022cb8:	2400e5e8 	.word	0x2400e5e8

08022cbc <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8022cbc:	b480      	push	{r7}
 8022cbe:	b083      	sub	sp, #12
 8022cc0:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8022cc2:	4b09      	ldr	r3, [pc, #36]	; (8022ce8 <uxTaskResetEventItemValue+0x2c>)
 8022cc4:	681b      	ldr	r3, [r3, #0]
 8022cc6:	699b      	ldr	r3, [r3, #24]
 8022cc8:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8022cca:	4b07      	ldr	r3, [pc, #28]	; (8022ce8 <uxTaskResetEventItemValue+0x2c>)
 8022ccc:	681b      	ldr	r3, [r3, #0]
 8022cce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8022cd0:	4b05      	ldr	r3, [pc, #20]	; (8022ce8 <uxTaskResetEventItemValue+0x2c>)
 8022cd2:	681b      	ldr	r3, [r3, #0]
 8022cd4:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 8022cd8:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8022cda:	687b      	ldr	r3, [r7, #4]
}
 8022cdc:	4618      	mov	r0, r3
 8022cde:	370c      	adds	r7, #12
 8022ce0:	46bd      	mov	sp, r7
 8022ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022ce6:	4770      	bx	lr
 8022ce8:	2400e10c 	.word	0x2400e10c

08022cec <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8022cec:	b480      	push	{r7}
 8022cee:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8022cf0:	4b07      	ldr	r3, [pc, #28]	; (8022d10 <pvTaskIncrementMutexHeldCount+0x24>)
 8022cf2:	681b      	ldr	r3, [r3, #0]
 8022cf4:	2b00      	cmp	r3, #0
 8022cf6:	d004      	beq.n	8022d02 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8022cf8:	4b05      	ldr	r3, [pc, #20]	; (8022d10 <pvTaskIncrementMutexHeldCount+0x24>)
 8022cfa:	681b      	ldr	r3, [r3, #0]
 8022cfc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8022cfe:	3201      	adds	r2, #1
 8022d00:	655a      	str	r2, [r3, #84]	; 0x54
		}

		return pxCurrentTCB;
 8022d02:	4b03      	ldr	r3, [pc, #12]	; (8022d10 <pvTaskIncrementMutexHeldCount+0x24>)
 8022d04:	681b      	ldr	r3, [r3, #0]
	}
 8022d06:	4618      	mov	r0, r3
 8022d08:	46bd      	mov	sp, r7
 8022d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022d0e:	4770      	bx	lr
 8022d10:	2400e10c 	.word	0x2400e10c

08022d14 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8022d14:	b580      	push	{r7, lr}
 8022d16:	b084      	sub	sp, #16
 8022d18:	af00      	add	r7, sp, #0
 8022d1a:	6078      	str	r0, [r7, #4]
 8022d1c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8022d1e:	4b21      	ldr	r3, [pc, #132]	; (8022da4 <prvAddCurrentTaskToDelayedList+0x90>)
 8022d20:	681b      	ldr	r3, [r3, #0]
 8022d22:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8022d24:	4b20      	ldr	r3, [pc, #128]	; (8022da8 <prvAddCurrentTaskToDelayedList+0x94>)
 8022d26:	681b      	ldr	r3, [r3, #0]
 8022d28:	3304      	adds	r3, #4
 8022d2a:	4618      	mov	r0, r3
 8022d2c:	f7fd fdc8 	bl	80208c0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8022d30:	687b      	ldr	r3, [r7, #4]
 8022d32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8022d36:	d10a      	bne.n	8022d4e <prvAddCurrentTaskToDelayedList+0x3a>
 8022d38:	683b      	ldr	r3, [r7, #0]
 8022d3a:	2b00      	cmp	r3, #0
 8022d3c:	d007      	beq.n	8022d4e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8022d3e:	4b1a      	ldr	r3, [pc, #104]	; (8022da8 <prvAddCurrentTaskToDelayedList+0x94>)
 8022d40:	681b      	ldr	r3, [r3, #0]
 8022d42:	3304      	adds	r3, #4
 8022d44:	4619      	mov	r1, r3
 8022d46:	4819      	ldr	r0, [pc, #100]	; (8022dac <prvAddCurrentTaskToDelayedList+0x98>)
 8022d48:	f7fd fd5d 	bl	8020806 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8022d4c:	e026      	b.n	8022d9c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8022d4e:	68fa      	ldr	r2, [r7, #12]
 8022d50:	687b      	ldr	r3, [r7, #4]
 8022d52:	4413      	add	r3, r2
 8022d54:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8022d56:	4b14      	ldr	r3, [pc, #80]	; (8022da8 <prvAddCurrentTaskToDelayedList+0x94>)
 8022d58:	681b      	ldr	r3, [r3, #0]
 8022d5a:	68ba      	ldr	r2, [r7, #8]
 8022d5c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8022d5e:	68ba      	ldr	r2, [r7, #8]
 8022d60:	68fb      	ldr	r3, [r7, #12]
 8022d62:	429a      	cmp	r2, r3
 8022d64:	d209      	bcs.n	8022d7a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8022d66:	4b12      	ldr	r3, [pc, #72]	; (8022db0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8022d68:	681a      	ldr	r2, [r3, #0]
 8022d6a:	4b0f      	ldr	r3, [pc, #60]	; (8022da8 <prvAddCurrentTaskToDelayedList+0x94>)
 8022d6c:	681b      	ldr	r3, [r3, #0]
 8022d6e:	3304      	adds	r3, #4
 8022d70:	4619      	mov	r1, r3
 8022d72:	4610      	mov	r0, r2
 8022d74:	f7fd fd6b 	bl	802084e <vListInsert>
}
 8022d78:	e010      	b.n	8022d9c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8022d7a:	4b0e      	ldr	r3, [pc, #56]	; (8022db4 <prvAddCurrentTaskToDelayedList+0xa0>)
 8022d7c:	681a      	ldr	r2, [r3, #0]
 8022d7e:	4b0a      	ldr	r3, [pc, #40]	; (8022da8 <prvAddCurrentTaskToDelayedList+0x94>)
 8022d80:	681b      	ldr	r3, [r3, #0]
 8022d82:	3304      	adds	r3, #4
 8022d84:	4619      	mov	r1, r3
 8022d86:	4610      	mov	r0, r2
 8022d88:	f7fd fd61 	bl	802084e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8022d8c:	4b0a      	ldr	r3, [pc, #40]	; (8022db8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8022d8e:	681b      	ldr	r3, [r3, #0]
 8022d90:	68ba      	ldr	r2, [r7, #8]
 8022d92:	429a      	cmp	r2, r3
 8022d94:	d202      	bcs.n	8022d9c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8022d96:	4a08      	ldr	r2, [pc, #32]	; (8022db8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8022d98:	68bb      	ldr	r3, [r7, #8]
 8022d9a:	6013      	str	r3, [r2, #0]
}
 8022d9c:	bf00      	nop
 8022d9e:	3710      	adds	r7, #16
 8022da0:	46bd      	mov	sp, r7
 8022da2:	bd80      	pop	{r7, pc}
 8022da4:	2400e5e4 	.word	0x2400e5e4
 8022da8:	2400e10c 	.word	0x2400e10c
 8022dac:	2400e5cc 	.word	0x2400e5cc
 8022db0:	2400e59c 	.word	0x2400e59c
 8022db4:	2400e598 	.word	0x2400e598
 8022db8:	2400e600 	.word	0x2400e600

08022dbc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8022dbc:	b580      	push	{r7, lr}
 8022dbe:	b08a      	sub	sp, #40	; 0x28
 8022dc0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8022dc2:	2300      	movs	r3, #0
 8022dc4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8022dc6:	f000 fb07 	bl	80233d8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8022dca:	4b1c      	ldr	r3, [pc, #112]	; (8022e3c <xTimerCreateTimerTask+0x80>)
 8022dcc:	681b      	ldr	r3, [r3, #0]
 8022dce:	2b00      	cmp	r3, #0
 8022dd0:	d021      	beq.n	8022e16 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8022dd2:	2300      	movs	r3, #0
 8022dd4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8022dd6:	2300      	movs	r3, #0
 8022dd8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8022dda:	1d3a      	adds	r2, r7, #4
 8022ddc:	f107 0108 	add.w	r1, r7, #8
 8022de0:	f107 030c 	add.w	r3, r7, #12
 8022de4:	4618      	mov	r0, r3
 8022de6:	f7fd fad9 	bl	802039c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8022dea:	6879      	ldr	r1, [r7, #4]
 8022dec:	68bb      	ldr	r3, [r7, #8]
 8022dee:	68fa      	ldr	r2, [r7, #12]
 8022df0:	9202      	str	r2, [sp, #8]
 8022df2:	9301      	str	r3, [sp, #4]
 8022df4:	2302      	movs	r3, #2
 8022df6:	9300      	str	r3, [sp, #0]
 8022df8:	2300      	movs	r3, #0
 8022dfa:	460a      	mov	r2, r1
 8022dfc:	4910      	ldr	r1, [pc, #64]	; (8022e40 <xTimerCreateTimerTask+0x84>)
 8022dfe:	4811      	ldr	r0, [pc, #68]	; (8022e44 <xTimerCreateTimerTask+0x88>)
 8022e00:	f7fe fe4c 	bl	8021a9c <xTaskCreateStatic>
 8022e04:	4603      	mov	r3, r0
 8022e06:	4a10      	ldr	r2, [pc, #64]	; (8022e48 <xTimerCreateTimerTask+0x8c>)
 8022e08:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8022e0a:	4b0f      	ldr	r3, [pc, #60]	; (8022e48 <xTimerCreateTimerTask+0x8c>)
 8022e0c:	681b      	ldr	r3, [r3, #0]
 8022e0e:	2b00      	cmp	r3, #0
 8022e10:	d001      	beq.n	8022e16 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8022e12:	2301      	movs	r3, #1
 8022e14:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8022e16:	697b      	ldr	r3, [r7, #20]
 8022e18:	2b00      	cmp	r3, #0
 8022e1a:	d10a      	bne.n	8022e32 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8022e1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8022e20:	f383 8811 	msr	BASEPRI, r3
 8022e24:	f3bf 8f6f 	isb	sy
 8022e28:	f3bf 8f4f 	dsb	sy
 8022e2c:	613b      	str	r3, [r7, #16]
}
 8022e2e:	bf00      	nop
 8022e30:	e7fe      	b.n	8022e30 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8022e32:	697b      	ldr	r3, [r7, #20]
}
 8022e34:	4618      	mov	r0, r3
 8022e36:	3718      	adds	r7, #24
 8022e38:	46bd      	mov	sp, r7
 8022e3a:	bd80      	pop	{r7, pc}
 8022e3c:	2400e63c 	.word	0x2400e63c
 8022e40:	0802c264 	.word	0x0802c264
 8022e44:	08022f81 	.word	0x08022f81
 8022e48:	2400e640 	.word	0x2400e640

08022e4c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8022e4c:	b580      	push	{r7, lr}
 8022e4e:	b08a      	sub	sp, #40	; 0x28
 8022e50:	af00      	add	r7, sp, #0
 8022e52:	60f8      	str	r0, [r7, #12]
 8022e54:	60b9      	str	r1, [r7, #8]
 8022e56:	607a      	str	r2, [r7, #4]
 8022e58:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8022e5a:	2300      	movs	r3, #0
 8022e5c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8022e5e:	68fb      	ldr	r3, [r7, #12]
 8022e60:	2b00      	cmp	r3, #0
 8022e62:	d10a      	bne.n	8022e7a <xTimerGenericCommand+0x2e>
	__asm volatile
 8022e64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8022e68:	f383 8811 	msr	BASEPRI, r3
 8022e6c:	f3bf 8f6f 	isb	sy
 8022e70:	f3bf 8f4f 	dsb	sy
 8022e74:	623b      	str	r3, [r7, #32]
}
 8022e76:	bf00      	nop
 8022e78:	e7fe      	b.n	8022e78 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8022e7a:	4b1a      	ldr	r3, [pc, #104]	; (8022ee4 <xTimerGenericCommand+0x98>)
 8022e7c:	681b      	ldr	r3, [r3, #0]
 8022e7e:	2b00      	cmp	r3, #0
 8022e80:	d02a      	beq.n	8022ed8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8022e82:	68bb      	ldr	r3, [r7, #8]
 8022e84:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8022e86:	687b      	ldr	r3, [r7, #4]
 8022e88:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8022e8a:	68fb      	ldr	r3, [r7, #12]
 8022e8c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8022e8e:	68bb      	ldr	r3, [r7, #8]
 8022e90:	2b05      	cmp	r3, #5
 8022e92:	dc18      	bgt.n	8022ec6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8022e94:	f7ff fd9c 	bl	80229d0 <xTaskGetSchedulerState>
 8022e98:	4603      	mov	r3, r0
 8022e9a:	2b02      	cmp	r3, #2
 8022e9c:	d109      	bne.n	8022eb2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8022e9e:	4b11      	ldr	r3, [pc, #68]	; (8022ee4 <xTimerGenericCommand+0x98>)
 8022ea0:	6818      	ldr	r0, [r3, #0]
 8022ea2:	f107 0110 	add.w	r1, r7, #16
 8022ea6:	2300      	movs	r3, #0
 8022ea8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8022eaa:	f7fd ff91 	bl	8020dd0 <xQueueGenericSend>
 8022eae:	6278      	str	r0, [r7, #36]	; 0x24
 8022eb0:	e012      	b.n	8022ed8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8022eb2:	4b0c      	ldr	r3, [pc, #48]	; (8022ee4 <xTimerGenericCommand+0x98>)
 8022eb4:	6818      	ldr	r0, [r3, #0]
 8022eb6:	f107 0110 	add.w	r1, r7, #16
 8022eba:	2300      	movs	r3, #0
 8022ebc:	2200      	movs	r2, #0
 8022ebe:	f7fd ff87 	bl	8020dd0 <xQueueGenericSend>
 8022ec2:	6278      	str	r0, [r7, #36]	; 0x24
 8022ec4:	e008      	b.n	8022ed8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8022ec6:	4b07      	ldr	r3, [pc, #28]	; (8022ee4 <xTimerGenericCommand+0x98>)
 8022ec8:	6818      	ldr	r0, [r3, #0]
 8022eca:	f107 0110 	add.w	r1, r7, #16
 8022ece:	2300      	movs	r3, #0
 8022ed0:	683a      	ldr	r2, [r7, #0]
 8022ed2:	f7fe f87b 	bl	8020fcc <xQueueGenericSendFromISR>
 8022ed6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8022ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8022eda:	4618      	mov	r0, r3
 8022edc:	3728      	adds	r7, #40	; 0x28
 8022ede:	46bd      	mov	sp, r7
 8022ee0:	bd80      	pop	{r7, pc}
 8022ee2:	bf00      	nop
 8022ee4:	2400e63c 	.word	0x2400e63c

08022ee8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8022ee8:	b580      	push	{r7, lr}
 8022eea:	b088      	sub	sp, #32
 8022eec:	af02      	add	r7, sp, #8
 8022eee:	6078      	str	r0, [r7, #4]
 8022ef0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8022ef2:	4b22      	ldr	r3, [pc, #136]	; (8022f7c <prvProcessExpiredTimer+0x94>)
 8022ef4:	681b      	ldr	r3, [r3, #0]
 8022ef6:	68db      	ldr	r3, [r3, #12]
 8022ef8:	68db      	ldr	r3, [r3, #12]
 8022efa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8022efc:	697b      	ldr	r3, [r7, #20]
 8022efe:	3304      	adds	r3, #4
 8022f00:	4618      	mov	r0, r3
 8022f02:	f7fd fcdd 	bl	80208c0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8022f06:	697b      	ldr	r3, [r7, #20]
 8022f08:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8022f0c:	f003 0304 	and.w	r3, r3, #4
 8022f10:	2b00      	cmp	r3, #0
 8022f12:	d022      	beq.n	8022f5a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8022f14:	697b      	ldr	r3, [r7, #20]
 8022f16:	699a      	ldr	r2, [r3, #24]
 8022f18:	687b      	ldr	r3, [r7, #4]
 8022f1a:	18d1      	adds	r1, r2, r3
 8022f1c:	687b      	ldr	r3, [r7, #4]
 8022f1e:	683a      	ldr	r2, [r7, #0]
 8022f20:	6978      	ldr	r0, [r7, #20]
 8022f22:	f000 f8d1 	bl	80230c8 <prvInsertTimerInActiveList>
 8022f26:	4603      	mov	r3, r0
 8022f28:	2b00      	cmp	r3, #0
 8022f2a:	d01f      	beq.n	8022f6c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8022f2c:	2300      	movs	r3, #0
 8022f2e:	9300      	str	r3, [sp, #0]
 8022f30:	2300      	movs	r3, #0
 8022f32:	687a      	ldr	r2, [r7, #4]
 8022f34:	2100      	movs	r1, #0
 8022f36:	6978      	ldr	r0, [r7, #20]
 8022f38:	f7ff ff88 	bl	8022e4c <xTimerGenericCommand>
 8022f3c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8022f3e:	693b      	ldr	r3, [r7, #16]
 8022f40:	2b00      	cmp	r3, #0
 8022f42:	d113      	bne.n	8022f6c <prvProcessExpiredTimer+0x84>
	__asm volatile
 8022f44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8022f48:	f383 8811 	msr	BASEPRI, r3
 8022f4c:	f3bf 8f6f 	isb	sy
 8022f50:	f3bf 8f4f 	dsb	sy
 8022f54:	60fb      	str	r3, [r7, #12]
}
 8022f56:	bf00      	nop
 8022f58:	e7fe      	b.n	8022f58 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8022f5a:	697b      	ldr	r3, [r7, #20]
 8022f5c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8022f60:	f023 0301 	bic.w	r3, r3, #1
 8022f64:	b2da      	uxtb	r2, r3
 8022f66:	697b      	ldr	r3, [r7, #20]
 8022f68:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8022f6c:	697b      	ldr	r3, [r7, #20]
 8022f6e:	6a1b      	ldr	r3, [r3, #32]
 8022f70:	6978      	ldr	r0, [r7, #20]
 8022f72:	4798      	blx	r3
}
 8022f74:	bf00      	nop
 8022f76:	3718      	adds	r7, #24
 8022f78:	46bd      	mov	sp, r7
 8022f7a:	bd80      	pop	{r7, pc}
 8022f7c:	2400e634 	.word	0x2400e634

08022f80 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8022f80:	b580      	push	{r7, lr}
 8022f82:	b084      	sub	sp, #16
 8022f84:	af00      	add	r7, sp, #0
 8022f86:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8022f88:	f107 0308 	add.w	r3, r7, #8
 8022f8c:	4618      	mov	r0, r3
 8022f8e:	f000 f857 	bl	8023040 <prvGetNextExpireTime>
 8022f92:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8022f94:	68bb      	ldr	r3, [r7, #8]
 8022f96:	4619      	mov	r1, r3
 8022f98:	68f8      	ldr	r0, [r7, #12]
 8022f9a:	f000 f803 	bl	8022fa4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8022f9e:	f000 f8d5 	bl	802314c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8022fa2:	e7f1      	b.n	8022f88 <prvTimerTask+0x8>

08022fa4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8022fa4:	b580      	push	{r7, lr}
 8022fa6:	b084      	sub	sp, #16
 8022fa8:	af00      	add	r7, sp, #0
 8022faa:	6078      	str	r0, [r7, #4]
 8022fac:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8022fae:	f7ff f84f 	bl	8022050 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8022fb2:	f107 0308 	add.w	r3, r7, #8
 8022fb6:	4618      	mov	r0, r3
 8022fb8:	f000 f866 	bl	8023088 <prvSampleTimeNow>
 8022fbc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8022fbe:	68bb      	ldr	r3, [r7, #8]
 8022fc0:	2b00      	cmp	r3, #0
 8022fc2:	d130      	bne.n	8023026 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8022fc4:	683b      	ldr	r3, [r7, #0]
 8022fc6:	2b00      	cmp	r3, #0
 8022fc8:	d10a      	bne.n	8022fe0 <prvProcessTimerOrBlockTask+0x3c>
 8022fca:	687a      	ldr	r2, [r7, #4]
 8022fcc:	68fb      	ldr	r3, [r7, #12]
 8022fce:	429a      	cmp	r2, r3
 8022fd0:	d806      	bhi.n	8022fe0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8022fd2:	f7ff f84b 	bl	802206c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8022fd6:	68f9      	ldr	r1, [r7, #12]
 8022fd8:	6878      	ldr	r0, [r7, #4]
 8022fda:	f7ff ff85 	bl	8022ee8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8022fde:	e024      	b.n	802302a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8022fe0:	683b      	ldr	r3, [r7, #0]
 8022fe2:	2b00      	cmp	r3, #0
 8022fe4:	d008      	beq.n	8022ff8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8022fe6:	4b13      	ldr	r3, [pc, #76]	; (8023034 <prvProcessTimerOrBlockTask+0x90>)
 8022fe8:	681b      	ldr	r3, [r3, #0]
 8022fea:	681b      	ldr	r3, [r3, #0]
 8022fec:	2b00      	cmp	r3, #0
 8022fee:	d101      	bne.n	8022ff4 <prvProcessTimerOrBlockTask+0x50>
 8022ff0:	2301      	movs	r3, #1
 8022ff2:	e000      	b.n	8022ff6 <prvProcessTimerOrBlockTask+0x52>
 8022ff4:	2300      	movs	r3, #0
 8022ff6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8022ff8:	4b0f      	ldr	r3, [pc, #60]	; (8023038 <prvProcessTimerOrBlockTask+0x94>)
 8022ffa:	6818      	ldr	r0, [r3, #0]
 8022ffc:	687a      	ldr	r2, [r7, #4]
 8022ffe:	68fb      	ldr	r3, [r7, #12]
 8023000:	1ad3      	subs	r3, r2, r3
 8023002:	683a      	ldr	r2, [r7, #0]
 8023004:	4619      	mov	r1, r3
 8023006:	f7fe fd15 	bl	8021a34 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 802300a:	f7ff f82f 	bl	802206c <xTaskResumeAll>
 802300e:	4603      	mov	r3, r0
 8023010:	2b00      	cmp	r3, #0
 8023012:	d10a      	bne.n	802302a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8023014:	4b09      	ldr	r3, [pc, #36]	; (802303c <prvProcessTimerOrBlockTask+0x98>)
 8023016:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 802301a:	601a      	str	r2, [r3, #0]
 802301c:	f3bf 8f4f 	dsb	sy
 8023020:	f3bf 8f6f 	isb	sy
}
 8023024:	e001      	b.n	802302a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8023026:	f7ff f821 	bl	802206c <xTaskResumeAll>
}
 802302a:	bf00      	nop
 802302c:	3710      	adds	r7, #16
 802302e:	46bd      	mov	sp, r7
 8023030:	bd80      	pop	{r7, pc}
 8023032:	bf00      	nop
 8023034:	2400e638 	.word	0x2400e638
 8023038:	2400e63c 	.word	0x2400e63c
 802303c:	e000ed04 	.word	0xe000ed04

08023040 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8023040:	b480      	push	{r7}
 8023042:	b085      	sub	sp, #20
 8023044:	af00      	add	r7, sp, #0
 8023046:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8023048:	4b0e      	ldr	r3, [pc, #56]	; (8023084 <prvGetNextExpireTime+0x44>)
 802304a:	681b      	ldr	r3, [r3, #0]
 802304c:	681b      	ldr	r3, [r3, #0]
 802304e:	2b00      	cmp	r3, #0
 8023050:	d101      	bne.n	8023056 <prvGetNextExpireTime+0x16>
 8023052:	2201      	movs	r2, #1
 8023054:	e000      	b.n	8023058 <prvGetNextExpireTime+0x18>
 8023056:	2200      	movs	r2, #0
 8023058:	687b      	ldr	r3, [r7, #4]
 802305a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 802305c:	687b      	ldr	r3, [r7, #4]
 802305e:	681b      	ldr	r3, [r3, #0]
 8023060:	2b00      	cmp	r3, #0
 8023062:	d105      	bne.n	8023070 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8023064:	4b07      	ldr	r3, [pc, #28]	; (8023084 <prvGetNextExpireTime+0x44>)
 8023066:	681b      	ldr	r3, [r3, #0]
 8023068:	68db      	ldr	r3, [r3, #12]
 802306a:	681b      	ldr	r3, [r3, #0]
 802306c:	60fb      	str	r3, [r7, #12]
 802306e:	e001      	b.n	8023074 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8023070:	2300      	movs	r3, #0
 8023072:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8023074:	68fb      	ldr	r3, [r7, #12]
}
 8023076:	4618      	mov	r0, r3
 8023078:	3714      	adds	r7, #20
 802307a:	46bd      	mov	sp, r7
 802307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023080:	4770      	bx	lr
 8023082:	bf00      	nop
 8023084:	2400e634 	.word	0x2400e634

08023088 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8023088:	b580      	push	{r7, lr}
 802308a:	b084      	sub	sp, #16
 802308c:	af00      	add	r7, sp, #0
 802308e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8023090:	f7ff f88a 	bl	80221a8 <xTaskGetTickCount>
 8023094:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8023096:	4b0b      	ldr	r3, [pc, #44]	; (80230c4 <prvSampleTimeNow+0x3c>)
 8023098:	681b      	ldr	r3, [r3, #0]
 802309a:	68fa      	ldr	r2, [r7, #12]
 802309c:	429a      	cmp	r2, r3
 802309e:	d205      	bcs.n	80230ac <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80230a0:	f000 f936 	bl	8023310 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80230a4:	687b      	ldr	r3, [r7, #4]
 80230a6:	2201      	movs	r2, #1
 80230a8:	601a      	str	r2, [r3, #0]
 80230aa:	e002      	b.n	80230b2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80230ac:	687b      	ldr	r3, [r7, #4]
 80230ae:	2200      	movs	r2, #0
 80230b0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80230b2:	4a04      	ldr	r2, [pc, #16]	; (80230c4 <prvSampleTimeNow+0x3c>)
 80230b4:	68fb      	ldr	r3, [r7, #12]
 80230b6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80230b8:	68fb      	ldr	r3, [r7, #12]
}
 80230ba:	4618      	mov	r0, r3
 80230bc:	3710      	adds	r7, #16
 80230be:	46bd      	mov	sp, r7
 80230c0:	bd80      	pop	{r7, pc}
 80230c2:	bf00      	nop
 80230c4:	2400e644 	.word	0x2400e644

080230c8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80230c8:	b580      	push	{r7, lr}
 80230ca:	b086      	sub	sp, #24
 80230cc:	af00      	add	r7, sp, #0
 80230ce:	60f8      	str	r0, [r7, #12]
 80230d0:	60b9      	str	r1, [r7, #8]
 80230d2:	607a      	str	r2, [r7, #4]
 80230d4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80230d6:	2300      	movs	r3, #0
 80230d8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80230da:	68fb      	ldr	r3, [r7, #12]
 80230dc:	68ba      	ldr	r2, [r7, #8]
 80230de:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80230e0:	68fb      	ldr	r3, [r7, #12]
 80230e2:	68fa      	ldr	r2, [r7, #12]
 80230e4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80230e6:	68ba      	ldr	r2, [r7, #8]
 80230e8:	687b      	ldr	r3, [r7, #4]
 80230ea:	429a      	cmp	r2, r3
 80230ec:	d812      	bhi.n	8023114 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80230ee:	687a      	ldr	r2, [r7, #4]
 80230f0:	683b      	ldr	r3, [r7, #0]
 80230f2:	1ad2      	subs	r2, r2, r3
 80230f4:	68fb      	ldr	r3, [r7, #12]
 80230f6:	699b      	ldr	r3, [r3, #24]
 80230f8:	429a      	cmp	r2, r3
 80230fa:	d302      	bcc.n	8023102 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80230fc:	2301      	movs	r3, #1
 80230fe:	617b      	str	r3, [r7, #20]
 8023100:	e01b      	b.n	802313a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8023102:	4b10      	ldr	r3, [pc, #64]	; (8023144 <prvInsertTimerInActiveList+0x7c>)
 8023104:	681a      	ldr	r2, [r3, #0]
 8023106:	68fb      	ldr	r3, [r7, #12]
 8023108:	3304      	adds	r3, #4
 802310a:	4619      	mov	r1, r3
 802310c:	4610      	mov	r0, r2
 802310e:	f7fd fb9e 	bl	802084e <vListInsert>
 8023112:	e012      	b.n	802313a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8023114:	687a      	ldr	r2, [r7, #4]
 8023116:	683b      	ldr	r3, [r7, #0]
 8023118:	429a      	cmp	r2, r3
 802311a:	d206      	bcs.n	802312a <prvInsertTimerInActiveList+0x62>
 802311c:	68ba      	ldr	r2, [r7, #8]
 802311e:	683b      	ldr	r3, [r7, #0]
 8023120:	429a      	cmp	r2, r3
 8023122:	d302      	bcc.n	802312a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8023124:	2301      	movs	r3, #1
 8023126:	617b      	str	r3, [r7, #20]
 8023128:	e007      	b.n	802313a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 802312a:	4b07      	ldr	r3, [pc, #28]	; (8023148 <prvInsertTimerInActiveList+0x80>)
 802312c:	681a      	ldr	r2, [r3, #0]
 802312e:	68fb      	ldr	r3, [r7, #12]
 8023130:	3304      	adds	r3, #4
 8023132:	4619      	mov	r1, r3
 8023134:	4610      	mov	r0, r2
 8023136:	f7fd fb8a 	bl	802084e <vListInsert>
		}
	}

	return xProcessTimerNow;
 802313a:	697b      	ldr	r3, [r7, #20]
}
 802313c:	4618      	mov	r0, r3
 802313e:	3718      	adds	r7, #24
 8023140:	46bd      	mov	sp, r7
 8023142:	bd80      	pop	{r7, pc}
 8023144:	2400e638 	.word	0x2400e638
 8023148:	2400e634 	.word	0x2400e634

0802314c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 802314c:	b580      	push	{r7, lr}
 802314e:	b08e      	sub	sp, #56	; 0x38
 8023150:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8023152:	e0ca      	b.n	80232ea <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8023154:	687b      	ldr	r3, [r7, #4]
 8023156:	2b00      	cmp	r3, #0
 8023158:	da18      	bge.n	802318c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 802315a:	1d3b      	adds	r3, r7, #4
 802315c:	3304      	adds	r3, #4
 802315e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8023160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8023162:	2b00      	cmp	r3, #0
 8023164:	d10a      	bne.n	802317c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8023166:	f04f 0350 	mov.w	r3, #80	; 0x50
 802316a:	f383 8811 	msr	BASEPRI, r3
 802316e:	f3bf 8f6f 	isb	sy
 8023172:	f3bf 8f4f 	dsb	sy
 8023176:	61fb      	str	r3, [r7, #28]
}
 8023178:	bf00      	nop
 802317a:	e7fe      	b.n	802317a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 802317c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802317e:	681b      	ldr	r3, [r3, #0]
 8023180:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8023182:	6850      	ldr	r0, [r2, #4]
 8023184:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8023186:	6892      	ldr	r2, [r2, #8]
 8023188:	4611      	mov	r1, r2
 802318a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 802318c:	687b      	ldr	r3, [r7, #4]
 802318e:	2b00      	cmp	r3, #0
 8023190:	f2c0 80ab 	blt.w	80232ea <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8023194:	68fb      	ldr	r3, [r7, #12]
 8023196:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8023198:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802319a:	695b      	ldr	r3, [r3, #20]
 802319c:	2b00      	cmp	r3, #0
 802319e:	d004      	beq.n	80231aa <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80231a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80231a2:	3304      	adds	r3, #4
 80231a4:	4618      	mov	r0, r3
 80231a6:	f7fd fb8b 	bl	80208c0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80231aa:	463b      	mov	r3, r7
 80231ac:	4618      	mov	r0, r3
 80231ae:	f7ff ff6b 	bl	8023088 <prvSampleTimeNow>
 80231b2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80231b4:	687b      	ldr	r3, [r7, #4]
 80231b6:	2b09      	cmp	r3, #9
 80231b8:	f200 8096 	bhi.w	80232e8 <prvProcessReceivedCommands+0x19c>
 80231bc:	a201      	add	r2, pc, #4	; (adr r2, 80231c4 <prvProcessReceivedCommands+0x78>)
 80231be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80231c2:	bf00      	nop
 80231c4:	080231ed 	.word	0x080231ed
 80231c8:	080231ed 	.word	0x080231ed
 80231cc:	080231ed 	.word	0x080231ed
 80231d0:	08023261 	.word	0x08023261
 80231d4:	08023275 	.word	0x08023275
 80231d8:	080232bf 	.word	0x080232bf
 80231dc:	080231ed 	.word	0x080231ed
 80231e0:	080231ed 	.word	0x080231ed
 80231e4:	08023261 	.word	0x08023261
 80231e8:	08023275 	.word	0x08023275
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80231ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80231ee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80231f2:	f043 0301 	orr.w	r3, r3, #1
 80231f6:	b2da      	uxtb	r2, r3
 80231f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80231fa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80231fe:	68ba      	ldr	r2, [r7, #8]
 8023200:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8023202:	699b      	ldr	r3, [r3, #24]
 8023204:	18d1      	adds	r1, r2, r3
 8023206:	68bb      	ldr	r3, [r7, #8]
 8023208:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802320a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 802320c:	f7ff ff5c 	bl	80230c8 <prvInsertTimerInActiveList>
 8023210:	4603      	mov	r3, r0
 8023212:	2b00      	cmp	r3, #0
 8023214:	d069      	beq.n	80232ea <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8023216:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8023218:	6a1b      	ldr	r3, [r3, #32]
 802321a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 802321c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 802321e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8023220:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8023224:	f003 0304 	and.w	r3, r3, #4
 8023228:	2b00      	cmp	r3, #0
 802322a:	d05e      	beq.n	80232ea <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 802322c:	68ba      	ldr	r2, [r7, #8]
 802322e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8023230:	699b      	ldr	r3, [r3, #24]
 8023232:	441a      	add	r2, r3
 8023234:	2300      	movs	r3, #0
 8023236:	9300      	str	r3, [sp, #0]
 8023238:	2300      	movs	r3, #0
 802323a:	2100      	movs	r1, #0
 802323c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 802323e:	f7ff fe05 	bl	8022e4c <xTimerGenericCommand>
 8023242:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8023244:	6a3b      	ldr	r3, [r7, #32]
 8023246:	2b00      	cmp	r3, #0
 8023248:	d14f      	bne.n	80232ea <prvProcessReceivedCommands+0x19e>
	__asm volatile
 802324a:	f04f 0350 	mov.w	r3, #80	; 0x50
 802324e:	f383 8811 	msr	BASEPRI, r3
 8023252:	f3bf 8f6f 	isb	sy
 8023256:	f3bf 8f4f 	dsb	sy
 802325a:	61bb      	str	r3, [r7, #24]
}
 802325c:	bf00      	nop
 802325e:	e7fe      	b.n	802325e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8023260:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8023262:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8023266:	f023 0301 	bic.w	r3, r3, #1
 802326a:	b2da      	uxtb	r2, r3
 802326c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802326e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8023272:	e03a      	b.n	80232ea <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8023274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8023276:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 802327a:	f043 0301 	orr.w	r3, r3, #1
 802327e:	b2da      	uxtb	r2, r3
 8023280:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8023282:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8023286:	68ba      	ldr	r2, [r7, #8]
 8023288:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802328a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 802328c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802328e:	699b      	ldr	r3, [r3, #24]
 8023290:	2b00      	cmp	r3, #0
 8023292:	d10a      	bne.n	80232aa <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8023294:	f04f 0350 	mov.w	r3, #80	; 0x50
 8023298:	f383 8811 	msr	BASEPRI, r3
 802329c:	f3bf 8f6f 	isb	sy
 80232a0:	f3bf 8f4f 	dsb	sy
 80232a4:	617b      	str	r3, [r7, #20]
}
 80232a6:	bf00      	nop
 80232a8:	e7fe      	b.n	80232a8 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80232aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80232ac:	699a      	ldr	r2, [r3, #24]
 80232ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80232b0:	18d1      	adds	r1, r2, r3
 80232b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80232b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80232b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80232b8:	f7ff ff06 	bl	80230c8 <prvInsertTimerInActiveList>
					break;
 80232bc:	e015      	b.n	80232ea <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80232be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80232c0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80232c4:	f003 0302 	and.w	r3, r3, #2
 80232c8:	2b00      	cmp	r3, #0
 80232ca:	d103      	bne.n	80232d4 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80232cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80232ce:	f000 fc03 	bl	8023ad8 <vPortFree>
 80232d2:	e00a      	b.n	80232ea <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80232d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80232d6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80232da:	f023 0301 	bic.w	r3, r3, #1
 80232de:	b2da      	uxtb	r2, r3
 80232e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80232e2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80232e6:	e000      	b.n	80232ea <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 80232e8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80232ea:	4b08      	ldr	r3, [pc, #32]	; (802330c <prvProcessReceivedCommands+0x1c0>)
 80232ec:	681b      	ldr	r3, [r3, #0]
 80232ee:	1d39      	adds	r1, r7, #4
 80232f0:	2200      	movs	r2, #0
 80232f2:	4618      	mov	r0, r3
 80232f4:	f7fd ff92 	bl	802121c <xQueueReceive>
 80232f8:	4603      	mov	r3, r0
 80232fa:	2b00      	cmp	r3, #0
 80232fc:	f47f af2a 	bne.w	8023154 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8023300:	bf00      	nop
 8023302:	bf00      	nop
 8023304:	3730      	adds	r7, #48	; 0x30
 8023306:	46bd      	mov	sp, r7
 8023308:	bd80      	pop	{r7, pc}
 802330a:	bf00      	nop
 802330c:	2400e63c 	.word	0x2400e63c

08023310 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8023310:	b580      	push	{r7, lr}
 8023312:	b088      	sub	sp, #32
 8023314:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8023316:	e048      	b.n	80233aa <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8023318:	4b2d      	ldr	r3, [pc, #180]	; (80233d0 <prvSwitchTimerLists+0xc0>)
 802331a:	681b      	ldr	r3, [r3, #0]
 802331c:	68db      	ldr	r3, [r3, #12]
 802331e:	681b      	ldr	r3, [r3, #0]
 8023320:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8023322:	4b2b      	ldr	r3, [pc, #172]	; (80233d0 <prvSwitchTimerLists+0xc0>)
 8023324:	681b      	ldr	r3, [r3, #0]
 8023326:	68db      	ldr	r3, [r3, #12]
 8023328:	68db      	ldr	r3, [r3, #12]
 802332a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 802332c:	68fb      	ldr	r3, [r7, #12]
 802332e:	3304      	adds	r3, #4
 8023330:	4618      	mov	r0, r3
 8023332:	f7fd fac5 	bl	80208c0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8023336:	68fb      	ldr	r3, [r7, #12]
 8023338:	6a1b      	ldr	r3, [r3, #32]
 802333a:	68f8      	ldr	r0, [r7, #12]
 802333c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 802333e:	68fb      	ldr	r3, [r7, #12]
 8023340:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8023344:	f003 0304 	and.w	r3, r3, #4
 8023348:	2b00      	cmp	r3, #0
 802334a:	d02e      	beq.n	80233aa <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 802334c:	68fb      	ldr	r3, [r7, #12]
 802334e:	699b      	ldr	r3, [r3, #24]
 8023350:	693a      	ldr	r2, [r7, #16]
 8023352:	4413      	add	r3, r2
 8023354:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8023356:	68ba      	ldr	r2, [r7, #8]
 8023358:	693b      	ldr	r3, [r7, #16]
 802335a:	429a      	cmp	r2, r3
 802335c:	d90e      	bls.n	802337c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 802335e:	68fb      	ldr	r3, [r7, #12]
 8023360:	68ba      	ldr	r2, [r7, #8]
 8023362:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8023364:	68fb      	ldr	r3, [r7, #12]
 8023366:	68fa      	ldr	r2, [r7, #12]
 8023368:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 802336a:	4b19      	ldr	r3, [pc, #100]	; (80233d0 <prvSwitchTimerLists+0xc0>)
 802336c:	681a      	ldr	r2, [r3, #0]
 802336e:	68fb      	ldr	r3, [r7, #12]
 8023370:	3304      	adds	r3, #4
 8023372:	4619      	mov	r1, r3
 8023374:	4610      	mov	r0, r2
 8023376:	f7fd fa6a 	bl	802084e <vListInsert>
 802337a:	e016      	b.n	80233aa <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 802337c:	2300      	movs	r3, #0
 802337e:	9300      	str	r3, [sp, #0]
 8023380:	2300      	movs	r3, #0
 8023382:	693a      	ldr	r2, [r7, #16]
 8023384:	2100      	movs	r1, #0
 8023386:	68f8      	ldr	r0, [r7, #12]
 8023388:	f7ff fd60 	bl	8022e4c <xTimerGenericCommand>
 802338c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 802338e:	687b      	ldr	r3, [r7, #4]
 8023390:	2b00      	cmp	r3, #0
 8023392:	d10a      	bne.n	80233aa <prvSwitchTimerLists+0x9a>
	__asm volatile
 8023394:	f04f 0350 	mov.w	r3, #80	; 0x50
 8023398:	f383 8811 	msr	BASEPRI, r3
 802339c:	f3bf 8f6f 	isb	sy
 80233a0:	f3bf 8f4f 	dsb	sy
 80233a4:	603b      	str	r3, [r7, #0]
}
 80233a6:	bf00      	nop
 80233a8:	e7fe      	b.n	80233a8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80233aa:	4b09      	ldr	r3, [pc, #36]	; (80233d0 <prvSwitchTimerLists+0xc0>)
 80233ac:	681b      	ldr	r3, [r3, #0]
 80233ae:	681b      	ldr	r3, [r3, #0]
 80233b0:	2b00      	cmp	r3, #0
 80233b2:	d1b1      	bne.n	8023318 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80233b4:	4b06      	ldr	r3, [pc, #24]	; (80233d0 <prvSwitchTimerLists+0xc0>)
 80233b6:	681b      	ldr	r3, [r3, #0]
 80233b8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80233ba:	4b06      	ldr	r3, [pc, #24]	; (80233d4 <prvSwitchTimerLists+0xc4>)
 80233bc:	681b      	ldr	r3, [r3, #0]
 80233be:	4a04      	ldr	r2, [pc, #16]	; (80233d0 <prvSwitchTimerLists+0xc0>)
 80233c0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80233c2:	4a04      	ldr	r2, [pc, #16]	; (80233d4 <prvSwitchTimerLists+0xc4>)
 80233c4:	697b      	ldr	r3, [r7, #20]
 80233c6:	6013      	str	r3, [r2, #0]
}
 80233c8:	bf00      	nop
 80233ca:	3718      	adds	r7, #24
 80233cc:	46bd      	mov	sp, r7
 80233ce:	bd80      	pop	{r7, pc}
 80233d0:	2400e634 	.word	0x2400e634
 80233d4:	2400e638 	.word	0x2400e638

080233d8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80233d8:	b580      	push	{r7, lr}
 80233da:	b082      	sub	sp, #8
 80233dc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80233de:	f000 f989 	bl	80236f4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80233e2:	4b15      	ldr	r3, [pc, #84]	; (8023438 <prvCheckForValidListAndQueue+0x60>)
 80233e4:	681b      	ldr	r3, [r3, #0]
 80233e6:	2b00      	cmp	r3, #0
 80233e8:	d120      	bne.n	802342c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80233ea:	4814      	ldr	r0, [pc, #80]	; (802343c <prvCheckForValidListAndQueue+0x64>)
 80233ec:	f7fd f9de 	bl	80207ac <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80233f0:	4813      	ldr	r0, [pc, #76]	; (8023440 <prvCheckForValidListAndQueue+0x68>)
 80233f2:	f7fd f9db 	bl	80207ac <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80233f6:	4b13      	ldr	r3, [pc, #76]	; (8023444 <prvCheckForValidListAndQueue+0x6c>)
 80233f8:	4a10      	ldr	r2, [pc, #64]	; (802343c <prvCheckForValidListAndQueue+0x64>)
 80233fa:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80233fc:	4b12      	ldr	r3, [pc, #72]	; (8023448 <prvCheckForValidListAndQueue+0x70>)
 80233fe:	4a10      	ldr	r2, [pc, #64]	; (8023440 <prvCheckForValidListAndQueue+0x68>)
 8023400:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8023402:	2300      	movs	r3, #0
 8023404:	9300      	str	r3, [sp, #0]
 8023406:	4b11      	ldr	r3, [pc, #68]	; (802344c <prvCheckForValidListAndQueue+0x74>)
 8023408:	4a11      	ldr	r2, [pc, #68]	; (8023450 <prvCheckForValidListAndQueue+0x78>)
 802340a:	2110      	movs	r1, #16
 802340c:	200a      	movs	r0, #10
 802340e:	f7fd fae9 	bl	80209e4 <xQueueGenericCreateStatic>
 8023412:	4603      	mov	r3, r0
 8023414:	4a08      	ldr	r2, [pc, #32]	; (8023438 <prvCheckForValidListAndQueue+0x60>)
 8023416:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8023418:	4b07      	ldr	r3, [pc, #28]	; (8023438 <prvCheckForValidListAndQueue+0x60>)
 802341a:	681b      	ldr	r3, [r3, #0]
 802341c:	2b00      	cmp	r3, #0
 802341e:	d005      	beq.n	802342c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8023420:	4b05      	ldr	r3, [pc, #20]	; (8023438 <prvCheckForValidListAndQueue+0x60>)
 8023422:	681b      	ldr	r3, [r3, #0]
 8023424:	490b      	ldr	r1, [pc, #44]	; (8023454 <prvCheckForValidListAndQueue+0x7c>)
 8023426:	4618      	mov	r0, r3
 8023428:	f7fe fab0 	bl	802198c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 802342c:	f000 f992 	bl	8023754 <vPortExitCritical>
}
 8023430:	bf00      	nop
 8023432:	46bd      	mov	sp, r7
 8023434:	bd80      	pop	{r7, pc}
 8023436:	bf00      	nop
 8023438:	2400e63c 	.word	0x2400e63c
 802343c:	2400e60c 	.word	0x2400e60c
 8023440:	2400e620 	.word	0x2400e620
 8023444:	2400e634 	.word	0x2400e634
 8023448:	2400e638 	.word	0x2400e638
 802344c:	2400e6e8 	.word	0x2400e6e8
 8023450:	2400e648 	.word	0x2400e648
 8023454:	0802c26c 	.word	0x0802c26c

08023458 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8023458:	b580      	push	{r7, lr}
 802345a:	b08a      	sub	sp, #40	; 0x28
 802345c:	af00      	add	r7, sp, #0
 802345e:	60f8      	str	r0, [r7, #12]
 8023460:	60b9      	str	r1, [r7, #8]
 8023462:	607a      	str	r2, [r7, #4]
 8023464:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8023466:	f06f 0301 	mvn.w	r3, #1
 802346a:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 802346c:	68fb      	ldr	r3, [r7, #12]
 802346e:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8023470:	68bb      	ldr	r3, [r7, #8]
 8023472:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8023474:	687b      	ldr	r3, [r7, #4]
 8023476:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8023478:	4b06      	ldr	r3, [pc, #24]	; (8023494 <xTimerPendFunctionCallFromISR+0x3c>)
 802347a:	6818      	ldr	r0, [r3, #0]
 802347c:	f107 0114 	add.w	r1, r7, #20
 8023480:	2300      	movs	r3, #0
 8023482:	683a      	ldr	r2, [r7, #0]
 8023484:	f7fd fda2 	bl	8020fcc <xQueueGenericSendFromISR>
 8023488:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 802348a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 802348c:	4618      	mov	r0, r3
 802348e:	3728      	adds	r7, #40	; 0x28
 8023490:	46bd      	mov	sp, r7
 8023492:	bd80      	pop	{r7, pc}
 8023494:	2400e63c 	.word	0x2400e63c

08023498 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8023498:	b480      	push	{r7}
 802349a:	b085      	sub	sp, #20
 802349c:	af00      	add	r7, sp, #0
 802349e:	60f8      	str	r0, [r7, #12]
 80234a0:	60b9      	str	r1, [r7, #8]
 80234a2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80234a4:	68fb      	ldr	r3, [r7, #12]
 80234a6:	3b04      	subs	r3, #4
 80234a8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80234aa:	68fb      	ldr	r3, [r7, #12]
 80234ac:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80234b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80234b2:	68fb      	ldr	r3, [r7, #12]
 80234b4:	3b04      	subs	r3, #4
 80234b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80234b8:	68bb      	ldr	r3, [r7, #8]
 80234ba:	f023 0201 	bic.w	r2, r3, #1
 80234be:	68fb      	ldr	r3, [r7, #12]
 80234c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80234c2:	68fb      	ldr	r3, [r7, #12]
 80234c4:	3b04      	subs	r3, #4
 80234c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80234c8:	4a0c      	ldr	r2, [pc, #48]	; (80234fc <pxPortInitialiseStack+0x64>)
 80234ca:	68fb      	ldr	r3, [r7, #12]
 80234cc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80234ce:	68fb      	ldr	r3, [r7, #12]
 80234d0:	3b14      	subs	r3, #20
 80234d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80234d4:	687a      	ldr	r2, [r7, #4]
 80234d6:	68fb      	ldr	r3, [r7, #12]
 80234d8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80234da:	68fb      	ldr	r3, [r7, #12]
 80234dc:	3b04      	subs	r3, #4
 80234de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80234e0:	68fb      	ldr	r3, [r7, #12]
 80234e2:	f06f 0202 	mvn.w	r2, #2
 80234e6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80234e8:	68fb      	ldr	r3, [r7, #12]
 80234ea:	3b20      	subs	r3, #32
 80234ec:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80234ee:	68fb      	ldr	r3, [r7, #12]
}
 80234f0:	4618      	mov	r0, r3
 80234f2:	3714      	adds	r7, #20
 80234f4:	46bd      	mov	sp, r7
 80234f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80234fa:	4770      	bx	lr
 80234fc:	08023501 	.word	0x08023501

08023500 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8023500:	b480      	push	{r7}
 8023502:	b085      	sub	sp, #20
 8023504:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8023506:	2300      	movs	r3, #0
 8023508:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 802350a:	4b12      	ldr	r3, [pc, #72]	; (8023554 <prvTaskExitError+0x54>)
 802350c:	681b      	ldr	r3, [r3, #0]
 802350e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8023512:	d00a      	beq.n	802352a <prvTaskExitError+0x2a>
	__asm volatile
 8023514:	f04f 0350 	mov.w	r3, #80	; 0x50
 8023518:	f383 8811 	msr	BASEPRI, r3
 802351c:	f3bf 8f6f 	isb	sy
 8023520:	f3bf 8f4f 	dsb	sy
 8023524:	60fb      	str	r3, [r7, #12]
}
 8023526:	bf00      	nop
 8023528:	e7fe      	b.n	8023528 <prvTaskExitError+0x28>
	__asm volatile
 802352a:	f04f 0350 	mov.w	r3, #80	; 0x50
 802352e:	f383 8811 	msr	BASEPRI, r3
 8023532:	f3bf 8f6f 	isb	sy
 8023536:	f3bf 8f4f 	dsb	sy
 802353a:	60bb      	str	r3, [r7, #8]
}
 802353c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 802353e:	bf00      	nop
 8023540:	687b      	ldr	r3, [r7, #4]
 8023542:	2b00      	cmp	r3, #0
 8023544:	d0fc      	beq.n	8023540 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8023546:	bf00      	nop
 8023548:	bf00      	nop
 802354a:	3714      	adds	r7, #20
 802354c:	46bd      	mov	sp, r7
 802354e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023552:	4770      	bx	lr
 8023554:	240007dc 	.word	0x240007dc
	...

08023560 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8023560:	4b07      	ldr	r3, [pc, #28]	; (8023580 <pxCurrentTCBConst2>)
 8023562:	6819      	ldr	r1, [r3, #0]
 8023564:	6808      	ldr	r0, [r1, #0]
 8023566:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802356a:	f380 8809 	msr	PSP, r0
 802356e:	f3bf 8f6f 	isb	sy
 8023572:	f04f 0000 	mov.w	r0, #0
 8023576:	f380 8811 	msr	BASEPRI, r0
 802357a:	4770      	bx	lr
 802357c:	f3af 8000 	nop.w

08023580 <pxCurrentTCBConst2>:
 8023580:	2400e10c 	.word	0x2400e10c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8023584:	bf00      	nop
 8023586:	bf00      	nop

08023588 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8023588:	4808      	ldr	r0, [pc, #32]	; (80235ac <prvPortStartFirstTask+0x24>)
 802358a:	6800      	ldr	r0, [r0, #0]
 802358c:	6800      	ldr	r0, [r0, #0]
 802358e:	f380 8808 	msr	MSP, r0
 8023592:	f04f 0000 	mov.w	r0, #0
 8023596:	f380 8814 	msr	CONTROL, r0
 802359a:	b662      	cpsie	i
 802359c:	b661      	cpsie	f
 802359e:	f3bf 8f4f 	dsb	sy
 80235a2:	f3bf 8f6f 	isb	sy
 80235a6:	df00      	svc	0
 80235a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80235aa:	bf00      	nop
 80235ac:	e000ed08 	.word	0xe000ed08

080235b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80235b0:	b580      	push	{r7, lr}
 80235b2:	b086      	sub	sp, #24
 80235b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80235b6:	4b46      	ldr	r3, [pc, #280]	; (80236d0 <xPortStartScheduler+0x120>)
 80235b8:	681b      	ldr	r3, [r3, #0]
 80235ba:	4a46      	ldr	r2, [pc, #280]	; (80236d4 <xPortStartScheduler+0x124>)
 80235bc:	4293      	cmp	r3, r2
 80235be:	d10a      	bne.n	80235d6 <xPortStartScheduler+0x26>
	__asm volatile
 80235c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80235c4:	f383 8811 	msr	BASEPRI, r3
 80235c8:	f3bf 8f6f 	isb	sy
 80235cc:	f3bf 8f4f 	dsb	sy
 80235d0:	613b      	str	r3, [r7, #16]
}
 80235d2:	bf00      	nop
 80235d4:	e7fe      	b.n	80235d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80235d6:	4b3e      	ldr	r3, [pc, #248]	; (80236d0 <xPortStartScheduler+0x120>)
 80235d8:	681b      	ldr	r3, [r3, #0]
 80235da:	4a3f      	ldr	r2, [pc, #252]	; (80236d8 <xPortStartScheduler+0x128>)
 80235dc:	4293      	cmp	r3, r2
 80235de:	d10a      	bne.n	80235f6 <xPortStartScheduler+0x46>
	__asm volatile
 80235e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80235e4:	f383 8811 	msr	BASEPRI, r3
 80235e8:	f3bf 8f6f 	isb	sy
 80235ec:	f3bf 8f4f 	dsb	sy
 80235f0:	60fb      	str	r3, [r7, #12]
}
 80235f2:	bf00      	nop
 80235f4:	e7fe      	b.n	80235f4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80235f6:	4b39      	ldr	r3, [pc, #228]	; (80236dc <xPortStartScheduler+0x12c>)
 80235f8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80235fa:	697b      	ldr	r3, [r7, #20]
 80235fc:	781b      	ldrb	r3, [r3, #0]
 80235fe:	b2db      	uxtb	r3, r3
 8023600:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8023602:	697b      	ldr	r3, [r7, #20]
 8023604:	22ff      	movs	r2, #255	; 0xff
 8023606:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8023608:	697b      	ldr	r3, [r7, #20]
 802360a:	781b      	ldrb	r3, [r3, #0]
 802360c:	b2db      	uxtb	r3, r3
 802360e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8023610:	78fb      	ldrb	r3, [r7, #3]
 8023612:	b2db      	uxtb	r3, r3
 8023614:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8023618:	b2da      	uxtb	r2, r3
 802361a:	4b31      	ldr	r3, [pc, #196]	; (80236e0 <xPortStartScheduler+0x130>)
 802361c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 802361e:	4b31      	ldr	r3, [pc, #196]	; (80236e4 <xPortStartScheduler+0x134>)
 8023620:	2207      	movs	r2, #7
 8023622:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8023624:	e009      	b.n	802363a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8023626:	4b2f      	ldr	r3, [pc, #188]	; (80236e4 <xPortStartScheduler+0x134>)
 8023628:	681b      	ldr	r3, [r3, #0]
 802362a:	3b01      	subs	r3, #1
 802362c:	4a2d      	ldr	r2, [pc, #180]	; (80236e4 <xPortStartScheduler+0x134>)
 802362e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8023630:	78fb      	ldrb	r3, [r7, #3]
 8023632:	b2db      	uxtb	r3, r3
 8023634:	005b      	lsls	r3, r3, #1
 8023636:	b2db      	uxtb	r3, r3
 8023638:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 802363a:	78fb      	ldrb	r3, [r7, #3]
 802363c:	b2db      	uxtb	r3, r3
 802363e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8023642:	2b80      	cmp	r3, #128	; 0x80
 8023644:	d0ef      	beq.n	8023626 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8023646:	4b27      	ldr	r3, [pc, #156]	; (80236e4 <xPortStartScheduler+0x134>)
 8023648:	681b      	ldr	r3, [r3, #0]
 802364a:	f1c3 0307 	rsb	r3, r3, #7
 802364e:	2b04      	cmp	r3, #4
 8023650:	d00a      	beq.n	8023668 <xPortStartScheduler+0xb8>
	__asm volatile
 8023652:	f04f 0350 	mov.w	r3, #80	; 0x50
 8023656:	f383 8811 	msr	BASEPRI, r3
 802365a:	f3bf 8f6f 	isb	sy
 802365e:	f3bf 8f4f 	dsb	sy
 8023662:	60bb      	str	r3, [r7, #8]
}
 8023664:	bf00      	nop
 8023666:	e7fe      	b.n	8023666 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8023668:	4b1e      	ldr	r3, [pc, #120]	; (80236e4 <xPortStartScheduler+0x134>)
 802366a:	681b      	ldr	r3, [r3, #0]
 802366c:	021b      	lsls	r3, r3, #8
 802366e:	4a1d      	ldr	r2, [pc, #116]	; (80236e4 <xPortStartScheduler+0x134>)
 8023670:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8023672:	4b1c      	ldr	r3, [pc, #112]	; (80236e4 <xPortStartScheduler+0x134>)
 8023674:	681b      	ldr	r3, [r3, #0]
 8023676:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 802367a:	4a1a      	ldr	r2, [pc, #104]	; (80236e4 <xPortStartScheduler+0x134>)
 802367c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 802367e:	687b      	ldr	r3, [r7, #4]
 8023680:	b2da      	uxtb	r2, r3
 8023682:	697b      	ldr	r3, [r7, #20]
 8023684:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8023686:	4b18      	ldr	r3, [pc, #96]	; (80236e8 <xPortStartScheduler+0x138>)
 8023688:	681b      	ldr	r3, [r3, #0]
 802368a:	4a17      	ldr	r2, [pc, #92]	; (80236e8 <xPortStartScheduler+0x138>)
 802368c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8023690:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8023692:	4b15      	ldr	r3, [pc, #84]	; (80236e8 <xPortStartScheduler+0x138>)
 8023694:	681b      	ldr	r3, [r3, #0]
 8023696:	4a14      	ldr	r2, [pc, #80]	; (80236e8 <xPortStartScheduler+0x138>)
 8023698:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 802369c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 802369e:	f000 f8dd 	bl	802385c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80236a2:	4b12      	ldr	r3, [pc, #72]	; (80236ec <xPortStartScheduler+0x13c>)
 80236a4:	2200      	movs	r2, #0
 80236a6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80236a8:	f000 f8fc 	bl	80238a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80236ac:	4b10      	ldr	r3, [pc, #64]	; (80236f0 <xPortStartScheduler+0x140>)
 80236ae:	681b      	ldr	r3, [r3, #0]
 80236b0:	4a0f      	ldr	r2, [pc, #60]	; (80236f0 <xPortStartScheduler+0x140>)
 80236b2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80236b6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80236b8:	f7ff ff66 	bl	8023588 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80236bc:	f7fe fe3e 	bl	802233c <vTaskSwitchContext>
	prvTaskExitError();
 80236c0:	f7ff ff1e 	bl	8023500 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80236c4:	2300      	movs	r3, #0
}
 80236c6:	4618      	mov	r0, r3
 80236c8:	3718      	adds	r7, #24
 80236ca:	46bd      	mov	sp, r7
 80236cc:	bd80      	pop	{r7, pc}
 80236ce:	bf00      	nop
 80236d0:	e000ed00 	.word	0xe000ed00
 80236d4:	410fc271 	.word	0x410fc271
 80236d8:	410fc270 	.word	0x410fc270
 80236dc:	e000e400 	.word	0xe000e400
 80236e0:	2400e738 	.word	0x2400e738
 80236e4:	2400e73c 	.word	0x2400e73c
 80236e8:	e000ed20 	.word	0xe000ed20
 80236ec:	240007dc 	.word	0x240007dc
 80236f0:	e000ef34 	.word	0xe000ef34

080236f4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80236f4:	b480      	push	{r7}
 80236f6:	b083      	sub	sp, #12
 80236f8:	af00      	add	r7, sp, #0
	__asm volatile
 80236fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80236fe:	f383 8811 	msr	BASEPRI, r3
 8023702:	f3bf 8f6f 	isb	sy
 8023706:	f3bf 8f4f 	dsb	sy
 802370a:	607b      	str	r3, [r7, #4]
}
 802370c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 802370e:	4b0f      	ldr	r3, [pc, #60]	; (802374c <vPortEnterCritical+0x58>)
 8023710:	681b      	ldr	r3, [r3, #0]
 8023712:	3301      	adds	r3, #1
 8023714:	4a0d      	ldr	r2, [pc, #52]	; (802374c <vPortEnterCritical+0x58>)
 8023716:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8023718:	4b0c      	ldr	r3, [pc, #48]	; (802374c <vPortEnterCritical+0x58>)
 802371a:	681b      	ldr	r3, [r3, #0]
 802371c:	2b01      	cmp	r3, #1
 802371e:	d10f      	bne.n	8023740 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8023720:	4b0b      	ldr	r3, [pc, #44]	; (8023750 <vPortEnterCritical+0x5c>)
 8023722:	681b      	ldr	r3, [r3, #0]
 8023724:	b2db      	uxtb	r3, r3
 8023726:	2b00      	cmp	r3, #0
 8023728:	d00a      	beq.n	8023740 <vPortEnterCritical+0x4c>
	__asm volatile
 802372a:	f04f 0350 	mov.w	r3, #80	; 0x50
 802372e:	f383 8811 	msr	BASEPRI, r3
 8023732:	f3bf 8f6f 	isb	sy
 8023736:	f3bf 8f4f 	dsb	sy
 802373a:	603b      	str	r3, [r7, #0]
}
 802373c:	bf00      	nop
 802373e:	e7fe      	b.n	802373e <vPortEnterCritical+0x4a>
	}
}
 8023740:	bf00      	nop
 8023742:	370c      	adds	r7, #12
 8023744:	46bd      	mov	sp, r7
 8023746:	f85d 7b04 	ldr.w	r7, [sp], #4
 802374a:	4770      	bx	lr
 802374c:	240007dc 	.word	0x240007dc
 8023750:	e000ed04 	.word	0xe000ed04

08023754 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8023754:	b480      	push	{r7}
 8023756:	b083      	sub	sp, #12
 8023758:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 802375a:	4b12      	ldr	r3, [pc, #72]	; (80237a4 <vPortExitCritical+0x50>)
 802375c:	681b      	ldr	r3, [r3, #0]
 802375e:	2b00      	cmp	r3, #0
 8023760:	d10a      	bne.n	8023778 <vPortExitCritical+0x24>
	__asm volatile
 8023762:	f04f 0350 	mov.w	r3, #80	; 0x50
 8023766:	f383 8811 	msr	BASEPRI, r3
 802376a:	f3bf 8f6f 	isb	sy
 802376e:	f3bf 8f4f 	dsb	sy
 8023772:	607b      	str	r3, [r7, #4]
}
 8023774:	bf00      	nop
 8023776:	e7fe      	b.n	8023776 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8023778:	4b0a      	ldr	r3, [pc, #40]	; (80237a4 <vPortExitCritical+0x50>)
 802377a:	681b      	ldr	r3, [r3, #0]
 802377c:	3b01      	subs	r3, #1
 802377e:	4a09      	ldr	r2, [pc, #36]	; (80237a4 <vPortExitCritical+0x50>)
 8023780:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8023782:	4b08      	ldr	r3, [pc, #32]	; (80237a4 <vPortExitCritical+0x50>)
 8023784:	681b      	ldr	r3, [r3, #0]
 8023786:	2b00      	cmp	r3, #0
 8023788:	d105      	bne.n	8023796 <vPortExitCritical+0x42>
 802378a:	2300      	movs	r3, #0
 802378c:	603b      	str	r3, [r7, #0]
	__asm volatile
 802378e:	683b      	ldr	r3, [r7, #0]
 8023790:	f383 8811 	msr	BASEPRI, r3
}
 8023794:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8023796:	bf00      	nop
 8023798:	370c      	adds	r7, #12
 802379a:	46bd      	mov	sp, r7
 802379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80237a0:	4770      	bx	lr
 80237a2:	bf00      	nop
 80237a4:	240007dc 	.word	0x240007dc
	...

080237b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80237b0:	f3ef 8009 	mrs	r0, PSP
 80237b4:	f3bf 8f6f 	isb	sy
 80237b8:	4b15      	ldr	r3, [pc, #84]	; (8023810 <pxCurrentTCBConst>)
 80237ba:	681a      	ldr	r2, [r3, #0]
 80237bc:	f01e 0f10 	tst.w	lr, #16
 80237c0:	bf08      	it	eq
 80237c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80237c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80237ca:	6010      	str	r0, [r2, #0]
 80237cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80237d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80237d4:	f380 8811 	msr	BASEPRI, r0
 80237d8:	f3bf 8f4f 	dsb	sy
 80237dc:	f3bf 8f6f 	isb	sy
 80237e0:	f7fe fdac 	bl	802233c <vTaskSwitchContext>
 80237e4:	f04f 0000 	mov.w	r0, #0
 80237e8:	f380 8811 	msr	BASEPRI, r0
 80237ec:	bc09      	pop	{r0, r3}
 80237ee:	6819      	ldr	r1, [r3, #0]
 80237f0:	6808      	ldr	r0, [r1, #0]
 80237f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80237f6:	f01e 0f10 	tst.w	lr, #16
 80237fa:	bf08      	it	eq
 80237fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8023800:	f380 8809 	msr	PSP, r0
 8023804:	f3bf 8f6f 	isb	sy
 8023808:	4770      	bx	lr
 802380a:	bf00      	nop
 802380c:	f3af 8000 	nop.w

08023810 <pxCurrentTCBConst>:
 8023810:	2400e10c 	.word	0x2400e10c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8023814:	bf00      	nop
 8023816:	bf00      	nop

08023818 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8023818:	b580      	push	{r7, lr}
 802381a:	b082      	sub	sp, #8
 802381c:	af00      	add	r7, sp, #0
	__asm volatile
 802381e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8023822:	f383 8811 	msr	BASEPRI, r3
 8023826:	f3bf 8f6f 	isb	sy
 802382a:	f3bf 8f4f 	dsb	sy
 802382e:	607b      	str	r3, [r7, #4]
}
 8023830:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8023832:	f7fe fcc9 	bl	80221c8 <xTaskIncrementTick>
 8023836:	4603      	mov	r3, r0
 8023838:	2b00      	cmp	r3, #0
 802383a:	d003      	beq.n	8023844 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 802383c:	4b06      	ldr	r3, [pc, #24]	; (8023858 <xPortSysTickHandler+0x40>)
 802383e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8023842:	601a      	str	r2, [r3, #0]
 8023844:	2300      	movs	r3, #0
 8023846:	603b      	str	r3, [r7, #0]
	__asm volatile
 8023848:	683b      	ldr	r3, [r7, #0]
 802384a:	f383 8811 	msr	BASEPRI, r3
}
 802384e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8023850:	bf00      	nop
 8023852:	3708      	adds	r7, #8
 8023854:	46bd      	mov	sp, r7
 8023856:	bd80      	pop	{r7, pc}
 8023858:	e000ed04 	.word	0xe000ed04

0802385c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 802385c:	b480      	push	{r7}
 802385e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8023860:	4b0b      	ldr	r3, [pc, #44]	; (8023890 <vPortSetupTimerInterrupt+0x34>)
 8023862:	2200      	movs	r2, #0
 8023864:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8023866:	4b0b      	ldr	r3, [pc, #44]	; (8023894 <vPortSetupTimerInterrupt+0x38>)
 8023868:	2200      	movs	r2, #0
 802386a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 802386c:	4b0a      	ldr	r3, [pc, #40]	; (8023898 <vPortSetupTimerInterrupt+0x3c>)
 802386e:	681b      	ldr	r3, [r3, #0]
 8023870:	4a0a      	ldr	r2, [pc, #40]	; (802389c <vPortSetupTimerInterrupt+0x40>)
 8023872:	fba2 2303 	umull	r2, r3, r2, r3
 8023876:	099b      	lsrs	r3, r3, #6
 8023878:	4a09      	ldr	r2, [pc, #36]	; (80238a0 <vPortSetupTimerInterrupt+0x44>)
 802387a:	3b01      	subs	r3, #1
 802387c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 802387e:	4b04      	ldr	r3, [pc, #16]	; (8023890 <vPortSetupTimerInterrupt+0x34>)
 8023880:	2207      	movs	r2, #7
 8023882:	601a      	str	r2, [r3, #0]
}
 8023884:	bf00      	nop
 8023886:	46bd      	mov	sp, r7
 8023888:	f85d 7b04 	ldr.w	r7, [sp], #4
 802388c:	4770      	bx	lr
 802388e:	bf00      	nop
 8023890:	e000e010 	.word	0xe000e010
 8023894:	e000e018 	.word	0xe000e018
 8023898:	240004f0 	.word	0x240004f0
 802389c:	10624dd3 	.word	0x10624dd3
 80238a0:	e000e014 	.word	0xe000e014

080238a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80238a4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80238b4 <vPortEnableVFP+0x10>
 80238a8:	6801      	ldr	r1, [r0, #0]
 80238aa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80238ae:	6001      	str	r1, [r0, #0]
 80238b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80238b2:	bf00      	nop
 80238b4:	e000ed88 	.word	0xe000ed88

080238b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80238b8:	b480      	push	{r7}
 80238ba:	b085      	sub	sp, #20
 80238bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80238be:	f3ef 8305 	mrs	r3, IPSR
 80238c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80238c4:	68fb      	ldr	r3, [r7, #12]
 80238c6:	2b0f      	cmp	r3, #15
 80238c8:	d914      	bls.n	80238f4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80238ca:	4a17      	ldr	r2, [pc, #92]	; (8023928 <vPortValidateInterruptPriority+0x70>)
 80238cc:	68fb      	ldr	r3, [r7, #12]
 80238ce:	4413      	add	r3, r2
 80238d0:	781b      	ldrb	r3, [r3, #0]
 80238d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80238d4:	4b15      	ldr	r3, [pc, #84]	; (802392c <vPortValidateInterruptPriority+0x74>)
 80238d6:	781b      	ldrb	r3, [r3, #0]
 80238d8:	7afa      	ldrb	r2, [r7, #11]
 80238da:	429a      	cmp	r2, r3
 80238dc:	d20a      	bcs.n	80238f4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80238de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80238e2:	f383 8811 	msr	BASEPRI, r3
 80238e6:	f3bf 8f6f 	isb	sy
 80238ea:	f3bf 8f4f 	dsb	sy
 80238ee:	607b      	str	r3, [r7, #4]
}
 80238f0:	bf00      	nop
 80238f2:	e7fe      	b.n	80238f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80238f4:	4b0e      	ldr	r3, [pc, #56]	; (8023930 <vPortValidateInterruptPriority+0x78>)
 80238f6:	681b      	ldr	r3, [r3, #0]
 80238f8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80238fc:	4b0d      	ldr	r3, [pc, #52]	; (8023934 <vPortValidateInterruptPriority+0x7c>)
 80238fe:	681b      	ldr	r3, [r3, #0]
 8023900:	429a      	cmp	r2, r3
 8023902:	d90a      	bls.n	802391a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8023904:	f04f 0350 	mov.w	r3, #80	; 0x50
 8023908:	f383 8811 	msr	BASEPRI, r3
 802390c:	f3bf 8f6f 	isb	sy
 8023910:	f3bf 8f4f 	dsb	sy
 8023914:	603b      	str	r3, [r7, #0]
}
 8023916:	bf00      	nop
 8023918:	e7fe      	b.n	8023918 <vPortValidateInterruptPriority+0x60>
	}
 802391a:	bf00      	nop
 802391c:	3714      	adds	r7, #20
 802391e:	46bd      	mov	sp, r7
 8023920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023924:	4770      	bx	lr
 8023926:	bf00      	nop
 8023928:	e000e3f0 	.word	0xe000e3f0
 802392c:	2400e738 	.word	0x2400e738
 8023930:	e000ed0c 	.word	0xe000ed0c
 8023934:	2400e73c 	.word	0x2400e73c

08023938 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8023938:	b580      	push	{r7, lr}
 802393a:	b08a      	sub	sp, #40	; 0x28
 802393c:	af00      	add	r7, sp, #0
 802393e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8023940:	2300      	movs	r3, #0
 8023942:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8023944:	f7fe fb84 	bl	8022050 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8023948:	4b5d      	ldr	r3, [pc, #372]	; (8023ac0 <pvPortMalloc+0x188>)
 802394a:	681b      	ldr	r3, [r3, #0]
 802394c:	2b00      	cmp	r3, #0
 802394e:	d101      	bne.n	8023954 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8023950:	f000 f924 	bl	8023b9c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8023954:	4b5b      	ldr	r3, [pc, #364]	; (8023ac4 <pvPortMalloc+0x18c>)
 8023956:	681a      	ldr	r2, [r3, #0]
 8023958:	687b      	ldr	r3, [r7, #4]
 802395a:	4013      	ands	r3, r2
 802395c:	2b00      	cmp	r3, #0
 802395e:	f040 8093 	bne.w	8023a88 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8023962:	687b      	ldr	r3, [r7, #4]
 8023964:	2b00      	cmp	r3, #0
 8023966:	d01d      	beq.n	80239a4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8023968:	2208      	movs	r2, #8
 802396a:	687b      	ldr	r3, [r7, #4]
 802396c:	4413      	add	r3, r2
 802396e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8023970:	687b      	ldr	r3, [r7, #4]
 8023972:	f003 0307 	and.w	r3, r3, #7
 8023976:	2b00      	cmp	r3, #0
 8023978:	d014      	beq.n	80239a4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 802397a:	687b      	ldr	r3, [r7, #4]
 802397c:	f023 0307 	bic.w	r3, r3, #7
 8023980:	3308      	adds	r3, #8
 8023982:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8023984:	687b      	ldr	r3, [r7, #4]
 8023986:	f003 0307 	and.w	r3, r3, #7
 802398a:	2b00      	cmp	r3, #0
 802398c:	d00a      	beq.n	80239a4 <pvPortMalloc+0x6c>
	__asm volatile
 802398e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8023992:	f383 8811 	msr	BASEPRI, r3
 8023996:	f3bf 8f6f 	isb	sy
 802399a:	f3bf 8f4f 	dsb	sy
 802399e:	617b      	str	r3, [r7, #20]
}
 80239a0:	bf00      	nop
 80239a2:	e7fe      	b.n	80239a2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80239a4:	687b      	ldr	r3, [r7, #4]
 80239a6:	2b00      	cmp	r3, #0
 80239a8:	d06e      	beq.n	8023a88 <pvPortMalloc+0x150>
 80239aa:	4b47      	ldr	r3, [pc, #284]	; (8023ac8 <pvPortMalloc+0x190>)
 80239ac:	681b      	ldr	r3, [r3, #0]
 80239ae:	687a      	ldr	r2, [r7, #4]
 80239b0:	429a      	cmp	r2, r3
 80239b2:	d869      	bhi.n	8023a88 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80239b4:	4b45      	ldr	r3, [pc, #276]	; (8023acc <pvPortMalloc+0x194>)
 80239b6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80239b8:	4b44      	ldr	r3, [pc, #272]	; (8023acc <pvPortMalloc+0x194>)
 80239ba:	681b      	ldr	r3, [r3, #0]
 80239bc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80239be:	e004      	b.n	80239ca <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80239c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80239c2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80239c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80239c6:	681b      	ldr	r3, [r3, #0]
 80239c8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80239ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80239cc:	685b      	ldr	r3, [r3, #4]
 80239ce:	687a      	ldr	r2, [r7, #4]
 80239d0:	429a      	cmp	r2, r3
 80239d2:	d903      	bls.n	80239dc <pvPortMalloc+0xa4>
 80239d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80239d6:	681b      	ldr	r3, [r3, #0]
 80239d8:	2b00      	cmp	r3, #0
 80239da:	d1f1      	bne.n	80239c0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80239dc:	4b38      	ldr	r3, [pc, #224]	; (8023ac0 <pvPortMalloc+0x188>)
 80239de:	681b      	ldr	r3, [r3, #0]
 80239e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80239e2:	429a      	cmp	r2, r3
 80239e4:	d050      	beq.n	8023a88 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80239e6:	6a3b      	ldr	r3, [r7, #32]
 80239e8:	681b      	ldr	r3, [r3, #0]
 80239ea:	2208      	movs	r2, #8
 80239ec:	4413      	add	r3, r2
 80239ee:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80239f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80239f2:	681a      	ldr	r2, [r3, #0]
 80239f4:	6a3b      	ldr	r3, [r7, #32]
 80239f6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80239f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80239fa:	685a      	ldr	r2, [r3, #4]
 80239fc:	687b      	ldr	r3, [r7, #4]
 80239fe:	1ad2      	subs	r2, r2, r3
 8023a00:	2308      	movs	r3, #8
 8023a02:	005b      	lsls	r3, r3, #1
 8023a04:	429a      	cmp	r2, r3
 8023a06:	d91f      	bls.n	8023a48 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8023a08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8023a0a:	687b      	ldr	r3, [r7, #4]
 8023a0c:	4413      	add	r3, r2
 8023a0e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8023a10:	69bb      	ldr	r3, [r7, #24]
 8023a12:	f003 0307 	and.w	r3, r3, #7
 8023a16:	2b00      	cmp	r3, #0
 8023a18:	d00a      	beq.n	8023a30 <pvPortMalloc+0xf8>
	__asm volatile
 8023a1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8023a1e:	f383 8811 	msr	BASEPRI, r3
 8023a22:	f3bf 8f6f 	isb	sy
 8023a26:	f3bf 8f4f 	dsb	sy
 8023a2a:	613b      	str	r3, [r7, #16]
}
 8023a2c:	bf00      	nop
 8023a2e:	e7fe      	b.n	8023a2e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8023a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8023a32:	685a      	ldr	r2, [r3, #4]
 8023a34:	687b      	ldr	r3, [r7, #4]
 8023a36:	1ad2      	subs	r2, r2, r3
 8023a38:	69bb      	ldr	r3, [r7, #24]
 8023a3a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8023a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8023a3e:	687a      	ldr	r2, [r7, #4]
 8023a40:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8023a42:	69b8      	ldr	r0, [r7, #24]
 8023a44:	f000 f90c 	bl	8023c60 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8023a48:	4b1f      	ldr	r3, [pc, #124]	; (8023ac8 <pvPortMalloc+0x190>)
 8023a4a:	681a      	ldr	r2, [r3, #0]
 8023a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8023a4e:	685b      	ldr	r3, [r3, #4]
 8023a50:	1ad3      	subs	r3, r2, r3
 8023a52:	4a1d      	ldr	r2, [pc, #116]	; (8023ac8 <pvPortMalloc+0x190>)
 8023a54:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8023a56:	4b1c      	ldr	r3, [pc, #112]	; (8023ac8 <pvPortMalloc+0x190>)
 8023a58:	681a      	ldr	r2, [r3, #0]
 8023a5a:	4b1d      	ldr	r3, [pc, #116]	; (8023ad0 <pvPortMalloc+0x198>)
 8023a5c:	681b      	ldr	r3, [r3, #0]
 8023a5e:	429a      	cmp	r2, r3
 8023a60:	d203      	bcs.n	8023a6a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8023a62:	4b19      	ldr	r3, [pc, #100]	; (8023ac8 <pvPortMalloc+0x190>)
 8023a64:	681b      	ldr	r3, [r3, #0]
 8023a66:	4a1a      	ldr	r2, [pc, #104]	; (8023ad0 <pvPortMalloc+0x198>)
 8023a68:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8023a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8023a6c:	685a      	ldr	r2, [r3, #4]
 8023a6e:	4b15      	ldr	r3, [pc, #84]	; (8023ac4 <pvPortMalloc+0x18c>)
 8023a70:	681b      	ldr	r3, [r3, #0]
 8023a72:	431a      	orrs	r2, r3
 8023a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8023a76:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8023a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8023a7a:	2200      	movs	r2, #0
 8023a7c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8023a7e:	4b15      	ldr	r3, [pc, #84]	; (8023ad4 <pvPortMalloc+0x19c>)
 8023a80:	681b      	ldr	r3, [r3, #0]
 8023a82:	3301      	adds	r3, #1
 8023a84:	4a13      	ldr	r2, [pc, #76]	; (8023ad4 <pvPortMalloc+0x19c>)
 8023a86:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8023a88:	f7fe faf0 	bl	802206c <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8023a8c:	69fb      	ldr	r3, [r7, #28]
 8023a8e:	2b00      	cmp	r3, #0
 8023a90:	d101      	bne.n	8023a96 <pvPortMalloc+0x15e>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8023a92:	f7de fc05 	bl	80022a0 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8023a96:	69fb      	ldr	r3, [r7, #28]
 8023a98:	f003 0307 	and.w	r3, r3, #7
 8023a9c:	2b00      	cmp	r3, #0
 8023a9e:	d00a      	beq.n	8023ab6 <pvPortMalloc+0x17e>
	__asm volatile
 8023aa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8023aa4:	f383 8811 	msr	BASEPRI, r3
 8023aa8:	f3bf 8f6f 	isb	sy
 8023aac:	f3bf 8f4f 	dsb	sy
 8023ab0:	60fb      	str	r3, [r7, #12]
}
 8023ab2:	bf00      	nop
 8023ab4:	e7fe      	b.n	8023ab4 <pvPortMalloc+0x17c>
	return pvReturn;
 8023ab6:	69fb      	ldr	r3, [r7, #28]
}
 8023ab8:	4618      	mov	r0, r3
 8023aba:	3728      	adds	r7, #40	; 0x28
 8023abc:	46bd      	mov	sp, r7
 8023abe:	bd80      	pop	{r7, pc}
 8023ac0:	24040748 	.word	0x24040748
 8023ac4:	2404075c 	.word	0x2404075c
 8023ac8:	2404074c 	.word	0x2404074c
 8023acc:	24040740 	.word	0x24040740
 8023ad0:	24040750 	.word	0x24040750
 8023ad4:	24040754 	.word	0x24040754

08023ad8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8023ad8:	b580      	push	{r7, lr}
 8023ada:	b086      	sub	sp, #24
 8023adc:	af00      	add	r7, sp, #0
 8023ade:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8023ae0:	687b      	ldr	r3, [r7, #4]
 8023ae2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8023ae4:	687b      	ldr	r3, [r7, #4]
 8023ae6:	2b00      	cmp	r3, #0
 8023ae8:	d04d      	beq.n	8023b86 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8023aea:	2308      	movs	r3, #8
 8023aec:	425b      	negs	r3, r3
 8023aee:	697a      	ldr	r2, [r7, #20]
 8023af0:	4413      	add	r3, r2
 8023af2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8023af4:	697b      	ldr	r3, [r7, #20]
 8023af6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8023af8:	693b      	ldr	r3, [r7, #16]
 8023afa:	685a      	ldr	r2, [r3, #4]
 8023afc:	4b24      	ldr	r3, [pc, #144]	; (8023b90 <vPortFree+0xb8>)
 8023afe:	681b      	ldr	r3, [r3, #0]
 8023b00:	4013      	ands	r3, r2
 8023b02:	2b00      	cmp	r3, #0
 8023b04:	d10a      	bne.n	8023b1c <vPortFree+0x44>
	__asm volatile
 8023b06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8023b0a:	f383 8811 	msr	BASEPRI, r3
 8023b0e:	f3bf 8f6f 	isb	sy
 8023b12:	f3bf 8f4f 	dsb	sy
 8023b16:	60fb      	str	r3, [r7, #12]
}
 8023b18:	bf00      	nop
 8023b1a:	e7fe      	b.n	8023b1a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8023b1c:	693b      	ldr	r3, [r7, #16]
 8023b1e:	681b      	ldr	r3, [r3, #0]
 8023b20:	2b00      	cmp	r3, #0
 8023b22:	d00a      	beq.n	8023b3a <vPortFree+0x62>
	__asm volatile
 8023b24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8023b28:	f383 8811 	msr	BASEPRI, r3
 8023b2c:	f3bf 8f6f 	isb	sy
 8023b30:	f3bf 8f4f 	dsb	sy
 8023b34:	60bb      	str	r3, [r7, #8]
}
 8023b36:	bf00      	nop
 8023b38:	e7fe      	b.n	8023b38 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8023b3a:	693b      	ldr	r3, [r7, #16]
 8023b3c:	685a      	ldr	r2, [r3, #4]
 8023b3e:	4b14      	ldr	r3, [pc, #80]	; (8023b90 <vPortFree+0xb8>)
 8023b40:	681b      	ldr	r3, [r3, #0]
 8023b42:	4013      	ands	r3, r2
 8023b44:	2b00      	cmp	r3, #0
 8023b46:	d01e      	beq.n	8023b86 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8023b48:	693b      	ldr	r3, [r7, #16]
 8023b4a:	681b      	ldr	r3, [r3, #0]
 8023b4c:	2b00      	cmp	r3, #0
 8023b4e:	d11a      	bne.n	8023b86 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8023b50:	693b      	ldr	r3, [r7, #16]
 8023b52:	685a      	ldr	r2, [r3, #4]
 8023b54:	4b0e      	ldr	r3, [pc, #56]	; (8023b90 <vPortFree+0xb8>)
 8023b56:	681b      	ldr	r3, [r3, #0]
 8023b58:	43db      	mvns	r3, r3
 8023b5a:	401a      	ands	r2, r3
 8023b5c:	693b      	ldr	r3, [r7, #16]
 8023b5e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8023b60:	f7fe fa76 	bl	8022050 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8023b64:	693b      	ldr	r3, [r7, #16]
 8023b66:	685a      	ldr	r2, [r3, #4]
 8023b68:	4b0a      	ldr	r3, [pc, #40]	; (8023b94 <vPortFree+0xbc>)
 8023b6a:	681b      	ldr	r3, [r3, #0]
 8023b6c:	4413      	add	r3, r2
 8023b6e:	4a09      	ldr	r2, [pc, #36]	; (8023b94 <vPortFree+0xbc>)
 8023b70:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8023b72:	6938      	ldr	r0, [r7, #16]
 8023b74:	f000 f874 	bl	8023c60 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8023b78:	4b07      	ldr	r3, [pc, #28]	; (8023b98 <vPortFree+0xc0>)
 8023b7a:	681b      	ldr	r3, [r3, #0]
 8023b7c:	3301      	adds	r3, #1
 8023b7e:	4a06      	ldr	r2, [pc, #24]	; (8023b98 <vPortFree+0xc0>)
 8023b80:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8023b82:	f7fe fa73 	bl	802206c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8023b86:	bf00      	nop
 8023b88:	3718      	adds	r7, #24
 8023b8a:	46bd      	mov	sp, r7
 8023b8c:	bd80      	pop	{r7, pc}
 8023b8e:	bf00      	nop
 8023b90:	2404075c 	.word	0x2404075c
 8023b94:	2404074c 	.word	0x2404074c
 8023b98:	24040758 	.word	0x24040758

08023b9c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8023b9c:	b480      	push	{r7}
 8023b9e:	b085      	sub	sp, #20
 8023ba0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8023ba2:	f44f 3348 	mov.w	r3, #204800	; 0x32000
 8023ba6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8023ba8:	4b27      	ldr	r3, [pc, #156]	; (8023c48 <prvHeapInit+0xac>)
 8023baa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8023bac:	68fb      	ldr	r3, [r7, #12]
 8023bae:	f003 0307 	and.w	r3, r3, #7
 8023bb2:	2b00      	cmp	r3, #0
 8023bb4:	d00c      	beq.n	8023bd0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8023bb6:	68fb      	ldr	r3, [r7, #12]
 8023bb8:	3307      	adds	r3, #7
 8023bba:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8023bbc:	68fb      	ldr	r3, [r7, #12]
 8023bbe:	f023 0307 	bic.w	r3, r3, #7
 8023bc2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8023bc4:	68ba      	ldr	r2, [r7, #8]
 8023bc6:	68fb      	ldr	r3, [r7, #12]
 8023bc8:	1ad3      	subs	r3, r2, r3
 8023bca:	4a1f      	ldr	r2, [pc, #124]	; (8023c48 <prvHeapInit+0xac>)
 8023bcc:	4413      	add	r3, r2
 8023bce:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8023bd0:	68fb      	ldr	r3, [r7, #12]
 8023bd2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8023bd4:	4a1d      	ldr	r2, [pc, #116]	; (8023c4c <prvHeapInit+0xb0>)
 8023bd6:	687b      	ldr	r3, [r7, #4]
 8023bd8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8023bda:	4b1c      	ldr	r3, [pc, #112]	; (8023c4c <prvHeapInit+0xb0>)
 8023bdc:	2200      	movs	r2, #0
 8023bde:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8023be0:	687b      	ldr	r3, [r7, #4]
 8023be2:	68ba      	ldr	r2, [r7, #8]
 8023be4:	4413      	add	r3, r2
 8023be6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8023be8:	2208      	movs	r2, #8
 8023bea:	68fb      	ldr	r3, [r7, #12]
 8023bec:	1a9b      	subs	r3, r3, r2
 8023bee:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8023bf0:	68fb      	ldr	r3, [r7, #12]
 8023bf2:	f023 0307 	bic.w	r3, r3, #7
 8023bf6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8023bf8:	68fb      	ldr	r3, [r7, #12]
 8023bfa:	4a15      	ldr	r2, [pc, #84]	; (8023c50 <prvHeapInit+0xb4>)
 8023bfc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8023bfe:	4b14      	ldr	r3, [pc, #80]	; (8023c50 <prvHeapInit+0xb4>)
 8023c00:	681b      	ldr	r3, [r3, #0]
 8023c02:	2200      	movs	r2, #0
 8023c04:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8023c06:	4b12      	ldr	r3, [pc, #72]	; (8023c50 <prvHeapInit+0xb4>)
 8023c08:	681b      	ldr	r3, [r3, #0]
 8023c0a:	2200      	movs	r2, #0
 8023c0c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8023c0e:	687b      	ldr	r3, [r7, #4]
 8023c10:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8023c12:	683b      	ldr	r3, [r7, #0]
 8023c14:	68fa      	ldr	r2, [r7, #12]
 8023c16:	1ad2      	subs	r2, r2, r3
 8023c18:	683b      	ldr	r3, [r7, #0]
 8023c1a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8023c1c:	4b0c      	ldr	r3, [pc, #48]	; (8023c50 <prvHeapInit+0xb4>)
 8023c1e:	681a      	ldr	r2, [r3, #0]
 8023c20:	683b      	ldr	r3, [r7, #0]
 8023c22:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8023c24:	683b      	ldr	r3, [r7, #0]
 8023c26:	685b      	ldr	r3, [r3, #4]
 8023c28:	4a0a      	ldr	r2, [pc, #40]	; (8023c54 <prvHeapInit+0xb8>)
 8023c2a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8023c2c:	683b      	ldr	r3, [r7, #0]
 8023c2e:	685b      	ldr	r3, [r3, #4]
 8023c30:	4a09      	ldr	r2, [pc, #36]	; (8023c58 <prvHeapInit+0xbc>)
 8023c32:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8023c34:	4b09      	ldr	r3, [pc, #36]	; (8023c5c <prvHeapInit+0xc0>)
 8023c36:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8023c3a:	601a      	str	r2, [r3, #0]
}
 8023c3c:	bf00      	nop
 8023c3e:	3714      	adds	r7, #20
 8023c40:	46bd      	mov	sp, r7
 8023c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023c46:	4770      	bx	lr
 8023c48:	2400e740 	.word	0x2400e740
 8023c4c:	24040740 	.word	0x24040740
 8023c50:	24040748 	.word	0x24040748
 8023c54:	24040750 	.word	0x24040750
 8023c58:	2404074c 	.word	0x2404074c
 8023c5c:	2404075c 	.word	0x2404075c

08023c60 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8023c60:	b480      	push	{r7}
 8023c62:	b085      	sub	sp, #20
 8023c64:	af00      	add	r7, sp, #0
 8023c66:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8023c68:	4b28      	ldr	r3, [pc, #160]	; (8023d0c <prvInsertBlockIntoFreeList+0xac>)
 8023c6a:	60fb      	str	r3, [r7, #12]
 8023c6c:	e002      	b.n	8023c74 <prvInsertBlockIntoFreeList+0x14>
 8023c6e:	68fb      	ldr	r3, [r7, #12]
 8023c70:	681b      	ldr	r3, [r3, #0]
 8023c72:	60fb      	str	r3, [r7, #12]
 8023c74:	68fb      	ldr	r3, [r7, #12]
 8023c76:	681b      	ldr	r3, [r3, #0]
 8023c78:	687a      	ldr	r2, [r7, #4]
 8023c7a:	429a      	cmp	r2, r3
 8023c7c:	d8f7      	bhi.n	8023c6e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8023c7e:	68fb      	ldr	r3, [r7, #12]
 8023c80:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8023c82:	68fb      	ldr	r3, [r7, #12]
 8023c84:	685b      	ldr	r3, [r3, #4]
 8023c86:	68ba      	ldr	r2, [r7, #8]
 8023c88:	4413      	add	r3, r2
 8023c8a:	687a      	ldr	r2, [r7, #4]
 8023c8c:	429a      	cmp	r2, r3
 8023c8e:	d108      	bne.n	8023ca2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8023c90:	68fb      	ldr	r3, [r7, #12]
 8023c92:	685a      	ldr	r2, [r3, #4]
 8023c94:	687b      	ldr	r3, [r7, #4]
 8023c96:	685b      	ldr	r3, [r3, #4]
 8023c98:	441a      	add	r2, r3
 8023c9a:	68fb      	ldr	r3, [r7, #12]
 8023c9c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8023c9e:	68fb      	ldr	r3, [r7, #12]
 8023ca0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8023ca2:	687b      	ldr	r3, [r7, #4]
 8023ca4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8023ca6:	687b      	ldr	r3, [r7, #4]
 8023ca8:	685b      	ldr	r3, [r3, #4]
 8023caa:	68ba      	ldr	r2, [r7, #8]
 8023cac:	441a      	add	r2, r3
 8023cae:	68fb      	ldr	r3, [r7, #12]
 8023cb0:	681b      	ldr	r3, [r3, #0]
 8023cb2:	429a      	cmp	r2, r3
 8023cb4:	d118      	bne.n	8023ce8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8023cb6:	68fb      	ldr	r3, [r7, #12]
 8023cb8:	681a      	ldr	r2, [r3, #0]
 8023cba:	4b15      	ldr	r3, [pc, #84]	; (8023d10 <prvInsertBlockIntoFreeList+0xb0>)
 8023cbc:	681b      	ldr	r3, [r3, #0]
 8023cbe:	429a      	cmp	r2, r3
 8023cc0:	d00d      	beq.n	8023cde <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8023cc2:	687b      	ldr	r3, [r7, #4]
 8023cc4:	685a      	ldr	r2, [r3, #4]
 8023cc6:	68fb      	ldr	r3, [r7, #12]
 8023cc8:	681b      	ldr	r3, [r3, #0]
 8023cca:	685b      	ldr	r3, [r3, #4]
 8023ccc:	441a      	add	r2, r3
 8023cce:	687b      	ldr	r3, [r7, #4]
 8023cd0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8023cd2:	68fb      	ldr	r3, [r7, #12]
 8023cd4:	681b      	ldr	r3, [r3, #0]
 8023cd6:	681a      	ldr	r2, [r3, #0]
 8023cd8:	687b      	ldr	r3, [r7, #4]
 8023cda:	601a      	str	r2, [r3, #0]
 8023cdc:	e008      	b.n	8023cf0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8023cde:	4b0c      	ldr	r3, [pc, #48]	; (8023d10 <prvInsertBlockIntoFreeList+0xb0>)
 8023ce0:	681a      	ldr	r2, [r3, #0]
 8023ce2:	687b      	ldr	r3, [r7, #4]
 8023ce4:	601a      	str	r2, [r3, #0]
 8023ce6:	e003      	b.n	8023cf0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8023ce8:	68fb      	ldr	r3, [r7, #12]
 8023cea:	681a      	ldr	r2, [r3, #0]
 8023cec:	687b      	ldr	r3, [r7, #4]
 8023cee:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8023cf0:	68fa      	ldr	r2, [r7, #12]
 8023cf2:	687b      	ldr	r3, [r7, #4]
 8023cf4:	429a      	cmp	r2, r3
 8023cf6:	d002      	beq.n	8023cfe <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8023cf8:	68fb      	ldr	r3, [r7, #12]
 8023cfa:	687a      	ldr	r2, [r7, #4]
 8023cfc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8023cfe:	bf00      	nop
 8023d00:	3714      	adds	r7, #20
 8023d02:	46bd      	mov	sp, r7
 8023d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023d08:	4770      	bx	lr
 8023d0a:	bf00      	nop
 8023d0c:	24040740 	.word	0x24040740
 8023d10:	24040748 	.word	0x24040748

08023d14 <LCD_Index2Color_M565>:
 8023d14:	f000 011f 	and.w	r1, r0, #31
 8023d18:	4a06      	ldr	r2, [pc, #24]	; (8023d34 <LCD_Index2Color_M565+0x20>)
 8023d1a:	f3c0 23c4 	ubfx	r3, r0, #11, #5
 8023d1e:	f3c0 1045 	ubfx	r0, r0, #5, #6
 8023d22:	5cd3      	ldrb	r3, [r2, r3]
 8023d24:	5c52      	ldrb	r2, [r2, r1]
 8023d26:	eb03 4302 	add.w	r3, r3, r2, lsl #16
 8023d2a:	4a03      	ldr	r2, [pc, #12]	; (8023d38 <LCD_Index2Color_M565+0x24>)
 8023d2c:	5c10      	ldrb	r0, [r2, r0]
 8023d2e:	eb03 2000 	add.w	r0, r3, r0, lsl #8
 8023d32:	4770      	bx	lr
 8023d34:	0802c5f4 	.word	0x0802c5f4
 8023d38:	0802c5b4 	.word	0x0802c5b4

08023d3c <_Color2Index_M565>:
 8023d3c:	b2c1      	uxtb	r1, r0
 8023d3e:	4a07      	ldr	r2, [pc, #28]	; (8023d5c <_Color2Index_M565+0x20>)
 8023d40:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8023d44:	f3c0 2007 	ubfx	r0, r0, #8, #8
 8023d48:	5cd3      	ldrb	r3, [r2, r3]
 8023d4a:	5c52      	ldrb	r2, [r2, r1]
 8023d4c:	eb03 23c2 	add.w	r3, r3, r2, lsl #11
 8023d50:	4a03      	ldr	r2, [pc, #12]	; (8023d60 <_Color2Index_M565+0x24>)
 8023d52:	5c10      	ldrb	r0, [r2, r0]
 8023d54:	eb03 1040 	add.w	r0, r3, r0, lsl #5
 8023d58:	4770      	bx	lr
 8023d5a:	bf00      	nop
 8023d5c:	0802c3b4 	.word	0x0802c3b4
 8023d60:	0802c2b4 	.word	0x0802c2b4

08023d64 <_GetIndexMask_M565>:
 8023d64:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8023d68:	4770      	bx	lr
	...

08023d6c <_Color2IndexBulk>:
 8023d6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8023d6e:	f8df e054 	ldr.w	lr, [pc, #84]	; 8023dc4 <_Color2IndexBulk+0x58>
 8023d72:	4606      	mov	r6, r0
 8023d74:	460d      	mov	r5, r1
 8023d76:	4614      	mov	r4, r2
 8023d78:	f8de e000 	ldr.w	lr, [lr]
 8023d7c:	461f      	mov	r7, r3
 8023d7e:	f1be 0f00 	cmp.w	lr, #0
 8023d82:	d003      	beq.n	8023d8c <_Color2IndexBulk+0x20>
 8023d84:	46f4      	mov	ip, lr
 8023d86:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8023d8a:	4760      	bx	ip
 8023d8c:	490b      	ldr	r1, [pc, #44]	; (8023dbc <_Color2IndexBulk+0x50>)
 8023d8e:	480c      	ldr	r0, [pc, #48]	; (8023dc0 <_Color2IndexBulk+0x54>)
 8023d90:	f856 2b04 	ldr.w	r2, [r6], #4
 8023d94:	3c01      	subs	r4, #1
 8023d96:	f3c2 4307 	ubfx	r3, r2, #16, #8
 8023d9a:	fa5f fe82 	uxtb.w	lr, r2
 8023d9e:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8023da2:	5ccb      	ldrb	r3, [r1, r3]
 8023da4:	f811 e00e 	ldrb.w	lr, [r1, lr]
 8023da8:	5c82      	ldrb	r2, [r0, r2]
 8023daa:	eb03 23ce 	add.w	r3, r3, lr, lsl #11
 8023dae:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8023db2:	802b      	strh	r3, [r5, #0]
 8023db4:	443d      	add	r5, r7
 8023db6:	d1eb      	bne.n	8023d90 <_Color2IndexBulk+0x24>
 8023db8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8023dba:	bf00      	nop
 8023dbc:	0802c3b4 	.word	0x0802c3b4
 8023dc0:	0802c2b4 	.word	0x0802c2b4
 8023dc4:	240009c4 	.word	0x240009c4

08023dc8 <_Index2ColorBulk>:
 8023dc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8023dca:	4e15      	ldr	r6, [pc, #84]	; (8023e20 <_Index2ColorBulk+0x58>)
 8023dcc:	4686      	mov	lr, r0
 8023dce:	460f      	mov	r7, r1
 8023dd0:	4614      	mov	r4, r2
 8023dd2:	6876      	ldr	r6, [r6, #4]
 8023dd4:	461d      	mov	r5, r3
 8023dd6:	b11e      	cbz	r6, 8023de0 <_Index2ColorBulk+0x18>
 8023dd8:	46b4      	mov	ip, r6
 8023dda:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8023dde:	4760      	bx	ip
 8023de0:	f102 4180 	add.w	r1, r2, #1073741824	; 0x40000000
 8023de4:	1e50      	subs	r0, r2, #1
 8023de6:	4e0f      	ldr	r6, [pc, #60]	; (8023e24 <_Index2ColorBulk+0x5c>)
 8023de8:	3901      	subs	r1, #1
 8023dea:	fb03 e000 	mla	r0, r3, r0, lr
 8023dee:	eb07 0181 	add.w	r1, r7, r1, lsl #2
 8023df2:	4f0d      	ldr	r7, [pc, #52]	; (8023e28 <_Index2ColorBulk+0x60>)
 8023df4:	8802      	ldrh	r2, [r0, #0]
 8023df6:	3c01      	subs	r4, #1
 8023df8:	eba0 0005 	sub.w	r0, r0, r5
 8023dfc:	f002 031f 	and.w	r3, r2, #31
 8023e00:	f816 e003 	ldrb.w	lr, [r6, r3]
 8023e04:	ea4f 23d2 	mov.w	r3, r2, lsr #11
 8023e08:	f3c2 1245 	ubfx	r2, r2, #5, #6
 8023e0c:	5cf3      	ldrb	r3, [r6, r3]
 8023e0e:	5cba      	ldrb	r2, [r7, r2]
 8023e10:	eb03 430e 	add.w	r3, r3, lr, lsl #16
 8023e14:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8023e18:	f841 3904 	str.w	r3, [r1], #-4
 8023e1c:	d1ea      	bne.n	8023df4 <_Index2ColorBulk+0x2c>
 8023e1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8023e20:	240009c4 	.word	0x240009c4
 8023e24:	0802c5f4 	.word	0x0802c5f4
 8023e28:	0802c5b4 	.word	0x0802c5b4

08023e2c <_PushFreeBlock>:
 8023e2c:	4b07      	ldr	r3, [pc, #28]	; (8023e4c <_PushFreeBlock+0x20>)
 8023e2e:	685a      	ldr	r2, [r3, #4]
 8023e30:	3201      	adds	r2, #1
 8023e32:	b510      	push	{r4, lr}
 8023e34:	605a      	str	r2, [r3, #4]
 8023e36:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8023e38:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8023e3a:	eb02 01c0 	add.w	r1, r2, r0, lsl #3
 8023e3e:	604c      	str	r4, [r1, #4]
 8023e40:	2100      	movs	r1, #0
 8023e42:	f802 1030 	strb.w	r1, [r2, r0, lsl #3]
 8023e46:	6258      	str	r0, [r3, #36]	; 0x24
 8023e48:	bd10      	pop	{r4, pc}
 8023e4a:	bf00      	nop
 8023e4c:	240408ac 	.word	0x240408ac

08023e50 <_RemoveFreeBlock>:
 8023e50:	b510      	push	{r4, lr}
 8023e52:	230f      	movs	r3, #15
 8023e54:	6844      	ldr	r4, [r0, #4]
 8023e56:	490d      	ldr	r1, [pc, #52]	; (8023e8c <_RemoveFreeBlock+0x3c>)
 8023e58:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 8023e5c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8023e5e:	4294      	cmp	r4, r2
 8023e60:	4a0a      	ldr	r2, [pc, #40]	; (8023e8c <_RemoveFreeBlock+0x3c>)
 8023e62:	d203      	bcs.n	8023e6c <_RemoveFreeBlock+0x1c>
 8023e64:	f113 33ff 	adds.w	r3, r3, #4294967295
 8023e68:	d2f6      	bcs.n	8023e58 <_RemoveFreeBlock+0x8>
 8023e6a:	bd10      	pop	{r4, pc}
 8023e6c:	2b0f      	cmp	r3, #15
 8023e6e:	d80c      	bhi.n	8023e8a <_RemoveFreeBlock+0x3a>
 8023e70:	6811      	ldr	r1, [r2, #0]
 8023e72:	1b09      	subs	r1, r1, r4
 8023e74:	6011      	str	r1, [r2, #0]
 8023e76:	6881      	ldr	r1, [r0, #8]
 8023e78:	68c0      	ldr	r0, [r0, #12]
 8023e7a:	b101      	cbz	r1, 8023e7e <_RemoveFreeBlock+0x2e>
 8023e7c:	6048      	str	r0, [r1, #4]
 8023e7e:	b108      	cbz	r0, 8023e84 <_RemoveFreeBlock+0x34>
 8023e80:	6001      	str	r1, [r0, #0]
 8023e82:	bd10      	pop	{r4, pc}
 8023e84:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8023e88:	6459      	str	r1, [r3, #68]	; 0x44
 8023e8a:	bd10      	pop	{r4, pc}
 8023e8c:	240408ac 	.word	0x240408ac

08023e90 <_AddFreeMemory>:
 8023e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8023e92:	4e27      	ldr	r6, [pc, #156]	; (8023f30 <_AddFreeMemory+0xa0>)
 8023e94:	4605      	mov	r5, r0
 8023e96:	1808      	adds	r0, r1, r0
 8023e98:	460c      	mov	r4, r1
 8023e9a:	68f3      	ldr	r3, [r6, #12]
 8023e9c:	6bb2      	ldr	r2, [r6, #56]	; 0x38
 8023e9e:	3b01      	subs	r3, #1
 8023ea0:	4413      	add	r3, r2
 8023ea2:	4283      	cmp	r3, r0
 8023ea4:	d305      	bcc.n	8023eb2 <_AddFreeMemory+0x22>
 8023ea6:	594b      	ldr	r3, [r1, r5]
 8023ea8:	b91b      	cbnz	r3, 8023eb2 <_AddFreeMemory+0x22>
 8023eaa:	6843      	ldr	r3, [r0, #4]
 8023eac:	441d      	add	r5, r3
 8023eae:	f7ff ffcf 	bl	8023e50 <_RemoveFreeBlock>
 8023eb2:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8023eb4:	429c      	cmp	r4, r3
 8023eb6:	d90a      	bls.n	8023ece <_AddFreeMemory+0x3e>
 8023eb8:	f854 7c04 	ldr.w	r7, [r4, #-4]
 8023ebc:	1be7      	subs	r7, r4, r7
 8023ebe:	683b      	ldr	r3, [r7, #0]
 8023ec0:	b92b      	cbnz	r3, 8023ece <_AddFreeMemory+0x3e>
 8023ec2:	687b      	ldr	r3, [r7, #4]
 8023ec4:	463c      	mov	r4, r7
 8023ec6:	4638      	mov	r0, r7
 8023ec8:	441d      	add	r5, r3
 8023eca:	f7ff ffc1 	bl	8023e50 <_RemoveFreeBlock>
 8023ece:	230f      	movs	r3, #15
 8023ed0:	eb06 02c3 	add.w	r2, r6, r3, lsl #3
 8023ed4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8023ed6:	4295      	cmp	r5, r2
 8023ed8:	d203      	bcs.n	8023ee2 <_AddFreeMemory+0x52>
 8023eda:	f113 33ff 	adds.w	r3, r3, #4294967295
 8023ede:	d2f7      	bcs.n	8023ed0 <_AddFreeMemory+0x40>
 8023ee0:	e023      	b.n	8023f2a <_AddFreeMemory+0x9a>
 8023ee2:	2b0f      	cmp	r3, #15
 8023ee4:	d821      	bhi.n	8023f2a <_AddFreeMemory+0x9a>
 8023ee6:	3308      	adds	r3, #8
 8023ee8:	1960      	adds	r0, r4, r5
 8023eea:	eb06 02c3 	add.w	r2, r6, r3, lsl #3
 8023eee:	6851      	ldr	r1, [r2, #4]
 8023ef0:	2200      	movs	r2, #0
 8023ef2:	6124      	str	r4, [r4, #16]
 8023ef4:	60a1      	str	r1, [r4, #8]
 8023ef6:	e884 0024 	stmia.w	r4, {r2, r5}
 8023efa:	f840 5c04 	str.w	r5, [r0, #-4]
 8023efe:	f104 0008 	add.w	r0, r4, #8
 8023f02:	b101      	cbz	r1, 8023f06 <_AddFreeMemory+0x76>
 8023f04:	6048      	str	r0, [r1, #4]
 8023f06:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
 8023f0a:	60a1      	str	r1, [r4, #8]
 8023f0c:	60e2      	str	r2, [r4, #12]
 8023f0e:	6058      	str	r0, [r3, #4]
 8023f10:	6833      	ldr	r3, [r6, #0]
 8023f12:	4907      	ldr	r1, [pc, #28]	; (8023f30 <_AddFreeMemory+0xa0>)
 8023f14:	18ea      	adds	r2, r5, r3
 8023f16:	f896 3029 	ldrb.w	r3, [r6, #41]	; 0x29
 8023f1a:	6032      	str	r2, [r6, #0]
 8023f1c:	b92b      	cbnz	r3, 8023f2a <_AddFreeMemory+0x9a>
 8023f1e:	68cb      	ldr	r3, [r1, #12]
 8023f20:	1a9b      	subs	r3, r3, r2
 8023f22:	688a      	ldr	r2, [r1, #8]
 8023f24:	4293      	cmp	r3, r2
 8023f26:	bf88      	it	hi
 8023f28:	608b      	strhi	r3, [r1, #8]
 8023f2a:	4628      	mov	r0, r5
 8023f2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8023f2e:	bf00      	nop
 8023f30:	240408ac 	.word	0x240408ac

08023f34 <_RemoveHoles>:
 8023f34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023f38:	4f23      	ldr	r7, [pc, #140]	; (8023fc8 <_RemoveHoles+0x94>)
 8023f3a:	4683      	mov	fp, r0
 8023f3c:	68fe      	ldr	r6, [r7, #12]
 8023f3e:	46b8      	mov	r8, r7
 8023f40:	6bbc      	ldr	r4, [r7, #56]	; 0x38
 8023f42:	3e01      	subs	r6, #1
 8023f44:	4426      	add	r6, r4
 8023f46:	e894 0028 	ldmia.w	r4, {r3, r5}
 8023f4a:	bb9b      	cbnz	r3, 8023fb4 <_RemoveHoles+0x80>
 8023f4c:	1961      	adds	r1, r4, r5
 8023f4e:	428e      	cmp	r6, r1
 8023f50:	d930      	bls.n	8023fb4 <_RemoveHoles+0x80>
 8023f52:	f854 a005 	ldr.w	sl, [r4, r5]
 8023f56:	f1ba 0f00 	cmp.w	sl, #0
 8023f5a:	d02b      	beq.n	8023fb4 <_RemoveHoles+0x80>
 8023f5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8023f5e:	f813 303a 	ldrb.w	r3, [r3, sl, lsl #3]
 8023f62:	2b01      	cmp	r3, #1
 8023f64:	d126      	bne.n	8023fb4 <_RemoveHoles+0x80>
 8023f66:	f8d8 302c 	ldr.w	r3, [r8, #44]	; 0x2c
 8023f6a:	4620      	mov	r0, r4
 8023f6c:	f8d1 9004 	ldr.w	r9, [r1, #4]
 8023f70:	9300      	str	r3, [sp, #0]
 8023f72:	9101      	str	r1, [sp, #4]
 8023f74:	f7ff ff6c 	bl	8023e50 <_RemoveFreeBlock>
 8023f78:	9901      	ldr	r1, [sp, #4]
 8023f7a:	f8d8 2034 	ldr.w	r2, [r8, #52]	; 0x34
 8023f7e:	6808      	ldr	r0, [r1, #0]
 8023f80:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8023f84:	4620      	mov	r0, r4
 8023f86:	6054      	str	r4, [r2, #4]
 8023f88:	464a      	mov	r2, r9
 8023f8a:	f005 f899 	bl	80290c0 <memmove>
 8023f8e:	9b00      	ldr	r3, [sp, #0]
 8023f90:	eb04 0109 	add.w	r1, r4, r9
 8023f94:	4628      	mov	r0, r5
 8023f96:	459a      	cmp	sl, r3
 8023f98:	bf02      	ittt	eq
 8023f9a:	f8d8 3034 	ldreq.w	r3, [r8, #52]	; 0x34
 8023f9e:	1b5b      	subeq	r3, r3, r5
 8023fa0:	f8c8 3034 	streq.w	r3, [r8, #52]	; 0x34
 8023fa4:	f7ff ff74 	bl	8023e90 <_AddFreeMemory>
 8023fa8:	f1bb 0f00 	cmp.w	fp, #0
 8023fac:	d001      	beq.n	8023fb2 <_RemoveHoles+0x7e>
 8023fae:	4558      	cmp	r0, fp
 8023fb0:	d205      	bcs.n	8023fbe <_RemoveHoles+0x8a>
 8023fb2:	464d      	mov	r5, r9
 8023fb4:	442c      	add	r4, r5
 8023fb6:	42a6      	cmp	r6, r4
 8023fb8:	d8c5      	bhi.n	8023f46 <_RemoveHoles+0x12>
 8023fba:	2001      	movs	r0, #1
 8023fbc:	e000      	b.n	8023fc0 <_RemoveHoles+0x8c>
 8023fbe:	2000      	movs	r0, #0
 8023fc0:	b003      	add	sp, #12
 8023fc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023fc6:	bf00      	nop
 8023fc8:	240408ac 	.word	0x240408ac

08023fcc <GUI_ALLOC_FreeFixedBlock>:
 8023fcc:	b128      	cbz	r0, 8023fda <GUI_ALLOC_FreeFixedBlock+0xe>
 8023fce:	4b03      	ldr	r3, [pc, #12]	; (8023fdc <GUI_ALLOC_FreeFixedBlock+0x10>)
 8023fd0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8023fd2:	6002      	str	r2, [r0, #0]
 8023fd4:	b102      	cbz	r2, 8023fd8 <GUI_ALLOC_FreeFixedBlock+0xc>
 8023fd6:	6050      	str	r0, [r2, #4]
 8023fd8:	63d8      	str	r0, [r3, #60]	; 0x3c
 8023fda:	4770      	bx	lr
 8023fdc:	240408ac 	.word	0x240408ac

08023fe0 <GUI_ALLOC_h2p>:
 8023fe0:	4b03      	ldr	r3, [pc, #12]	; (8023ff0 <GUI_ALLOC_h2p+0x10>)
 8023fe2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8023fe4:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8023fe8:	6840      	ldr	r0, [r0, #4]
 8023fea:	3008      	adds	r0, #8
 8023fec:	4770      	bx	lr
 8023fee:	bf00      	nop
 8023ff0:	240408ac 	.word	0x240408ac

08023ff4 <GUI_ALLOC_LockH>:
 8023ff4:	4b05      	ldr	r3, [pc, #20]	; (802400c <GUI_ALLOC_LockH+0x18>)
 8023ff6:	69da      	ldr	r2, [r3, #28]
 8023ff8:	3201      	adds	r2, #1
 8023ffa:	61da      	str	r2, [r3, #28]
 8023ffc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8023ffe:	f812 3030 	ldrb.w	r3, [r2, r0, lsl #3]
 8024002:	3301      	adds	r3, #1
 8024004:	f802 3030 	strb.w	r3, [r2, r0, lsl #3]
 8024008:	f7ff bfea 	b.w	8023fe0 <GUI_ALLOC_h2p>
 802400c:	240408ac 	.word	0x240408ac

08024010 <GUI_ALLOC_UnlockH>:
 8024010:	6803      	ldr	r3, [r0, #0]
 8024012:	490a      	ldr	r1, [pc, #40]	; (802403c <GUI_ALLOC_UnlockH+0x2c>)
 8024014:	b530      	push	{r4, r5, lr}
 8024016:	f853 5c08 	ldr.w	r5, [r3, #-8]
 802401a:	6b4c      	ldr	r4, [r1, #52]	; 0x34
 802401c:	f814 3035 	ldrb.w	r3, [r4, r5, lsl #3]
 8024020:	2b01      	cmp	r3, #1
 8024022:	d903      	bls.n	802402c <GUI_ALLOC_UnlockH+0x1c>
 8024024:	69ca      	ldr	r2, [r1, #28]
 8024026:	b10a      	cbz	r2, 802402c <GUI_ALLOC_UnlockH+0x1c>
 8024028:	3a01      	subs	r2, #1
 802402a:	61ca      	str	r2, [r1, #28]
 802402c:	3b01      	subs	r3, #1
 802402e:	f804 3035 	strb.w	r3, [r4, r5, lsl #3]
 8024032:	2300      	movs	r3, #0
 8024034:	6003      	str	r3, [r0, #0]
 8024036:	4618      	mov	r0, r3
 8024038:	bd30      	pop	{r4, r5, pc}
 802403a:	bf00      	nop
 802403c:	240408ac 	.word	0x240408ac

08024040 <GUI_ALLOC_AssignMemory>:
 8024040:	4b02      	ldr	r3, [pc, #8]	; (802404c <GUI_ALLOC_AssignMemory+0xc>)
 8024042:	f021 0103 	bic.w	r1, r1, #3
 8024046:	6018      	str	r0, [r3, #0]
 8024048:	6059      	str	r1, [r3, #4]
 802404a:	4770      	bx	lr
 802404c:	240009cc 	.word	0x240009cc

08024050 <GUI_ALLOC_SetAvBlockSize>:
 8024050:	2810      	cmp	r0, #16
 8024052:	4a05      	ldr	r2, [pc, #20]	; (8024068 <GUI_ALLOC_SetAvBlockSize+0x18>)
 8024054:	d905      	bls.n	8024062 <GUI_ALLOC_SetAvBlockSize+0x12>
 8024056:	6853      	ldr	r3, [r2, #4]
 8024058:	085b      	lsrs	r3, r3, #1
 802405a:	4298      	cmp	r0, r3
 802405c:	bf28      	it	cs
 802405e:	4618      	movcs	r0, r3
 8024060:	e000      	b.n	8024064 <GUI_ALLOC_SetAvBlockSize+0x14>
 8024062:	2010      	movs	r0, #16
 8024064:	6090      	str	r0, [r2, #8]
 8024066:	4770      	bx	lr
 8024068:	240009cc 	.word	0x240009cc

0802406c <GUI_ALLOC_Free>:
 802406c:	b510      	push	{r4, lr}
 802406e:	4604      	mov	r4, r0
 8024070:	b180      	cbz	r0, 8024094 <GUI_ALLOC_Free+0x28>
 8024072:	f000 fe17 	bl	8024ca4 <GUI_Lock>
 8024076:	4b08      	ldr	r3, [pc, #32]	; (8024098 <GUI_ALLOC_Free+0x2c>)
 8024078:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802407a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 802407e:	6859      	ldr	r1, [r3, #4]
 8024080:	6848      	ldr	r0, [r1, #4]
 8024082:	f7ff ff05 	bl	8023e90 <_AddFreeMemory>
 8024086:	4620      	mov	r0, r4
 8024088:	f7ff fed0 	bl	8023e2c <_PushFreeBlock>
 802408c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8024090:	f000 bdfe 	b.w	8024c90 <GUI_Unlock>
 8024094:	bd10      	pop	{r4, pc}
 8024096:	bf00      	nop
 8024098:	240408ac 	.word	0x240408ac

0802409c <_EnlargeBlocks>:
 802409c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80240a0:	4c22      	ldr	r4, [pc, #136]	; (802412c <_EnlargeBlocks+0x90>)
 80240a2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80240a4:	b93b      	cbnz	r3, 80240b6 <_EnlargeBlocks+0x1a>
 80240a6:	4b22      	ldr	r3, [pc, #136]	; (8024130 <_EnlargeBlocks+0x94>)
 80240a8:	689d      	ldr	r5, [r3, #8]
 80240aa:	685b      	ldr	r3, [r3, #4]
 80240ac:	3508      	adds	r5, #8
 80240ae:	fbb3 f5f5 	udiv	r5, r3, r5
 80240b2:	3502      	adds	r5, #2
 80240b4:	e003      	b.n	80240be <_EnlargeBlocks+0x22>
 80240b6:	6923      	ldr	r3, [r4, #16]
 80240b8:	1d1d      	adds	r5, r3, #4
 80240ba:	eb05 05d3 	add.w	r5, r5, r3, lsr #3
 80240be:	00e8      	lsls	r0, r5, #3
 80240c0:	f000 f8c0 	bl	8024244 <_Alloc>
 80240c4:	4680      	mov	r8, r0
 80240c6:	b360      	cbz	r0, 8024122 <_EnlargeBlocks+0x86>
 80240c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80240ca:	6922      	ldr	r2, [r4, #16]
 80240cc:	eb01 03c0 	add.w	r3, r1, r0, lsl #3
 80240d0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80240d2:	00d2      	lsls	r2, r2, #3
 80240d4:	685e      	ldr	r6, [r3, #4]
 80240d6:	4b17      	ldr	r3, [pc, #92]	; (8024134 <_EnlargeBlocks+0x98>)
 80240d8:	3608      	adds	r6, #8
 80240da:	681b      	ldr	r3, [r3, #0]
 80240dc:	4630      	mov	r0, r6
 80240de:	4798      	blx	r3
 80240e0:	6922      	ldr	r2, [r4, #16]
 80240e2:	1e69      	subs	r1, r5, #1
 80240e4:	6366      	str	r6, [r4, #52]	; 0x34
 80240e6:	4613      	mov	r3, r2
 80240e8:	f8c4 802c 	str.w	r8, [r4, #44]	; 0x2c
 80240ec:	428b      	cmp	r3, r1
 80240ee:	d205      	bcs.n	80240fc <_EnlargeBlocks+0x60>
 80240f0:	3301      	adds	r3, #1
 80240f2:	eb06 00c3 	add.w	r0, r6, r3, lsl #3
 80240f6:	f840 3c04 	str.w	r3, [r0, #-4]
 80240fa:	e7f7      	b.n	80240ec <_EnlargeBlocks+0x50>
 80240fc:	eb06 06c3 	add.w	r6, r6, r3, lsl #3
 8024100:	f04f 0800 	mov.w	r8, #0
 8024104:	4638      	mov	r0, r7
 8024106:	f8c6 8004 	str.w	r8, [r6, #4]
 802410a:	6863      	ldr	r3, [r4, #4]
 802410c:	6262      	str	r2, [r4, #36]	; 0x24
 802410e:	1a9b      	subs	r3, r3, r2
 8024110:	6125      	str	r5, [r4, #16]
 8024112:	442b      	add	r3, r5
 8024114:	6063      	str	r3, [r4, #4]
 8024116:	b13f      	cbz	r7, 8024128 <_EnlargeBlocks+0x8c>
 8024118:	f7ff ffa8 	bl	802406c <GUI_ALLOC_Free>
 802411c:	4640      	mov	r0, r8
 802411e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8024122:	2001      	movs	r0, #1
 8024124:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8024128:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802412c:	240408ac 	.word	0x240408ac
 8024130:	240009cc 	.word	0x240009cc
 8024134:	24000020 	.word	0x24000020

08024138 <_InitOnce>:
 8024138:	4a17      	ldr	r2, [pc, #92]	; (8024198 <_InitOnce+0x60>)
 802413a:	b570      	push	{r4, r5, r6, lr}
 802413c:	f892 3028 	ldrb.w	r3, [r2, #40]	; 0x28
 8024140:	bb43      	cbnz	r3, 8024194 <_InitOnce+0x5c>
 8024142:	2301      	movs	r3, #1
 8024144:	f882 3028 	strb.w	r3, [r2, #40]	; 0x28
 8024148:	4b14      	ldr	r3, [pc, #80]	; (802419c <_InitOnce+0x64>)
 802414a:	6899      	ldr	r1, [r3, #8]
 802414c:	b911      	cbnz	r1, 8024154 <_InitOnce+0x1c>
 802414e:	6859      	ldr	r1, [r3, #4]
 8024150:	0889      	lsrs	r1, r1, #2
 8024152:	6099      	str	r1, [r3, #8]
 8024154:	215a      	movs	r1, #90	; 0x5a
 8024156:	2610      	movs	r6, #16
 8024158:	6211      	str	r1, [r2, #32]
 802415a:	2100      	movs	r1, #0
 802415c:	eb02 00c1 	add.w	r0, r2, r1, lsl #3
 8024160:	fa06 f501 	lsl.w	r5, r6, r1
 8024164:	3101      	adds	r1, #1
 8024166:	4c0c      	ldr	r4, [pc, #48]	; (8024198 <_InitOnce+0x60>)
 8024168:	6405      	str	r5, [r0, #64]	; 0x40
 802416a:	2910      	cmp	r1, #16
 802416c:	d1f6      	bne.n	802415c <_InitOnce+0x24>
 802416e:	6819      	ldr	r1, [r3, #0]
 8024170:	2501      	movs	r5, #1
 8024172:	6858      	ldr	r0, [r3, #4]
 8024174:	2302      	movs	r3, #2
 8024176:	63a1      	str	r1, [r4, #56]	; 0x38
 8024178:	6123      	str	r3, [r4, #16]
 802417a:	f1a0 0314 	sub.w	r3, r0, #20
 802417e:	60e0      	str	r0, [r4, #12]
 8024180:	440b      	add	r3, r1
 8024182:	6363      	str	r3, [r4, #52]	; 0x34
 8024184:	605d      	str	r5, [r3, #4]
 8024186:	6265      	str	r5, [r4, #36]	; 0x24
 8024188:	6065      	str	r5, [r4, #4]
 802418a:	f7ff fe81 	bl	8023e90 <_AddFreeMemory>
 802418e:	f7ff ff85 	bl	802409c <_EnlargeBlocks>
 8024192:	6325      	str	r5, [r4, #48]	; 0x30
 8024194:	bd70      	pop	{r4, r5, r6, pc}
 8024196:	bf00      	nop
 8024198:	240408ac 	.word	0x240408ac
 802419c:	240009cc 	.word	0x240009cc

080241a0 <GUI_ALLOC_GetFixedBlock>:
 80241a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80241a4:	4607      	mov	r7, r0
 80241a6:	4e26      	ldr	r6, [pc, #152]	; (8024240 <GUI_ALLOC_GetFixedBlock+0xa0>)
 80241a8:	f7ff ffc6 	bl	8024138 <_InitOnce>
 80241ac:	3703      	adds	r7, #3
 80241ae:	6c30      	ldr	r0, [r6, #64]	; 0x40
 80241b0:	6bf2      	ldr	r2, [r6, #60]	; 0x3c
 80241b2:	f027 0703 	bic.w	r7, r7, #3
 80241b6:	4614      	mov	r4, r2
 80241b8:	3704      	adds	r7, #4
 80241ba:	4287      	cmp	r7, r0
 80241bc:	bf38      	it	cc
 80241be:	4607      	movcc	r7, r0
 80241c0:	b134      	cbz	r4, 80241d0 <GUI_ALLOC_GetFixedBlock+0x30>
 80241c2:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80241c6:	429f      	cmp	r7, r3
 80241c8:	6823      	ldr	r3, [r4, #0]
 80241ca:	d02c      	beq.n	8024226 <GUI_ALLOC_GetFixedBlock+0x86>
 80241cc:	461c      	mov	r4, r3
 80241ce:	e7f7      	b.n	80241c0 <GUI_ALLOC_GetFixedBlock+0x20>
 80241d0:	68f3      	ldr	r3, [r6, #12]
 80241d2:	6bb2      	ldr	r2, [r6, #56]	; 0x38
 80241d4:	eb02 0803 	add.w	r8, r2, r3
 80241d8:	f858 5c04 	ldr.w	r5, [r8, #-4]
 80241dc:	ebc5 0508 	rsb	r5, r5, r8
 80241e0:	682b      	ldr	r3, [r5, #0]
 80241e2:	b133      	cbz	r3, 80241f2 <GUI_ALLOC_GetFixedBlock+0x52>
 80241e4:	4620      	mov	r0, r4
 80241e6:	f7ff fea5 	bl	8023f34 <_RemoveHoles>
 80241ea:	f858 5c04 	ldr.w	r5, [r8, #-4]
 80241ee:	ebc5 0508 	rsb	r5, r5, r8
 80241f2:	682b      	ldr	r3, [r5, #0]
 80241f4:	bb0b      	cbnz	r3, 802423a <GUI_ALLOC_GetFixedBlock+0x9a>
 80241f6:	686b      	ldr	r3, [r5, #4]
 80241f8:	429f      	cmp	r7, r3
 80241fa:	dc1e      	bgt.n	802423a <GUI_ALLOC_GetFixedBlock+0x9a>
 80241fc:	4628      	mov	r0, r5
 80241fe:	1d1c      	adds	r4, r3, #4
 8024200:	f7ff fe26 	bl	8023e50 <_RemoveFreeBlock>
 8024204:	68f3      	ldr	r3, [r6, #12]
 8024206:	6868      	ldr	r0, [r5, #4]
 8024208:	1be4      	subs	r4, r4, r7
 802420a:	1bdb      	subs	r3, r3, r7
 802420c:	1bc0      	subs	r0, r0, r7
 802420e:	442c      	add	r4, r5
 8024210:	60f3      	str	r3, [r6, #12]
 8024212:	6973      	ldr	r3, [r6, #20]
 8024214:	443b      	add	r3, r7
 8024216:	6173      	str	r3, [r6, #20]
 8024218:	d002      	beq.n	8024220 <GUI_ALLOC_GetFixedBlock+0x80>
 802421a:	4629      	mov	r1, r5
 802421c:	f7ff fe38 	bl	8023e90 <_AddFreeMemory>
 8024220:	f844 7c04 	str.w	r7, [r4, #-4]
 8024224:	e009      	b.n	802423a <GUI_ALLOC_GetFixedBlock+0x9a>
 8024226:	b10b      	cbz	r3, 802422c <GUI_ALLOC_GetFixedBlock+0x8c>
 8024228:	6861      	ldr	r1, [r4, #4]
 802422a:	6059      	str	r1, [r3, #4]
 802422c:	6861      	ldr	r1, [r4, #4]
 802422e:	b101      	cbz	r1, 8024232 <GUI_ALLOC_GetFixedBlock+0x92>
 8024230:	600b      	str	r3, [r1, #0]
 8024232:	42a2      	cmp	r2, r4
 8024234:	d101      	bne.n	802423a <GUI_ALLOC_GetFixedBlock+0x9a>
 8024236:	6823      	ldr	r3, [r4, #0]
 8024238:	63f3      	str	r3, [r6, #60]	; 0x3c
 802423a:	4620      	mov	r0, r4
 802423c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8024240:	240408ac 	.word	0x240408ac

08024244 <_Alloc>:
 8024244:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8024248:	4e39      	ldr	r6, [pc, #228]	; (8024330 <_Alloc+0xec>)
 802424a:	4604      	mov	r4, r0
 802424c:	f7ff ff74 	bl	8024138 <_InitOnce>
 8024250:	6c35      	ldr	r5, [r6, #64]	; 0x40
 8024252:	6833      	ldr	r3, [r6, #0]
 8024254:	42ac      	cmp	r4, r5
 8024256:	bf24      	itt	cs
 8024258:	3403      	addcs	r4, #3
 802425a:	f024 0503 	biccs.w	r5, r4, #3
 802425e:	4c34      	ldr	r4, [pc, #208]	; (8024330 <_Alloc+0xec>)
 8024260:	350c      	adds	r5, #12
 8024262:	42ab      	cmp	r3, r5
 8024264:	d33e      	bcc.n	80242e4 <_Alloc+0xa0>
 8024266:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8024268:	6862      	ldr	r2, [r4, #4]
 802426a:	429a      	cmp	r2, r3
 802426c:	d90f      	bls.n	802428e <_Alloc+0x4a>
 802426e:	6873      	ldr	r3, [r6, #4]
 8024270:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8024272:	3b01      	subs	r3, #1
 8024274:	ea4f 08c7 	mov.w	r8, r7, lsl #3
 8024278:	6073      	str	r3, [r6, #4]
 802427a:	6b73      	ldr	r3, [r6, #52]	; 0x34
 802427c:	eb03 0208 	add.w	r2, r3, r8
 8024280:	6852      	ldr	r2, [r2, #4]
 8024282:	6272      	str	r2, [r6, #36]	; 0x24
 8024284:	2201      	movs	r2, #1
 8024286:	f803 2037 	strb.w	r2, [r3, r7, lsl #3]
 802428a:	b957      	cbnz	r7, 80242a2 <_Alloc+0x5e>
 802428c:	e02a      	b.n	80242e4 <_Alloc+0xa0>
 802428e:	3b01      	subs	r3, #1
 8024290:	6323      	str	r3, [r4, #48]	; 0x30
 8024292:	f7ff ff03 	bl	802409c <_EnlargeBlocks>
 8024296:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8024298:	3301      	adds	r3, #1
 802429a:	6323      	str	r3, [r4, #48]	; 0x30
 802429c:	2800      	cmp	r0, #0
 802429e:	d0e6      	beq.n	802426e <_Alloc+0x2a>
 80242a0:	e020      	b.n	80242e4 <_Alloc+0xa0>
 80242a2:	230f      	movs	r3, #15
 80242a4:	eb06 02c3 	add.w	r2, r6, r3, lsl #3
 80242a8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80242aa:	4295      	cmp	r5, r2
 80242ac:	d20c      	bcs.n	80242c8 <_Alloc+0x84>
 80242ae:	f113 33ff 	adds.w	r3, r3, #4294967295
 80242b2:	d2f7      	bcs.n	80242a4 <_Alloc+0x60>
 80242b4:	e008      	b.n	80242c8 <_Alloc+0x84>
 80242b6:	6894      	ldr	r4, [r2, #8]
 80242b8:	b12c      	cbz	r4, 80242c6 <_Alloc+0x82>
 80242ba:	6862      	ldr	r2, [r4, #4]
 80242bc:	4295      	cmp	r5, r2
 80242be:	d914      	bls.n	80242ea <_Alloc+0xa6>
 80242c0:	68a2      	ldr	r2, [r4, #8]
 80242c2:	2a00      	cmp	r2, #0
 80242c4:	d1f7      	bne.n	80242b6 <_Alloc+0x72>
 80242c6:	3301      	adds	r3, #1
 80242c8:	2b0f      	cmp	r3, #15
 80242ca:	d803      	bhi.n	80242d4 <_Alloc+0x90>
 80242cc:	eb06 02c3 	add.w	r2, r6, r3, lsl #3
 80242d0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80242d2:	e7f6      	b.n	80242c2 <_Alloc+0x7e>
 80242d4:	4628      	mov	r0, r5
 80242d6:	f7ff fe2d 	bl	8023f34 <_RemoveHoles>
 80242da:	2800      	cmp	r0, #0
 80242dc:	d0e1      	beq.n	80242a2 <_Alloc+0x5e>
 80242de:	4638      	mov	r0, r7
 80242e0:	f7ff fda4 	bl	8023e2c <_PushFreeBlock>
 80242e4:	2000      	movs	r0, #0
 80242e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80242ea:	f8d4 9004 	ldr.w	r9, [r4, #4]
 80242ee:	4620      	mov	r0, r4
 80242f0:	6c33      	ldr	r3, [r6, #64]	; 0x40
 80242f2:	ebc5 0209 	rsb	r2, r5, r9
 80242f6:	330c      	adds	r3, #12
 80242f8:	429a      	cmp	r2, r3
 80242fa:	bf38      	it	cc
 80242fc:	464d      	movcc	r5, r9
 80242fe:	f7ff fda7 	bl	8023e50 <_RemoveFreeBlock>
 8024302:	6b73      	ldr	r3, [r6, #52]	; 0x34
 8024304:	1961      	adds	r1, r4, r5
 8024306:	454d      	cmp	r5, r9
 8024308:	4498      	add	r8, r3
 802430a:	f04f 0300 	mov.w	r3, #0
 802430e:	f8c8 4004 	str.w	r4, [r8, #4]
 8024312:	6027      	str	r7, [r4, #0]
 8024314:	6065      	str	r5, [r4, #4]
 8024316:	60a3      	str	r3, [r4, #8]
 8024318:	6124      	str	r4, [r4, #16]
 802431a:	f841 5c04 	str.w	r5, [r1, #-4]
 802431e:	da03      	bge.n	8024328 <_Alloc+0xe4>
 8024320:	ebc5 0009 	rsb	r0, r5, r9
 8024324:	f7ff fdb4 	bl	8023e90 <_AddFreeMemory>
 8024328:	4638      	mov	r0, r7
 802432a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802432e:	bf00      	nop
 8024330:	240408ac 	.word	0x240408ac

08024334 <GUI_ALLOC_AllocNoInit>:
 8024334:	b510      	push	{r4, lr}
 8024336:	4604      	mov	r4, r0
 8024338:	b138      	cbz	r0, 802434a <GUI_ALLOC_AllocNoInit+0x16>
 802433a:	f000 fcb3 	bl	8024ca4 <GUI_Lock>
 802433e:	4620      	mov	r0, r4
 8024340:	f7ff ff80 	bl	8024244 <_Alloc>
 8024344:	4604      	mov	r4, r0
 8024346:	f000 fca3 	bl	8024c90 <GUI_Unlock>
 802434a:	4620      	mov	r0, r4
 802434c:	bd10      	pop	{r4, pc}
	...

08024350 <GUI_ALLOC_AllocZero>:
 8024350:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8024352:	4605      	mov	r5, r0
 8024354:	f000 fca6 	bl	8024ca4 <GUI_Lock>
 8024358:	4628      	mov	r0, r5
 802435a:	f7ff ffeb 	bl	8024334 <GUI_ALLOC_AllocNoInit>
 802435e:	4606      	mov	r6, r0
 8024360:	b160      	cbz	r0, 802437c <GUI_ALLOC_AllocZero+0x2c>
 8024362:	f7ff fe47 	bl	8023ff4 <GUI_ALLOC_LockH>
 8024366:	ac02      	add	r4, sp, #8
 8024368:	4b07      	ldr	r3, [pc, #28]	; (8024388 <GUI_ALLOC_AllocZero+0x38>)
 802436a:	462a      	mov	r2, r5
 802436c:	f844 0d04 	str.w	r0, [r4, #-4]!
 8024370:	2100      	movs	r1, #0
 8024372:	681b      	ldr	r3, [r3, #0]
 8024374:	4798      	blx	r3
 8024376:	4620      	mov	r0, r4
 8024378:	f7ff fe4a 	bl	8024010 <GUI_ALLOC_UnlockH>
 802437c:	f000 fc88 	bl	8024c90 <GUI_Unlock>
 8024380:	4630      	mov	r0, r6
 8024382:	b002      	add	sp, #8
 8024384:	bd70      	pop	{r4, r5, r6, pc}
 8024386:	bf00      	nop
 8024388:	24000024 	.word	0x24000024

0802438c <GUI_CalcColorDist>:
 802438c:	b2c3      	uxtb	r3, r0
 802438e:	b2ca      	uxtb	r2, r1
 8024390:	1a9a      	subs	r2, r3, r2
 8024392:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8024396:	b292      	uxth	r2, r2
 8024398:	b510      	push	{r4, lr}
 802439a:	b214      	sxth	r4, r2
 802439c:	2c00      	cmp	r4, #0
 802439e:	bfbc      	itt	lt
 80243a0:	4252      	neglt	r2, r2
 80243a2:	b214      	sxthlt	r4, r2
 80243a4:	f3c1 2207 	ubfx	r2, r1, #8, #8
 80243a8:	0c09      	lsrs	r1, r1, #16
 80243aa:	1a9b      	subs	r3, r3, r2
 80243ac:	ebc1 4110 	rsb	r1, r1, r0, lsr #16
 80243b0:	b29b      	uxth	r3, r3
 80243b2:	b289      	uxth	r1, r1
 80243b4:	b21a      	sxth	r2, r3
 80243b6:	b208      	sxth	r0, r1
 80243b8:	2a00      	cmp	r2, #0
 80243ba:	bfbc      	itt	lt
 80243bc:	425b      	neglt	r3, r3
 80243be:	b21a      	sxthlt	r2, r3
 80243c0:	2800      	cmp	r0, #0
 80243c2:	bfb8      	it	lt
 80243c4:	4249      	neglt	r1, r1
 80243c6:	fb02 f202 	mul.w	r2, r2, r2
 80243ca:	bfb8      	it	lt
 80243cc:	b208      	sxthlt	r0, r1
 80243ce:	fb04 2204 	mla	r2, r4, r4, r2
 80243d2:	b280      	uxth	r0, r0
 80243d4:	fb00 2000 	mla	r0, r0, r0, r2
 80243d8:	bd10      	pop	{r4, pc}
	...

080243dc <GUI_GetVersionString>:
 80243dc:	4804      	ldr	r0, [pc, #16]	; (80243f0 <GUI_GetVersionString+0x14>)
 80243de:	2335      	movs	r3, #53	; 0x35
 80243e0:	7003      	strb	r3, [r0, #0]
 80243e2:	2334      	movs	r3, #52	; 0x34
 80243e4:	7083      	strb	r3, [r0, #2]
 80243e6:	70c3      	strb	r3, [r0, #3]
 80243e8:	2361      	movs	r3, #97	; 0x61
 80243ea:	7103      	strb	r3, [r0, #4]
 80243ec:	4770      	bx	lr
 80243ee:	bf00      	nop
 80243f0:	24000000 	.word	0x24000000

080243f4 <GUI_MergeRect>:
 80243f4:	b510      	push	{r4, lr}
 80243f6:	b338      	cbz	r0, 8024448 <GUI_MergeRect+0x54>
 80243f8:	b309      	cbz	r1, 802443e <GUI_MergeRect+0x4a>
 80243fa:	b30a      	cbz	r2, 8024440 <GUI_MergeRect+0x4c>
 80243fc:	f9b2 4000 	ldrsh.w	r4, [r2]
 8024400:	f9b1 3000 	ldrsh.w	r3, [r1]
 8024404:	42a3      	cmp	r3, r4
 8024406:	bfa8      	it	ge
 8024408:	4623      	movge	r3, r4
 802440a:	f9b2 4002 	ldrsh.w	r4, [r2, #2]
 802440e:	8003      	strh	r3, [r0, #0]
 8024410:	f9b1 3002 	ldrsh.w	r3, [r1, #2]
 8024414:	42a3      	cmp	r3, r4
 8024416:	bfa8      	it	ge
 8024418:	4623      	movge	r3, r4
 802441a:	f9b2 4004 	ldrsh.w	r4, [r2, #4]
 802441e:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 8024422:	8043      	strh	r3, [r0, #2]
 8024424:	f9b1 3004 	ldrsh.w	r3, [r1, #4]
 8024428:	42a3      	cmp	r3, r4
 802442a:	bfb8      	it	lt
 802442c:	4623      	movlt	r3, r4
 802442e:	8083      	strh	r3, [r0, #4]
 8024430:	f9b1 3006 	ldrsh.w	r3, [r1, #6]
 8024434:	4293      	cmp	r3, r2
 8024436:	bfb8      	it	lt
 8024438:	4613      	movlt	r3, r2
 802443a:	80c3      	strh	r3, [r0, #6]
 802443c:	bd10      	pop	{r4, pc}
 802443e:	4611      	mov	r1, r2
 8024440:	680b      	ldr	r3, [r1, #0]
 8024442:	6003      	str	r3, [r0, #0]
 8024444:	684b      	ldr	r3, [r1, #4]
 8024446:	6043      	str	r3, [r0, #4]
 8024448:	bd10      	pop	{r4, pc}

0802444a <GUI_MoveRect>:
 802444a:	b168      	cbz	r0, 8024468 <GUI_MoveRect+0x1e>
 802444c:	b289      	uxth	r1, r1
 802444e:	8803      	ldrh	r3, [r0, #0]
 8024450:	b292      	uxth	r2, r2
 8024452:	440b      	add	r3, r1
 8024454:	8003      	strh	r3, [r0, #0]
 8024456:	8883      	ldrh	r3, [r0, #4]
 8024458:	4419      	add	r1, r3
 802445a:	8843      	ldrh	r3, [r0, #2]
 802445c:	4413      	add	r3, r2
 802445e:	8081      	strh	r1, [r0, #4]
 8024460:	8043      	strh	r3, [r0, #2]
 8024462:	88c3      	ldrh	r3, [r0, #6]
 8024464:	441a      	add	r2, r3
 8024466:	80c2      	strh	r2, [r0, #6]
 8024468:	4770      	bx	lr
	...

0802446c <GUI_GotoXY>:
 802446c:	b538      	push	{r3, r4, r5, lr}
 802446e:	4605      	mov	r5, r0
 8024470:	460c      	mov	r4, r1
 8024472:	f000 fc17 	bl	8024ca4 <GUI_Lock>
 8024476:	4b04      	ldr	r3, [pc, #16]	; (8024488 <GUI_GotoXY+0x1c>)
 8024478:	681b      	ldr	r3, [r3, #0]
 802447a:	845d      	strh	r5, [r3, #34]	; 0x22
 802447c:	849c      	strh	r4, [r3, #36]	; 0x24
 802447e:	f000 fc07 	bl	8024c90 <GUI_Unlock>
 8024482:	2000      	movs	r0, #0
 8024484:	bd38      	pop	{r3, r4, r5, pc}
 8024486:	bf00      	nop
 8024488:	24000014 	.word	0x24000014

0802448c <GUI_RectsIntersect>:
 802448c:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
 8024490:	f9b1 3006 	ldrsh.w	r3, [r1, #6]
 8024494:	429a      	cmp	r2, r3
 8024496:	dc14      	bgt.n	80244c2 <GUI_RectsIntersect+0x36>
 8024498:	f9b1 2002 	ldrsh.w	r2, [r1, #2]
 802449c:	f9b0 3006 	ldrsh.w	r3, [r0, #6]
 80244a0:	429a      	cmp	r2, r3
 80244a2:	dc0e      	bgt.n	80244c2 <GUI_RectsIntersect+0x36>
 80244a4:	f9b0 2000 	ldrsh.w	r2, [r0]
 80244a8:	f9b1 3004 	ldrsh.w	r3, [r1, #4]
 80244ac:	429a      	cmp	r2, r3
 80244ae:	dc08      	bgt.n	80244c2 <GUI_RectsIntersect+0x36>
 80244b0:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 80244b4:	f9b1 3000 	ldrsh.w	r3, [r1]
 80244b8:	4283      	cmp	r3, r0
 80244ba:	bfcc      	ite	gt
 80244bc:	2000      	movgt	r0, #0
 80244be:	2001      	movle	r0, #1
 80244c0:	4770      	bx	lr
 80244c2:	2000      	movs	r0, #0
 80244c4:	4770      	bx	lr

080244c6 <GUI_SelectLCD>:
 80244c6:	b508      	push	{r3, lr}
 80244c8:	f000 fbec 	bl	8024ca4 <GUI_Lock>
 80244cc:	f001 fa12 	bl	80258f4 <LCD_SelectLCD>
 80244d0:	f001 fa78 	bl	80259c4 <LCD_UpdateColorIndices>
 80244d4:	f003 f944 	bl	8027760 <WM_Activate>
 80244d8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80244dc:	f000 bbd8 	b.w	8024c90 <GUI_Unlock>

080244e0 <GUI_SetBkColor>:
 80244e0:	b510      	push	{r4, lr}
 80244e2:	4604      	mov	r4, r0
 80244e4:	f000 fbde 	bl	8024ca4 <GUI_Lock>
 80244e8:	4620      	mov	r0, r4
 80244ea:	f001 f877 	bl	80255dc <LCD_SetBkColor>
 80244ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80244f2:	f000 bbcd 	b.w	8024c90 <GUI_Unlock>

080244f6 <GUI_SetColor>:
 80244f6:	b510      	push	{r4, lr}
 80244f8:	4604      	mov	r4, r0
 80244fa:	f000 fbd3 	bl	8024ca4 <GUI_Lock>
 80244fe:	4620      	mov	r0, r4
 8024500:	f001 f872 	bl	80255e8 <LCD_SetColor>
 8024504:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8024508:	f000 bbc2 	b.w	8024c90 <GUI_Unlock>

0802450c <GUI_SetFont>:
 802450c:	b538      	push	{r3, r4, r5, lr}
 802450e:	4604      	mov	r4, r0
 8024510:	f000 fbc8 	bl	8024ca4 <GUI_Lock>
 8024514:	4b04      	ldr	r3, [pc, #16]	; (8024528 <GUI_SetFont+0x1c>)
 8024516:	681b      	ldr	r3, [r3, #0]
 8024518:	69dd      	ldr	r5, [r3, #28]
 802451a:	b104      	cbz	r4, 802451e <GUI_SetFont+0x12>
 802451c:	61dc      	str	r4, [r3, #28]
 802451e:	f000 fbb7 	bl	8024c90 <GUI_Unlock>
 8024522:	4628      	mov	r0, r5
 8024524:	bd38      	pop	{r3, r4, r5, pc}
 8024526:	bf00      	nop
 8024528:	24000014 	.word	0x24000014

0802452c <GUI_SetOrg>:
 802452c:	b570      	push	{r4, r5, r6, lr}
 802452e:	4604      	mov	r4, r0
 8024530:	460d      	mov	r5, r1
 8024532:	f000 fbb7 	bl	8024ca4 <GUI_Lock>
 8024536:	4b09      	ldr	r3, [pc, #36]	; (802455c <GUI_SetOrg+0x30>)
 8024538:	4621      	mov	r1, r4
 802453a:	801c      	strh	r4, [r3, #0]
 802453c:	4b08      	ldr	r3, [pc, #32]	; (8024560 <GUI_SetOrg+0x34>)
 802453e:	801d      	strh	r5, [r3, #0]
 8024540:	4b08      	ldr	r3, [pc, #32]	; (8024564 <GUI_SetOrg+0x38>)
 8024542:	681b      	ldr	r3, [r3, #0]
 8024544:	7c5a      	ldrb	r2, [r3, #17]
 8024546:	4b08      	ldr	r3, [pc, #32]	; (8024568 <GUI_SetOrg+0x3c>)
 8024548:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 802454c:	68c2      	ldr	r2, [r0, #12]
 802454e:	6a16      	ldr	r6, [r2, #32]
 8024550:	462a      	mov	r2, r5
 8024552:	47b0      	blx	r6
 8024554:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8024558:	f000 bb9a 	b.w	8024c90 <GUI_Unlock>
 802455c:	24040994 	.word	0x24040994
 8024560:	24040984 	.word	0x24040984
 8024564:	24000014 	.word	0x24000014
 8024568:	240409bc 	.word	0x240409bc

0802456c <GUI_SetTextAlign>:
 802456c:	b538      	push	{r3, r4, r5, lr}
 802456e:	4605      	mov	r5, r0
 8024570:	f000 fb98 	bl	8024ca4 <GUI_Lock>
 8024574:	4b04      	ldr	r3, [pc, #16]	; (8024588 <GUI_SetTextAlign+0x1c>)
 8024576:	681b      	ldr	r3, [r3, #0]
 8024578:	f9b3 402c 	ldrsh.w	r4, [r3, #44]	; 0x2c
 802457c:	859d      	strh	r5, [r3, #44]	; 0x2c
 802457e:	f000 fb87 	bl	8024c90 <GUI_Unlock>
 8024582:	4620      	mov	r0, r4
 8024584:	bd38      	pop	{r3, r4, r5, pc}
 8024586:	bf00      	nop
 8024588:	24000014 	.word	0x24000014

0802458c <GUI_SetTextMode>:
 802458c:	b538      	push	{r3, r4, r5, lr}
 802458e:	4605      	mov	r5, r0
 8024590:	f000 fb88 	bl	8024ca4 <GUI_Lock>
 8024594:	4b04      	ldr	r3, [pc, #16]	; (80245a8 <GUI_SetTextMode+0x1c>)
 8024596:	681b      	ldr	r3, [r3, #0]
 8024598:	f9b3 402a 	ldrsh.w	r4, [r3, #42]	; 0x2a
 802459c:	855d      	strh	r5, [r3, #42]	; 0x2a
 802459e:	f000 fb77 	bl	8024c90 <GUI_Unlock>
 80245a2:	4620      	mov	r0, r4
 80245a4:	bd38      	pop	{r3, r4, r5, pc}
 80245a6:	bf00      	nop
 80245a8:	24000014 	.word	0x24000014

080245ac <_InitContext>:
 80245ac:	b570      	push	{r4, r5, r6, lr}
 80245ae:	4e1a      	ldr	r6, [pc, #104]	; (8024618 <_InitContext+0x6c>)
 80245b0:	4604      	mov	r4, r0
 80245b2:	4d1a      	ldr	r5, [pc, #104]	; (802461c <_InitContext+0x70>)
 80245b4:	f106 0384 	add.w	r3, r6, #132	; 0x84
 80245b8:	f104 0108 	add.w	r1, r4, #8
 80245bc:	6703      	str	r3, [r0, #112]	; 0x70
 80245be:	68eb      	ldr	r3, [r5, #12]
 80245c0:	1d1a      	adds	r2, r3, #4
 80245c2:	639b      	str	r3, [r3, #56]	; 0x38
 80245c4:	641b      	str	r3, [r3, #64]	; 0x40
 80245c6:	63da      	str	r2, [r3, #60]	; 0x3c
 80245c8:	f103 0208 	add.w	r2, r3, #8
 80245cc:	6142      	str	r2, [r0, #20]
 80245ce:	7c5a      	ldrb	r2, [r3, #17]
 80245d0:	4b13      	ldr	r3, [pc, #76]	; (8024620 <_InitContext+0x74>)
 80245d2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80245d6:	68c3      	ldr	r3, [r0, #12]
 80245d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80245da:	4798      	blx	r3
 80245dc:	4b11      	ldr	r3, [pc, #68]	; (8024624 <_InitContext+0x78>)
 80245de:	6663      	str	r3, [r4, #100]	; 0x64
 80245e0:	686b      	ldr	r3, [r5, #4]
 80245e2:	61e3      	str	r3, [r4, #28]
 80245e4:	68eb      	ldr	r3, [r5, #12]
 80245e6:	3308      	adds	r3, #8
 80245e8:	6163      	str	r3, [r4, #20]
 80245ea:	2301      	movs	r3, #1
 80245ec:	7623      	strb	r3, [r4, #24]
 80245ee:	76e3      	strb	r3, [r4, #27]
 80245f0:	f003 f98e 	bl	8027910 <WM_GetDesktopWindow>
 80245f4:	2303      	movs	r3, #3
 80245f6:	64a0      	str	r0, [r4, #72]	; 0x48
 80245f8:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
 80245fc:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
 8024600:	6830      	ldr	r0, [r6, #0]
 8024602:	6323      	str	r3, [r4, #48]	; 0x30
 8024604:	6363      	str	r3, [r4, #52]	; 0x34
 8024606:	f000 ffe9 	bl	80255dc <LCD_SetBkColor>
 802460a:	68a8      	ldr	r0, [r5, #8]
 802460c:	f000 ffec 	bl	80255e8 <LCD_SetColor>
 8024610:	4a05      	ldr	r2, [pc, #20]	; (8024628 <_InitContext+0x7c>)
 8024612:	4b06      	ldr	r3, [pc, #24]	; (802462c <_InitContext+0x80>)
 8024614:	601a      	str	r2, [r3, #0]
 8024616:	bd70      	pop	{r4, r5, r6, pc}
 8024618:	240009e0 	.word	0x240009e0
 802461c:	24000008 	.word	0x24000008
 8024620:	240409bc 	.word	0x240409bc
 8024624:	0802c28c 	.word	0x0802c28c
 8024628:	0802c2a4 	.word	0x0802c2a4
 802462c:	240409b4 	.word	0x240409b4

08024630 <_OnExit>:
 8024630:	b570      	push	{r4, r5, r6, lr}
 8024632:	2400      	movs	r4, #0
 8024634:	4d0a      	ldr	r5, [pc, #40]	; (8024660 <_OnExit+0x30>)
 8024636:	4e0b      	ldr	r6, [pc, #44]	; (8024664 <_OnExit+0x34>)
 8024638:	2274      	movs	r2, #116	; 0x74
 802463a:	f8c5 4080 	str.w	r4, [r5, #128]	; 0x80
 802463e:	3504      	adds	r5, #4
 8024640:	6833      	ldr	r3, [r6, #0]
 8024642:	4621      	mov	r1, r4
 8024644:	4628      	mov	r0, r5
 8024646:	4798      	blx	r3
 8024648:	6833      	ldr	r3, [r6, #0]
 802464a:	2208      	movs	r2, #8
 802464c:	4621      	mov	r1, r4
 802464e:	4806      	ldr	r0, [pc, #24]	; (8024668 <_OnExit+0x38>)
 8024650:	4798      	blx	r3
 8024652:	4b06      	ldr	r3, [pc, #24]	; (802466c <_OnExit+0x3c>)
 8024654:	60dd      	str	r5, [r3, #12]
 8024656:	4b06      	ldr	r3, [pc, #24]	; (8024670 <_OnExit+0x40>)
 8024658:	701c      	strb	r4, [r3, #0]
 802465a:	4b06      	ldr	r3, [pc, #24]	; (8024674 <_OnExit+0x44>)
 802465c:	601c      	str	r4, [r3, #0]
 802465e:	bd70      	pop	{r4, r5, r6, pc}
 8024660:	240009e0 	.word	0x240009e0
 8024664:	24000024 	.word	0x24000024
 8024668:	240409bc 	.word	0x240409bc
 802466c:	24000008 	.word	0x24000008
 8024670:	240409a4 	.word	0x240409a4
 8024674:	24040980 	.word	0x24040980

08024678 <GUI_ClearRect>:
 8024678:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 802467c:	4616      	mov	r6, r2
 802467e:	461f      	mov	r7, r3
 8024680:	4604      	mov	r4, r0
 8024682:	460d      	mov	r5, r1
 8024684:	f000 fb0e 	bl	8024ca4 <GUI_Lock>
 8024688:	2004      	movs	r0, #4
 802468a:	f000 fc6b 	bl	8024f64 <LCD_SetDrawMode>
 802468e:	4b14      	ldr	r3, [pc, #80]	; (80246e0 <GUI_ClearRect+0x68>)
 8024690:	4680      	mov	r8, r0
 8024692:	4668      	mov	r0, sp
 8024694:	68db      	ldr	r3, [r3, #12]
 8024696:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8024698:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802469a:	4414      	add	r4, r2
 802469c:	4416      	add	r6, r2
 802469e:	441d      	add	r5, r3
 80246a0:	441f      	add	r7, r3
 80246a2:	f8ad 4000 	strh.w	r4, [sp]
 80246a6:	f8ad 6004 	strh.w	r6, [sp, #4]
 80246aa:	f8ad 5002 	strh.w	r5, [sp, #2]
 80246ae:	f8ad 7006 	strh.w	r7, [sp, #6]
 80246b2:	f002 ffd5 	bl	8027660 <WM__InitIVRSearch>
 80246b6:	b938      	cbnz	r0, 80246c8 <GUI_ClearRect+0x50>
 80246b8:	4640      	mov	r0, r8
 80246ba:	f000 fc53 	bl	8024f64 <LCD_SetDrawMode>
 80246be:	f000 fae7 	bl	8024c90 <GUI_Unlock>
 80246c2:	b002      	add	sp, #8
 80246c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80246c8:	463b      	mov	r3, r7
 80246ca:	4632      	mov	r2, r6
 80246cc:	4629      	mov	r1, r5
 80246ce:	4620      	mov	r0, r4
 80246d0:	f000 fca6 	bl	8025020 <LCD_FillRect>
 80246d4:	f002 ff02 	bl	80274dc <WM__GetNextIVR>
 80246d8:	2800      	cmp	r0, #0
 80246da:	d1f5      	bne.n	80246c8 <GUI_ClearRect+0x50>
 80246dc:	e7ec      	b.n	80246b8 <GUI_ClearRect+0x40>
 80246de:	bf00      	nop
 80246e0:	24000008 	.word	0x24000008

080246e4 <GUI_Clear>:
 80246e4:	2100      	movs	r1, #0
 80246e6:	b510      	push	{r4, lr}
 80246e8:	4608      	mov	r0, r1
 80246ea:	f7ff febf 	bl	802446c <GUI_GotoXY>
 80246ee:	f643 73ff 	movw	r3, #16383	; 0x3fff
 80246f2:	4903      	ldr	r1, [pc, #12]	; (8024700 <GUI_Clear+0x1c>)
 80246f4:	461a      	mov	r2, r3
 80246f6:	4608      	mov	r0, r1
 80246f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80246fc:	f7ff bfbc 	b.w	8024678 <GUI_ClearRect>
 8024700:	ffffc001 	.word	0xffffc001

08024704 <GUI__Config>:
 8024704:	b5f0      	push	{r4, r5, r6, r7, lr}
 8024706:	4d21      	ldr	r5, [pc, #132]	; (802478c <GUI__Config+0x88>)
 8024708:	b085      	sub	sp, #20
 802470a:	f8d5 3080 	ldr.w	r3, [r5, #128]	; 0x80
 802470e:	2b00      	cmp	r3, #0
 8024710:	d139      	bne.n	8024786 <GUI__Config+0x82>
 8024712:	2301      	movs	r3, #1
 8024714:	466a      	mov	r2, sp
 8024716:	466e      	mov	r6, sp
 8024718:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80
 802471c:	4b1c      	ldr	r3, [pc, #112]	; (8024790 <GUI__Config+0x8c>)
 802471e:	f103 0708 	add.w	r7, r3, #8
 8024722:	6818      	ldr	r0, [r3, #0]
 8024724:	3308      	adds	r3, #8
 8024726:	f853 1c04 	ldr.w	r1, [r3, #-4]
 802472a:	4614      	mov	r4, r2
 802472c:	42bb      	cmp	r3, r7
 802472e:	c403      	stmia	r4!, {r0, r1}
 8024730:	4622      	mov	r2, r4
 8024732:	d1f6      	bne.n	8024722 <GUI__Config+0x1e>
 8024734:	6818      	ldr	r0, [r3, #0]
 8024736:	8899      	ldrh	r1, [r3, #4]
 8024738:	799b      	ldrb	r3, [r3, #6]
 802473a:	6020      	str	r0, [r4, #0]
 802473c:	71a3      	strb	r3, [r4, #6]
 802473e:	4633      	mov	r3, r6
 8024740:	80a1      	strh	r1, [r4, #4]
 8024742:	4c14      	ldr	r4, [pc, #80]	; (8024794 <GUI__Config+0x90>)
 8024744:	f813 2b01 	ldrb.w	r2, [r3], #1
 8024748:	f804 2b01 	strb.w	r2, [r4], #1
 802474c:	781a      	ldrb	r2, [r3, #0]
 802474e:	2a00      	cmp	r2, #0
 8024750:	d1f8      	bne.n	8024744 <GUI__Config+0x40>
 8024752:	f7ff fe43 	bl	80243dc <GUI_GetVersionString>
 8024756:	f810 3b01 	ldrb.w	r3, [r0], #1
 802475a:	4622      	mov	r2, r4
 802475c:	f804 3b01 	strb.w	r3, [r4], #1
 8024760:	7803      	ldrb	r3, [r0, #0]
 8024762:	2b00      	cmp	r3, #0
 8024764:	d1f7      	bne.n	8024756 <GUI__Config+0x52>
 8024766:	7053      	strb	r3, [r2, #1]
 8024768:	f7e4 fb3a 	bl	8008de0 <GUI_X_Config>
 802476c:	f000 fad6 	bl	8024d1c <GUITASK_Init>
 8024770:	f7e5 fa44 	bl	8009bfc <LCD_X_Config>
 8024774:	4b08      	ldr	r3, [pc, #32]	; (8024798 <GUI__Config+0x94>)
 8024776:	4809      	ldr	r0, [pc, #36]	; (802479c <GUI__Config+0x98>)
 8024778:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
 802477c:	b005      	add	sp, #20
 802477e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8024782:	f000 b8d3 	b.w	802492c <GUI__RegisterExit>
 8024786:	b005      	add	sp, #20
 8024788:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802478a:	bf00      	nop
 802478c:	240009e0 	.word	0x240009e0
 8024790:	0802c294 	.word	0x0802c294
 8024794:	24000a64 	.word	0x24000a64
 8024798:	08024631 	.word	0x08024631
 802479c:	24000a78 	.word	0x24000a78

080247a0 <GUI_Init>:
 80247a0:	b590      	push	{r4, r7, lr}
 80247a2:	b083      	sub	sp, #12
 80247a4:	af00      	add	r7, sp, #0
 80247a6:	4a54      	ldr	r2, [pc, #336]	; (80248f8 <GUI_Init+0x158>)
 80247a8:	4b53      	ldr	r3, [pc, #332]	; (80248f8 <GUI_Init+0x158>)
 80247aa:	681b      	ldr	r3, [r3, #0]
 80247ac:	f023 0301 	bic.w	r3, r3, #1
 80247b0:	6013      	str	r3, [r2, #0]
 80247b2:	4b52      	ldr	r3, [pc, #328]	; (80248fc <GUI_Init+0x15c>)
 80247b4:	681b      	ldr	r3, [r3, #0]
 80247b6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80247ba:	f240 4249 	movw	r2, #1097	; 0x449
 80247be:	4293      	cmp	r3, r2
 80247c0:	bf0c      	ite	eq
 80247c2:	2301      	moveq	r3, #1
 80247c4:	2300      	movne	r3, #0
 80247c6:	b2da      	uxtb	r2, r3
 80247c8:	4b4c      	ldr	r3, [pc, #304]	; (80248fc <GUI_Init+0x15c>)
 80247ca:	681b      	ldr	r3, [r3, #0]
 80247cc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80247d0:	f240 4151 	movw	r1, #1105	; 0x451
 80247d4:	428b      	cmp	r3, r1
 80247d6:	bf0c      	ite	eq
 80247d8:	2301      	moveq	r3, #1
 80247da:	2300      	movne	r3, #0
 80247dc:	b2db      	uxtb	r3, r3
 80247de:	4313      	orrs	r3, r2
 80247e0:	b2db      	uxtb	r3, r3
 80247e2:	4619      	mov	r1, r3
 80247e4:	4b45      	ldr	r3, [pc, #276]	; (80248fc <GUI_Init+0x15c>)
 80247e6:	681b      	ldr	r3, [r3, #0]
 80247e8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80247ec:	f240 4252 	movw	r2, #1106	; 0x452
 80247f0:	4293      	cmp	r3, r2
 80247f2:	bf0c      	ite	eq
 80247f4:	2301      	moveq	r3, #1
 80247f6:	2300      	movne	r3, #0
 80247f8:	b2db      	uxtb	r3, r3
 80247fa:	430b      	orrs	r3, r1
 80247fc:	2b00      	cmp	r3, #0
 80247fe:	d010      	beq.n	8024822 <GUI_Init+0x82>
 8024800:	4b3f      	ldr	r3, [pc, #252]	; (8024900 <GUI_Init+0x160>)
 8024802:	2201      	movs	r2, #1
 8024804:	601a      	str	r2, [r3, #0]
 8024806:	bf00      	nop
 8024808:	4b3d      	ldr	r3, [pc, #244]	; (8024900 <GUI_Init+0x160>)
 802480a:	681b      	ldr	r3, [r3, #0]
 802480c:	2b00      	cmp	r3, #0
 802480e:	d1fb      	bne.n	8024808 <GUI_Init+0x68>
 8024810:	4b3c      	ldr	r3, [pc, #240]	; (8024904 <GUI_Init+0x164>)
 8024812:	4a3d      	ldr	r2, [pc, #244]	; (8024908 <GUI_Init+0x168>)
 8024814:	601a      	str	r2, [r3, #0]
 8024816:	4b3b      	ldr	r3, [pc, #236]	; (8024904 <GUI_Init+0x164>)
 8024818:	681b      	ldr	r3, [r3, #0]
 802481a:	4a3c      	ldr	r2, [pc, #240]	; (802490c <GUI_Init+0x16c>)
 802481c:	4293      	cmp	r3, r2
 802481e:	d018      	beq.n	8024852 <GUI_Init+0xb2>
 8024820:	e7fe      	b.n	8024820 <GUI_Init+0x80>
 8024822:	4b3b      	ldr	r3, [pc, #236]	; (8024910 <GUI_Init+0x170>)
 8024824:	681b      	ldr	r3, [r3, #0]
 8024826:	f3c3 030a 	ubfx	r3, r3, #0, #11
 802482a:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 802482e:	d110      	bne.n	8024852 <GUI_Init+0xb2>
 8024830:	4b38      	ldr	r3, [pc, #224]	; (8024914 <GUI_Init+0x174>)
 8024832:	2201      	movs	r2, #1
 8024834:	601a      	str	r2, [r3, #0]
 8024836:	bf00      	nop
 8024838:	4b36      	ldr	r3, [pc, #216]	; (8024914 <GUI_Init+0x174>)
 802483a:	681b      	ldr	r3, [r3, #0]
 802483c:	2b00      	cmp	r3, #0
 802483e:	d1fb      	bne.n	8024838 <GUI_Init+0x98>
 8024840:	4b35      	ldr	r3, [pc, #212]	; (8024918 <GUI_Init+0x178>)
 8024842:	4a31      	ldr	r2, [pc, #196]	; (8024908 <GUI_Init+0x168>)
 8024844:	601a      	str	r2, [r3, #0]
 8024846:	4b34      	ldr	r3, [pc, #208]	; (8024918 <GUI_Init+0x178>)
 8024848:	681b      	ldr	r3, [r3, #0]
 802484a:	4a30      	ldr	r2, [pc, #192]	; (802490c <GUI_Init+0x16c>)
 802484c:	4293      	cmp	r3, r2
 802484e:	d000      	beq.n	8024852 <GUI_Init+0xb2>
 8024850:	e7fe      	b.n	8024850 <GUI_Init+0xb0>
 8024852:	f7ff ff57 	bl	8024704 <GUI__Config>
 8024856:	4b31      	ldr	r3, [pc, #196]	; (802491c <GUI_Init+0x17c>)
 8024858:	222e      	movs	r2, #46	; 0x2e
 802485a:	701a      	strb	r2, [r3, #0]
 802485c:	f7e5 f978 	bl	8009b50 <GUI_X_Init>
 8024860:	482f      	ldr	r0, [pc, #188]	; (8024920 <GUI_Init+0x180>)
 8024862:	f7ff fea3 	bl	80245ac <_InitContext>
 8024866:	f000 fe13 	bl	8025490 <emWin_LCD_Init>
 802486a:	6078      	str	r0, [r7, #4]
 802486c:	f000 ffd2 	bl	8025814 <LCD_GetXSizeDisplay>
 8024870:	4603      	mov	r3, r0
 8024872:	2b00      	cmp	r3, #0
 8024874:	bf0c      	ite	eq
 8024876:	2301      	moveq	r3, #1
 8024878:	2300      	movne	r3, #0
 802487a:	b2dc      	uxtb	r4, r3
 802487c:	f000 ffd0 	bl	8025820 <LCD_GetYSizeDisplay>
 8024880:	4603      	mov	r3, r0
 8024882:	2b00      	cmp	r3, #0
 8024884:	bf0c      	ite	eq
 8024886:	2301      	moveq	r3, #1
 8024888:	2300      	movne	r3, #0
 802488a:	b2db      	uxtb	r3, r3
 802488c:	4323      	orrs	r3, r4
 802488e:	b2db      	uxtb	r3, r3
 8024890:	2b00      	cmp	r3, #0
 8024892:	d009      	beq.n	80248a8 <GUI_Init+0x108>
 8024894:	f000 ffb2 	bl	80257fc <LCD_GetXSizeMax>
 8024898:	4604      	mov	r4, r0
 802489a:	f000 ffb2 	bl	8025802 <LCD_GetYSizeMax>
 802489e:	4603      	mov	r3, r0
 80248a0:	4619      	mov	r1, r3
 80248a2:	4620      	mov	r0, r4
 80248a4:	f000 ffb0 	bl	8025808 <LCD_SetDisplaySize>
 80248a8:	2100      	movs	r1, #0
 80248aa:	2000      	movs	r0, #0
 80248ac:	f7ff fe3e 	bl	802452c <GUI_SetOrg>
 80248b0:	f002 ffb6 	bl	8027820 <WM_Init>
 80248b4:	f000 fa58 	bl	8024d68 <GUITASK_CopyContext>
 80248b8:	4b1a      	ldr	r3, [pc, #104]	; (8024924 <GUI_Init+0x184>)
 80248ba:	681b      	ldr	r3, [r3, #0]
 80248bc:	2b00      	cmp	r3, #0
 80248be:	d012      	beq.n	80248e6 <GUI_Init+0x146>
 80248c0:	e00d      	b.n	80248de <GUI_Init+0x13e>
 80248c2:	4b18      	ldr	r3, [pc, #96]	; (8024924 <GUI_Init+0x184>)
 80248c4:	681b      	ldr	r3, [r3, #0]
 80248c6:	681b      	ldr	r3, [r3, #0]
 80248c8:	2b00      	cmp	r3, #0
 80248ca:	d003      	beq.n	80248d4 <GUI_Init+0x134>
 80248cc:	4b15      	ldr	r3, [pc, #84]	; (8024924 <GUI_Init+0x184>)
 80248ce:	681b      	ldr	r3, [r3, #0]
 80248d0:	681b      	ldr	r3, [r3, #0]
 80248d2:	4798      	blx	r3
 80248d4:	4b13      	ldr	r3, [pc, #76]	; (8024924 <GUI_Init+0x184>)
 80248d6:	681b      	ldr	r3, [r3, #0]
 80248d8:	685b      	ldr	r3, [r3, #4]
 80248da:	4a12      	ldr	r2, [pc, #72]	; (8024924 <GUI_Init+0x184>)
 80248dc:	6013      	str	r3, [r2, #0]
 80248de:	4b11      	ldr	r3, [pc, #68]	; (8024924 <GUI_Init+0x184>)
 80248e0:	681b      	ldr	r3, [r3, #0]
 80248e2:	2b00      	cmp	r3, #0
 80248e4:	d1ed      	bne.n	80248c2 <GUI_Init+0x122>
 80248e6:	4b10      	ldr	r3, [pc, #64]	; (8024928 <GUI_Init+0x188>)
 80248e8:	2201      	movs	r2, #1
 80248ea:	701a      	strb	r2, [r3, #0]
 80248ec:	687b      	ldr	r3, [r7, #4]
 80248ee:	4618      	mov	r0, r3
 80248f0:	370c      	adds	r7, #12
 80248f2:	46bd      	mov	sp, r7
 80248f4:	bd90      	pop	{r4, r7, pc}
 80248f6:	bf00      	nop
 80248f8:	e0002000 	.word	0xe0002000
 80248fc:	e0042000 	.word	0xe0042000
 8024900:	40023008 	.word	0x40023008
 8024904:	40023000 	.word	0x40023000
 8024908:	f407a5c2 	.word	0xf407a5c2
 802490c:	b5e8b5cd 	.word	0xb5e8b5cd
 8024910:	5c001000 	.word	0x5c001000
 8024914:	58024c08 	.word	0x58024c08
 8024918:	58024c00 	.word	0x58024c00
 802491c:	24040974 	.word	0x24040974
 8024920:	240009e4 	.word	0x240009e4
 8024924:	24000a5c 	.word	0x24000a5c
 8024928:	2404099c 	.word	0x2404099c

0802492c <GUI__RegisterExit>:
 802492c:	b480      	push	{r7}
 802492e:	b083      	sub	sp, #12
 8024930:	af00      	add	r7, sp, #0
 8024932:	6078      	str	r0, [r7, #4]
 8024934:	4b06      	ldr	r3, [pc, #24]	; (8024950 <GUI__RegisterExit+0x24>)
 8024936:	681a      	ldr	r2, [r3, #0]
 8024938:	687b      	ldr	r3, [r7, #4]
 802493a:	605a      	str	r2, [r3, #4]
 802493c:	4a04      	ldr	r2, [pc, #16]	; (8024950 <GUI__RegisterExit+0x24>)
 802493e:	687b      	ldr	r3, [r7, #4]
 8024940:	6013      	str	r3, [r2, #0]
 8024942:	bf00      	nop
 8024944:	370c      	adds	r7, #12
 8024946:	46bd      	mov	sp, r7
 8024948:	f85d 7b04 	ldr.w	r7, [sp], #4
 802494c:	4770      	bx	lr
 802494e:	bf00      	nop
 8024950:	24000a58 	.word	0x24000a58

08024954 <GUI_DEVICE__GetpDriver>:
 8024954:	2801      	cmp	r0, #1
 8024956:	dc09      	bgt.n	802496c <GUI_DEVICE__GetpDriver+0x18>
 8024958:	4b05      	ldr	r3, [pc, #20]	; (8024970 <GUI_DEVICE__GetpDriver+0x1c>)
 802495a:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 802495e:	b120      	cbz	r0, 802496a <GUI_DEVICE__GetpDriver+0x16>
 8024960:	68c3      	ldr	r3, [r0, #12]
 8024962:	681b      	ldr	r3, [r3, #0]
 8024964:	b11b      	cbz	r3, 802496e <GUI_DEVICE__GetpDriver+0x1a>
 8024966:	6800      	ldr	r0, [r0, #0]
 8024968:	e7f9      	b.n	802495e <GUI_DEVICE__GetpDriver+0xa>
 802496a:	4770      	bx	lr
 802496c:	2000      	movs	r0, #0
 802496e:	4770      	bx	lr
 8024970:	240409bc 	.word	0x240409bc

08024974 <GUI_DEVICE_Delete>:
 8024974:	f7ff bb2a 	b.w	8023fcc <GUI_ALLOC_FreeFixedBlock>

08024978 <GUI_DEVICE_Create>:
 8024978:	2b01      	cmp	r3, #1
 802497a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802497c:	4606      	mov	r6, r0
 802497e:	460d      	mov	r5, r1
 8024980:	4617      	mov	r7, r2
 8024982:	461c      	mov	r4, r3
 8024984:	dd01      	ble.n	802498a <GUI_DEVICE_Create+0x12>
 8024986:	2000      	movs	r0, #0
 8024988:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802498a:	201c      	movs	r0, #28
 802498c:	f7ff fc08 	bl	80241a0 <GUI_ALLOC_GetFixedBlock>
 8024990:	2800      	cmp	r0, #0
 8024992:	d0f8      	beq.n	8024986 <GUI_DEVICE_Create+0xe>
 8024994:	b10d      	cbz	r5, 802499a <GUI_DEVICE_Create+0x22>
 8024996:	6105      	str	r5, [r0, #16]
 8024998:	e009      	b.n	80249ae <GUI_DEVICE_Create+0x36>
 802499a:	4b09      	ldr	r3, [pc, #36]	; (80249c0 <GUI_DEVICE_Create+0x48>)
 802499c:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
 80249a0:	b129      	cbz	r1, 80249ae <GUI_DEVICE_Create+0x36>
 80249a2:	680b      	ldr	r3, [r1, #0]
 80249a4:	b10b      	cbz	r3, 80249aa <GUI_DEVICE_Create+0x32>
 80249a6:	4619      	mov	r1, r3
 80249a8:	e7fb      	b.n	80249a2 <GUI_DEVICE_Create+0x2a>
 80249aa:	690b      	ldr	r3, [r1, #16]
 80249ac:	6103      	str	r3, [r0, #16]
 80249ae:	2300      	movs	r3, #0
 80249b0:	6184      	str	r4, [r0, #24]
 80249b2:	8287      	strh	r7, [r0, #20]
 80249b4:	60c6      	str	r6, [r0, #12]
 80249b6:	6003      	str	r3, [r0, #0]
 80249b8:	6043      	str	r3, [r0, #4]
 80249ba:	6083      	str	r3, [r0, #8]
 80249bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80249be:	bf00      	nop
 80249c0:	240409bc 	.word	0x240409bc

080249c4 <GUI_DEVICE_Unlink>:
 80249c4:	6981      	ldr	r1, [r0, #24]
 80249c6:	4a0a      	ldr	r2, [pc, #40]	; (80249f0 <GUI_DEVICE_Unlink+0x2c>)
 80249c8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80249cc:	4298      	cmp	r0, r3
 80249ce:	6803      	ldr	r3, [r0, #0]
 80249d0:	d104      	bne.n	80249dc <GUI_DEVICE_Unlink+0x18>
 80249d2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80249d6:	b10b      	cbz	r3, 80249dc <GUI_DEVICE_Unlink+0x18>
 80249d8:	2200      	movs	r2, #0
 80249da:	605a      	str	r2, [r3, #4]
 80249dc:	6842      	ldr	r2, [r0, #4]
 80249de:	b102      	cbz	r2, 80249e2 <GUI_DEVICE_Unlink+0x1e>
 80249e0:	6013      	str	r3, [r2, #0]
 80249e2:	6803      	ldr	r3, [r0, #0]
 80249e4:	b103      	cbz	r3, 80249e8 <GUI_DEVICE_Unlink+0x24>
 80249e6:	605a      	str	r2, [r3, #4]
 80249e8:	2300      	movs	r3, #0
 80249ea:	6003      	str	r3, [r0, #0]
 80249ec:	6043      	str	r3, [r0, #4]
 80249ee:	4770      	bx	lr
 80249f0:	240409bc 	.word	0x240409bc

080249f4 <GUI_DEVICE_Link>:
 80249f4:	b530      	push	{r4, r5, lr}
 80249f6:	b908      	cbnz	r0, 80249fc <GUI_DEVICE_Link+0x8>
 80249f8:	2001      	movs	r0, #1
 80249fa:	bd30      	pop	{r4, r5, pc}
 80249fc:	6984      	ldr	r4, [r0, #24]
 80249fe:	2c01      	cmp	r4, #1
 8024a00:	dcfa      	bgt.n	80249f8 <GUI_DEVICE_Link+0x4>
 8024a02:	4b1b      	ldr	r3, [pc, #108]	; (8024a70 <GUI_DEVICE_Link+0x7c>)
 8024a04:	781a      	ldrb	r2, [r3, #0]
 8024a06:	4294      	cmp	r4, r2
 8024a08:	bfa4      	itt	ge
 8024a0a:	1c62      	addge	r2, r4, #1
 8024a0c:	701a      	strbge	r2, [r3, #0]
 8024a0e:	4a19      	ldr	r2, [pc, #100]	; (8024a74 <GUI_DEVICE_Link+0x80>)
 8024a10:	f852 3024 	ldr.w	r3, [r2, r4, lsl #2]
 8024a14:	4615      	mov	r5, r2
 8024a16:	b91b      	cbnz	r3, 8024a20 <GUI_DEVICE_Link+0x2c>
 8024a18:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8024a1c:	4618      	mov	r0, r3
 8024a1e:	bd30      	pop	{r4, r5, pc}
 8024a20:	685a      	ldr	r2, [r3, #4]
 8024a22:	b10a      	cbz	r2, 8024a28 <GUI_DEVICE_Link+0x34>
 8024a24:	4613      	mov	r3, r2
 8024a26:	e7fb      	b.n	8024a20 <GUI_DEVICE_Link+0x2c>
 8024a28:	68c2      	ldr	r2, [r0, #12]
 8024a2a:	6812      	ldr	r2, [r2, #0]
 8024a2c:	68d9      	ldr	r1, [r3, #12]
 8024a2e:	6809      	ldr	r1, [r1, #0]
 8024a30:	4291      	cmp	r1, r2
 8024a32:	dd03      	ble.n	8024a3c <GUI_DEVICE_Link+0x48>
 8024a34:	681b      	ldr	r3, [r3, #0]
 8024a36:	2b00      	cmp	r3, #0
 8024a38:	d1f8      	bne.n	8024a2c <GUI_DEVICE_Link+0x38>
 8024a3a:	e7dd      	b.n	80249f8 <GUI_DEVICE_Link+0x4>
 8024a3c:	d109      	bne.n	8024a52 <GUI_DEVICE_Link+0x5e>
 8024a3e:	8a81      	ldrh	r1, [r0, #20]
 8024a40:	2901      	cmp	r1, #1
 8024a42:	d106      	bne.n	8024a52 <GUI_DEVICE_Link+0x5e>
 8024a44:	6819      	ldr	r1, [r3, #0]
 8024a46:	b121      	cbz	r1, 8024a52 <GUI_DEVICE_Link+0x5e>
 8024a48:	460b      	mov	r3, r1
 8024a4a:	68c9      	ldr	r1, [r1, #12]
 8024a4c:	6809      	ldr	r1, [r1, #0]
 8024a4e:	428a      	cmp	r2, r1
 8024a50:	ddf8      	ble.n	8024a44 <GUI_DEVICE_Link+0x50>
 8024a52:	685a      	ldr	r2, [r3, #4]
 8024a54:	b112      	cbz	r2, 8024a5c <GUI_DEVICE_Link+0x68>
 8024a56:	6010      	str	r0, [r2, #0]
 8024a58:	6042      	str	r2, [r0, #4]
 8024a5a:	e001      	b.n	8024a60 <GUI_DEVICE_Link+0x6c>
 8024a5c:	f845 0024 	str.w	r0, [r5, r4, lsl #2]
 8024a60:	6058      	str	r0, [r3, #4]
 8024a62:	4298      	cmp	r0, r3
 8024a64:	bf08      	it	eq
 8024a66:	2300      	moveq	r3, #0
 8024a68:	6003      	str	r3, [r0, #0]
 8024a6a:	2000      	movs	r0, #0
 8024a6c:	bd30      	pop	{r4, r5, pc}
 8024a6e:	bf00      	nop
 8024a70:	2404096e 	.word	0x2404096e
 8024a74:	240409bc 	.word	0x240409bc

08024a78 <GUI_DEVICE_CreateAndLink>:
 8024a78:	b538      	push	{r3, r4, r5, lr}
 8024a7a:	461d      	mov	r5, r3
 8024a7c:	f7ff ff7c 	bl	8024978 <GUI_DEVICE_Create>
 8024a80:	4604      	mov	r4, r0
 8024a82:	b148      	cbz	r0, 8024a98 <GUI_DEVICE_CreateAndLink+0x20>
 8024a84:	f7ff ffb6 	bl	80249f4 <GUI_DEVICE_Link>
 8024a88:	68e3      	ldr	r3, [r4, #12]
 8024a8a:	681b      	ldr	r3, [r3, #0]
 8024a8c:	b923      	cbnz	r3, 8024a98 <GUI_DEVICE_CreateAndLink+0x20>
 8024a8e:	4b03      	ldr	r3, [pc, #12]	; (8024a9c <GUI_DEVICE_CreateAndLink+0x24>)
 8024a90:	3516      	adds	r5, #22
 8024a92:	681b      	ldr	r3, [r3, #0]
 8024a94:	f843 4025 	str.w	r4, [r3, r5, lsl #2]
 8024a98:	4620      	mov	r0, r4
 8024a9a:	bd38      	pop	{r3, r4, r5, pc}
 8024a9c:	24000014 	.word	0x24000014

08024aa0 <GUI_DEVICE_UnlinkTaskDevices>:
 8024aa0:	2000      	movs	r0, #0
 8024aa2:	4770      	bx	lr

08024aa4 <GUI_DEVICE_LinkDevices>:
 8024aa4:	b510      	push	{r4, lr}
 8024aa6:	b120      	cbz	r0, 8024ab2 <GUI_DEVICE_LinkDevices+0xe>
 8024aa8:	6804      	ldr	r4, [r0, #0]
 8024aaa:	f7ff ffa3 	bl	80249f4 <GUI_DEVICE_Link>
 8024aae:	4620      	mov	r0, r4
 8024ab0:	e7f9      	b.n	8024aa6 <GUI_DEVICE_LinkDevices+0x2>
 8024ab2:	bd10      	pop	{r4, pc}

08024ab4 <GUI_DispString>:
 8024ab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8024ab8:	4605      	mov	r5, r0
 8024aba:	b085      	sub	sp, #20
 8024abc:	2800      	cmp	r0, #0
 8024abe:	f000 8084 	beq.w	8024bca <GUI_DispString+0x116>
 8024ac2:	4c43      	ldr	r4, [pc, #268]	; (8024bd0 <GUI_DispString+0x11c>)
 8024ac4:	f000 f8ee 	bl	8024ca4 <GUI_Lock>
 8024ac8:	f003 f876 	bl	8027bb8 <GUI_GetFontDistY>
 8024acc:	4607      	mov	r7, r0
 8024ace:	6823      	ldr	r3, [r4, #0]
 8024ad0:	46a1      	mov	r9, r4
 8024ad2:	f9b3 8022 	ldrsh.w	r8, [r3, #34]	; 0x22
 8024ad6:	f003 f851 	bl	8027b7c <GUI_GetYAdjust>
 8024ada:	6822      	ldr	r2, [r4, #0]
 8024adc:	b286      	uxth	r6, r0
 8024ade:	8c93      	ldrh	r3, [r2, #36]	; 0x24
 8024ae0:	1b9b      	subs	r3, r3, r6
 8024ae2:	8493      	strh	r3, [r2, #36]	; 0x24
 8024ae4:	782b      	ldrb	r3, [r5, #0]
 8024ae6:	2b00      	cmp	r3, #0
 8024ae8:	d061      	beq.n	8024bae <GUI_DispString+0xfa>
 8024aea:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8024aee:	4628      	mov	r0, r5
 8024af0:	f003 f8e6 	bl	8027cc0 <GUI__GetLineNumChars>
 8024af4:	4601      	mov	r1, r0
 8024af6:	4682      	mov	sl, r0
 8024af8:	4628      	mov	r0, r5
 8024afa:	f003 f90b 	bl	8027d14 <GUI__GetLineDistX>
 8024afe:	6822      	ldr	r2, [r4, #0]
 8024b00:	8d93      	ldrh	r3, [r2, #44]	; 0x2c
 8024b02:	f003 0303 	and.w	r3, r3, #3
 8024b06:	2b01      	cmp	r3, #1
 8024b08:	d004      	beq.n	8024b14 <GUI_DispString+0x60>
 8024b0a:	2b02      	cmp	r3, #2
 8024b0c:	d104      	bne.n	8024b18 <GUI_DispString+0x64>
 8024b0e:	fb90 f3f3 	sdiv	r3, r0, r3
 8024b12:	e002      	b.n	8024b1a <GUI_DispString+0x66>
 8024b14:	4603      	mov	r3, r0
 8024b16:	e000      	b.n	8024b1a <GUI_DispString+0x66>
 8024b18:	2300      	movs	r3, #0
 8024b1a:	8c51      	ldrh	r1, [r2, #34]	; 0x22
 8024b1c:	fa1f fb80 	uxth.w	fp, r0
 8024b20:	4628      	mov	r0, r5
 8024b22:	1acb      	subs	r3, r1, r3
 8024b24:	b29b      	uxth	r3, r3
 8024b26:	b219      	sxth	r1, r3
 8024b28:	8451      	strh	r1, [r2, #34]	; 0x22
 8024b2a:	f8ad 1008 	strh.w	r1, [sp, #8]
 8024b2e:	f10b 31ff 	add.w	r1, fp, #4294967295
 8024b32:	f9b2 2024 	ldrsh.w	r2, [r2, #36]	; 0x24
 8024b36:	440b      	add	r3, r1
 8024b38:	4651      	mov	r1, sl
 8024b3a:	f8ad 200a 	strh.w	r2, [sp, #10]
 8024b3e:	3a01      	subs	r2, #1
 8024b40:	f8ad 300c 	strh.w	r3, [sp, #12]
 8024b44:	b2bb      	uxth	r3, r7
 8024b46:	441a      	add	r2, r3
 8024b48:	9301      	str	r3, [sp, #4]
 8024b4a:	f8ad 200e 	strh.w	r2, [sp, #14]
 8024b4e:	aa02      	add	r2, sp, #8
 8024b50:	f003 f910 	bl	8027d74 <GUI__DispLine>
 8024b54:	6822      	ldr	r2, [r4, #0]
 8024b56:	f8bd 100a 	ldrh.w	r1, [sp, #10]
 8024b5a:	4628      	mov	r0, r5
 8024b5c:	8491      	strh	r1, [r2, #36]	; 0x24
 8024b5e:	4651      	mov	r1, sl
 8024b60:	f000 f94e 	bl	8024e00 <GUI_UC__NumChars2NumBytes>
 8024b64:	5c2a      	ldrb	r2, [r5, r0]
 8024b66:	eb05 0e00 	add.w	lr, r5, r0
 8024b6a:	9b01      	ldr	r3, [sp, #4]
 8024b6c:	2a0a      	cmp	r2, #10
 8024b6e:	d001      	beq.n	8024b74 <GUI_DispString+0xc0>
 8024b70:	2a0d      	cmp	r2, #13
 8024b72:	d112      	bne.n	8024b9a <GUI_DispString+0xe6>
 8024b74:	6822      	ldr	r2, [r4, #0]
 8024b76:	8d91      	ldrh	r1, [r2, #44]	; 0x2c
 8024b78:	f001 0103 	and.w	r1, r1, #3
 8024b7c:	3901      	subs	r1, #1
 8024b7e:	2901      	cmp	r1, #1
 8024b80:	bf8a      	itet	hi
 8024b82:	8c11      	ldrhhi	r1, [r2, #32]
 8024b84:	f8a2 8022 	strhls.w	r8, [r2, #34]	; 0x22
 8024b88:	8451      	strhhi	r1, [r2, #34]	; 0x22
 8024b8a:	f89e 1000 	ldrb.w	r1, [lr]
 8024b8e:	290a      	cmp	r1, #10
 8024b90:	d10a      	bne.n	8024ba8 <GUI_DispString+0xf4>
 8024b92:	8c91      	ldrh	r1, [r2, #36]	; 0x24
 8024b94:	440b      	add	r3, r1
 8024b96:	8493      	strh	r3, [r2, #36]	; 0x24
 8024b98:	e006      	b.n	8024ba8 <GUI_DispString+0xf4>
 8024b9a:	f8bd 0008 	ldrh.w	r0, [sp, #8]
 8024b9e:	f8d9 3000 	ldr.w	r3, [r9]
 8024ba2:	4483      	add	fp, r0
 8024ba4:	f8a3 b022 	strh.w	fp, [r3, #34]	; 0x22
 8024ba8:	f89e 3000 	ldrb.w	r3, [lr]
 8024bac:	b953      	cbnz	r3, 8024bc4 <GUI_DispString+0x110>
 8024bae:	6823      	ldr	r3, [r4, #0]
 8024bb0:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
 8024bb2:	4416      	add	r6, r2
 8024bb4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8024bb6:	f022 0203 	bic.w	r2, r2, #3
 8024bba:	849e      	strh	r6, [r3, #36]	; 0x24
 8024bbc:	859a      	strh	r2, [r3, #44]	; 0x2c
 8024bbe:	f000 f867 	bl	8024c90 <GUI_Unlock>
 8024bc2:	e002      	b.n	8024bca <GUI_DispString+0x116>
 8024bc4:	f10e 0501 	add.w	r5, lr, #1
 8024bc8:	e78c      	b.n	8024ae4 <GUI_DispString+0x30>
 8024bca:	b005      	add	sp, #20
 8024bcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8024bd0:	24000014 	.word	0x24000014

08024bd4 <GUI_DispStringAt>:
 8024bd4:	b570      	push	{r4, r5, r6, lr}
 8024bd6:	460e      	mov	r6, r1
 8024bd8:	4615      	mov	r5, r2
 8024bda:	4604      	mov	r4, r0
 8024bdc:	f000 f862 	bl	8024ca4 <GUI_Lock>
 8024be0:	4b05      	ldr	r3, [pc, #20]	; (8024bf8 <GUI_DispStringAt+0x24>)
 8024be2:	4620      	mov	r0, r4
 8024be4:	681b      	ldr	r3, [r3, #0]
 8024be6:	845e      	strh	r6, [r3, #34]	; 0x22
 8024be8:	849d      	strh	r5, [r3, #36]	; 0x24
 8024bea:	f7ff ff63 	bl	8024ab4 <GUI_DispString>
 8024bee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8024bf2:	f000 b84d 	b.w	8024c90 <GUI_Unlock>
 8024bf6:	bf00      	nop
 8024bf8:	24000014 	.word	0x24000014

08024bfc <GUI_DispStringHCenterAt>:
 8024bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8024bfe:	4b0b      	ldr	r3, [pc, #44]	; (8024c2c <GUI_DispStringHCenterAt+0x30>)
 8024c00:	4605      	mov	r5, r0
 8024c02:	460e      	mov	r6, r1
 8024c04:	4617      	mov	r7, r2
 8024c06:	681b      	ldr	r3, [r3, #0]
 8024c08:	f9b3 002c 	ldrsh.w	r0, [r3, #44]	; 0x2c
 8024c0c:	f040 0002 	orr.w	r0, r0, #2
 8024c10:	f7ff fcac 	bl	802456c <GUI_SetTextAlign>
 8024c14:	4604      	mov	r4, r0
 8024c16:	463a      	mov	r2, r7
 8024c18:	4628      	mov	r0, r5
 8024c1a:	4631      	mov	r1, r6
 8024c1c:	f7ff ffda 	bl	8024bd4 <GUI_DispStringAt>
 8024c20:	4620      	mov	r0, r4
 8024c22:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8024c26:	f7ff bca1 	b.w	802456c <GUI_SetTextAlign>
 8024c2a:	bf00      	nop
 8024c2c:	24000014 	.word	0x24000014

08024c30 <GUI_StoreKey>:
 8024c30:	4b02      	ldr	r3, [pc, #8]	; (8024c3c <GUI_StoreKey+0xc>)
 8024c32:	681a      	ldr	r2, [r3, #0]
 8024c34:	b902      	cbnz	r2, 8024c38 <GUI_StoreKey+0x8>
 8024c36:	6018      	str	r0, [r3, #0]
 8024c38:	f000 b8fe 	b.w	8024e38 <GUI_SignalEvent>
 8024c3c:	24000a80 	.word	0x24000a80

08024c40 <_GetTaskNo>:
 8024c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8024c42:	2400      	movs	r4, #0
 8024c44:	4d0b      	ldr	r5, [pc, #44]	; (8024c74 <_GetTaskNo+0x34>)
 8024c46:	4e0c      	ldr	r6, [pc, #48]	; (8024c78 <_GetTaskNo+0x38>)
 8024c48:	277c      	movs	r7, #124	; 0x7c
 8024c4a:	682b      	ldr	r3, [r5, #0]
 8024c4c:	429c      	cmp	r4, r3
 8024c4e:	da0d      	bge.n	8024c6c <_GetTaskNo+0x2c>
 8024c50:	f7e4 ffcc 	bl	8009bec <GUI_X_GetTaskId>
 8024c54:	fb07 f304 	mul.w	r3, r7, r4
 8024c58:	6832      	ldr	r2, [r6, #0]
 8024c5a:	18d1      	adds	r1, r2, r3
 8024c5c:	58d3      	ldr	r3, [r2, r3]
 8024c5e:	4298      	cmp	r0, r3
 8024c60:	d006      	beq.n	8024c70 <_GetTaskNo+0x30>
 8024c62:	b90b      	cbnz	r3, 8024c68 <_GetTaskNo+0x28>
 8024c64:	6008      	str	r0, [r1, #0]
 8024c66:	e003      	b.n	8024c70 <_GetTaskNo+0x30>
 8024c68:	3401      	adds	r4, #1
 8024c6a:	e7ee      	b.n	8024c4a <_GetTaskNo+0xa>
 8024c6c:	2000      	movs	r0, #0
 8024c6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8024c70:	4620      	mov	r0, r4
 8024c72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8024c74:	24000018 	.word	0x24000018
 8024c78:	24000ae0 	.word	0x24000ae0

08024c7c <_OnExit>:
 8024c7c:	b510      	push	{r4, lr}
 8024c7e:	4c03      	ldr	r4, [pc, #12]	; (8024c8c <_OnExit+0x10>)
 8024c80:	6820      	ldr	r0, [r4, #0]
 8024c82:	f7ff f9a3 	bl	8023fcc <GUI_ALLOC_FreeFixedBlock>
 8024c86:	2300      	movs	r3, #0
 8024c88:	6023      	str	r3, [r4, #0]
 8024c8a:	bd10      	pop	{r4, pc}
 8024c8c:	24000ae0 	.word	0x24000ae0

08024c90 <GUI_Unlock>:
 8024c90:	4a03      	ldr	r2, [pc, #12]	; (8024ca0 <GUI_Unlock+0x10>)
 8024c92:	6853      	ldr	r3, [r2, #4]
 8024c94:	3b01      	subs	r3, #1
 8024c96:	6053      	str	r3, [r2, #4]
 8024c98:	b90b      	cbnz	r3, 8024c9e <GUI_Unlock+0xe>
 8024c9a:	f7e4 bf8d 	b.w	8009bb8 <GUI_X_Unlock>
 8024c9e:	4770      	bx	lr
 8024ca0:	24000ae0 	.word	0x24000ae0

08024ca4 <GUI_Lock>:
 8024ca4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8024ca8:	4c19      	ldr	r4, [pc, #100]	; (8024d10 <GUI_Lock+0x6c>)
 8024caa:	6863      	ldr	r3, [r4, #4]
 8024cac:	b123      	cbz	r3, 8024cb8 <GUI_Lock+0x14>
 8024cae:	f7e4 ff9d 	bl	8009bec <GUI_X_GetTaskId>
 8024cb2:	68a3      	ldr	r3, [r4, #8]
 8024cb4:	4298      	cmp	r0, r3
 8024cb6:	d004      	beq.n	8024cc2 <GUI_Lock+0x1e>
 8024cb8:	f7e4 ff8a 	bl	8009bd0 <GUI_X_Lock>
 8024cbc:	f7e4 ff96 	bl	8009bec <GUI_X_GetTaskId>
 8024cc0:	60a0      	str	r0, [r4, #8]
 8024cc2:	6863      	ldr	r3, [r4, #4]
 8024cc4:	f8df 8048 	ldr.w	r8, [pc, #72]	; 8024d10 <GUI_Lock+0x6c>
 8024cc8:	3301      	adds	r3, #1
 8024cca:	2b01      	cmp	r3, #1
 8024ccc:	6063      	str	r3, [r4, #4]
 8024cce:	d11c      	bne.n	8024d0a <GUI_Lock+0x66>
 8024cd0:	f7ff ffb6 	bl	8024c40 <_GetTaskNo>
 8024cd4:	4a0f      	ldr	r2, [pc, #60]	; (8024d14 <GUI_Lock+0x70>)
 8024cd6:	4607      	mov	r7, r0
 8024cd8:	6853      	ldr	r3, [r2, #4]
 8024cda:	4616      	mov	r6, r2
 8024cdc:	4298      	cmp	r0, r3
 8024cde:	d014      	beq.n	8024d0a <GUI_Lock+0x66>
 8024ce0:	2b00      	cmp	r3, #0
 8024ce2:	db11      	blt.n	8024d08 <GUI_Lock+0x64>
 8024ce4:	247c      	movs	r4, #124	; 0x7c
 8024ce6:	f8d8 5000 	ldr.w	r5, [r8]
 8024cea:	fb04 5503 	mla	r5, r4, r3, r5
 8024cee:	f7ff fed7 	bl	8024aa0 <GUI_DEVICE_UnlinkTaskDevices>
 8024cf2:	f8d8 3000 	ldr.w	r3, [r8]
 8024cf6:	67a8      	str	r0, [r5, #120]	; 0x78
 8024cf8:	fb04 3407 	mla	r4, r4, r7, r3
 8024cfc:	4b06      	ldr	r3, [pc, #24]	; (8024d18 <GUI_Lock+0x74>)
 8024cfe:	1d22      	adds	r2, r4, #4
 8024d00:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8024d02:	601a      	str	r2, [r3, #0]
 8024d04:	f7ff fece 	bl	8024aa4 <GUI_DEVICE_LinkDevices>
 8024d08:	6077      	str	r7, [r6, #4]
 8024d0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8024d0e:	bf00      	nop
 8024d10:	24000ae0 	.word	0x24000ae0
 8024d14:	24000018 	.word	0x24000018
 8024d18:	24000014 	.word	0x24000014

08024d1c <GUITASK_Init>:
 8024d1c:	b570      	push	{r4, r5, r6, lr}
 8024d1e:	4e0e      	ldr	r6, [pc, #56]	; (8024d58 <GUITASK_Init+0x3c>)
 8024d20:	4b0e      	ldr	r3, [pc, #56]	; (8024d5c <GUITASK_Init+0x40>)
 8024d22:	4630      	mov	r0, r6
 8024d24:	4d0e      	ldr	r5, [pc, #56]	; (8024d60 <GUITASK_Init+0x44>)
 8024d26:	f840 3f0c 	str.w	r3, [r0, #12]!
 8024d2a:	f7ff fdff 	bl	802492c <GUI__RegisterExit>
 8024d2e:	682c      	ldr	r4, [r5, #0]
 8024d30:	237c      	movs	r3, #124	; 0x7c
 8024d32:	435c      	muls	r4, r3
 8024d34:	4620      	mov	r0, r4
 8024d36:	f7ff fa33 	bl	80241a0 <GUI_ALLOC_GetFixedBlock>
 8024d3a:	4b0a      	ldr	r3, [pc, #40]	; (8024d64 <GUITASK_Init+0x48>)
 8024d3c:	4622      	mov	r2, r4
 8024d3e:	2100      	movs	r1, #0
 8024d40:	681b      	ldr	r3, [r3, #0]
 8024d42:	6030      	str	r0, [r6, #0]
 8024d44:	4798      	blx	r3
 8024d46:	f04f 33ff 	mov.w	r3, #4294967295
 8024d4a:	606b      	str	r3, [r5, #4]
 8024d4c:	f7e4 ff08 	bl	8009b60 <GUI_X_InitOS>
 8024d50:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8024d54:	f7ff bf74 	b.w	8024c40 <_GetTaskNo>
 8024d58:	24000ae0 	.word	0x24000ae0
 8024d5c:	08024c7d 	.word	0x08024c7d
 8024d60:	24000018 	.word	0x24000018
 8024d64:	24000024 	.word	0x24000024

08024d68 <GUITASK_CopyContext>:
 8024d68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8024d6c:	2500      	movs	r5, #0
 8024d6e:	f8df 8064 	ldr.w	r8, [pc, #100]	; 8024dd4 <GUITASK_CopyContext+0x6c>
 8024d72:	f8df 9058 	ldr.w	r9, [pc, #88]	; 8024dcc <GUITASK_CopyContext+0x64>
 8024d76:	f8df a058 	ldr.w	sl, [pc, #88]	; 8024dd0 <GUITASK_CopyContext+0x68>
 8024d7a:	f8d8 3000 	ldr.w	r3, [r8]
 8024d7e:	429d      	cmp	r5, r3
 8024d80:	da17      	bge.n	8024db2 <GUITASK_CopyContext+0x4a>
 8024d82:	267c      	movs	r6, #124	; 0x7c
 8024d84:	f8d9 7000 	ldr.w	r7, [r9]
 8024d88:	2274      	movs	r2, #116	; 0x74
 8024d8a:	f8da 1000 	ldr.w	r1, [sl]
 8024d8e:	436e      	muls	r6, r5
 8024d90:	3501      	adds	r5, #1
 8024d92:	19bc      	adds	r4, r7, r6
 8024d94:	1d23      	adds	r3, r4, #4
 8024d96:	4618      	mov	r0, r3
 8024d98:	f004 fa9d 	bl	80292d6 <memcpy>
 8024d9c:	2200      	movs	r2, #0
 8024d9e:	51ba      	str	r2, [r7, r6]
 8024da0:	f104 020c 	add.w	r2, r4, #12
 8024da4:	63e0      	str	r0, [r4, #60]	; 0x3c
 8024da6:	61a2      	str	r2, [r4, #24]
 8024da8:	f104 0208 	add.w	r2, r4, #8
 8024dac:	6460      	str	r0, [r4, #68]	; 0x44
 8024dae:	6422      	str	r2, [r4, #64]	; 0x40
 8024db0:	e7e3      	b.n	8024d7a <GUITASK_CopyContext+0x12>
 8024db2:	f7ff ff45 	bl	8024c40 <_GetTaskNo>
 8024db6:	4b05      	ldr	r3, [pc, #20]	; (8024dcc <GUITASK_CopyContext+0x64>)
 8024db8:	681a      	ldr	r2, [r3, #0]
 8024dba:	237c      	movs	r3, #124	; 0x7c
 8024dbc:	fb03 2000 	mla	r0, r3, r0, r2
 8024dc0:	4b03      	ldr	r3, [pc, #12]	; (8024dd0 <GUITASK_CopyContext+0x68>)
 8024dc2:	3004      	adds	r0, #4
 8024dc4:	6018      	str	r0, [r3, #0]
 8024dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8024dca:	bf00      	nop
 8024dcc:	24000ae0 	.word	0x24000ae0
 8024dd0:	24000014 	.word	0x24000014
 8024dd4:	24000018 	.word	0x24000018

08024dd8 <GUI_UC__GetCharCodeInc>:
 8024dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8024dda:	4e08      	ldr	r6, [pc, #32]	; (8024dfc <GUI_UC__GetCharCodeInc+0x24>)
 8024ddc:	4605      	mov	r5, r0
 8024dde:	6804      	ldr	r4, [r0, #0]
 8024de0:	6833      	ldr	r3, [r6, #0]
 8024de2:	4620      	mov	r0, r4
 8024de4:	681b      	ldr	r3, [r3, #0]
 8024de6:	4798      	blx	r3
 8024de8:	6833      	ldr	r3, [r6, #0]
 8024dea:	4607      	mov	r7, r0
 8024dec:	4620      	mov	r0, r4
 8024dee:	685b      	ldr	r3, [r3, #4]
 8024df0:	4798      	blx	r3
 8024df2:	4420      	add	r0, r4
 8024df4:	6028      	str	r0, [r5, #0]
 8024df6:	4638      	mov	r0, r7
 8024df8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8024dfa:	bf00      	nop
 8024dfc:	240409b4 	.word	0x240409b4

08024e00 <GUI_UC__NumChars2NumBytes>:
 8024e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8024e02:	4606      	mov	r6, r0
 8024e04:	460d      	mov	r5, r1
 8024e06:	2400      	movs	r4, #0
 8024e08:	4f05      	ldr	r7, [pc, #20]	; (8024e20 <GUI_UC__NumChars2NumBytes+0x20>)
 8024e0a:	b13d      	cbz	r5, 8024e1c <GUI_UC__NumChars2NumBytes+0x1c>
 8024e0c:	683b      	ldr	r3, [r7, #0]
 8024e0e:	4630      	mov	r0, r6
 8024e10:	3d01      	subs	r5, #1
 8024e12:	685b      	ldr	r3, [r3, #4]
 8024e14:	4798      	blx	r3
 8024e16:	4406      	add	r6, r0
 8024e18:	4404      	add	r4, r0
 8024e1a:	e7f6      	b.n	8024e0a <GUI_UC__NumChars2NumBytes+0xa>
 8024e1c:	4620      	mov	r0, r4
 8024e1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8024e20:	240409b4 	.word	0x240409b4

08024e24 <_GetCharCode>:
 8024e24:	7800      	ldrb	r0, [r0, #0]
 8024e26:	4770      	bx	lr

08024e28 <_GetCharSize>:
 8024e28:	2001      	movs	r0, #1
 8024e2a:	4770      	bx	lr

08024e2c <_CalcSizeOfChar>:
 8024e2c:	2001      	movs	r0, #1
 8024e2e:	4770      	bx	lr

08024e30 <_Encode>:
 8024e30:	7001      	strb	r1, [r0, #0]
 8024e32:	2001      	movs	r0, #1
 8024e34:	4770      	bx	lr
	...

08024e38 <GUI_SignalEvent>:
 8024e38:	4b02      	ldr	r3, [pc, #8]	; (8024e44 <GUI_SignalEvent+0xc>)
 8024e3a:	681b      	ldr	r3, [r3, #0]
 8024e3c:	b103      	cbz	r3, 8024e40 <GUI_SignalEvent+0x8>
 8024e3e:	4718      	bx	r3
 8024e40:	4770      	bx	lr
 8024e42:	bf00      	nop
 8024e44:	24000af4 	.word	0x24000af4

08024e48 <GUI__IntersectRect>:
 8024e48:	f9b1 3000 	ldrsh.w	r3, [r1]
 8024e4c:	f9b0 2000 	ldrsh.w	r2, [r0]
 8024e50:	429a      	cmp	r2, r3
 8024e52:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
 8024e56:	bfb8      	it	lt
 8024e58:	8003      	strhlt	r3, [r0, #0]
 8024e5a:	f9b1 3002 	ldrsh.w	r3, [r1, #2]
 8024e5e:	429a      	cmp	r2, r3
 8024e60:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
 8024e64:	bfb8      	it	lt
 8024e66:	8043      	strhlt	r3, [r0, #2]
 8024e68:	f9b1 3004 	ldrsh.w	r3, [r1, #4]
 8024e6c:	429a      	cmp	r2, r3
 8024e6e:	f9b0 2006 	ldrsh.w	r2, [r0, #6]
 8024e72:	bfc8      	it	gt
 8024e74:	8083      	strhgt	r3, [r0, #4]
 8024e76:	f9b1 3006 	ldrsh.w	r3, [r1, #6]
 8024e7a:	429a      	cmp	r2, r3
 8024e7c:	bfc8      	it	gt
 8024e7e:	80c3      	strhgt	r3, [r0, #6]
 8024e80:	4770      	bx	lr

08024e82 <GUI__IntersectRects>:
 8024e82:	b570      	push	{r4, r5, r6, lr}
 8024e84:	f9b1 3000 	ldrsh.w	r3, [r1]
 8024e88:	4606      	mov	r6, r0
 8024e8a:	f9b2 5000 	ldrsh.w	r5, [r2]
 8024e8e:	f9b1 4004 	ldrsh.w	r4, [r1, #4]
 8024e92:	429d      	cmp	r5, r3
 8024e94:	bfb8      	it	lt
 8024e96:	461d      	movlt	r5, r3
 8024e98:	f9b1 3002 	ldrsh.w	r3, [r1, #2]
 8024e9c:	8005      	strh	r5, [r0, #0]
 8024e9e:	f9b2 0002 	ldrsh.w	r0, [r2, #2]
 8024ea2:	4283      	cmp	r3, r0
 8024ea4:	bfb8      	it	lt
 8024ea6:	4603      	movlt	r3, r0
 8024ea8:	f9b2 0004 	ldrsh.w	r0, [r2, #4]
 8024eac:	4284      	cmp	r4, r0
 8024eae:	8073      	strh	r3, [r6, #2]
 8024eb0:	bfa8      	it	ge
 8024eb2:	4604      	movge	r4, r0
 8024eb4:	f9b2 0006 	ldrsh.w	r0, [r2, #6]
 8024eb8:	f9b1 2006 	ldrsh.w	r2, [r1, #6]
 8024ebc:	80b4      	strh	r4, [r6, #4]
 8024ebe:	4282      	cmp	r2, r0
 8024ec0:	bfa8      	it	ge
 8024ec2:	4602      	movge	r2, r0
 8024ec4:	42a5      	cmp	r5, r4
 8024ec6:	80f2      	strh	r2, [r6, #6]
 8024ec8:	dc04      	bgt.n	8024ed4 <GUI__IntersectRects+0x52>
 8024eca:	4293      	cmp	r3, r2
 8024ecc:	bfcc      	ite	gt
 8024ece:	2000      	movgt	r0, #0
 8024ed0:	2001      	movle	r0, #1
 8024ed2:	bd70      	pop	{r4, r5, r6, pc}
 8024ed4:	2000      	movs	r0, #0
 8024ed6:	bd70      	pop	{r4, r5, r6, pc}

08024ed8 <GUI__memset16>:
 8024ed8:	b570      	push	{r4, r5, r6, lr}
 8024eda:	0784      	lsls	r4, r0, #30
 8024edc:	bf42      	ittt	mi
 8024ede:	f102 32ff 	addmi.w	r2, r2, #4294967295
 8024ee2:	8001      	strhmi	r1, [r0, #0]
 8024ee4:	3002      	addmi	r0, #2
 8024ee6:	0854      	lsrs	r4, r2, #1
 8024ee8:	d023      	beq.n	8024f32 <GUI__memset16+0x5a>
 8024eea:	2c03      	cmp	r4, #3
 8024eec:	4623      	mov	r3, r4
 8024eee:	eb01 4501 	add.w	r5, r1, r1, lsl #16
 8024ef2:	d802      	bhi.n	8024efa <GUI__memset16+0x22>
 8024ef4:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8024ef8:	e016      	b.n	8024f28 <GUI__memset16+0x50>
 8024efa:	f100 0310 	add.w	r3, r0, #16
 8024efe:	4626      	mov	r6, r4
 8024f00:	3e04      	subs	r6, #4
 8024f02:	f843 5c10 	str.w	r5, [r3, #-16]
 8024f06:	f843 5c0c 	str.w	r5, [r3, #-12]
 8024f0a:	3310      	adds	r3, #16
 8024f0c:	2e03      	cmp	r6, #3
 8024f0e:	f843 5c18 	str.w	r5, [r3, #-24]
 8024f12:	f843 5c14 	str.w	r5, [r3, #-20]
 8024f16:	dcf3      	bgt.n	8024f00 <GUI__memset16+0x28>
 8024f18:	3c04      	subs	r4, #4
 8024f1a:	08a3      	lsrs	r3, r4, #2
 8024f1c:	1c5e      	adds	r6, r3, #1
 8024f1e:	eba4 0383 	sub.w	r3, r4, r3, lsl #2
 8024f22:	eb00 1006 	add.w	r0, r0, r6, lsl #4
 8024f26:	e7e5      	b.n	8024ef4 <GUI__memset16+0x1c>
 8024f28:	4298      	cmp	r0, r3
 8024f2a:	d002      	beq.n	8024f32 <GUI__memset16+0x5a>
 8024f2c:	f840 5b04 	str.w	r5, [r0], #4
 8024f30:	e7fa      	b.n	8024f28 <GUI__memset16+0x50>
 8024f32:	07d3      	lsls	r3, r2, #31
 8024f34:	bf48      	it	mi
 8024f36:	8001      	strhmi	r1, [r0, #0]
 8024f38:	bd70      	pop	{r4, r5, r6, pc}
	...

08024f3c <_SetDrawMode>:
 8024f3c:	4b08      	ldr	r3, [pc, #32]	; (8024f60 <_SetDrawMode+0x24>)
 8024f3e:	681b      	ldr	r3, [r3, #0]
 8024f40:	b570      	push	{r4, r5, r6, lr}
 8024f42:	7c1a      	ldrb	r2, [r3, #16]
 8024f44:	ea82 0100 	eor.w	r1, r2, r0
 8024f48:	0749      	lsls	r1, r1, #29
 8024f4a:	d505      	bpl.n	8024f58 <_SetDrawMode+0x1c>
 8024f4c:	6b9c      	ldr	r4, [r3, #56]	; 0x38
 8024f4e:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8024f50:	6825      	ldr	r5, [r4, #0]
 8024f52:	680e      	ldr	r6, [r1, #0]
 8024f54:	6026      	str	r6, [r4, #0]
 8024f56:	600d      	str	r5, [r1, #0]
 8024f58:	7418      	strb	r0, [r3, #16]
 8024f5a:	4610      	mov	r0, r2
 8024f5c:	bd70      	pop	{r4, r5, r6, pc}
 8024f5e:	bf00      	nop
 8024f60:	24000014 	.word	0x24000014

08024f64 <LCD_SetDrawMode>:
 8024f64:	4b01      	ldr	r3, [pc, #4]	; (8024f6c <LCD_SetDrawMode+0x8>)
 8024f66:	681b      	ldr	r3, [r3, #0]
 8024f68:	689b      	ldr	r3, [r3, #8]
 8024f6a:	4718      	bx	r3
 8024f6c:	24000028 	.word	0x24000028

08024f70 <LCD_DrawPixel>:
 8024f70:	4b15      	ldr	r3, [pc, #84]	; (8024fc8 <LCD_DrawPixel+0x58>)
 8024f72:	460a      	mov	r2, r1
 8024f74:	681b      	ldr	r3, [r3, #0]
 8024f76:	f9b3 100a 	ldrsh.w	r1, [r3, #10]
 8024f7a:	4291      	cmp	r1, r2
 8024f7c:	b430      	push	{r4, r5}
 8024f7e:	4604      	mov	r4, r0
 8024f80:	dc20      	bgt.n	8024fc4 <LCD_DrawPixel+0x54>
 8024f82:	f9b3 100e 	ldrsh.w	r1, [r3, #14]
 8024f86:	428a      	cmp	r2, r1
 8024f88:	dc1c      	bgt.n	8024fc4 <LCD_DrawPixel+0x54>
 8024f8a:	f9b3 1008 	ldrsh.w	r1, [r3, #8]
 8024f8e:	4281      	cmp	r1, r0
 8024f90:	dc18      	bgt.n	8024fc4 <LCD_DrawPixel+0x54>
 8024f92:	f9b3 100c 	ldrsh.w	r1, [r3, #12]
 8024f96:	4288      	cmp	r0, r1
 8024f98:	dc14      	bgt.n	8024fc4 <LCD_DrawPixel+0x54>
 8024f9a:	7c19      	ldrb	r1, [r3, #16]
 8024f9c:	7c58      	ldrb	r0, [r3, #17]
 8024f9e:	f011 0f01 	tst.w	r1, #1
 8024fa2:	490a      	ldr	r1, [pc, #40]	; (8024fcc <LCD_DrawPixel+0x5c>)
 8024fa4:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 8024fa8:	d004      	beq.n	8024fb4 <LCD_DrawPixel+0x44>
 8024faa:	68c3      	ldr	r3, [r0, #12]
 8024fac:	4621      	mov	r1, r4
 8024fae:	69db      	ldr	r3, [r3, #28]
 8024fb0:	bc30      	pop	{r4, r5}
 8024fb2:	4718      	bx	r3
 8024fb4:	68c1      	ldr	r1, [r0, #12]
 8024fb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8024fb8:	698d      	ldr	r5, [r1, #24]
 8024fba:	4621      	mov	r1, r4
 8024fbc:	681b      	ldr	r3, [r3, #0]
 8024fbe:	46ac      	mov	ip, r5
 8024fc0:	bc30      	pop	{r4, r5}
 8024fc2:	4760      	bx	ip
 8024fc4:	bc30      	pop	{r4, r5}
 8024fc6:	4770      	bx	lr
 8024fc8:	24000014 	.word	0x24000014
 8024fcc:	240409bc 	.word	0x240409bc

08024fd0 <LCD_DrawHLine>:
 8024fd0:	4b11      	ldr	r3, [pc, #68]	; (8025018 <LCD_DrawHLine+0x48>)
 8024fd2:	b430      	push	{r4, r5}
 8024fd4:	681c      	ldr	r4, [r3, #0]
 8024fd6:	460d      	mov	r5, r1
 8024fd8:	f9b4 300a 	ldrsh.w	r3, [r4, #10]
 8024fdc:	428b      	cmp	r3, r1
 8024fde:	dc19      	bgt.n	8025014 <LCD_DrawHLine+0x44>
 8024fe0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 8024fe4:	4299      	cmp	r1, r3
 8024fe6:	dc15      	bgt.n	8025014 <LCD_DrawHLine+0x44>
 8024fe8:	f9b4 1008 	ldrsh.w	r1, [r4, #8]
 8024fec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8024ff0:	4281      	cmp	r1, r0
 8024ff2:	bfb8      	it	lt
 8024ff4:	4601      	movlt	r1, r0
 8024ff6:	4293      	cmp	r3, r2
 8024ff8:	bfa8      	it	ge
 8024ffa:	4613      	movge	r3, r2
 8024ffc:	4299      	cmp	r1, r3
 8024ffe:	dc09      	bgt.n	8025014 <LCD_DrawHLine+0x44>
 8025000:	7c60      	ldrb	r0, [r4, #17]
 8025002:	4a06      	ldr	r2, [pc, #24]	; (802501c <LCD_DrawHLine+0x4c>)
 8025004:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8025008:	68c2      	ldr	r2, [r0, #12]
 802500a:	6894      	ldr	r4, [r2, #8]
 802500c:	462a      	mov	r2, r5
 802500e:	46a4      	mov	ip, r4
 8025010:	bc30      	pop	{r4, r5}
 8025012:	4760      	bx	ip
 8025014:	bc30      	pop	{r4, r5}
 8025016:	4770      	bx	lr
 8025018:	24000014 	.word	0x24000014
 802501c:	240409bc 	.word	0x240409bc

08025020 <LCD_FillRect>:
 8025020:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8025022:	4c13      	ldr	r4, [pc, #76]	; (8025070 <LCD_FillRect+0x50>)
 8025024:	6824      	ldr	r4, [r4, #0]
 8025026:	f9b4 5008 	ldrsh.w	r5, [r4, #8]
 802502a:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
 802502e:	4285      	cmp	r5, r0
 8025030:	bfb8      	it	lt
 8025032:	4605      	movlt	r5, r0
 8025034:	4296      	cmp	r6, r2
 8025036:	bfa8      	it	ge
 8025038:	4616      	movge	r6, r2
 802503a:	42ae      	cmp	r6, r5
 802503c:	db15      	blt.n	802506a <LCD_FillRect+0x4a>
 802503e:	f9b4 200a 	ldrsh.w	r2, [r4, #10]
 8025042:	428a      	cmp	r2, r1
 8025044:	bfb8      	it	lt
 8025046:	460a      	movlt	r2, r1
 8025048:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 802504c:	428b      	cmp	r3, r1
 802504e:	bfa8      	it	ge
 8025050:	460b      	movge	r3, r1
 8025052:	429a      	cmp	r2, r3
 8025054:	dc09      	bgt.n	802506a <LCD_FillRect+0x4a>
 8025056:	7c60      	ldrb	r0, [r4, #17]
 8025058:	4906      	ldr	r1, [pc, #24]	; (8025074 <LCD_FillRect+0x54>)
 802505a:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 802505e:	68c1      	ldr	r1, [r0, #12]
 8025060:	9300      	str	r3, [sp, #0]
 8025062:	4633      	mov	r3, r6
 8025064:	690c      	ldr	r4, [r1, #16]
 8025066:	4629      	mov	r1, r5
 8025068:	47a0      	blx	r4
 802506a:	b002      	add	sp, #8
 802506c:	bd70      	pop	{r4, r5, r6, pc}
 802506e:	bf00      	nop
 8025070:	24000014 	.word	0x24000014
 8025074:	240409bc 	.word	0x240409bc

08025078 <LCD__DrawBitmap_1bpp>:
 8025078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802507c:	b08f      	sub	sp, #60	; 0x3c
 802507e:	f8df e1cc 	ldr.w	lr, [pc, #460]	; 802524c <LCD__DrawBitmap_1bpp+0x1d4>
 8025082:	460c      	mov	r4, r1
 8025084:	4617      	mov	r7, r2
 8025086:	9d18      	ldr	r5, [sp, #96]	; 0x60
 8025088:	f8de e000 	ldr.w	lr, [lr]
 802508c:	9502      	str	r5, [sp, #8]
 802508e:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8025090:	9007      	str	r0, [sp, #28]
 8025092:	9508      	str	r5, [sp, #32]
 8025094:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8025096:	9301      	str	r3, [sp, #4]
 8025098:	9503      	str	r5, [sp, #12]
 802509a:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 802509e:	9e1c      	ldr	r6, [sp, #112]	; 0x70
 80250a0:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 80250a4:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 80250a6:	f1be 0f00 	cmp.w	lr, #0
 80250aa:	d002      	beq.n	80250b2 <LCD__DrawBitmap_1bpp+0x3a>
 80250ac:	f8de 4000 	ldr.w	r4, [lr]
 80250b0:	e054      	b.n	802515c <LCD__DrawBitmap_1bpp+0xe4>
 80250b2:	9b02      	ldr	r3, [sp, #8]
 80250b4:	9a08      	ldr	r2, [sp, #32]
 80250b6:	4313      	orrs	r3, r2
 80250b8:	2b01      	cmp	r3, #1
 80250ba:	d154      	bne.n	8025166 <LCD__DrawBitmap_1bpp+0xee>
 80250bc:	4b61      	ldr	r3, [pc, #388]	; (8025244 <LCD__DrawBitmap_1bpp+0x1cc>)
 80250be:	6818      	ldr	r0, [r3, #0]
 80250c0:	f9b0 200a 	ldrsh.w	r2, [r0, #10]
 80250c4:	1a53      	subs	r3, r2, r1
 80250c6:	2b00      	cmp	r3, #0
 80250c8:	dd0a      	ble.n	80250e0 <LCD__DrawBitmap_1bpp+0x68>
 80250ca:	9901      	ldr	r1, [sp, #4]
 80250cc:	ebc3 0e01 	rsb	lr, r3, r1
 80250d0:	f1be 0f00 	cmp.w	lr, #0
 80250d4:	f340 80b2 	ble.w	802523c <LCD__DrawBitmap_1bpp+0x1c4>
 80250d8:	9903      	ldr	r1, [sp, #12]
 80250da:	fb01 6603 	mla	r6, r1, r3, r6
 80250de:	e002      	b.n	80250e6 <LCD__DrawBitmap_1bpp+0x6e>
 80250e0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80250e4:	460a      	mov	r2, r1
 80250e6:	9b01      	ldr	r3, [sp, #4]
 80250e8:	441c      	add	r4, r3
 80250ea:	f9b0 300e 	ldrsh.w	r3, [r0, #14]
 80250ee:	3c01      	subs	r4, #1
 80250f0:	1ae4      	subs	r4, r4, r3
 80250f2:	2c00      	cmp	r4, #0
 80250f4:	dd05      	ble.n	8025102 <LCD__DrawBitmap_1bpp+0x8a>
 80250f6:	ebc4 0e0e 	rsb	lr, r4, lr
 80250fa:	f1be 0f00 	cmp.w	lr, #0
 80250fe:	f340 809d 	ble.w	802523c <LCD__DrawBitmap_1bpp+0x1c4>
 8025102:	9b07      	ldr	r3, [sp, #28]
 8025104:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
 8025108:	443b      	add	r3, r7
 802510a:	3b01      	subs	r3, #1
 802510c:	1a5b      	subs	r3, r3, r1
 802510e:	2b00      	cmp	r3, #0
 8025110:	bfc8      	it	gt
 8025112:	1aff      	subgt	r7, r7, r3
 8025114:	9b07      	ldr	r3, [sp, #28]
 8025116:	1b59      	subs	r1, r3, r5
 8025118:	f9b0 3008 	ldrsh.w	r3, [r0, #8]
 802511c:	4299      	cmp	r1, r3
 802511e:	da09      	bge.n	8025134 <LCD__DrawBitmap_1bpp+0xbc>
 8025120:	1a5b      	subs	r3, r3, r1
 8025122:	441d      	add	r5, r3
 8025124:	1aff      	subs	r7, r7, r3
 8025126:	f023 0307 	bic.w	r3, r3, #7
 802512a:	eb06 06e5 	add.w	r6, r6, r5, asr #3
 802512e:	f005 0507 	and.w	r5, r5, #7
 8025132:	4419      	add	r1, r3
 8025134:	2f00      	cmp	r7, #0
 8025136:	f340 8081 	ble.w	802523c <LCD__DrawBitmap_1bpp+0x1c4>
 802513a:	7c40      	ldrb	r0, [r0, #17]
 802513c:	4b42      	ldr	r3, [pc, #264]	; (8025248 <LCD__DrawBitmap_1bpp+0x1d0>)
 802513e:	9c03      	ldr	r4, [sp, #12]
 8025140:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8025144:	68c3      	ldr	r3, [r0, #12]
 8025146:	f8cd b074 	str.w	fp, [sp, #116]	; 0x74
 802514a:	951c      	str	r5, [sp, #112]	; 0x70
 802514c:	961b      	str	r6, [sp, #108]	; 0x6c
 802514e:	941a      	str	r4, [sp, #104]	; 0x68
 8025150:	f8cd a064 	str.w	sl, [sp, #100]	; 0x64
 8025154:	f8cd e060 	str.w	lr, [sp, #96]	; 0x60
 8025158:	685c      	ldr	r4, [r3, #4]
 802515a:	463b      	mov	r3, r7
 802515c:	46a4      	mov	ip, r4
 802515e:	b00f      	add	sp, #60	; 0x3c
 8025160:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8025164:	4760      	bx	ip
 8025166:	f1ca 0308 	rsb	r3, sl, #8
 802516a:	4675      	mov	r5, lr
 802516c:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 8025244 <LCD__DrawBitmap_1bpp+0x1cc>
 8025170:	930b      	str	r3, [sp, #44]	; 0x2c
 8025172:	9b02      	ldr	r3, [sp, #8]
 8025174:	f8cd e014 	str.w	lr, [sp, #20]
 8025178:	3b01      	subs	r3, #1
 802517a:	930d      	str	r3, [sp, #52]	; 0x34
 802517c:	9b05      	ldr	r3, [sp, #20]
 802517e:	9a01      	ldr	r2, [sp, #4]
 8025180:	4293      	cmp	r3, r2
 8025182:	da5b      	bge.n	802523c <LCD__DrawBitmap_1bpp+0x1c4>
 8025184:	9b08      	ldr	r3, [sp, #32]
 8025186:	18e3      	adds	r3, r4, r3
 8025188:	9309      	str	r3, [sp, #36]	; 0x24
 802518a:	3b01      	subs	r3, #1
 802518c:	930a      	str	r3, [sp, #40]	; 0x28
 802518e:	f8d9 3000 	ldr.w	r3, [r9]
 8025192:	990a      	ldr	r1, [sp, #40]	; 0x28
 8025194:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8025198:	428a      	cmp	r2, r1
 802519a:	dc48      	bgt.n	802522e <LCD__DrawBitmap_1bpp+0x1b6>
 802519c:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80251a0:	429c      	cmp	r4, r3
 80251a2:	dc44      	bgt.n	802522e <LCD__DrawBitmap_1bpp+0x1b6>
 80251a4:	9b07      	ldr	r3, [sp, #28]
 80251a6:	f04f 0800 	mov.w	r8, #0
 80251aa:	9606      	str	r6, [sp, #24]
 80251ac:	9300      	str	r3, [sp, #0]
 80251ae:	f8cd 8010 	str.w	r8, [sp, #16]
 80251b2:	9b04      	ldr	r3, [sp, #16]
 80251b4:	42bb      	cmp	r3, r7
 80251b6:	da3a      	bge.n	802522e <LCD__DrawBitmap_1bpp+0x1b6>
 80251b8:	f1b8 0f00 	cmp.w	r8, #0
 80251bc:	d105      	bne.n	80251ca <LCD__DrawBitmap_1bpp+0x152>
 80251be:	9b06      	ldr	r3, [sp, #24]
 80251c0:	f04f 0808 	mov.w	r8, #8
 80251c4:	781d      	ldrb	r5, [r3, #0]
 80251c6:	3301      	adds	r3, #1
 80251c8:	9306      	str	r3, [sp, #24]
 80251ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80251cc:	ebca 0808 	rsb	r8, sl, r8
 80251d0:	fa45 f303 	asr.w	r3, r5, r3
 80251d4:	fa05 f50a 	lsl.w	r5, r5, sl
 80251d8:	f013 01ff 	ands.w	r1, r3, #255	; 0xff
 80251dc:	b2ed      	uxtb	r5, r5
 80251de:	d104      	bne.n	80251ea <LCD__DrawBitmap_1bpp+0x172>
 80251e0:	f8d9 2000 	ldr.w	r2, [r9]
 80251e4:	7c12      	ldrb	r2, [r2, #16]
 80251e6:	0792      	lsls	r2, r2, #30
 80251e8:	d419      	bmi.n	802521e <LCD__DrawBitmap_1bpp+0x1a6>
 80251ea:	f8d9 2000 	ldr.w	r2, [r9]
 80251ee:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80251f0:	6810      	ldr	r0, [r2, #0]
 80251f2:	900c      	str	r0, [sp, #48]	; 0x30
 80251f4:	f1bb 0f00 	cmp.w	fp, #0
 80251f8:	d002      	beq.n	8025200 <LCD__DrawBitmap_1bpp+0x188>
 80251fa:	f85b 3021 	ldr.w	r3, [fp, r1, lsl #2]
 80251fe:	e000      	b.n	8025202 <LCD__DrawBitmap_1bpp+0x18a>
 8025200:	b2db      	uxtb	r3, r3
 8025202:	6013      	str	r3, [r2, #0]
 8025204:	9900      	ldr	r1, [sp, #0]
 8025206:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8025208:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802520a:	440a      	add	r2, r1
 802520c:	9800      	ldr	r0, [sp, #0]
 802520e:	4621      	mov	r1, r4
 8025210:	f7ff ff06 	bl	8025020 <LCD_FillRect>
 8025214:	f8d9 3000 	ldr.w	r3, [r9]
 8025218:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 802521a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802521c:	601a      	str	r2, [r3, #0]
 802521e:	9b04      	ldr	r3, [sp, #16]
 8025220:	9a02      	ldr	r2, [sp, #8]
 8025222:	3301      	adds	r3, #1
 8025224:	9304      	str	r3, [sp, #16]
 8025226:	9b00      	ldr	r3, [sp, #0]
 8025228:	4413      	add	r3, r2
 802522a:	9300      	str	r3, [sp, #0]
 802522c:	e7c1      	b.n	80251b2 <LCD__DrawBitmap_1bpp+0x13a>
 802522e:	9b05      	ldr	r3, [sp, #20]
 8025230:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8025232:	3301      	adds	r3, #1
 8025234:	9305      	str	r3, [sp, #20]
 8025236:	9b03      	ldr	r3, [sp, #12]
 8025238:	441e      	add	r6, r3
 802523a:	e79f      	b.n	802517c <LCD__DrawBitmap_1bpp+0x104>
 802523c:	b00f      	add	sp, #60	; 0x3c
 802523e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8025242:	bf00      	nop
 8025244:	24000014 	.word	0x24000014
 8025248:	240409bc 	.word	0x240409bc
 802524c:	24040978 	.word	0x24040978

08025250 <LCD_DrawBitmap>:
 8025250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8025254:	b08f      	sub	sp, #60	; 0x3c
 8025256:	f8df e218 	ldr.w	lr, [pc, #536]	; 8025470 <LCD_DrawBitmap+0x220>
 802525a:	4605      	mov	r5, r0
 802525c:	4690      	mov	r8, r2
 802525e:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8025260:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8025262:	9402      	str	r4, [sp, #8]
 8025264:	9c19      	ldr	r4, [sp, #100]	; 0x64
 8025266:	f8de e000 	ldr.w	lr, [lr]
 802526a:	9408      	str	r4, [sp, #32]
 802526c:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 802526e:	9100      	str	r1, [sp, #0]
 8025270:	9403      	str	r4, [sp, #12]
 8025272:	9301      	str	r3, [sp, #4]
 8025274:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8025276:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8025278:	9604      	str	r6, [sp, #16]
 802527a:	f1be 0f00 	cmp.w	lr, #0
 802527e:	d002      	beq.n	8025286 <LCD_DrawBitmap+0x36>
 8025280:	f8de 4000 	ldr.w	r4, [lr]
 8025284:	e07a      	b.n	802537c <LCD_DrawBitmap+0x12c>
 8025286:	9b02      	ldr	r3, [sp, #8]
 8025288:	9a08      	ldr	r2, [sp, #32]
 802528a:	4313      	orrs	r3, r2
 802528c:	2b01      	cmp	r3, #1
 802528e:	d17a      	bne.n	8025386 <LCD_DrawBitmap+0x136>
 8025290:	4b75      	ldr	r3, [pc, #468]	; (8025468 <LCD_DrawBitmap+0x218>)
 8025292:	9901      	ldr	r1, [sp, #4]
 8025294:	6818      	ldr	r0, [r3, #0]
 8025296:	9b00      	ldr	r3, [sp, #0]
 8025298:	f9b0 200a 	ldrsh.w	r2, [r0, #10]
 802529c:	1ad3      	subs	r3, r2, r3
 802529e:	2b00      	cmp	r3, #0
 80252a0:	dd07      	ble.n	80252b2 <LCD_DrawBitmap+0x62>
 80252a2:	1ac9      	subs	r1, r1, r3
 80252a4:	2900      	cmp	r1, #0
 80252a6:	f340 80db 	ble.w	8025460 <LCD_DrawBitmap+0x210>
 80252aa:	9e03      	ldr	r6, [sp, #12]
 80252ac:	fb06 4403 	mla	r4, r6, r3, r4
 80252b0:	e000      	b.n	80252b4 <LCD_DrawBitmap+0x64>
 80252b2:	9a00      	ldr	r2, [sp, #0]
 80252b4:	e89d 0048 	ldmia.w	sp, {r3, r6}
 80252b8:	441e      	add	r6, r3
 80252ba:	f9b0 300e 	ldrsh.w	r3, [r0, #14]
 80252be:	3e01      	subs	r6, #1
 80252c0:	1af6      	subs	r6, r6, r3
 80252c2:	2e00      	cmp	r6, #0
 80252c4:	dd03      	ble.n	80252ce <LCD_DrawBitmap+0x7e>
 80252c6:	1b89      	subs	r1, r1, r6
 80252c8:	2900      	cmp	r1, #0
 80252ca:	f340 80c9 	ble.w	8025460 <LCD_DrawBitmap+0x210>
 80252ce:	eb05 0308 	add.w	r3, r5, r8
 80252d2:	f9b0 600c 	ldrsh.w	r6, [r0, #12]
 80252d6:	3b01      	subs	r3, #1
 80252d8:	1b9b      	subs	r3, r3, r6
 80252da:	f9b0 6008 	ldrsh.w	r6, [r0, #8]
 80252de:	2b00      	cmp	r3, #0
 80252e0:	bfc8      	it	gt
 80252e2:	ebc3 0808 	rsbgt	r8, r3, r8
 80252e6:	42b5      	cmp	r5, r6
 80252e8:	da31      	bge.n	802534e <LCD_DrawBitmap+0xfe>
 80252ea:	1b73      	subs	r3, r6, r5
 80252ec:	2f08      	cmp	r7, #8
 80252ee:	ebc3 0808 	rsb	r8, r3, r8
 80252f2:	d027      	beq.n	8025344 <LCD_DrawBitmap+0xf4>
 80252f4:	dc0d      	bgt.n	8025312 <LCD_DrawBitmap+0xc2>
 80252f6:	2f02      	cmp	r7, #2
 80252f8:	d014      	beq.n	8025324 <LCD_DrawBitmap+0xd4>
 80252fa:	2f04      	cmp	r7, #4
 80252fc:	d01a      	beq.n	8025334 <LCD_DrawBitmap+0xe4>
 80252fe:	2f01      	cmp	r7, #1
 8025300:	d126      	bne.n	8025350 <LCD_DrawBitmap+0x100>
 8025302:	f023 0607 	bic.w	r6, r3, #7
 8025306:	eb04 04e3 	add.w	r4, r4, r3, asr #3
 802530a:	f003 0307 	and.w	r3, r3, #7
 802530e:	4435      	add	r5, r6
 8025310:	e01e      	b.n	8025350 <LCD_DrawBitmap+0x100>
 8025312:	2f18      	cmp	r7, #24
 8025314:	d018      	beq.n	8025348 <LCD_DrawBitmap+0xf8>
 8025316:	2f20      	cmp	r7, #32
 8025318:	d016      	beq.n	8025348 <LCD_DrawBitmap+0xf8>
 802531a:	2f10      	cmp	r7, #16
 802531c:	d118      	bne.n	8025350 <LCD_DrawBitmap+0x100>
 802531e:	eb04 0443 	add.w	r4, r4, r3, lsl #1
 8025322:	e013      	b.n	802534c <LCD_DrawBitmap+0xfc>
 8025324:	f023 0603 	bic.w	r6, r3, #3
 8025328:	eb04 04a3 	add.w	r4, r4, r3, asr #2
 802532c:	f003 0303 	and.w	r3, r3, #3
 8025330:	4435      	add	r5, r6
 8025332:	e00d      	b.n	8025350 <LCD_DrawBitmap+0x100>
 8025334:	f023 0601 	bic.w	r6, r3, #1
 8025338:	eb04 0463 	add.w	r4, r4, r3, asr #1
 802533c:	f003 0301 	and.w	r3, r3, #1
 8025340:	4435      	add	r5, r6
 8025342:	e005      	b.n	8025350 <LCD_DrawBitmap+0x100>
 8025344:	441c      	add	r4, r3
 8025346:	e001      	b.n	802534c <LCD_DrawBitmap+0xfc>
 8025348:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 802534c:	4635      	mov	r5, r6
 802534e:	2300      	movs	r3, #0
 8025350:	f1b8 0f00 	cmp.w	r8, #0
 8025354:	f340 8084 	ble.w	8025460 <LCD_DrawBitmap+0x210>
 8025358:	7c46      	ldrb	r6, [r0, #17]
 802535a:	4844      	ldr	r0, [pc, #272]	; (802546c <LCD_DrawBitmap+0x21c>)
 802535c:	f850 0026 	ldr.w	r0, [r0, r6, lsl #2]
 8025360:	9e04      	ldr	r6, [sp, #16]
 8025362:	f8d0 e00c 	ldr.w	lr, [r0, #12]
 8025366:	931c      	str	r3, [sp, #112]	; 0x70
 8025368:	9b03      	ldr	r3, [sp, #12]
 802536a:	9118      	str	r1, [sp, #96]	; 0x60
 802536c:	4629      	mov	r1, r5
 802536e:	931a      	str	r3, [sp, #104]	; 0x68
 8025370:	4643      	mov	r3, r8
 8025372:	961d      	str	r6, [sp, #116]	; 0x74
 8025374:	941b      	str	r4, [sp, #108]	; 0x6c
 8025376:	9719      	str	r7, [sp, #100]	; 0x64
 8025378:	f8de 4004 	ldr.w	r4, [lr, #4]
 802537c:	46a4      	mov	ip, r4
 802537e:	b00f      	add	sp, #60	; 0x3c
 8025380:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8025384:	4760      	bx	ip
 8025386:	f1c7 0308 	rsb	r3, r7, #8
 802538a:	46f3      	mov	fp, lr
 802538c:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8025468 <LCD_DrawBitmap+0x218>
 8025390:	930b      	str	r3, [sp, #44]	; 0x2c
 8025392:	9b02      	ldr	r3, [sp, #8]
 8025394:	f8cd e018 	str.w	lr, [sp, #24]
 8025398:	3b01      	subs	r3, #1
 802539a:	930d      	str	r3, [sp, #52]	; 0x34
 802539c:	9b06      	ldr	r3, [sp, #24]
 802539e:	9a01      	ldr	r2, [sp, #4]
 80253a0:	4293      	cmp	r3, r2
 80253a2:	da5d      	bge.n	8025460 <LCD_DrawBitmap+0x210>
 80253a4:	9a00      	ldr	r2, [sp, #0]
 80253a6:	9b08      	ldr	r3, [sp, #32]
 80253a8:	4413      	add	r3, r2
 80253aa:	9309      	str	r3, [sp, #36]	; 0x24
 80253ac:	3b01      	subs	r3, #1
 80253ae:	930a      	str	r3, [sp, #40]	; 0x28
 80253b0:	f8da 3000 	ldr.w	r3, [sl]
 80253b4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80253b6:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 80253ba:	428a      	cmp	r2, r1
 80253bc:	dc48      	bgt.n	8025450 <LCD_DrawBitmap+0x200>
 80253be:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80253c2:	9a00      	ldr	r2, [sp, #0]
 80253c4:	429a      	cmp	r2, r3
 80253c6:	dc43      	bgt.n	8025450 <LCD_DrawBitmap+0x200>
 80253c8:	f04f 0900 	mov.w	r9, #0
 80253cc:	462e      	mov	r6, r5
 80253ce:	9407      	str	r4, [sp, #28]
 80253d0:	f8cd 9014 	str.w	r9, [sp, #20]
 80253d4:	9b05      	ldr	r3, [sp, #20]
 80253d6:	4543      	cmp	r3, r8
 80253d8:	da3a      	bge.n	8025450 <LCD_DrawBitmap+0x200>
 80253da:	f1b9 0f00 	cmp.w	r9, #0
 80253de:	d106      	bne.n	80253ee <LCD_DrawBitmap+0x19e>
 80253e0:	9b07      	ldr	r3, [sp, #28]
 80253e2:	f04f 0908 	mov.w	r9, #8
 80253e6:	f893 b000 	ldrb.w	fp, [r3]
 80253ea:	3301      	adds	r3, #1
 80253ec:	9307      	str	r3, [sp, #28]
 80253ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80253f0:	fa0b f207 	lsl.w	r2, fp, r7
 80253f4:	ebc7 0909 	rsb	r9, r7, r9
 80253f8:	fa4b f303 	asr.w	r3, fp, r3
 80253fc:	fa5f fb82 	uxtb.w	fp, r2
 8025400:	f013 01ff 	ands.w	r1, r3, #255	; 0xff
 8025404:	d104      	bne.n	8025410 <LCD_DrawBitmap+0x1c0>
 8025406:	f8da 2000 	ldr.w	r2, [sl]
 802540a:	7c12      	ldrb	r2, [r2, #16]
 802540c:	0792      	lsls	r2, r2, #30
 802540e:	d417      	bmi.n	8025440 <LCD_DrawBitmap+0x1f0>
 8025410:	f8da 2000 	ldr.w	r2, [sl]
 8025414:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8025416:	6810      	ldr	r0, [r2, #0]
 8025418:	900c      	str	r0, [sp, #48]	; 0x30
 802541a:	9804      	ldr	r0, [sp, #16]
 802541c:	b110      	cbz	r0, 8025424 <LCD_DrawBitmap+0x1d4>
 802541e:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 8025422:	e000      	b.n	8025426 <LCD_DrawBitmap+0x1d6>
 8025424:	b2db      	uxtb	r3, r3
 8025426:	6013      	str	r3, [r2, #0]
 8025428:	4630      	mov	r0, r6
 802542a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 802542c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802542e:	4432      	add	r2, r6
 8025430:	9900      	ldr	r1, [sp, #0]
 8025432:	f7ff fdf5 	bl	8025020 <LCD_FillRect>
 8025436:	f8da 3000 	ldr.w	r3, [sl]
 802543a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 802543c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802543e:	601a      	str	r2, [r3, #0]
 8025440:	9b05      	ldr	r3, [sp, #20]
 8025442:	9a02      	ldr	r2, [sp, #8]
 8025444:	3301      	adds	r3, #1
 8025446:	9305      	str	r3, [sp, #20]
 8025448:	4633      	mov	r3, r6
 802544a:	4413      	add	r3, r2
 802544c:	461e      	mov	r6, r3
 802544e:	e7c1      	b.n	80253d4 <LCD_DrawBitmap+0x184>
 8025450:	9b06      	ldr	r3, [sp, #24]
 8025452:	3301      	adds	r3, #1
 8025454:	9306      	str	r3, [sp, #24]
 8025456:	9b03      	ldr	r3, [sp, #12]
 8025458:	441c      	add	r4, r3
 802545a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802545c:	9300      	str	r3, [sp, #0]
 802545e:	e79d      	b.n	802539c <LCD_DrawBitmap+0x14c>
 8025460:	b00f      	add	sp, #60	; 0x3c
 8025462:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8025466:	bf00      	nop
 8025468:	24000014 	.word	0x24000014
 802546c:	240409bc 	.word	0x240409bc
 8025470:	24040978 	.word	0x24040978

08025474 <LCD_SetClipRectMax>:
 8025474:	4b04      	ldr	r3, [pc, #16]	; (8025488 <LCD_SetClipRectMax+0x14>)
 8025476:	6819      	ldr	r1, [r3, #0]
 8025478:	4b04      	ldr	r3, [pc, #16]	; (802548c <LCD_SetClipRectMax+0x18>)
 802547a:	7c4a      	ldrb	r2, [r1, #17]
 802547c:	3108      	adds	r1, #8
 802547e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8025482:	68c3      	ldr	r3, [r0, #12]
 8025484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8025486:	4718      	bx	r3
 8025488:	24000014 	.word	0x24000014
 802548c:	240409bc 	.word	0x240409bc

08025490 <emWin_LCD_Init>:
 8025490:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8025492:	f7ff ffef 	bl	8025474 <LCD_SetClipRectMax>
 8025496:	f000 f8bb 	bl	8025610 <LCD_InitColors>
 802549a:	4604      	mov	r4, r0
 802549c:	2800      	cmp	r0, #0
 802549e:	d144      	bne.n	802552a <emWin_LCD_Init+0x9a>
 80254a0:	4605      	mov	r5, r0
 80254a2:	4628      	mov	r0, r5
 80254a4:	f7ff fa56 	bl	8024954 <GUI_DEVICE__GetpDriver>
 80254a8:	9001      	str	r0, [sp, #4]
 80254aa:	b150      	cbz	r0, 80254c2 <emWin_LCD_Init+0x32>
 80254ac:	68c3      	ldr	r3, [r0, #12]
 80254ae:	210c      	movs	r1, #12
 80254b0:	a801      	add	r0, sp, #4
 80254b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80254b4:	4798      	blx	r3
 80254b6:	4603      	mov	r3, r0
 80254b8:	2800      	cmp	r0, #0
 80254ba:	d034      	beq.n	8025526 <emWin_LCD_Init+0x96>
 80254bc:	9801      	ldr	r0, [sp, #4]
 80254be:	4798      	blx	r3
 80254c0:	4304      	orrs	r4, r0
 80254c2:	3501      	adds	r5, #1
 80254c4:	2d02      	cmp	r5, #2
 80254c6:	d1ec      	bne.n	80254a2 <emWin_LCD_Init+0x12>
 80254c8:	bb7c      	cbnz	r4, 802552a <emWin_LCD_Init+0x9a>
 80254ca:	f000 f8f7 	bl	80256bc <LCD_InitLUT>
 80254ce:	4b18      	ldr	r3, [pc, #96]	; (8025530 <emWin_LCD_Init+0xa0>)
 80254d0:	681a      	ldr	r2, [r3, #0]
 80254d2:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
 80254d6:	429a      	cmp	r2, r3
 80254d8:	d101      	bne.n	80254de <emWin_LCD_Init+0x4e>
 80254da:	2000      	movs	r0, #0
 80254dc:	e026      	b.n	802552c <emWin_LCD_Init+0x9c>
 80254de:	2401      	movs	r4, #1
 80254e0:	4620      	mov	r0, r4
 80254e2:	f7ff fa37 	bl	8024954 <GUI_DEVICE__GetpDriver>
 80254e6:	9001      	str	r0, [sp, #4]
 80254e8:	b1c8      	cbz	r0, 802551e <emWin_LCD_Init+0x8e>
 80254ea:	4620      	mov	r0, r4
 80254ec:	f002 fd5e 	bl	8027fac <GUI_SelectLayer>
 80254f0:	2004      	movs	r0, #4
 80254f2:	f7ff fd37 	bl	8024f64 <LCD_SetDrawMode>
 80254f6:	f643 73ff 	movw	r3, #16383	; 0x3fff
 80254fa:	2100      	movs	r1, #0
 80254fc:	461a      	mov	r2, r3
 80254fe:	4608      	mov	r0, r1
 8025500:	f7ff fd8e 	bl	8025020 <LCD_FillRect>
 8025504:	2000      	movs	r0, #0
 8025506:	f7ff fd2d 	bl	8024f64 <LCD_SetDrawMode>
 802550a:	9b01      	ldr	r3, [sp, #4]
 802550c:	210e      	movs	r1, #14
 802550e:	a801      	add	r0, sp, #4
 8025510:	68db      	ldr	r3, [r3, #12]
 8025512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8025514:	4798      	blx	r3
 8025516:	4603      	mov	r3, r0
 8025518:	b108      	cbz	r0, 802551e <emWin_LCD_Init+0x8e>
 802551a:	9801      	ldr	r0, [sp, #4]
 802551c:	4798      	blx	r3
 802551e:	f114 34ff 	adds.w	r4, r4, #4294967295
 8025522:	d2dd      	bcs.n	80254e0 <emWin_LCD_Init+0x50>
 8025524:	e7d9      	b.n	80254da <emWin_LCD_Init+0x4a>
 8025526:	2001      	movs	r0, #1
 8025528:	e000      	b.n	802552c <emWin_LCD_Init+0x9c>
 802552a:	4620      	mov	r0, r4
 802552c:	b003      	add	sp, #12
 802552e:	bd30      	pop	{r4, r5, pc}
 8025530:	240009e0 	.word	0x240009e0

08025534 <LCD_Color2Index>:
 8025534:	4b04      	ldr	r3, [pc, #16]	; (8025548 <LCD_Color2Index+0x14>)
 8025536:	681b      	ldr	r3, [r3, #0]
 8025538:	7c5a      	ldrb	r2, [r3, #17]
 802553a:	4b04      	ldr	r3, [pc, #16]	; (802554c <LCD_Color2Index+0x18>)
 802553c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8025540:	691b      	ldr	r3, [r3, #16]
 8025542:	681b      	ldr	r3, [r3, #0]
 8025544:	4718      	bx	r3
 8025546:	bf00      	nop
 8025548:	24000014 	.word	0x24000014
 802554c:	240409bc 	.word	0x240409bc

08025550 <LCD_Index2Color>:
 8025550:	4b04      	ldr	r3, [pc, #16]	; (8025564 <LCD_Index2Color+0x14>)
 8025552:	681b      	ldr	r3, [r3, #0]
 8025554:	7c5a      	ldrb	r2, [r3, #17]
 8025556:	4b04      	ldr	r3, [pc, #16]	; (8025568 <LCD_Index2Color+0x18>)
 8025558:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802555c:	691b      	ldr	r3, [r3, #16]
 802555e:	685b      	ldr	r3, [r3, #4]
 8025560:	4718      	bx	r3
 8025562:	bf00      	nop
 8025564:	24000014 	.word	0x24000014
 8025568:	240409bc 	.word	0x240409bc

0802556c <LCD_SetColorIndex>:
 802556c:	4b04      	ldr	r3, [pc, #16]	; (8025580 <LCD_SetColorIndex+0x14>)
 802556e:	681b      	ldr	r3, [r3, #0]
 8025570:	7c1a      	ldrb	r2, [r3, #16]
 8025572:	0752      	lsls	r2, r2, #29
 8025574:	bf4c      	ite	mi
 8025576:	6b9b      	ldrmi	r3, [r3, #56]	; 0x38
 8025578:	6bdb      	ldrpl	r3, [r3, #60]	; 0x3c
 802557a:	6018      	str	r0, [r3, #0]
 802557c:	4770      	bx	lr
 802557e:	bf00      	nop
 8025580:	24000014 	.word	0x24000014

08025584 <_SetColor>:
 8025584:	b508      	push	{r3, lr}
 8025586:	4b06      	ldr	r3, [pc, #24]	; (80255a0 <_SetColor+0x1c>)
 8025588:	681b      	ldr	r3, [r3, #0]
 802558a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 802558c:	4281      	cmp	r1, r0
 802558e:	d006      	beq.n	802559e <_SetColor+0x1a>
 8025590:	6318      	str	r0, [r3, #48]	; 0x30
 8025592:	f7ff ffcf 	bl	8025534 <LCD_Color2Index>
 8025596:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 802559a:	f7ff bfe7 	b.w	802556c <LCD_SetColorIndex>
 802559e:	bd08      	pop	{r3, pc}
 80255a0:	24000014 	.word	0x24000014

080255a4 <LCD_SetBkColorIndex>:
 80255a4:	4b04      	ldr	r3, [pc, #16]	; (80255b8 <LCD_SetBkColorIndex+0x14>)
 80255a6:	681b      	ldr	r3, [r3, #0]
 80255a8:	7c1a      	ldrb	r2, [r3, #16]
 80255aa:	0752      	lsls	r2, r2, #29
 80255ac:	bf4c      	ite	mi
 80255ae:	6bdb      	ldrmi	r3, [r3, #60]	; 0x3c
 80255b0:	6b9b      	ldrpl	r3, [r3, #56]	; 0x38
 80255b2:	6018      	str	r0, [r3, #0]
 80255b4:	4770      	bx	lr
 80255b6:	bf00      	nop
 80255b8:	24000014 	.word	0x24000014

080255bc <_SetBkColor>:
 80255bc:	b508      	push	{r3, lr}
 80255be:	4b06      	ldr	r3, [pc, #24]	; (80255d8 <_SetBkColor+0x1c>)
 80255c0:	681b      	ldr	r3, [r3, #0]
 80255c2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80255c4:	4281      	cmp	r1, r0
 80255c6:	d006      	beq.n	80255d6 <_SetBkColor+0x1a>
 80255c8:	6358      	str	r0, [r3, #52]	; 0x34
 80255ca:	f7ff ffb3 	bl	8025534 <LCD_Color2Index>
 80255ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80255d2:	f7ff bfe7 	b.w	80255a4 <LCD_SetBkColorIndex>
 80255d6:	bd08      	pop	{r3, pc}
 80255d8:	24000014 	.word	0x24000014

080255dc <LCD_SetBkColor>:
 80255dc:	4b01      	ldr	r3, [pc, #4]	; (80255e4 <LCD_SetBkColor+0x8>)
 80255de:	681b      	ldr	r3, [r3, #0]
 80255e0:	685b      	ldr	r3, [r3, #4]
 80255e2:	4718      	bx	r3
 80255e4:	24000028 	.word	0x24000028

080255e8 <LCD_SetColor>:
 80255e8:	4b01      	ldr	r3, [pc, #4]	; (80255f0 <LCD_SetColor+0x8>)
 80255ea:	681b      	ldr	r3, [r3, #0]
 80255ec:	681b      	ldr	r3, [r3, #0]
 80255ee:	4718      	bx	r3
 80255f0:	24000028 	.word	0x24000028

080255f4 <_OnExit>:
 80255f4:	b510      	push	{r4, lr}
 80255f6:	4c04      	ldr	r4, [pc, #16]	; (8025608 <_OnExit+0x14>)
 80255f8:	6820      	ldr	r0, [r4, #0]
 80255fa:	f7fe fce7 	bl	8023fcc <GUI_ALLOC_FreeFixedBlock>
 80255fe:	2300      	movs	r3, #0
 8025600:	4a02      	ldr	r2, [pc, #8]	; (802560c <_OnExit+0x18>)
 8025602:	6023      	str	r3, [r4, #0]
 8025604:	6013      	str	r3, [r2, #0]
 8025606:	bd10      	pop	{r4, pc}
 8025608:	240409cc 	.word	0x240409cc
 802560c:	24000afc 	.word	0x24000afc

08025610 <LCD_InitColors>:
 8025610:	b538      	push	{r3, r4, r5, lr}
 8025612:	4d0a      	ldr	r5, [pc, #40]	; (802563c <LCD_InitColors+0x2c>)
 8025614:	682c      	ldr	r4, [r5, #0]
 8025616:	b964      	cbnz	r4, 8025632 <LCD_InitColors+0x22>
 8025618:	4b09      	ldr	r3, [pc, #36]	; (8025640 <LCD_InitColors+0x30>)
 802561a:	6818      	ldr	r0, [r3, #0]
 802561c:	0080      	lsls	r0, r0, #2
 802561e:	f7fe fdbf 	bl	80241a0 <GUI_ALLOC_GetFixedBlock>
 8025622:	6028      	str	r0, [r5, #0]
 8025624:	b138      	cbz	r0, 8025636 <LCD_InitColors+0x26>
 8025626:	4807      	ldr	r0, [pc, #28]	; (8025644 <LCD_InitColors+0x34>)
 8025628:	4b07      	ldr	r3, [pc, #28]	; (8025648 <LCD_InitColors+0x38>)
 802562a:	f840 3f04 	str.w	r3, [r0, #4]!
 802562e:	f7ff f97d 	bl	802492c <GUI__RegisterExit>
 8025632:	2000      	movs	r0, #0
 8025634:	bd38      	pop	{r3, r4, r5, pc}
 8025636:	2001      	movs	r0, #1
 8025638:	bd38      	pop	{r3, r4, r5, pc}
 802563a:	bf00      	nop
 802563c:	240409cc 	.word	0x240409cc
 8025640:	2400002c 	.word	0x2400002c
 8025644:	24000afc 	.word	0x24000afc
 8025648:	080255f5 	.word	0x080255f5

0802564c <LCD_GetpPalConvTableUncached>:
 802564c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8025650:	4604      	mov	r4, r0
 8025652:	b318      	cbz	r0, 802569c <LCD_GetpPalConvTableUncached+0x50>
 8025654:	6887      	ldr	r7, [r0, #8]
 8025656:	b31f      	cbz	r7, 80256a0 <LCD_GetpPalConvTableUncached+0x54>
 8025658:	4d14      	ldr	r5, [pc, #80]	; (80256ac <LCD_GetpPalConvTableUncached+0x60>)
 802565a:	6828      	ldr	r0, [r5, #0]
 802565c:	b320      	cbz	r0, 80256a8 <LCD_GetpPalConvTableUncached+0x5c>
 802565e:	6822      	ldr	r2, [r4, #0]
 8025660:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8025664:	dc1f      	bgt.n	80256a6 <LCD_GetpPalConvTableUncached+0x5a>
 8025666:	4b12      	ldr	r3, [pc, #72]	; (80256b0 <LCD_GetpPalConvTableUncached+0x64>)
 8025668:	2600      	movs	r6, #0
 802566a:	681b      	ldr	r3, [r3, #0]
 802566c:	429a      	cmp	r2, r3
 802566e:	bfa8      	it	ge
 8025670:	461a      	movge	r2, r3
 8025672:	4690      	mov	r8, r2
 8025674:	4546      	cmp	r6, r8
 8025676:	da09      	bge.n	802568c <LCD_GetpPalConvTableUncached+0x40>
 8025678:	f8d5 9000 	ldr.w	r9, [r5]
 802567c:	f857 0026 	ldr.w	r0, [r7, r6, lsl #2]
 8025680:	f7ff ff58 	bl	8025534 <LCD_Color2Index>
 8025684:	f849 0026 	str.w	r0, [r9, r6, lsl #2]
 8025688:	3601      	adds	r6, #1
 802568a:	e7f3      	b.n	8025674 <LCD_GetpPalConvTableUncached+0x28>
 802568c:	4b09      	ldr	r3, [pc, #36]	; (80256b4 <LCD_GetpPalConvTableUncached+0x68>)
 802568e:	681b      	ldr	r3, [r3, #0]
 8025690:	b10b      	cbz	r3, 8025696 <LCD_GetpPalConvTableUncached+0x4a>
 8025692:	4620      	mov	r0, r4
 8025694:	4798      	blx	r3
 8025696:	6828      	ldr	r0, [r5, #0]
 8025698:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802569c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80256a0:	4638      	mov	r0, r7
 80256a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80256a6:	2000      	movs	r0, #0
 80256a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80256ac:	240409cc 	.word	0x240409cc
 80256b0:	2400002c 	.word	0x2400002c
 80256b4:	24000afc 	.word	0x24000afc

080256b8 <LCD_GetpPalConvTableBM>:
 80256b8:	f7ff bfc8 	b.w	802564c <LCD_GetpPalConvTableUncached>

080256bc <LCD_InitLUT>:
 80256bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80256c0:	4e1d      	ldr	r6, [pc, #116]	; (8025738 <LCD_InitLUT+0x7c>)
 80256c2:	f000 f908 	bl	80258d6 <LCD_GetNumLayers>
 80256c6:	2400      	movs	r4, #0
 80256c8:	4680      	mov	r8, r0
 80256ca:	46b1      	mov	r9, r6
 80256cc:	f8df a070 	ldr.w	sl, [pc, #112]	; 8025740 <LCD_InitLUT+0x84>
 80256d0:	4544      	cmp	r4, r8
 80256d2:	da2d      	bge.n	8025730 <LCD_InitLUT+0x74>
 80256d4:	4620      	mov	r0, r4
 80256d6:	f7ff f93d 	bl	8024954 <GUI_DEVICE__GetpDriver>
 80256da:	b338      	cbz	r0, 802572c <LCD_InitLUT+0x70>
 80256dc:	6833      	ldr	r3, [r6, #0]
 80256de:	4620      	mov	r0, r4
 80256e0:	f893 b011 	ldrb.w	fp, [r3, #17]
 80256e4:	745c      	strb	r4, [r3, #17]
 80256e6:	f000 f84d 	bl	8025784 <LCD_GetBitsPerPixelEx>
 80256ea:	2808      	cmp	r0, #8
 80256ec:	dd04      	ble.n	80256f8 <LCD_InitLUT+0x3c>
 80256ee:	f8d9 3000 	ldr.w	r3, [r9]
 80256f2:	f883 b011 	strb.w	fp, [r3, #17]
 80256f6:	e019      	b.n	802572c <LCD_InitLUT+0x70>
 80256f8:	f85a 3024 	ldr.w	r3, [sl, r4, lsl #2]
 80256fc:	691a      	ldr	r2, [r3, #16]
 80256fe:	4b0f      	ldr	r3, [pc, #60]	; (802573c <LCD_InitLUT+0x80>)
 8025700:	429a      	cmp	r2, r3
 8025702:	d0f4      	beq.n	80256ee <LCD_InitLUT+0x32>
 8025704:	4620      	mov	r0, r4
 8025706:	2500      	movs	r5, #0
 8025708:	f000 f83f 	bl	802578a <LCD_GetNumColorsEx>
 802570c:	4603      	mov	r3, r0
 802570e:	429d      	cmp	r5, r3
 8025710:	daed      	bge.n	80256ee <LCD_InitLUT+0x32>
 8025712:	b2ef      	uxtb	r7, r5
 8025714:	9301      	str	r3, [sp, #4]
 8025716:	3501      	adds	r5, #1
 8025718:	4638      	mov	r0, r7
 802571a:	f7ff ff19 	bl	8025550 <LCD_Index2Color>
 802571e:	4639      	mov	r1, r7
 8025720:	4602      	mov	r2, r0
 8025722:	4620      	mov	r0, r4
 8025724:	f000 f906 	bl	8025934 <LCD_SetLUTEntryEx>
 8025728:	9b01      	ldr	r3, [sp, #4]
 802572a:	e7f0      	b.n	802570e <LCD_InitLUT+0x52>
 802572c:	3401      	adds	r4, #1
 802572e:	e7cf      	b.n	80256d0 <LCD_InitLUT+0x14>
 8025730:	b003      	add	sp, #12
 8025732:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8025736:	bf00      	nop
 8025738:	24000014 	.word	0x24000014
 802573c:	0802daec 	.word	0x0802daec
 8025740:	240409bc 	.word	0x240409bc

08025744 <_GetDevProp>:
 8025744:	2801      	cmp	r0, #1
 8025746:	b510      	push	{r4, lr}
 8025748:	460c      	mov	r4, r1
 802574a:	dc08      	bgt.n	802575e <_GetDevProp+0x1a>
 802574c:	f7ff f902 	bl	8024954 <GUI_DEVICE__GetpDriver>
 8025750:	b128      	cbz	r0, 802575e <_GetDevProp+0x1a>
 8025752:	68c3      	ldr	r3, [r0, #12]
 8025754:	4621      	mov	r1, r4
 8025756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8025758:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802575c:	4718      	bx	r3
 802575e:	2000      	movs	r0, #0
 8025760:	bd10      	pop	{r4, pc}

08025762 <_GetMaxValue>:
 8025762:	b538      	push	{r3, r4, r5, lr}
 8025764:	4601      	mov	r1, r0
 8025766:	4605      	mov	r5, r0
 8025768:	2001      	movs	r0, #1
 802576a:	f7ff ffeb 	bl	8025744 <_GetDevProp>
 802576e:	4604      	mov	r4, r0
 8025770:	4629      	mov	r1, r5
 8025772:	2000      	movs	r0, #0
 8025774:	f7ff ffe6 	bl	8025744 <_GetDevProp>
 8025778:	42a0      	cmp	r0, r4
 802577a:	bfb8      	it	lt
 802577c:	4620      	movlt	r0, r4
 802577e:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8025782:	bd38      	pop	{r3, r4, r5, pc}

08025784 <LCD_GetBitsPerPixelEx>:
 8025784:	2108      	movs	r1, #8
 8025786:	f7ff bfdd 	b.w	8025744 <_GetDevProp>

0802578a <LCD_GetNumColorsEx>:
 802578a:	2109      	movs	r1, #9
 802578c:	f7ff bfda 	b.w	8025744 <_GetDevProp>

08025790 <LCD_GetNumColors>:
 8025790:	4b02      	ldr	r3, [pc, #8]	; (802579c <LCD_GetNumColors+0xc>)
 8025792:	681b      	ldr	r3, [r3, #0]
 8025794:	7c58      	ldrb	r0, [r3, #17]
 8025796:	f7ff bff8 	b.w	802578a <LCD_GetNumColorsEx>
 802579a:	bf00      	nop
 802579c:	24000014 	.word	0x24000014

080257a0 <GUI_GetBitsPerPixelEx>:
 80257a0:	4b03      	ldr	r3, [pc, #12]	; (80257b0 <GUI_GetBitsPerPixelEx+0x10>)
 80257a2:	2108      	movs	r1, #8
 80257a4:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80257a8:	68c3      	ldr	r3, [r0, #12]
 80257aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80257ac:	4718      	bx	r3
 80257ae:	bf00      	nop
 80257b0:	240409bc 	.word	0x240409bc

080257b4 <LCD_GetPaletteEx>:
 80257b4:	b510      	push	{r4, lr}
 80257b6:	f7ff f8cd 	bl	8024954 <GUI_DEVICE__GetpDriver>
 80257ba:	b128      	cbz	r0, 80257c8 <LCD_GetPaletteEx+0x14>
 80257bc:	68c3      	ldr	r3, [r0, #12]
 80257be:	2102      	movs	r1, #2
 80257c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80257c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80257c6:	4718      	bx	r3
 80257c8:	bd10      	pop	{r4, pc}
	...

080257cc <LCD_GetPalette>:
 80257cc:	4b02      	ldr	r3, [pc, #8]	; (80257d8 <LCD_GetPalette+0xc>)
 80257ce:	681b      	ldr	r3, [r3, #0]
 80257d0:	7c58      	ldrb	r0, [r3, #17]
 80257d2:	f7ff bfef 	b.w	80257b4 <LCD_GetPaletteEx>
 80257d6:	bf00      	nop
 80257d8:	24000014 	.word	0x24000014

080257dc <GUI_GetpfIndex2ColorEx>:
 80257dc:	4b02      	ldr	r3, [pc, #8]	; (80257e8 <GUI_GetpfIndex2ColorEx+0xc>)
 80257de:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80257e2:	691b      	ldr	r3, [r3, #16]
 80257e4:	6858      	ldr	r0, [r3, #4]
 80257e6:	4770      	bx	lr
 80257e8:	240409bc 	.word	0x240409bc

080257ec <GUI_GetpfColor2IndexEx>:
 80257ec:	4b02      	ldr	r3, [pc, #8]	; (80257f8 <GUI_GetpfColor2IndexEx+0xc>)
 80257ee:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80257f2:	691b      	ldr	r3, [r3, #16]
 80257f4:	6818      	ldr	r0, [r3, #0]
 80257f6:	4770      	bx	lr
 80257f8:	240409bc 	.word	0x240409bc

080257fc <LCD_GetXSizeMax>:
 80257fc:	2001      	movs	r0, #1
 80257fe:	f7ff bfb0 	b.w	8025762 <_GetMaxValue>

08025802 <LCD_GetYSizeMax>:
 8025802:	2002      	movs	r0, #2
 8025804:	f7ff bfad 	b.w	8025762 <_GetMaxValue>

08025808 <LCD_SetDisplaySize>:
 8025808:	4b01      	ldr	r3, [pc, #4]	; (8025810 <LCD_SetDisplaySize+0x8>)
 802580a:	e883 0003 	stmia.w	r3, {r0, r1}
 802580e:	4770      	bx	lr
 8025810:	24000b08 	.word	0x24000b08

08025814 <LCD_GetXSizeDisplay>:
 8025814:	4b01      	ldr	r3, [pc, #4]	; (802581c <LCD_GetXSizeDisplay+0x8>)
 8025816:	6818      	ldr	r0, [r3, #0]
 8025818:	4770      	bx	lr
 802581a:	bf00      	nop
 802581c:	24000b08 	.word	0x24000b08

08025820 <LCD_GetYSizeDisplay>:
 8025820:	4b01      	ldr	r3, [pc, #4]	; (8025828 <LCD_GetYSizeDisplay+0x8>)
 8025822:	6858      	ldr	r0, [r3, #4]
 8025824:	4770      	bx	lr
 8025826:	bf00      	nop
 8025828:	24000b08 	.word	0x24000b08

0802582c <LCD__GetBPP>:
 802582c:	2800      	cmp	r0, #0
 802582e:	d03b      	beq.n	80258a8 <LCD__GetBPP+0x7c>
 8025830:	f030 0301 	bics.w	r3, r0, #1
 8025834:	d029      	beq.n	802588a <LCD__GetBPP+0x5e>
 8025836:	f030 0303 	bics.w	r3, r0, #3
 802583a:	d028      	beq.n	802588e <LCD__GetBPP+0x62>
 802583c:	f030 0307 	bics.w	r3, r0, #7
 8025840:	d027      	beq.n	8025892 <LCD__GetBPP+0x66>
 8025842:	f030 030f 	bics.w	r3, r0, #15
 8025846:	d026      	beq.n	8025896 <LCD__GetBPP+0x6a>
 8025848:	f030 031f 	bics.w	r3, r0, #31
 802584c:	d025      	beq.n	802589a <LCD__GetBPP+0x6e>
 802584e:	f030 03ff 	bics.w	r3, r0, #255	; 0xff
 8025852:	d024      	beq.n	802589e <LCD__GetBPP+0x72>
 8025854:	f420 73ff 	bic.w	r3, r0, #510	; 0x1fe
 8025858:	f023 0301 	bic.w	r3, r3, #1
 802585c:	b30b      	cbz	r3, 80258a2 <LCD__GetBPP+0x76>
 802585e:	f420 637f 	bic.w	r3, r0, #4080	; 0xff0
 8025862:	f023 030f 	bic.w	r3, r3, #15
 8025866:	b1e3      	cbz	r3, 80258a2 <LCD__GetBPP+0x76>
 8025868:	f420 43ff 	bic.w	r3, r0, #32640	; 0x7f80
 802586c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8025870:	b1bb      	cbz	r3, 80258a2 <LCD__GetBPP+0x76>
 8025872:	0c03      	lsrs	r3, r0, #16
 8025874:	041b      	lsls	r3, r3, #16
 8025876:	b1a3      	cbz	r3, 80258a2 <LCD__GetBPP+0x76>
 8025878:	0c83      	lsrs	r3, r0, #18
 802587a:	049b      	lsls	r3, r3, #18
 802587c:	b19b      	cbz	r3, 80258a6 <LCD__GetBPP+0x7a>
 802587e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8025882:	bf0c      	ite	eq
 8025884:	2018      	moveq	r0, #24
 8025886:	2020      	movne	r0, #32
 8025888:	4770      	bx	lr
 802588a:	2001      	movs	r0, #1
 802588c:	4770      	bx	lr
 802588e:	2002      	movs	r0, #2
 8025890:	4770      	bx	lr
 8025892:	2003      	movs	r0, #3
 8025894:	4770      	bx	lr
 8025896:	2004      	movs	r0, #4
 8025898:	4770      	bx	lr
 802589a:	2005      	movs	r0, #5
 802589c:	4770      	bx	lr
 802589e:	2008      	movs	r0, #8
 80258a0:	4770      	bx	lr
 80258a2:	2010      	movs	r0, #16
 80258a4:	4770      	bx	lr
 80258a6:	2012      	movs	r0, #18
 80258a8:	4770      	bx	lr

080258aa <LCD__GetBPPDevice>:
 80258aa:	b508      	push	{r3, lr}
 80258ac:	f7ff ffbe 	bl	802582c <LCD__GetBPP>
 80258b0:	2801      	cmp	r0, #1
 80258b2:	d00f      	beq.n	80258d4 <LCD__GetBPPDevice+0x2a>
 80258b4:	1e83      	subs	r3, r0, #2
 80258b6:	2b06      	cmp	r3, #6
 80258b8:	d909      	bls.n	80258ce <LCD__GetBPPDevice+0x24>
 80258ba:	f1a0 0309 	sub.w	r3, r0, #9
 80258be:	2b07      	cmp	r3, #7
 80258c0:	d907      	bls.n	80258d2 <LCD__GetBPPDevice+0x28>
 80258c2:	3811      	subs	r0, #17
 80258c4:	280f      	cmp	r0, #15
 80258c6:	bf8c      	ite	hi
 80258c8:	2000      	movhi	r0, #0
 80258ca:	2020      	movls	r0, #32
 80258cc:	bd08      	pop	{r3, pc}
 80258ce:	2008      	movs	r0, #8
 80258d0:	bd08      	pop	{r3, pc}
 80258d2:	2010      	movs	r0, #16
 80258d4:	bd08      	pop	{r3, pc}

080258d6 <LCD_GetNumLayers>:
 80258d6:	b510      	push	{r4, lr}
 80258d8:	2000      	movs	r0, #0
 80258da:	f7ff f83b 	bl	8024954 <GUI_DEVICE__GetpDriver>
 80258de:	1c04      	adds	r4, r0, #0
 80258e0:	f04f 0001 	mov.w	r0, #1
 80258e4:	bf18      	it	ne
 80258e6:	2401      	movne	r4, #1
 80258e8:	f7ff f834 	bl	8024954 <GUI_DEVICE__GetpDriver>
 80258ec:	b100      	cbz	r0, 80258f0 <LCD_GetNumLayers+0x1a>
 80258ee:	3401      	adds	r4, #1
 80258f0:	4620      	mov	r0, r4
 80258f2:	bd10      	pop	{r4, pc}

080258f4 <LCD_SelectLCD>:
 80258f4:	4b0d      	ldr	r3, [pc, #52]	; (802592c <LCD_SelectLCD+0x38>)
 80258f6:	681a      	ldr	r2, [r3, #0]
 80258f8:	b510      	push	{r4, lr}
 80258fa:	7c51      	ldrb	r1, [r2, #17]
 80258fc:	461c      	mov	r4, r3
 80258fe:	4a0c      	ldr	r2, [pc, #48]	; (8025930 <LCD_SelectLCD+0x3c>)
 8025900:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 8025904:	b140      	cbz	r0, 8025918 <LCD_SelectLCD+0x24>
 8025906:	68c3      	ldr	r3, [r0, #12]
 8025908:	b113      	cbz	r3, 8025910 <LCD_SelectLCD+0x1c>
 802590a:	681b      	ldr	r3, [r3, #0]
 802590c:	2b04      	cmp	r3, #4
 802590e:	d001      	beq.n	8025914 <LCD_SelectLCD+0x20>
 8025910:	6800      	ldr	r0, [r0, #0]
 8025912:	e7f7      	b.n	8025904 <LCD_SelectLCD+0x10>
 8025914:	f7ff f856 	bl	80249c4 <GUI_DEVICE_Unlink>
 8025918:	6823      	ldr	r3, [r4, #0]
 802591a:	2200      	movs	r2, #0
 802591c:	661a      	str	r2, [r3, #96]	; 0x60
 802591e:	f103 0208 	add.w	r2, r3, #8
 8025922:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8025926:	615a      	str	r2, [r3, #20]
 8025928:	f7ff bda4 	b.w	8025474 <LCD_SetClipRectMax>
 802592c:	24000014 	.word	0x24000014
 8025930:	240409bc 	.word	0x240409bc

08025934 <LCD_SetLUTEntryEx>:
 8025934:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8025936:	460c      	mov	r4, r1
 8025938:	4615      	mov	r5, r2
 802593a:	f7ff f80b 	bl	8024954 <GUI_DEVICE__GetpDriver>
 802593e:	9001      	str	r0, [sp, #4]
 8025940:	b908      	cbnz	r0, 8025946 <LCD_SetLUTEntryEx+0x12>
 8025942:	2001      	movs	r0, #1
 8025944:	e00c      	b.n	8025960 <LCD_SetLUTEntryEx+0x2c>
 8025946:	68c3      	ldr	r3, [r0, #12]
 8025948:	2110      	movs	r1, #16
 802594a:	a801      	add	r0, sp, #4
 802594c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802594e:	4798      	blx	r3
 8025950:	4603      	mov	r3, r0
 8025952:	2800      	cmp	r0, #0
 8025954:	d0f5      	beq.n	8025942 <LCD_SetLUTEntryEx+0xe>
 8025956:	9801      	ldr	r0, [sp, #4]
 8025958:	462a      	mov	r2, r5
 802595a:	4621      	mov	r1, r4
 802595c:	4798      	blx	r3
 802595e:	2000      	movs	r0, #0
 8025960:	b003      	add	sp, #12
 8025962:	bd30      	pop	{r4, r5, pc}

08025964 <LCD_SetSizeEx>:
 8025964:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8025966:	460c      	mov	r4, r1
 8025968:	4615      	mov	r5, r2
 802596a:	f7fe fff3 	bl	8024954 <GUI_DEVICE__GetpDriver>
 802596e:	9001      	str	r0, [sp, #4]
 8025970:	b908      	cbnz	r0, 8025976 <LCD_SetSizeEx+0x12>
 8025972:	2001      	movs	r0, #1
 8025974:	e00c      	b.n	8025990 <LCD_SetSizeEx+0x2c>
 8025976:	68c3      	ldr	r3, [r0, #12]
 8025978:	210b      	movs	r1, #11
 802597a:	a801      	add	r0, sp, #4
 802597c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802597e:	4798      	blx	r3
 8025980:	4603      	mov	r3, r0
 8025982:	2800      	cmp	r0, #0
 8025984:	d0f5      	beq.n	8025972 <LCD_SetSizeEx+0xe>
 8025986:	9801      	ldr	r0, [sp, #4]
 8025988:	462a      	mov	r2, r5
 802598a:	4621      	mov	r1, r4
 802598c:	4798      	blx	r3
 802598e:	2000      	movs	r0, #0
 8025990:	b003      	add	sp, #12
 8025992:	bd30      	pop	{r4, r5, pc}

08025994 <LCD_SetVSizeEx>:
 8025994:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8025996:	460c      	mov	r4, r1
 8025998:	4615      	mov	r5, r2
 802599a:	f7fe ffdb 	bl	8024954 <GUI_DEVICE__GetpDriver>
 802599e:	9001      	str	r0, [sp, #4]
 80259a0:	b908      	cbnz	r0, 80259a6 <LCD_SetVSizeEx+0x12>
 80259a2:	2001      	movs	r0, #1
 80259a4:	e00c      	b.n	80259c0 <LCD_SetVSizeEx+0x2c>
 80259a6:	68c3      	ldr	r3, [r0, #12]
 80259a8:	210a      	movs	r1, #10
 80259aa:	a801      	add	r0, sp, #4
 80259ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80259ae:	4798      	blx	r3
 80259b0:	4603      	mov	r3, r0
 80259b2:	2800      	cmp	r0, #0
 80259b4:	d0f5      	beq.n	80259a2 <LCD_SetVSizeEx+0xe>
 80259b6:	9801      	ldr	r0, [sp, #4]
 80259b8:	462a      	mov	r2, r5
 80259ba:	4621      	mov	r1, r4
 80259bc:	4798      	blx	r3
 80259be:	2000      	movs	r0, #0
 80259c0:	b003      	add	sp, #12
 80259c2:	bd30      	pop	{r4, r5, pc}

080259c4 <LCD_UpdateColorIndices>:
 80259c4:	b510      	push	{r4, lr}
 80259c6:	4c07      	ldr	r4, [pc, #28]	; (80259e4 <LCD_UpdateColorIndices+0x20>)
 80259c8:	6823      	ldr	r3, [r4, #0]
 80259ca:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80259cc:	f7ff fdb2 	bl	8025534 <LCD_Color2Index>
 80259d0:	f7ff fdcc 	bl	802556c <LCD_SetColorIndex>
 80259d4:	6823      	ldr	r3, [r4, #0]
 80259d6:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80259d8:	f7ff fdac 	bl	8025534 <LCD_Color2Index>
 80259dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80259e0:	f7ff bde0 	b.w	80255a4 <LCD_SetBkColorIndex>
 80259e4:	24000014 	.word	0x24000014

080259e8 <_GetDevData>:
 80259e8:	2901      	cmp	r1, #1
 80259ea:	4802      	ldr	r0, [pc, #8]	; (80259f4 <_GetDevData+0xc>)
 80259ec:	bf18      	it	ne
 80259ee:	2000      	movne	r0, #0
 80259f0:	4770      	bx	lr
 80259f2:	bf00      	nop
 80259f4:	0802da78 	.word	0x0802da78

080259f8 <_GetDevFunc>:
 80259f8:	2916      	cmp	r1, #22
 80259fa:	4802      	ldr	r0, [pc, #8]	; (8025a04 <_GetDevFunc+0xc>)
 80259fc:	bf18      	it	ne
 80259fe:	2000      	movne	r0, #0
 8025a00:	4770      	bx	lr
 8025a02:	bf00      	nop
 8025a04:	08026505 	.word	0x08026505

08025a08 <_SetOrg>:
 8025a08:	6800      	ldr	r0, [r0, #0]
 8025a0a:	b110      	cbz	r0, 8025a12 <_SetOrg+0xa>
 8025a0c:	68c3      	ldr	r3, [r0, #12]
 8025a0e:	6a1b      	ldr	r3, [r3, #32]
 8025a10:	4718      	bx	r3
 8025a12:	4770      	bx	lr

08025a14 <_GetRect>:
 8025a14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8025a16:	6880      	ldr	r0, [r0, #8]
 8025a18:	460d      	mov	r5, r1
 8025a1a:	f7fe faeb 	bl	8023ff4 <GUI_ALLOC_LockH>
 8025a1e:	4602      	mov	r2, r0
 8025a20:	a802      	add	r0, sp, #8
 8025a22:	f9b2 3004 	ldrsh.w	r3, [r2, #4]
 8025a26:	8914      	ldrh	r4, [r2, #8]
 8025a28:	f9b2 1006 	ldrsh.w	r1, [r2, #6]
 8025a2c:	802b      	strh	r3, [r5, #0]
 8025a2e:	441c      	add	r4, r3
 8025a30:	8953      	ldrh	r3, [r2, #10]
 8025a32:	3c01      	subs	r4, #1
 8025a34:	f840 2d04 	str.w	r2, [r0, #-4]!
 8025a38:	440b      	add	r3, r1
 8025a3a:	8069      	strh	r1, [r5, #2]
 8025a3c:	80ac      	strh	r4, [r5, #4]
 8025a3e:	3b01      	subs	r3, #1
 8025a40:	80eb      	strh	r3, [r5, #6]
 8025a42:	f7fe fae5 	bl	8024010 <GUI_ALLOC_UnlockH>
 8025a46:	b003      	add	sp, #12
 8025a48:	bd30      	pop	{r4, r5, pc}
	...

08025a4c <_XY2PTR>:
 8025a4c:	4b0e      	ldr	r3, [pc, #56]	; (8025a88 <_XY2PTR+0x3c>)
 8025a4e:	681b      	ldr	r3, [r3, #0]
 8025a50:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8025a52:	4606      	mov	r6, r0
 8025a54:	6e18      	ldr	r0, [r3, #96]	; 0x60
 8025a56:	460d      	mov	r5, r1
 8025a58:	f7fe facc 	bl	8023ff4 <GUI_ALLOC_LockH>
 8025a5c:	f9b0 1006 	ldrsh.w	r1, [r0, #6]
 8025a60:	ab02      	add	r3, sp, #8
 8025a62:	68c4      	ldr	r4, [r0, #12]
 8025a64:	1a69      	subs	r1, r5, r1
 8025a66:	f9b0 5004 	ldrsh.w	r5, [r0, #4]
 8025a6a:	f843 0d04 	str.w	r0, [r3, #-4]!
 8025a6e:	1b76      	subs	r6, r6, r5
 8025a70:	0076      	lsls	r6, r6, #1
 8025a72:	3618      	adds	r6, #24
 8025a74:	fb04 6501 	mla	r5, r4, r1, r6
 8025a78:	1944      	adds	r4, r0, r5
 8025a7a:	4618      	mov	r0, r3
 8025a7c:	f7fe fac8 	bl	8024010 <GUI_ALLOC_UnlockH>
 8025a80:	4620      	mov	r0, r4
 8025a82:	b002      	add	sp, #8
 8025a84:	bd70      	pop	{r4, r5, r6, pc}
 8025a86:	bf00      	nop
 8025a88:	24000014 	.word	0x24000014

08025a8c <_GetPixelIndex>:
 8025a8c:	b508      	push	{r3, lr}
 8025a8e:	4608      	mov	r0, r1
 8025a90:	4611      	mov	r1, r2
 8025a92:	f7ff ffdb 	bl	8025a4c <_XY2PTR>
 8025a96:	8800      	ldrh	r0, [r0, #0]
 8025a98:	bd08      	pop	{r3, pc}
	...

08025a9c <_XorPixel>:
 8025a9c:	4b14      	ldr	r3, [pc, #80]	; (8025af0 <_XorPixel+0x54>)
 8025a9e:	681b      	ldr	r3, [r3, #0]
 8025aa0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8025aa2:	4616      	mov	r6, r2
 8025aa4:	460d      	mov	r5, r1
 8025aa6:	4607      	mov	r7, r0
 8025aa8:	6e18      	ldr	r0, [r3, #96]	; 0x60
 8025aaa:	f7fe faa3 	bl	8023ff4 <GUI_ALLOC_LockH>
 8025aae:	4631      	mov	r1, r6
 8025ab0:	9000      	str	r0, [sp, #0]
 8025ab2:	4628      	mov	r0, r5
 8025ab4:	f7ff ffca 	bl	8025a4c <_XY2PTR>
 8025ab8:	693b      	ldr	r3, [r7, #16]
 8025aba:	4604      	mov	r4, r0
 8025abc:	689b      	ldr	r3, [r3, #8]
 8025abe:	4798      	blx	r3
 8025ac0:	8823      	ldrh	r3, [r4, #0]
 8025ac2:	4058      	eors	r0, r3
 8025ac4:	9b00      	ldr	r3, [sp, #0]
 8025ac6:	8020      	strh	r0, [r4, #0]
 8025ac8:	6958      	ldr	r0, [r3, #20]
 8025aca:	b160      	cbz	r0, 8025ae6 <_XorPixel+0x4a>
 8025acc:	f7fe fa92 	bl	8023ff4 <GUI_ALLOC_LockH>
 8025ad0:	ac02      	add	r4, sp, #8
 8025ad2:	6883      	ldr	r3, [r0, #8]
 8025ad4:	4632      	mov	r2, r6
 8025ad6:	f844 0d04 	str.w	r0, [r4, #-4]!
 8025ada:	4629      	mov	r1, r5
 8025adc:	681b      	ldr	r3, [r3, #0]
 8025ade:	4798      	blx	r3
 8025ae0:	4620      	mov	r0, r4
 8025ae2:	f7fe fa95 	bl	8024010 <GUI_ALLOC_UnlockH>
 8025ae6:	4668      	mov	r0, sp
 8025ae8:	f7fe fa92 	bl	8024010 <GUI_ALLOC_UnlockH>
 8025aec:	b003      	add	sp, #12
 8025aee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8025af0:	24000014 	.word	0x24000014

08025af4 <_SetPixelIndex>:
 8025af4:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8025af6:	461c      	mov	r4, r3
 8025af8:	4b10      	ldr	r3, [pc, #64]	; (8025b3c <_SetPixelIndex+0x48>)
 8025afa:	460d      	mov	r5, r1
 8025afc:	4616      	mov	r6, r2
 8025afe:	681b      	ldr	r3, [r3, #0]
 8025b00:	6e18      	ldr	r0, [r3, #96]	; 0x60
 8025b02:	f7fe fa77 	bl	8023ff4 <GUI_ALLOC_LockH>
 8025b06:	4631      	mov	r1, r6
 8025b08:	9000      	str	r0, [sp, #0]
 8025b0a:	4628      	mov	r0, r5
 8025b0c:	f7ff ff9e 	bl	8025a4c <_XY2PTR>
 8025b10:	9b00      	ldr	r3, [sp, #0]
 8025b12:	8004      	strh	r4, [r0, #0]
 8025b14:	6958      	ldr	r0, [r3, #20]
 8025b16:	b160      	cbz	r0, 8025b32 <_SetPixelIndex+0x3e>
 8025b18:	f7fe fa6c 	bl	8023ff4 <GUI_ALLOC_LockH>
 8025b1c:	ac02      	add	r4, sp, #8
 8025b1e:	6883      	ldr	r3, [r0, #8]
 8025b20:	4632      	mov	r2, r6
 8025b22:	f844 0d04 	str.w	r0, [r4, #-4]!
 8025b26:	4629      	mov	r1, r5
 8025b28:	681b      	ldr	r3, [r3, #0]
 8025b2a:	4798      	blx	r3
 8025b2c:	4620      	mov	r0, r4
 8025b2e:	f7fe fa6f 	bl	8024010 <GUI_ALLOC_UnlockH>
 8025b32:	4668      	mov	r0, sp
 8025b34:	f7fe fa6c 	bl	8024010 <GUI_ALLOC_UnlockH>
 8025b38:	b002      	add	sp, #8
 8025b3a:	bd70      	pop	{r4, r5, r6, pc}
 8025b3c:	24000014 	.word	0x24000014

08025b40 <_DrawVLine>:
 8025b40:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8025b44:	4c2c      	ldr	r4, [pc, #176]	; (8025bf8 <_DrawVLine+0xb8>)
 8025b46:	461e      	mov	r6, r3
 8025b48:	4680      	mov	r8, r0
 8025b4a:	460f      	mov	r7, r1
 8025b4c:	6823      	ldr	r3, [r4, #0]
 8025b4e:	4615      	mov	r5, r2
 8025b50:	46a1      	mov	r9, r4
 8025b52:	6e18      	ldr	r0, [r3, #96]	; 0x60
 8025b54:	f7fe fa4e 	bl	8023ff4 <GUI_ALLOC_LockH>
 8025b58:	9000      	str	r0, [sp, #0]
 8025b5a:	6940      	ldr	r0, [r0, #20]
 8025b5c:	b108      	cbz	r0, 8025b62 <_DrawVLine+0x22>
 8025b5e:	f7fe fa49 	bl	8023ff4 <GUI_ALLOC_LockH>
 8025b62:	9001      	str	r0, [sp, #4]
 8025b64:	4629      	mov	r1, r5
 8025b66:	4638      	mov	r0, r7
 8025b68:	f7ff ff70 	bl	8025a4c <_XY2PTR>
 8025b6c:	f8d9 3000 	ldr.w	r3, [r9]
 8025b70:	4604      	mov	r4, r0
 8025b72:	7c1a      	ldrb	r2, [r3, #16]
 8025b74:	07d2      	lsls	r2, r2, #31
 8025b76:	d51f      	bpl.n	8025bb8 <_DrawVLine+0x78>
 8025b78:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8025b7c:	689b      	ldr	r3, [r3, #8]
 8025b7e:	4798      	blx	r3
 8025b80:	fa1f f880 	uxth.w	r8, r0
 8025b84:	9801      	ldr	r0, [sp, #4]
 8025b86:	b120      	cbz	r0, 8025b92 <_DrawVLine+0x52>
 8025b88:	6883      	ldr	r3, [r0, #8]
 8025b8a:	462a      	mov	r2, r5
 8025b8c:	4639      	mov	r1, r7
 8025b8e:	681b      	ldr	r3, [r3, #0]
 8025b90:	4798      	blx	r3
 8025b92:	8823      	ldrh	r3, [r4, #0]
 8025b94:	3501      	adds	r5, #1
 8025b96:	ea88 0303 	eor.w	r3, r8, r3
 8025b9a:	42b5      	cmp	r5, r6
 8025b9c:	8023      	strh	r3, [r4, #0]
 8025b9e:	9b00      	ldr	r3, [sp, #0]
 8025ba0:	68db      	ldr	r3, [r3, #12]
 8025ba2:	441c      	add	r4, r3
 8025ba4:	ddee      	ble.n	8025b84 <_DrawVLine+0x44>
 8025ba6:	4668      	mov	r0, sp
 8025ba8:	f7fe fa32 	bl	8024010 <GUI_ALLOC_UnlockH>
 8025bac:	9b01      	ldr	r3, [sp, #4]
 8025bae:	b303      	cbz	r3, 8025bf2 <_DrawVLine+0xb2>
 8025bb0:	a801      	add	r0, sp, #4
 8025bb2:	f7fe fa2d 	bl	8024010 <GUI_ALLOC_UnlockH>
 8025bb6:	e01c      	b.n	8025bf2 <_DrawVLine+0xb2>
 8025bb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8025bba:	9a00      	ldr	r2, [sp, #0]
 8025bbc:	f8d3 9000 	ldr.w	r9, [r3]
 8025bc0:	9b01      	ldr	r3, [sp, #4]
 8025bc2:	f8d2 800c 	ldr.w	r8, [r2, #12]
 8025bc6:	b163      	cbz	r3, 8025be2 <_DrawVLine+0xa2>
 8025bc8:	9801      	ldr	r0, [sp, #4]
 8025bca:	462a      	mov	r2, r5
 8025bcc:	3501      	adds	r5, #1
 8025bce:	4639      	mov	r1, r7
 8025bd0:	6883      	ldr	r3, [r0, #8]
 8025bd2:	681b      	ldr	r3, [r3, #0]
 8025bd4:	4798      	blx	r3
 8025bd6:	42ae      	cmp	r6, r5
 8025bd8:	f8a4 9000 	strh.w	r9, [r4]
 8025bdc:	4444      	add	r4, r8
 8025bde:	daf3      	bge.n	8025bc8 <_DrawVLine+0x88>
 8025be0:	e7e1      	b.n	8025ba6 <_DrawVLine+0x66>
 8025be2:	1b75      	subs	r5, r6, r5
 8025be4:	3501      	adds	r5, #1
 8025be6:	3d01      	subs	r5, #1
 8025be8:	f8a4 9000 	strh.w	r9, [r4]
 8025bec:	4444      	add	r4, r8
 8025bee:	d1fa      	bne.n	8025be6 <_DrawVLine+0xa6>
 8025bf0:	e7d9      	b.n	8025ba6 <_DrawVLine+0x66>
 8025bf2:	b003      	add	sp, #12
 8025bf4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8025bf8:	24000014 	.word	0x24000014

08025bfc <_FillRect>:
 8025bfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8025c00:	4f2a      	ldr	r7, [pc, #168]	; (8025cac <_FillRect+0xb0>)
 8025c02:	461d      	mov	r5, r3
 8025c04:	4614      	mov	r4, r2
 8025c06:	b087      	sub	sp, #28
 8025c08:	683b      	ldr	r3, [r7, #0]
 8025c0a:	4689      	mov	r9, r1
 8025c0c:	4683      	mov	fp, r0
 8025c0e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8025c10:	ebc9 0505 	rsb	r5, r9, r5
 8025c14:	6e18      	ldr	r0, [r3, #96]	; 0x60
 8025c16:	6812      	ldr	r2, [r2, #0]
 8025c18:	f105 0a01 	add.w	sl, r5, #1
 8025c1c:	9202      	str	r2, [sp, #8]
 8025c1e:	f7fe f9e9 	bl	8023ff4 <GUI_ALLOC_LockH>
 8025c22:	4621      	mov	r1, r4
 8025c24:	9004      	str	r0, [sp, #16]
 8025c26:	4648      	mov	r0, r9
 8025c28:	f7ff ff10 	bl	8025a4c <_XY2PTR>
 8025c2c:	9a04      	ldr	r2, [sp, #16]
 8025c2e:	4606      	mov	r6, r0
 8025c30:	68d3      	ldr	r3, [r2, #12]
 8025c32:	6950      	ldr	r0, [r2, #20]
 8025c34:	9303      	str	r3, [sp, #12]
 8025c36:	b188      	cbz	r0, 8025c5c <_FillRect+0x60>
 8025c38:	f7fe f9dc 	bl	8023ff4 <GUI_ALLOC_LockH>
 8025c3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8025c3e:	f10d 0818 	add.w	r8, sp, #24
 8025c42:	4622      	mov	r2, r4
 8025c44:	1b1b      	subs	r3, r3, r4
 8025c46:	4649      	mov	r1, r9
 8025c48:	f848 0d04 	str.w	r0, [r8, #-4]!
 8025c4c:	3301      	adds	r3, #1
 8025c4e:	9300      	str	r3, [sp, #0]
 8025c50:	4653      	mov	r3, sl
 8025c52:	f000 fc04 	bl	802645e <GUI_USAGE_AddRect>
 8025c56:	4640      	mov	r0, r8
 8025c58:	f7fe f9da 	bl	8024010 <GUI_ALLOC_UnlockH>
 8025c5c:	006d      	lsls	r5, r5, #1
 8025c5e:	f8bd 8008 	ldrh.w	r8, [sp, #8]
 8025c62:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8025c64:	429c      	cmp	r4, r3
 8025c66:	dc1a      	bgt.n	8025c9e <_FillRect+0xa2>
 8025c68:	683b      	ldr	r3, [r7, #0]
 8025c6a:	7c1b      	ldrb	r3, [r3, #16]
 8025c6c:	07db      	lsls	r3, r3, #31
 8025c6e:	d50d      	bpl.n	8025c8c <_FillRect+0x90>
 8025c70:	f8db 3010 	ldr.w	r3, [fp, #16]
 8025c74:	689b      	ldr	r3, [r3, #8]
 8025c76:	4798      	blx	r3
 8025c78:	1eb3      	subs	r3, r6, #2
 8025c7a:	b280      	uxth	r0, r0
 8025c7c:	1971      	adds	r1, r6, r5
 8025c7e:	f833 2f02 	ldrh.w	r2, [r3, #2]!
 8025c82:	4042      	eors	r2, r0
 8025c84:	428b      	cmp	r3, r1
 8025c86:	801a      	strh	r2, [r3, #0]
 8025c88:	d1f9      	bne.n	8025c7e <_FillRect+0x82>
 8025c8a:	e004      	b.n	8025c96 <_FillRect+0x9a>
 8025c8c:	4652      	mov	r2, sl
 8025c8e:	4641      	mov	r1, r8
 8025c90:	4630      	mov	r0, r6
 8025c92:	f7ff f921 	bl	8024ed8 <GUI__memset16>
 8025c96:	9b03      	ldr	r3, [sp, #12]
 8025c98:	3401      	adds	r4, #1
 8025c9a:	441e      	add	r6, r3
 8025c9c:	e7e1      	b.n	8025c62 <_FillRect+0x66>
 8025c9e:	a804      	add	r0, sp, #16
 8025ca0:	f7fe f9b6 	bl	8024010 <GUI_ALLOC_UnlockH>
 8025ca4:	b007      	add	sp, #28
 8025ca6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8025caa:	bf00      	nop
 8025cac:	24000014 	.word	0x24000014

08025cb0 <_DrawHLine>:
 8025cb0:	b507      	push	{r0, r1, r2, lr}
 8025cb2:	9200      	str	r2, [sp, #0]
 8025cb4:	f7ff ffa2 	bl	8025bfc <_FillRect>
 8025cb8:	b003      	add	sp, #12
 8025cba:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08025cc0 <_DrawBitmap>:
 8025cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8025cc4:	4d99      	ldr	r5, [pc, #612]	; (8025f2c <_DrawBitmap+0x26c>)
 8025cc6:	b091      	sub	sp, #68	; 0x44
 8025cc8:	460e      	mov	r6, r1
 8025cca:	9302      	str	r3, [sp, #8]
 8025ccc:	682b      	ldr	r3, [r5, #0]
 8025cce:	900a      	str	r0, [sp, #40]	; 0x28
 8025cd0:	6e18      	ldr	r0, [r3, #96]	; 0x60
 8025cd2:	9205      	str	r2, [sp, #20]
 8025cd4:	9c1d      	ldr	r4, [sp, #116]	; 0x74
 8025cd6:	f7fe f98d 	bl	8023ff4 <GUI_ALLOC_LockH>
 8025cda:	900e      	str	r0, [sp, #56]	; 0x38
 8025cdc:	6940      	ldr	r0, [r0, #20]
 8025cde:	b108      	cbz	r0, 8025ce4 <_DrawBitmap+0x24>
 8025ce0:	f7fe f988 	bl	8023ff4 <GUI_ALLOC_LockH>
 8025ce4:	900f      	str	r0, [sp, #60]	; 0x3c
 8025ce6:	a810      	add	r0, sp, #64	; 0x40
 8025ce8:	f850 3d08 	ldr.w	r3, [r0, #-8]!
 8025cec:	68db      	ldr	r3, [r3, #12]
 8025cee:	9306      	str	r3, [sp, #24]
 8025cf0:	f7fe f98e 	bl	8024010 <GUI_ALLOC_UnlockH>
 8025cf4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8025cf6:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8025cf8:	eb06 0b03 	add.w	fp, r6, r3
 8025cfc:	b150      	cbz	r0, 8025d14 <_DrawBitmap+0x54>
 8025cfe:	682b      	ldr	r3, [r5, #0]
 8025d00:	7c1b      	ldrb	r3, [r3, #16]
 8025d02:	0799      	lsls	r1, r3, #30
 8025d04:	d106      	bne.n	8025d14 <_DrawBitmap+0x54>
 8025d06:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8025d08:	4659      	mov	r1, fp
 8025d0a:	9a05      	ldr	r2, [sp, #20]
 8025d0c:	9300      	str	r3, [sp, #0]
 8025d0e:	9b02      	ldr	r3, [sp, #8]
 8025d10:	f000 fba5 	bl	802645e <GUI_USAGE_AddRect>
 8025d14:	9905      	ldr	r1, [sp, #20]
 8025d16:	4658      	mov	r0, fp
 8025d18:	f7ff fe98 	bl	8025a4c <_XY2PTR>
 8025d1c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8025d1e:	4605      	mov	r5, r0
 8025d20:	2b10      	cmp	r3, #16
 8025d22:	d134      	bne.n	8025d8e <_DrawBitmap+0xce>
 8025d24:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8025d26:	b133      	cbz	r3, 8025d36 <_DrawBitmap+0x76>
 8025d28:	9b02      	ldr	r3, [sp, #8]
 8025d2a:	2600      	movs	r6, #0
 8025d2c:	f8df 9204 	ldr.w	r9, [pc, #516]	; 8025f34 <_DrawBitmap+0x274>
 8025d30:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8025d34:	e012      	b.n	8025d5c <_DrawBitmap+0x9c>
 8025d36:	4b7e      	ldr	r3, [pc, #504]	; (8025f30 <_DrawBitmap+0x270>)
 8025d38:	681e      	ldr	r6, [r3, #0]
 8025d3a:	2e00      	cmp	r6, #0
 8025d3c:	d0f4      	beq.n	8025d28 <_DrawBitmap+0x68>
 8025d3e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8025d40:	4621      	mov	r1, r4
 8025d42:	9a02      	ldr	r2, [sp, #8]
 8025d44:	9301      	str	r3, [sp, #4]
 8025d46:	9b06      	ldr	r3, [sp, #24]
 8025d48:	9300      	str	r3, [sp, #0]
 8025d4a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8025d4c:	47b0      	blx	r6
 8025d4e:	e35b      	b.n	8026408 <_DrawBitmap+0x748>
 8025d50:	b944      	cbnz	r4, 8025d64 <_DrawBitmap+0xa4>
 8025d52:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8025d54:	3601      	adds	r6, #1
 8025d56:	441c      	add	r4, r3
 8025d58:	9b06      	ldr	r3, [sp, #24]
 8025d5a:	441d      	add	r5, r3
 8025d5c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8025d5e:	429e      	cmp	r6, r3
 8025d60:	dbf6      	blt.n	8025d50 <_DrawBitmap+0x90>
 8025d62:	e34c      	b.n	80263fe <_DrawBitmap+0x73e>
 8025d64:	2d00      	cmp	r5, #0
 8025d66:	d0f4      	beq.n	8025d52 <_DrawBitmap+0x92>
 8025d68:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 8025d6a:	4642      	mov	r2, r8
 8025d6c:	4621      	mov	r1, r4
 8025d6e:	4628      	mov	r0, r5
 8025d70:	f8d9 3000 	ldr.w	r3, [r9]
 8025d74:	4798      	blx	r3
 8025d76:	2f00      	cmp	r7, #0
 8025d78:	d0eb      	beq.n	8025d52 <_DrawBitmap+0x92>
 8025d7a:	68bb      	ldr	r3, [r7, #8]
 8025d7c:	4659      	mov	r1, fp
 8025d7e:	9a05      	ldr	r2, [sp, #20]
 8025d80:	4638      	mov	r0, r7
 8025d82:	f8d3 a004 	ldr.w	sl, [r3, #4]
 8025d86:	4432      	add	r2, r6
 8025d88:	9b02      	ldr	r3, [sp, #8]
 8025d8a:	47d0      	blx	sl
 8025d8c:	e7e1      	b.n	8025d52 <_DrawBitmap+0x92>
 8025d8e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8025d90:	2b17      	cmp	r3, #23
 8025d92:	dd44      	ble.n	8025e1e <_DrawBitmap+0x15e>
 8025d94:	f06f 0303 	mvn.w	r3, #3
 8025d98:	f04f 0800 	mov.w	r8, #0
 8025d9c:	fb03 f30b 	mul.w	r3, r3, fp
 8025da0:	9307      	str	r3, [sp, #28]
 8025da2:	f06f 0301 	mvn.w	r3, #1
 8025da6:	fb03 f30b 	mul.w	r3, r3, fp
 8025daa:	9304      	str	r3, [sp, #16]
 8025dac:	9b02      	ldr	r3, [sp, #8]
 8025dae:	445b      	add	r3, fp
 8025db0:	9308      	str	r3, [sp, #32]
 8025db2:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8025db4:	4598      	cmp	r8, r3
 8025db6:	f280 8322 	bge.w	80263fe <_DrawBitmap+0x73e>
 8025dba:	9b05      	ldr	r3, [sp, #20]
 8025dbc:	eb03 0908 	add.w	r9, r3, r8
 8025dc0:	b934      	cbnz	r4, 8025dd0 <_DrawBitmap+0x110>
 8025dc2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8025dc4:	f108 0801 	add.w	r8, r8, #1
 8025dc8:	441c      	add	r4, r3
 8025dca:	9b06      	ldr	r3, [sp, #24]
 8025dcc:	441d      	add	r5, r3
 8025dce:	e7f0      	b.n	8025db2 <_DrawBitmap+0xf2>
 8025dd0:	2d00      	cmp	r5, #0
 8025dd2:	d0f6      	beq.n	8025dc2 <_DrawBitmap+0x102>
 8025dd4:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 8025dd6:	b137      	cbz	r7, 8025de6 <_DrawBitmap+0x126>
 8025dd8:	68bb      	ldr	r3, [r7, #8]
 8025dda:	464a      	mov	r2, r9
 8025ddc:	4659      	mov	r1, fp
 8025dde:	4638      	mov	r0, r7
 8025de0:	685e      	ldr	r6, [r3, #4]
 8025de2:	9b02      	ldr	r3, [sp, #8]
 8025de4:	47b0      	blx	r6
 8025de6:	9b07      	ldr	r3, [sp, #28]
 8025de8:	465e      	mov	r6, fp
 8025dea:	eb04 0a03 	add.w	sl, r4, r3
 8025dee:	9b04      	ldr	r3, [sp, #16]
 8025df0:	18eb      	adds	r3, r5, r3
 8025df2:	9303      	str	r3, [sp, #12]
 8025df4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8025df6:	f85a 0026 	ldr.w	r0, [sl, r6, lsl #2]
 8025dfa:	691b      	ldr	r3, [r3, #16]
 8025dfc:	681b      	ldr	r3, [r3, #0]
 8025dfe:	4798      	blx	r3
 8025e00:	9b03      	ldr	r3, [sp, #12]
 8025e02:	f823 0016 	strh.w	r0, [r3, r6, lsl #1]
 8025e06:	b12f      	cbz	r7, 8025e14 <_DrawBitmap+0x154>
 8025e08:	68bb      	ldr	r3, [r7, #8]
 8025e0a:	464a      	mov	r2, r9
 8025e0c:	4631      	mov	r1, r6
 8025e0e:	4638      	mov	r0, r7
 8025e10:	681b      	ldr	r3, [r3, #0]
 8025e12:	4798      	blx	r3
 8025e14:	3601      	adds	r6, #1
 8025e16:	9b08      	ldr	r3, [sp, #32]
 8025e18:	429e      	cmp	r6, r3
 8025e1a:	d1eb      	bne.n	8025df4 <_DrawBitmap+0x134>
 8025e1c:	e7d1      	b.n	8025dc2 <_DrawBitmap+0x102>
 8025e1e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8025e20:	2b08      	cmp	r3, #8
 8025e22:	f040 8089 	bne.w	8025f38 <_DrawBitmap+0x278>
 8025e26:	9b02      	ldr	r3, [sp, #8]
 8025e28:	3c01      	subs	r4, #1
 8025e2a:	9e05      	ldr	r6, [sp, #20]
 8025e2c:	005b      	lsls	r3, r3, #1
 8025e2e:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 8025f2c <_DrawBitmap+0x26c>
 8025e32:	9307      	str	r3, [sp, #28]
 8025e34:	f06f 0301 	mvn.w	r3, #1
 8025e38:	fb03 f30b 	mul.w	r3, r3, fp
 8025e3c:	9303      	str	r3, [sp, #12]
 8025e3e:	9b02      	ldr	r3, [sp, #8]
 8025e40:	445b      	add	r3, fp
 8025e42:	9304      	str	r3, [sp, #16]
 8025e44:	9b05      	ldr	r3, [sp, #20]
 8025e46:	1c61      	adds	r1, r4, #1
 8025e48:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8025e4a:	1af3      	subs	r3, r6, r3
 8025e4c:	429a      	cmp	r2, r3
 8025e4e:	f340 82d6 	ble.w	80263fe <_DrawBitmap+0x73e>
 8025e52:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8025e54:	2b00      	cmp	r3, #0
 8025e56:	d036      	beq.n	8025ec6 <_DrawBitmap+0x206>
 8025e58:	f8d9 3000 	ldr.w	r3, [r9]
 8025e5c:	7c1b      	ldrb	r3, [r3, #16]
 8025e5e:	f013 0303 	ands.w	r3, r3, #3
 8025e62:	d009      	beq.n	8025e78 <_DrawBitmap+0x1b8>
 8025e64:	2b02      	cmp	r3, #2
 8025e66:	d15a      	bne.n	8025f1e <_DrawBitmap+0x25e>
 8025e68:	9b03      	ldr	r3, [sp, #12]
 8025e6a:	46a2      	mov	sl, r4
 8025e6c:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8025e70:	465f      	mov	r7, fp
 8025e72:	18eb      	adds	r3, r5, r3
 8025e74:	9308      	str	r3, [sp, #32]
 8025e76:	e021      	b.n	8025ebc <_DrawBitmap+0x1fc>
 8025e78:	9b07      	ldr	r3, [sp, #28]
 8025e7a:	4622      	mov	r2, r4
 8025e7c:	18e9      	adds	r1, r5, r3
 8025e7e:	462b      	mov	r3, r5
 8025e80:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 8025e84:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 8025e86:	f857 0020 	ldr.w	r0, [r7, r0, lsl #2]
 8025e8a:	f823 0b02 	strh.w	r0, [r3], #2
 8025e8e:	428b      	cmp	r3, r1
 8025e90:	d1f6      	bne.n	8025e80 <_DrawBitmap+0x1c0>
 8025e92:	e044      	b.n	8025f1e <_DrawBitmap+0x25e>
 8025e94:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8025e96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8025e9a:	9a08      	ldr	r2, [sp, #32]
 8025e9c:	f822 3017 	strh.w	r3, [r2, r7, lsl #1]
 8025ea0:	f1b8 0f00 	cmp.w	r8, #0
 8025ea4:	d006      	beq.n	8025eb4 <_DrawBitmap+0x1f4>
 8025ea6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8025eaa:	4632      	mov	r2, r6
 8025eac:	4639      	mov	r1, r7
 8025eae:	4640      	mov	r0, r8
 8025eb0:	681b      	ldr	r3, [r3, #0]
 8025eb2:	4798      	blx	r3
 8025eb4:	3701      	adds	r7, #1
 8025eb6:	9b04      	ldr	r3, [sp, #16]
 8025eb8:	42bb      	cmp	r3, r7
 8025eba:	d030      	beq.n	8025f1e <_DrawBitmap+0x25e>
 8025ebc:	f81a 3f01 	ldrb.w	r3, [sl, #1]!
 8025ec0:	2b00      	cmp	r3, #0
 8025ec2:	d0f7      	beq.n	8025eb4 <_DrawBitmap+0x1f4>
 8025ec4:	e7e6      	b.n	8025e94 <_DrawBitmap+0x1d4>
 8025ec6:	f8d9 3000 	ldr.w	r3, [r9]
 8025eca:	7c1b      	ldrb	r3, [r3, #16]
 8025ecc:	f013 0303 	ands.w	r3, r3, #3
 8025ed0:	d009      	beq.n	8025ee6 <_DrawBitmap+0x226>
 8025ed2:	2b02      	cmp	r3, #2
 8025ed4:	d123      	bne.n	8025f1e <_DrawBitmap+0x25e>
 8025ed6:	9b03      	ldr	r3, [sp, #12]
 8025ed8:	46a2      	mov	sl, r4
 8025eda:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8025ede:	465f      	mov	r7, fp
 8025ee0:	18eb      	adds	r3, r5, r3
 8025ee2:	9308      	str	r3, [sp, #32]
 8025ee4:	e016      	b.n	8025f14 <_DrawBitmap+0x254>
 8025ee6:	4b13      	ldr	r3, [pc, #76]	; (8025f34 <_DrawBitmap+0x274>)
 8025ee8:	4628      	mov	r0, r5
 8025eea:	9a02      	ldr	r2, [sp, #8]
 8025eec:	681b      	ldr	r3, [r3, #0]
 8025eee:	4798      	blx	r3
 8025ef0:	e015      	b.n	8025f1e <_DrawBitmap+0x25e>
 8025ef2:	9a08      	ldr	r2, [sp, #32]
 8025ef4:	f822 3017 	strh.w	r3, [r2, r7, lsl #1]
 8025ef8:	f1b8 0f00 	cmp.w	r8, #0
 8025efc:	d006      	beq.n	8025f0c <_DrawBitmap+0x24c>
 8025efe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8025f02:	4632      	mov	r2, r6
 8025f04:	4639      	mov	r1, r7
 8025f06:	4640      	mov	r0, r8
 8025f08:	681b      	ldr	r3, [r3, #0]
 8025f0a:	4798      	blx	r3
 8025f0c:	3701      	adds	r7, #1
 8025f0e:	9b04      	ldr	r3, [sp, #16]
 8025f10:	429f      	cmp	r7, r3
 8025f12:	d004      	beq.n	8025f1e <_DrawBitmap+0x25e>
 8025f14:	f81a 3f01 	ldrb.w	r3, [sl, #1]!
 8025f18:	2b00      	cmp	r3, #0
 8025f1a:	d0f7      	beq.n	8025f0c <_DrawBitmap+0x24c>
 8025f1c:	e7e9      	b.n	8025ef2 <_DrawBitmap+0x232>
 8025f1e:	9b06      	ldr	r3, [sp, #24]
 8025f20:	3601      	adds	r6, #1
 8025f22:	441d      	add	r5, r3
 8025f24:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8025f26:	441c      	add	r4, r3
 8025f28:	e78c      	b.n	8025e44 <_DrawBitmap+0x184>
 8025f2a:	bf00      	nop
 8025f2c:	24000014 	.word	0x24000014
 8025f30:	24000b10 	.word	0x24000b10
 8025f34:	24000020 	.word	0x24000020
 8025f38:	4baf      	ldr	r3, [pc, #700]	; (80261f8 <_DrawBitmap+0x538>)
 8025f3a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8025f3c:	2a00      	cmp	r2, #0
 8025f3e:	bf08      	it	eq
 8025f40:	461a      	moveq	r2, r3
 8025f42:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8025f44:	005b      	lsls	r3, r3, #1
 8025f46:	921f      	str	r2, [sp, #124]	; 0x7c
 8025f48:	930b      	str	r3, [sp, #44]	; 0x2c
 8025f4a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8025f4c:	009b      	lsls	r3, r3, #2
 8025f4e:	930c      	str	r3, [sp, #48]	; 0x30
 8025f50:	1c63      	adds	r3, r4, #1
 8025f52:	9303      	str	r3, [sp, #12]
 8025f54:	1c83      	adds	r3, r0, #2
 8025f56:	9307      	str	r3, [sp, #28]
 8025f58:	9b05      	ldr	r3, [sp, #20]
 8025f5a:	9304      	str	r3, [sp, #16]
 8025f5c:	9b07      	ldr	r3, [sp, #28]
 8025f5e:	9a05      	ldr	r2, [sp, #20]
 8025f60:	1e9c      	subs	r4, r3, #2
 8025f62:	9b03      	ldr	r3, [sp, #12]
 8025f64:	f103 3aff 	add.w	sl, r3, #4294967295
 8025f68:	9b04      	ldr	r3, [sp, #16]
 8025f6a:	1a9b      	subs	r3, r3, r2
 8025f6c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8025f6e:	429a      	cmp	r2, r3
 8025f70:	f340 8245 	ble.w	80263fe <_DrawBitmap+0x73e>
 8025f74:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8025f76:	2b02      	cmp	r3, #2
 8025f78:	f000 80c7 	beq.w	802610a <_DrawBitmap+0x44a>
 8025f7c:	2b04      	cmp	r3, #4
 8025f7e:	f000 8167 	beq.w	8026250 <_DrawBitmap+0x590>
 8025f82:	2b01      	cmp	r3, #1
 8025f84:	f040 822f 	bne.w	80263e6 <_DrawBitmap+0x726>
 8025f88:	4b9c      	ldr	r3, [pc, #624]	; (80261fc <_DrawBitmap+0x53c>)
 8025f8a:	681b      	ldr	r3, [r3, #0]
 8025f8c:	6e18      	ldr	r0, [r3, #96]	; 0x60
 8025f8e:	f7fe f831 	bl	8023ff4 <GUI_ALLOC_LockH>
 8025f92:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8025f94:	4a9a      	ldr	r2, [pc, #616]	; (8026200 <_DrawBitmap+0x540>)
 8025f96:	f1c3 0508 	rsb	r5, r3, #8
 8025f9a:	9b03      	ldr	r3, [sp, #12]
 8025f9c:	900e      	str	r0, [sp, #56]	; 0x38
 8025f9e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8025fa2:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 8025fa6:	5cd6      	ldrb	r6, [r2, r3]
 8025fa8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8025faa:	9f02      	ldr	r7, [sp, #8]
 8025fac:	411e      	asrs	r6, r3
 8025fae:	4b93      	ldr	r3, [pc, #588]	; (80261fc <_DrawBitmap+0x53c>)
 8025fb0:	681b      	ldr	r3, [r3, #0]
 8025fb2:	7c1b      	ldrb	r3, [r3, #16]
 8025fb4:	f003 0303 	and.w	r3, r3, #3
 8025fb8:	2b02      	cmp	r3, #2
 8025fba:	d01f      	beq.n	8025ffc <_DrawBitmap+0x33c>
 8025fbc:	2b03      	cmp	r3, #3
 8025fbe:	d058      	beq.n	8026072 <_DrawBitmap+0x3b2>
 8025fc0:	2b01      	cmp	r3, #1
 8025fc2:	d056      	beq.n	8026072 <_DrawBitmap+0x3b2>
 8025fc4:	42bd      	cmp	r5, r7
 8025fc6:	4622      	mov	r2, r4
 8025fc8:	bf28      	it	cs
 8025fca:	463d      	movcs	r5, r7
 8025fcc:	1b7f      	subs	r7, r7, r5
 8025fce:	462b      	mov	r3, r5
 8025fd0:	f006 0101 	and.w	r1, r6, #1
 8025fd4:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8025fd6:	3b01      	subs	r3, #1
 8025fd8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8025fdc:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
 8025fe0:	f822 1b02 	strh.w	r1, [r2], #2
 8025fe4:	d1f4      	bne.n	8025fd0 <_DrawBitmap+0x310>
 8025fe6:	eb04 0445 	add.w	r4, r4, r5, lsl #1
 8025fea:	2f00      	cmp	r7, #0
 8025fec:	f000 8089 	beq.w	8026102 <_DrawBitmap+0x442>
 8025ff0:	f81a 3f01 	ldrb.w	r3, [sl, #1]!
 8025ff4:	2508      	movs	r5, #8
 8025ff6:	4a82      	ldr	r2, [pc, #520]	; (8026200 <_DrawBitmap+0x540>)
 8025ff8:	5cd6      	ldrb	r6, [r2, r3]
 8025ffa:	e7e3      	b.n	8025fc4 <_DrawBitmap+0x304>
 8025ffc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8025ffe:	46d8      	mov	r8, fp
 8026000:	889b      	ldrh	r3, [r3, #4]
 8026002:	9308      	str	r3, [sp, #32]
 8026004:	42bd      	cmp	r5, r7
 8026006:	bf28      	it	cs
 8026008:	463d      	movcs	r5, r7
 802600a:	1b7f      	subs	r7, r7, r5
 802600c:	f1b9 0f00 	cmp.w	r9, #0
 8026010:	d023      	beq.n	802605a <_DrawBitmap+0x39a>
 8026012:	b91e      	cbnz	r6, 802601c <_DrawBitmap+0x35c>
 8026014:	eb04 0445 	add.w	r4, r4, r5, lsl #1
 8026018:	44a8      	add	r8, r5
 802601a:	e022      	b.n	8026062 <_DrawBitmap+0x3a2>
 802601c:	07f2      	lsls	r2, r6, #31
 802601e:	d509      	bpl.n	8026034 <_DrawBitmap+0x374>
 8026020:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8026024:	4641      	mov	r1, r8
 8026026:	9a04      	ldr	r2, [sp, #16]
 8026028:	4648      	mov	r0, r9
 802602a:	681b      	ldr	r3, [r3, #0]
 802602c:	4798      	blx	r3
 802602e:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 8026032:	8023      	strh	r3, [r4, #0]
 8026034:	3d01      	subs	r5, #1
 8026036:	f108 0801 	add.w	r8, r8, #1
 802603a:	f104 0402 	add.w	r4, r4, #2
 802603e:	d010      	beq.n	8026062 <_DrawBitmap+0x3a2>
 8026040:	0876      	lsrs	r6, r6, #1
 8026042:	e7e6      	b.n	8026012 <_DrawBitmap+0x352>
 8026044:	07f3      	lsls	r3, r6, #31
 8026046:	f104 0402 	add.w	r4, r4, #2
 802604a:	bf44      	itt	mi
 802604c:	f8bd 3020 	ldrhmi.w	r3, [sp, #32]
 8026050:	f824 3c02 	strhmi.w	r3, [r4, #-2]
 8026054:	3d01      	subs	r5, #1
 8026056:	d004      	beq.n	8026062 <_DrawBitmap+0x3a2>
 8026058:	0876      	lsrs	r6, r6, #1
 802605a:	2e00      	cmp	r6, #0
 802605c:	d1f2      	bne.n	8026044 <_DrawBitmap+0x384>
 802605e:	eb04 0445 	add.w	r4, r4, r5, lsl #1
 8026062:	2f00      	cmp	r7, #0
 8026064:	d04d      	beq.n	8026102 <_DrawBitmap+0x442>
 8026066:	f81a 3f01 	ldrb.w	r3, [sl, #1]!
 802606a:	2508      	movs	r5, #8
 802606c:	4a64      	ldr	r2, [pc, #400]	; (8026200 <_DrawBitmap+0x540>)
 802606e:	5cd6      	ldrb	r6, [r2, r3]
 8026070:	e7c8      	b.n	8026004 <_DrawBitmap+0x344>
 8026072:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8026074:	46d8      	mov	r8, fp
 8026076:	691b      	ldr	r3, [r3, #16]
 8026078:	689b      	ldr	r3, [r3, #8]
 802607a:	4798      	blx	r3
 802607c:	b283      	uxth	r3, r0
 802607e:	9309      	str	r3, [sp, #36]	; 0x24
 8026080:	9b03      	ldr	r3, [sp, #12]
 8026082:	9308      	str	r3, [sp, #32]
 8026084:	42bd      	cmp	r5, r7
 8026086:	bf28      	it	cs
 8026088:	463d      	movcs	r5, r7
 802608a:	1b7f      	subs	r7, r7, r5
 802608c:	f1b9 0f00 	cmp.w	r9, #0
 8026090:	d01b      	beq.n	80260ca <_DrawBitmap+0x40a>
 8026092:	eb08 0305 	add.w	r3, r8, r5
 8026096:	46a2      	mov	sl, r4
 8026098:	930d      	str	r3, [sp, #52]	; 0x34
 802609a:	07f0      	lsls	r0, r6, #31
 802609c:	d50c      	bpl.n	80260b8 <_DrawBitmap+0x3f8>
 802609e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80260a2:	4641      	mov	r1, r8
 80260a4:	9a04      	ldr	r2, [sp, #16]
 80260a6:	4648      	mov	r0, r9
 80260a8:	681b      	ldr	r3, [r3, #0]
 80260aa:	4798      	blx	r3
 80260ac:	f8ba 3000 	ldrh.w	r3, [sl]
 80260b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80260b2:	4053      	eors	r3, r2
 80260b4:	f8aa 3000 	strh.w	r3, [sl]
 80260b8:	f108 0801 	add.w	r8, r8, #1
 80260bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80260be:	f10a 0a02 	add.w	sl, sl, #2
 80260c2:	0876      	lsrs	r6, r6, #1
 80260c4:	4598      	cmp	r8, r3
 80260c6:	d1e8      	bne.n	802609a <_DrawBitmap+0x3da>
 80260c8:	e00f      	b.n	80260ea <_DrawBitmap+0x42a>
 80260ca:	462a      	mov	r2, r5
 80260cc:	4623      	mov	r3, r4
 80260ce:	07f1      	lsls	r1, r6, #31
 80260d0:	f103 0302 	add.w	r3, r3, #2
 80260d4:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80260d8:	bf41      	itttt	mi
 80260da:	f833 1c02 	ldrhmi.w	r1, [r3, #-2]
 80260de:	9809      	ldrmi	r0, [sp, #36]	; 0x24
 80260e0:	4041      	eormi	r1, r0
 80260e2:	f823 1c02 	strhmi.w	r1, [r3, #-2]
 80260e6:	3a01      	subs	r2, #1
 80260e8:	d1f1      	bne.n	80260ce <_DrawBitmap+0x40e>
 80260ea:	eb04 0445 	add.w	r4, r4, r5, lsl #1
 80260ee:	b147      	cbz	r7, 8026102 <_DrawBitmap+0x442>
 80260f0:	9b08      	ldr	r3, [sp, #32]
 80260f2:	2508      	movs	r5, #8
 80260f4:	4a42      	ldr	r2, [pc, #264]	; (8026200 <_DrawBitmap+0x540>)
 80260f6:	781b      	ldrb	r3, [r3, #0]
 80260f8:	5cd6      	ldrb	r6, [r2, r3]
 80260fa:	9b08      	ldr	r3, [sp, #32]
 80260fc:	3301      	adds	r3, #1
 80260fe:	9308      	str	r3, [sp, #32]
 8026100:	e7c0      	b.n	8026084 <_DrawBitmap+0x3c4>
 8026102:	a80e      	add	r0, sp, #56	; 0x38
 8026104:	f7fd ff84 	bl	8024010 <GUI_ALLOC_UnlockH>
 8026108:	e16d      	b.n	80263e6 <_DrawBitmap+0x726>
 802610a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 802610c:	f1c3 0504 	rsb	r5, r3, #4
 8026110:	9b03      	ldr	r3, [sp, #12]
 8026112:	f813 6c01 	ldrb.w	r6, [r3, #-1]
 8026116:	b2ed      	uxtb	r5, r5
 8026118:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 802611a:	409e      	lsls	r6, r3
 802611c:	4b37      	ldr	r3, [pc, #220]	; (80261fc <_DrawBitmap+0x53c>)
 802611e:	681b      	ldr	r3, [r3, #0]
 8026120:	b2f6      	uxtb	r6, r6
 8026122:	7c1b      	ldrb	r3, [r3, #16]
 8026124:	f003 0303 	and.w	r3, r3, #3
 8026128:	2b01      	cmp	r3, #1
 802612a:	d009      	beq.n	8026140 <_DrawBitmap+0x480>
 802612c:	d30a      	bcc.n	8026144 <_DrawBitmap+0x484>
 802612e:	2b02      	cmp	r3, #2
 8026130:	f040 8159 	bne.w	80263e6 <_DrawBitmap+0x726>
 8026134:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8026136:	465f      	mov	r7, fp
 8026138:	f8dd 8008 	ldr.w	r8, [sp, #8]
 802613c:	9308      	str	r3, [sp, #32]
 802613e:	e036      	b.n	80261ae <_DrawBitmap+0x4ee>
 8026140:	9b02      	ldr	r3, [sp, #8]
 8026142:	e07e      	b.n	8026242 <_DrawBitmap+0x582>
 8026144:	9b02      	ldr	r3, [sp, #8]
 8026146:	429d      	cmp	r5, r3
 8026148:	4621      	mov	r1, r4
 802614a:	bfc8      	it	gt
 802614c:	b2dd      	uxtbgt	r5, r3
 802614e:	1b5b      	subs	r3, r3, r5
 8026150:	462a      	mov	r2, r5
 8026152:	09b0      	lsrs	r0, r6, #6
 8026154:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 8026156:	3a01      	subs	r2, #1
 8026158:	00b6      	lsls	r6, r6, #2
 802615a:	f857 0020 	ldr.w	r0, [r7, r0, lsl #2]
 802615e:	f012 02ff 	ands.w	r2, r2, #255	; 0xff
 8026162:	b2f6      	uxtb	r6, r6
 8026164:	f821 0b02 	strh.w	r0, [r1], #2
 8026168:	d1f3      	bne.n	8026152 <_DrawBitmap+0x492>
 802616a:	3d01      	subs	r5, #1
 802616c:	b2ed      	uxtb	r5, r5
 802616e:	3501      	adds	r5, #1
 8026170:	eb04 0445 	add.w	r4, r4, r5, lsl #1
 8026174:	2b00      	cmp	r3, #0
 8026176:	f000 8136 	beq.w	80263e6 <_DrawBitmap+0x726>
 802617a:	f81a 6f01 	ldrb.w	r6, [sl, #1]!
 802617e:	2504      	movs	r5, #4
 8026180:	e7e1      	b.n	8026146 <_DrawBitmap+0x486>
 8026182:	f016 0fc0 	tst.w	r6, #192	; 0xc0
 8026186:	d125      	bne.n	80261d4 <_DrawBitmap+0x514>
 8026188:	f109 0901 	add.w	r9, r9, #1
 802618c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 802618e:	00b6      	lsls	r6, r6, #2
 8026190:	4599      	cmp	r9, r3
 8026192:	b2f6      	uxtb	r6, r6
 8026194:	d1f5      	bne.n	8026182 <_DrawBitmap+0x4c2>
 8026196:	1c6b      	adds	r3, r5, #1
 8026198:	3701      	adds	r7, #1
 802619a:	eb04 0443 	add.w	r4, r4, r3, lsl #1
 802619e:	442f      	add	r7, r5
 80261a0:	f1b8 0f00 	cmp.w	r8, #0
 80261a4:	f000 811f 	beq.w	80263e6 <_DrawBitmap+0x726>
 80261a8:	f81a 6f01 	ldrb.w	r6, [sl, #1]!
 80261ac:	2504      	movs	r5, #4
 80261ae:	4545      	cmp	r5, r8
 80261b0:	f107 0301 	add.w	r3, r7, #1
 80261b4:	46b9      	mov	r9, r7
 80261b6:	bfc8      	it	gt
 80261b8:	fa5f f588 	uxtbgt.w	r5, r8
 80261bc:	ebc5 0808 	rsb	r8, r5, r8
 80261c0:	3d01      	subs	r5, #1
 80261c2:	b2ed      	uxtb	r5, r5
 80261c4:	442b      	add	r3, r5
 80261c6:	930d      	str	r3, [sp, #52]	; 0x34
 80261c8:	f06f 0301 	mvn.w	r3, #1
 80261cc:	fb03 4307 	mla	r3, r3, r7, r4
 80261d0:	9309      	str	r3, [sp, #36]	; 0x24
 80261d2:	e7d6      	b.n	8026182 <_DrawBitmap+0x4c2>
 80261d4:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80261d6:	09b3      	lsrs	r3, r6, #6
 80261d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80261dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80261de:	f822 3019 	strh.w	r3, [r2, r9, lsl #1]
 80261e2:	9b08      	ldr	r3, [sp, #32]
 80261e4:	2b00      	cmp	r3, #0
 80261e6:	d0cf      	beq.n	8026188 <_DrawBitmap+0x4c8>
 80261e8:	689b      	ldr	r3, [r3, #8]
 80261ea:	4649      	mov	r1, r9
 80261ec:	9a04      	ldr	r2, [sp, #16]
 80261ee:	681b      	ldr	r3, [r3, #0]
 80261f0:	9808      	ldr	r0, [sp, #32]
 80261f2:	4798      	blx	r3
 80261f4:	e7c8      	b.n	8026188 <_DrawBitmap+0x4c8>
 80261f6:	bf00      	nop
 80261f8:	0802daac 	.word	0x0802daac
 80261fc:	24000014 	.word	0x24000014
 8026200:	0802db04 	.word	0x0802db04
 8026204:	f016 0fc0 	tst.w	r6, #192	; 0xc0
 8026208:	f102 32ff 	add.w	r2, r2, #4294967295
 802620c:	ea4f 0686 	mov.w	r6, r6, lsl #2
 8026210:	f101 0102 	add.w	r1, r1, #2
 8026214:	bf18      	it	ne
 8026216:	f831 0c02 	ldrhne.w	r0, [r1, #-2]
 802621a:	b2f6      	uxtb	r6, r6
 802621c:	bf1c      	itt	ne
 802621e:	f080 00ff 	eorne.w	r0, r0, #255	; 0xff
 8026222:	f821 0c02 	strhne.w	r0, [r1, #-2]
 8026226:	f012 02ff 	ands.w	r2, r2, #255	; 0xff
 802622a:	d1eb      	bne.n	8026204 <_DrawBitmap+0x544>
 802622c:	3d01      	subs	r5, #1
 802622e:	b2ed      	uxtb	r5, r5
 8026230:	3501      	adds	r5, #1
 8026232:	eb04 0445 	add.w	r4, r4, r5, lsl #1
 8026236:	2b00      	cmp	r3, #0
 8026238:	f000 80d5 	beq.w	80263e6 <_DrawBitmap+0x726>
 802623c:	f81a 6f01 	ldrb.w	r6, [sl, #1]!
 8026240:	2504      	movs	r5, #4
 8026242:	429d      	cmp	r5, r3
 8026244:	4621      	mov	r1, r4
 8026246:	bfc8      	it	gt
 8026248:	b2dd      	uxtbgt	r5, r3
 802624a:	1b5b      	subs	r3, r3, r5
 802624c:	462a      	mov	r2, r5
 802624e:	e7d9      	b.n	8026204 <_DrawBitmap+0x544>
 8026250:	9b03      	ldr	r3, [sp, #12]
 8026252:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8026254:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8026258:	4093      	lsls	r3, r2
 802625a:	4a6d      	ldr	r2, [pc, #436]	; (8026410 <_DrawBitmap+0x750>)
 802625c:	6812      	ldr	r2, [r2, #0]
 802625e:	b2dd      	uxtb	r5, r3
 8026260:	7c12      	ldrb	r2, [r2, #16]
 8026262:	f002 0203 	and.w	r2, r2, #3
 8026266:	2a01      	cmp	r2, #1
 8026268:	d003      	beq.n	8026272 <_DrawBitmap+0x5b2>
 802626a:	d308      	bcc.n	802627e <_DrawBitmap+0x5be>
 802626c:	2a02      	cmp	r2, #2
 802626e:	d03a      	beq.n	80262e6 <_DrawBitmap+0x626>
 8026270:	e0b9      	b.n	80263e6 <_DrawBitmap+0x726>
 8026272:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8026274:	9a02      	ldr	r2, [sp, #8]
 8026276:	f1c3 0302 	rsb	r3, r3, #2
 802627a:	b2db      	uxtb	r3, r3
 802627c:	e0ac      	b.n	80263d8 <_DrawBitmap+0x718>
 802627e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8026280:	b15b      	cbz	r3, 802629a <_DrawBitmap+0x5da>
 8026282:	092d      	lsrs	r5, r5, #4
 8026284:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8026286:	9a03      	ldr	r2, [sp, #12]
 8026288:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 802628c:	4692      	mov	sl, r2
 802628e:	8023      	strh	r3, [r4, #0]
 8026290:	9b02      	ldr	r3, [sp, #8]
 8026292:	9c07      	ldr	r4, [sp, #28]
 8026294:	3b01      	subs	r3, #1
 8026296:	7815      	ldrb	r5, [r2, #0]
 8026298:	e000      	b.n	802629c <_DrawBitmap+0x5dc>
 802629a:	9b02      	ldr	r3, [sp, #8]
 802629c:	2b01      	cmp	r3, #1
 802629e:	dd19      	ble.n	80262d4 <_DrawBitmap+0x614>
 80262a0:	1059      	asrs	r1, r3, #1
 80262a2:	1d22      	adds	r2, r4, #4
 80262a4:	f003 0301 	and.w	r3, r3, #1
 80262a8:	eb0a 0001 	add.w	r0, sl, r1
 80262ac:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 80262ae:	092e      	lsrs	r6, r5, #4
 80262b0:	f005 050f 	and.w	r5, r5, #15
 80262b4:	3204      	adds	r2, #4
 80262b6:	f857 6026 	ldr.w	r6, [r7, r6, lsl #2]
 80262ba:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
 80262be:	f822 6c08 	strh.w	r6, [r2, #-8]
 80262c2:	463e      	mov	r6, r7
 80262c4:	f822 5c06 	strh.w	r5, [r2, #-6]
 80262c8:	f81a 5f01 	ldrb.w	r5, [sl, #1]!
 80262cc:	4582      	cmp	sl, r0
 80262ce:	d1ed      	bne.n	80262ac <_DrawBitmap+0x5ec>
 80262d0:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 80262d4:	2b00      	cmp	r3, #0
 80262d6:	f000 8086 	beq.w	80263e6 <_DrawBitmap+0x726>
 80262da:	092d      	lsrs	r5, r5, #4
 80262dc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80262de:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 80262e2:	8023      	strh	r3, [r4, #0]
 80262e4:	e07f      	b.n	80263e6 <_DrawBitmap+0x726>
 80262e6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80262e8:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 80262ea:	b1c2      	cbz	r2, 802631e <_DrawBitmap+0x65e>
 80262ec:	f013 0ff0 	tst.w	r3, #240	; 0xf0
 80262f0:	d00b      	beq.n	802630a <_DrawBitmap+0x64a>
 80262f2:	092d      	lsrs	r5, r5, #4
 80262f4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80262f6:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 80262fa:	8023      	strh	r3, [r4, #0]
 80262fc:	b12e      	cbz	r6, 802630a <_DrawBitmap+0x64a>
 80262fe:	68b3      	ldr	r3, [r6, #8]
 8026300:	4659      	mov	r1, fp
 8026302:	9a04      	ldr	r2, [sp, #16]
 8026304:	4630      	mov	r0, r6
 8026306:	681b      	ldr	r3, [r3, #0]
 8026308:	4798      	blx	r3
 802630a:	9b02      	ldr	r3, [sp, #8]
 802630c:	f10b 0701 	add.w	r7, fp, #1
 8026310:	9c07      	ldr	r4, [sp, #28]
 8026312:	f103 38ff 	add.w	r8, r3, #4294967295
 8026316:	9b03      	ldr	r3, [sp, #12]
 8026318:	781d      	ldrb	r5, [r3, #0]
 802631a:	469a      	mov	sl, r3
 802631c:	e00f      	b.n	802633e <_DrawBitmap+0x67e>
 802631e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8026322:	465f      	mov	r7, fp
 8026324:	e00b      	b.n	802633e <_DrawBitmap+0x67e>
 8026326:	f015 0ff0 	tst.w	r5, #240	; 0xf0
 802632a:	d10c      	bne.n	8026346 <_DrawBitmap+0x686>
 802632c:	f015 050f 	ands.w	r5, r5, #15
 8026330:	d117      	bne.n	8026362 <_DrawBitmap+0x6a2>
 8026332:	3404      	adds	r4, #4
 8026334:	3702      	adds	r7, #2
 8026336:	f1a8 0802 	sub.w	r8, r8, #2
 802633a:	f81a 5f01 	ldrb.w	r5, [sl, #1]!
 802633e:	f1b8 0f01 	cmp.w	r8, #1
 8026342:	dcf0      	bgt.n	8026326 <_DrawBitmap+0x666>
 8026344:	e01a      	b.n	802637c <_DrawBitmap+0x6bc>
 8026346:	092b      	lsrs	r3, r5, #4
 8026348:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 802634a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 802634e:	8023      	strh	r3, [r4, #0]
 8026350:	2e00      	cmp	r6, #0
 8026352:	d0eb      	beq.n	802632c <_DrawBitmap+0x66c>
 8026354:	68b3      	ldr	r3, [r6, #8]
 8026356:	4639      	mov	r1, r7
 8026358:	9a04      	ldr	r2, [sp, #16]
 802635a:	4630      	mov	r0, r6
 802635c:	681b      	ldr	r3, [r3, #0]
 802635e:	4798      	blx	r3
 8026360:	e7e4      	b.n	802632c <_DrawBitmap+0x66c>
 8026362:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8026364:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8026368:	8063      	strh	r3, [r4, #2]
 802636a:	2e00      	cmp	r6, #0
 802636c:	d0e1      	beq.n	8026332 <_DrawBitmap+0x672>
 802636e:	68b3      	ldr	r3, [r6, #8]
 8026370:	1c79      	adds	r1, r7, #1
 8026372:	9a04      	ldr	r2, [sp, #16]
 8026374:	4630      	mov	r0, r6
 8026376:	681b      	ldr	r3, [r3, #0]
 8026378:	4798      	blx	r3
 802637a:	e7da      	b.n	8026332 <_DrawBitmap+0x672>
 802637c:	f1b8 0f00 	cmp.w	r8, #0
 8026380:	d031      	beq.n	80263e6 <_DrawBitmap+0x726>
 8026382:	092d      	lsrs	r5, r5, #4
 8026384:	d02f      	beq.n	80263e6 <_DrawBitmap+0x726>
 8026386:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8026388:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 802638c:	8023      	strh	r3, [r4, #0]
 802638e:	b356      	cbz	r6, 80263e6 <_DrawBitmap+0x726>
 8026390:	68b3      	ldr	r3, [r6, #8]
 8026392:	4639      	mov	r1, r7
 8026394:	9a04      	ldr	r2, [sp, #16]
 8026396:	4630      	mov	r0, r6
 8026398:	681b      	ldr	r3, [r3, #0]
 802639a:	4798      	blx	r3
 802639c:	e023      	b.n	80263e6 <_DrawBitmap+0x726>
 802639e:	f015 0fc0 	tst.w	r5, #192	; 0xc0
 80263a2:	f101 31ff 	add.w	r1, r1, #4294967295
 80263a6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80263aa:	f100 0002 	add.w	r0, r0, #2
 80263ae:	bf18      	it	ne
 80263b0:	f830 6c02 	ldrhne.w	r6, [r0, #-2]
 80263b4:	b2ed      	uxtb	r5, r5
 80263b6:	bf1c      	itt	ne
 80263b8:	f086 06ff 	eorne.w	r6, r6, #255	; 0xff
 80263bc:	f820 6c02 	strhne.w	r6, [r0, #-2]
 80263c0:	f011 01ff 	ands.w	r1, r1, #255	; 0xff
 80263c4:	d1eb      	bne.n	802639e <_DrawBitmap+0x6de>
 80263c6:	3b01      	subs	r3, #1
 80263c8:	b2db      	uxtb	r3, r3
 80263ca:	3301      	adds	r3, #1
 80263cc:	eb04 0443 	add.w	r4, r4, r3, lsl #1
 80263d0:	b14a      	cbz	r2, 80263e6 <_DrawBitmap+0x726>
 80263d2:	f81a 5f01 	ldrb.w	r5, [sl, #1]!
 80263d6:	2302      	movs	r3, #2
 80263d8:	4293      	cmp	r3, r2
 80263da:	4620      	mov	r0, r4
 80263dc:	bfc8      	it	gt
 80263de:	b2d3      	uxtbgt	r3, r2
 80263e0:	1ad2      	subs	r2, r2, r3
 80263e2:	4619      	mov	r1, r3
 80263e4:	e7db      	b.n	802639e <_DrawBitmap+0x6de>
 80263e6:	9b04      	ldr	r3, [sp, #16]
 80263e8:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80263ea:	3301      	adds	r3, #1
 80263ec:	9304      	str	r3, [sp, #16]
 80263ee:	9b03      	ldr	r3, [sp, #12]
 80263f0:	4413      	add	r3, r2
 80263f2:	9a06      	ldr	r2, [sp, #24]
 80263f4:	9303      	str	r3, [sp, #12]
 80263f6:	9b07      	ldr	r3, [sp, #28]
 80263f8:	4413      	add	r3, r2
 80263fa:	9307      	str	r3, [sp, #28]
 80263fc:	e5ae      	b.n	8025f5c <_DrawBitmap+0x29c>
 80263fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8026400:	b113      	cbz	r3, 8026408 <_DrawBitmap+0x748>
 8026402:	a80f      	add	r0, sp, #60	; 0x3c
 8026404:	f7fd fe04 	bl	8024010 <GUI_ALLOC_UnlockH>
 8026408:	b011      	add	sp, #68	; 0x44
 802640a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802640e:	bf00      	nop
 8026410:	24000014 	.word	0x24000014

08026414 <_GetDevProp>:
 8026414:	2908      	cmp	r1, #8
 8026416:	d004      	beq.n	8026422 <_GetDevProp+0xe>
 8026418:	6800      	ldr	r0, [r0, #0]
 802641a:	b120      	cbz	r0, 8026426 <_GetDevProp+0x12>
 802641c:	68c3      	ldr	r3, [r0, #12]
 802641e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8026420:	4718      	bx	r3
 8026422:	2010      	movs	r0, #16
 8026424:	4770      	bx	lr
 8026426:	f04f 30ff 	mov.w	r0, #4294967295
 802642a:	4770      	bx	lr

0802642c <GUI_USAGE_DecUseCnt>:
 802642c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 802642e:	4605      	mov	r5, r0
 8026430:	f7fe fc38 	bl	8024ca4 <GUI_Lock>
 8026434:	4628      	mov	r0, r5
 8026436:	f7fd fddd 	bl	8023ff4 <GUI_ALLOC_LockH>
 802643a:	8984      	ldrh	r4, [r0, #12]
 802643c:	ab02      	add	r3, sp, #8
 802643e:	3c01      	subs	r4, #1
 8026440:	f843 0d04 	str.w	r0, [r3, #-4]!
 8026444:	b224      	sxth	r4, r4
 8026446:	8184      	strh	r4, [r0, #12]
 8026448:	4618      	mov	r0, r3
 802644a:	f7fd fde1 	bl	8024010 <GUI_ALLOC_UnlockH>
 802644e:	b914      	cbnz	r4, 8026456 <GUI_USAGE_DecUseCnt+0x2a>
 8026450:	4628      	mov	r0, r5
 8026452:	f7fd fe0b 	bl	802406c <GUI_ALLOC_Free>
 8026456:	f7fe fc1b 	bl	8024c90 <GUI_Unlock>
 802645a:	b003      	add	sp, #12
 802645c:	bd30      	pop	{r4, r5, pc}

0802645e <GUI_USAGE_AddRect>:
 802645e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8026462:	9c08      	ldr	r4, [sp, #32]
 8026464:	4605      	mov	r5, r0
 8026466:	4688      	mov	r8, r1
 8026468:	4699      	mov	r9, r3
 802646a:	4414      	add	r4, r2
 802646c:	68ab      	ldr	r3, [r5, #8]
 802646e:	1c56      	adds	r6, r2, #1
 8026470:	4641      	mov	r1, r8
 8026472:	4628      	mov	r0, r5
 8026474:	685f      	ldr	r7, [r3, #4]
 8026476:	464b      	mov	r3, r9
 8026478:	47b8      	blx	r7
 802647a:	42b4      	cmp	r4, r6
 802647c:	4632      	mov	r2, r6
 802647e:	d1f5      	bne.n	802646c <GUI_USAGE_AddRect+0xe>
 8026480:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08026484 <_Convert16>:
 8026484:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026488:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 802648c:	4681      	mov	r9, r0
 802648e:	460d      	mov	r5, r1
 8026490:	4616      	mov	r6, r2
 8026492:	461f      	mov	r7, r3
 8026494:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 8026498:	4614      	mov	r4, r2
 802649a:	4688      	mov	r8, r1
 802649c:	f839 0b02 	ldrh.w	r0, [r9], #2
 80264a0:	47d8      	blx	fp
 80264a2:	47d0      	blx	sl
 80264a4:	3c01      	subs	r4, #1
 80264a6:	f848 0b04 	str.w	r0, [r8], #4
 80264aa:	d1f7      	bne.n	802649c <_Convert16+0x18>
 80264ac:	2f1f      	cmp	r7, #31
 80264ae:	d806      	bhi.n	80264be <_Convert16+0x3a>
 80264b0:	463a      	mov	r2, r7
 80264b2:	4631      	mov	r1, r6
 80264b4:	4628      	mov	r0, r5
 80264b6:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80264ba:	f001 bd93 	b.w	8027fe4 <GUI__CompactPixelIndices>
 80264be:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080264c2 <_Convert8>:
 80264c2:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80264c6:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 80264ca:	4680      	mov	r8, r0
 80264cc:	460d      	mov	r5, r1
 80264ce:	4616      	mov	r6, r2
 80264d0:	461f      	mov	r7, r3
 80264d2:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 80264d6:	4689      	mov	r9, r1
 80264d8:	4604      	mov	r4, r0
 80264da:	f814 0b01 	ldrb.w	r0, [r4], #1
 80264de:	47d8      	blx	fp
 80264e0:	47d0      	blx	sl
 80264e2:	1b33      	subs	r3, r6, r4
 80264e4:	f849 0b04 	str.w	r0, [r9], #4
 80264e8:	eb18 0f03 	cmn.w	r8, r3
 80264ec:	d1f5      	bne.n	80264da <_Convert8+0x18>
 80264ee:	2f1f      	cmp	r7, #31
 80264f0:	d806      	bhi.n	8026500 <_Convert8+0x3e>
 80264f2:	463a      	mov	r2, r7
 80264f4:	4631      	mov	r1, r6
 80264f6:	4628      	mov	r0, r5
 80264f8:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80264fc:	f001 bd72 	b.w	8027fe4 <GUI__CompactPixelIndices>
 8026500:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08026504 <GUI_MEMDEV__WriteToActiveOpaque>:
 8026504:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026508:	b09b      	sub	sp, #108	; 0x6c
 802650a:	4605      	mov	r5, r0
 802650c:	9108      	str	r1, [sp, #32]
 802650e:	9209      	str	r2, [sp, #36]	; 0x24
 8026510:	2800      	cmp	r0, #0
 8026512:	f000 8399 	beq.w	8026c48 <GUI_MEMDEV__WriteToActiveOpaque+0x744>
 8026516:	f7fd fd6d 	bl	8023ff4 <GUI_ALLOC_LockH>
 802651a:	ab1a      	add	r3, sp, #104	; 0x68
 802651c:	6944      	ldr	r4, [r0, #20]
 802651e:	f843 0d1c 	str.w	r0, [r3, #-28]!
 8026522:	4618      	mov	r0, r3
 8026524:	f7fd fd74 	bl	8024010 <GUI_ALLOC_UnlockH>
 8026528:	4628      	mov	r0, r5
 802652a:	f001 fea1 	bl	8028270 <GUI_MEMDEV_GetBitsPerPixel>
 802652e:	2808      	cmp	r0, #8
 8026530:	4607      	mov	r7, r0
 8026532:	4ea5      	ldr	r6, [pc, #660]	; (80267c8 <GUI_MEMDEV__WriteToActiveOpaque+0x2c4>)
 8026534:	dd02      	ble.n	802653c <GUI_MEMDEV__WriteToActiveOpaque+0x38>
 8026536:	2c00      	cmp	r4, #0
 8026538:	f000 81c9 	beq.w	80268ce <GUI_MEMDEV__WriteToActiveOpaque+0x3ca>
 802653c:	2301      	movs	r3, #1
 802653e:	2700      	movs	r7, #0
 8026540:	4628      	mov	r0, r5
 8026542:	f10d 0968 	add.w	r9, sp, #104	; 0x68
 8026546:	9319      	str	r3, [sp, #100]	; 0x64
 8026548:	930d      	str	r3, [sp, #52]	; 0x34
 802654a:	9718      	str	r7, [sp, #96]	; 0x60
 802654c:	f7fd fd52 	bl	8023ff4 <GUI_ALLOC_LockH>
 8026550:	6802      	ldr	r2, [r0, #0]
 8026552:	f9b0 300a 	ldrsh.w	r3, [r0, #10]
 8026556:	6912      	ldr	r2, [r2, #16]
 8026558:	930e      	str	r3, [sp, #56]	; 0x38
 802655a:	6853      	ldr	r3, [r2, #4]
 802655c:	6832      	ldr	r2, [r6, #0]
 802655e:	f849 0d14 	str.w	r0, [r9, #-20]!
 8026562:	6904      	ldr	r4, [r0, #16]
 8026564:	f8d0 8014 	ldr.w	r8, [r0, #20]
 8026568:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 802656c:	f9b0 b008 	ldrsh.w	fp, [r0, #8]
 8026570:	7c50      	ldrb	r0, [r2, #17]
 8026572:	930c      	str	r3, [sp, #48]	; 0x30
 8026574:	f7ff f914 	bl	80257a0 <GUI_GetBitsPerPixelEx>
 8026578:	6832      	ldr	r2, [r6, #0]
 802657a:	900b      	str	r0, [sp, #44]	; 0x2c
 802657c:	7c50      	ldrb	r0, [r2, #17]
 802657e:	f7ff f92d 	bl	80257dc <GUI_GetpfIndex2ColorEx>
 8026582:	900a      	str	r0, [sp, #40]	; 0x28
 8026584:	4648      	mov	r0, r9
 8026586:	f7fd fd43 	bl	8024010 <GUI_ALLOC_UnlockH>
 802658a:	2c08      	cmp	r4, #8
 802658c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 802658e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8026590:	d904      	bls.n	802659c <GUI_MEMDEV__WriteToActiveOpaque+0x98>
 8026592:	2c10      	cmp	r4, #16
 8026594:	bf8c      	ite	hi
 8026596:	2304      	movhi	r3, #4
 8026598:	2302      	movls	r3, #2
 802659a:	e005      	b.n	80265a8 <GUI_MEMDEV__WriteToActiveOpaque+0xa4>
 802659c:	2c01      	cmp	r4, #1
 802659e:	d103      	bne.n	80265a8 <GUI_MEMDEV__WriteToActiveOpaque+0xa4>
 80265a0:	ab18      	add	r3, sp, #96	; 0x60
 80265a2:	940d      	str	r4, [sp, #52]	; 0x34
 80265a4:	930a      	str	r3, [sp, #40]	; 0x28
 80265a6:	e001      	b.n	80265ac <GUI_MEMDEV__WriteToActiveOpaque+0xa8>
 80265a8:	930d      	str	r3, [sp, #52]	; 0x34
 80265aa:	970a      	str	r7, [sp, #40]	; 0x28
 80265ac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80265ae:	4293      	cmp	r3, r2
 80265b0:	f000 80df 	beq.w	8026772 <GUI_MEMDEV__WriteToActiveOpaque+0x26e>
 80265b4:	6833      	ldr	r3, [r6, #0]
 80265b6:	7c58      	ldrb	r0, [r3, #17]
 80265b8:	f7ff f918 	bl	80257ec <GUI_GetpfColor2IndexEx>
 80265bc:	900f      	str	r0, [sp, #60]	; 0x3c
 80265be:	ea4f 008b 	mov.w	r0, fp, lsl #2
 80265c2:	f7fd feb7 	bl	8024334 <GUI_ALLOC_AllocNoInit>
 80265c6:	9010      	str	r0, [sp, #64]	; 0x40
 80265c8:	2800      	cmp	r0, #0
 80265ca:	f000 833d 	beq.w	8026c48 <GUI_MEMDEV__WriteToActiveOpaque+0x744>
 80265ce:	4628      	mov	r0, r5
 80265d0:	f001 fe8e 	bl	80282f0 <GUI_MEMDEV_GetDataPtr>
 80265d4:	4605      	mov	r5, r0
 80265d6:	f1b8 0f00 	cmp.w	r8, #0
 80265da:	f000 80b9 	beq.w	8026750 <GUI_MEMDEV__WriteToActiveOpaque+0x24c>
 80265de:	4640      	mov	r0, r8
 80265e0:	f7fd fd08 	bl	8023ff4 <GUI_ALLOC_LockH>
 80265e4:	eb05 030a 	add.w	r3, r5, sl
 80265e8:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80265ec:	9311      	str	r3, [sp, #68]	; 0x44
 80265ee:	2300      	movs	r3, #0
 80265f0:	9016      	str	r0, [sp, #88]	; 0x58
 80265f2:	9309      	str	r3, [sp, #36]	; 0x24
 80265f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80265f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80265f8:	ebca 0703 	rsb	r7, sl, r3
 80265fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80265fe:	4293      	cmp	r3, r2
 8026600:	f340 80a2 	ble.w	8026748 <GUI_MEMDEV__WriteToActiveOpaque+0x244>
 8026604:	2300      	movs	r3, #0
 8026606:	9816      	ldr	r0, [sp, #88]	; 0x58
 8026608:	f10d 085c 	add.w	r8, sp, #92	; 0x5c
 802660c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 802660e:	9317      	str	r3, [sp, #92]	; 0x5c
 8026610:	6883      	ldr	r3, [r0, #8]
 8026612:	4641      	mov	r1, r8
 8026614:	695b      	ldr	r3, [r3, #20]
 8026616:	4798      	blx	r3
 8026618:	4583      	cmp	fp, r0
 802661a:	4605      	mov	r5, r0
 802661c:	d128      	bne.n	8026670 <GUI_MEMDEV__WriteToActiveOpaque+0x16c>
 802661e:	9810      	ldr	r0, [sp, #64]	; 0x40
 8026620:	f7fd fce8 	bl	8023ff4 <GUI_ALLOC_LockH>
 8026624:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8026626:	2c08      	cmp	r4, #8
 8026628:	4601      	mov	r1, r0
 802662a:	9301      	str	r3, [sp, #4]
 802662c:	465a      	mov	r2, fp
 802662e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8026630:	9014      	str	r0, [sp, #80]	; 0x50
 8026632:	4638      	mov	r0, r7
 8026634:	9300      	str	r3, [sp, #0]
 8026636:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8026638:	d902      	bls.n	8026640 <GUI_MEMDEV__WriteToActiveOpaque+0x13c>
 802663a:	f7ff ff23 	bl	8026484 <_Convert16>
 802663e:	e001      	b.n	8026644 <GUI_MEMDEV__WriteToActiveOpaque+0x140>
 8026640:	f7ff ff3f 	bl	80264c2 <_Convert8>
 8026644:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8026646:	ad1a      	add	r5, sp, #104	; 0x68
 8026648:	9808      	ldr	r0, [sp, #32]
 802664a:	465a      	mov	r2, fp
 802664c:	9305      	str	r3, [sp, #20]
 802664e:	4649      	mov	r1, r9
 8026650:	f855 3d18 	ldr.w	r3, [r5, #-24]!
 8026654:	9304      	str	r3, [sp, #16]
 8026656:	2300      	movs	r3, #0
 8026658:	9303      	str	r3, [sp, #12]
 802665a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 802665c:	9302      	str	r3, [sp, #8]
 802665e:	2301      	movs	r3, #1
 8026660:	9301      	str	r3, [sp, #4]
 8026662:	9300      	str	r3, [sp, #0]
 8026664:	f7fe fdf4 	bl	8025250 <LCD_DrawBitmap>
 8026668:	4628      	mov	r0, r5
 802666a:	f7fd fcd1 	bl	8024010 <GUI_ALLOC_UnlockH>
 802666e:	e062      	b.n	8026736 <GUI_MEMDEV__WriteToActiveOpaque+0x232>
 8026670:	2c01      	cmp	r4, #1
 8026672:	d002      	beq.n	802667a <GUI_MEMDEV__WriteToActiveOpaque+0x176>
 8026674:	f04f 0801 	mov.w	r8, #1
 8026678:	e057      	b.n	802672a <GUI_MEMDEV__WriteToActiveOpaque+0x226>
 802667a:	2d00      	cmp	r5, #0
 802667c:	d05b      	beq.n	8026736 <GUI_MEMDEV__WriteToActiveOpaque+0x232>
 802667e:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8026680:	462a      	mov	r2, r5
 8026682:	9e08      	ldr	r6, [sp, #32]
 8026684:	4649      	mov	r1, r9
 8026686:	f000 0307 	and.w	r3, r0, #7
 802668a:	f8cd a00c 	str.w	sl, [sp, #12]
 802668e:	9306      	str	r3, [sp, #24]
 8026690:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8026692:	9305      	str	r3, [sp, #20]
 8026694:	2308      	movs	r3, #8
 8026696:	fb90 f3f3 	sdiv	r3, r0, r3
 802669a:	443b      	add	r3, r7
 802669c:	4430      	add	r0, r6
 802669e:	9304      	str	r3, [sp, #16]
 80266a0:	2301      	movs	r3, #1
 80266a2:	9302      	str	r3, [sp, #8]
 80266a4:	9301      	str	r3, [sp, #4]
 80266a6:	9300      	str	r3, [sp, #0]
 80266a8:	f7fe fce6 	bl	8025078 <LCD__DrawBitmap_1bpp>
 80266ac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80266ae:	9816      	ldr	r0, [sp, #88]	; 0x58
 80266b0:	4641      	mov	r1, r8
 80266b2:	441d      	add	r5, r3
 80266b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80266b6:	6883      	ldr	r3, [r0, #8]
 80266b8:	9517      	str	r5, [sp, #92]	; 0x5c
 80266ba:	695b      	ldr	r3, [r3, #20]
 80266bc:	4798      	blx	r3
 80266be:	4605      	mov	r5, r0
 80266c0:	e7db      	b.n	802667a <GUI_MEMDEV__WriteToActiveOpaque+0x176>
 80266c2:	9810      	ldr	r0, [sp, #64]	; 0x40
 80266c4:	f7fd fc96 	bl	8023ff4 <GUI_ALLOC_LockH>
 80266c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80266ca:	4601      	mov	r1, r0
 80266cc:	9014      	str	r0, [sp, #80]	; 0x50
 80266ce:	9301      	str	r3, [sp, #4]
 80266d0:	2c08      	cmp	r4, #8
 80266d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80266d4:	462a      	mov	r2, r5
 80266d6:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80266d8:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 80266da:	9300      	str	r3, [sp, #0]
 80266dc:	fb00 7006 	mla	r0, r0, r6, r7
 80266e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80266e2:	d925      	bls.n	8026730 <GUI_MEMDEV__WriteToActiveOpaque+0x22c>
 80266e4:	f7ff fece 	bl	8026484 <_Convert16>
 80266e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80266ea:	462a      	mov	r2, r5
 80266ec:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80266ee:	4649      	mov	r1, r9
 80266f0:	9305      	str	r3, [sp, #20]
 80266f2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80266f4:	9e08      	ldr	r6, [sp, #32]
 80266f6:	9304      	str	r3, [sp, #16]
 80266f8:	2300      	movs	r3, #0
 80266fa:	4430      	add	r0, r6
 80266fc:	f8cd 8004 	str.w	r8, [sp, #4]
 8026700:	9303      	str	r3, [sp, #12]
 8026702:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8026704:	f8cd 8000 	str.w	r8, [sp]
 8026708:	9302      	str	r3, [sp, #8]
 802670a:	2301      	movs	r3, #1
 802670c:	f7fe fda0 	bl	8025250 <LCD_DrawBitmap>
 8026710:	a814      	add	r0, sp, #80	; 0x50
 8026712:	f7fd fc7d 	bl	8024010 <GUI_ALLOC_UnlockH>
 8026716:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8026718:	9816      	ldr	r0, [sp, #88]	; 0x58
 802671a:	a917      	add	r1, sp, #92	; 0x5c
 802671c:	441d      	add	r5, r3
 802671e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8026720:	6883      	ldr	r3, [r0, #8]
 8026722:	9517      	str	r5, [sp, #92]	; 0x5c
 8026724:	695b      	ldr	r3, [r3, #20]
 8026726:	4798      	blx	r3
 8026728:	4605      	mov	r5, r0
 802672a:	2d00      	cmp	r5, #0
 802672c:	d1c9      	bne.n	80266c2 <GUI_MEMDEV__WriteToActiveOpaque+0x1be>
 802672e:	e002      	b.n	8026736 <GUI_MEMDEV__WriteToActiveOpaque+0x232>
 8026730:	f7ff fec7 	bl	80264c2 <_Convert8>
 8026734:	e7d8      	b.n	80266e8 <GUI_MEMDEV__WriteToActiveOpaque+0x1e4>
 8026736:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8026738:	f109 0901 	add.w	r9, r9, #1
 802673c:	3301      	adds	r3, #1
 802673e:	9309      	str	r3, [sp, #36]	; 0x24
 8026740:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8026742:	4453      	add	r3, sl
 8026744:	9311      	str	r3, [sp, #68]	; 0x44
 8026746:	e755      	b.n	80265f4 <GUI_MEMDEV__WriteToActiveOpaque+0xf0>
 8026748:	a816      	add	r0, sp, #88	; 0x58
 802674a:	f7fd fc61 	bl	8024010 <GUI_ALLOC_UnlockH>
 802674e:	e00e      	b.n	802676e <GUI_MEMDEV__WriteToActiveOpaque+0x26a>
 8026750:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8026752:	465a      	mov	r2, fp
 8026754:	9004      	str	r0, [sp, #16]
 8026756:	9305      	str	r3, [sp, #20]
 8026758:	2301      	movs	r3, #1
 802675a:	f8cd a00c 	str.w	sl, [sp, #12]
 802675e:	9301      	str	r3, [sp, #4]
 8026760:	9300      	str	r3, [sp, #0]
 8026762:	9402      	str	r4, [sp, #8]
 8026764:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8026766:	9909      	ldr	r1, [sp, #36]	; 0x24
 8026768:	9808      	ldr	r0, [sp, #32]
 802676a:	f7fe fd71 	bl	8025250 <LCD_DrawBitmap>
 802676e:	9810      	ldr	r0, [sp, #64]	; 0x40
 8026770:	e268      	b.n	8026c44 <GUI_MEMDEV__WriteToActiveOpaque+0x740>
 8026772:	4628      	mov	r0, r5
 8026774:	f001 fdbc 	bl	80282f0 <GUI_MEMDEV_GetDataPtr>
 8026778:	4607      	mov	r7, r0
 802677a:	f1b8 0f00 	cmp.w	r8, #0
 802677e:	f000 809a 	beq.w	80268b6 <GUI_MEMDEV__WriteToActiveOpaque+0x3b2>
 8026782:	2500      	movs	r5, #0
 8026784:	4640      	mov	r0, r8
 8026786:	f7fd fc35 	bl	8023ff4 <GUI_ALLOC_LockH>
 802678a:	9016      	str	r0, [sp, #88]	; 0x58
 802678c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 802678e:	42ab      	cmp	r3, r5
 8026790:	f340 808d 	ble.w	80268ae <GUI_MEMDEV__WriteToActiveOpaque+0x3aa>
 8026794:	2300      	movs	r3, #0
 8026796:	9816      	ldr	r0, [sp, #88]	; 0x58
 8026798:	f10d 085c 	add.w	r8, sp, #92	; 0x5c
 802679c:	462a      	mov	r2, r5
 802679e:	9317      	str	r3, [sp, #92]	; 0x5c
 80267a0:	6883      	ldr	r3, [r0, #8]
 80267a2:	4641      	mov	r1, r8
 80267a4:	695b      	ldr	r3, [r3, #20]
 80267a6:	4798      	blx	r3
 80267a8:	4583      	cmp	fp, r0
 80267aa:	4606      	mov	r6, r0
 80267ac:	d126      	bne.n	80267fc <GUI_MEMDEV__WriteToActiveOpaque+0x2f8>
 80267ae:	462e      	mov	r6, r5
 80267b0:	9816      	ldr	r0, [sp, #88]	; 0x58
 80267b2:	f106 0901 	add.w	r9, r6, #1
 80267b6:	4641      	mov	r1, r8
 80267b8:	6883      	ldr	r3, [r0, #8]
 80267ba:	464a      	mov	r2, r9
 80267bc:	695b      	ldr	r3, [r3, #20]
 80267be:	4798      	blx	r3
 80267c0:	4583      	cmp	fp, r0
 80267c2:	d103      	bne.n	80267cc <GUI_MEMDEV__WriteToActiveOpaque+0x2c8>
 80267c4:	464e      	mov	r6, r9
 80267c6:	e7f3      	b.n	80267b0 <GUI_MEMDEV__WriteToActiveOpaque+0x2ac>
 80267c8:	24000014 	.word	0x24000014
 80267cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80267ce:	ebc5 0806 	rsb	r8, r5, r6
 80267d2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80267d4:	465a      	mov	r2, fp
 80267d6:	f108 0801 	add.w	r8, r8, #1
 80267da:	9305      	str	r3, [sp, #20]
 80267dc:	2301      	movs	r3, #1
 80267de:	9704      	str	r7, [sp, #16]
 80267e0:	4429      	add	r1, r5
 80267e2:	f8cd a00c 	str.w	sl, [sp, #12]
 80267e6:	9301      	str	r3, [sp, #4]
 80267e8:	4635      	mov	r5, r6
 80267ea:	9300      	str	r3, [sp, #0]
 80267ec:	4643      	mov	r3, r8
 80267ee:	9402      	str	r4, [sp, #8]
 80267f0:	9808      	ldr	r0, [sp, #32]
 80267f2:	fb0a 7708 	mla	r7, sl, r8, r7
 80267f6:	f7fe fd2b 	bl	8025250 <LCD_DrawBitmap>
 80267fa:	e056      	b.n	80268aa <GUI_MEMDEV__WriteToActiveOpaque+0x3a6>
 80267fc:	2c01      	cmp	r4, #1
 80267fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8026800:	d004      	beq.n	802680c <GUI_MEMDEV__WriteToActiveOpaque+0x308>
 8026802:	442b      	add	r3, r5
 8026804:	f04f 0901 	mov.w	r9, #1
 8026808:	930b      	str	r3, [sp, #44]	; 0x2c
 802680a:	e02b      	b.n	8026864 <GUI_MEMDEV__WriteToActiveOpaque+0x360>
 802680c:	eb03 0905 	add.w	r9, r3, r5
 8026810:	46a0      	mov	r8, r4
 8026812:	b32e      	cbz	r6, 8026860 <GUI_MEMDEV__WriteToActiveOpaque+0x35c>
 8026814:	f8dd e05c 	ldr.w	lr, [sp, #92]	; 0x5c
 8026818:	4632      	mov	r2, r6
 802681a:	9808      	ldr	r0, [sp, #32]
 802681c:	4649      	mov	r1, r9
 802681e:	f00e 0307 	and.w	r3, lr, #7
 8026822:	f8cd a00c 	str.w	sl, [sp, #12]
 8026826:	4470      	add	r0, lr
 8026828:	f8cd 8008 	str.w	r8, [sp, #8]
 802682c:	9306      	str	r3, [sp, #24]
 802682e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8026830:	f8cd 8004 	str.w	r8, [sp, #4]
 8026834:	9305      	str	r3, [sp, #20]
 8026836:	2308      	movs	r3, #8
 8026838:	f8cd 8000 	str.w	r8, [sp]
 802683c:	fb9e f3f3 	sdiv	r3, lr, r3
 8026840:	443b      	add	r3, r7
 8026842:	9304      	str	r3, [sp, #16]
 8026844:	2301      	movs	r3, #1
 8026846:	f7fe fc17 	bl	8025078 <LCD__DrawBitmap_1bpp>
 802684a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 802684c:	9816      	ldr	r0, [sp, #88]	; 0x58
 802684e:	462a      	mov	r2, r5
 8026850:	441e      	add	r6, r3
 8026852:	a917      	add	r1, sp, #92	; 0x5c
 8026854:	6883      	ldr	r3, [r0, #8]
 8026856:	9617      	str	r6, [sp, #92]	; 0x5c
 8026858:	695b      	ldr	r3, [r3, #20]
 802685a:	4798      	blx	r3
 802685c:	4606      	mov	r6, r0
 802685e:	e7d8      	b.n	8026812 <GUI_MEMDEV__WriteToActiveOpaque+0x30e>
 8026860:	4457      	add	r7, sl
 8026862:	e022      	b.n	80268aa <GUI_MEMDEV__WriteToActiveOpaque+0x3a6>
 8026864:	2e00      	cmp	r6, #0
 8026866:	d0fb      	beq.n	8026860 <GUI_MEMDEV__WriteToActiveOpaque+0x35c>
 8026868:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802686a:	4632      	mov	r2, r6
 802686c:	f8dd e05c 	ldr.w	lr, [sp, #92]	; 0x5c
 8026870:	9305      	str	r3, [sp, #20]
 8026872:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8026874:	9808      	ldr	r0, [sp, #32]
 8026876:	fb03 730e 	mla	r3, r3, lr, r7
 802687a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 802687c:	4470      	add	r0, lr
 802687e:	f8cd a00c 	str.w	sl, [sp, #12]
 8026882:	9304      	str	r3, [sp, #16]
 8026884:	2301      	movs	r3, #1
 8026886:	9402      	str	r4, [sp, #8]
 8026888:	f8cd 9004 	str.w	r9, [sp, #4]
 802688c:	f8cd 9000 	str.w	r9, [sp]
 8026890:	f7fe fcde 	bl	8025250 <LCD_DrawBitmap>
 8026894:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8026896:	9816      	ldr	r0, [sp, #88]	; 0x58
 8026898:	462a      	mov	r2, r5
 802689a:	441e      	add	r6, r3
 802689c:	4641      	mov	r1, r8
 802689e:	6883      	ldr	r3, [r0, #8]
 80268a0:	9617      	str	r6, [sp, #92]	; 0x5c
 80268a2:	695b      	ldr	r3, [r3, #20]
 80268a4:	4798      	blx	r3
 80268a6:	4606      	mov	r6, r0
 80268a8:	e7dc      	b.n	8026864 <GUI_MEMDEV__WriteToActiveOpaque+0x360>
 80268aa:	3501      	adds	r5, #1
 80268ac:	e76e      	b.n	802678c <GUI_MEMDEV__WriteToActiveOpaque+0x288>
 80268ae:	a816      	add	r0, sp, #88	; 0x58
 80268b0:	f7fd fbae 	bl	8024010 <GUI_ALLOC_UnlockH>
 80268b4:	e1c8      	b.n	8026c48 <GUI_MEMDEV__WriteToActiveOpaque+0x744>
 80268b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80268b8:	465a      	mov	r2, fp
 80268ba:	9004      	str	r0, [sp, #16]
 80268bc:	9305      	str	r3, [sp, #20]
 80268be:	2301      	movs	r3, #1
 80268c0:	f8cd a00c 	str.w	sl, [sp, #12]
 80268c4:	9301      	str	r3, [sp, #4]
 80268c6:	9300      	str	r3, [sp, #0]
 80268c8:	9402      	str	r4, [sp, #8]
 80268ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80268cc:	e03a      	b.n	8026944 <GUI_MEMDEV__WriteToActiveOpaque+0x440>
 80268ce:	4628      	mov	r0, r5
 80268d0:	f7fd fb90 	bl	8023ff4 <GUI_ALLOC_LockH>
 80268d4:	4683      	mov	fp, r0
 80268d6:	a81a      	add	r0, sp, #104	; 0x68
 80268d8:	f9bb 300a 	ldrsh.w	r3, [fp, #10]
 80268dc:	f840 bd10 	str.w	fp, [r0, #-16]!
 80268e0:	930b      	str	r3, [sp, #44]	; 0x2c
 80268e2:	f8db 2000 	ldr.w	r2, [fp]
 80268e6:	f8db 300c 	ldr.w	r3, [fp, #12]
 80268ea:	f8d2 8010 	ldr.w	r8, [r2, #16]
 80268ee:	930c      	str	r3, [sp, #48]	; 0x30
 80268f0:	f9bb 4008 	ldrsh.w	r4, [fp, #8]
 80268f4:	f7fd fb8c 	bl	8024010 <GUI_ALLOC_UnlockH>
 80268f8:	6832      	ldr	r2, [r6, #0]
 80268fa:	f8d8 9004 	ldr.w	r9, [r8, #4]
 80268fe:	7c50      	ldrb	r0, [r2, #17]
 8026900:	4aa1      	ldr	r2, [pc, #644]	; (8026b88 <GUI_MEMDEV__WriteToActiveOpaque+0x684>)
 8026902:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
 8026906:	6916      	ldr	r6, [r2, #16]
 8026908:	6833      	ldr	r3, [r6, #0]
 802690a:	930a      	str	r3, [sp, #40]	; 0x28
 802690c:	f7fe ff48 	bl	80257a0 <GUI_GetBitsPerPixelEx>
 8026910:	2808      	cmp	r0, #8
 8026912:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8026914:	d906      	bls.n	8026924 <GUI_MEMDEV__WriteToActiveOpaque+0x420>
 8026916:	2810      	cmp	r0, #16
 8026918:	bf8c      	ite	hi
 802691a:	f04f 0a04 	movhi.w	sl, #4
 802691e:	f04f 0a02 	movls.w	sl, #2
 8026922:	e001      	b.n	8026928 <GUI_MEMDEV__WriteToActiveOpaque+0x424>
 8026924:	f04f 0a01 	mov.w	sl, #1
 8026928:	45b0      	cmp	r8, r6
 802692a:	d110      	bne.n	802694e <GUI_MEMDEV__WriteToActiveOpaque+0x44a>
 802692c:	2200      	movs	r2, #0
 802692e:	9303      	str	r3, [sp, #12]
 8026930:	2301      	movs	r3, #1
 8026932:	f10b 0018 	add.w	r0, fp, #24
 8026936:	9205      	str	r2, [sp, #20]
 8026938:	4622      	mov	r2, r4
 802693a:	9301      	str	r3, [sp, #4]
 802693c:	9300      	str	r3, [sp, #0]
 802693e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8026940:	9004      	str	r0, [sp, #16]
 8026942:	9702      	str	r7, [sp, #8]
 8026944:	9909      	ldr	r1, [sp, #36]	; 0x24
 8026946:	9808      	ldr	r0, [sp, #32]
 8026948:	f7fe fc82 	bl	8025250 <LCD_DrawBitmap>
 802694c:	e17c      	b.n	8026c48 <GUI_MEMDEV__WriteToActiveOpaque+0x744>
 802694e:	2f20      	cmp	r7, #32
 8026950:	f040 80a2 	bne.w	8026a98 <GUI_MEMDEV__WriteToActiveOpaque+0x594>
 8026954:	fb0a f004 	mul.w	r0, sl, r4
 8026958:	f7fd fcec 	bl	8024334 <GUI_ALLOC_AllocNoInit>
 802695c:	900d      	str	r0, [sp, #52]	; 0x34
 802695e:	2800      	cmp	r0, #0
 8026960:	f000 8172 	beq.w	8026c48 <GUI_MEMDEV__WriteToActiveOpaque+0x744>
 8026964:	f7fd fb46 	bl	8023ff4 <GUI_ALLOC_LockH>
 8026968:	9018      	str	r0, [sp, #96]	; 0x60
 802696a:	4628      	mov	r0, r5
 802696c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8026970:	f7fd fb40 	bl	8023ff4 <GUI_ALLOC_LockH>
 8026974:	9016      	str	r0, [sp, #88]	; 0x58
 8026976:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 802697a:	6933      	ldr	r3, [r6, #16]
 802697c:	f100 0518 	add.w	r5, r0, #24
 8026980:	920c      	str	r2, [sp, #48]	; 0x30
 8026982:	b373      	cbz	r3, 80269e2 <GUI_MEMDEV__WriteToActiveOpaque+0x4de>
 8026984:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 8026988:	f04f 0901 	mov.w	r9, #1
 802698c:	f1ba 0f02 	cmp.w	sl, #2
 8026990:	d005      	beq.n	802699e <GUI_MEMDEV__WriteToActiveOpaque+0x49a>
 8026992:	f1ba 0f04 	cmp.w	sl, #4
 8026996:	d002      	beq.n	802699e <GUI_MEMDEV__WriteToActiveOpaque+0x49a>
 8026998:	f1ba 0f01 	cmp.w	sl, #1
 802699c:	d106      	bne.n	80269ac <GUI_MEMDEV__WriteToActiveOpaque+0x4a8>
 802699e:	4628      	mov	r0, r5
 80269a0:	445d      	add	r5, fp
 80269a2:	6937      	ldr	r7, [r6, #16]
 80269a4:	4653      	mov	r3, sl
 80269a6:	4622      	mov	r2, r4
 80269a8:	9918      	ldr	r1, [sp, #96]	; 0x60
 80269aa:	47b8      	blx	r7
 80269ac:	2300      	movs	r3, #0
 80269ae:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80269b0:	f8cd 9004 	str.w	r9, [sp, #4]
 80269b4:	4641      	mov	r1, r8
 80269b6:	9305      	str	r3, [sp, #20]
 80269b8:	f108 0701 	add.w	r7, r8, #1
 80269bc:	9303      	str	r3, [sp, #12]
 80269be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80269c0:	9204      	str	r2, [sp, #16]
 80269c2:	4622      	mov	r2, r4
 80269c4:	9302      	str	r3, [sp, #8]
 80269c6:	2301      	movs	r3, #1
 80269c8:	f8cd 9000 	str.w	r9, [sp]
 80269cc:	9808      	ldr	r0, [sp, #32]
 80269ce:	f7fe fc3f 	bl	8025250 <LCD_DrawBitmap>
 80269d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80269d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80269d6:	4413      	add	r3, r2
 80269d8:	429f      	cmp	r7, r3
 80269da:	f000 812c 	beq.w	8026c36 <GUI_MEMDEV__WriteToActiveOpaque+0x732>
 80269de:	46b8      	mov	r8, r7
 80269e0:	e7d4      	b.n	802698c <GUI_MEMDEV__WriteToActiveOpaque+0x488>
 80269e2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80269e4:	461e      	mov	r6, r3
 80269e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80269e8:	f04f 0901 	mov.w	r9, #1
 80269ec:	443b      	add	r3, r7
 80269ee:	9309      	str	r3, [sp, #36]	; 0x24
 80269f0:	f1ba 0f02 	cmp.w	sl, #2
 80269f4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80269f8:	d016      	beq.n	8026a28 <GUI_MEMDEV__WriteToActiveOpaque+0x524>
 80269fa:	f1ba 0f04 	cmp.w	sl, #4
 80269fe:	d024      	beq.n	8026a4a <GUI_MEMDEV__WriteToActiveOpaque+0x546>
 8026a00:	f1ba 0f01 	cmp.w	sl, #1
 8026a04:	d130      	bne.n	8026a68 <GUI_MEMDEV__WriteToActiveOpaque+0x564>
 8026a06:	4643      	mov	r3, r8
 8026a08:	462a      	mov	r2, r5
 8026a0a:	f852 0b04 	ldr.w	r0, [r2], #4
 8026a0e:	930e      	str	r3, [sp, #56]	; 0x38
 8026a10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8026a12:	920b      	str	r2, [sp, #44]	; 0x2c
 8026a14:	4798      	blx	r3
 8026a16:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8026a18:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8026a1a:	f803 0b01 	strb.w	r0, [r3], #1
 8026a1e:	1ae1      	subs	r1, r4, r3
 8026a20:	eb18 0f01 	cmn.w	r8, r1
 8026a24:	d1f1      	bne.n	8026a0a <GUI_MEMDEV__WriteToActiveOpaque+0x506>
 8026a26:	e01e      	b.n	8026a66 <GUI_MEMDEV__WriteToActiveOpaque+0x562>
 8026a28:	4643      	mov	r3, r8
 8026a2a:	462a      	mov	r2, r5
 8026a2c:	46a0      	mov	r8, r4
 8026a2e:	f852 0b04 	ldr.w	r0, [r2], #4
 8026a32:	930e      	str	r3, [sp, #56]	; 0x38
 8026a34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8026a36:	920b      	str	r2, [sp, #44]	; 0x2c
 8026a38:	4798      	blx	r3
 8026a3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8026a3c:	f1b8 0801 	subs.w	r8, r8, #1
 8026a40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8026a42:	f823 0b02 	strh.w	r0, [r3], #2
 8026a46:	d1f2      	bne.n	8026a2e <GUI_MEMDEV__WriteToActiveOpaque+0x52a>
 8026a48:	e00d      	b.n	8026a66 <GUI_MEMDEV__WriteToActiveOpaque+0x562>
 8026a4a:	462a      	mov	r2, r5
 8026a4c:	4623      	mov	r3, r4
 8026a4e:	f852 0b04 	ldr.w	r0, [r2], #4
 8026a52:	930e      	str	r3, [sp, #56]	; 0x38
 8026a54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8026a56:	920b      	str	r2, [sp, #44]	; 0x2c
 8026a58:	4798      	blx	r3
 8026a5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8026a5c:	f848 0b04 	str.w	r0, [r8], #4
 8026a60:	3b01      	subs	r3, #1
 8026a62:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8026a64:	d1f3      	bne.n	8026a4e <GUI_MEMDEV__WriteToActiveOpaque+0x54a>
 8026a66:	445d      	add	r5, fp
 8026a68:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8026a6a:	4622      	mov	r2, r4
 8026a6c:	9605      	str	r6, [sp, #20]
 8026a6e:	4639      	mov	r1, r7
 8026a70:	9304      	str	r3, [sp, #16]
 8026a72:	f107 0801 	add.w	r8, r7, #1
 8026a76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8026a78:	9603      	str	r6, [sp, #12]
 8026a7a:	9302      	str	r3, [sp, #8]
 8026a7c:	2301      	movs	r3, #1
 8026a7e:	f8cd 9004 	str.w	r9, [sp, #4]
 8026a82:	f8cd 9000 	str.w	r9, [sp]
 8026a86:	9808      	ldr	r0, [sp, #32]
 8026a88:	f7fe fbe2 	bl	8025250 <LCD_DrawBitmap>
 8026a8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8026a8e:	4543      	cmp	r3, r8
 8026a90:	f000 80d1 	beq.w	8026c36 <GUI_MEMDEV__WriteToActiveOpaque+0x732>
 8026a94:	4647      	mov	r7, r8
 8026a96:	e7ab      	b.n	80269f0 <GUI_MEMDEV__WriteToActiveOpaque+0x4ec>
 8026a98:	2f10      	cmp	r7, #16
 8026a9a:	f040 80d5 	bne.w	8026c48 <GUI_MEMDEV__WriteToActiveOpaque+0x744>
 8026a9e:	fb04 f00a 	mul.w	r0, r4, sl
 8026aa2:	f7fd fc47 	bl	8024334 <GUI_ALLOC_AllocNoInit>
 8026aa6:	900d      	str	r0, [sp, #52]	; 0x34
 8026aa8:	2800      	cmp	r0, #0
 8026aaa:	f000 80cd 	beq.w	8026c48 <GUI_MEMDEV__WriteToActiveOpaque+0x744>
 8026aae:	f7fd faa1 	bl	8023ff4 <GUI_ALLOC_LockH>
 8026ab2:	9018      	str	r0, [sp, #96]	; 0x60
 8026ab4:	4628      	mov	r0, r5
 8026ab6:	f7fd fa9d 	bl	8023ff4 <GUI_ALLOC_LockH>
 8026aba:	9016      	str	r0, [sp, #88]	; 0x58
 8026abc:	6933      	ldr	r3, [r6, #16]
 8026abe:	f100 0718 	add.w	r7, r0, #24
 8026ac2:	b113      	cbz	r3, 8026aca <GUI_MEMDEV__WriteToActiveOpaque+0x5c6>
 8026ac4:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8026ac8:	b953      	cbnz	r3, 8026ae0 <GUI_MEMDEV__WriteToActiveOpaque+0x5dc>
 8026aca:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8026ace:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8026ad0:	0066      	lsls	r6, r4, #1
 8026ad2:	f04f 0b00 	mov.w	fp, #0
 8026ad6:	930c      	str	r3, [sp, #48]	; 0x30
 8026ad8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8026ada:	442b      	add	r3, r5
 8026adc:	9309      	str	r3, [sp, #36]	; 0x24
 8026ade:	e083      	b.n	8026be8 <GUI_MEMDEV__WriteToActiveOpaque+0x6e4>
 8026ae0:	f9b0 0008 	ldrsh.w	r0, [r0, #8]
 8026ae4:	0080      	lsls	r0, r0, #2
 8026ae6:	f7fd fc25 	bl	8024334 <GUI_ALLOC_AllocNoInit>
 8026aea:	900c      	str	r0, [sp, #48]	; 0x30
 8026aec:	b118      	cbz	r0, 8026af6 <GUI_MEMDEV__WriteToActiveOpaque+0x5f2>
 8026aee:	f7fd fa81 	bl	8023ff4 <GUI_ALLOC_LockH>
 8026af2:	9017      	str	r0, [sp, #92]	; 0x5c
 8026af4:	e001      	b.n	8026afa <GUI_MEMDEV__WriteToActiveOpaque+0x5f6>
 8026af6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8026af8:	9317      	str	r3, [sp, #92]	; 0x5c
 8026afa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8026afc:	2b00      	cmp	r3, #0
 8026afe:	f000 809a 	beq.w	8026c36 <GUI_MEMDEV__WriteToActiveOpaque+0x732>
 8026b02:	0063      	lsls	r3, r4, #1
 8026b04:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 8026b08:	930a      	str	r3, [sp, #40]	; 0x28
 8026b0a:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8026b0e:	930e      	str	r3, [sp, #56]	; 0x38
 8026b10:	f1ba 0f02 	cmp.w	sl, #2
 8026b14:	f8dd 9060 	ldr.w	r9, [sp, #96]	; 0x60
 8026b18:	d006      	beq.n	8026b28 <GUI_MEMDEV__WriteToActiveOpaque+0x624>
 8026b1a:	f1ba 0f04 	cmp.w	sl, #4
 8026b1e:	d005      	beq.n	8026b2c <GUI_MEMDEV__WriteToActiveOpaque+0x628>
 8026b20:	f1ba 0f01 	cmp.w	sl, #1
 8026b24:	d111      	bne.n	8026b4a <GUI_MEMDEV__WriteToActiveOpaque+0x646>
 8026b26:	e001      	b.n	8026b2c <GUI_MEMDEV__WriteToActiveOpaque+0x628>
 8026b28:	4653      	mov	r3, sl
 8026b2a:	e000      	b.n	8026b2e <GUI_MEMDEV__WriteToActiveOpaque+0x62a>
 8026b2c:	2302      	movs	r3, #2
 8026b2e:	4638      	mov	r0, r7
 8026b30:	4622      	mov	r2, r4
 8026b32:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8026b34:	f8d8 5014 	ldr.w	r5, [r8, #20]
 8026b38:	47a8      	blx	r5
 8026b3a:	4653      	mov	r3, sl
 8026b3c:	4622      	mov	r2, r4
 8026b3e:	4649      	mov	r1, r9
 8026b40:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8026b42:	6935      	ldr	r5, [r6, #16]
 8026b44:	47a8      	blx	r5
 8026b46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8026b48:	441f      	add	r7, r3
 8026b4a:	2300      	movs	r3, #0
 8026b4c:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8026b4e:	4659      	mov	r1, fp
 8026b50:	9808      	ldr	r0, [sp, #32]
 8026b52:	9305      	str	r3, [sp, #20]
 8026b54:	f10b 0901 	add.w	r9, fp, #1
 8026b58:	9303      	str	r3, [sp, #12]
 8026b5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8026b5c:	9204      	str	r2, [sp, #16]
 8026b5e:	4622      	mov	r2, r4
 8026b60:	9302      	str	r3, [sp, #8]
 8026b62:	2301      	movs	r3, #1
 8026b64:	9301      	str	r3, [sp, #4]
 8026b66:	9300      	str	r3, [sp, #0]
 8026b68:	f7fe fb72 	bl	8025250 <LCD_DrawBitmap>
 8026b6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8026b6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8026b70:	4413      	add	r3, r2
 8026b72:	4599      	cmp	r9, r3
 8026b74:	d001      	beq.n	8026b7a <GUI_MEMDEV__WriteToActiveOpaque+0x676>
 8026b76:	46cb      	mov	fp, r9
 8026b78:	e7ca      	b.n	8026b10 <GUI_MEMDEV__WriteToActiveOpaque+0x60c>
 8026b7a:	a817      	add	r0, sp, #92	; 0x5c
 8026b7c:	f7fd fa48 	bl	8024010 <GUI_ALLOC_UnlockH>
 8026b80:	980c      	ldr	r0, [sp, #48]	; 0x30
 8026b82:	f7fd fa73 	bl	802406c <GUI_ALLOC_Free>
 8026b86:	e056      	b.n	8026c36 <GUI_MEMDEV__WriteToActiveOpaque+0x732>
 8026b88:	240409bc 	.word	0x240409bc
 8026b8c:	f1ba 0f04 	cmp.w	sl, #4
 8026b90:	d041      	beq.n	8026c16 <GUI_MEMDEV__WriteToActiveOpaque+0x712>
 8026b92:	f1ba 0f01 	cmp.w	sl, #1
 8026b96:	d111      	bne.n	8026bbc <GUI_MEMDEV__WriteToActiveOpaque+0x6b8>
 8026b98:	4643      	mov	r3, r8
 8026b9a:	463a      	mov	r2, r7
 8026b9c:	f832 0b02 	ldrh.w	r0, [r2], #2
 8026ba0:	930e      	str	r3, [sp, #56]	; 0x38
 8026ba2:	920b      	str	r2, [sp, #44]	; 0x2c
 8026ba4:	47c8      	blx	r9
 8026ba6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8026ba8:	4798      	blx	r3
 8026baa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8026bac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8026bae:	f803 0b01 	strb.w	r0, [r3], #1
 8026bb2:	1ae1      	subs	r1, r4, r3
 8026bb4:	eb18 0f01 	cmn.w	r8, r1
 8026bb8:	d1f0      	bne.n	8026b9c <GUI_MEMDEV__WriteToActiveOpaque+0x698>
 8026bba:	4437      	add	r7, r6
 8026bbc:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8026bbe:	4622      	mov	r2, r4
 8026bc0:	f8cd b014 	str.w	fp, [sp, #20]
 8026bc4:	4629      	mov	r1, r5
 8026bc6:	9304      	str	r3, [sp, #16]
 8026bc8:	f105 0801 	add.w	r8, r5, #1
 8026bcc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8026bce:	f8cd b00c 	str.w	fp, [sp, #12]
 8026bd2:	9302      	str	r3, [sp, #8]
 8026bd4:	2301      	movs	r3, #1
 8026bd6:	9808      	ldr	r0, [sp, #32]
 8026bd8:	9301      	str	r3, [sp, #4]
 8026bda:	9300      	str	r3, [sp, #0]
 8026bdc:	f7fe fb38 	bl	8025250 <LCD_DrawBitmap>
 8026be0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8026be2:	4543      	cmp	r3, r8
 8026be4:	d027      	beq.n	8026c36 <GUI_MEMDEV__WriteToActiveOpaque+0x732>
 8026be6:	4645      	mov	r5, r8
 8026be8:	f1ba 0f02 	cmp.w	sl, #2
 8026bec:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8026bf0:	d1cc      	bne.n	8026b8c <GUI_MEMDEV__WriteToActiveOpaque+0x688>
 8026bf2:	4643      	mov	r3, r8
 8026bf4:	463a      	mov	r2, r7
 8026bf6:	46a0      	mov	r8, r4
 8026bf8:	f832 0b02 	ldrh.w	r0, [r2], #2
 8026bfc:	930e      	str	r3, [sp, #56]	; 0x38
 8026bfe:	920b      	str	r2, [sp, #44]	; 0x2c
 8026c00:	47c8      	blx	r9
 8026c02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8026c04:	4798      	blx	r3
 8026c06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8026c08:	f1b8 0801 	subs.w	r8, r8, #1
 8026c0c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8026c0e:	f823 0b02 	strh.w	r0, [r3], #2
 8026c12:	d1f1      	bne.n	8026bf8 <GUI_MEMDEV__WriteToActiveOpaque+0x6f4>
 8026c14:	e7d1      	b.n	8026bba <GUI_MEMDEV__WriteToActiveOpaque+0x6b6>
 8026c16:	463a      	mov	r2, r7
 8026c18:	4623      	mov	r3, r4
 8026c1a:	f832 0b02 	ldrh.w	r0, [r2], #2
 8026c1e:	930e      	str	r3, [sp, #56]	; 0x38
 8026c20:	920b      	str	r2, [sp, #44]	; 0x2c
 8026c22:	47c8      	blx	r9
 8026c24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8026c26:	4798      	blx	r3
 8026c28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8026c2a:	f848 0b04 	str.w	r0, [r8], #4
 8026c2e:	3b01      	subs	r3, #1
 8026c30:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8026c32:	d1f2      	bne.n	8026c1a <GUI_MEMDEV__WriteToActiveOpaque+0x716>
 8026c34:	e7c1      	b.n	8026bba <GUI_MEMDEV__WriteToActiveOpaque+0x6b6>
 8026c36:	a816      	add	r0, sp, #88	; 0x58
 8026c38:	f7fd f9ea 	bl	8024010 <GUI_ALLOC_UnlockH>
 8026c3c:	a818      	add	r0, sp, #96	; 0x60
 8026c3e:	f7fd f9e7 	bl	8024010 <GUI_ALLOC_UnlockH>
 8026c42:	980d      	ldr	r0, [sp, #52]	; 0x34
 8026c44:	f7fd fa12 	bl	802406c <GUI_ALLOC_Free>
 8026c48:	b01b      	add	sp, #108	; 0x6c
 8026c4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8026c4e:	bf00      	nop

08026c50 <_OnExit>:
 8026c50:	b570      	push	{r4, r5, r6, lr}
 8026c52:	4b1a      	ldr	r3, [pc, #104]	; (8026cbc <_OnExit+0x6c>)
 8026c54:	2400      	movs	r4, #0
 8026c56:	4d1a      	ldr	r5, [pc, #104]	; (8026cc0 <_OnExit+0x70>)
 8026c58:	601c      	str	r4, [r3, #0]
 8026c5a:	4621      	mov	r1, r4
 8026c5c:	4b19      	ldr	r3, [pc, #100]	; (8026cc4 <_OnExit+0x74>)
 8026c5e:	481a      	ldr	r0, [pc, #104]	; (8026cc8 <_OnExit+0x78>)
 8026c60:	601c      	str	r4, [r3, #0]
 8026c62:	605c      	str	r4, [r3, #4]
 8026c64:	300c      	adds	r0, #12
 8026c66:	4b19      	ldr	r3, [pc, #100]	; (8026ccc <_OnExit+0x7c>)
 8026c68:	4a19      	ldr	r2, [pc, #100]	; (8026cd0 <_OnExit+0x80>)
 8026c6a:	601c      	str	r4, [r3, #0]
 8026c6c:	4b19      	ldr	r3, [pc, #100]	; (8026cd4 <_OnExit+0x84>)
 8026c6e:	f800 4c0c 	strb.w	r4, [r0, #-12]
 8026c72:	601c      	str	r4, [r3, #0]
 8026c74:	4b18      	ldr	r3, [pc, #96]	; (8026cd8 <_OnExit+0x88>)
 8026c76:	f840 4c08 	str.w	r4, [r0, #-8]
 8026c7a:	601c      	str	r4, [r3, #0]
 8026c7c:	4b17      	ldr	r3, [pc, #92]	; (8026cdc <_OnExit+0x8c>)
 8026c7e:	6014      	str	r4, [r2, #0]
 8026c80:	6054      	str	r4, [r2, #4]
 8026c82:	2218      	movs	r2, #24
 8026c84:	601c      	str	r4, [r3, #0]
 8026c86:	f840 4c04 	str.w	r4, [r0, #-4]
 8026c8a:	682b      	ldr	r3, [r5, #0]
 8026c8c:	4798      	blx	r3
 8026c8e:	4b14      	ldr	r3, [pc, #80]	; (8026ce0 <_OnExit+0x90>)
 8026c90:	4621      	mov	r1, r4
 8026c92:	2210      	movs	r2, #16
 8026c94:	601c      	str	r4, [r3, #0]
 8026c96:	4b13      	ldr	r3, [pc, #76]	; (8026ce4 <_OnExit+0x94>)
 8026c98:	4813      	ldr	r0, [pc, #76]	; (8026ce8 <_OnExit+0x98>)
 8026c9a:	601c      	str	r4, [r3, #0]
 8026c9c:	605c      	str	r4, [r3, #4]
 8026c9e:	682b      	ldr	r3, [r5, #0]
 8026ca0:	4798      	blx	r3
 8026ca2:	682b      	ldr	r3, [r5, #0]
 8026ca4:	4621      	mov	r1, r4
 8026ca6:	2210      	movs	r2, #16
 8026ca8:	4810      	ldr	r0, [pc, #64]	; (8026cec <_OnExit+0x9c>)
 8026caa:	4798      	blx	r3
 8026cac:	682b      	ldr	r3, [r5, #0]
 8026cae:	4621      	mov	r1, r4
 8026cb0:	2210      	movs	r2, #16
 8026cb2:	480f      	ldr	r0, [pc, #60]	; (8026cf0 <_OnExit+0xa0>)
 8026cb4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8026cb8:	4718      	bx	r3
 8026cba:	bf00      	nop
 8026cbc:	24040a14 	.word	0x24040a14
 8026cc0:	24000024 	.word	0x24000024
 8026cc4:	24040a1c 	.word	0x24040a1c
 8026cc8:	24000b14 	.word	0x24000b14
 8026ccc:	24040a28 	.word	0x24040a28
 8026cd0:	240409e8 	.word	0x240409e8
 8026cd4:	240409d4 	.word	0x240409d4
 8026cd8:	24040a08 	.word	0x24040a08
 8026cdc:	24040a18 	.word	0x24040a18
 8026ce0:	240409e4 	.word	0x240409e4
 8026ce4:	240409d8 	.word	0x240409d8
 8026ce8:	24040a4c 	.word	0x24040a4c
 8026cec:	24040a3c 	.word	0x24040a3c
 8026cf0:	24040a2c 	.word	0x24040a2c

08026cf4 <_Findy1>:
 8026cf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8026cf6:	b085      	sub	sp, #20
 8026cf8:	4607      	mov	r7, r0
 8026cfa:	460c      	mov	r4, r1
 8026cfc:	4616      	mov	r6, r2
 8026cfe:	ad02      	add	r5, sp, #8
 8026d00:	2f00      	cmp	r7, #0
 8026d02:	d048      	beq.n	8026d96 <_Findy1+0xa2>
 8026d04:	4638      	mov	r0, r7
 8026d06:	f7fd f975 	bl	8023ff4 <GUI_ALLOC_LockH>
 8026d0a:	6a87      	ldr	r7, [r0, #40]	; 0x28
 8026d0c:	4601      	mov	r1, r0
 8026d0e:	9001      	str	r0, [sp, #4]
 8026d10:	07bb      	lsls	r3, r7, #30
 8026d12:	d53a      	bpl.n	8026d8a <_Findy1+0x96>
 8026d14:	b126      	cbz	r6, 8026d20 <_Findy1+0x2c>
 8026d16:	4632      	mov	r2, r6
 8026d18:	4628      	mov	r0, r5
 8026d1a:	f7fe f8b2 	bl	8024e82 <GUI__IntersectRects>
 8026d1e:	e002      	b.n	8026d26 <_Findy1+0x32>
 8026d20:	c803      	ldmia	r0, {r0, r1}
 8026d22:	e885 0003 	stmia.w	r5, {r0, r1}
 8026d26:	4629      	mov	r1, r5
 8026d28:	4620      	mov	r0, r4
 8026d2a:	f7fd fbaf 	bl	802448c <GUI_RectsIntersect>
 8026d2e:	b360      	cbz	r0, 8026d8a <_Findy1+0x96>
 8026d30:	f017 0f01 	tst.w	r7, #1
 8026d34:	9b01      	ldr	r3, [sp, #4]
 8026d36:	d11c      	bne.n	8026d72 <_Findy1+0x7e>
 8026d38:	b13e      	cbz	r6, 8026d4a <_Findy1+0x56>
 8026d3a:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8026d3e:	f9b6 3002 	ldrsh.w	r3, [r6, #2]
 8026d42:	4293      	cmp	r3, r2
 8026d44:	bfb8      	it	lt
 8026d46:	4613      	movlt	r3, r2
 8026d48:	e001      	b.n	8026d4e <_Findy1+0x5a>
 8026d4a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8026d4e:	f9b4 2002 	ldrsh.w	r2, [r4, #2]
 8026d52:	4293      	cmp	r3, r2
 8026d54:	f9b4 2006 	ldrsh.w	r2, [r4, #6]
 8026d58:	dd05      	ble.n	8026d66 <_Findy1+0x72>
 8026d5a:	f9bd 300a 	ldrsh.w	r3, [sp, #10]
 8026d5e:	429a      	cmp	r2, r3
 8026d60:	db13      	blt.n	8026d8a <_Findy1+0x96>
 8026d62:	3b01      	subs	r3, #1
 8026d64:	e003      	b.n	8026d6e <_Findy1+0x7a>
 8026d66:	f9bd 300e 	ldrsh.w	r3, [sp, #14]
 8026d6a:	429a      	cmp	r2, r3
 8026d6c:	dd0d      	ble.n	8026d8a <_Findy1+0x96>
 8026d6e:	80e3      	strh	r3, [r4, #6]
 8026d70:	e00b      	b.n	8026d8a <_Findy1+0x96>
 8026d72:	69df      	ldr	r7, [r3, #28]
 8026d74:	b14f      	cbz	r7, 8026d8a <_Findy1+0x96>
 8026d76:	4638      	mov	r0, r7
 8026d78:	462a      	mov	r2, r5
 8026d7a:	4621      	mov	r1, r4
 8026d7c:	f7ff ffba 	bl	8026cf4 <_Findy1>
 8026d80:	4638      	mov	r0, r7
 8026d82:	f7fd f92d 	bl	8023fe0 <GUI_ALLOC_h2p>
 8026d86:	6a07      	ldr	r7, [r0, #32]
 8026d88:	e7f4      	b.n	8026d74 <_Findy1+0x80>
 8026d8a:	9b01      	ldr	r3, [sp, #4]
 8026d8c:	a801      	add	r0, sp, #4
 8026d8e:	6a1f      	ldr	r7, [r3, #32]
 8026d90:	f7fd f93e 	bl	8024010 <GUI_ALLOC_UnlockH>
 8026d94:	e7b4      	b.n	8026d00 <_Findy1+0xc>
 8026d96:	b005      	add	sp, #20
 8026d98:	bdf0      	pop	{r4, r5, r6, r7, pc}

08026d9a <_Findx0>:
 8026d9a:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8026d9e:	4606      	mov	r6, r0
 8026da0:	460f      	mov	r7, r1
 8026da2:	4690      	mov	r8, r2
 8026da4:	2500      	movs	r5, #0
 8026da6:	ac02      	add	r4, sp, #8
 8026da8:	2e00      	cmp	r6, #0
 8026daa:	d035      	beq.n	8026e18 <_Findx0+0x7e>
 8026dac:	4630      	mov	r0, r6
 8026dae:	f7fd f921 	bl	8023ff4 <GUI_ALLOC_LockH>
 8026db2:	6a86      	ldr	r6, [r0, #40]	; 0x28
 8026db4:	4601      	mov	r1, r0
 8026db6:	9001      	str	r0, [sp, #4]
 8026db8:	07b2      	lsls	r2, r6, #30
 8026dba:	d527      	bpl.n	8026e0c <_Findx0+0x72>
 8026dbc:	f1b8 0f00 	cmp.w	r8, #0
 8026dc0:	d004      	beq.n	8026dcc <_Findx0+0x32>
 8026dc2:	4642      	mov	r2, r8
 8026dc4:	4620      	mov	r0, r4
 8026dc6:	f7fe f85c 	bl	8024e82 <GUI__IntersectRects>
 8026dca:	e002      	b.n	8026dd2 <_Findx0+0x38>
 8026dcc:	c803      	ldmia	r0, {r0, r1}
 8026dce:	e884 0003 	stmia.w	r4, {r0, r1}
 8026dd2:	4621      	mov	r1, r4
 8026dd4:	4638      	mov	r0, r7
 8026dd6:	f7fd fb59 	bl	802448c <GUI_RectsIntersect>
 8026dda:	b1b8      	cbz	r0, 8026e0c <_Findx0+0x72>
 8026ddc:	07f3      	lsls	r3, r6, #31
 8026dde:	d405      	bmi.n	8026dec <_Findx0+0x52>
 8026de0:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8026de4:	2501      	movs	r5, #1
 8026de6:	3301      	adds	r3, #1
 8026de8:	803b      	strh	r3, [r7, #0]
 8026dea:	e00f      	b.n	8026e0c <_Findx0+0x72>
 8026dec:	9b01      	ldr	r3, [sp, #4]
 8026dee:	69de      	ldr	r6, [r3, #28]
 8026df0:	b166      	cbz	r6, 8026e0c <_Findx0+0x72>
 8026df2:	4622      	mov	r2, r4
 8026df4:	4639      	mov	r1, r7
 8026df6:	4630      	mov	r0, r6
 8026df8:	f7ff ffcf 	bl	8026d9a <_Findx0>
 8026dfc:	2800      	cmp	r0, #0
 8026dfe:	4630      	mov	r0, r6
 8026e00:	bf18      	it	ne
 8026e02:	2501      	movne	r5, #1
 8026e04:	f7fd f8ec 	bl	8023fe0 <GUI_ALLOC_h2p>
 8026e08:	6a06      	ldr	r6, [r0, #32]
 8026e0a:	e7f1      	b.n	8026df0 <_Findx0+0x56>
 8026e0c:	9b01      	ldr	r3, [sp, #4]
 8026e0e:	a801      	add	r0, sp, #4
 8026e10:	6a1e      	ldr	r6, [r3, #32]
 8026e12:	f7fd f8fd 	bl	8024010 <GUI_ALLOC_UnlockH>
 8026e16:	e7c7      	b.n	8026da8 <_Findx0+0xe>
 8026e18:	4628      	mov	r0, r5
 8026e1a:	b004      	add	sp, #16
 8026e1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08026e20 <_Findx1>:
 8026e20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8026e22:	b085      	sub	sp, #20
 8026e24:	4605      	mov	r5, r0
 8026e26:	460e      	mov	r6, r1
 8026e28:	4617      	mov	r7, r2
 8026e2a:	ac02      	add	r4, sp, #8
 8026e2c:	b37d      	cbz	r5, 8026e8e <_Findx1+0x6e>
 8026e2e:	4628      	mov	r0, r5
 8026e30:	f7fd f8e0 	bl	8023ff4 <GUI_ALLOC_LockH>
 8026e34:	6a85      	ldr	r5, [r0, #40]	; 0x28
 8026e36:	4601      	mov	r1, r0
 8026e38:	9001      	str	r0, [sp, #4]
 8026e3a:	07aa      	lsls	r2, r5, #30
 8026e3c:	d521      	bpl.n	8026e82 <_Findx1+0x62>
 8026e3e:	b127      	cbz	r7, 8026e4a <_Findx1+0x2a>
 8026e40:	463a      	mov	r2, r7
 8026e42:	4620      	mov	r0, r4
 8026e44:	f7fe f81d 	bl	8024e82 <GUI__IntersectRects>
 8026e48:	e002      	b.n	8026e50 <_Findx1+0x30>
 8026e4a:	c803      	ldmia	r0, {r0, r1}
 8026e4c:	e884 0003 	stmia.w	r4, {r0, r1}
 8026e50:	4621      	mov	r1, r4
 8026e52:	4630      	mov	r0, r6
 8026e54:	f7fd fb1a 	bl	802448c <GUI_RectsIntersect>
 8026e58:	b198      	cbz	r0, 8026e82 <_Findx1+0x62>
 8026e5a:	07eb      	lsls	r3, r5, #31
 8026e5c:	d404      	bmi.n	8026e68 <_Findx1+0x48>
 8026e5e:	f8bd 3008 	ldrh.w	r3, [sp, #8]
 8026e62:	3b01      	subs	r3, #1
 8026e64:	80b3      	strh	r3, [r6, #4]
 8026e66:	e00c      	b.n	8026e82 <_Findx1+0x62>
 8026e68:	9b01      	ldr	r3, [sp, #4]
 8026e6a:	69dd      	ldr	r5, [r3, #28]
 8026e6c:	b14d      	cbz	r5, 8026e82 <_Findx1+0x62>
 8026e6e:	4628      	mov	r0, r5
 8026e70:	4622      	mov	r2, r4
 8026e72:	4631      	mov	r1, r6
 8026e74:	f7ff ffd4 	bl	8026e20 <_Findx1>
 8026e78:	4628      	mov	r0, r5
 8026e7a:	f7fd f8b1 	bl	8023fe0 <GUI_ALLOC_h2p>
 8026e7e:	6a05      	ldr	r5, [r0, #32]
 8026e80:	e7f4      	b.n	8026e6c <_Findx1+0x4c>
 8026e82:	9b01      	ldr	r3, [sp, #4]
 8026e84:	a801      	add	r0, sp, #4
 8026e86:	6a1d      	ldr	r5, [r3, #32]
 8026e88:	f7fd f8c2 	bl	8024010 <GUI_ALLOC_UnlockH>
 8026e8c:	e7ce      	b.n	8026e2c <_Findx1+0xc>
 8026e8e:	b005      	add	sp, #20
 8026e90:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08026e94 <WM__ClipAtParentBorders>:
 8026e94:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8026e96:	4606      	mov	r6, r0
 8026e98:	460d      	mov	r5, r1
 8026e9a:	4628      	mov	r0, r5
 8026e9c:	f7fd f8aa 	bl	8023ff4 <GUI_ALLOC_LockH>
 8026ea0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8026ea2:	4601      	mov	r1, r0
 8026ea4:	9001      	str	r0, [sp, #4]
 8026ea6:	f013 0402 	ands.w	r4, r3, #2
 8026eaa:	d104      	bne.n	8026eb6 <WM__ClipAtParentBorders+0x22>
 8026eac:	a801      	add	r0, sp, #4
 8026eae:	f7fd f8af 	bl	8024010 <GUI_ALLOC_UnlockH>
 8026eb2:	4620      	mov	r0, r4
 8026eb4:	e016      	b.n	8026ee4 <WM__ClipAtParentBorders+0x50>
 8026eb6:	4630      	mov	r0, r6
 8026eb8:	f7fd ffc6 	bl	8024e48 <GUI__IntersectRect>
 8026ebc:	9b01      	ldr	r3, [sp, #4]
 8026ebe:	a801      	add	r0, sp, #4
 8026ec0:	699c      	ldr	r4, [r3, #24]
 8026ec2:	b954      	cbnz	r4, 8026eda <WM__ClipAtParentBorders+0x46>
 8026ec4:	f7fd f8a4 	bl	8024010 <GUI_ALLOC_UnlockH>
 8026ec8:	4b07      	ldr	r3, [pc, #28]	; (8026ee8 <WM__ClipAtParentBorders+0x54>)
 8026eca:	681a      	ldr	r2, [r3, #0]
 8026ecc:	4295      	cmp	r5, r2
 8026ece:	d008      	beq.n	8026ee2 <WM__ClipAtParentBorders+0x4e>
 8026ed0:	6858      	ldr	r0, [r3, #4]
 8026ed2:	1b43      	subs	r3, r0, r5
 8026ed4:	4258      	negs	r0, r3
 8026ed6:	4158      	adcs	r0, r3
 8026ed8:	e004      	b.n	8026ee4 <WM__ClipAtParentBorders+0x50>
 8026eda:	f7fd f899 	bl	8024010 <GUI_ALLOC_UnlockH>
 8026ede:	4625      	mov	r5, r4
 8026ee0:	e7db      	b.n	8026e9a <WM__ClipAtParentBorders+0x6>
 8026ee2:	2001      	movs	r0, #1
 8026ee4:	b002      	add	sp, #8
 8026ee6:	bd70      	pop	{r4, r5, r6, pc}
 8026ee8:	240409d8 	.word	0x240409d8

08026eec <WM__InsertWindowIntoList>:
 8026eec:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8026ef0:	4606      	mov	r6, r0
 8026ef2:	460c      	mov	r4, r1
 8026ef4:	2900      	cmp	r1, #0
 8026ef6:	d04c      	beq.n	8026f92 <WM__InsertWindowIntoList+0xa6>
 8026ef8:	f7fd f87c 	bl	8023ff4 <GUI_ALLOC_LockH>
 8026efc:	2300      	movs	r3, #0
 8026efe:	6184      	str	r4, [r0, #24]
 8026f00:	9001      	str	r0, [sp, #4]
 8026f02:	6203      	str	r3, [r0, #32]
 8026f04:	4620      	mov	r0, r4
 8026f06:	f7fd f875 	bl	8023ff4 <GUI_ALLOC_LockH>
 8026f0a:	ac04      	add	r4, sp, #16
 8026f0c:	69c7      	ldr	r7, [r0, #28]
 8026f0e:	f844 0d08 	str.w	r0, [r4, #-8]!
 8026f12:	b92f      	cbnz	r7, 8026f20 <WM__InsertWindowIntoList+0x34>
 8026f14:	61c6      	str	r6, [r0, #28]
 8026f16:	a801      	add	r0, sp, #4
 8026f18:	f7fd f87a 	bl	8024010 <GUI_ALLOC_UnlockH>
 8026f1c:	4620      	mov	r0, r4
 8026f1e:	e036      	b.n	8026f8e <WM__InsertWindowIntoList+0xa2>
 8026f20:	9b01      	ldr	r3, [sp, #4]
 8026f22:	f10d 0810 	add.w	r8, sp, #16
 8026f26:	4638      	mov	r0, r7
 8026f28:	6a9d      	ldr	r5, [r3, #40]	; 0x28
 8026f2a:	f7fd f863 	bl	8023ff4 <GUI_ALLOC_LockH>
 8026f2e:	f848 0d04 	str.w	r0, [r8, #-4]!
 8026f32:	f005 0508 	and.w	r5, r5, #8
 8026f36:	b975      	cbnz	r5, 8026f56 <WM__InsertWindowIntoList+0x6a>
 8026f38:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8026f3a:	071a      	lsls	r2, r3, #28
 8026f3c:	d50b      	bpl.n	8026f56 <WM__InsertWindowIntoList+0x6a>
 8026f3e:	9b01      	ldr	r3, [sp, #4]
 8026f40:	a801      	add	r0, sp, #4
 8026f42:	621f      	str	r7, [r3, #32]
 8026f44:	9b02      	ldr	r3, [sp, #8]
 8026f46:	61de      	str	r6, [r3, #28]
 8026f48:	f7fd f862 	bl	8024010 <GUI_ALLOC_UnlockH>
 8026f4c:	4620      	mov	r0, r4
 8026f4e:	f7fd f85f 	bl	8024010 <GUI_ALLOC_UnlockH>
 8026f52:	4640      	mov	r0, r8
 8026f54:	e01b      	b.n	8026f8e <WM__InsertWindowIntoList+0xa2>
 8026f56:	4620      	mov	r0, r4
 8026f58:	f7fd f85a 	bl	8024010 <GUI_ALLOC_UnlockH>
 8026f5c:	4640      	mov	r0, r8
 8026f5e:	f7fd f857 	bl	8024010 <GUI_ALLOC_UnlockH>
 8026f62:	4638      	mov	r0, r7
 8026f64:	f7fd f83c 	bl	8023fe0 <GUI_ALLOC_h2p>
 8026f68:	9003      	str	r0, [sp, #12]
 8026f6a:	9b03      	ldr	r3, [sp, #12]
 8026f6c:	6a1c      	ldr	r4, [r3, #32]
 8026f6e:	b90c      	cbnz	r4, 8026f74 <WM__InsertWindowIntoList+0x88>
 8026f70:	621e      	str	r6, [r3, #32]
 8026f72:	e00b      	b.n	8026f8c <WM__InsertWindowIntoList+0xa0>
 8026f74:	4620      	mov	r0, r4
 8026f76:	f7fd f833 	bl	8023fe0 <GUI_ALLOC_h2p>
 8026f7a:	2d00      	cmp	r5, #0
 8026f7c:	d1f4      	bne.n	8026f68 <WM__InsertWindowIntoList+0x7c>
 8026f7e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8026f80:	071b      	lsls	r3, r3, #28
 8026f82:	d5f1      	bpl.n	8026f68 <WM__InsertWindowIntoList+0x7c>
 8026f84:	9b03      	ldr	r3, [sp, #12]
 8026f86:	621e      	str	r6, [r3, #32]
 8026f88:	9b01      	ldr	r3, [sp, #4]
 8026f8a:	621c      	str	r4, [r3, #32]
 8026f8c:	a801      	add	r0, sp, #4
 8026f8e:	f7fd f83f 	bl	8024010 <GUI_ALLOC_UnlockH>
 8026f92:	b004      	add	sp, #16
 8026f94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08026f98 <WM__Client2Screen>:
 8026f98:	4603      	mov	r3, r0
 8026f9a:	4608      	mov	r0, r1
 8026f9c:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8026fa0:	f9b3 1000 	ldrsh.w	r1, [r3]
 8026fa4:	f7fd ba51 	b.w	802444a <GUI_MoveRect>

08026fa8 <_SetClipRectUserIntersect>:
 8026fa8:	4b11      	ldr	r3, [pc, #68]	; (8026ff0 <_SetClipRectUserIntersect+0x48>)
 8026faa:	b530      	push	{r4, r5, lr}
 8026fac:	681c      	ldr	r4, [r3, #0]
 8026fae:	b085      	sub	sp, #20
 8026fb0:	4605      	mov	r5, r0
 8026fb2:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8026fb4:	b1ba      	cbz	r2, 8026fe6 <_SetClipRectUserIntersect+0x3e>
 8026fb6:	6810      	ldr	r0, [r2, #0]
 8026fb8:	ab02      	add	r3, sp, #8
 8026fba:	6851      	ldr	r1, [r2, #4]
 8026fbc:	c303      	stmia	r3!, {r0, r1}
 8026fbe:	4b0d      	ldr	r3, [pc, #52]	; (8026ff4 <_SetClipRectUserIntersect+0x4c>)
 8026fc0:	6818      	ldr	r0, [r3, #0]
 8026fc2:	b900      	cbnz	r0, 8026fc6 <_SetClipRectUserIntersect+0x1e>
 8026fc4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8026fc6:	ac04      	add	r4, sp, #16
 8026fc8:	f7fd f814 	bl	8023ff4 <GUI_ALLOC_LockH>
 8026fcc:	a902      	add	r1, sp, #8
 8026fce:	f844 0d0c 	str.w	r0, [r4, #-12]!
 8026fd2:	f7ff ffe1 	bl	8026f98 <WM__Client2Screen>
 8026fd6:	4620      	mov	r0, r4
 8026fd8:	f7fd f81a 	bl	8024010 <GUI_ALLOC_UnlockH>
 8026fdc:	a802      	add	r0, sp, #8
 8026fde:	4629      	mov	r1, r5
 8026fe0:	f7fd ff32 	bl	8024e48 <GUI__IntersectRect>
 8026fe4:	a802      	add	r0, sp, #8
 8026fe6:	f001 f92b 	bl	8028240 <LCD_SetClipRectEx>
 8026fea:	b005      	add	sp, #20
 8026fec:	bd30      	pop	{r4, r5, pc}
 8026fee:	bf00      	nop
 8026ff0:	24000014 	.word	0x24000014
 8026ff4:	240409d4 	.word	0x240409d4

08026ff8 <WM__ActivateClipRect>:
 8026ff8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8026ffa:	4b0e      	ldr	r3, [pc, #56]	; (8027034 <WM__ActivateClipRect+0x3c>)
 8026ffc:	681b      	ldr	r3, [r3, #0]
 8026ffe:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
 8027002:	b10a      	cbz	r2, 8027008 <WM__ActivateClipRect+0x10>
 8027004:	480c      	ldr	r0, [pc, #48]	; (8027038 <WM__ActivateClipRect+0x40>)
 8027006:	e011      	b.n	802702c <WM__ActivateClipRect+0x34>
 8027008:	6c98      	ldr	r0, [r3, #72]	; 0x48
 802700a:	ac02      	add	r4, sp, #8
 802700c:	f7fc fff2 	bl	8023ff4 <GUI_ALLOC_LockH>
 8027010:	9001      	str	r0, [sp, #4]
 8027012:	c803      	ldmia	r0, {r0, r1}
 8027014:	e884 0003 	stmia.w	r4, {r0, r1}
 8027018:	a801      	add	r0, sp, #4
 802701a:	f7fc fff9 	bl	8024010 <GUI_ALLOC_UnlockH>
 802701e:	4b07      	ldr	r3, [pc, #28]	; (802703c <WM__ActivateClipRect+0x44>)
 8027020:	6819      	ldr	r1, [r3, #0]
 8027022:	b111      	cbz	r1, 802702a <WM__ActivateClipRect+0x32>
 8027024:	4620      	mov	r0, r4
 8027026:	f7ff ff35 	bl	8026e94 <WM__ClipAtParentBorders>
 802702a:	4620      	mov	r0, r4
 802702c:	f7ff ffbc 	bl	8026fa8 <_SetClipRectUserIntersect>
 8027030:	b004      	add	sp, #16
 8027032:	bd10      	pop	{r4, pc}
 8027034:	24000014 	.word	0x24000014
 8027038:	24000b28 	.word	0x24000b28
 802703c:	240409d4 	.word	0x240409d4

08027040 <WM__InvalidateDrawAndDescs>:
 8027040:	b513      	push	{r0, r1, r4, lr}
 8027042:	4604      	mov	r4, r0
 8027044:	b300      	cbz	r0, 8027088 <WM__InvalidateDrawAndDescs+0x48>
 8027046:	f7fc ffd5 	bl	8023ff4 <GUI_ALLOC_LockH>
 802704a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 802704c:	9001      	str	r0, [sp, #4]
 802704e:	079b      	lsls	r3, r3, #30
 8027050:	d517      	bpl.n	8027082 <WM__InvalidateDrawAndDescs+0x42>
 8027052:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8027054:	b140      	cbz	r0, 8027068 <WM__InvalidateDrawAndDescs+0x28>
 8027056:	4b0d      	ldr	r3, [pc, #52]	; (802708c <WM__InvalidateDrawAndDescs+0x4c>)
 8027058:	681b      	ldr	r3, [r3, #0]
 802705a:	429c      	cmp	r4, r3
 802705c:	d004      	beq.n	8027068 <WM__InvalidateDrawAndDescs+0x28>
 802705e:	f001 f921 	bl	80282a4 <GUI_MEMDEV_Delete>
 8027062:	2200      	movs	r2, #0
 8027064:	9b01      	ldr	r3, [sp, #4]
 8027066:	625a      	str	r2, [r3, #36]	; 0x24
 8027068:	4620      	mov	r0, r4
 802706a:	f000 fc5d 	bl	8027928 <WM_GetFirstChild>
 802706e:	4604      	mov	r4, r0
 8027070:	b13c      	cbz	r4, 8027082 <WM__InvalidateDrawAndDescs+0x42>
 8027072:	4620      	mov	r0, r4
 8027074:	f7ff ffe4 	bl	8027040 <WM__InvalidateDrawAndDescs>
 8027078:	4620      	mov	r0, r4
 802707a:	f7fc ffb1 	bl	8023fe0 <GUI_ALLOC_h2p>
 802707e:	6a04      	ldr	r4, [r0, #32]
 8027080:	e7f6      	b.n	8027070 <WM__InvalidateDrawAndDescs+0x30>
 8027082:	a801      	add	r0, sp, #4
 8027084:	f7fc ffc4 	bl	8024010 <GUI_ALLOC_UnlockH>
 8027088:	b002      	add	sp, #8
 802708a:	bd10      	pop	{r4, pc}
 802708c:	24040a24 	.word	0x24040a24

08027090 <WM__RectIsNZ>:
 8027090:	f9b0 2000 	ldrsh.w	r2, [r0]
 8027094:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
 8027098:	429a      	cmp	r2, r3
 802709a:	dc08      	bgt.n	80270ae <WM__RectIsNZ+0x1e>
 802709c:	f9b0 3002 	ldrsh.w	r3, [r0, #2]
 80270a0:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 80270a4:	4283      	cmp	r3, r0
 80270a6:	bfcc      	ite	gt
 80270a8:	2000      	movgt	r0, #0
 80270aa:	2001      	movle	r0, #1
 80270ac:	4770      	bx	lr
 80270ae:	2000      	movs	r0, #0
 80270b0:	4770      	bx	lr

080270b2 <WM__SendMsgNoData>:
 80270b2:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80270b4:	ab04      	add	r3, sp, #16
 80270b6:	9001      	str	r0, [sp, #4]
 80270b8:	f843 1d10 	str.w	r1, [r3, #-16]!
 80270bc:	4619      	mov	r1, r3
 80270be:	f000 fcc5 	bl	8027a4c <WM__SendMessage>
 80270c2:	b005      	add	sp, #20
 80270c4:	f85d fb04 	ldr.w	pc, [sp], #4

080270c8 <WM__GetClientRectWin>:
 80270c8:	2300      	movs	r3, #0
 80270ca:	804b      	strh	r3, [r1, #2]
 80270cc:	800b      	strh	r3, [r1, #0]
 80270ce:	8883      	ldrh	r3, [r0, #4]
 80270d0:	8802      	ldrh	r2, [r0, #0]
 80270d2:	1a9b      	subs	r3, r3, r2
 80270d4:	8842      	ldrh	r2, [r0, #2]
 80270d6:	808b      	strh	r3, [r1, #4]
 80270d8:	88c3      	ldrh	r3, [r0, #6]
 80270da:	1a9b      	subs	r3, r3, r2
 80270dc:	80cb      	strh	r3, [r1, #6]
 80270de:	4770      	bx	lr

080270e0 <WM__GetTopLevelLayer>:
 80270e0:	b510      	push	{r4, lr}
 80270e2:	4604      	mov	r4, r0
 80270e4:	f7fc ff7c 	bl	8023fe0 <GUI_ALLOC_h2p>
 80270e8:	6980      	ldr	r0, [r0, #24]
 80270ea:	2800      	cmp	r0, #0
 80270ec:	d1f9      	bne.n	80270e2 <WM__GetTopLevelLayer+0x2>
 80270ee:	4b05      	ldr	r3, [pc, #20]	; (8027104 <WM__GetTopLevelLayer+0x24>)
 80270f0:	681a      	ldr	r2, [r3, #0]
 80270f2:	4294      	cmp	r4, r2
 80270f4:	d005      	beq.n	8027102 <WM__GetTopLevelLayer+0x22>
 80270f6:	6858      	ldr	r0, [r3, #4]
 80270f8:	4284      	cmp	r4, r0
 80270fa:	bf0c      	ite	eq
 80270fc:	2001      	moveq	r0, #1
 80270fe:	f04f 30ff 	movne.w	r0, #4294967295
 8027102:	bd10      	pop	{r4, pc}
 8027104:	240409d8 	.word	0x240409d8

08027108 <_Invalidate1Abs>:
 8027108:	b5f0      	push	{r4, r5, r6, r7, lr}
 802710a:	b085      	sub	sp, #20
 802710c:	460d      	mov	r5, r1
 802710e:	4606      	mov	r6, r0
 8027110:	4617      	mov	r7, r2
 8027112:	f7fc ff65 	bl	8023fe0 <GUI_ALLOC_h2p>
 8027116:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8027118:	9001      	str	r0, [sp, #4]
 802711a:	078b      	lsls	r3, r1, #30
 802711c:	d53e      	bpl.n	802719c <_Invalidate1Abs+0x94>
 802711e:	4628      	mov	r0, r5
 8027120:	f7ff ffb6 	bl	8027090 <WM__RectIsNZ>
 8027124:	2800      	cmp	r0, #0
 8027126:	d039      	beq.n	802719c <_Invalidate1Abs+0x94>
 8027128:	f640 0301 	movw	r3, #2049	; 0x801
 802712c:	400b      	ands	r3, r1
 802712e:	2b01      	cmp	r3, #1
 8027130:	d034      	beq.n	802719c <_Invalidate1Abs+0x94>
 8027132:	ac02      	add	r4, sp, #8
 8027134:	4630      	mov	r0, r6
 8027136:	f7fc ff5d 	bl	8023ff4 <GUI_ALLOC_LockH>
 802713a:	4629      	mov	r1, r5
 802713c:	4602      	mov	r2, r0
 802713e:	9001      	str	r0, [sp, #4]
 8027140:	4620      	mov	r0, r4
 8027142:	f7fd fe9e 	bl	8024e82 <GUI__IntersectRects>
 8027146:	4620      	mov	r0, r4
 8027148:	f7ff ffa2 	bl	8027090 <WM__RectIsNZ>
 802714c:	b318      	cbz	r0, 8027196 <_Invalidate1Abs+0x8e>
 802714e:	9b01      	ldr	r3, [sp, #4]
 8027150:	f244 0120 	movw	r1, #16416	; 0x4020
 8027154:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8027156:	f103 0508 	add.w	r5, r3, #8
 802715a:	4011      	ands	r1, r2
 802715c:	b129      	cbz	r1, 802716a <_Invalidate1Abs+0x62>
 802715e:	4622      	mov	r2, r4
 8027160:	4629      	mov	r1, r5
 8027162:	4628      	mov	r0, r5
 8027164:	f7fd f946 	bl	80243f4 <GUI_MergeRect>
 8027168:	e015      	b.n	8027196 <_Invalidate1Abs+0x8e>
 802716a:	e894 0003 	ldmia.w	r4, {r0, r1}
 802716e:	433a      	orrs	r2, r7
 8027170:	e885 0003 	stmia.w	r5, {r0, r1}
 8027174:	629a      	str	r2, [r3, #40]	; 0x28
 8027176:	4630      	mov	r0, r6
 8027178:	4a09      	ldr	r2, [pc, #36]	; (80271a0 <_Invalidate1Abs+0x98>)
 802717a:	8813      	ldrh	r3, [r2, #0]
 802717c:	3301      	adds	r3, #1
 802717e:	8013      	strh	r3, [r2, #0]
 8027180:	f7ff ffae 	bl	80270e0 <WM__GetTopLevelLayer>
 8027184:	4a07      	ldr	r2, [pc, #28]	; (80271a4 <_Invalidate1Abs+0x9c>)
 8027186:	2301      	movs	r3, #1
 8027188:	fa03 f000 	lsl.w	r0, r3, r0
 802718c:	6813      	ldr	r3, [r2, #0]
 802718e:	4303      	orrs	r3, r0
 8027190:	6013      	str	r3, [r2, #0]
 8027192:	f7fd fe51 	bl	8024e38 <GUI_SignalEvent>
 8027196:	a801      	add	r0, sp, #4
 8027198:	f7fc ff3a 	bl	8024010 <GUI_ALLOC_UnlockH>
 802719c:	b005      	add	sp, #20
 802719e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80271a0:	240409f0 	.word	0x240409f0
 80271a4:	24040a00 	.word	0x24040a00

080271a8 <WM__Invalidate1Abs>:
 80271a8:	2220      	movs	r2, #32
 80271aa:	f7ff bfad 	b.w	8027108 <_Invalidate1Abs>

080271ae <WM_InvalidateWindowAndDescsEx>:
 80271ae:	b5f0      	push	{r4, r5, r6, r7, lr}
 80271b0:	460f      	mov	r7, r1
 80271b2:	b085      	sub	sp, #20
 80271b4:	4615      	mov	r5, r2
 80271b6:	4606      	mov	r6, r0
 80271b8:	b348      	cbz	r0, 802720e <WM_InvalidateWindowAndDescsEx+0x60>
 80271ba:	f7fc ff1b 	bl	8023ff4 <GUI_ALLOC_LockH>
 80271be:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80271c0:	ac04      	add	r4, sp, #16
 80271c2:	4602      	mov	r2, r0
 80271c4:	079b      	lsls	r3, r3, #30
 80271c6:	f844 0d0c 	str.w	r0, [r4, #-12]!
 80271ca:	d403      	bmi.n	80271d4 <WM_InvalidateWindowAndDescsEx+0x26>
 80271cc:	4620      	mov	r0, r4
 80271ce:	f7fc ff1f 	bl	8024010 <GUI_ALLOC_UnlockH>
 80271d2:	e01c      	b.n	802720e <WM_InvalidateWindowAndDescsEx+0x60>
 80271d4:	4639      	mov	r1, r7
 80271d6:	a802      	add	r0, sp, #8
 80271d8:	f7fd fe53 	bl	8024e82 <GUI__IntersectRects>
 80271dc:	2800      	cmp	r0, #0
 80271de:	d0f5      	beq.n	80271cc <WM_InvalidateWindowAndDescsEx+0x1e>
 80271e0:	4620      	mov	r0, r4
 80271e2:	f7fc ff15 	bl	8024010 <GUI_ALLOC_UnlockH>
 80271e6:	462a      	mov	r2, r5
 80271e8:	a902      	add	r1, sp, #8
 80271ea:	4630      	mov	r0, r6
 80271ec:	f7ff ff8c 	bl	8027108 <_Invalidate1Abs>
 80271f0:	4630      	mov	r0, r6
 80271f2:	f000 fb99 	bl	8027928 <WM_GetFirstChild>
 80271f6:	4604      	mov	r4, r0
 80271f8:	b14c      	cbz	r4, 802720e <WM_InvalidateWindowAndDescsEx+0x60>
 80271fa:	4620      	mov	r0, r4
 80271fc:	462a      	mov	r2, r5
 80271fe:	a902      	add	r1, sp, #8
 8027200:	f7ff ffd5 	bl	80271ae <WM_InvalidateWindowAndDescsEx>
 8027204:	4620      	mov	r0, r4
 8027206:	f7fc feeb 	bl	8023fe0 <GUI_ALLOC_h2p>
 802720a:	6a04      	ldr	r4, [r0, #32]
 802720c:	e7f4      	b.n	80271f8 <WM_InvalidateWindowAndDescsEx+0x4a>
 802720e:	b005      	add	sp, #20
 8027210:	bdf0      	pop	{r4, r5, r6, r7, pc}

08027212 <WM__InvalidateRect>:
 8027212:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8027216:	4680      	mov	r8, r0
 8027218:	4617      	mov	r7, r2
 802721a:	461d      	mov	r5, r3
 802721c:	460c      	mov	r4, r1
 802721e:	b381      	cbz	r1, 8027282 <WM__InvalidateRect+0x70>
 8027220:	4608      	mov	r0, r1
 8027222:	f7fc fee7 	bl	8023ff4 <GUI_ALLOC_LockH>
 8027226:	6a86      	ldr	r6, [r0, #40]	; 0x28
 8027228:	4602      	mov	r2, r0
 802722a:	9001      	str	r0, [sp, #4]
 802722c:	07b3      	lsls	r3, r6, #30
 802722e:	d525      	bpl.n	802727c <WM__InvalidateRect+0x6a>
 8027230:	4641      	mov	r1, r8
 8027232:	a802      	add	r0, sp, #8
 8027234:	f7fd fe25 	bl	8024e82 <GUI__IntersectRects>
 8027238:	b300      	cbz	r0, 802727c <WM__InvalidateRect+0x6a>
 802723a:	f640 0301 	movw	r3, #2049	; 0x801
 802723e:	4033      	ands	r3, r6
 8027240:	2b01      	cmp	r3, #1
 8027242:	d107      	bne.n	8027254 <WM__InvalidateRect+0x42>
 8027244:	9901      	ldr	r1, [sp, #4]
 8027246:	462b      	mov	r3, r5
 8027248:	a802      	add	r0, sp, #8
 802724a:	6a0a      	ldr	r2, [r1, #32]
 802724c:	6989      	ldr	r1, [r1, #24]
 802724e:	f7ff ffe0 	bl	8027212 <WM__InvalidateRect>
 8027252:	e004      	b.n	802725e <WM__InvalidateRect+0x4c>
 8027254:	462a      	mov	r2, r5
 8027256:	a902      	add	r1, sp, #8
 8027258:	4620      	mov	r0, r4
 802725a:	f7ff ff55 	bl	8027108 <_Invalidate1Abs>
 802725e:	9b01      	ldr	r3, [sp, #4]
 8027260:	69dc      	ldr	r4, [r3, #28]
 8027262:	b15c      	cbz	r4, 802727c <WM__InvalidateRect+0x6a>
 8027264:	42bc      	cmp	r4, r7
 8027266:	d009      	beq.n	802727c <WM__InvalidateRect+0x6a>
 8027268:	4620      	mov	r0, r4
 802726a:	462a      	mov	r2, r5
 802726c:	a902      	add	r1, sp, #8
 802726e:	f7ff ff9e 	bl	80271ae <WM_InvalidateWindowAndDescsEx>
 8027272:	4620      	mov	r0, r4
 8027274:	f7fc feb4 	bl	8023fe0 <GUI_ALLOC_h2p>
 8027278:	6a04      	ldr	r4, [r0, #32]
 802727a:	e7f2      	b.n	8027262 <WM__InvalidateRect+0x50>
 802727c:	a801      	add	r0, sp, #4
 802727e:	f7fc fec7 	bl	8024010 <GUI_ALLOC_UnlockH>
 8027282:	b004      	add	sp, #16
 8027284:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08027288 <WM__InvalidateRectEx>:
 8027288:	2320      	movs	r3, #32
 802728a:	f7ff bfc2 	b.w	8027212 <WM__InvalidateRect>

0802728e <WM_InvalidateRect>:
 802728e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8027290:	460f      	mov	r7, r1
 8027292:	b087      	sub	sp, #28
 8027294:	4605      	mov	r5, r0
 8027296:	2800      	cmp	r0, #0
 8027298:	d038      	beq.n	802730c <WM_InvalidateRect+0x7e>
 802729a:	f7fd fd03 	bl	8024ca4 <GUI_Lock>
 802729e:	4628      	mov	r0, r5
 80272a0:	f7fc fea8 	bl	8023ff4 <GUI_ALLOC_LockH>
 80272a4:	6a86      	ldr	r6, [r0, #40]	; 0x28
 80272a6:	9001      	str	r0, [sp, #4]
 80272a8:	07b2      	lsls	r2, r6, #30
 80272aa:	d52a      	bpl.n	8027302 <WM_InvalidateRect+0x74>
 80272ac:	ac04      	add	r4, sp, #16
 80272ae:	03f3      	lsls	r3, r6, #15
 80272b0:	c803      	ldmia	r0, {r0, r1}
 80272b2:	e884 0003 	stmia.w	r4, {r0, r1}
 80272b6:	d502      	bpl.n	80272be <WM_InvalidateRect+0x30>
 80272b8:	4628      	mov	r0, r5
 80272ba:	f7ff fec1 	bl	8027040 <WM__InvalidateDrawAndDescs>
 80272be:	b15f      	cbz	r7, 80272d8 <WM_InvalidateRect+0x4a>
 80272c0:	6838      	ldr	r0, [r7, #0]
 80272c2:	ab02      	add	r3, sp, #8
 80272c4:	6879      	ldr	r1, [r7, #4]
 80272c6:	c303      	stmia	r3!, {r0, r1}
 80272c8:	a902      	add	r1, sp, #8
 80272ca:	9801      	ldr	r0, [sp, #4]
 80272cc:	f7ff fe64 	bl	8026f98 <WM__Client2Screen>
 80272d0:	a902      	add	r1, sp, #8
 80272d2:	4620      	mov	r0, r4
 80272d4:	f7fd fdb8 	bl	8024e48 <GUI__IntersectRect>
 80272d8:	4629      	mov	r1, r5
 80272da:	4620      	mov	r0, r4
 80272dc:	f7ff fdda 	bl	8026e94 <WM__ClipAtParentBorders>
 80272e0:	b178      	cbz	r0, 8027302 <WM_InvalidateRect+0x74>
 80272e2:	f640 0301 	movw	r3, #2049	; 0x801
 80272e6:	4033      	ands	r3, r6
 80272e8:	2b01      	cmp	r3, #1
 80272ea:	d106      	bne.n	80272fa <WM_InvalidateRect+0x6c>
 80272ec:	9b01      	ldr	r3, [sp, #4]
 80272ee:	4620      	mov	r0, r4
 80272f0:	6a1a      	ldr	r2, [r3, #32]
 80272f2:	6999      	ldr	r1, [r3, #24]
 80272f4:	f7ff ffc8 	bl	8027288 <WM__InvalidateRectEx>
 80272f8:	e003      	b.n	8027302 <WM_InvalidateRect+0x74>
 80272fa:	4621      	mov	r1, r4
 80272fc:	4628      	mov	r0, r5
 80272fe:	f7ff ff53 	bl	80271a8 <WM__Invalidate1Abs>
 8027302:	a801      	add	r0, sp, #4
 8027304:	f7fc fe84 	bl	8024010 <GUI_ALLOC_UnlockH>
 8027308:	f7fd fcc2 	bl	8024c90 <GUI_Unlock>
 802730c:	b007      	add	sp, #28
 802730e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08027310 <WM_InvalidateWindow>:
 8027310:	2100      	movs	r1, #0
 8027312:	f7ff bfbc 	b.w	802728e <WM_InvalidateRect>

08027316 <WM__SelectTopLevelLayer>:
 8027316:	b508      	push	{r3, lr}
 8027318:	f7ff fee2 	bl	80270e0 <WM__GetTopLevelLayer>
 802731c:	2800      	cmp	r0, #0
 802731e:	db03      	blt.n	8027328 <WM__SelectTopLevelLayer+0x12>
 8027320:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8027324:	f000 be42 	b.w	8027fac <GUI_SelectLayer>
 8027328:	bd08      	pop	{r3, pc}
	...

0802732c <WM_SelectWindow>:
 802732c:	b570      	push	{r4, r5, r6, lr}
 802732e:	4604      	mov	r4, r0
 8027330:	f7fd fcb8 	bl	8024ca4 <GUI_Lock>
 8027334:	4b0d      	ldr	r3, [pc, #52]	; (802736c <WM_SelectWindow+0x40>)
 8027336:	681a      	ldr	r2, [r3, #0]
 8027338:	461d      	mov	r5, r3
 802733a:	6c96      	ldr	r6, [r2, #72]	; 0x48
 802733c:	b90c      	cbnz	r4, 8027342 <WM_SelectWindow+0x16>
 802733e:	4b0c      	ldr	r3, [pc, #48]	; (8027370 <WM_SelectWindow+0x44>)
 8027340:	681c      	ldr	r4, [r3, #0]
 8027342:	6494      	str	r4, [r2, #72]	; 0x48
 8027344:	4620      	mov	r0, r4
 8027346:	f7ff ffe6 	bl	8027316 <WM__SelectTopLevelLayer>
 802734a:	f7fe f893 	bl	8025474 <LCD_SetClipRectMax>
 802734e:	4620      	mov	r0, r4
 8027350:	f7fc fe46 	bl	8023fe0 <GUI_ALLOC_h2p>
 8027354:	682b      	ldr	r3, [r5, #0]
 8027356:	f9b0 2000 	ldrsh.w	r2, [r0]
 802735a:	64da      	str	r2, [r3, #76]	; 0x4c
 802735c:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
 8027360:	651a      	str	r2, [r3, #80]	; 0x50
 8027362:	f7fd fc95 	bl	8024c90 <GUI_Unlock>
 8027366:	4630      	mov	r0, r6
 8027368:	bd70      	pop	{r4, r5, r6, pc}
 802736a:	bf00      	nop
 802736c:	24000014 	.word	0x24000014
 8027370:	240409f4 	.word	0x240409f4

08027374 <WM_CreateWindowAsChild>:
 8027374:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8027378:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 802737c:	4698      	mov	r8, r3
 802737e:	4605      	mov	r5, r0
 8027380:	460e      	mov	r6, r1
 8027382:	4617      	mov	r7, r2
 8027384:	f7fd fc8e 	bl	8024ca4 <GUI_Lock>
 8027388:	4b4d      	ldr	r3, [pc, #308]	; (80274c0 <WM_CreateWindowAsChild+0x14c>)
 802738a:	f8d3 9000 	ldr.w	r9, [r3]
 802738e:	f1ba 0f00 	cmp.w	sl, #0
 8027392:	d128      	bne.n	80273e6 <WM_CreateWindowAsChild+0x72>
 8027394:	4b4b      	ldr	r3, [pc, #300]	; (80274c4 <WM_CreateWindowAsChild+0x150>)
 8027396:	881b      	ldrh	r3, [r3, #0]
 8027398:	b353      	cbz	r3, 80273f0 <WM_CreateWindowAsChild+0x7c>
 802739a:	4b4b      	ldr	r3, [pc, #300]	; (80274c8 <WM_CreateWindowAsChild+0x154>)
 802739c:	681b      	ldr	r3, [r3, #0]
 802739e:	7c5a      	ldrb	r2, [r3, #17]
 80273a0:	4b4a      	ldr	r3, [pc, #296]	; (80274cc <WM_CreateWindowAsChild+0x158>)
 80273a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80273a6:	1c5a      	adds	r2, r3, #1
 80273a8:	2a01      	cmp	r2, #1
 80273aa:	d921      	bls.n	80273f0 <WM_CreateWindowAsChild+0x7c>
 80273ac:	469a      	mov	sl, r3
 80273ae:	4650      	mov	r0, sl
 80273b0:	f7fc fe20 	bl	8023ff4 <GUI_ALLOC_LockH>
 80273b4:	f9b0 1000 	ldrsh.w	r1, [r0]
 80273b8:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
 80273bc:	9001      	str	r0, [sp, #4]
 80273be:	440d      	add	r5, r1
 80273c0:	4416      	add	r6, r2
 80273c2:	b91f      	cbnz	r7, 80273cc <WM_CreateWindowAsChild+0x58>
 80273c4:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
 80273c8:	1a5f      	subs	r7, r3, r1
 80273ca:	3701      	adds	r7, #1
 80273cc:	f1b8 0f00 	cmp.w	r8, #0
 80273d0:	d105      	bne.n	80273de <WM_CreateWindowAsChild+0x6a>
 80273d2:	f9b0 3006 	ldrsh.w	r3, [r0, #6]
 80273d6:	ebc2 0803 	rsb	r8, r2, r3
 80273da:	f108 0801 	add.w	r8, r8, #1
 80273de:	a801      	add	r0, sp, #4
 80273e0:	f7fc fe16 	bl	8024010 <GUI_ALLOC_UnlockH>
 80273e4:	e004      	b.n	80273f0 <WM_CreateWindowAsChild+0x7c>
 80273e6:	f1ba 3fff 	cmp.w	sl, #4294967295
 80273ea:	d1e0      	bne.n	80273ae <WM_CreateWindowAsChild+0x3a>
 80273ec:	f04f 0a00 	mov.w	sl, #0
 80273f0:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80273f2:	302c      	adds	r0, #44	; 0x2c
 80273f4:	f7fc ffac 	bl	8024350 <GUI_ALLOC_AllocZero>
 80273f8:	4604      	mov	r4, r0
 80273fa:	2800      	cmp	r0, #0
 80273fc:	d059      	beq.n	80274b2 <WM_CreateWindowAsChild+0x13e>
 80273fe:	4a31      	ldr	r2, [pc, #196]	; (80274c4 <WM_CreateWindowAsChild+0x150>)
 8027400:	f10d 0b08 	add.w	fp, sp, #8
 8027404:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8027406:	ea49 0903 	orr.w	r9, r9, r3
 802740a:	8813      	ldrh	r3, [r2, #0]
 802740c:	3301      	adds	r3, #1
 802740e:	8013      	strh	r3, [r2, #0]
 8027410:	f7fc fdf0 	bl	8023ff4 <GUI_ALLOC_LockH>
 8027414:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8027416:	f84b 0d08 	str.w	r0, [fp, #-8]!
 802741a:	6103      	str	r3, [r0, #16]
 802741c:	4b2c      	ldr	r3, [pc, #176]	; (80274d0 <WM_CreateWindowAsChild+0x15c>)
 802741e:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8027420:	8005      	strh	r5, [r0, #0]
 8027422:	ea09 0303 	and.w	r3, r9, r3
 8027426:	8046      	strh	r6, [r0, #2]
 8027428:	443d      	add	r5, r7
 802742a:	4446      	add	r6, r8
 802742c:	4313      	orrs	r3, r2
 802742e:	3d01      	subs	r5, #1
 8027430:	3e01      	subs	r6, #1
 8027432:	6283      	str	r3, [r0, #40]	; 0x28
 8027434:	8085      	strh	r5, [r0, #4]
 8027436:	80c6      	strh	r6, [r0, #6]
 8027438:	4658      	mov	r0, fp
 802743a:	f7fc fde9 	bl	8024010 <GUI_ALLOC_UnlockH>
 802743e:	4b25      	ldr	r3, [pc, #148]	; (80274d4 <WM_CreateWindowAsChild+0x160>)
 8027440:	6818      	ldr	r0, [r3, #0]
 8027442:	b148      	cbz	r0, 8027458 <WM_CreateWindowAsChild+0xe4>
 8027444:	f7fc fdcc 	bl	8023fe0 <GUI_ALLOC_h2p>
 8027448:	4605      	mov	r5, r0
 802744a:	4620      	mov	r0, r4
 802744c:	f7fc fdc8 	bl	8023fe0 <GUI_ALLOC_h2p>
 8027450:	696b      	ldr	r3, [r5, #20]
 8027452:	6143      	str	r3, [r0, #20]
 8027454:	616c      	str	r4, [r5, #20]
 8027456:	e000      	b.n	802745a <WM_CreateWindowAsChild+0xe6>
 8027458:	601c      	str	r4, [r3, #0]
 802745a:	4651      	mov	r1, sl
 802745c:	4620      	mov	r0, r4
 802745e:	f7ff fd45 	bl	8026eec <WM__InsertWindowIntoList>
 8027462:	f019 0f20 	tst.w	r9, #32
 8027466:	d002      	beq.n	802746e <WM_CreateWindowAsChild+0xfa>
 8027468:	4620      	mov	r0, r4
 802746a:	f7ff ff5f 	bl	802732c <WM_SelectWindow>
 802746e:	f019 0f01 	tst.w	r9, #1
 8027472:	bf1f      	itttt	ne
 8027474:	4a18      	ldrne	r2, [pc, #96]	; (80274d8 <WM_CreateWindowAsChild+0x164>)
 8027476:	6813      	ldrne	r3, [r2, #0]
 8027478:	3301      	addne	r3, #1
 802747a:	6013      	strne	r3, [r2, #0]
 802747c:	f019 0f40 	tst.w	r9, #64	; 0x40
 8027480:	d002      	beq.n	8027488 <WM_CreateWindowAsChild+0x114>
 8027482:	4620      	mov	r0, r4
 8027484:	f000 fa6a 	bl	802795c <WM_BringToBottom>
 8027488:	f019 0f02 	tst.w	r9, #2
 802748c:	d00d      	beq.n	80274aa <WM_CreateWindowAsChild+0x136>
 802748e:	4620      	mov	r0, r4
 8027490:	f7fc fdb0 	bl	8023ff4 <GUI_ALLOC_LockH>
 8027494:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8027496:	9000      	str	r0, [sp, #0]
 8027498:	f043 0302 	orr.w	r3, r3, #2
 802749c:	6283      	str	r3, [r0, #40]	; 0x28
 802749e:	4658      	mov	r0, fp
 80274a0:	f7fc fdb6 	bl	8024010 <GUI_ALLOC_UnlockH>
 80274a4:	4620      	mov	r0, r4
 80274a6:	f7ff ff33 	bl	8027310 <WM_InvalidateWindow>
 80274aa:	2101      	movs	r1, #1
 80274ac:	4620      	mov	r0, r4
 80274ae:	f7ff fe00 	bl	80270b2 <WM__SendMsgNoData>
 80274b2:	f7fd fbed 	bl	8024c90 <GUI_Unlock>
 80274b6:	4620      	mov	r0, r4
 80274b8:	b003      	add	sp, #12
 80274ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80274be:	bf00      	nop
 80274c0:	24040a08 	.word	0x24040a08
 80274c4:	240409d0 	.word	0x240409d0
 80274c8:	24000014 	.word	0x24000014
 80274cc:	240409d8 	.word	0x240409d8
 80274d0:	003f3f9f 	.word	0x003f3f9f
 80274d4:	240409f4 	.word	0x240409f4
 80274d8:	24040a28 	.word	0x24040a28

080274dc <WM__GetNextIVR>:
 80274dc:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 80274e0:	4f5d      	ldr	r7, [pc, #372]	; (8027658 <WM__GetNextIVR+0x17c>)
 80274e2:	683b      	ldr	r3, [r7, #0]
 80274e4:	f893 0054 	ldrb.w	r0, [r3, #84]	; 0x54
 80274e8:	2800      	cmp	r0, #0
 80274ea:	f000 80b1 	beq.w	8027650 <WM__GetNextIVR+0x174>
 80274ee:	4a5b      	ldr	r2, [pc, #364]	; (802765c <WM__GetNextIVR+0x180>)
 80274f0:	6a13      	ldr	r3, [r2, #32]
 80274f2:	4614      	mov	r4, r2
 80274f4:	2b01      	cmp	r3, #1
 80274f6:	dd03      	ble.n	8027500 <WM__GetNextIVR+0x24>
 80274f8:	3b01      	subs	r3, #1
 80274fa:	2000      	movs	r0, #0
 80274fc:	6213      	str	r3, [r2, #32]
 80274fe:	e0a7      	b.n	8027650 <WM__GetNextIVR+0x174>
 8027500:	69d3      	ldr	r3, [r2, #28]
 8027502:	f102 0614 	add.w	r6, r2, #20
 8027506:	ad02      	add	r5, sp, #8
 8027508:	3301      	adds	r3, #1
 802750a:	e896 0003 	ldmia.w	r6, {r0, r1}
 802750e:	61d3      	str	r3, [r2, #28]
 8027510:	e885 0003 	stmia.w	r5, {r0, r1}
 8027514:	b923      	cbnz	r3, 8027520 <WM__GetNextIVR+0x44>
 8027516:	8993      	ldrh	r3, [r2, #12]
 8027518:	f8ad 3008 	strh.w	r3, [sp, #8]
 802751c:	89d3      	ldrh	r3, [r2, #14]
 802751e:	e010      	b.n	8027542 <WM__GetNextIVR+0x66>
 8027520:	8b13      	ldrh	r3, [r2, #24]
 8027522:	8ad2      	ldrh	r2, [r2, #22]
 8027524:	3301      	adds	r3, #1
 8027526:	f8ad 200a 	strh.w	r2, [sp, #10]
 802752a:	b21b      	sxth	r3, r3
 802752c:	f9b4 2010 	ldrsh.w	r2, [r4, #16]
 8027530:	429a      	cmp	r2, r3
 8027532:	f8ad 3008 	strh.w	r3, [sp, #8]
 8027536:	da06      	bge.n	8027546 <WM__GetNextIVR+0x6a>
 8027538:	89a3      	ldrh	r3, [r4, #12]
 802753a:	f8ad 3008 	strh.w	r3, [sp, #8]
 802753e:	8b63      	ldrh	r3, [r4, #26]
 8027540:	3301      	adds	r3, #1
 8027542:	f8ad 300a 	strh.w	r3, [sp, #10]
 8027546:	f9bd 200a 	ldrsh.w	r2, [sp, #10]
 802754a:	f9b4 3012 	ldrsh.w	r3, [r4, #18]
 802754e:	f8df 810c 	ldr.w	r8, [pc, #268]	; 802765c <WM__GetNextIVR+0x180>
 8027552:	429a      	cmp	r2, r3
 8027554:	dd04      	ble.n	8027560 <WM__GetNextIVR+0x84>
 8027556:	6a23      	ldr	r3, [r4, #32]
 8027558:	2000      	movs	r0, #0
 802755a:	3b01      	subs	r3, #1
 802755c:	6223      	str	r3, [r4, #32]
 802755e:	e077      	b.n	8027650 <WM__GetNextIVR+0x174>
 8027560:	683b      	ldr	r3, [r7, #0]
 8027562:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8027564:	f7fc fd46 	bl	8023ff4 <GUI_ALLOC_LockH>
 8027568:	f9bd 2008 	ldrsh.w	r2, [sp, #8]
 802756c:	f9b8 300c 	ldrsh.w	r3, [r8, #12]
 8027570:	9001      	str	r0, [sp, #4]
 8027572:	429a      	cmp	r2, r3
 8027574:	d11c      	bne.n	80275b0 <WM__GetNextIVR+0xd4>
 8027576:	f8b8 3012 	ldrh.w	r3, [r8, #18]
 802757a:	f8ad 300e 	strh.w	r3, [sp, #14]
 802757e:	f8b8 3010 	ldrh.w	r3, [r8, #16]
 8027582:	f8ad 300c 	strh.w	r3, [sp, #12]
 8027586:	4b34      	ldr	r3, [pc, #208]	; (8027658 <WM__GetNextIVR+0x17c>)
 8027588:	681b      	ldr	r3, [r3, #0]
 802758a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 802758c:	b15a      	cbz	r2, 80275a6 <WM__GetNextIVR+0xca>
 802758e:	4610      	mov	r0, r2
 8027590:	f7fc fd26 	bl	8023fe0 <GUI_ALLOC_h2p>
 8027594:	4680      	mov	r8, r0
 8027596:	2200      	movs	r2, #0
 8027598:	4629      	mov	r1, r5
 802759a:	6a00      	ldr	r0, [r0, #32]
 802759c:	f7ff fbaa 	bl	8026cf4 <_Findy1>
 80275a0:	f8d8 2018 	ldr.w	r2, [r8, #24]
 80275a4:	e7f2      	b.n	802758c <WM__GetNextIVR+0xb0>
 80275a6:	9b01      	ldr	r3, [sp, #4]
 80275a8:	4629      	mov	r1, r5
 80275aa:	69d8      	ldr	r0, [r3, #28]
 80275ac:	f7ff fba2 	bl	8026cf4 <_Findy1>
 80275b0:	f8bd 3008 	ldrh.w	r3, [sp, #8]
 80275b4:	f8ad 300c 	strh.w	r3, [sp, #12]
 80275b8:	683b      	ldr	r3, [r7, #0]
 80275ba:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80275bc:	b16a      	cbz	r2, 80275da <WM__GetNextIVR+0xfe>
 80275be:	4610      	mov	r0, r2
 80275c0:	f7fc fd0e 	bl	8023fe0 <GUI_ALLOC_h2p>
 80275c4:	2200      	movs	r2, #0
 80275c6:	4680      	mov	r8, r0
 80275c8:	4629      	mov	r1, r5
 80275ca:	6a00      	ldr	r0, [r0, #32]
 80275cc:	f7ff fbe5 	bl	8026d9a <_Findx0>
 80275d0:	2800      	cmp	r0, #0
 80275d2:	d1ed      	bne.n	80275b0 <WM__GetNextIVR+0xd4>
 80275d4:	f8d8 2018 	ldr.w	r2, [r8, #24]
 80275d8:	e7f0      	b.n	80275bc <WM__GetNextIVR+0xe0>
 80275da:	9b01      	ldr	r3, [sp, #4]
 80275dc:	4629      	mov	r1, r5
 80275de:	69d8      	ldr	r0, [r3, #28]
 80275e0:	f7ff fbdb 	bl	8026d9a <_Findx0>
 80275e4:	2800      	cmp	r0, #0
 80275e6:	d1e3      	bne.n	80275b0 <WM__GetNextIVR+0xd4>
 80275e8:	f9b4 3010 	ldrsh.w	r3, [r4, #16]
 80275ec:	f9bd 2008 	ldrsh.w	r2, [sp, #8]
 80275f0:	f8ad 300c 	strh.w	r3, [sp, #12]
 80275f4:	429a      	cmp	r2, r3
 80275f6:	dd07      	ble.n	8027608 <WM__GetNextIVR+0x12c>
 80275f8:	e895 0003 	ldmia.w	r5, {r0, r1}
 80275fc:	e886 0003 	stmia.w	r6, {r0, r1}
 8027600:	a801      	add	r0, sp, #4
 8027602:	f7fc fd05 	bl	8024010 <GUI_ALLOC_UnlockH>
 8027606:	e797      	b.n	8027538 <WM__GetNextIVR+0x5c>
 8027608:	683b      	ldr	r3, [r7, #0]
 802760a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 802760c:	b152      	cbz	r2, 8027624 <WM__GetNextIVR+0x148>
 802760e:	4610      	mov	r0, r2
 8027610:	f7fc fce6 	bl	8023fe0 <GUI_ALLOC_h2p>
 8027614:	4607      	mov	r7, r0
 8027616:	2200      	movs	r2, #0
 8027618:	4629      	mov	r1, r5
 802761a:	6a00      	ldr	r0, [r0, #32]
 802761c:	f7ff fc00 	bl	8026e20 <_Findx1>
 8027620:	69ba      	ldr	r2, [r7, #24]
 8027622:	e7f3      	b.n	802760c <WM__GetNextIVR+0x130>
 8027624:	af04      	add	r7, sp, #16
 8027626:	4629      	mov	r1, r5
 8027628:	f857 3d0c 	ldr.w	r3, [r7, #-12]!
 802762c:	69d8      	ldr	r0, [r3, #28]
 802762e:	f7ff fbf7 	bl	8026e20 <_Findx1>
 8027632:	4638      	mov	r0, r7
 8027634:	f7fc fcec 	bl	8024010 <GUI_ALLOC_UnlockH>
 8027638:	69e2      	ldr	r2, [r4, #28]
 802763a:	f644 6320 	movw	r3, #20000	; 0x4e20
 802763e:	429a      	cmp	r2, r3
 8027640:	dc89      	bgt.n	8027556 <WM__GetNextIVR+0x7a>
 8027642:	e895 0003 	ldmia.w	r5, {r0, r1}
 8027646:	e886 0003 	stmia.w	r6, {r0, r1}
 802764a:	f7ff fcd5 	bl	8026ff8 <WM__ActivateClipRect>
 802764e:	2001      	movs	r0, #1
 8027650:	b004      	add	sp, #16
 8027652:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8027656:	bf00      	nop
 8027658:	24000014 	.word	0x24000014
 802765c:	24000b14 	.word	0x24000b14

08027660 <WM__InitIVRSearch>:
 8027660:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8027664:	4e39      	ldr	r6, [pc, #228]	; (802774c <WM__InitIVRSearch+0xec>)
 8027666:	b086      	sub	sp, #24
 8027668:	4680      	mov	r8, r0
 802766a:	6832      	ldr	r2, [r6, #0]
 802766c:	f892 3054 	ldrb.w	r3, [r2, #84]	; 0x54
 8027670:	b913      	cbnz	r3, 8027678 <WM__InitIVRSearch+0x18>
 8027672:	f7ff fcc1 	bl	8026ff8 <WM__ActivateClipRect>
 8027676:	e064      	b.n	8027742 <WM__InitIVRSearch+0xe2>
 8027678:	4f35      	ldr	r7, [pc, #212]	; (8027750 <WM__InitIVRSearch+0xf0>)
 802767a:	6a3b      	ldr	r3, [r7, #32]
 802767c:	463d      	mov	r5, r7
 802767e:	3301      	adds	r3, #1
 8027680:	2b01      	cmp	r3, #1
 8027682:	623b      	str	r3, [r7, #32]
 8027684:	dc5d      	bgt.n	8027742 <WM__InitIVRSearch+0xe2>
 8027686:	6c90      	ldr	r0, [r2, #72]	; 0x48
 8027688:	f7fc fcb4 	bl	8023ff4 <GUI_ALLOC_LockH>
 802768c:	f04f 33ff 	mov.w	r3, #4294967295
 8027690:	9000      	str	r0, [sp, #0]
 8027692:	61fb      	str	r3, [r7, #28]
 8027694:	4b2f      	ldr	r3, [pc, #188]	; (8027754 <WM__InitIVRSearch+0xf4>)
 8027696:	781b      	ldrb	r3, [r3, #0]
 8027698:	b113      	cbz	r3, 80276a0 <WM__InitIVRSearch+0x40>
 802769a:	ab02      	add	r3, sp, #8
 802769c:	3008      	adds	r0, #8
 802769e:	e004      	b.n	80276aa <WM__InitIVRSearch+0x4a>
 80276a0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80276a2:	f013 0402 	ands.w	r4, r3, #2
 80276a6:	d00c      	beq.n	80276c2 <WM__InitIVRSearch+0x62>
 80276a8:	ab02      	add	r3, sp, #8
 80276aa:	ac02      	add	r4, sp, #8
 80276ac:	c803      	ldmia	r0, {r0, r1}
 80276ae:	e883 0003 	stmia.w	r3, {r0, r1}
 80276b2:	f1b8 0f00 	cmp.w	r8, #0
 80276b6:	d00c      	beq.n	80276d2 <WM__InitIVRSearch+0x72>
 80276b8:	4641      	mov	r1, r8
 80276ba:	4620      	mov	r0, r4
 80276bc:	f7fd fbc4 	bl	8024e48 <GUI__IntersectRect>
 80276c0:	e007      	b.n	80276d2 <WM__InitIVRSearch+0x72>
 80276c2:	6a3b      	ldr	r3, [r7, #32]
 80276c4:	4668      	mov	r0, sp
 80276c6:	3b01      	subs	r3, #1
 80276c8:	623b      	str	r3, [r7, #32]
 80276ca:	f7fc fca1 	bl	8024010 <GUI_ALLOC_UnlockH>
 80276ce:	4620      	mov	r0, r4
 80276d0:	e038      	b.n	8027744 <WM__InitIVRSearch+0xe4>
 80276d2:	6833      	ldr	r3, [r6, #0]
 80276d4:	4f20      	ldr	r7, [pc, #128]	; (8027758 <WM__InitIVRSearch+0xf8>)
 80276d6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80276d8:	b1c2      	cbz	r2, 802770c <WM__InitIVRSearch+0xac>
 80276da:	9b00      	ldr	r3, [sp, #0]
 80276dc:	6810      	ldr	r0, [r2, #0]
 80276de:	9301      	str	r3, [sp, #4]
 80276e0:	ab04      	add	r3, sp, #16
 80276e2:	6851      	ldr	r1, [r2, #4]
 80276e4:	c303      	stmia	r3!, {r0, r1}
 80276e6:	683b      	ldr	r3, [r7, #0]
 80276e8:	b133      	cbz	r3, 80276f8 <WM__InitIVRSearch+0x98>
 80276ea:	a801      	add	r0, sp, #4
 80276ec:	f7fc fc90 	bl	8024010 <GUI_ALLOC_UnlockH>
 80276f0:	6838      	ldr	r0, [r7, #0]
 80276f2:	f7fc fc7f 	bl	8023ff4 <GUI_ALLOC_LockH>
 80276f6:	9001      	str	r0, [sp, #4]
 80276f8:	a904      	add	r1, sp, #16
 80276fa:	9801      	ldr	r0, [sp, #4]
 80276fc:	f7ff fc4c 	bl	8026f98 <WM__Client2Screen>
 8027700:	4620      	mov	r0, r4
 8027702:	a904      	add	r1, sp, #16
 8027704:	f7fd fba0 	bl	8024e48 <GUI__IntersectRect>
 8027708:	a801      	add	r0, sp, #4
 802770a:	e000      	b.n	802770e <WM__InitIVRSearch+0xae>
 802770c:	4668      	mov	r0, sp
 802770e:	f7fc fc7f 	bl	8024010 <GUI_ALLOC_UnlockH>
 8027712:	6839      	ldr	r1, [r7, #0]
 8027714:	b119      	cbz	r1, 802771e <WM__InitIVRSearch+0xbe>
 8027716:	4620      	mov	r0, r4
 8027718:	f7ff fbbc 	bl	8026e94 <WM__ClipAtParentBorders>
 802771c:	b128      	cbz	r0, 802772a <WM__InitIVRSearch+0xca>
 802771e:	6833      	ldr	r3, [r6, #0]
 8027720:	4620      	mov	r0, r4
 8027722:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8027724:	f7ff fbb6 	bl	8026e94 <WM__ClipAtParentBorders>
 8027728:	b918      	cbnz	r0, 8027732 <WM__InitIVRSearch+0xd2>
 802772a:	6a2b      	ldr	r3, [r5, #32]
 802772c:	3b01      	subs	r3, #1
 802772e:	622b      	str	r3, [r5, #32]
 8027730:	e008      	b.n	8027744 <WM__InitIVRSearch+0xe4>
 8027732:	4b0a      	ldr	r3, [pc, #40]	; (802775c <WM__InitIVRSearch+0xfc>)
 8027734:	e894 0003 	ldmia.w	r4, {r0, r1}
 8027738:	e883 0003 	stmia.w	r3, {r0, r1}
 802773c:	f7ff fece 	bl	80274dc <WM__GetNextIVR>
 8027740:	e000      	b.n	8027744 <WM__InitIVRSearch+0xe4>
 8027742:	2001      	movs	r0, #1
 8027744:	b006      	add	sp, #24
 8027746:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802774a:	bf00      	nop
 802774c:	24000014 	.word	0x24000014
 8027750:	24000b14 	.word	0x24000b14
 8027754:	24040a04 	.word	0x24040a04
 8027758:	240409d4 	.word	0x240409d4
 802775c:	24000b20 	.word	0x24000b20

08027760 <WM_Activate>:
 8027760:	4b02      	ldr	r3, [pc, #8]	; (802776c <WM_Activate+0xc>)
 8027762:	2201      	movs	r2, #1
 8027764:	681b      	ldr	r3, [r3, #0]
 8027766:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 802776a:	4770      	bx	lr
 802776c:	24000014 	.word	0x24000014

08027770 <WM_DefaultProc>:
 8027770:	b510      	push	{r4, lr}
 8027772:	4604      	mov	r4, r0
 8027774:	6840      	ldr	r0, [r0, #4]
 8027776:	6823      	ldr	r3, [r4, #0]
 8027778:	2b17      	cmp	r3, #23
 802777a:	d010      	beq.n	802779e <WM_DefaultProc+0x2e>
 802777c:	dc07      	bgt.n	802778e <WM_DefaultProc+0x1e>
 802777e:	2b0e      	cmp	r3, #14
 8027780:	d00f      	beq.n	80277a2 <WM_DefaultProc+0x32>
 8027782:	2b14      	cmp	r3, #20
 8027784:	d115      	bne.n	80277b2 <WM_DefaultProc+0x42>
 8027786:	68e1      	ldr	r1, [r4, #12]
 8027788:	f000 f986 	bl	8027a98 <WM__GetClientRectEx>
 802778c:	e011      	b.n	80277b2 <WM_DefaultProc+0x42>
 802778e:	2b22      	cmp	r3, #34	; 0x22
 8027790:	d00c      	beq.n	80277ac <WM_DefaultProc+0x3c>
 8027792:	2b28      	cmp	r3, #40	; 0x28
 8027794:	d10d      	bne.n	80277b2 <WM_DefaultProc+0x42>
 8027796:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802779a:	f7ff bdb9 	b.w	8027310 <WM_InvalidateWindow>
 802779e:	60e0      	str	r0, [r4, #12]
 80277a0:	bd10      	pop	{r4, pc}
 80277a2:	4621      	mov	r1, r4
 80277a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80277a8:	f000 b920 	b.w	80279ec <WM_SendToParent>
 80277ac:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
 80277b0:	e000      	b.n	80277b4 <WM_DefaultProc+0x44>
 80277b2:	2300      	movs	r3, #0
 80277b4:	60e3      	str	r3, [r4, #12]
 80277b6:	bd10      	pop	{r4, pc}

080277b8 <_cbBackWin>:
 80277b8:	6803      	ldr	r3, [r0, #0]
 80277ba:	2b0e      	cmp	r3, #14
 80277bc:	b510      	push	{r4, lr}
 80277be:	4604      	mov	r4, r0
 80277c0:	d002      	beq.n	80277c8 <_cbBackWin+0x10>
 80277c2:	2b0f      	cmp	r3, #15
 80277c4:	d009      	beq.n	80277da <_cbBackWin+0x22>
 80277c6:	e020      	b.n	802780a <_cbBackWin+0x52>
 80277c8:	68c3      	ldr	r3, [r0, #12]
 80277ca:	685a      	ldr	r2, [r3, #4]
 80277cc:	2a01      	cmp	r2, #1
 80277ce:	d121      	bne.n	8027814 <_cbBackWin+0x5c>
 80277d0:	6818      	ldr	r0, [r3, #0]
 80277d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80277d6:	f7fd ba2b 	b.w	8024c30 <GUI_StoreKey>
 80277da:	4a0f      	ldr	r2, [pc, #60]	; (8027818 <_cbBackWin+0x60>)
 80277dc:	6843      	ldr	r3, [r0, #4]
 80277de:	6811      	ldr	r1, [r2, #0]
 80277e0:	428b      	cmp	r3, r1
 80277e2:	d006      	beq.n	80277f2 <_cbBackWin+0x3a>
 80277e4:	6852      	ldr	r2, [r2, #4]
 80277e6:	4293      	cmp	r3, r2
 80277e8:	bf0c      	ite	eq
 80277ea:	2301      	moveq	r3, #1
 80277ec:	f04f 33ff 	movne.w	r3, #4294967295
 80277f0:	e000      	b.n	80277f4 <_cbBackWin+0x3c>
 80277f2:	2300      	movs	r3, #0
 80277f4:	4a09      	ldr	r2, [pc, #36]	; (802781c <_cbBackWin+0x64>)
 80277f6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80277fa:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
 80277fe:	4298      	cmp	r0, r3
 8027800:	d003      	beq.n	802780a <_cbBackWin+0x52>
 8027802:	f7fc fe6d 	bl	80244e0 <GUI_SetBkColor>
 8027806:	f7fc ff6d 	bl	80246e4 <GUI_Clear>
 802780a:	4620      	mov	r0, r4
 802780c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8027810:	f7ff bfae 	b.w	8027770 <WM_DefaultProc>
 8027814:	bd10      	pop	{r4, pc}
 8027816:	bf00      	nop
 8027818:	240409d8 	.word	0x240409d8
 802781c:	24040a0c 	.word	0x24040a0c

08027820 <WM_Init>:
 8027820:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8027824:	4d2a      	ldr	r5, [pc, #168]	; (80278d0 <WM_Init+0xb0>)
 8027826:	7828      	ldrb	r0, [r5, #0]
 8027828:	2800      	cmp	r0, #0
 802782a:	d14d      	bne.n	80278c8 <WM_Init+0xa8>
 802782c:	4b29      	ldr	r3, [pc, #164]	; (80278d4 <WM_Init+0xb4>)
 802782e:	4604      	mov	r4, r0
 8027830:	4e29      	ldr	r6, [pc, #164]	; (80278d8 <WM_Init+0xb8>)
 8027832:	6018      	str	r0, [r3, #0]
 8027834:	4b29      	ldr	r3, [pc, #164]	; (80278dc <WM_Init+0xbc>)
 8027836:	4f2a      	ldr	r7, [pc, #168]	; (80278e0 <WM_Init+0xc0>)
 8027838:	681b      	ldr	r3, [r3, #0]
 802783a:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 802790c <WM_Init+0xec>
 802783e:	6458      	str	r0, [r3, #68]	; 0x44
 8027840:	4b28      	ldr	r3, [pc, #160]	; (80278e4 <WM_Init+0xc4>)
 8027842:	60a8      	str	r0, [r5, #8]
 8027844:	8018      	strh	r0, [r3, #0]
 8027846:	4b28      	ldr	r3, [pc, #160]	; (80278e8 <WM_Init+0xc8>)
 8027848:	8018      	strh	r0, [r3, #0]
 802784a:	4620      	mov	r0, r4
 802784c:	f7fd f882 	bl	8024954 <GUI_DEVICE__GetpDriver>
 8027850:	b1a8      	cbz	r0, 802787e <WM_Init+0x5e>
 8027852:	f04f 32ff 	mov.w	r2, #4294967295
 8027856:	2302      	movs	r3, #2
 8027858:	2100      	movs	r1, #0
 802785a:	9602      	str	r6, [sp, #8]
 802785c:	e88d 000c 	stmia.w	sp, {r2, r3}
 8027860:	f643 73ff 	movw	r3, #16383	; 0x3fff
 8027864:	9103      	str	r1, [sp, #12]
 8027866:	4608      	mov	r0, r1
 8027868:	461a      	mov	r2, r3
 802786a:	f7ff fd83 	bl	8027374 <WM_CreateWindowAsChild>
 802786e:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
 8027872:	f847 0024 	str.w	r0, [r7, r4, lsl #2]
 8027876:	f848 3024 	str.w	r3, [r8, r4, lsl #2]
 802787a:	f7ff fd49 	bl	8027310 <WM_InvalidateWindow>
 802787e:	3401      	adds	r4, #1
 8027880:	2c02      	cmp	r4, #2
 8027882:	d1e2      	bne.n	802784a <WM_Init+0x2a>
 8027884:	4819      	ldr	r0, [pc, #100]	; (80278ec <WM_Init+0xcc>)
 8027886:	f000 f8ff 	bl	8027a88 <WM__AddCriticalHandle>
 802788a:	4819      	ldr	r0, [pc, #100]	; (80278f0 <WM_Init+0xd0>)
 802788c:	f000 f8fc 	bl	8027a88 <WM__AddCriticalHandle>
 8027890:	4818      	ldr	r0, [pc, #96]	; (80278f4 <WM_Init+0xd4>)
 8027892:	f000 f8f9 	bl	8027a88 <WM__AddCriticalHandle>
 8027896:	4818      	ldr	r0, [pc, #96]	; (80278f8 <WM_Init+0xd8>)
 8027898:	f000 f8f6 	bl	8027a88 <WM__AddCriticalHandle>
 802789c:	4817      	ldr	r0, [pc, #92]	; (80278fc <WM_Init+0xdc>)
 802789e:	f000 f8f3 	bl	8027a88 <WM__AddCriticalHandle>
 80278a2:	4817      	ldr	r0, [pc, #92]	; (8027900 <WM_Init+0xe0>)
 80278a4:	f000 f8f0 	bl	8027a88 <WM__AddCriticalHandle>
 80278a8:	4b0d      	ldr	r3, [pc, #52]	; (80278e0 <WM_Init+0xc0>)
 80278aa:	6818      	ldr	r0, [r3, #0]
 80278ac:	f7ff fd3e 	bl	802732c <WM_SelectWindow>
 80278b0:	f7ff ff56 	bl	8027760 <WM_Activate>
 80278b4:	2301      	movs	r3, #1
 80278b6:	4813      	ldr	r0, [pc, #76]	; (8027904 <WM_Init+0xe4>)
 80278b8:	702b      	strb	r3, [r5, #0]
 80278ba:	4b13      	ldr	r3, [pc, #76]	; (8027908 <WM_Init+0xe8>)
 80278bc:	626b      	str	r3, [r5, #36]	; 0x24
 80278be:	b004      	add	sp, #16
 80278c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80278c4:	f7fd b832 	b.w	802492c <GUI__RegisterExit>
 80278c8:	b004      	add	sp, #16
 80278ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80278ce:	bf00      	nop
 80278d0:	24000b14 	.word	0x24000b14
 80278d4:	240409f4 	.word	0x240409f4
 80278d8:	080277b9 	.word	0x080277b9
 80278dc:	24000014 	.word	0x24000014
 80278e0:	240409d8 	.word	0x240409d8
 80278e4:	240409f0 	.word	0x240409f0
 80278e8:	240409d0 	.word	0x240409d0
 80278ec:	24040a4c 	.word	0x24040a4c
 80278f0:	24040a3c 	.word	0x24040a3c
 80278f4:	24040a2c 	.word	0x24040a2c
 80278f8:	24040a54 	.word	0x24040a54
 80278fc:	24040a44 	.word	0x24040a44
 8027900:	24040a34 	.word	0x24040a34
 8027904:	24000b38 	.word	0x24000b38
 8027908:	08026c51 	.word	0x08026c51
 802790c:	24040a0c 	.word	0x24040a0c

08027910 <WM_GetDesktopWindow>:
 8027910:	4b03      	ldr	r3, [pc, #12]	; (8027920 <WM_GetDesktopWindow+0x10>)
 8027912:	681b      	ldr	r3, [r3, #0]
 8027914:	7c5a      	ldrb	r2, [r3, #17]
 8027916:	4b03      	ldr	r3, [pc, #12]	; (8027924 <WM_GetDesktopWindow+0x14>)
 8027918:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 802791c:	4770      	bx	lr
 802791e:	bf00      	nop
 8027920:	24000014 	.word	0x24000014
 8027924:	240409d8 	.word	0x240409d8

08027928 <WM_GetFirstChild>:
 8027928:	b510      	push	{r4, lr}
 802792a:	4604      	mov	r4, r0
 802792c:	b138      	cbz	r0, 802793e <WM_GetFirstChild+0x16>
 802792e:	f7fd f9b9 	bl	8024ca4 <GUI_Lock>
 8027932:	4620      	mov	r0, r4
 8027934:	f7fc fb54 	bl	8023fe0 <GUI_ALLOC_h2p>
 8027938:	69c4      	ldr	r4, [r0, #28]
 802793a:	f7fd f9a9 	bl	8024c90 <GUI_Unlock>
 802793e:	4620      	mov	r0, r4
 8027940:	bd10      	pop	{r4, pc}

08027942 <WM_GetParent>:
 8027942:	b510      	push	{r4, lr}
 8027944:	4604      	mov	r4, r0
 8027946:	b138      	cbz	r0, 8027958 <WM_GetParent+0x16>
 8027948:	f7fd f9ac 	bl	8024ca4 <GUI_Lock>
 802794c:	4620      	mov	r0, r4
 802794e:	f7fc fb47 	bl	8023fe0 <GUI_ALLOC_h2p>
 8027952:	6984      	ldr	r4, [r0, #24]
 8027954:	f7fd f99c 	bl	8024c90 <GUI_Unlock>
 8027958:	4620      	mov	r0, r4
 802795a:	bd10      	pop	{r4, pc}

0802795c <WM_BringToBottom>:
 802795c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8027960:	4604      	mov	r4, r0
 8027962:	b087      	sub	sp, #28
 8027964:	f7fd f99e 	bl	8024ca4 <GUI_Lock>
 8027968:	2c00      	cmp	r4, #0
 802796a:	d03a      	beq.n	80279e2 <WM_BringToBottom+0x86>
 802796c:	4620      	mov	r0, r4
 802796e:	ad04      	add	r5, sp, #16
 8027970:	f7fc fb40 	bl	8023ff4 <GUI_ALLOC_LockH>
 8027974:	4603      	mov	r3, r0
 8027976:	9001      	str	r0, [sp, #4]
 8027978:	6a1e      	ldr	r6, [r3, #32]
 802797a:	f8d3 9028 	ldr.w	r9, [r3, #40]	; 0x28
 802797e:	c803      	ldmia	r0, {r0, r1}
 8027980:	e885 0003 	stmia.w	r5, {r0, r1}
 8027984:	a801      	add	r0, sp, #4
 8027986:	f7fc fb43 	bl	8024010 <GUI_ALLOC_UnlockH>
 802798a:	4620      	mov	r0, r4
 802798c:	f000 f84a 	bl	8027a24 <WM__GetPrevSibling>
 8027990:	4607      	mov	r7, r0
 8027992:	b330      	cbz	r0, 80279e2 <WM_BringToBottom+0x86>
 8027994:	4620      	mov	r0, r4
 8027996:	f7ff ffd4 	bl	8027942 <WM_GetParent>
 802799a:	f019 0f02 	tst.w	r9, #2
 802799e:	4680      	mov	r8, r0
 80279a0:	d004      	beq.n	80279ac <WM_BringToBottom+0x50>
 80279a2:	4601      	mov	r1, r0
 80279a4:	4632      	mov	r2, r6
 80279a6:	4628      	mov	r0, r5
 80279a8:	f7ff fc6e 	bl	8027288 <WM__InvalidateRectEx>
 80279ac:	4620      	mov	r0, r4
 80279ae:	f7fc fb21 	bl	8023ff4 <GUI_ALLOC_LockH>
 80279b2:	9001      	str	r0, [sp, #4]
 80279b4:	4640      	mov	r0, r8
 80279b6:	f7fc fb1d 	bl	8023ff4 <GUI_ALLOC_LockH>
 80279ba:	9003      	str	r0, [sp, #12]
 80279bc:	4638      	mov	r0, r7
 80279be:	f7fc fb19 	bl	8023ff4 <GUI_ALLOC_LockH>
 80279c2:	9b03      	ldr	r3, [sp, #12]
 80279c4:	9a01      	ldr	r2, [sp, #4]
 80279c6:	69d9      	ldr	r1, [r3, #28]
 80279c8:	6206      	str	r6, [r0, #32]
 80279ca:	9002      	str	r0, [sp, #8]
 80279cc:	a801      	add	r0, sp, #4
 80279ce:	6211      	str	r1, [r2, #32]
 80279d0:	61dc      	str	r4, [r3, #28]
 80279d2:	f7fc fb1d 	bl	8024010 <GUI_ALLOC_UnlockH>
 80279d6:	a803      	add	r0, sp, #12
 80279d8:	f7fc fb1a 	bl	8024010 <GUI_ALLOC_UnlockH>
 80279dc:	a802      	add	r0, sp, #8
 80279de:	f7fc fb17 	bl	8024010 <GUI_ALLOC_UnlockH>
 80279e2:	f7fd f955 	bl	8024c90 <GUI_Unlock>
 80279e6:	b007      	add	sp, #28
 80279e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080279ec <WM_SendToParent>:
 80279ec:	b538      	push	{r3, r4, r5, lr}
 80279ee:	4605      	mov	r5, r0
 80279f0:	460c      	mov	r4, r1
 80279f2:	b169      	cbz	r1, 8027a10 <WM_SendToParent+0x24>
 80279f4:	f7fd f956 	bl	8024ca4 <GUI_Lock>
 80279f8:	4628      	mov	r0, r5
 80279fa:	f7ff ffa2 	bl	8027942 <WM_GetParent>
 80279fe:	b118      	cbz	r0, 8027a08 <WM_SendToParent+0x1c>
 8027a00:	60a5      	str	r5, [r4, #8]
 8027a02:	4621      	mov	r1, r4
 8027a04:	f000 f822 	bl	8027a4c <WM__SendMessage>
 8027a08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8027a0c:	f7fd b940 	b.w	8024c90 <GUI_Unlock>
 8027a10:	bd38      	pop	{r3, r4, r5, pc}

08027a12 <WM__GetFirstSibling>:
 8027a12:	b508      	push	{r3, lr}
 8027a14:	f7ff ff95 	bl	8027942 <WM_GetParent>
 8027a18:	b118      	cbz	r0, 8027a22 <WM__GetFirstSibling+0x10>
 8027a1a:	f7fc fae1 	bl	8023fe0 <GUI_ALLOC_h2p>
 8027a1e:	69c0      	ldr	r0, [r0, #28]
 8027a20:	bd08      	pop	{r3, pc}
 8027a22:	bd08      	pop	{r3, pc}

08027a24 <WM__GetPrevSibling>:
 8027a24:	b538      	push	{r3, r4, r5, lr}
 8027a26:	4605      	mov	r5, r0
 8027a28:	f7ff fff3 	bl	8027a12 <WM__GetFirstSibling>
 8027a2c:	4604      	mov	r4, r0
 8027a2e:	b154      	cbz	r4, 8027a46 <WM__GetPrevSibling+0x22>
 8027a30:	42ac      	cmp	r4, r5
 8027a32:	d007      	beq.n	8027a44 <WM__GetPrevSibling+0x20>
 8027a34:	4620      	mov	r0, r4
 8027a36:	f7fc fad3 	bl	8023fe0 <GUI_ALLOC_h2p>
 8027a3a:	6a03      	ldr	r3, [r0, #32]
 8027a3c:	429d      	cmp	r5, r3
 8027a3e:	d002      	beq.n	8027a46 <WM__GetPrevSibling+0x22>
 8027a40:	461c      	mov	r4, r3
 8027a42:	e7f4      	b.n	8027a2e <WM__GetPrevSibling+0xa>
 8027a44:	2400      	movs	r4, #0
 8027a46:	4620      	mov	r0, r4
 8027a48:	bd38      	pop	{r3, r4, r5, pc}
	...

08027a4c <WM__SendMessage>:
 8027a4c:	b570      	push	{r4, r5, r6, lr}
 8027a4e:	4c0d      	ldr	r4, [pc, #52]	; (8027a84 <WM__SendMessage+0x38>)
 8027a50:	4606      	mov	r6, r0
 8027a52:	460d      	mov	r5, r1
 8027a54:	6823      	ldr	r3, [r4, #0]
 8027a56:	2b13      	cmp	r3, #19
 8027a58:	dc12      	bgt.n	8027a80 <WM__SendMessage+0x34>
 8027a5a:	f7fc fac1 	bl	8023fe0 <GUI_ALLOC_h2p>
 8027a5e:	6902      	ldr	r2, [r0, #16]
 8027a60:	606e      	str	r6, [r5, #4]
 8027a62:	b142      	cbz	r2, 8027a76 <WM__SendMessage+0x2a>
 8027a64:	6823      	ldr	r3, [r4, #0]
 8027a66:	4628      	mov	r0, r5
 8027a68:	3301      	adds	r3, #1
 8027a6a:	6023      	str	r3, [r4, #0]
 8027a6c:	4790      	blx	r2
 8027a6e:	6823      	ldr	r3, [r4, #0]
 8027a70:	3b01      	subs	r3, #1
 8027a72:	6023      	str	r3, [r4, #0]
 8027a74:	bd70      	pop	{r4, r5, r6, pc}
 8027a76:	4628      	mov	r0, r5
 8027a78:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8027a7c:	f7ff be78 	b.w	8027770 <WM_DefaultProc>
 8027a80:	bd70      	pop	{r4, r5, r6, pc}
 8027a82:	bf00      	nop
 8027a84:	24000b44 	.word	0x24000b44

08027a88 <WM__AddCriticalHandle>:
 8027a88:	4b02      	ldr	r3, [pc, #8]	; (8027a94 <WM__AddCriticalHandle+0xc>)
 8027a8a:	681a      	ldr	r2, [r3, #0]
 8027a8c:	6002      	str	r2, [r0, #0]
 8027a8e:	6018      	str	r0, [r3, #0]
 8027a90:	4770      	bx	lr
 8027a92:	bf00      	nop
 8027a94:	24040a14 	.word	0x24040a14

08027a98 <WM__GetClientRectEx>:
 8027a98:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8027a9a:	460d      	mov	r5, r1
 8027a9c:	b158      	cbz	r0, 8027ab6 <WM__GetClientRectEx+0x1e>
 8027a9e:	b151      	cbz	r1, 8027ab6 <WM__GetClientRectEx+0x1e>
 8027aa0:	ac02      	add	r4, sp, #8
 8027aa2:	f7fc faa7 	bl	8023ff4 <GUI_ALLOC_LockH>
 8027aa6:	4629      	mov	r1, r5
 8027aa8:	f844 0d04 	str.w	r0, [r4, #-4]!
 8027aac:	f7ff fb0c 	bl	80270c8 <WM__GetClientRectWin>
 8027ab0:	4620      	mov	r0, r4
 8027ab2:	f7fc faad 	bl	8024010 <GUI_ALLOC_UnlockH>
 8027ab6:	b003      	add	sp, #12
 8027ab8:	bd30      	pop	{r4, r5, pc}

08027aba <_GetIndexMask_0>:
 8027aba:	b508      	push	{r3, lr}
 8027abc:	f7fd fe68 	bl	8025790 <LCD_GetNumColors>
 8027ac0:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 8027ac4:	d010      	beq.n	8027ae8 <_GetIndexMask_0+0x2e>
 8027ac6:	287f      	cmp	r0, #127	; 0x7f
 8027ac8:	d810      	bhi.n	8027aec <_GetIndexMask_0+0x32>
 8027aca:	283f      	cmp	r0, #63	; 0x3f
 8027acc:	d810      	bhi.n	8027af0 <_GetIndexMask_0+0x36>
 8027ace:	281f      	cmp	r0, #31
 8027ad0:	d810      	bhi.n	8027af4 <_GetIndexMask_0+0x3a>
 8027ad2:	280f      	cmp	r0, #15
 8027ad4:	d810      	bhi.n	8027af8 <_GetIndexMask_0+0x3e>
 8027ad6:	2807      	cmp	r0, #7
 8027ad8:	d810      	bhi.n	8027afc <_GetIndexMask_0+0x42>
 8027ada:	2803      	cmp	r0, #3
 8027adc:	d810      	bhi.n	8027b00 <_GetIndexMask_0+0x46>
 8027ade:	2801      	cmp	r0, #1
 8027ae0:	bf94      	ite	ls
 8027ae2:	2000      	movls	r0, #0
 8027ae4:	2001      	movhi	r0, #1
 8027ae6:	e00c      	b.n	8027b02 <_GetIndexMask_0+0x48>
 8027ae8:	2008      	movs	r0, #8
 8027aea:	e00a      	b.n	8027b02 <_GetIndexMask_0+0x48>
 8027aec:	2007      	movs	r0, #7
 8027aee:	e008      	b.n	8027b02 <_GetIndexMask_0+0x48>
 8027af0:	2006      	movs	r0, #6
 8027af2:	e006      	b.n	8027b02 <_GetIndexMask_0+0x48>
 8027af4:	2005      	movs	r0, #5
 8027af6:	e004      	b.n	8027b02 <_GetIndexMask_0+0x48>
 8027af8:	2004      	movs	r0, #4
 8027afa:	e002      	b.n	8027b02 <_GetIndexMask_0+0x48>
 8027afc:	2003      	movs	r0, #3
 8027afe:	e000      	b.n	8027b02 <_GetIndexMask_0+0x48>
 8027b00:	2002      	movs	r0, #2
 8027b02:	2301      	movs	r3, #1
 8027b04:	fa03 f000 	lsl.w	r0, r3, r0
 8027b08:	3801      	subs	r0, #1
 8027b0a:	bd08      	pop	{r3, pc}

08027b0c <_Index2Color_0>:
 8027b0c:	b538      	push	{r3, r4, r5, lr}
 8027b0e:	4604      	mov	r4, r0
 8027b10:	f7fd fe3e 	bl	8025790 <LCD_GetNumColors>
 8027b14:	4605      	mov	r5, r0
 8027b16:	f7fd fe59 	bl	80257cc <LCD_GetPalette>
 8027b1a:	42a5      	cmp	r5, r4
 8027b1c:	d903      	bls.n	8027b26 <_Index2Color_0+0x1a>
 8027b1e:	b118      	cbz	r0, 8027b28 <_Index2Color_0+0x1c>
 8027b20:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8027b24:	bd38      	pop	{r3, r4, r5, pc}
 8027b26:	2000      	movs	r0, #0
 8027b28:	bd38      	pop	{r3, r4, r5, pc}

08027b2a <_Color2Index_0>:
 8027b2a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8027b2e:	4681      	mov	r9, r0
 8027b30:	f7fd fe2e 	bl	8025790 <LCD_GetNumColors>
 8027b34:	4607      	mov	r7, r0
 8027b36:	f7fd fe49 	bl	80257cc <LCD_GetPalette>
 8027b3a:	4606      	mov	r6, r0
 8027b3c:	b1e0      	cbz	r0, 8027b78 <_Color2Index_0+0x4e>
 8027b3e:	2000      	movs	r0, #0
 8027b40:	f856 3020 	ldr.w	r3, [r6, r0, lsl #2]
 8027b44:	454b      	cmp	r3, r9
 8027b46:	d017      	beq.n	8027b78 <_Color2Index_0+0x4e>
 8027b48:	3001      	adds	r0, #1
 8027b4a:	4287      	cmp	r7, r0
 8027b4c:	dcf8      	bgt.n	8027b40 <_Color2Index_0+0x16>
 8027b4e:	2400      	movs	r4, #0
 8027b50:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
 8027b54:	4625      	mov	r5, r4
 8027b56:	f856 1025 	ldr.w	r1, [r6, r5, lsl #2]
 8027b5a:	4648      	mov	r0, r9
 8027b5c:	f7fc fc16 	bl	802438c <GUI_CalcColorDist>
 8027b60:	4580      	cmp	r8, r0
 8027b62:	bf88      	it	hi
 8027b64:	462c      	movhi	r4, r5
 8027b66:	f105 0501 	add.w	r5, r5, #1
 8027b6a:	bf88      	it	hi
 8027b6c:	4680      	movhi	r8, r0
 8027b6e:	42af      	cmp	r7, r5
 8027b70:	dcf1      	bgt.n	8027b56 <_Color2Index_0+0x2c>
 8027b72:	4620      	mov	r0, r4
 8027b74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8027b78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08027b7c <GUI_GetYAdjust>:
 8027b7c:	b510      	push	{r4, lr}
 8027b7e:	f7fd f891 	bl	8024ca4 <GUI_Lock>
 8027b82:	4b0c      	ldr	r3, [pc, #48]	; (8027bb4 <GUI_GetYAdjust+0x38>)
 8027b84:	681a      	ldr	r2, [r3, #0]
 8027b86:	8d93      	ldrh	r3, [r2, #44]	; 0x2c
 8027b88:	f003 030c 	and.w	r3, r3, #12
 8027b8c:	2b08      	cmp	r3, #8
 8027b8e:	d007      	beq.n	8027ba0 <GUI_GetYAdjust+0x24>
 8027b90:	2b0c      	cmp	r3, #12
 8027b92:	d005      	beq.n	8027ba0 <GUI_GetYAdjust+0x24>
 8027b94:	2b04      	cmp	r3, #4
 8027b96:	d107      	bne.n	8027ba8 <GUI_GetYAdjust+0x2c>
 8027b98:	69d3      	ldr	r3, [r2, #28]
 8027b9a:	7e1c      	ldrb	r4, [r3, #24]
 8027b9c:	3c01      	subs	r4, #1
 8027b9e:	e004      	b.n	8027baa <GUI_GetYAdjust+0x2e>
 8027ba0:	69d3      	ldr	r3, [r2, #28]
 8027ba2:	7e1c      	ldrb	r4, [r3, #24]
 8027ba4:	0864      	lsrs	r4, r4, #1
 8027ba6:	e000      	b.n	8027baa <GUI_GetYAdjust+0x2e>
 8027ba8:	2400      	movs	r4, #0
 8027baa:	f7fd f871 	bl	8024c90 <GUI_Unlock>
 8027bae:	4620      	mov	r0, r4
 8027bb0:	bd10      	pop	{r4, pc}
 8027bb2:	bf00      	nop
 8027bb4:	24000014 	.word	0x24000014

08027bb8 <GUI_GetFontDistY>:
 8027bb8:	b510      	push	{r4, lr}
 8027bba:	f7fd f873 	bl	8024ca4 <GUI_Lock>
 8027bbe:	4b04      	ldr	r3, [pc, #16]	; (8027bd0 <GUI_GetFontDistY+0x18>)
 8027bc0:	681b      	ldr	r3, [r3, #0]
 8027bc2:	69db      	ldr	r3, [r3, #28]
 8027bc4:	7e5c      	ldrb	r4, [r3, #25]
 8027bc6:	f7fd f863 	bl	8024c90 <GUI_Unlock>
 8027bca:	4620      	mov	r0, r4
 8027bcc:	bd10      	pop	{r4, pc}
 8027bce:	bf00      	nop
 8027bd0:	24000014 	.word	0x24000014

08027bd4 <GUI_GetCharDistX>:
 8027bd4:	b510      	push	{r4, lr}
 8027bd6:	4604      	mov	r4, r0
 8027bd8:	f7fd f864 	bl	8024ca4 <GUI_Lock>
 8027bdc:	4b05      	ldr	r3, [pc, #20]	; (8027bf4 <GUI_GetCharDistX+0x20>)
 8027bde:	2100      	movs	r1, #0
 8027be0:	4620      	mov	r0, r4
 8027be2:	681b      	ldr	r3, [r3, #0]
 8027be4:	69db      	ldr	r3, [r3, #28]
 8027be6:	685b      	ldr	r3, [r3, #4]
 8027be8:	4798      	blx	r3
 8027bea:	4604      	mov	r4, r0
 8027bec:	f7fd f850 	bl	8024c90 <GUI_Unlock>
 8027bf0:	4620      	mov	r0, r4
 8027bf2:	bd10      	pop	{r4, pc}
 8027bf4:	24000014 	.word	0x24000014

08027bf8 <GUI_GetCharDistXEx>:
 8027bf8:	b538      	push	{r3, r4, r5, lr}
 8027bfa:	4604      	mov	r4, r0
 8027bfc:	460d      	mov	r5, r1
 8027bfe:	f7fd f851 	bl	8024ca4 <GUI_Lock>
 8027c02:	4b06      	ldr	r3, [pc, #24]	; (8027c1c <GUI_GetCharDistXEx+0x24>)
 8027c04:	4629      	mov	r1, r5
 8027c06:	4620      	mov	r0, r4
 8027c08:	681b      	ldr	r3, [r3, #0]
 8027c0a:	69db      	ldr	r3, [r3, #28]
 8027c0c:	685b      	ldr	r3, [r3, #4]
 8027c0e:	4798      	blx	r3
 8027c10:	4604      	mov	r4, r0
 8027c12:	f7fd f83d 	bl	8024c90 <GUI_Unlock>
 8027c16:	4620      	mov	r0, r4
 8027c18:	bd38      	pop	{r3, r4, r5, pc}
 8027c1a:	bf00      	nop
 8027c1c:	24000014 	.word	0x24000014

08027c20 <_Log2VisBuffered>:
 8027c20:	4770      	bx	lr
	...

08027c24 <_DispLine>:
 8027c24:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8027c26:	4615      	mov	r5, r2
 8027c28:	ab02      	add	r3, sp, #8
 8027c2a:	4a21      	ldr	r2, [pc, #132]	; (8027cb0 <_DispLine+0x8c>)
 8027c2c:	4c21      	ldr	r4, [pc, #132]	; (8027cb4 <_DispLine+0x90>)
 8027c2e:	f843 1d08 	str.w	r1, [r3, #-8]!
 8027c32:	4619      	mov	r1, r3
 8027c34:	9001      	str	r0, [sp, #4]
 8027c36:	6812      	ldr	r2, [r2, #0]
 8027c38:	4790      	blx	r2
 8027c3a:	6823      	ldr	r3, [r4, #0]
 8027c3c:	9001      	str	r0, [sp, #4]
 8027c3e:	6958      	ldr	r0, [r3, #20]
 8027c40:	b940      	cbnz	r0, 8027c54 <_DispLine+0x30>
 8027c42:	2001      	movs	r0, #1
 8027c44:	f000 faf4 	bl	8028230 <GUI__ManageCache>
 8027c48:	6822      	ldr	r2, [r4, #0]
 8027c4a:	69d3      	ldr	r3, [r2, #28]
 8027c4c:	695b      	ldr	r3, [r3, #20]
 8027c4e:	b93b      	cbnz	r3, 8027c60 <_DispLine+0x3c>
 8027c50:	4d19      	ldr	r5, [pc, #100]	; (8027cb8 <_DispLine+0x94>)
 8027c52:	e022      	b.n	8027c9a <_DispLine+0x76>
 8027c54:	4629      	mov	r1, r5
 8027c56:	f7fc fc19 	bl	802448c <GUI_RectsIntersect>
 8027c5a:	2800      	cmp	r0, #0
 8027c5c:	d1f1      	bne.n	8027c42 <_DispLine+0x1e>
 8027c5e:	e024      	b.n	8027caa <_DispLine+0x86>
 8027c60:	4c16      	ldr	r4, [pc, #88]	; (8027cbc <_DispLine+0x98>)
 8027c62:	689b      	ldr	r3, [r3, #8]
 8027c64:	6821      	ldr	r1, [r4, #0]
 8027c66:	b141      	cbz	r1, 8027c7a <_DispLine+0x56>
 8027c68:	f9b2 5022 	ldrsh.w	r5, [r2, #34]	; 0x22
 8027c6c:	9801      	ldr	r0, [sp, #4]
 8027c6e:	9900      	ldr	r1, [sp, #0]
 8027c70:	4798      	blx	r3
 8027c72:	6823      	ldr	r3, [r4, #0]
 8027c74:	4628      	mov	r0, r5
 8027c76:	4798      	blx	r3
 8027c78:	e014      	b.n	8027ca4 <_DispLine+0x80>
 8027c7a:	9900      	ldr	r1, [sp, #0]
 8027c7c:	9801      	ldr	r0, [sp, #4]
 8027c7e:	4798      	blx	r3
 8027c80:	e010      	b.n	8027ca4 <_DispLine+0x80>
 8027c82:	a801      	add	r0, sp, #4
 8027c84:	f7fd f8a8 	bl	8024dd8 <GUI_UC__GetCharCodeInc>
 8027c88:	6823      	ldr	r3, [r4, #0]
 8027c8a:	4606      	mov	r6, r0
 8027c8c:	69db      	ldr	r3, [r3, #28]
 8027c8e:	681b      	ldr	r3, [r3, #0]
 8027c90:	4798      	blx	r3
 8027c92:	682b      	ldr	r3, [r5, #0]
 8027c94:	b10b      	cbz	r3, 8027c9a <_DispLine+0x76>
 8027c96:	4630      	mov	r0, r6
 8027c98:	4798      	blx	r3
 8027c9a:	9b00      	ldr	r3, [sp, #0]
 8027c9c:	3b01      	subs	r3, #1
 8027c9e:	2b00      	cmp	r3, #0
 8027ca0:	9300      	str	r3, [sp, #0]
 8027ca2:	daee      	bge.n	8027c82 <_DispLine+0x5e>
 8027ca4:	2000      	movs	r0, #0
 8027ca6:	f000 fac3 	bl	8028230 <GUI__ManageCache>
 8027caa:	b002      	add	sp, #8
 8027cac:	bd70      	pop	{r4, r5, r6, pc}
 8027cae:	bf00      	nop
 8027cb0:	24000030 	.word	0x24000030
 8027cb4:	24000014 	.word	0x24000014
 8027cb8:	24040998 	.word	0x24040998
 8027cbc:	2404098c 	.word	0x2404098c

08027cc0 <GUI__GetLineNumChars>:
 8027cc0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8027cc2:	460d      	mov	r5, r1
 8027cc4:	9001      	str	r0, [sp, #4]
 8027cc6:	4604      	mov	r4, r0
 8027cc8:	b188      	cbz	r0, 8027cee <GUI__GetLineNumChars+0x2e>
 8027cca:	4b0a      	ldr	r3, [pc, #40]	; (8027cf4 <GUI__GetLineNumChars+0x34>)
 8027ccc:	681b      	ldr	r3, [r3, #0]
 8027cce:	69db      	ldr	r3, [r3, #28]
 8027cd0:	695c      	ldr	r4, [r3, #20]
 8027cd2:	b154      	cbz	r4, 8027cea <GUI__GetLineNumChars+0x2a>
 8027cd4:	6864      	ldr	r4, [r4, #4]
 8027cd6:	b144      	cbz	r4, 8027cea <GUI__GetLineNumChars+0x2a>
 8027cd8:	47a0      	blx	r4
 8027cda:	e009      	b.n	8027cf0 <GUI__GetLineNumChars+0x30>
 8027cdc:	a801      	add	r0, sp, #4
 8027cde:	f7fd f87b 	bl	8024dd8 <GUI_UC__GetCharCodeInc>
 8027ce2:	b120      	cbz	r0, 8027cee <GUI__GetLineNumChars+0x2e>
 8027ce4:	280a      	cmp	r0, #10
 8027ce6:	d002      	beq.n	8027cee <GUI__GetLineNumChars+0x2e>
 8027ce8:	3401      	adds	r4, #1
 8027cea:	42ac      	cmp	r4, r5
 8027cec:	dbf6      	blt.n	8027cdc <GUI__GetLineNumChars+0x1c>
 8027cee:	4620      	mov	r0, r4
 8027cf0:	b003      	add	sp, #12
 8027cf2:	bd30      	pop	{r4, r5, pc}
 8027cf4:	24000014 	.word	0x24000014

08027cf8 <GUI__GetOverlap>:
 8027cf8:	b513      	push	{r0, r1, r4, lr}
 8027cfa:	2400      	movs	r4, #0
 8027cfc:	a902      	add	r1, sp, #8
 8027cfe:	f841 4d04 	str.w	r4, [r1, #-4]!
 8027d02:	f7ff ff79 	bl	8027bf8 <GUI_GetCharDistXEx>
 8027d06:	9b01      	ldr	r3, [sp, #4]
 8027d08:	4298      	cmp	r0, r3
 8027d0a:	bfb4      	ite	lt
 8027d0c:	1a18      	sublt	r0, r3, r0
 8027d0e:	4620      	movge	r0, r4
 8027d10:	b002      	add	sp, #8
 8027d12:	bd10      	pop	{r4, pc}

08027d14 <GUI__GetLineDistX>:
 8027d14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8027d16:	4a15      	ldr	r2, [pc, #84]	; (8027d6c <GUI__GetLineDistX+0x58>)
 8027d18:	ab02      	add	r3, sp, #8
 8027d1a:	9001      	str	r0, [sp, #4]
 8027d1c:	f843 1d08 	str.w	r1, [r3, #-8]!
 8027d20:	4619      	mov	r1, r3
 8027d22:	6812      	ldr	r2, [r2, #0]
 8027d24:	4790      	blx	r2
 8027d26:	9001      	str	r0, [sp, #4]
 8027d28:	b1e8      	cbz	r0, 8027d66 <GUI__GetLineDistX+0x52>
 8027d2a:	4b11      	ldr	r3, [pc, #68]	; (8027d70 <GUI__GetLineDistX+0x5c>)
 8027d2c:	681b      	ldr	r3, [r3, #0]
 8027d2e:	69db      	ldr	r3, [r3, #28]
 8027d30:	695c      	ldr	r4, [r3, #20]
 8027d32:	b10c      	cbz	r4, 8027d38 <GUI__GetLineDistX+0x24>
 8027d34:	6824      	ldr	r4, [r4, #0]
 8027d36:	b90c      	cbnz	r4, 8027d3c <GUI__GetLineDistX+0x28>
 8027d38:	4625      	mov	r5, r4
 8027d3a:	e002      	b.n	8027d42 <GUI__GetLineDistX+0x2e>
 8027d3c:	9900      	ldr	r1, [sp, #0]
 8027d3e:	47a0      	blx	r4
 8027d40:	e011      	b.n	8027d66 <GUI__GetLineDistX+0x52>
 8027d42:	9b00      	ldr	r3, [sp, #0]
 8027d44:	3b01      	subs	r3, #1
 8027d46:	2b00      	cmp	r3, #0
 8027d48:	9300      	str	r3, [sp, #0]
 8027d4a:	db07      	blt.n	8027d5c <GUI__GetLineDistX+0x48>
 8027d4c:	a801      	add	r0, sp, #4
 8027d4e:	f7fd f843 	bl	8024dd8 <GUI_UC__GetCharCodeInc>
 8027d52:	4604      	mov	r4, r0
 8027d54:	f7ff ff3e 	bl	8027bd4 <GUI_GetCharDistX>
 8027d58:	4405      	add	r5, r0
 8027d5a:	e7f2      	b.n	8027d42 <GUI__GetLineDistX+0x2e>
 8027d5c:	4620      	mov	r0, r4
 8027d5e:	f7ff ffcb 	bl	8027cf8 <GUI__GetOverlap>
 8027d62:	4428      	add	r0, r5
 8027d64:	e7ff      	b.n	8027d66 <GUI__GetLineDistX+0x52>
 8027d66:	b003      	add	sp, #12
 8027d68:	bd30      	pop	{r4, r5, pc}
 8027d6a:	bf00      	nop
 8027d6c:	24000030 	.word	0x24000030
 8027d70:	24000014 	.word	0x24000014

08027d74 <GUI__DispLine>:
 8027d74:	4b27      	ldr	r3, [pc, #156]	; (8027e14 <GUI__DispLine+0xa0>)
 8027d76:	681b      	ldr	r3, [r3, #0]
 8027d78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8027d7a:	4605      	mov	r5, r0
 8027d7c:	460e      	mov	r6, r1
 8027d7e:	b163      	cbz	r3, 8027d9a <GUI__DispLine+0x26>
 8027d80:	2000      	movs	r0, #0
 8027d82:	f7ff fc6d 	bl	8027660 <WM__InitIVRSearch>
 8027d86:	2800      	cmp	r0, #0
 8027d88:	d041      	beq.n	8027e0e <GUI__DispLine+0x9a>
 8027d8a:	466a      	mov	r2, sp
 8027d8c:	4631      	mov	r1, r6
 8027d8e:	4628      	mov	r0, r5
 8027d90:	f7ff ff48 	bl	8027c24 <_DispLine>
 8027d94:	f7ff fba2 	bl	80274dc <WM__GetNextIVR>
 8027d98:	e7f5      	b.n	8027d86 <GUI__DispLine+0x12>
 8027d9a:	4c1f      	ldr	r4, [pc, #124]	; (8027e18 <GUI__DispLine+0xa4>)
 8027d9c:	466b      	mov	r3, sp
 8027d9e:	6810      	ldr	r0, [r2, #0]
 8027da0:	6851      	ldr	r1, [r2, #4]
 8027da2:	6822      	ldr	r2, [r4, #0]
 8027da4:	c303      	stmia	r3!, {r0, r1}
 8027da6:	f8b2 704c 	ldrh.w	r7, [r2, #76]	; 0x4c
 8027daa:	f8bd 3000 	ldrh.w	r3, [sp]
 8027dae:	f8b2 0050 	ldrh.w	r0, [r2, #80]	; 0x50
 8027db2:	443b      	add	r3, r7
 8027db4:	f8bd 1002 	ldrh.w	r1, [sp, #2]
 8027db8:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 8027dbc:	f8ad 3000 	strh.w	r3, [sp]
 8027dc0:	4401      	add	r1, r0
 8027dc2:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8027dc6:	443a      	add	r2, r7
 8027dc8:	f8ad 1002 	strh.w	r1, [sp, #2]
 8027dcc:	4403      	add	r3, r0
 8027dce:	4668      	mov	r0, sp
 8027dd0:	f8ad 2004 	strh.w	r2, [sp, #4]
 8027dd4:	f8ad 3006 	strh.w	r3, [sp, #6]
 8027dd8:	f7ff fc42 	bl	8027660 <WM__InitIVRSearch>
 8027ddc:	6823      	ldr	r3, [r4, #0]
 8027dde:	b940      	cbnz	r0, 8027df2 <GUI__DispLine+0x7e>
 8027de0:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8027de2:	8c5a      	ldrh	r2, [r3, #34]	; 0x22
 8027de4:	1a52      	subs	r2, r2, r1
 8027de6:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8027de8:	845a      	strh	r2, [r3, #34]	; 0x22
 8027dea:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
 8027dec:	1a52      	subs	r2, r2, r1
 8027dee:	849a      	strh	r2, [r3, #36]	; 0x24
 8027df0:	e00d      	b.n	8027e0e <GUI__DispLine+0x9a>
 8027df2:	f8bd 2000 	ldrh.w	r2, [sp]
 8027df6:	4631      	mov	r1, r6
 8027df8:	4628      	mov	r0, r5
 8027dfa:	845a      	strh	r2, [r3, #34]	; 0x22
 8027dfc:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8027e00:	849a      	strh	r2, [r3, #36]	; 0x24
 8027e02:	466a      	mov	r2, sp
 8027e04:	f7ff ff0e 	bl	8027c24 <_DispLine>
 8027e08:	f7ff fb68 	bl	80274dc <WM__GetNextIVR>
 8027e0c:	e7e6      	b.n	8027ddc <GUI__DispLine+0x68>
 8027e0e:	b003      	add	sp, #12
 8027e10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8027e12:	bf00      	nop
 8027e14:	24040978 	.word	0x24040978
 8027e18:	24000014 	.word	0x24000014

08027e1c <GUIMONO_DispChar>:
 8027e1c:	4b4d      	ldr	r3, [pc, #308]	; (8027f54 <GUIMONO_DispChar+0x138>)
 8027e1e:	681a      	ldr	r2, [r3, #0]
 8027e20:	69d1      	ldr	r1, [r2, #28]
 8027e22:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8027e26:	69cc      	ldr	r4, [r1, #28]
 8027e28:	b08b      	sub	sp, #44	; 0x2c
 8027e2a:	89a3      	ldrh	r3, [r4, #12]
 8027e2c:	4283      	cmp	r3, r0
 8027e2e:	d808      	bhi.n	8027e42 <GUIMONO_DispChar+0x26>
 8027e30:	89e5      	ldrh	r5, [r4, #14]
 8027e32:	4285      	cmp	r5, r0
 8027e34:	d305      	bcc.n	8027e42 <GUIMONO_DispChar+0x26>
 8027e36:	6825      	ldr	r5, [r4, #0]
 8027e38:	1ac3      	subs	r3, r0, r3
 8027e3a:	f04f 36ff 	mov.w	r6, #4294967295
 8027e3e:	9506      	str	r5, [sp, #24]
 8027e40:	e013      	b.n	8027e6a <GUIMONO_DispChar+0x4e>
 8027e42:	68a3      	ldr	r3, [r4, #8]
 8027e44:	2b00      	cmp	r3, #0
 8027e46:	d07c      	beq.n	8027f42 <GUIMONO_DispChar+0x126>
 8027e48:	881d      	ldrh	r5, [r3, #0]
 8027e4a:	42a8      	cmp	r0, r5
 8027e4c:	d379      	bcc.n	8027f42 <GUIMONO_DispChar+0x126>
 8027e4e:	885e      	ldrh	r6, [r3, #2]
 8027e50:	4286      	cmp	r6, r0
 8027e52:	d376      	bcc.n	8027f42 <GUIMONO_DispChar+0x126>
 8027e54:	1b40      	subs	r0, r0, r5
 8027e56:	685b      	ldr	r3, [r3, #4]
 8027e58:	6866      	ldr	r6, [r4, #4]
 8027e5a:	b280      	uxth	r0, r0
 8027e5c:	9606      	str	r6, [sp, #24]
 8027e5e:	eb03 0580 	add.w	r5, r3, r0, lsl #2
 8027e62:	f933 3020 	ldrsh.w	r3, [r3, r0, lsl #2]
 8027e66:	f9b5 6002 	ldrsh.w	r6, [r5, #2]
 8027e6a:	1c58      	adds	r0, r3, #1
 8027e6c:	9309      	str	r3, [sp, #36]	; 0x24
 8027e6e:	d068      	beq.n	8027f42 <GUIMONO_DispChar+0x126>
 8027e70:	f891 b018 	ldrb.w	fp, [r1, #24]
 8027e74:	7ca1      	ldrb	r1, [r4, #18]
 8027e76:	f9b2 902a 	ldrsh.w	r9, [r2, #42]	; 0x2a
 8027e7a:	fb1b f301 	smulbb	r3, fp, r1
 8027e7e:	4d35      	ldr	r5, [pc, #212]	; (8027f54 <GUIMONO_DispChar+0x138>)
 8027e80:	4648      	mov	r0, r9
 8027e82:	f9b2 7022 	ldrsh.w	r7, [r2, #34]	; 0x22
 8027e86:	f9b2 8024 	ldrsh.w	r8, [r2, #36]	; 0x24
 8027e8a:	9307      	str	r3, [sp, #28]
 8027e8c:	f894 a010 	ldrb.w	sl, [r4, #16]
 8027e90:	f7fd f868 	bl	8024f64 <LCD_SetDrawMode>
 8027e94:	6829      	ldr	r1, [r5, #0]
 8027e96:	9b07      	ldr	r3, [sp, #28]
 8027e98:	69ca      	ldr	r2, [r1, #28]
 8027e9a:	6b89      	ldr	r1, [r1, #56]	; 0x38
 8027e9c:	9008      	str	r0, [sp, #32]
 8027e9e:	4618      	mov	r0, r3
 8027ea0:	9105      	str	r1, [sp, #20]
 8027ea2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8027ea4:	9906      	ldr	r1, [sp, #24]
 8027ea6:	fb00 1003 	mla	r0, r0, r3, r1
 8027eaa:	4641      	mov	r1, r8
 8027eac:	9004      	str	r0, [sp, #16]
 8027eae:	4638      	mov	r0, r7
 8027eb0:	7ca3      	ldrb	r3, [r4, #18]
 8027eb2:	9303      	str	r3, [sp, #12]
 8027eb4:	2301      	movs	r3, #1
 8027eb6:	9302      	str	r3, [sp, #8]
 8027eb8:	7ed3      	ldrb	r3, [r2, #27]
 8027eba:	9301      	str	r3, [sp, #4]
 8027ebc:	7e93      	ldrb	r3, [r2, #26]
 8027ebe:	4652      	mov	r2, sl
 8027ec0:	9300      	str	r3, [sp, #0]
 8027ec2:	465b      	mov	r3, fp
 8027ec4:	f7fd f9c4 	bl	8025250 <LCD_DrawBitmap>
 8027ec8:	1c73      	adds	r3, r6, #1
 8027eca:	d01a      	beq.n	8027f02 <GUIMONO_DispChar+0xe6>
 8027ecc:	f049 0002 	orr.w	r0, r9, #2
 8027ed0:	f7fd f848 	bl	8024f64 <LCD_SetDrawMode>
 8027ed4:	682a      	ldr	r2, [r5, #0]
 8027ed6:	9906      	ldr	r1, [sp, #24]
 8027ed8:	4638      	mov	r0, r7
 8027eda:	69d3      	ldr	r3, [r2, #28]
 8027edc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8027ede:	9205      	str	r2, [sp, #20]
 8027ee0:	9a07      	ldr	r2, [sp, #28]
 8027ee2:	fb02 1606 	mla	r6, r2, r6, r1
 8027ee6:	4641      	mov	r1, r8
 8027ee8:	9604      	str	r6, [sp, #16]
 8027eea:	7ca2      	ldrb	r2, [r4, #18]
 8027eec:	9203      	str	r2, [sp, #12]
 8027eee:	2201      	movs	r2, #1
 8027ef0:	9202      	str	r2, [sp, #8]
 8027ef2:	7eda      	ldrb	r2, [r3, #27]
 8027ef4:	9201      	str	r2, [sp, #4]
 8027ef6:	4652      	mov	r2, sl
 8027ef8:	7e9b      	ldrb	r3, [r3, #26]
 8027efa:	9300      	str	r3, [sp, #0]
 8027efc:	465b      	mov	r3, fp
 8027efe:	f7fd f9a7 	bl	8025250 <LCD_DrawBitmap>
 8027f02:	682b      	ldr	r3, [r5, #0]
 8027f04:	69db      	ldr	r3, [r3, #28]
 8027f06:	7e5a      	ldrb	r2, [r3, #25]
 8027f08:	7e1b      	ldrb	r3, [r3, #24]
 8027f0a:	429a      	cmp	r2, r3
 8027f0c:	d915      	bls.n	8027f3a <GUIMONO_DispChar+0x11e>
 8027f0e:	f1b9 0f02 	cmp.w	r9, #2
 8027f12:	d012      	beq.n	8027f3a <GUIMONO_DispChar+0x11e>
 8027f14:	f089 0004 	eor.w	r0, r9, #4
 8027f18:	f7fd f824 	bl	8024f64 <LCD_SetDrawMode>
 8027f1c:	4b0d      	ldr	r3, [pc, #52]	; (8027f54 <GUIMONO_DispChar+0x138>)
 8027f1e:	681b      	ldr	r3, [r3, #0]
 8027f20:	69db      	ldr	r3, [r3, #28]
 8027f22:	7e18      	ldrb	r0, [r3, #24]
 8027f24:	7ed9      	ldrb	r1, [r3, #27]
 8027f26:	7e9a      	ldrb	r2, [r3, #26]
 8027f28:	7e5b      	ldrb	r3, [r3, #25]
 8027f2a:	fb00 8101 	mla	r1, r0, r1, r8
 8027f2e:	fb0a 7202 	mla	r2, sl, r2, r7
 8027f32:	4638      	mov	r0, r7
 8027f34:	4443      	add	r3, r8
 8027f36:	f7fd f873 	bl	8025020 <LCD_FillRect>
 8027f3a:	f89d 0020 	ldrb.w	r0, [sp, #32]
 8027f3e:	f7fd f811 	bl	8024f64 <LCD_SetDrawMode>
 8027f42:	4b04      	ldr	r3, [pc, #16]	; (8027f54 <GUIMONO_DispChar+0x138>)
 8027f44:	7c61      	ldrb	r1, [r4, #17]
 8027f46:	681a      	ldr	r2, [r3, #0]
 8027f48:	8c53      	ldrh	r3, [r2, #34]	; 0x22
 8027f4a:	440b      	add	r3, r1
 8027f4c:	8453      	strh	r3, [r2, #34]	; 0x22
 8027f4e:	b00b      	add	sp, #44	; 0x2c
 8027f50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8027f54:	24000014 	.word	0x24000014

08027f58 <GUIMONO_GetCharDistX>:
 8027f58:	4b04      	ldr	r3, [pc, #16]	; (8027f6c <GUIMONO_GetCharDistX+0x14>)
 8027f5a:	681b      	ldr	r3, [r3, #0]
 8027f5c:	69db      	ldr	r3, [r3, #28]
 8027f5e:	69db      	ldr	r3, [r3, #28]
 8027f60:	b109      	cbz	r1, 8027f66 <GUIMONO_GetCharDistX+0xe>
 8027f62:	7c1a      	ldrb	r2, [r3, #16]
 8027f64:	600a      	str	r2, [r1, #0]
 8027f66:	7c58      	ldrb	r0, [r3, #17]
 8027f68:	4770      	bx	lr
 8027f6a:	bf00      	nop
 8027f6c:	24000014 	.word	0x24000014

08027f70 <GUIMONO_GetFontInfo>:
 8027f70:	2302      	movs	r3, #2
 8027f72:	800b      	strh	r3, [r1, #0]
 8027f74:	4770      	bx	lr

08027f76 <GUIMONO_IsInFont>:
 8027f76:	69c3      	ldr	r3, [r0, #28]
 8027f78:	899a      	ldrh	r2, [r3, #12]
 8027f7a:	428a      	cmp	r2, r1
 8027f7c:	d802      	bhi.n	8027f84 <GUIMONO_IsInFont+0xe>
 8027f7e:	89da      	ldrh	r2, [r3, #14]
 8027f80:	428a      	cmp	r2, r1
 8027f82:	d20f      	bcs.n	8027fa4 <GUIMONO_IsInFont+0x2e>
 8027f84:	6898      	ldr	r0, [r3, #8]
 8027f86:	b180      	cbz	r0, 8027faa <GUIMONO_IsInFont+0x34>
 8027f88:	8803      	ldrh	r3, [r0, #0]
 8027f8a:	4299      	cmp	r1, r3
 8027f8c:	d30c      	bcc.n	8027fa8 <GUIMONO_IsInFont+0x32>
 8027f8e:	8842      	ldrh	r2, [r0, #2]
 8027f90:	428a      	cmp	r2, r1
 8027f92:	d309      	bcc.n	8027fa8 <GUIMONO_IsInFont+0x32>
 8027f94:	1ac9      	subs	r1, r1, r3
 8027f96:	6843      	ldr	r3, [r0, #4]
 8027f98:	f833 0021 	ldrh.w	r0, [r3, r1, lsl #2]
 8027f9c:	43c0      	mvns	r0, r0
 8027f9e:	f3c0 30c0 	ubfx	r0, r0, #15, #1
 8027fa2:	4770      	bx	lr
 8027fa4:	2001      	movs	r0, #1
 8027fa6:	4770      	bx	lr
 8027fa8:	2000      	movs	r0, #0
 8027faa:	4770      	bx	lr

08027fac <GUI_SelectLayer>:
 8027fac:	b570      	push	{r4, r5, r6, lr}
 8027fae:	4d0b      	ldr	r5, [pc, #44]	; (8027fdc <GUI_SelectLayer+0x30>)
 8027fb0:	4604      	mov	r4, r0
 8027fb2:	682b      	ldr	r3, [r5, #0]
 8027fb4:	7c5e      	ldrb	r6, [r3, #17]
 8027fb6:	f7fc fe75 	bl	8024ca4 <GUI_Lock>
 8027fba:	2c01      	cmp	r4, #1
 8027fbc:	d809      	bhi.n	8027fd2 <GUI_SelectLayer+0x26>
 8027fbe:	4620      	mov	r0, r4
 8027fc0:	f7fc fcc8 	bl	8024954 <GUI_DEVICE__GetpDriver>
 8027fc4:	b128      	cbz	r0, 8027fd2 <GUI_SelectLayer+0x26>
 8027fc6:	682b      	ldr	r3, [r5, #0]
 8027fc8:	745c      	strb	r4, [r3, #17]
 8027fca:	f7fc fa7c 	bl	80244c6 <GUI_SelectLCD>
 8027fce:	4b04      	ldr	r3, [pc, #16]	; (8027fe0 <GUI_SelectLayer+0x34>)
 8027fd0:	601c      	str	r4, [r3, #0]
 8027fd2:	f7fc fe5d 	bl	8024c90 <GUI_Unlock>
 8027fd6:	4630      	mov	r0, r6
 8027fd8:	bd70      	pop	{r4, r5, r6, pc}
 8027fda:	bf00      	nop
 8027fdc:	24000014 	.word	0x24000014
 8027fe0:	240409f8 	.word	0x240409f8

08027fe4 <GUI__CompactPixelIndices>:
 8027fe4:	2a08      	cmp	r2, #8
 8027fe6:	b510      	push	{r4, lr}
 8027fe8:	dd0e      	ble.n	8028008 <GUI__CompactPixelIndices+0x24>
 8027fea:	2a10      	cmp	r2, #16
 8027fec:	dc0a      	bgt.n	8028004 <GUI__CompactPixelIndices+0x20>
 8027fee:	4603      	mov	r3, r0
 8027ff0:	eb00 0141 	add.w	r1, r0, r1, lsl #1
 8027ff4:	f850 2b04 	ldr.w	r2, [r0], #4
 8027ff8:	f823 2b02 	strh.w	r2, [r3], #2
 8027ffc:	428b      	cmp	r3, r1
 8027ffe:	d1f9      	bne.n	8027ff4 <GUI__CompactPixelIndices+0x10>
 8028000:	2001      	movs	r0, #1
 8028002:	bd10      	pop	{r4, pc}
 8028004:	2000      	movs	r0, #0
 8028006:	bd10      	pop	{r4, pc}
 8028008:	2a02      	cmp	r2, #2
 802800a:	d12a      	bne.n	8028062 <GUI__CompactPixelIndices+0x7e>
 802800c:	4604      	mov	r4, r0
 802800e:	6803      	ldr	r3, [r0, #0]
 8028010:	2901      	cmp	r1, #1
 8028012:	ea4f 1383 	mov.w	r3, r3, lsl #6
 8028016:	b2db      	uxtb	r3, r3
 8028018:	d020      	beq.n	802805c <GUI__CompactPixelIndices+0x78>
 802801a:	6842      	ldr	r2, [r0, #4]
 802801c:	2902      	cmp	r1, #2
 802801e:	ea4f 1202 	mov.w	r2, r2, lsl #4
 8028022:	f002 0230 	and.w	r2, r2, #48	; 0x30
 8028026:	ea43 0302 	orr.w	r3, r3, r2
 802802a:	d101      	bne.n	8028030 <GUI__CompactPixelIndices+0x4c>
 802802c:	3008      	adds	r0, #8
 802802e:	e016      	b.n	802805e <GUI__CompactPixelIndices+0x7a>
 8028030:	6882      	ldr	r2, [r0, #8]
 8028032:	2903      	cmp	r1, #3
 8028034:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8028038:	f002 020c 	and.w	r2, r2, #12
 802803c:	ea43 0302 	orr.w	r3, r3, r2
 8028040:	d101      	bne.n	8028046 <GUI__CompactPixelIndices+0x62>
 8028042:	300c      	adds	r0, #12
 8028044:	e00b      	b.n	802805e <GUI__CompactPixelIndices+0x7a>
 8028046:	68c2      	ldr	r2, [r0, #12]
 8028048:	3904      	subs	r1, #4
 802804a:	3010      	adds	r0, #16
 802804c:	f002 0203 	and.w	r2, r2, #3
 8028050:	4313      	orrs	r3, r2
 8028052:	f804 3b01 	strb.w	r3, [r4], #1
 8028056:	2900      	cmp	r1, #0
 8028058:	d1d9      	bne.n	802800e <GUI__CompactPixelIndices+0x2a>
 802805a:	e7d1      	b.n	8028000 <GUI__CompactPixelIndices+0x1c>
 802805c:	3004      	adds	r0, #4
 802805e:	2100      	movs	r1, #0
 8028060:	e7f7      	b.n	8028052 <GUI__CompactPixelIndices+0x6e>
 8028062:	2a04      	cmp	r2, #4
 8028064:	d115      	bne.n	8028092 <GUI__CompactPixelIndices+0xae>
 8028066:	4604      	mov	r4, r0
 8028068:	2901      	cmp	r1, #1
 802806a:	6803      	ldr	r3, [r0, #0]
 802806c:	bf18      	it	ne
 802806e:	6842      	ldrne	r2, [r0, #4]
 8028070:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8028074:	bf0c      	ite	eq
 8028076:	2100      	moveq	r1, #0
 8028078:	3902      	subne	r1, #2
 802807a:	b2db      	uxtb	r3, r3
 802807c:	bf17      	itett	ne
 802807e:	f002 020f 	andne.w	r2, r2, #15
 8028082:	3004      	addeq	r0, #4
 8028084:	3008      	addne	r0, #8
 8028086:	4313      	orrne	r3, r2
 8028088:	f804 3b01 	strb.w	r3, [r4], #1
 802808c:	2900      	cmp	r1, #0
 802808e:	d1eb      	bne.n	8028068 <GUI__CompactPixelIndices+0x84>
 8028090:	e7b6      	b.n	8028000 <GUI__CompactPixelIndices+0x1c>
 8028092:	2a01      	cmp	r2, #1
 8028094:	4603      	mov	r3, r0
 8028096:	d154      	bne.n	8028142 <GUI__CompactPixelIndices+0x15e>
 8028098:	681a      	ldr	r2, [r3, #0]
 802809a:	2901      	cmp	r1, #1
 802809c:	ea4f 12c2 	mov.w	r2, r2, lsl #7
 80280a0:	b2d2      	uxtb	r2, r2
 80280a2:	d04b      	beq.n	802813c <GUI__CompactPixelIndices+0x158>
 80280a4:	685c      	ldr	r4, [r3, #4]
 80280a6:	2902      	cmp	r1, #2
 80280a8:	ea4f 1484 	mov.w	r4, r4, lsl #6
 80280ac:	f004 0440 	and.w	r4, r4, #64	; 0x40
 80280b0:	ea42 0204 	orr.w	r2, r2, r4
 80280b4:	d101      	bne.n	80280ba <GUI__CompactPixelIndices+0xd6>
 80280b6:	3308      	adds	r3, #8
 80280b8:	e041      	b.n	802813e <GUI__CompactPixelIndices+0x15a>
 80280ba:	689c      	ldr	r4, [r3, #8]
 80280bc:	2903      	cmp	r1, #3
 80280be:	ea4f 1444 	mov.w	r4, r4, lsl #5
 80280c2:	f004 0420 	and.w	r4, r4, #32
 80280c6:	ea42 0204 	orr.w	r2, r2, r4
 80280ca:	d101      	bne.n	80280d0 <GUI__CompactPixelIndices+0xec>
 80280cc:	330c      	adds	r3, #12
 80280ce:	e036      	b.n	802813e <GUI__CompactPixelIndices+0x15a>
 80280d0:	68dc      	ldr	r4, [r3, #12]
 80280d2:	2904      	cmp	r1, #4
 80280d4:	ea4f 1404 	mov.w	r4, r4, lsl #4
 80280d8:	f004 0410 	and.w	r4, r4, #16
 80280dc:	ea42 0204 	orr.w	r2, r2, r4
 80280e0:	d101      	bne.n	80280e6 <GUI__CompactPixelIndices+0x102>
 80280e2:	3310      	adds	r3, #16
 80280e4:	e02b      	b.n	802813e <GUI__CompactPixelIndices+0x15a>
 80280e6:	691c      	ldr	r4, [r3, #16]
 80280e8:	2905      	cmp	r1, #5
 80280ea:	ea4f 04c4 	mov.w	r4, r4, lsl #3
 80280ee:	f004 0408 	and.w	r4, r4, #8
 80280f2:	ea42 0204 	orr.w	r2, r2, r4
 80280f6:	d101      	bne.n	80280fc <GUI__CompactPixelIndices+0x118>
 80280f8:	3314      	adds	r3, #20
 80280fa:	e020      	b.n	802813e <GUI__CompactPixelIndices+0x15a>
 80280fc:	695c      	ldr	r4, [r3, #20]
 80280fe:	2906      	cmp	r1, #6
 8028100:	ea4f 0484 	mov.w	r4, r4, lsl #2
 8028104:	f004 0404 	and.w	r4, r4, #4
 8028108:	ea42 0204 	orr.w	r2, r2, r4
 802810c:	d101      	bne.n	8028112 <GUI__CompactPixelIndices+0x12e>
 802810e:	3318      	adds	r3, #24
 8028110:	e015      	b.n	802813e <GUI__CompactPixelIndices+0x15a>
 8028112:	699c      	ldr	r4, [r3, #24]
 8028114:	3907      	subs	r1, #7
 8028116:	ea4f 0444 	mov.w	r4, r4, lsl #1
 802811a:	bf08      	it	eq
 802811c:	331c      	addeq	r3, #28
 802811e:	f004 0402 	and.w	r4, r4, #2
 8028122:	ea42 0204 	orr.w	r2, r2, r4
 8028126:	bf1f      	itttt	ne
 8028128:	69dc      	ldrne	r4, [r3, #28]
 802812a:	3320      	addne	r3, #32
 802812c:	f004 0401 	andne.w	r4, r4, #1
 8028130:	4322      	orrne	r2, r4
 8028132:	f800 2b01 	strb.w	r2, [r0], #1
 8028136:	2900      	cmp	r1, #0
 8028138:	d1ae      	bne.n	8028098 <GUI__CompactPixelIndices+0xb4>
 802813a:	e761      	b.n	8028000 <GUI__CompactPixelIndices+0x1c>
 802813c:	3304      	adds	r3, #4
 802813e:	2100      	movs	r1, #0
 8028140:	e7f7      	b.n	8028132 <GUI__CompactPixelIndices+0x14e>
 8028142:	4401      	add	r1, r0
 8028144:	f850 2b04 	ldr.w	r2, [r0], #4
 8028148:	f803 2b01 	strb.w	r2, [r3], #1
 802814c:	4299      	cmp	r1, r3
 802814e:	d1f9      	bne.n	8028144 <GUI__CompactPixelIndices+0x160>
 8028150:	e756      	b.n	8028000 <GUI__CompactPixelIndices+0x1c>
	...

08028154 <GUI__ManageCacheEx>:
 8028154:	2801      	cmp	r0, #1
 8028156:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8028158:	4606      	mov	r6, r0
 802815a:	460c      	mov	r4, r1
 802815c:	dc62      	bgt.n	8028224 <GUI__ManageCacheEx+0xd0>
 802815e:	4d33      	ldr	r5, [pc, #204]	; (802822c <GUI__ManageCacheEx+0xd8>)
 8028160:	686b      	ldr	r3, [r5, #4]
 8028162:	b103      	cbz	r3, 8028166 <GUI__ManageCacheEx+0x12>
 8028164:	4798      	blx	r3
 8028166:	2c01      	cmp	r4, #1
 8028168:	d004      	beq.n	8028174 <GUI__ManageCacheEx+0x20>
 802816a:	2c02      	cmp	r4, #2
 802816c:	d020      	beq.n	80281b0 <GUI__ManageCacheEx+0x5c>
 802816e:	2c00      	cmp	r4, #0
 8028170:	d158      	bne.n	8028224 <GUI__ManageCacheEx+0xd0>
 8028172:	e033      	b.n	80281dc <GUI__ManageCacheEx+0x88>
 8028174:	eb05 0586 	add.w	r5, r5, r6, lsl #2
 8028178:	68af      	ldr	r7, [r5, #8]
 802817a:	b9af      	cbnz	r7, 80281a8 <GUI__ManageCacheEx+0x54>
 802817c:	4630      	mov	r0, r6
 802817e:	f7fc fbe9 	bl	8024954 <GUI_DEVICE__GetpDriver>
 8028182:	9001      	str	r0, [sp, #4]
 8028184:	2800      	cmp	r0, #0
 8028186:	d04d      	beq.n	8028224 <GUI__ManageCacheEx+0xd0>
 8028188:	68c3      	ldr	r3, [r0, #12]
 802818a:	210d      	movs	r1, #13
 802818c:	a801      	add	r0, sp, #4
 802818e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8028190:	4798      	blx	r3
 8028192:	4603      	mov	r3, r0
 8028194:	2800      	cmp	r0, #0
 8028196:	d045      	beq.n	8028224 <GUI__ManageCacheEx+0xd0>
 8028198:	4621      	mov	r1, r4
 802819a:	9801      	ldr	r0, [sp, #4]
 802819c:	4798      	blx	r3
 802819e:	68ab      	ldr	r3, [r5, #8]
 80281a0:	4638      	mov	r0, r7
 80281a2:	3301      	adds	r3, #1
 80281a4:	60ab      	str	r3, [r5, #8]
 80281a6:	e03e      	b.n	8028226 <GUI__ManageCacheEx+0xd2>
 80281a8:	1c78      	adds	r0, r7, #1
 80281aa:	60a8      	str	r0, [r5, #8]
 80281ac:	4620      	mov	r0, r4
 80281ae:	e03a      	b.n	8028226 <GUI__ManageCacheEx+0xd2>
 80281b0:	4630      	mov	r0, r6
 80281b2:	f7fc fbcf 	bl	8024954 <GUI_DEVICE__GetpDriver>
 80281b6:	9001      	str	r0, [sp, #4]
 80281b8:	2800      	cmp	r0, #0
 80281ba:	d033      	beq.n	8028224 <GUI__ManageCacheEx+0xd0>
 80281bc:	68c3      	ldr	r3, [r0, #12]
 80281be:	210d      	movs	r1, #13
 80281c0:	a801      	add	r0, sp, #4
 80281c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80281c4:	4798      	blx	r3
 80281c6:	4604      	mov	r4, r0
 80281c8:	2800      	cmp	r0, #0
 80281ca:	d02b      	beq.n	8028224 <GUI__ManageCacheEx+0xd0>
 80281cc:	682b      	ldr	r3, [r5, #0]
 80281ce:	b103      	cbz	r3, 80281d2 <GUI__ManageCacheEx+0x7e>
 80281d0:	4798      	blx	r3
 80281d2:	2102      	movs	r1, #2
 80281d4:	9801      	ldr	r0, [sp, #4]
 80281d6:	47a0      	blx	r4
 80281d8:	2000      	movs	r0, #0
 80281da:	e024      	b.n	8028226 <GUI__ManageCacheEx+0xd2>
 80281dc:	00b4      	lsls	r4, r6, #2
 80281de:	192b      	adds	r3, r5, r4
 80281e0:	689b      	ldr	r3, [r3, #8]
 80281e2:	2b01      	cmp	r3, #1
 80281e4:	d001      	beq.n	80281ea <GUI__ManageCacheEx+0x96>
 80281e6:	2001      	movs	r0, #1
 80281e8:	e015      	b.n	8028216 <GUI__ManageCacheEx+0xc2>
 80281ea:	4630      	mov	r0, r6
 80281ec:	f7fc fbb2 	bl	8024954 <GUI_DEVICE__GetpDriver>
 80281f0:	9001      	str	r0, [sp, #4]
 80281f2:	2800      	cmp	r0, #0
 80281f4:	d0f7      	beq.n	80281e6 <GUI__ManageCacheEx+0x92>
 80281f6:	68c3      	ldr	r3, [r0, #12]
 80281f8:	210d      	movs	r1, #13
 80281fa:	a801      	add	r0, sp, #4
 80281fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80281fe:	4798      	blx	r3
 8028200:	4606      	mov	r6, r0
 8028202:	2800      	cmp	r0, #0
 8028204:	d0ef      	beq.n	80281e6 <GUI__ManageCacheEx+0x92>
 8028206:	4b09      	ldr	r3, [pc, #36]	; (802822c <GUI__ManageCacheEx+0xd8>)
 8028208:	681b      	ldr	r3, [r3, #0]
 802820a:	b103      	cbz	r3, 802820e <GUI__ManageCacheEx+0xba>
 802820c:	4798      	blx	r3
 802820e:	2100      	movs	r1, #0
 8028210:	9801      	ldr	r0, [sp, #4]
 8028212:	47b0      	blx	r6
 8028214:	2000      	movs	r0, #0
 8028216:	4425      	add	r5, r4
 8028218:	68ab      	ldr	r3, [r5, #8]
 802821a:	2b00      	cmp	r3, #0
 802821c:	bf18      	it	ne
 802821e:	3b01      	subne	r3, #1
 8028220:	60ab      	str	r3, [r5, #8]
 8028222:	e000      	b.n	8028226 <GUI__ManageCacheEx+0xd2>
 8028224:	2001      	movs	r0, #1
 8028226:	b003      	add	sp, #12
 8028228:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802822a:	bf00      	nop
 802822c:	24000b48 	.word	0x24000b48

08028230 <GUI__ManageCache>:
 8028230:	4b02      	ldr	r3, [pc, #8]	; (802823c <GUI__ManageCache+0xc>)
 8028232:	4601      	mov	r1, r0
 8028234:	681b      	ldr	r3, [r3, #0]
 8028236:	7c58      	ldrb	r0, [r3, #17]
 8028238:	f7ff bf8c 	b.w	8028154 <GUI__ManageCacheEx>
 802823c:	24000014 	.word	0x24000014

08028240 <LCD_SetClipRectEx>:
 8028240:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8028242:	4c09      	ldr	r4, [pc, #36]	; (8028268 <LCD_SetClipRectEx+0x28>)
 8028244:	4605      	mov	r5, r0
 8028246:	4669      	mov	r1, sp
 8028248:	6823      	ldr	r3, [r4, #0]
 802824a:	7c5a      	ldrb	r2, [r3, #17]
 802824c:	4b07      	ldr	r3, [pc, #28]	; (802826c <LCD_SetClipRectEx+0x2c>)
 802824e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8028252:	68c3      	ldr	r3, [r0, #12]
 8028254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8028256:	4798      	blx	r3
 8028258:	6820      	ldr	r0, [r4, #0]
 802825a:	466a      	mov	r2, sp
 802825c:	4629      	mov	r1, r5
 802825e:	3008      	adds	r0, #8
 8028260:	f7fc fe0f 	bl	8024e82 <GUI__IntersectRects>
 8028264:	b003      	add	sp, #12
 8028266:	bd30      	pop	{r4, r5, pc}
 8028268:	24000014 	.word	0x24000014
 802826c:	240409bc 	.word	0x240409bc

08028270 <GUI_MEMDEV_GetBitsPerPixel>:
 8028270:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8028272:	4604      	mov	r4, r0
 8028274:	b198      	cbz	r0, 802829e <GUI_MEMDEV_GetBitsPerPixel+0x2e>
 8028276:	f7fc fd15 	bl	8024ca4 <GUI_Lock>
 802827a:	4620      	mov	r0, r4
 802827c:	f7fb feba 	bl	8023ff4 <GUI_ALLOC_LockH>
 8028280:	6803      	ldr	r3, [r0, #0]
 8028282:	ad02      	add	r5, sp, #8
 8028284:	691b      	ldr	r3, [r3, #16]
 8028286:	f845 0d04 	str.w	r0, [r5, #-4]!
 802828a:	689b      	ldr	r3, [r3, #8]
 802828c:	4798      	blx	r3
 802828e:	f7fd fb0c 	bl	80258aa <LCD__GetBPPDevice>
 8028292:	4604      	mov	r4, r0
 8028294:	4628      	mov	r0, r5
 8028296:	f7fb febb 	bl	8024010 <GUI_ALLOC_UnlockH>
 802829a:	f7fc fcf9 	bl	8024c90 <GUI_Unlock>
 802829e:	4620      	mov	r0, r4
 80282a0:	b003      	add	sp, #12
 80282a2:	bd30      	pop	{r4, r5, pc}

080282a4 <GUI_MEMDEV_Delete>:
 80282a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80282a6:	4604      	mov	r4, r0
 80282a8:	b1f0      	cbz	r0, 80282e8 <GUI_MEMDEV_Delete+0x44>
 80282aa:	f7fc fcfb 	bl	8024ca4 <GUI_Lock>
 80282ae:	4b0f      	ldr	r3, [pc, #60]	; (80282ec <GUI_MEMDEV_Delete+0x48>)
 80282b0:	681b      	ldr	r3, [r3, #0]
 80282b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80282b4:	429c      	cmp	r4, r3
 80282b6:	d101      	bne.n	80282bc <GUI_MEMDEV_Delete+0x18>
 80282b8:	f7fc f905 	bl	80244c6 <GUI_SelectLCD>
 80282bc:	4620      	mov	r0, r4
 80282be:	f7fb fe99 	bl	8023ff4 <GUI_ALLOC_LockH>
 80282c2:	9001      	str	r0, [sp, #4]
 80282c4:	6940      	ldr	r0, [r0, #20]
 80282c6:	b108      	cbz	r0, 80282cc <GUI_MEMDEV_Delete+0x28>
 80282c8:	f7fe f8b0 	bl	802642c <GUI_USAGE_DecUseCnt>
 80282cc:	ad02      	add	r5, sp, #8
 80282ce:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80282d2:	6818      	ldr	r0, [r3, #0]
 80282d4:	f7fc fb4e 	bl	8024974 <GUI_DEVICE_Delete>
 80282d8:	4628      	mov	r0, r5
 80282da:	f7fb fe99 	bl	8024010 <GUI_ALLOC_UnlockH>
 80282de:	4620      	mov	r0, r4
 80282e0:	f7fb fec4 	bl	802406c <GUI_ALLOC_Free>
 80282e4:	f7fc fcd4 	bl	8024c90 <GUI_Unlock>
 80282e8:	b003      	add	sp, #12
 80282ea:	bd30      	pop	{r4, r5, pc}
 80282ec:	24000014 	.word	0x24000014

080282f0 <GUI_MEMDEV_GetDataPtr>:
 80282f0:	b513      	push	{r0, r1, r4, lr}
 80282f2:	4604      	mov	r4, r0
 80282f4:	b170      	cbz	r0, 8028314 <GUI_MEMDEV_GetDataPtr+0x24>
 80282f6:	f7fc fcd5 	bl	8024ca4 <GUI_Lock>
 80282fa:	4620      	mov	r0, r4
 80282fc:	f7fb fe7a 	bl	8023ff4 <GUI_ALLOC_LockH>
 8028300:	ab02      	add	r3, sp, #8
 8028302:	f100 0418 	add.w	r4, r0, #24
 8028306:	f843 0d04 	str.w	r0, [r3, #-4]!
 802830a:	4618      	mov	r0, r3
 802830c:	f7fb fe80 	bl	8024010 <GUI_ALLOC_UnlockH>
 8028310:	f7fc fcbe 	bl	8024c90 <GUI_Unlock>
 8028314:	4620      	mov	r0, r4
 8028316:	b002      	add	sp, #8
 8028318:	bd10      	pop	{r4, pc}

0802831a <__cvt>:
 802831a:	b5f0      	push	{r4, r5, r6, r7, lr}
 802831c:	ed2d 8b02 	vpush	{d8}
 8028320:	eeb0 8b40 	vmov.f64	d8, d0
 8028324:	b085      	sub	sp, #20
 8028326:	4617      	mov	r7, r2
 8028328:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 802832a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 802832c:	ee18 2a90 	vmov	r2, s17
 8028330:	f025 0520 	bic.w	r5, r5, #32
 8028334:	2a00      	cmp	r2, #0
 8028336:	bfb6      	itet	lt
 8028338:	222d      	movlt	r2, #45	; 0x2d
 802833a:	2200      	movge	r2, #0
 802833c:	eeb1 8b40 	vneglt.f64	d8, d0
 8028340:	2d46      	cmp	r5, #70	; 0x46
 8028342:	460c      	mov	r4, r1
 8028344:	701a      	strb	r2, [r3, #0]
 8028346:	d004      	beq.n	8028352 <__cvt+0x38>
 8028348:	2d45      	cmp	r5, #69	; 0x45
 802834a:	d100      	bne.n	802834e <__cvt+0x34>
 802834c:	3401      	adds	r4, #1
 802834e:	2102      	movs	r1, #2
 8028350:	e000      	b.n	8028354 <__cvt+0x3a>
 8028352:	2103      	movs	r1, #3
 8028354:	ab03      	add	r3, sp, #12
 8028356:	9301      	str	r3, [sp, #4]
 8028358:	ab02      	add	r3, sp, #8
 802835a:	9300      	str	r3, [sp, #0]
 802835c:	4622      	mov	r2, r4
 802835e:	4633      	mov	r3, r6
 8028360:	eeb0 0b48 	vmov.f64	d0, d8
 8028364:	f001 f850 	bl	8029408 <_dtoa_r>
 8028368:	2d47      	cmp	r5, #71	; 0x47
 802836a:	d101      	bne.n	8028370 <__cvt+0x56>
 802836c:	07fb      	lsls	r3, r7, #31
 802836e:	d51a      	bpl.n	80283a6 <__cvt+0x8c>
 8028370:	2d46      	cmp	r5, #70	; 0x46
 8028372:	eb00 0204 	add.w	r2, r0, r4
 8028376:	d10c      	bne.n	8028392 <__cvt+0x78>
 8028378:	7803      	ldrb	r3, [r0, #0]
 802837a:	2b30      	cmp	r3, #48	; 0x30
 802837c:	d107      	bne.n	802838e <__cvt+0x74>
 802837e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8028382:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8028386:	bf1c      	itt	ne
 8028388:	f1c4 0401 	rsbne	r4, r4, #1
 802838c:	6034      	strne	r4, [r6, #0]
 802838e:	6833      	ldr	r3, [r6, #0]
 8028390:	441a      	add	r2, r3
 8028392:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8028396:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802839a:	bf08      	it	eq
 802839c:	9203      	streq	r2, [sp, #12]
 802839e:	2130      	movs	r1, #48	; 0x30
 80283a0:	9b03      	ldr	r3, [sp, #12]
 80283a2:	4293      	cmp	r3, r2
 80283a4:	d307      	bcc.n	80283b6 <__cvt+0x9c>
 80283a6:	9b03      	ldr	r3, [sp, #12]
 80283a8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80283aa:	1a1b      	subs	r3, r3, r0
 80283ac:	6013      	str	r3, [r2, #0]
 80283ae:	b005      	add	sp, #20
 80283b0:	ecbd 8b02 	vpop	{d8}
 80283b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80283b6:	1c5c      	adds	r4, r3, #1
 80283b8:	9403      	str	r4, [sp, #12]
 80283ba:	7019      	strb	r1, [r3, #0]
 80283bc:	e7f0      	b.n	80283a0 <__cvt+0x86>

080283be <__exponent>:
 80283be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80283c0:	4603      	mov	r3, r0
 80283c2:	2900      	cmp	r1, #0
 80283c4:	bfb8      	it	lt
 80283c6:	4249      	neglt	r1, r1
 80283c8:	f803 2b02 	strb.w	r2, [r3], #2
 80283cc:	bfb4      	ite	lt
 80283ce:	222d      	movlt	r2, #45	; 0x2d
 80283d0:	222b      	movge	r2, #43	; 0x2b
 80283d2:	2909      	cmp	r1, #9
 80283d4:	7042      	strb	r2, [r0, #1]
 80283d6:	dd2a      	ble.n	802842e <__exponent+0x70>
 80283d8:	f10d 0207 	add.w	r2, sp, #7
 80283dc:	4617      	mov	r7, r2
 80283de:	260a      	movs	r6, #10
 80283e0:	4694      	mov	ip, r2
 80283e2:	fb91 f5f6 	sdiv	r5, r1, r6
 80283e6:	fb06 1415 	mls	r4, r6, r5, r1
 80283ea:	3430      	adds	r4, #48	; 0x30
 80283ec:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80283f0:	460c      	mov	r4, r1
 80283f2:	2c63      	cmp	r4, #99	; 0x63
 80283f4:	f102 32ff 	add.w	r2, r2, #4294967295
 80283f8:	4629      	mov	r1, r5
 80283fa:	dcf1      	bgt.n	80283e0 <__exponent+0x22>
 80283fc:	3130      	adds	r1, #48	; 0x30
 80283fe:	f1ac 0402 	sub.w	r4, ip, #2
 8028402:	f802 1c01 	strb.w	r1, [r2, #-1]
 8028406:	1c41      	adds	r1, r0, #1
 8028408:	4622      	mov	r2, r4
 802840a:	42ba      	cmp	r2, r7
 802840c:	d30a      	bcc.n	8028424 <__exponent+0x66>
 802840e:	f10d 0209 	add.w	r2, sp, #9
 8028412:	eba2 020c 	sub.w	r2, r2, ip
 8028416:	42bc      	cmp	r4, r7
 8028418:	bf88      	it	hi
 802841a:	2200      	movhi	r2, #0
 802841c:	4413      	add	r3, r2
 802841e:	1a18      	subs	r0, r3, r0
 8028420:	b003      	add	sp, #12
 8028422:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8028424:	f812 5b01 	ldrb.w	r5, [r2], #1
 8028428:	f801 5f01 	strb.w	r5, [r1, #1]!
 802842c:	e7ed      	b.n	802840a <__exponent+0x4c>
 802842e:	2330      	movs	r3, #48	; 0x30
 8028430:	3130      	adds	r1, #48	; 0x30
 8028432:	7083      	strb	r3, [r0, #2]
 8028434:	70c1      	strb	r1, [r0, #3]
 8028436:	1d03      	adds	r3, r0, #4
 8028438:	e7f1      	b.n	802841e <__exponent+0x60>
 802843a:	0000      	movs	r0, r0
 802843c:	0000      	movs	r0, r0
	...

08028440 <_printf_float>:
 8028440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8028444:	b08b      	sub	sp, #44	; 0x2c
 8028446:	460c      	mov	r4, r1
 8028448:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 802844c:	4616      	mov	r6, r2
 802844e:	461f      	mov	r7, r3
 8028450:	4605      	mov	r5, r0
 8028452:	f000 fe6b 	bl	802912c <_localeconv_r>
 8028456:	f8d0 b000 	ldr.w	fp, [r0]
 802845a:	4658      	mov	r0, fp
 802845c:	f7d7 ff98 	bl	8000390 <strlen>
 8028460:	2300      	movs	r3, #0
 8028462:	9308      	str	r3, [sp, #32]
 8028464:	f8d8 3000 	ldr.w	r3, [r8]
 8028468:	f894 9018 	ldrb.w	r9, [r4, #24]
 802846c:	6822      	ldr	r2, [r4, #0]
 802846e:	3307      	adds	r3, #7
 8028470:	f023 0307 	bic.w	r3, r3, #7
 8028474:	f103 0108 	add.w	r1, r3, #8
 8028478:	f8c8 1000 	str.w	r1, [r8]
 802847c:	ed93 0b00 	vldr	d0, [r3]
 8028480:	ed9f 6b97 	vldr	d6, [pc, #604]	; 80286e0 <_printf_float+0x2a0>
 8028484:	eeb0 7bc0 	vabs.f64	d7, d0
 8028488:	eeb4 7b46 	vcmp.f64	d7, d6
 802848c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8028490:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 8028494:	4682      	mov	sl, r0
 8028496:	dd24      	ble.n	80284e2 <_printf_float+0xa2>
 8028498:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 802849c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80284a0:	d502      	bpl.n	80284a8 <_printf_float+0x68>
 80284a2:	232d      	movs	r3, #45	; 0x2d
 80284a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80284a8:	498f      	ldr	r1, [pc, #572]	; (80286e8 <_printf_float+0x2a8>)
 80284aa:	4b90      	ldr	r3, [pc, #576]	; (80286ec <_printf_float+0x2ac>)
 80284ac:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80284b0:	bf94      	ite	ls
 80284b2:	4688      	movls	r8, r1
 80284b4:	4698      	movhi	r8, r3
 80284b6:	2303      	movs	r3, #3
 80284b8:	6123      	str	r3, [r4, #16]
 80284ba:	f022 0204 	bic.w	r2, r2, #4
 80284be:	2300      	movs	r3, #0
 80284c0:	6022      	str	r2, [r4, #0]
 80284c2:	9304      	str	r3, [sp, #16]
 80284c4:	9700      	str	r7, [sp, #0]
 80284c6:	4633      	mov	r3, r6
 80284c8:	aa09      	add	r2, sp, #36	; 0x24
 80284ca:	4621      	mov	r1, r4
 80284cc:	4628      	mov	r0, r5
 80284ce:	f000 f9d1 	bl	8028874 <_printf_common>
 80284d2:	3001      	adds	r0, #1
 80284d4:	f040 808a 	bne.w	80285ec <_printf_float+0x1ac>
 80284d8:	f04f 30ff 	mov.w	r0, #4294967295
 80284dc:	b00b      	add	sp, #44	; 0x2c
 80284de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80284e2:	eeb4 0b40 	vcmp.f64	d0, d0
 80284e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80284ea:	d709      	bvc.n	8028500 <_printf_float+0xc0>
 80284ec:	ee10 3a90 	vmov	r3, s1
 80284f0:	2b00      	cmp	r3, #0
 80284f2:	bfbc      	itt	lt
 80284f4:	232d      	movlt	r3, #45	; 0x2d
 80284f6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80284fa:	497d      	ldr	r1, [pc, #500]	; (80286f0 <_printf_float+0x2b0>)
 80284fc:	4b7d      	ldr	r3, [pc, #500]	; (80286f4 <_printf_float+0x2b4>)
 80284fe:	e7d5      	b.n	80284ac <_printf_float+0x6c>
 8028500:	6863      	ldr	r3, [r4, #4]
 8028502:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8028506:	9104      	str	r1, [sp, #16]
 8028508:	1c59      	adds	r1, r3, #1
 802850a:	d13c      	bne.n	8028586 <_printf_float+0x146>
 802850c:	2306      	movs	r3, #6
 802850e:	6063      	str	r3, [r4, #4]
 8028510:	2300      	movs	r3, #0
 8028512:	9303      	str	r3, [sp, #12]
 8028514:	ab08      	add	r3, sp, #32
 8028516:	e9cd 9301 	strd	r9, r3, [sp, #4]
 802851a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 802851e:	ab07      	add	r3, sp, #28
 8028520:	6861      	ldr	r1, [r4, #4]
 8028522:	9300      	str	r3, [sp, #0]
 8028524:	6022      	str	r2, [r4, #0]
 8028526:	f10d 031b 	add.w	r3, sp, #27
 802852a:	4628      	mov	r0, r5
 802852c:	f7ff fef5 	bl	802831a <__cvt>
 8028530:	9b04      	ldr	r3, [sp, #16]
 8028532:	9907      	ldr	r1, [sp, #28]
 8028534:	2b47      	cmp	r3, #71	; 0x47
 8028536:	4680      	mov	r8, r0
 8028538:	d108      	bne.n	802854c <_printf_float+0x10c>
 802853a:	1cc8      	adds	r0, r1, #3
 802853c:	db02      	blt.n	8028544 <_printf_float+0x104>
 802853e:	6863      	ldr	r3, [r4, #4]
 8028540:	4299      	cmp	r1, r3
 8028542:	dd41      	ble.n	80285c8 <_printf_float+0x188>
 8028544:	f1a9 0902 	sub.w	r9, r9, #2
 8028548:	fa5f f989 	uxtb.w	r9, r9
 802854c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8028550:	d820      	bhi.n	8028594 <_printf_float+0x154>
 8028552:	3901      	subs	r1, #1
 8028554:	464a      	mov	r2, r9
 8028556:	f104 0050 	add.w	r0, r4, #80	; 0x50
 802855a:	9107      	str	r1, [sp, #28]
 802855c:	f7ff ff2f 	bl	80283be <__exponent>
 8028560:	9a08      	ldr	r2, [sp, #32]
 8028562:	9004      	str	r0, [sp, #16]
 8028564:	1813      	adds	r3, r2, r0
 8028566:	2a01      	cmp	r2, #1
 8028568:	6123      	str	r3, [r4, #16]
 802856a:	dc02      	bgt.n	8028572 <_printf_float+0x132>
 802856c:	6822      	ldr	r2, [r4, #0]
 802856e:	07d2      	lsls	r2, r2, #31
 8028570:	d501      	bpl.n	8028576 <_printf_float+0x136>
 8028572:	3301      	adds	r3, #1
 8028574:	6123      	str	r3, [r4, #16]
 8028576:	f89d 301b 	ldrb.w	r3, [sp, #27]
 802857a:	2b00      	cmp	r3, #0
 802857c:	d0a2      	beq.n	80284c4 <_printf_float+0x84>
 802857e:	232d      	movs	r3, #45	; 0x2d
 8028580:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8028584:	e79e      	b.n	80284c4 <_printf_float+0x84>
 8028586:	9904      	ldr	r1, [sp, #16]
 8028588:	2947      	cmp	r1, #71	; 0x47
 802858a:	d1c1      	bne.n	8028510 <_printf_float+0xd0>
 802858c:	2b00      	cmp	r3, #0
 802858e:	d1bf      	bne.n	8028510 <_printf_float+0xd0>
 8028590:	2301      	movs	r3, #1
 8028592:	e7bc      	b.n	802850e <_printf_float+0xce>
 8028594:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8028598:	d118      	bne.n	80285cc <_printf_float+0x18c>
 802859a:	2900      	cmp	r1, #0
 802859c:	6863      	ldr	r3, [r4, #4]
 802859e:	dd0b      	ble.n	80285b8 <_printf_float+0x178>
 80285a0:	6121      	str	r1, [r4, #16]
 80285a2:	b913      	cbnz	r3, 80285aa <_printf_float+0x16a>
 80285a4:	6822      	ldr	r2, [r4, #0]
 80285a6:	07d0      	lsls	r0, r2, #31
 80285a8:	d502      	bpl.n	80285b0 <_printf_float+0x170>
 80285aa:	3301      	adds	r3, #1
 80285ac:	440b      	add	r3, r1
 80285ae:	6123      	str	r3, [r4, #16]
 80285b0:	2300      	movs	r3, #0
 80285b2:	65a1      	str	r1, [r4, #88]	; 0x58
 80285b4:	9304      	str	r3, [sp, #16]
 80285b6:	e7de      	b.n	8028576 <_printf_float+0x136>
 80285b8:	b913      	cbnz	r3, 80285c0 <_printf_float+0x180>
 80285ba:	6822      	ldr	r2, [r4, #0]
 80285bc:	07d2      	lsls	r2, r2, #31
 80285be:	d501      	bpl.n	80285c4 <_printf_float+0x184>
 80285c0:	3302      	adds	r3, #2
 80285c2:	e7f4      	b.n	80285ae <_printf_float+0x16e>
 80285c4:	2301      	movs	r3, #1
 80285c6:	e7f2      	b.n	80285ae <_printf_float+0x16e>
 80285c8:	f04f 0967 	mov.w	r9, #103	; 0x67
 80285cc:	9b08      	ldr	r3, [sp, #32]
 80285ce:	4299      	cmp	r1, r3
 80285d0:	db05      	blt.n	80285de <_printf_float+0x19e>
 80285d2:	6823      	ldr	r3, [r4, #0]
 80285d4:	6121      	str	r1, [r4, #16]
 80285d6:	07d8      	lsls	r0, r3, #31
 80285d8:	d5ea      	bpl.n	80285b0 <_printf_float+0x170>
 80285da:	1c4b      	adds	r3, r1, #1
 80285dc:	e7e7      	b.n	80285ae <_printf_float+0x16e>
 80285de:	2900      	cmp	r1, #0
 80285e0:	bfd4      	ite	le
 80285e2:	f1c1 0202 	rsble	r2, r1, #2
 80285e6:	2201      	movgt	r2, #1
 80285e8:	4413      	add	r3, r2
 80285ea:	e7e0      	b.n	80285ae <_printf_float+0x16e>
 80285ec:	6823      	ldr	r3, [r4, #0]
 80285ee:	055a      	lsls	r2, r3, #21
 80285f0:	d407      	bmi.n	8028602 <_printf_float+0x1c2>
 80285f2:	6923      	ldr	r3, [r4, #16]
 80285f4:	4642      	mov	r2, r8
 80285f6:	4631      	mov	r1, r6
 80285f8:	4628      	mov	r0, r5
 80285fa:	47b8      	blx	r7
 80285fc:	3001      	adds	r0, #1
 80285fe:	d12a      	bne.n	8028656 <_printf_float+0x216>
 8028600:	e76a      	b.n	80284d8 <_printf_float+0x98>
 8028602:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8028606:	f240 80e0 	bls.w	80287ca <_printf_float+0x38a>
 802860a:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 802860e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8028612:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8028616:	d133      	bne.n	8028680 <_printf_float+0x240>
 8028618:	4a37      	ldr	r2, [pc, #220]	; (80286f8 <_printf_float+0x2b8>)
 802861a:	2301      	movs	r3, #1
 802861c:	4631      	mov	r1, r6
 802861e:	4628      	mov	r0, r5
 8028620:	47b8      	blx	r7
 8028622:	3001      	adds	r0, #1
 8028624:	f43f af58 	beq.w	80284d8 <_printf_float+0x98>
 8028628:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 802862c:	429a      	cmp	r2, r3
 802862e:	db02      	blt.n	8028636 <_printf_float+0x1f6>
 8028630:	6823      	ldr	r3, [r4, #0]
 8028632:	07d8      	lsls	r0, r3, #31
 8028634:	d50f      	bpl.n	8028656 <_printf_float+0x216>
 8028636:	4653      	mov	r3, sl
 8028638:	465a      	mov	r2, fp
 802863a:	4631      	mov	r1, r6
 802863c:	4628      	mov	r0, r5
 802863e:	47b8      	blx	r7
 8028640:	3001      	adds	r0, #1
 8028642:	f43f af49 	beq.w	80284d8 <_printf_float+0x98>
 8028646:	f04f 0800 	mov.w	r8, #0
 802864a:	f104 091a 	add.w	r9, r4, #26
 802864e:	9b08      	ldr	r3, [sp, #32]
 8028650:	3b01      	subs	r3, #1
 8028652:	4543      	cmp	r3, r8
 8028654:	dc09      	bgt.n	802866a <_printf_float+0x22a>
 8028656:	6823      	ldr	r3, [r4, #0]
 8028658:	079b      	lsls	r3, r3, #30
 802865a:	f100 8106 	bmi.w	802886a <_printf_float+0x42a>
 802865e:	68e0      	ldr	r0, [r4, #12]
 8028660:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8028662:	4298      	cmp	r0, r3
 8028664:	bfb8      	it	lt
 8028666:	4618      	movlt	r0, r3
 8028668:	e738      	b.n	80284dc <_printf_float+0x9c>
 802866a:	2301      	movs	r3, #1
 802866c:	464a      	mov	r2, r9
 802866e:	4631      	mov	r1, r6
 8028670:	4628      	mov	r0, r5
 8028672:	47b8      	blx	r7
 8028674:	3001      	adds	r0, #1
 8028676:	f43f af2f 	beq.w	80284d8 <_printf_float+0x98>
 802867a:	f108 0801 	add.w	r8, r8, #1
 802867e:	e7e6      	b.n	802864e <_printf_float+0x20e>
 8028680:	9b07      	ldr	r3, [sp, #28]
 8028682:	2b00      	cmp	r3, #0
 8028684:	dc3a      	bgt.n	80286fc <_printf_float+0x2bc>
 8028686:	4a1c      	ldr	r2, [pc, #112]	; (80286f8 <_printf_float+0x2b8>)
 8028688:	2301      	movs	r3, #1
 802868a:	4631      	mov	r1, r6
 802868c:	4628      	mov	r0, r5
 802868e:	47b8      	blx	r7
 8028690:	3001      	adds	r0, #1
 8028692:	f43f af21 	beq.w	80284d8 <_printf_float+0x98>
 8028696:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 802869a:	4313      	orrs	r3, r2
 802869c:	d102      	bne.n	80286a4 <_printf_float+0x264>
 802869e:	6823      	ldr	r3, [r4, #0]
 80286a0:	07d9      	lsls	r1, r3, #31
 80286a2:	d5d8      	bpl.n	8028656 <_printf_float+0x216>
 80286a4:	4653      	mov	r3, sl
 80286a6:	465a      	mov	r2, fp
 80286a8:	4631      	mov	r1, r6
 80286aa:	4628      	mov	r0, r5
 80286ac:	47b8      	blx	r7
 80286ae:	3001      	adds	r0, #1
 80286b0:	f43f af12 	beq.w	80284d8 <_printf_float+0x98>
 80286b4:	f04f 0900 	mov.w	r9, #0
 80286b8:	f104 0a1a 	add.w	sl, r4, #26
 80286bc:	9b07      	ldr	r3, [sp, #28]
 80286be:	425b      	negs	r3, r3
 80286c0:	454b      	cmp	r3, r9
 80286c2:	dc01      	bgt.n	80286c8 <_printf_float+0x288>
 80286c4:	9b08      	ldr	r3, [sp, #32]
 80286c6:	e795      	b.n	80285f4 <_printf_float+0x1b4>
 80286c8:	2301      	movs	r3, #1
 80286ca:	4652      	mov	r2, sl
 80286cc:	4631      	mov	r1, r6
 80286ce:	4628      	mov	r0, r5
 80286d0:	47b8      	blx	r7
 80286d2:	3001      	adds	r0, #1
 80286d4:	f43f af00 	beq.w	80284d8 <_printf_float+0x98>
 80286d8:	f109 0901 	add.w	r9, r9, #1
 80286dc:	e7ee      	b.n	80286bc <_printf_float+0x27c>
 80286de:	bf00      	nop
 80286e0:	ffffffff 	.word	0xffffffff
 80286e4:	7fefffff 	.word	0x7fefffff
 80286e8:	0802e324 	.word	0x0802e324
 80286ec:	0802e328 	.word	0x0802e328
 80286f0:	0802e32c 	.word	0x0802e32c
 80286f4:	0802e330 	.word	0x0802e330
 80286f8:	0802e334 	.word	0x0802e334
 80286fc:	9a08      	ldr	r2, [sp, #32]
 80286fe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8028700:	429a      	cmp	r2, r3
 8028702:	bfa8      	it	ge
 8028704:	461a      	movge	r2, r3
 8028706:	2a00      	cmp	r2, #0
 8028708:	4691      	mov	r9, r2
 802870a:	dc38      	bgt.n	802877e <_printf_float+0x33e>
 802870c:	2300      	movs	r3, #0
 802870e:	9305      	str	r3, [sp, #20]
 8028710:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8028714:	f104 021a 	add.w	r2, r4, #26
 8028718:	6da3      	ldr	r3, [r4, #88]	; 0x58
 802871a:	9905      	ldr	r1, [sp, #20]
 802871c:	9304      	str	r3, [sp, #16]
 802871e:	eba3 0309 	sub.w	r3, r3, r9
 8028722:	428b      	cmp	r3, r1
 8028724:	dc33      	bgt.n	802878e <_printf_float+0x34e>
 8028726:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 802872a:	429a      	cmp	r2, r3
 802872c:	db3c      	blt.n	80287a8 <_printf_float+0x368>
 802872e:	6823      	ldr	r3, [r4, #0]
 8028730:	07da      	lsls	r2, r3, #31
 8028732:	d439      	bmi.n	80287a8 <_printf_float+0x368>
 8028734:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8028738:	eba2 0903 	sub.w	r9, r2, r3
 802873c:	9b04      	ldr	r3, [sp, #16]
 802873e:	1ad2      	subs	r2, r2, r3
 8028740:	4591      	cmp	r9, r2
 8028742:	bfa8      	it	ge
 8028744:	4691      	movge	r9, r2
 8028746:	f1b9 0f00 	cmp.w	r9, #0
 802874a:	dc35      	bgt.n	80287b8 <_printf_float+0x378>
 802874c:	f04f 0800 	mov.w	r8, #0
 8028750:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8028754:	f104 0a1a 	add.w	sl, r4, #26
 8028758:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 802875c:	1a9b      	subs	r3, r3, r2
 802875e:	eba3 0309 	sub.w	r3, r3, r9
 8028762:	4543      	cmp	r3, r8
 8028764:	f77f af77 	ble.w	8028656 <_printf_float+0x216>
 8028768:	2301      	movs	r3, #1
 802876a:	4652      	mov	r2, sl
 802876c:	4631      	mov	r1, r6
 802876e:	4628      	mov	r0, r5
 8028770:	47b8      	blx	r7
 8028772:	3001      	adds	r0, #1
 8028774:	f43f aeb0 	beq.w	80284d8 <_printf_float+0x98>
 8028778:	f108 0801 	add.w	r8, r8, #1
 802877c:	e7ec      	b.n	8028758 <_printf_float+0x318>
 802877e:	4613      	mov	r3, r2
 8028780:	4631      	mov	r1, r6
 8028782:	4642      	mov	r2, r8
 8028784:	4628      	mov	r0, r5
 8028786:	47b8      	blx	r7
 8028788:	3001      	adds	r0, #1
 802878a:	d1bf      	bne.n	802870c <_printf_float+0x2cc>
 802878c:	e6a4      	b.n	80284d8 <_printf_float+0x98>
 802878e:	2301      	movs	r3, #1
 8028790:	4631      	mov	r1, r6
 8028792:	4628      	mov	r0, r5
 8028794:	9204      	str	r2, [sp, #16]
 8028796:	47b8      	blx	r7
 8028798:	3001      	adds	r0, #1
 802879a:	f43f ae9d 	beq.w	80284d8 <_printf_float+0x98>
 802879e:	9b05      	ldr	r3, [sp, #20]
 80287a0:	9a04      	ldr	r2, [sp, #16]
 80287a2:	3301      	adds	r3, #1
 80287a4:	9305      	str	r3, [sp, #20]
 80287a6:	e7b7      	b.n	8028718 <_printf_float+0x2d8>
 80287a8:	4653      	mov	r3, sl
 80287aa:	465a      	mov	r2, fp
 80287ac:	4631      	mov	r1, r6
 80287ae:	4628      	mov	r0, r5
 80287b0:	47b8      	blx	r7
 80287b2:	3001      	adds	r0, #1
 80287b4:	d1be      	bne.n	8028734 <_printf_float+0x2f4>
 80287b6:	e68f      	b.n	80284d8 <_printf_float+0x98>
 80287b8:	9a04      	ldr	r2, [sp, #16]
 80287ba:	464b      	mov	r3, r9
 80287bc:	4442      	add	r2, r8
 80287be:	4631      	mov	r1, r6
 80287c0:	4628      	mov	r0, r5
 80287c2:	47b8      	blx	r7
 80287c4:	3001      	adds	r0, #1
 80287c6:	d1c1      	bne.n	802874c <_printf_float+0x30c>
 80287c8:	e686      	b.n	80284d8 <_printf_float+0x98>
 80287ca:	9a08      	ldr	r2, [sp, #32]
 80287cc:	2a01      	cmp	r2, #1
 80287ce:	dc01      	bgt.n	80287d4 <_printf_float+0x394>
 80287d0:	07db      	lsls	r3, r3, #31
 80287d2:	d537      	bpl.n	8028844 <_printf_float+0x404>
 80287d4:	2301      	movs	r3, #1
 80287d6:	4642      	mov	r2, r8
 80287d8:	4631      	mov	r1, r6
 80287da:	4628      	mov	r0, r5
 80287dc:	47b8      	blx	r7
 80287de:	3001      	adds	r0, #1
 80287e0:	f43f ae7a 	beq.w	80284d8 <_printf_float+0x98>
 80287e4:	4653      	mov	r3, sl
 80287e6:	465a      	mov	r2, fp
 80287e8:	4631      	mov	r1, r6
 80287ea:	4628      	mov	r0, r5
 80287ec:	47b8      	blx	r7
 80287ee:	3001      	adds	r0, #1
 80287f0:	f43f ae72 	beq.w	80284d8 <_printf_float+0x98>
 80287f4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80287f8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80287fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8028800:	9b08      	ldr	r3, [sp, #32]
 8028802:	d01a      	beq.n	802883a <_printf_float+0x3fa>
 8028804:	3b01      	subs	r3, #1
 8028806:	f108 0201 	add.w	r2, r8, #1
 802880a:	4631      	mov	r1, r6
 802880c:	4628      	mov	r0, r5
 802880e:	47b8      	blx	r7
 8028810:	3001      	adds	r0, #1
 8028812:	d10e      	bne.n	8028832 <_printf_float+0x3f2>
 8028814:	e660      	b.n	80284d8 <_printf_float+0x98>
 8028816:	2301      	movs	r3, #1
 8028818:	464a      	mov	r2, r9
 802881a:	4631      	mov	r1, r6
 802881c:	4628      	mov	r0, r5
 802881e:	47b8      	blx	r7
 8028820:	3001      	adds	r0, #1
 8028822:	f43f ae59 	beq.w	80284d8 <_printf_float+0x98>
 8028826:	f108 0801 	add.w	r8, r8, #1
 802882a:	9b08      	ldr	r3, [sp, #32]
 802882c:	3b01      	subs	r3, #1
 802882e:	4543      	cmp	r3, r8
 8028830:	dcf1      	bgt.n	8028816 <_printf_float+0x3d6>
 8028832:	9b04      	ldr	r3, [sp, #16]
 8028834:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8028838:	e6dd      	b.n	80285f6 <_printf_float+0x1b6>
 802883a:	f04f 0800 	mov.w	r8, #0
 802883e:	f104 091a 	add.w	r9, r4, #26
 8028842:	e7f2      	b.n	802882a <_printf_float+0x3ea>
 8028844:	2301      	movs	r3, #1
 8028846:	4642      	mov	r2, r8
 8028848:	e7df      	b.n	802880a <_printf_float+0x3ca>
 802884a:	2301      	movs	r3, #1
 802884c:	464a      	mov	r2, r9
 802884e:	4631      	mov	r1, r6
 8028850:	4628      	mov	r0, r5
 8028852:	47b8      	blx	r7
 8028854:	3001      	adds	r0, #1
 8028856:	f43f ae3f 	beq.w	80284d8 <_printf_float+0x98>
 802885a:	f108 0801 	add.w	r8, r8, #1
 802885e:	68e3      	ldr	r3, [r4, #12]
 8028860:	9909      	ldr	r1, [sp, #36]	; 0x24
 8028862:	1a5b      	subs	r3, r3, r1
 8028864:	4543      	cmp	r3, r8
 8028866:	dcf0      	bgt.n	802884a <_printf_float+0x40a>
 8028868:	e6f9      	b.n	802865e <_printf_float+0x21e>
 802886a:	f04f 0800 	mov.w	r8, #0
 802886e:	f104 0919 	add.w	r9, r4, #25
 8028872:	e7f4      	b.n	802885e <_printf_float+0x41e>

08028874 <_printf_common>:
 8028874:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8028878:	4616      	mov	r6, r2
 802887a:	4699      	mov	r9, r3
 802887c:	688a      	ldr	r2, [r1, #8]
 802887e:	690b      	ldr	r3, [r1, #16]
 8028880:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8028884:	4293      	cmp	r3, r2
 8028886:	bfb8      	it	lt
 8028888:	4613      	movlt	r3, r2
 802888a:	6033      	str	r3, [r6, #0]
 802888c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8028890:	4607      	mov	r7, r0
 8028892:	460c      	mov	r4, r1
 8028894:	b10a      	cbz	r2, 802889a <_printf_common+0x26>
 8028896:	3301      	adds	r3, #1
 8028898:	6033      	str	r3, [r6, #0]
 802889a:	6823      	ldr	r3, [r4, #0]
 802889c:	0699      	lsls	r1, r3, #26
 802889e:	bf42      	ittt	mi
 80288a0:	6833      	ldrmi	r3, [r6, #0]
 80288a2:	3302      	addmi	r3, #2
 80288a4:	6033      	strmi	r3, [r6, #0]
 80288a6:	6825      	ldr	r5, [r4, #0]
 80288a8:	f015 0506 	ands.w	r5, r5, #6
 80288ac:	d106      	bne.n	80288bc <_printf_common+0x48>
 80288ae:	f104 0a19 	add.w	sl, r4, #25
 80288b2:	68e3      	ldr	r3, [r4, #12]
 80288b4:	6832      	ldr	r2, [r6, #0]
 80288b6:	1a9b      	subs	r3, r3, r2
 80288b8:	42ab      	cmp	r3, r5
 80288ba:	dc26      	bgt.n	802890a <_printf_common+0x96>
 80288bc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80288c0:	1e13      	subs	r3, r2, #0
 80288c2:	6822      	ldr	r2, [r4, #0]
 80288c4:	bf18      	it	ne
 80288c6:	2301      	movne	r3, #1
 80288c8:	0692      	lsls	r2, r2, #26
 80288ca:	d42b      	bmi.n	8028924 <_printf_common+0xb0>
 80288cc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80288d0:	4649      	mov	r1, r9
 80288d2:	4638      	mov	r0, r7
 80288d4:	47c0      	blx	r8
 80288d6:	3001      	adds	r0, #1
 80288d8:	d01e      	beq.n	8028918 <_printf_common+0xa4>
 80288da:	6823      	ldr	r3, [r4, #0]
 80288dc:	6922      	ldr	r2, [r4, #16]
 80288de:	f003 0306 	and.w	r3, r3, #6
 80288e2:	2b04      	cmp	r3, #4
 80288e4:	bf02      	ittt	eq
 80288e6:	68e5      	ldreq	r5, [r4, #12]
 80288e8:	6833      	ldreq	r3, [r6, #0]
 80288ea:	1aed      	subeq	r5, r5, r3
 80288ec:	68a3      	ldr	r3, [r4, #8]
 80288ee:	bf0c      	ite	eq
 80288f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80288f4:	2500      	movne	r5, #0
 80288f6:	4293      	cmp	r3, r2
 80288f8:	bfc4      	itt	gt
 80288fa:	1a9b      	subgt	r3, r3, r2
 80288fc:	18ed      	addgt	r5, r5, r3
 80288fe:	2600      	movs	r6, #0
 8028900:	341a      	adds	r4, #26
 8028902:	42b5      	cmp	r5, r6
 8028904:	d11a      	bne.n	802893c <_printf_common+0xc8>
 8028906:	2000      	movs	r0, #0
 8028908:	e008      	b.n	802891c <_printf_common+0xa8>
 802890a:	2301      	movs	r3, #1
 802890c:	4652      	mov	r2, sl
 802890e:	4649      	mov	r1, r9
 8028910:	4638      	mov	r0, r7
 8028912:	47c0      	blx	r8
 8028914:	3001      	adds	r0, #1
 8028916:	d103      	bne.n	8028920 <_printf_common+0xac>
 8028918:	f04f 30ff 	mov.w	r0, #4294967295
 802891c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8028920:	3501      	adds	r5, #1
 8028922:	e7c6      	b.n	80288b2 <_printf_common+0x3e>
 8028924:	18e1      	adds	r1, r4, r3
 8028926:	1c5a      	adds	r2, r3, #1
 8028928:	2030      	movs	r0, #48	; 0x30
 802892a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 802892e:	4422      	add	r2, r4
 8028930:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8028934:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8028938:	3302      	adds	r3, #2
 802893a:	e7c7      	b.n	80288cc <_printf_common+0x58>
 802893c:	2301      	movs	r3, #1
 802893e:	4622      	mov	r2, r4
 8028940:	4649      	mov	r1, r9
 8028942:	4638      	mov	r0, r7
 8028944:	47c0      	blx	r8
 8028946:	3001      	adds	r0, #1
 8028948:	d0e6      	beq.n	8028918 <_printf_common+0xa4>
 802894a:	3601      	adds	r6, #1
 802894c:	e7d9      	b.n	8028902 <_printf_common+0x8e>
	...

08028950 <_printf_i>:
 8028950:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8028954:	7e0f      	ldrb	r7, [r1, #24]
 8028956:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8028958:	2f78      	cmp	r7, #120	; 0x78
 802895a:	4691      	mov	r9, r2
 802895c:	4680      	mov	r8, r0
 802895e:	460c      	mov	r4, r1
 8028960:	469a      	mov	sl, r3
 8028962:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8028966:	d807      	bhi.n	8028978 <_printf_i+0x28>
 8028968:	2f62      	cmp	r7, #98	; 0x62
 802896a:	d80a      	bhi.n	8028982 <_printf_i+0x32>
 802896c:	2f00      	cmp	r7, #0
 802896e:	f000 80d4 	beq.w	8028b1a <_printf_i+0x1ca>
 8028972:	2f58      	cmp	r7, #88	; 0x58
 8028974:	f000 80c0 	beq.w	8028af8 <_printf_i+0x1a8>
 8028978:	f104 0542 	add.w	r5, r4, #66	; 0x42
 802897c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8028980:	e03a      	b.n	80289f8 <_printf_i+0xa8>
 8028982:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8028986:	2b15      	cmp	r3, #21
 8028988:	d8f6      	bhi.n	8028978 <_printf_i+0x28>
 802898a:	a101      	add	r1, pc, #4	; (adr r1, 8028990 <_printf_i+0x40>)
 802898c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8028990:	080289e9 	.word	0x080289e9
 8028994:	080289fd 	.word	0x080289fd
 8028998:	08028979 	.word	0x08028979
 802899c:	08028979 	.word	0x08028979
 80289a0:	08028979 	.word	0x08028979
 80289a4:	08028979 	.word	0x08028979
 80289a8:	080289fd 	.word	0x080289fd
 80289ac:	08028979 	.word	0x08028979
 80289b0:	08028979 	.word	0x08028979
 80289b4:	08028979 	.word	0x08028979
 80289b8:	08028979 	.word	0x08028979
 80289bc:	08028b01 	.word	0x08028b01
 80289c0:	08028a29 	.word	0x08028a29
 80289c4:	08028abb 	.word	0x08028abb
 80289c8:	08028979 	.word	0x08028979
 80289cc:	08028979 	.word	0x08028979
 80289d0:	08028b23 	.word	0x08028b23
 80289d4:	08028979 	.word	0x08028979
 80289d8:	08028a29 	.word	0x08028a29
 80289dc:	08028979 	.word	0x08028979
 80289e0:	08028979 	.word	0x08028979
 80289e4:	08028ac3 	.word	0x08028ac3
 80289e8:	682b      	ldr	r3, [r5, #0]
 80289ea:	1d1a      	adds	r2, r3, #4
 80289ec:	681b      	ldr	r3, [r3, #0]
 80289ee:	602a      	str	r2, [r5, #0]
 80289f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80289f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80289f8:	2301      	movs	r3, #1
 80289fa:	e09f      	b.n	8028b3c <_printf_i+0x1ec>
 80289fc:	6820      	ldr	r0, [r4, #0]
 80289fe:	682b      	ldr	r3, [r5, #0]
 8028a00:	0607      	lsls	r7, r0, #24
 8028a02:	f103 0104 	add.w	r1, r3, #4
 8028a06:	6029      	str	r1, [r5, #0]
 8028a08:	d501      	bpl.n	8028a0e <_printf_i+0xbe>
 8028a0a:	681e      	ldr	r6, [r3, #0]
 8028a0c:	e003      	b.n	8028a16 <_printf_i+0xc6>
 8028a0e:	0646      	lsls	r6, r0, #25
 8028a10:	d5fb      	bpl.n	8028a0a <_printf_i+0xba>
 8028a12:	f9b3 6000 	ldrsh.w	r6, [r3]
 8028a16:	2e00      	cmp	r6, #0
 8028a18:	da03      	bge.n	8028a22 <_printf_i+0xd2>
 8028a1a:	232d      	movs	r3, #45	; 0x2d
 8028a1c:	4276      	negs	r6, r6
 8028a1e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8028a22:	485a      	ldr	r0, [pc, #360]	; (8028b8c <_printf_i+0x23c>)
 8028a24:	230a      	movs	r3, #10
 8028a26:	e012      	b.n	8028a4e <_printf_i+0xfe>
 8028a28:	682b      	ldr	r3, [r5, #0]
 8028a2a:	6820      	ldr	r0, [r4, #0]
 8028a2c:	1d19      	adds	r1, r3, #4
 8028a2e:	6029      	str	r1, [r5, #0]
 8028a30:	0605      	lsls	r5, r0, #24
 8028a32:	d501      	bpl.n	8028a38 <_printf_i+0xe8>
 8028a34:	681e      	ldr	r6, [r3, #0]
 8028a36:	e002      	b.n	8028a3e <_printf_i+0xee>
 8028a38:	0641      	lsls	r1, r0, #25
 8028a3a:	d5fb      	bpl.n	8028a34 <_printf_i+0xe4>
 8028a3c:	881e      	ldrh	r6, [r3, #0]
 8028a3e:	4853      	ldr	r0, [pc, #332]	; (8028b8c <_printf_i+0x23c>)
 8028a40:	2f6f      	cmp	r7, #111	; 0x6f
 8028a42:	bf0c      	ite	eq
 8028a44:	2308      	moveq	r3, #8
 8028a46:	230a      	movne	r3, #10
 8028a48:	2100      	movs	r1, #0
 8028a4a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8028a4e:	6865      	ldr	r5, [r4, #4]
 8028a50:	60a5      	str	r5, [r4, #8]
 8028a52:	2d00      	cmp	r5, #0
 8028a54:	bfa2      	ittt	ge
 8028a56:	6821      	ldrge	r1, [r4, #0]
 8028a58:	f021 0104 	bicge.w	r1, r1, #4
 8028a5c:	6021      	strge	r1, [r4, #0]
 8028a5e:	b90e      	cbnz	r6, 8028a64 <_printf_i+0x114>
 8028a60:	2d00      	cmp	r5, #0
 8028a62:	d04b      	beq.n	8028afc <_printf_i+0x1ac>
 8028a64:	4615      	mov	r5, r2
 8028a66:	fbb6 f1f3 	udiv	r1, r6, r3
 8028a6a:	fb03 6711 	mls	r7, r3, r1, r6
 8028a6e:	5dc7      	ldrb	r7, [r0, r7]
 8028a70:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8028a74:	4637      	mov	r7, r6
 8028a76:	42bb      	cmp	r3, r7
 8028a78:	460e      	mov	r6, r1
 8028a7a:	d9f4      	bls.n	8028a66 <_printf_i+0x116>
 8028a7c:	2b08      	cmp	r3, #8
 8028a7e:	d10b      	bne.n	8028a98 <_printf_i+0x148>
 8028a80:	6823      	ldr	r3, [r4, #0]
 8028a82:	07de      	lsls	r6, r3, #31
 8028a84:	d508      	bpl.n	8028a98 <_printf_i+0x148>
 8028a86:	6923      	ldr	r3, [r4, #16]
 8028a88:	6861      	ldr	r1, [r4, #4]
 8028a8a:	4299      	cmp	r1, r3
 8028a8c:	bfde      	ittt	le
 8028a8e:	2330      	movle	r3, #48	; 0x30
 8028a90:	f805 3c01 	strble.w	r3, [r5, #-1]
 8028a94:	f105 35ff 	addle.w	r5, r5, #4294967295
 8028a98:	1b52      	subs	r2, r2, r5
 8028a9a:	6122      	str	r2, [r4, #16]
 8028a9c:	f8cd a000 	str.w	sl, [sp]
 8028aa0:	464b      	mov	r3, r9
 8028aa2:	aa03      	add	r2, sp, #12
 8028aa4:	4621      	mov	r1, r4
 8028aa6:	4640      	mov	r0, r8
 8028aa8:	f7ff fee4 	bl	8028874 <_printf_common>
 8028aac:	3001      	adds	r0, #1
 8028aae:	d14a      	bne.n	8028b46 <_printf_i+0x1f6>
 8028ab0:	f04f 30ff 	mov.w	r0, #4294967295
 8028ab4:	b004      	add	sp, #16
 8028ab6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8028aba:	6823      	ldr	r3, [r4, #0]
 8028abc:	f043 0320 	orr.w	r3, r3, #32
 8028ac0:	6023      	str	r3, [r4, #0]
 8028ac2:	4833      	ldr	r0, [pc, #204]	; (8028b90 <_printf_i+0x240>)
 8028ac4:	2778      	movs	r7, #120	; 0x78
 8028ac6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8028aca:	6823      	ldr	r3, [r4, #0]
 8028acc:	6829      	ldr	r1, [r5, #0]
 8028ace:	061f      	lsls	r7, r3, #24
 8028ad0:	f851 6b04 	ldr.w	r6, [r1], #4
 8028ad4:	d402      	bmi.n	8028adc <_printf_i+0x18c>
 8028ad6:	065f      	lsls	r7, r3, #25
 8028ad8:	bf48      	it	mi
 8028ada:	b2b6      	uxthmi	r6, r6
 8028adc:	07df      	lsls	r7, r3, #31
 8028ade:	bf48      	it	mi
 8028ae0:	f043 0320 	orrmi.w	r3, r3, #32
 8028ae4:	6029      	str	r1, [r5, #0]
 8028ae6:	bf48      	it	mi
 8028ae8:	6023      	strmi	r3, [r4, #0]
 8028aea:	b91e      	cbnz	r6, 8028af4 <_printf_i+0x1a4>
 8028aec:	6823      	ldr	r3, [r4, #0]
 8028aee:	f023 0320 	bic.w	r3, r3, #32
 8028af2:	6023      	str	r3, [r4, #0]
 8028af4:	2310      	movs	r3, #16
 8028af6:	e7a7      	b.n	8028a48 <_printf_i+0xf8>
 8028af8:	4824      	ldr	r0, [pc, #144]	; (8028b8c <_printf_i+0x23c>)
 8028afa:	e7e4      	b.n	8028ac6 <_printf_i+0x176>
 8028afc:	4615      	mov	r5, r2
 8028afe:	e7bd      	b.n	8028a7c <_printf_i+0x12c>
 8028b00:	682b      	ldr	r3, [r5, #0]
 8028b02:	6826      	ldr	r6, [r4, #0]
 8028b04:	6961      	ldr	r1, [r4, #20]
 8028b06:	1d18      	adds	r0, r3, #4
 8028b08:	6028      	str	r0, [r5, #0]
 8028b0a:	0635      	lsls	r5, r6, #24
 8028b0c:	681b      	ldr	r3, [r3, #0]
 8028b0e:	d501      	bpl.n	8028b14 <_printf_i+0x1c4>
 8028b10:	6019      	str	r1, [r3, #0]
 8028b12:	e002      	b.n	8028b1a <_printf_i+0x1ca>
 8028b14:	0670      	lsls	r0, r6, #25
 8028b16:	d5fb      	bpl.n	8028b10 <_printf_i+0x1c0>
 8028b18:	8019      	strh	r1, [r3, #0]
 8028b1a:	2300      	movs	r3, #0
 8028b1c:	6123      	str	r3, [r4, #16]
 8028b1e:	4615      	mov	r5, r2
 8028b20:	e7bc      	b.n	8028a9c <_printf_i+0x14c>
 8028b22:	682b      	ldr	r3, [r5, #0]
 8028b24:	1d1a      	adds	r2, r3, #4
 8028b26:	602a      	str	r2, [r5, #0]
 8028b28:	681d      	ldr	r5, [r3, #0]
 8028b2a:	6862      	ldr	r2, [r4, #4]
 8028b2c:	2100      	movs	r1, #0
 8028b2e:	4628      	mov	r0, r5
 8028b30:	f7d7 fbde 	bl	80002f0 <memchr>
 8028b34:	b108      	cbz	r0, 8028b3a <_printf_i+0x1ea>
 8028b36:	1b40      	subs	r0, r0, r5
 8028b38:	6060      	str	r0, [r4, #4]
 8028b3a:	6863      	ldr	r3, [r4, #4]
 8028b3c:	6123      	str	r3, [r4, #16]
 8028b3e:	2300      	movs	r3, #0
 8028b40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8028b44:	e7aa      	b.n	8028a9c <_printf_i+0x14c>
 8028b46:	6923      	ldr	r3, [r4, #16]
 8028b48:	462a      	mov	r2, r5
 8028b4a:	4649      	mov	r1, r9
 8028b4c:	4640      	mov	r0, r8
 8028b4e:	47d0      	blx	sl
 8028b50:	3001      	adds	r0, #1
 8028b52:	d0ad      	beq.n	8028ab0 <_printf_i+0x160>
 8028b54:	6823      	ldr	r3, [r4, #0]
 8028b56:	079b      	lsls	r3, r3, #30
 8028b58:	d413      	bmi.n	8028b82 <_printf_i+0x232>
 8028b5a:	68e0      	ldr	r0, [r4, #12]
 8028b5c:	9b03      	ldr	r3, [sp, #12]
 8028b5e:	4298      	cmp	r0, r3
 8028b60:	bfb8      	it	lt
 8028b62:	4618      	movlt	r0, r3
 8028b64:	e7a6      	b.n	8028ab4 <_printf_i+0x164>
 8028b66:	2301      	movs	r3, #1
 8028b68:	4632      	mov	r2, r6
 8028b6a:	4649      	mov	r1, r9
 8028b6c:	4640      	mov	r0, r8
 8028b6e:	47d0      	blx	sl
 8028b70:	3001      	adds	r0, #1
 8028b72:	d09d      	beq.n	8028ab0 <_printf_i+0x160>
 8028b74:	3501      	adds	r5, #1
 8028b76:	68e3      	ldr	r3, [r4, #12]
 8028b78:	9903      	ldr	r1, [sp, #12]
 8028b7a:	1a5b      	subs	r3, r3, r1
 8028b7c:	42ab      	cmp	r3, r5
 8028b7e:	dcf2      	bgt.n	8028b66 <_printf_i+0x216>
 8028b80:	e7eb      	b.n	8028b5a <_printf_i+0x20a>
 8028b82:	2500      	movs	r5, #0
 8028b84:	f104 0619 	add.w	r6, r4, #25
 8028b88:	e7f5      	b.n	8028b76 <_printf_i+0x226>
 8028b8a:	bf00      	nop
 8028b8c:	0802e336 	.word	0x0802e336
 8028b90:	0802e347 	.word	0x0802e347

08028b94 <std>:
 8028b94:	2300      	movs	r3, #0
 8028b96:	b510      	push	{r4, lr}
 8028b98:	4604      	mov	r4, r0
 8028b9a:	e9c0 3300 	strd	r3, r3, [r0]
 8028b9e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8028ba2:	6083      	str	r3, [r0, #8]
 8028ba4:	8181      	strh	r1, [r0, #12]
 8028ba6:	6643      	str	r3, [r0, #100]	; 0x64
 8028ba8:	81c2      	strh	r2, [r0, #14]
 8028baa:	6183      	str	r3, [r0, #24]
 8028bac:	4619      	mov	r1, r3
 8028bae:	2208      	movs	r2, #8
 8028bb0:	305c      	adds	r0, #92	; 0x5c
 8028bb2:	f000 fa9f 	bl	80290f4 <memset>
 8028bb6:	4b0d      	ldr	r3, [pc, #52]	; (8028bec <std+0x58>)
 8028bb8:	6263      	str	r3, [r4, #36]	; 0x24
 8028bba:	4b0d      	ldr	r3, [pc, #52]	; (8028bf0 <std+0x5c>)
 8028bbc:	62a3      	str	r3, [r4, #40]	; 0x28
 8028bbe:	4b0d      	ldr	r3, [pc, #52]	; (8028bf4 <std+0x60>)
 8028bc0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8028bc2:	4b0d      	ldr	r3, [pc, #52]	; (8028bf8 <std+0x64>)
 8028bc4:	6323      	str	r3, [r4, #48]	; 0x30
 8028bc6:	4b0d      	ldr	r3, [pc, #52]	; (8028bfc <std+0x68>)
 8028bc8:	6224      	str	r4, [r4, #32]
 8028bca:	429c      	cmp	r4, r3
 8028bcc:	d006      	beq.n	8028bdc <std+0x48>
 8028bce:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8028bd2:	4294      	cmp	r4, r2
 8028bd4:	d002      	beq.n	8028bdc <std+0x48>
 8028bd6:	33d0      	adds	r3, #208	; 0xd0
 8028bd8:	429c      	cmp	r4, r3
 8028bda:	d105      	bne.n	8028be8 <std+0x54>
 8028bdc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8028be0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8028be4:	f000 bb6c 	b.w	80292c0 <__retarget_lock_init_recursive>
 8028be8:	bd10      	pop	{r4, pc}
 8028bea:	bf00      	nop
 8028bec:	08028e9d 	.word	0x08028e9d
 8028bf0:	08028ebf 	.word	0x08028ebf
 8028bf4:	08028ef7 	.word	0x08028ef7
 8028bf8:	08028f1b 	.word	0x08028f1b
 8028bfc:	24040760 	.word	0x24040760

08028c00 <stdio_exit_handler>:
 8028c00:	4a02      	ldr	r2, [pc, #8]	; (8028c0c <stdio_exit_handler+0xc>)
 8028c02:	4903      	ldr	r1, [pc, #12]	; (8028c10 <stdio_exit_handler+0x10>)
 8028c04:	4803      	ldr	r0, [pc, #12]	; (8028c14 <stdio_exit_handler+0x14>)
 8028c06:	f000 b869 	b.w	8028cdc <_fwalk_sglue>
 8028c0a:	bf00      	nop
 8028c0c:	240007e0 	.word	0x240007e0
 8028c10:	0802ae1d 	.word	0x0802ae1d
 8028c14:	240007ec 	.word	0x240007ec

08028c18 <cleanup_stdio>:
 8028c18:	6841      	ldr	r1, [r0, #4]
 8028c1a:	4b0c      	ldr	r3, [pc, #48]	; (8028c4c <cleanup_stdio+0x34>)
 8028c1c:	4299      	cmp	r1, r3
 8028c1e:	b510      	push	{r4, lr}
 8028c20:	4604      	mov	r4, r0
 8028c22:	d001      	beq.n	8028c28 <cleanup_stdio+0x10>
 8028c24:	f002 f8fa 	bl	802ae1c <_fflush_r>
 8028c28:	68a1      	ldr	r1, [r4, #8]
 8028c2a:	4b09      	ldr	r3, [pc, #36]	; (8028c50 <cleanup_stdio+0x38>)
 8028c2c:	4299      	cmp	r1, r3
 8028c2e:	d002      	beq.n	8028c36 <cleanup_stdio+0x1e>
 8028c30:	4620      	mov	r0, r4
 8028c32:	f002 f8f3 	bl	802ae1c <_fflush_r>
 8028c36:	68e1      	ldr	r1, [r4, #12]
 8028c38:	4b06      	ldr	r3, [pc, #24]	; (8028c54 <cleanup_stdio+0x3c>)
 8028c3a:	4299      	cmp	r1, r3
 8028c3c:	d004      	beq.n	8028c48 <cleanup_stdio+0x30>
 8028c3e:	4620      	mov	r0, r4
 8028c40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8028c44:	f002 b8ea 	b.w	802ae1c <_fflush_r>
 8028c48:	bd10      	pop	{r4, pc}
 8028c4a:	bf00      	nop
 8028c4c:	24040760 	.word	0x24040760
 8028c50:	240407c8 	.word	0x240407c8
 8028c54:	24040830 	.word	0x24040830

08028c58 <global_stdio_init.part.0>:
 8028c58:	b510      	push	{r4, lr}
 8028c5a:	4b0b      	ldr	r3, [pc, #44]	; (8028c88 <global_stdio_init.part.0+0x30>)
 8028c5c:	4c0b      	ldr	r4, [pc, #44]	; (8028c8c <global_stdio_init.part.0+0x34>)
 8028c5e:	4a0c      	ldr	r2, [pc, #48]	; (8028c90 <global_stdio_init.part.0+0x38>)
 8028c60:	601a      	str	r2, [r3, #0]
 8028c62:	4620      	mov	r0, r4
 8028c64:	2200      	movs	r2, #0
 8028c66:	2104      	movs	r1, #4
 8028c68:	f7ff ff94 	bl	8028b94 <std>
 8028c6c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8028c70:	2201      	movs	r2, #1
 8028c72:	2109      	movs	r1, #9
 8028c74:	f7ff ff8e 	bl	8028b94 <std>
 8028c78:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8028c7c:	2202      	movs	r2, #2
 8028c7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8028c82:	2112      	movs	r1, #18
 8028c84:	f7ff bf86 	b.w	8028b94 <std>
 8028c88:	24040898 	.word	0x24040898
 8028c8c:	24040760 	.word	0x24040760
 8028c90:	08028c01 	.word	0x08028c01

08028c94 <__sfp_lock_acquire>:
 8028c94:	4801      	ldr	r0, [pc, #4]	; (8028c9c <__sfp_lock_acquire+0x8>)
 8028c96:	f000 bb14 	b.w	80292c2 <__retarget_lock_acquire_recursive>
 8028c9a:	bf00      	nop
 8028c9c:	240408a1 	.word	0x240408a1

08028ca0 <__sfp_lock_release>:
 8028ca0:	4801      	ldr	r0, [pc, #4]	; (8028ca8 <__sfp_lock_release+0x8>)
 8028ca2:	f000 bb0f 	b.w	80292c4 <__retarget_lock_release_recursive>
 8028ca6:	bf00      	nop
 8028ca8:	240408a1 	.word	0x240408a1

08028cac <__sinit>:
 8028cac:	b510      	push	{r4, lr}
 8028cae:	4604      	mov	r4, r0
 8028cb0:	f7ff fff0 	bl	8028c94 <__sfp_lock_acquire>
 8028cb4:	6a23      	ldr	r3, [r4, #32]
 8028cb6:	b11b      	cbz	r3, 8028cc0 <__sinit+0x14>
 8028cb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8028cbc:	f7ff bff0 	b.w	8028ca0 <__sfp_lock_release>
 8028cc0:	4b04      	ldr	r3, [pc, #16]	; (8028cd4 <__sinit+0x28>)
 8028cc2:	6223      	str	r3, [r4, #32]
 8028cc4:	4b04      	ldr	r3, [pc, #16]	; (8028cd8 <__sinit+0x2c>)
 8028cc6:	681b      	ldr	r3, [r3, #0]
 8028cc8:	2b00      	cmp	r3, #0
 8028cca:	d1f5      	bne.n	8028cb8 <__sinit+0xc>
 8028ccc:	f7ff ffc4 	bl	8028c58 <global_stdio_init.part.0>
 8028cd0:	e7f2      	b.n	8028cb8 <__sinit+0xc>
 8028cd2:	bf00      	nop
 8028cd4:	08028c19 	.word	0x08028c19
 8028cd8:	24040898 	.word	0x24040898

08028cdc <_fwalk_sglue>:
 8028cdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8028ce0:	4607      	mov	r7, r0
 8028ce2:	4688      	mov	r8, r1
 8028ce4:	4614      	mov	r4, r2
 8028ce6:	2600      	movs	r6, #0
 8028ce8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8028cec:	f1b9 0901 	subs.w	r9, r9, #1
 8028cf0:	d505      	bpl.n	8028cfe <_fwalk_sglue+0x22>
 8028cf2:	6824      	ldr	r4, [r4, #0]
 8028cf4:	2c00      	cmp	r4, #0
 8028cf6:	d1f7      	bne.n	8028ce8 <_fwalk_sglue+0xc>
 8028cf8:	4630      	mov	r0, r6
 8028cfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8028cfe:	89ab      	ldrh	r3, [r5, #12]
 8028d00:	2b01      	cmp	r3, #1
 8028d02:	d907      	bls.n	8028d14 <_fwalk_sglue+0x38>
 8028d04:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8028d08:	3301      	adds	r3, #1
 8028d0a:	d003      	beq.n	8028d14 <_fwalk_sglue+0x38>
 8028d0c:	4629      	mov	r1, r5
 8028d0e:	4638      	mov	r0, r7
 8028d10:	47c0      	blx	r8
 8028d12:	4306      	orrs	r6, r0
 8028d14:	3568      	adds	r5, #104	; 0x68
 8028d16:	e7e9      	b.n	8028cec <_fwalk_sglue+0x10>

08028d18 <iprintf>:
 8028d18:	b40f      	push	{r0, r1, r2, r3}
 8028d1a:	b507      	push	{r0, r1, r2, lr}
 8028d1c:	4906      	ldr	r1, [pc, #24]	; (8028d38 <iprintf+0x20>)
 8028d1e:	ab04      	add	r3, sp, #16
 8028d20:	6808      	ldr	r0, [r1, #0]
 8028d22:	f853 2b04 	ldr.w	r2, [r3], #4
 8028d26:	6881      	ldr	r1, [r0, #8]
 8028d28:	9301      	str	r3, [sp, #4]
 8028d2a:	f001 fed7 	bl	802aadc <_vfiprintf_r>
 8028d2e:	b003      	add	sp, #12
 8028d30:	f85d eb04 	ldr.w	lr, [sp], #4
 8028d34:	b004      	add	sp, #16
 8028d36:	4770      	bx	lr
 8028d38:	24000838 	.word	0x24000838

08028d3c <_puts_r>:
 8028d3c:	6a03      	ldr	r3, [r0, #32]
 8028d3e:	b570      	push	{r4, r5, r6, lr}
 8028d40:	6884      	ldr	r4, [r0, #8]
 8028d42:	4605      	mov	r5, r0
 8028d44:	460e      	mov	r6, r1
 8028d46:	b90b      	cbnz	r3, 8028d4c <_puts_r+0x10>
 8028d48:	f7ff ffb0 	bl	8028cac <__sinit>
 8028d4c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8028d4e:	07db      	lsls	r3, r3, #31
 8028d50:	d405      	bmi.n	8028d5e <_puts_r+0x22>
 8028d52:	89a3      	ldrh	r3, [r4, #12]
 8028d54:	0598      	lsls	r0, r3, #22
 8028d56:	d402      	bmi.n	8028d5e <_puts_r+0x22>
 8028d58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8028d5a:	f000 fab2 	bl	80292c2 <__retarget_lock_acquire_recursive>
 8028d5e:	89a3      	ldrh	r3, [r4, #12]
 8028d60:	0719      	lsls	r1, r3, #28
 8028d62:	d513      	bpl.n	8028d8c <_puts_r+0x50>
 8028d64:	6923      	ldr	r3, [r4, #16]
 8028d66:	b18b      	cbz	r3, 8028d8c <_puts_r+0x50>
 8028d68:	3e01      	subs	r6, #1
 8028d6a:	68a3      	ldr	r3, [r4, #8]
 8028d6c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8028d70:	3b01      	subs	r3, #1
 8028d72:	60a3      	str	r3, [r4, #8]
 8028d74:	b9e9      	cbnz	r1, 8028db2 <_puts_r+0x76>
 8028d76:	2b00      	cmp	r3, #0
 8028d78:	da2e      	bge.n	8028dd8 <_puts_r+0x9c>
 8028d7a:	4622      	mov	r2, r4
 8028d7c:	210a      	movs	r1, #10
 8028d7e:	4628      	mov	r0, r5
 8028d80:	f000 f908 	bl	8028f94 <__swbuf_r>
 8028d84:	3001      	adds	r0, #1
 8028d86:	d007      	beq.n	8028d98 <_puts_r+0x5c>
 8028d88:	250a      	movs	r5, #10
 8028d8a:	e007      	b.n	8028d9c <_puts_r+0x60>
 8028d8c:	4621      	mov	r1, r4
 8028d8e:	4628      	mov	r0, r5
 8028d90:	f000 f93e 	bl	8029010 <__swsetup_r>
 8028d94:	2800      	cmp	r0, #0
 8028d96:	d0e7      	beq.n	8028d68 <_puts_r+0x2c>
 8028d98:	f04f 35ff 	mov.w	r5, #4294967295
 8028d9c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8028d9e:	07da      	lsls	r2, r3, #31
 8028da0:	d405      	bmi.n	8028dae <_puts_r+0x72>
 8028da2:	89a3      	ldrh	r3, [r4, #12]
 8028da4:	059b      	lsls	r3, r3, #22
 8028da6:	d402      	bmi.n	8028dae <_puts_r+0x72>
 8028da8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8028daa:	f000 fa8b 	bl	80292c4 <__retarget_lock_release_recursive>
 8028dae:	4628      	mov	r0, r5
 8028db0:	bd70      	pop	{r4, r5, r6, pc}
 8028db2:	2b00      	cmp	r3, #0
 8028db4:	da04      	bge.n	8028dc0 <_puts_r+0x84>
 8028db6:	69a2      	ldr	r2, [r4, #24]
 8028db8:	429a      	cmp	r2, r3
 8028dba:	dc06      	bgt.n	8028dca <_puts_r+0x8e>
 8028dbc:	290a      	cmp	r1, #10
 8028dbe:	d004      	beq.n	8028dca <_puts_r+0x8e>
 8028dc0:	6823      	ldr	r3, [r4, #0]
 8028dc2:	1c5a      	adds	r2, r3, #1
 8028dc4:	6022      	str	r2, [r4, #0]
 8028dc6:	7019      	strb	r1, [r3, #0]
 8028dc8:	e7cf      	b.n	8028d6a <_puts_r+0x2e>
 8028dca:	4622      	mov	r2, r4
 8028dcc:	4628      	mov	r0, r5
 8028dce:	f000 f8e1 	bl	8028f94 <__swbuf_r>
 8028dd2:	3001      	adds	r0, #1
 8028dd4:	d1c9      	bne.n	8028d6a <_puts_r+0x2e>
 8028dd6:	e7df      	b.n	8028d98 <_puts_r+0x5c>
 8028dd8:	6823      	ldr	r3, [r4, #0]
 8028dda:	250a      	movs	r5, #10
 8028ddc:	1c5a      	adds	r2, r3, #1
 8028dde:	6022      	str	r2, [r4, #0]
 8028de0:	701d      	strb	r5, [r3, #0]
 8028de2:	e7db      	b.n	8028d9c <_puts_r+0x60>

08028de4 <puts>:
 8028de4:	4b02      	ldr	r3, [pc, #8]	; (8028df0 <puts+0xc>)
 8028de6:	4601      	mov	r1, r0
 8028de8:	6818      	ldr	r0, [r3, #0]
 8028dea:	f7ff bfa7 	b.w	8028d3c <_puts_r>
 8028dee:	bf00      	nop
 8028df0:	24000838 	.word	0x24000838

08028df4 <sniprintf>:
 8028df4:	b40c      	push	{r2, r3}
 8028df6:	b530      	push	{r4, r5, lr}
 8028df8:	4b17      	ldr	r3, [pc, #92]	; (8028e58 <sniprintf+0x64>)
 8028dfa:	1e0c      	subs	r4, r1, #0
 8028dfc:	681d      	ldr	r5, [r3, #0]
 8028dfe:	b09d      	sub	sp, #116	; 0x74
 8028e00:	da08      	bge.n	8028e14 <sniprintf+0x20>
 8028e02:	238b      	movs	r3, #139	; 0x8b
 8028e04:	602b      	str	r3, [r5, #0]
 8028e06:	f04f 30ff 	mov.w	r0, #4294967295
 8028e0a:	b01d      	add	sp, #116	; 0x74
 8028e0c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8028e10:	b002      	add	sp, #8
 8028e12:	4770      	bx	lr
 8028e14:	f44f 7302 	mov.w	r3, #520	; 0x208
 8028e18:	f8ad 3014 	strh.w	r3, [sp, #20]
 8028e1c:	bf14      	ite	ne
 8028e1e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8028e22:	4623      	moveq	r3, r4
 8028e24:	9304      	str	r3, [sp, #16]
 8028e26:	9307      	str	r3, [sp, #28]
 8028e28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8028e2c:	9002      	str	r0, [sp, #8]
 8028e2e:	9006      	str	r0, [sp, #24]
 8028e30:	f8ad 3016 	strh.w	r3, [sp, #22]
 8028e34:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8028e36:	ab21      	add	r3, sp, #132	; 0x84
 8028e38:	a902      	add	r1, sp, #8
 8028e3a:	4628      	mov	r0, r5
 8028e3c:	9301      	str	r3, [sp, #4]
 8028e3e:	f001 fd25 	bl	802a88c <_svfiprintf_r>
 8028e42:	1c43      	adds	r3, r0, #1
 8028e44:	bfbc      	itt	lt
 8028e46:	238b      	movlt	r3, #139	; 0x8b
 8028e48:	602b      	strlt	r3, [r5, #0]
 8028e4a:	2c00      	cmp	r4, #0
 8028e4c:	d0dd      	beq.n	8028e0a <sniprintf+0x16>
 8028e4e:	9b02      	ldr	r3, [sp, #8]
 8028e50:	2200      	movs	r2, #0
 8028e52:	701a      	strb	r2, [r3, #0]
 8028e54:	e7d9      	b.n	8028e0a <sniprintf+0x16>
 8028e56:	bf00      	nop
 8028e58:	24000838 	.word	0x24000838

08028e5c <siprintf>:
 8028e5c:	b40e      	push	{r1, r2, r3}
 8028e5e:	b500      	push	{lr}
 8028e60:	b09c      	sub	sp, #112	; 0x70
 8028e62:	ab1d      	add	r3, sp, #116	; 0x74
 8028e64:	9002      	str	r0, [sp, #8]
 8028e66:	9006      	str	r0, [sp, #24]
 8028e68:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8028e6c:	4809      	ldr	r0, [pc, #36]	; (8028e94 <siprintf+0x38>)
 8028e6e:	9107      	str	r1, [sp, #28]
 8028e70:	9104      	str	r1, [sp, #16]
 8028e72:	4909      	ldr	r1, [pc, #36]	; (8028e98 <siprintf+0x3c>)
 8028e74:	f853 2b04 	ldr.w	r2, [r3], #4
 8028e78:	9105      	str	r1, [sp, #20]
 8028e7a:	6800      	ldr	r0, [r0, #0]
 8028e7c:	9301      	str	r3, [sp, #4]
 8028e7e:	a902      	add	r1, sp, #8
 8028e80:	f001 fd04 	bl	802a88c <_svfiprintf_r>
 8028e84:	9b02      	ldr	r3, [sp, #8]
 8028e86:	2200      	movs	r2, #0
 8028e88:	701a      	strb	r2, [r3, #0]
 8028e8a:	b01c      	add	sp, #112	; 0x70
 8028e8c:	f85d eb04 	ldr.w	lr, [sp], #4
 8028e90:	b003      	add	sp, #12
 8028e92:	4770      	bx	lr
 8028e94:	24000838 	.word	0x24000838
 8028e98:	ffff0208 	.word	0xffff0208

08028e9c <__sread>:
 8028e9c:	b510      	push	{r4, lr}
 8028e9e:	460c      	mov	r4, r1
 8028ea0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8028ea4:	f000 f9be 	bl	8029224 <_read_r>
 8028ea8:	2800      	cmp	r0, #0
 8028eaa:	bfab      	itete	ge
 8028eac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8028eae:	89a3      	ldrhlt	r3, [r4, #12]
 8028eb0:	181b      	addge	r3, r3, r0
 8028eb2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8028eb6:	bfac      	ite	ge
 8028eb8:	6563      	strge	r3, [r4, #84]	; 0x54
 8028eba:	81a3      	strhlt	r3, [r4, #12]
 8028ebc:	bd10      	pop	{r4, pc}

08028ebe <__swrite>:
 8028ebe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8028ec2:	461f      	mov	r7, r3
 8028ec4:	898b      	ldrh	r3, [r1, #12]
 8028ec6:	05db      	lsls	r3, r3, #23
 8028ec8:	4605      	mov	r5, r0
 8028eca:	460c      	mov	r4, r1
 8028ecc:	4616      	mov	r6, r2
 8028ece:	d505      	bpl.n	8028edc <__swrite+0x1e>
 8028ed0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8028ed4:	2302      	movs	r3, #2
 8028ed6:	2200      	movs	r2, #0
 8028ed8:	f000 f992 	bl	8029200 <_lseek_r>
 8028edc:	89a3      	ldrh	r3, [r4, #12]
 8028ede:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8028ee2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8028ee6:	81a3      	strh	r3, [r4, #12]
 8028ee8:	4632      	mov	r2, r6
 8028eea:	463b      	mov	r3, r7
 8028eec:	4628      	mov	r0, r5
 8028eee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8028ef2:	f000 b9a9 	b.w	8029248 <_write_r>

08028ef6 <__sseek>:
 8028ef6:	b510      	push	{r4, lr}
 8028ef8:	460c      	mov	r4, r1
 8028efa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8028efe:	f000 f97f 	bl	8029200 <_lseek_r>
 8028f02:	1c43      	adds	r3, r0, #1
 8028f04:	89a3      	ldrh	r3, [r4, #12]
 8028f06:	bf15      	itete	ne
 8028f08:	6560      	strne	r0, [r4, #84]	; 0x54
 8028f0a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8028f0e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8028f12:	81a3      	strheq	r3, [r4, #12]
 8028f14:	bf18      	it	ne
 8028f16:	81a3      	strhne	r3, [r4, #12]
 8028f18:	bd10      	pop	{r4, pc}

08028f1a <__sclose>:
 8028f1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8028f1e:	f000 b909 	b.w	8029134 <_close_r>

08028f22 <_vsniprintf_r>:
 8028f22:	b530      	push	{r4, r5, lr}
 8028f24:	4614      	mov	r4, r2
 8028f26:	2c00      	cmp	r4, #0
 8028f28:	b09b      	sub	sp, #108	; 0x6c
 8028f2a:	4605      	mov	r5, r0
 8028f2c:	461a      	mov	r2, r3
 8028f2e:	da05      	bge.n	8028f3c <_vsniprintf_r+0x1a>
 8028f30:	238b      	movs	r3, #139	; 0x8b
 8028f32:	6003      	str	r3, [r0, #0]
 8028f34:	f04f 30ff 	mov.w	r0, #4294967295
 8028f38:	b01b      	add	sp, #108	; 0x6c
 8028f3a:	bd30      	pop	{r4, r5, pc}
 8028f3c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8028f40:	f8ad 300c 	strh.w	r3, [sp, #12]
 8028f44:	bf14      	ite	ne
 8028f46:	f104 33ff 	addne.w	r3, r4, #4294967295
 8028f4a:	4623      	moveq	r3, r4
 8028f4c:	9302      	str	r3, [sp, #8]
 8028f4e:	9305      	str	r3, [sp, #20]
 8028f50:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8028f54:	9100      	str	r1, [sp, #0]
 8028f56:	9104      	str	r1, [sp, #16]
 8028f58:	f8ad 300e 	strh.w	r3, [sp, #14]
 8028f5c:	4669      	mov	r1, sp
 8028f5e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8028f60:	f001 fc94 	bl	802a88c <_svfiprintf_r>
 8028f64:	1c43      	adds	r3, r0, #1
 8028f66:	bfbc      	itt	lt
 8028f68:	238b      	movlt	r3, #139	; 0x8b
 8028f6a:	602b      	strlt	r3, [r5, #0]
 8028f6c:	2c00      	cmp	r4, #0
 8028f6e:	d0e3      	beq.n	8028f38 <_vsniprintf_r+0x16>
 8028f70:	9b00      	ldr	r3, [sp, #0]
 8028f72:	2200      	movs	r2, #0
 8028f74:	701a      	strb	r2, [r3, #0]
 8028f76:	e7df      	b.n	8028f38 <_vsniprintf_r+0x16>

08028f78 <vsniprintf>:
 8028f78:	b507      	push	{r0, r1, r2, lr}
 8028f7a:	9300      	str	r3, [sp, #0]
 8028f7c:	4613      	mov	r3, r2
 8028f7e:	460a      	mov	r2, r1
 8028f80:	4601      	mov	r1, r0
 8028f82:	4803      	ldr	r0, [pc, #12]	; (8028f90 <vsniprintf+0x18>)
 8028f84:	6800      	ldr	r0, [r0, #0]
 8028f86:	f7ff ffcc 	bl	8028f22 <_vsniprintf_r>
 8028f8a:	b003      	add	sp, #12
 8028f8c:	f85d fb04 	ldr.w	pc, [sp], #4
 8028f90:	24000838 	.word	0x24000838

08028f94 <__swbuf_r>:
 8028f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8028f96:	460e      	mov	r6, r1
 8028f98:	4614      	mov	r4, r2
 8028f9a:	4605      	mov	r5, r0
 8028f9c:	b118      	cbz	r0, 8028fa6 <__swbuf_r+0x12>
 8028f9e:	6a03      	ldr	r3, [r0, #32]
 8028fa0:	b90b      	cbnz	r3, 8028fa6 <__swbuf_r+0x12>
 8028fa2:	f7ff fe83 	bl	8028cac <__sinit>
 8028fa6:	69a3      	ldr	r3, [r4, #24]
 8028fa8:	60a3      	str	r3, [r4, #8]
 8028faa:	89a3      	ldrh	r3, [r4, #12]
 8028fac:	071a      	lsls	r2, r3, #28
 8028fae:	d525      	bpl.n	8028ffc <__swbuf_r+0x68>
 8028fb0:	6923      	ldr	r3, [r4, #16]
 8028fb2:	b31b      	cbz	r3, 8028ffc <__swbuf_r+0x68>
 8028fb4:	6823      	ldr	r3, [r4, #0]
 8028fb6:	6922      	ldr	r2, [r4, #16]
 8028fb8:	1a98      	subs	r0, r3, r2
 8028fba:	6963      	ldr	r3, [r4, #20]
 8028fbc:	b2f6      	uxtb	r6, r6
 8028fbe:	4283      	cmp	r3, r0
 8028fc0:	4637      	mov	r7, r6
 8028fc2:	dc04      	bgt.n	8028fce <__swbuf_r+0x3a>
 8028fc4:	4621      	mov	r1, r4
 8028fc6:	4628      	mov	r0, r5
 8028fc8:	f001 ff28 	bl	802ae1c <_fflush_r>
 8028fcc:	b9e0      	cbnz	r0, 8029008 <__swbuf_r+0x74>
 8028fce:	68a3      	ldr	r3, [r4, #8]
 8028fd0:	3b01      	subs	r3, #1
 8028fd2:	60a3      	str	r3, [r4, #8]
 8028fd4:	6823      	ldr	r3, [r4, #0]
 8028fd6:	1c5a      	adds	r2, r3, #1
 8028fd8:	6022      	str	r2, [r4, #0]
 8028fda:	701e      	strb	r6, [r3, #0]
 8028fdc:	6962      	ldr	r2, [r4, #20]
 8028fde:	1c43      	adds	r3, r0, #1
 8028fe0:	429a      	cmp	r2, r3
 8028fe2:	d004      	beq.n	8028fee <__swbuf_r+0x5a>
 8028fe4:	89a3      	ldrh	r3, [r4, #12]
 8028fe6:	07db      	lsls	r3, r3, #31
 8028fe8:	d506      	bpl.n	8028ff8 <__swbuf_r+0x64>
 8028fea:	2e0a      	cmp	r6, #10
 8028fec:	d104      	bne.n	8028ff8 <__swbuf_r+0x64>
 8028fee:	4621      	mov	r1, r4
 8028ff0:	4628      	mov	r0, r5
 8028ff2:	f001 ff13 	bl	802ae1c <_fflush_r>
 8028ff6:	b938      	cbnz	r0, 8029008 <__swbuf_r+0x74>
 8028ff8:	4638      	mov	r0, r7
 8028ffa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8028ffc:	4621      	mov	r1, r4
 8028ffe:	4628      	mov	r0, r5
 8029000:	f000 f806 	bl	8029010 <__swsetup_r>
 8029004:	2800      	cmp	r0, #0
 8029006:	d0d5      	beq.n	8028fb4 <__swbuf_r+0x20>
 8029008:	f04f 37ff 	mov.w	r7, #4294967295
 802900c:	e7f4      	b.n	8028ff8 <__swbuf_r+0x64>
	...

08029010 <__swsetup_r>:
 8029010:	b538      	push	{r3, r4, r5, lr}
 8029012:	4b2a      	ldr	r3, [pc, #168]	; (80290bc <__swsetup_r+0xac>)
 8029014:	4605      	mov	r5, r0
 8029016:	6818      	ldr	r0, [r3, #0]
 8029018:	460c      	mov	r4, r1
 802901a:	b118      	cbz	r0, 8029024 <__swsetup_r+0x14>
 802901c:	6a03      	ldr	r3, [r0, #32]
 802901e:	b90b      	cbnz	r3, 8029024 <__swsetup_r+0x14>
 8029020:	f7ff fe44 	bl	8028cac <__sinit>
 8029024:	89a3      	ldrh	r3, [r4, #12]
 8029026:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 802902a:	0718      	lsls	r0, r3, #28
 802902c:	d422      	bmi.n	8029074 <__swsetup_r+0x64>
 802902e:	06d9      	lsls	r1, r3, #27
 8029030:	d407      	bmi.n	8029042 <__swsetup_r+0x32>
 8029032:	2309      	movs	r3, #9
 8029034:	602b      	str	r3, [r5, #0]
 8029036:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 802903a:	81a3      	strh	r3, [r4, #12]
 802903c:	f04f 30ff 	mov.w	r0, #4294967295
 8029040:	e034      	b.n	80290ac <__swsetup_r+0x9c>
 8029042:	0758      	lsls	r0, r3, #29
 8029044:	d512      	bpl.n	802906c <__swsetup_r+0x5c>
 8029046:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8029048:	b141      	cbz	r1, 802905c <__swsetup_r+0x4c>
 802904a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 802904e:	4299      	cmp	r1, r3
 8029050:	d002      	beq.n	8029058 <__swsetup_r+0x48>
 8029052:	4628      	mov	r0, r5
 8029054:	f000 ff44 	bl	8029ee0 <_free_r>
 8029058:	2300      	movs	r3, #0
 802905a:	6363      	str	r3, [r4, #52]	; 0x34
 802905c:	89a3      	ldrh	r3, [r4, #12]
 802905e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8029062:	81a3      	strh	r3, [r4, #12]
 8029064:	2300      	movs	r3, #0
 8029066:	6063      	str	r3, [r4, #4]
 8029068:	6923      	ldr	r3, [r4, #16]
 802906a:	6023      	str	r3, [r4, #0]
 802906c:	89a3      	ldrh	r3, [r4, #12]
 802906e:	f043 0308 	orr.w	r3, r3, #8
 8029072:	81a3      	strh	r3, [r4, #12]
 8029074:	6923      	ldr	r3, [r4, #16]
 8029076:	b94b      	cbnz	r3, 802908c <__swsetup_r+0x7c>
 8029078:	89a3      	ldrh	r3, [r4, #12]
 802907a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 802907e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8029082:	d003      	beq.n	802908c <__swsetup_r+0x7c>
 8029084:	4621      	mov	r1, r4
 8029086:	4628      	mov	r0, r5
 8029088:	f001 ff16 	bl	802aeb8 <__smakebuf_r>
 802908c:	89a0      	ldrh	r0, [r4, #12]
 802908e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8029092:	f010 0301 	ands.w	r3, r0, #1
 8029096:	d00a      	beq.n	80290ae <__swsetup_r+0x9e>
 8029098:	2300      	movs	r3, #0
 802909a:	60a3      	str	r3, [r4, #8]
 802909c:	6963      	ldr	r3, [r4, #20]
 802909e:	425b      	negs	r3, r3
 80290a0:	61a3      	str	r3, [r4, #24]
 80290a2:	6923      	ldr	r3, [r4, #16]
 80290a4:	b943      	cbnz	r3, 80290b8 <__swsetup_r+0xa8>
 80290a6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80290aa:	d1c4      	bne.n	8029036 <__swsetup_r+0x26>
 80290ac:	bd38      	pop	{r3, r4, r5, pc}
 80290ae:	0781      	lsls	r1, r0, #30
 80290b0:	bf58      	it	pl
 80290b2:	6963      	ldrpl	r3, [r4, #20]
 80290b4:	60a3      	str	r3, [r4, #8]
 80290b6:	e7f4      	b.n	80290a2 <__swsetup_r+0x92>
 80290b8:	2000      	movs	r0, #0
 80290ba:	e7f7      	b.n	80290ac <__swsetup_r+0x9c>
 80290bc:	24000838 	.word	0x24000838

080290c0 <memmove>:
 80290c0:	4288      	cmp	r0, r1
 80290c2:	b510      	push	{r4, lr}
 80290c4:	eb01 0402 	add.w	r4, r1, r2
 80290c8:	d902      	bls.n	80290d0 <memmove+0x10>
 80290ca:	4284      	cmp	r4, r0
 80290cc:	4623      	mov	r3, r4
 80290ce:	d807      	bhi.n	80290e0 <memmove+0x20>
 80290d0:	1e43      	subs	r3, r0, #1
 80290d2:	42a1      	cmp	r1, r4
 80290d4:	d008      	beq.n	80290e8 <memmove+0x28>
 80290d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80290da:	f803 2f01 	strb.w	r2, [r3, #1]!
 80290de:	e7f8      	b.n	80290d2 <memmove+0x12>
 80290e0:	4402      	add	r2, r0
 80290e2:	4601      	mov	r1, r0
 80290e4:	428a      	cmp	r2, r1
 80290e6:	d100      	bne.n	80290ea <memmove+0x2a>
 80290e8:	bd10      	pop	{r4, pc}
 80290ea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80290ee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80290f2:	e7f7      	b.n	80290e4 <memmove+0x24>

080290f4 <memset>:
 80290f4:	4402      	add	r2, r0
 80290f6:	4603      	mov	r3, r0
 80290f8:	4293      	cmp	r3, r2
 80290fa:	d100      	bne.n	80290fe <memset+0xa>
 80290fc:	4770      	bx	lr
 80290fe:	f803 1b01 	strb.w	r1, [r3], #1
 8029102:	e7f9      	b.n	80290f8 <memset+0x4>

08029104 <strncpy>:
 8029104:	b510      	push	{r4, lr}
 8029106:	3901      	subs	r1, #1
 8029108:	4603      	mov	r3, r0
 802910a:	b132      	cbz	r2, 802911a <strncpy+0x16>
 802910c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8029110:	f803 4b01 	strb.w	r4, [r3], #1
 8029114:	3a01      	subs	r2, #1
 8029116:	2c00      	cmp	r4, #0
 8029118:	d1f7      	bne.n	802910a <strncpy+0x6>
 802911a:	441a      	add	r2, r3
 802911c:	2100      	movs	r1, #0
 802911e:	4293      	cmp	r3, r2
 8029120:	d100      	bne.n	8029124 <strncpy+0x20>
 8029122:	bd10      	pop	{r4, pc}
 8029124:	f803 1b01 	strb.w	r1, [r3], #1
 8029128:	e7f9      	b.n	802911e <strncpy+0x1a>
	...

0802912c <_localeconv_r>:
 802912c:	4800      	ldr	r0, [pc, #0]	; (8029130 <_localeconv_r+0x4>)
 802912e:	4770      	bx	lr
 8029130:	2400092c 	.word	0x2400092c

08029134 <_close_r>:
 8029134:	b538      	push	{r3, r4, r5, lr}
 8029136:	4d06      	ldr	r5, [pc, #24]	; (8029150 <_close_r+0x1c>)
 8029138:	2300      	movs	r3, #0
 802913a:	4604      	mov	r4, r0
 802913c:	4608      	mov	r0, r1
 802913e:	602b      	str	r3, [r5, #0]
 8029140:	f7db fff5 	bl	800512e <_close>
 8029144:	1c43      	adds	r3, r0, #1
 8029146:	d102      	bne.n	802914e <_close_r+0x1a>
 8029148:	682b      	ldr	r3, [r5, #0]
 802914a:	b103      	cbz	r3, 802914e <_close_r+0x1a>
 802914c:	6023      	str	r3, [r4, #0]
 802914e:	bd38      	pop	{r3, r4, r5, pc}
 8029150:	2404089c 	.word	0x2404089c

08029154 <_reclaim_reent>:
 8029154:	4b29      	ldr	r3, [pc, #164]	; (80291fc <_reclaim_reent+0xa8>)
 8029156:	681b      	ldr	r3, [r3, #0]
 8029158:	4283      	cmp	r3, r0
 802915a:	b570      	push	{r4, r5, r6, lr}
 802915c:	4604      	mov	r4, r0
 802915e:	d04b      	beq.n	80291f8 <_reclaim_reent+0xa4>
 8029160:	69c3      	ldr	r3, [r0, #28]
 8029162:	b143      	cbz	r3, 8029176 <_reclaim_reent+0x22>
 8029164:	68db      	ldr	r3, [r3, #12]
 8029166:	2b00      	cmp	r3, #0
 8029168:	d144      	bne.n	80291f4 <_reclaim_reent+0xa0>
 802916a:	69e3      	ldr	r3, [r4, #28]
 802916c:	6819      	ldr	r1, [r3, #0]
 802916e:	b111      	cbz	r1, 8029176 <_reclaim_reent+0x22>
 8029170:	4620      	mov	r0, r4
 8029172:	f000 feb5 	bl	8029ee0 <_free_r>
 8029176:	6961      	ldr	r1, [r4, #20]
 8029178:	b111      	cbz	r1, 8029180 <_reclaim_reent+0x2c>
 802917a:	4620      	mov	r0, r4
 802917c:	f000 feb0 	bl	8029ee0 <_free_r>
 8029180:	69e1      	ldr	r1, [r4, #28]
 8029182:	b111      	cbz	r1, 802918a <_reclaim_reent+0x36>
 8029184:	4620      	mov	r0, r4
 8029186:	f000 feab 	bl	8029ee0 <_free_r>
 802918a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 802918c:	b111      	cbz	r1, 8029194 <_reclaim_reent+0x40>
 802918e:	4620      	mov	r0, r4
 8029190:	f000 fea6 	bl	8029ee0 <_free_r>
 8029194:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8029196:	b111      	cbz	r1, 802919e <_reclaim_reent+0x4a>
 8029198:	4620      	mov	r0, r4
 802919a:	f000 fea1 	bl	8029ee0 <_free_r>
 802919e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80291a0:	b111      	cbz	r1, 80291a8 <_reclaim_reent+0x54>
 80291a2:	4620      	mov	r0, r4
 80291a4:	f000 fe9c 	bl	8029ee0 <_free_r>
 80291a8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80291aa:	b111      	cbz	r1, 80291b2 <_reclaim_reent+0x5e>
 80291ac:	4620      	mov	r0, r4
 80291ae:	f000 fe97 	bl	8029ee0 <_free_r>
 80291b2:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80291b4:	b111      	cbz	r1, 80291bc <_reclaim_reent+0x68>
 80291b6:	4620      	mov	r0, r4
 80291b8:	f000 fe92 	bl	8029ee0 <_free_r>
 80291bc:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80291be:	b111      	cbz	r1, 80291c6 <_reclaim_reent+0x72>
 80291c0:	4620      	mov	r0, r4
 80291c2:	f000 fe8d 	bl	8029ee0 <_free_r>
 80291c6:	6a23      	ldr	r3, [r4, #32]
 80291c8:	b1b3      	cbz	r3, 80291f8 <_reclaim_reent+0xa4>
 80291ca:	4620      	mov	r0, r4
 80291cc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80291d0:	4718      	bx	r3
 80291d2:	5949      	ldr	r1, [r1, r5]
 80291d4:	b941      	cbnz	r1, 80291e8 <_reclaim_reent+0x94>
 80291d6:	3504      	adds	r5, #4
 80291d8:	69e3      	ldr	r3, [r4, #28]
 80291da:	2d80      	cmp	r5, #128	; 0x80
 80291dc:	68d9      	ldr	r1, [r3, #12]
 80291de:	d1f8      	bne.n	80291d2 <_reclaim_reent+0x7e>
 80291e0:	4620      	mov	r0, r4
 80291e2:	f000 fe7d 	bl	8029ee0 <_free_r>
 80291e6:	e7c0      	b.n	802916a <_reclaim_reent+0x16>
 80291e8:	680e      	ldr	r6, [r1, #0]
 80291ea:	4620      	mov	r0, r4
 80291ec:	f000 fe78 	bl	8029ee0 <_free_r>
 80291f0:	4631      	mov	r1, r6
 80291f2:	e7ef      	b.n	80291d4 <_reclaim_reent+0x80>
 80291f4:	2500      	movs	r5, #0
 80291f6:	e7ef      	b.n	80291d8 <_reclaim_reent+0x84>
 80291f8:	bd70      	pop	{r4, r5, r6, pc}
 80291fa:	bf00      	nop
 80291fc:	24000838 	.word	0x24000838

08029200 <_lseek_r>:
 8029200:	b538      	push	{r3, r4, r5, lr}
 8029202:	4d07      	ldr	r5, [pc, #28]	; (8029220 <_lseek_r+0x20>)
 8029204:	4604      	mov	r4, r0
 8029206:	4608      	mov	r0, r1
 8029208:	4611      	mov	r1, r2
 802920a:	2200      	movs	r2, #0
 802920c:	602a      	str	r2, [r5, #0]
 802920e:	461a      	mov	r2, r3
 8029210:	f7db ffb4 	bl	800517c <_lseek>
 8029214:	1c43      	adds	r3, r0, #1
 8029216:	d102      	bne.n	802921e <_lseek_r+0x1e>
 8029218:	682b      	ldr	r3, [r5, #0]
 802921a:	b103      	cbz	r3, 802921e <_lseek_r+0x1e>
 802921c:	6023      	str	r3, [r4, #0]
 802921e:	bd38      	pop	{r3, r4, r5, pc}
 8029220:	2404089c 	.word	0x2404089c

08029224 <_read_r>:
 8029224:	b538      	push	{r3, r4, r5, lr}
 8029226:	4d07      	ldr	r5, [pc, #28]	; (8029244 <_read_r+0x20>)
 8029228:	4604      	mov	r4, r0
 802922a:	4608      	mov	r0, r1
 802922c:	4611      	mov	r1, r2
 802922e:	2200      	movs	r2, #0
 8029230:	602a      	str	r2, [r5, #0]
 8029232:	461a      	mov	r2, r3
 8029234:	f7db ff42 	bl	80050bc <_read>
 8029238:	1c43      	adds	r3, r0, #1
 802923a:	d102      	bne.n	8029242 <_read_r+0x1e>
 802923c:	682b      	ldr	r3, [r5, #0]
 802923e:	b103      	cbz	r3, 8029242 <_read_r+0x1e>
 8029240:	6023      	str	r3, [r4, #0]
 8029242:	bd38      	pop	{r3, r4, r5, pc}
 8029244:	2404089c 	.word	0x2404089c

08029248 <_write_r>:
 8029248:	b538      	push	{r3, r4, r5, lr}
 802924a:	4d07      	ldr	r5, [pc, #28]	; (8029268 <_write_r+0x20>)
 802924c:	4604      	mov	r4, r0
 802924e:	4608      	mov	r0, r1
 8029250:	4611      	mov	r1, r2
 8029252:	2200      	movs	r2, #0
 8029254:	602a      	str	r2, [r5, #0]
 8029256:	461a      	mov	r2, r3
 8029258:	f7db ff4d 	bl	80050f6 <_write>
 802925c:	1c43      	adds	r3, r0, #1
 802925e:	d102      	bne.n	8029266 <_write_r+0x1e>
 8029260:	682b      	ldr	r3, [r5, #0]
 8029262:	b103      	cbz	r3, 8029266 <_write_r+0x1e>
 8029264:	6023      	str	r3, [r4, #0]
 8029266:	bd38      	pop	{r3, r4, r5, pc}
 8029268:	2404089c 	.word	0x2404089c

0802926c <__errno>:
 802926c:	4b01      	ldr	r3, [pc, #4]	; (8029274 <__errno+0x8>)
 802926e:	6818      	ldr	r0, [r3, #0]
 8029270:	4770      	bx	lr
 8029272:	bf00      	nop
 8029274:	24000838 	.word	0x24000838

08029278 <__libc_init_array>:
 8029278:	b570      	push	{r4, r5, r6, lr}
 802927a:	4d0d      	ldr	r5, [pc, #52]	; (80292b0 <__libc_init_array+0x38>)
 802927c:	4c0d      	ldr	r4, [pc, #52]	; (80292b4 <__libc_init_array+0x3c>)
 802927e:	1b64      	subs	r4, r4, r5
 8029280:	10a4      	asrs	r4, r4, #2
 8029282:	2600      	movs	r6, #0
 8029284:	42a6      	cmp	r6, r4
 8029286:	d109      	bne.n	802929c <__libc_init_array+0x24>
 8029288:	4d0b      	ldr	r5, [pc, #44]	; (80292b8 <__libc_init_array+0x40>)
 802928a:	4c0c      	ldr	r4, [pc, #48]	; (80292bc <__libc_init_array+0x44>)
 802928c:	f001 ff6a 	bl	802b164 <_init>
 8029290:	1b64      	subs	r4, r4, r5
 8029292:	10a4      	asrs	r4, r4, #2
 8029294:	2600      	movs	r6, #0
 8029296:	42a6      	cmp	r6, r4
 8029298:	d105      	bne.n	80292a6 <__libc_init_array+0x2e>
 802929a:	bd70      	pop	{r4, r5, r6, pc}
 802929c:	f855 3b04 	ldr.w	r3, [r5], #4
 80292a0:	4798      	blx	r3
 80292a2:	3601      	adds	r6, #1
 80292a4:	e7ee      	b.n	8029284 <__libc_init_array+0xc>
 80292a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80292aa:	4798      	blx	r3
 80292ac:	3601      	adds	r6, #1
 80292ae:	e7f2      	b.n	8029296 <__libc_init_array+0x1e>
 80292b0:	0802e69c 	.word	0x0802e69c
 80292b4:	0802e69c 	.word	0x0802e69c
 80292b8:	0802e69c 	.word	0x0802e69c
 80292bc:	0802e6a0 	.word	0x0802e6a0

080292c0 <__retarget_lock_init_recursive>:
 80292c0:	4770      	bx	lr

080292c2 <__retarget_lock_acquire_recursive>:
 80292c2:	4770      	bx	lr

080292c4 <__retarget_lock_release_recursive>:
 80292c4:	4770      	bx	lr

080292c6 <strcpy>:
 80292c6:	4603      	mov	r3, r0
 80292c8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80292cc:	f803 2b01 	strb.w	r2, [r3], #1
 80292d0:	2a00      	cmp	r2, #0
 80292d2:	d1f9      	bne.n	80292c8 <strcpy+0x2>
 80292d4:	4770      	bx	lr

080292d6 <memcpy>:
 80292d6:	440a      	add	r2, r1
 80292d8:	4291      	cmp	r1, r2
 80292da:	f100 33ff 	add.w	r3, r0, #4294967295
 80292de:	d100      	bne.n	80292e2 <memcpy+0xc>
 80292e0:	4770      	bx	lr
 80292e2:	b510      	push	{r4, lr}
 80292e4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80292e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80292ec:	4291      	cmp	r1, r2
 80292ee:	d1f9      	bne.n	80292e4 <memcpy+0xe>
 80292f0:	bd10      	pop	{r4, pc}

080292f2 <quorem>:
 80292f2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80292f6:	6903      	ldr	r3, [r0, #16]
 80292f8:	690c      	ldr	r4, [r1, #16]
 80292fa:	42a3      	cmp	r3, r4
 80292fc:	4607      	mov	r7, r0
 80292fe:	db7e      	blt.n	80293fe <quorem+0x10c>
 8029300:	3c01      	subs	r4, #1
 8029302:	f101 0814 	add.w	r8, r1, #20
 8029306:	f100 0514 	add.w	r5, r0, #20
 802930a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 802930e:	9301      	str	r3, [sp, #4]
 8029310:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8029314:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8029318:	3301      	adds	r3, #1
 802931a:	429a      	cmp	r2, r3
 802931c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8029320:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8029324:	fbb2 f6f3 	udiv	r6, r2, r3
 8029328:	d331      	bcc.n	802938e <quorem+0x9c>
 802932a:	f04f 0e00 	mov.w	lr, #0
 802932e:	4640      	mov	r0, r8
 8029330:	46ac      	mov	ip, r5
 8029332:	46f2      	mov	sl, lr
 8029334:	f850 2b04 	ldr.w	r2, [r0], #4
 8029338:	b293      	uxth	r3, r2
 802933a:	fb06 e303 	mla	r3, r6, r3, lr
 802933e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8029342:	0c1a      	lsrs	r2, r3, #16
 8029344:	b29b      	uxth	r3, r3
 8029346:	ebaa 0303 	sub.w	r3, sl, r3
 802934a:	f8dc a000 	ldr.w	sl, [ip]
 802934e:	fa13 f38a 	uxtah	r3, r3, sl
 8029352:	fb06 220e 	mla	r2, r6, lr, r2
 8029356:	9300      	str	r3, [sp, #0]
 8029358:	9b00      	ldr	r3, [sp, #0]
 802935a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 802935e:	b292      	uxth	r2, r2
 8029360:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8029364:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8029368:	f8bd 3000 	ldrh.w	r3, [sp]
 802936c:	4581      	cmp	r9, r0
 802936e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8029372:	f84c 3b04 	str.w	r3, [ip], #4
 8029376:	ea4f 4a22 	mov.w	sl, r2, asr #16
 802937a:	d2db      	bcs.n	8029334 <quorem+0x42>
 802937c:	f855 300b 	ldr.w	r3, [r5, fp]
 8029380:	b92b      	cbnz	r3, 802938e <quorem+0x9c>
 8029382:	9b01      	ldr	r3, [sp, #4]
 8029384:	3b04      	subs	r3, #4
 8029386:	429d      	cmp	r5, r3
 8029388:	461a      	mov	r2, r3
 802938a:	d32c      	bcc.n	80293e6 <quorem+0xf4>
 802938c:	613c      	str	r4, [r7, #16]
 802938e:	4638      	mov	r0, r7
 8029390:	f001 f922 	bl	802a5d8 <__mcmp>
 8029394:	2800      	cmp	r0, #0
 8029396:	db22      	blt.n	80293de <quorem+0xec>
 8029398:	3601      	adds	r6, #1
 802939a:	4629      	mov	r1, r5
 802939c:	2000      	movs	r0, #0
 802939e:	f858 2b04 	ldr.w	r2, [r8], #4
 80293a2:	f8d1 c000 	ldr.w	ip, [r1]
 80293a6:	b293      	uxth	r3, r2
 80293a8:	1ac3      	subs	r3, r0, r3
 80293aa:	0c12      	lsrs	r2, r2, #16
 80293ac:	fa13 f38c 	uxtah	r3, r3, ip
 80293b0:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80293b4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80293b8:	b29b      	uxth	r3, r3
 80293ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80293be:	45c1      	cmp	r9, r8
 80293c0:	f841 3b04 	str.w	r3, [r1], #4
 80293c4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80293c8:	d2e9      	bcs.n	802939e <quorem+0xac>
 80293ca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80293ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80293d2:	b922      	cbnz	r2, 80293de <quorem+0xec>
 80293d4:	3b04      	subs	r3, #4
 80293d6:	429d      	cmp	r5, r3
 80293d8:	461a      	mov	r2, r3
 80293da:	d30a      	bcc.n	80293f2 <quorem+0x100>
 80293dc:	613c      	str	r4, [r7, #16]
 80293de:	4630      	mov	r0, r6
 80293e0:	b003      	add	sp, #12
 80293e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80293e6:	6812      	ldr	r2, [r2, #0]
 80293e8:	3b04      	subs	r3, #4
 80293ea:	2a00      	cmp	r2, #0
 80293ec:	d1ce      	bne.n	802938c <quorem+0x9a>
 80293ee:	3c01      	subs	r4, #1
 80293f0:	e7c9      	b.n	8029386 <quorem+0x94>
 80293f2:	6812      	ldr	r2, [r2, #0]
 80293f4:	3b04      	subs	r3, #4
 80293f6:	2a00      	cmp	r2, #0
 80293f8:	d1f0      	bne.n	80293dc <quorem+0xea>
 80293fa:	3c01      	subs	r4, #1
 80293fc:	e7eb      	b.n	80293d6 <quorem+0xe4>
 80293fe:	2000      	movs	r0, #0
 8029400:	e7ee      	b.n	80293e0 <quorem+0xee>
 8029402:	0000      	movs	r0, r0
 8029404:	0000      	movs	r0, r0
	...

08029408 <_dtoa_r>:
 8029408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802940c:	ed2d 8b02 	vpush	{d8}
 8029410:	69c5      	ldr	r5, [r0, #28]
 8029412:	b091      	sub	sp, #68	; 0x44
 8029414:	ed8d 0b02 	vstr	d0, [sp, #8]
 8029418:	ec59 8b10 	vmov	r8, r9, d0
 802941c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 802941e:	9106      	str	r1, [sp, #24]
 8029420:	4606      	mov	r6, r0
 8029422:	9208      	str	r2, [sp, #32]
 8029424:	930c      	str	r3, [sp, #48]	; 0x30
 8029426:	b975      	cbnz	r5, 8029446 <_dtoa_r+0x3e>
 8029428:	2010      	movs	r0, #16
 802942a:	f000 fda5 	bl	8029f78 <malloc>
 802942e:	4602      	mov	r2, r0
 8029430:	61f0      	str	r0, [r6, #28]
 8029432:	b920      	cbnz	r0, 802943e <_dtoa_r+0x36>
 8029434:	4ba6      	ldr	r3, [pc, #664]	; (80296d0 <_dtoa_r+0x2c8>)
 8029436:	21ef      	movs	r1, #239	; 0xef
 8029438:	48a6      	ldr	r0, [pc, #664]	; (80296d4 <_dtoa_r+0x2cc>)
 802943a:	f001 fdab 	bl	802af94 <__assert_func>
 802943e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8029442:	6005      	str	r5, [r0, #0]
 8029444:	60c5      	str	r5, [r0, #12]
 8029446:	69f3      	ldr	r3, [r6, #28]
 8029448:	6819      	ldr	r1, [r3, #0]
 802944a:	b151      	cbz	r1, 8029462 <_dtoa_r+0x5a>
 802944c:	685a      	ldr	r2, [r3, #4]
 802944e:	604a      	str	r2, [r1, #4]
 8029450:	2301      	movs	r3, #1
 8029452:	4093      	lsls	r3, r2
 8029454:	608b      	str	r3, [r1, #8]
 8029456:	4630      	mov	r0, r6
 8029458:	f000 fe82 	bl	802a160 <_Bfree>
 802945c:	69f3      	ldr	r3, [r6, #28]
 802945e:	2200      	movs	r2, #0
 8029460:	601a      	str	r2, [r3, #0]
 8029462:	f1b9 0300 	subs.w	r3, r9, #0
 8029466:	bfbb      	ittet	lt
 8029468:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 802946c:	9303      	strlt	r3, [sp, #12]
 802946e:	2300      	movge	r3, #0
 8029470:	2201      	movlt	r2, #1
 8029472:	bfac      	ite	ge
 8029474:	6023      	strge	r3, [r4, #0]
 8029476:	6022      	strlt	r2, [r4, #0]
 8029478:	4b97      	ldr	r3, [pc, #604]	; (80296d8 <_dtoa_r+0x2d0>)
 802947a:	9c03      	ldr	r4, [sp, #12]
 802947c:	43a3      	bics	r3, r4
 802947e:	d11c      	bne.n	80294ba <_dtoa_r+0xb2>
 8029480:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8029482:	f242 730f 	movw	r3, #9999	; 0x270f
 8029486:	6013      	str	r3, [r2, #0]
 8029488:	f3c4 0313 	ubfx	r3, r4, #0, #20
 802948c:	ea53 0308 	orrs.w	r3, r3, r8
 8029490:	f000 84fb 	beq.w	8029e8a <_dtoa_r+0xa82>
 8029494:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8029496:	b963      	cbnz	r3, 80294b2 <_dtoa_r+0xaa>
 8029498:	4b90      	ldr	r3, [pc, #576]	; (80296dc <_dtoa_r+0x2d4>)
 802949a:	e020      	b.n	80294de <_dtoa_r+0xd6>
 802949c:	4b90      	ldr	r3, [pc, #576]	; (80296e0 <_dtoa_r+0x2d8>)
 802949e:	9301      	str	r3, [sp, #4]
 80294a0:	3308      	adds	r3, #8
 80294a2:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80294a4:	6013      	str	r3, [r2, #0]
 80294a6:	9801      	ldr	r0, [sp, #4]
 80294a8:	b011      	add	sp, #68	; 0x44
 80294aa:	ecbd 8b02 	vpop	{d8}
 80294ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80294b2:	4b8a      	ldr	r3, [pc, #552]	; (80296dc <_dtoa_r+0x2d4>)
 80294b4:	9301      	str	r3, [sp, #4]
 80294b6:	3303      	adds	r3, #3
 80294b8:	e7f3      	b.n	80294a2 <_dtoa_r+0x9a>
 80294ba:	ed9d 8b02 	vldr	d8, [sp, #8]
 80294be:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80294c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80294c6:	d10c      	bne.n	80294e2 <_dtoa_r+0xda>
 80294c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80294ca:	2301      	movs	r3, #1
 80294cc:	6013      	str	r3, [r2, #0]
 80294ce:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80294d0:	2b00      	cmp	r3, #0
 80294d2:	f000 84d7 	beq.w	8029e84 <_dtoa_r+0xa7c>
 80294d6:	4b83      	ldr	r3, [pc, #524]	; (80296e4 <_dtoa_r+0x2dc>)
 80294d8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80294da:	6013      	str	r3, [r2, #0]
 80294dc:	3b01      	subs	r3, #1
 80294de:	9301      	str	r3, [sp, #4]
 80294e0:	e7e1      	b.n	80294a6 <_dtoa_r+0x9e>
 80294e2:	aa0e      	add	r2, sp, #56	; 0x38
 80294e4:	a90f      	add	r1, sp, #60	; 0x3c
 80294e6:	4630      	mov	r0, r6
 80294e8:	eeb0 0b48 	vmov.f64	d0, d8
 80294ec:	f001 f91a 	bl	802a724 <__d2b>
 80294f0:	f3c4 530a 	ubfx	r3, r4, #20, #11
 80294f4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80294f6:	4605      	mov	r5, r0
 80294f8:	2b00      	cmp	r3, #0
 80294fa:	d046      	beq.n	802958a <_dtoa_r+0x182>
 80294fc:	eeb0 7b48 	vmov.f64	d7, d8
 8029500:	ee18 1a90 	vmov	r1, s17
 8029504:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8029508:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 802950c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8029510:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8029514:	2000      	movs	r0, #0
 8029516:	ee07 1a90 	vmov	s15, r1
 802951a:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 802951e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 80296b8 <_dtoa_r+0x2b0>
 8029522:	ee37 7b46 	vsub.f64	d7, d7, d6
 8029526:	ed9f 6b66 	vldr	d6, [pc, #408]	; 80296c0 <_dtoa_r+0x2b8>
 802952a:	eea7 6b05 	vfma.f64	d6, d7, d5
 802952e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 80296c8 <_dtoa_r+0x2c0>
 8029532:	ee07 3a90 	vmov	s15, r3
 8029536:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 802953a:	eeb0 7b46 	vmov.f64	d7, d6
 802953e:	eea4 7b05 	vfma.f64	d7, d4, d5
 8029542:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8029546:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 802954a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802954e:	ee16 ba90 	vmov	fp, s13
 8029552:	9009      	str	r0, [sp, #36]	; 0x24
 8029554:	d508      	bpl.n	8029568 <_dtoa_r+0x160>
 8029556:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 802955a:	eeb4 6b47 	vcmp.f64	d6, d7
 802955e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8029562:	bf18      	it	ne
 8029564:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8029568:	f1bb 0f16 	cmp.w	fp, #22
 802956c:	d82b      	bhi.n	80295c6 <_dtoa_r+0x1be>
 802956e:	495e      	ldr	r1, [pc, #376]	; (80296e8 <_dtoa_r+0x2e0>)
 8029570:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8029574:	ed91 7b00 	vldr	d7, [r1]
 8029578:	eeb4 8bc7 	vcmpe.f64	d8, d7
 802957c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8029580:	d501      	bpl.n	8029586 <_dtoa_r+0x17e>
 8029582:	f10b 3bff 	add.w	fp, fp, #4294967295
 8029586:	2100      	movs	r1, #0
 8029588:	e01e      	b.n	80295c8 <_dtoa_r+0x1c0>
 802958a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 802958c:	4413      	add	r3, r2
 802958e:	f203 4132 	addw	r1, r3, #1074	; 0x432
 8029592:	2920      	cmp	r1, #32
 8029594:	bfc1      	itttt	gt
 8029596:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 802959a:	408c      	lslgt	r4, r1
 802959c:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 80295a0:	fa28 f101 	lsrgt.w	r1, r8, r1
 80295a4:	bfd6      	itet	le
 80295a6:	f1c1 0120 	rsble	r1, r1, #32
 80295aa:	4321      	orrgt	r1, r4
 80295ac:	fa08 f101 	lslle.w	r1, r8, r1
 80295b0:	ee07 1a90 	vmov	s15, r1
 80295b4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80295b8:	3b01      	subs	r3, #1
 80295ba:	ee17 1a90 	vmov	r1, s15
 80295be:	2001      	movs	r0, #1
 80295c0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80295c4:	e7a7      	b.n	8029516 <_dtoa_r+0x10e>
 80295c6:	2101      	movs	r1, #1
 80295c8:	1ad2      	subs	r2, r2, r3
 80295ca:	1e53      	subs	r3, r2, #1
 80295cc:	9305      	str	r3, [sp, #20]
 80295ce:	bf45      	ittet	mi
 80295d0:	f1c2 0301 	rsbmi	r3, r2, #1
 80295d4:	9304      	strmi	r3, [sp, #16]
 80295d6:	2300      	movpl	r3, #0
 80295d8:	2300      	movmi	r3, #0
 80295da:	bf4c      	ite	mi
 80295dc:	9305      	strmi	r3, [sp, #20]
 80295de:	9304      	strpl	r3, [sp, #16]
 80295e0:	f1bb 0f00 	cmp.w	fp, #0
 80295e4:	910b      	str	r1, [sp, #44]	; 0x2c
 80295e6:	db18      	blt.n	802961a <_dtoa_r+0x212>
 80295e8:	9b05      	ldr	r3, [sp, #20]
 80295ea:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 80295ee:	445b      	add	r3, fp
 80295f0:	9305      	str	r3, [sp, #20]
 80295f2:	2300      	movs	r3, #0
 80295f4:	9a06      	ldr	r2, [sp, #24]
 80295f6:	2a09      	cmp	r2, #9
 80295f8:	d848      	bhi.n	802968c <_dtoa_r+0x284>
 80295fa:	2a05      	cmp	r2, #5
 80295fc:	bfc4      	itt	gt
 80295fe:	3a04      	subgt	r2, #4
 8029600:	9206      	strgt	r2, [sp, #24]
 8029602:	9a06      	ldr	r2, [sp, #24]
 8029604:	f1a2 0202 	sub.w	r2, r2, #2
 8029608:	bfcc      	ite	gt
 802960a:	2400      	movgt	r4, #0
 802960c:	2401      	movle	r4, #1
 802960e:	2a03      	cmp	r2, #3
 8029610:	d847      	bhi.n	80296a2 <_dtoa_r+0x29a>
 8029612:	e8df f002 	tbb	[pc, r2]
 8029616:	2d0b      	.short	0x2d0b
 8029618:	392b      	.short	0x392b
 802961a:	9b04      	ldr	r3, [sp, #16]
 802961c:	2200      	movs	r2, #0
 802961e:	eba3 030b 	sub.w	r3, r3, fp
 8029622:	9304      	str	r3, [sp, #16]
 8029624:	920a      	str	r2, [sp, #40]	; 0x28
 8029626:	f1cb 0300 	rsb	r3, fp, #0
 802962a:	e7e3      	b.n	80295f4 <_dtoa_r+0x1ec>
 802962c:	2200      	movs	r2, #0
 802962e:	9207      	str	r2, [sp, #28]
 8029630:	9a08      	ldr	r2, [sp, #32]
 8029632:	2a00      	cmp	r2, #0
 8029634:	dc38      	bgt.n	80296a8 <_dtoa_r+0x2a0>
 8029636:	f04f 0a01 	mov.w	sl, #1
 802963a:	46d1      	mov	r9, sl
 802963c:	4652      	mov	r2, sl
 802963e:	f8cd a020 	str.w	sl, [sp, #32]
 8029642:	69f7      	ldr	r7, [r6, #28]
 8029644:	2100      	movs	r1, #0
 8029646:	2004      	movs	r0, #4
 8029648:	f100 0c14 	add.w	ip, r0, #20
 802964c:	4594      	cmp	ip, r2
 802964e:	d930      	bls.n	80296b2 <_dtoa_r+0x2aa>
 8029650:	6079      	str	r1, [r7, #4]
 8029652:	4630      	mov	r0, r6
 8029654:	930d      	str	r3, [sp, #52]	; 0x34
 8029656:	f000 fd43 	bl	802a0e0 <_Balloc>
 802965a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 802965c:	9001      	str	r0, [sp, #4]
 802965e:	4602      	mov	r2, r0
 8029660:	2800      	cmp	r0, #0
 8029662:	d145      	bne.n	80296f0 <_dtoa_r+0x2e8>
 8029664:	4b21      	ldr	r3, [pc, #132]	; (80296ec <_dtoa_r+0x2e4>)
 8029666:	f240 11af 	movw	r1, #431	; 0x1af
 802966a:	e6e5      	b.n	8029438 <_dtoa_r+0x30>
 802966c:	2201      	movs	r2, #1
 802966e:	e7de      	b.n	802962e <_dtoa_r+0x226>
 8029670:	2200      	movs	r2, #0
 8029672:	9207      	str	r2, [sp, #28]
 8029674:	9a08      	ldr	r2, [sp, #32]
 8029676:	eb0b 0a02 	add.w	sl, fp, r2
 802967a:	f10a 0901 	add.w	r9, sl, #1
 802967e:	464a      	mov	r2, r9
 8029680:	2a01      	cmp	r2, #1
 8029682:	bfb8      	it	lt
 8029684:	2201      	movlt	r2, #1
 8029686:	e7dc      	b.n	8029642 <_dtoa_r+0x23a>
 8029688:	2201      	movs	r2, #1
 802968a:	e7f2      	b.n	8029672 <_dtoa_r+0x26a>
 802968c:	2401      	movs	r4, #1
 802968e:	2200      	movs	r2, #0
 8029690:	e9cd 2406 	strd	r2, r4, [sp, #24]
 8029694:	f04f 3aff 	mov.w	sl, #4294967295
 8029698:	2100      	movs	r1, #0
 802969a:	46d1      	mov	r9, sl
 802969c:	2212      	movs	r2, #18
 802969e:	9108      	str	r1, [sp, #32]
 80296a0:	e7cf      	b.n	8029642 <_dtoa_r+0x23a>
 80296a2:	2201      	movs	r2, #1
 80296a4:	9207      	str	r2, [sp, #28]
 80296a6:	e7f5      	b.n	8029694 <_dtoa_r+0x28c>
 80296a8:	f8dd a020 	ldr.w	sl, [sp, #32]
 80296ac:	46d1      	mov	r9, sl
 80296ae:	4652      	mov	r2, sl
 80296b0:	e7c7      	b.n	8029642 <_dtoa_r+0x23a>
 80296b2:	3101      	adds	r1, #1
 80296b4:	0040      	lsls	r0, r0, #1
 80296b6:	e7c7      	b.n	8029648 <_dtoa_r+0x240>
 80296b8:	636f4361 	.word	0x636f4361
 80296bc:	3fd287a7 	.word	0x3fd287a7
 80296c0:	8b60c8b3 	.word	0x8b60c8b3
 80296c4:	3fc68a28 	.word	0x3fc68a28
 80296c8:	509f79fb 	.word	0x509f79fb
 80296cc:	3fd34413 	.word	0x3fd34413
 80296d0:	0802e365 	.word	0x0802e365
 80296d4:	0802e37c 	.word	0x0802e37c
 80296d8:	7ff00000 	.word	0x7ff00000
 80296dc:	0802e361 	.word	0x0802e361
 80296e0:	0802e358 	.word	0x0802e358
 80296e4:	0802e335 	.word	0x0802e335
 80296e8:	0802e468 	.word	0x0802e468
 80296ec:	0802e3d4 	.word	0x0802e3d4
 80296f0:	69f2      	ldr	r2, [r6, #28]
 80296f2:	9901      	ldr	r1, [sp, #4]
 80296f4:	6011      	str	r1, [r2, #0]
 80296f6:	f1b9 0f0e 	cmp.w	r9, #14
 80296fa:	d86c      	bhi.n	80297d6 <_dtoa_r+0x3ce>
 80296fc:	2c00      	cmp	r4, #0
 80296fe:	d06a      	beq.n	80297d6 <_dtoa_r+0x3ce>
 8029700:	f1bb 0f00 	cmp.w	fp, #0
 8029704:	f340 80a0 	ble.w	8029848 <_dtoa_r+0x440>
 8029708:	4ac1      	ldr	r2, [pc, #772]	; (8029a10 <_dtoa_r+0x608>)
 802970a:	f00b 010f 	and.w	r1, fp, #15
 802970e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8029712:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8029716:	ed92 7b00 	vldr	d7, [r2]
 802971a:	ea4f 122b 	mov.w	r2, fp, asr #4
 802971e:	f000 8087 	beq.w	8029830 <_dtoa_r+0x428>
 8029722:	49bc      	ldr	r1, [pc, #752]	; (8029a14 <_dtoa_r+0x60c>)
 8029724:	ed91 6b08 	vldr	d6, [r1, #32]
 8029728:	ee88 6b06 	vdiv.f64	d6, d8, d6
 802972c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8029730:	f002 020f 	and.w	r2, r2, #15
 8029734:	2103      	movs	r1, #3
 8029736:	48b7      	ldr	r0, [pc, #732]	; (8029a14 <_dtoa_r+0x60c>)
 8029738:	2a00      	cmp	r2, #0
 802973a:	d17b      	bne.n	8029834 <_dtoa_r+0x42c>
 802973c:	ed9d 6b02 	vldr	d6, [sp, #8]
 8029740:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8029744:	ed8d 7b02 	vstr	d7, [sp, #8]
 8029748:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 802974a:	ed9d 7b02 	vldr	d7, [sp, #8]
 802974e:	2a00      	cmp	r2, #0
 8029750:	f000 80a0 	beq.w	8029894 <_dtoa_r+0x48c>
 8029754:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8029758:	eeb4 7bc6 	vcmpe.f64	d7, d6
 802975c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8029760:	f140 8098 	bpl.w	8029894 <_dtoa_r+0x48c>
 8029764:	f1b9 0f00 	cmp.w	r9, #0
 8029768:	f000 8094 	beq.w	8029894 <_dtoa_r+0x48c>
 802976c:	f1ba 0f00 	cmp.w	sl, #0
 8029770:	dd2f      	ble.n	80297d2 <_dtoa_r+0x3ca>
 8029772:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8029776:	ee27 7b06 	vmul.f64	d7, d7, d6
 802977a:	ed8d 7b02 	vstr	d7, [sp, #8]
 802977e:	f10b 32ff 	add.w	r2, fp, #4294967295
 8029782:	3101      	adds	r1, #1
 8029784:	4654      	mov	r4, sl
 8029786:	ed9d 6b02 	vldr	d6, [sp, #8]
 802978a:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 802978e:	ee07 1a90 	vmov	s15, r1
 8029792:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8029796:	eea7 5b06 	vfma.f64	d5, d7, d6
 802979a:	ee15 7a90 	vmov	r7, s11
 802979e:	ec51 0b15 	vmov	r0, r1, d5
 80297a2:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 80297a6:	2c00      	cmp	r4, #0
 80297a8:	d177      	bne.n	802989a <_dtoa_r+0x492>
 80297aa:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80297ae:	ee36 6b47 	vsub.f64	d6, d6, d7
 80297b2:	ec41 0b17 	vmov	d7, r0, r1
 80297b6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80297ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80297be:	f300 826a 	bgt.w	8029c96 <_dtoa_r+0x88e>
 80297c2:	eeb1 7b47 	vneg.f64	d7, d7
 80297c6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80297ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80297ce:	f100 8260 	bmi.w	8029c92 <_dtoa_r+0x88a>
 80297d2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80297d6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80297d8:	2a00      	cmp	r2, #0
 80297da:	f2c0 811d 	blt.w	8029a18 <_dtoa_r+0x610>
 80297de:	f1bb 0f0e 	cmp.w	fp, #14
 80297e2:	f300 8119 	bgt.w	8029a18 <_dtoa_r+0x610>
 80297e6:	4b8a      	ldr	r3, [pc, #552]	; (8029a10 <_dtoa_r+0x608>)
 80297e8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80297ec:	ed93 6b00 	vldr	d6, [r3]
 80297f0:	9b08      	ldr	r3, [sp, #32]
 80297f2:	2b00      	cmp	r3, #0
 80297f4:	f280 80b7 	bge.w	8029966 <_dtoa_r+0x55e>
 80297f8:	f1b9 0f00 	cmp.w	r9, #0
 80297fc:	f300 80b3 	bgt.w	8029966 <_dtoa_r+0x55e>
 8029800:	f040 8246 	bne.w	8029c90 <_dtoa_r+0x888>
 8029804:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8029808:	ee26 6b07 	vmul.f64	d6, d6, d7
 802980c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8029810:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8029814:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8029818:	464c      	mov	r4, r9
 802981a:	464f      	mov	r7, r9
 802981c:	f280 821c 	bge.w	8029c58 <_dtoa_r+0x850>
 8029820:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8029824:	2331      	movs	r3, #49	; 0x31
 8029826:	f808 3b01 	strb.w	r3, [r8], #1
 802982a:	f10b 0b01 	add.w	fp, fp, #1
 802982e:	e218      	b.n	8029c62 <_dtoa_r+0x85a>
 8029830:	2102      	movs	r1, #2
 8029832:	e780      	b.n	8029736 <_dtoa_r+0x32e>
 8029834:	07d4      	lsls	r4, r2, #31
 8029836:	d504      	bpl.n	8029842 <_dtoa_r+0x43a>
 8029838:	ed90 6b00 	vldr	d6, [r0]
 802983c:	3101      	adds	r1, #1
 802983e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8029842:	1052      	asrs	r2, r2, #1
 8029844:	3008      	adds	r0, #8
 8029846:	e777      	b.n	8029738 <_dtoa_r+0x330>
 8029848:	d022      	beq.n	8029890 <_dtoa_r+0x488>
 802984a:	f1cb 0200 	rsb	r2, fp, #0
 802984e:	4970      	ldr	r1, [pc, #448]	; (8029a10 <_dtoa_r+0x608>)
 8029850:	f002 000f 	and.w	r0, r2, #15
 8029854:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8029858:	ed91 7b00 	vldr	d7, [r1]
 802985c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8029860:	ed8d 7b02 	vstr	d7, [sp, #8]
 8029864:	486b      	ldr	r0, [pc, #428]	; (8029a14 <_dtoa_r+0x60c>)
 8029866:	1112      	asrs	r2, r2, #4
 8029868:	2400      	movs	r4, #0
 802986a:	2102      	movs	r1, #2
 802986c:	b92a      	cbnz	r2, 802987a <_dtoa_r+0x472>
 802986e:	2c00      	cmp	r4, #0
 8029870:	f43f af6a 	beq.w	8029748 <_dtoa_r+0x340>
 8029874:	ed8d 7b02 	vstr	d7, [sp, #8]
 8029878:	e766      	b.n	8029748 <_dtoa_r+0x340>
 802987a:	07d7      	lsls	r7, r2, #31
 802987c:	d505      	bpl.n	802988a <_dtoa_r+0x482>
 802987e:	ed90 6b00 	vldr	d6, [r0]
 8029882:	3101      	adds	r1, #1
 8029884:	2401      	movs	r4, #1
 8029886:	ee27 7b06 	vmul.f64	d7, d7, d6
 802988a:	1052      	asrs	r2, r2, #1
 802988c:	3008      	adds	r0, #8
 802988e:	e7ed      	b.n	802986c <_dtoa_r+0x464>
 8029890:	2102      	movs	r1, #2
 8029892:	e759      	b.n	8029748 <_dtoa_r+0x340>
 8029894:	465a      	mov	r2, fp
 8029896:	464c      	mov	r4, r9
 8029898:	e775      	b.n	8029786 <_dtoa_r+0x37e>
 802989a:	ec41 0b17 	vmov	d7, r0, r1
 802989e:	495c      	ldr	r1, [pc, #368]	; (8029a10 <_dtoa_r+0x608>)
 80298a0:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 80298a4:	ed11 4b02 	vldr	d4, [r1, #-8]
 80298a8:	9901      	ldr	r1, [sp, #4]
 80298aa:	440c      	add	r4, r1
 80298ac:	9907      	ldr	r1, [sp, #28]
 80298ae:	b351      	cbz	r1, 8029906 <_dtoa_r+0x4fe>
 80298b0:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 80298b4:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 80298b8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80298bc:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80298c0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80298c4:	ee35 7b47 	vsub.f64	d7, d5, d7
 80298c8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80298cc:	ee14 1a90 	vmov	r1, s9
 80298d0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80298d4:	3130      	adds	r1, #48	; 0x30
 80298d6:	ee36 6b45 	vsub.f64	d6, d6, d5
 80298da:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80298de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80298e2:	f808 1b01 	strb.w	r1, [r8], #1
 80298e6:	d439      	bmi.n	802995c <_dtoa_r+0x554>
 80298e8:	ee32 5b46 	vsub.f64	d5, d2, d6
 80298ec:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80298f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80298f4:	d472      	bmi.n	80299dc <_dtoa_r+0x5d4>
 80298f6:	45a0      	cmp	r8, r4
 80298f8:	f43f af6b 	beq.w	80297d2 <_dtoa_r+0x3ca>
 80298fc:	ee27 7b03 	vmul.f64	d7, d7, d3
 8029900:	ee26 6b03 	vmul.f64	d6, d6, d3
 8029904:	e7e0      	b.n	80298c8 <_dtoa_r+0x4c0>
 8029906:	f8dd 8004 	ldr.w	r8, [sp, #4]
 802990a:	ee27 7b04 	vmul.f64	d7, d7, d4
 802990e:	4620      	mov	r0, r4
 8029910:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8029914:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8029918:	ee14 1a90 	vmov	r1, s9
 802991c:	3130      	adds	r1, #48	; 0x30
 802991e:	f808 1b01 	strb.w	r1, [r8], #1
 8029922:	45a0      	cmp	r8, r4
 8029924:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8029928:	ee36 6b45 	vsub.f64	d6, d6, d5
 802992c:	d118      	bne.n	8029960 <_dtoa_r+0x558>
 802992e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8029932:	ee37 4b05 	vadd.f64	d4, d7, d5
 8029936:	eeb4 6bc4 	vcmpe.f64	d6, d4
 802993a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802993e:	dc4d      	bgt.n	80299dc <_dtoa_r+0x5d4>
 8029940:	ee35 5b47 	vsub.f64	d5, d5, d7
 8029944:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8029948:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802994c:	f57f af41 	bpl.w	80297d2 <_dtoa_r+0x3ca>
 8029950:	4680      	mov	r8, r0
 8029952:	3801      	subs	r0, #1
 8029954:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8029958:	2b30      	cmp	r3, #48	; 0x30
 802995a:	d0f9      	beq.n	8029950 <_dtoa_r+0x548>
 802995c:	4693      	mov	fp, r2
 802995e:	e02a      	b.n	80299b6 <_dtoa_r+0x5ae>
 8029960:	ee26 6b03 	vmul.f64	d6, d6, d3
 8029964:	e7d6      	b.n	8029914 <_dtoa_r+0x50c>
 8029966:	ed9d 7b02 	vldr	d7, [sp, #8]
 802996a:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 802996e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8029972:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8029976:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 802997a:	ee15 3a10 	vmov	r3, s10
 802997e:	3330      	adds	r3, #48	; 0x30
 8029980:	f808 3b01 	strb.w	r3, [r8], #1
 8029984:	9b01      	ldr	r3, [sp, #4]
 8029986:	eba8 0303 	sub.w	r3, r8, r3
 802998a:	4599      	cmp	r9, r3
 802998c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8029990:	eea3 7b46 	vfms.f64	d7, d3, d6
 8029994:	d133      	bne.n	80299fe <_dtoa_r+0x5f6>
 8029996:	ee37 7b07 	vadd.f64	d7, d7, d7
 802999a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 802999e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80299a2:	dc1a      	bgt.n	80299da <_dtoa_r+0x5d2>
 80299a4:	eeb4 7b46 	vcmp.f64	d7, d6
 80299a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80299ac:	d103      	bne.n	80299b6 <_dtoa_r+0x5ae>
 80299ae:	ee15 3a10 	vmov	r3, s10
 80299b2:	07d9      	lsls	r1, r3, #31
 80299b4:	d411      	bmi.n	80299da <_dtoa_r+0x5d2>
 80299b6:	4629      	mov	r1, r5
 80299b8:	4630      	mov	r0, r6
 80299ba:	f000 fbd1 	bl	802a160 <_Bfree>
 80299be:	2300      	movs	r3, #0
 80299c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80299c2:	f888 3000 	strb.w	r3, [r8]
 80299c6:	f10b 0301 	add.w	r3, fp, #1
 80299ca:	6013      	str	r3, [r2, #0]
 80299cc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80299ce:	2b00      	cmp	r3, #0
 80299d0:	f43f ad69 	beq.w	80294a6 <_dtoa_r+0x9e>
 80299d4:	f8c3 8000 	str.w	r8, [r3]
 80299d8:	e565      	b.n	80294a6 <_dtoa_r+0x9e>
 80299da:	465a      	mov	r2, fp
 80299dc:	4643      	mov	r3, r8
 80299de:	4698      	mov	r8, r3
 80299e0:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 80299e4:	2939      	cmp	r1, #57	; 0x39
 80299e6:	d106      	bne.n	80299f6 <_dtoa_r+0x5ee>
 80299e8:	9901      	ldr	r1, [sp, #4]
 80299ea:	4299      	cmp	r1, r3
 80299ec:	d1f7      	bne.n	80299de <_dtoa_r+0x5d6>
 80299ee:	9801      	ldr	r0, [sp, #4]
 80299f0:	2130      	movs	r1, #48	; 0x30
 80299f2:	3201      	adds	r2, #1
 80299f4:	7001      	strb	r1, [r0, #0]
 80299f6:	7819      	ldrb	r1, [r3, #0]
 80299f8:	3101      	adds	r1, #1
 80299fa:	7019      	strb	r1, [r3, #0]
 80299fc:	e7ae      	b.n	802995c <_dtoa_r+0x554>
 80299fe:	ee27 7b04 	vmul.f64	d7, d7, d4
 8029a02:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8029a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8029a0a:	d1b2      	bne.n	8029972 <_dtoa_r+0x56a>
 8029a0c:	e7d3      	b.n	80299b6 <_dtoa_r+0x5ae>
 8029a0e:	bf00      	nop
 8029a10:	0802e468 	.word	0x0802e468
 8029a14:	0802e440 	.word	0x0802e440
 8029a18:	9907      	ldr	r1, [sp, #28]
 8029a1a:	2900      	cmp	r1, #0
 8029a1c:	f000 80d0 	beq.w	8029bc0 <_dtoa_r+0x7b8>
 8029a20:	9906      	ldr	r1, [sp, #24]
 8029a22:	2901      	cmp	r1, #1
 8029a24:	f300 80b4 	bgt.w	8029b90 <_dtoa_r+0x788>
 8029a28:	9909      	ldr	r1, [sp, #36]	; 0x24
 8029a2a:	2900      	cmp	r1, #0
 8029a2c:	f000 80ac 	beq.w	8029b88 <_dtoa_r+0x780>
 8029a30:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8029a34:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8029a38:	461c      	mov	r4, r3
 8029a3a:	9309      	str	r3, [sp, #36]	; 0x24
 8029a3c:	9b04      	ldr	r3, [sp, #16]
 8029a3e:	4413      	add	r3, r2
 8029a40:	9304      	str	r3, [sp, #16]
 8029a42:	9b05      	ldr	r3, [sp, #20]
 8029a44:	2101      	movs	r1, #1
 8029a46:	4413      	add	r3, r2
 8029a48:	4630      	mov	r0, r6
 8029a4a:	9305      	str	r3, [sp, #20]
 8029a4c:	f000 fc3e 	bl	802a2cc <__i2b>
 8029a50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8029a52:	4607      	mov	r7, r0
 8029a54:	f1b8 0f00 	cmp.w	r8, #0
 8029a58:	d00d      	beq.n	8029a76 <_dtoa_r+0x66e>
 8029a5a:	9a05      	ldr	r2, [sp, #20]
 8029a5c:	2a00      	cmp	r2, #0
 8029a5e:	dd0a      	ble.n	8029a76 <_dtoa_r+0x66e>
 8029a60:	4542      	cmp	r2, r8
 8029a62:	9904      	ldr	r1, [sp, #16]
 8029a64:	bfa8      	it	ge
 8029a66:	4642      	movge	r2, r8
 8029a68:	1a89      	subs	r1, r1, r2
 8029a6a:	9104      	str	r1, [sp, #16]
 8029a6c:	9905      	ldr	r1, [sp, #20]
 8029a6e:	eba8 0802 	sub.w	r8, r8, r2
 8029a72:	1a8a      	subs	r2, r1, r2
 8029a74:	9205      	str	r2, [sp, #20]
 8029a76:	b303      	cbz	r3, 8029aba <_dtoa_r+0x6b2>
 8029a78:	9a07      	ldr	r2, [sp, #28]
 8029a7a:	2a00      	cmp	r2, #0
 8029a7c:	f000 80a5 	beq.w	8029bca <_dtoa_r+0x7c2>
 8029a80:	2c00      	cmp	r4, #0
 8029a82:	dd13      	ble.n	8029aac <_dtoa_r+0x6a4>
 8029a84:	4639      	mov	r1, r7
 8029a86:	4622      	mov	r2, r4
 8029a88:	4630      	mov	r0, r6
 8029a8a:	930d      	str	r3, [sp, #52]	; 0x34
 8029a8c:	f000 fcde 	bl	802a44c <__pow5mult>
 8029a90:	462a      	mov	r2, r5
 8029a92:	4601      	mov	r1, r0
 8029a94:	4607      	mov	r7, r0
 8029a96:	4630      	mov	r0, r6
 8029a98:	f000 fc2e 	bl	802a2f8 <__multiply>
 8029a9c:	4629      	mov	r1, r5
 8029a9e:	9009      	str	r0, [sp, #36]	; 0x24
 8029aa0:	4630      	mov	r0, r6
 8029aa2:	f000 fb5d 	bl	802a160 <_Bfree>
 8029aa6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8029aa8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8029aaa:	4615      	mov	r5, r2
 8029aac:	1b1a      	subs	r2, r3, r4
 8029aae:	d004      	beq.n	8029aba <_dtoa_r+0x6b2>
 8029ab0:	4629      	mov	r1, r5
 8029ab2:	4630      	mov	r0, r6
 8029ab4:	f000 fcca 	bl	802a44c <__pow5mult>
 8029ab8:	4605      	mov	r5, r0
 8029aba:	2101      	movs	r1, #1
 8029abc:	4630      	mov	r0, r6
 8029abe:	f000 fc05 	bl	802a2cc <__i2b>
 8029ac2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8029ac4:	2b00      	cmp	r3, #0
 8029ac6:	4604      	mov	r4, r0
 8029ac8:	f340 8081 	ble.w	8029bce <_dtoa_r+0x7c6>
 8029acc:	461a      	mov	r2, r3
 8029ace:	4601      	mov	r1, r0
 8029ad0:	4630      	mov	r0, r6
 8029ad2:	f000 fcbb 	bl	802a44c <__pow5mult>
 8029ad6:	9b06      	ldr	r3, [sp, #24]
 8029ad8:	2b01      	cmp	r3, #1
 8029ada:	4604      	mov	r4, r0
 8029adc:	dd7a      	ble.n	8029bd4 <_dtoa_r+0x7cc>
 8029ade:	2300      	movs	r3, #0
 8029ae0:	9309      	str	r3, [sp, #36]	; 0x24
 8029ae2:	6922      	ldr	r2, [r4, #16]
 8029ae4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8029ae8:	6910      	ldr	r0, [r2, #16]
 8029aea:	f000 fba1 	bl	802a230 <__hi0bits>
 8029aee:	f1c0 0020 	rsb	r0, r0, #32
 8029af2:	9b05      	ldr	r3, [sp, #20]
 8029af4:	4418      	add	r0, r3
 8029af6:	f010 001f 	ands.w	r0, r0, #31
 8029afa:	f000 8093 	beq.w	8029c24 <_dtoa_r+0x81c>
 8029afe:	f1c0 0220 	rsb	r2, r0, #32
 8029b02:	2a04      	cmp	r2, #4
 8029b04:	f340 8085 	ble.w	8029c12 <_dtoa_r+0x80a>
 8029b08:	9b04      	ldr	r3, [sp, #16]
 8029b0a:	f1c0 001c 	rsb	r0, r0, #28
 8029b0e:	4403      	add	r3, r0
 8029b10:	9304      	str	r3, [sp, #16]
 8029b12:	9b05      	ldr	r3, [sp, #20]
 8029b14:	4480      	add	r8, r0
 8029b16:	4403      	add	r3, r0
 8029b18:	9305      	str	r3, [sp, #20]
 8029b1a:	9b04      	ldr	r3, [sp, #16]
 8029b1c:	2b00      	cmp	r3, #0
 8029b1e:	dd05      	ble.n	8029b2c <_dtoa_r+0x724>
 8029b20:	4629      	mov	r1, r5
 8029b22:	461a      	mov	r2, r3
 8029b24:	4630      	mov	r0, r6
 8029b26:	f000 fceb 	bl	802a500 <__lshift>
 8029b2a:	4605      	mov	r5, r0
 8029b2c:	9b05      	ldr	r3, [sp, #20]
 8029b2e:	2b00      	cmp	r3, #0
 8029b30:	dd05      	ble.n	8029b3e <_dtoa_r+0x736>
 8029b32:	4621      	mov	r1, r4
 8029b34:	461a      	mov	r2, r3
 8029b36:	4630      	mov	r0, r6
 8029b38:	f000 fce2 	bl	802a500 <__lshift>
 8029b3c:	4604      	mov	r4, r0
 8029b3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8029b40:	2b00      	cmp	r3, #0
 8029b42:	d071      	beq.n	8029c28 <_dtoa_r+0x820>
 8029b44:	4621      	mov	r1, r4
 8029b46:	4628      	mov	r0, r5
 8029b48:	f000 fd46 	bl	802a5d8 <__mcmp>
 8029b4c:	2800      	cmp	r0, #0
 8029b4e:	da6b      	bge.n	8029c28 <_dtoa_r+0x820>
 8029b50:	2300      	movs	r3, #0
 8029b52:	4629      	mov	r1, r5
 8029b54:	220a      	movs	r2, #10
 8029b56:	4630      	mov	r0, r6
 8029b58:	f000 fb24 	bl	802a1a4 <__multadd>
 8029b5c:	9b07      	ldr	r3, [sp, #28]
 8029b5e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8029b62:	4605      	mov	r5, r0
 8029b64:	2b00      	cmp	r3, #0
 8029b66:	f000 8197 	beq.w	8029e98 <_dtoa_r+0xa90>
 8029b6a:	4639      	mov	r1, r7
 8029b6c:	2300      	movs	r3, #0
 8029b6e:	220a      	movs	r2, #10
 8029b70:	4630      	mov	r0, r6
 8029b72:	f000 fb17 	bl	802a1a4 <__multadd>
 8029b76:	f1ba 0f00 	cmp.w	sl, #0
 8029b7a:	4607      	mov	r7, r0
 8029b7c:	f300 8093 	bgt.w	8029ca6 <_dtoa_r+0x89e>
 8029b80:	9b06      	ldr	r3, [sp, #24]
 8029b82:	2b02      	cmp	r3, #2
 8029b84:	dc57      	bgt.n	8029c36 <_dtoa_r+0x82e>
 8029b86:	e08e      	b.n	8029ca6 <_dtoa_r+0x89e>
 8029b88:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8029b8a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8029b8e:	e751      	b.n	8029a34 <_dtoa_r+0x62c>
 8029b90:	f109 34ff 	add.w	r4, r9, #4294967295
 8029b94:	42a3      	cmp	r3, r4
 8029b96:	bfbf      	itttt	lt
 8029b98:	1ae2      	sublt	r2, r4, r3
 8029b9a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8029b9c:	189b      	addlt	r3, r3, r2
 8029b9e:	930a      	strlt	r3, [sp, #40]	; 0x28
 8029ba0:	bfae      	itee	ge
 8029ba2:	1b1c      	subge	r4, r3, r4
 8029ba4:	4623      	movlt	r3, r4
 8029ba6:	2400      	movlt	r4, #0
 8029ba8:	f1b9 0f00 	cmp.w	r9, #0
 8029bac:	bfb5      	itete	lt
 8029bae:	9a04      	ldrlt	r2, [sp, #16]
 8029bb0:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8029bb4:	eba2 0809 	sublt.w	r8, r2, r9
 8029bb8:	464a      	movge	r2, r9
 8029bba:	bfb8      	it	lt
 8029bbc:	2200      	movlt	r2, #0
 8029bbe:	e73c      	b.n	8029a3a <_dtoa_r+0x632>
 8029bc0:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8029bc4:	9f07      	ldr	r7, [sp, #28]
 8029bc6:	461c      	mov	r4, r3
 8029bc8:	e744      	b.n	8029a54 <_dtoa_r+0x64c>
 8029bca:	461a      	mov	r2, r3
 8029bcc:	e770      	b.n	8029ab0 <_dtoa_r+0x6a8>
 8029bce:	9b06      	ldr	r3, [sp, #24]
 8029bd0:	2b01      	cmp	r3, #1
 8029bd2:	dc18      	bgt.n	8029c06 <_dtoa_r+0x7fe>
 8029bd4:	9b02      	ldr	r3, [sp, #8]
 8029bd6:	b9b3      	cbnz	r3, 8029c06 <_dtoa_r+0x7fe>
 8029bd8:	9b03      	ldr	r3, [sp, #12]
 8029bda:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8029bde:	b9a2      	cbnz	r2, 8029c0a <_dtoa_r+0x802>
 8029be0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8029be4:	0d12      	lsrs	r2, r2, #20
 8029be6:	0512      	lsls	r2, r2, #20
 8029be8:	b18a      	cbz	r2, 8029c0e <_dtoa_r+0x806>
 8029bea:	9b04      	ldr	r3, [sp, #16]
 8029bec:	3301      	adds	r3, #1
 8029bee:	9304      	str	r3, [sp, #16]
 8029bf0:	9b05      	ldr	r3, [sp, #20]
 8029bf2:	3301      	adds	r3, #1
 8029bf4:	9305      	str	r3, [sp, #20]
 8029bf6:	2301      	movs	r3, #1
 8029bf8:	9309      	str	r3, [sp, #36]	; 0x24
 8029bfa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8029bfc:	2b00      	cmp	r3, #0
 8029bfe:	f47f af70 	bne.w	8029ae2 <_dtoa_r+0x6da>
 8029c02:	2001      	movs	r0, #1
 8029c04:	e775      	b.n	8029af2 <_dtoa_r+0x6ea>
 8029c06:	2300      	movs	r3, #0
 8029c08:	e7f6      	b.n	8029bf8 <_dtoa_r+0x7f0>
 8029c0a:	9b02      	ldr	r3, [sp, #8]
 8029c0c:	e7f4      	b.n	8029bf8 <_dtoa_r+0x7f0>
 8029c0e:	9209      	str	r2, [sp, #36]	; 0x24
 8029c10:	e7f3      	b.n	8029bfa <_dtoa_r+0x7f2>
 8029c12:	d082      	beq.n	8029b1a <_dtoa_r+0x712>
 8029c14:	9b04      	ldr	r3, [sp, #16]
 8029c16:	321c      	adds	r2, #28
 8029c18:	4413      	add	r3, r2
 8029c1a:	9304      	str	r3, [sp, #16]
 8029c1c:	9b05      	ldr	r3, [sp, #20]
 8029c1e:	4490      	add	r8, r2
 8029c20:	4413      	add	r3, r2
 8029c22:	e779      	b.n	8029b18 <_dtoa_r+0x710>
 8029c24:	4602      	mov	r2, r0
 8029c26:	e7f5      	b.n	8029c14 <_dtoa_r+0x80c>
 8029c28:	f1b9 0f00 	cmp.w	r9, #0
 8029c2c:	dc36      	bgt.n	8029c9c <_dtoa_r+0x894>
 8029c2e:	9b06      	ldr	r3, [sp, #24]
 8029c30:	2b02      	cmp	r3, #2
 8029c32:	dd33      	ble.n	8029c9c <_dtoa_r+0x894>
 8029c34:	46ca      	mov	sl, r9
 8029c36:	f1ba 0f00 	cmp.w	sl, #0
 8029c3a:	d10d      	bne.n	8029c58 <_dtoa_r+0x850>
 8029c3c:	4621      	mov	r1, r4
 8029c3e:	4653      	mov	r3, sl
 8029c40:	2205      	movs	r2, #5
 8029c42:	4630      	mov	r0, r6
 8029c44:	f000 faae 	bl	802a1a4 <__multadd>
 8029c48:	4601      	mov	r1, r0
 8029c4a:	4604      	mov	r4, r0
 8029c4c:	4628      	mov	r0, r5
 8029c4e:	f000 fcc3 	bl	802a5d8 <__mcmp>
 8029c52:	2800      	cmp	r0, #0
 8029c54:	f73f ade4 	bgt.w	8029820 <_dtoa_r+0x418>
 8029c58:	9b08      	ldr	r3, [sp, #32]
 8029c5a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8029c5e:	ea6f 0b03 	mvn.w	fp, r3
 8029c62:	f04f 0900 	mov.w	r9, #0
 8029c66:	4621      	mov	r1, r4
 8029c68:	4630      	mov	r0, r6
 8029c6a:	f000 fa79 	bl	802a160 <_Bfree>
 8029c6e:	2f00      	cmp	r7, #0
 8029c70:	f43f aea1 	beq.w	80299b6 <_dtoa_r+0x5ae>
 8029c74:	f1b9 0f00 	cmp.w	r9, #0
 8029c78:	d005      	beq.n	8029c86 <_dtoa_r+0x87e>
 8029c7a:	45b9      	cmp	r9, r7
 8029c7c:	d003      	beq.n	8029c86 <_dtoa_r+0x87e>
 8029c7e:	4649      	mov	r1, r9
 8029c80:	4630      	mov	r0, r6
 8029c82:	f000 fa6d 	bl	802a160 <_Bfree>
 8029c86:	4639      	mov	r1, r7
 8029c88:	4630      	mov	r0, r6
 8029c8a:	f000 fa69 	bl	802a160 <_Bfree>
 8029c8e:	e692      	b.n	80299b6 <_dtoa_r+0x5ae>
 8029c90:	2400      	movs	r4, #0
 8029c92:	4627      	mov	r7, r4
 8029c94:	e7e0      	b.n	8029c58 <_dtoa_r+0x850>
 8029c96:	4693      	mov	fp, r2
 8029c98:	4627      	mov	r7, r4
 8029c9a:	e5c1      	b.n	8029820 <_dtoa_r+0x418>
 8029c9c:	9b07      	ldr	r3, [sp, #28]
 8029c9e:	46ca      	mov	sl, r9
 8029ca0:	2b00      	cmp	r3, #0
 8029ca2:	f000 8100 	beq.w	8029ea6 <_dtoa_r+0xa9e>
 8029ca6:	f1b8 0f00 	cmp.w	r8, #0
 8029caa:	dd05      	ble.n	8029cb8 <_dtoa_r+0x8b0>
 8029cac:	4639      	mov	r1, r7
 8029cae:	4642      	mov	r2, r8
 8029cb0:	4630      	mov	r0, r6
 8029cb2:	f000 fc25 	bl	802a500 <__lshift>
 8029cb6:	4607      	mov	r7, r0
 8029cb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8029cba:	2b00      	cmp	r3, #0
 8029cbc:	d05d      	beq.n	8029d7a <_dtoa_r+0x972>
 8029cbe:	6879      	ldr	r1, [r7, #4]
 8029cc0:	4630      	mov	r0, r6
 8029cc2:	f000 fa0d 	bl	802a0e0 <_Balloc>
 8029cc6:	4680      	mov	r8, r0
 8029cc8:	b928      	cbnz	r0, 8029cd6 <_dtoa_r+0x8ce>
 8029cca:	4b82      	ldr	r3, [pc, #520]	; (8029ed4 <_dtoa_r+0xacc>)
 8029ccc:	4602      	mov	r2, r0
 8029cce:	f240 21ef 	movw	r1, #751	; 0x2ef
 8029cd2:	f7ff bbb1 	b.w	8029438 <_dtoa_r+0x30>
 8029cd6:	693a      	ldr	r2, [r7, #16]
 8029cd8:	3202      	adds	r2, #2
 8029cda:	0092      	lsls	r2, r2, #2
 8029cdc:	f107 010c 	add.w	r1, r7, #12
 8029ce0:	300c      	adds	r0, #12
 8029ce2:	f7ff faf8 	bl	80292d6 <memcpy>
 8029ce6:	2201      	movs	r2, #1
 8029ce8:	4641      	mov	r1, r8
 8029cea:	4630      	mov	r0, r6
 8029cec:	f000 fc08 	bl	802a500 <__lshift>
 8029cf0:	9b01      	ldr	r3, [sp, #4]
 8029cf2:	3301      	adds	r3, #1
 8029cf4:	9304      	str	r3, [sp, #16]
 8029cf6:	9b01      	ldr	r3, [sp, #4]
 8029cf8:	4453      	add	r3, sl
 8029cfa:	9308      	str	r3, [sp, #32]
 8029cfc:	9b02      	ldr	r3, [sp, #8]
 8029cfe:	f003 0301 	and.w	r3, r3, #1
 8029d02:	46b9      	mov	r9, r7
 8029d04:	9307      	str	r3, [sp, #28]
 8029d06:	4607      	mov	r7, r0
 8029d08:	9b04      	ldr	r3, [sp, #16]
 8029d0a:	4621      	mov	r1, r4
 8029d0c:	3b01      	subs	r3, #1
 8029d0e:	4628      	mov	r0, r5
 8029d10:	9302      	str	r3, [sp, #8]
 8029d12:	f7ff faee 	bl	80292f2 <quorem>
 8029d16:	4603      	mov	r3, r0
 8029d18:	3330      	adds	r3, #48	; 0x30
 8029d1a:	9005      	str	r0, [sp, #20]
 8029d1c:	4649      	mov	r1, r9
 8029d1e:	4628      	mov	r0, r5
 8029d20:	9309      	str	r3, [sp, #36]	; 0x24
 8029d22:	f000 fc59 	bl	802a5d8 <__mcmp>
 8029d26:	463a      	mov	r2, r7
 8029d28:	4682      	mov	sl, r0
 8029d2a:	4621      	mov	r1, r4
 8029d2c:	4630      	mov	r0, r6
 8029d2e:	f000 fc6f 	bl	802a610 <__mdiff>
 8029d32:	68c2      	ldr	r2, [r0, #12]
 8029d34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8029d36:	4680      	mov	r8, r0
 8029d38:	bb0a      	cbnz	r2, 8029d7e <_dtoa_r+0x976>
 8029d3a:	4601      	mov	r1, r0
 8029d3c:	4628      	mov	r0, r5
 8029d3e:	f000 fc4b 	bl	802a5d8 <__mcmp>
 8029d42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8029d44:	4602      	mov	r2, r0
 8029d46:	4641      	mov	r1, r8
 8029d48:	4630      	mov	r0, r6
 8029d4a:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8029d4e:	f000 fa07 	bl	802a160 <_Bfree>
 8029d52:	9b06      	ldr	r3, [sp, #24]
 8029d54:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8029d56:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8029d5a:	ea43 0102 	orr.w	r1, r3, r2
 8029d5e:	9b07      	ldr	r3, [sp, #28]
 8029d60:	4319      	orrs	r1, r3
 8029d62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8029d64:	d10d      	bne.n	8029d82 <_dtoa_r+0x97a>
 8029d66:	2b39      	cmp	r3, #57	; 0x39
 8029d68:	d029      	beq.n	8029dbe <_dtoa_r+0x9b6>
 8029d6a:	f1ba 0f00 	cmp.w	sl, #0
 8029d6e:	dd01      	ble.n	8029d74 <_dtoa_r+0x96c>
 8029d70:	9b05      	ldr	r3, [sp, #20]
 8029d72:	3331      	adds	r3, #49	; 0x31
 8029d74:	9a02      	ldr	r2, [sp, #8]
 8029d76:	7013      	strb	r3, [r2, #0]
 8029d78:	e775      	b.n	8029c66 <_dtoa_r+0x85e>
 8029d7a:	4638      	mov	r0, r7
 8029d7c:	e7b8      	b.n	8029cf0 <_dtoa_r+0x8e8>
 8029d7e:	2201      	movs	r2, #1
 8029d80:	e7e1      	b.n	8029d46 <_dtoa_r+0x93e>
 8029d82:	f1ba 0f00 	cmp.w	sl, #0
 8029d86:	db06      	blt.n	8029d96 <_dtoa_r+0x98e>
 8029d88:	9906      	ldr	r1, [sp, #24]
 8029d8a:	ea41 0a0a 	orr.w	sl, r1, sl
 8029d8e:	9907      	ldr	r1, [sp, #28]
 8029d90:	ea5a 0a01 	orrs.w	sl, sl, r1
 8029d94:	d120      	bne.n	8029dd8 <_dtoa_r+0x9d0>
 8029d96:	2a00      	cmp	r2, #0
 8029d98:	ddec      	ble.n	8029d74 <_dtoa_r+0x96c>
 8029d9a:	4629      	mov	r1, r5
 8029d9c:	2201      	movs	r2, #1
 8029d9e:	4630      	mov	r0, r6
 8029da0:	9304      	str	r3, [sp, #16]
 8029da2:	f000 fbad 	bl	802a500 <__lshift>
 8029da6:	4621      	mov	r1, r4
 8029da8:	4605      	mov	r5, r0
 8029daa:	f000 fc15 	bl	802a5d8 <__mcmp>
 8029dae:	2800      	cmp	r0, #0
 8029db0:	9b04      	ldr	r3, [sp, #16]
 8029db2:	dc02      	bgt.n	8029dba <_dtoa_r+0x9b2>
 8029db4:	d1de      	bne.n	8029d74 <_dtoa_r+0x96c>
 8029db6:	07da      	lsls	r2, r3, #31
 8029db8:	d5dc      	bpl.n	8029d74 <_dtoa_r+0x96c>
 8029dba:	2b39      	cmp	r3, #57	; 0x39
 8029dbc:	d1d8      	bne.n	8029d70 <_dtoa_r+0x968>
 8029dbe:	9a02      	ldr	r2, [sp, #8]
 8029dc0:	2339      	movs	r3, #57	; 0x39
 8029dc2:	7013      	strb	r3, [r2, #0]
 8029dc4:	4643      	mov	r3, r8
 8029dc6:	4698      	mov	r8, r3
 8029dc8:	3b01      	subs	r3, #1
 8029dca:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8029dce:	2a39      	cmp	r2, #57	; 0x39
 8029dd0:	d051      	beq.n	8029e76 <_dtoa_r+0xa6e>
 8029dd2:	3201      	adds	r2, #1
 8029dd4:	701a      	strb	r2, [r3, #0]
 8029dd6:	e746      	b.n	8029c66 <_dtoa_r+0x85e>
 8029dd8:	2a00      	cmp	r2, #0
 8029dda:	dd03      	ble.n	8029de4 <_dtoa_r+0x9dc>
 8029ddc:	2b39      	cmp	r3, #57	; 0x39
 8029dde:	d0ee      	beq.n	8029dbe <_dtoa_r+0x9b6>
 8029de0:	3301      	adds	r3, #1
 8029de2:	e7c7      	b.n	8029d74 <_dtoa_r+0x96c>
 8029de4:	9a04      	ldr	r2, [sp, #16]
 8029de6:	9908      	ldr	r1, [sp, #32]
 8029de8:	f802 3c01 	strb.w	r3, [r2, #-1]
 8029dec:	428a      	cmp	r2, r1
 8029dee:	d02b      	beq.n	8029e48 <_dtoa_r+0xa40>
 8029df0:	4629      	mov	r1, r5
 8029df2:	2300      	movs	r3, #0
 8029df4:	220a      	movs	r2, #10
 8029df6:	4630      	mov	r0, r6
 8029df8:	f000 f9d4 	bl	802a1a4 <__multadd>
 8029dfc:	45b9      	cmp	r9, r7
 8029dfe:	4605      	mov	r5, r0
 8029e00:	f04f 0300 	mov.w	r3, #0
 8029e04:	f04f 020a 	mov.w	r2, #10
 8029e08:	4649      	mov	r1, r9
 8029e0a:	4630      	mov	r0, r6
 8029e0c:	d107      	bne.n	8029e1e <_dtoa_r+0xa16>
 8029e0e:	f000 f9c9 	bl	802a1a4 <__multadd>
 8029e12:	4681      	mov	r9, r0
 8029e14:	4607      	mov	r7, r0
 8029e16:	9b04      	ldr	r3, [sp, #16]
 8029e18:	3301      	adds	r3, #1
 8029e1a:	9304      	str	r3, [sp, #16]
 8029e1c:	e774      	b.n	8029d08 <_dtoa_r+0x900>
 8029e1e:	f000 f9c1 	bl	802a1a4 <__multadd>
 8029e22:	4639      	mov	r1, r7
 8029e24:	4681      	mov	r9, r0
 8029e26:	2300      	movs	r3, #0
 8029e28:	220a      	movs	r2, #10
 8029e2a:	4630      	mov	r0, r6
 8029e2c:	f000 f9ba 	bl	802a1a4 <__multadd>
 8029e30:	4607      	mov	r7, r0
 8029e32:	e7f0      	b.n	8029e16 <_dtoa_r+0xa0e>
 8029e34:	f1ba 0f00 	cmp.w	sl, #0
 8029e38:	9a01      	ldr	r2, [sp, #4]
 8029e3a:	bfcc      	ite	gt
 8029e3c:	46d0      	movgt	r8, sl
 8029e3e:	f04f 0801 	movle.w	r8, #1
 8029e42:	4490      	add	r8, r2
 8029e44:	f04f 0900 	mov.w	r9, #0
 8029e48:	4629      	mov	r1, r5
 8029e4a:	2201      	movs	r2, #1
 8029e4c:	4630      	mov	r0, r6
 8029e4e:	9302      	str	r3, [sp, #8]
 8029e50:	f000 fb56 	bl	802a500 <__lshift>
 8029e54:	4621      	mov	r1, r4
 8029e56:	4605      	mov	r5, r0
 8029e58:	f000 fbbe 	bl	802a5d8 <__mcmp>
 8029e5c:	2800      	cmp	r0, #0
 8029e5e:	dcb1      	bgt.n	8029dc4 <_dtoa_r+0x9bc>
 8029e60:	d102      	bne.n	8029e68 <_dtoa_r+0xa60>
 8029e62:	9b02      	ldr	r3, [sp, #8]
 8029e64:	07db      	lsls	r3, r3, #31
 8029e66:	d4ad      	bmi.n	8029dc4 <_dtoa_r+0x9bc>
 8029e68:	4643      	mov	r3, r8
 8029e6a:	4698      	mov	r8, r3
 8029e6c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8029e70:	2a30      	cmp	r2, #48	; 0x30
 8029e72:	d0fa      	beq.n	8029e6a <_dtoa_r+0xa62>
 8029e74:	e6f7      	b.n	8029c66 <_dtoa_r+0x85e>
 8029e76:	9a01      	ldr	r2, [sp, #4]
 8029e78:	429a      	cmp	r2, r3
 8029e7a:	d1a4      	bne.n	8029dc6 <_dtoa_r+0x9be>
 8029e7c:	f10b 0b01 	add.w	fp, fp, #1
 8029e80:	2331      	movs	r3, #49	; 0x31
 8029e82:	e778      	b.n	8029d76 <_dtoa_r+0x96e>
 8029e84:	4b14      	ldr	r3, [pc, #80]	; (8029ed8 <_dtoa_r+0xad0>)
 8029e86:	f7ff bb2a 	b.w	80294de <_dtoa_r+0xd6>
 8029e8a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8029e8c:	2b00      	cmp	r3, #0
 8029e8e:	f47f ab05 	bne.w	802949c <_dtoa_r+0x94>
 8029e92:	4b12      	ldr	r3, [pc, #72]	; (8029edc <_dtoa_r+0xad4>)
 8029e94:	f7ff bb23 	b.w	80294de <_dtoa_r+0xd6>
 8029e98:	f1ba 0f00 	cmp.w	sl, #0
 8029e9c:	dc03      	bgt.n	8029ea6 <_dtoa_r+0xa9e>
 8029e9e:	9b06      	ldr	r3, [sp, #24]
 8029ea0:	2b02      	cmp	r3, #2
 8029ea2:	f73f aec8 	bgt.w	8029c36 <_dtoa_r+0x82e>
 8029ea6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8029eaa:	4621      	mov	r1, r4
 8029eac:	4628      	mov	r0, r5
 8029eae:	f7ff fa20 	bl	80292f2 <quorem>
 8029eb2:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8029eb6:	f808 3b01 	strb.w	r3, [r8], #1
 8029eba:	9a01      	ldr	r2, [sp, #4]
 8029ebc:	eba8 0202 	sub.w	r2, r8, r2
 8029ec0:	4592      	cmp	sl, r2
 8029ec2:	ddb7      	ble.n	8029e34 <_dtoa_r+0xa2c>
 8029ec4:	4629      	mov	r1, r5
 8029ec6:	2300      	movs	r3, #0
 8029ec8:	220a      	movs	r2, #10
 8029eca:	4630      	mov	r0, r6
 8029ecc:	f000 f96a 	bl	802a1a4 <__multadd>
 8029ed0:	4605      	mov	r5, r0
 8029ed2:	e7ea      	b.n	8029eaa <_dtoa_r+0xaa2>
 8029ed4:	0802e3d4 	.word	0x0802e3d4
 8029ed8:	0802e334 	.word	0x0802e334
 8029edc:	0802e358 	.word	0x0802e358

08029ee0 <_free_r>:
 8029ee0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8029ee2:	2900      	cmp	r1, #0
 8029ee4:	d044      	beq.n	8029f70 <_free_r+0x90>
 8029ee6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8029eea:	9001      	str	r0, [sp, #4]
 8029eec:	2b00      	cmp	r3, #0
 8029eee:	f1a1 0404 	sub.w	r4, r1, #4
 8029ef2:	bfb8      	it	lt
 8029ef4:	18e4      	addlt	r4, r4, r3
 8029ef6:	f000 f8e7 	bl	802a0c8 <__malloc_lock>
 8029efa:	4a1e      	ldr	r2, [pc, #120]	; (8029f74 <_free_r+0x94>)
 8029efc:	9801      	ldr	r0, [sp, #4]
 8029efe:	6813      	ldr	r3, [r2, #0]
 8029f00:	b933      	cbnz	r3, 8029f10 <_free_r+0x30>
 8029f02:	6063      	str	r3, [r4, #4]
 8029f04:	6014      	str	r4, [r2, #0]
 8029f06:	b003      	add	sp, #12
 8029f08:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8029f0c:	f000 b8e2 	b.w	802a0d4 <__malloc_unlock>
 8029f10:	42a3      	cmp	r3, r4
 8029f12:	d908      	bls.n	8029f26 <_free_r+0x46>
 8029f14:	6825      	ldr	r5, [r4, #0]
 8029f16:	1961      	adds	r1, r4, r5
 8029f18:	428b      	cmp	r3, r1
 8029f1a:	bf01      	itttt	eq
 8029f1c:	6819      	ldreq	r1, [r3, #0]
 8029f1e:	685b      	ldreq	r3, [r3, #4]
 8029f20:	1949      	addeq	r1, r1, r5
 8029f22:	6021      	streq	r1, [r4, #0]
 8029f24:	e7ed      	b.n	8029f02 <_free_r+0x22>
 8029f26:	461a      	mov	r2, r3
 8029f28:	685b      	ldr	r3, [r3, #4]
 8029f2a:	b10b      	cbz	r3, 8029f30 <_free_r+0x50>
 8029f2c:	42a3      	cmp	r3, r4
 8029f2e:	d9fa      	bls.n	8029f26 <_free_r+0x46>
 8029f30:	6811      	ldr	r1, [r2, #0]
 8029f32:	1855      	adds	r5, r2, r1
 8029f34:	42a5      	cmp	r5, r4
 8029f36:	d10b      	bne.n	8029f50 <_free_r+0x70>
 8029f38:	6824      	ldr	r4, [r4, #0]
 8029f3a:	4421      	add	r1, r4
 8029f3c:	1854      	adds	r4, r2, r1
 8029f3e:	42a3      	cmp	r3, r4
 8029f40:	6011      	str	r1, [r2, #0]
 8029f42:	d1e0      	bne.n	8029f06 <_free_r+0x26>
 8029f44:	681c      	ldr	r4, [r3, #0]
 8029f46:	685b      	ldr	r3, [r3, #4]
 8029f48:	6053      	str	r3, [r2, #4]
 8029f4a:	440c      	add	r4, r1
 8029f4c:	6014      	str	r4, [r2, #0]
 8029f4e:	e7da      	b.n	8029f06 <_free_r+0x26>
 8029f50:	d902      	bls.n	8029f58 <_free_r+0x78>
 8029f52:	230c      	movs	r3, #12
 8029f54:	6003      	str	r3, [r0, #0]
 8029f56:	e7d6      	b.n	8029f06 <_free_r+0x26>
 8029f58:	6825      	ldr	r5, [r4, #0]
 8029f5a:	1961      	adds	r1, r4, r5
 8029f5c:	428b      	cmp	r3, r1
 8029f5e:	bf04      	itt	eq
 8029f60:	6819      	ldreq	r1, [r3, #0]
 8029f62:	685b      	ldreq	r3, [r3, #4]
 8029f64:	6063      	str	r3, [r4, #4]
 8029f66:	bf04      	itt	eq
 8029f68:	1949      	addeq	r1, r1, r5
 8029f6a:	6021      	streq	r1, [r4, #0]
 8029f6c:	6054      	str	r4, [r2, #4]
 8029f6e:	e7ca      	b.n	8029f06 <_free_r+0x26>
 8029f70:	b003      	add	sp, #12
 8029f72:	bd30      	pop	{r4, r5, pc}
 8029f74:	240408a4 	.word	0x240408a4

08029f78 <malloc>:
 8029f78:	4b02      	ldr	r3, [pc, #8]	; (8029f84 <malloc+0xc>)
 8029f7a:	4601      	mov	r1, r0
 8029f7c:	6818      	ldr	r0, [r3, #0]
 8029f7e:	f000 b823 	b.w	8029fc8 <_malloc_r>
 8029f82:	bf00      	nop
 8029f84:	24000838 	.word	0x24000838

08029f88 <sbrk_aligned>:
 8029f88:	b570      	push	{r4, r5, r6, lr}
 8029f8a:	4e0e      	ldr	r6, [pc, #56]	; (8029fc4 <sbrk_aligned+0x3c>)
 8029f8c:	460c      	mov	r4, r1
 8029f8e:	6831      	ldr	r1, [r6, #0]
 8029f90:	4605      	mov	r5, r0
 8029f92:	b911      	cbnz	r1, 8029f9a <sbrk_aligned+0x12>
 8029f94:	f000 ffee 	bl	802af74 <_sbrk_r>
 8029f98:	6030      	str	r0, [r6, #0]
 8029f9a:	4621      	mov	r1, r4
 8029f9c:	4628      	mov	r0, r5
 8029f9e:	f000 ffe9 	bl	802af74 <_sbrk_r>
 8029fa2:	1c43      	adds	r3, r0, #1
 8029fa4:	d00a      	beq.n	8029fbc <sbrk_aligned+0x34>
 8029fa6:	1cc4      	adds	r4, r0, #3
 8029fa8:	f024 0403 	bic.w	r4, r4, #3
 8029fac:	42a0      	cmp	r0, r4
 8029fae:	d007      	beq.n	8029fc0 <sbrk_aligned+0x38>
 8029fb0:	1a21      	subs	r1, r4, r0
 8029fb2:	4628      	mov	r0, r5
 8029fb4:	f000 ffde 	bl	802af74 <_sbrk_r>
 8029fb8:	3001      	adds	r0, #1
 8029fba:	d101      	bne.n	8029fc0 <sbrk_aligned+0x38>
 8029fbc:	f04f 34ff 	mov.w	r4, #4294967295
 8029fc0:	4620      	mov	r0, r4
 8029fc2:	bd70      	pop	{r4, r5, r6, pc}
 8029fc4:	240408a8 	.word	0x240408a8

08029fc8 <_malloc_r>:
 8029fc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8029fcc:	1ccd      	adds	r5, r1, #3
 8029fce:	f025 0503 	bic.w	r5, r5, #3
 8029fd2:	3508      	adds	r5, #8
 8029fd4:	2d0c      	cmp	r5, #12
 8029fd6:	bf38      	it	cc
 8029fd8:	250c      	movcc	r5, #12
 8029fda:	2d00      	cmp	r5, #0
 8029fdc:	4607      	mov	r7, r0
 8029fde:	db01      	blt.n	8029fe4 <_malloc_r+0x1c>
 8029fe0:	42a9      	cmp	r1, r5
 8029fe2:	d905      	bls.n	8029ff0 <_malloc_r+0x28>
 8029fe4:	230c      	movs	r3, #12
 8029fe6:	603b      	str	r3, [r7, #0]
 8029fe8:	2600      	movs	r6, #0
 8029fea:	4630      	mov	r0, r6
 8029fec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8029ff0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 802a0c4 <_malloc_r+0xfc>
 8029ff4:	f000 f868 	bl	802a0c8 <__malloc_lock>
 8029ff8:	f8d8 3000 	ldr.w	r3, [r8]
 8029ffc:	461c      	mov	r4, r3
 8029ffe:	bb5c      	cbnz	r4, 802a058 <_malloc_r+0x90>
 802a000:	4629      	mov	r1, r5
 802a002:	4638      	mov	r0, r7
 802a004:	f7ff ffc0 	bl	8029f88 <sbrk_aligned>
 802a008:	1c43      	adds	r3, r0, #1
 802a00a:	4604      	mov	r4, r0
 802a00c:	d155      	bne.n	802a0ba <_malloc_r+0xf2>
 802a00e:	f8d8 4000 	ldr.w	r4, [r8]
 802a012:	4626      	mov	r6, r4
 802a014:	2e00      	cmp	r6, #0
 802a016:	d145      	bne.n	802a0a4 <_malloc_r+0xdc>
 802a018:	2c00      	cmp	r4, #0
 802a01a:	d048      	beq.n	802a0ae <_malloc_r+0xe6>
 802a01c:	6823      	ldr	r3, [r4, #0]
 802a01e:	4631      	mov	r1, r6
 802a020:	4638      	mov	r0, r7
 802a022:	eb04 0903 	add.w	r9, r4, r3
 802a026:	f000 ffa5 	bl	802af74 <_sbrk_r>
 802a02a:	4581      	cmp	r9, r0
 802a02c:	d13f      	bne.n	802a0ae <_malloc_r+0xe6>
 802a02e:	6821      	ldr	r1, [r4, #0]
 802a030:	1a6d      	subs	r5, r5, r1
 802a032:	4629      	mov	r1, r5
 802a034:	4638      	mov	r0, r7
 802a036:	f7ff ffa7 	bl	8029f88 <sbrk_aligned>
 802a03a:	3001      	adds	r0, #1
 802a03c:	d037      	beq.n	802a0ae <_malloc_r+0xe6>
 802a03e:	6823      	ldr	r3, [r4, #0]
 802a040:	442b      	add	r3, r5
 802a042:	6023      	str	r3, [r4, #0]
 802a044:	f8d8 3000 	ldr.w	r3, [r8]
 802a048:	2b00      	cmp	r3, #0
 802a04a:	d038      	beq.n	802a0be <_malloc_r+0xf6>
 802a04c:	685a      	ldr	r2, [r3, #4]
 802a04e:	42a2      	cmp	r2, r4
 802a050:	d12b      	bne.n	802a0aa <_malloc_r+0xe2>
 802a052:	2200      	movs	r2, #0
 802a054:	605a      	str	r2, [r3, #4]
 802a056:	e00f      	b.n	802a078 <_malloc_r+0xb0>
 802a058:	6822      	ldr	r2, [r4, #0]
 802a05a:	1b52      	subs	r2, r2, r5
 802a05c:	d41f      	bmi.n	802a09e <_malloc_r+0xd6>
 802a05e:	2a0b      	cmp	r2, #11
 802a060:	d917      	bls.n	802a092 <_malloc_r+0xca>
 802a062:	1961      	adds	r1, r4, r5
 802a064:	42a3      	cmp	r3, r4
 802a066:	6025      	str	r5, [r4, #0]
 802a068:	bf18      	it	ne
 802a06a:	6059      	strne	r1, [r3, #4]
 802a06c:	6863      	ldr	r3, [r4, #4]
 802a06e:	bf08      	it	eq
 802a070:	f8c8 1000 	streq.w	r1, [r8]
 802a074:	5162      	str	r2, [r4, r5]
 802a076:	604b      	str	r3, [r1, #4]
 802a078:	4638      	mov	r0, r7
 802a07a:	f104 060b 	add.w	r6, r4, #11
 802a07e:	f000 f829 	bl	802a0d4 <__malloc_unlock>
 802a082:	f026 0607 	bic.w	r6, r6, #7
 802a086:	1d23      	adds	r3, r4, #4
 802a088:	1af2      	subs	r2, r6, r3
 802a08a:	d0ae      	beq.n	8029fea <_malloc_r+0x22>
 802a08c:	1b9b      	subs	r3, r3, r6
 802a08e:	50a3      	str	r3, [r4, r2]
 802a090:	e7ab      	b.n	8029fea <_malloc_r+0x22>
 802a092:	42a3      	cmp	r3, r4
 802a094:	6862      	ldr	r2, [r4, #4]
 802a096:	d1dd      	bne.n	802a054 <_malloc_r+0x8c>
 802a098:	f8c8 2000 	str.w	r2, [r8]
 802a09c:	e7ec      	b.n	802a078 <_malloc_r+0xb0>
 802a09e:	4623      	mov	r3, r4
 802a0a0:	6864      	ldr	r4, [r4, #4]
 802a0a2:	e7ac      	b.n	8029ffe <_malloc_r+0x36>
 802a0a4:	4634      	mov	r4, r6
 802a0a6:	6876      	ldr	r6, [r6, #4]
 802a0a8:	e7b4      	b.n	802a014 <_malloc_r+0x4c>
 802a0aa:	4613      	mov	r3, r2
 802a0ac:	e7cc      	b.n	802a048 <_malloc_r+0x80>
 802a0ae:	230c      	movs	r3, #12
 802a0b0:	603b      	str	r3, [r7, #0]
 802a0b2:	4638      	mov	r0, r7
 802a0b4:	f000 f80e 	bl	802a0d4 <__malloc_unlock>
 802a0b8:	e797      	b.n	8029fea <_malloc_r+0x22>
 802a0ba:	6025      	str	r5, [r4, #0]
 802a0bc:	e7dc      	b.n	802a078 <_malloc_r+0xb0>
 802a0be:	605b      	str	r3, [r3, #4]
 802a0c0:	deff      	udf	#255	; 0xff
 802a0c2:	bf00      	nop
 802a0c4:	240408a4 	.word	0x240408a4

0802a0c8 <__malloc_lock>:
 802a0c8:	4801      	ldr	r0, [pc, #4]	; (802a0d0 <__malloc_lock+0x8>)
 802a0ca:	f7ff b8fa 	b.w	80292c2 <__retarget_lock_acquire_recursive>
 802a0ce:	bf00      	nop
 802a0d0:	240408a0 	.word	0x240408a0

0802a0d4 <__malloc_unlock>:
 802a0d4:	4801      	ldr	r0, [pc, #4]	; (802a0dc <__malloc_unlock+0x8>)
 802a0d6:	f7ff b8f5 	b.w	80292c4 <__retarget_lock_release_recursive>
 802a0da:	bf00      	nop
 802a0dc:	240408a0 	.word	0x240408a0

0802a0e0 <_Balloc>:
 802a0e0:	b570      	push	{r4, r5, r6, lr}
 802a0e2:	69c6      	ldr	r6, [r0, #28]
 802a0e4:	4604      	mov	r4, r0
 802a0e6:	460d      	mov	r5, r1
 802a0e8:	b976      	cbnz	r6, 802a108 <_Balloc+0x28>
 802a0ea:	2010      	movs	r0, #16
 802a0ec:	f7ff ff44 	bl	8029f78 <malloc>
 802a0f0:	4602      	mov	r2, r0
 802a0f2:	61e0      	str	r0, [r4, #28]
 802a0f4:	b920      	cbnz	r0, 802a100 <_Balloc+0x20>
 802a0f6:	4b18      	ldr	r3, [pc, #96]	; (802a158 <_Balloc+0x78>)
 802a0f8:	4818      	ldr	r0, [pc, #96]	; (802a15c <_Balloc+0x7c>)
 802a0fa:	216b      	movs	r1, #107	; 0x6b
 802a0fc:	f000 ff4a 	bl	802af94 <__assert_func>
 802a100:	e9c0 6601 	strd	r6, r6, [r0, #4]
 802a104:	6006      	str	r6, [r0, #0]
 802a106:	60c6      	str	r6, [r0, #12]
 802a108:	69e6      	ldr	r6, [r4, #28]
 802a10a:	68f3      	ldr	r3, [r6, #12]
 802a10c:	b183      	cbz	r3, 802a130 <_Balloc+0x50>
 802a10e:	69e3      	ldr	r3, [r4, #28]
 802a110:	68db      	ldr	r3, [r3, #12]
 802a112:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 802a116:	b9b8      	cbnz	r0, 802a148 <_Balloc+0x68>
 802a118:	2101      	movs	r1, #1
 802a11a:	fa01 f605 	lsl.w	r6, r1, r5
 802a11e:	1d72      	adds	r2, r6, #5
 802a120:	0092      	lsls	r2, r2, #2
 802a122:	4620      	mov	r0, r4
 802a124:	f000 ff54 	bl	802afd0 <_calloc_r>
 802a128:	b160      	cbz	r0, 802a144 <_Balloc+0x64>
 802a12a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 802a12e:	e00e      	b.n	802a14e <_Balloc+0x6e>
 802a130:	2221      	movs	r2, #33	; 0x21
 802a132:	2104      	movs	r1, #4
 802a134:	4620      	mov	r0, r4
 802a136:	f000 ff4b 	bl	802afd0 <_calloc_r>
 802a13a:	69e3      	ldr	r3, [r4, #28]
 802a13c:	60f0      	str	r0, [r6, #12]
 802a13e:	68db      	ldr	r3, [r3, #12]
 802a140:	2b00      	cmp	r3, #0
 802a142:	d1e4      	bne.n	802a10e <_Balloc+0x2e>
 802a144:	2000      	movs	r0, #0
 802a146:	bd70      	pop	{r4, r5, r6, pc}
 802a148:	6802      	ldr	r2, [r0, #0]
 802a14a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 802a14e:	2300      	movs	r3, #0
 802a150:	e9c0 3303 	strd	r3, r3, [r0, #12]
 802a154:	e7f7      	b.n	802a146 <_Balloc+0x66>
 802a156:	bf00      	nop
 802a158:	0802e365 	.word	0x0802e365
 802a15c:	0802e3e5 	.word	0x0802e3e5

0802a160 <_Bfree>:
 802a160:	b570      	push	{r4, r5, r6, lr}
 802a162:	69c6      	ldr	r6, [r0, #28]
 802a164:	4605      	mov	r5, r0
 802a166:	460c      	mov	r4, r1
 802a168:	b976      	cbnz	r6, 802a188 <_Bfree+0x28>
 802a16a:	2010      	movs	r0, #16
 802a16c:	f7ff ff04 	bl	8029f78 <malloc>
 802a170:	4602      	mov	r2, r0
 802a172:	61e8      	str	r0, [r5, #28]
 802a174:	b920      	cbnz	r0, 802a180 <_Bfree+0x20>
 802a176:	4b09      	ldr	r3, [pc, #36]	; (802a19c <_Bfree+0x3c>)
 802a178:	4809      	ldr	r0, [pc, #36]	; (802a1a0 <_Bfree+0x40>)
 802a17a:	218f      	movs	r1, #143	; 0x8f
 802a17c:	f000 ff0a 	bl	802af94 <__assert_func>
 802a180:	e9c0 6601 	strd	r6, r6, [r0, #4]
 802a184:	6006      	str	r6, [r0, #0]
 802a186:	60c6      	str	r6, [r0, #12]
 802a188:	b13c      	cbz	r4, 802a19a <_Bfree+0x3a>
 802a18a:	69eb      	ldr	r3, [r5, #28]
 802a18c:	6862      	ldr	r2, [r4, #4]
 802a18e:	68db      	ldr	r3, [r3, #12]
 802a190:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 802a194:	6021      	str	r1, [r4, #0]
 802a196:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 802a19a:	bd70      	pop	{r4, r5, r6, pc}
 802a19c:	0802e365 	.word	0x0802e365
 802a1a0:	0802e3e5 	.word	0x0802e3e5

0802a1a4 <__multadd>:
 802a1a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802a1a8:	690d      	ldr	r5, [r1, #16]
 802a1aa:	4607      	mov	r7, r0
 802a1ac:	460c      	mov	r4, r1
 802a1ae:	461e      	mov	r6, r3
 802a1b0:	f101 0c14 	add.w	ip, r1, #20
 802a1b4:	2000      	movs	r0, #0
 802a1b6:	f8dc 3000 	ldr.w	r3, [ip]
 802a1ba:	b299      	uxth	r1, r3
 802a1bc:	fb02 6101 	mla	r1, r2, r1, r6
 802a1c0:	0c1e      	lsrs	r6, r3, #16
 802a1c2:	0c0b      	lsrs	r3, r1, #16
 802a1c4:	fb02 3306 	mla	r3, r2, r6, r3
 802a1c8:	b289      	uxth	r1, r1
 802a1ca:	3001      	adds	r0, #1
 802a1cc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 802a1d0:	4285      	cmp	r5, r0
 802a1d2:	f84c 1b04 	str.w	r1, [ip], #4
 802a1d6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 802a1da:	dcec      	bgt.n	802a1b6 <__multadd+0x12>
 802a1dc:	b30e      	cbz	r6, 802a222 <__multadd+0x7e>
 802a1de:	68a3      	ldr	r3, [r4, #8]
 802a1e0:	42ab      	cmp	r3, r5
 802a1e2:	dc19      	bgt.n	802a218 <__multadd+0x74>
 802a1e4:	6861      	ldr	r1, [r4, #4]
 802a1e6:	4638      	mov	r0, r7
 802a1e8:	3101      	adds	r1, #1
 802a1ea:	f7ff ff79 	bl	802a0e0 <_Balloc>
 802a1ee:	4680      	mov	r8, r0
 802a1f0:	b928      	cbnz	r0, 802a1fe <__multadd+0x5a>
 802a1f2:	4602      	mov	r2, r0
 802a1f4:	4b0c      	ldr	r3, [pc, #48]	; (802a228 <__multadd+0x84>)
 802a1f6:	480d      	ldr	r0, [pc, #52]	; (802a22c <__multadd+0x88>)
 802a1f8:	21ba      	movs	r1, #186	; 0xba
 802a1fa:	f000 fecb 	bl	802af94 <__assert_func>
 802a1fe:	6922      	ldr	r2, [r4, #16]
 802a200:	3202      	adds	r2, #2
 802a202:	f104 010c 	add.w	r1, r4, #12
 802a206:	0092      	lsls	r2, r2, #2
 802a208:	300c      	adds	r0, #12
 802a20a:	f7ff f864 	bl	80292d6 <memcpy>
 802a20e:	4621      	mov	r1, r4
 802a210:	4638      	mov	r0, r7
 802a212:	f7ff ffa5 	bl	802a160 <_Bfree>
 802a216:	4644      	mov	r4, r8
 802a218:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 802a21c:	3501      	adds	r5, #1
 802a21e:	615e      	str	r6, [r3, #20]
 802a220:	6125      	str	r5, [r4, #16]
 802a222:	4620      	mov	r0, r4
 802a224:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802a228:	0802e3d4 	.word	0x0802e3d4
 802a22c:	0802e3e5 	.word	0x0802e3e5

0802a230 <__hi0bits>:
 802a230:	0c03      	lsrs	r3, r0, #16
 802a232:	041b      	lsls	r3, r3, #16
 802a234:	b9d3      	cbnz	r3, 802a26c <__hi0bits+0x3c>
 802a236:	0400      	lsls	r0, r0, #16
 802a238:	2310      	movs	r3, #16
 802a23a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 802a23e:	bf04      	itt	eq
 802a240:	0200      	lsleq	r0, r0, #8
 802a242:	3308      	addeq	r3, #8
 802a244:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 802a248:	bf04      	itt	eq
 802a24a:	0100      	lsleq	r0, r0, #4
 802a24c:	3304      	addeq	r3, #4
 802a24e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 802a252:	bf04      	itt	eq
 802a254:	0080      	lsleq	r0, r0, #2
 802a256:	3302      	addeq	r3, #2
 802a258:	2800      	cmp	r0, #0
 802a25a:	db05      	blt.n	802a268 <__hi0bits+0x38>
 802a25c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 802a260:	f103 0301 	add.w	r3, r3, #1
 802a264:	bf08      	it	eq
 802a266:	2320      	moveq	r3, #32
 802a268:	4618      	mov	r0, r3
 802a26a:	4770      	bx	lr
 802a26c:	2300      	movs	r3, #0
 802a26e:	e7e4      	b.n	802a23a <__hi0bits+0xa>

0802a270 <__lo0bits>:
 802a270:	6803      	ldr	r3, [r0, #0]
 802a272:	f013 0207 	ands.w	r2, r3, #7
 802a276:	d00c      	beq.n	802a292 <__lo0bits+0x22>
 802a278:	07d9      	lsls	r1, r3, #31
 802a27a:	d422      	bmi.n	802a2c2 <__lo0bits+0x52>
 802a27c:	079a      	lsls	r2, r3, #30
 802a27e:	bf49      	itett	mi
 802a280:	085b      	lsrmi	r3, r3, #1
 802a282:	089b      	lsrpl	r3, r3, #2
 802a284:	6003      	strmi	r3, [r0, #0]
 802a286:	2201      	movmi	r2, #1
 802a288:	bf5c      	itt	pl
 802a28a:	6003      	strpl	r3, [r0, #0]
 802a28c:	2202      	movpl	r2, #2
 802a28e:	4610      	mov	r0, r2
 802a290:	4770      	bx	lr
 802a292:	b299      	uxth	r1, r3
 802a294:	b909      	cbnz	r1, 802a29a <__lo0bits+0x2a>
 802a296:	0c1b      	lsrs	r3, r3, #16
 802a298:	2210      	movs	r2, #16
 802a29a:	b2d9      	uxtb	r1, r3
 802a29c:	b909      	cbnz	r1, 802a2a2 <__lo0bits+0x32>
 802a29e:	3208      	adds	r2, #8
 802a2a0:	0a1b      	lsrs	r3, r3, #8
 802a2a2:	0719      	lsls	r1, r3, #28
 802a2a4:	bf04      	itt	eq
 802a2a6:	091b      	lsreq	r3, r3, #4
 802a2a8:	3204      	addeq	r2, #4
 802a2aa:	0799      	lsls	r1, r3, #30
 802a2ac:	bf04      	itt	eq
 802a2ae:	089b      	lsreq	r3, r3, #2
 802a2b0:	3202      	addeq	r2, #2
 802a2b2:	07d9      	lsls	r1, r3, #31
 802a2b4:	d403      	bmi.n	802a2be <__lo0bits+0x4e>
 802a2b6:	085b      	lsrs	r3, r3, #1
 802a2b8:	f102 0201 	add.w	r2, r2, #1
 802a2bc:	d003      	beq.n	802a2c6 <__lo0bits+0x56>
 802a2be:	6003      	str	r3, [r0, #0]
 802a2c0:	e7e5      	b.n	802a28e <__lo0bits+0x1e>
 802a2c2:	2200      	movs	r2, #0
 802a2c4:	e7e3      	b.n	802a28e <__lo0bits+0x1e>
 802a2c6:	2220      	movs	r2, #32
 802a2c8:	e7e1      	b.n	802a28e <__lo0bits+0x1e>
	...

0802a2cc <__i2b>:
 802a2cc:	b510      	push	{r4, lr}
 802a2ce:	460c      	mov	r4, r1
 802a2d0:	2101      	movs	r1, #1
 802a2d2:	f7ff ff05 	bl	802a0e0 <_Balloc>
 802a2d6:	4602      	mov	r2, r0
 802a2d8:	b928      	cbnz	r0, 802a2e6 <__i2b+0x1a>
 802a2da:	4b05      	ldr	r3, [pc, #20]	; (802a2f0 <__i2b+0x24>)
 802a2dc:	4805      	ldr	r0, [pc, #20]	; (802a2f4 <__i2b+0x28>)
 802a2de:	f240 1145 	movw	r1, #325	; 0x145
 802a2e2:	f000 fe57 	bl	802af94 <__assert_func>
 802a2e6:	2301      	movs	r3, #1
 802a2e8:	6144      	str	r4, [r0, #20]
 802a2ea:	6103      	str	r3, [r0, #16]
 802a2ec:	bd10      	pop	{r4, pc}
 802a2ee:	bf00      	nop
 802a2f0:	0802e3d4 	.word	0x0802e3d4
 802a2f4:	0802e3e5 	.word	0x0802e3e5

0802a2f8 <__multiply>:
 802a2f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802a2fc:	4691      	mov	r9, r2
 802a2fe:	690a      	ldr	r2, [r1, #16]
 802a300:	f8d9 3010 	ldr.w	r3, [r9, #16]
 802a304:	429a      	cmp	r2, r3
 802a306:	bfb8      	it	lt
 802a308:	460b      	movlt	r3, r1
 802a30a:	460c      	mov	r4, r1
 802a30c:	bfbc      	itt	lt
 802a30e:	464c      	movlt	r4, r9
 802a310:	4699      	movlt	r9, r3
 802a312:	6927      	ldr	r7, [r4, #16]
 802a314:	f8d9 a010 	ldr.w	sl, [r9, #16]
 802a318:	68a3      	ldr	r3, [r4, #8]
 802a31a:	6861      	ldr	r1, [r4, #4]
 802a31c:	eb07 060a 	add.w	r6, r7, sl
 802a320:	42b3      	cmp	r3, r6
 802a322:	b085      	sub	sp, #20
 802a324:	bfb8      	it	lt
 802a326:	3101      	addlt	r1, #1
 802a328:	f7ff feda 	bl	802a0e0 <_Balloc>
 802a32c:	b930      	cbnz	r0, 802a33c <__multiply+0x44>
 802a32e:	4602      	mov	r2, r0
 802a330:	4b44      	ldr	r3, [pc, #272]	; (802a444 <__multiply+0x14c>)
 802a332:	4845      	ldr	r0, [pc, #276]	; (802a448 <__multiply+0x150>)
 802a334:	f44f 71b1 	mov.w	r1, #354	; 0x162
 802a338:	f000 fe2c 	bl	802af94 <__assert_func>
 802a33c:	f100 0514 	add.w	r5, r0, #20
 802a340:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 802a344:	462b      	mov	r3, r5
 802a346:	2200      	movs	r2, #0
 802a348:	4543      	cmp	r3, r8
 802a34a:	d321      	bcc.n	802a390 <__multiply+0x98>
 802a34c:	f104 0314 	add.w	r3, r4, #20
 802a350:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 802a354:	f109 0314 	add.w	r3, r9, #20
 802a358:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 802a35c:	9202      	str	r2, [sp, #8]
 802a35e:	1b3a      	subs	r2, r7, r4
 802a360:	3a15      	subs	r2, #21
 802a362:	f022 0203 	bic.w	r2, r2, #3
 802a366:	3204      	adds	r2, #4
 802a368:	f104 0115 	add.w	r1, r4, #21
 802a36c:	428f      	cmp	r7, r1
 802a36e:	bf38      	it	cc
 802a370:	2204      	movcc	r2, #4
 802a372:	9201      	str	r2, [sp, #4]
 802a374:	9a02      	ldr	r2, [sp, #8]
 802a376:	9303      	str	r3, [sp, #12]
 802a378:	429a      	cmp	r2, r3
 802a37a:	d80c      	bhi.n	802a396 <__multiply+0x9e>
 802a37c:	2e00      	cmp	r6, #0
 802a37e:	dd03      	ble.n	802a388 <__multiply+0x90>
 802a380:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 802a384:	2b00      	cmp	r3, #0
 802a386:	d05b      	beq.n	802a440 <__multiply+0x148>
 802a388:	6106      	str	r6, [r0, #16]
 802a38a:	b005      	add	sp, #20
 802a38c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802a390:	f843 2b04 	str.w	r2, [r3], #4
 802a394:	e7d8      	b.n	802a348 <__multiply+0x50>
 802a396:	f8b3 a000 	ldrh.w	sl, [r3]
 802a39a:	f1ba 0f00 	cmp.w	sl, #0
 802a39e:	d024      	beq.n	802a3ea <__multiply+0xf2>
 802a3a0:	f104 0e14 	add.w	lr, r4, #20
 802a3a4:	46a9      	mov	r9, r5
 802a3a6:	f04f 0c00 	mov.w	ip, #0
 802a3aa:	f85e 2b04 	ldr.w	r2, [lr], #4
 802a3ae:	f8d9 1000 	ldr.w	r1, [r9]
 802a3b2:	fa1f fb82 	uxth.w	fp, r2
 802a3b6:	b289      	uxth	r1, r1
 802a3b8:	fb0a 110b 	mla	r1, sl, fp, r1
 802a3bc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 802a3c0:	f8d9 2000 	ldr.w	r2, [r9]
 802a3c4:	4461      	add	r1, ip
 802a3c6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 802a3ca:	fb0a c20b 	mla	r2, sl, fp, ip
 802a3ce:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 802a3d2:	b289      	uxth	r1, r1
 802a3d4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 802a3d8:	4577      	cmp	r7, lr
 802a3da:	f849 1b04 	str.w	r1, [r9], #4
 802a3de:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 802a3e2:	d8e2      	bhi.n	802a3aa <__multiply+0xb2>
 802a3e4:	9a01      	ldr	r2, [sp, #4]
 802a3e6:	f845 c002 	str.w	ip, [r5, r2]
 802a3ea:	9a03      	ldr	r2, [sp, #12]
 802a3ec:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 802a3f0:	3304      	adds	r3, #4
 802a3f2:	f1b9 0f00 	cmp.w	r9, #0
 802a3f6:	d021      	beq.n	802a43c <__multiply+0x144>
 802a3f8:	6829      	ldr	r1, [r5, #0]
 802a3fa:	f104 0c14 	add.w	ip, r4, #20
 802a3fe:	46ae      	mov	lr, r5
 802a400:	f04f 0a00 	mov.w	sl, #0
 802a404:	f8bc b000 	ldrh.w	fp, [ip]
 802a408:	f8be 2002 	ldrh.w	r2, [lr, #2]
 802a40c:	fb09 220b 	mla	r2, r9, fp, r2
 802a410:	4452      	add	r2, sl
 802a412:	b289      	uxth	r1, r1
 802a414:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 802a418:	f84e 1b04 	str.w	r1, [lr], #4
 802a41c:	f85c 1b04 	ldr.w	r1, [ip], #4
 802a420:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 802a424:	f8be 1000 	ldrh.w	r1, [lr]
 802a428:	fb09 110a 	mla	r1, r9, sl, r1
 802a42c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 802a430:	4567      	cmp	r7, ip
 802a432:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 802a436:	d8e5      	bhi.n	802a404 <__multiply+0x10c>
 802a438:	9a01      	ldr	r2, [sp, #4]
 802a43a:	50a9      	str	r1, [r5, r2]
 802a43c:	3504      	adds	r5, #4
 802a43e:	e799      	b.n	802a374 <__multiply+0x7c>
 802a440:	3e01      	subs	r6, #1
 802a442:	e79b      	b.n	802a37c <__multiply+0x84>
 802a444:	0802e3d4 	.word	0x0802e3d4
 802a448:	0802e3e5 	.word	0x0802e3e5

0802a44c <__pow5mult>:
 802a44c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802a450:	4615      	mov	r5, r2
 802a452:	f012 0203 	ands.w	r2, r2, #3
 802a456:	4606      	mov	r6, r0
 802a458:	460f      	mov	r7, r1
 802a45a:	d007      	beq.n	802a46c <__pow5mult+0x20>
 802a45c:	4c25      	ldr	r4, [pc, #148]	; (802a4f4 <__pow5mult+0xa8>)
 802a45e:	3a01      	subs	r2, #1
 802a460:	2300      	movs	r3, #0
 802a462:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 802a466:	f7ff fe9d 	bl	802a1a4 <__multadd>
 802a46a:	4607      	mov	r7, r0
 802a46c:	10ad      	asrs	r5, r5, #2
 802a46e:	d03d      	beq.n	802a4ec <__pow5mult+0xa0>
 802a470:	69f4      	ldr	r4, [r6, #28]
 802a472:	b97c      	cbnz	r4, 802a494 <__pow5mult+0x48>
 802a474:	2010      	movs	r0, #16
 802a476:	f7ff fd7f 	bl	8029f78 <malloc>
 802a47a:	4602      	mov	r2, r0
 802a47c:	61f0      	str	r0, [r6, #28]
 802a47e:	b928      	cbnz	r0, 802a48c <__pow5mult+0x40>
 802a480:	4b1d      	ldr	r3, [pc, #116]	; (802a4f8 <__pow5mult+0xac>)
 802a482:	481e      	ldr	r0, [pc, #120]	; (802a4fc <__pow5mult+0xb0>)
 802a484:	f240 11b3 	movw	r1, #435	; 0x1b3
 802a488:	f000 fd84 	bl	802af94 <__assert_func>
 802a48c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 802a490:	6004      	str	r4, [r0, #0]
 802a492:	60c4      	str	r4, [r0, #12]
 802a494:	f8d6 801c 	ldr.w	r8, [r6, #28]
 802a498:	f8d8 4008 	ldr.w	r4, [r8, #8]
 802a49c:	b94c      	cbnz	r4, 802a4b2 <__pow5mult+0x66>
 802a49e:	f240 2171 	movw	r1, #625	; 0x271
 802a4a2:	4630      	mov	r0, r6
 802a4a4:	f7ff ff12 	bl	802a2cc <__i2b>
 802a4a8:	2300      	movs	r3, #0
 802a4aa:	f8c8 0008 	str.w	r0, [r8, #8]
 802a4ae:	4604      	mov	r4, r0
 802a4b0:	6003      	str	r3, [r0, #0]
 802a4b2:	f04f 0900 	mov.w	r9, #0
 802a4b6:	07eb      	lsls	r3, r5, #31
 802a4b8:	d50a      	bpl.n	802a4d0 <__pow5mult+0x84>
 802a4ba:	4639      	mov	r1, r7
 802a4bc:	4622      	mov	r2, r4
 802a4be:	4630      	mov	r0, r6
 802a4c0:	f7ff ff1a 	bl	802a2f8 <__multiply>
 802a4c4:	4639      	mov	r1, r7
 802a4c6:	4680      	mov	r8, r0
 802a4c8:	4630      	mov	r0, r6
 802a4ca:	f7ff fe49 	bl	802a160 <_Bfree>
 802a4ce:	4647      	mov	r7, r8
 802a4d0:	106d      	asrs	r5, r5, #1
 802a4d2:	d00b      	beq.n	802a4ec <__pow5mult+0xa0>
 802a4d4:	6820      	ldr	r0, [r4, #0]
 802a4d6:	b938      	cbnz	r0, 802a4e8 <__pow5mult+0x9c>
 802a4d8:	4622      	mov	r2, r4
 802a4da:	4621      	mov	r1, r4
 802a4dc:	4630      	mov	r0, r6
 802a4de:	f7ff ff0b 	bl	802a2f8 <__multiply>
 802a4e2:	6020      	str	r0, [r4, #0]
 802a4e4:	f8c0 9000 	str.w	r9, [r0]
 802a4e8:	4604      	mov	r4, r0
 802a4ea:	e7e4      	b.n	802a4b6 <__pow5mult+0x6a>
 802a4ec:	4638      	mov	r0, r7
 802a4ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802a4f2:	bf00      	nop
 802a4f4:	0802e530 	.word	0x0802e530
 802a4f8:	0802e365 	.word	0x0802e365
 802a4fc:	0802e3e5 	.word	0x0802e3e5

0802a500 <__lshift>:
 802a500:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802a504:	460c      	mov	r4, r1
 802a506:	6849      	ldr	r1, [r1, #4]
 802a508:	6923      	ldr	r3, [r4, #16]
 802a50a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 802a50e:	68a3      	ldr	r3, [r4, #8]
 802a510:	4607      	mov	r7, r0
 802a512:	4691      	mov	r9, r2
 802a514:	ea4f 1a62 	mov.w	sl, r2, asr #5
 802a518:	f108 0601 	add.w	r6, r8, #1
 802a51c:	42b3      	cmp	r3, r6
 802a51e:	db0b      	blt.n	802a538 <__lshift+0x38>
 802a520:	4638      	mov	r0, r7
 802a522:	f7ff fddd 	bl	802a0e0 <_Balloc>
 802a526:	4605      	mov	r5, r0
 802a528:	b948      	cbnz	r0, 802a53e <__lshift+0x3e>
 802a52a:	4602      	mov	r2, r0
 802a52c:	4b28      	ldr	r3, [pc, #160]	; (802a5d0 <__lshift+0xd0>)
 802a52e:	4829      	ldr	r0, [pc, #164]	; (802a5d4 <__lshift+0xd4>)
 802a530:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 802a534:	f000 fd2e 	bl	802af94 <__assert_func>
 802a538:	3101      	adds	r1, #1
 802a53a:	005b      	lsls	r3, r3, #1
 802a53c:	e7ee      	b.n	802a51c <__lshift+0x1c>
 802a53e:	2300      	movs	r3, #0
 802a540:	f100 0114 	add.w	r1, r0, #20
 802a544:	f100 0210 	add.w	r2, r0, #16
 802a548:	4618      	mov	r0, r3
 802a54a:	4553      	cmp	r3, sl
 802a54c:	db33      	blt.n	802a5b6 <__lshift+0xb6>
 802a54e:	6920      	ldr	r0, [r4, #16]
 802a550:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 802a554:	f104 0314 	add.w	r3, r4, #20
 802a558:	f019 091f 	ands.w	r9, r9, #31
 802a55c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 802a560:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 802a564:	d02b      	beq.n	802a5be <__lshift+0xbe>
 802a566:	f1c9 0e20 	rsb	lr, r9, #32
 802a56a:	468a      	mov	sl, r1
 802a56c:	2200      	movs	r2, #0
 802a56e:	6818      	ldr	r0, [r3, #0]
 802a570:	fa00 f009 	lsl.w	r0, r0, r9
 802a574:	4310      	orrs	r0, r2
 802a576:	f84a 0b04 	str.w	r0, [sl], #4
 802a57a:	f853 2b04 	ldr.w	r2, [r3], #4
 802a57e:	459c      	cmp	ip, r3
 802a580:	fa22 f20e 	lsr.w	r2, r2, lr
 802a584:	d8f3      	bhi.n	802a56e <__lshift+0x6e>
 802a586:	ebac 0304 	sub.w	r3, ip, r4
 802a58a:	3b15      	subs	r3, #21
 802a58c:	f023 0303 	bic.w	r3, r3, #3
 802a590:	3304      	adds	r3, #4
 802a592:	f104 0015 	add.w	r0, r4, #21
 802a596:	4584      	cmp	ip, r0
 802a598:	bf38      	it	cc
 802a59a:	2304      	movcc	r3, #4
 802a59c:	50ca      	str	r2, [r1, r3]
 802a59e:	b10a      	cbz	r2, 802a5a4 <__lshift+0xa4>
 802a5a0:	f108 0602 	add.w	r6, r8, #2
 802a5a4:	3e01      	subs	r6, #1
 802a5a6:	4638      	mov	r0, r7
 802a5a8:	612e      	str	r6, [r5, #16]
 802a5aa:	4621      	mov	r1, r4
 802a5ac:	f7ff fdd8 	bl	802a160 <_Bfree>
 802a5b0:	4628      	mov	r0, r5
 802a5b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802a5b6:	f842 0f04 	str.w	r0, [r2, #4]!
 802a5ba:	3301      	adds	r3, #1
 802a5bc:	e7c5      	b.n	802a54a <__lshift+0x4a>
 802a5be:	3904      	subs	r1, #4
 802a5c0:	f853 2b04 	ldr.w	r2, [r3], #4
 802a5c4:	f841 2f04 	str.w	r2, [r1, #4]!
 802a5c8:	459c      	cmp	ip, r3
 802a5ca:	d8f9      	bhi.n	802a5c0 <__lshift+0xc0>
 802a5cc:	e7ea      	b.n	802a5a4 <__lshift+0xa4>
 802a5ce:	bf00      	nop
 802a5d0:	0802e3d4 	.word	0x0802e3d4
 802a5d4:	0802e3e5 	.word	0x0802e3e5

0802a5d8 <__mcmp>:
 802a5d8:	b530      	push	{r4, r5, lr}
 802a5da:	6902      	ldr	r2, [r0, #16]
 802a5dc:	690c      	ldr	r4, [r1, #16]
 802a5de:	1b12      	subs	r2, r2, r4
 802a5e0:	d10e      	bne.n	802a600 <__mcmp+0x28>
 802a5e2:	f100 0314 	add.w	r3, r0, #20
 802a5e6:	3114      	adds	r1, #20
 802a5e8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 802a5ec:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 802a5f0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 802a5f4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 802a5f8:	42a5      	cmp	r5, r4
 802a5fa:	d003      	beq.n	802a604 <__mcmp+0x2c>
 802a5fc:	d305      	bcc.n	802a60a <__mcmp+0x32>
 802a5fe:	2201      	movs	r2, #1
 802a600:	4610      	mov	r0, r2
 802a602:	bd30      	pop	{r4, r5, pc}
 802a604:	4283      	cmp	r3, r0
 802a606:	d3f3      	bcc.n	802a5f0 <__mcmp+0x18>
 802a608:	e7fa      	b.n	802a600 <__mcmp+0x28>
 802a60a:	f04f 32ff 	mov.w	r2, #4294967295
 802a60e:	e7f7      	b.n	802a600 <__mcmp+0x28>

0802a610 <__mdiff>:
 802a610:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802a614:	460c      	mov	r4, r1
 802a616:	4606      	mov	r6, r0
 802a618:	4611      	mov	r1, r2
 802a61a:	4620      	mov	r0, r4
 802a61c:	4690      	mov	r8, r2
 802a61e:	f7ff ffdb 	bl	802a5d8 <__mcmp>
 802a622:	1e05      	subs	r5, r0, #0
 802a624:	d110      	bne.n	802a648 <__mdiff+0x38>
 802a626:	4629      	mov	r1, r5
 802a628:	4630      	mov	r0, r6
 802a62a:	f7ff fd59 	bl	802a0e0 <_Balloc>
 802a62e:	b930      	cbnz	r0, 802a63e <__mdiff+0x2e>
 802a630:	4b3a      	ldr	r3, [pc, #232]	; (802a71c <__mdiff+0x10c>)
 802a632:	4602      	mov	r2, r0
 802a634:	f240 2137 	movw	r1, #567	; 0x237
 802a638:	4839      	ldr	r0, [pc, #228]	; (802a720 <__mdiff+0x110>)
 802a63a:	f000 fcab 	bl	802af94 <__assert_func>
 802a63e:	2301      	movs	r3, #1
 802a640:	e9c0 3504 	strd	r3, r5, [r0, #16]
 802a644:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802a648:	bfa4      	itt	ge
 802a64a:	4643      	movge	r3, r8
 802a64c:	46a0      	movge	r8, r4
 802a64e:	4630      	mov	r0, r6
 802a650:	f8d8 1004 	ldr.w	r1, [r8, #4]
 802a654:	bfa6      	itte	ge
 802a656:	461c      	movge	r4, r3
 802a658:	2500      	movge	r5, #0
 802a65a:	2501      	movlt	r5, #1
 802a65c:	f7ff fd40 	bl	802a0e0 <_Balloc>
 802a660:	b920      	cbnz	r0, 802a66c <__mdiff+0x5c>
 802a662:	4b2e      	ldr	r3, [pc, #184]	; (802a71c <__mdiff+0x10c>)
 802a664:	4602      	mov	r2, r0
 802a666:	f240 2145 	movw	r1, #581	; 0x245
 802a66a:	e7e5      	b.n	802a638 <__mdiff+0x28>
 802a66c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 802a670:	6926      	ldr	r6, [r4, #16]
 802a672:	60c5      	str	r5, [r0, #12]
 802a674:	f104 0914 	add.w	r9, r4, #20
 802a678:	f108 0514 	add.w	r5, r8, #20
 802a67c:	f100 0e14 	add.w	lr, r0, #20
 802a680:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 802a684:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 802a688:	f108 0210 	add.w	r2, r8, #16
 802a68c:	46f2      	mov	sl, lr
 802a68e:	2100      	movs	r1, #0
 802a690:	f859 3b04 	ldr.w	r3, [r9], #4
 802a694:	f852 bf04 	ldr.w	fp, [r2, #4]!
 802a698:	fa11 f88b 	uxtah	r8, r1, fp
 802a69c:	b299      	uxth	r1, r3
 802a69e:	0c1b      	lsrs	r3, r3, #16
 802a6a0:	eba8 0801 	sub.w	r8, r8, r1
 802a6a4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 802a6a8:	eb03 4328 	add.w	r3, r3, r8, asr #16
 802a6ac:	fa1f f888 	uxth.w	r8, r8
 802a6b0:	1419      	asrs	r1, r3, #16
 802a6b2:	454e      	cmp	r6, r9
 802a6b4:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 802a6b8:	f84a 3b04 	str.w	r3, [sl], #4
 802a6bc:	d8e8      	bhi.n	802a690 <__mdiff+0x80>
 802a6be:	1b33      	subs	r3, r6, r4
 802a6c0:	3b15      	subs	r3, #21
 802a6c2:	f023 0303 	bic.w	r3, r3, #3
 802a6c6:	3304      	adds	r3, #4
 802a6c8:	3415      	adds	r4, #21
 802a6ca:	42a6      	cmp	r6, r4
 802a6cc:	bf38      	it	cc
 802a6ce:	2304      	movcc	r3, #4
 802a6d0:	441d      	add	r5, r3
 802a6d2:	4473      	add	r3, lr
 802a6d4:	469e      	mov	lr, r3
 802a6d6:	462e      	mov	r6, r5
 802a6d8:	4566      	cmp	r6, ip
 802a6da:	d30e      	bcc.n	802a6fa <__mdiff+0xea>
 802a6dc:	f10c 0203 	add.w	r2, ip, #3
 802a6e0:	1b52      	subs	r2, r2, r5
 802a6e2:	f022 0203 	bic.w	r2, r2, #3
 802a6e6:	3d03      	subs	r5, #3
 802a6e8:	45ac      	cmp	ip, r5
 802a6ea:	bf38      	it	cc
 802a6ec:	2200      	movcc	r2, #0
 802a6ee:	4413      	add	r3, r2
 802a6f0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 802a6f4:	b17a      	cbz	r2, 802a716 <__mdiff+0x106>
 802a6f6:	6107      	str	r7, [r0, #16]
 802a6f8:	e7a4      	b.n	802a644 <__mdiff+0x34>
 802a6fa:	f856 8b04 	ldr.w	r8, [r6], #4
 802a6fe:	fa11 f288 	uxtah	r2, r1, r8
 802a702:	1414      	asrs	r4, r2, #16
 802a704:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 802a708:	b292      	uxth	r2, r2
 802a70a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 802a70e:	f84e 2b04 	str.w	r2, [lr], #4
 802a712:	1421      	asrs	r1, r4, #16
 802a714:	e7e0      	b.n	802a6d8 <__mdiff+0xc8>
 802a716:	3f01      	subs	r7, #1
 802a718:	e7ea      	b.n	802a6f0 <__mdiff+0xe0>
 802a71a:	bf00      	nop
 802a71c:	0802e3d4 	.word	0x0802e3d4
 802a720:	0802e3e5 	.word	0x0802e3e5

0802a724 <__d2b>:
 802a724:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 802a728:	460f      	mov	r7, r1
 802a72a:	2101      	movs	r1, #1
 802a72c:	ec59 8b10 	vmov	r8, r9, d0
 802a730:	4616      	mov	r6, r2
 802a732:	f7ff fcd5 	bl	802a0e0 <_Balloc>
 802a736:	4604      	mov	r4, r0
 802a738:	b930      	cbnz	r0, 802a748 <__d2b+0x24>
 802a73a:	4602      	mov	r2, r0
 802a73c:	4b24      	ldr	r3, [pc, #144]	; (802a7d0 <__d2b+0xac>)
 802a73e:	4825      	ldr	r0, [pc, #148]	; (802a7d4 <__d2b+0xb0>)
 802a740:	f240 310f 	movw	r1, #783	; 0x30f
 802a744:	f000 fc26 	bl	802af94 <__assert_func>
 802a748:	f3c9 550a 	ubfx	r5, r9, #20, #11
 802a74c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 802a750:	bb2d      	cbnz	r5, 802a79e <__d2b+0x7a>
 802a752:	9301      	str	r3, [sp, #4]
 802a754:	f1b8 0300 	subs.w	r3, r8, #0
 802a758:	d026      	beq.n	802a7a8 <__d2b+0x84>
 802a75a:	4668      	mov	r0, sp
 802a75c:	9300      	str	r3, [sp, #0]
 802a75e:	f7ff fd87 	bl	802a270 <__lo0bits>
 802a762:	e9dd 1200 	ldrd	r1, r2, [sp]
 802a766:	b1e8      	cbz	r0, 802a7a4 <__d2b+0x80>
 802a768:	f1c0 0320 	rsb	r3, r0, #32
 802a76c:	fa02 f303 	lsl.w	r3, r2, r3
 802a770:	430b      	orrs	r3, r1
 802a772:	40c2      	lsrs	r2, r0
 802a774:	6163      	str	r3, [r4, #20]
 802a776:	9201      	str	r2, [sp, #4]
 802a778:	9b01      	ldr	r3, [sp, #4]
 802a77a:	61a3      	str	r3, [r4, #24]
 802a77c:	2b00      	cmp	r3, #0
 802a77e:	bf14      	ite	ne
 802a780:	2202      	movne	r2, #2
 802a782:	2201      	moveq	r2, #1
 802a784:	6122      	str	r2, [r4, #16]
 802a786:	b1bd      	cbz	r5, 802a7b8 <__d2b+0x94>
 802a788:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 802a78c:	4405      	add	r5, r0
 802a78e:	603d      	str	r5, [r7, #0]
 802a790:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 802a794:	6030      	str	r0, [r6, #0]
 802a796:	4620      	mov	r0, r4
 802a798:	b003      	add	sp, #12
 802a79a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 802a79e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 802a7a2:	e7d6      	b.n	802a752 <__d2b+0x2e>
 802a7a4:	6161      	str	r1, [r4, #20]
 802a7a6:	e7e7      	b.n	802a778 <__d2b+0x54>
 802a7a8:	a801      	add	r0, sp, #4
 802a7aa:	f7ff fd61 	bl	802a270 <__lo0bits>
 802a7ae:	9b01      	ldr	r3, [sp, #4]
 802a7b0:	6163      	str	r3, [r4, #20]
 802a7b2:	3020      	adds	r0, #32
 802a7b4:	2201      	movs	r2, #1
 802a7b6:	e7e5      	b.n	802a784 <__d2b+0x60>
 802a7b8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 802a7bc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 802a7c0:	6038      	str	r0, [r7, #0]
 802a7c2:	6918      	ldr	r0, [r3, #16]
 802a7c4:	f7ff fd34 	bl	802a230 <__hi0bits>
 802a7c8:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 802a7cc:	e7e2      	b.n	802a794 <__d2b+0x70>
 802a7ce:	bf00      	nop
 802a7d0:	0802e3d4 	.word	0x0802e3d4
 802a7d4:	0802e3e5 	.word	0x0802e3e5

0802a7d8 <__ssputs_r>:
 802a7d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802a7dc:	688e      	ldr	r6, [r1, #8]
 802a7de:	461f      	mov	r7, r3
 802a7e0:	42be      	cmp	r6, r7
 802a7e2:	680b      	ldr	r3, [r1, #0]
 802a7e4:	4682      	mov	sl, r0
 802a7e6:	460c      	mov	r4, r1
 802a7e8:	4690      	mov	r8, r2
 802a7ea:	d82c      	bhi.n	802a846 <__ssputs_r+0x6e>
 802a7ec:	898a      	ldrh	r2, [r1, #12]
 802a7ee:	f412 6f90 	tst.w	r2, #1152	; 0x480
 802a7f2:	d026      	beq.n	802a842 <__ssputs_r+0x6a>
 802a7f4:	6965      	ldr	r5, [r4, #20]
 802a7f6:	6909      	ldr	r1, [r1, #16]
 802a7f8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 802a7fc:	eba3 0901 	sub.w	r9, r3, r1
 802a800:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 802a804:	1c7b      	adds	r3, r7, #1
 802a806:	444b      	add	r3, r9
 802a808:	106d      	asrs	r5, r5, #1
 802a80a:	429d      	cmp	r5, r3
 802a80c:	bf38      	it	cc
 802a80e:	461d      	movcc	r5, r3
 802a810:	0553      	lsls	r3, r2, #21
 802a812:	d527      	bpl.n	802a864 <__ssputs_r+0x8c>
 802a814:	4629      	mov	r1, r5
 802a816:	f7ff fbd7 	bl	8029fc8 <_malloc_r>
 802a81a:	4606      	mov	r6, r0
 802a81c:	b360      	cbz	r0, 802a878 <__ssputs_r+0xa0>
 802a81e:	6921      	ldr	r1, [r4, #16]
 802a820:	464a      	mov	r2, r9
 802a822:	f7fe fd58 	bl	80292d6 <memcpy>
 802a826:	89a3      	ldrh	r3, [r4, #12]
 802a828:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 802a82c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 802a830:	81a3      	strh	r3, [r4, #12]
 802a832:	6126      	str	r6, [r4, #16]
 802a834:	6165      	str	r5, [r4, #20]
 802a836:	444e      	add	r6, r9
 802a838:	eba5 0509 	sub.w	r5, r5, r9
 802a83c:	6026      	str	r6, [r4, #0]
 802a83e:	60a5      	str	r5, [r4, #8]
 802a840:	463e      	mov	r6, r7
 802a842:	42be      	cmp	r6, r7
 802a844:	d900      	bls.n	802a848 <__ssputs_r+0x70>
 802a846:	463e      	mov	r6, r7
 802a848:	6820      	ldr	r0, [r4, #0]
 802a84a:	4632      	mov	r2, r6
 802a84c:	4641      	mov	r1, r8
 802a84e:	f7fe fc37 	bl	80290c0 <memmove>
 802a852:	68a3      	ldr	r3, [r4, #8]
 802a854:	1b9b      	subs	r3, r3, r6
 802a856:	60a3      	str	r3, [r4, #8]
 802a858:	6823      	ldr	r3, [r4, #0]
 802a85a:	4433      	add	r3, r6
 802a85c:	6023      	str	r3, [r4, #0]
 802a85e:	2000      	movs	r0, #0
 802a860:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802a864:	462a      	mov	r2, r5
 802a866:	f000 fbdb 	bl	802b020 <_realloc_r>
 802a86a:	4606      	mov	r6, r0
 802a86c:	2800      	cmp	r0, #0
 802a86e:	d1e0      	bne.n	802a832 <__ssputs_r+0x5a>
 802a870:	6921      	ldr	r1, [r4, #16]
 802a872:	4650      	mov	r0, sl
 802a874:	f7ff fb34 	bl	8029ee0 <_free_r>
 802a878:	230c      	movs	r3, #12
 802a87a:	f8ca 3000 	str.w	r3, [sl]
 802a87e:	89a3      	ldrh	r3, [r4, #12]
 802a880:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802a884:	81a3      	strh	r3, [r4, #12]
 802a886:	f04f 30ff 	mov.w	r0, #4294967295
 802a88a:	e7e9      	b.n	802a860 <__ssputs_r+0x88>

0802a88c <_svfiprintf_r>:
 802a88c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802a890:	4698      	mov	r8, r3
 802a892:	898b      	ldrh	r3, [r1, #12]
 802a894:	061b      	lsls	r3, r3, #24
 802a896:	b09d      	sub	sp, #116	; 0x74
 802a898:	4607      	mov	r7, r0
 802a89a:	460d      	mov	r5, r1
 802a89c:	4614      	mov	r4, r2
 802a89e:	d50e      	bpl.n	802a8be <_svfiprintf_r+0x32>
 802a8a0:	690b      	ldr	r3, [r1, #16]
 802a8a2:	b963      	cbnz	r3, 802a8be <_svfiprintf_r+0x32>
 802a8a4:	2140      	movs	r1, #64	; 0x40
 802a8a6:	f7ff fb8f 	bl	8029fc8 <_malloc_r>
 802a8aa:	6028      	str	r0, [r5, #0]
 802a8ac:	6128      	str	r0, [r5, #16]
 802a8ae:	b920      	cbnz	r0, 802a8ba <_svfiprintf_r+0x2e>
 802a8b0:	230c      	movs	r3, #12
 802a8b2:	603b      	str	r3, [r7, #0]
 802a8b4:	f04f 30ff 	mov.w	r0, #4294967295
 802a8b8:	e0d0      	b.n	802aa5c <_svfiprintf_r+0x1d0>
 802a8ba:	2340      	movs	r3, #64	; 0x40
 802a8bc:	616b      	str	r3, [r5, #20]
 802a8be:	2300      	movs	r3, #0
 802a8c0:	9309      	str	r3, [sp, #36]	; 0x24
 802a8c2:	2320      	movs	r3, #32
 802a8c4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 802a8c8:	f8cd 800c 	str.w	r8, [sp, #12]
 802a8cc:	2330      	movs	r3, #48	; 0x30
 802a8ce:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 802aa74 <_svfiprintf_r+0x1e8>
 802a8d2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 802a8d6:	f04f 0901 	mov.w	r9, #1
 802a8da:	4623      	mov	r3, r4
 802a8dc:	469a      	mov	sl, r3
 802a8de:	f813 2b01 	ldrb.w	r2, [r3], #1
 802a8e2:	b10a      	cbz	r2, 802a8e8 <_svfiprintf_r+0x5c>
 802a8e4:	2a25      	cmp	r2, #37	; 0x25
 802a8e6:	d1f9      	bne.n	802a8dc <_svfiprintf_r+0x50>
 802a8e8:	ebba 0b04 	subs.w	fp, sl, r4
 802a8ec:	d00b      	beq.n	802a906 <_svfiprintf_r+0x7a>
 802a8ee:	465b      	mov	r3, fp
 802a8f0:	4622      	mov	r2, r4
 802a8f2:	4629      	mov	r1, r5
 802a8f4:	4638      	mov	r0, r7
 802a8f6:	f7ff ff6f 	bl	802a7d8 <__ssputs_r>
 802a8fa:	3001      	adds	r0, #1
 802a8fc:	f000 80a9 	beq.w	802aa52 <_svfiprintf_r+0x1c6>
 802a900:	9a09      	ldr	r2, [sp, #36]	; 0x24
 802a902:	445a      	add	r2, fp
 802a904:	9209      	str	r2, [sp, #36]	; 0x24
 802a906:	f89a 3000 	ldrb.w	r3, [sl]
 802a90a:	2b00      	cmp	r3, #0
 802a90c:	f000 80a1 	beq.w	802aa52 <_svfiprintf_r+0x1c6>
 802a910:	2300      	movs	r3, #0
 802a912:	f04f 32ff 	mov.w	r2, #4294967295
 802a916:	e9cd 2305 	strd	r2, r3, [sp, #20]
 802a91a:	f10a 0a01 	add.w	sl, sl, #1
 802a91e:	9304      	str	r3, [sp, #16]
 802a920:	9307      	str	r3, [sp, #28]
 802a922:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 802a926:	931a      	str	r3, [sp, #104]	; 0x68
 802a928:	4654      	mov	r4, sl
 802a92a:	2205      	movs	r2, #5
 802a92c:	f814 1b01 	ldrb.w	r1, [r4], #1
 802a930:	4850      	ldr	r0, [pc, #320]	; (802aa74 <_svfiprintf_r+0x1e8>)
 802a932:	f7d5 fcdd 	bl	80002f0 <memchr>
 802a936:	9a04      	ldr	r2, [sp, #16]
 802a938:	b9d8      	cbnz	r0, 802a972 <_svfiprintf_r+0xe6>
 802a93a:	06d0      	lsls	r0, r2, #27
 802a93c:	bf44      	itt	mi
 802a93e:	2320      	movmi	r3, #32
 802a940:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 802a944:	0711      	lsls	r1, r2, #28
 802a946:	bf44      	itt	mi
 802a948:	232b      	movmi	r3, #43	; 0x2b
 802a94a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 802a94e:	f89a 3000 	ldrb.w	r3, [sl]
 802a952:	2b2a      	cmp	r3, #42	; 0x2a
 802a954:	d015      	beq.n	802a982 <_svfiprintf_r+0xf6>
 802a956:	9a07      	ldr	r2, [sp, #28]
 802a958:	4654      	mov	r4, sl
 802a95a:	2000      	movs	r0, #0
 802a95c:	f04f 0c0a 	mov.w	ip, #10
 802a960:	4621      	mov	r1, r4
 802a962:	f811 3b01 	ldrb.w	r3, [r1], #1
 802a966:	3b30      	subs	r3, #48	; 0x30
 802a968:	2b09      	cmp	r3, #9
 802a96a:	d94d      	bls.n	802aa08 <_svfiprintf_r+0x17c>
 802a96c:	b1b0      	cbz	r0, 802a99c <_svfiprintf_r+0x110>
 802a96e:	9207      	str	r2, [sp, #28]
 802a970:	e014      	b.n	802a99c <_svfiprintf_r+0x110>
 802a972:	eba0 0308 	sub.w	r3, r0, r8
 802a976:	fa09 f303 	lsl.w	r3, r9, r3
 802a97a:	4313      	orrs	r3, r2
 802a97c:	9304      	str	r3, [sp, #16]
 802a97e:	46a2      	mov	sl, r4
 802a980:	e7d2      	b.n	802a928 <_svfiprintf_r+0x9c>
 802a982:	9b03      	ldr	r3, [sp, #12]
 802a984:	1d19      	adds	r1, r3, #4
 802a986:	681b      	ldr	r3, [r3, #0]
 802a988:	9103      	str	r1, [sp, #12]
 802a98a:	2b00      	cmp	r3, #0
 802a98c:	bfbb      	ittet	lt
 802a98e:	425b      	neglt	r3, r3
 802a990:	f042 0202 	orrlt.w	r2, r2, #2
 802a994:	9307      	strge	r3, [sp, #28]
 802a996:	9307      	strlt	r3, [sp, #28]
 802a998:	bfb8      	it	lt
 802a99a:	9204      	strlt	r2, [sp, #16]
 802a99c:	7823      	ldrb	r3, [r4, #0]
 802a99e:	2b2e      	cmp	r3, #46	; 0x2e
 802a9a0:	d10c      	bne.n	802a9bc <_svfiprintf_r+0x130>
 802a9a2:	7863      	ldrb	r3, [r4, #1]
 802a9a4:	2b2a      	cmp	r3, #42	; 0x2a
 802a9a6:	d134      	bne.n	802aa12 <_svfiprintf_r+0x186>
 802a9a8:	9b03      	ldr	r3, [sp, #12]
 802a9aa:	1d1a      	adds	r2, r3, #4
 802a9ac:	681b      	ldr	r3, [r3, #0]
 802a9ae:	9203      	str	r2, [sp, #12]
 802a9b0:	2b00      	cmp	r3, #0
 802a9b2:	bfb8      	it	lt
 802a9b4:	f04f 33ff 	movlt.w	r3, #4294967295
 802a9b8:	3402      	adds	r4, #2
 802a9ba:	9305      	str	r3, [sp, #20]
 802a9bc:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 802aa84 <_svfiprintf_r+0x1f8>
 802a9c0:	7821      	ldrb	r1, [r4, #0]
 802a9c2:	2203      	movs	r2, #3
 802a9c4:	4650      	mov	r0, sl
 802a9c6:	f7d5 fc93 	bl	80002f0 <memchr>
 802a9ca:	b138      	cbz	r0, 802a9dc <_svfiprintf_r+0x150>
 802a9cc:	9b04      	ldr	r3, [sp, #16]
 802a9ce:	eba0 000a 	sub.w	r0, r0, sl
 802a9d2:	2240      	movs	r2, #64	; 0x40
 802a9d4:	4082      	lsls	r2, r0
 802a9d6:	4313      	orrs	r3, r2
 802a9d8:	3401      	adds	r4, #1
 802a9da:	9304      	str	r3, [sp, #16]
 802a9dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 802a9e0:	4825      	ldr	r0, [pc, #148]	; (802aa78 <_svfiprintf_r+0x1ec>)
 802a9e2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 802a9e6:	2206      	movs	r2, #6
 802a9e8:	f7d5 fc82 	bl	80002f0 <memchr>
 802a9ec:	2800      	cmp	r0, #0
 802a9ee:	d038      	beq.n	802aa62 <_svfiprintf_r+0x1d6>
 802a9f0:	4b22      	ldr	r3, [pc, #136]	; (802aa7c <_svfiprintf_r+0x1f0>)
 802a9f2:	bb1b      	cbnz	r3, 802aa3c <_svfiprintf_r+0x1b0>
 802a9f4:	9b03      	ldr	r3, [sp, #12]
 802a9f6:	3307      	adds	r3, #7
 802a9f8:	f023 0307 	bic.w	r3, r3, #7
 802a9fc:	3308      	adds	r3, #8
 802a9fe:	9303      	str	r3, [sp, #12]
 802aa00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802aa02:	4433      	add	r3, r6
 802aa04:	9309      	str	r3, [sp, #36]	; 0x24
 802aa06:	e768      	b.n	802a8da <_svfiprintf_r+0x4e>
 802aa08:	fb0c 3202 	mla	r2, ip, r2, r3
 802aa0c:	460c      	mov	r4, r1
 802aa0e:	2001      	movs	r0, #1
 802aa10:	e7a6      	b.n	802a960 <_svfiprintf_r+0xd4>
 802aa12:	2300      	movs	r3, #0
 802aa14:	3401      	adds	r4, #1
 802aa16:	9305      	str	r3, [sp, #20]
 802aa18:	4619      	mov	r1, r3
 802aa1a:	f04f 0c0a 	mov.w	ip, #10
 802aa1e:	4620      	mov	r0, r4
 802aa20:	f810 2b01 	ldrb.w	r2, [r0], #1
 802aa24:	3a30      	subs	r2, #48	; 0x30
 802aa26:	2a09      	cmp	r2, #9
 802aa28:	d903      	bls.n	802aa32 <_svfiprintf_r+0x1a6>
 802aa2a:	2b00      	cmp	r3, #0
 802aa2c:	d0c6      	beq.n	802a9bc <_svfiprintf_r+0x130>
 802aa2e:	9105      	str	r1, [sp, #20]
 802aa30:	e7c4      	b.n	802a9bc <_svfiprintf_r+0x130>
 802aa32:	fb0c 2101 	mla	r1, ip, r1, r2
 802aa36:	4604      	mov	r4, r0
 802aa38:	2301      	movs	r3, #1
 802aa3a:	e7f0      	b.n	802aa1e <_svfiprintf_r+0x192>
 802aa3c:	ab03      	add	r3, sp, #12
 802aa3e:	9300      	str	r3, [sp, #0]
 802aa40:	462a      	mov	r2, r5
 802aa42:	4b0f      	ldr	r3, [pc, #60]	; (802aa80 <_svfiprintf_r+0x1f4>)
 802aa44:	a904      	add	r1, sp, #16
 802aa46:	4638      	mov	r0, r7
 802aa48:	f7fd fcfa 	bl	8028440 <_printf_float>
 802aa4c:	1c42      	adds	r2, r0, #1
 802aa4e:	4606      	mov	r6, r0
 802aa50:	d1d6      	bne.n	802aa00 <_svfiprintf_r+0x174>
 802aa52:	89ab      	ldrh	r3, [r5, #12]
 802aa54:	065b      	lsls	r3, r3, #25
 802aa56:	f53f af2d 	bmi.w	802a8b4 <_svfiprintf_r+0x28>
 802aa5a:	9809      	ldr	r0, [sp, #36]	; 0x24
 802aa5c:	b01d      	add	sp, #116	; 0x74
 802aa5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802aa62:	ab03      	add	r3, sp, #12
 802aa64:	9300      	str	r3, [sp, #0]
 802aa66:	462a      	mov	r2, r5
 802aa68:	4b05      	ldr	r3, [pc, #20]	; (802aa80 <_svfiprintf_r+0x1f4>)
 802aa6a:	a904      	add	r1, sp, #16
 802aa6c:	4638      	mov	r0, r7
 802aa6e:	f7fd ff6f 	bl	8028950 <_printf_i>
 802aa72:	e7eb      	b.n	802aa4c <_svfiprintf_r+0x1c0>
 802aa74:	0802e53c 	.word	0x0802e53c
 802aa78:	0802e546 	.word	0x0802e546
 802aa7c:	08028441 	.word	0x08028441
 802aa80:	0802a7d9 	.word	0x0802a7d9
 802aa84:	0802e542 	.word	0x0802e542

0802aa88 <__sfputc_r>:
 802aa88:	6893      	ldr	r3, [r2, #8]
 802aa8a:	3b01      	subs	r3, #1
 802aa8c:	2b00      	cmp	r3, #0
 802aa8e:	b410      	push	{r4}
 802aa90:	6093      	str	r3, [r2, #8]
 802aa92:	da08      	bge.n	802aaa6 <__sfputc_r+0x1e>
 802aa94:	6994      	ldr	r4, [r2, #24]
 802aa96:	42a3      	cmp	r3, r4
 802aa98:	db01      	blt.n	802aa9e <__sfputc_r+0x16>
 802aa9a:	290a      	cmp	r1, #10
 802aa9c:	d103      	bne.n	802aaa6 <__sfputc_r+0x1e>
 802aa9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 802aaa2:	f7fe ba77 	b.w	8028f94 <__swbuf_r>
 802aaa6:	6813      	ldr	r3, [r2, #0]
 802aaa8:	1c58      	adds	r0, r3, #1
 802aaaa:	6010      	str	r0, [r2, #0]
 802aaac:	7019      	strb	r1, [r3, #0]
 802aaae:	4608      	mov	r0, r1
 802aab0:	f85d 4b04 	ldr.w	r4, [sp], #4
 802aab4:	4770      	bx	lr

0802aab6 <__sfputs_r>:
 802aab6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802aab8:	4606      	mov	r6, r0
 802aaba:	460f      	mov	r7, r1
 802aabc:	4614      	mov	r4, r2
 802aabe:	18d5      	adds	r5, r2, r3
 802aac0:	42ac      	cmp	r4, r5
 802aac2:	d101      	bne.n	802aac8 <__sfputs_r+0x12>
 802aac4:	2000      	movs	r0, #0
 802aac6:	e007      	b.n	802aad8 <__sfputs_r+0x22>
 802aac8:	f814 1b01 	ldrb.w	r1, [r4], #1
 802aacc:	463a      	mov	r2, r7
 802aace:	4630      	mov	r0, r6
 802aad0:	f7ff ffda 	bl	802aa88 <__sfputc_r>
 802aad4:	1c43      	adds	r3, r0, #1
 802aad6:	d1f3      	bne.n	802aac0 <__sfputs_r+0xa>
 802aad8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0802aadc <_vfiprintf_r>:
 802aadc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802aae0:	460d      	mov	r5, r1
 802aae2:	b09d      	sub	sp, #116	; 0x74
 802aae4:	4614      	mov	r4, r2
 802aae6:	4698      	mov	r8, r3
 802aae8:	4606      	mov	r6, r0
 802aaea:	b118      	cbz	r0, 802aaf4 <_vfiprintf_r+0x18>
 802aaec:	6a03      	ldr	r3, [r0, #32]
 802aaee:	b90b      	cbnz	r3, 802aaf4 <_vfiprintf_r+0x18>
 802aaf0:	f7fe f8dc 	bl	8028cac <__sinit>
 802aaf4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 802aaf6:	07d9      	lsls	r1, r3, #31
 802aaf8:	d405      	bmi.n	802ab06 <_vfiprintf_r+0x2a>
 802aafa:	89ab      	ldrh	r3, [r5, #12]
 802aafc:	059a      	lsls	r2, r3, #22
 802aafe:	d402      	bmi.n	802ab06 <_vfiprintf_r+0x2a>
 802ab00:	6da8      	ldr	r0, [r5, #88]	; 0x58
 802ab02:	f7fe fbde 	bl	80292c2 <__retarget_lock_acquire_recursive>
 802ab06:	89ab      	ldrh	r3, [r5, #12]
 802ab08:	071b      	lsls	r3, r3, #28
 802ab0a:	d501      	bpl.n	802ab10 <_vfiprintf_r+0x34>
 802ab0c:	692b      	ldr	r3, [r5, #16]
 802ab0e:	b99b      	cbnz	r3, 802ab38 <_vfiprintf_r+0x5c>
 802ab10:	4629      	mov	r1, r5
 802ab12:	4630      	mov	r0, r6
 802ab14:	f7fe fa7c 	bl	8029010 <__swsetup_r>
 802ab18:	b170      	cbz	r0, 802ab38 <_vfiprintf_r+0x5c>
 802ab1a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 802ab1c:	07dc      	lsls	r4, r3, #31
 802ab1e:	d504      	bpl.n	802ab2a <_vfiprintf_r+0x4e>
 802ab20:	f04f 30ff 	mov.w	r0, #4294967295
 802ab24:	b01d      	add	sp, #116	; 0x74
 802ab26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802ab2a:	89ab      	ldrh	r3, [r5, #12]
 802ab2c:	0598      	lsls	r0, r3, #22
 802ab2e:	d4f7      	bmi.n	802ab20 <_vfiprintf_r+0x44>
 802ab30:	6da8      	ldr	r0, [r5, #88]	; 0x58
 802ab32:	f7fe fbc7 	bl	80292c4 <__retarget_lock_release_recursive>
 802ab36:	e7f3      	b.n	802ab20 <_vfiprintf_r+0x44>
 802ab38:	2300      	movs	r3, #0
 802ab3a:	9309      	str	r3, [sp, #36]	; 0x24
 802ab3c:	2320      	movs	r3, #32
 802ab3e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 802ab42:	f8cd 800c 	str.w	r8, [sp, #12]
 802ab46:	2330      	movs	r3, #48	; 0x30
 802ab48:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 802acfc <_vfiprintf_r+0x220>
 802ab4c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 802ab50:	f04f 0901 	mov.w	r9, #1
 802ab54:	4623      	mov	r3, r4
 802ab56:	469a      	mov	sl, r3
 802ab58:	f813 2b01 	ldrb.w	r2, [r3], #1
 802ab5c:	b10a      	cbz	r2, 802ab62 <_vfiprintf_r+0x86>
 802ab5e:	2a25      	cmp	r2, #37	; 0x25
 802ab60:	d1f9      	bne.n	802ab56 <_vfiprintf_r+0x7a>
 802ab62:	ebba 0b04 	subs.w	fp, sl, r4
 802ab66:	d00b      	beq.n	802ab80 <_vfiprintf_r+0xa4>
 802ab68:	465b      	mov	r3, fp
 802ab6a:	4622      	mov	r2, r4
 802ab6c:	4629      	mov	r1, r5
 802ab6e:	4630      	mov	r0, r6
 802ab70:	f7ff ffa1 	bl	802aab6 <__sfputs_r>
 802ab74:	3001      	adds	r0, #1
 802ab76:	f000 80a9 	beq.w	802accc <_vfiprintf_r+0x1f0>
 802ab7a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 802ab7c:	445a      	add	r2, fp
 802ab7e:	9209      	str	r2, [sp, #36]	; 0x24
 802ab80:	f89a 3000 	ldrb.w	r3, [sl]
 802ab84:	2b00      	cmp	r3, #0
 802ab86:	f000 80a1 	beq.w	802accc <_vfiprintf_r+0x1f0>
 802ab8a:	2300      	movs	r3, #0
 802ab8c:	f04f 32ff 	mov.w	r2, #4294967295
 802ab90:	e9cd 2305 	strd	r2, r3, [sp, #20]
 802ab94:	f10a 0a01 	add.w	sl, sl, #1
 802ab98:	9304      	str	r3, [sp, #16]
 802ab9a:	9307      	str	r3, [sp, #28]
 802ab9c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 802aba0:	931a      	str	r3, [sp, #104]	; 0x68
 802aba2:	4654      	mov	r4, sl
 802aba4:	2205      	movs	r2, #5
 802aba6:	f814 1b01 	ldrb.w	r1, [r4], #1
 802abaa:	4854      	ldr	r0, [pc, #336]	; (802acfc <_vfiprintf_r+0x220>)
 802abac:	f7d5 fba0 	bl	80002f0 <memchr>
 802abb0:	9a04      	ldr	r2, [sp, #16]
 802abb2:	b9d8      	cbnz	r0, 802abec <_vfiprintf_r+0x110>
 802abb4:	06d1      	lsls	r1, r2, #27
 802abb6:	bf44      	itt	mi
 802abb8:	2320      	movmi	r3, #32
 802abba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 802abbe:	0713      	lsls	r3, r2, #28
 802abc0:	bf44      	itt	mi
 802abc2:	232b      	movmi	r3, #43	; 0x2b
 802abc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 802abc8:	f89a 3000 	ldrb.w	r3, [sl]
 802abcc:	2b2a      	cmp	r3, #42	; 0x2a
 802abce:	d015      	beq.n	802abfc <_vfiprintf_r+0x120>
 802abd0:	9a07      	ldr	r2, [sp, #28]
 802abd2:	4654      	mov	r4, sl
 802abd4:	2000      	movs	r0, #0
 802abd6:	f04f 0c0a 	mov.w	ip, #10
 802abda:	4621      	mov	r1, r4
 802abdc:	f811 3b01 	ldrb.w	r3, [r1], #1
 802abe0:	3b30      	subs	r3, #48	; 0x30
 802abe2:	2b09      	cmp	r3, #9
 802abe4:	d94d      	bls.n	802ac82 <_vfiprintf_r+0x1a6>
 802abe6:	b1b0      	cbz	r0, 802ac16 <_vfiprintf_r+0x13a>
 802abe8:	9207      	str	r2, [sp, #28]
 802abea:	e014      	b.n	802ac16 <_vfiprintf_r+0x13a>
 802abec:	eba0 0308 	sub.w	r3, r0, r8
 802abf0:	fa09 f303 	lsl.w	r3, r9, r3
 802abf4:	4313      	orrs	r3, r2
 802abf6:	9304      	str	r3, [sp, #16]
 802abf8:	46a2      	mov	sl, r4
 802abfa:	e7d2      	b.n	802aba2 <_vfiprintf_r+0xc6>
 802abfc:	9b03      	ldr	r3, [sp, #12]
 802abfe:	1d19      	adds	r1, r3, #4
 802ac00:	681b      	ldr	r3, [r3, #0]
 802ac02:	9103      	str	r1, [sp, #12]
 802ac04:	2b00      	cmp	r3, #0
 802ac06:	bfbb      	ittet	lt
 802ac08:	425b      	neglt	r3, r3
 802ac0a:	f042 0202 	orrlt.w	r2, r2, #2
 802ac0e:	9307      	strge	r3, [sp, #28]
 802ac10:	9307      	strlt	r3, [sp, #28]
 802ac12:	bfb8      	it	lt
 802ac14:	9204      	strlt	r2, [sp, #16]
 802ac16:	7823      	ldrb	r3, [r4, #0]
 802ac18:	2b2e      	cmp	r3, #46	; 0x2e
 802ac1a:	d10c      	bne.n	802ac36 <_vfiprintf_r+0x15a>
 802ac1c:	7863      	ldrb	r3, [r4, #1]
 802ac1e:	2b2a      	cmp	r3, #42	; 0x2a
 802ac20:	d134      	bne.n	802ac8c <_vfiprintf_r+0x1b0>
 802ac22:	9b03      	ldr	r3, [sp, #12]
 802ac24:	1d1a      	adds	r2, r3, #4
 802ac26:	681b      	ldr	r3, [r3, #0]
 802ac28:	9203      	str	r2, [sp, #12]
 802ac2a:	2b00      	cmp	r3, #0
 802ac2c:	bfb8      	it	lt
 802ac2e:	f04f 33ff 	movlt.w	r3, #4294967295
 802ac32:	3402      	adds	r4, #2
 802ac34:	9305      	str	r3, [sp, #20]
 802ac36:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 802ad0c <_vfiprintf_r+0x230>
 802ac3a:	7821      	ldrb	r1, [r4, #0]
 802ac3c:	2203      	movs	r2, #3
 802ac3e:	4650      	mov	r0, sl
 802ac40:	f7d5 fb56 	bl	80002f0 <memchr>
 802ac44:	b138      	cbz	r0, 802ac56 <_vfiprintf_r+0x17a>
 802ac46:	9b04      	ldr	r3, [sp, #16]
 802ac48:	eba0 000a 	sub.w	r0, r0, sl
 802ac4c:	2240      	movs	r2, #64	; 0x40
 802ac4e:	4082      	lsls	r2, r0
 802ac50:	4313      	orrs	r3, r2
 802ac52:	3401      	adds	r4, #1
 802ac54:	9304      	str	r3, [sp, #16]
 802ac56:	f814 1b01 	ldrb.w	r1, [r4], #1
 802ac5a:	4829      	ldr	r0, [pc, #164]	; (802ad00 <_vfiprintf_r+0x224>)
 802ac5c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 802ac60:	2206      	movs	r2, #6
 802ac62:	f7d5 fb45 	bl	80002f0 <memchr>
 802ac66:	2800      	cmp	r0, #0
 802ac68:	d03f      	beq.n	802acea <_vfiprintf_r+0x20e>
 802ac6a:	4b26      	ldr	r3, [pc, #152]	; (802ad04 <_vfiprintf_r+0x228>)
 802ac6c:	bb1b      	cbnz	r3, 802acb6 <_vfiprintf_r+0x1da>
 802ac6e:	9b03      	ldr	r3, [sp, #12]
 802ac70:	3307      	adds	r3, #7
 802ac72:	f023 0307 	bic.w	r3, r3, #7
 802ac76:	3308      	adds	r3, #8
 802ac78:	9303      	str	r3, [sp, #12]
 802ac7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802ac7c:	443b      	add	r3, r7
 802ac7e:	9309      	str	r3, [sp, #36]	; 0x24
 802ac80:	e768      	b.n	802ab54 <_vfiprintf_r+0x78>
 802ac82:	fb0c 3202 	mla	r2, ip, r2, r3
 802ac86:	460c      	mov	r4, r1
 802ac88:	2001      	movs	r0, #1
 802ac8a:	e7a6      	b.n	802abda <_vfiprintf_r+0xfe>
 802ac8c:	2300      	movs	r3, #0
 802ac8e:	3401      	adds	r4, #1
 802ac90:	9305      	str	r3, [sp, #20]
 802ac92:	4619      	mov	r1, r3
 802ac94:	f04f 0c0a 	mov.w	ip, #10
 802ac98:	4620      	mov	r0, r4
 802ac9a:	f810 2b01 	ldrb.w	r2, [r0], #1
 802ac9e:	3a30      	subs	r2, #48	; 0x30
 802aca0:	2a09      	cmp	r2, #9
 802aca2:	d903      	bls.n	802acac <_vfiprintf_r+0x1d0>
 802aca4:	2b00      	cmp	r3, #0
 802aca6:	d0c6      	beq.n	802ac36 <_vfiprintf_r+0x15a>
 802aca8:	9105      	str	r1, [sp, #20]
 802acaa:	e7c4      	b.n	802ac36 <_vfiprintf_r+0x15a>
 802acac:	fb0c 2101 	mla	r1, ip, r1, r2
 802acb0:	4604      	mov	r4, r0
 802acb2:	2301      	movs	r3, #1
 802acb4:	e7f0      	b.n	802ac98 <_vfiprintf_r+0x1bc>
 802acb6:	ab03      	add	r3, sp, #12
 802acb8:	9300      	str	r3, [sp, #0]
 802acba:	462a      	mov	r2, r5
 802acbc:	4b12      	ldr	r3, [pc, #72]	; (802ad08 <_vfiprintf_r+0x22c>)
 802acbe:	a904      	add	r1, sp, #16
 802acc0:	4630      	mov	r0, r6
 802acc2:	f7fd fbbd 	bl	8028440 <_printf_float>
 802acc6:	4607      	mov	r7, r0
 802acc8:	1c78      	adds	r0, r7, #1
 802acca:	d1d6      	bne.n	802ac7a <_vfiprintf_r+0x19e>
 802accc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 802acce:	07d9      	lsls	r1, r3, #31
 802acd0:	d405      	bmi.n	802acde <_vfiprintf_r+0x202>
 802acd2:	89ab      	ldrh	r3, [r5, #12]
 802acd4:	059a      	lsls	r2, r3, #22
 802acd6:	d402      	bmi.n	802acde <_vfiprintf_r+0x202>
 802acd8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 802acda:	f7fe faf3 	bl	80292c4 <__retarget_lock_release_recursive>
 802acde:	89ab      	ldrh	r3, [r5, #12]
 802ace0:	065b      	lsls	r3, r3, #25
 802ace2:	f53f af1d 	bmi.w	802ab20 <_vfiprintf_r+0x44>
 802ace6:	9809      	ldr	r0, [sp, #36]	; 0x24
 802ace8:	e71c      	b.n	802ab24 <_vfiprintf_r+0x48>
 802acea:	ab03      	add	r3, sp, #12
 802acec:	9300      	str	r3, [sp, #0]
 802acee:	462a      	mov	r2, r5
 802acf0:	4b05      	ldr	r3, [pc, #20]	; (802ad08 <_vfiprintf_r+0x22c>)
 802acf2:	a904      	add	r1, sp, #16
 802acf4:	4630      	mov	r0, r6
 802acf6:	f7fd fe2b 	bl	8028950 <_printf_i>
 802acfa:	e7e4      	b.n	802acc6 <_vfiprintf_r+0x1ea>
 802acfc:	0802e53c 	.word	0x0802e53c
 802ad00:	0802e546 	.word	0x0802e546
 802ad04:	08028441 	.word	0x08028441
 802ad08:	0802aab7 	.word	0x0802aab7
 802ad0c:	0802e542 	.word	0x0802e542

0802ad10 <__sflush_r>:
 802ad10:	898a      	ldrh	r2, [r1, #12]
 802ad12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802ad16:	4605      	mov	r5, r0
 802ad18:	0710      	lsls	r0, r2, #28
 802ad1a:	460c      	mov	r4, r1
 802ad1c:	d458      	bmi.n	802add0 <__sflush_r+0xc0>
 802ad1e:	684b      	ldr	r3, [r1, #4]
 802ad20:	2b00      	cmp	r3, #0
 802ad22:	dc05      	bgt.n	802ad30 <__sflush_r+0x20>
 802ad24:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 802ad26:	2b00      	cmp	r3, #0
 802ad28:	dc02      	bgt.n	802ad30 <__sflush_r+0x20>
 802ad2a:	2000      	movs	r0, #0
 802ad2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802ad30:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 802ad32:	2e00      	cmp	r6, #0
 802ad34:	d0f9      	beq.n	802ad2a <__sflush_r+0x1a>
 802ad36:	2300      	movs	r3, #0
 802ad38:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 802ad3c:	682f      	ldr	r7, [r5, #0]
 802ad3e:	6a21      	ldr	r1, [r4, #32]
 802ad40:	602b      	str	r3, [r5, #0]
 802ad42:	d032      	beq.n	802adaa <__sflush_r+0x9a>
 802ad44:	6d60      	ldr	r0, [r4, #84]	; 0x54
 802ad46:	89a3      	ldrh	r3, [r4, #12]
 802ad48:	075a      	lsls	r2, r3, #29
 802ad4a:	d505      	bpl.n	802ad58 <__sflush_r+0x48>
 802ad4c:	6863      	ldr	r3, [r4, #4]
 802ad4e:	1ac0      	subs	r0, r0, r3
 802ad50:	6b63      	ldr	r3, [r4, #52]	; 0x34
 802ad52:	b10b      	cbz	r3, 802ad58 <__sflush_r+0x48>
 802ad54:	6c23      	ldr	r3, [r4, #64]	; 0x40
 802ad56:	1ac0      	subs	r0, r0, r3
 802ad58:	2300      	movs	r3, #0
 802ad5a:	4602      	mov	r2, r0
 802ad5c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 802ad5e:	6a21      	ldr	r1, [r4, #32]
 802ad60:	4628      	mov	r0, r5
 802ad62:	47b0      	blx	r6
 802ad64:	1c43      	adds	r3, r0, #1
 802ad66:	89a3      	ldrh	r3, [r4, #12]
 802ad68:	d106      	bne.n	802ad78 <__sflush_r+0x68>
 802ad6a:	6829      	ldr	r1, [r5, #0]
 802ad6c:	291d      	cmp	r1, #29
 802ad6e:	d82b      	bhi.n	802adc8 <__sflush_r+0xb8>
 802ad70:	4a29      	ldr	r2, [pc, #164]	; (802ae18 <__sflush_r+0x108>)
 802ad72:	410a      	asrs	r2, r1
 802ad74:	07d6      	lsls	r6, r2, #31
 802ad76:	d427      	bmi.n	802adc8 <__sflush_r+0xb8>
 802ad78:	2200      	movs	r2, #0
 802ad7a:	6062      	str	r2, [r4, #4]
 802ad7c:	04d9      	lsls	r1, r3, #19
 802ad7e:	6922      	ldr	r2, [r4, #16]
 802ad80:	6022      	str	r2, [r4, #0]
 802ad82:	d504      	bpl.n	802ad8e <__sflush_r+0x7e>
 802ad84:	1c42      	adds	r2, r0, #1
 802ad86:	d101      	bne.n	802ad8c <__sflush_r+0x7c>
 802ad88:	682b      	ldr	r3, [r5, #0]
 802ad8a:	b903      	cbnz	r3, 802ad8e <__sflush_r+0x7e>
 802ad8c:	6560      	str	r0, [r4, #84]	; 0x54
 802ad8e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 802ad90:	602f      	str	r7, [r5, #0]
 802ad92:	2900      	cmp	r1, #0
 802ad94:	d0c9      	beq.n	802ad2a <__sflush_r+0x1a>
 802ad96:	f104 0344 	add.w	r3, r4, #68	; 0x44
 802ad9a:	4299      	cmp	r1, r3
 802ad9c:	d002      	beq.n	802ada4 <__sflush_r+0x94>
 802ad9e:	4628      	mov	r0, r5
 802ada0:	f7ff f89e 	bl	8029ee0 <_free_r>
 802ada4:	2000      	movs	r0, #0
 802ada6:	6360      	str	r0, [r4, #52]	; 0x34
 802ada8:	e7c0      	b.n	802ad2c <__sflush_r+0x1c>
 802adaa:	2301      	movs	r3, #1
 802adac:	4628      	mov	r0, r5
 802adae:	47b0      	blx	r6
 802adb0:	1c41      	adds	r1, r0, #1
 802adb2:	d1c8      	bne.n	802ad46 <__sflush_r+0x36>
 802adb4:	682b      	ldr	r3, [r5, #0]
 802adb6:	2b00      	cmp	r3, #0
 802adb8:	d0c5      	beq.n	802ad46 <__sflush_r+0x36>
 802adba:	2b1d      	cmp	r3, #29
 802adbc:	d001      	beq.n	802adc2 <__sflush_r+0xb2>
 802adbe:	2b16      	cmp	r3, #22
 802adc0:	d101      	bne.n	802adc6 <__sflush_r+0xb6>
 802adc2:	602f      	str	r7, [r5, #0]
 802adc4:	e7b1      	b.n	802ad2a <__sflush_r+0x1a>
 802adc6:	89a3      	ldrh	r3, [r4, #12]
 802adc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802adcc:	81a3      	strh	r3, [r4, #12]
 802adce:	e7ad      	b.n	802ad2c <__sflush_r+0x1c>
 802add0:	690f      	ldr	r7, [r1, #16]
 802add2:	2f00      	cmp	r7, #0
 802add4:	d0a9      	beq.n	802ad2a <__sflush_r+0x1a>
 802add6:	0793      	lsls	r3, r2, #30
 802add8:	680e      	ldr	r6, [r1, #0]
 802adda:	bf08      	it	eq
 802addc:	694b      	ldreq	r3, [r1, #20]
 802adde:	600f      	str	r7, [r1, #0]
 802ade0:	bf18      	it	ne
 802ade2:	2300      	movne	r3, #0
 802ade4:	eba6 0807 	sub.w	r8, r6, r7
 802ade8:	608b      	str	r3, [r1, #8]
 802adea:	f1b8 0f00 	cmp.w	r8, #0
 802adee:	dd9c      	ble.n	802ad2a <__sflush_r+0x1a>
 802adf0:	6a21      	ldr	r1, [r4, #32]
 802adf2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 802adf4:	4643      	mov	r3, r8
 802adf6:	463a      	mov	r2, r7
 802adf8:	4628      	mov	r0, r5
 802adfa:	47b0      	blx	r6
 802adfc:	2800      	cmp	r0, #0
 802adfe:	dc06      	bgt.n	802ae0e <__sflush_r+0xfe>
 802ae00:	89a3      	ldrh	r3, [r4, #12]
 802ae02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802ae06:	81a3      	strh	r3, [r4, #12]
 802ae08:	f04f 30ff 	mov.w	r0, #4294967295
 802ae0c:	e78e      	b.n	802ad2c <__sflush_r+0x1c>
 802ae0e:	4407      	add	r7, r0
 802ae10:	eba8 0800 	sub.w	r8, r8, r0
 802ae14:	e7e9      	b.n	802adea <__sflush_r+0xda>
 802ae16:	bf00      	nop
 802ae18:	dfbffffe 	.word	0xdfbffffe

0802ae1c <_fflush_r>:
 802ae1c:	b538      	push	{r3, r4, r5, lr}
 802ae1e:	690b      	ldr	r3, [r1, #16]
 802ae20:	4605      	mov	r5, r0
 802ae22:	460c      	mov	r4, r1
 802ae24:	b913      	cbnz	r3, 802ae2c <_fflush_r+0x10>
 802ae26:	2500      	movs	r5, #0
 802ae28:	4628      	mov	r0, r5
 802ae2a:	bd38      	pop	{r3, r4, r5, pc}
 802ae2c:	b118      	cbz	r0, 802ae36 <_fflush_r+0x1a>
 802ae2e:	6a03      	ldr	r3, [r0, #32]
 802ae30:	b90b      	cbnz	r3, 802ae36 <_fflush_r+0x1a>
 802ae32:	f7fd ff3b 	bl	8028cac <__sinit>
 802ae36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802ae3a:	2b00      	cmp	r3, #0
 802ae3c:	d0f3      	beq.n	802ae26 <_fflush_r+0xa>
 802ae3e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 802ae40:	07d0      	lsls	r0, r2, #31
 802ae42:	d404      	bmi.n	802ae4e <_fflush_r+0x32>
 802ae44:	0599      	lsls	r1, r3, #22
 802ae46:	d402      	bmi.n	802ae4e <_fflush_r+0x32>
 802ae48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 802ae4a:	f7fe fa3a 	bl	80292c2 <__retarget_lock_acquire_recursive>
 802ae4e:	4628      	mov	r0, r5
 802ae50:	4621      	mov	r1, r4
 802ae52:	f7ff ff5d 	bl	802ad10 <__sflush_r>
 802ae56:	6e63      	ldr	r3, [r4, #100]	; 0x64
 802ae58:	07da      	lsls	r2, r3, #31
 802ae5a:	4605      	mov	r5, r0
 802ae5c:	d4e4      	bmi.n	802ae28 <_fflush_r+0xc>
 802ae5e:	89a3      	ldrh	r3, [r4, #12]
 802ae60:	059b      	lsls	r3, r3, #22
 802ae62:	d4e1      	bmi.n	802ae28 <_fflush_r+0xc>
 802ae64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 802ae66:	f7fe fa2d 	bl	80292c4 <__retarget_lock_release_recursive>
 802ae6a:	e7dd      	b.n	802ae28 <_fflush_r+0xc>

0802ae6c <__swhatbuf_r>:
 802ae6c:	b570      	push	{r4, r5, r6, lr}
 802ae6e:	460c      	mov	r4, r1
 802ae70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802ae74:	2900      	cmp	r1, #0
 802ae76:	b096      	sub	sp, #88	; 0x58
 802ae78:	4615      	mov	r5, r2
 802ae7a:	461e      	mov	r6, r3
 802ae7c:	da0d      	bge.n	802ae9a <__swhatbuf_r+0x2e>
 802ae7e:	89a3      	ldrh	r3, [r4, #12]
 802ae80:	f013 0f80 	tst.w	r3, #128	; 0x80
 802ae84:	f04f 0100 	mov.w	r1, #0
 802ae88:	bf0c      	ite	eq
 802ae8a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 802ae8e:	2340      	movne	r3, #64	; 0x40
 802ae90:	2000      	movs	r0, #0
 802ae92:	6031      	str	r1, [r6, #0]
 802ae94:	602b      	str	r3, [r5, #0]
 802ae96:	b016      	add	sp, #88	; 0x58
 802ae98:	bd70      	pop	{r4, r5, r6, pc}
 802ae9a:	466a      	mov	r2, sp
 802ae9c:	f000 f848 	bl	802af30 <_fstat_r>
 802aea0:	2800      	cmp	r0, #0
 802aea2:	dbec      	blt.n	802ae7e <__swhatbuf_r+0x12>
 802aea4:	9901      	ldr	r1, [sp, #4]
 802aea6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 802aeaa:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 802aeae:	4259      	negs	r1, r3
 802aeb0:	4159      	adcs	r1, r3
 802aeb2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802aeb6:	e7eb      	b.n	802ae90 <__swhatbuf_r+0x24>

0802aeb8 <__smakebuf_r>:
 802aeb8:	898b      	ldrh	r3, [r1, #12]
 802aeba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 802aebc:	079d      	lsls	r5, r3, #30
 802aebe:	4606      	mov	r6, r0
 802aec0:	460c      	mov	r4, r1
 802aec2:	d507      	bpl.n	802aed4 <__smakebuf_r+0x1c>
 802aec4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 802aec8:	6023      	str	r3, [r4, #0]
 802aeca:	6123      	str	r3, [r4, #16]
 802aecc:	2301      	movs	r3, #1
 802aece:	6163      	str	r3, [r4, #20]
 802aed0:	b002      	add	sp, #8
 802aed2:	bd70      	pop	{r4, r5, r6, pc}
 802aed4:	ab01      	add	r3, sp, #4
 802aed6:	466a      	mov	r2, sp
 802aed8:	f7ff ffc8 	bl	802ae6c <__swhatbuf_r>
 802aedc:	9900      	ldr	r1, [sp, #0]
 802aede:	4605      	mov	r5, r0
 802aee0:	4630      	mov	r0, r6
 802aee2:	f7ff f871 	bl	8029fc8 <_malloc_r>
 802aee6:	b948      	cbnz	r0, 802aefc <__smakebuf_r+0x44>
 802aee8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802aeec:	059a      	lsls	r2, r3, #22
 802aeee:	d4ef      	bmi.n	802aed0 <__smakebuf_r+0x18>
 802aef0:	f023 0303 	bic.w	r3, r3, #3
 802aef4:	f043 0302 	orr.w	r3, r3, #2
 802aef8:	81a3      	strh	r3, [r4, #12]
 802aefa:	e7e3      	b.n	802aec4 <__smakebuf_r+0xc>
 802aefc:	89a3      	ldrh	r3, [r4, #12]
 802aefe:	6020      	str	r0, [r4, #0]
 802af00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 802af04:	81a3      	strh	r3, [r4, #12]
 802af06:	9b00      	ldr	r3, [sp, #0]
 802af08:	6163      	str	r3, [r4, #20]
 802af0a:	9b01      	ldr	r3, [sp, #4]
 802af0c:	6120      	str	r0, [r4, #16]
 802af0e:	b15b      	cbz	r3, 802af28 <__smakebuf_r+0x70>
 802af10:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 802af14:	4630      	mov	r0, r6
 802af16:	f000 f81d 	bl	802af54 <_isatty_r>
 802af1a:	b128      	cbz	r0, 802af28 <__smakebuf_r+0x70>
 802af1c:	89a3      	ldrh	r3, [r4, #12]
 802af1e:	f023 0303 	bic.w	r3, r3, #3
 802af22:	f043 0301 	orr.w	r3, r3, #1
 802af26:	81a3      	strh	r3, [r4, #12]
 802af28:	89a3      	ldrh	r3, [r4, #12]
 802af2a:	431d      	orrs	r5, r3
 802af2c:	81a5      	strh	r5, [r4, #12]
 802af2e:	e7cf      	b.n	802aed0 <__smakebuf_r+0x18>

0802af30 <_fstat_r>:
 802af30:	b538      	push	{r3, r4, r5, lr}
 802af32:	4d07      	ldr	r5, [pc, #28]	; (802af50 <_fstat_r+0x20>)
 802af34:	2300      	movs	r3, #0
 802af36:	4604      	mov	r4, r0
 802af38:	4608      	mov	r0, r1
 802af3a:	4611      	mov	r1, r2
 802af3c:	602b      	str	r3, [r5, #0]
 802af3e:	f7da f902 	bl	8005146 <_fstat>
 802af42:	1c43      	adds	r3, r0, #1
 802af44:	d102      	bne.n	802af4c <_fstat_r+0x1c>
 802af46:	682b      	ldr	r3, [r5, #0]
 802af48:	b103      	cbz	r3, 802af4c <_fstat_r+0x1c>
 802af4a:	6023      	str	r3, [r4, #0]
 802af4c:	bd38      	pop	{r3, r4, r5, pc}
 802af4e:	bf00      	nop
 802af50:	2404089c 	.word	0x2404089c

0802af54 <_isatty_r>:
 802af54:	b538      	push	{r3, r4, r5, lr}
 802af56:	4d06      	ldr	r5, [pc, #24]	; (802af70 <_isatty_r+0x1c>)
 802af58:	2300      	movs	r3, #0
 802af5a:	4604      	mov	r4, r0
 802af5c:	4608      	mov	r0, r1
 802af5e:	602b      	str	r3, [r5, #0]
 802af60:	f7da f901 	bl	8005166 <_isatty>
 802af64:	1c43      	adds	r3, r0, #1
 802af66:	d102      	bne.n	802af6e <_isatty_r+0x1a>
 802af68:	682b      	ldr	r3, [r5, #0]
 802af6a:	b103      	cbz	r3, 802af6e <_isatty_r+0x1a>
 802af6c:	6023      	str	r3, [r4, #0]
 802af6e:	bd38      	pop	{r3, r4, r5, pc}
 802af70:	2404089c 	.word	0x2404089c

0802af74 <_sbrk_r>:
 802af74:	b538      	push	{r3, r4, r5, lr}
 802af76:	4d06      	ldr	r5, [pc, #24]	; (802af90 <_sbrk_r+0x1c>)
 802af78:	2300      	movs	r3, #0
 802af7a:	4604      	mov	r4, r0
 802af7c:	4608      	mov	r0, r1
 802af7e:	602b      	str	r3, [r5, #0]
 802af80:	f7da f90a 	bl	8005198 <_sbrk>
 802af84:	1c43      	adds	r3, r0, #1
 802af86:	d102      	bne.n	802af8e <_sbrk_r+0x1a>
 802af88:	682b      	ldr	r3, [r5, #0]
 802af8a:	b103      	cbz	r3, 802af8e <_sbrk_r+0x1a>
 802af8c:	6023      	str	r3, [r4, #0]
 802af8e:	bd38      	pop	{r3, r4, r5, pc}
 802af90:	2404089c 	.word	0x2404089c

0802af94 <__assert_func>:
 802af94:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 802af96:	4614      	mov	r4, r2
 802af98:	461a      	mov	r2, r3
 802af9a:	4b09      	ldr	r3, [pc, #36]	; (802afc0 <__assert_func+0x2c>)
 802af9c:	681b      	ldr	r3, [r3, #0]
 802af9e:	4605      	mov	r5, r0
 802afa0:	68d8      	ldr	r0, [r3, #12]
 802afa2:	b14c      	cbz	r4, 802afb8 <__assert_func+0x24>
 802afa4:	4b07      	ldr	r3, [pc, #28]	; (802afc4 <__assert_func+0x30>)
 802afa6:	9100      	str	r1, [sp, #0]
 802afa8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 802afac:	4906      	ldr	r1, [pc, #24]	; (802afc8 <__assert_func+0x34>)
 802afae:	462b      	mov	r3, r5
 802afb0:	f000 f872 	bl	802b098 <fiprintf>
 802afb4:	f000 f882 	bl	802b0bc <abort>
 802afb8:	4b04      	ldr	r3, [pc, #16]	; (802afcc <__assert_func+0x38>)
 802afba:	461c      	mov	r4, r3
 802afbc:	e7f3      	b.n	802afa6 <__assert_func+0x12>
 802afbe:	bf00      	nop
 802afc0:	24000838 	.word	0x24000838
 802afc4:	0802e557 	.word	0x0802e557
 802afc8:	0802e564 	.word	0x0802e564
 802afcc:	0802e592 	.word	0x0802e592

0802afd0 <_calloc_r>:
 802afd0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 802afd2:	fba1 2402 	umull	r2, r4, r1, r2
 802afd6:	b94c      	cbnz	r4, 802afec <_calloc_r+0x1c>
 802afd8:	4611      	mov	r1, r2
 802afda:	9201      	str	r2, [sp, #4]
 802afdc:	f7fe fff4 	bl	8029fc8 <_malloc_r>
 802afe0:	9a01      	ldr	r2, [sp, #4]
 802afe2:	4605      	mov	r5, r0
 802afe4:	b930      	cbnz	r0, 802aff4 <_calloc_r+0x24>
 802afe6:	4628      	mov	r0, r5
 802afe8:	b003      	add	sp, #12
 802afea:	bd30      	pop	{r4, r5, pc}
 802afec:	220c      	movs	r2, #12
 802afee:	6002      	str	r2, [r0, #0]
 802aff0:	2500      	movs	r5, #0
 802aff2:	e7f8      	b.n	802afe6 <_calloc_r+0x16>
 802aff4:	4621      	mov	r1, r4
 802aff6:	f7fe f87d 	bl	80290f4 <memset>
 802affa:	e7f4      	b.n	802afe6 <_calloc_r+0x16>

0802affc <__ascii_mbtowc>:
 802affc:	b082      	sub	sp, #8
 802affe:	b901      	cbnz	r1, 802b002 <__ascii_mbtowc+0x6>
 802b000:	a901      	add	r1, sp, #4
 802b002:	b142      	cbz	r2, 802b016 <__ascii_mbtowc+0x1a>
 802b004:	b14b      	cbz	r3, 802b01a <__ascii_mbtowc+0x1e>
 802b006:	7813      	ldrb	r3, [r2, #0]
 802b008:	600b      	str	r3, [r1, #0]
 802b00a:	7812      	ldrb	r2, [r2, #0]
 802b00c:	1e10      	subs	r0, r2, #0
 802b00e:	bf18      	it	ne
 802b010:	2001      	movne	r0, #1
 802b012:	b002      	add	sp, #8
 802b014:	4770      	bx	lr
 802b016:	4610      	mov	r0, r2
 802b018:	e7fb      	b.n	802b012 <__ascii_mbtowc+0x16>
 802b01a:	f06f 0001 	mvn.w	r0, #1
 802b01e:	e7f8      	b.n	802b012 <__ascii_mbtowc+0x16>

0802b020 <_realloc_r>:
 802b020:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802b024:	4680      	mov	r8, r0
 802b026:	4614      	mov	r4, r2
 802b028:	460e      	mov	r6, r1
 802b02a:	b921      	cbnz	r1, 802b036 <_realloc_r+0x16>
 802b02c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802b030:	4611      	mov	r1, r2
 802b032:	f7fe bfc9 	b.w	8029fc8 <_malloc_r>
 802b036:	b92a      	cbnz	r2, 802b044 <_realloc_r+0x24>
 802b038:	f7fe ff52 	bl	8029ee0 <_free_r>
 802b03c:	4625      	mov	r5, r4
 802b03e:	4628      	mov	r0, r5
 802b040:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802b044:	f000 f841 	bl	802b0ca <_malloc_usable_size_r>
 802b048:	4284      	cmp	r4, r0
 802b04a:	4607      	mov	r7, r0
 802b04c:	d802      	bhi.n	802b054 <_realloc_r+0x34>
 802b04e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 802b052:	d812      	bhi.n	802b07a <_realloc_r+0x5a>
 802b054:	4621      	mov	r1, r4
 802b056:	4640      	mov	r0, r8
 802b058:	f7fe ffb6 	bl	8029fc8 <_malloc_r>
 802b05c:	4605      	mov	r5, r0
 802b05e:	2800      	cmp	r0, #0
 802b060:	d0ed      	beq.n	802b03e <_realloc_r+0x1e>
 802b062:	42bc      	cmp	r4, r7
 802b064:	4622      	mov	r2, r4
 802b066:	4631      	mov	r1, r6
 802b068:	bf28      	it	cs
 802b06a:	463a      	movcs	r2, r7
 802b06c:	f7fe f933 	bl	80292d6 <memcpy>
 802b070:	4631      	mov	r1, r6
 802b072:	4640      	mov	r0, r8
 802b074:	f7fe ff34 	bl	8029ee0 <_free_r>
 802b078:	e7e1      	b.n	802b03e <_realloc_r+0x1e>
 802b07a:	4635      	mov	r5, r6
 802b07c:	e7df      	b.n	802b03e <_realloc_r+0x1e>

0802b07e <__ascii_wctomb>:
 802b07e:	b149      	cbz	r1, 802b094 <__ascii_wctomb+0x16>
 802b080:	2aff      	cmp	r2, #255	; 0xff
 802b082:	bf85      	ittet	hi
 802b084:	238a      	movhi	r3, #138	; 0x8a
 802b086:	6003      	strhi	r3, [r0, #0]
 802b088:	700a      	strbls	r2, [r1, #0]
 802b08a:	f04f 30ff 	movhi.w	r0, #4294967295
 802b08e:	bf98      	it	ls
 802b090:	2001      	movls	r0, #1
 802b092:	4770      	bx	lr
 802b094:	4608      	mov	r0, r1
 802b096:	4770      	bx	lr

0802b098 <fiprintf>:
 802b098:	b40e      	push	{r1, r2, r3}
 802b09a:	b503      	push	{r0, r1, lr}
 802b09c:	4601      	mov	r1, r0
 802b09e:	ab03      	add	r3, sp, #12
 802b0a0:	4805      	ldr	r0, [pc, #20]	; (802b0b8 <fiprintf+0x20>)
 802b0a2:	f853 2b04 	ldr.w	r2, [r3], #4
 802b0a6:	6800      	ldr	r0, [r0, #0]
 802b0a8:	9301      	str	r3, [sp, #4]
 802b0aa:	f7ff fd17 	bl	802aadc <_vfiprintf_r>
 802b0ae:	b002      	add	sp, #8
 802b0b0:	f85d eb04 	ldr.w	lr, [sp], #4
 802b0b4:	b003      	add	sp, #12
 802b0b6:	4770      	bx	lr
 802b0b8:	24000838 	.word	0x24000838

0802b0bc <abort>:
 802b0bc:	b508      	push	{r3, lr}
 802b0be:	2006      	movs	r0, #6
 802b0c0:	f000 f834 	bl	802b12c <raise>
 802b0c4:	2001      	movs	r0, #1
 802b0c6:	f7d9 ffef 	bl	80050a8 <_exit>

0802b0ca <_malloc_usable_size_r>:
 802b0ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 802b0ce:	1f18      	subs	r0, r3, #4
 802b0d0:	2b00      	cmp	r3, #0
 802b0d2:	bfbc      	itt	lt
 802b0d4:	580b      	ldrlt	r3, [r1, r0]
 802b0d6:	18c0      	addlt	r0, r0, r3
 802b0d8:	4770      	bx	lr

0802b0da <_raise_r>:
 802b0da:	291f      	cmp	r1, #31
 802b0dc:	b538      	push	{r3, r4, r5, lr}
 802b0de:	4604      	mov	r4, r0
 802b0e0:	460d      	mov	r5, r1
 802b0e2:	d904      	bls.n	802b0ee <_raise_r+0x14>
 802b0e4:	2316      	movs	r3, #22
 802b0e6:	6003      	str	r3, [r0, #0]
 802b0e8:	f04f 30ff 	mov.w	r0, #4294967295
 802b0ec:	bd38      	pop	{r3, r4, r5, pc}
 802b0ee:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 802b0f0:	b112      	cbz	r2, 802b0f8 <_raise_r+0x1e>
 802b0f2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 802b0f6:	b94b      	cbnz	r3, 802b10c <_raise_r+0x32>
 802b0f8:	4620      	mov	r0, r4
 802b0fa:	f000 f831 	bl	802b160 <_getpid_r>
 802b0fe:	462a      	mov	r2, r5
 802b100:	4601      	mov	r1, r0
 802b102:	4620      	mov	r0, r4
 802b104:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 802b108:	f000 b818 	b.w	802b13c <_kill_r>
 802b10c:	2b01      	cmp	r3, #1
 802b10e:	d00a      	beq.n	802b126 <_raise_r+0x4c>
 802b110:	1c59      	adds	r1, r3, #1
 802b112:	d103      	bne.n	802b11c <_raise_r+0x42>
 802b114:	2316      	movs	r3, #22
 802b116:	6003      	str	r3, [r0, #0]
 802b118:	2001      	movs	r0, #1
 802b11a:	e7e7      	b.n	802b0ec <_raise_r+0x12>
 802b11c:	2400      	movs	r4, #0
 802b11e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 802b122:	4628      	mov	r0, r5
 802b124:	4798      	blx	r3
 802b126:	2000      	movs	r0, #0
 802b128:	e7e0      	b.n	802b0ec <_raise_r+0x12>
	...

0802b12c <raise>:
 802b12c:	4b02      	ldr	r3, [pc, #8]	; (802b138 <raise+0xc>)
 802b12e:	4601      	mov	r1, r0
 802b130:	6818      	ldr	r0, [r3, #0]
 802b132:	f7ff bfd2 	b.w	802b0da <_raise_r>
 802b136:	bf00      	nop
 802b138:	24000838 	.word	0x24000838

0802b13c <_kill_r>:
 802b13c:	b538      	push	{r3, r4, r5, lr}
 802b13e:	4d07      	ldr	r5, [pc, #28]	; (802b15c <_kill_r+0x20>)
 802b140:	2300      	movs	r3, #0
 802b142:	4604      	mov	r4, r0
 802b144:	4608      	mov	r0, r1
 802b146:	4611      	mov	r1, r2
 802b148:	602b      	str	r3, [r5, #0]
 802b14a:	f7d9 ff9d 	bl	8005088 <_kill>
 802b14e:	1c43      	adds	r3, r0, #1
 802b150:	d102      	bne.n	802b158 <_kill_r+0x1c>
 802b152:	682b      	ldr	r3, [r5, #0]
 802b154:	b103      	cbz	r3, 802b158 <_kill_r+0x1c>
 802b156:	6023      	str	r3, [r4, #0]
 802b158:	bd38      	pop	{r3, r4, r5, pc}
 802b15a:	bf00      	nop
 802b15c:	2404089c 	.word	0x2404089c

0802b160 <_getpid_r>:
 802b160:	f7d9 bf8a 	b.w	8005078 <_getpid>

0802b164 <_init>:
 802b164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802b166:	bf00      	nop
 802b168:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802b16a:	bc08      	pop	{r3}
 802b16c:	469e      	mov	lr, r3
 802b16e:	4770      	bx	lr

0802b170 <_fini>:
 802b170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802b172:	bf00      	nop
 802b174:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802b176:	bc08      	pop	{r3}
 802b178:	469e      	mov	lr, r3
 802b17a:	4770      	bx	lr
