

================================================================
== Vitis HLS Report for 'matMultiply_float_6_6_6_2'
================================================================
* Date:           Thu Nov 24 12:24:04 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        KF_kernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.484 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      169|      169|  1.690 us|  1.690 us|  169|  169|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- matMul_loop_L     |      168|      168|        28|          -|          -|     6|        no|
        | + matMul_loop_N    |       26|       26|        26|          -|          -|     1|        no|
        |  ++ matMul_loop_M  |       24|       24|         8|          -|          -|     3|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mat_in_R_2_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mat_in_R_2_read" [../../src/hls_src/matrix_ops.h:4]   --->   Operation 12 'read' 'mat_in_R_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mat_in_R_1_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mat_in_R_1_read" [../../src/hls_src/matrix_ops.h:4]   --->   Operation 13 'read' 'mat_in_R_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mat_in_R_0_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mat_in_R_0_read" [../../src/hls_src/matrix_ops.h:4]   --->   Operation 14 'read' 'mat_in_R_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.48ns)   --->   "%br_ln13 = br void" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 15 'br' 'br_ln13' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.87>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln13, void %._crit_edge7.loopexit, i3 0, void %.lr.ph11" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 16 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.74ns)   --->   "%add_ln13 = add i3 %i, i3 1" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 17 'add' 'add_ln13' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i3 %i" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 18 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.69ns)   --->   "%icmp_ln13 = icmp_eq  i3 %i, i3 6" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 19 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %.split4, void %._crit_edge12.loopexit" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 21 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 22 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %i, i2 0" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 23 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.87ns)   --->   "%empty = sub i5 %p_shl, i5 %zext_ln13" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 24 'sub' 'empty' <Predicate = (!icmp_ln13)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.48ns)   --->   "%br_ln17 = br void" [../../src/hls_src/matrix_ops.h:17]   --->   Operation 25 'br' 'br_ln17' <Predicate = (!icmp_ln13)> <Delay = 0.48>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln32 = ret" [../../src/hls_src/matrix_ops.h:32]   --->   Operation 26 'ret' 'ret_ln32' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.74>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%k = phi i1 1, void %._crit_edge.loopexit, i1 0, void %.split4" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 27 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i1 %k" [../../src/hls_src/matrix_ops.h:17]   --->   Operation 28 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1"   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %k, void %.split2, void %._crit_edge7.loopexit" [../../src/hls_src/matrix_ops.h:17]   --->   Operation 30 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../../src/hls_src/matrix_ops.h:17]   --->   Operation 31 'specloopname' 'specloopname_ln17' <Predicate = (!k)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.74ns)   --->   "%add_ln20 = add i3 %zext_ln17, i3 %i" [../../src/hls_src/matrix_ops.h:20]   --->   Operation 32 'add' 'add_ln20' <Predicate = (!k)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i3 %add_ln20" [../../src/hls_src/matrix_ops.h:20]   --->   Operation 33 'zext' 'zext_ln20' <Predicate = (!k)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%mat_out_addr = getelementptr i32 %mat_out, i64 0, i64 %zext_ln20" [../../src/hls_src/matrix_ops.h:20]   --->   Operation 34 'getelementptr' 'mat_out_addr' <Predicate = (!k)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.48ns)   --->   "%br_ln23 = br void %.lr.ph" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 35 'br' 'br_ln23' <Predicate = (!k)> <Delay = 0.48>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 36 'br' 'br_ln0' <Predicate = (k)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.86>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%j = phi i2 %add_ln23, void %.split, i2 0, void %.split2" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 37 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%add1913 = phi i32 %tmp_1, void %.split, i32 0, void %.split2" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 38 'phi' 'add1913' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.62ns)   --->   "%add_ln23 = add i2 %j, i2 1" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 39 'add' 'add_ln23' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i2 %j" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 40 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.51ns)   --->   "%icmp_ln23 = icmp_eq  i2 %j, i2 3" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 41 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %.split, void %._crit_edge.loopexit" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 43 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.87ns)   --->   "%add_ln27 = add i5 %zext_ln23, i5 %empty" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 44 'add' 'add_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i5 %add_ln27" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 45 'zext' 'zext_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%mat_in_L_addr = getelementptr i32 %mat_in_L, i64 0, i64 %zext_ln27" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 46 'getelementptr' 'mat_in_L_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (0.79ns)   --->   "%mat_in_L_load = load i5 %mat_in_L_addr" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 47 'load' 'mat_in_L_load' <Predicate = (!icmp_ln23)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_4 : Operation 48 [1/1] (0.54ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %mat_in_R_0_read_1, i32 %mat_in_R_1_read_1, i32 %mat_in_R_2_read_1, i2 %j" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 48 'mux' 'tmp' <Predicate = (!icmp_ln23)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.51ns)   --->   "%icmp_ln27 = icmp_eq  i2 %add_ln23, i2 3" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 49 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (1.35ns)   --->   "%store_ln27 = store i32 %add1913, i6 %mat_out_addr" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 50 'store' 'store_ln27' <Predicate = (icmp_ln23)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 51 'br' 'br_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.46>
ST_5 : Operation 52 [1/2] (0.79ns)   --->   "%mat_in_L_load = load i5 %mat_in_L_addr" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 52 'load' 'mat_in_L_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_5 : Operation 53 [4/4] (4.67ns)   --->   "%mul = fmul i32 %mat_in_L_load, i32 %tmp" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 53 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.67>
ST_6 : Operation 54 [3/4] (4.67ns)   --->   "%mul = fmul i32 %mat_in_L_load, i32 %tmp" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 54 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.67>
ST_7 : Operation 55 [2/4] (4.67ns)   --->   "%mul = fmul i32 %mat_in_L_load, i32 %tmp" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 55 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.67>
ST_8 : Operation 56 [1/4] (4.67ns)   --->   "%mul = fmul i32 %mat_in_L_load, i32 %tmp" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 56 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.48>
ST_9 : Operation 57 [3/3] (5.48ns)   --->   "%tmp_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln27" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 57 'facc' 'tmp_1' <Predicate = true> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.48>
ST_10 : Operation 58 [2/3] (5.48ns)   --->   "%tmp_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln27" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 58 'facc' 'tmp_1' <Predicate = true> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.48>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 59 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/3] (5.48ns)   --->   "%tmp_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln27" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 60 'facc' 'tmp_1' <Predicate = true> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 61 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../../src/hls_src/matrix_ops.h:13) with incoming values : ('add_ln13', ../../src/hls_src/matrix_ops.h:13) [11]  (0.489 ns)

 <State 2>: 0.878ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/matrix_ops.h:13) with incoming values : ('add_ln13', ../../src/hls_src/matrix_ops.h:13) [11]  (0 ns)
	'sub' operation ('empty', ../../src/hls_src/matrix_ops.h:13) [20]  (0.878 ns)

 <State 3>: 0.746ns
The critical path consists of the following:
	'phi' operation ('k', ../../src/hls_src/matrix_ops.h:27) [23]  (0 ns)
	'add' operation ('add_ln20', ../../src/hls_src/matrix_ops.h:20) [29]  (0.746 ns)

 <State 4>: 1.86ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/matrix_ops.h:27) with incoming values : ('add_ln23', ../../src/hls_src/matrix_ops.h:23) [34]  (0 ns)
	'add' operation ('add_ln27', ../../src/hls_src/matrix_ops.h:27) [43]  (0.878 ns)
	'getelementptr' operation ('mat_in_L_addr', ../../src/hls_src/matrix_ops.h:27) [45]  (0 ns)
	'load' operation ('mat_in_L_load', ../../src/hls_src/matrix_ops.h:27) on array 'mat_in_L' [46]  (0.79 ns)
	blocking operation 0.196 ns on control path)

 <State 5>: 5.46ns
The critical path consists of the following:
	'load' operation ('mat_in_L_load', ../../src/hls_src/matrix_ops.h:27) on array 'mat_in_L' [46]  (0.79 ns)
	'fmul' operation ('mul', ../../src/hls_src/matrix_ops.h:27) [48]  (4.67 ns)

 <State 6>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul', ../../src/hls_src/matrix_ops.h:27) [48]  (4.67 ns)

 <State 7>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul', ../../src/hls_src/matrix_ops.h:27) [48]  (4.67 ns)

 <State 8>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul', ../../src/hls_src/matrix_ops.h:27) [48]  (4.67 ns)

 <State 9>: 5.48ns
The critical path consists of the following:
	'facc' operation ('tmp_1', ../../src/hls_src/matrix_ops.h:27) [50]  (5.48 ns)

 <State 10>: 5.48ns
The critical path consists of the following:
	'facc' operation ('tmp_1', ../../src/hls_src/matrix_ops.h:27) [50]  (5.48 ns)

 <State 11>: 5.48ns
The critical path consists of the following:
	'facc' operation ('tmp_1', ../../src/hls_src/matrix_ops.h:27) [50]  (5.48 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
