Drill report for /Users/ddkn/Documents/phd/pwj/strainlogger/pcb/pwjsignal/pwjsignal.kicad_pcb
Created on Tuesday, March 30, 2021 at 01:00:18 pm

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'pwjsignal.drl' contains
    plated through holes:
    =============================================================
    T1  0.32mm  0.013"  (21 holes)
    T2  0.65mm  0.026"  (2 holes)  (with 2 slots)
    T3  0.70mm  0.028"  (2 holes)  (with 2 slots)
    T4  1.00mm  0.039"  (117 holes)
    T5  1.10mm  0.043"  (10 holes)

    Total plated holes count 152


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T6  2.54mm  0.100"  (4 holes)

    Total unplated holes count 4
