#-----------------------------------------------------------
# Vivado v2013.1 (64-bit)
# Build 245391 by xbuild on Thu Mar 14 19:11:09 MDT 2013
# Start of session at: Fri Mar 15 09:42:24 2013
# Process ID: 7666
# Log file: /group/mvico/users/elzinga/designs/vita/vivado.log
# Journal file: /group/mvico/users/elzinga/designs/vita/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /group/mvico/users/elzinga/designs/vita/project_1/project_1.xpr
update_compile_order -fileset sources_1
create_ip -name fifo_generator -version 10.0 -vendor xilinx.com -library ip -module_name pulse_regen_k7
set_property -dict [list CONFIG.Component_Name {pulse_regen_k7} CONFIG.Fifo_Implementation {Independent_Clocks_Distributed_RAM} CONFIG.Input_Data_Width {1} CONFIG.Input_Depth {16} CONFIG.Valid_Flag {true}] [get_ips pulse_regen_k7]
generate_target  {synthesis instantiation_template}  [get_files  /group/mvico/users/elzinga/designs/vita/project_1/project_1.srcs/sources_1/ip/pulse_regen_k7/pulse_regen_k7.xci] -force
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
set_property part xc7k480tffg1156-1 [current_project]
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
set_property board xilinx.com:zynq:zc702:c [current_project]
ipx::open_core -upgrade true {/group/mvico/users/elzinga/designs/vita/project_1/component.xml}
set_property description {fmc_imageon_vita_receiver_v1_14} [ipx::current_core]
set_property display_name {fmc_imageon_vita_receiver_v1_14} [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::archive_core {/group/mvico/users/elzinga/designs/vita/project_1/xilinx.com_user_fmc_imageon_vita_receiver_1.0.zip} [ipx::current_core]
