Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jan 20 10:26:59 2025
| Host         : LenovoPablo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.168        0.000                      0                 3019        0.086        0.000                      0                 3019        2.000        0.000                       0                  1164  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sys_clock                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        3.168        0.000                      0                 3019        0.086        0.000                      0                 3019        3.750        0.000                       0                  1160  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.168ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/rd_reg__0/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.208ns  (logic 1.453ns (23.406%)  route 4.755ns (76.594%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.850    -0.866    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X108Y79        FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDRE (Prop_fdre_C_Q)         0.518    -0.348 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/Q
                         net (fo=43, routed)          1.682     1.333    design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/mem_axi_rvalid
    SLICE_X111Y69        LUT3 (Prop_lut3_I1_O)        0.152     1.485 f  design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/is_sb_sh_sw_i_4/O
                         net (fo=12, routed)          0.670     2.155    design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/mem_valid_reg
    SLICE_X110Y62        LUT6 (Prop_lut6_I2_O)        0.332     2.487 f  design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/is_sb_sh_sw_i_3/O
                         net (fo=10, routed)          0.769     3.256    design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/mem_state_reg[0]
    SLICE_X106Y61        LUT4 (Prop_lut4_I2_O)        0.119     3.375 f  design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/rd0__0_i_20/O
                         net (fo=2, routed)           0.299     3.674    design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/mem_do_rdata_reg
    SLICE_X106Y61        LUT6 (Prop_lut6_I5_O)        0.332     4.006 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/rd0__0_i_1/O
                         net (fo=34, routed)          1.335     5.342    design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/resetn_1[0]
    DSP48_X3Y29          DSP48E1                                      r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/rd_reg__0/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.680     8.511    design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/clk
    DSP48_X3Y29          DSP48E1                                      r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/rd_reg__0/CLK
                         clock pessimism              0.567     9.078    
                         clock uncertainty           -0.072     9.007    
    DSP48_X3Y29          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.497     8.510    design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/rd_reg__0
  -------------------------------------------------------------------
                         required time                          8.510    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  3.168    

Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/rd0__0/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 1.453ns (23.951%)  route 4.614ns (76.049%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.850    -0.866    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X108Y79        FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDRE (Prop_fdre_C_Q)         0.518    -0.348 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/Q
                         net (fo=43, routed)          1.682     1.333    design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/mem_axi_rvalid
    SLICE_X111Y69        LUT3 (Prop_lut3_I1_O)        0.152     1.485 f  design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/is_sb_sh_sw_i_4/O
                         net (fo=12, routed)          0.670     2.155    design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/mem_valid_reg
    SLICE_X110Y62        LUT6 (Prop_lut6_I2_O)        0.332     2.487 f  design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/is_sb_sh_sw_i_3/O
                         net (fo=10, routed)          0.769     3.256    design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/mem_state_reg[0]
    SLICE_X106Y61        LUT4 (Prop_lut4_I2_O)        0.119     3.375 f  design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/rd0__0_i_20/O
                         net (fo=2, routed)           0.299     3.674    design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/mem_do_rdata_reg
    SLICE_X106Y61        LUT6 (Prop_lut6_I5_O)        0.332     4.006 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/rd0__0_i_1/O
                         net (fo=34, routed)          1.194     5.200    design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/resetn_1[0]
    DSP48_X3Y28          DSP48E1                                      r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/rd0__0/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.683     8.514    design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/clk
    DSP48_X3Y28          DSP48E1                                      r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/rd0__0/CLK
                         clock pessimism              0.567     9.081    
                         clock uncertainty           -0.072     9.010    
    DSP48_X3Y28          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.497     8.513    design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/rd0__0
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -5.200    
  -------------------------------------------------------------------
                         slack                                  3.312    

Slack (MET) :             3.329ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/picorv32_0/inst/picorv32_core/reg_op1_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.287ns  (logic 1.453ns (23.110%)  route 4.834ns (76.890%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.850    -0.866    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X108Y79        FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDRE (Prop_fdre_C_Q)         0.518    -0.348 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/Q
                         net (fo=43, routed)          1.682     1.333    design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/mem_axi_rvalid
    SLICE_X111Y69        LUT3 (Prop_lut3_I1_O)        0.152     1.485 f  design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/is_sb_sh_sw_i_4/O
                         net (fo=12, routed)          0.670     2.155    design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/mem_valid_reg
    SLICE_X110Y62        LUT6 (Prop_lut6_I2_O)        0.332     2.487 f  design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/is_sb_sh_sw_i_3/O
                         net (fo=10, routed)          0.769     3.256    design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/mem_state_reg[0]
    SLICE_X106Y61        LUT4 (Prop_lut4_I2_O)        0.119     3.375 f  design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/rd0__0_i_20/O
                         net (fo=2, routed)           0.299     3.674    design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/mem_do_rdata_reg
    SLICE_X106Y61        LUT6 (Prop_lut6_I5_O)        0.332     4.006 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/rd0__0_i_1/O
                         net (fo=34, routed)          1.415     5.421    design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul_n_5
    SLICE_X94Y73         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/reg_op1_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.593     8.424    design_1_i/picorv32_0/inst/picorv32_core/clk
    SLICE_X94Y73         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/reg_op1_reg[16]/C
                         clock pessimism              0.567     8.991    
                         clock uncertainty           -0.072     8.919    
    SLICE_X94Y73         FDRE (Setup_fdre_C_CE)      -0.169     8.750    design_1_i/picorv32_0/inst/picorv32_core/reg_op1_reg[16]
  -------------------------------------------------------------------
                         required time                          8.750    
                         arrival time                          -5.421    
  -------------------------------------------------------------------
                         slack                                  3.329    

Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/pcpi_wait_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 2.567ns (39.376%)  route 3.952ns (60.624%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 8.365 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.775    -0.941    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/clk
    SLICE_X92Y66         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/pcpi_wait_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/pcpi_wait_reg/Q
                         net (fo=47, routed)          2.202     1.779    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/pcpi_div_wait
    SLICE_X88Y71         LUT2 (Prop_lut2_I0_O)        0.154     1.933 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/divisor[61]_i_2/O
                         net (fo=61, routed)          1.750     3.683    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/start
    SLICE_X89Y64         LUT6 (Prop_lut6_I2_O)        0.327     4.010 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend[3]_i_9/O
                         net (fo=1, routed)           0.000     4.010    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend[3]_i_9_n_0
    SLICE_X89Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.560 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.560    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[3]_i_1_n_0
    SLICE_X89Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.674    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[7]_i_1_n_0
    SLICE_X89Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.788    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[11]_i_1_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.902    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[15]_i_1_n_0
    SLICE_X89Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.016 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.016    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[19]_i_1_n_0
    SLICE_X89Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.130 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.130    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[23]_i_1_n_0
    SLICE_X89Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.244 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.244    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[27]_i_1_n_0
    SLICE_X89Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.578 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     5.578    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[31]_i_2_n_6
    SLICE_X89Y71         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.534     8.365    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/clk
    SLICE_X89Y71         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[29]/C
                         clock pessimism              0.567     8.932    
                         clock uncertainty           -0.072     8.860    
    SLICE_X89Y71         FDRE (Setup_fdre_C_D)        0.062     8.922    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[29]
  -------------------------------------------------------------------
                         required time                          8.922    
                         arrival time                          -5.578    
  -------------------------------------------------------------------
                         slack                                  3.344    

Slack (MET) :             3.365ns  (required time - arrival time)
  Source:                 design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/pcpi_wait_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 2.546ns (39.180%)  route 3.952ns (60.820%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 8.365 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.775    -0.941    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/clk
    SLICE_X92Y66         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/pcpi_wait_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/pcpi_wait_reg/Q
                         net (fo=47, routed)          2.202     1.779    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/pcpi_div_wait
    SLICE_X88Y71         LUT2 (Prop_lut2_I0_O)        0.154     1.933 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/divisor[61]_i_2/O
                         net (fo=61, routed)          1.750     3.683    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/start
    SLICE_X89Y64         LUT6 (Prop_lut6_I2_O)        0.327     4.010 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend[3]_i_9/O
                         net (fo=1, routed)           0.000     4.010    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend[3]_i_9_n_0
    SLICE_X89Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.560 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.560    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[3]_i_1_n_0
    SLICE_X89Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.674    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[7]_i_1_n_0
    SLICE_X89Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.788    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[11]_i_1_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.902    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[15]_i_1_n_0
    SLICE_X89Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.016 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.016    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[19]_i_1_n_0
    SLICE_X89Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.130 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.130    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[23]_i_1_n_0
    SLICE_X89Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.244 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.244    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[27]_i_1_n_0
    SLICE_X89Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.557 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000     5.557    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[31]_i_2_n_4
    SLICE_X89Y71         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.534     8.365    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/clk
    SLICE_X89Y71         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[31]/C
                         clock pessimism              0.567     8.932    
                         clock uncertainty           -0.072     8.860    
    SLICE_X89Y71         FDRE (Setup_fdre_C_D)        0.062     8.922    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[31]
  -------------------------------------------------------------------
                         required time                          8.922    
                         arrival time                          -5.557    
  -------------------------------------------------------------------
                         slack                                  3.365    

Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/pcpi_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_div_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 0.704ns (11.513%)  route 5.411ns (88.487%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.011ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.705    -1.011    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/clk
    SLICE_X88Y72         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/pcpi_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.555 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/pcpi_ready_reg/Q
                         net (fo=40, routed)          3.471     2.915    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/pcpi_ready_reg_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.124     3.039 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_rem_i_3/O
                         net (fo=1, routed)           0.670     3.710    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_rem_i_3_n_0
    SLICE_X111Y66        LUT6 (Prop_lut6_I4_O)        0.124     3.834 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_rem_i_1/O
                         net (fo=4, routed)           1.270     5.103    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_rem_i_1_n_0
    SLICE_X93Y66         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_div_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.599     8.430    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/clk
    SLICE_X93Y66         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_div_reg/C
                         clock pessimism              0.567     8.997    
                         clock uncertainty           -0.072     8.925    
    SLICE_X93Y66         FDRE (Setup_fdre_C_R)       -0.429     8.496    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_div_reg
  -------------------------------------------------------------------
                         required time                          8.496    
                         arrival time                          -5.103    
  -------------------------------------------------------------------
                         slack                                  3.393    

Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/pcpi_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_divu_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 0.704ns (11.513%)  route 5.411ns (88.487%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.011ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.705    -1.011    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/clk
    SLICE_X88Y72         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/pcpi_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.555 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/pcpi_ready_reg/Q
                         net (fo=40, routed)          3.471     2.915    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/pcpi_ready_reg_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.124     3.039 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_rem_i_3/O
                         net (fo=1, routed)           0.670     3.710    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_rem_i_3_n_0
    SLICE_X111Y66        LUT6 (Prop_lut6_I4_O)        0.124     3.834 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_rem_i_1/O
                         net (fo=4, routed)           1.270     5.103    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_rem_i_1_n_0
    SLICE_X93Y66         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_divu_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.599     8.430    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/clk
    SLICE_X93Y66         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_divu_reg/C
                         clock pessimism              0.567     8.997    
                         clock uncertainty           -0.072     8.925    
    SLICE_X93Y66         FDRE (Setup_fdre_C_R)       -0.429     8.496    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_divu_reg
  -------------------------------------------------------------------
                         required time                          8.496    
                         arrival time                          -5.103    
  -------------------------------------------------------------------
                         slack                                  3.393    

Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/pcpi_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_rem_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 0.704ns (11.513%)  route 5.411ns (88.487%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.011ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.705    -1.011    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/clk
    SLICE_X88Y72         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/pcpi_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.555 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/pcpi_ready_reg/Q
                         net (fo=40, routed)          3.471     2.915    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/pcpi_ready_reg_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.124     3.039 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_rem_i_3/O
                         net (fo=1, routed)           0.670     3.710    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_rem_i_3_n_0
    SLICE_X111Y66        LUT6 (Prop_lut6_I4_O)        0.124     3.834 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_rem_i_1/O
                         net (fo=4, routed)           1.270     5.103    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_rem_i_1_n_0
    SLICE_X93Y66         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_rem_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.599     8.430    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/clk
    SLICE_X93Y66         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_rem_reg/C
                         clock pessimism              0.567     8.997    
                         clock uncertainty           -0.072     8.925    
    SLICE_X93Y66         FDRE (Setup_fdre_C_R)       -0.429     8.496    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_rem_reg
  -------------------------------------------------------------------
                         required time                          8.496    
                         arrival time                          -5.103    
  -------------------------------------------------------------------
                         slack                                  3.393    

Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/pcpi_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_remu_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 0.704ns (11.513%)  route 5.411ns (88.487%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.011ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.705    -1.011    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/clk
    SLICE_X88Y72         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/pcpi_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.555 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/pcpi_ready_reg/Q
                         net (fo=40, routed)          3.471     2.915    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/pcpi_ready_reg_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.124     3.039 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_rem_i_3/O
                         net (fo=1, routed)           0.670     3.710    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_rem_i_3_n_0
    SLICE_X111Y66        LUT6 (Prop_lut6_I4_O)        0.124     3.834 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_rem_i_1/O
                         net (fo=4, routed)           1.270     5.103    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_rem_i_1_n_0
    SLICE_X93Y66         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_remu_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.599     8.430    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/clk
    SLICE_X93Y66         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_remu_reg/C
                         clock pessimism              0.567     8.997    
                         clock uncertainty           -0.072     8.925    
    SLICE_X93Y66         FDRE (Setup_fdre_C_R)       -0.429     8.496    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/instr_remu_reg
  -------------------------------------------------------------------
                         required time                          8.496    
                         arrival time                          -5.103    
  -------------------------------------------------------------------
                         slack                                  3.393    

Slack (MET) :             3.439ns  (required time - arrival time)
  Source:                 design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/pcpi_wait_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 2.472ns (38.479%)  route 3.952ns (61.521%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 8.365 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.775    -0.941    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/clk
    SLICE_X92Y66         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/pcpi_wait_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/pcpi_wait_reg/Q
                         net (fo=47, routed)          2.202     1.779    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/pcpi_div_wait
    SLICE_X88Y71         LUT2 (Prop_lut2_I0_O)        0.154     1.933 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/divisor[61]_i_2/O
                         net (fo=61, routed)          1.750     3.683    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/start
    SLICE_X89Y64         LUT6 (Prop_lut6_I2_O)        0.327     4.010 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend[3]_i_9/O
                         net (fo=1, routed)           0.000     4.010    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend[3]_i_9_n_0
    SLICE_X89Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.560 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.560    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[3]_i_1_n_0
    SLICE_X89Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.674    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[7]_i_1_n_0
    SLICE_X89Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.788    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[11]_i_1_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.902    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[15]_i_1_n_0
    SLICE_X89Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.016 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.016    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[19]_i_1_n_0
    SLICE_X89Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.130 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.130    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[23]_i_1_n_0
    SLICE_X89Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.244 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.244    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[27]_i_1_n_0
    SLICE_X89Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.483 r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     5.483    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[31]_i_2_n_5
    SLICE_X89Y71         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.534     8.365    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/clk
    SLICE_X89Y71         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[30]/C
                         clock pessimism              0.567     8.932    
                         clock uncertainty           -0.072     8.860    
    SLICE_X89Y71         FDRE (Setup_fdre_C_D)        0.062     8.922    design_1_i/picorv32_0/inst/picorv32_core/pcpi_div/dividend_reg[30]
  -------------------------------------------------------------------
                         required time                          8.922    
                         arrival time                          -5.483    
  -------------------------------------------------------------------
                         slack                                  3.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/picorv32_0/inst/picorv32_core/latched_rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.329%)  route 0.200ns (58.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.604    -0.627    design_1_i/picorv32_0/inst/picorv32_core/clk
    SLICE_X99Y63         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/latched_rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/picorv32_0/inst/picorv32_core/latched_rd_reg[3]/Q
                         net (fo=97, routed)          0.200    -0.286    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/ADDRD3
    SLICE_X100Y63        RAMD32                                       r  design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.873    -0.867    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/WCLK
    SLICE_X100Y63        RAMD32                                       r  design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.254    -0.612    
    SLICE_X100Y63        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.372    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/picorv32_0/inst/picorv32_core/latched_rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.329%)  route 0.200ns (58.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.604    -0.627    design_1_i/picorv32_0/inst/picorv32_core/clk
    SLICE_X99Y63         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/latched_rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/picorv32_0/inst/picorv32_core/latched_rd_reg[3]/Q
                         net (fo=97, routed)          0.200    -0.286    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/ADDRD3
    SLICE_X100Y63        RAMD32                                       r  design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.873    -0.867    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/WCLK
    SLICE_X100Y63        RAMD32                                       r  design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.254    -0.612    
    SLICE_X100Y63        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.372    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/picorv32_0/inst/picorv32_core/latched_rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.329%)  route 0.200ns (58.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.604    -0.627    design_1_i/picorv32_0/inst/picorv32_core/clk
    SLICE_X99Y63         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/latched_rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/picorv32_0/inst/picorv32_core/latched_rd_reg[3]/Q
                         net (fo=97, routed)          0.200    -0.286    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/ADDRD3
    SLICE_X100Y63        RAMD32                                       r  design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.873    -0.867    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/WCLK
    SLICE_X100Y63        RAMD32                                       r  design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism              0.254    -0.612    
    SLICE_X100Y63        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.372    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/picorv32_0/inst/picorv32_core/latched_rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.329%)  route 0.200ns (58.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.604    -0.627    design_1_i/picorv32_0/inst/picorv32_core/clk
    SLICE_X99Y63         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/latched_rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/picorv32_0/inst/picorv32_core/latched_rd_reg[3]/Q
                         net (fo=97, routed)          0.200    -0.286    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/ADDRD3
    SLICE_X100Y63        RAMD32                                       r  design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.873    -0.867    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/WCLK
    SLICE_X100Y63        RAMD32                                       r  design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.254    -0.612    
    SLICE_X100Y63        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.372    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/picorv32_0/inst/picorv32_core/latched_rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.329%)  route 0.200ns (58.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.604    -0.627    design_1_i/picorv32_0/inst/picorv32_core/clk
    SLICE_X99Y63         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/latched_rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/picorv32_0/inst/picorv32_core/latched_rd_reg[3]/Q
                         net (fo=97, routed)          0.200    -0.286    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/ADDRD3
    SLICE_X100Y63        RAMD32                                       r  design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.873    -0.867    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/WCLK
    SLICE_X100Y63        RAMD32                                       r  design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism              0.254    -0.612    
    SLICE_X100Y63        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.372    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/picorv32_0/inst/picorv32_core/latched_rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.329%)  route 0.200ns (58.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.604    -0.627    design_1_i/picorv32_0/inst/picorv32_core/clk
    SLICE_X99Y63         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/latched_rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/picorv32_0/inst/picorv32_core/latched_rd_reg[3]/Q
                         net (fo=97, routed)          0.200    -0.286    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/ADDRD3
    SLICE_X100Y63        RAMD32                                       r  design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.873    -0.867    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/WCLK
    SLICE_X100Y63        RAMD32                                       r  design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.254    -0.612    
    SLICE_X100Y63        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.372    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/picorv32_0/inst/picorv32_core/latched_rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.329%)  route 0.200ns (58.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.604    -0.627    design_1_i/picorv32_0/inst/picorv32_core/clk
    SLICE_X99Y63         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/latched_rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/picorv32_0/inst/picorv32_core/latched_rd_reg[3]/Q
                         net (fo=97, routed)          0.200    -0.286    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/ADDRD3
    SLICE_X100Y63        RAMS32                                       r  design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.873    -0.867    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/WCLK
    SLICE_X100Y63        RAMS32                                       r  design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMD/CLK
                         clock pessimism              0.254    -0.612    
    SLICE_X100Y63        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.372    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/picorv32_0/inst/picorv32_core/latched_rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.329%)  route 0.200ns (58.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.604    -0.627    design_1_i/picorv32_0/inst/picorv32_core/clk
    SLICE_X99Y63         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/latched_rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/picorv32_0/inst/picorv32_core/latched_rd_reg[3]/Q
                         net (fo=97, routed)          0.200    -0.286    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/ADDRD3
    SLICE_X100Y63        RAMS32                                       r  design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.873    -0.867    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/WCLK
    SLICE_X100Y63        RAMS32                                       r  design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMD_D1/CLK
                         clock pessimism              0.254    -0.612    
    SLICE_X100Y63        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.372    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/picorv32_0/inst/picorv32_core/latched_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.197%)  route 0.284ns (66.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.604    -0.627    design_1_i/picorv32_0/inst/picorv32_core/clk
    SLICE_X99Y63         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/latched_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/picorv32_0/inst/picorv32_core/latched_rd_reg[0]/Q
                         net (fo=97, routed)          0.284    -0.203    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r2_0_31_0_5/ADDRD0
    SLICE_X100Y64        RAMD32                                       r  design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.873    -0.867    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r2_0_31_0_5/WCLK
    SLICE_X100Y64        RAMD32                                       r  design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.254    -0.612    
    SLICE_X100Y64        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.302    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/picorv32_0/inst/picorv32_core/latched_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.197%)  route 0.284ns (66.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.604    -0.627    design_1_i/picorv32_0/inst/picorv32_core/clk
    SLICE_X99Y63         FDRE                                         r  design_1_i/picorv32_0/inst/picorv32_core/latched_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/picorv32_0/inst/picorv32_core/latched_rd_reg[0]/Q
                         net (fo=97, routed)          0.284    -0.203    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r2_0_31_0_5/ADDRD0
    SLICE_X100Y64        RAMD32                                       r  design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.873    -0.867    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r2_0_31_0_5/WCLK
    SLICE_X100Y64        RAMD32                                       r  design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.254    -0.612    
    SLICE_X100Y64        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.302    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y29      design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/rd_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y27      design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/rd_reg/CLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X3Y28      design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/rd0__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X3Y26      design_1_i/picorv32_0/inst/picorv32_core/pcpi_mul/rd0/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X108Y81    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y81    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y81    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y81    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y63    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y63    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y63    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y63    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y63    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y63    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y63    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y63    design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y72     design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y72     design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y67     design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y67     design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y67     design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y67     design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y67     design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y67     design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y67     design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y67     design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y72     design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y72     design_1_i/picorv32_0/inst/picorv32_core/cpuregs_reg_r1_0_31_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



