verilog xil_defaultlib --include "../../../ipstatic/hdl" \
"../../../../fpga.gen/sources_1/ip/AXI4_TO_AXI4Lite_IP/sim/AXI4_TO_AXI4Lite_IP.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
