/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_vice2_arcss_ess_adi_1_1.h $
 * $brcm_Revision: Hydra_Software_Devel/4 $
 * $brcm_Date: 3/23/12 9:04a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Dec  6 18:45:13 2011
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/a0/bchp_vice2_arcss_ess_adi_1_1.h $
 * 
 * Hydra_Software_Devel/4   3/23/12 9:04a vanessah
 * SW7435-3: roll back ViCE RDB changes
 * 
 * Hydra_Software_Devel/2   12/7/11 4:46p mward
 * SW7435-3: Synced up with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_VICE2_ARCSS_ESS_ADI_1_1_H__
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_H__

/***************************************************************************
 *VICE2_ARCSS_ESS_ADI_1_1 - VICE2 ARC0 DINO Registers 1 1
 ***************************************************************************/

/***************************************************************************
 *ADI_RX_FIFO%i - ADI RX FIFO
 ***************************************************************************/
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_FIFOi_ARRAY_BASE       0x00858000
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_FIFOi_ARRAY_START      0
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_FIFOi_ARRAY_END        2
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_FIFOi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *ADI_RX_FIFO%i - ADI RX FIFO
 ***************************************************************************/
/* VICE2_ARCSS_ESS_ADI_1_1 :: ADI_RX_FIFOi :: reserved0 [31:24] */
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_FIFOi_reserved0_MASK   0xff000000
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_FIFOi_reserved0_SHIFT  24

/* VICE2_ARCSS_ESS_ADI_1_1 :: ADI_RX_FIFOi :: ADDR_OFFSET [23:12] */
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_FIFOi_ADDR_OFFSET_MASK 0x00fff000
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_FIFOi_ADDR_OFFSET_SHIFT 12
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_FIFOi_ADDR_OFFSET_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_ADI_1_1 :: ADI_RX_FIFOi :: SIZE [11:00] */
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_FIFOi_SIZE_MASK        0x00000fff
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_FIFOi_SIZE_SHIFT       0
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_FIFOi_SIZE_DEFAULT     0x00000000


/***************************************************************************
 *ADI_RX_WRITE%i - ADI RX WRITE
 ***************************************************************************/
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_WRITEi_ARRAY_BASE      0x00858040
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_WRITEi_ARRAY_START     0
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_WRITEi_ARRAY_END       2
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_WRITEi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *ADI_RX_WRITE%i - ADI RX WRITE
 ***************************************************************************/
/* VICE2_ARCSS_ESS_ADI_1_1 :: ADI_RX_WRITEi :: reserved0 [31:13] */
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_WRITEi_reserved0_MASK  0xffffe000
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_WRITEi_reserved0_SHIFT 13

/* VICE2_ARCSS_ESS_ADI_1_1 :: ADI_RX_WRITEi :: FULL [12:12] */
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_WRITEi_FULL_MASK       0x00001000
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_WRITEi_FULL_SHIFT      12
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_WRITEi_FULL_DEFAULT    0x00000000

/* VICE2_ARCSS_ESS_ADI_1_1 :: ADI_RX_WRITEi :: POINTER [11:00] */
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_WRITEi_POINTER_MASK    0x00000fff
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_WRITEi_POINTER_SHIFT   0
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_WRITEi_POINTER_DEFAULT 0x00000000


/***************************************************************************
 *ADI_RX_READ%i - ADI RX POINTERS
 ***************************************************************************/
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_READi_ARRAY_BASE       0x00858060
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_READi_ARRAY_START      0
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_READi_ARRAY_END        2
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_READi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *ADI_RX_READ%i - ADI RX POINTERS
 ***************************************************************************/
/* VICE2_ARCSS_ESS_ADI_1_1 :: ADI_RX_READi :: reserved0 [31:15] */
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_READi_reserved0_MASK   0xffff8000
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_READi_reserved0_SHIFT  15

/* VICE2_ARCSS_ESS_ADI_1_1 :: ADI_RX_READi :: CLEAR_WP [14:14] */
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_READi_CLEAR_WP_MASK    0x00004000
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_READi_CLEAR_WP_SHIFT   14
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_READi_CLEAR_WP_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_ADI_1_1 :: ADI_RX_READi :: CLEAR_PHASE [13:13] */
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_READi_CLEAR_PHASE_MASK 0x00002000
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_READi_CLEAR_PHASE_SHIFT 13
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_READi_CLEAR_PHASE_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_ADI_1_1 :: ADI_RX_READi :: SET_PHASE [12:12] */
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_READi_SET_PHASE_MASK   0x00001000
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_READi_SET_PHASE_SHIFT  12
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_READi_SET_PHASE_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_ADI_1_1 :: ADI_RX_READi :: POINTER [11:00] */
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_READi_POINTER_MASK     0x00000fff
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_READi_POINTER_SHIFT    0
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_READi_POINTER_DEFAULT  0x00000000


/***************************************************************************
 *ADI_RX_FIFO_EN%i - ADI RX FIFO_EN
 ***************************************************************************/
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_FIFO_ENi_ARRAY_BASE    0x00858080
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_FIFO_ENi_ARRAY_START   0
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_FIFO_ENi_ARRAY_END     2
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_FIFO_ENi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *ADI_RX_FIFO_EN%i - ADI RX FIFO_EN
 ***************************************************************************/
/* VICE2_ARCSS_ESS_ADI_1_1 :: ADI_RX_FIFO_ENi :: reserved0 [31:01] */
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_FIFO_ENi_reserved0_MASK 0xfffffffe
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_FIFO_ENi_reserved0_SHIFT 1

/* VICE2_ARCSS_ESS_ADI_1_1 :: ADI_RX_FIFO_ENi :: ENABLE [00:00] */
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_FIFO_ENi_ENABLE_MASK   0x00000001
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_FIFO_ENi_ENABLE_SHIFT  0
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_RX_FIFO_ENi_ENABLE_DEFAULT 0x00000000


/***************************************************************************
 *ADI_TX_FIFO%i - ADI TX FIFO
 ***************************************************************************/
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_FIFOi_ARRAY_BASE       0x00858200
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_FIFOi_ARRAY_START      0
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_FIFOi_ARRAY_END        1
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_FIFOi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *ADI_TX_FIFO%i - ADI TX FIFO
 ***************************************************************************/
/* VICE2_ARCSS_ESS_ADI_1_1 :: ADI_TX_FIFOi :: reserved0 [31:24] */
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_FIFOi_reserved0_MASK   0xff000000
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_FIFOi_reserved0_SHIFT  24

/* VICE2_ARCSS_ESS_ADI_1_1 :: ADI_TX_FIFOi :: ADDR_OFFSET [23:12] */
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_FIFOi_ADDR_OFFSET_MASK 0x00fff000
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_FIFOi_ADDR_OFFSET_SHIFT 12
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_FIFOi_ADDR_OFFSET_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_ADI_1_1 :: ADI_TX_FIFOi :: SIZE [11:00] */
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_FIFOi_SIZE_MASK        0x00000fff
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_FIFOi_SIZE_SHIFT       0
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_FIFOi_SIZE_DEFAULT     0x00000000


/***************************************************************************
 *ADI_TX_READ%i - ADI TX READ
 ***************************************************************************/
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_READi_ARRAY_BASE       0x00858240
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_READi_ARRAY_START      0
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_READi_ARRAY_END        1
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_READi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *ADI_TX_READ%i - ADI TX READ
 ***************************************************************************/
/* VICE2_ARCSS_ESS_ADI_1_1 :: ADI_TX_READi :: reserved0 [31:13] */
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_READi_reserved0_MASK   0xffffe000
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_READi_reserved0_SHIFT  13

/* VICE2_ARCSS_ESS_ADI_1_1 :: ADI_TX_READi :: EMPTY [12:12] */
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_READi_EMPTY_MASK       0x00001000
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_READi_EMPTY_SHIFT      12
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_READi_EMPTY_DEFAULT    0x00000001

/* VICE2_ARCSS_ESS_ADI_1_1 :: ADI_TX_READi :: POINTER [11:00] */
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_READi_POINTER_MASK     0x00000fff
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_READi_POINTER_SHIFT    0
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_READi_POINTER_DEFAULT  0x00000000


/***************************************************************************
 *ADI_TX_WRITE%i - ADI TX POINTERS
 ***************************************************************************/
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_WRITEi_ARRAY_BASE      0x00858260
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_WRITEi_ARRAY_START     0
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_WRITEi_ARRAY_END       1
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_WRITEi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *ADI_TX_WRITE%i - ADI TX POINTERS
 ***************************************************************************/
/* VICE2_ARCSS_ESS_ADI_1_1 :: ADI_TX_WRITEi :: reserved0 [31:15] */
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_WRITEi_reserved0_MASK  0xffff8000
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_WRITEi_reserved0_SHIFT 15

/* VICE2_ARCSS_ESS_ADI_1_1 :: ADI_TX_WRITEi :: CLEAR_RP [14:14] */
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_WRITEi_CLEAR_RP_MASK   0x00004000
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_WRITEi_CLEAR_RP_SHIFT  14
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_WRITEi_CLEAR_RP_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_ADI_1_1 :: ADI_TX_WRITEi :: CLEAR_PHASE [13:13] */
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_WRITEi_CLEAR_PHASE_MASK 0x00002000
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_WRITEi_CLEAR_PHASE_SHIFT 13
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_WRITEi_CLEAR_PHASE_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_ADI_1_1 :: ADI_TX_WRITEi :: SET_PHASE [12:12] */
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_WRITEi_SET_PHASE_MASK  0x00001000
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_WRITEi_SET_PHASE_SHIFT 12
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_WRITEi_SET_PHASE_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_ADI_1_1 :: ADI_TX_WRITEi :: POINTER [11:00] */
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_WRITEi_POINTER_MASK    0x00000fff
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_WRITEi_POINTER_SHIFT   0
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_WRITEi_POINTER_DEFAULT 0x00000000


/***************************************************************************
 *ADI_TX_FIFO_EN%i - ADI TX FIFO_EN
 ***************************************************************************/
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_FIFO_ENi_ARRAY_BASE    0x00858280
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_FIFO_ENi_ARRAY_START   0
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_FIFO_ENi_ARRAY_END     1
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_FIFO_ENi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *ADI_TX_FIFO_EN%i - ADI TX FIFO_EN
 ***************************************************************************/
/* VICE2_ARCSS_ESS_ADI_1_1 :: ADI_TX_FIFO_ENi :: reserved0 [31:01] */
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_FIFO_ENi_reserved0_MASK 0xfffffffe
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_FIFO_ENi_reserved0_SHIFT 1

/* VICE2_ARCSS_ESS_ADI_1_1 :: ADI_TX_FIFO_ENi :: ENABLE [00:00] */
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_FIFO_ENi_ENABLE_MASK   0x00000001
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_FIFO_ENi_ENABLE_SHIFT  0
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_FIFO_ENi_ENABLE_DEFAULT 0x00000000


/***************************************************************************
 *ADI_TX_COMMAND%i - ADI TX COMMAND
 ***************************************************************************/
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_COMMANDi_ARRAY_BASE    0x008582a0
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_COMMANDi_ARRAY_START   0
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_COMMANDi_ARRAY_END     1
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_COMMANDi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *ADI_TX_COMMAND%i - ADI TX COMMAND
 ***************************************************************************/
/* VICE2_ARCSS_ESS_ADI_1_1 :: ADI_TX_COMMANDi :: reserved0 [31:01] */
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_COMMANDi_reserved0_MASK 0xfffffffe
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_COMMANDi_reserved0_SHIFT 1

/* VICE2_ARCSS_ESS_ADI_1_1 :: ADI_TX_COMMANDi :: FORCE [00:00] */
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_COMMANDi_FORCE_MASK    0x00000001
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_COMMANDi_FORCE_SHIFT   0
#define BCHP_VICE2_ARCSS_ESS_ADI_1_1_ADI_TX_COMMANDi_FORCE_DEFAULT 0x00000000


#endif /* #ifndef BCHP_VICE2_ARCSS_ESS_ADI_1_1_H__ */

/* End of File */
