// Seed: 2217926143
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire  id_6 = id_6;
  uwire id_7 = id_5 - 1;
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    output supply1 id_2,
    output wand id_3,
    input supply0 id_4,
    output wand id_5,
    input wor id_6,
    input wire id_7,
    input tri1 id_8
);
  assign id_3 = 1;
  wire id_10;
  wire id_11;
  xor (id_3, id_11, id_4, id_10, id_1);
  module_0(
      id_11, id_11, id_11, id_11, id_11
  );
endmodule
