
Blind_Spot_STM32CubeIDE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003790  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08003850  08003850  00013850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080038e4  080038e4  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  080038e4  080038e4  000138e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080038ec  080038ec  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080038ec  080038ec  000138ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080038f0  080038f0  000138f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  080038f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000104  20000010  08003904  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000114  08003904  00020114  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b577  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ba3  00000000  00000000  0002b5af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000920  00000000  00000000  0002d158  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000878  00000000  00000000  0002da78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010d11  00000000  00000000  0002e2f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bb49  00000000  00000000  0003f001  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000647e1  00000000  00000000  0004ab4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000af32b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000020b4  00000000  00000000  000af37c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003838 	.word	0x08003838

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	08003838 	.word	0x08003838

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4647      	mov	r7, r8
 8000266:	b580      	push	{r7, lr}
 8000268:	0007      	movs	r7, r0
 800026a:	4699      	mov	r9, r3
 800026c:	0c3b      	lsrs	r3, r7, #16
 800026e:	469c      	mov	ip, r3
 8000270:	0413      	lsls	r3, r2, #16
 8000272:	0c1b      	lsrs	r3, r3, #16
 8000274:	001d      	movs	r5, r3
 8000276:	000e      	movs	r6, r1
 8000278:	4661      	mov	r1, ip
 800027a:	0400      	lsls	r0, r0, #16
 800027c:	0c14      	lsrs	r4, r2, #16
 800027e:	0c00      	lsrs	r0, r0, #16
 8000280:	4345      	muls	r5, r0
 8000282:	434b      	muls	r3, r1
 8000284:	4360      	muls	r0, r4
 8000286:	4361      	muls	r1, r4
 8000288:	18c0      	adds	r0, r0, r3
 800028a:	0c2c      	lsrs	r4, r5, #16
 800028c:	1820      	adds	r0, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	4283      	cmp	r3, r0
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	; 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4372      	muls	r2, r6
 80002a2:	0c03      	lsrs	r3, r0, #16
 80002a4:	4463      	add	r3, ip
 80002a6:	042d      	lsls	r5, r5, #16
 80002a8:	0c2d      	lsrs	r5, r5, #16
 80002aa:	18c9      	adds	r1, r1, r3
 80002ac:	0400      	lsls	r0, r0, #16
 80002ae:	1940      	adds	r0, r0, r5
 80002b0:	1889      	adds	r1, r1, r2
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			; (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 f8ba 	bl	8000454 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 f8b5 	bl	8000454 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	469b      	mov	fp, r3
 80002f2:	d433      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f4:	465a      	mov	r2, fp
 80002f6:	4653      	mov	r3, sl
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83a      	bhi.n	800037e <__udivmoddi4+0xc2>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e078      	b.n	8000400 <__udivmoddi4+0x144>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e075      	b.n	8000406 <__udivmoddi4+0x14a>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e028      	b.n	8000386 <__udivmoddi4+0xca>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	2320      	movs	r3, #32
 8000360:	1a9b      	subs	r3, r3, r2
 8000362:	4652      	mov	r2, sl
 8000364:	40da      	lsrs	r2, r3
 8000366:	4641      	mov	r1, r8
 8000368:	0013      	movs	r3, r2
 800036a:	464a      	mov	r2, r9
 800036c:	408a      	lsls	r2, r1
 800036e:	0017      	movs	r7, r2
 8000370:	4642      	mov	r2, r8
 8000372:	431f      	orrs	r7, r3
 8000374:	4653      	mov	r3, sl
 8000376:	4093      	lsls	r3, r2
 8000378:	001e      	movs	r6, r3
 800037a:	42af      	cmp	r7, r5
 800037c:	d9c4      	bls.n	8000308 <__udivmoddi4+0x4c>
 800037e:	2200      	movs	r2, #0
 8000380:	2300      	movs	r3, #0
 8000382:	9200      	str	r2, [sp, #0]
 8000384:	9301      	str	r3, [sp, #4]
 8000386:	4643      	mov	r3, r8
 8000388:	2b00      	cmp	r3, #0
 800038a:	d0d9      	beq.n	8000340 <__udivmoddi4+0x84>
 800038c:	07fb      	lsls	r3, r7, #31
 800038e:	0872      	lsrs	r2, r6, #1
 8000390:	431a      	orrs	r2, r3
 8000392:	4646      	mov	r6, r8
 8000394:	087b      	lsrs	r3, r7, #1
 8000396:	e00e      	b.n	80003b6 <__udivmoddi4+0xfa>
 8000398:	42ab      	cmp	r3, r5
 800039a:	d101      	bne.n	80003a0 <__udivmoddi4+0xe4>
 800039c:	42a2      	cmp	r2, r4
 800039e:	d80c      	bhi.n	80003ba <__udivmoddi4+0xfe>
 80003a0:	1aa4      	subs	r4, r4, r2
 80003a2:	419d      	sbcs	r5, r3
 80003a4:	2001      	movs	r0, #1
 80003a6:	1924      	adds	r4, r4, r4
 80003a8:	416d      	adcs	r5, r5
 80003aa:	2100      	movs	r1, #0
 80003ac:	3e01      	subs	r6, #1
 80003ae:	1824      	adds	r4, r4, r0
 80003b0:	414d      	adcs	r5, r1
 80003b2:	2e00      	cmp	r6, #0
 80003b4:	d006      	beq.n	80003c4 <__udivmoddi4+0x108>
 80003b6:	42ab      	cmp	r3, r5
 80003b8:	d9ee      	bls.n	8000398 <__udivmoddi4+0xdc>
 80003ba:	3e01      	subs	r6, #1
 80003bc:	1924      	adds	r4, r4, r4
 80003be:	416d      	adcs	r5, r5
 80003c0:	2e00      	cmp	r6, #0
 80003c2:	d1f8      	bne.n	80003b6 <__udivmoddi4+0xfa>
 80003c4:	9800      	ldr	r0, [sp, #0]
 80003c6:	9901      	ldr	r1, [sp, #4]
 80003c8:	465b      	mov	r3, fp
 80003ca:	1900      	adds	r0, r0, r4
 80003cc:	4169      	adcs	r1, r5
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	db24      	blt.n	800041c <__udivmoddi4+0x160>
 80003d2:	002b      	movs	r3, r5
 80003d4:	465a      	mov	r2, fp
 80003d6:	4644      	mov	r4, r8
 80003d8:	40d3      	lsrs	r3, r2
 80003da:	002a      	movs	r2, r5
 80003dc:	40e2      	lsrs	r2, r4
 80003de:	001c      	movs	r4, r3
 80003e0:	465b      	mov	r3, fp
 80003e2:	0015      	movs	r5, r2
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	db2a      	blt.n	800043e <__udivmoddi4+0x182>
 80003e8:	0026      	movs	r6, r4
 80003ea:	409e      	lsls	r6, r3
 80003ec:	0033      	movs	r3, r6
 80003ee:	0026      	movs	r6, r4
 80003f0:	4647      	mov	r7, r8
 80003f2:	40be      	lsls	r6, r7
 80003f4:	0032      	movs	r2, r6
 80003f6:	1a80      	subs	r0, r0, r2
 80003f8:	4199      	sbcs	r1, r3
 80003fa:	9000      	str	r0, [sp, #0]
 80003fc:	9101      	str	r1, [sp, #4]
 80003fe:	e79f      	b.n	8000340 <__udivmoddi4+0x84>
 8000400:	42a3      	cmp	r3, r4
 8000402:	d8bc      	bhi.n	800037e <__udivmoddi4+0xc2>
 8000404:	e783      	b.n	800030e <__udivmoddi4+0x52>
 8000406:	4642      	mov	r2, r8
 8000408:	2320      	movs	r3, #32
 800040a:	2100      	movs	r1, #0
 800040c:	1a9b      	subs	r3, r3, r2
 800040e:	2200      	movs	r2, #0
 8000410:	9100      	str	r1, [sp, #0]
 8000412:	9201      	str	r2, [sp, #4]
 8000414:	2201      	movs	r2, #1
 8000416:	40da      	lsrs	r2, r3
 8000418:	9201      	str	r2, [sp, #4]
 800041a:	e786      	b.n	800032a <__udivmoddi4+0x6e>
 800041c:	4642      	mov	r2, r8
 800041e:	2320      	movs	r3, #32
 8000420:	1a9b      	subs	r3, r3, r2
 8000422:	002a      	movs	r2, r5
 8000424:	4646      	mov	r6, r8
 8000426:	409a      	lsls	r2, r3
 8000428:	0023      	movs	r3, r4
 800042a:	40f3      	lsrs	r3, r6
 800042c:	4644      	mov	r4, r8
 800042e:	4313      	orrs	r3, r2
 8000430:	002a      	movs	r2, r5
 8000432:	40e2      	lsrs	r2, r4
 8000434:	001c      	movs	r4, r3
 8000436:	465b      	mov	r3, fp
 8000438:	0015      	movs	r5, r2
 800043a:	2b00      	cmp	r3, #0
 800043c:	dad4      	bge.n	80003e8 <__udivmoddi4+0x12c>
 800043e:	4642      	mov	r2, r8
 8000440:	002f      	movs	r7, r5
 8000442:	2320      	movs	r3, #32
 8000444:	0026      	movs	r6, r4
 8000446:	4097      	lsls	r7, r2
 8000448:	1a9b      	subs	r3, r3, r2
 800044a:	40de      	lsrs	r6, r3
 800044c:	003b      	movs	r3, r7
 800044e:	4333      	orrs	r3, r6
 8000450:	e7cd      	b.n	80003ee <__udivmoddi4+0x132>
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__clzdi2>:
 8000454:	b510      	push	{r4, lr}
 8000456:	2900      	cmp	r1, #0
 8000458:	d103      	bne.n	8000462 <__clzdi2+0xe>
 800045a:	f000 f807 	bl	800046c <__clzsi2>
 800045e:	3020      	adds	r0, #32
 8000460:	e002      	b.n	8000468 <__clzdi2+0x14>
 8000462:	0008      	movs	r0, r1
 8000464:	f000 f802 	bl	800046c <__clzsi2>
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__clzsi2>:
 800046c:	211c      	movs	r1, #28
 800046e:	2301      	movs	r3, #1
 8000470:	041b      	lsls	r3, r3, #16
 8000472:	4298      	cmp	r0, r3
 8000474:	d301      	bcc.n	800047a <__clzsi2+0xe>
 8000476:	0c00      	lsrs	r0, r0, #16
 8000478:	3910      	subs	r1, #16
 800047a:	0a1b      	lsrs	r3, r3, #8
 800047c:	4298      	cmp	r0, r3
 800047e:	d301      	bcc.n	8000484 <__clzsi2+0x18>
 8000480:	0a00      	lsrs	r0, r0, #8
 8000482:	3908      	subs	r1, #8
 8000484:	091b      	lsrs	r3, r3, #4
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0x22>
 800048a:	0900      	lsrs	r0, r0, #4
 800048c:	3904      	subs	r1, #4
 800048e:	a202      	add	r2, pc, #8	; (adr r2, 8000498 <__clzsi2+0x2c>)
 8000490:	5c10      	ldrb	r0, [r2, r0]
 8000492:	1840      	adds	r0, r0, r1
 8000494:	4770      	bx	lr
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	02020304 	.word	0x02020304
 800049c:	01010101 	.word	0x01010101
	...

080004a8 <main>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart);
void send_command(uint8_t command[]);
char* hex_to_char(uint8_t hex);

int main(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
  HAL_Init();
 80004ac:	f000 fb46 	bl	8000b3c <HAL_Init>
  SystemClock_Config();
 80004b0:	f000 f894 	bl	80005dc <SystemClock_Config>
  MX_GPIO_Init();
 80004b4:	f000 f966 	bl	8000784 <MX_GPIO_Init>
  MX_SPI1_Init();
 80004b8:	f000 f8fc 	bl	80006b4 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80004bc:	f000 f932 	bl	8000724 <MX_USART2_UART_Init>

  //Enable UART
  HAL_NVIC_SetPriority(USART2_IRQn, 0, 1);
 80004c0:	2201      	movs	r2, #1
 80004c2:	2100      	movs	r1, #0
 80004c4:	201c      	movs	r0, #28
 80004c6:	f000 fc79 	bl	8000dbc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 80004ca:	201c      	movs	r0, #28
 80004cc:	f000 fc8b 	bl	8000de6 <HAL_NVIC_EnableIRQ>
//  USART2_IRQHandler();

  // Start transmission
  HAL_UART_Receive_IT(&huart2, rx_buffer, sizeof(rx_buffer));
 80004d0:	4907      	ldr	r1, [pc, #28]	; (80004f0 <main+0x48>)
 80004d2:	4b08      	ldr	r3, [pc, #32]	; (80004f4 <main+0x4c>)
 80004d4:	2208      	movs	r2, #8
 80004d6:	0018      	movs	r0, r3
 80004d8:	f001 fefa 	bl	80022d0 <HAL_UART_Receive_IT>
//  HAL_Delay(1000);
//  HAL_GPIO_WritePin(LED_OUT_GPIO_Port, LED_OUT_Pin, GPIO_PIN_RESET);

  while (1)
  {
	  send_command(soft_reset);
 80004dc:	4b06      	ldr	r3, [pc, #24]	; (80004f8 <main+0x50>)
 80004de:	0018      	movs	r0, r3
 80004e0:	f000 f81e 	bl	8000520 <send_command>
	  HAL_Delay(500);
 80004e4:	23fa      	movs	r3, #250	; 0xfa
 80004e6:	005b      	lsls	r3, r3, #1
 80004e8:	0018      	movs	r0, r3
 80004ea:	f000 fb97 	bl	8000c1c <HAL_Delay>
	  send_command(soft_reset);
 80004ee:	e7f5      	b.n	80004dc <main+0x34>
 80004f0:	20000108 	.word	0x20000108
 80004f4:	20000084 	.word	0x20000084
 80004f8:	20000000 	.word	0x20000000

080004fc <hex_to_char>:
//	  lidar_trigger();          // trigger detection
//	  HAL_Delay(1000);          // wait for detection to complete
  }
}

char* hex_to_char(uint8_t hex){
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b084      	sub	sp, #16
 8000500:	af00      	add	r7, sp, #0
 8000502:	0002      	movs	r2, r0
 8000504:	1dfb      	adds	r3, r7, #7
 8000506:	701a      	strb	r2, [r3, #0]
	char* tmp[1];
	itoa(hex, tmp[1], 16);
 8000508:	1dfb      	adds	r3, r7, #7
 800050a:	781b      	ldrb	r3, [r3, #0]
 800050c:	6939      	ldr	r1, [r7, #16]
 800050e:	2210      	movs	r2, #16
 8000510:	0018      	movs	r0, r3
 8000512:	f003 f945 	bl	80037a0 <itoa>
//	sprintf(tmp[1], "%x", hex);
	return tmp[1];
 8000516:	693b      	ldr	r3, [r7, #16]
}
 8000518:	0018      	movs	r0, r3
 800051a:	46bd      	mov	sp, r7
 800051c:	b004      	add	sp, #16
 800051e:	bd80      	pop	{r7, pc}

08000520 <send_command>:


void send_command(uint8_t command[]){
 8000520:	b580      	push	{r7, lr}
 8000522:	b084      	sub	sp, #16
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
	char* tmp[1];
	for(int i = 0; i < sizeof(&command); i++){
 8000528:	2300      	movs	r3, #0
 800052a:	60fb      	str	r3, [r7, #12]
 800052c:	e015      	b.n	800055a <send_command+0x3a>
		tmp[1] = hex_to_char(command[i]);
 800052e:	687a      	ldr	r2, [r7, #4]
 8000530:	68fb      	ldr	r3, [r7, #12]
 8000532:	18d3      	adds	r3, r2, r3
 8000534:	781b      	ldrb	r3, [r3, #0]
 8000536:	0018      	movs	r0, r3
 8000538:	f7ff ffe0 	bl	80004fc <hex_to_char>
 800053c:	0003      	movs	r3, r0
 800053e:	60fb      	str	r3, [r7, #12]
		HAL_UART_Transmit(&huart2, (uint8_t*)&tmp[1], 1, HAL_MAX_DELAY);
 8000540:	2301      	movs	r3, #1
 8000542:	425a      	negs	r2, r3
 8000544:	2308      	movs	r3, #8
 8000546:	18fb      	adds	r3, r7, r3
 8000548:	1d19      	adds	r1, r3, #4
 800054a:	4808      	ldr	r0, [pc, #32]	; (800056c <send_command+0x4c>)
 800054c:	0013      	movs	r3, r2
 800054e:	2201      	movs	r2, #1
 8000550:	f001 fe16 	bl	8002180 <HAL_UART_Transmit>
	for(int i = 0; i < sizeof(&command); i++){
 8000554:	68fb      	ldr	r3, [r7, #12]
 8000556:	3301      	adds	r3, #1
 8000558:	60fb      	str	r3, [r7, #12]
 800055a:	68fb      	ldr	r3, [r7, #12]
 800055c:	2b03      	cmp	r3, #3
 800055e:	d9e6      	bls.n	800052e <send_command+0xe>
	}
}
 8000560:	46c0      	nop			; (mov r8, r8)
 8000562:	46c0      	nop			; (mov r8, r8)
 8000564:	46bd      	mov	sp, r7
 8000566:	b004      	add	sp, #16
 8000568:	bd80      	pop	{r7, pc}
 800056a:	46c0      	nop			; (mov r8, r8)
 800056c:	20000084 	.word	0x20000084

08000570 <HAL_UART_RxCpltCallback>:

void lidar_trigger() {
//  HAL_UART_Transmit(&huart2, trig_cmd, sizeof(trig_cmd), 100);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
	//float distance_m;
	//uint16_t distance_cm;
	HAL_GPIO_WritePin(LED_OUT_GPIO_Port, LED_OUT_Pin, GPIO_PIN_SET);
 8000578:	2380      	movs	r3, #128	; 0x80
 800057a:	01d9      	lsls	r1, r3, #7
 800057c:	23a0      	movs	r3, #160	; 0xa0
 800057e:	05db      	lsls	r3, r3, #23
 8000580:	2201      	movs	r2, #1
 8000582:	0018      	movs	r0, r3
 8000584:	f000 fe3a 	bl	80011fc <HAL_GPIO_WritePin>

	if(huart->Instance == huart2.Instance){
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	681a      	ldr	r2, [r3, #0]
 800058c:	4b11      	ldr	r3, [pc, #68]	; (80005d4 <HAL_UART_RxCpltCallback+0x64>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	429a      	cmp	r2, r3
 8000592:	d11a      	bne.n	80005ca <HAL_UART_RxCpltCallback+0x5a>
		HAL_GPIO_WritePin(LED_OUT_GPIO_Port, LED_OUT_Pin, GPIO_PIN_SET);
 8000594:	2380      	movs	r3, #128	; 0x80
 8000596:	01d9      	lsls	r1, r3, #7
 8000598:	23a0      	movs	r3, #160	; 0xa0
 800059a:	05db      	lsls	r3, r3, #23
 800059c:	2201      	movs	r2, #1
 800059e:	0018      	movs	r0, r3
 80005a0:	f000 fe2c 	bl	80011fc <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 80005a4:	23fa      	movs	r3, #250	; 0xfa
 80005a6:	009b      	lsls	r3, r3, #2
 80005a8:	0018      	movs	r0, r3
 80005aa:	f000 fb37 	bl	8000c1c <HAL_Delay>
		HAL_GPIO_WritePin(LED_OUT_GPIO_Port, LED_OUT_Pin, GPIO_PIN_RESET);
 80005ae:	2380      	movs	r3, #128	; 0x80
 80005b0:	01d9      	lsls	r1, r3, #7
 80005b2:	23a0      	movs	r3, #160	; 0xa0
 80005b4:	05db      	lsls	r3, r3, #23
 80005b6:	2200      	movs	r2, #0
 80005b8:	0018      	movs	r0, r3
 80005ba:	f000 fe1f 	bl	80011fc <HAL_GPIO_WritePin>
		HAL_UART_Receive_IT(&huart2, rx_buffer, sizeof(rx_buffer));
 80005be:	4906      	ldr	r1, [pc, #24]	; (80005d8 <HAL_UART_RxCpltCallback+0x68>)
 80005c0:	4b04      	ldr	r3, [pc, #16]	; (80005d4 <HAL_UART_RxCpltCallback+0x64>)
 80005c2:	2208      	movs	r2, #8
 80005c4:	0018      	movs	r0, r3
 80005c6:	f001 fe83 	bl	80022d0 <HAL_UART_Receive_IT>
//    	  HAL_GPIO_WritePin(LED_OUT_GPIO_Port, LED_OUT_Pin, GPIO_PIN_RESET);
//      }
//    }
//    HAL_UART_Receive_IT(&huart2, rx_buffer, 9);  // start another reception
//  }
}
 80005ca:	46c0      	nop			; (mov r8, r8)
 80005cc:	46bd      	mov	sp, r7
 80005ce:	b002      	add	sp, #8
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	46c0      	nop			; (mov r8, r8)
 80005d4:	20000084 	.word	0x20000084
 80005d8:	20000108 	.word	0x20000108

080005dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005dc:	b590      	push	{r4, r7, lr}
 80005de:	b099      	sub	sp, #100	; 0x64
 80005e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005e2:	242c      	movs	r4, #44	; 0x2c
 80005e4:	193b      	adds	r3, r7, r4
 80005e6:	0018      	movs	r0, r3
 80005e8:	2334      	movs	r3, #52	; 0x34
 80005ea:	001a      	movs	r2, r3
 80005ec:	2100      	movs	r1, #0
 80005ee:	f003 f8db 	bl	80037a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005f2:	2318      	movs	r3, #24
 80005f4:	18fb      	adds	r3, r7, r3
 80005f6:	0018      	movs	r0, r3
 80005f8:	2314      	movs	r3, #20
 80005fa:	001a      	movs	r2, r3
 80005fc:	2100      	movs	r1, #0
 80005fe:	f003 f8d3 	bl	80037a8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000602:	003b      	movs	r3, r7
 8000604:	0018      	movs	r0, r3
 8000606:	2318      	movs	r3, #24
 8000608:	001a      	movs	r2, r3
 800060a:	2100      	movs	r1, #0
 800060c:	f003 f8cc 	bl	80037a8 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000610:	4b26      	ldr	r3, [pc, #152]	; (80006ac <SystemClock_Config+0xd0>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	4a26      	ldr	r2, [pc, #152]	; (80006b0 <SystemClock_Config+0xd4>)
 8000616:	401a      	ands	r2, r3
 8000618:	4b24      	ldr	r3, [pc, #144]	; (80006ac <SystemClock_Config+0xd0>)
 800061a:	2180      	movs	r1, #128	; 0x80
 800061c:	0109      	lsls	r1, r1, #4
 800061e:	430a      	orrs	r2, r1
 8000620:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000622:	0021      	movs	r1, r4
 8000624:	187b      	adds	r3, r7, r1
 8000626:	2210      	movs	r2, #16
 8000628:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800062a:	187b      	adds	r3, r7, r1
 800062c:	2201      	movs	r2, #1
 800062e:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000630:	187b      	adds	r3, r7, r1
 8000632:	2200      	movs	r2, #0
 8000634:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000636:	187b      	adds	r3, r7, r1
 8000638:	22a0      	movs	r2, #160	; 0xa0
 800063a:	0212      	lsls	r2, r2, #8
 800063c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800063e:	187b      	adds	r3, r7, r1
 8000640:	2200      	movs	r2, #0
 8000642:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000644:	187b      	adds	r3, r7, r1
 8000646:	0018      	movs	r0, r3
 8000648:	f000 fdf6 	bl	8001238 <HAL_RCC_OscConfig>
 800064c:	1e03      	subs	r3, r0, #0
 800064e:	d001      	beq.n	8000654 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000650:	f000 f948 	bl	80008e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000654:	2118      	movs	r1, #24
 8000656:	187b      	adds	r3, r7, r1
 8000658:	220f      	movs	r2, #15
 800065a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800065c:	187b      	adds	r3, r7, r1
 800065e:	2200      	movs	r2, #0
 8000660:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000662:	187b      	adds	r3, r7, r1
 8000664:	2200      	movs	r2, #0
 8000666:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000668:	187b      	adds	r3, r7, r1
 800066a:	2200      	movs	r2, #0
 800066c:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800066e:	187b      	adds	r3, r7, r1
 8000670:	2200      	movs	r2, #0
 8000672:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000674:	187b      	adds	r3, r7, r1
 8000676:	2100      	movs	r1, #0
 8000678:	0018      	movs	r0, r3
 800067a:	f001 f959 	bl	8001930 <HAL_RCC_ClockConfig>
 800067e:	1e03      	subs	r3, r0, #0
 8000680:	d001      	beq.n	8000686 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000682:	f000 f92f 	bl	80008e4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000686:	003b      	movs	r3, r7
 8000688:	2202      	movs	r2, #2
 800068a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800068c:	003b      	movs	r3, r7
 800068e:	2200      	movs	r2, #0
 8000690:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000692:	003b      	movs	r3, r7
 8000694:	0018      	movs	r0, r3
 8000696:	f001 fb6f 	bl	8001d78 <HAL_RCCEx_PeriphCLKConfig>
 800069a:	1e03      	subs	r3, r0, #0
 800069c:	d001      	beq.n	80006a2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800069e:	f000 f921 	bl	80008e4 <Error_Handler>
  }
}
 80006a2:	46c0      	nop			; (mov r8, r8)
 80006a4:	46bd      	mov	sp, r7
 80006a6:	b019      	add	sp, #100	; 0x64
 80006a8:	bd90      	pop	{r4, r7, pc}
 80006aa:	46c0      	nop			; (mov r8, r8)
 80006ac:	40007000 	.word	0x40007000
 80006b0:	ffffe7ff 	.word	0xffffe7ff

080006b4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	af00      	add	r7, sp, #0
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80006b8:	4b18      	ldr	r3, [pc, #96]	; (800071c <MX_SPI1_Init+0x68>)
 80006ba:	4a19      	ldr	r2, [pc, #100]	; (8000720 <MX_SPI1_Init+0x6c>)
 80006bc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80006be:	4b17      	ldr	r3, [pc, #92]	; (800071c <MX_SPI1_Init+0x68>)
 80006c0:	2282      	movs	r2, #130	; 0x82
 80006c2:	0052      	lsls	r2, r2, #1
 80006c4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006c6:	4b15      	ldr	r3, [pc, #84]	; (800071c <MX_SPI1_Init+0x68>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006cc:	4b13      	ldr	r3, [pc, #76]	; (800071c <MX_SPI1_Init+0x68>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006d2:	4b12      	ldr	r3, [pc, #72]	; (800071c <MX_SPI1_Init+0x68>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006d8:	4b10      	ldr	r3, [pc, #64]	; (800071c <MX_SPI1_Init+0x68>)
 80006da:	2200      	movs	r2, #0
 80006dc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80006de:	4b0f      	ldr	r3, [pc, #60]	; (800071c <MX_SPI1_Init+0x68>)
 80006e0:	2280      	movs	r2, #128	; 0x80
 80006e2:	0092      	lsls	r2, r2, #2
 80006e4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80006e6:	4b0d      	ldr	r3, [pc, #52]	; (800071c <MX_SPI1_Init+0x68>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006ec:	4b0b      	ldr	r3, [pc, #44]	; (800071c <MX_SPI1_Init+0x68>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80006f2:	4b0a      	ldr	r3, [pc, #40]	; (800071c <MX_SPI1_Init+0x68>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80006f8:	4b08      	ldr	r3, [pc, #32]	; (800071c <MX_SPI1_Init+0x68>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80006fe:	4b07      	ldr	r3, [pc, #28]	; (800071c <MX_SPI1_Init+0x68>)
 8000700:	2207      	movs	r2, #7
 8000702:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000704:	4b05      	ldr	r3, [pc, #20]	; (800071c <MX_SPI1_Init+0x68>)
 8000706:	0018      	movs	r0, r3
 8000708:	f001 fc5c 	bl	8001fc4 <HAL_SPI_Init>
 800070c:	1e03      	subs	r3, r0, #0
 800070e:	d001      	beq.n	8000714 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000710:	f000 f8e8 	bl	80008e4 <Error_Handler>
  }
}
 8000714:	46c0      	nop			; (mov r8, r8)
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
 800071a:	46c0      	nop			; (mov r8, r8)
 800071c:	2000002c 	.word	0x2000002c
 8000720:	40013000 	.word	0x40013000

08000724 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8000728:	4b14      	ldr	r3, [pc, #80]	; (800077c <MX_USART2_UART_Init+0x58>)
 800072a:	4a15      	ldr	r2, [pc, #84]	; (8000780 <MX_USART2_UART_Init+0x5c>)
 800072c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800072e:	4b13      	ldr	r3, [pc, #76]	; (800077c <MX_USART2_UART_Init+0x58>)
 8000730:	22e1      	movs	r2, #225	; 0xe1
 8000732:	0252      	lsls	r2, r2, #9
 8000734:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000736:	4b11      	ldr	r3, [pc, #68]	; (800077c <MX_USART2_UART_Init+0x58>)
 8000738:	2200      	movs	r2, #0
 800073a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800073c:	4b0f      	ldr	r3, [pc, #60]	; (800077c <MX_USART2_UART_Init+0x58>)
 800073e:	2200      	movs	r2, #0
 8000740:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000742:	4b0e      	ldr	r3, [pc, #56]	; (800077c <MX_USART2_UART_Init+0x58>)
 8000744:	2200      	movs	r2, #0
 8000746:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000748:	4b0c      	ldr	r3, [pc, #48]	; (800077c <MX_USART2_UART_Init+0x58>)
 800074a:	220c      	movs	r2, #12
 800074c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800074e:	4b0b      	ldr	r3, [pc, #44]	; (800077c <MX_USART2_UART_Init+0x58>)
 8000750:	2200      	movs	r2, #0
 8000752:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000754:	4b09      	ldr	r3, [pc, #36]	; (800077c <MX_USART2_UART_Init+0x58>)
 8000756:	2200      	movs	r2, #0
 8000758:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800075a:	4b08      	ldr	r3, [pc, #32]	; (800077c <MX_USART2_UART_Init+0x58>)
 800075c:	2200      	movs	r2, #0
 800075e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000760:	4b06      	ldr	r3, [pc, #24]	; (800077c <MX_USART2_UART_Init+0x58>)
 8000762:	2200      	movs	r2, #0
 8000764:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000766:	4b05      	ldr	r3, [pc, #20]	; (800077c <MX_USART2_UART_Init+0x58>)
 8000768:	0018      	movs	r0, r3
 800076a:	f001 fcb5 	bl	80020d8 <HAL_UART_Init>
 800076e:	1e03      	subs	r3, r0, #0
 8000770:	d001      	beq.n	8000776 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000772:	f000 f8b7 	bl	80008e4 <Error_Handler>
  }
}
 8000776:	46c0      	nop			; (mov r8, r8)
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	20000084 	.word	0x20000084
 8000780:	40004400 	.word	0x40004400

08000784 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000784:	b590      	push	{r4, r7, lr}
 8000786:	b089      	sub	sp, #36	; 0x24
 8000788:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800078a:	240c      	movs	r4, #12
 800078c:	193b      	adds	r3, r7, r4
 800078e:	0018      	movs	r0, r3
 8000790:	2314      	movs	r3, #20
 8000792:	001a      	movs	r2, r3
 8000794:	2100      	movs	r1, #0
 8000796:	f003 f807 	bl	80037a8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800079a:	4b4c      	ldr	r3, [pc, #304]	; (80008cc <MX_GPIO_Init+0x148>)
 800079c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800079e:	4b4b      	ldr	r3, [pc, #300]	; (80008cc <MX_GPIO_Init+0x148>)
 80007a0:	2104      	movs	r1, #4
 80007a2:	430a      	orrs	r2, r1
 80007a4:	62da      	str	r2, [r3, #44]	; 0x2c
 80007a6:	4b49      	ldr	r3, [pc, #292]	; (80008cc <MX_GPIO_Init+0x148>)
 80007a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007aa:	2204      	movs	r2, #4
 80007ac:	4013      	ands	r3, r2
 80007ae:	60bb      	str	r3, [r7, #8]
 80007b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007b2:	4b46      	ldr	r3, [pc, #280]	; (80008cc <MX_GPIO_Init+0x148>)
 80007b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80007b6:	4b45      	ldr	r3, [pc, #276]	; (80008cc <MX_GPIO_Init+0x148>)
 80007b8:	2101      	movs	r1, #1
 80007ba:	430a      	orrs	r2, r1
 80007bc:	62da      	str	r2, [r3, #44]	; 0x2c
 80007be:	4b43      	ldr	r3, [pc, #268]	; (80008cc <MX_GPIO_Init+0x148>)
 80007c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007c2:	2201      	movs	r2, #1
 80007c4:	4013      	ands	r3, r2
 80007c6:	607b      	str	r3, [r7, #4]
 80007c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ca:	4b40      	ldr	r3, [pc, #256]	; (80008cc <MX_GPIO_Init+0x148>)
 80007cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80007ce:	4b3f      	ldr	r3, [pc, #252]	; (80008cc <MX_GPIO_Init+0x148>)
 80007d0:	2102      	movs	r1, #2
 80007d2:	430a      	orrs	r2, r1
 80007d4:	62da      	str	r2, [r3, #44]	; 0x2c
 80007d6:	4b3d      	ldr	r3, [pc, #244]	; (80008cc <MX_GPIO_Init+0x148>)
 80007d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007da:	2202      	movs	r2, #2
 80007dc:	4013      	ands	r3, r2
 80007de:	603b      	str	r3, [r7, #0]
 80007e0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MISC_GPIO3_Pin|MISC_GPIO4_Pin, GPIO_PIN_RESET);
 80007e2:	23c0      	movs	r3, #192	; 0xc0
 80007e4:	021b      	lsls	r3, r3, #8
 80007e6:	483a      	ldr	r0, [pc, #232]	; (80008d0 <MX_GPIO_Init+0x14c>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	0019      	movs	r1, r3
 80007ec:	f000 fd06 	bl	80011fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ACCEL_SPI1_CS_Pin|GPIO_PIN_4|GPIO_PIN_13|LED_OUT_Pin, GPIO_PIN_RESET);
 80007f0:	4938      	ldr	r1, [pc, #224]	; (80008d4 <MX_GPIO_Init+0x150>)
 80007f2:	23a0      	movs	r3, #160	; 0xa0
 80007f4:	05db      	lsls	r3, r3, #23
 80007f6:	2200      	movs	r2, #0
 80007f8:	0018      	movs	r0, r3
 80007fa:	f000 fcff 	bl	80011fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MISC_GPIO2_GPIO_Port, MISC_GPIO2_Pin, GPIO_PIN_RESET);
 80007fe:	4b36      	ldr	r3, [pc, #216]	; (80008d8 <MX_GPIO_Init+0x154>)
 8000800:	2200      	movs	r2, #0
 8000802:	2102      	movs	r1, #2
 8000804:	0018      	movs	r0, r3
 8000806:	f000 fcf9 	bl	80011fc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : MISC_GPIO3_Pin MISC_GPIO4_Pin */
  GPIO_InitStruct.Pin = MISC_GPIO3_Pin|MISC_GPIO4_Pin;
 800080a:	193b      	adds	r3, r7, r4
 800080c:	22c0      	movs	r2, #192	; 0xc0
 800080e:	0212      	lsls	r2, r2, #8
 8000810:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000812:	193b      	adds	r3, r7, r4
 8000814:	2201      	movs	r2, #1
 8000816:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000818:	193b      	adds	r3, r7, r4
 800081a:	2200      	movs	r2, #0
 800081c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800081e:	193b      	adds	r3, r7, r4
 8000820:	2200      	movs	r2, #0
 8000822:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000824:	193b      	adds	r3, r7, r4
 8000826:	4a2a      	ldr	r2, [pc, #168]	; (80008d0 <MX_GPIO_Init+0x14c>)
 8000828:	0019      	movs	r1, r3
 800082a:	0010      	movs	r0, r2
 800082c:	f000 fb80 	bl	8000f30 <HAL_GPIO_Init>

  /*Configure GPIO pins : ON_OFF_MODE_Pin ACCEL_INT2_Pin ACCEL_INT1_Pin */
  GPIO_InitStruct.Pin = ON_OFF_MODE_Pin|ACCEL_INT2_Pin|ACCEL_INT1_Pin;
 8000830:	193b      	adds	r3, r7, r4
 8000832:	4a2a      	ldr	r2, [pc, #168]	; (80008dc <MX_GPIO_Init+0x158>)
 8000834:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000836:	193b      	adds	r3, r7, r4
 8000838:	2200      	movs	r2, #0
 800083a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083c:	193b      	adds	r3, r7, r4
 800083e:	2200      	movs	r2, #0
 8000840:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000842:	193a      	adds	r2, r7, r4
 8000844:	23a0      	movs	r3, #160	; 0xa0
 8000846:	05db      	lsls	r3, r3, #23
 8000848:	0011      	movs	r1, r2
 800084a:	0018      	movs	r0, r3
 800084c:	f000 fb70 	bl	8000f30 <HAL_GPIO_Init>

  /*Configure GPIO pins : ACCEL_SPI1_CS_Pin PA4 PA13 */
  GPIO_InitStruct.Pin = ACCEL_SPI1_CS_Pin|GPIO_PIN_4|GPIO_PIN_13;
 8000850:	193b      	adds	r3, r7, r4
 8000852:	4a23      	ldr	r2, [pc, #140]	; (80008e0 <MX_GPIO_Init+0x15c>)
 8000854:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000856:	193b      	adds	r3, r7, r4
 8000858:	2201      	movs	r2, #1
 800085a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085c:	193b      	adds	r3, r7, r4
 800085e:	2200      	movs	r2, #0
 8000860:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000862:	193b      	adds	r3, r7, r4
 8000864:	2200      	movs	r2, #0
 8000866:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000868:	193a      	adds	r2, r7, r4
 800086a:	23a0      	movs	r3, #160	; 0xa0
 800086c:	05db      	lsls	r3, r3, #23
 800086e:	0011      	movs	r1, r2
 8000870:	0018      	movs	r0, r3
 8000872:	f000 fb5d 	bl	8000f30 <HAL_GPIO_Init>

  /*Configure GPIO pin : MISC_GPIO2_Pin */
  GPIO_InitStruct.Pin = MISC_GPIO2_Pin;
 8000876:	193b      	adds	r3, r7, r4
 8000878:	2202      	movs	r2, #2
 800087a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800087c:	193b      	adds	r3, r7, r4
 800087e:	2201      	movs	r2, #1
 8000880:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000882:	193b      	adds	r3, r7, r4
 8000884:	2200      	movs	r2, #0
 8000886:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000888:	193b      	adds	r3, r7, r4
 800088a:	2200      	movs	r2, #0
 800088c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(MISC_GPIO2_GPIO_Port, &GPIO_InitStruct);
 800088e:	193b      	adds	r3, r7, r4
 8000890:	4a11      	ldr	r2, [pc, #68]	; (80008d8 <MX_GPIO_Init+0x154>)
 8000892:	0019      	movs	r1, r3
 8000894:	0010      	movs	r0, r2
 8000896:	f000 fb4b 	bl	8000f30 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_OUT_Pin */
  GPIO_InitStruct.Pin = LED_OUT_Pin;
 800089a:	0021      	movs	r1, r4
 800089c:	187b      	adds	r3, r7, r1
 800089e:	2280      	movs	r2, #128	; 0x80
 80008a0:	01d2      	lsls	r2, r2, #7
 80008a2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a4:	187b      	adds	r3, r7, r1
 80008a6:	2201      	movs	r2, #1
 80008a8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008aa:	187b      	adds	r3, r7, r1
 80008ac:	2201      	movs	r2, #1
 80008ae:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b0:	187b      	adds	r3, r7, r1
 80008b2:	2200      	movs	r2, #0
 80008b4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_OUT_GPIO_Port, &GPIO_InitStruct);
 80008b6:	187a      	adds	r2, r7, r1
 80008b8:	23a0      	movs	r3, #160	; 0xa0
 80008ba:	05db      	lsls	r3, r3, #23
 80008bc:	0011      	movs	r1, r2
 80008be:	0018      	movs	r0, r3
 80008c0:	f000 fb36 	bl	8000f30 <HAL_GPIO_Init>

}
 80008c4:	46c0      	nop			; (mov r8, r8)
 80008c6:	46bd      	mov	sp, r7
 80008c8:	b009      	add	sp, #36	; 0x24
 80008ca:	bd90      	pop	{r4, r7, pc}
 80008cc:	40021000 	.word	0x40021000
 80008d0:	50000800 	.word	0x50000800
 80008d4:	00006018 	.word	0x00006018
 80008d8:	50000400 	.word	0x50000400
 80008dc:	00000602 	.word	0x00000602
 80008e0:	00002018 	.word	0x00002018

080008e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008e8:	b672      	cpsid	i
}
 80008ea:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008ec:	e7fe      	b.n	80008ec <Error_Handler+0x8>
	...

080008f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008f4:	4b07      	ldr	r3, [pc, #28]	; (8000914 <HAL_MspInit+0x24>)
 80008f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80008f8:	4b06      	ldr	r3, [pc, #24]	; (8000914 <HAL_MspInit+0x24>)
 80008fa:	2101      	movs	r1, #1
 80008fc:	430a      	orrs	r2, r1
 80008fe:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000900:	4b04      	ldr	r3, [pc, #16]	; (8000914 <HAL_MspInit+0x24>)
 8000902:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000904:	4b03      	ldr	r3, [pc, #12]	; (8000914 <HAL_MspInit+0x24>)
 8000906:	2180      	movs	r1, #128	; 0x80
 8000908:	0549      	lsls	r1, r1, #21
 800090a:	430a      	orrs	r2, r1
 800090c:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800090e:	46c0      	nop			; (mov r8, r8)
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	40021000 	.word	0x40021000

08000918 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000918:	b590      	push	{r4, r7, lr}
 800091a:	b089      	sub	sp, #36	; 0x24
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000920:	240c      	movs	r4, #12
 8000922:	193b      	adds	r3, r7, r4
 8000924:	0018      	movs	r0, r3
 8000926:	2314      	movs	r3, #20
 8000928:	001a      	movs	r2, r3
 800092a:	2100      	movs	r1, #0
 800092c:	f002 ff3c 	bl	80037a8 <memset>
  if(hspi->Instance==SPI1)
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	4a18      	ldr	r2, [pc, #96]	; (8000998 <HAL_SPI_MspInit+0x80>)
 8000936:	4293      	cmp	r3, r2
 8000938:	d129      	bne.n	800098e <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800093a:	4b18      	ldr	r3, [pc, #96]	; (800099c <HAL_SPI_MspInit+0x84>)
 800093c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800093e:	4b17      	ldr	r3, [pc, #92]	; (800099c <HAL_SPI_MspInit+0x84>)
 8000940:	2180      	movs	r1, #128	; 0x80
 8000942:	0149      	lsls	r1, r1, #5
 8000944:	430a      	orrs	r2, r1
 8000946:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000948:	4b14      	ldr	r3, [pc, #80]	; (800099c <HAL_SPI_MspInit+0x84>)
 800094a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800094c:	4b13      	ldr	r3, [pc, #76]	; (800099c <HAL_SPI_MspInit+0x84>)
 800094e:	2101      	movs	r1, #1
 8000950:	430a      	orrs	r2, r1
 8000952:	62da      	str	r2, [r3, #44]	; 0x2c
 8000954:	4b11      	ldr	r3, [pc, #68]	; (800099c <HAL_SPI_MspInit+0x84>)
 8000956:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000958:	2201      	movs	r2, #1
 800095a:	4013      	ands	r3, r2
 800095c:	60bb      	str	r3, [r7, #8]
 800095e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000960:	0021      	movs	r1, r4
 8000962:	187b      	adds	r3, r7, r1
 8000964:	22e0      	movs	r2, #224	; 0xe0
 8000966:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000968:	187b      	adds	r3, r7, r1
 800096a:	2202      	movs	r2, #2
 800096c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096e:	187b      	adds	r3, r7, r1
 8000970:	2200      	movs	r2, #0
 8000972:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000974:	187b      	adds	r3, r7, r1
 8000976:	2203      	movs	r2, #3
 8000978:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800097a:	187b      	adds	r3, r7, r1
 800097c:	2200      	movs	r2, #0
 800097e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000980:	187a      	adds	r2, r7, r1
 8000982:	23a0      	movs	r3, #160	; 0xa0
 8000984:	05db      	lsls	r3, r3, #23
 8000986:	0011      	movs	r1, r2
 8000988:	0018      	movs	r0, r3
 800098a:	f000 fad1 	bl	8000f30 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800098e:	46c0      	nop			; (mov r8, r8)
 8000990:	46bd      	mov	sp, r7
 8000992:	b009      	add	sp, #36	; 0x24
 8000994:	bd90      	pop	{r4, r7, pc}
 8000996:	46c0      	nop			; (mov r8, r8)
 8000998:	40013000 	.word	0x40013000
 800099c:	40021000 	.word	0x40021000

080009a0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009a0:	b590      	push	{r4, r7, lr}
 80009a2:	b089      	sub	sp, #36	; 0x24
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a8:	240c      	movs	r4, #12
 80009aa:	193b      	adds	r3, r7, r4
 80009ac:	0018      	movs	r0, r3
 80009ae:	2314      	movs	r3, #20
 80009b0:	001a      	movs	r2, r3
 80009b2:	2100      	movs	r1, #0
 80009b4:	f002 fef8 	bl	80037a8 <memset>
  if(huart->Instance==USART2)
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	4a27      	ldr	r2, [pc, #156]	; (8000a5c <HAL_UART_MspInit+0xbc>)
 80009be:	4293      	cmp	r3, r2
 80009c0:	d147      	bne.n	8000a52 <HAL_UART_MspInit+0xb2>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009c2:	4b27      	ldr	r3, [pc, #156]	; (8000a60 <HAL_UART_MspInit+0xc0>)
 80009c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80009c6:	4b26      	ldr	r3, [pc, #152]	; (8000a60 <HAL_UART_MspInit+0xc0>)
 80009c8:	2180      	movs	r1, #128	; 0x80
 80009ca:	0289      	lsls	r1, r1, #10
 80009cc:	430a      	orrs	r2, r1
 80009ce:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d0:	4b23      	ldr	r3, [pc, #140]	; (8000a60 <HAL_UART_MspInit+0xc0>)
 80009d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80009d4:	4b22      	ldr	r3, [pc, #136]	; (8000a60 <HAL_UART_MspInit+0xc0>)
 80009d6:	2101      	movs	r1, #1
 80009d8:	430a      	orrs	r2, r1
 80009da:	62da      	str	r2, [r3, #44]	; 0x2c
 80009dc:	4b20      	ldr	r3, [pc, #128]	; (8000a60 <HAL_UART_MspInit+0xc0>)
 80009de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009e0:	2201      	movs	r2, #1
 80009e2:	4013      	ands	r3, r2
 80009e4:	60bb      	str	r3, [r7, #8]
 80009e6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA0-CK_IN     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80009e8:	193b      	adds	r3, r7, r4
 80009ea:	2201      	movs	r2, #1
 80009ec:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ee:	193b      	adds	r3, r7, r4
 80009f0:	2202      	movs	r2, #2
 80009f2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f4:	193b      	adds	r3, r7, r4
 80009f6:	2200      	movs	r2, #0
 80009f8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009fa:	193b      	adds	r3, r7, r4
 80009fc:	2203      	movs	r2, #3
 80009fe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART2;
 8000a00:	193b      	adds	r3, r7, r4
 8000a02:	2200      	movs	r2, #0
 8000a04:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a06:	193a      	adds	r2, r7, r4
 8000a08:	23a0      	movs	r3, #160	; 0xa0
 8000a0a:	05db      	lsls	r3, r3, #23
 8000a0c:	0011      	movs	r1, r2
 8000a0e:	0018      	movs	r0, r3
 8000a10:	f000 fa8e 	bl	8000f30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000a14:	0021      	movs	r1, r4
 8000a16:	187b      	adds	r3, r7, r1
 8000a18:	2204      	movs	r2, #4
 8000a1a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a1c:	187b      	adds	r3, r7, r1
 8000a1e:	2202      	movs	r2, #2
 8000a20:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a22:	187b      	adds	r3, r7, r1
 8000a24:	2200      	movs	r2, #0
 8000a26:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a28:	187b      	adds	r3, r7, r1
 8000a2a:	2203      	movs	r2, #3
 8000a2c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000a2e:	187b      	adds	r3, r7, r1
 8000a30:	2204      	movs	r2, #4
 8000a32:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a34:	187a      	adds	r2, r7, r1
 8000a36:	23a0      	movs	r3, #160	; 0xa0
 8000a38:	05db      	lsls	r3, r3, #23
 8000a3a:	0011      	movs	r1, r2
 8000a3c:	0018      	movs	r0, r3
 8000a3e:	f000 fa77 	bl	8000f30 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000a42:	2200      	movs	r2, #0
 8000a44:	2100      	movs	r1, #0
 8000a46:	201c      	movs	r0, #28
 8000a48:	f000 f9b8 	bl	8000dbc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000a4c:	201c      	movs	r0, #28
 8000a4e:	f000 f9ca 	bl	8000de6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000a52:	46c0      	nop			; (mov r8, r8)
 8000a54:	46bd      	mov	sp, r7
 8000a56:	b009      	add	sp, #36	; 0x24
 8000a58:	bd90      	pop	{r4, r7, pc}
 8000a5a:	46c0      	nop			; (mov r8, r8)
 8000a5c:	40004400 	.word	0x40004400
 8000a60:	40021000 	.word	0x40021000

08000a64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a68:	e7fe      	b.n	8000a68 <NMI_Handler+0x4>

08000a6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a6a:	b580      	push	{r7, lr}
 8000a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a6e:	e7fe      	b.n	8000a6e <HardFault_Handler+0x4>

08000a70 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000a74:	46c0      	nop			; (mov r8, r8)
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}

08000a7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a7a:	b580      	push	{r7, lr}
 8000a7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a7e:	46c0      	nop			; (mov r8, r8)
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}

08000a84 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a88:	f000 f8ac 	bl	8000be4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a8c:	46c0      	nop			; (mov r8, r8)
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}
	...

08000a94 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000a98:	4b03      	ldr	r3, [pc, #12]	; (8000aa8 <USART2_IRQHandler+0x14>)
 8000a9a:	0018      	movs	r0, r3
 8000a9c:	f001 fc80 	bl	80023a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000aa0:	46c0      	nop			; (mov r8, r8)
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	46c0      	nop			; (mov r8, r8)
 8000aa8:	20000084 	.word	0x20000084

08000aac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ab0:	46c0      	nop			; (mov r8, r8)
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
	...

08000ab8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000ab8:	4813      	ldr	r0, [pc, #76]	; (8000b08 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000aba:	4685      	mov	sp, r0

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8000abc:	4813      	ldr	r0, [pc, #76]	; (8000b0c <LoopForever+0x6>)
    LDR R1, [R0]
 8000abe:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000ac0:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000ac2:	4a13      	ldr	r2, [pc, #76]	; (8000b10 <LoopForever+0xa>)
    CMP R1, R2
 8000ac4:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8000ac6:	d105      	bne.n	8000ad4 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 8000ac8:	4812      	ldr	r0, [pc, #72]	; (8000b14 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000aca:	4913      	ldr	r1, [pc, #76]	; (8000b18 <LoopForever+0x12>)
    STR R1, [R0]
 8000acc:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000ace:	4813      	ldr	r0, [pc, #76]	; (8000b1c <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000ad0:	4913      	ldr	r1, [pc, #76]	; (8000b20 <LoopForever+0x1a>)
    STR R1, [R0]
 8000ad2:	6001      	str	r1, [r0, #0]

08000ad4 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ad4:	4813      	ldr	r0, [pc, #76]	; (8000b24 <LoopForever+0x1e>)
  ldr r1, =_edata
 8000ad6:	4914      	ldr	r1, [pc, #80]	; (8000b28 <LoopForever+0x22>)
  ldr r2, =_sidata
 8000ad8:	4a14      	ldr	r2, [pc, #80]	; (8000b2c <LoopForever+0x26>)
  movs r3, #0
 8000ada:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000adc:	e002      	b.n	8000ae4 <LoopCopyDataInit>

08000ade <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ade:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ae0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ae2:	3304      	adds	r3, #4

08000ae4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ae4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ae6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ae8:	d3f9      	bcc.n	8000ade <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aea:	4a11      	ldr	r2, [pc, #68]	; (8000b30 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8000aec:	4c11      	ldr	r4, [pc, #68]	; (8000b34 <LoopForever+0x2e>)
  movs r3, #0
 8000aee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000af0:	e001      	b.n	8000af6 <LoopFillZerobss>

08000af2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000af2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000af4:	3204      	adds	r2, #4

08000af6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000af6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000af8:	d3fb      	bcc.n	8000af2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000afa:	f7ff ffd7 	bl	8000aac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000afe:	f002 fe13 	bl	8003728 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b02:	f7ff fcd1 	bl	80004a8 <main>

08000b06 <LoopForever>:

LoopForever:
    b LoopForever
 8000b06:	e7fe      	b.n	8000b06 <LoopForever>
   ldr   r0, =_estack
 8000b08:	20000800 	.word	0x20000800
    LDR R0,=0x00000004
 8000b0c:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000b10:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 8000b14:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 8000b18:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000b1c:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000b20:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000b24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b28:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000b2c:	080038f4 	.word	0x080038f4
  ldr r2, =_sbss
 8000b30:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000b34:	20000114 	.word	0x20000114

08000b38 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b38:	e7fe      	b.n	8000b38 <ADC1_IRQHandler>
	...

08000b3c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b42:	1dfb      	adds	r3, r7, #7
 8000b44:	2200      	movs	r2, #0
 8000b46:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000b48:	4b0b      	ldr	r3, [pc, #44]	; (8000b78 <HAL_Init+0x3c>)
 8000b4a:	681a      	ldr	r2, [r3, #0]
 8000b4c:	4b0a      	ldr	r3, [pc, #40]	; (8000b78 <HAL_Init+0x3c>)
 8000b4e:	2140      	movs	r1, #64	; 0x40
 8000b50:	430a      	orrs	r2, r1
 8000b52:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b54:	2003      	movs	r0, #3
 8000b56:	f000 f811 	bl	8000b7c <HAL_InitTick>
 8000b5a:	1e03      	subs	r3, r0, #0
 8000b5c:	d003      	beq.n	8000b66 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000b5e:	1dfb      	adds	r3, r7, #7
 8000b60:	2201      	movs	r2, #1
 8000b62:	701a      	strb	r2, [r3, #0]
 8000b64:	e001      	b.n	8000b6a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b66:	f7ff fec3 	bl	80008f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b6a:	1dfb      	adds	r3, r7, #7
 8000b6c:	781b      	ldrb	r3, [r3, #0]
}
 8000b6e:	0018      	movs	r0, r3
 8000b70:	46bd      	mov	sp, r7
 8000b72:	b002      	add	sp, #8
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	46c0      	nop			; (mov r8, r8)
 8000b78:	40022000 	.word	0x40022000

08000b7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b7c:	b590      	push	{r4, r7, lr}
 8000b7e:	b083      	sub	sp, #12
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b84:	4b14      	ldr	r3, [pc, #80]	; (8000bd8 <HAL_InitTick+0x5c>)
 8000b86:	681c      	ldr	r4, [r3, #0]
 8000b88:	4b14      	ldr	r3, [pc, #80]	; (8000bdc <HAL_InitTick+0x60>)
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	0019      	movs	r1, r3
 8000b8e:	23fa      	movs	r3, #250	; 0xfa
 8000b90:	0098      	lsls	r0, r3, #2
 8000b92:	f7ff fab9 	bl	8000108 <__udivsi3>
 8000b96:	0003      	movs	r3, r0
 8000b98:	0019      	movs	r1, r3
 8000b9a:	0020      	movs	r0, r4
 8000b9c:	f7ff fab4 	bl	8000108 <__udivsi3>
 8000ba0:	0003      	movs	r3, r0
 8000ba2:	0018      	movs	r0, r3
 8000ba4:	f000 f92f 	bl	8000e06 <HAL_SYSTICK_Config>
 8000ba8:	1e03      	subs	r3, r0, #0
 8000baa:	d001      	beq.n	8000bb0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000bac:	2301      	movs	r3, #1
 8000bae:	e00f      	b.n	8000bd0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	2b03      	cmp	r3, #3
 8000bb4:	d80b      	bhi.n	8000bce <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bb6:	6879      	ldr	r1, [r7, #4]
 8000bb8:	2301      	movs	r3, #1
 8000bba:	425b      	negs	r3, r3
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	0018      	movs	r0, r3
 8000bc0:	f000 f8fc 	bl	8000dbc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bc4:	4b06      	ldr	r3, [pc, #24]	; (8000be0 <HAL_InitTick+0x64>)
 8000bc6:	687a      	ldr	r2, [r7, #4]
 8000bc8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	e000      	b.n	8000bd0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000bce:	2301      	movs	r3, #1
}
 8000bd0:	0018      	movs	r0, r3
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	b003      	add	sp, #12
 8000bd6:	bd90      	pop	{r4, r7, pc}
 8000bd8:	20000004 	.word	0x20000004
 8000bdc:	2000000c 	.word	0x2000000c
 8000be0:	20000008 	.word	0x20000008

08000be4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000be8:	4b05      	ldr	r3, [pc, #20]	; (8000c00 <HAL_IncTick+0x1c>)
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	001a      	movs	r2, r3
 8000bee:	4b05      	ldr	r3, [pc, #20]	; (8000c04 <HAL_IncTick+0x20>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	18d2      	adds	r2, r2, r3
 8000bf4:	4b03      	ldr	r3, [pc, #12]	; (8000c04 <HAL_IncTick+0x20>)
 8000bf6:	601a      	str	r2, [r3, #0]
}
 8000bf8:	46c0      	nop			; (mov r8, r8)
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	46c0      	nop			; (mov r8, r8)
 8000c00:	2000000c 	.word	0x2000000c
 8000c04:	20000110 	.word	0x20000110

08000c08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c0c:	4b02      	ldr	r3, [pc, #8]	; (8000c18 <HAL_GetTick+0x10>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
}
 8000c10:	0018      	movs	r0, r3
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	46c0      	nop			; (mov r8, r8)
 8000c18:	20000110 	.word	0x20000110

08000c1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b084      	sub	sp, #16
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c24:	f7ff fff0 	bl	8000c08 <HAL_GetTick>
 8000c28:	0003      	movs	r3, r0
 8000c2a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	3301      	adds	r3, #1
 8000c34:	d005      	beq.n	8000c42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c36:	4b0a      	ldr	r3, [pc, #40]	; (8000c60 <HAL_Delay+0x44>)
 8000c38:	781b      	ldrb	r3, [r3, #0]
 8000c3a:	001a      	movs	r2, r3
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	189b      	adds	r3, r3, r2
 8000c40:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c42:	46c0      	nop			; (mov r8, r8)
 8000c44:	f7ff ffe0 	bl	8000c08 <HAL_GetTick>
 8000c48:	0002      	movs	r2, r0
 8000c4a:	68bb      	ldr	r3, [r7, #8]
 8000c4c:	1ad3      	subs	r3, r2, r3
 8000c4e:	68fa      	ldr	r2, [r7, #12]
 8000c50:	429a      	cmp	r2, r3
 8000c52:	d8f7      	bhi.n	8000c44 <HAL_Delay+0x28>
  {
  }
}
 8000c54:	46c0      	nop			; (mov r8, r8)
 8000c56:	46c0      	nop			; (mov r8, r8)
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	b004      	add	sp, #16
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	46c0      	nop			; (mov r8, r8)
 8000c60:	2000000c 	.word	0x2000000c

08000c64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	0002      	movs	r2, r0
 8000c6c:	1dfb      	adds	r3, r7, #7
 8000c6e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000c70:	1dfb      	adds	r3, r7, #7
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	2b7f      	cmp	r3, #127	; 0x7f
 8000c76:	d809      	bhi.n	8000c8c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c78:	1dfb      	adds	r3, r7, #7
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	001a      	movs	r2, r3
 8000c7e:	231f      	movs	r3, #31
 8000c80:	401a      	ands	r2, r3
 8000c82:	4b04      	ldr	r3, [pc, #16]	; (8000c94 <__NVIC_EnableIRQ+0x30>)
 8000c84:	2101      	movs	r1, #1
 8000c86:	4091      	lsls	r1, r2
 8000c88:	000a      	movs	r2, r1
 8000c8a:	601a      	str	r2, [r3, #0]
  }
}
 8000c8c:	46c0      	nop			; (mov r8, r8)
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	b002      	add	sp, #8
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	e000e100 	.word	0xe000e100

08000c98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c98:	b590      	push	{r4, r7, lr}
 8000c9a:	b083      	sub	sp, #12
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	0002      	movs	r2, r0
 8000ca0:	6039      	str	r1, [r7, #0]
 8000ca2:	1dfb      	adds	r3, r7, #7
 8000ca4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ca6:	1dfb      	adds	r3, r7, #7
 8000ca8:	781b      	ldrb	r3, [r3, #0]
 8000caa:	2b7f      	cmp	r3, #127	; 0x7f
 8000cac:	d828      	bhi.n	8000d00 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cae:	4a2f      	ldr	r2, [pc, #188]	; (8000d6c <__NVIC_SetPriority+0xd4>)
 8000cb0:	1dfb      	adds	r3, r7, #7
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	b25b      	sxtb	r3, r3
 8000cb6:	089b      	lsrs	r3, r3, #2
 8000cb8:	33c0      	adds	r3, #192	; 0xc0
 8000cba:	009b      	lsls	r3, r3, #2
 8000cbc:	589b      	ldr	r3, [r3, r2]
 8000cbe:	1dfa      	adds	r2, r7, #7
 8000cc0:	7812      	ldrb	r2, [r2, #0]
 8000cc2:	0011      	movs	r1, r2
 8000cc4:	2203      	movs	r2, #3
 8000cc6:	400a      	ands	r2, r1
 8000cc8:	00d2      	lsls	r2, r2, #3
 8000cca:	21ff      	movs	r1, #255	; 0xff
 8000ccc:	4091      	lsls	r1, r2
 8000cce:	000a      	movs	r2, r1
 8000cd0:	43d2      	mvns	r2, r2
 8000cd2:	401a      	ands	r2, r3
 8000cd4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	019b      	lsls	r3, r3, #6
 8000cda:	22ff      	movs	r2, #255	; 0xff
 8000cdc:	401a      	ands	r2, r3
 8000cde:	1dfb      	adds	r3, r7, #7
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	0018      	movs	r0, r3
 8000ce4:	2303      	movs	r3, #3
 8000ce6:	4003      	ands	r3, r0
 8000ce8:	00db      	lsls	r3, r3, #3
 8000cea:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cec:	481f      	ldr	r0, [pc, #124]	; (8000d6c <__NVIC_SetPriority+0xd4>)
 8000cee:	1dfb      	adds	r3, r7, #7
 8000cf0:	781b      	ldrb	r3, [r3, #0]
 8000cf2:	b25b      	sxtb	r3, r3
 8000cf4:	089b      	lsrs	r3, r3, #2
 8000cf6:	430a      	orrs	r2, r1
 8000cf8:	33c0      	adds	r3, #192	; 0xc0
 8000cfa:	009b      	lsls	r3, r3, #2
 8000cfc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000cfe:	e031      	b.n	8000d64 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d00:	4a1b      	ldr	r2, [pc, #108]	; (8000d70 <__NVIC_SetPriority+0xd8>)
 8000d02:	1dfb      	adds	r3, r7, #7
 8000d04:	781b      	ldrb	r3, [r3, #0]
 8000d06:	0019      	movs	r1, r3
 8000d08:	230f      	movs	r3, #15
 8000d0a:	400b      	ands	r3, r1
 8000d0c:	3b08      	subs	r3, #8
 8000d0e:	089b      	lsrs	r3, r3, #2
 8000d10:	3306      	adds	r3, #6
 8000d12:	009b      	lsls	r3, r3, #2
 8000d14:	18d3      	adds	r3, r2, r3
 8000d16:	3304      	adds	r3, #4
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	1dfa      	adds	r2, r7, #7
 8000d1c:	7812      	ldrb	r2, [r2, #0]
 8000d1e:	0011      	movs	r1, r2
 8000d20:	2203      	movs	r2, #3
 8000d22:	400a      	ands	r2, r1
 8000d24:	00d2      	lsls	r2, r2, #3
 8000d26:	21ff      	movs	r1, #255	; 0xff
 8000d28:	4091      	lsls	r1, r2
 8000d2a:	000a      	movs	r2, r1
 8000d2c:	43d2      	mvns	r2, r2
 8000d2e:	401a      	ands	r2, r3
 8000d30:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	019b      	lsls	r3, r3, #6
 8000d36:	22ff      	movs	r2, #255	; 0xff
 8000d38:	401a      	ands	r2, r3
 8000d3a:	1dfb      	adds	r3, r7, #7
 8000d3c:	781b      	ldrb	r3, [r3, #0]
 8000d3e:	0018      	movs	r0, r3
 8000d40:	2303      	movs	r3, #3
 8000d42:	4003      	ands	r3, r0
 8000d44:	00db      	lsls	r3, r3, #3
 8000d46:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d48:	4809      	ldr	r0, [pc, #36]	; (8000d70 <__NVIC_SetPriority+0xd8>)
 8000d4a:	1dfb      	adds	r3, r7, #7
 8000d4c:	781b      	ldrb	r3, [r3, #0]
 8000d4e:	001c      	movs	r4, r3
 8000d50:	230f      	movs	r3, #15
 8000d52:	4023      	ands	r3, r4
 8000d54:	3b08      	subs	r3, #8
 8000d56:	089b      	lsrs	r3, r3, #2
 8000d58:	430a      	orrs	r2, r1
 8000d5a:	3306      	adds	r3, #6
 8000d5c:	009b      	lsls	r3, r3, #2
 8000d5e:	18c3      	adds	r3, r0, r3
 8000d60:	3304      	adds	r3, #4
 8000d62:	601a      	str	r2, [r3, #0]
}
 8000d64:	46c0      	nop			; (mov r8, r8)
 8000d66:	46bd      	mov	sp, r7
 8000d68:	b003      	add	sp, #12
 8000d6a:	bd90      	pop	{r4, r7, pc}
 8000d6c:	e000e100 	.word	0xe000e100
 8000d70:	e000ed00 	.word	0xe000ed00

08000d74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	1e5a      	subs	r2, r3, #1
 8000d80:	2380      	movs	r3, #128	; 0x80
 8000d82:	045b      	lsls	r3, r3, #17
 8000d84:	429a      	cmp	r2, r3
 8000d86:	d301      	bcc.n	8000d8c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d88:	2301      	movs	r3, #1
 8000d8a:	e010      	b.n	8000dae <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d8c:	4b0a      	ldr	r3, [pc, #40]	; (8000db8 <SysTick_Config+0x44>)
 8000d8e:	687a      	ldr	r2, [r7, #4]
 8000d90:	3a01      	subs	r2, #1
 8000d92:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d94:	2301      	movs	r3, #1
 8000d96:	425b      	negs	r3, r3
 8000d98:	2103      	movs	r1, #3
 8000d9a:	0018      	movs	r0, r3
 8000d9c:	f7ff ff7c 	bl	8000c98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000da0:	4b05      	ldr	r3, [pc, #20]	; (8000db8 <SysTick_Config+0x44>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000da6:	4b04      	ldr	r3, [pc, #16]	; (8000db8 <SysTick_Config+0x44>)
 8000da8:	2207      	movs	r2, #7
 8000daa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000dac:	2300      	movs	r3, #0
}
 8000dae:	0018      	movs	r0, r3
 8000db0:	46bd      	mov	sp, r7
 8000db2:	b002      	add	sp, #8
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	46c0      	nop			; (mov r8, r8)
 8000db8:	e000e010 	.word	0xe000e010

08000dbc <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b084      	sub	sp, #16
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	60b9      	str	r1, [r7, #8]
 8000dc4:	607a      	str	r2, [r7, #4]
 8000dc6:	210f      	movs	r1, #15
 8000dc8:	187b      	adds	r3, r7, r1
 8000dca:	1c02      	adds	r2, r0, #0
 8000dcc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000dce:	68ba      	ldr	r2, [r7, #8]
 8000dd0:	187b      	adds	r3, r7, r1
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	b25b      	sxtb	r3, r3
 8000dd6:	0011      	movs	r1, r2
 8000dd8:	0018      	movs	r0, r3
 8000dda:	f7ff ff5d 	bl	8000c98 <__NVIC_SetPriority>
}
 8000dde:	46c0      	nop			; (mov r8, r8)
 8000de0:	46bd      	mov	sp, r7
 8000de2:	b004      	add	sp, #16
 8000de4:	bd80      	pop	{r7, pc}

08000de6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000de6:	b580      	push	{r7, lr}
 8000de8:	b082      	sub	sp, #8
 8000dea:	af00      	add	r7, sp, #0
 8000dec:	0002      	movs	r2, r0
 8000dee:	1dfb      	adds	r3, r7, #7
 8000df0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000df2:	1dfb      	adds	r3, r7, #7
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	b25b      	sxtb	r3, r3
 8000df8:	0018      	movs	r0, r3
 8000dfa:	f7ff ff33 	bl	8000c64 <__NVIC_EnableIRQ>
}
 8000dfe:	46c0      	nop			; (mov r8, r8)
 8000e00:	46bd      	mov	sp, r7
 8000e02:	b002      	add	sp, #8
 8000e04:	bd80      	pop	{r7, pc}

08000e06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e06:	b580      	push	{r7, lr}
 8000e08:	b082      	sub	sp, #8
 8000e0a:	af00      	add	r7, sp, #0
 8000e0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	0018      	movs	r0, r3
 8000e12:	f7ff ffaf 	bl	8000d74 <SysTick_Config>
 8000e16:	0003      	movs	r3, r0
}
 8000e18:	0018      	movs	r0, r3
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	b002      	add	sp, #8
 8000e1e:	bd80      	pop	{r7, pc}

08000e20 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b084      	sub	sp, #16
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000e28:	230f      	movs	r3, #15
 8000e2a:	18fb      	adds	r3, r7, r3
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	2225      	movs	r2, #37	; 0x25
 8000e34:	5c9b      	ldrb	r3, [r3, r2]
 8000e36:	b2db      	uxtb	r3, r3
 8000e38:	2b02      	cmp	r3, #2
 8000e3a:	d008      	beq.n	8000e4e <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	2204      	movs	r2, #4
 8000e40:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	2224      	movs	r2, #36	; 0x24
 8000e46:	2100      	movs	r1, #0
 8000e48:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	e024      	b.n	8000e98 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	681a      	ldr	r2, [r3, #0]
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	210e      	movs	r1, #14
 8000e5a:	438a      	bics	r2, r1
 8000e5c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	681a      	ldr	r2, [r3, #0]
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	2101      	movs	r1, #1
 8000e6a:	438a      	bics	r2, r1
 8000e6c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e72:	221c      	movs	r2, #28
 8000e74:	401a      	ands	r2, r3
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e7a:	2101      	movs	r1, #1
 8000e7c:	4091      	lsls	r1, r2
 8000e7e:	000a      	movs	r2, r1
 8000e80:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	2225      	movs	r2, #37	; 0x25
 8000e86:	2101      	movs	r1, #1
 8000e88:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	2224      	movs	r2, #36	; 0x24
 8000e8e:	2100      	movs	r1, #0
 8000e90:	5499      	strb	r1, [r3, r2]

    return status;
 8000e92:	230f      	movs	r3, #15
 8000e94:	18fb      	adds	r3, r7, r3
 8000e96:	781b      	ldrb	r3, [r3, #0]
  }
}
 8000e98:	0018      	movs	r0, r3
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	b004      	add	sp, #16
 8000e9e:	bd80      	pop	{r7, pc}

08000ea0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b084      	sub	sp, #16
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000ea8:	210f      	movs	r1, #15
 8000eaa:	187b      	adds	r3, r7, r1
 8000eac:	2200      	movs	r2, #0
 8000eae:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	2225      	movs	r2, #37	; 0x25
 8000eb4:	5c9b      	ldrb	r3, [r3, r2]
 8000eb6:	b2db      	uxtb	r3, r3
 8000eb8:	2b02      	cmp	r3, #2
 8000eba:	d006      	beq.n	8000eca <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2204      	movs	r2, #4
 8000ec0:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8000ec2:	187b      	adds	r3, r7, r1
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	701a      	strb	r2, [r3, #0]
 8000ec8:	e02a      	b.n	8000f20 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	681a      	ldr	r2, [r3, #0]
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	210e      	movs	r1, #14
 8000ed6:	438a      	bics	r2, r1
 8000ed8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	681a      	ldr	r2, [r3, #0]
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	2101      	movs	r1, #1
 8000ee6:	438a      	bics	r2, r1
 8000ee8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eee:	221c      	movs	r2, #28
 8000ef0:	401a      	ands	r2, r3
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ef6:	2101      	movs	r1, #1
 8000ef8:	4091      	lsls	r1, r2
 8000efa:	000a      	movs	r2, r1
 8000efc:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	2225      	movs	r2, #37	; 0x25
 8000f02:	2101      	movs	r1, #1
 8000f04:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	2224      	movs	r2, #36	; 0x24
 8000f0a:	2100      	movs	r1, #0
 8000f0c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d004      	beq.n	8000f20 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f1a:	687a      	ldr	r2, [r7, #4]
 8000f1c:	0010      	movs	r0, r2
 8000f1e:	4798      	blx	r3
    }
  }
  return status;
 8000f20:	230f      	movs	r3, #15
 8000f22:	18fb      	adds	r3, r7, r3
 8000f24:	781b      	ldrb	r3, [r3, #0]
}
 8000f26:	0018      	movs	r0, r3
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	b004      	add	sp, #16
 8000f2c:	bd80      	pop	{r7, pc}
	...

08000f30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b086      	sub	sp, #24
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
 8000f38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000f42:	2300      	movs	r3, #0
 8000f44:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000f46:	e143      	b.n	80011d0 <HAL_GPIO_Init+0x2a0>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	2101      	movs	r1, #1
 8000f4e:	697a      	ldr	r2, [r7, #20]
 8000f50:	4091      	lsls	r1, r2
 8000f52:	000a      	movs	r2, r1
 8000f54:	4013      	ands	r3, r2
 8000f56:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d100      	bne.n	8000f60 <HAL_GPIO_Init+0x30>
 8000f5e:	e134      	b.n	80011ca <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	2203      	movs	r2, #3
 8000f66:	4013      	ands	r3, r2
 8000f68:	2b01      	cmp	r3, #1
 8000f6a:	d005      	beq.n	8000f78 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	2203      	movs	r2, #3
 8000f72:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000f74:	2b02      	cmp	r3, #2
 8000f76:	d130      	bne.n	8000fda <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	689b      	ldr	r3, [r3, #8]
 8000f7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000f7e:	697b      	ldr	r3, [r7, #20]
 8000f80:	005b      	lsls	r3, r3, #1
 8000f82:	2203      	movs	r2, #3
 8000f84:	409a      	lsls	r2, r3
 8000f86:	0013      	movs	r3, r2
 8000f88:	43da      	mvns	r2, r3
 8000f8a:	693b      	ldr	r3, [r7, #16]
 8000f8c:	4013      	ands	r3, r2
 8000f8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	68da      	ldr	r2, [r3, #12]
 8000f94:	697b      	ldr	r3, [r7, #20]
 8000f96:	005b      	lsls	r3, r3, #1
 8000f98:	409a      	lsls	r2, r3
 8000f9a:	0013      	movs	r3, r2
 8000f9c:	693a      	ldr	r2, [r7, #16]
 8000f9e:	4313      	orrs	r3, r2
 8000fa0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	693a      	ldr	r2, [r7, #16]
 8000fa6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fae:	2201      	movs	r2, #1
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	409a      	lsls	r2, r3
 8000fb4:	0013      	movs	r3, r2
 8000fb6:	43da      	mvns	r2, r3
 8000fb8:	693b      	ldr	r3, [r7, #16]
 8000fba:	4013      	ands	r3, r2
 8000fbc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	091b      	lsrs	r3, r3, #4
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	401a      	ands	r2, r3
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	409a      	lsls	r2, r3
 8000fcc:	0013      	movs	r3, r2
 8000fce:	693a      	ldr	r2, [r7, #16]
 8000fd0:	4313      	orrs	r3, r2
 8000fd2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	693a      	ldr	r2, [r7, #16]
 8000fd8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	685b      	ldr	r3, [r3, #4]
 8000fde:	2203      	movs	r2, #3
 8000fe0:	4013      	ands	r3, r2
 8000fe2:	2b03      	cmp	r3, #3
 8000fe4:	d017      	beq.n	8001016 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	68db      	ldr	r3, [r3, #12]
 8000fea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000fec:	697b      	ldr	r3, [r7, #20]
 8000fee:	005b      	lsls	r3, r3, #1
 8000ff0:	2203      	movs	r2, #3
 8000ff2:	409a      	lsls	r2, r3
 8000ff4:	0013      	movs	r3, r2
 8000ff6:	43da      	mvns	r2, r3
 8000ff8:	693b      	ldr	r3, [r7, #16]
 8000ffa:	4013      	ands	r3, r2
 8000ffc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	689a      	ldr	r2, [r3, #8]
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	005b      	lsls	r3, r3, #1
 8001006:	409a      	lsls	r2, r3
 8001008:	0013      	movs	r3, r2
 800100a:	693a      	ldr	r2, [r7, #16]
 800100c:	4313      	orrs	r3, r2
 800100e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	693a      	ldr	r2, [r7, #16]
 8001014:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	2203      	movs	r2, #3
 800101c:	4013      	ands	r3, r2
 800101e:	2b02      	cmp	r3, #2
 8001020:	d123      	bne.n	800106a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	08da      	lsrs	r2, r3, #3
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	3208      	adds	r2, #8
 800102a:	0092      	lsls	r2, r2, #2
 800102c:	58d3      	ldr	r3, [r2, r3]
 800102e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	2207      	movs	r2, #7
 8001034:	4013      	ands	r3, r2
 8001036:	009b      	lsls	r3, r3, #2
 8001038:	220f      	movs	r2, #15
 800103a:	409a      	lsls	r2, r3
 800103c:	0013      	movs	r3, r2
 800103e:	43da      	mvns	r2, r3
 8001040:	693b      	ldr	r3, [r7, #16]
 8001042:	4013      	ands	r3, r2
 8001044:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	691a      	ldr	r2, [r3, #16]
 800104a:	697b      	ldr	r3, [r7, #20]
 800104c:	2107      	movs	r1, #7
 800104e:	400b      	ands	r3, r1
 8001050:	009b      	lsls	r3, r3, #2
 8001052:	409a      	lsls	r2, r3
 8001054:	0013      	movs	r3, r2
 8001056:	693a      	ldr	r2, [r7, #16]
 8001058:	4313      	orrs	r3, r2
 800105a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800105c:	697b      	ldr	r3, [r7, #20]
 800105e:	08da      	lsrs	r2, r3, #3
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	3208      	adds	r2, #8
 8001064:	0092      	lsls	r2, r2, #2
 8001066:	6939      	ldr	r1, [r7, #16]
 8001068:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	005b      	lsls	r3, r3, #1
 8001074:	2203      	movs	r2, #3
 8001076:	409a      	lsls	r2, r3
 8001078:	0013      	movs	r3, r2
 800107a:	43da      	mvns	r2, r3
 800107c:	693b      	ldr	r3, [r7, #16]
 800107e:	4013      	ands	r3, r2
 8001080:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	685b      	ldr	r3, [r3, #4]
 8001086:	2203      	movs	r2, #3
 8001088:	401a      	ands	r2, r3
 800108a:	697b      	ldr	r3, [r7, #20]
 800108c:	005b      	lsls	r3, r3, #1
 800108e:	409a      	lsls	r2, r3
 8001090:	0013      	movs	r3, r2
 8001092:	693a      	ldr	r2, [r7, #16]
 8001094:	4313      	orrs	r3, r2
 8001096:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	693a      	ldr	r2, [r7, #16]
 800109c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	685a      	ldr	r2, [r3, #4]
 80010a2:	23c0      	movs	r3, #192	; 0xc0
 80010a4:	029b      	lsls	r3, r3, #10
 80010a6:	4013      	ands	r3, r2
 80010a8:	d100      	bne.n	80010ac <HAL_GPIO_Init+0x17c>
 80010aa:	e08e      	b.n	80011ca <HAL_GPIO_Init+0x29a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010ac:	4b4e      	ldr	r3, [pc, #312]	; (80011e8 <HAL_GPIO_Init+0x2b8>)
 80010ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010b0:	4b4d      	ldr	r3, [pc, #308]	; (80011e8 <HAL_GPIO_Init+0x2b8>)
 80010b2:	2101      	movs	r1, #1
 80010b4:	430a      	orrs	r2, r1
 80010b6:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80010b8:	4a4c      	ldr	r2, [pc, #304]	; (80011ec <HAL_GPIO_Init+0x2bc>)
 80010ba:	697b      	ldr	r3, [r7, #20]
 80010bc:	089b      	lsrs	r3, r3, #2
 80010be:	3302      	adds	r3, #2
 80010c0:	009b      	lsls	r3, r3, #2
 80010c2:	589b      	ldr	r3, [r3, r2]
 80010c4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80010c6:	697b      	ldr	r3, [r7, #20]
 80010c8:	2203      	movs	r2, #3
 80010ca:	4013      	ands	r3, r2
 80010cc:	009b      	lsls	r3, r3, #2
 80010ce:	220f      	movs	r2, #15
 80010d0:	409a      	lsls	r2, r3
 80010d2:	0013      	movs	r3, r2
 80010d4:	43da      	mvns	r2, r3
 80010d6:	693b      	ldr	r3, [r7, #16]
 80010d8:	4013      	ands	r3, r2
 80010da:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80010dc:	687a      	ldr	r2, [r7, #4]
 80010de:	23a0      	movs	r3, #160	; 0xa0
 80010e0:	05db      	lsls	r3, r3, #23
 80010e2:	429a      	cmp	r2, r3
 80010e4:	d00d      	beq.n	8001102 <HAL_GPIO_Init+0x1d2>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	4a41      	ldr	r2, [pc, #260]	; (80011f0 <HAL_GPIO_Init+0x2c0>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d007      	beq.n	80010fe <HAL_GPIO_Init+0x1ce>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	4a40      	ldr	r2, [pc, #256]	; (80011f4 <HAL_GPIO_Init+0x2c4>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d101      	bne.n	80010fa <HAL_GPIO_Init+0x1ca>
 80010f6:	2302      	movs	r3, #2
 80010f8:	e004      	b.n	8001104 <HAL_GPIO_Init+0x1d4>
 80010fa:	2306      	movs	r3, #6
 80010fc:	e002      	b.n	8001104 <HAL_GPIO_Init+0x1d4>
 80010fe:	2301      	movs	r3, #1
 8001100:	e000      	b.n	8001104 <HAL_GPIO_Init+0x1d4>
 8001102:	2300      	movs	r3, #0
 8001104:	697a      	ldr	r2, [r7, #20]
 8001106:	2103      	movs	r1, #3
 8001108:	400a      	ands	r2, r1
 800110a:	0092      	lsls	r2, r2, #2
 800110c:	4093      	lsls	r3, r2
 800110e:	693a      	ldr	r2, [r7, #16]
 8001110:	4313      	orrs	r3, r2
 8001112:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001114:	4935      	ldr	r1, [pc, #212]	; (80011ec <HAL_GPIO_Init+0x2bc>)
 8001116:	697b      	ldr	r3, [r7, #20]
 8001118:	089b      	lsrs	r3, r3, #2
 800111a:	3302      	adds	r3, #2
 800111c:	009b      	lsls	r3, r3, #2
 800111e:	693a      	ldr	r2, [r7, #16]
 8001120:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001122:	4b35      	ldr	r3, [pc, #212]	; (80011f8 <HAL_GPIO_Init+0x2c8>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	43da      	mvns	r2, r3
 800112c:	693b      	ldr	r3, [r7, #16]
 800112e:	4013      	ands	r3, r2
 8001130:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	685a      	ldr	r2, [r3, #4]
 8001136:	2380      	movs	r3, #128	; 0x80
 8001138:	025b      	lsls	r3, r3, #9
 800113a:	4013      	ands	r3, r2
 800113c:	d003      	beq.n	8001146 <HAL_GPIO_Init+0x216>
        {
          temp |= iocurrent;
 800113e:	693a      	ldr	r2, [r7, #16]
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	4313      	orrs	r3, r2
 8001144:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001146:	4b2c      	ldr	r3, [pc, #176]	; (80011f8 <HAL_GPIO_Init+0x2c8>)
 8001148:	693a      	ldr	r2, [r7, #16]
 800114a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 800114c:	4b2a      	ldr	r3, [pc, #168]	; (80011f8 <HAL_GPIO_Init+0x2c8>)
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	43da      	mvns	r2, r3
 8001156:	693b      	ldr	r3, [r7, #16]
 8001158:	4013      	ands	r3, r2
 800115a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	685a      	ldr	r2, [r3, #4]
 8001160:	2380      	movs	r3, #128	; 0x80
 8001162:	029b      	lsls	r3, r3, #10
 8001164:	4013      	ands	r3, r2
 8001166:	d003      	beq.n	8001170 <HAL_GPIO_Init+0x240>
        {
          temp |= iocurrent;
 8001168:	693a      	ldr	r2, [r7, #16]
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	4313      	orrs	r3, r2
 800116e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001170:	4b21      	ldr	r3, [pc, #132]	; (80011f8 <HAL_GPIO_Init+0x2c8>)
 8001172:	693a      	ldr	r2, [r7, #16]
 8001174:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001176:	4b20      	ldr	r3, [pc, #128]	; (80011f8 <HAL_GPIO_Init+0x2c8>)
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	43da      	mvns	r2, r3
 8001180:	693b      	ldr	r3, [r7, #16]
 8001182:	4013      	ands	r3, r2
 8001184:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	685a      	ldr	r2, [r3, #4]
 800118a:	2380      	movs	r3, #128	; 0x80
 800118c:	035b      	lsls	r3, r3, #13
 800118e:	4013      	ands	r3, r2
 8001190:	d003      	beq.n	800119a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001192:	693a      	ldr	r2, [r7, #16]
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	4313      	orrs	r3, r2
 8001198:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800119a:	4b17      	ldr	r3, [pc, #92]	; (80011f8 <HAL_GPIO_Init+0x2c8>)
 800119c:	693a      	ldr	r2, [r7, #16]
 800119e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80011a0:	4b15      	ldr	r3, [pc, #84]	; (80011f8 <HAL_GPIO_Init+0x2c8>)
 80011a2:	68db      	ldr	r3, [r3, #12]
 80011a4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	43da      	mvns	r2, r3
 80011aa:	693b      	ldr	r3, [r7, #16]
 80011ac:	4013      	ands	r3, r2
 80011ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	685a      	ldr	r2, [r3, #4]
 80011b4:	2380      	movs	r3, #128	; 0x80
 80011b6:	039b      	lsls	r3, r3, #14
 80011b8:	4013      	ands	r3, r2
 80011ba:	d003      	beq.n	80011c4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80011bc:	693a      	ldr	r2, [r7, #16]
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	4313      	orrs	r3, r2
 80011c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80011c4:	4b0c      	ldr	r3, [pc, #48]	; (80011f8 <HAL_GPIO_Init+0x2c8>)
 80011c6:	693a      	ldr	r2, [r7, #16]
 80011c8:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	3301      	adds	r3, #1
 80011ce:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	681a      	ldr	r2, [r3, #0]
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	40da      	lsrs	r2, r3
 80011d8:	1e13      	subs	r3, r2, #0
 80011da:	d000      	beq.n	80011de <HAL_GPIO_Init+0x2ae>
 80011dc:	e6b4      	b.n	8000f48 <HAL_GPIO_Init+0x18>
  }
}
 80011de:	46c0      	nop			; (mov r8, r8)
 80011e0:	46c0      	nop			; (mov r8, r8)
 80011e2:	46bd      	mov	sp, r7
 80011e4:	b006      	add	sp, #24
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	40021000 	.word	0x40021000
 80011ec:	40010000 	.word	0x40010000
 80011f0:	50000400 	.word	0x50000400
 80011f4:	50000800 	.word	0x50000800
 80011f8:	40010400 	.word	0x40010400

080011fc <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
 8001204:	0008      	movs	r0, r1
 8001206:	0011      	movs	r1, r2
 8001208:	1cbb      	adds	r3, r7, #2
 800120a:	1c02      	adds	r2, r0, #0
 800120c:	801a      	strh	r2, [r3, #0]
 800120e:	1c7b      	adds	r3, r7, #1
 8001210:	1c0a      	adds	r2, r1, #0
 8001212:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001214:	1c7b      	adds	r3, r7, #1
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d004      	beq.n	8001226 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 800121c:	1cbb      	adds	r3, r7, #2
 800121e:	881a      	ldrh	r2, [r3, #0]
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001224:	e003      	b.n	800122e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001226:	1cbb      	adds	r3, r7, #2
 8001228:	881a      	ldrh	r2, [r3, #0]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800122e:	46c0      	nop			; (mov r8, r8)
 8001230:	46bd      	mov	sp, r7
 8001232:	b002      	add	sp, #8
 8001234:	bd80      	pop	{r7, pc}
	...

08001238 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001238:	b5b0      	push	{r4, r5, r7, lr}
 800123a:	b08a      	sub	sp, #40	; 0x28
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d102      	bne.n	800124c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001246:	2301      	movs	r3, #1
 8001248:	f000 fb6c 	bl	8001924 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800124c:	4bc8      	ldr	r3, [pc, #800]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 800124e:	68db      	ldr	r3, [r3, #12]
 8001250:	220c      	movs	r2, #12
 8001252:	4013      	ands	r3, r2
 8001254:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001256:	4bc6      	ldr	r3, [pc, #792]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 8001258:	68da      	ldr	r2, [r3, #12]
 800125a:	2380      	movs	r3, #128	; 0x80
 800125c:	025b      	lsls	r3, r3, #9
 800125e:	4013      	ands	r3, r2
 8001260:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	2201      	movs	r2, #1
 8001268:	4013      	ands	r3, r2
 800126a:	d100      	bne.n	800126e <HAL_RCC_OscConfig+0x36>
 800126c:	e07d      	b.n	800136a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800126e:	69fb      	ldr	r3, [r7, #28]
 8001270:	2b08      	cmp	r3, #8
 8001272:	d007      	beq.n	8001284 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001274:	69fb      	ldr	r3, [r7, #28]
 8001276:	2b0c      	cmp	r3, #12
 8001278:	d112      	bne.n	80012a0 <HAL_RCC_OscConfig+0x68>
 800127a:	69ba      	ldr	r2, [r7, #24]
 800127c:	2380      	movs	r3, #128	; 0x80
 800127e:	025b      	lsls	r3, r3, #9
 8001280:	429a      	cmp	r2, r3
 8001282:	d10d      	bne.n	80012a0 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001284:	4bba      	ldr	r3, [pc, #744]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 8001286:	681a      	ldr	r2, [r3, #0]
 8001288:	2380      	movs	r3, #128	; 0x80
 800128a:	029b      	lsls	r3, r3, #10
 800128c:	4013      	ands	r3, r2
 800128e:	d100      	bne.n	8001292 <HAL_RCC_OscConfig+0x5a>
 8001290:	e06a      	b.n	8001368 <HAL_RCC_OscConfig+0x130>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d166      	bne.n	8001368 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	f000 fb42 	bl	8001924 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	685a      	ldr	r2, [r3, #4]
 80012a4:	2380      	movs	r3, #128	; 0x80
 80012a6:	025b      	lsls	r3, r3, #9
 80012a8:	429a      	cmp	r2, r3
 80012aa:	d107      	bne.n	80012bc <HAL_RCC_OscConfig+0x84>
 80012ac:	4bb0      	ldr	r3, [pc, #704]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 80012ae:	681a      	ldr	r2, [r3, #0]
 80012b0:	4baf      	ldr	r3, [pc, #700]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 80012b2:	2180      	movs	r1, #128	; 0x80
 80012b4:	0249      	lsls	r1, r1, #9
 80012b6:	430a      	orrs	r2, r1
 80012b8:	601a      	str	r2, [r3, #0]
 80012ba:	e027      	b.n	800130c <HAL_RCC_OscConfig+0xd4>
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	685a      	ldr	r2, [r3, #4]
 80012c0:	23a0      	movs	r3, #160	; 0xa0
 80012c2:	02db      	lsls	r3, r3, #11
 80012c4:	429a      	cmp	r2, r3
 80012c6:	d10e      	bne.n	80012e6 <HAL_RCC_OscConfig+0xae>
 80012c8:	4ba9      	ldr	r3, [pc, #676]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 80012ca:	681a      	ldr	r2, [r3, #0]
 80012cc:	4ba8      	ldr	r3, [pc, #672]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 80012ce:	2180      	movs	r1, #128	; 0x80
 80012d0:	02c9      	lsls	r1, r1, #11
 80012d2:	430a      	orrs	r2, r1
 80012d4:	601a      	str	r2, [r3, #0]
 80012d6:	4ba6      	ldr	r3, [pc, #664]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 80012d8:	681a      	ldr	r2, [r3, #0]
 80012da:	4ba5      	ldr	r3, [pc, #660]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 80012dc:	2180      	movs	r1, #128	; 0x80
 80012de:	0249      	lsls	r1, r1, #9
 80012e0:	430a      	orrs	r2, r1
 80012e2:	601a      	str	r2, [r3, #0]
 80012e4:	e012      	b.n	800130c <HAL_RCC_OscConfig+0xd4>
 80012e6:	4ba2      	ldr	r3, [pc, #648]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 80012e8:	681a      	ldr	r2, [r3, #0]
 80012ea:	4ba1      	ldr	r3, [pc, #644]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 80012ec:	49a1      	ldr	r1, [pc, #644]	; (8001574 <HAL_RCC_OscConfig+0x33c>)
 80012ee:	400a      	ands	r2, r1
 80012f0:	601a      	str	r2, [r3, #0]
 80012f2:	4b9f      	ldr	r3, [pc, #636]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 80012f4:	681a      	ldr	r2, [r3, #0]
 80012f6:	2380      	movs	r3, #128	; 0x80
 80012f8:	025b      	lsls	r3, r3, #9
 80012fa:	4013      	ands	r3, r2
 80012fc:	60fb      	str	r3, [r7, #12]
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	4b9b      	ldr	r3, [pc, #620]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 8001302:	681a      	ldr	r2, [r3, #0]
 8001304:	4b9a      	ldr	r3, [pc, #616]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 8001306:	499c      	ldr	r1, [pc, #624]	; (8001578 <HAL_RCC_OscConfig+0x340>)
 8001308:	400a      	ands	r2, r1
 800130a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d014      	beq.n	800133e <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001314:	f7ff fc78 	bl	8000c08 <HAL_GetTick>
 8001318:	0003      	movs	r3, r0
 800131a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800131c:	e008      	b.n	8001330 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800131e:	f7ff fc73 	bl	8000c08 <HAL_GetTick>
 8001322:	0002      	movs	r2, r0
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	1ad3      	subs	r3, r2, r3
 8001328:	2b64      	cmp	r3, #100	; 0x64
 800132a:	d901      	bls.n	8001330 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 800132c:	2303      	movs	r3, #3
 800132e:	e2f9      	b.n	8001924 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001330:	4b8f      	ldr	r3, [pc, #572]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 8001332:	681a      	ldr	r2, [r3, #0]
 8001334:	2380      	movs	r3, #128	; 0x80
 8001336:	029b      	lsls	r3, r3, #10
 8001338:	4013      	ands	r3, r2
 800133a:	d0f0      	beq.n	800131e <HAL_RCC_OscConfig+0xe6>
 800133c:	e015      	b.n	800136a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800133e:	f7ff fc63 	bl	8000c08 <HAL_GetTick>
 8001342:	0003      	movs	r3, r0
 8001344:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001346:	e008      	b.n	800135a <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001348:	f7ff fc5e 	bl	8000c08 <HAL_GetTick>
 800134c:	0002      	movs	r2, r0
 800134e:	697b      	ldr	r3, [r7, #20]
 8001350:	1ad3      	subs	r3, r2, r3
 8001352:	2b64      	cmp	r3, #100	; 0x64
 8001354:	d901      	bls.n	800135a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001356:	2303      	movs	r3, #3
 8001358:	e2e4      	b.n	8001924 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800135a:	4b85      	ldr	r3, [pc, #532]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 800135c:	681a      	ldr	r2, [r3, #0]
 800135e:	2380      	movs	r3, #128	; 0x80
 8001360:	029b      	lsls	r3, r3, #10
 8001362:	4013      	ands	r3, r2
 8001364:	d1f0      	bne.n	8001348 <HAL_RCC_OscConfig+0x110>
 8001366:	e000      	b.n	800136a <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001368:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	2202      	movs	r2, #2
 8001370:	4013      	ands	r3, r2
 8001372:	d100      	bne.n	8001376 <HAL_RCC_OscConfig+0x13e>
 8001374:	e099      	b.n	80014aa <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	68db      	ldr	r3, [r3, #12]
 800137a:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 800137c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800137e:	2220      	movs	r2, #32
 8001380:	4013      	ands	r3, r2
 8001382:	d009      	beq.n	8001398 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001384:	4b7a      	ldr	r3, [pc, #488]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	4b79      	ldr	r3, [pc, #484]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 800138a:	2120      	movs	r1, #32
 800138c:	430a      	orrs	r2, r1
 800138e:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001392:	2220      	movs	r2, #32
 8001394:	4393      	bics	r3, r2
 8001396:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001398:	69fb      	ldr	r3, [r7, #28]
 800139a:	2b04      	cmp	r3, #4
 800139c:	d005      	beq.n	80013aa <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800139e:	69fb      	ldr	r3, [r7, #28]
 80013a0:	2b0c      	cmp	r3, #12
 80013a2:	d13e      	bne.n	8001422 <HAL_RCC_OscConfig+0x1ea>
 80013a4:	69bb      	ldr	r3, [r7, #24]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d13b      	bne.n	8001422 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80013aa:	4b71      	ldr	r3, [pc, #452]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	2204      	movs	r2, #4
 80013b0:	4013      	ands	r3, r2
 80013b2:	d004      	beq.n	80013be <HAL_RCC_OscConfig+0x186>
 80013b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d101      	bne.n	80013be <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80013ba:	2301      	movs	r3, #1
 80013bc:	e2b2      	b.n	8001924 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013be:	4b6c      	ldr	r3, [pc, #432]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	4a6e      	ldr	r2, [pc, #440]	; (800157c <HAL_RCC_OscConfig+0x344>)
 80013c4:	4013      	ands	r3, r2
 80013c6:	0019      	movs	r1, r3
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	691b      	ldr	r3, [r3, #16]
 80013cc:	021a      	lsls	r2, r3, #8
 80013ce:	4b68      	ldr	r3, [pc, #416]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 80013d0:	430a      	orrs	r2, r1
 80013d2:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80013d4:	4b66      	ldr	r3, [pc, #408]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	2209      	movs	r2, #9
 80013da:	4393      	bics	r3, r2
 80013dc:	0019      	movs	r1, r3
 80013de:	4b64      	ldr	r3, [pc, #400]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 80013e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80013e2:	430a      	orrs	r2, r1
 80013e4:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80013e6:	f000 fbeb 	bl	8001bc0 <HAL_RCC_GetSysClockFreq>
 80013ea:	0001      	movs	r1, r0
 80013ec:	4b60      	ldr	r3, [pc, #384]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 80013ee:	68db      	ldr	r3, [r3, #12]
 80013f0:	091b      	lsrs	r3, r3, #4
 80013f2:	220f      	movs	r2, #15
 80013f4:	4013      	ands	r3, r2
 80013f6:	4a62      	ldr	r2, [pc, #392]	; (8001580 <HAL_RCC_OscConfig+0x348>)
 80013f8:	5cd3      	ldrb	r3, [r2, r3]
 80013fa:	000a      	movs	r2, r1
 80013fc:	40da      	lsrs	r2, r3
 80013fe:	4b61      	ldr	r3, [pc, #388]	; (8001584 <HAL_RCC_OscConfig+0x34c>)
 8001400:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001402:	4b61      	ldr	r3, [pc, #388]	; (8001588 <HAL_RCC_OscConfig+0x350>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	2513      	movs	r5, #19
 8001408:	197c      	adds	r4, r7, r5
 800140a:	0018      	movs	r0, r3
 800140c:	f7ff fbb6 	bl	8000b7c <HAL_InitTick>
 8001410:	0003      	movs	r3, r0
 8001412:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001414:	197b      	adds	r3, r7, r5
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d046      	beq.n	80014aa <HAL_RCC_OscConfig+0x272>
      {
        return status;
 800141c:	197b      	adds	r3, r7, r5
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	e280      	b.n	8001924 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001424:	2b00      	cmp	r3, #0
 8001426:	d027      	beq.n	8001478 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001428:	4b51      	ldr	r3, [pc, #324]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	2209      	movs	r2, #9
 800142e:	4393      	bics	r3, r2
 8001430:	0019      	movs	r1, r3
 8001432:	4b4f      	ldr	r3, [pc, #316]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 8001434:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001436:	430a      	orrs	r2, r1
 8001438:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800143a:	f7ff fbe5 	bl	8000c08 <HAL_GetTick>
 800143e:	0003      	movs	r3, r0
 8001440:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001442:	e008      	b.n	8001456 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001444:	f7ff fbe0 	bl	8000c08 <HAL_GetTick>
 8001448:	0002      	movs	r2, r0
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	2b02      	cmp	r3, #2
 8001450:	d901      	bls.n	8001456 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8001452:	2303      	movs	r3, #3
 8001454:	e266      	b.n	8001924 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001456:	4b46      	ldr	r3, [pc, #280]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	2204      	movs	r2, #4
 800145c:	4013      	ands	r3, r2
 800145e:	d0f1      	beq.n	8001444 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001460:	4b43      	ldr	r3, [pc, #268]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	4a45      	ldr	r2, [pc, #276]	; (800157c <HAL_RCC_OscConfig+0x344>)
 8001466:	4013      	ands	r3, r2
 8001468:	0019      	movs	r1, r3
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	691b      	ldr	r3, [r3, #16]
 800146e:	021a      	lsls	r2, r3, #8
 8001470:	4b3f      	ldr	r3, [pc, #252]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 8001472:	430a      	orrs	r2, r1
 8001474:	605a      	str	r2, [r3, #4]
 8001476:	e018      	b.n	80014aa <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001478:	4b3d      	ldr	r3, [pc, #244]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	4b3c      	ldr	r3, [pc, #240]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 800147e:	2101      	movs	r1, #1
 8001480:	438a      	bics	r2, r1
 8001482:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001484:	f7ff fbc0 	bl	8000c08 <HAL_GetTick>
 8001488:	0003      	movs	r3, r0
 800148a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800148c:	e008      	b.n	80014a0 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800148e:	f7ff fbbb 	bl	8000c08 <HAL_GetTick>
 8001492:	0002      	movs	r2, r0
 8001494:	697b      	ldr	r3, [r7, #20]
 8001496:	1ad3      	subs	r3, r2, r3
 8001498:	2b02      	cmp	r3, #2
 800149a:	d901      	bls.n	80014a0 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 800149c:	2303      	movs	r3, #3
 800149e:	e241      	b.n	8001924 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80014a0:	4b33      	ldr	r3, [pc, #204]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	2204      	movs	r2, #4
 80014a6:	4013      	ands	r3, r2
 80014a8:	d1f1      	bne.n	800148e <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	2210      	movs	r2, #16
 80014b0:	4013      	ands	r3, r2
 80014b2:	d100      	bne.n	80014b6 <HAL_RCC_OscConfig+0x27e>
 80014b4:	e0a1      	b.n	80015fa <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80014b6:	69fb      	ldr	r3, [r7, #28]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d140      	bne.n	800153e <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80014bc:	4b2c      	ldr	r3, [pc, #176]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	2380      	movs	r3, #128	; 0x80
 80014c2:	009b      	lsls	r3, r3, #2
 80014c4:	4013      	ands	r3, r2
 80014c6:	d005      	beq.n	80014d4 <HAL_RCC_OscConfig+0x29c>
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	699b      	ldr	r3, [r3, #24]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d101      	bne.n	80014d4 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80014d0:	2301      	movs	r3, #1
 80014d2:	e227      	b.n	8001924 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80014d4:	4b26      	ldr	r3, [pc, #152]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	4a2c      	ldr	r2, [pc, #176]	; (800158c <HAL_RCC_OscConfig+0x354>)
 80014da:	4013      	ands	r3, r2
 80014dc:	0019      	movs	r1, r3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6a1a      	ldr	r2, [r3, #32]
 80014e2:	4b23      	ldr	r3, [pc, #140]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 80014e4:	430a      	orrs	r2, r1
 80014e6:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80014e8:	4b21      	ldr	r3, [pc, #132]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	021b      	lsls	r3, r3, #8
 80014ee:	0a19      	lsrs	r1, r3, #8
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	69db      	ldr	r3, [r3, #28]
 80014f4:	061a      	lsls	r2, r3, #24
 80014f6:	4b1e      	ldr	r3, [pc, #120]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 80014f8:	430a      	orrs	r2, r1
 80014fa:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	6a1b      	ldr	r3, [r3, #32]
 8001500:	0b5b      	lsrs	r3, r3, #13
 8001502:	3301      	adds	r3, #1
 8001504:	2280      	movs	r2, #128	; 0x80
 8001506:	0212      	lsls	r2, r2, #8
 8001508:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800150a:	4b19      	ldr	r3, [pc, #100]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 800150c:	68db      	ldr	r3, [r3, #12]
 800150e:	091b      	lsrs	r3, r3, #4
 8001510:	210f      	movs	r1, #15
 8001512:	400b      	ands	r3, r1
 8001514:	491a      	ldr	r1, [pc, #104]	; (8001580 <HAL_RCC_OscConfig+0x348>)
 8001516:	5ccb      	ldrb	r3, [r1, r3]
 8001518:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800151a:	4b1a      	ldr	r3, [pc, #104]	; (8001584 <HAL_RCC_OscConfig+0x34c>)
 800151c:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800151e:	4b1a      	ldr	r3, [pc, #104]	; (8001588 <HAL_RCC_OscConfig+0x350>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	2513      	movs	r5, #19
 8001524:	197c      	adds	r4, r7, r5
 8001526:	0018      	movs	r0, r3
 8001528:	f7ff fb28 	bl	8000b7c <HAL_InitTick>
 800152c:	0003      	movs	r3, r0
 800152e:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001530:	197b      	adds	r3, r7, r5
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d060      	beq.n	80015fa <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8001538:	197b      	adds	r3, r7, r5
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	e1f2      	b.n	8001924 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	699b      	ldr	r3, [r3, #24]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d03f      	beq.n	80015c6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001546:	4b0a      	ldr	r3, [pc, #40]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	4b09      	ldr	r3, [pc, #36]	; (8001570 <HAL_RCC_OscConfig+0x338>)
 800154c:	2180      	movs	r1, #128	; 0x80
 800154e:	0049      	lsls	r1, r1, #1
 8001550:	430a      	orrs	r2, r1
 8001552:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001554:	f7ff fb58 	bl	8000c08 <HAL_GetTick>
 8001558:	0003      	movs	r3, r0
 800155a:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800155c:	e018      	b.n	8001590 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800155e:	f7ff fb53 	bl	8000c08 <HAL_GetTick>
 8001562:	0002      	movs	r2, r0
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	2b02      	cmp	r3, #2
 800156a:	d911      	bls.n	8001590 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 800156c:	2303      	movs	r3, #3
 800156e:	e1d9      	b.n	8001924 <HAL_RCC_OscConfig+0x6ec>
 8001570:	40021000 	.word	0x40021000
 8001574:	fffeffff 	.word	0xfffeffff
 8001578:	fffbffff 	.word	0xfffbffff
 800157c:	ffffe0ff 	.word	0xffffe0ff
 8001580:	08003850 	.word	0x08003850
 8001584:	20000004 	.word	0x20000004
 8001588:	20000008 	.word	0x20000008
 800158c:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001590:	4bc9      	ldr	r3, [pc, #804]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	2380      	movs	r3, #128	; 0x80
 8001596:	009b      	lsls	r3, r3, #2
 8001598:	4013      	ands	r3, r2
 800159a:	d0e0      	beq.n	800155e <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800159c:	4bc6      	ldr	r3, [pc, #792]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	4ac6      	ldr	r2, [pc, #792]	; (80018bc <HAL_RCC_OscConfig+0x684>)
 80015a2:	4013      	ands	r3, r2
 80015a4:	0019      	movs	r1, r3
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6a1a      	ldr	r2, [r3, #32]
 80015aa:	4bc3      	ldr	r3, [pc, #780]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 80015ac:	430a      	orrs	r2, r1
 80015ae:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015b0:	4bc1      	ldr	r3, [pc, #772]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	021b      	lsls	r3, r3, #8
 80015b6:	0a19      	lsrs	r1, r3, #8
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	69db      	ldr	r3, [r3, #28]
 80015bc:	061a      	lsls	r2, r3, #24
 80015be:	4bbe      	ldr	r3, [pc, #760]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 80015c0:	430a      	orrs	r2, r1
 80015c2:	605a      	str	r2, [r3, #4]
 80015c4:	e019      	b.n	80015fa <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80015c6:	4bbc      	ldr	r3, [pc, #752]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 80015c8:	681a      	ldr	r2, [r3, #0]
 80015ca:	4bbb      	ldr	r3, [pc, #748]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 80015cc:	49bc      	ldr	r1, [pc, #752]	; (80018c0 <HAL_RCC_OscConfig+0x688>)
 80015ce:	400a      	ands	r2, r1
 80015d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015d2:	f7ff fb19 	bl	8000c08 <HAL_GetTick>
 80015d6:	0003      	movs	r3, r0
 80015d8:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80015da:	e008      	b.n	80015ee <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80015dc:	f7ff fb14 	bl	8000c08 <HAL_GetTick>
 80015e0:	0002      	movs	r2, r0
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	1ad3      	subs	r3, r2, r3
 80015e6:	2b02      	cmp	r3, #2
 80015e8:	d901      	bls.n	80015ee <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 80015ea:	2303      	movs	r3, #3
 80015ec:	e19a      	b.n	8001924 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80015ee:	4bb2      	ldr	r3, [pc, #712]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 80015f0:	681a      	ldr	r2, [r3, #0]
 80015f2:	2380      	movs	r3, #128	; 0x80
 80015f4:	009b      	lsls	r3, r3, #2
 80015f6:	4013      	ands	r3, r2
 80015f8:	d1f0      	bne.n	80015dc <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	2208      	movs	r2, #8
 8001600:	4013      	ands	r3, r2
 8001602:	d036      	beq.n	8001672 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	695b      	ldr	r3, [r3, #20]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d019      	beq.n	8001640 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800160c:	4baa      	ldr	r3, [pc, #680]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 800160e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001610:	4ba9      	ldr	r3, [pc, #676]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 8001612:	2101      	movs	r1, #1
 8001614:	430a      	orrs	r2, r1
 8001616:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001618:	f7ff faf6 	bl	8000c08 <HAL_GetTick>
 800161c:	0003      	movs	r3, r0
 800161e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001620:	e008      	b.n	8001634 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001622:	f7ff faf1 	bl	8000c08 <HAL_GetTick>
 8001626:	0002      	movs	r2, r0
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	1ad3      	subs	r3, r2, r3
 800162c:	2b02      	cmp	r3, #2
 800162e:	d901      	bls.n	8001634 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8001630:	2303      	movs	r3, #3
 8001632:	e177      	b.n	8001924 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001634:	4ba0      	ldr	r3, [pc, #640]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 8001636:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001638:	2202      	movs	r2, #2
 800163a:	4013      	ands	r3, r2
 800163c:	d0f1      	beq.n	8001622 <HAL_RCC_OscConfig+0x3ea>
 800163e:	e018      	b.n	8001672 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001640:	4b9d      	ldr	r3, [pc, #628]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 8001642:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001644:	4b9c      	ldr	r3, [pc, #624]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 8001646:	2101      	movs	r1, #1
 8001648:	438a      	bics	r2, r1
 800164a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800164c:	f7ff fadc 	bl	8000c08 <HAL_GetTick>
 8001650:	0003      	movs	r3, r0
 8001652:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001654:	e008      	b.n	8001668 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001656:	f7ff fad7 	bl	8000c08 <HAL_GetTick>
 800165a:	0002      	movs	r2, r0
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	1ad3      	subs	r3, r2, r3
 8001660:	2b02      	cmp	r3, #2
 8001662:	d901      	bls.n	8001668 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8001664:	2303      	movs	r3, #3
 8001666:	e15d      	b.n	8001924 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001668:	4b93      	ldr	r3, [pc, #588]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 800166a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800166c:	2202      	movs	r2, #2
 800166e:	4013      	ands	r3, r2
 8001670:	d1f1      	bne.n	8001656 <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	2204      	movs	r2, #4
 8001678:	4013      	ands	r3, r2
 800167a:	d100      	bne.n	800167e <HAL_RCC_OscConfig+0x446>
 800167c:	e0ae      	b.n	80017dc <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800167e:	2023      	movs	r0, #35	; 0x23
 8001680:	183b      	adds	r3, r7, r0
 8001682:	2200      	movs	r2, #0
 8001684:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001686:	4b8c      	ldr	r3, [pc, #560]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 8001688:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800168a:	2380      	movs	r3, #128	; 0x80
 800168c:	055b      	lsls	r3, r3, #21
 800168e:	4013      	ands	r3, r2
 8001690:	d109      	bne.n	80016a6 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001692:	4b89      	ldr	r3, [pc, #548]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 8001694:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001696:	4b88      	ldr	r3, [pc, #544]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 8001698:	2180      	movs	r1, #128	; 0x80
 800169a:	0549      	lsls	r1, r1, #21
 800169c:	430a      	orrs	r2, r1
 800169e:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80016a0:	183b      	adds	r3, r7, r0
 80016a2:	2201      	movs	r2, #1
 80016a4:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016a6:	4b87      	ldr	r3, [pc, #540]	; (80018c4 <HAL_RCC_OscConfig+0x68c>)
 80016a8:	681a      	ldr	r2, [r3, #0]
 80016aa:	2380      	movs	r3, #128	; 0x80
 80016ac:	005b      	lsls	r3, r3, #1
 80016ae:	4013      	ands	r3, r2
 80016b0:	d11a      	bne.n	80016e8 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016b2:	4b84      	ldr	r3, [pc, #528]	; (80018c4 <HAL_RCC_OscConfig+0x68c>)
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	4b83      	ldr	r3, [pc, #524]	; (80018c4 <HAL_RCC_OscConfig+0x68c>)
 80016b8:	2180      	movs	r1, #128	; 0x80
 80016ba:	0049      	lsls	r1, r1, #1
 80016bc:	430a      	orrs	r2, r1
 80016be:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016c0:	f7ff faa2 	bl	8000c08 <HAL_GetTick>
 80016c4:	0003      	movs	r3, r0
 80016c6:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016c8:	e008      	b.n	80016dc <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016ca:	f7ff fa9d 	bl	8000c08 <HAL_GetTick>
 80016ce:	0002      	movs	r2, r0
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	1ad3      	subs	r3, r2, r3
 80016d4:	2b64      	cmp	r3, #100	; 0x64
 80016d6:	d901      	bls.n	80016dc <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 80016d8:	2303      	movs	r3, #3
 80016da:	e123      	b.n	8001924 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016dc:	4b79      	ldr	r3, [pc, #484]	; (80018c4 <HAL_RCC_OscConfig+0x68c>)
 80016de:	681a      	ldr	r2, [r3, #0]
 80016e0:	2380      	movs	r3, #128	; 0x80
 80016e2:	005b      	lsls	r3, r3, #1
 80016e4:	4013      	ands	r3, r2
 80016e6:	d0f0      	beq.n	80016ca <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	689a      	ldr	r2, [r3, #8]
 80016ec:	2380      	movs	r3, #128	; 0x80
 80016ee:	005b      	lsls	r3, r3, #1
 80016f0:	429a      	cmp	r2, r3
 80016f2:	d107      	bne.n	8001704 <HAL_RCC_OscConfig+0x4cc>
 80016f4:	4b70      	ldr	r3, [pc, #448]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 80016f6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80016f8:	4b6f      	ldr	r3, [pc, #444]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 80016fa:	2180      	movs	r1, #128	; 0x80
 80016fc:	0049      	lsls	r1, r1, #1
 80016fe:	430a      	orrs	r2, r1
 8001700:	651a      	str	r2, [r3, #80]	; 0x50
 8001702:	e031      	b.n	8001768 <HAL_RCC_OscConfig+0x530>
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	689b      	ldr	r3, [r3, #8]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d10c      	bne.n	8001726 <HAL_RCC_OscConfig+0x4ee>
 800170c:	4b6a      	ldr	r3, [pc, #424]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 800170e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001710:	4b69      	ldr	r3, [pc, #420]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 8001712:	496b      	ldr	r1, [pc, #428]	; (80018c0 <HAL_RCC_OscConfig+0x688>)
 8001714:	400a      	ands	r2, r1
 8001716:	651a      	str	r2, [r3, #80]	; 0x50
 8001718:	4b67      	ldr	r3, [pc, #412]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 800171a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800171c:	4b66      	ldr	r3, [pc, #408]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 800171e:	496a      	ldr	r1, [pc, #424]	; (80018c8 <HAL_RCC_OscConfig+0x690>)
 8001720:	400a      	ands	r2, r1
 8001722:	651a      	str	r2, [r3, #80]	; 0x50
 8001724:	e020      	b.n	8001768 <HAL_RCC_OscConfig+0x530>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	689a      	ldr	r2, [r3, #8]
 800172a:	23a0      	movs	r3, #160	; 0xa0
 800172c:	00db      	lsls	r3, r3, #3
 800172e:	429a      	cmp	r2, r3
 8001730:	d10e      	bne.n	8001750 <HAL_RCC_OscConfig+0x518>
 8001732:	4b61      	ldr	r3, [pc, #388]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 8001734:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001736:	4b60      	ldr	r3, [pc, #384]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 8001738:	2180      	movs	r1, #128	; 0x80
 800173a:	00c9      	lsls	r1, r1, #3
 800173c:	430a      	orrs	r2, r1
 800173e:	651a      	str	r2, [r3, #80]	; 0x50
 8001740:	4b5d      	ldr	r3, [pc, #372]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 8001742:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001744:	4b5c      	ldr	r3, [pc, #368]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 8001746:	2180      	movs	r1, #128	; 0x80
 8001748:	0049      	lsls	r1, r1, #1
 800174a:	430a      	orrs	r2, r1
 800174c:	651a      	str	r2, [r3, #80]	; 0x50
 800174e:	e00b      	b.n	8001768 <HAL_RCC_OscConfig+0x530>
 8001750:	4b59      	ldr	r3, [pc, #356]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 8001752:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001754:	4b58      	ldr	r3, [pc, #352]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 8001756:	495a      	ldr	r1, [pc, #360]	; (80018c0 <HAL_RCC_OscConfig+0x688>)
 8001758:	400a      	ands	r2, r1
 800175a:	651a      	str	r2, [r3, #80]	; 0x50
 800175c:	4b56      	ldr	r3, [pc, #344]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 800175e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001760:	4b55      	ldr	r3, [pc, #340]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 8001762:	4959      	ldr	r1, [pc, #356]	; (80018c8 <HAL_RCC_OscConfig+0x690>)
 8001764:	400a      	ands	r2, r1
 8001766:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	689b      	ldr	r3, [r3, #8]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d015      	beq.n	800179c <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001770:	f7ff fa4a 	bl	8000c08 <HAL_GetTick>
 8001774:	0003      	movs	r3, r0
 8001776:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001778:	e009      	b.n	800178e <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800177a:	f7ff fa45 	bl	8000c08 <HAL_GetTick>
 800177e:	0002      	movs	r2, r0
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	1ad3      	subs	r3, r2, r3
 8001784:	4a51      	ldr	r2, [pc, #324]	; (80018cc <HAL_RCC_OscConfig+0x694>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d901      	bls.n	800178e <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 800178a:	2303      	movs	r3, #3
 800178c:	e0ca      	b.n	8001924 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800178e:	4b4a      	ldr	r3, [pc, #296]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 8001790:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001792:	2380      	movs	r3, #128	; 0x80
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	4013      	ands	r3, r2
 8001798:	d0ef      	beq.n	800177a <HAL_RCC_OscConfig+0x542>
 800179a:	e014      	b.n	80017c6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800179c:	f7ff fa34 	bl	8000c08 <HAL_GetTick>
 80017a0:	0003      	movs	r3, r0
 80017a2:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80017a4:	e009      	b.n	80017ba <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017a6:	f7ff fa2f 	bl	8000c08 <HAL_GetTick>
 80017aa:	0002      	movs	r2, r0
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	1ad3      	subs	r3, r2, r3
 80017b0:	4a46      	ldr	r2, [pc, #280]	; (80018cc <HAL_RCC_OscConfig+0x694>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d901      	bls.n	80017ba <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 80017b6:	2303      	movs	r3, #3
 80017b8:	e0b4      	b.n	8001924 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80017ba:	4b3f      	ldr	r3, [pc, #252]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 80017bc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80017be:	2380      	movs	r3, #128	; 0x80
 80017c0:	009b      	lsls	r3, r3, #2
 80017c2:	4013      	ands	r3, r2
 80017c4:	d1ef      	bne.n	80017a6 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80017c6:	2323      	movs	r3, #35	; 0x23
 80017c8:	18fb      	adds	r3, r7, r3
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	2b01      	cmp	r3, #1
 80017ce:	d105      	bne.n	80017dc <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017d0:	4b39      	ldr	r3, [pc, #228]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 80017d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80017d4:	4b38      	ldr	r3, [pc, #224]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 80017d6:	493e      	ldr	r1, [pc, #248]	; (80018d0 <HAL_RCC_OscConfig+0x698>)
 80017d8:	400a      	ands	r2, r1
 80017da:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d100      	bne.n	80017e6 <HAL_RCC_OscConfig+0x5ae>
 80017e4:	e09d      	b.n	8001922 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017e6:	69fb      	ldr	r3, [r7, #28]
 80017e8:	2b0c      	cmp	r3, #12
 80017ea:	d100      	bne.n	80017ee <HAL_RCC_OscConfig+0x5b6>
 80017ec:	e076      	b.n	80018dc <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017f2:	2b02      	cmp	r3, #2
 80017f4:	d145      	bne.n	8001882 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017f6:	4b30      	ldr	r3, [pc, #192]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 80017f8:	681a      	ldr	r2, [r3, #0]
 80017fa:	4b2f      	ldr	r3, [pc, #188]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 80017fc:	4935      	ldr	r1, [pc, #212]	; (80018d4 <HAL_RCC_OscConfig+0x69c>)
 80017fe:	400a      	ands	r2, r1
 8001800:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001802:	f7ff fa01 	bl	8000c08 <HAL_GetTick>
 8001806:	0003      	movs	r3, r0
 8001808:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800180a:	e008      	b.n	800181e <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800180c:	f7ff f9fc 	bl	8000c08 <HAL_GetTick>
 8001810:	0002      	movs	r2, r0
 8001812:	697b      	ldr	r3, [r7, #20]
 8001814:	1ad3      	subs	r3, r2, r3
 8001816:	2b02      	cmp	r3, #2
 8001818:	d901      	bls.n	800181e <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 800181a:	2303      	movs	r3, #3
 800181c:	e082      	b.n	8001924 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800181e:	4b26      	ldr	r3, [pc, #152]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	2380      	movs	r3, #128	; 0x80
 8001824:	049b      	lsls	r3, r3, #18
 8001826:	4013      	ands	r3, r2
 8001828:	d1f0      	bne.n	800180c <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800182a:	4b23      	ldr	r3, [pc, #140]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 800182c:	68db      	ldr	r3, [r3, #12]
 800182e:	4a2a      	ldr	r2, [pc, #168]	; (80018d8 <HAL_RCC_OscConfig+0x6a0>)
 8001830:	4013      	ands	r3, r2
 8001832:	0019      	movs	r1, r3
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800183c:	431a      	orrs	r2, r3
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001842:	431a      	orrs	r2, r3
 8001844:	4b1c      	ldr	r3, [pc, #112]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 8001846:	430a      	orrs	r2, r1
 8001848:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800184a:	4b1b      	ldr	r3, [pc, #108]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	4b1a      	ldr	r3, [pc, #104]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 8001850:	2180      	movs	r1, #128	; 0x80
 8001852:	0449      	lsls	r1, r1, #17
 8001854:	430a      	orrs	r2, r1
 8001856:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001858:	f7ff f9d6 	bl	8000c08 <HAL_GetTick>
 800185c:	0003      	movs	r3, r0
 800185e:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001860:	e008      	b.n	8001874 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001862:	f7ff f9d1 	bl	8000c08 <HAL_GetTick>
 8001866:	0002      	movs	r2, r0
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	1ad3      	subs	r3, r2, r3
 800186c:	2b02      	cmp	r3, #2
 800186e:	d901      	bls.n	8001874 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8001870:	2303      	movs	r3, #3
 8001872:	e057      	b.n	8001924 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001874:	4b10      	ldr	r3, [pc, #64]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	2380      	movs	r3, #128	; 0x80
 800187a:	049b      	lsls	r3, r3, #18
 800187c:	4013      	ands	r3, r2
 800187e:	d0f0      	beq.n	8001862 <HAL_RCC_OscConfig+0x62a>
 8001880:	e04f      	b.n	8001922 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001882:	4b0d      	ldr	r3, [pc, #52]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	4b0c      	ldr	r3, [pc, #48]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 8001888:	4912      	ldr	r1, [pc, #72]	; (80018d4 <HAL_RCC_OscConfig+0x69c>)
 800188a:	400a      	ands	r2, r1
 800188c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800188e:	f7ff f9bb 	bl	8000c08 <HAL_GetTick>
 8001892:	0003      	movs	r3, r0
 8001894:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001896:	e008      	b.n	80018aa <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001898:	f7ff f9b6 	bl	8000c08 <HAL_GetTick>
 800189c:	0002      	movs	r2, r0
 800189e:	697b      	ldr	r3, [r7, #20]
 80018a0:	1ad3      	subs	r3, r2, r3
 80018a2:	2b02      	cmp	r3, #2
 80018a4:	d901      	bls.n	80018aa <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 80018a6:	2303      	movs	r3, #3
 80018a8:	e03c      	b.n	8001924 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80018aa:	4b03      	ldr	r3, [pc, #12]	; (80018b8 <HAL_RCC_OscConfig+0x680>)
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	2380      	movs	r3, #128	; 0x80
 80018b0:	049b      	lsls	r3, r3, #18
 80018b2:	4013      	ands	r3, r2
 80018b4:	d1f0      	bne.n	8001898 <HAL_RCC_OscConfig+0x660>
 80018b6:	e034      	b.n	8001922 <HAL_RCC_OscConfig+0x6ea>
 80018b8:	40021000 	.word	0x40021000
 80018bc:	ffff1fff 	.word	0xffff1fff
 80018c0:	fffffeff 	.word	0xfffffeff
 80018c4:	40007000 	.word	0x40007000
 80018c8:	fffffbff 	.word	0xfffffbff
 80018cc:	00001388 	.word	0x00001388
 80018d0:	efffffff 	.word	0xefffffff
 80018d4:	feffffff 	.word	0xfeffffff
 80018d8:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018e0:	2b01      	cmp	r3, #1
 80018e2:	d101      	bne.n	80018e8 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 80018e4:	2301      	movs	r3, #1
 80018e6:	e01d      	b.n	8001924 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80018e8:	4b10      	ldr	r3, [pc, #64]	; (800192c <HAL_RCC_OscConfig+0x6f4>)
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018ee:	69ba      	ldr	r2, [r7, #24]
 80018f0:	2380      	movs	r3, #128	; 0x80
 80018f2:	025b      	lsls	r3, r3, #9
 80018f4:	401a      	ands	r2, r3
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018fa:	429a      	cmp	r2, r3
 80018fc:	d10f      	bne.n	800191e <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80018fe:	69ba      	ldr	r2, [r7, #24]
 8001900:	23f0      	movs	r3, #240	; 0xf0
 8001902:	039b      	lsls	r3, r3, #14
 8001904:	401a      	ands	r2, r3
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800190a:	429a      	cmp	r2, r3
 800190c:	d107      	bne.n	800191e <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800190e:	69ba      	ldr	r2, [r7, #24]
 8001910:	23c0      	movs	r3, #192	; 0xc0
 8001912:	041b      	lsls	r3, r3, #16
 8001914:	401a      	ands	r2, r3
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800191a:	429a      	cmp	r2, r3
 800191c:	d001      	beq.n	8001922 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 800191e:	2301      	movs	r3, #1
 8001920:	e000      	b.n	8001924 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8001922:	2300      	movs	r3, #0
}
 8001924:	0018      	movs	r0, r3
 8001926:	46bd      	mov	sp, r7
 8001928:	b00a      	add	sp, #40	; 0x28
 800192a:	bdb0      	pop	{r4, r5, r7, pc}
 800192c:	40021000 	.word	0x40021000

08001930 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001930:	b5b0      	push	{r4, r5, r7, lr}
 8001932:	b084      	sub	sp, #16
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
 8001938:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d101      	bne.n	8001944 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001940:	2301      	movs	r3, #1
 8001942:	e128      	b.n	8001b96 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001944:	4b96      	ldr	r3, [pc, #600]	; (8001ba0 <HAL_RCC_ClockConfig+0x270>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	2201      	movs	r2, #1
 800194a:	4013      	ands	r3, r2
 800194c:	683a      	ldr	r2, [r7, #0]
 800194e:	429a      	cmp	r2, r3
 8001950:	d91e      	bls.n	8001990 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001952:	4b93      	ldr	r3, [pc, #588]	; (8001ba0 <HAL_RCC_ClockConfig+0x270>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	2201      	movs	r2, #1
 8001958:	4393      	bics	r3, r2
 800195a:	0019      	movs	r1, r3
 800195c:	4b90      	ldr	r3, [pc, #576]	; (8001ba0 <HAL_RCC_ClockConfig+0x270>)
 800195e:	683a      	ldr	r2, [r7, #0]
 8001960:	430a      	orrs	r2, r1
 8001962:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001964:	f7ff f950 	bl	8000c08 <HAL_GetTick>
 8001968:	0003      	movs	r3, r0
 800196a:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800196c:	e009      	b.n	8001982 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800196e:	f7ff f94b 	bl	8000c08 <HAL_GetTick>
 8001972:	0002      	movs	r2, r0
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	1ad3      	subs	r3, r2, r3
 8001978:	4a8a      	ldr	r2, [pc, #552]	; (8001ba4 <HAL_RCC_ClockConfig+0x274>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d901      	bls.n	8001982 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800197e:	2303      	movs	r3, #3
 8001980:	e109      	b.n	8001b96 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001982:	4b87      	ldr	r3, [pc, #540]	; (8001ba0 <HAL_RCC_ClockConfig+0x270>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	2201      	movs	r2, #1
 8001988:	4013      	ands	r3, r2
 800198a:	683a      	ldr	r2, [r7, #0]
 800198c:	429a      	cmp	r2, r3
 800198e:	d1ee      	bne.n	800196e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	2202      	movs	r2, #2
 8001996:	4013      	ands	r3, r2
 8001998:	d009      	beq.n	80019ae <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800199a:	4b83      	ldr	r3, [pc, #524]	; (8001ba8 <HAL_RCC_ClockConfig+0x278>)
 800199c:	68db      	ldr	r3, [r3, #12]
 800199e:	22f0      	movs	r2, #240	; 0xf0
 80019a0:	4393      	bics	r3, r2
 80019a2:	0019      	movs	r1, r3
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	689a      	ldr	r2, [r3, #8]
 80019a8:	4b7f      	ldr	r3, [pc, #508]	; (8001ba8 <HAL_RCC_ClockConfig+0x278>)
 80019aa:	430a      	orrs	r2, r1
 80019ac:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	2201      	movs	r2, #1
 80019b4:	4013      	ands	r3, r2
 80019b6:	d100      	bne.n	80019ba <HAL_RCC_ClockConfig+0x8a>
 80019b8:	e089      	b.n	8001ace <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	2b02      	cmp	r3, #2
 80019c0:	d107      	bne.n	80019d2 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80019c2:	4b79      	ldr	r3, [pc, #484]	; (8001ba8 <HAL_RCC_ClockConfig+0x278>)
 80019c4:	681a      	ldr	r2, [r3, #0]
 80019c6:	2380      	movs	r3, #128	; 0x80
 80019c8:	029b      	lsls	r3, r3, #10
 80019ca:	4013      	ands	r3, r2
 80019cc:	d120      	bne.n	8001a10 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80019ce:	2301      	movs	r3, #1
 80019d0:	e0e1      	b.n	8001b96 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	2b03      	cmp	r3, #3
 80019d8:	d107      	bne.n	80019ea <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80019da:	4b73      	ldr	r3, [pc, #460]	; (8001ba8 <HAL_RCC_ClockConfig+0x278>)
 80019dc:	681a      	ldr	r2, [r3, #0]
 80019de:	2380      	movs	r3, #128	; 0x80
 80019e0:	049b      	lsls	r3, r3, #18
 80019e2:	4013      	ands	r3, r2
 80019e4:	d114      	bne.n	8001a10 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
 80019e8:	e0d5      	b.n	8001b96 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	d106      	bne.n	8001a00 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80019f2:	4b6d      	ldr	r3, [pc, #436]	; (8001ba8 <HAL_RCC_ClockConfig+0x278>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	2204      	movs	r2, #4
 80019f8:	4013      	ands	r3, r2
 80019fa:	d109      	bne.n	8001a10 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80019fc:	2301      	movs	r3, #1
 80019fe:	e0ca      	b.n	8001b96 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001a00:	4b69      	ldr	r3, [pc, #420]	; (8001ba8 <HAL_RCC_ClockConfig+0x278>)
 8001a02:	681a      	ldr	r2, [r3, #0]
 8001a04:	2380      	movs	r3, #128	; 0x80
 8001a06:	009b      	lsls	r3, r3, #2
 8001a08:	4013      	ands	r3, r2
 8001a0a:	d101      	bne.n	8001a10 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	e0c2      	b.n	8001b96 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a10:	4b65      	ldr	r3, [pc, #404]	; (8001ba8 <HAL_RCC_ClockConfig+0x278>)
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	2203      	movs	r2, #3
 8001a16:	4393      	bics	r3, r2
 8001a18:	0019      	movs	r1, r3
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	685a      	ldr	r2, [r3, #4]
 8001a1e:	4b62      	ldr	r3, [pc, #392]	; (8001ba8 <HAL_RCC_ClockConfig+0x278>)
 8001a20:	430a      	orrs	r2, r1
 8001a22:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a24:	f7ff f8f0 	bl	8000c08 <HAL_GetTick>
 8001a28:	0003      	movs	r3, r0
 8001a2a:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	2b02      	cmp	r3, #2
 8001a32:	d111      	bne.n	8001a58 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a34:	e009      	b.n	8001a4a <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a36:	f7ff f8e7 	bl	8000c08 <HAL_GetTick>
 8001a3a:	0002      	movs	r2, r0
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	1ad3      	subs	r3, r2, r3
 8001a40:	4a58      	ldr	r2, [pc, #352]	; (8001ba4 <HAL_RCC_ClockConfig+0x274>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d901      	bls.n	8001a4a <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001a46:	2303      	movs	r3, #3
 8001a48:	e0a5      	b.n	8001b96 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a4a:	4b57      	ldr	r3, [pc, #348]	; (8001ba8 <HAL_RCC_ClockConfig+0x278>)
 8001a4c:	68db      	ldr	r3, [r3, #12]
 8001a4e:	220c      	movs	r2, #12
 8001a50:	4013      	ands	r3, r2
 8001a52:	2b08      	cmp	r3, #8
 8001a54:	d1ef      	bne.n	8001a36 <HAL_RCC_ClockConfig+0x106>
 8001a56:	e03a      	b.n	8001ace <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	2b03      	cmp	r3, #3
 8001a5e:	d111      	bne.n	8001a84 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a60:	e009      	b.n	8001a76 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a62:	f7ff f8d1 	bl	8000c08 <HAL_GetTick>
 8001a66:	0002      	movs	r2, r0
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	1ad3      	subs	r3, r2, r3
 8001a6c:	4a4d      	ldr	r2, [pc, #308]	; (8001ba4 <HAL_RCC_ClockConfig+0x274>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d901      	bls.n	8001a76 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001a72:	2303      	movs	r3, #3
 8001a74:	e08f      	b.n	8001b96 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a76:	4b4c      	ldr	r3, [pc, #304]	; (8001ba8 <HAL_RCC_ClockConfig+0x278>)
 8001a78:	68db      	ldr	r3, [r3, #12]
 8001a7a:	220c      	movs	r2, #12
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	2b0c      	cmp	r3, #12
 8001a80:	d1ef      	bne.n	8001a62 <HAL_RCC_ClockConfig+0x132>
 8001a82:	e024      	b.n	8001ace <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	2b01      	cmp	r3, #1
 8001a8a:	d11b      	bne.n	8001ac4 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a8c:	e009      	b.n	8001aa2 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a8e:	f7ff f8bb 	bl	8000c08 <HAL_GetTick>
 8001a92:	0002      	movs	r2, r0
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	1ad3      	subs	r3, r2, r3
 8001a98:	4a42      	ldr	r2, [pc, #264]	; (8001ba4 <HAL_RCC_ClockConfig+0x274>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d901      	bls.n	8001aa2 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001a9e:	2303      	movs	r3, #3
 8001aa0:	e079      	b.n	8001b96 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001aa2:	4b41      	ldr	r3, [pc, #260]	; (8001ba8 <HAL_RCC_ClockConfig+0x278>)
 8001aa4:	68db      	ldr	r3, [r3, #12]
 8001aa6:	220c      	movs	r2, #12
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	2b04      	cmp	r3, #4
 8001aac:	d1ef      	bne.n	8001a8e <HAL_RCC_ClockConfig+0x15e>
 8001aae:	e00e      	b.n	8001ace <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ab0:	f7ff f8aa 	bl	8000c08 <HAL_GetTick>
 8001ab4:	0002      	movs	r2, r0
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	1ad3      	subs	r3, r2, r3
 8001aba:	4a3a      	ldr	r2, [pc, #232]	; (8001ba4 <HAL_RCC_ClockConfig+0x274>)
 8001abc:	4293      	cmp	r3, r2
 8001abe:	d901      	bls.n	8001ac4 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001ac0:	2303      	movs	r3, #3
 8001ac2:	e068      	b.n	8001b96 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001ac4:	4b38      	ldr	r3, [pc, #224]	; (8001ba8 <HAL_RCC_ClockConfig+0x278>)
 8001ac6:	68db      	ldr	r3, [r3, #12]
 8001ac8:	220c      	movs	r2, #12
 8001aca:	4013      	ands	r3, r2
 8001acc:	d1f0      	bne.n	8001ab0 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ace:	4b34      	ldr	r3, [pc, #208]	; (8001ba0 <HAL_RCC_ClockConfig+0x270>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	683a      	ldr	r2, [r7, #0]
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	d21e      	bcs.n	8001b1a <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001adc:	4b30      	ldr	r3, [pc, #192]	; (8001ba0 <HAL_RCC_ClockConfig+0x270>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	4393      	bics	r3, r2
 8001ae4:	0019      	movs	r1, r3
 8001ae6:	4b2e      	ldr	r3, [pc, #184]	; (8001ba0 <HAL_RCC_ClockConfig+0x270>)
 8001ae8:	683a      	ldr	r2, [r7, #0]
 8001aea:	430a      	orrs	r2, r1
 8001aec:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001aee:	f7ff f88b 	bl	8000c08 <HAL_GetTick>
 8001af2:	0003      	movs	r3, r0
 8001af4:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001af6:	e009      	b.n	8001b0c <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001af8:	f7ff f886 	bl	8000c08 <HAL_GetTick>
 8001afc:	0002      	movs	r2, r0
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	4a28      	ldr	r2, [pc, #160]	; (8001ba4 <HAL_RCC_ClockConfig+0x274>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d901      	bls.n	8001b0c <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001b08:	2303      	movs	r3, #3
 8001b0a:	e044      	b.n	8001b96 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b0c:	4b24      	ldr	r3, [pc, #144]	; (8001ba0 <HAL_RCC_ClockConfig+0x270>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	2201      	movs	r2, #1
 8001b12:	4013      	ands	r3, r2
 8001b14:	683a      	ldr	r2, [r7, #0]
 8001b16:	429a      	cmp	r2, r3
 8001b18:	d1ee      	bne.n	8001af8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	2204      	movs	r2, #4
 8001b20:	4013      	ands	r3, r2
 8001b22:	d009      	beq.n	8001b38 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b24:	4b20      	ldr	r3, [pc, #128]	; (8001ba8 <HAL_RCC_ClockConfig+0x278>)
 8001b26:	68db      	ldr	r3, [r3, #12]
 8001b28:	4a20      	ldr	r2, [pc, #128]	; (8001bac <HAL_RCC_ClockConfig+0x27c>)
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	0019      	movs	r1, r3
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	68da      	ldr	r2, [r3, #12]
 8001b32:	4b1d      	ldr	r3, [pc, #116]	; (8001ba8 <HAL_RCC_ClockConfig+0x278>)
 8001b34:	430a      	orrs	r2, r1
 8001b36:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	2208      	movs	r2, #8
 8001b3e:	4013      	ands	r3, r2
 8001b40:	d00a      	beq.n	8001b58 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001b42:	4b19      	ldr	r3, [pc, #100]	; (8001ba8 <HAL_RCC_ClockConfig+0x278>)
 8001b44:	68db      	ldr	r3, [r3, #12]
 8001b46:	4a1a      	ldr	r2, [pc, #104]	; (8001bb0 <HAL_RCC_ClockConfig+0x280>)
 8001b48:	4013      	ands	r3, r2
 8001b4a:	0019      	movs	r1, r3
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	691b      	ldr	r3, [r3, #16]
 8001b50:	00da      	lsls	r2, r3, #3
 8001b52:	4b15      	ldr	r3, [pc, #84]	; (8001ba8 <HAL_RCC_ClockConfig+0x278>)
 8001b54:	430a      	orrs	r2, r1
 8001b56:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b58:	f000 f832 	bl	8001bc0 <HAL_RCC_GetSysClockFreq>
 8001b5c:	0001      	movs	r1, r0
 8001b5e:	4b12      	ldr	r3, [pc, #72]	; (8001ba8 <HAL_RCC_ClockConfig+0x278>)
 8001b60:	68db      	ldr	r3, [r3, #12]
 8001b62:	091b      	lsrs	r3, r3, #4
 8001b64:	220f      	movs	r2, #15
 8001b66:	4013      	ands	r3, r2
 8001b68:	4a12      	ldr	r2, [pc, #72]	; (8001bb4 <HAL_RCC_ClockConfig+0x284>)
 8001b6a:	5cd3      	ldrb	r3, [r2, r3]
 8001b6c:	000a      	movs	r2, r1
 8001b6e:	40da      	lsrs	r2, r3
 8001b70:	4b11      	ldr	r3, [pc, #68]	; (8001bb8 <HAL_RCC_ClockConfig+0x288>)
 8001b72:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001b74:	4b11      	ldr	r3, [pc, #68]	; (8001bbc <HAL_RCC_ClockConfig+0x28c>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	250b      	movs	r5, #11
 8001b7a:	197c      	adds	r4, r7, r5
 8001b7c:	0018      	movs	r0, r3
 8001b7e:	f7fe fffd 	bl	8000b7c <HAL_InitTick>
 8001b82:	0003      	movs	r3, r0
 8001b84:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001b86:	197b      	adds	r3, r7, r5
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d002      	beq.n	8001b94 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001b8e:	197b      	adds	r3, r7, r5
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	e000      	b.n	8001b96 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001b94:	2300      	movs	r3, #0
}
 8001b96:	0018      	movs	r0, r3
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	b004      	add	sp, #16
 8001b9c:	bdb0      	pop	{r4, r5, r7, pc}
 8001b9e:	46c0      	nop			; (mov r8, r8)
 8001ba0:	40022000 	.word	0x40022000
 8001ba4:	00001388 	.word	0x00001388
 8001ba8:	40021000 	.word	0x40021000
 8001bac:	fffff8ff 	.word	0xfffff8ff
 8001bb0:	ffffc7ff 	.word	0xffffc7ff
 8001bb4:	08003850 	.word	0x08003850
 8001bb8:	20000004 	.word	0x20000004
 8001bbc:	20000008 	.word	0x20000008

08001bc0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001bc0:	b5b0      	push	{r4, r5, r7, lr}
 8001bc2:	b08e      	sub	sp, #56	; 0x38
 8001bc4:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001bc6:	4b4c      	ldr	r3, [pc, #304]	; (8001cf8 <HAL_RCC_GetSysClockFreq+0x138>)
 8001bc8:	68db      	ldr	r3, [r3, #12]
 8001bca:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001bcc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001bce:	230c      	movs	r3, #12
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	2b0c      	cmp	r3, #12
 8001bd4:	d014      	beq.n	8001c00 <HAL_RCC_GetSysClockFreq+0x40>
 8001bd6:	d900      	bls.n	8001bda <HAL_RCC_GetSysClockFreq+0x1a>
 8001bd8:	e07b      	b.n	8001cd2 <HAL_RCC_GetSysClockFreq+0x112>
 8001bda:	2b04      	cmp	r3, #4
 8001bdc:	d002      	beq.n	8001be4 <HAL_RCC_GetSysClockFreq+0x24>
 8001bde:	2b08      	cmp	r3, #8
 8001be0:	d00b      	beq.n	8001bfa <HAL_RCC_GetSysClockFreq+0x3a>
 8001be2:	e076      	b.n	8001cd2 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001be4:	4b44      	ldr	r3, [pc, #272]	; (8001cf8 <HAL_RCC_GetSysClockFreq+0x138>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	2210      	movs	r2, #16
 8001bea:	4013      	ands	r3, r2
 8001bec:	d002      	beq.n	8001bf4 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001bee:	4b43      	ldr	r3, [pc, #268]	; (8001cfc <HAL_RCC_GetSysClockFreq+0x13c>)
 8001bf0:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001bf2:	e07c      	b.n	8001cee <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8001bf4:	4b42      	ldr	r3, [pc, #264]	; (8001d00 <HAL_RCC_GetSysClockFreq+0x140>)
 8001bf6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001bf8:	e079      	b.n	8001cee <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001bfa:	4b42      	ldr	r3, [pc, #264]	; (8001d04 <HAL_RCC_GetSysClockFreq+0x144>)
 8001bfc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001bfe:	e076      	b.n	8001cee <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001c00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c02:	0c9a      	lsrs	r2, r3, #18
 8001c04:	230f      	movs	r3, #15
 8001c06:	401a      	ands	r2, r3
 8001c08:	4b3f      	ldr	r3, [pc, #252]	; (8001d08 <HAL_RCC_GetSysClockFreq+0x148>)
 8001c0a:	5c9b      	ldrb	r3, [r3, r2]
 8001c0c:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001c0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c10:	0d9a      	lsrs	r2, r3, #22
 8001c12:	2303      	movs	r3, #3
 8001c14:	4013      	ands	r3, r2
 8001c16:	3301      	adds	r3, #1
 8001c18:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c1a:	4b37      	ldr	r3, [pc, #220]	; (8001cf8 <HAL_RCC_GetSysClockFreq+0x138>)
 8001c1c:	68da      	ldr	r2, [r3, #12]
 8001c1e:	2380      	movs	r3, #128	; 0x80
 8001c20:	025b      	lsls	r3, r3, #9
 8001c22:	4013      	ands	r3, r2
 8001c24:	d01a      	beq.n	8001c5c <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c28:	61bb      	str	r3, [r7, #24]
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	61fb      	str	r3, [r7, #28]
 8001c2e:	4a35      	ldr	r2, [pc, #212]	; (8001d04 <HAL_RCC_GetSysClockFreq+0x144>)
 8001c30:	2300      	movs	r3, #0
 8001c32:	69b8      	ldr	r0, [r7, #24]
 8001c34:	69f9      	ldr	r1, [r7, #28]
 8001c36:	f7fe fb13 	bl	8000260 <__aeabi_lmul>
 8001c3a:	0002      	movs	r2, r0
 8001c3c:	000b      	movs	r3, r1
 8001c3e:	0010      	movs	r0, r2
 8001c40:	0019      	movs	r1, r3
 8001c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c44:	613b      	str	r3, [r7, #16]
 8001c46:	2300      	movs	r3, #0
 8001c48:	617b      	str	r3, [r7, #20]
 8001c4a:	693a      	ldr	r2, [r7, #16]
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	f7fe fae7 	bl	8000220 <__aeabi_uldivmod>
 8001c52:	0002      	movs	r2, r0
 8001c54:	000b      	movs	r3, r1
 8001c56:	0013      	movs	r3, r2
 8001c58:	637b      	str	r3, [r7, #52]	; 0x34
 8001c5a:	e037      	b.n	8001ccc <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001c5c:	4b26      	ldr	r3, [pc, #152]	; (8001cf8 <HAL_RCC_GetSysClockFreq+0x138>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	2210      	movs	r2, #16
 8001c62:	4013      	ands	r3, r2
 8001c64:	d01a      	beq.n	8001c9c <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001c66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c68:	60bb      	str	r3, [r7, #8]
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	60fb      	str	r3, [r7, #12]
 8001c6e:	4a23      	ldr	r2, [pc, #140]	; (8001cfc <HAL_RCC_GetSysClockFreq+0x13c>)
 8001c70:	2300      	movs	r3, #0
 8001c72:	68b8      	ldr	r0, [r7, #8]
 8001c74:	68f9      	ldr	r1, [r7, #12]
 8001c76:	f7fe faf3 	bl	8000260 <__aeabi_lmul>
 8001c7a:	0002      	movs	r2, r0
 8001c7c:	000b      	movs	r3, r1
 8001c7e:	0010      	movs	r0, r2
 8001c80:	0019      	movs	r1, r3
 8001c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c84:	603b      	str	r3, [r7, #0]
 8001c86:	2300      	movs	r3, #0
 8001c88:	607b      	str	r3, [r7, #4]
 8001c8a:	683a      	ldr	r2, [r7, #0]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	f7fe fac7 	bl	8000220 <__aeabi_uldivmod>
 8001c92:	0002      	movs	r2, r0
 8001c94:	000b      	movs	r3, r1
 8001c96:	0013      	movs	r3, r2
 8001c98:	637b      	str	r3, [r7, #52]	; 0x34
 8001c9a:	e017      	b.n	8001ccc <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001c9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c9e:	0018      	movs	r0, r3
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	0019      	movs	r1, r3
 8001ca4:	4a16      	ldr	r2, [pc, #88]	; (8001d00 <HAL_RCC_GetSysClockFreq+0x140>)
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	f7fe fada 	bl	8000260 <__aeabi_lmul>
 8001cac:	0002      	movs	r2, r0
 8001cae:	000b      	movs	r3, r1
 8001cb0:	0010      	movs	r0, r2
 8001cb2:	0019      	movs	r1, r3
 8001cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cb6:	001c      	movs	r4, r3
 8001cb8:	2300      	movs	r3, #0
 8001cba:	001d      	movs	r5, r3
 8001cbc:	0022      	movs	r2, r4
 8001cbe:	002b      	movs	r3, r5
 8001cc0:	f7fe faae 	bl	8000220 <__aeabi_uldivmod>
 8001cc4:	0002      	movs	r2, r0
 8001cc6:	000b      	movs	r3, r1
 8001cc8:	0013      	movs	r3, r2
 8001cca:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8001ccc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cce:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001cd0:	e00d      	b.n	8001cee <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001cd2:	4b09      	ldr	r3, [pc, #36]	; (8001cf8 <HAL_RCC_GetSysClockFreq+0x138>)
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	0b5b      	lsrs	r3, r3, #13
 8001cd8:	2207      	movs	r2, #7
 8001cda:	4013      	ands	r3, r2
 8001cdc:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001cde:	6a3b      	ldr	r3, [r7, #32]
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	2280      	movs	r2, #128	; 0x80
 8001ce4:	0212      	lsls	r2, r2, #8
 8001ce6:	409a      	lsls	r2, r3
 8001ce8:	0013      	movs	r3, r2
 8001cea:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001cec:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001cee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001cf0:	0018      	movs	r0, r3
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	b00e      	add	sp, #56	; 0x38
 8001cf6:	bdb0      	pop	{r4, r5, r7, pc}
 8001cf8:	40021000 	.word	0x40021000
 8001cfc:	003d0900 	.word	0x003d0900
 8001d00:	00f42400 	.word	0x00f42400
 8001d04:	007a1200 	.word	0x007a1200
 8001d08:	08003868 	.word	0x08003868

08001d0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d10:	4b02      	ldr	r3, [pc, #8]	; (8001d1c <HAL_RCC_GetHCLKFreq+0x10>)
 8001d12:	681b      	ldr	r3, [r3, #0]
}
 8001d14:	0018      	movs	r0, r3
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	46c0      	nop			; (mov r8, r8)
 8001d1c:	20000004 	.word	0x20000004

08001d20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d24:	f7ff fff2 	bl	8001d0c <HAL_RCC_GetHCLKFreq>
 8001d28:	0001      	movs	r1, r0
 8001d2a:	4b06      	ldr	r3, [pc, #24]	; (8001d44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d2c:	68db      	ldr	r3, [r3, #12]
 8001d2e:	0a1b      	lsrs	r3, r3, #8
 8001d30:	2207      	movs	r2, #7
 8001d32:	4013      	ands	r3, r2
 8001d34:	4a04      	ldr	r2, [pc, #16]	; (8001d48 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001d36:	5cd3      	ldrb	r3, [r2, r3]
 8001d38:	40d9      	lsrs	r1, r3
 8001d3a:	000b      	movs	r3, r1
}
 8001d3c:	0018      	movs	r0, r3
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	46c0      	nop			; (mov r8, r8)
 8001d44:	40021000 	.word	0x40021000
 8001d48:	08003860 	.word	0x08003860

08001d4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001d50:	f7ff ffdc 	bl	8001d0c <HAL_RCC_GetHCLKFreq>
 8001d54:	0001      	movs	r1, r0
 8001d56:	4b06      	ldr	r3, [pc, #24]	; (8001d70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d58:	68db      	ldr	r3, [r3, #12]
 8001d5a:	0adb      	lsrs	r3, r3, #11
 8001d5c:	2207      	movs	r2, #7
 8001d5e:	4013      	ands	r3, r2
 8001d60:	4a04      	ldr	r2, [pc, #16]	; (8001d74 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001d62:	5cd3      	ldrb	r3, [r2, r3]
 8001d64:	40d9      	lsrs	r1, r3
 8001d66:	000b      	movs	r3, r1
}
 8001d68:	0018      	movs	r0, r3
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	46c0      	nop			; (mov r8, r8)
 8001d70:	40021000 	.word	0x40021000
 8001d74:	08003860 	.word	0x08003860

08001d78 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b086      	sub	sp, #24
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001d80:	2017      	movs	r0, #23
 8001d82:	183b      	adds	r3, r7, r0
 8001d84:	2200      	movs	r2, #0
 8001d86:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	2220      	movs	r2, #32
 8001d8e:	4013      	ands	r3, r2
 8001d90:	d100      	bne.n	8001d94 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8001d92:	e0c2      	b.n	8001f1a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d94:	4b81      	ldr	r3, [pc, #516]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001d96:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001d98:	2380      	movs	r3, #128	; 0x80
 8001d9a:	055b      	lsls	r3, r3, #21
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	d109      	bne.n	8001db4 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001da0:	4b7e      	ldr	r3, [pc, #504]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001da2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001da4:	4b7d      	ldr	r3, [pc, #500]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001da6:	2180      	movs	r1, #128	; 0x80
 8001da8:	0549      	lsls	r1, r1, #21
 8001daa:	430a      	orrs	r2, r1
 8001dac:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001dae:	183b      	adds	r3, r7, r0
 8001db0:	2201      	movs	r2, #1
 8001db2:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001db4:	4b7a      	ldr	r3, [pc, #488]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8001db6:	681a      	ldr	r2, [r3, #0]
 8001db8:	2380      	movs	r3, #128	; 0x80
 8001dba:	005b      	lsls	r3, r3, #1
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	d11a      	bne.n	8001df6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dc0:	4b77      	ldr	r3, [pc, #476]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8001dc2:	681a      	ldr	r2, [r3, #0]
 8001dc4:	4b76      	ldr	r3, [pc, #472]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8001dc6:	2180      	movs	r1, #128	; 0x80
 8001dc8:	0049      	lsls	r1, r1, #1
 8001dca:	430a      	orrs	r2, r1
 8001dcc:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dce:	f7fe ff1b 	bl	8000c08 <HAL_GetTick>
 8001dd2:	0003      	movs	r3, r0
 8001dd4:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dd6:	e008      	b.n	8001dea <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dd8:	f7fe ff16 	bl	8000c08 <HAL_GetTick>
 8001ddc:	0002      	movs	r2, r0
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	1ad3      	subs	r3, r2, r3
 8001de2:	2b64      	cmp	r3, #100	; 0x64
 8001de4:	d901      	bls.n	8001dea <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8001de6:	2303      	movs	r3, #3
 8001de8:	e0d4      	b.n	8001f94 <HAL_RCCEx_PeriphCLKConfig+0x21c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dea:	4b6d      	ldr	r3, [pc, #436]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	2380      	movs	r3, #128	; 0x80
 8001df0:	005b      	lsls	r3, r3, #1
 8001df2:	4013      	ands	r3, r2
 8001df4:	d0f0      	beq.n	8001dd8 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001df6:	4b69      	ldr	r3, [pc, #420]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	23c0      	movs	r3, #192	; 0xc0
 8001dfc:	039b      	lsls	r3, r3, #14
 8001dfe:	4013      	ands	r3, r2
 8001e00:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	685a      	ldr	r2, [r3, #4]
 8001e06:	23c0      	movs	r3, #192	; 0xc0
 8001e08:	039b      	lsls	r3, r3, #14
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	68fa      	ldr	r2, [r7, #12]
 8001e0e:	429a      	cmp	r2, r3
 8001e10:	d013      	beq.n	8001e3a <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	685a      	ldr	r2, [r3, #4]
 8001e16:	23c0      	movs	r3, #192	; 0xc0
 8001e18:	029b      	lsls	r3, r3, #10
 8001e1a:	401a      	ands	r2, r3
 8001e1c:	23c0      	movs	r3, #192	; 0xc0
 8001e1e:	029b      	lsls	r3, r3, #10
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d10a      	bne.n	8001e3a <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001e24:	4b5d      	ldr	r3, [pc, #372]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001e26:	681a      	ldr	r2, [r3, #0]
 8001e28:	2380      	movs	r3, #128	; 0x80
 8001e2a:	029b      	lsls	r3, r3, #10
 8001e2c:	401a      	ands	r2, r3
 8001e2e:	2380      	movs	r3, #128	; 0x80
 8001e30:	029b      	lsls	r3, r3, #10
 8001e32:	429a      	cmp	r2, r3
 8001e34:	d101      	bne.n	8001e3a <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	e0ac      	b.n	8001f94 <HAL_RCCEx_PeriphCLKConfig+0x21c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001e3a:	4b58      	ldr	r3, [pc, #352]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001e3c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001e3e:	23c0      	movs	r3, #192	; 0xc0
 8001e40:	029b      	lsls	r3, r3, #10
 8001e42:	4013      	ands	r3, r2
 8001e44:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d03b      	beq.n	8001ec4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	685a      	ldr	r2, [r3, #4]
 8001e50:	23c0      	movs	r3, #192	; 0xc0
 8001e52:	029b      	lsls	r3, r3, #10
 8001e54:	4013      	ands	r3, r2
 8001e56:	68fa      	ldr	r2, [r7, #12]
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d033      	beq.n	8001ec4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	2220      	movs	r2, #32
 8001e62:	4013      	ands	r3, r2
 8001e64:	d02e      	beq.n	8001ec4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001e66:	4b4d      	ldr	r3, [pc, #308]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001e68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e6a:	4a4e      	ldr	r2, [pc, #312]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001e70:	4b4a      	ldr	r3, [pc, #296]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001e72:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001e74:	4b49      	ldr	r3, [pc, #292]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001e76:	2180      	movs	r1, #128	; 0x80
 8001e78:	0309      	lsls	r1, r1, #12
 8001e7a:	430a      	orrs	r2, r1
 8001e7c:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001e7e:	4b47      	ldr	r3, [pc, #284]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001e80:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001e82:	4b46      	ldr	r3, [pc, #280]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001e84:	4948      	ldr	r1, [pc, #288]	; (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001e86:	400a      	ands	r2, r1
 8001e88:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001e8a:	4b44      	ldr	r3, [pc, #272]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001e8c:	68fa      	ldr	r2, [r7, #12]
 8001e8e:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001e90:	68fa      	ldr	r2, [r7, #12]
 8001e92:	2380      	movs	r3, #128	; 0x80
 8001e94:	005b      	lsls	r3, r3, #1
 8001e96:	4013      	ands	r3, r2
 8001e98:	d014      	beq.n	8001ec4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e9a:	f7fe feb5 	bl	8000c08 <HAL_GetTick>
 8001e9e:	0003      	movs	r3, r0
 8001ea0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001ea2:	e009      	b.n	8001eb8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ea4:	f7fe feb0 	bl	8000c08 <HAL_GetTick>
 8001ea8:	0002      	movs	r2, r0
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	1ad3      	subs	r3, r2, r3
 8001eae:	4a3f      	ldr	r2, [pc, #252]	; (8001fac <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d901      	bls.n	8001eb8 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8001eb4:	2303      	movs	r3, #3
 8001eb6:	e06d      	b.n	8001f94 <HAL_RCCEx_PeriphCLKConfig+0x21c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001eb8:	4b38      	ldr	r3, [pc, #224]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001eba:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ebc:	2380      	movs	r3, #128	; 0x80
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	d0ef      	beq.n	8001ea4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	685a      	ldr	r2, [r3, #4]
 8001ec8:	23c0      	movs	r3, #192	; 0xc0
 8001eca:	029b      	lsls	r3, r3, #10
 8001ecc:	401a      	ands	r2, r3
 8001ece:	23c0      	movs	r3, #192	; 0xc0
 8001ed0:	029b      	lsls	r3, r3, #10
 8001ed2:	429a      	cmp	r2, r3
 8001ed4:	d10c      	bne.n	8001ef0 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8001ed6:	4b31      	ldr	r3, [pc, #196]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a35      	ldr	r2, [pc, #212]	; (8001fb0 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8001edc:	4013      	ands	r3, r2
 8001ede:	0019      	movs	r1, r3
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	685a      	ldr	r2, [r3, #4]
 8001ee4:	23c0      	movs	r3, #192	; 0xc0
 8001ee6:	039b      	lsls	r3, r3, #14
 8001ee8:	401a      	ands	r2, r3
 8001eea:	4b2c      	ldr	r3, [pc, #176]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001eec:	430a      	orrs	r2, r1
 8001eee:	601a      	str	r2, [r3, #0]
 8001ef0:	4b2a      	ldr	r3, [pc, #168]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001ef2:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	685a      	ldr	r2, [r3, #4]
 8001ef8:	23c0      	movs	r3, #192	; 0xc0
 8001efa:	029b      	lsls	r3, r3, #10
 8001efc:	401a      	ands	r2, r3
 8001efe:	4b27      	ldr	r3, [pc, #156]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001f00:	430a      	orrs	r2, r1
 8001f02:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001f04:	2317      	movs	r3, #23
 8001f06:	18fb      	adds	r3, r7, r3
 8001f08:	781b      	ldrb	r3, [r3, #0]
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d105      	bne.n	8001f1a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f0e:	4b23      	ldr	r3, [pc, #140]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001f10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f12:	4b22      	ldr	r3, [pc, #136]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001f14:	4927      	ldr	r1, [pc, #156]	; (8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8001f16:	400a      	ands	r2, r1
 8001f18:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	2202      	movs	r2, #2
 8001f20:	4013      	ands	r3, r2
 8001f22:	d009      	beq.n	8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001f24:	4b1d      	ldr	r3, [pc, #116]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001f26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f28:	220c      	movs	r2, #12
 8001f2a:	4393      	bics	r3, r2
 8001f2c:	0019      	movs	r1, r3
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	689a      	ldr	r2, [r3, #8]
 8001f32:	4b1a      	ldr	r3, [pc, #104]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001f34:	430a      	orrs	r2, r1
 8001f36:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	2204      	movs	r2, #4
 8001f3e:	4013      	ands	r3, r2
 8001f40:	d009      	beq.n	8001f56 <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001f42:	4b16      	ldr	r3, [pc, #88]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001f44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f46:	4a1c      	ldr	r2, [pc, #112]	; (8001fb8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001f48:	4013      	ands	r3, r2
 8001f4a:	0019      	movs	r1, r3
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	68da      	ldr	r2, [r3, #12]
 8001f50:	4b12      	ldr	r3, [pc, #72]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001f52:	430a      	orrs	r2, r1
 8001f54:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	2208      	movs	r2, #8
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	d009      	beq.n	8001f74 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001f60:	4b0e      	ldr	r3, [pc, #56]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001f62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f64:	4a15      	ldr	r2, [pc, #84]	; (8001fbc <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001f66:	4013      	ands	r3, r2
 8001f68:	0019      	movs	r1, r3
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	691a      	ldr	r2, [r3, #16]
 8001f6e:	4b0b      	ldr	r3, [pc, #44]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001f70:	430a      	orrs	r2, r1
 8001f72:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	2280      	movs	r2, #128	; 0x80
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	d009      	beq.n	8001f92 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8001f7e:	4b07      	ldr	r3, [pc, #28]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001f80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f82:	4a0f      	ldr	r2, [pc, #60]	; (8001fc0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001f84:	4013      	ands	r3, r2
 8001f86:	0019      	movs	r1, r3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	695a      	ldr	r2, [r3, #20]
 8001f8c:	4b03      	ldr	r3, [pc, #12]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001f8e:	430a      	orrs	r2, r1
 8001f90:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8001f92:	2300      	movs	r3, #0
}
 8001f94:	0018      	movs	r0, r3
 8001f96:	46bd      	mov	sp, r7
 8001f98:	b006      	add	sp, #24
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	40021000 	.word	0x40021000
 8001fa0:	40007000 	.word	0x40007000
 8001fa4:	fffcffff 	.word	0xfffcffff
 8001fa8:	fff7ffff 	.word	0xfff7ffff
 8001fac:	00001388 	.word	0x00001388
 8001fb0:	ffcfffff 	.word	0xffcfffff
 8001fb4:	efffffff 	.word	0xefffffff
 8001fb8:	fffff3ff 	.word	0xfffff3ff
 8001fbc:	ffffcfff 	.word	0xffffcfff
 8001fc0:	fff3ffff 	.word	0xfff3ffff

08001fc4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d101      	bne.n	8001fd6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e07b      	b.n	80020ce <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d109      	bne.n	8001ff2 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	685a      	ldr	r2, [r3, #4]
 8001fe2:	2382      	movs	r3, #130	; 0x82
 8001fe4:	005b      	lsls	r3, r3, #1
 8001fe6:	429a      	cmp	r2, r3
 8001fe8:	d009      	beq.n	8001ffe <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2200      	movs	r2, #0
 8001fee:	61da      	str	r2, [r3, #28]
 8001ff0:	e005      	b.n	8001ffe <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2200      	movs	r2, #0
 8002002:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2251      	movs	r2, #81	; 0x51
 8002008:	5c9b      	ldrb	r3, [r3, r2]
 800200a:	b2db      	uxtb	r3, r3
 800200c:	2b00      	cmp	r3, #0
 800200e:	d107      	bne.n	8002020 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2250      	movs	r2, #80	; 0x50
 8002014:	2100      	movs	r1, #0
 8002016:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	0018      	movs	r0, r3
 800201c:	f7fe fc7c 	bl	8000918 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2251      	movs	r2, #81	; 0x51
 8002024:	2102      	movs	r1, #2
 8002026:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	681a      	ldr	r2, [r3, #0]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	2140      	movs	r1, #64	; 0x40
 8002034:	438a      	bics	r2, r1
 8002036:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	685a      	ldr	r2, [r3, #4]
 800203c:	2382      	movs	r3, #130	; 0x82
 800203e:	005b      	lsls	r3, r3, #1
 8002040:	401a      	ands	r2, r3
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6899      	ldr	r1, [r3, #8]
 8002046:	2384      	movs	r3, #132	; 0x84
 8002048:	021b      	lsls	r3, r3, #8
 800204a:	400b      	ands	r3, r1
 800204c:	431a      	orrs	r2, r3
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	68d9      	ldr	r1, [r3, #12]
 8002052:	2380      	movs	r3, #128	; 0x80
 8002054:	011b      	lsls	r3, r3, #4
 8002056:	400b      	ands	r3, r1
 8002058:	431a      	orrs	r2, r3
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	691b      	ldr	r3, [r3, #16]
 800205e:	2102      	movs	r1, #2
 8002060:	400b      	ands	r3, r1
 8002062:	431a      	orrs	r2, r3
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	695b      	ldr	r3, [r3, #20]
 8002068:	2101      	movs	r1, #1
 800206a:	400b      	ands	r3, r1
 800206c:	431a      	orrs	r2, r3
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6999      	ldr	r1, [r3, #24]
 8002072:	2380      	movs	r3, #128	; 0x80
 8002074:	009b      	lsls	r3, r3, #2
 8002076:	400b      	ands	r3, r1
 8002078:	431a      	orrs	r2, r3
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	69db      	ldr	r3, [r3, #28]
 800207e:	2138      	movs	r1, #56	; 0x38
 8002080:	400b      	ands	r3, r1
 8002082:	431a      	orrs	r2, r3
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6a1b      	ldr	r3, [r3, #32]
 8002088:	2180      	movs	r1, #128	; 0x80
 800208a:	400b      	ands	r3, r1
 800208c:	431a      	orrs	r2, r3
 800208e:	0011      	movs	r1, r2
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002094:	2380      	movs	r3, #128	; 0x80
 8002096:	019b      	lsls	r3, r3, #6
 8002098:	401a      	ands	r2, r3
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	430a      	orrs	r2, r1
 80020a0:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	699b      	ldr	r3, [r3, #24]
 80020a6:	0c1b      	lsrs	r3, r3, #16
 80020a8:	2204      	movs	r2, #4
 80020aa:	4013      	ands	r3, r2
 80020ac:	0019      	movs	r1, r3
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020b2:	2210      	movs	r2, #16
 80020b4:	401a      	ands	r2, r3
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	430a      	orrs	r2, r1
 80020bc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2200      	movs	r2, #0
 80020c2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2251      	movs	r2, #81	; 0x51
 80020c8:	2101      	movs	r1, #1
 80020ca:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80020cc:	2300      	movs	r3, #0
}
 80020ce:	0018      	movs	r0, r3
 80020d0:	46bd      	mov	sp, r7
 80020d2:	b002      	add	sp, #8
 80020d4:	bd80      	pop	{r7, pc}
	...

080020d8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b082      	sub	sp, #8
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d101      	bne.n	80020ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e044      	b.n	8002174 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d107      	bne.n	8002102 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2274      	movs	r2, #116	; 0x74
 80020f6:	2100      	movs	r1, #0
 80020f8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	0018      	movs	r0, r3
 80020fe:	f7fe fc4f 	bl	80009a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2224      	movs	r2, #36	; 0x24
 8002106:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	2101      	movs	r1, #1
 8002114:	438a      	bics	r2, r1
 8002116:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	0018      	movs	r0, r3
 800211c:	f000 fc36 	bl	800298c <UART_SetConfig>
 8002120:	0003      	movs	r3, r0
 8002122:	2b01      	cmp	r3, #1
 8002124:	d101      	bne.n	800212a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e024      	b.n	8002174 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800212e:	2b00      	cmp	r3, #0
 8002130:	d003      	beq.n	800213a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	0018      	movs	r0, r3
 8002136:	f000 fe73 	bl	8002e20 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	685a      	ldr	r2, [r3, #4]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	490d      	ldr	r1, [pc, #52]	; (800217c <HAL_UART_Init+0xa4>)
 8002146:	400a      	ands	r2, r1
 8002148:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	689a      	ldr	r2, [r3, #8]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	212a      	movs	r1, #42	; 0x2a
 8002156:	438a      	bics	r2, r1
 8002158:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	2101      	movs	r1, #1
 8002166:	430a      	orrs	r2, r1
 8002168:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	0018      	movs	r0, r3
 800216e:	f000 ff0b 	bl	8002f88 <UART_CheckIdleState>
 8002172:	0003      	movs	r3, r0
}
 8002174:	0018      	movs	r0, r3
 8002176:	46bd      	mov	sp, r7
 8002178:	b002      	add	sp, #8
 800217a:	bd80      	pop	{r7, pc}
 800217c:	ffffb7ff 	.word	0xffffb7ff

08002180 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b08a      	sub	sp, #40	; 0x28
 8002184:	af02      	add	r7, sp, #8
 8002186:	60f8      	str	r0, [r7, #12]
 8002188:	60b9      	str	r1, [r7, #8]
 800218a:	603b      	str	r3, [r7, #0]
 800218c:	1dbb      	adds	r3, r7, #6
 800218e:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002194:	2b20      	cmp	r3, #32
 8002196:	d000      	beq.n	800219a <HAL_UART_Transmit+0x1a>
 8002198:	e095      	b.n	80022c6 <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d003      	beq.n	80021a8 <HAL_UART_Transmit+0x28>
 80021a0:	1dbb      	adds	r3, r7, #6
 80021a2:	881b      	ldrh	r3, [r3, #0]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d101      	bne.n	80021ac <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	e08d      	b.n	80022c8 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	689a      	ldr	r2, [r3, #8]
 80021b0:	2380      	movs	r3, #128	; 0x80
 80021b2:	015b      	lsls	r3, r3, #5
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d109      	bne.n	80021cc <HAL_UART_Transmit+0x4c>
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	691b      	ldr	r3, [r3, #16]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d105      	bne.n	80021cc <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80021c0:	68bb      	ldr	r3, [r7, #8]
 80021c2:	2201      	movs	r2, #1
 80021c4:	4013      	ands	r3, r2
 80021c6:	d001      	beq.n	80021cc <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80021c8:	2301      	movs	r3, #1
 80021ca:	e07d      	b.n	80022c8 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	2274      	movs	r2, #116	; 0x74
 80021d0:	5c9b      	ldrb	r3, [r3, r2]
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d101      	bne.n	80021da <HAL_UART_Transmit+0x5a>
 80021d6:	2302      	movs	r3, #2
 80021d8:	e076      	b.n	80022c8 <HAL_UART_Transmit+0x148>
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	2274      	movs	r2, #116	; 0x74
 80021de:	2101      	movs	r1, #1
 80021e0:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	2280      	movs	r2, #128	; 0x80
 80021e6:	2100      	movs	r1, #0
 80021e8:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	2221      	movs	r2, #33	; 0x21
 80021ee:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80021f0:	f7fe fd0a 	bl	8000c08 <HAL_GetTick>
 80021f4:	0003      	movs	r3, r0
 80021f6:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	1dba      	adds	r2, r7, #6
 80021fc:	2150      	movs	r1, #80	; 0x50
 80021fe:	8812      	ldrh	r2, [r2, #0]
 8002200:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	1dba      	adds	r2, r7, #6
 8002206:	2152      	movs	r1, #82	; 0x52
 8002208:	8812      	ldrh	r2, [r2, #0]
 800220a:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	689a      	ldr	r2, [r3, #8]
 8002210:	2380      	movs	r3, #128	; 0x80
 8002212:	015b      	lsls	r3, r3, #5
 8002214:	429a      	cmp	r2, r3
 8002216:	d108      	bne.n	800222a <HAL_UART_Transmit+0xaa>
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	691b      	ldr	r3, [r3, #16]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d104      	bne.n	800222a <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8002220:	2300      	movs	r3, #0
 8002222:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	61bb      	str	r3, [r7, #24]
 8002228:	e003      	b.n	8002232 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 800222a:	68bb      	ldr	r3, [r7, #8]
 800222c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800222e:	2300      	movs	r3, #0
 8002230:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	2274      	movs	r2, #116	; 0x74
 8002236:	2100      	movs	r1, #0
 8002238:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 800223a:	e02c      	b.n	8002296 <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800223c:	697a      	ldr	r2, [r7, #20]
 800223e:	68f8      	ldr	r0, [r7, #12]
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	9300      	str	r3, [sp, #0]
 8002244:	0013      	movs	r3, r2
 8002246:	2200      	movs	r2, #0
 8002248:	2180      	movs	r1, #128	; 0x80
 800224a:	f000 fee5 	bl	8003018 <UART_WaitOnFlagUntilTimeout>
 800224e:	1e03      	subs	r3, r0, #0
 8002250:	d001      	beq.n	8002256 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8002252:	2303      	movs	r3, #3
 8002254:	e038      	b.n	80022c8 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 8002256:	69fb      	ldr	r3, [r7, #28]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d10b      	bne.n	8002274 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800225c:	69bb      	ldr	r3, [r7, #24]
 800225e:	881b      	ldrh	r3, [r3, #0]
 8002260:	001a      	movs	r2, r3
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	05d2      	lsls	r2, r2, #23
 8002268:	0dd2      	lsrs	r2, r2, #23
 800226a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800226c:	69bb      	ldr	r3, [r7, #24]
 800226e:	3302      	adds	r3, #2
 8002270:	61bb      	str	r3, [r7, #24]
 8002272:	e007      	b.n	8002284 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002274:	69fb      	ldr	r3, [r7, #28]
 8002276:	781a      	ldrb	r2, [r3, #0]
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800227e:	69fb      	ldr	r3, [r7, #28]
 8002280:	3301      	adds	r3, #1
 8002282:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	2252      	movs	r2, #82	; 0x52
 8002288:	5a9b      	ldrh	r3, [r3, r2]
 800228a:	b29b      	uxth	r3, r3
 800228c:	3b01      	subs	r3, #1
 800228e:	b299      	uxth	r1, r3
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	2252      	movs	r2, #82	; 0x52
 8002294:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	2252      	movs	r2, #82	; 0x52
 800229a:	5a9b      	ldrh	r3, [r3, r2]
 800229c:	b29b      	uxth	r3, r3
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d1cc      	bne.n	800223c <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80022a2:	697a      	ldr	r2, [r7, #20]
 80022a4:	68f8      	ldr	r0, [r7, #12]
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	9300      	str	r3, [sp, #0]
 80022aa:	0013      	movs	r3, r2
 80022ac:	2200      	movs	r2, #0
 80022ae:	2140      	movs	r1, #64	; 0x40
 80022b0:	f000 feb2 	bl	8003018 <UART_WaitOnFlagUntilTimeout>
 80022b4:	1e03      	subs	r3, r0, #0
 80022b6:	d001      	beq.n	80022bc <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 80022b8:	2303      	movs	r3, #3
 80022ba:	e005      	b.n	80022c8 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	2220      	movs	r2, #32
 80022c0:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80022c2:	2300      	movs	r3, #0
 80022c4:	e000      	b.n	80022c8 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 80022c6:	2302      	movs	r3, #2
  }
}
 80022c8:	0018      	movs	r0, r3
 80022ca:	46bd      	mov	sp, r7
 80022cc:	b008      	add	sp, #32
 80022ce:	bd80      	pop	{r7, pc}

080022d0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b088      	sub	sp, #32
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	60f8      	str	r0, [r7, #12]
 80022d8:	60b9      	str	r1, [r7, #8]
 80022da:	1dbb      	adds	r3, r7, #6
 80022dc:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80022e2:	2b20      	cmp	r3, #32
 80022e4:	d155      	bne.n	8002392 <HAL_UART_Receive_IT+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d003      	beq.n	80022f4 <HAL_UART_Receive_IT+0x24>
 80022ec:	1dbb      	adds	r3, r7, #6
 80022ee:	881b      	ldrh	r3, [r3, #0]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d101      	bne.n	80022f8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80022f4:	2301      	movs	r3, #1
 80022f6:	e04d      	b.n	8002394 <HAL_UART_Receive_IT+0xc4>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	689a      	ldr	r2, [r3, #8]
 80022fc:	2380      	movs	r3, #128	; 0x80
 80022fe:	015b      	lsls	r3, r3, #5
 8002300:	429a      	cmp	r2, r3
 8002302:	d109      	bne.n	8002318 <HAL_UART_Receive_IT+0x48>
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	691b      	ldr	r3, [r3, #16]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d105      	bne.n	8002318 <HAL_UART_Receive_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	2201      	movs	r2, #1
 8002310:	4013      	ands	r3, r2
 8002312:	d001      	beq.n	8002318 <HAL_UART_Receive_IT+0x48>
      {
        return  HAL_ERROR;
 8002314:	2301      	movs	r3, #1
 8002316:	e03d      	b.n	8002394 <HAL_UART_Receive_IT+0xc4>
      }
    }

    __HAL_LOCK(huart);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	2274      	movs	r2, #116	; 0x74
 800231c:	5c9b      	ldrb	r3, [r3, r2]
 800231e:	2b01      	cmp	r3, #1
 8002320:	d101      	bne.n	8002326 <HAL_UART_Receive_IT+0x56>
 8002322:	2302      	movs	r3, #2
 8002324:	e036      	b.n	8002394 <HAL_UART_Receive_IT+0xc4>
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	2274      	movs	r2, #116	; 0x74
 800232a:	2101      	movs	r1, #1
 800232c:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	2200      	movs	r2, #0
 8002332:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a18      	ldr	r2, [pc, #96]	; (800239c <HAL_UART_Receive_IT+0xcc>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d020      	beq.n	8002380 <HAL_UART_Receive_IT+0xb0>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	685a      	ldr	r2, [r3, #4]
 8002344:	2380      	movs	r3, #128	; 0x80
 8002346:	041b      	lsls	r3, r3, #16
 8002348:	4013      	ands	r3, r2
 800234a:	d019      	beq.n	8002380 <HAL_UART_Receive_IT+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800234c:	f3ef 8310 	mrs	r3, PRIMASK
 8002350:	613b      	str	r3, [r7, #16]
  return(result);
 8002352:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002354:	61fb      	str	r3, [r7, #28]
 8002356:	2301      	movs	r3, #1
 8002358:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	f383 8810 	msr	PRIMASK, r3
}
 8002360:	46c0      	nop			; (mov r8, r8)
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	2180      	movs	r1, #128	; 0x80
 800236e:	04c9      	lsls	r1, r1, #19
 8002370:	430a      	orrs	r2, r1
 8002372:	601a      	str	r2, [r3, #0]
 8002374:	69fb      	ldr	r3, [r7, #28]
 8002376:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002378:	69bb      	ldr	r3, [r7, #24]
 800237a:	f383 8810 	msr	PRIMASK, r3
}
 800237e:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002380:	1dbb      	adds	r3, r7, #6
 8002382:	881a      	ldrh	r2, [r3, #0]
 8002384:	68b9      	ldr	r1, [r7, #8]
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	0018      	movs	r0, r3
 800238a:	f000 ff09 	bl	80031a0 <UART_Start_Receive_IT>
 800238e:	0003      	movs	r3, r0
 8002390:	e000      	b.n	8002394 <HAL_UART_Receive_IT+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8002392:	2302      	movs	r3, #2
  }
}
 8002394:	0018      	movs	r0, r3
 8002396:	46bd      	mov	sp, r7
 8002398:	b008      	add	sp, #32
 800239a:	bd80      	pop	{r7, pc}
 800239c:	40004800 	.word	0x40004800

080023a0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80023a0:	b590      	push	{r4, r7, lr}
 80023a2:	b0ab      	sub	sp, #172	; 0xac
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	69db      	ldr	r3, [r3, #28]
 80023ae:	22a4      	movs	r2, #164	; 0xa4
 80023b0:	18b9      	adds	r1, r7, r2
 80023b2:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	20a0      	movs	r0, #160	; 0xa0
 80023bc:	1839      	adds	r1, r7, r0
 80023be:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	219c      	movs	r1, #156	; 0x9c
 80023c8:	1879      	adds	r1, r7, r1
 80023ca:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80023cc:	0011      	movs	r1, r2
 80023ce:	18bb      	adds	r3, r7, r2
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a99      	ldr	r2, [pc, #612]	; (8002638 <HAL_UART_IRQHandler+0x298>)
 80023d4:	4013      	ands	r3, r2
 80023d6:	2298      	movs	r2, #152	; 0x98
 80023d8:	18bc      	adds	r4, r7, r2
 80023da:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80023dc:	18bb      	adds	r3, r7, r2
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d114      	bne.n	800240e <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80023e4:	187b      	adds	r3, r7, r1
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	2220      	movs	r2, #32
 80023ea:	4013      	ands	r3, r2
 80023ec:	d00f      	beq.n	800240e <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80023ee:	183b      	adds	r3, r7, r0
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	2220      	movs	r2, #32
 80023f4:	4013      	ands	r3, r2
 80023f6:	d00a      	beq.n	800240e <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d100      	bne.n	8002402 <HAL_UART_IRQHandler+0x62>
 8002400:	e298      	b.n	8002934 <HAL_UART_IRQHandler+0x594>
      {
        huart->RxISR(huart);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002406:	687a      	ldr	r2, [r7, #4]
 8002408:	0010      	movs	r0, r2
 800240a:	4798      	blx	r3
      }
      return;
 800240c:	e292      	b.n	8002934 <HAL_UART_IRQHandler+0x594>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800240e:	2398      	movs	r3, #152	; 0x98
 8002410:	18fb      	adds	r3, r7, r3
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d100      	bne.n	800241a <HAL_UART_IRQHandler+0x7a>
 8002418:	e114      	b.n	8002644 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800241a:	239c      	movs	r3, #156	; 0x9c
 800241c:	18fb      	adds	r3, r7, r3
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	2201      	movs	r2, #1
 8002422:	4013      	ands	r3, r2
 8002424:	d106      	bne.n	8002434 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002426:	23a0      	movs	r3, #160	; 0xa0
 8002428:	18fb      	adds	r3, r7, r3
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a83      	ldr	r2, [pc, #524]	; (800263c <HAL_UART_IRQHandler+0x29c>)
 800242e:	4013      	ands	r3, r2
 8002430:	d100      	bne.n	8002434 <HAL_UART_IRQHandler+0x94>
 8002432:	e107      	b.n	8002644 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002434:	23a4      	movs	r3, #164	; 0xa4
 8002436:	18fb      	adds	r3, r7, r3
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	2201      	movs	r2, #1
 800243c:	4013      	ands	r3, r2
 800243e:	d012      	beq.n	8002466 <HAL_UART_IRQHandler+0xc6>
 8002440:	23a0      	movs	r3, #160	; 0xa0
 8002442:	18fb      	adds	r3, r7, r3
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	2380      	movs	r3, #128	; 0x80
 8002448:	005b      	lsls	r3, r3, #1
 800244a:	4013      	ands	r3, r2
 800244c:	d00b      	beq.n	8002466 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	2201      	movs	r2, #1
 8002454:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2280      	movs	r2, #128	; 0x80
 800245a:	589b      	ldr	r3, [r3, r2]
 800245c:	2201      	movs	r2, #1
 800245e:	431a      	orrs	r2, r3
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2180      	movs	r1, #128	; 0x80
 8002464:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002466:	23a4      	movs	r3, #164	; 0xa4
 8002468:	18fb      	adds	r3, r7, r3
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	2202      	movs	r2, #2
 800246e:	4013      	ands	r3, r2
 8002470:	d011      	beq.n	8002496 <HAL_UART_IRQHandler+0xf6>
 8002472:	239c      	movs	r3, #156	; 0x9c
 8002474:	18fb      	adds	r3, r7, r3
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	2201      	movs	r2, #1
 800247a:	4013      	ands	r3, r2
 800247c:	d00b      	beq.n	8002496 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	2202      	movs	r2, #2
 8002484:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2280      	movs	r2, #128	; 0x80
 800248a:	589b      	ldr	r3, [r3, r2]
 800248c:	2204      	movs	r2, #4
 800248e:	431a      	orrs	r2, r3
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2180      	movs	r1, #128	; 0x80
 8002494:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002496:	23a4      	movs	r3, #164	; 0xa4
 8002498:	18fb      	adds	r3, r7, r3
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	2204      	movs	r2, #4
 800249e:	4013      	ands	r3, r2
 80024a0:	d011      	beq.n	80024c6 <HAL_UART_IRQHandler+0x126>
 80024a2:	239c      	movs	r3, #156	; 0x9c
 80024a4:	18fb      	adds	r3, r7, r3
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	2201      	movs	r2, #1
 80024aa:	4013      	ands	r3, r2
 80024ac:	d00b      	beq.n	80024c6 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	2204      	movs	r2, #4
 80024b4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2280      	movs	r2, #128	; 0x80
 80024ba:	589b      	ldr	r3, [r3, r2]
 80024bc:	2202      	movs	r2, #2
 80024be:	431a      	orrs	r2, r3
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2180      	movs	r1, #128	; 0x80
 80024c4:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80024c6:	23a4      	movs	r3, #164	; 0xa4
 80024c8:	18fb      	adds	r3, r7, r3
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	2208      	movs	r2, #8
 80024ce:	4013      	ands	r3, r2
 80024d0:	d017      	beq.n	8002502 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80024d2:	23a0      	movs	r3, #160	; 0xa0
 80024d4:	18fb      	adds	r3, r7, r3
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	2220      	movs	r2, #32
 80024da:	4013      	ands	r3, r2
 80024dc:	d105      	bne.n	80024ea <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80024de:	239c      	movs	r3, #156	; 0x9c
 80024e0:	18fb      	adds	r3, r7, r3
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	2201      	movs	r2, #1
 80024e6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80024e8:	d00b      	beq.n	8002502 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	2208      	movs	r2, #8
 80024f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2280      	movs	r2, #128	; 0x80
 80024f6:	589b      	ldr	r3, [r3, r2]
 80024f8:	2208      	movs	r2, #8
 80024fa:	431a      	orrs	r2, r3
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2180      	movs	r1, #128	; 0x80
 8002500:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002502:	23a4      	movs	r3, #164	; 0xa4
 8002504:	18fb      	adds	r3, r7, r3
 8002506:	681a      	ldr	r2, [r3, #0]
 8002508:	2380      	movs	r3, #128	; 0x80
 800250a:	011b      	lsls	r3, r3, #4
 800250c:	4013      	ands	r3, r2
 800250e:	d013      	beq.n	8002538 <HAL_UART_IRQHandler+0x198>
 8002510:	23a0      	movs	r3, #160	; 0xa0
 8002512:	18fb      	adds	r3, r7, r3
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	2380      	movs	r3, #128	; 0x80
 8002518:	04db      	lsls	r3, r3, #19
 800251a:	4013      	ands	r3, r2
 800251c:	d00c      	beq.n	8002538 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	2280      	movs	r2, #128	; 0x80
 8002524:	0112      	lsls	r2, r2, #4
 8002526:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2280      	movs	r2, #128	; 0x80
 800252c:	589b      	ldr	r3, [r3, r2]
 800252e:	2220      	movs	r2, #32
 8002530:	431a      	orrs	r2, r3
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2180      	movs	r1, #128	; 0x80
 8002536:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2280      	movs	r2, #128	; 0x80
 800253c:	589b      	ldr	r3, [r3, r2]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d100      	bne.n	8002544 <HAL_UART_IRQHandler+0x1a4>
 8002542:	e1f9      	b.n	8002938 <HAL_UART_IRQHandler+0x598>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002544:	23a4      	movs	r3, #164	; 0xa4
 8002546:	18fb      	adds	r3, r7, r3
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	2220      	movs	r2, #32
 800254c:	4013      	ands	r3, r2
 800254e:	d00e      	beq.n	800256e <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002550:	23a0      	movs	r3, #160	; 0xa0
 8002552:	18fb      	adds	r3, r7, r3
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	2220      	movs	r2, #32
 8002558:	4013      	ands	r3, r2
 800255a:	d008      	beq.n	800256e <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002560:	2b00      	cmp	r3, #0
 8002562:	d004      	beq.n	800256e <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002568:	687a      	ldr	r2, [r7, #4]
 800256a:	0010      	movs	r0, r2
 800256c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2280      	movs	r2, #128	; 0x80
 8002572:	589b      	ldr	r3, [r3, r2]
 8002574:	2194      	movs	r1, #148	; 0x94
 8002576:	187a      	adds	r2, r7, r1
 8002578:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	2240      	movs	r2, #64	; 0x40
 8002582:	4013      	ands	r3, r2
 8002584:	2b40      	cmp	r3, #64	; 0x40
 8002586:	d004      	beq.n	8002592 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002588:	187b      	adds	r3, r7, r1
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	2228      	movs	r2, #40	; 0x28
 800258e:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002590:	d047      	beq.n	8002622 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	0018      	movs	r0, r3
 8002596:	f000 feb3 	bl	8003300 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	2240      	movs	r2, #64	; 0x40
 80025a2:	4013      	ands	r3, r2
 80025a4:	2b40      	cmp	r3, #64	; 0x40
 80025a6:	d137      	bne.n	8002618 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025a8:	f3ef 8310 	mrs	r3, PRIMASK
 80025ac:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 80025ae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80025b0:	2090      	movs	r0, #144	; 0x90
 80025b2:	183a      	adds	r2, r7, r0
 80025b4:	6013      	str	r3, [r2, #0]
 80025b6:	2301      	movs	r3, #1
 80025b8:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025ba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80025bc:	f383 8810 	msr	PRIMASK, r3
}
 80025c0:	46c0      	nop			; (mov r8, r8)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	689a      	ldr	r2, [r3, #8]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	2140      	movs	r1, #64	; 0x40
 80025ce:	438a      	bics	r2, r1
 80025d0:	609a      	str	r2, [r3, #8]
 80025d2:	183b      	adds	r3, r7, r0
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025d8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80025da:	f383 8810 	msr	PRIMASK, r3
}
 80025de:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d012      	beq.n	800260e <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025ec:	4a14      	ldr	r2, [pc, #80]	; (8002640 <HAL_UART_IRQHandler+0x2a0>)
 80025ee:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025f4:	0018      	movs	r0, r3
 80025f6:	f7fe fc53 	bl	8000ea0 <HAL_DMA_Abort_IT>
 80025fa:	1e03      	subs	r3, r0, #0
 80025fc:	d01a      	beq.n	8002634 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002602:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002608:	0018      	movs	r0, r3
 800260a:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800260c:	e012      	b.n	8002634 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	0018      	movs	r0, r3
 8002612:	f000 f9a7 	bl	8002964 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002616:	e00d      	b.n	8002634 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	0018      	movs	r0, r3
 800261c:	f000 f9a2 	bl	8002964 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002620:	e008      	b.n	8002634 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	0018      	movs	r0, r3
 8002626:	f000 f99d 	bl	8002964 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2280      	movs	r2, #128	; 0x80
 800262e:	2100      	movs	r1, #0
 8002630:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8002632:	e181      	b.n	8002938 <HAL_UART_IRQHandler+0x598>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002634:	46c0      	nop			; (mov r8, r8)
    return;
 8002636:	e17f      	b.n	8002938 <HAL_UART_IRQHandler+0x598>
 8002638:	0000080f 	.word	0x0000080f
 800263c:	04000120 	.word	0x04000120
 8002640:	080033c5 	.word	0x080033c5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002648:	2b01      	cmp	r3, #1
 800264a:	d000      	beq.n	800264e <HAL_UART_IRQHandler+0x2ae>
 800264c:	e133      	b.n	80028b6 <HAL_UART_IRQHandler+0x516>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800264e:	23a4      	movs	r3, #164	; 0xa4
 8002650:	18fb      	adds	r3, r7, r3
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	2210      	movs	r2, #16
 8002656:	4013      	ands	r3, r2
 8002658:	d100      	bne.n	800265c <HAL_UART_IRQHandler+0x2bc>
 800265a:	e12c      	b.n	80028b6 <HAL_UART_IRQHandler+0x516>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800265c:	23a0      	movs	r3, #160	; 0xa0
 800265e:	18fb      	adds	r3, r7, r3
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	2210      	movs	r2, #16
 8002664:	4013      	ands	r3, r2
 8002666:	d100      	bne.n	800266a <HAL_UART_IRQHandler+0x2ca>
 8002668:	e125      	b.n	80028b6 <HAL_UART_IRQHandler+0x516>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	2210      	movs	r2, #16
 8002670:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	2240      	movs	r2, #64	; 0x40
 800267a:	4013      	ands	r3, r2
 800267c:	2b40      	cmp	r3, #64	; 0x40
 800267e:	d000      	beq.n	8002682 <HAL_UART_IRQHandler+0x2e2>
 8002680:	e09d      	b.n	80027be <HAL_UART_IRQHandler+0x41e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	685a      	ldr	r2, [r3, #4]
 800268a:	217e      	movs	r1, #126	; 0x7e
 800268c:	187b      	adds	r3, r7, r1
 800268e:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8002690:	187b      	adds	r3, r7, r1
 8002692:	881b      	ldrh	r3, [r3, #0]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d100      	bne.n	800269a <HAL_UART_IRQHandler+0x2fa>
 8002698:	e150      	b.n	800293c <HAL_UART_IRQHandler+0x59c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2258      	movs	r2, #88	; 0x58
 800269e:	5a9b      	ldrh	r3, [r3, r2]
 80026a0:	187a      	adds	r2, r7, r1
 80026a2:	8812      	ldrh	r2, [r2, #0]
 80026a4:	429a      	cmp	r2, r3
 80026a6:	d300      	bcc.n	80026aa <HAL_UART_IRQHandler+0x30a>
 80026a8:	e148      	b.n	800293c <HAL_UART_IRQHandler+0x59c>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	187a      	adds	r2, r7, r1
 80026ae:	215a      	movs	r1, #90	; 0x5a
 80026b0:	8812      	ldrh	r2, [r2, #0]
 80026b2:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	2220      	movs	r2, #32
 80026be:	4013      	ands	r3, r2
 80026c0:	d16e      	bne.n	80027a0 <HAL_UART_IRQHandler+0x400>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026c2:	f3ef 8310 	mrs	r3, PRIMASK
 80026c6:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80026c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80026ca:	67bb      	str	r3, [r7, #120]	; 0x78
 80026cc:	2301      	movs	r3, #1
 80026ce:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026d2:	f383 8810 	msr	PRIMASK, r3
}
 80026d6:	46c0      	nop			; (mov r8, r8)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	499a      	ldr	r1, [pc, #616]	; (800294c <HAL_UART_IRQHandler+0x5ac>)
 80026e4:	400a      	ands	r2, r1
 80026e6:	601a      	str	r2, [r3, #0]
 80026e8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80026ea:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026ee:	f383 8810 	msr	PRIMASK, r3
}
 80026f2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026f4:	f3ef 8310 	mrs	r3, PRIMASK
 80026f8:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80026fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026fc:	677b      	str	r3, [r7, #116]	; 0x74
 80026fe:	2301      	movs	r3, #1
 8002700:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002702:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002704:	f383 8810 	msr	PRIMASK, r3
}
 8002708:	46c0      	nop			; (mov r8, r8)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	689a      	ldr	r2, [r3, #8]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	2101      	movs	r1, #1
 8002716:	438a      	bics	r2, r1
 8002718:	609a      	str	r2, [r3, #8]
 800271a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800271c:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800271e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002720:	f383 8810 	msr	PRIMASK, r3
}
 8002724:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002726:	f3ef 8310 	mrs	r3, PRIMASK
 800272a:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 800272c:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800272e:	673b      	str	r3, [r7, #112]	; 0x70
 8002730:	2301      	movs	r3, #1
 8002732:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002734:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002736:	f383 8810 	msr	PRIMASK, r3
}
 800273a:	46c0      	nop			; (mov r8, r8)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	689a      	ldr	r2, [r3, #8]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	2140      	movs	r1, #64	; 0x40
 8002748:	438a      	bics	r2, r1
 800274a:	609a      	str	r2, [r3, #8]
 800274c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800274e:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002750:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002752:	f383 8810 	msr	PRIMASK, r3
}
 8002756:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2220      	movs	r2, #32
 800275c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002764:	f3ef 8310 	mrs	r3, PRIMASK
 8002768:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 800276a:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800276c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800276e:	2301      	movs	r3, #1
 8002770:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002772:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002774:	f383 8810 	msr	PRIMASK, r3
}
 8002778:	46c0      	nop			; (mov r8, r8)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	2110      	movs	r1, #16
 8002786:	438a      	bics	r2, r1
 8002788:	601a      	str	r2, [r3, #0]
 800278a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800278c:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800278e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002790:	f383 8810 	msr	PRIMASK, r3
}
 8002794:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800279a:	0018      	movs	r0, r3
 800279c:	f7fe fb40 	bl	8000e20 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2258      	movs	r2, #88	; 0x58
 80027a4:	5a9a      	ldrh	r2, [r3, r2]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	215a      	movs	r1, #90	; 0x5a
 80027aa:	5a5b      	ldrh	r3, [r3, r1]
 80027ac:	b29b      	uxth	r3, r3
 80027ae:	1ad3      	subs	r3, r2, r3
 80027b0:	b29a      	uxth	r2, r3
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	0011      	movs	r1, r2
 80027b6:	0018      	movs	r0, r3
 80027b8:	f000 f8dc 	bl	8002974 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80027bc:	e0be      	b.n	800293c <HAL_UART_IRQHandler+0x59c>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2258      	movs	r2, #88	; 0x58
 80027c2:	5a99      	ldrh	r1, [r3, r2]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	225a      	movs	r2, #90	; 0x5a
 80027c8:	5a9b      	ldrh	r3, [r3, r2]
 80027ca:	b29a      	uxth	r2, r3
 80027cc:	208e      	movs	r0, #142	; 0x8e
 80027ce:	183b      	adds	r3, r7, r0
 80027d0:	1a8a      	subs	r2, r1, r2
 80027d2:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	225a      	movs	r2, #90	; 0x5a
 80027d8:	5a9b      	ldrh	r3, [r3, r2]
 80027da:	b29b      	uxth	r3, r3
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d100      	bne.n	80027e2 <HAL_UART_IRQHandler+0x442>
 80027e0:	e0ae      	b.n	8002940 <HAL_UART_IRQHandler+0x5a0>
          && (nb_rx_data > 0U))
 80027e2:	183b      	adds	r3, r7, r0
 80027e4:	881b      	ldrh	r3, [r3, #0]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d100      	bne.n	80027ec <HAL_UART_IRQHandler+0x44c>
 80027ea:	e0a9      	b.n	8002940 <HAL_UART_IRQHandler+0x5a0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80027ec:	f3ef 8310 	mrs	r3, PRIMASK
 80027f0:	60fb      	str	r3, [r7, #12]
  return(result);
 80027f2:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80027f4:	2488      	movs	r4, #136	; 0x88
 80027f6:	193a      	adds	r2, r7, r4
 80027f8:	6013      	str	r3, [r2, #0]
 80027fa:	2301      	movs	r3, #1
 80027fc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80027fe:	693b      	ldr	r3, [r7, #16]
 8002800:	f383 8810 	msr	PRIMASK, r3
}
 8002804:	46c0      	nop			; (mov r8, r8)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	681a      	ldr	r2, [r3, #0]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	494f      	ldr	r1, [pc, #316]	; (8002950 <HAL_UART_IRQHandler+0x5b0>)
 8002812:	400a      	ands	r2, r1
 8002814:	601a      	str	r2, [r3, #0]
 8002816:	193b      	adds	r3, r7, r4
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	f383 8810 	msr	PRIMASK, r3
}
 8002822:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002824:	f3ef 8310 	mrs	r3, PRIMASK
 8002828:	61bb      	str	r3, [r7, #24]
  return(result);
 800282a:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800282c:	2484      	movs	r4, #132	; 0x84
 800282e:	193a      	adds	r2, r7, r4
 8002830:	6013      	str	r3, [r2, #0]
 8002832:	2301      	movs	r3, #1
 8002834:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002836:	69fb      	ldr	r3, [r7, #28]
 8002838:	f383 8810 	msr	PRIMASK, r3
}
 800283c:	46c0      	nop			; (mov r8, r8)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	689a      	ldr	r2, [r3, #8]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	2101      	movs	r1, #1
 800284a:	438a      	bics	r2, r1
 800284c:	609a      	str	r2, [r3, #8]
 800284e:	193b      	adds	r3, r7, r4
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002854:	6a3b      	ldr	r3, [r7, #32]
 8002856:	f383 8810 	msr	PRIMASK, r3
}
 800285a:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2220      	movs	r2, #32
 8002860:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2200      	movs	r2, #0
 8002866:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2200      	movs	r2, #0
 800286c:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800286e:	f3ef 8310 	mrs	r3, PRIMASK
 8002872:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8002874:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002876:	2480      	movs	r4, #128	; 0x80
 8002878:	193a      	adds	r2, r7, r4
 800287a:	6013      	str	r3, [r2, #0]
 800287c:	2301      	movs	r3, #1
 800287e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002880:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002882:	f383 8810 	msr	PRIMASK, r3
}
 8002886:	46c0      	nop			; (mov r8, r8)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	2110      	movs	r1, #16
 8002894:	438a      	bics	r2, r1
 8002896:	601a      	str	r2, [r3, #0]
 8002898:	193b      	adds	r3, r7, r4
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800289e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028a0:	f383 8810 	msr	PRIMASK, r3
}
 80028a4:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80028a6:	183b      	adds	r3, r7, r0
 80028a8:	881a      	ldrh	r2, [r3, #0]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	0011      	movs	r1, r2
 80028ae:	0018      	movs	r0, r3
 80028b0:	f000 f860 	bl	8002974 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80028b4:	e044      	b.n	8002940 <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80028b6:	23a4      	movs	r3, #164	; 0xa4
 80028b8:	18fb      	adds	r3, r7, r3
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	2380      	movs	r3, #128	; 0x80
 80028be:	035b      	lsls	r3, r3, #13
 80028c0:	4013      	ands	r3, r2
 80028c2:	d010      	beq.n	80028e6 <HAL_UART_IRQHandler+0x546>
 80028c4:	239c      	movs	r3, #156	; 0x9c
 80028c6:	18fb      	adds	r3, r7, r3
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	2380      	movs	r3, #128	; 0x80
 80028cc:	03db      	lsls	r3, r3, #15
 80028ce:	4013      	ands	r3, r2
 80028d0:	d009      	beq.n	80028e6 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	2280      	movs	r2, #128	; 0x80
 80028d8:	0352      	lsls	r2, r2, #13
 80028da:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	0018      	movs	r0, r3
 80028e0:	f000 ff1a 	bl	8003718 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80028e4:	e02f      	b.n	8002946 <HAL_UART_IRQHandler+0x5a6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80028e6:	23a4      	movs	r3, #164	; 0xa4
 80028e8:	18fb      	adds	r3, r7, r3
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	2280      	movs	r2, #128	; 0x80
 80028ee:	4013      	ands	r3, r2
 80028f0:	d00f      	beq.n	8002912 <HAL_UART_IRQHandler+0x572>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80028f2:	23a0      	movs	r3, #160	; 0xa0
 80028f4:	18fb      	adds	r3, r7, r3
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	2280      	movs	r2, #128	; 0x80
 80028fa:	4013      	ands	r3, r2
 80028fc:	d009      	beq.n	8002912 <HAL_UART_IRQHandler+0x572>
  {
    if (huart->TxISR != NULL)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002902:	2b00      	cmp	r3, #0
 8002904:	d01e      	beq.n	8002944 <HAL_UART_IRQHandler+0x5a4>
    {
      huart->TxISR(huart);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800290a:	687a      	ldr	r2, [r7, #4]
 800290c:	0010      	movs	r0, r2
 800290e:	4798      	blx	r3
    }
    return;
 8002910:	e018      	b.n	8002944 <HAL_UART_IRQHandler+0x5a4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002912:	23a4      	movs	r3, #164	; 0xa4
 8002914:	18fb      	adds	r3, r7, r3
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	2240      	movs	r2, #64	; 0x40
 800291a:	4013      	ands	r3, r2
 800291c:	d013      	beq.n	8002946 <HAL_UART_IRQHandler+0x5a6>
 800291e:	23a0      	movs	r3, #160	; 0xa0
 8002920:	18fb      	adds	r3, r7, r3
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	2240      	movs	r2, #64	; 0x40
 8002926:	4013      	ands	r3, r2
 8002928:	d00d      	beq.n	8002946 <HAL_UART_IRQHandler+0x5a6>
  {
    UART_EndTransmit_IT(huart);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	0018      	movs	r0, r3
 800292e:	f000 fd60 	bl	80033f2 <UART_EndTransmit_IT>
    return;
 8002932:	e008      	b.n	8002946 <HAL_UART_IRQHandler+0x5a6>
      return;
 8002934:	46c0      	nop			; (mov r8, r8)
 8002936:	e006      	b.n	8002946 <HAL_UART_IRQHandler+0x5a6>
    return;
 8002938:	46c0      	nop			; (mov r8, r8)
 800293a:	e004      	b.n	8002946 <HAL_UART_IRQHandler+0x5a6>
      return;
 800293c:	46c0      	nop			; (mov r8, r8)
 800293e:	e002      	b.n	8002946 <HAL_UART_IRQHandler+0x5a6>
      return;
 8002940:	46c0      	nop			; (mov r8, r8)
 8002942:	e000      	b.n	8002946 <HAL_UART_IRQHandler+0x5a6>
    return;
 8002944:	46c0      	nop			; (mov r8, r8)
  }

}
 8002946:	46bd      	mov	sp, r7
 8002948:	b02b      	add	sp, #172	; 0xac
 800294a:	bd90      	pop	{r4, r7, pc}
 800294c:	fffffeff 	.word	0xfffffeff
 8002950:	fffffedf 	.word	0xfffffedf

08002954 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b082      	sub	sp, #8
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800295c:	46c0      	nop			; (mov r8, r8)
 800295e:	46bd      	mov	sp, r7
 8002960:	b002      	add	sp, #8
 8002962:	bd80      	pop	{r7, pc}

08002964 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b082      	sub	sp, #8
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800296c:	46c0      	nop			; (mov r8, r8)
 800296e:	46bd      	mov	sp, r7
 8002970:	b002      	add	sp, #8
 8002972:	bd80      	pop	{r7, pc}

08002974 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
 800297c:	000a      	movs	r2, r1
 800297e:	1cbb      	adds	r3, r7, #2
 8002980:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002982:	46c0      	nop			; (mov r8, r8)
 8002984:	46bd      	mov	sp, r7
 8002986:	b002      	add	sp, #8
 8002988:	bd80      	pop	{r7, pc}
	...

0800298c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800298c:	b5b0      	push	{r4, r5, r7, lr}
 800298e:	b08e      	sub	sp, #56	; 0x38
 8002990:	af00      	add	r7, sp, #0
 8002992:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002994:	231a      	movs	r3, #26
 8002996:	2218      	movs	r2, #24
 8002998:	189b      	adds	r3, r3, r2
 800299a:	19db      	adds	r3, r3, r7
 800299c:	2200      	movs	r2, #0
 800299e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80029a0:	69fb      	ldr	r3, [r7, #28]
 80029a2:	689a      	ldr	r2, [r3, #8]
 80029a4:	69fb      	ldr	r3, [r7, #28]
 80029a6:	691b      	ldr	r3, [r3, #16]
 80029a8:	431a      	orrs	r2, r3
 80029aa:	69fb      	ldr	r3, [r7, #28]
 80029ac:	695b      	ldr	r3, [r3, #20]
 80029ae:	431a      	orrs	r2, r3
 80029b0:	69fb      	ldr	r3, [r7, #28]
 80029b2:	69db      	ldr	r3, [r3, #28]
 80029b4:	4313      	orrs	r3, r2
 80029b6:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80029b8:	69fb      	ldr	r3, [r7, #28]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4ab4      	ldr	r2, [pc, #720]	; (8002c90 <UART_SetConfig+0x304>)
 80029c0:	4013      	ands	r3, r2
 80029c2:	0019      	movs	r1, r3
 80029c4:	69fb      	ldr	r3, [r7, #28]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80029ca:	430a      	orrs	r2, r1
 80029cc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80029ce:	69fb      	ldr	r3, [r7, #28]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	4aaf      	ldr	r2, [pc, #700]	; (8002c94 <UART_SetConfig+0x308>)
 80029d6:	4013      	ands	r3, r2
 80029d8:	0019      	movs	r1, r3
 80029da:	69fb      	ldr	r3, [r7, #28]
 80029dc:	68da      	ldr	r2, [r3, #12]
 80029de:	69fb      	ldr	r3, [r7, #28]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	430a      	orrs	r2, r1
 80029e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	699b      	ldr	r3, [r3, #24]
 80029ea:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80029ec:	69fb      	ldr	r3, [r7, #28]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4aa9      	ldr	r2, [pc, #676]	; (8002c98 <UART_SetConfig+0x30c>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d004      	beq.n	8002a00 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80029f6:	69fb      	ldr	r3, [r7, #28]
 80029f8:	6a1b      	ldr	r3, [r3, #32]
 80029fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80029fc:	4313      	orrs	r3, r2
 80029fe:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002a00:	69fb      	ldr	r3, [r7, #28]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	4aa5      	ldr	r2, [pc, #660]	; (8002c9c <UART_SetConfig+0x310>)
 8002a08:	4013      	ands	r3, r2
 8002a0a:	0019      	movs	r1, r3
 8002a0c:	69fb      	ldr	r3, [r7, #28]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a12:	430a      	orrs	r2, r1
 8002a14:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4aa1      	ldr	r2, [pc, #644]	; (8002ca0 <UART_SetConfig+0x314>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d131      	bne.n	8002a84 <UART_SetConfig+0xf8>
 8002a20:	4ba0      	ldr	r3, [pc, #640]	; (8002ca4 <UART_SetConfig+0x318>)
 8002a22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a24:	220c      	movs	r2, #12
 8002a26:	4013      	ands	r3, r2
 8002a28:	2b0c      	cmp	r3, #12
 8002a2a:	d01d      	beq.n	8002a68 <UART_SetConfig+0xdc>
 8002a2c:	d823      	bhi.n	8002a76 <UART_SetConfig+0xea>
 8002a2e:	2b08      	cmp	r3, #8
 8002a30:	d00c      	beq.n	8002a4c <UART_SetConfig+0xc0>
 8002a32:	d820      	bhi.n	8002a76 <UART_SetConfig+0xea>
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d002      	beq.n	8002a3e <UART_SetConfig+0xb2>
 8002a38:	2b04      	cmp	r3, #4
 8002a3a:	d00e      	beq.n	8002a5a <UART_SetConfig+0xce>
 8002a3c:	e01b      	b.n	8002a76 <UART_SetConfig+0xea>
 8002a3e:	231b      	movs	r3, #27
 8002a40:	2218      	movs	r2, #24
 8002a42:	189b      	adds	r3, r3, r2
 8002a44:	19db      	adds	r3, r3, r7
 8002a46:	2200      	movs	r2, #0
 8002a48:	701a      	strb	r2, [r3, #0]
 8002a4a:	e065      	b.n	8002b18 <UART_SetConfig+0x18c>
 8002a4c:	231b      	movs	r3, #27
 8002a4e:	2218      	movs	r2, #24
 8002a50:	189b      	adds	r3, r3, r2
 8002a52:	19db      	adds	r3, r3, r7
 8002a54:	2202      	movs	r2, #2
 8002a56:	701a      	strb	r2, [r3, #0]
 8002a58:	e05e      	b.n	8002b18 <UART_SetConfig+0x18c>
 8002a5a:	231b      	movs	r3, #27
 8002a5c:	2218      	movs	r2, #24
 8002a5e:	189b      	adds	r3, r3, r2
 8002a60:	19db      	adds	r3, r3, r7
 8002a62:	2204      	movs	r2, #4
 8002a64:	701a      	strb	r2, [r3, #0]
 8002a66:	e057      	b.n	8002b18 <UART_SetConfig+0x18c>
 8002a68:	231b      	movs	r3, #27
 8002a6a:	2218      	movs	r2, #24
 8002a6c:	189b      	adds	r3, r3, r2
 8002a6e:	19db      	adds	r3, r3, r7
 8002a70:	2208      	movs	r2, #8
 8002a72:	701a      	strb	r2, [r3, #0]
 8002a74:	e050      	b.n	8002b18 <UART_SetConfig+0x18c>
 8002a76:	231b      	movs	r3, #27
 8002a78:	2218      	movs	r2, #24
 8002a7a:	189b      	adds	r3, r3, r2
 8002a7c:	19db      	adds	r3, r3, r7
 8002a7e:	2210      	movs	r2, #16
 8002a80:	701a      	strb	r2, [r3, #0]
 8002a82:	e049      	b.n	8002b18 <UART_SetConfig+0x18c>
 8002a84:	69fb      	ldr	r3, [r7, #28]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a83      	ldr	r2, [pc, #524]	; (8002c98 <UART_SetConfig+0x30c>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d13e      	bne.n	8002b0c <UART_SetConfig+0x180>
 8002a8e:	4b85      	ldr	r3, [pc, #532]	; (8002ca4 <UART_SetConfig+0x318>)
 8002a90:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002a92:	23c0      	movs	r3, #192	; 0xc0
 8002a94:	011b      	lsls	r3, r3, #4
 8002a96:	4013      	ands	r3, r2
 8002a98:	22c0      	movs	r2, #192	; 0xc0
 8002a9a:	0112      	lsls	r2, r2, #4
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d027      	beq.n	8002af0 <UART_SetConfig+0x164>
 8002aa0:	22c0      	movs	r2, #192	; 0xc0
 8002aa2:	0112      	lsls	r2, r2, #4
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d82a      	bhi.n	8002afe <UART_SetConfig+0x172>
 8002aa8:	2280      	movs	r2, #128	; 0x80
 8002aaa:	0112      	lsls	r2, r2, #4
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d011      	beq.n	8002ad4 <UART_SetConfig+0x148>
 8002ab0:	2280      	movs	r2, #128	; 0x80
 8002ab2:	0112      	lsls	r2, r2, #4
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d822      	bhi.n	8002afe <UART_SetConfig+0x172>
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d004      	beq.n	8002ac6 <UART_SetConfig+0x13a>
 8002abc:	2280      	movs	r2, #128	; 0x80
 8002abe:	00d2      	lsls	r2, r2, #3
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d00e      	beq.n	8002ae2 <UART_SetConfig+0x156>
 8002ac4:	e01b      	b.n	8002afe <UART_SetConfig+0x172>
 8002ac6:	231b      	movs	r3, #27
 8002ac8:	2218      	movs	r2, #24
 8002aca:	189b      	adds	r3, r3, r2
 8002acc:	19db      	adds	r3, r3, r7
 8002ace:	2200      	movs	r2, #0
 8002ad0:	701a      	strb	r2, [r3, #0]
 8002ad2:	e021      	b.n	8002b18 <UART_SetConfig+0x18c>
 8002ad4:	231b      	movs	r3, #27
 8002ad6:	2218      	movs	r2, #24
 8002ad8:	189b      	adds	r3, r3, r2
 8002ada:	19db      	adds	r3, r3, r7
 8002adc:	2202      	movs	r2, #2
 8002ade:	701a      	strb	r2, [r3, #0]
 8002ae0:	e01a      	b.n	8002b18 <UART_SetConfig+0x18c>
 8002ae2:	231b      	movs	r3, #27
 8002ae4:	2218      	movs	r2, #24
 8002ae6:	189b      	adds	r3, r3, r2
 8002ae8:	19db      	adds	r3, r3, r7
 8002aea:	2204      	movs	r2, #4
 8002aec:	701a      	strb	r2, [r3, #0]
 8002aee:	e013      	b.n	8002b18 <UART_SetConfig+0x18c>
 8002af0:	231b      	movs	r3, #27
 8002af2:	2218      	movs	r2, #24
 8002af4:	189b      	adds	r3, r3, r2
 8002af6:	19db      	adds	r3, r3, r7
 8002af8:	2208      	movs	r2, #8
 8002afa:	701a      	strb	r2, [r3, #0]
 8002afc:	e00c      	b.n	8002b18 <UART_SetConfig+0x18c>
 8002afe:	231b      	movs	r3, #27
 8002b00:	2218      	movs	r2, #24
 8002b02:	189b      	adds	r3, r3, r2
 8002b04:	19db      	adds	r3, r3, r7
 8002b06:	2210      	movs	r2, #16
 8002b08:	701a      	strb	r2, [r3, #0]
 8002b0a:	e005      	b.n	8002b18 <UART_SetConfig+0x18c>
 8002b0c:	231b      	movs	r3, #27
 8002b0e:	2218      	movs	r2, #24
 8002b10:	189b      	adds	r3, r3, r2
 8002b12:	19db      	adds	r3, r3, r7
 8002b14:	2210      	movs	r2, #16
 8002b16:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002b18:	69fb      	ldr	r3, [r7, #28]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a5e      	ldr	r2, [pc, #376]	; (8002c98 <UART_SetConfig+0x30c>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d000      	beq.n	8002b24 <UART_SetConfig+0x198>
 8002b22:	e084      	b.n	8002c2e <UART_SetConfig+0x2a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002b24:	231b      	movs	r3, #27
 8002b26:	2218      	movs	r2, #24
 8002b28:	189b      	adds	r3, r3, r2
 8002b2a:	19db      	adds	r3, r3, r7
 8002b2c:	781b      	ldrb	r3, [r3, #0]
 8002b2e:	2b08      	cmp	r3, #8
 8002b30:	d01d      	beq.n	8002b6e <UART_SetConfig+0x1e2>
 8002b32:	dc20      	bgt.n	8002b76 <UART_SetConfig+0x1ea>
 8002b34:	2b04      	cmp	r3, #4
 8002b36:	d015      	beq.n	8002b64 <UART_SetConfig+0x1d8>
 8002b38:	dc1d      	bgt.n	8002b76 <UART_SetConfig+0x1ea>
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d002      	beq.n	8002b44 <UART_SetConfig+0x1b8>
 8002b3e:	2b02      	cmp	r3, #2
 8002b40:	d005      	beq.n	8002b4e <UART_SetConfig+0x1c2>
 8002b42:	e018      	b.n	8002b76 <UART_SetConfig+0x1ea>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002b44:	f7ff f8ec 	bl	8001d20 <HAL_RCC_GetPCLK1Freq>
 8002b48:	0003      	movs	r3, r0
 8002b4a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002b4c:	e01c      	b.n	8002b88 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002b4e:	4b55      	ldr	r3, [pc, #340]	; (8002ca4 <UART_SetConfig+0x318>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	2210      	movs	r2, #16
 8002b54:	4013      	ands	r3, r2
 8002b56:	d002      	beq.n	8002b5e <UART_SetConfig+0x1d2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002b58:	4b53      	ldr	r3, [pc, #332]	; (8002ca8 <UART_SetConfig+0x31c>)
 8002b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002b5c:	e014      	b.n	8002b88 <UART_SetConfig+0x1fc>
          pclk = (uint32_t) HSI_VALUE;
 8002b5e:	4b53      	ldr	r3, [pc, #332]	; (8002cac <UART_SetConfig+0x320>)
 8002b60:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002b62:	e011      	b.n	8002b88 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002b64:	f7ff f82c 	bl	8001bc0 <HAL_RCC_GetSysClockFreq>
 8002b68:	0003      	movs	r3, r0
 8002b6a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002b6c:	e00c      	b.n	8002b88 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002b6e:	2380      	movs	r3, #128	; 0x80
 8002b70:	021b      	lsls	r3, r3, #8
 8002b72:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002b74:	e008      	b.n	8002b88 <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 8002b76:	2300      	movs	r3, #0
 8002b78:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002b7a:	231a      	movs	r3, #26
 8002b7c:	2218      	movs	r2, #24
 8002b7e:	189b      	adds	r3, r3, r2
 8002b80:	19db      	adds	r3, r3, r7
 8002b82:	2201      	movs	r2, #1
 8002b84:	701a      	strb	r2, [r3, #0]
        break;
 8002b86:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002b88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d100      	bne.n	8002b90 <UART_SetConfig+0x204>
 8002b8e:	e130      	b.n	8002df2 <UART_SetConfig+0x466>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002b90:	69fb      	ldr	r3, [r7, #28]
 8002b92:	685a      	ldr	r2, [r3, #4]
 8002b94:	0013      	movs	r3, r2
 8002b96:	005b      	lsls	r3, r3, #1
 8002b98:	189b      	adds	r3, r3, r2
 8002b9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	d305      	bcc.n	8002bac <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002ba0:	69fb      	ldr	r3, [r7, #28]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002ba6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	d906      	bls.n	8002bba <UART_SetConfig+0x22e>
      {
        ret = HAL_ERROR;
 8002bac:	231a      	movs	r3, #26
 8002bae:	2218      	movs	r2, #24
 8002bb0:	189b      	adds	r3, r3, r2
 8002bb2:	19db      	adds	r3, r3, r7
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	701a      	strb	r2, [r3, #0]
 8002bb8:	e11b      	b.n	8002df2 <UART_SetConfig+0x466>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002bba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bbc:	613b      	str	r3, [r7, #16]
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	617b      	str	r3, [r7, #20]
 8002bc2:	6939      	ldr	r1, [r7, #16]
 8002bc4:	697a      	ldr	r2, [r7, #20]
 8002bc6:	000b      	movs	r3, r1
 8002bc8:	0e1b      	lsrs	r3, r3, #24
 8002bca:	0010      	movs	r0, r2
 8002bcc:	0205      	lsls	r5, r0, #8
 8002bce:	431d      	orrs	r5, r3
 8002bd0:	000b      	movs	r3, r1
 8002bd2:	021c      	lsls	r4, r3, #8
 8002bd4:	69fb      	ldr	r3, [r7, #28]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	085b      	lsrs	r3, r3, #1
 8002bda:	60bb      	str	r3, [r7, #8]
 8002bdc:	2300      	movs	r3, #0
 8002bde:	60fb      	str	r3, [r7, #12]
 8002be0:	68b8      	ldr	r0, [r7, #8]
 8002be2:	68f9      	ldr	r1, [r7, #12]
 8002be4:	1900      	adds	r0, r0, r4
 8002be6:	4169      	adcs	r1, r5
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	603b      	str	r3, [r7, #0]
 8002bee:	2300      	movs	r3, #0
 8002bf0:	607b      	str	r3, [r7, #4]
 8002bf2:	683a      	ldr	r2, [r7, #0]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	f7fd fb13 	bl	8000220 <__aeabi_uldivmod>
 8002bfa:	0002      	movs	r2, r0
 8002bfc:	000b      	movs	r3, r1
 8002bfe:	0013      	movs	r3, r2
 8002c00:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002c02:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c04:	23c0      	movs	r3, #192	; 0xc0
 8002c06:	009b      	lsls	r3, r3, #2
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d309      	bcc.n	8002c20 <UART_SetConfig+0x294>
 8002c0c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c0e:	2380      	movs	r3, #128	; 0x80
 8002c10:	035b      	lsls	r3, r3, #13
 8002c12:	429a      	cmp	r2, r3
 8002c14:	d204      	bcs.n	8002c20 <UART_SetConfig+0x294>
        {
          huart->Instance->BRR = usartdiv;
 8002c16:	69fb      	ldr	r3, [r7, #28]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c1c:	60da      	str	r2, [r3, #12]
 8002c1e:	e0e8      	b.n	8002df2 <UART_SetConfig+0x466>
        }
        else
        {
          ret = HAL_ERROR;
 8002c20:	231a      	movs	r3, #26
 8002c22:	2218      	movs	r2, #24
 8002c24:	189b      	adds	r3, r3, r2
 8002c26:	19db      	adds	r3, r3, r7
 8002c28:	2201      	movs	r2, #1
 8002c2a:	701a      	strb	r2, [r3, #0]
 8002c2c:	e0e1      	b.n	8002df2 <UART_SetConfig+0x466>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c2e:	69fb      	ldr	r3, [r7, #28]
 8002c30:	69da      	ldr	r2, [r3, #28]
 8002c32:	2380      	movs	r3, #128	; 0x80
 8002c34:	021b      	lsls	r3, r3, #8
 8002c36:	429a      	cmp	r2, r3
 8002c38:	d000      	beq.n	8002c3c <UART_SetConfig+0x2b0>
 8002c3a:	e083      	b.n	8002d44 <UART_SetConfig+0x3b8>
  {
    switch (clocksource)
 8002c3c:	231b      	movs	r3, #27
 8002c3e:	2218      	movs	r2, #24
 8002c40:	189b      	adds	r3, r3, r2
 8002c42:	19db      	adds	r3, r3, r7
 8002c44:	781b      	ldrb	r3, [r3, #0]
 8002c46:	2b08      	cmp	r3, #8
 8002c48:	d834      	bhi.n	8002cb4 <UART_SetConfig+0x328>
 8002c4a:	009a      	lsls	r2, r3, #2
 8002c4c:	4b18      	ldr	r3, [pc, #96]	; (8002cb0 <UART_SetConfig+0x324>)
 8002c4e:	18d3      	adds	r3, r2, r3
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c54:	f7ff f864 	bl	8001d20 <HAL_RCC_GetPCLK1Freq>
 8002c58:	0003      	movs	r3, r0
 8002c5a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002c5c:	e033      	b.n	8002cc6 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002c5e:	f7ff f875 	bl	8001d4c <HAL_RCC_GetPCLK2Freq>
 8002c62:	0003      	movs	r3, r0
 8002c64:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002c66:	e02e      	b.n	8002cc6 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002c68:	4b0e      	ldr	r3, [pc, #56]	; (8002ca4 <UART_SetConfig+0x318>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	2210      	movs	r2, #16
 8002c6e:	4013      	ands	r3, r2
 8002c70:	d002      	beq.n	8002c78 <UART_SetConfig+0x2ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002c72:	4b0d      	ldr	r3, [pc, #52]	; (8002ca8 <UART_SetConfig+0x31c>)
 8002c74:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002c76:	e026      	b.n	8002cc6 <UART_SetConfig+0x33a>
          pclk = (uint32_t) HSI_VALUE;
 8002c78:	4b0c      	ldr	r3, [pc, #48]	; (8002cac <UART_SetConfig+0x320>)
 8002c7a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002c7c:	e023      	b.n	8002cc6 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c7e:	f7fe ff9f 	bl	8001bc0 <HAL_RCC_GetSysClockFreq>
 8002c82:	0003      	movs	r3, r0
 8002c84:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002c86:	e01e      	b.n	8002cc6 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c88:	2380      	movs	r3, #128	; 0x80
 8002c8a:	021b      	lsls	r3, r3, #8
 8002c8c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002c8e:	e01a      	b.n	8002cc6 <UART_SetConfig+0x33a>
 8002c90:	efff69f3 	.word	0xefff69f3
 8002c94:	ffffcfff 	.word	0xffffcfff
 8002c98:	40004800 	.word	0x40004800
 8002c9c:	fffff4ff 	.word	0xfffff4ff
 8002ca0:	40004400 	.word	0x40004400
 8002ca4:	40021000 	.word	0x40021000
 8002ca8:	003d0900 	.word	0x003d0900
 8002cac:	00f42400 	.word	0x00f42400
 8002cb0:	08003874 	.word	0x08003874
      default:
        pclk = 0U;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002cb8:	231a      	movs	r3, #26
 8002cba:	2218      	movs	r2, #24
 8002cbc:	189b      	adds	r3, r3, r2
 8002cbe:	19db      	adds	r3, r3, r7
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	701a      	strb	r2, [r3, #0]
        break;
 8002cc4:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002cc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d100      	bne.n	8002cce <UART_SetConfig+0x342>
 8002ccc:	e091      	b.n	8002df2 <UART_SetConfig+0x466>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002cce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cd0:	005a      	lsls	r2, r3, #1
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	085b      	lsrs	r3, r3, #1
 8002cd8:	18d2      	adds	r2, r2, r3
 8002cda:	69fb      	ldr	r3, [r7, #28]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	0019      	movs	r1, r3
 8002ce0:	0010      	movs	r0, r2
 8002ce2:	f7fd fa11 	bl	8000108 <__udivsi3>
 8002ce6:	0003      	movs	r3, r0
 8002ce8:	b29b      	uxth	r3, r3
 8002cea:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002cec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cee:	2b0f      	cmp	r3, #15
 8002cf0:	d921      	bls.n	8002d36 <UART_SetConfig+0x3aa>
 8002cf2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002cf4:	2380      	movs	r3, #128	; 0x80
 8002cf6:	025b      	lsls	r3, r3, #9
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d21c      	bcs.n	8002d36 <UART_SetConfig+0x3aa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002cfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cfe:	b29a      	uxth	r2, r3
 8002d00:	200e      	movs	r0, #14
 8002d02:	2418      	movs	r4, #24
 8002d04:	1903      	adds	r3, r0, r4
 8002d06:	19db      	adds	r3, r3, r7
 8002d08:	210f      	movs	r1, #15
 8002d0a:	438a      	bics	r2, r1
 8002d0c:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d10:	085b      	lsrs	r3, r3, #1
 8002d12:	b29b      	uxth	r3, r3
 8002d14:	2207      	movs	r2, #7
 8002d16:	4013      	ands	r3, r2
 8002d18:	b299      	uxth	r1, r3
 8002d1a:	1903      	adds	r3, r0, r4
 8002d1c:	19db      	adds	r3, r3, r7
 8002d1e:	1902      	adds	r2, r0, r4
 8002d20:	19d2      	adds	r2, r2, r7
 8002d22:	8812      	ldrh	r2, [r2, #0]
 8002d24:	430a      	orrs	r2, r1
 8002d26:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002d28:	69fb      	ldr	r3, [r7, #28]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	1902      	adds	r2, r0, r4
 8002d2e:	19d2      	adds	r2, r2, r7
 8002d30:	8812      	ldrh	r2, [r2, #0]
 8002d32:	60da      	str	r2, [r3, #12]
 8002d34:	e05d      	b.n	8002df2 <UART_SetConfig+0x466>
      }
      else
      {
        ret = HAL_ERROR;
 8002d36:	231a      	movs	r3, #26
 8002d38:	2218      	movs	r2, #24
 8002d3a:	189b      	adds	r3, r3, r2
 8002d3c:	19db      	adds	r3, r3, r7
 8002d3e:	2201      	movs	r2, #1
 8002d40:	701a      	strb	r2, [r3, #0]
 8002d42:	e056      	b.n	8002df2 <UART_SetConfig+0x466>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002d44:	231b      	movs	r3, #27
 8002d46:	2218      	movs	r2, #24
 8002d48:	189b      	adds	r3, r3, r2
 8002d4a:	19db      	adds	r3, r3, r7
 8002d4c:	781b      	ldrb	r3, [r3, #0]
 8002d4e:	2b08      	cmp	r3, #8
 8002d50:	d822      	bhi.n	8002d98 <UART_SetConfig+0x40c>
 8002d52:	009a      	lsls	r2, r3, #2
 8002d54:	4b2e      	ldr	r3, [pc, #184]	; (8002e10 <UART_SetConfig+0x484>)
 8002d56:	18d3      	adds	r3, r2, r3
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d5c:	f7fe ffe0 	bl	8001d20 <HAL_RCC_GetPCLK1Freq>
 8002d60:	0003      	movs	r3, r0
 8002d62:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002d64:	e021      	b.n	8002daa <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002d66:	f7fe fff1 	bl	8001d4c <HAL_RCC_GetPCLK2Freq>
 8002d6a:	0003      	movs	r3, r0
 8002d6c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002d6e:	e01c      	b.n	8002daa <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002d70:	4b28      	ldr	r3, [pc, #160]	; (8002e14 <UART_SetConfig+0x488>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	2210      	movs	r2, #16
 8002d76:	4013      	ands	r3, r2
 8002d78:	d002      	beq.n	8002d80 <UART_SetConfig+0x3f4>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002d7a:	4b27      	ldr	r3, [pc, #156]	; (8002e18 <UART_SetConfig+0x48c>)
 8002d7c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002d7e:	e014      	b.n	8002daa <UART_SetConfig+0x41e>
          pclk = (uint32_t) HSI_VALUE;
 8002d80:	4b26      	ldr	r3, [pc, #152]	; (8002e1c <UART_SetConfig+0x490>)
 8002d82:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002d84:	e011      	b.n	8002daa <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d86:	f7fe ff1b 	bl	8001bc0 <HAL_RCC_GetSysClockFreq>
 8002d8a:	0003      	movs	r3, r0
 8002d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002d8e:	e00c      	b.n	8002daa <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d90:	2380      	movs	r3, #128	; 0x80
 8002d92:	021b      	lsls	r3, r3, #8
 8002d94:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002d96:	e008      	b.n	8002daa <UART_SetConfig+0x41e>
      default:
        pclk = 0U;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002d9c:	231a      	movs	r3, #26
 8002d9e:	2218      	movs	r2, #24
 8002da0:	189b      	adds	r3, r3, r2
 8002da2:	19db      	adds	r3, r3, r7
 8002da4:	2201      	movs	r2, #1
 8002da6:	701a      	strb	r2, [r3, #0]
        break;
 8002da8:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002daa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d020      	beq.n	8002df2 <UART_SetConfig+0x466>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002db0:	69fb      	ldr	r3, [r7, #28]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	085a      	lsrs	r2, r3, #1
 8002db6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002db8:	18d2      	adds	r2, r2, r3
 8002dba:	69fb      	ldr	r3, [r7, #28]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	0019      	movs	r1, r3
 8002dc0:	0010      	movs	r0, r2
 8002dc2:	f7fd f9a1 	bl	8000108 <__udivsi3>
 8002dc6:	0003      	movs	r3, r0
 8002dc8:	b29b      	uxth	r3, r3
 8002dca:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002dcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dce:	2b0f      	cmp	r3, #15
 8002dd0:	d909      	bls.n	8002de6 <UART_SetConfig+0x45a>
 8002dd2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002dd4:	2380      	movs	r3, #128	; 0x80
 8002dd6:	025b      	lsls	r3, r3, #9
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	d204      	bcs.n	8002de6 <UART_SetConfig+0x45a>
      {
        huart->Instance->BRR = usartdiv;
 8002ddc:	69fb      	ldr	r3, [r7, #28]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002de2:	60da      	str	r2, [r3, #12]
 8002de4:	e005      	b.n	8002df2 <UART_SetConfig+0x466>
      }
      else
      {
        ret = HAL_ERROR;
 8002de6:	231a      	movs	r3, #26
 8002de8:	2218      	movs	r2, #24
 8002dea:	189b      	adds	r3, r3, r2
 8002dec:	19db      	adds	r3, r3, r7
 8002dee:	2201      	movs	r2, #1
 8002df0:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002df2:	69fb      	ldr	r3, [r7, #28]
 8002df4:	2200      	movs	r2, #0
 8002df6:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002df8:	69fb      	ldr	r3, [r7, #28]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002dfe:	231a      	movs	r3, #26
 8002e00:	2218      	movs	r2, #24
 8002e02:	189b      	adds	r3, r3, r2
 8002e04:	19db      	adds	r3, r3, r7
 8002e06:	781b      	ldrb	r3, [r3, #0]
}
 8002e08:	0018      	movs	r0, r3
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	b00e      	add	sp, #56	; 0x38
 8002e0e:	bdb0      	pop	{r4, r5, r7, pc}
 8002e10:	08003898 	.word	0x08003898
 8002e14:	40021000 	.word	0x40021000
 8002e18:	003d0900 	.word	0x003d0900
 8002e1c:	00f42400 	.word	0x00f42400

08002e20 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b082      	sub	sp, #8
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	4013      	ands	r3, r2
 8002e30:	d00b      	beq.n	8002e4a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	4a4a      	ldr	r2, [pc, #296]	; (8002f64 <UART_AdvFeatureConfig+0x144>)
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	0019      	movs	r1, r3
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	430a      	orrs	r2, r1
 8002e48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e4e:	2202      	movs	r2, #2
 8002e50:	4013      	ands	r3, r2
 8002e52:	d00b      	beq.n	8002e6c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	4a43      	ldr	r2, [pc, #268]	; (8002f68 <UART_AdvFeatureConfig+0x148>)
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	0019      	movs	r1, r3
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	430a      	orrs	r2, r1
 8002e6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e70:	2204      	movs	r2, #4
 8002e72:	4013      	ands	r3, r2
 8002e74:	d00b      	beq.n	8002e8e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	4a3b      	ldr	r2, [pc, #236]	; (8002f6c <UART_AdvFeatureConfig+0x14c>)
 8002e7e:	4013      	ands	r3, r2
 8002e80:	0019      	movs	r1, r3
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	430a      	orrs	r2, r1
 8002e8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e92:	2208      	movs	r2, #8
 8002e94:	4013      	ands	r3, r2
 8002e96:	d00b      	beq.n	8002eb0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	4a34      	ldr	r2, [pc, #208]	; (8002f70 <UART_AdvFeatureConfig+0x150>)
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	0019      	movs	r1, r3
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	430a      	orrs	r2, r1
 8002eae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eb4:	2210      	movs	r2, #16
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	d00b      	beq.n	8002ed2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	4a2c      	ldr	r2, [pc, #176]	; (8002f74 <UART_AdvFeatureConfig+0x154>)
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	0019      	movs	r1, r3
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	430a      	orrs	r2, r1
 8002ed0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ed6:	2220      	movs	r2, #32
 8002ed8:	4013      	ands	r3, r2
 8002eda:	d00b      	beq.n	8002ef4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	4a25      	ldr	r2, [pc, #148]	; (8002f78 <UART_AdvFeatureConfig+0x158>)
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	0019      	movs	r1, r3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	430a      	orrs	r2, r1
 8002ef2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef8:	2240      	movs	r2, #64	; 0x40
 8002efa:	4013      	ands	r3, r2
 8002efc:	d01d      	beq.n	8002f3a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	4a1d      	ldr	r2, [pc, #116]	; (8002f7c <UART_AdvFeatureConfig+0x15c>)
 8002f06:	4013      	ands	r3, r2
 8002f08:	0019      	movs	r1, r3
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	430a      	orrs	r2, r1
 8002f14:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f1a:	2380      	movs	r3, #128	; 0x80
 8002f1c:	035b      	lsls	r3, r3, #13
 8002f1e:	429a      	cmp	r2, r3
 8002f20:	d10b      	bne.n	8002f3a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	4a15      	ldr	r2, [pc, #84]	; (8002f80 <UART_AdvFeatureConfig+0x160>)
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	0019      	movs	r1, r3
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	430a      	orrs	r2, r1
 8002f38:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f3e:	2280      	movs	r2, #128	; 0x80
 8002f40:	4013      	ands	r3, r2
 8002f42:	d00b      	beq.n	8002f5c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	4a0e      	ldr	r2, [pc, #56]	; (8002f84 <UART_AdvFeatureConfig+0x164>)
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	0019      	movs	r1, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	430a      	orrs	r2, r1
 8002f5a:	605a      	str	r2, [r3, #4]
  }
}
 8002f5c:	46c0      	nop			; (mov r8, r8)
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	b002      	add	sp, #8
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	fffdffff 	.word	0xfffdffff
 8002f68:	fffeffff 	.word	0xfffeffff
 8002f6c:	fffbffff 	.word	0xfffbffff
 8002f70:	ffff7fff 	.word	0xffff7fff
 8002f74:	ffffefff 	.word	0xffffefff
 8002f78:	ffffdfff 	.word	0xffffdfff
 8002f7c:	ffefffff 	.word	0xffefffff
 8002f80:	ff9fffff 	.word	0xff9fffff
 8002f84:	fff7ffff 	.word	0xfff7ffff

08002f88 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b086      	sub	sp, #24
 8002f8c:	af02      	add	r7, sp, #8
 8002f8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2280      	movs	r2, #128	; 0x80
 8002f94:	2100      	movs	r1, #0
 8002f96:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002f98:	f7fd fe36 	bl	8000c08 <HAL_GetTick>
 8002f9c:	0003      	movs	r3, r0
 8002f9e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	2208      	movs	r2, #8
 8002fa8:	4013      	ands	r3, r2
 8002faa:	2b08      	cmp	r3, #8
 8002fac:	d10c      	bne.n	8002fc8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	2280      	movs	r2, #128	; 0x80
 8002fb2:	0391      	lsls	r1, r2, #14
 8002fb4:	6878      	ldr	r0, [r7, #4]
 8002fb6:	4a17      	ldr	r2, [pc, #92]	; (8003014 <UART_CheckIdleState+0x8c>)
 8002fb8:	9200      	str	r2, [sp, #0]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	f000 f82c 	bl	8003018 <UART_WaitOnFlagUntilTimeout>
 8002fc0:	1e03      	subs	r3, r0, #0
 8002fc2:	d001      	beq.n	8002fc8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002fc4:	2303      	movs	r3, #3
 8002fc6:	e021      	b.n	800300c <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	2204      	movs	r2, #4
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	2b04      	cmp	r3, #4
 8002fd4:	d10c      	bne.n	8002ff0 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	2280      	movs	r2, #128	; 0x80
 8002fda:	03d1      	lsls	r1, r2, #15
 8002fdc:	6878      	ldr	r0, [r7, #4]
 8002fde:	4a0d      	ldr	r2, [pc, #52]	; (8003014 <UART_CheckIdleState+0x8c>)
 8002fe0:	9200      	str	r2, [sp, #0]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	f000 f818 	bl	8003018 <UART_WaitOnFlagUntilTimeout>
 8002fe8:	1e03      	subs	r3, r0, #0
 8002fea:	d001      	beq.n	8002ff0 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002fec:	2303      	movs	r3, #3
 8002fee:	e00d      	b.n	800300c <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2220      	movs	r2, #32
 8002ff4:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2220      	movs	r2, #32
 8002ffa:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2200      	movs	r2, #0
 8003000:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2274      	movs	r2, #116	; 0x74
 8003006:	2100      	movs	r1, #0
 8003008:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800300a:	2300      	movs	r3, #0
}
 800300c:	0018      	movs	r0, r3
 800300e:	46bd      	mov	sp, r7
 8003010:	b004      	add	sp, #16
 8003012:	bd80      	pop	{r7, pc}
 8003014:	01ffffff 	.word	0x01ffffff

08003018 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b094      	sub	sp, #80	; 0x50
 800301c:	af00      	add	r7, sp, #0
 800301e:	60f8      	str	r0, [r7, #12]
 8003020:	60b9      	str	r1, [r7, #8]
 8003022:	603b      	str	r3, [r7, #0]
 8003024:	1dfb      	adds	r3, r7, #7
 8003026:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003028:	e0a3      	b.n	8003172 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800302a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800302c:	3301      	adds	r3, #1
 800302e:	d100      	bne.n	8003032 <UART_WaitOnFlagUntilTimeout+0x1a>
 8003030:	e09f      	b.n	8003172 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003032:	f7fd fde9 	bl	8000c08 <HAL_GetTick>
 8003036:	0002      	movs	r2, r0
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	1ad3      	subs	r3, r2, r3
 800303c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800303e:	429a      	cmp	r2, r3
 8003040:	d302      	bcc.n	8003048 <UART_WaitOnFlagUntilTimeout+0x30>
 8003042:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003044:	2b00      	cmp	r3, #0
 8003046:	d13d      	bne.n	80030c4 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003048:	f3ef 8310 	mrs	r3, PRIMASK
 800304c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800304e:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003050:	647b      	str	r3, [r7, #68]	; 0x44
 8003052:	2301      	movs	r3, #1
 8003054:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003056:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003058:	f383 8810 	msr	PRIMASK, r3
}
 800305c:	46c0      	nop			; (mov r8, r8)
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	494c      	ldr	r1, [pc, #304]	; (800319c <UART_WaitOnFlagUntilTimeout+0x184>)
 800306a:	400a      	ands	r2, r1
 800306c:	601a      	str	r2, [r3, #0]
 800306e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003070:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003074:	f383 8810 	msr	PRIMASK, r3
}
 8003078:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800307a:	f3ef 8310 	mrs	r3, PRIMASK
 800307e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003080:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003082:	643b      	str	r3, [r7, #64]	; 0x40
 8003084:	2301      	movs	r3, #1
 8003086:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003088:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800308a:	f383 8810 	msr	PRIMASK, r3
}
 800308e:	46c0      	nop			; (mov r8, r8)
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	689a      	ldr	r2, [r3, #8]
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	2101      	movs	r1, #1
 800309c:	438a      	bics	r2, r1
 800309e:	609a      	str	r2, [r3, #8]
 80030a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80030a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030a6:	f383 8810 	msr	PRIMASK, r3
}
 80030aa:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2220      	movs	r2, #32
 80030b0:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	2220      	movs	r2, #32
 80030b6:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2274      	movs	r2, #116	; 0x74
 80030bc:	2100      	movs	r1, #0
 80030be:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80030c0:	2303      	movs	r3, #3
 80030c2:	e067      	b.n	8003194 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	2204      	movs	r2, #4
 80030cc:	4013      	ands	r3, r2
 80030ce:	d050      	beq.n	8003172 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	69da      	ldr	r2, [r3, #28]
 80030d6:	2380      	movs	r3, #128	; 0x80
 80030d8:	011b      	lsls	r3, r3, #4
 80030da:	401a      	ands	r2, r3
 80030dc:	2380      	movs	r3, #128	; 0x80
 80030de:	011b      	lsls	r3, r3, #4
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d146      	bne.n	8003172 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	2280      	movs	r2, #128	; 0x80
 80030ea:	0112      	lsls	r2, r2, #4
 80030ec:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030ee:	f3ef 8310 	mrs	r3, PRIMASK
 80030f2:	613b      	str	r3, [r7, #16]
  return(result);
 80030f4:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80030f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80030f8:	2301      	movs	r3, #1
 80030fa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	f383 8810 	msr	PRIMASK, r3
}
 8003102:	46c0      	nop			; (mov r8, r8)
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4923      	ldr	r1, [pc, #140]	; (800319c <UART_WaitOnFlagUntilTimeout+0x184>)
 8003110:	400a      	ands	r2, r1
 8003112:	601a      	str	r2, [r3, #0]
 8003114:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003116:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003118:	69bb      	ldr	r3, [r7, #24]
 800311a:	f383 8810 	msr	PRIMASK, r3
}
 800311e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003120:	f3ef 8310 	mrs	r3, PRIMASK
 8003124:	61fb      	str	r3, [r7, #28]
  return(result);
 8003126:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003128:	64bb      	str	r3, [r7, #72]	; 0x48
 800312a:	2301      	movs	r3, #1
 800312c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800312e:	6a3b      	ldr	r3, [r7, #32]
 8003130:	f383 8810 	msr	PRIMASK, r3
}
 8003134:	46c0      	nop			; (mov r8, r8)
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	689a      	ldr	r2, [r3, #8]
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	2101      	movs	r1, #1
 8003142:	438a      	bics	r2, r1
 8003144:	609a      	str	r2, [r3, #8]
 8003146:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003148:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800314a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800314c:	f383 8810 	msr	PRIMASK, r3
}
 8003150:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2220      	movs	r2, #32
 8003156:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	2220      	movs	r2, #32
 800315c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2280      	movs	r2, #128	; 0x80
 8003162:	2120      	movs	r1, #32
 8003164:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	2274      	movs	r2, #116	; 0x74
 800316a:	2100      	movs	r1, #0
 800316c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800316e:	2303      	movs	r3, #3
 8003170:	e010      	b.n	8003194 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	69db      	ldr	r3, [r3, #28]
 8003178:	68ba      	ldr	r2, [r7, #8]
 800317a:	4013      	ands	r3, r2
 800317c:	68ba      	ldr	r2, [r7, #8]
 800317e:	1ad3      	subs	r3, r2, r3
 8003180:	425a      	negs	r2, r3
 8003182:	4153      	adcs	r3, r2
 8003184:	b2db      	uxtb	r3, r3
 8003186:	001a      	movs	r2, r3
 8003188:	1dfb      	adds	r3, r7, #7
 800318a:	781b      	ldrb	r3, [r3, #0]
 800318c:	429a      	cmp	r2, r3
 800318e:	d100      	bne.n	8003192 <UART_WaitOnFlagUntilTimeout+0x17a>
 8003190:	e74b      	b.n	800302a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003192:	2300      	movs	r3, #0
}
 8003194:	0018      	movs	r0, r3
 8003196:	46bd      	mov	sp, r7
 8003198:	b014      	add	sp, #80	; 0x50
 800319a:	bd80      	pop	{r7, pc}
 800319c:	fffffe5f 	.word	0xfffffe5f

080031a0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b08c      	sub	sp, #48	; 0x30
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	60f8      	str	r0, [r7, #12]
 80031a8:	60b9      	str	r1, [r7, #8]
 80031aa:	1dbb      	adds	r3, r7, #6
 80031ac:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	68ba      	ldr	r2, [r7, #8]
 80031b2:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	1dba      	adds	r2, r7, #6
 80031b8:	2158      	movs	r1, #88	; 0x58
 80031ba:	8812      	ldrh	r2, [r2, #0]
 80031bc:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	1dba      	adds	r2, r7, #6
 80031c2:	215a      	movs	r1, #90	; 0x5a
 80031c4:	8812      	ldrh	r2, [r2, #0]
 80031c6:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2200      	movs	r2, #0
 80031cc:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	689a      	ldr	r2, [r3, #8]
 80031d2:	2380      	movs	r3, #128	; 0x80
 80031d4:	015b      	lsls	r3, r3, #5
 80031d6:	429a      	cmp	r2, r3
 80031d8:	d10d      	bne.n	80031f6 <UART_Start_Receive_IT+0x56>
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	691b      	ldr	r3, [r3, #16]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d104      	bne.n	80031ec <UART_Start_Receive_IT+0x4c>
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	225c      	movs	r2, #92	; 0x5c
 80031e6:	4943      	ldr	r1, [pc, #268]	; (80032f4 <UART_Start_Receive_IT+0x154>)
 80031e8:	5299      	strh	r1, [r3, r2]
 80031ea:	e02e      	b.n	800324a <UART_Start_Receive_IT+0xaa>
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	225c      	movs	r2, #92	; 0x5c
 80031f0:	21ff      	movs	r1, #255	; 0xff
 80031f2:	5299      	strh	r1, [r3, r2]
 80031f4:	e029      	b.n	800324a <UART_Start_Receive_IT+0xaa>
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	689b      	ldr	r3, [r3, #8]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d10d      	bne.n	800321a <UART_Start_Receive_IT+0x7a>
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	691b      	ldr	r3, [r3, #16]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d104      	bne.n	8003210 <UART_Start_Receive_IT+0x70>
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	225c      	movs	r2, #92	; 0x5c
 800320a:	21ff      	movs	r1, #255	; 0xff
 800320c:	5299      	strh	r1, [r3, r2]
 800320e:	e01c      	b.n	800324a <UART_Start_Receive_IT+0xaa>
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	225c      	movs	r2, #92	; 0x5c
 8003214:	217f      	movs	r1, #127	; 0x7f
 8003216:	5299      	strh	r1, [r3, r2]
 8003218:	e017      	b.n	800324a <UART_Start_Receive_IT+0xaa>
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	689a      	ldr	r2, [r3, #8]
 800321e:	2380      	movs	r3, #128	; 0x80
 8003220:	055b      	lsls	r3, r3, #21
 8003222:	429a      	cmp	r2, r3
 8003224:	d10d      	bne.n	8003242 <UART_Start_Receive_IT+0xa2>
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	691b      	ldr	r3, [r3, #16]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d104      	bne.n	8003238 <UART_Start_Receive_IT+0x98>
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	225c      	movs	r2, #92	; 0x5c
 8003232:	217f      	movs	r1, #127	; 0x7f
 8003234:	5299      	strh	r1, [r3, r2]
 8003236:	e008      	b.n	800324a <UART_Start_Receive_IT+0xaa>
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	225c      	movs	r2, #92	; 0x5c
 800323c:	213f      	movs	r1, #63	; 0x3f
 800323e:	5299      	strh	r1, [r3, r2]
 8003240:	e003      	b.n	800324a <UART_Start_Receive_IT+0xaa>
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	225c      	movs	r2, #92	; 0x5c
 8003246:	2100      	movs	r1, #0
 8003248:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	2280      	movs	r2, #128	; 0x80
 800324e:	2100      	movs	r1, #0
 8003250:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	2222      	movs	r2, #34	; 0x22
 8003256:	67da      	str	r2, [r3, #124]	; 0x7c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003258:	f3ef 8310 	mrs	r3, PRIMASK
 800325c:	61fb      	str	r3, [r7, #28]
  return(result);
 800325e:	69fb      	ldr	r3, [r7, #28]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003260:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003262:	2301      	movs	r3, #1
 8003264:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003266:	6a3b      	ldr	r3, [r7, #32]
 8003268:	f383 8810 	msr	PRIMASK, r3
}
 800326c:	46c0      	nop			; (mov r8, r8)
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	689a      	ldr	r2, [r3, #8]
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	2101      	movs	r1, #1
 800327a:	430a      	orrs	r2, r1
 800327c:	609a      	str	r2, [r3, #8]
 800327e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003280:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003284:	f383 8810 	msr	PRIMASK, r3
}
 8003288:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	689a      	ldr	r2, [r3, #8]
 800328e:	2380      	movs	r3, #128	; 0x80
 8003290:	015b      	lsls	r3, r3, #5
 8003292:	429a      	cmp	r2, r3
 8003294:	d107      	bne.n	80032a6 <UART_Start_Receive_IT+0x106>
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	691b      	ldr	r3, [r3, #16]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d103      	bne.n	80032a6 <UART_Start_Receive_IT+0x106>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	4a15      	ldr	r2, [pc, #84]	; (80032f8 <UART_Start_Receive_IT+0x158>)
 80032a2:	665a      	str	r2, [r3, #100]	; 0x64
 80032a4:	e002      	b.n	80032ac <UART_Start_Receive_IT+0x10c>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	4a14      	ldr	r2, [pc, #80]	; (80032fc <UART_Start_Receive_IT+0x15c>)
 80032aa:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2274      	movs	r2, #116	; 0x74
 80032b0:	2100      	movs	r1, #0
 80032b2:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032b4:	f3ef 8310 	mrs	r3, PRIMASK
 80032b8:	613b      	str	r3, [r7, #16]
  return(result);
 80032ba:	693b      	ldr	r3, [r7, #16]

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80032bc:	62bb      	str	r3, [r7, #40]	; 0x28
 80032be:	2301      	movs	r3, #1
 80032c0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	f383 8810 	msr	PRIMASK, r3
}
 80032c8:	46c0      	nop			; (mov r8, r8)
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	2190      	movs	r1, #144	; 0x90
 80032d6:	0049      	lsls	r1, r1, #1
 80032d8:	430a      	orrs	r2, r1
 80032da:	601a      	str	r2, [r3, #0]
 80032dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032de:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032e0:	69bb      	ldr	r3, [r7, #24]
 80032e2:	f383 8810 	msr	PRIMASK, r3
}
 80032e6:	46c0      	nop			; (mov r8, r8)
  return HAL_OK;
 80032e8:	2300      	movs	r3, #0
}
 80032ea:	0018      	movs	r0, r3
 80032ec:	46bd      	mov	sp, r7
 80032ee:	b00c      	add	sp, #48	; 0x30
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	46c0      	nop			; (mov r8, r8)
 80032f4:	000001ff 	.word	0x000001ff
 80032f8:	080035b1 	.word	0x080035b1
 80032fc:	08003449 	.word	0x08003449

08003300 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b08e      	sub	sp, #56	; 0x38
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003308:	f3ef 8310 	mrs	r3, PRIMASK
 800330c:	617b      	str	r3, [r7, #20]
  return(result);
 800330e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003310:	637b      	str	r3, [r7, #52]	; 0x34
 8003312:	2301      	movs	r3, #1
 8003314:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003316:	69bb      	ldr	r3, [r7, #24]
 8003318:	f383 8810 	msr	PRIMASK, r3
}
 800331c:	46c0      	nop			; (mov r8, r8)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4925      	ldr	r1, [pc, #148]	; (80033c0 <UART_EndRxTransfer+0xc0>)
 800332a:	400a      	ands	r2, r1
 800332c:	601a      	str	r2, [r3, #0]
 800332e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003330:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003332:	69fb      	ldr	r3, [r7, #28]
 8003334:	f383 8810 	msr	PRIMASK, r3
}
 8003338:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800333a:	f3ef 8310 	mrs	r3, PRIMASK
 800333e:	623b      	str	r3, [r7, #32]
  return(result);
 8003340:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003342:	633b      	str	r3, [r7, #48]	; 0x30
 8003344:	2301      	movs	r3, #1
 8003346:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800334a:	f383 8810 	msr	PRIMASK, r3
}
 800334e:	46c0      	nop			; (mov r8, r8)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	689a      	ldr	r2, [r3, #8]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	2101      	movs	r1, #1
 800335c:	438a      	bics	r2, r1
 800335e:	609a      	str	r2, [r3, #8]
 8003360:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003362:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003364:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003366:	f383 8810 	msr	PRIMASK, r3
}
 800336a:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003370:	2b01      	cmp	r3, #1
 8003372:	d118      	bne.n	80033a6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003374:	f3ef 8310 	mrs	r3, PRIMASK
 8003378:	60bb      	str	r3, [r7, #8]
  return(result);
 800337a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800337c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800337e:	2301      	movs	r3, #1
 8003380:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	f383 8810 	msr	PRIMASK, r3
}
 8003388:	46c0      	nop			; (mov r8, r8)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	2110      	movs	r1, #16
 8003396:	438a      	bics	r2, r1
 8003398:	601a      	str	r2, [r3, #0]
 800339a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800339c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	f383 8810 	msr	PRIMASK, r3
}
 80033a4:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2220      	movs	r2, #32
 80033aa:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2200      	movs	r2, #0
 80033b0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2200      	movs	r2, #0
 80033b6:	665a      	str	r2, [r3, #100]	; 0x64
}
 80033b8:	46c0      	nop			; (mov r8, r8)
 80033ba:	46bd      	mov	sp, r7
 80033bc:	b00e      	add	sp, #56	; 0x38
 80033be:	bd80      	pop	{r7, pc}
 80033c0:	fffffedf 	.word	0xfffffedf

080033c4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b084      	sub	sp, #16
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033d0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	225a      	movs	r2, #90	; 0x5a
 80033d6:	2100      	movs	r1, #0
 80033d8:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	2252      	movs	r2, #82	; 0x52
 80033de:	2100      	movs	r1, #0
 80033e0:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	0018      	movs	r0, r3
 80033e6:	f7ff fabd 	bl	8002964 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80033ea:	46c0      	nop			; (mov r8, r8)
 80033ec:	46bd      	mov	sp, r7
 80033ee:	b004      	add	sp, #16
 80033f0:	bd80      	pop	{r7, pc}

080033f2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80033f2:	b580      	push	{r7, lr}
 80033f4:	b086      	sub	sp, #24
 80033f6:	af00      	add	r7, sp, #0
 80033f8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033fa:	f3ef 8310 	mrs	r3, PRIMASK
 80033fe:	60bb      	str	r3, [r7, #8]
  return(result);
 8003400:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003402:	617b      	str	r3, [r7, #20]
 8003404:	2301      	movs	r3, #1
 8003406:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	f383 8810 	msr	PRIMASK, r3
}
 800340e:	46c0      	nop			; (mov r8, r8)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	681a      	ldr	r2, [r3, #0]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	2140      	movs	r1, #64	; 0x40
 800341c:	438a      	bics	r2, r1
 800341e:	601a      	str	r2, [r3, #0]
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003424:	693b      	ldr	r3, [r7, #16]
 8003426:	f383 8810 	msr	PRIMASK, r3
}
 800342a:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2220      	movs	r2, #32
 8003430:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2200      	movs	r2, #0
 8003436:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	0018      	movs	r0, r3
 800343c:	f7ff fa8a 	bl	8002954 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003440:	46c0      	nop			; (mov r8, r8)
 8003442:	46bd      	mov	sp, r7
 8003444:	b006      	add	sp, #24
 8003446:	bd80      	pop	{r7, pc}

08003448 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b090      	sub	sp, #64	; 0x40
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003450:	203e      	movs	r0, #62	; 0x3e
 8003452:	183b      	adds	r3, r7, r0
 8003454:	687a      	ldr	r2, [r7, #4]
 8003456:	215c      	movs	r1, #92	; 0x5c
 8003458:	5a52      	ldrh	r2, [r2, r1]
 800345a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003460:	2b22      	cmp	r3, #34	; 0x22
 8003462:	d000      	beq.n	8003466 <UART_RxISR_8BIT+0x1e>
 8003464:	e095      	b.n	8003592 <UART_RxISR_8BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800346c:	213c      	movs	r1, #60	; 0x3c
 800346e:	187b      	adds	r3, r7, r1
 8003470:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003472:	187b      	adds	r3, r7, r1
 8003474:	881b      	ldrh	r3, [r3, #0]
 8003476:	b2da      	uxtb	r2, r3
 8003478:	183b      	adds	r3, r7, r0
 800347a:	881b      	ldrh	r3, [r3, #0]
 800347c:	b2d9      	uxtb	r1, r3
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003482:	400a      	ands	r2, r1
 8003484:	b2d2      	uxtb	r2, r2
 8003486:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800348c:	1c5a      	adds	r2, r3, #1
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	225a      	movs	r2, #90	; 0x5a
 8003496:	5a9b      	ldrh	r3, [r3, r2]
 8003498:	b29b      	uxth	r3, r3
 800349a:	3b01      	subs	r3, #1
 800349c:	b299      	uxth	r1, r3
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	225a      	movs	r2, #90	; 0x5a
 80034a2:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	225a      	movs	r2, #90	; 0x5a
 80034a8:	5a9b      	ldrh	r3, [r3, r2]
 80034aa:	b29b      	uxth	r3, r3
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d178      	bne.n	80035a2 <UART_RxISR_8BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034b0:	f3ef 8310 	mrs	r3, PRIMASK
 80034b4:	61bb      	str	r3, [r7, #24]
  return(result);
 80034b6:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034b8:	63bb      	str	r3, [r7, #56]	; 0x38
 80034ba:	2301      	movs	r3, #1
 80034bc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034be:	69fb      	ldr	r3, [r7, #28]
 80034c0:	f383 8810 	msr	PRIMASK, r3
}
 80034c4:	46c0      	nop			; (mov r8, r8)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	681a      	ldr	r2, [r3, #0]
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4936      	ldr	r1, [pc, #216]	; (80035ac <UART_RxISR_8BIT+0x164>)
 80034d2:	400a      	ands	r2, r1
 80034d4:	601a      	str	r2, [r3, #0]
 80034d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034d8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034da:	6a3b      	ldr	r3, [r7, #32]
 80034dc:	f383 8810 	msr	PRIMASK, r3
}
 80034e0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034e2:	f3ef 8310 	mrs	r3, PRIMASK
 80034e6:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80034e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034ea:	637b      	str	r3, [r7, #52]	; 0x34
 80034ec:	2301      	movs	r3, #1
 80034ee:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034f2:	f383 8810 	msr	PRIMASK, r3
}
 80034f6:	46c0      	nop			; (mov r8, r8)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	689a      	ldr	r2, [r3, #8]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	2101      	movs	r1, #1
 8003504:	438a      	bics	r2, r1
 8003506:	609a      	str	r2, [r3, #8]
 8003508:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800350a:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800350c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800350e:	f383 8810 	msr	PRIMASK, r3
}
 8003512:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2220      	movs	r2, #32
 8003518:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2200      	movs	r2, #0
 800351e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003524:	2b01      	cmp	r3, #1
 8003526:	d12f      	bne.n	8003588 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2200      	movs	r2, #0
 800352c:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800352e:	f3ef 8310 	mrs	r3, PRIMASK
 8003532:	60fb      	str	r3, [r7, #12]
  return(result);
 8003534:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003536:	633b      	str	r3, [r7, #48]	; 0x30
 8003538:	2301      	movs	r3, #1
 800353a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	f383 8810 	msr	PRIMASK, r3
}
 8003542:	46c0      	nop			; (mov r8, r8)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	681a      	ldr	r2, [r3, #0]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	2110      	movs	r1, #16
 8003550:	438a      	bics	r2, r1
 8003552:	601a      	str	r2, [r3, #0]
 8003554:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003556:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	f383 8810 	msr	PRIMASK, r3
}
 800355e:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	69db      	ldr	r3, [r3, #28]
 8003566:	2210      	movs	r2, #16
 8003568:	4013      	ands	r3, r2
 800356a:	2b10      	cmp	r3, #16
 800356c:	d103      	bne.n	8003576 <UART_RxISR_8BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	2210      	movs	r2, #16
 8003574:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2258      	movs	r2, #88	; 0x58
 800357a:	5a9a      	ldrh	r2, [r3, r2]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	0011      	movs	r1, r2
 8003580:	0018      	movs	r0, r3
 8003582:	f7ff f9f7 	bl	8002974 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003586:	e00c      	b.n	80035a2 <UART_RxISR_8BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	0018      	movs	r0, r3
 800358c:	f7fc fff0 	bl	8000570 <HAL_UART_RxCpltCallback>
}
 8003590:	e007      	b.n	80035a2 <UART_RxISR_8BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	699a      	ldr	r2, [r3, #24]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	2108      	movs	r1, #8
 800359e:	430a      	orrs	r2, r1
 80035a0:	619a      	str	r2, [r3, #24]
}
 80035a2:	46c0      	nop			; (mov r8, r8)
 80035a4:	46bd      	mov	sp, r7
 80035a6:	b010      	add	sp, #64	; 0x40
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	46c0      	nop			; (mov r8, r8)
 80035ac:	fffffedf 	.word	0xfffffedf

080035b0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b090      	sub	sp, #64	; 0x40
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80035b8:	203e      	movs	r0, #62	; 0x3e
 80035ba:	183b      	adds	r3, r7, r0
 80035bc:	687a      	ldr	r2, [r7, #4]
 80035be:	215c      	movs	r1, #92	; 0x5c
 80035c0:	5a52      	ldrh	r2, [r2, r1]
 80035c2:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80035c8:	2b22      	cmp	r3, #34	; 0x22
 80035ca:	d000      	beq.n	80035ce <UART_RxISR_16BIT+0x1e>
 80035cc:	e095      	b.n	80036fa <UART_RxISR_16BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80035d4:	213c      	movs	r1, #60	; 0x3c
 80035d6:	187b      	adds	r3, r7, r1
 80035d8:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035de:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 80035e0:	187b      	adds	r3, r7, r1
 80035e2:	183a      	adds	r2, r7, r0
 80035e4:	881b      	ldrh	r3, [r3, #0]
 80035e6:	8812      	ldrh	r2, [r2, #0]
 80035e8:	4013      	ands	r3, r2
 80035ea:	b29a      	uxth	r2, r3
 80035ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035ee:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035f4:	1c9a      	adds	r2, r3, #2
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	225a      	movs	r2, #90	; 0x5a
 80035fe:	5a9b      	ldrh	r3, [r3, r2]
 8003600:	b29b      	uxth	r3, r3
 8003602:	3b01      	subs	r3, #1
 8003604:	b299      	uxth	r1, r3
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	225a      	movs	r2, #90	; 0x5a
 800360a:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	225a      	movs	r2, #90	; 0x5a
 8003610:	5a9b      	ldrh	r3, [r3, r2]
 8003612:	b29b      	uxth	r3, r3
 8003614:	2b00      	cmp	r3, #0
 8003616:	d178      	bne.n	800370a <UART_RxISR_16BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003618:	f3ef 8310 	mrs	r3, PRIMASK
 800361c:	617b      	str	r3, [r7, #20]
  return(result);
 800361e:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003620:	637b      	str	r3, [r7, #52]	; 0x34
 8003622:	2301      	movs	r3, #1
 8003624:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003626:	69bb      	ldr	r3, [r7, #24]
 8003628:	f383 8810 	msr	PRIMASK, r3
}
 800362c:	46c0      	nop			; (mov r8, r8)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4936      	ldr	r1, [pc, #216]	; (8003714 <UART_RxISR_16BIT+0x164>)
 800363a:	400a      	ands	r2, r1
 800363c:	601a      	str	r2, [r3, #0]
 800363e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003640:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003642:	69fb      	ldr	r3, [r7, #28]
 8003644:	f383 8810 	msr	PRIMASK, r3
}
 8003648:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800364a:	f3ef 8310 	mrs	r3, PRIMASK
 800364e:	623b      	str	r3, [r7, #32]
  return(result);
 8003650:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003652:	633b      	str	r3, [r7, #48]	; 0x30
 8003654:	2301      	movs	r3, #1
 8003656:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800365a:	f383 8810 	msr	PRIMASK, r3
}
 800365e:	46c0      	nop			; (mov r8, r8)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	689a      	ldr	r2, [r3, #8]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	2101      	movs	r1, #1
 800366c:	438a      	bics	r2, r1
 800366e:	609a      	str	r2, [r3, #8]
 8003670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003672:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003674:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003676:	f383 8810 	msr	PRIMASK, r3
}
 800367a:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2220      	movs	r2, #32
 8003680:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2200      	movs	r2, #0
 8003686:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800368c:	2b01      	cmp	r3, #1
 800368e:	d12f      	bne.n	80036f0 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2200      	movs	r2, #0
 8003694:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003696:	f3ef 8310 	mrs	r3, PRIMASK
 800369a:	60bb      	str	r3, [r7, #8]
  return(result);
 800369c:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800369e:	62fb      	str	r3, [r7, #44]	; 0x2c
 80036a0:	2301      	movs	r3, #1
 80036a2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	f383 8810 	msr	PRIMASK, r3
}
 80036aa:	46c0      	nop			; (mov r8, r8)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	2110      	movs	r1, #16
 80036b8:	438a      	bics	r2, r1
 80036ba:	601a      	str	r2, [r3, #0]
 80036bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036be:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	f383 8810 	msr	PRIMASK, r3
}
 80036c6:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	69db      	ldr	r3, [r3, #28]
 80036ce:	2210      	movs	r2, #16
 80036d0:	4013      	ands	r3, r2
 80036d2:	2b10      	cmp	r3, #16
 80036d4:	d103      	bne.n	80036de <UART_RxISR_16BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	2210      	movs	r2, #16
 80036dc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2258      	movs	r2, #88	; 0x58
 80036e2:	5a9a      	ldrh	r2, [r3, r2]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	0011      	movs	r1, r2
 80036e8:	0018      	movs	r0, r3
 80036ea:	f7ff f943 	bl	8002974 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80036ee:	e00c      	b.n	800370a <UART_RxISR_16BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	0018      	movs	r0, r3
 80036f4:	f7fc ff3c 	bl	8000570 <HAL_UART_RxCpltCallback>
}
 80036f8:	e007      	b.n	800370a <UART_RxISR_16BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	699a      	ldr	r2, [r3, #24]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	2108      	movs	r1, #8
 8003706:	430a      	orrs	r2, r1
 8003708:	619a      	str	r2, [r3, #24]
}
 800370a:	46c0      	nop			; (mov r8, r8)
 800370c:	46bd      	mov	sp, r7
 800370e:	b010      	add	sp, #64	; 0x40
 8003710:	bd80      	pop	{r7, pc}
 8003712:	46c0      	nop			; (mov r8, r8)
 8003714:	fffffedf 	.word	0xfffffedf

08003718 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b082      	sub	sp, #8
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003720:	46c0      	nop			; (mov r8, r8)
 8003722:	46bd      	mov	sp, r7
 8003724:	b002      	add	sp, #8
 8003726:	bd80      	pop	{r7, pc}

08003728 <__libc_init_array>:
 8003728:	b570      	push	{r4, r5, r6, lr}
 800372a:	2600      	movs	r6, #0
 800372c:	4d0c      	ldr	r5, [pc, #48]	; (8003760 <__libc_init_array+0x38>)
 800372e:	4c0d      	ldr	r4, [pc, #52]	; (8003764 <__libc_init_array+0x3c>)
 8003730:	1b64      	subs	r4, r4, r5
 8003732:	10a4      	asrs	r4, r4, #2
 8003734:	42a6      	cmp	r6, r4
 8003736:	d109      	bne.n	800374c <__libc_init_array+0x24>
 8003738:	2600      	movs	r6, #0
 800373a:	f000 f87d 	bl	8003838 <_init>
 800373e:	4d0a      	ldr	r5, [pc, #40]	; (8003768 <__libc_init_array+0x40>)
 8003740:	4c0a      	ldr	r4, [pc, #40]	; (800376c <__libc_init_array+0x44>)
 8003742:	1b64      	subs	r4, r4, r5
 8003744:	10a4      	asrs	r4, r4, #2
 8003746:	42a6      	cmp	r6, r4
 8003748:	d105      	bne.n	8003756 <__libc_init_array+0x2e>
 800374a:	bd70      	pop	{r4, r5, r6, pc}
 800374c:	00b3      	lsls	r3, r6, #2
 800374e:	58eb      	ldr	r3, [r5, r3]
 8003750:	4798      	blx	r3
 8003752:	3601      	adds	r6, #1
 8003754:	e7ee      	b.n	8003734 <__libc_init_array+0xc>
 8003756:	00b3      	lsls	r3, r6, #2
 8003758:	58eb      	ldr	r3, [r5, r3]
 800375a:	4798      	blx	r3
 800375c:	3601      	adds	r6, #1
 800375e:	e7f2      	b.n	8003746 <__libc_init_array+0x1e>
 8003760:	080038ec 	.word	0x080038ec
 8003764:	080038ec 	.word	0x080038ec
 8003768:	080038ec 	.word	0x080038ec
 800376c:	080038f0 	.word	0x080038f0

08003770 <__itoa>:
 8003770:	1e93      	subs	r3, r2, #2
 8003772:	b510      	push	{r4, lr}
 8003774:	000c      	movs	r4, r1
 8003776:	2b22      	cmp	r3, #34	; 0x22
 8003778:	d904      	bls.n	8003784 <__itoa+0x14>
 800377a:	2300      	movs	r3, #0
 800377c:	001c      	movs	r4, r3
 800377e:	700b      	strb	r3, [r1, #0]
 8003780:	0020      	movs	r0, r4
 8003782:	bd10      	pop	{r4, pc}
 8003784:	2a0a      	cmp	r2, #10
 8003786:	d109      	bne.n	800379c <__itoa+0x2c>
 8003788:	2800      	cmp	r0, #0
 800378a:	da07      	bge.n	800379c <__itoa+0x2c>
 800378c:	232d      	movs	r3, #45	; 0x2d
 800378e:	700b      	strb	r3, [r1, #0]
 8003790:	2101      	movs	r1, #1
 8003792:	4240      	negs	r0, r0
 8003794:	1861      	adds	r1, r4, r1
 8003796:	f000 f80f 	bl	80037b8 <__utoa>
 800379a:	e7f1      	b.n	8003780 <__itoa+0x10>
 800379c:	2100      	movs	r1, #0
 800379e:	e7f9      	b.n	8003794 <__itoa+0x24>

080037a0 <itoa>:
 80037a0:	b510      	push	{r4, lr}
 80037a2:	f7ff ffe5 	bl	8003770 <__itoa>
 80037a6:	bd10      	pop	{r4, pc}

080037a8 <memset>:
 80037a8:	0003      	movs	r3, r0
 80037aa:	1882      	adds	r2, r0, r2
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d100      	bne.n	80037b2 <memset+0xa>
 80037b0:	4770      	bx	lr
 80037b2:	7019      	strb	r1, [r3, #0]
 80037b4:	3301      	adds	r3, #1
 80037b6:	e7f9      	b.n	80037ac <memset+0x4>

080037b8 <__utoa>:
 80037b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037ba:	000c      	movs	r4, r1
 80037bc:	0016      	movs	r6, r2
 80037be:	b08d      	sub	sp, #52	; 0x34
 80037c0:	2225      	movs	r2, #37	; 0x25
 80037c2:	0007      	movs	r7, r0
 80037c4:	4916      	ldr	r1, [pc, #88]	; (8003820 <__utoa+0x68>)
 80037c6:	a802      	add	r0, sp, #8
 80037c8:	f000 f82c 	bl	8003824 <memcpy>
 80037cc:	1e62      	subs	r2, r4, #1
 80037ce:	9200      	str	r2, [sp, #0]
 80037d0:	1eb3      	subs	r3, r6, #2
 80037d2:	aa02      	add	r2, sp, #8
 80037d4:	2500      	movs	r5, #0
 80037d6:	9201      	str	r2, [sp, #4]
 80037d8:	2b22      	cmp	r3, #34	; 0x22
 80037da:	d904      	bls.n	80037e6 <__utoa+0x2e>
 80037dc:	7025      	strb	r5, [r4, #0]
 80037de:	002c      	movs	r4, r5
 80037e0:	0020      	movs	r0, r4
 80037e2:	b00d      	add	sp, #52	; 0x34
 80037e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80037e6:	0038      	movs	r0, r7
 80037e8:	0031      	movs	r1, r6
 80037ea:	f7fc fd13 	bl	8000214 <__aeabi_uidivmod>
 80037ee:	000b      	movs	r3, r1
 80037f0:	9a01      	ldr	r2, [sp, #4]
 80037f2:	0029      	movs	r1, r5
 80037f4:	5cd3      	ldrb	r3, [r2, r3]
 80037f6:	9a00      	ldr	r2, [sp, #0]
 80037f8:	3501      	adds	r5, #1
 80037fa:	5553      	strb	r3, [r2, r5]
 80037fc:	003b      	movs	r3, r7
 80037fe:	0007      	movs	r7, r0
 8003800:	429e      	cmp	r6, r3
 8003802:	d9f0      	bls.n	80037e6 <__utoa+0x2e>
 8003804:	2300      	movs	r3, #0
 8003806:	0022      	movs	r2, r4
 8003808:	5563      	strb	r3, [r4, r5]
 800380a:	000b      	movs	r3, r1
 800380c:	1ac8      	subs	r0, r1, r3
 800380e:	4283      	cmp	r3, r0
 8003810:	dde6      	ble.n	80037e0 <__utoa+0x28>
 8003812:	7810      	ldrb	r0, [r2, #0]
 8003814:	5ce5      	ldrb	r5, [r4, r3]
 8003816:	7015      	strb	r5, [r2, #0]
 8003818:	54e0      	strb	r0, [r4, r3]
 800381a:	3201      	adds	r2, #1
 800381c:	3b01      	subs	r3, #1
 800381e:	e7f5      	b.n	800380c <__utoa+0x54>
 8003820:	080038bc 	.word	0x080038bc

08003824 <memcpy>:
 8003824:	2300      	movs	r3, #0
 8003826:	b510      	push	{r4, lr}
 8003828:	429a      	cmp	r2, r3
 800382a:	d100      	bne.n	800382e <memcpy+0xa>
 800382c:	bd10      	pop	{r4, pc}
 800382e:	5ccc      	ldrb	r4, [r1, r3]
 8003830:	54c4      	strb	r4, [r0, r3]
 8003832:	3301      	adds	r3, #1
 8003834:	e7f8      	b.n	8003828 <memcpy+0x4>
	...

08003838 <_init>:
 8003838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800383a:	46c0      	nop			; (mov r8, r8)
 800383c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800383e:	bc08      	pop	{r3}
 8003840:	469e      	mov	lr, r3
 8003842:	4770      	bx	lr

08003844 <_fini>:
 8003844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003846:	46c0      	nop			; (mov r8, r8)
 8003848:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800384a:	bc08      	pop	{r3}
 800384c:	469e      	mov	lr, r3
 800384e:	4770      	bx	lr
