`include"Padder.vl"



module tb;


reg  [15:0] a;
reg  [15:0] b;
reg [1:0] c;
wire [15:0] out6;


adder_rd mod00(a,b,c,out6);


initial 
begin 

a=16'b1011010;
b=16'b11111001;
c = 2'b00;

end 


initial
$monitor("a=%d,b=%d,Sum=%d",a,b,out6);

endmodule
