/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  reg [24:0] _01_;
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_24z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~in_data[124];
  assign celloutsig_1_18z = ~celloutsig_1_7z[5];
  assign celloutsig_0_5z = ~celloutsig_0_0z[2];
  assign celloutsig_0_13z = ~celloutsig_0_0z[5];
  assign celloutsig_0_3z = ~((in_data[63] | celloutsig_0_0z[7]) & in_data[10]);
  assign celloutsig_0_14z = ~((celloutsig_0_5z | celloutsig_0_11z) & celloutsig_0_12z[2]);
  assign celloutsig_0_10z = ~((celloutsig_0_8z[0] | celloutsig_0_7z[1]) & (celloutsig_0_2z[3] | celloutsig_0_1z[2]));
  always_ff @(negedge celloutsig_1_5z[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 13'h0000;
    else _00_ <= { celloutsig_0_1z[3:1], celloutsig_0_3z, celloutsig_0_0z };
  always_ff @(posedge celloutsig_1_5z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 25'h0000000;
    else _01_ <= in_data[31:7];
  assign celloutsig_1_5z = { in_data[117:111], celloutsig_1_0z } / { 1'h1, celloutsig_1_4z[2:0], celloutsig_1_4z };
  assign celloutsig_1_7z = in_data[174:167] / { 1'h1, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[16:13] / { 1'h1, celloutsig_0_0z[6:4] };
  assign celloutsig_0_15z = _00_[9:4] / { 1'h1, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_19z = { celloutsig_0_6z, celloutsig_0_8z } / { 1'h1, celloutsig_0_1z[2], celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_1_4z = ~ { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_7z = ~ { celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_8z = ~ { _00_[1], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_12z = ~ { celloutsig_0_7z[7:3], celloutsig_0_9z };
  assign celloutsig_0_24z = ~ in_data[39:37];
  assign celloutsig_0_41z = | in_data[41:27];
  assign celloutsig_1_2z = | { celloutsig_1_0z, in_data[104:101] };
  assign celloutsig_1_6z = | { celloutsig_1_3z, in_data[154:145] };
  assign celloutsig_0_6z = | { _00_, celloutsig_0_3z, in_data[58:54] };
  assign celloutsig_0_35z = ~^ { _01_[12:11], celloutsig_0_19z, celloutsig_0_31z, celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_17z };
  assign celloutsig_0_40z = ~^ { celloutsig_0_35z, celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_1_0z = ~^ in_data[170:165];
  assign celloutsig_0_9z = ~^ celloutsig_0_0z[8:3];
  assign celloutsig_0_11z = ~^ { in_data[82:54], celloutsig_0_8z };
  assign celloutsig_0_16z = ~^ { celloutsig_0_7z[4:2], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_18z = ~^ celloutsig_0_15z;
  assign celloutsig_0_22z = ~^ { celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_31z = ~^ { in_data[84:78], celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_30z };
  assign celloutsig_0_2z = in_data[32:25] >>> in_data[74:67];
  assign celloutsig_0_0z = in_data[28:20] - in_data[68:60];
  assign celloutsig_1_3z = ~((celloutsig_1_1z & in_data[169]) | (celloutsig_1_1z & celloutsig_1_1z));
  assign celloutsig_0_17z = ~((celloutsig_0_10z & celloutsig_0_3z) | (celloutsig_0_8z[1] & celloutsig_0_16z));
  assign celloutsig_0_30z = ~((celloutsig_0_17z & celloutsig_0_3z) | (celloutsig_0_1z[1] & _01_[0]));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_5z[0], celloutsig_0_40z, celloutsig_0_41z };
endmodule
