Running: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/training/verilog/ex08/ex08proj/shiftertf_isim_beh.exe -prj C:/training/verilog/ex08/ex08proj/shiftertf_beh.prj work.shiftertf work.glbl 
ISim O.40d (signature 0x79f3f3a8)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file \"C:/training/verilog/ex08/ex08proj/../shifter.v\" into library work
Analyzing Verilog file \"C:/training/verilog/ex08/ex08proj/../shiftertf.v\" into library work
Analyzing Verilog file \"C:/Xilinx/13.1/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 58592 KB
Fuse CPU Usage: 155 ms
Compiling module shifter(Length=3)
Compiling module shiftertf
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/training/verilog/ex08/ex08proj/shiftertf_isim_beh.exe
Fuse Memory Usage: 63076 KB
Fuse CPU Usage: 202 ms
