
Minotauro_Micro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000859c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000124  0800872c  0800872c  0000972c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008850  08008850  0000a064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008850  08008850  00009850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008858  08008858  0000a064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008858  08008858  00009858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800885c  0800885c  0000985c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08008860  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a064  2**0
                  CONTENTS
 10 .bss          00004ca4  20000064  20000064  0000a064  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004d08  20004d08  0000a064  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a064  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a541  00000000  00000000  0000a094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003b20  00000000  00000000  000245d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015c8  00000000  00000000  000280f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010e1  00000000  00000000  000296c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023cc5  00000000  00000000  0002a7a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018c0a  00000000  00000000  0004e466  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d6754  00000000  00000000  00067070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013d7c4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000060d0  00000000  00000000  0013d808  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000076  00000000  00000000  001438d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000064 	.word	0x20000064
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008714 	.word	0x08008714

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000068 	.word	0x20000068
 80001cc:	08008714 	.word	0x08008714

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_dmul>:
 8000270:	b570      	push	{r4, r5, r6, lr}
 8000272:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000276:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800027a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800027e:	bf1d      	ittte	ne
 8000280:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000284:	ea94 0f0c 	teqne	r4, ip
 8000288:	ea95 0f0c 	teqne	r5, ip
 800028c:	f000 f8de 	bleq	800044c <__aeabi_dmul+0x1dc>
 8000290:	442c      	add	r4, r5
 8000292:	ea81 0603 	eor.w	r6, r1, r3
 8000296:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800029a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800029e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002a2:	bf18      	it	ne
 80002a4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002b0:	d038      	beq.n	8000324 <__aeabi_dmul+0xb4>
 80002b2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002b6:	f04f 0500 	mov.w	r5, #0
 80002ba:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002be:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002c2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002c6:	f04f 0600 	mov.w	r6, #0
 80002ca:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ce:	f09c 0f00 	teq	ip, #0
 80002d2:	bf18      	it	ne
 80002d4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002d8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002dc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002e0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002e4:	d204      	bcs.n	80002f0 <__aeabi_dmul+0x80>
 80002e6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002ea:	416d      	adcs	r5, r5
 80002ec:	eb46 0606 	adc.w	r6, r6, r6
 80002f0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002f4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002f8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002fc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000300:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000304:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000308:	bf88      	it	hi
 800030a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800030e:	d81e      	bhi.n	800034e <__aeabi_dmul+0xde>
 8000310:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000314:	bf08      	it	eq
 8000316:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800031a:	f150 0000 	adcs.w	r0, r0, #0
 800031e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000322:	bd70      	pop	{r4, r5, r6, pc}
 8000324:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000328:	ea46 0101 	orr.w	r1, r6, r1
 800032c:	ea40 0002 	orr.w	r0, r0, r2
 8000330:	ea81 0103 	eor.w	r1, r1, r3
 8000334:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000338:	bfc2      	ittt	gt
 800033a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800033e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000342:	bd70      	popgt	{r4, r5, r6, pc}
 8000344:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000348:	f04f 0e00 	mov.w	lr, #0
 800034c:	3c01      	subs	r4, #1
 800034e:	f300 80ab 	bgt.w	80004a8 <__aeabi_dmul+0x238>
 8000352:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000356:	bfde      	ittt	le
 8000358:	2000      	movle	r0, #0
 800035a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800035e:	bd70      	pople	{r4, r5, r6, pc}
 8000360:	f1c4 0400 	rsb	r4, r4, #0
 8000364:	3c20      	subs	r4, #32
 8000366:	da35      	bge.n	80003d4 <__aeabi_dmul+0x164>
 8000368:	340c      	adds	r4, #12
 800036a:	dc1b      	bgt.n	80003a4 <__aeabi_dmul+0x134>
 800036c:	f104 0414 	add.w	r4, r4, #20
 8000370:	f1c4 0520 	rsb	r5, r4, #32
 8000374:	fa00 f305 	lsl.w	r3, r0, r5
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f205 	lsl.w	r2, r1, r5
 8000380:	ea40 0002 	orr.w	r0, r0, r2
 8000384:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000388:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800038c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000390:	fa21 f604 	lsr.w	r6, r1, r4
 8000394:	eb42 0106 	adc.w	r1, r2, r6
 8000398:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800039c:	bf08      	it	eq
 800039e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f1c4 040c 	rsb	r4, r4, #12
 80003a8:	f1c4 0520 	rsb	r5, r4, #32
 80003ac:	fa00 f304 	lsl.w	r3, r0, r4
 80003b0:	fa20 f005 	lsr.w	r0, r0, r5
 80003b4:	fa01 f204 	lsl.w	r2, r1, r4
 80003b8:	ea40 0002 	orr.w	r0, r0, r2
 80003bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003c4:	f141 0100 	adc.w	r1, r1, #0
 80003c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003cc:	bf08      	it	eq
 80003ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003d2:	bd70      	pop	{r4, r5, r6, pc}
 80003d4:	f1c4 0520 	rsb	r5, r4, #32
 80003d8:	fa00 f205 	lsl.w	r2, r0, r5
 80003dc:	ea4e 0e02 	orr.w	lr, lr, r2
 80003e0:	fa20 f304 	lsr.w	r3, r0, r4
 80003e4:	fa01 f205 	lsl.w	r2, r1, r5
 80003e8:	ea43 0302 	orr.w	r3, r3, r2
 80003ec:	fa21 f004 	lsr.w	r0, r1, r4
 80003f0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003f4:	fa21 f204 	lsr.w	r2, r1, r4
 80003f8:	ea20 0002 	bic.w	r0, r0, r2
 80003fc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000400:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000404:	bf08      	it	eq
 8000406:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800040a:	bd70      	pop	{r4, r5, r6, pc}
 800040c:	f094 0f00 	teq	r4, #0
 8000410:	d10f      	bne.n	8000432 <__aeabi_dmul+0x1c2>
 8000412:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000416:	0040      	lsls	r0, r0, #1
 8000418:	eb41 0101 	adc.w	r1, r1, r1
 800041c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000420:	bf08      	it	eq
 8000422:	3c01      	subeq	r4, #1
 8000424:	d0f7      	beq.n	8000416 <__aeabi_dmul+0x1a6>
 8000426:	ea41 0106 	orr.w	r1, r1, r6
 800042a:	f095 0f00 	teq	r5, #0
 800042e:	bf18      	it	ne
 8000430:	4770      	bxne	lr
 8000432:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000436:	0052      	lsls	r2, r2, #1
 8000438:	eb43 0303 	adc.w	r3, r3, r3
 800043c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000440:	bf08      	it	eq
 8000442:	3d01      	subeq	r5, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1c6>
 8000446:	ea43 0306 	orr.w	r3, r3, r6
 800044a:	4770      	bx	lr
 800044c:	ea94 0f0c 	teq	r4, ip
 8000450:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000454:	bf18      	it	ne
 8000456:	ea95 0f0c 	teqne	r5, ip
 800045a:	d00c      	beq.n	8000476 <__aeabi_dmul+0x206>
 800045c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000460:	bf18      	it	ne
 8000462:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000466:	d1d1      	bne.n	800040c <__aeabi_dmul+0x19c>
 8000468:	ea81 0103 	eor.w	r1, r1, r3
 800046c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000470:	f04f 0000 	mov.w	r0, #0
 8000474:	bd70      	pop	{r4, r5, r6, pc}
 8000476:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800047a:	bf06      	itte	eq
 800047c:	4610      	moveq	r0, r2
 800047e:	4619      	moveq	r1, r3
 8000480:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000484:	d019      	beq.n	80004ba <__aeabi_dmul+0x24a>
 8000486:	ea94 0f0c 	teq	r4, ip
 800048a:	d102      	bne.n	8000492 <__aeabi_dmul+0x222>
 800048c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000490:	d113      	bne.n	80004ba <__aeabi_dmul+0x24a>
 8000492:	ea95 0f0c 	teq	r5, ip
 8000496:	d105      	bne.n	80004a4 <__aeabi_dmul+0x234>
 8000498:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800049c:	bf1c      	itt	ne
 800049e:	4610      	movne	r0, r2
 80004a0:	4619      	movne	r1, r3
 80004a2:	d10a      	bne.n	80004ba <__aeabi_dmul+0x24a>
 80004a4:	ea81 0103 	eor.w	r1, r1, r3
 80004a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004ac:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004b4:	f04f 0000 	mov.w	r0, #0
 80004b8:	bd70      	pop	{r4, r5, r6, pc}
 80004ba:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004be:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004c2:	bd70      	pop	{r4, r5, r6, pc}

080004c4 <__aeabi_drsub>:
 80004c4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004c8:	e002      	b.n	80004d0 <__adddf3>
 80004ca:	bf00      	nop

080004cc <__aeabi_dsub>:
 80004cc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004d0 <__adddf3>:
 80004d0:	b530      	push	{r4, r5, lr}
 80004d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004da:	ea94 0f05 	teq	r4, r5
 80004de:	bf08      	it	eq
 80004e0:	ea90 0f02 	teqeq	r0, r2
 80004e4:	bf1f      	itttt	ne
 80004e6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004ea:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f6:	f000 80e2 	beq.w	80006be <__adddf3+0x1ee>
 80004fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000502:	bfb8      	it	lt
 8000504:	426d      	neglt	r5, r5
 8000506:	dd0c      	ble.n	8000522 <__adddf3+0x52>
 8000508:	442c      	add	r4, r5
 800050a:	ea80 0202 	eor.w	r2, r0, r2
 800050e:	ea81 0303 	eor.w	r3, r1, r3
 8000512:	ea82 0000 	eor.w	r0, r2, r0
 8000516:	ea83 0101 	eor.w	r1, r3, r1
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	2d36      	cmp	r5, #54	@ 0x36
 8000524:	bf88      	it	hi
 8000526:	bd30      	pophi	{r4, r5, pc}
 8000528:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800052c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000530:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000534:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000538:	d002      	beq.n	8000540 <__adddf3+0x70>
 800053a:	4240      	negs	r0, r0
 800053c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000540:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000544:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000548:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800054c:	d002      	beq.n	8000554 <__adddf3+0x84>
 800054e:	4252      	negs	r2, r2
 8000550:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000554:	ea94 0f05 	teq	r4, r5
 8000558:	f000 80a7 	beq.w	80006aa <__adddf3+0x1da>
 800055c:	f1a4 0401 	sub.w	r4, r4, #1
 8000560:	f1d5 0e20 	rsbs	lr, r5, #32
 8000564:	db0d      	blt.n	8000582 <__adddf3+0xb2>
 8000566:	fa02 fc0e 	lsl.w	ip, r2, lr
 800056a:	fa22 f205 	lsr.w	r2, r2, r5
 800056e:	1880      	adds	r0, r0, r2
 8000570:	f141 0100 	adc.w	r1, r1, #0
 8000574:	fa03 f20e 	lsl.w	r2, r3, lr
 8000578:	1880      	adds	r0, r0, r2
 800057a:	fa43 f305 	asr.w	r3, r3, r5
 800057e:	4159      	adcs	r1, r3
 8000580:	e00e      	b.n	80005a0 <__adddf3+0xd0>
 8000582:	f1a5 0520 	sub.w	r5, r5, #32
 8000586:	f10e 0e20 	add.w	lr, lr, #32
 800058a:	2a01      	cmp	r2, #1
 800058c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000590:	bf28      	it	cs
 8000592:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000596:	fa43 f305 	asr.w	r3, r3, r5
 800059a:	18c0      	adds	r0, r0, r3
 800059c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	d507      	bpl.n	80005b6 <__adddf3+0xe6>
 80005a6:	f04f 0e00 	mov.w	lr, #0
 80005aa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ae:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005b2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005b6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005ba:	d31b      	bcc.n	80005f4 <__adddf3+0x124>
 80005bc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005c0:	d30c      	bcc.n	80005dc <__adddf3+0x10c>
 80005c2:	0849      	lsrs	r1, r1, #1
 80005c4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005cc:	f104 0401 	add.w	r4, r4, #1
 80005d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005d4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005d8:	f080 809a 	bcs.w	8000710 <__adddf3+0x240>
 80005dc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005e0:	bf08      	it	eq
 80005e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005e6:	f150 0000 	adcs.w	r0, r0, #0
 80005ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ee:	ea41 0105 	orr.w	r1, r1, r5
 80005f2:	bd30      	pop	{r4, r5, pc}
 80005f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005f8:	4140      	adcs	r0, r0
 80005fa:	eb41 0101 	adc.w	r1, r1, r1
 80005fe:	3c01      	subs	r4, #1
 8000600:	bf28      	it	cs
 8000602:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000606:	d2e9      	bcs.n	80005dc <__adddf3+0x10c>
 8000608:	f091 0f00 	teq	r1, #0
 800060c:	bf04      	itt	eq
 800060e:	4601      	moveq	r1, r0
 8000610:	2000      	moveq	r0, #0
 8000612:	fab1 f381 	clz	r3, r1
 8000616:	bf08      	it	eq
 8000618:	3320      	addeq	r3, #32
 800061a:	f1a3 030b 	sub.w	r3, r3, #11
 800061e:	f1b3 0220 	subs.w	r2, r3, #32
 8000622:	da0c      	bge.n	800063e <__adddf3+0x16e>
 8000624:	320c      	adds	r2, #12
 8000626:	dd08      	ble.n	800063a <__adddf3+0x16a>
 8000628:	f102 0c14 	add.w	ip, r2, #20
 800062c:	f1c2 020c 	rsb	r2, r2, #12
 8000630:	fa01 f00c 	lsl.w	r0, r1, ip
 8000634:	fa21 f102 	lsr.w	r1, r1, r2
 8000638:	e00c      	b.n	8000654 <__adddf3+0x184>
 800063a:	f102 0214 	add.w	r2, r2, #20
 800063e:	bfd8      	it	le
 8000640:	f1c2 0c20 	rsble	ip, r2, #32
 8000644:	fa01 f102 	lsl.w	r1, r1, r2
 8000648:	fa20 fc0c 	lsr.w	ip, r0, ip
 800064c:	bfdc      	itt	le
 800064e:	ea41 010c 	orrle.w	r1, r1, ip
 8000652:	4090      	lslle	r0, r2
 8000654:	1ae4      	subs	r4, r4, r3
 8000656:	bfa2      	ittt	ge
 8000658:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800065c:	4329      	orrge	r1, r5
 800065e:	bd30      	popge	{r4, r5, pc}
 8000660:	ea6f 0404 	mvn.w	r4, r4
 8000664:	3c1f      	subs	r4, #31
 8000666:	da1c      	bge.n	80006a2 <__adddf3+0x1d2>
 8000668:	340c      	adds	r4, #12
 800066a:	dc0e      	bgt.n	800068a <__adddf3+0x1ba>
 800066c:	f104 0414 	add.w	r4, r4, #20
 8000670:	f1c4 0220 	rsb	r2, r4, #32
 8000674:	fa20 f004 	lsr.w	r0, r0, r4
 8000678:	fa01 f302 	lsl.w	r3, r1, r2
 800067c:	ea40 0003 	orr.w	r0, r0, r3
 8000680:	fa21 f304 	lsr.w	r3, r1, r4
 8000684:	ea45 0103 	orr.w	r1, r5, r3
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	f1c4 040c 	rsb	r4, r4, #12
 800068e:	f1c4 0220 	rsb	r2, r4, #32
 8000692:	fa20 f002 	lsr.w	r0, r0, r2
 8000696:	fa01 f304 	lsl.w	r3, r1, r4
 800069a:	ea40 0003 	orr.w	r0, r0, r3
 800069e:	4629      	mov	r1, r5
 80006a0:	bd30      	pop	{r4, r5, pc}
 80006a2:	fa21 f004 	lsr.w	r0, r1, r4
 80006a6:	4629      	mov	r1, r5
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f094 0f00 	teq	r4, #0
 80006ae:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006b2:	bf06      	itte	eq
 80006b4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006b8:	3401      	addeq	r4, #1
 80006ba:	3d01      	subne	r5, #1
 80006bc:	e74e      	b.n	800055c <__adddf3+0x8c>
 80006be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006c2:	bf18      	it	ne
 80006c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006c8:	d029      	beq.n	800071e <__adddf3+0x24e>
 80006ca:	ea94 0f05 	teq	r4, r5
 80006ce:	bf08      	it	eq
 80006d0:	ea90 0f02 	teqeq	r0, r2
 80006d4:	d005      	beq.n	80006e2 <__adddf3+0x212>
 80006d6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006da:	bf04      	itt	eq
 80006dc:	4619      	moveq	r1, r3
 80006de:	4610      	moveq	r0, r2
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	ea91 0f03 	teq	r1, r3
 80006e6:	bf1e      	ittt	ne
 80006e8:	2100      	movne	r1, #0
 80006ea:	2000      	movne	r0, #0
 80006ec:	bd30      	popne	{r4, r5, pc}
 80006ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006f2:	d105      	bne.n	8000700 <__adddf3+0x230>
 80006f4:	0040      	lsls	r0, r0, #1
 80006f6:	4149      	adcs	r1, r1
 80006f8:	bf28      	it	cs
 80006fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006fe:	bd30      	pop	{r4, r5, pc}
 8000700:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000704:	bf3c      	itt	cc
 8000706:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800070a:	bd30      	popcc	{r4, r5, pc}
 800070c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000710:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000714:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	bd30      	pop	{r4, r5, pc}
 800071e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000722:	bf1a      	itte	ne
 8000724:	4619      	movne	r1, r3
 8000726:	4610      	movne	r0, r2
 8000728:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800072c:	bf1c      	itt	ne
 800072e:	460b      	movne	r3, r1
 8000730:	4602      	movne	r2, r0
 8000732:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000736:	bf06      	itte	eq
 8000738:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800073c:	ea91 0f03 	teqeq	r1, r3
 8000740:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000744:	bd30      	pop	{r4, r5, pc}
 8000746:	bf00      	nop

08000748 <__aeabi_ui2d>:
 8000748:	f090 0f00 	teq	r0, #0
 800074c:	bf04      	itt	eq
 800074e:	2100      	moveq	r1, #0
 8000750:	4770      	bxeq	lr
 8000752:	b530      	push	{r4, r5, lr}
 8000754:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000758:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800075c:	f04f 0500 	mov.w	r5, #0
 8000760:	f04f 0100 	mov.w	r1, #0
 8000764:	e750      	b.n	8000608 <__adddf3+0x138>
 8000766:	bf00      	nop

08000768 <__aeabi_i2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800077c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000780:	bf48      	it	mi
 8000782:	4240      	negmi	r0, r0
 8000784:	f04f 0100 	mov.w	r1, #0
 8000788:	e73e      	b.n	8000608 <__adddf3+0x138>
 800078a:	bf00      	nop

0800078c <__aeabi_f2d>:
 800078c:	0042      	lsls	r2, r0, #1
 800078e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000792:	ea4f 0131 	mov.w	r1, r1, rrx
 8000796:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800079a:	bf1f      	itttt	ne
 800079c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007a0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007a4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007a8:	4770      	bxne	lr
 80007aa:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007ae:	bf08      	it	eq
 80007b0:	4770      	bxeq	lr
 80007b2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007b6:	bf04      	itt	eq
 80007b8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007bc:	4770      	bxeq	lr
 80007be:	b530      	push	{r4, r5, lr}
 80007c0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007c4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	e71c      	b.n	8000608 <__adddf3+0x138>
 80007ce:	bf00      	nop

080007d0 <__aeabi_ul2d>:
 80007d0:	ea50 0201 	orrs.w	r2, r0, r1
 80007d4:	bf08      	it	eq
 80007d6:	4770      	bxeq	lr
 80007d8:	b530      	push	{r4, r5, lr}
 80007da:	f04f 0500 	mov.w	r5, #0
 80007de:	e00a      	b.n	80007f6 <__aeabi_l2d+0x16>

080007e0 <__aeabi_l2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007ee:	d502      	bpl.n	80007f6 <__aeabi_l2d+0x16>
 80007f0:	4240      	negs	r0, r0
 80007f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007f6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007fa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000802:	f43f aed8 	beq.w	80005b6 <__adddf3+0xe6>
 8000806:	f04f 0203 	mov.w	r2, #3
 800080a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800080e:	bf18      	it	ne
 8000810:	3203      	addne	r2, #3
 8000812:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000816:	bf18      	it	ne
 8000818:	3203      	addne	r2, #3
 800081a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800081e:	f1c2 0320 	rsb	r3, r2, #32
 8000822:	fa00 fc03 	lsl.w	ip, r0, r3
 8000826:	fa20 f002 	lsr.w	r0, r0, r2
 800082a:	fa01 fe03 	lsl.w	lr, r1, r3
 800082e:	ea40 000e 	orr.w	r0, r0, lr
 8000832:	fa21 f102 	lsr.w	r1, r1, r2
 8000836:	4414      	add	r4, r2
 8000838:	e6bd      	b.n	80005b6 <__adddf3+0xe6>
 800083a:	bf00      	nop

0800083c <__aeabi_d2uiz>:
 800083c:	004a      	lsls	r2, r1, #1
 800083e:	d211      	bcs.n	8000864 <__aeabi_d2uiz+0x28>
 8000840:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000844:	d211      	bcs.n	800086a <__aeabi_d2uiz+0x2e>
 8000846:	d50d      	bpl.n	8000864 <__aeabi_d2uiz+0x28>
 8000848:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800084c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000850:	d40e      	bmi.n	8000870 <__aeabi_d2uiz+0x34>
 8000852:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000856:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800085a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800085e:	fa23 f002 	lsr.w	r0, r3, r2
 8000862:	4770      	bx	lr
 8000864:	f04f 0000 	mov.w	r0, #0
 8000868:	4770      	bx	lr
 800086a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800086e:	d102      	bne.n	8000876 <__aeabi_d2uiz+0x3a>
 8000870:	f04f 30ff 	mov.w	r0, #4294967295
 8000874:	4770      	bx	lr
 8000876:	f04f 0000 	mov.w	r0, #0
 800087a:	4770      	bx	lr

0800087c <__aeabi_uldivmod>:
 800087c:	b953      	cbnz	r3, 8000894 <__aeabi_uldivmod+0x18>
 800087e:	b94a      	cbnz	r2, 8000894 <__aeabi_uldivmod+0x18>
 8000880:	2900      	cmp	r1, #0
 8000882:	bf08      	it	eq
 8000884:	2800      	cmpeq	r0, #0
 8000886:	bf1c      	itt	ne
 8000888:	f04f 31ff 	movne.w	r1, #4294967295
 800088c:	f04f 30ff 	movne.w	r0, #4294967295
 8000890:	f000 b988 	b.w	8000ba4 <__aeabi_idiv0>
 8000894:	f1ad 0c08 	sub.w	ip, sp, #8
 8000898:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800089c:	f000 f806 	bl	80008ac <__udivmoddi4>
 80008a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008a8:	b004      	add	sp, #16
 80008aa:	4770      	bx	lr

080008ac <__udivmoddi4>:
 80008ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008b0:	9d08      	ldr	r5, [sp, #32]
 80008b2:	468e      	mov	lr, r1
 80008b4:	4604      	mov	r4, r0
 80008b6:	4688      	mov	r8, r1
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d14a      	bne.n	8000952 <__udivmoddi4+0xa6>
 80008bc:	428a      	cmp	r2, r1
 80008be:	4617      	mov	r7, r2
 80008c0:	d962      	bls.n	8000988 <__udivmoddi4+0xdc>
 80008c2:	fab2 f682 	clz	r6, r2
 80008c6:	b14e      	cbz	r6, 80008dc <__udivmoddi4+0x30>
 80008c8:	f1c6 0320 	rsb	r3, r6, #32
 80008cc:	fa01 f806 	lsl.w	r8, r1, r6
 80008d0:	fa20 f303 	lsr.w	r3, r0, r3
 80008d4:	40b7      	lsls	r7, r6
 80008d6:	ea43 0808 	orr.w	r8, r3, r8
 80008da:	40b4      	lsls	r4, r6
 80008dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008e0:	fa1f fc87 	uxth.w	ip, r7
 80008e4:	fbb8 f1fe 	udiv	r1, r8, lr
 80008e8:	0c23      	lsrs	r3, r4, #16
 80008ea:	fb0e 8811 	mls	r8, lr, r1, r8
 80008ee:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80008f2:	fb01 f20c 	mul.w	r2, r1, ip
 80008f6:	429a      	cmp	r2, r3
 80008f8:	d909      	bls.n	800090e <__udivmoddi4+0x62>
 80008fa:	18fb      	adds	r3, r7, r3
 80008fc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000900:	f080 80ea 	bcs.w	8000ad8 <__udivmoddi4+0x22c>
 8000904:	429a      	cmp	r2, r3
 8000906:	f240 80e7 	bls.w	8000ad8 <__udivmoddi4+0x22c>
 800090a:	3902      	subs	r1, #2
 800090c:	443b      	add	r3, r7
 800090e:	1a9a      	subs	r2, r3, r2
 8000910:	b2a3      	uxth	r3, r4
 8000912:	fbb2 f0fe 	udiv	r0, r2, lr
 8000916:	fb0e 2210 	mls	r2, lr, r0, r2
 800091a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800091e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000922:	459c      	cmp	ip, r3
 8000924:	d909      	bls.n	800093a <__udivmoddi4+0x8e>
 8000926:	18fb      	adds	r3, r7, r3
 8000928:	f100 32ff 	add.w	r2, r0, #4294967295
 800092c:	f080 80d6 	bcs.w	8000adc <__udivmoddi4+0x230>
 8000930:	459c      	cmp	ip, r3
 8000932:	f240 80d3 	bls.w	8000adc <__udivmoddi4+0x230>
 8000936:	443b      	add	r3, r7
 8000938:	3802      	subs	r0, #2
 800093a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800093e:	eba3 030c 	sub.w	r3, r3, ip
 8000942:	2100      	movs	r1, #0
 8000944:	b11d      	cbz	r5, 800094e <__udivmoddi4+0xa2>
 8000946:	40f3      	lsrs	r3, r6
 8000948:	2200      	movs	r2, #0
 800094a:	e9c5 3200 	strd	r3, r2, [r5]
 800094e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000952:	428b      	cmp	r3, r1
 8000954:	d905      	bls.n	8000962 <__udivmoddi4+0xb6>
 8000956:	b10d      	cbz	r5, 800095c <__udivmoddi4+0xb0>
 8000958:	e9c5 0100 	strd	r0, r1, [r5]
 800095c:	2100      	movs	r1, #0
 800095e:	4608      	mov	r0, r1
 8000960:	e7f5      	b.n	800094e <__udivmoddi4+0xa2>
 8000962:	fab3 f183 	clz	r1, r3
 8000966:	2900      	cmp	r1, #0
 8000968:	d146      	bne.n	80009f8 <__udivmoddi4+0x14c>
 800096a:	4573      	cmp	r3, lr
 800096c:	d302      	bcc.n	8000974 <__udivmoddi4+0xc8>
 800096e:	4282      	cmp	r2, r0
 8000970:	f200 8105 	bhi.w	8000b7e <__udivmoddi4+0x2d2>
 8000974:	1a84      	subs	r4, r0, r2
 8000976:	eb6e 0203 	sbc.w	r2, lr, r3
 800097a:	2001      	movs	r0, #1
 800097c:	4690      	mov	r8, r2
 800097e:	2d00      	cmp	r5, #0
 8000980:	d0e5      	beq.n	800094e <__udivmoddi4+0xa2>
 8000982:	e9c5 4800 	strd	r4, r8, [r5]
 8000986:	e7e2      	b.n	800094e <__udivmoddi4+0xa2>
 8000988:	2a00      	cmp	r2, #0
 800098a:	f000 8090 	beq.w	8000aae <__udivmoddi4+0x202>
 800098e:	fab2 f682 	clz	r6, r2
 8000992:	2e00      	cmp	r6, #0
 8000994:	f040 80a4 	bne.w	8000ae0 <__udivmoddi4+0x234>
 8000998:	1a8a      	subs	r2, r1, r2
 800099a:	0c03      	lsrs	r3, r0, #16
 800099c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009a0:	b280      	uxth	r0, r0
 80009a2:	b2bc      	uxth	r4, r7
 80009a4:	2101      	movs	r1, #1
 80009a6:	fbb2 fcfe 	udiv	ip, r2, lr
 80009aa:	fb0e 221c 	mls	r2, lr, ip, r2
 80009ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80009b2:	fb04 f20c 	mul.w	r2, r4, ip
 80009b6:	429a      	cmp	r2, r3
 80009b8:	d907      	bls.n	80009ca <__udivmoddi4+0x11e>
 80009ba:	18fb      	adds	r3, r7, r3
 80009bc:	f10c 38ff 	add.w	r8, ip, #4294967295
 80009c0:	d202      	bcs.n	80009c8 <__udivmoddi4+0x11c>
 80009c2:	429a      	cmp	r2, r3
 80009c4:	f200 80e0 	bhi.w	8000b88 <__udivmoddi4+0x2dc>
 80009c8:	46c4      	mov	ip, r8
 80009ca:	1a9b      	subs	r3, r3, r2
 80009cc:	fbb3 f2fe 	udiv	r2, r3, lr
 80009d0:	fb0e 3312 	mls	r3, lr, r2, r3
 80009d4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80009d8:	fb02 f404 	mul.w	r4, r2, r4
 80009dc:	429c      	cmp	r4, r3
 80009de:	d907      	bls.n	80009f0 <__udivmoddi4+0x144>
 80009e0:	18fb      	adds	r3, r7, r3
 80009e2:	f102 30ff 	add.w	r0, r2, #4294967295
 80009e6:	d202      	bcs.n	80009ee <__udivmoddi4+0x142>
 80009e8:	429c      	cmp	r4, r3
 80009ea:	f200 80ca 	bhi.w	8000b82 <__udivmoddi4+0x2d6>
 80009ee:	4602      	mov	r2, r0
 80009f0:	1b1b      	subs	r3, r3, r4
 80009f2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80009f6:	e7a5      	b.n	8000944 <__udivmoddi4+0x98>
 80009f8:	f1c1 0620 	rsb	r6, r1, #32
 80009fc:	408b      	lsls	r3, r1
 80009fe:	fa22 f706 	lsr.w	r7, r2, r6
 8000a02:	431f      	orrs	r7, r3
 8000a04:	fa0e f401 	lsl.w	r4, lr, r1
 8000a08:	fa20 f306 	lsr.w	r3, r0, r6
 8000a0c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000a10:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000a14:	4323      	orrs	r3, r4
 8000a16:	fa00 f801 	lsl.w	r8, r0, r1
 8000a1a:	fa1f fc87 	uxth.w	ip, r7
 8000a1e:	fbbe f0f9 	udiv	r0, lr, r9
 8000a22:	0c1c      	lsrs	r4, r3, #16
 8000a24:	fb09 ee10 	mls	lr, r9, r0, lr
 8000a28:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000a2c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000a30:	45a6      	cmp	lr, r4
 8000a32:	fa02 f201 	lsl.w	r2, r2, r1
 8000a36:	d909      	bls.n	8000a4c <__udivmoddi4+0x1a0>
 8000a38:	193c      	adds	r4, r7, r4
 8000a3a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000a3e:	f080 809c 	bcs.w	8000b7a <__udivmoddi4+0x2ce>
 8000a42:	45a6      	cmp	lr, r4
 8000a44:	f240 8099 	bls.w	8000b7a <__udivmoddi4+0x2ce>
 8000a48:	3802      	subs	r0, #2
 8000a4a:	443c      	add	r4, r7
 8000a4c:	eba4 040e 	sub.w	r4, r4, lr
 8000a50:	fa1f fe83 	uxth.w	lr, r3
 8000a54:	fbb4 f3f9 	udiv	r3, r4, r9
 8000a58:	fb09 4413 	mls	r4, r9, r3, r4
 8000a5c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000a60:	fb03 fc0c 	mul.w	ip, r3, ip
 8000a64:	45a4      	cmp	ip, r4
 8000a66:	d908      	bls.n	8000a7a <__udivmoddi4+0x1ce>
 8000a68:	193c      	adds	r4, r7, r4
 8000a6a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000a6e:	f080 8082 	bcs.w	8000b76 <__udivmoddi4+0x2ca>
 8000a72:	45a4      	cmp	ip, r4
 8000a74:	d97f      	bls.n	8000b76 <__udivmoddi4+0x2ca>
 8000a76:	3b02      	subs	r3, #2
 8000a78:	443c      	add	r4, r7
 8000a7a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000a7e:	eba4 040c 	sub.w	r4, r4, ip
 8000a82:	fba0 ec02 	umull	lr, ip, r0, r2
 8000a86:	4564      	cmp	r4, ip
 8000a88:	4673      	mov	r3, lr
 8000a8a:	46e1      	mov	r9, ip
 8000a8c:	d362      	bcc.n	8000b54 <__udivmoddi4+0x2a8>
 8000a8e:	d05f      	beq.n	8000b50 <__udivmoddi4+0x2a4>
 8000a90:	b15d      	cbz	r5, 8000aaa <__udivmoddi4+0x1fe>
 8000a92:	ebb8 0203 	subs.w	r2, r8, r3
 8000a96:	eb64 0409 	sbc.w	r4, r4, r9
 8000a9a:	fa04 f606 	lsl.w	r6, r4, r6
 8000a9e:	fa22 f301 	lsr.w	r3, r2, r1
 8000aa2:	431e      	orrs	r6, r3
 8000aa4:	40cc      	lsrs	r4, r1
 8000aa6:	e9c5 6400 	strd	r6, r4, [r5]
 8000aaa:	2100      	movs	r1, #0
 8000aac:	e74f      	b.n	800094e <__udivmoddi4+0xa2>
 8000aae:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ab2:	0c01      	lsrs	r1, r0, #16
 8000ab4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ab8:	b280      	uxth	r0, r0
 8000aba:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000abe:	463b      	mov	r3, r7
 8000ac0:	4638      	mov	r0, r7
 8000ac2:	463c      	mov	r4, r7
 8000ac4:	46b8      	mov	r8, r7
 8000ac6:	46be      	mov	lr, r7
 8000ac8:	2620      	movs	r6, #32
 8000aca:	fbb1 f1f7 	udiv	r1, r1, r7
 8000ace:	eba2 0208 	sub.w	r2, r2, r8
 8000ad2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ad6:	e766      	b.n	80009a6 <__udivmoddi4+0xfa>
 8000ad8:	4601      	mov	r1, r0
 8000ada:	e718      	b.n	800090e <__udivmoddi4+0x62>
 8000adc:	4610      	mov	r0, r2
 8000ade:	e72c      	b.n	800093a <__udivmoddi4+0x8e>
 8000ae0:	f1c6 0220 	rsb	r2, r6, #32
 8000ae4:	fa2e f302 	lsr.w	r3, lr, r2
 8000ae8:	40b7      	lsls	r7, r6
 8000aea:	40b1      	lsls	r1, r6
 8000aec:	fa20 f202 	lsr.w	r2, r0, r2
 8000af0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000af4:	430a      	orrs	r2, r1
 8000af6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000afa:	b2bc      	uxth	r4, r7
 8000afc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000b00:	0c11      	lsrs	r1, r2, #16
 8000b02:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b06:	fb08 f904 	mul.w	r9, r8, r4
 8000b0a:	40b0      	lsls	r0, r6
 8000b0c:	4589      	cmp	r9, r1
 8000b0e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000b12:	b280      	uxth	r0, r0
 8000b14:	d93e      	bls.n	8000b94 <__udivmoddi4+0x2e8>
 8000b16:	1879      	adds	r1, r7, r1
 8000b18:	f108 3cff 	add.w	ip, r8, #4294967295
 8000b1c:	d201      	bcs.n	8000b22 <__udivmoddi4+0x276>
 8000b1e:	4589      	cmp	r9, r1
 8000b20:	d81f      	bhi.n	8000b62 <__udivmoddi4+0x2b6>
 8000b22:	eba1 0109 	sub.w	r1, r1, r9
 8000b26:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b2a:	fb09 f804 	mul.w	r8, r9, r4
 8000b2e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000b32:	b292      	uxth	r2, r2
 8000b34:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000b38:	4542      	cmp	r2, r8
 8000b3a:	d229      	bcs.n	8000b90 <__udivmoddi4+0x2e4>
 8000b3c:	18ba      	adds	r2, r7, r2
 8000b3e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000b42:	d2c4      	bcs.n	8000ace <__udivmoddi4+0x222>
 8000b44:	4542      	cmp	r2, r8
 8000b46:	d2c2      	bcs.n	8000ace <__udivmoddi4+0x222>
 8000b48:	f1a9 0102 	sub.w	r1, r9, #2
 8000b4c:	443a      	add	r2, r7
 8000b4e:	e7be      	b.n	8000ace <__udivmoddi4+0x222>
 8000b50:	45f0      	cmp	r8, lr
 8000b52:	d29d      	bcs.n	8000a90 <__udivmoddi4+0x1e4>
 8000b54:	ebbe 0302 	subs.w	r3, lr, r2
 8000b58:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000b5c:	3801      	subs	r0, #1
 8000b5e:	46e1      	mov	r9, ip
 8000b60:	e796      	b.n	8000a90 <__udivmoddi4+0x1e4>
 8000b62:	eba7 0909 	sub.w	r9, r7, r9
 8000b66:	4449      	add	r1, r9
 8000b68:	f1a8 0c02 	sub.w	ip, r8, #2
 8000b6c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b70:	fb09 f804 	mul.w	r8, r9, r4
 8000b74:	e7db      	b.n	8000b2e <__udivmoddi4+0x282>
 8000b76:	4673      	mov	r3, lr
 8000b78:	e77f      	b.n	8000a7a <__udivmoddi4+0x1ce>
 8000b7a:	4650      	mov	r0, sl
 8000b7c:	e766      	b.n	8000a4c <__udivmoddi4+0x1a0>
 8000b7e:	4608      	mov	r0, r1
 8000b80:	e6fd      	b.n	800097e <__udivmoddi4+0xd2>
 8000b82:	443b      	add	r3, r7
 8000b84:	3a02      	subs	r2, #2
 8000b86:	e733      	b.n	80009f0 <__udivmoddi4+0x144>
 8000b88:	f1ac 0c02 	sub.w	ip, ip, #2
 8000b8c:	443b      	add	r3, r7
 8000b8e:	e71c      	b.n	80009ca <__udivmoddi4+0x11e>
 8000b90:	4649      	mov	r1, r9
 8000b92:	e79c      	b.n	8000ace <__udivmoddi4+0x222>
 8000b94:	eba1 0109 	sub.w	r1, r1, r9
 8000b98:	46c4      	mov	ip, r8
 8000b9a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b9e:	fb09 f804 	mul.w	r8, r9, r4
 8000ba2:	e7c4      	b.n	8000b2e <__udivmoddi4+0x282>

08000ba4 <__aeabi_idiv0>:
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <StartGameTask>:
uint8_t jugador_actual;
static Jugador jugadores[NUM_JUGADORES];


void StartGameTask(void *argument)
{
 8000ba8:	b5b0      	push	{r4, r5, r7, lr}
 8000baa:	b086      	sub	sp, #24
 8000bac:	af02      	add	r7, sp, #8
 8000bae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	HAL_TIM_Base_Start_IT(&htim2);//arrancamos el temporizador una vez empieza el juego
 8000bb0:	4860      	ldr	r0, [pc, #384]	@ (8000d34 <StartGameTask+0x18c>)
 8000bb2:	f002 f8eb 	bl	8002d8c <HAL_TIM_Base_Start_IT>

	jugador_actual=0;
 8000bb6:	4b60      	ldr	r3, [pc, #384]	@ (8000d38 <StartGameTask+0x190>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	701a      	strb	r2, [r3, #0]
	temp_turno = 45;
 8000bbc:	4b5f      	ldr	r3, [pc, #380]	@ (8000d3c <StartGameTask+0x194>)
 8000bbe:	222d      	movs	r2, #45	@ 0x2d
 8000bc0:	701a      	strb	r2, [r3, #0]

	EventoJuego evento_recibido;

	for(uint8_t i=0;i<NUM_JUGADORES;i++){
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	73fb      	strb	r3, [r7, #15]
 8000bc6:	e023      	b.n	8000c10 <StartGameTask+0x68>
		jugadores[i].id=i+1;
 8000bc8:	7bfa      	ldrb	r2, [r7, #15]
 8000bca:	7bfb      	ldrb	r3, [r7, #15]
 8000bcc:	3301      	adds	r3, #1
 8000bce:	b2d8      	uxtb	r0, r3
 8000bd0:	495b      	ldr	r1, [pc, #364]	@ (8000d40 <StartGameTask+0x198>)
 8000bd2:	4613      	mov	r3, r2
 8000bd4:	011b      	lsls	r3, r3, #4
 8000bd6:	4413      	add	r3, r2
 8000bd8:	440b      	add	r3, r1
 8000bda:	330f      	adds	r3, #15
 8000bdc:	4602      	mov	r2, r0
 8000bde:	701a      	strb	r2, [r3, #0]
		sprintf(jugadores[i].nombre, "J%d", i + 1);
 8000be0:	7bfa      	ldrb	r2, [r7, #15]
 8000be2:	4613      	mov	r3, r2
 8000be4:	011b      	lsls	r3, r3, #4
 8000be6:	4413      	add	r3, r2
 8000be8:	4a55      	ldr	r2, [pc, #340]	@ (8000d40 <StartGameTask+0x198>)
 8000bea:	1898      	adds	r0, r3, r2
 8000bec:	7bfb      	ldrb	r3, [r7, #15]
 8000bee:	3301      	adds	r3, #1
 8000bf0:	461a      	mov	r2, r3
 8000bf2:	4954      	ldr	r1, [pc, #336]	@ (8000d44 <StartGameTask+0x19c>)
 8000bf4:	f007 f890 	bl	8007d18 <siprintf>
		jugadores[i].golpes= 0;
 8000bf8:	7bfa      	ldrb	r2, [r7, #15]
 8000bfa:	4951      	ldr	r1, [pc, #324]	@ (8000d40 <StartGameTask+0x198>)
 8000bfc:	4613      	mov	r3, r2
 8000bfe:	011b      	lsls	r3, r3, #4
 8000c00:	4413      	add	r3, r2
 8000c02:	440b      	add	r3, r1
 8000c04:	3310      	adds	r3, #16
 8000c06:	2200      	movs	r2, #0
 8000c08:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=0;i<NUM_JUGADORES;i++){
 8000c0a:	7bfb      	ldrb	r3, [r7, #15]
 8000c0c:	3301      	adds	r3, #1
 8000c0e:	73fb      	strb	r3, [r7, #15]
 8000c10:	7bfb      	ldrb	r3, [r7, #15]
 8000c12:	2b03      	cmp	r3, #3
 8000c14:	d9d8      	bls.n	8000bc8 <StartGameTask+0x20>
	}
	TurnoLEDS(jugadores[jugador_actual]);
 8000c16:	4b48      	ldr	r3, [pc, #288]	@ (8000d38 <StartGameTask+0x190>)
 8000c18:	781b      	ldrb	r3, [r3, #0]
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	4a48      	ldr	r2, [pc, #288]	@ (8000d40 <StartGameTask+0x198>)
 8000c1e:	460b      	mov	r3, r1
 8000c20:	011b      	lsls	r3, r3, #4
 8000c22:	440b      	add	r3, r1
 8000c24:	4413      	add	r3, r2
 8000c26:	681a      	ldr	r2, [r3, #0]
 8000c28:	4610      	mov	r0, r2
 8000c2a:	685a      	ldr	r2, [r3, #4]
 8000c2c:	4611      	mov	r1, r2
 8000c2e:	689c      	ldr	r4, [r3, #8]
 8000c30:	4622      	mov	r2, r4
 8000c32:	68dd      	ldr	r5, [r3, #12]
 8000c34:	462c      	mov	r4, r5
 8000c36:	7c1b      	ldrb	r3, [r3, #16]
 8000c38:	f88d 3000 	strb.w	r3, [sp]
 8000c3c:	4623      	mov	r3, r4
 8000c3e:	f000 f887 	bl	8000d50 <TurnoLEDS>

  /* Infinite loop */
  for(;;)
  {
	  //leemos cola a ver si hay algun mensaje nuevo
	  if(osMessageQueueGet(ColaEventoHandle, &evento_recibido, NULL, 0) == osOK)
 8000c42:	4b41      	ldr	r3, [pc, #260]	@ (8000d48 <StartGameTask+0x1a0>)
 8000c44:	6818      	ldr	r0, [r3, #0]
 8000c46:	f107 010e 	add.w	r1, r7, #14
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	f003 ff1d 	bl	8004a8c <osMessageQueueGet>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d13e      	bne.n	8000cd6 <StartGameTask+0x12e>
	  {
		  switch (evento_recibido)
 8000c58:	7bbb      	ldrb	r3, [r7, #14]
 8000c5a:	2b01      	cmp	r3, #1
 8000c5c:	d13b      	bne.n	8000cd6 <StartGameTask+0x12e>
		  {
		    case Event_GOLPE:
		    	jugadores[jugador_actual].golpes++;
 8000c5e:	4b36      	ldr	r3, [pc, #216]	@ (8000d38 <StartGameTask+0x190>)
 8000c60:	781b      	ldrb	r3, [r3, #0]
 8000c62:	461a      	mov	r2, r3
 8000c64:	4936      	ldr	r1, [pc, #216]	@ (8000d40 <StartGameTask+0x198>)
 8000c66:	4613      	mov	r3, r2
 8000c68:	011b      	lsls	r3, r3, #4
 8000c6a:	4413      	add	r3, r2
 8000c6c:	440b      	add	r3, r1
 8000c6e:	3310      	adds	r3, #16
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	3301      	adds	r3, #1
 8000c74:	b2d8      	uxtb	r0, r3
 8000c76:	4932      	ldr	r1, [pc, #200]	@ (8000d40 <StartGameTask+0x198>)
 8000c78:	4613      	mov	r3, r2
 8000c7a:	011b      	lsls	r3, r3, #4
 8000c7c:	4413      	add	r3, r2
 8000c7e:	440b      	add	r3, r1
 8000c80:	3310      	adds	r3, #16
 8000c82:	4602      	mov	r2, r0
 8000c84:	701a      	strb	r2, [r3, #0]
		    	if(jugadores[jugador_actual].golpes == 10)
 8000c86:	4b2c      	ldr	r3, [pc, #176]	@ (8000d38 <StartGameTask+0x190>)
 8000c88:	781b      	ldrb	r3, [r3, #0]
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	4a2c      	ldr	r2, [pc, #176]	@ (8000d40 <StartGameTask+0x198>)
 8000c8e:	460b      	mov	r3, r1
 8000c90:	011b      	lsls	r3, r3, #4
 8000c92:	440b      	add	r3, r1
 8000c94:	4413      	add	r3, r2
 8000c96:	3310      	adds	r3, #16
 8000c98:	781b      	ldrb	r3, [r3, #0]
 8000c9a:	2b0a      	cmp	r3, #10
 8000c9c:	d11b      	bne.n	8000cd6 <StartGameTask+0x12e>
		    	{
		    		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ca4:	4829      	ldr	r0, [pc, #164]	@ (8000d4c <StartGameTask+0x1a4>)
 8000ca6:	f001 fb25 	bl	80022f4 <HAL_GPIO_WritePin>
		    		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8000caa:	2201      	movs	r2, #1
 8000cac:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cb0:	4826      	ldr	r0, [pc, #152]	@ (8000d4c <StartGameTask+0x1a4>)
 8000cb2:	f001 fb1f 	bl	80022f4 <HAL_GPIO_WritePin>
		    		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000cbc:	4823      	ldr	r0, [pc, #140]	@ (8000d4c <StartGameTask+0x1a4>)
 8000cbe:	f001 fb19 	bl	80022f4 <HAL_GPIO_WritePin>
		    		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000cc8:	4820      	ldr	r0, [pc, #128]	@ (8000d4c <StartGameTask+0x1a4>)
 8000cca:	f001 fb13 	bl	80022f4 <HAL_GPIO_WritePin>
		    		osDelay(10000);
 8000cce:	f242 7010 	movw	r0, #10000	@ 0x2710
 8000cd2:	f003 fccd 	bl	8004670 <osDelay>
		    	}

		  }
	  }
	  //chequeamos el tiempo
	  if(temp_turno==0)
 8000cd6:	4b19      	ldr	r3, [pc, #100]	@ (8000d3c <StartGameTask+0x194>)
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	b2db      	uxtb	r3, r3
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d125      	bne.n	8000d2c <StartGameTask+0x184>
	  {
		  jugador_actual++;
 8000ce0:	4b15      	ldr	r3, [pc, #84]	@ (8000d38 <StartGameTask+0x190>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	3301      	adds	r3, #1
 8000ce6:	b2da      	uxtb	r2, r3
 8000ce8:	4b13      	ldr	r3, [pc, #76]	@ (8000d38 <StartGameTask+0x190>)
 8000cea:	701a      	strb	r2, [r3, #0]
		  if(jugador_actual>(NUM_JUGADORES-1)){jugador_actual=0;}
 8000cec:	4b12      	ldr	r3, [pc, #72]	@ (8000d38 <StartGameTask+0x190>)
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	2b03      	cmp	r3, #3
 8000cf2:	d902      	bls.n	8000cfa <StartGameTask+0x152>
 8000cf4:	4b10      	ldr	r3, [pc, #64]	@ (8000d38 <StartGameTask+0x190>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	701a      	strb	r2, [r3, #0]

		  //actualizamos LED
		  TurnoLEDS(jugadores[jugador_actual]);
 8000cfa:	4b0f      	ldr	r3, [pc, #60]	@ (8000d38 <StartGameTask+0x190>)
 8000cfc:	781b      	ldrb	r3, [r3, #0]
 8000cfe:	4619      	mov	r1, r3
 8000d00:	4a0f      	ldr	r2, [pc, #60]	@ (8000d40 <StartGameTask+0x198>)
 8000d02:	460b      	mov	r3, r1
 8000d04:	011b      	lsls	r3, r3, #4
 8000d06:	440b      	add	r3, r1
 8000d08:	4413      	add	r3, r2
 8000d0a:	681a      	ldr	r2, [r3, #0]
 8000d0c:	4610      	mov	r0, r2
 8000d0e:	685a      	ldr	r2, [r3, #4]
 8000d10:	4611      	mov	r1, r2
 8000d12:	689c      	ldr	r4, [r3, #8]
 8000d14:	4622      	mov	r2, r4
 8000d16:	68dd      	ldr	r5, [r3, #12]
 8000d18:	462c      	mov	r4, r5
 8000d1a:	7c1b      	ldrb	r3, [r3, #16]
 8000d1c:	f88d 3000 	strb.w	r3, [sp]
 8000d20:	4623      	mov	r3, r4
 8000d22:	f000 f815 	bl	8000d50 <TurnoLEDS>

		  //reiniciamos el reloj
		  temp_turno=45;
 8000d26:	4b05      	ldr	r3, [pc, #20]	@ (8000d3c <StartGameTask+0x194>)
 8000d28:	222d      	movs	r2, #45	@ 0x2d
 8000d2a:	701a      	strb	r2, [r3, #0]
	  }

    osDelay(100);
 8000d2c:	2064      	movs	r0, #100	@ 0x64
 8000d2e:	f003 fc9f 	bl	8004670 <osDelay>
	  if(osMessageQueueGet(ColaEventoHandle, &evento_recibido, NULL, 0) == osOK)
 8000d32:	e786      	b.n	8000c42 <StartGameTask+0x9a>
 8000d34:	200000e8 	.word	0x200000e8
 8000d38:	20000081 	.word	0x20000081
 8000d3c:	20000080 	.word	0x20000080
 8000d40:	20000084 	.word	0x20000084
 8000d44:	0800872c 	.word	0x0800872c
 8000d48:	20000180 	.word	0x20000180
 8000d4c:	40020c00 	.word	0x40020c00

08000d50 <TurnoLEDS>:
  }
}

  void TurnoLEDS(Jugador jugador){
 8000d50:	b084      	sub	sp, #16
 8000d52:	b580      	push	{r7, lr}
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	f107 0c08 	add.w	ip, r7, #8
 8000d5a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);//limpiamos los leds
 8000d5e:	2200      	movs	r2, #0
 8000d60:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000d64:	4819      	ldr	r0, [pc, #100]	@ (8000dcc <TurnoLEDS+0x7c>)
 8000d66:	f001 fac5 	bl	80022f4 <HAL_GPIO_WritePin>

  	switch (jugador.id){
 8000d6a:	7dfb      	ldrb	r3, [r7, #23]
 8000d6c:	3b01      	subs	r3, #1
 8000d6e:	2b03      	cmp	r3, #3
 8000d70:	d826      	bhi.n	8000dc0 <TurnoLEDS+0x70>
 8000d72:	a201      	add	r2, pc, #4	@ (adr r2, 8000d78 <TurnoLEDS+0x28>)
 8000d74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d78:	08000d89 	.word	0x08000d89
 8000d7c:	08000d97 	.word	0x08000d97
 8000d80:	08000da5 	.word	0x08000da5
 8000d84:	08000db3 	.word	0x08000db3
  	case 1:
  		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8000d88:	2201      	movs	r2, #1
 8000d8a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d8e:	480f      	ldr	r0, [pc, #60]	@ (8000dcc <TurnoLEDS+0x7c>)
 8000d90:	f001 fab0 	bl	80022f4 <HAL_GPIO_WritePin>
  		break;
 8000d94:	e014      	b.n	8000dc0 <TurnoLEDS+0x70>
  	case 2:
  		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8000d96:	2201      	movs	r2, #1
 8000d98:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d9c:	480b      	ldr	r0, [pc, #44]	@ (8000dcc <TurnoLEDS+0x7c>)
 8000d9e:	f001 faa9 	bl	80022f4 <HAL_GPIO_WritePin>
  		break;
 8000da2:	e00d      	b.n	8000dc0 <TurnoLEDS+0x70>
  	case 3:
  		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000da4:	2201      	movs	r2, #1
 8000da6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000daa:	4808      	ldr	r0, [pc, #32]	@ (8000dcc <TurnoLEDS+0x7c>)
 8000dac:	f001 faa2 	bl	80022f4 <HAL_GPIO_WritePin>
  		break;
 8000db0:	e006      	b.n	8000dc0 <TurnoLEDS+0x70>
  	case 4:
  		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 8000db2:	2201      	movs	r2, #1
 8000db4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000db8:	4804      	ldr	r0, [pc, #16]	@ (8000dcc <TurnoLEDS+0x7c>)
 8000dba:	f001 fa9b 	bl	80022f4 <HAL_GPIO_WritePin>
  		break;
 8000dbe:	bf00      	nop



  	}
  }
 8000dc0:	bf00      	nop
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000dc8:	b004      	add	sp, #16
 8000dca:	4770      	bx	lr
 8000dcc:	40020c00 	.word	0x40020c00

08000dd0 <Temp_Tick_Turno>:

  void Temp_Tick_Turno(void){
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
	  if (temp_turno>0)
 8000dd4:	4b08      	ldr	r3, [pc, #32]	@ (8000df8 <Temp_Tick_Turno+0x28>)
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	b2db      	uxtb	r3, r3
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d006      	beq.n	8000dec <Temp_Tick_Turno+0x1c>
	  {
		  temp_turno--;
 8000dde:	4b06      	ldr	r3, [pc, #24]	@ (8000df8 <Temp_Tick_Turno+0x28>)
 8000de0:	781b      	ldrb	r3, [r3, #0]
 8000de2:	b2db      	uxtb	r3, r3
 8000de4:	3b01      	subs	r3, #1
 8000de6:	b2da      	uxtb	r2, r3
 8000de8:	4b03      	ldr	r3, [pc, #12]	@ (8000df8 <Temp_Tick_Turno+0x28>)
 8000dea:	701a      	strb	r2, [r3, #0]
	  }
  }
 8000dec:	bf00      	nop
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop
 8000df8:	20000080 	.word	0x20000080

08000dfc <LCD1602_EnablePulse>:

//***** Functions definitions *****//
//Private functions
//1) Enable EN pulse
static void LCD1602_EnablePulse(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_SET);
 8000e00:	4b0c      	ldr	r3, [pc, #48]	@ (8000e34 <LCD1602_EnablePulse+0x38>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a0c      	ldr	r2, [pc, #48]	@ (8000e38 <LCD1602_EnablePulse+0x3c>)
 8000e06:	8811      	ldrh	r1, [r2, #0]
 8000e08:	2201      	movs	r2, #1
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f001 fa72 	bl	80022f4 <HAL_GPIO_WritePin>
	LCD1602_TIM_MicorSecDelay(writeTimeConstant);
 8000e10:	230a      	movs	r3, #10
 8000e12:	4618      	mov	r0, r3
 8000e14:	f000 f97c 	bl	8001110 <LCD1602_TIM_MicorSecDelay>
	HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_RESET);
 8000e18:	4b06      	ldr	r3, [pc, #24]	@ (8000e34 <LCD1602_EnablePulse+0x38>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4a06      	ldr	r2, [pc, #24]	@ (8000e38 <LCD1602_EnablePulse+0x3c>)
 8000e1e:	8811      	ldrh	r1, [r2, #0]
 8000e20:	2200      	movs	r2, #0
 8000e22:	4618      	mov	r0, r3
 8000e24:	f001 fa66 	bl	80022f4 <HAL_GPIO_WritePin>
	LCD1602_TIM_MicorSecDelay(60);
 8000e28:	203c      	movs	r0, #60	@ 0x3c
 8000e2a:	f000 f971 	bl	8001110 <LCD1602_TIM_MicorSecDelay>
}
 8000e2e:	bf00      	nop
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	200000c8 	.word	0x200000c8
 8000e38:	200000ce 	.word	0x200000ce

08000e3c <LCD1602_RS>:
//2) RS control
static void LCD1602_RS(bool state)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	4603      	mov	r3, r0
 8000e44:	71fb      	strb	r3, [r7, #7]
	if(state) HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_SET);
 8000e46:	79fb      	ldrb	r3, [r7, #7]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d008      	beq.n	8000e5e <LCD1602_RS+0x22>
 8000e4c:	4b0a      	ldr	r3, [pc, #40]	@ (8000e78 <LCD1602_RS+0x3c>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	4a0a      	ldr	r2, [pc, #40]	@ (8000e7c <LCD1602_RS+0x40>)
 8000e52:	8811      	ldrh	r1, [r2, #0]
 8000e54:	2201      	movs	r2, #1
 8000e56:	4618      	mov	r0, r3
 8000e58:	f001 fa4c 	bl	80022f4 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_RESET);
}
 8000e5c:	e007      	b.n	8000e6e <LCD1602_RS+0x32>
	else HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_RESET);
 8000e5e:	4b06      	ldr	r3, [pc, #24]	@ (8000e78 <LCD1602_RS+0x3c>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	4a06      	ldr	r2, [pc, #24]	@ (8000e7c <LCD1602_RS+0x40>)
 8000e64:	8811      	ldrh	r1, [r2, #0]
 8000e66:	2200      	movs	r2, #0
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f001 fa43 	bl	80022f4 <HAL_GPIO_WritePin>
}
 8000e6e:	bf00      	nop
 8000e70:	3708      	adds	r7, #8
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	200000c8 	.word	0x200000c8
 8000e7c:	200000cc 	.word	0x200000cc

08000e80 <LCD1602_write>:

//3) Write Parallel interface
static void LCD1602_write(uint8_t byte)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b084      	sub	sp, #16
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	4603      	mov	r3, r0
 8000e88:	71fb      	strb	r3, [r7, #7]
	uint8_t LSB_nibble = byte&0xF, MSB_nibble = (byte>>4)&0xF;
 8000e8a:	79fb      	ldrb	r3, [r7, #7]
 8000e8c:	f003 030f 	and.w	r3, r3, #15
 8000e90:	73fb      	strb	r3, [r7, #15]
 8000e92:	79fb      	ldrb	r3, [r7, #7]
 8000e94:	091b      	lsrs	r3, r3, #4
 8000e96:	73bb      	strb	r3, [r7, #14]
	 
	if(mode_8_4_I2C == 1)		//8bits mode
 8000e98:	4b61      	ldr	r3, [pc, #388]	@ (8001020 <LCD1602_write+0x1a0>)
 8000e9a:	781b      	ldrb	r3, [r3, #0]
 8000e9c:	2b01      	cmp	r3, #1
 8000e9e:	d15a      	bne.n	8000f56 <LCD1602_write+0xd6>
	{
		//write data to output pins
		//LSB data
		HAL_GPIO_WritePin(PORT_LSB, D0_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 8000ea0:	4b60      	ldr	r3, [pc, #384]	@ (8001024 <LCD1602_write+0x1a4>)
 8000ea2:	6818      	ldr	r0, [r3, #0]
 8000ea4:	4b60      	ldr	r3, [pc, #384]	@ (8001028 <LCD1602_write+0x1a8>)
 8000ea6:	8819      	ldrh	r1, [r3, #0]
 8000ea8:	7bfb      	ldrb	r3, [r7, #15]
 8000eaa:	f003 0301 	and.w	r3, r3, #1
 8000eae:	b2db      	uxtb	r3, r3
 8000eb0:	461a      	mov	r2, r3
 8000eb2:	f001 fa1f 	bl	80022f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_LSB, D1_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 8000eb6:	4b5b      	ldr	r3, [pc, #364]	@ (8001024 <LCD1602_write+0x1a4>)
 8000eb8:	6818      	ldr	r0, [r3, #0]
 8000eba:	4b5c      	ldr	r3, [pc, #368]	@ (800102c <LCD1602_write+0x1ac>)
 8000ebc:	8819      	ldrh	r1, [r3, #0]
 8000ebe:	7bfb      	ldrb	r3, [r7, #15]
 8000ec0:	f003 0302 	and.w	r3, r3, #2
 8000ec4:	b2db      	uxtb	r3, r3
 8000ec6:	461a      	mov	r2, r3
 8000ec8:	f001 fa14 	bl	80022f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_LSB, D2_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 8000ecc:	4b55      	ldr	r3, [pc, #340]	@ (8001024 <LCD1602_write+0x1a4>)
 8000ece:	6818      	ldr	r0, [r3, #0]
 8000ed0:	4b57      	ldr	r3, [pc, #348]	@ (8001030 <LCD1602_write+0x1b0>)
 8000ed2:	8819      	ldrh	r1, [r3, #0]
 8000ed4:	7bfb      	ldrb	r3, [r7, #15]
 8000ed6:	f003 0304 	and.w	r3, r3, #4
 8000eda:	b2db      	uxtb	r3, r3
 8000edc:	461a      	mov	r2, r3
 8000ede:	f001 fa09 	bl	80022f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_LSB, D3_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 8000ee2:	4b50      	ldr	r3, [pc, #320]	@ (8001024 <LCD1602_write+0x1a4>)
 8000ee4:	6818      	ldr	r0, [r3, #0]
 8000ee6:	4b53      	ldr	r3, [pc, #332]	@ (8001034 <LCD1602_write+0x1b4>)
 8000ee8:	8819      	ldrh	r1, [r3, #0]
 8000eea:	7bfb      	ldrb	r3, [r7, #15]
 8000eec:	f003 0308 	and.w	r3, r3, #8
 8000ef0:	b2db      	uxtb	r3, r3
 8000ef2:	461a      	mov	r2, r3
 8000ef4:	f001 f9fe 	bl	80022f4 <HAL_GPIO_WritePin>
		//MSB data
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 8000ef8:	4b4f      	ldr	r3, [pc, #316]	@ (8001038 <LCD1602_write+0x1b8>)
 8000efa:	6818      	ldr	r0, [r3, #0]
 8000efc:	4b4f      	ldr	r3, [pc, #316]	@ (800103c <LCD1602_write+0x1bc>)
 8000efe:	8819      	ldrh	r1, [r3, #0]
 8000f00:	7bbb      	ldrb	r3, [r7, #14]
 8000f02:	f003 0301 	and.w	r3, r3, #1
 8000f06:	b2db      	uxtb	r3, r3
 8000f08:	461a      	mov	r2, r3
 8000f0a:	f001 f9f3 	bl	80022f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8000f0e:	4b4a      	ldr	r3, [pc, #296]	@ (8001038 <LCD1602_write+0x1b8>)
 8000f10:	6818      	ldr	r0, [r3, #0]
 8000f12:	4b4b      	ldr	r3, [pc, #300]	@ (8001040 <LCD1602_write+0x1c0>)
 8000f14:	8819      	ldrh	r1, [r3, #0]
 8000f16:	7bbb      	ldrb	r3, [r7, #14]
 8000f18:	f003 0302 	and.w	r3, r3, #2
 8000f1c:	b2db      	uxtb	r3, r3
 8000f1e:	461a      	mov	r2, r3
 8000f20:	f001 f9e8 	bl	80022f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 8000f24:	4b44      	ldr	r3, [pc, #272]	@ (8001038 <LCD1602_write+0x1b8>)
 8000f26:	6818      	ldr	r0, [r3, #0]
 8000f28:	4b46      	ldr	r3, [pc, #280]	@ (8001044 <LCD1602_write+0x1c4>)
 8000f2a:	8819      	ldrh	r1, [r3, #0]
 8000f2c:	7bbb      	ldrb	r3, [r7, #14]
 8000f2e:	f003 0304 	and.w	r3, r3, #4
 8000f32:	b2db      	uxtb	r3, r3
 8000f34:	461a      	mov	r2, r3
 8000f36:	f001 f9dd 	bl	80022f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 8000f3a:	4b3f      	ldr	r3, [pc, #252]	@ (8001038 <LCD1602_write+0x1b8>)
 8000f3c:	6818      	ldr	r0, [r3, #0]
 8000f3e:	4b42      	ldr	r3, [pc, #264]	@ (8001048 <LCD1602_write+0x1c8>)
 8000f40:	8819      	ldrh	r1, [r3, #0]
 8000f42:	7bbb      	ldrb	r3, [r7, #14]
 8000f44:	f003 0308 	and.w	r3, r3, #8
 8000f48:	b2db      	uxtb	r3, r3
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	f001 f9d2 	bl	80022f4 <HAL_GPIO_WritePin>
		//Write the Enable pulse
		LCD1602_EnablePulse();
 8000f50:	f7ff ff54 	bl	8000dfc <LCD1602_EnablePulse>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
		//Write the Enable pulse
		LCD1602_EnablePulse();
	}
}
 8000f54:	e05f      	b.n	8001016 <LCD1602_write+0x196>
	else if(mode_8_4_I2C == 2)	//4 bits mode
 8000f56:	4b32      	ldr	r3, [pc, #200]	@ (8001020 <LCD1602_write+0x1a0>)
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	2b02      	cmp	r3, #2
 8000f5c:	d15b      	bne.n	8001016 <LCD1602_write+0x196>
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 8000f5e:	4b36      	ldr	r3, [pc, #216]	@ (8001038 <LCD1602_write+0x1b8>)
 8000f60:	6818      	ldr	r0, [r3, #0]
 8000f62:	4b36      	ldr	r3, [pc, #216]	@ (800103c <LCD1602_write+0x1bc>)
 8000f64:	8819      	ldrh	r1, [r3, #0]
 8000f66:	7bbb      	ldrb	r3, [r7, #14]
 8000f68:	f003 0301 	and.w	r3, r3, #1
 8000f6c:	b2db      	uxtb	r3, r3
 8000f6e:	461a      	mov	r2, r3
 8000f70:	f001 f9c0 	bl	80022f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8000f74:	4b30      	ldr	r3, [pc, #192]	@ (8001038 <LCD1602_write+0x1b8>)
 8000f76:	6818      	ldr	r0, [r3, #0]
 8000f78:	4b31      	ldr	r3, [pc, #196]	@ (8001040 <LCD1602_write+0x1c0>)
 8000f7a:	8819      	ldrh	r1, [r3, #0]
 8000f7c:	7bbb      	ldrb	r3, [r7, #14]
 8000f7e:	f003 0302 	and.w	r3, r3, #2
 8000f82:	b2db      	uxtb	r3, r3
 8000f84:	461a      	mov	r2, r3
 8000f86:	f001 f9b5 	bl	80022f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 8000f8a:	4b2b      	ldr	r3, [pc, #172]	@ (8001038 <LCD1602_write+0x1b8>)
 8000f8c:	6818      	ldr	r0, [r3, #0]
 8000f8e:	4b2d      	ldr	r3, [pc, #180]	@ (8001044 <LCD1602_write+0x1c4>)
 8000f90:	8819      	ldrh	r1, [r3, #0]
 8000f92:	7bbb      	ldrb	r3, [r7, #14]
 8000f94:	f003 0304 	and.w	r3, r3, #4
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	461a      	mov	r2, r3
 8000f9c:	f001 f9aa 	bl	80022f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 8000fa0:	4b25      	ldr	r3, [pc, #148]	@ (8001038 <LCD1602_write+0x1b8>)
 8000fa2:	6818      	ldr	r0, [r3, #0]
 8000fa4:	4b28      	ldr	r3, [pc, #160]	@ (8001048 <LCD1602_write+0x1c8>)
 8000fa6:	8819      	ldrh	r1, [r3, #0]
 8000fa8:	7bbb      	ldrb	r3, [r7, #14]
 8000faa:	f003 0308 	and.w	r3, r3, #8
 8000fae:	b2db      	uxtb	r3, r3
 8000fb0:	461a      	mov	r2, r3
 8000fb2:	f001 f99f 	bl	80022f4 <HAL_GPIO_WritePin>
		LCD1602_EnablePulse();
 8000fb6:	f7ff ff21 	bl	8000dfc <LCD1602_EnablePulse>
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 8000fba:	4b1f      	ldr	r3, [pc, #124]	@ (8001038 <LCD1602_write+0x1b8>)
 8000fbc:	6818      	ldr	r0, [r3, #0]
 8000fbe:	4b1f      	ldr	r3, [pc, #124]	@ (800103c <LCD1602_write+0x1bc>)
 8000fc0:	8819      	ldrh	r1, [r3, #0]
 8000fc2:	7bfb      	ldrb	r3, [r7, #15]
 8000fc4:	f003 0301 	and.w	r3, r3, #1
 8000fc8:	b2db      	uxtb	r3, r3
 8000fca:	461a      	mov	r2, r3
 8000fcc:	f001 f992 	bl	80022f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 8000fd0:	4b19      	ldr	r3, [pc, #100]	@ (8001038 <LCD1602_write+0x1b8>)
 8000fd2:	6818      	ldr	r0, [r3, #0]
 8000fd4:	4b1a      	ldr	r3, [pc, #104]	@ (8001040 <LCD1602_write+0x1c0>)
 8000fd6:	8819      	ldrh	r1, [r3, #0]
 8000fd8:	7bfb      	ldrb	r3, [r7, #15]
 8000fda:	f003 0302 	and.w	r3, r3, #2
 8000fde:	b2db      	uxtb	r3, r3
 8000fe0:	461a      	mov	r2, r3
 8000fe2:	f001 f987 	bl	80022f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 8000fe6:	4b14      	ldr	r3, [pc, #80]	@ (8001038 <LCD1602_write+0x1b8>)
 8000fe8:	6818      	ldr	r0, [r3, #0]
 8000fea:	4b16      	ldr	r3, [pc, #88]	@ (8001044 <LCD1602_write+0x1c4>)
 8000fec:	8819      	ldrh	r1, [r3, #0]
 8000fee:	7bfb      	ldrb	r3, [r7, #15]
 8000ff0:	f003 0304 	and.w	r3, r3, #4
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	461a      	mov	r2, r3
 8000ff8:	f001 f97c 	bl	80022f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 8000ffc:	4b0e      	ldr	r3, [pc, #56]	@ (8001038 <LCD1602_write+0x1b8>)
 8000ffe:	6818      	ldr	r0, [r3, #0]
 8001000:	4b11      	ldr	r3, [pc, #68]	@ (8001048 <LCD1602_write+0x1c8>)
 8001002:	8819      	ldrh	r1, [r3, #0]
 8001004:	7bfb      	ldrb	r3, [r7, #15]
 8001006:	f003 0308 	and.w	r3, r3, #8
 800100a:	b2db      	uxtb	r3, r3
 800100c:	461a      	mov	r2, r3
 800100e:	f001 f971 	bl	80022f4 <HAL_GPIO_WritePin>
		LCD1602_EnablePulse();
 8001012:	f7ff fef3 	bl	8000dfc <LCD1602_EnablePulse>
}
 8001016:	bf00      	nop
 8001018:	3710      	adds	r7, #16
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	20000000 	.word	0x20000000
 8001024:	200000d0 	.word	0x200000d0
 8001028:	200000d4 	.word	0x200000d4
 800102c:	200000d6 	.word	0x200000d6
 8001030:	200000d8 	.word	0x200000d8
 8001034:	200000da 	.word	0x200000da
 8001038:	200000dc 	.word	0x200000dc
 800103c:	200000e0 	.word	0x200000e0
 8001040:	200000e2 	.word	0x200000e2
 8001044:	200000e4 	.word	0x200000e4
 8001048:	200000e6 	.word	0x200000e6
 800104c:	00000000 	.word	0x00000000

08001050 <LCD1602_TIM_Config>:
//4) Microsecond delay functions
static void LCD1602_TIM_Config(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b088      	sub	sp, #32
 8001054:	af00      	add	r7, sp, #0
	RCC_ClkInitTypeDef myCLKtypeDef;
	uint32_t clockSpeed;
	uint32_t flashLatencyVar;
	HAL_RCC_GetClockConfig(&myCLKtypeDef, &flashLatencyVar);
 8001056:	1d3a      	adds	r2, r7, #4
 8001058:	f107 0308 	add.w	r3, r7, #8
 800105c:	4611      	mov	r1, r2
 800105e:	4618      	mov	r0, r3
 8001060:	f001 fe12 	bl	8002c88 <HAL_RCC_GetClockConfig>
	if(myCLKtypeDef.APB1CLKDivider == RCC_HCLK_DIV1)
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d103      	bne.n	8001072 <LCD1602_TIM_Config+0x22>
	{
		clockSpeed = HAL_RCC_GetPCLK1Freq();
 800106a:	f001 fde5 	bl	8002c38 <HAL_RCC_GetPCLK1Freq>
 800106e:	61f8      	str	r0, [r7, #28]
 8001070:	e004      	b.n	800107c <LCD1602_TIM_Config+0x2c>
	}
	else
	{
		clockSpeed = HAL_RCC_GetPCLK1Freq()*2;
 8001072:	f001 fde1 	bl	8002c38 <HAL_RCC_GetPCLK1Freq>
 8001076:	4603      	mov	r3, r0
 8001078:	005b      	lsls	r3, r3, #1
 800107a:	61fb      	str	r3, [r7, #28]
	}
	clockSpeed *= 0.000001;
 800107c:	69f8      	ldr	r0, [r7, #28]
 800107e:	f7ff fb63 	bl	8000748 <__aeabi_ui2d>
 8001082:	a321      	add	r3, pc, #132	@ (adr r3, 8001108 <LCD1602_TIM_Config+0xb8>)
 8001084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001088:	f7ff f8f2 	bl	8000270 <__aeabi_dmul>
 800108c:	4602      	mov	r2, r0
 800108e:	460b      	mov	r3, r1
 8001090:	4610      	mov	r0, r2
 8001092:	4619      	mov	r1, r3
 8001094:	f7ff fbd2 	bl	800083c <__aeabi_d2uiz>
 8001098:	4603      	mov	r3, r0
 800109a:	61fb      	str	r3, [r7, #28]
	
	//Enable clock for TIM2 timer
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;  // 0x1
 800109c:	4b18      	ldr	r3, [pc, #96]	@ (8001100 <LCD1602_TIM_Config+0xb0>)
 800109e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010a0:	4a17      	ldr	r2, [pc, #92]	@ (8001100 <LCD1602_TIM_Config+0xb0>)
 80010a2:	f043 0302 	orr.w	r3, r3, #2
 80010a6:	6413      	str	r3, [r2, #64]	@ 0x40
	//Set the mode to Count up
	TIM3->CR1 &= ~(0x0010);
 80010a8:	4b16      	ldr	r3, [pc, #88]	@ (8001104 <LCD1602_TIM_Config+0xb4>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4a15      	ldr	r2, [pc, #84]	@ (8001104 <LCD1602_TIM_Config+0xb4>)
 80010ae:	f023 0310 	bic.w	r3, r3, #16
 80010b2:	6013      	str	r3, [r2, #0]
	//Enable Update Event
	TIM3->CR1 &= ~(0x0001);
 80010b4:	4b13      	ldr	r3, [pc, #76]	@ (8001104 <LCD1602_TIM_Config+0xb4>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4a12      	ldr	r2, [pc, #72]	@ (8001104 <LCD1602_TIM_Config+0xb4>)
 80010ba:	f023 0301 	bic.w	r3, r3, #1
 80010be:	6013      	str	r3, [r2, #0]
	//Update request source 
	TIM3->CR1 &= ~(1UL << 2);
 80010c0:	4b10      	ldr	r3, [pc, #64]	@ (8001104 <LCD1602_TIM_Config+0xb4>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a0f      	ldr	r2, [pc, #60]	@ (8001104 <LCD1602_TIM_Config+0xb4>)
 80010c6:	f023 0304 	bic.w	r3, r3, #4
 80010ca:	6013      	str	r3, [r2, #0]
	// Set bit 3 High to enable One-Pulse mode
	TIM3->CR1 |= (1UL << 3);				  
 80010cc:	4b0d      	ldr	r3, [pc, #52]	@ (8001104 <LCD1602_TIM_Config+0xb4>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4a0c      	ldr	r2, [pc, #48]	@ (8001104 <LCD1602_TIM_Config+0xb4>)
 80010d2:	f043 0308 	orr.w	r3, r3, #8
 80010d6:	6013      	str	r3, [r2, #0]
	//Set the Prescalar
	TIM3->PSC = clockSpeed-1;
 80010d8:	4a0a      	ldr	r2, [pc, #40]	@ (8001104 <LCD1602_TIM_Config+0xb4>)
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	3b01      	subs	r3, #1
 80010de:	6293      	str	r3, [r2, #40]	@ 0x28
	//Set and Auto-Reload Value to delay the timer 1 sec
	TIM3->ARR = 10-1; 								// The Flag sets when overflows
 80010e0:	4b08      	ldr	r3, [pc, #32]	@ (8001104 <LCD1602_TIM_Config+0xb4>)
 80010e2:	2209      	movs	r2, #9
 80010e4:	62da      	str	r2, [r3, #44]	@ 0x2c
	//Event generation handling to reset the counter
	TIM3->EGR = 1; 					//Update generate auto
 80010e6:	4b07      	ldr	r3, [pc, #28]	@ (8001104 <LCD1602_TIM_Config+0xb4>)
 80010e8:	2201      	movs	r2, #1
 80010ea:	615a      	str	r2, [r3, #20]
	TIM3->SR &= ~(0x0001);	//Clear Update interrupt flag
 80010ec:	4b05      	ldr	r3, [pc, #20]	@ (8001104 <LCD1602_TIM_Config+0xb4>)
 80010ee:	691b      	ldr	r3, [r3, #16]
 80010f0:	4a04      	ldr	r2, [pc, #16]	@ (8001104 <LCD1602_TIM_Config+0xb4>)
 80010f2:	f023 0301 	bic.w	r3, r3, #1
 80010f6:	6113      	str	r3, [r2, #16]
}
 80010f8:	bf00      	nop
 80010fa:	3720      	adds	r7, #32
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	40023800 	.word	0x40023800
 8001104:	40000400 	.word	0x40000400
 8001108:	a0b5ed8d 	.word	0xa0b5ed8d
 800110c:	3eb0c6f7 	.word	0x3eb0c6f7

08001110 <LCD1602_TIM_MicorSecDelay>:
static void LCD1602_TIM_MicorSecDelay(uint32_t uSecDelay)
{
 8001110:	b480      	push	{r7}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
	TIM3->ARR = uSecDelay-1;
 8001118:	4a0e      	ldr	r2, [pc, #56]	@ (8001154 <LCD1602_TIM_MicorSecDelay+0x44>)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	3b01      	subs	r3, #1
 800111e:	62d3      	str	r3, [r2, #44]	@ 0x2c
	TIM3->SR &= ~(0x0001);  // Clear UEV flag
 8001120:	4b0c      	ldr	r3, [pc, #48]	@ (8001154 <LCD1602_TIM_MicorSecDelay+0x44>)
 8001122:	691b      	ldr	r3, [r3, #16]
 8001124:	4a0b      	ldr	r2, [pc, #44]	@ (8001154 <LCD1602_TIM_MicorSecDelay+0x44>)
 8001126:	f023 0301 	bic.w	r3, r3, #1
 800112a:	6113      	str	r3, [r2, #16]
	TIM3->CR1 |= 1UL;
 800112c:	4b09      	ldr	r3, [pc, #36]	@ (8001154 <LCD1602_TIM_MicorSecDelay+0x44>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a08      	ldr	r2, [pc, #32]	@ (8001154 <LCD1602_TIM_MicorSecDelay+0x44>)
 8001132:	f043 0301 	orr.w	r3, r3, #1
 8001136:	6013      	str	r3, [r2, #0]
	while((TIM3->SR&0x0001) != 1);
 8001138:	bf00      	nop
 800113a:	4b06      	ldr	r3, [pc, #24]	@ (8001154 <LCD1602_TIM_MicorSecDelay+0x44>)
 800113c:	691b      	ldr	r3, [r3, #16]
 800113e:	f003 0301 	and.w	r3, r3, #1
 8001142:	2b01      	cmp	r3, #1
 8001144:	d1f9      	bne.n	800113a <LCD1602_TIM_MicorSecDelay+0x2a>
}
 8001146:	bf00      	nop
 8001148:	bf00      	nop
 800114a:	370c      	adds	r7, #12
 800114c:	46bd      	mov	sp, r7
 800114e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001152:	4770      	bx	lr
 8001154:	40000400 	.word	0x40000400

08001158 <LCD1602_writeCommand>:
//5) Write command
static void LCD1602_writeCommand(uint8_t command)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	4603      	mov	r3, r0
 8001160:	71fb      	strb	r3, [r7, #7]
	//Set RS to 0
	LCD1602_RS(false);
 8001162:	2000      	movs	r0, #0
 8001164:	f7ff fe6a 	bl	8000e3c <LCD1602_RS>
	//Call low level write parallel function
	LCD1602_write(command);
 8001168:	79fb      	ldrb	r3, [r7, #7]
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff fe88 	bl	8000e80 <LCD1602_write>
}
 8001170:	bf00      	nop
 8001172:	3708      	adds	r7, #8
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}

08001178 <LCD1602_writeData>:
//6) Write 8 bits data
static void LCD1602_writeData(uint8_t data)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0
 800117e:	4603      	mov	r3, r0
 8001180:	71fb      	strb	r3, [r7, #7]
	//Set RS to 1
	LCD1602_RS(true);
 8001182:	2001      	movs	r0, #1
 8001184:	f7ff fe5a 	bl	8000e3c <LCD1602_RS>
	//Call low level write parallel function
	LCD1602_write(data);
 8001188:	79fb      	ldrb	r3, [r7, #7]
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff fe78 	bl	8000e80 <LCD1602_write>
}
 8001190:	bf00      	nop
 8001192:	3708      	adds	r7, #8
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}

08001198 <LCD1602_write4bitCommand>:
//7) Write 4 bits command, *FOR 4 BITS MODE ONLY*
static void LCD1602_write4bitCommand(uint8_t nibble)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b084      	sub	sp, #16
 800119c:	af00      	add	r7, sp, #0
 800119e:	4603      	mov	r3, r0
 80011a0:	71fb      	strb	r3, [r7, #7]
	uint8_t LSB_nibble = nibble&0xF;
 80011a2:	79fb      	ldrb	r3, [r7, #7]
 80011a4:	f003 030f 	and.w	r3, r3, #15
 80011a8:	73fb      	strb	r3, [r7, #15]
	//Set RS to 0
	LCD1602_RS(false);
 80011aa:	2000      	movs	r0, #0
 80011ac:	f7ff fe46 	bl	8000e3c <LCD1602_RS>
	//LSB data
	HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 80011b0:	4b18      	ldr	r3, [pc, #96]	@ (8001214 <LCD1602_write4bitCommand+0x7c>)
 80011b2:	6818      	ldr	r0, [r3, #0]
 80011b4:	4b18      	ldr	r3, [pc, #96]	@ (8001218 <LCD1602_write4bitCommand+0x80>)
 80011b6:	8819      	ldrh	r1, [r3, #0]
 80011b8:	7bfb      	ldrb	r3, [r7, #15]
 80011ba:	f003 0301 	and.w	r3, r3, #1
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	461a      	mov	r2, r3
 80011c2:	f001 f897 	bl	80022f4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 80011c6:	4b13      	ldr	r3, [pc, #76]	@ (8001214 <LCD1602_write4bitCommand+0x7c>)
 80011c8:	6818      	ldr	r0, [r3, #0]
 80011ca:	4b14      	ldr	r3, [pc, #80]	@ (800121c <LCD1602_write4bitCommand+0x84>)
 80011cc:	8819      	ldrh	r1, [r3, #0]
 80011ce:	7bfb      	ldrb	r3, [r7, #15]
 80011d0:	f003 0302 	and.w	r3, r3, #2
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	461a      	mov	r2, r3
 80011d8:	f001 f88c 	bl	80022f4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 80011dc:	4b0d      	ldr	r3, [pc, #52]	@ (8001214 <LCD1602_write4bitCommand+0x7c>)
 80011de:	6818      	ldr	r0, [r3, #0]
 80011e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001220 <LCD1602_write4bitCommand+0x88>)
 80011e2:	8819      	ldrh	r1, [r3, #0]
 80011e4:	7bfb      	ldrb	r3, [r7, #15]
 80011e6:	f003 0304 	and.w	r3, r3, #4
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	461a      	mov	r2, r3
 80011ee:	f001 f881 	bl	80022f4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 80011f2:	4b08      	ldr	r3, [pc, #32]	@ (8001214 <LCD1602_write4bitCommand+0x7c>)
 80011f4:	6818      	ldr	r0, [r3, #0]
 80011f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001224 <LCD1602_write4bitCommand+0x8c>)
 80011f8:	8819      	ldrh	r1, [r3, #0]
 80011fa:	7bfb      	ldrb	r3, [r7, #15]
 80011fc:	f003 0308 	and.w	r3, r3, #8
 8001200:	b2db      	uxtb	r3, r3
 8001202:	461a      	mov	r2, r3
 8001204:	f001 f876 	bl	80022f4 <HAL_GPIO_WritePin>
	//Write the Enable pulse
	LCD1602_EnablePulse();
 8001208:	f7ff fdf8 	bl	8000dfc <LCD1602_EnablePulse>
}
 800120c:	bf00      	nop
 800120e:	3710      	adds	r7, #16
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	200000dc 	.word	0x200000dc
 8001218:	200000e0 	.word	0x200000e0
 800121c:	200000e2 	.word	0x200000e2
 8001220:	200000e4 	.word	0x200000e4
 8001224:	200000e6 	.word	0x200000e6

08001228 <LCD1602_Begin4BIT>:
	LCD1602_writeCommand(LCD_CLEARDISPLAY);
	HAL_Delay(2);
}
//2) LCD begin 4 bits function
void LCD1602_Begin4BIT(GPIO_TypeDef* PORT_RS_E, uint16_t RS, uint16_t E, GPIO_TypeDef* PORT_MSBs4to7, uint16_t D4, uint16_t D5, uint16_t D6, uint16_t D7)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af00      	add	r7, sp, #0
 800122e:	60f8      	str	r0, [r7, #12]
 8001230:	607b      	str	r3, [r7, #4]
 8001232:	460b      	mov	r3, r1
 8001234:	817b      	strh	r3, [r7, #10]
 8001236:	4613      	mov	r3, r2
 8001238:	813b      	strh	r3, [r7, #8]
	//Set GPIO Ports and Pins data
	PORT_RS_and_E = PORT_RS_E;
 800123a:	4a27      	ldr	r2, [pc, #156]	@ (80012d8 <LCD1602_Begin4BIT+0xb0>)
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	6013      	str	r3, [r2, #0]
	PIN_RS = RS;
 8001240:	4a26      	ldr	r2, [pc, #152]	@ (80012dc <LCD1602_Begin4BIT+0xb4>)
 8001242:	897b      	ldrh	r3, [r7, #10]
 8001244:	8013      	strh	r3, [r2, #0]
	PIN_E = E;
 8001246:	4a26      	ldr	r2, [pc, #152]	@ (80012e0 <LCD1602_Begin4BIT+0xb8>)
 8001248:	893b      	ldrh	r3, [r7, #8]
 800124a:	8013      	strh	r3, [r2, #0]
	PORT_MSB = PORT_MSBs4to7;
 800124c:	4a25      	ldr	r2, [pc, #148]	@ (80012e4 <LCD1602_Begin4BIT+0xbc>)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6013      	str	r3, [r2, #0]
	D4_PIN = D4;
 8001252:	4a25      	ldr	r2, [pc, #148]	@ (80012e8 <LCD1602_Begin4BIT+0xc0>)
 8001254:	8b3b      	ldrh	r3, [r7, #24]
 8001256:	8013      	strh	r3, [r2, #0]
	D5_PIN = D5;
 8001258:	4a24      	ldr	r2, [pc, #144]	@ (80012ec <LCD1602_Begin4BIT+0xc4>)
 800125a:	8bbb      	ldrh	r3, [r7, #28]
 800125c:	8013      	strh	r3, [r2, #0]
	D6_PIN = D6;
 800125e:	4a24      	ldr	r2, [pc, #144]	@ (80012f0 <LCD1602_Begin4BIT+0xc8>)
 8001260:	8c3b      	ldrh	r3, [r7, #32]
 8001262:	8013      	strh	r3, [r2, #0]
	D7_PIN = D7;
 8001264:	4a23      	ldr	r2, [pc, #140]	@ (80012f4 <LCD1602_Begin4BIT+0xcc>)
 8001266:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001268:	8013      	strh	r3, [r2, #0]
	//Initialise microsecond timer
	LCD1602_TIM_Config();
 800126a:	f7ff fef1 	bl	8001050 <LCD1602_TIM_Config>
	//Set the mode to 4 bits
	mode_8_4_I2C = 2;
 800126e:	4b22      	ldr	r3, [pc, #136]	@ (80012f8 <LCD1602_Begin4BIT+0xd0>)
 8001270:	2202      	movs	r2, #2
 8001272:	701a      	strb	r2, [r3, #0]
	//Function set variable to 4 bits mode
	FunctionSet = 0x28;
 8001274:	4b21      	ldr	r3, [pc, #132]	@ (80012fc <LCD1602_Begin4BIT+0xd4>)
 8001276:	2228      	movs	r2, #40	@ 0x28
 8001278:	701a      	strb	r2, [r3, #0]
	
	//Initialise LCD
	//1. Wait at least 15ms
	HAL_Delay(20);
 800127a:	2014      	movs	r0, #20
 800127c:	f000 fcee 	bl	8001c5c <HAL_Delay>
	//2. Attentions sequence
	LCD1602_write4bitCommand(0x3);
 8001280:	2003      	movs	r0, #3
 8001282:	f7ff ff89 	bl	8001198 <LCD1602_write4bitCommand>
	HAL_Delay(5);
 8001286:	2005      	movs	r0, #5
 8001288:	f000 fce8 	bl	8001c5c <HAL_Delay>
	LCD1602_write4bitCommand(0x3);
 800128c:	2003      	movs	r0, #3
 800128e:	f7ff ff83 	bl	8001198 <LCD1602_write4bitCommand>
	HAL_Delay(1);
 8001292:	2001      	movs	r0, #1
 8001294:	f000 fce2 	bl	8001c5c <HAL_Delay>
	LCD1602_write4bitCommand(0x3);
 8001298:	2003      	movs	r0, #3
 800129a:	f7ff ff7d 	bl	8001198 <LCD1602_write4bitCommand>
	HAL_Delay(1);
 800129e:	2001      	movs	r0, #1
 80012a0:	f000 fcdc 	bl	8001c5c <HAL_Delay>
	LCD1602_write4bitCommand(0x2);  //4 bit mode
 80012a4:	2002      	movs	r0, #2
 80012a6:	f7ff ff77 	bl	8001198 <LCD1602_write4bitCommand>
	HAL_Delay(1);
 80012aa:	2001      	movs	r0, #1
 80012ac:	f000 fcd6 	bl	8001c5c <HAL_Delay>
	//3. Display control (Display ON, Cursor ON, blink cursor)
	LCD1602_writeCommand(LCD_DISPLAYCONTROL | LCD_DISPLAY_B | LCD_DISPLAY_C | LCD_DISPLAY_D);
 80012b0:	200f      	movs	r0, #15
 80012b2:	f7ff ff51 	bl	8001158 <LCD1602_writeCommand>
	//4. Clear LCD and return home
	LCD1602_writeCommand(LCD_CLEARDISPLAY);
 80012b6:	2001      	movs	r0, #1
 80012b8:	f7ff ff4e 	bl	8001158 <LCD1602_writeCommand>
	HAL_Delay(3);
 80012bc:	2003      	movs	r0, #3
 80012be:	f000 fccd 	bl	8001c5c <HAL_Delay>
	//4. Function set; Enable 2 lines, Data length to 8 bits
	LCD1602_writeCommand(LCD_FUNCTIONSET | LCD_FUNCTION_N);
 80012c2:	2028      	movs	r0, #40	@ 0x28
 80012c4:	f7ff ff48 	bl	8001158 <LCD1602_writeCommand>
	HAL_Delay(3);
 80012c8:	2003      	movs	r0, #3
 80012ca:	f000 fcc7 	bl	8001c5c <HAL_Delay>
}
 80012ce:	bf00      	nop
 80012d0:	3710      	adds	r7, #16
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	200000c8 	.word	0x200000c8
 80012dc:	200000cc 	.word	0x200000cc
 80012e0:	200000ce 	.word	0x200000ce
 80012e4:	200000dc 	.word	0x200000dc
 80012e8:	200000e0 	.word	0x200000e0
 80012ec:	200000e2 	.word	0x200000e2
 80012f0:	200000e4 	.word	0x200000e4
 80012f4:	200000e6 	.word	0x200000e6
 80012f8:	20000000 	.word	0x20000000
 80012fc:	20000002 	.word	0x20000002

08001300 <LCD1602_print>:
//3) LCD print string
void LCD1602_print(char string[])
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b084      	sub	sp, #16
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
	for(uint8_t i=0;  i< 16 && string[i]!=NULL; i++)
 8001308:	2300      	movs	r3, #0
 800130a:	73fb      	strb	r3, [r7, #15]
 800130c:	e009      	b.n	8001322 <LCD1602_print+0x22>
	{
		LCD1602_writeData((uint8_t)string[i]);
 800130e:	7bfb      	ldrb	r3, [r7, #15]
 8001310:	687a      	ldr	r2, [r7, #4]
 8001312:	4413      	add	r3, r2
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	4618      	mov	r0, r3
 8001318:	f7ff ff2e 	bl	8001178 <LCD1602_writeData>
	for(uint8_t i=0;  i< 16 && string[i]!=NULL; i++)
 800131c:	7bfb      	ldrb	r3, [r7, #15]
 800131e:	3301      	adds	r3, #1
 8001320:	73fb      	strb	r3, [r7, #15]
 8001322:	7bfb      	ldrb	r3, [r7, #15]
 8001324:	2b0f      	cmp	r3, #15
 8001326:	d805      	bhi.n	8001334 <LCD1602_print+0x34>
 8001328:	7bfb      	ldrb	r3, [r7, #15]
 800132a:	687a      	ldr	r2, [r7, #4]
 800132c:	4413      	add	r3, r2
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d1ec      	bne.n	800130e <LCD1602_print+0xe>
	}
}
 8001334:	bf00      	nop
 8001336:	3710      	adds	r7, #16
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}

0800133c <LCD1602_setCursor>:
//4) set cursor position
void LCD1602_setCursor(uint8_t row, uint8_t col)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	4603      	mov	r3, r0
 8001344:	460a      	mov	r2, r1
 8001346:	71fb      	strb	r3, [r7, #7]
 8001348:	4613      	mov	r3, r2
 800134a:	71bb      	strb	r3, [r7, #6]
	uint8_t maskData;
	maskData = (col-1)&0x0F;
 800134c:	79bb      	ldrb	r3, [r7, #6]
 800134e:	3b01      	subs	r3, #1
 8001350:	b2db      	uxtb	r3, r3
 8001352:	f003 030f 	and.w	r3, r3, #15
 8001356:	73fb      	strb	r3, [r7, #15]
	if(row==1)
 8001358:	79fb      	ldrb	r3, [r7, #7]
 800135a:	2b01      	cmp	r3, #1
 800135c:	d108      	bne.n	8001370 <LCD1602_setCursor+0x34>
	{
		maskData |= (0x80);
 800135e:	7bfb      	ldrb	r3, [r7, #15]
 8001360:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001364:	73fb      	strb	r3, [r7, #15]
		LCD1602_writeCommand(maskData);
 8001366:	7bfb      	ldrb	r3, [r7, #15]
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff fef5 	bl	8001158 <LCD1602_writeCommand>
	else
	{
		maskData |= (0xc0);
		LCD1602_writeCommand(maskData);
	}
}	
 800136e:	e007      	b.n	8001380 <LCD1602_setCursor+0x44>
		maskData |= (0xc0);
 8001370:	7bfb      	ldrb	r3, [r7, #15]
 8001372:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 8001376:	73fb      	strb	r3, [r7, #15]
		LCD1602_writeCommand(maskData);
 8001378:	7bfb      	ldrb	r3, [r7, #15]
 800137a:	4618      	mov	r0, r3
 800137c:	f7ff feec 	bl	8001158 <LCD1602_writeCommand>
}	
 8001380:	bf00      	nop
 8001382:	3710      	adds	r7, #16
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}

08001388 <LCD1602_2ndLine>:
void LCD1602_1stLine(void)
{
	LCD1602_setCursor(1,1);
}
void LCD1602_2ndLine(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0
	LCD1602_setCursor(2,1);
 800138c:	2101      	movs	r1, #1
 800138e:	2002      	movs	r0, #2
 8001390:	f7ff ffd4 	bl	800133c <LCD1602_setCursor>
}
 8001394:	bf00      	nop
 8001396:	bd80      	pop	{r7, pc}

08001398 <LCD1602_noBlink>:
	LCD1602_writeCommand(LCD_CLEARDISPLAY);
	HAL_Delay(3);
}
//8) Blinking cursor
void LCD1602_noBlink(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
	DisplayControl &= ~(0x01);
 800139c:	4b06      	ldr	r3, [pc, #24]	@ (80013b8 <LCD1602_noBlink+0x20>)
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	f023 0301 	bic.w	r3, r3, #1
 80013a4:	b2da      	uxtb	r2, r3
 80013a6:	4b04      	ldr	r3, [pc, #16]	@ (80013b8 <LCD1602_noBlink+0x20>)
 80013a8:	701a      	strb	r2, [r3, #0]
	LCD1602_writeCommand(DisplayControl);
 80013aa:	4b03      	ldr	r3, [pc, #12]	@ (80013b8 <LCD1602_noBlink+0x20>)
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	4618      	mov	r0, r3
 80013b0:	f7ff fed2 	bl	8001158 <LCD1602_writeCommand>
}
 80013b4:	bf00      	nop
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	20000001 	.word	0x20000001

080013bc <HAL_GPIO_EXTI_Callback>:
#include "Eventos_Juego.h"

extern osSemaphoreId_t SemBinGolpeHandle;
extern osMessageQueueId_t ColaEventoHandle;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	4603      	mov	r3, r0
 80013c4:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin==GPIO_PIN_0)
 80013c6:	88fb      	ldrh	r3, [r7, #6]
 80013c8:	2b01      	cmp	r3, #1
 80013ca:	d104      	bne.n	80013d6 <HAL_GPIO_EXTI_Callback+0x1a>
	{
		//liberamos al semaforo con la interrupcion
		osSemaphoreRelease(SemBinGolpeHandle);
 80013cc:	4b04      	ldr	r3, [pc, #16]	@ (80013e0 <HAL_GPIO_EXTI_Callback+0x24>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4618      	mov	r0, r3
 80013d2:	f003 fa43 	bl	800485c <osSemaphoreRelease>
	}
}
 80013d6:	bf00      	nop
 80013d8:	3708      	adds	r7, #8
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	20000184 	.word	0x20000184

080013e4 <Start_Input_Task>:

void Start_Input_Task(void *argument)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
	EventoJuego mensaje_evento;
  /* Infinite loop */
  for(;;)
  {
	  //lo bloqueo hasta que no haya un evento
	  osSemaphoreAcquire(SemBinGolpeHandle, osWaitForever);
 80013ec:	4b13      	ldr	r3, [pc, #76]	@ (800143c <Start_Input_Task+0x58>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f04f 31ff 	mov.w	r1, #4294967295
 80013f4:	4618      	mov	r0, r3
 80013f6:	f003 f9df 	bl	80047b8 <osSemaphoreAcquire>
	  //Hago que espere 50ms para que la seal se estabilice
    osDelay(50);
 80013fa:	2032      	movs	r0, #50	@ 0x32
 80013fc:	f003 f938 	bl	8004670 <osDelay>

    //confirmo que tras 50ms la seal se ha estabilizado y sigue sientdo set
    if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET)
 8001400:	2101      	movs	r1, #1
 8001402:	480f      	ldr	r0, [pc, #60]	@ (8001440 <Start_Input_Task+0x5c>)
 8001404:	f000 ff5e 	bl	80022c4 <HAL_GPIO_ReadPin>
 8001408:	4603      	mov	r3, r0
 800140a:	2b01      	cmp	r3, #1
 800140c:	d1ee      	bne.n	80013ec <Start_Input_Task+0x8>
    {
    	//activamos evento de golpe
    	mensaje_evento = Event_GOLPE;
 800140e:	2301      	movs	r3, #1
 8001410:	73fb      	strb	r3, [r7, #15]

    	//enviamos mensaje a la gametask con la cola
    	osMessageQueuePut(ColaEventoHandle, &mensaje_evento, 0, 0);
 8001412:	4b0c      	ldr	r3, [pc, #48]	@ (8001444 <Start_Input_Task+0x60>)
 8001414:	6818      	ldr	r0, [r3, #0]
 8001416:	f107 010f 	add.w	r1, r7, #15
 800141a:	2300      	movs	r3, #0
 800141c:	2200      	movs	r2, #0
 800141e:	f003 fad5 	bl	80049cc <osMessageQueuePut>

    	//esperamos a que pase la deteccion de golpe
    	while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET){
 8001422:	e002      	b.n	800142a <Start_Input_Task+0x46>
    		osDelay(10);
 8001424:	200a      	movs	r0, #10
 8001426:	f003 f923 	bl	8004670 <osDelay>
    	while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET){
 800142a:	2101      	movs	r1, #1
 800142c:	4804      	ldr	r0, [pc, #16]	@ (8001440 <Start_Input_Task+0x5c>)
 800142e:	f000 ff49 	bl	80022c4 <HAL_GPIO_ReadPin>
 8001432:	4603      	mov	r3, r0
 8001434:	2b01      	cmp	r3, #1
 8001436:	d0f5      	beq.n	8001424 <Start_Input_Task+0x40>
	  osSemaphoreAcquire(SemBinGolpeHandle, osWaitForever);
 8001438:	e7d8      	b.n	80013ec <Start_Input_Task+0x8>
 800143a:	bf00      	nop
 800143c:	20000184 	.word	0x20000184
 8001440:	40020000 	.word	0x40020000
 8001444:	20000180 	.word	0x20000180

08001448 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b084      	sub	sp, #16
 800144c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800144e:	f000 fbc3 	bl	8001bd8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001452:	f000 f865 	bl	8001520 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001456:	f000 f945 	bl	80016e4 <MX_GPIO_Init>
  MX_TIM2_Init();
 800145a:	f000 f8cb 	bl	80015f4 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 800145e:	f000 f917 	bl	8001690 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  // INICIALIZACIN DEL LCD
    LCD1602_Begin4BIT(GPIOE, RS_Pin, E_Pin, GPIOD, D4_Pin, D5_Pin, D6_Pin, D7_Pin);
 8001462:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001466:	9303      	str	r3, [sp, #12]
 8001468:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800146c:	9302      	str	r3, [sp, #8]
 800146e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001472:	9301      	str	r3, [sp, #4]
 8001474:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001478:	9300      	str	r3, [sp, #0]
 800147a:	4b1b      	ldr	r3, [pc, #108]	@ (80014e8 <main+0xa0>)
 800147c:	2202      	movs	r2, #2
 800147e:	2101      	movs	r1, #1
 8001480:	481a      	ldr	r0, [pc, #104]	@ (80014ec <main+0xa4>)
 8001482:	f7ff fed1 	bl	8001228 <LCD1602_Begin4BIT>

    // Imprimimos el mensaje en pantalla
    LCD1602_print("  El MINOTAURO");
 8001486:	481a      	ldr	r0, [pc, #104]	@ (80014f0 <main+0xa8>)
 8001488:	f7ff ff3a 	bl	8001300 <LCD1602_print>
    LCD1602_2ndLine();
 800148c:	f7ff ff7c 	bl	8001388 <LCD1602_2ndLine>
    LCD1602_print("    A jugar");
 8001490:	4818      	ldr	r0, [pc, #96]	@ (80014f4 <main+0xac>)
 8001492:	f7ff ff35 	bl	8001300 <LCD1602_print>
    LCD1602_noBlink();
 8001496:	f7ff ff7f 	bl	8001398 <LCD1602_noBlink>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800149a:	f003 f80d 	bl	80044b8 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of SemBinGolpe */
  SemBinGolpeHandle = osSemaphoreNew(1, 1, &SemBinGolpe_attributes);
 800149e:	4a16      	ldr	r2, [pc, #88]	@ (80014f8 <main+0xb0>)
 80014a0:	2101      	movs	r1, #1
 80014a2:	2001      	movs	r0, #1
 80014a4:	f003 f8ff 	bl	80046a6 <osSemaphoreNew>
 80014a8:	4603      	mov	r3, r0
 80014aa:	4a14      	ldr	r2, [pc, #80]	@ (80014fc <main+0xb4>)
 80014ac:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of ColaEvento */
  ColaEventoHandle = osMessageQueueNew (16, sizeof(uint8_t), &ColaEvento_attributes);
 80014ae:	4a14      	ldr	r2, [pc, #80]	@ (8001500 <main+0xb8>)
 80014b0:	2101      	movs	r1, #1
 80014b2:	2010      	movs	r0, #16
 80014b4:	f003 fa16 	bl	80048e4 <osMessageQueueNew>
 80014b8:	4603      	mov	r3, r0
 80014ba:	4a12      	ldr	r2, [pc, #72]	@ (8001504 <main+0xbc>)
 80014bc:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of GameTask */
  GameTaskHandle = osThreadNew(StartGameTask, NULL, &GameTask_attributes);
 80014be:	4a12      	ldr	r2, [pc, #72]	@ (8001508 <main+0xc0>)
 80014c0:	2100      	movs	r1, #0
 80014c2:	4812      	ldr	r0, [pc, #72]	@ (800150c <main+0xc4>)
 80014c4:	f003 f842 	bl	800454c <osThreadNew>
 80014c8:	4603      	mov	r3, r0
 80014ca:	4a11      	ldr	r2, [pc, #68]	@ (8001510 <main+0xc8>)
 80014cc:	6013      	str	r3, [r2, #0]

  /* creation of Input_Task */
  Input_TaskHandle = osThreadNew(Start_Input_Task, NULL, &Input_Task_attributes);
 80014ce:	4a11      	ldr	r2, [pc, #68]	@ (8001514 <main+0xcc>)
 80014d0:	2100      	movs	r1, #0
 80014d2:	4811      	ldr	r0, [pc, #68]	@ (8001518 <main+0xd0>)
 80014d4:	f003 f83a 	bl	800454c <osThreadNew>
 80014d8:	4603      	mov	r3, r0
 80014da:	4a10      	ldr	r2, [pc, #64]	@ (800151c <main+0xd4>)
 80014dc:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80014de:	f003 f80f 	bl	8004500 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80014e2:	bf00      	nop
 80014e4:	e7fd      	b.n	80014e2 <main+0x9a>
 80014e6:	bf00      	nop
 80014e8:	40020c00 	.word	0x40020c00
 80014ec:	40021000 	.word	0x40021000
 80014f0:	08008760 	.word	0x08008760
 80014f4:	08008770 	.word	0x08008770
 80014f8:	080087f4 	.word	0x080087f4
 80014fc:	20000184 	.word	0x20000184
 8001500:	080087dc 	.word	0x080087dc
 8001504:	20000180 	.word	0x20000180
 8001508:	08008794 	.word	0x08008794
 800150c:	08000ba9 	.word	0x08000ba9
 8001510:	20000178 	.word	0x20000178
 8001514:	080087b8 	.word	0x080087b8
 8001518:	080013e5 	.word	0x080013e5
 800151c:	2000017c 	.word	0x2000017c

08001520 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b094      	sub	sp, #80	@ 0x50
 8001524:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001526:	f107 0320 	add.w	r3, r7, #32
 800152a:	2230      	movs	r2, #48	@ 0x30
 800152c:	2100      	movs	r1, #0
 800152e:	4618      	mov	r0, r3
 8001530:	f006 fc14 	bl	8007d5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001534:	f107 030c 	add.w	r3, r7, #12
 8001538:	2200      	movs	r2, #0
 800153a:	601a      	str	r2, [r3, #0]
 800153c:	605a      	str	r2, [r3, #4]
 800153e:	609a      	str	r2, [r3, #8]
 8001540:	60da      	str	r2, [r3, #12]
 8001542:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001544:	2300      	movs	r3, #0
 8001546:	60bb      	str	r3, [r7, #8]
 8001548:	4b28      	ldr	r3, [pc, #160]	@ (80015ec <SystemClock_Config+0xcc>)
 800154a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800154c:	4a27      	ldr	r2, [pc, #156]	@ (80015ec <SystemClock_Config+0xcc>)
 800154e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001552:	6413      	str	r3, [r2, #64]	@ 0x40
 8001554:	4b25      	ldr	r3, [pc, #148]	@ (80015ec <SystemClock_Config+0xcc>)
 8001556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001558:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800155c:	60bb      	str	r3, [r7, #8]
 800155e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001560:	2300      	movs	r3, #0
 8001562:	607b      	str	r3, [r7, #4]
 8001564:	4b22      	ldr	r3, [pc, #136]	@ (80015f0 <SystemClock_Config+0xd0>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4a21      	ldr	r2, [pc, #132]	@ (80015f0 <SystemClock_Config+0xd0>)
 800156a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800156e:	6013      	str	r3, [r2, #0]
 8001570:	4b1f      	ldr	r3, [pc, #124]	@ (80015f0 <SystemClock_Config+0xd0>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001578:	607b      	str	r3, [r7, #4]
 800157a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800157c:	2301      	movs	r3, #1
 800157e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001580:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001584:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001586:	2302      	movs	r3, #2
 8001588:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800158a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800158e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001590:	2308      	movs	r3, #8
 8001592:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001594:	23a8      	movs	r3, #168	@ 0xa8
 8001596:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001598:	2302      	movs	r3, #2
 800159a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800159c:	2307      	movs	r3, #7
 800159e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015a0:	f107 0320 	add.w	r3, r7, #32
 80015a4:	4618      	mov	r0, r3
 80015a6:	f000 fed7 	bl	8002358 <HAL_RCC_OscConfig>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80015b0:	f000 f93c 	bl	800182c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015b4:	230f      	movs	r3, #15
 80015b6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015b8:	2302      	movs	r3, #2
 80015ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015bc:	2300      	movs	r3, #0
 80015be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80015c0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80015c4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80015c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015ca:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015cc:	f107 030c 	add.w	r3, r7, #12
 80015d0:	2102      	movs	r1, #2
 80015d2:	4618      	mov	r0, r3
 80015d4:	f001 f938 	bl	8002848 <HAL_RCC_ClockConfig>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80015de:	f000 f925 	bl	800182c <Error_Handler>
  }
}
 80015e2:	bf00      	nop
 80015e4:	3750      	adds	r7, #80	@ 0x50
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	40023800 	.word	0x40023800
 80015f0:	40007000 	.word	0x40007000

080015f4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b086      	sub	sp, #24
 80015f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015fa:	f107 0308 	add.w	r3, r7, #8
 80015fe:	2200      	movs	r2, #0
 8001600:	601a      	str	r2, [r3, #0]
 8001602:	605a      	str	r2, [r3, #4]
 8001604:	609a      	str	r2, [r3, #8]
 8001606:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001608:	463b      	mov	r3, r7
 800160a:	2200      	movs	r2, #0
 800160c:	601a      	str	r2, [r3, #0]
 800160e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001610:	4b1e      	ldr	r3, [pc, #120]	@ (800168c <MX_TIM2_Init+0x98>)
 8001612:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001616:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4199;
 8001618:	4b1c      	ldr	r3, [pc, #112]	@ (800168c <MX_TIM2_Init+0x98>)
 800161a:	f241 0267 	movw	r2, #4199	@ 0x1067
 800161e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001620:	4b1a      	ldr	r3, [pc, #104]	@ (800168c <MX_TIM2_Init+0x98>)
 8001622:	2200      	movs	r2, #0
 8001624:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8001626:	4b19      	ldr	r3, [pc, #100]	@ (800168c <MX_TIM2_Init+0x98>)
 8001628:	f242 720f 	movw	r2, #9999	@ 0x270f
 800162c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800162e:	4b17      	ldr	r3, [pc, #92]	@ (800168c <MX_TIM2_Init+0x98>)
 8001630:	2200      	movs	r2, #0
 8001632:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001634:	4b15      	ldr	r3, [pc, #84]	@ (800168c <MX_TIM2_Init+0x98>)
 8001636:	2280      	movs	r2, #128	@ 0x80
 8001638:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800163a:	4814      	ldr	r0, [pc, #80]	@ (800168c <MX_TIM2_Init+0x98>)
 800163c:	f001 fb56 	bl	8002cec <HAL_TIM_Base_Init>
 8001640:	4603      	mov	r3, r0
 8001642:	2b00      	cmp	r3, #0
 8001644:	d001      	beq.n	800164a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001646:	f000 f8f1 	bl	800182c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800164a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800164e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001650:	f107 0308 	add.w	r3, r7, #8
 8001654:	4619      	mov	r1, r3
 8001656:	480d      	ldr	r0, [pc, #52]	@ (800168c <MX_TIM2_Init+0x98>)
 8001658:	f001 fcf8 	bl	800304c <HAL_TIM_ConfigClockSource>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d001      	beq.n	8001666 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001662:	f000 f8e3 	bl	800182c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001666:	2300      	movs	r3, #0
 8001668:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800166a:	2300      	movs	r3, #0
 800166c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800166e:	463b      	mov	r3, r7
 8001670:	4619      	mov	r1, r3
 8001672:	4806      	ldr	r0, [pc, #24]	@ (800168c <MX_TIM2_Init+0x98>)
 8001674:	f001 ff1a 	bl	80034ac <HAL_TIMEx_MasterConfigSynchronization>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800167e:	f000 f8d5 	bl	800182c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001682:	bf00      	nop
 8001684:	3718      	adds	r7, #24
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	200000e8 	.word	0x200000e8

08001690 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001694:	4b11      	ldr	r3, [pc, #68]	@ (80016dc <MX_USART2_UART_Init+0x4c>)
 8001696:	4a12      	ldr	r2, [pc, #72]	@ (80016e0 <MX_USART2_UART_Init+0x50>)
 8001698:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800169a:	4b10      	ldr	r3, [pc, #64]	@ (80016dc <MX_USART2_UART_Init+0x4c>)
 800169c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80016a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016a2:	4b0e      	ldr	r3, [pc, #56]	@ (80016dc <MX_USART2_UART_Init+0x4c>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016a8:	4b0c      	ldr	r3, [pc, #48]	@ (80016dc <MX_USART2_UART_Init+0x4c>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016ae:	4b0b      	ldr	r3, [pc, #44]	@ (80016dc <MX_USART2_UART_Init+0x4c>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016b4:	4b09      	ldr	r3, [pc, #36]	@ (80016dc <MX_USART2_UART_Init+0x4c>)
 80016b6:	220c      	movs	r2, #12
 80016b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016ba:	4b08      	ldr	r3, [pc, #32]	@ (80016dc <MX_USART2_UART_Init+0x4c>)
 80016bc:	2200      	movs	r2, #0
 80016be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016c0:	4b06      	ldr	r3, [pc, #24]	@ (80016dc <MX_USART2_UART_Init+0x4c>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016c6:	4805      	ldr	r0, [pc, #20]	@ (80016dc <MX_USART2_UART_Init+0x4c>)
 80016c8:	f001 ff80 	bl	80035cc <HAL_UART_Init>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d001      	beq.n	80016d6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80016d2:	f000 f8ab 	bl	800182c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80016d6:	bf00      	nop
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	20000130 	.word	0x20000130
 80016e0:	40004400 	.word	0x40004400

080016e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b08a      	sub	sp, #40	@ 0x28
 80016e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ea:	f107 0314 	add.w	r3, r7, #20
 80016ee:	2200      	movs	r2, #0
 80016f0:	601a      	str	r2, [r3, #0]
 80016f2:	605a      	str	r2, [r3, #4]
 80016f4:	609a      	str	r2, [r3, #8]
 80016f6:	60da      	str	r2, [r3, #12]
 80016f8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016fa:	2300      	movs	r3, #0
 80016fc:	613b      	str	r3, [r7, #16]
 80016fe:	4b3b      	ldr	r3, [pc, #236]	@ (80017ec <MX_GPIO_Init+0x108>)
 8001700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001702:	4a3a      	ldr	r2, [pc, #232]	@ (80017ec <MX_GPIO_Init+0x108>)
 8001704:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001708:	6313      	str	r3, [r2, #48]	@ 0x30
 800170a:	4b38      	ldr	r3, [pc, #224]	@ (80017ec <MX_GPIO_Init+0x108>)
 800170c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800170e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001712:	613b      	str	r3, [r7, #16]
 8001714:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001716:	2300      	movs	r3, #0
 8001718:	60fb      	str	r3, [r7, #12]
 800171a:	4b34      	ldr	r3, [pc, #208]	@ (80017ec <MX_GPIO_Init+0x108>)
 800171c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800171e:	4a33      	ldr	r2, [pc, #204]	@ (80017ec <MX_GPIO_Init+0x108>)
 8001720:	f043 0301 	orr.w	r3, r3, #1
 8001724:	6313      	str	r3, [r2, #48]	@ 0x30
 8001726:	4b31      	ldr	r3, [pc, #196]	@ (80017ec <MX_GPIO_Init+0x108>)
 8001728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800172a:	f003 0301 	and.w	r3, r3, #1
 800172e:	60fb      	str	r3, [r7, #12]
 8001730:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001732:	2300      	movs	r3, #0
 8001734:	60bb      	str	r3, [r7, #8]
 8001736:	4b2d      	ldr	r3, [pc, #180]	@ (80017ec <MX_GPIO_Init+0x108>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173a:	4a2c      	ldr	r2, [pc, #176]	@ (80017ec <MX_GPIO_Init+0x108>)
 800173c:	f043 0308 	orr.w	r3, r3, #8
 8001740:	6313      	str	r3, [r2, #48]	@ 0x30
 8001742:	4b2a      	ldr	r3, [pc, #168]	@ (80017ec <MX_GPIO_Init+0x108>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001746:	f003 0308 	and.w	r3, r3, #8
 800174a:	60bb      	str	r3, [r7, #8]
 800174c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800174e:	2300      	movs	r3, #0
 8001750:	607b      	str	r3, [r7, #4]
 8001752:	4b26      	ldr	r3, [pc, #152]	@ (80017ec <MX_GPIO_Init+0x108>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001756:	4a25      	ldr	r2, [pc, #148]	@ (80017ec <MX_GPIO_Init+0x108>)
 8001758:	f043 0310 	orr.w	r3, r3, #16
 800175c:	6313      	str	r3, [r2, #48]	@ 0x30
 800175e:	4b23      	ldr	r3, [pc, #140]	@ (80017ec <MX_GPIO_Init+0x108>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001762:	f003 0310 	and.w	r3, r3, #16
 8001766:	607b      	str	r3, [r7, #4]
 8001768:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, D4_Pin|D5_Pin|D6_Pin|D7_Pin
 800176a:	2200      	movs	r2, #0
 800176c:	f44f 417f 	mov.w	r1, #65280	@ 0xff00
 8001770:	481f      	ldr	r0, [pc, #124]	@ (80017f0 <MX_GPIO_Init+0x10c>)
 8001772:	f000 fdbf 	bl	80022f4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RS_Pin|E_Pin, GPIO_PIN_RESET);
 8001776:	2200      	movs	r2, #0
 8001778:	2103      	movs	r1, #3
 800177a:	481e      	ldr	r0, [pc, #120]	@ (80017f4 <MX_GPIO_Init+0x110>)
 800177c:	f000 fdba 	bl	80022f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001780:	2301      	movs	r3, #1
 8001782:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001784:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001788:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178a:	2300      	movs	r3, #0
 800178c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800178e:	f107 0314 	add.w	r3, r7, #20
 8001792:	4619      	mov	r1, r3
 8001794:	4818      	ldr	r0, [pc, #96]	@ (80017f8 <MX_GPIO_Init+0x114>)
 8001796:	f000 fbf9 	bl	8001f8c <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 800179a:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 800179e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017a0:	2301      	movs	r3, #1
 80017a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a4:	2300      	movs	r3, #0
 80017a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a8:	2300      	movs	r3, #0
 80017aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017ac:	f107 0314 	add.w	r3, r7, #20
 80017b0:	4619      	mov	r1, r3
 80017b2:	480f      	ldr	r0, [pc, #60]	@ (80017f0 <MX_GPIO_Init+0x10c>)
 80017b4:	f000 fbea 	bl	8001f8c <HAL_GPIO_Init>

  /*Configure GPIO pins : RS_Pin E_Pin */
  GPIO_InitStruct.Pin = RS_Pin|E_Pin;
 80017b8:	2303      	movs	r3, #3
 80017ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017bc:	2301      	movs	r3, #1
 80017be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c0:	2300      	movs	r3, #0
 80017c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c4:	2300      	movs	r3, #0
 80017c6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017c8:	f107 0314 	add.w	r3, r7, #20
 80017cc:	4619      	mov	r1, r3
 80017ce:	4809      	ldr	r0, [pc, #36]	@ (80017f4 <MX_GPIO_Init+0x110>)
 80017d0:	f000 fbdc 	bl	8001f8c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 80017d4:	2200      	movs	r2, #0
 80017d6:	2105      	movs	r1, #5
 80017d8:	2006      	movs	r0, #6
 80017da:	f000 fb1b 	bl	8001e14 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80017de:	2006      	movs	r0, #6
 80017e0:	f000 fb34 	bl	8001e4c <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80017e4:	bf00      	nop
 80017e6:	3728      	adds	r7, #40	@ 0x28
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	40023800 	.word	0x40023800
 80017f0:	40020c00 	.word	0x40020c00
 80017f4:	40021000 	.word	0x40021000
 80017f8:	40020000 	.word	0x40020000

080017fc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a07      	ldr	r2, [pc, #28]	@ (8001828 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d101      	bne.n	8001812 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800180e:	f000 fa05 	bl	8001c1c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM2)//esta interrupcion se ejecuta cada segundo
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800181a:	d101      	bne.n	8001820 <HAL_TIM_PeriodElapsedCallback+0x24>
  {
	  Temp_Tick_Turno();
 800181c:	f7ff fad8 	bl	8000dd0 <Temp_Tick_Turno>
  }

  /* USER CODE END Callback 1 */
}
 8001820:	bf00      	nop
 8001822:	3708      	adds	r7, #8
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}
 8001828:	40001000 	.word	0x40001000

0800182c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001830:	b672      	cpsid	i
}
 8001832:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001834:	bf00      	nop
 8001836:	e7fd      	b.n	8001834 <Error_Handler+0x8>

08001838 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800183e:	2300      	movs	r3, #0
 8001840:	607b      	str	r3, [r7, #4]
 8001842:	4b12      	ldr	r3, [pc, #72]	@ (800188c <HAL_MspInit+0x54>)
 8001844:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001846:	4a11      	ldr	r2, [pc, #68]	@ (800188c <HAL_MspInit+0x54>)
 8001848:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800184c:	6453      	str	r3, [r2, #68]	@ 0x44
 800184e:	4b0f      	ldr	r3, [pc, #60]	@ (800188c <HAL_MspInit+0x54>)
 8001850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001852:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001856:	607b      	str	r3, [r7, #4]
 8001858:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800185a:	2300      	movs	r3, #0
 800185c:	603b      	str	r3, [r7, #0]
 800185e:	4b0b      	ldr	r3, [pc, #44]	@ (800188c <HAL_MspInit+0x54>)
 8001860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001862:	4a0a      	ldr	r2, [pc, #40]	@ (800188c <HAL_MspInit+0x54>)
 8001864:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001868:	6413      	str	r3, [r2, #64]	@ 0x40
 800186a:	4b08      	ldr	r3, [pc, #32]	@ (800188c <HAL_MspInit+0x54>)
 800186c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800186e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001872:	603b      	str	r3, [r7, #0]
 8001874:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001876:	2200      	movs	r2, #0
 8001878:	210f      	movs	r1, #15
 800187a:	f06f 0001 	mvn.w	r0, #1
 800187e:	f000 fac9 	bl	8001e14 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001882:	bf00      	nop
 8001884:	3708      	adds	r7, #8
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	40023800 	.word	0x40023800

08001890 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b084      	sub	sp, #16
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80018a0:	d115      	bne.n	80018ce <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018a2:	2300      	movs	r3, #0
 80018a4:	60fb      	str	r3, [r7, #12]
 80018a6:	4b0c      	ldr	r3, [pc, #48]	@ (80018d8 <HAL_TIM_Base_MspInit+0x48>)
 80018a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018aa:	4a0b      	ldr	r2, [pc, #44]	@ (80018d8 <HAL_TIM_Base_MspInit+0x48>)
 80018ac:	f043 0301 	orr.w	r3, r3, #1
 80018b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80018b2:	4b09      	ldr	r3, [pc, #36]	@ (80018d8 <HAL_TIM_Base_MspInit+0x48>)
 80018b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b6:	f003 0301 	and.w	r3, r3, #1
 80018ba:	60fb      	str	r3, [r7, #12]
 80018bc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80018be:	2200      	movs	r2, #0
 80018c0:	2105      	movs	r1, #5
 80018c2:	201c      	movs	r0, #28
 80018c4:	f000 faa6 	bl	8001e14 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80018c8:	201c      	movs	r0, #28
 80018ca:	f000 fabf 	bl	8001e4c <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80018ce:	bf00      	nop
 80018d0:	3710      	adds	r7, #16
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	40023800 	.word	0x40023800

080018dc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b08a      	sub	sp, #40	@ 0x28
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e4:	f107 0314 	add.w	r3, r7, #20
 80018e8:	2200      	movs	r2, #0
 80018ea:	601a      	str	r2, [r3, #0]
 80018ec:	605a      	str	r2, [r3, #4]
 80018ee:	609a      	str	r2, [r3, #8]
 80018f0:	60da      	str	r2, [r3, #12]
 80018f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a1d      	ldr	r2, [pc, #116]	@ (8001970 <HAL_UART_MspInit+0x94>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d133      	bne.n	8001966 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80018fe:	2300      	movs	r3, #0
 8001900:	613b      	str	r3, [r7, #16]
 8001902:	4b1c      	ldr	r3, [pc, #112]	@ (8001974 <HAL_UART_MspInit+0x98>)
 8001904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001906:	4a1b      	ldr	r2, [pc, #108]	@ (8001974 <HAL_UART_MspInit+0x98>)
 8001908:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800190c:	6413      	str	r3, [r2, #64]	@ 0x40
 800190e:	4b19      	ldr	r3, [pc, #100]	@ (8001974 <HAL_UART_MspInit+0x98>)
 8001910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001912:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001916:	613b      	str	r3, [r7, #16]
 8001918:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800191a:	2300      	movs	r3, #0
 800191c:	60fb      	str	r3, [r7, #12]
 800191e:	4b15      	ldr	r3, [pc, #84]	@ (8001974 <HAL_UART_MspInit+0x98>)
 8001920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001922:	4a14      	ldr	r2, [pc, #80]	@ (8001974 <HAL_UART_MspInit+0x98>)
 8001924:	f043 0301 	orr.w	r3, r3, #1
 8001928:	6313      	str	r3, [r2, #48]	@ 0x30
 800192a:	4b12      	ldr	r3, [pc, #72]	@ (8001974 <HAL_UART_MspInit+0x98>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800192e:	f003 0301 	and.w	r3, r3, #1
 8001932:	60fb      	str	r3, [r7, #12]
 8001934:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001936:	230c      	movs	r3, #12
 8001938:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800193a:	2302      	movs	r3, #2
 800193c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193e:	2300      	movs	r3, #0
 8001940:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001942:	2303      	movs	r3, #3
 8001944:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001946:	2307      	movs	r3, #7
 8001948:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800194a:	f107 0314 	add.w	r3, r7, #20
 800194e:	4619      	mov	r1, r3
 8001950:	4809      	ldr	r0, [pc, #36]	@ (8001978 <HAL_UART_MspInit+0x9c>)
 8001952:	f000 fb1b 	bl	8001f8c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001956:	2200      	movs	r2, #0
 8001958:	2105      	movs	r1, #5
 800195a:	2026      	movs	r0, #38	@ 0x26
 800195c:	f000 fa5a 	bl	8001e14 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001960:	2026      	movs	r0, #38	@ 0x26
 8001962:	f000 fa73 	bl	8001e4c <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001966:	bf00      	nop
 8001968:	3728      	adds	r7, #40	@ 0x28
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	40004400 	.word	0x40004400
 8001974:	40023800 	.word	0x40023800
 8001978:	40020000 	.word	0x40020000

0800197c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b08e      	sub	sp, #56	@ 0x38
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001984:	2300      	movs	r3, #0
 8001986:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001988:	2300      	movs	r3, #0
 800198a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800198c:	2300      	movs	r3, #0
 800198e:	60fb      	str	r3, [r7, #12]
 8001990:	4b33      	ldr	r3, [pc, #204]	@ (8001a60 <HAL_InitTick+0xe4>)
 8001992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001994:	4a32      	ldr	r2, [pc, #200]	@ (8001a60 <HAL_InitTick+0xe4>)
 8001996:	f043 0310 	orr.w	r3, r3, #16
 800199a:	6413      	str	r3, [r2, #64]	@ 0x40
 800199c:	4b30      	ldr	r3, [pc, #192]	@ (8001a60 <HAL_InitTick+0xe4>)
 800199e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019a0:	f003 0310 	and.w	r3, r3, #16
 80019a4:	60fb      	str	r3, [r7, #12]
 80019a6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80019a8:	f107 0210 	add.w	r2, r7, #16
 80019ac:	f107 0314 	add.w	r3, r7, #20
 80019b0:	4611      	mov	r1, r2
 80019b2:	4618      	mov	r0, r3
 80019b4:	f001 f968 	bl	8002c88 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80019b8:	6a3b      	ldr	r3, [r7, #32]
 80019ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80019bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d103      	bne.n	80019ca <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80019c2:	f001 f939 	bl	8002c38 <HAL_RCC_GetPCLK1Freq>
 80019c6:	6378      	str	r0, [r7, #52]	@ 0x34
 80019c8:	e004      	b.n	80019d4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80019ca:	f001 f935 	bl	8002c38 <HAL_RCC_GetPCLK1Freq>
 80019ce:	4603      	mov	r3, r0
 80019d0:	005b      	lsls	r3, r3, #1
 80019d2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80019d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019d6:	4a23      	ldr	r2, [pc, #140]	@ (8001a64 <HAL_InitTick+0xe8>)
 80019d8:	fba2 2303 	umull	r2, r3, r2, r3
 80019dc:	0c9b      	lsrs	r3, r3, #18
 80019de:	3b01      	subs	r3, #1
 80019e0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80019e2:	4b21      	ldr	r3, [pc, #132]	@ (8001a68 <HAL_InitTick+0xec>)
 80019e4:	4a21      	ldr	r2, [pc, #132]	@ (8001a6c <HAL_InitTick+0xf0>)
 80019e6:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80019e8:	4b1f      	ldr	r3, [pc, #124]	@ (8001a68 <HAL_InitTick+0xec>)
 80019ea:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80019ee:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80019f0:	4a1d      	ldr	r2, [pc, #116]	@ (8001a68 <HAL_InitTick+0xec>)
 80019f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019f4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80019f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001a68 <HAL_InitTick+0xec>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001a68 <HAL_InitTick+0xec>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a02:	4b19      	ldr	r3, [pc, #100]	@ (8001a68 <HAL_InitTick+0xec>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001a08:	4817      	ldr	r0, [pc, #92]	@ (8001a68 <HAL_InitTick+0xec>)
 8001a0a:	f001 f96f 	bl	8002cec <HAL_TIM_Base_Init>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001a14:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d11b      	bne.n	8001a54 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001a1c:	4812      	ldr	r0, [pc, #72]	@ (8001a68 <HAL_InitTick+0xec>)
 8001a1e:	f001 f9b5 	bl	8002d8c <HAL_TIM_Base_Start_IT>
 8001a22:	4603      	mov	r3, r0
 8001a24:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001a28:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d111      	bne.n	8001a54 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001a30:	2036      	movs	r0, #54	@ 0x36
 8001a32:	f000 fa0b 	bl	8001e4c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2b0f      	cmp	r3, #15
 8001a3a:	d808      	bhi.n	8001a4e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	6879      	ldr	r1, [r7, #4]
 8001a40:	2036      	movs	r0, #54	@ 0x36
 8001a42:	f000 f9e7 	bl	8001e14 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a46:	4a0a      	ldr	r2, [pc, #40]	@ (8001a70 <HAL_InitTick+0xf4>)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6013      	str	r3, [r2, #0]
 8001a4c:	e002      	b.n	8001a54 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001a54:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	3738      	adds	r7, #56	@ 0x38
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	40023800 	.word	0x40023800
 8001a64:	431bde83 	.word	0x431bde83
 8001a68:	20000188 	.word	0x20000188
 8001a6c:	40001000 	.word	0x40001000
 8001a70:	20000008 	.word	0x20000008

08001a74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a78:	bf00      	nop
 8001a7a:	e7fd      	b.n	8001a78 <NMI_Handler+0x4>

08001a7c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a80:	bf00      	nop
 8001a82:	e7fd      	b.n	8001a80 <HardFault_Handler+0x4>

08001a84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a88:	bf00      	nop
 8001a8a:	e7fd      	b.n	8001a88 <MemManage_Handler+0x4>

08001a8c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a90:	bf00      	nop
 8001a92:	e7fd      	b.n	8001a90 <BusFault_Handler+0x4>

08001a94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a98:	bf00      	nop
 8001a9a:	e7fd      	b.n	8001a98 <UsageFault_Handler+0x4>

08001a9c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001aa0:	bf00      	nop
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr

08001aaa <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001aaa:	b580      	push	{r7, lr}
 8001aac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001aae:	2001      	movs	r0, #1
 8001ab0:	f000 fc3a 	bl	8002328 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001ab4:	bf00      	nop
 8001ab6:	bd80      	pop	{r7, pc}

08001ab8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001abc:	4802      	ldr	r0, [pc, #8]	@ (8001ac8 <TIM2_IRQHandler+0x10>)
 8001abe:	f001 f9d5 	bl	8002e6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001ac2:	bf00      	nop
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	200000e8 	.word	0x200000e8

08001acc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ad0:	4802      	ldr	r0, [pc, #8]	@ (8001adc <USART2_IRQHandler+0x10>)
 8001ad2:	f001 fdcb 	bl	800366c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001ad6:	bf00      	nop
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	20000130 	.word	0x20000130

08001ae0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001ae4:	4802      	ldr	r0, [pc, #8]	@ (8001af0 <TIM6_DAC_IRQHandler+0x10>)
 8001ae6:	f001 f9c1 	bl	8002e6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001aea:	bf00      	nop
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	20000188 	.word	0x20000188

08001af4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b086      	sub	sp, #24
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001afc:	4a14      	ldr	r2, [pc, #80]	@ (8001b50 <_sbrk+0x5c>)
 8001afe:	4b15      	ldr	r3, [pc, #84]	@ (8001b54 <_sbrk+0x60>)
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b08:	4b13      	ldr	r3, [pc, #76]	@ (8001b58 <_sbrk+0x64>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d102      	bne.n	8001b16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b10:	4b11      	ldr	r3, [pc, #68]	@ (8001b58 <_sbrk+0x64>)
 8001b12:	4a12      	ldr	r2, [pc, #72]	@ (8001b5c <_sbrk+0x68>)
 8001b14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b16:	4b10      	ldr	r3, [pc, #64]	@ (8001b58 <_sbrk+0x64>)
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4413      	add	r3, r2
 8001b1e:	693a      	ldr	r2, [r7, #16]
 8001b20:	429a      	cmp	r2, r3
 8001b22:	d207      	bcs.n	8001b34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b24:	f006 f980 	bl	8007e28 <__errno>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	220c      	movs	r2, #12
 8001b2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b2e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b32:	e009      	b.n	8001b48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b34:	4b08      	ldr	r3, [pc, #32]	@ (8001b58 <_sbrk+0x64>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b3a:	4b07      	ldr	r3, [pc, #28]	@ (8001b58 <_sbrk+0x64>)
 8001b3c:	681a      	ldr	r2, [r3, #0]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	4413      	add	r3, r2
 8001b42:	4a05      	ldr	r2, [pc, #20]	@ (8001b58 <_sbrk+0x64>)
 8001b44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b46:	68fb      	ldr	r3, [r7, #12]
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3718      	adds	r7, #24
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	20020000 	.word	0x20020000
 8001b54:	00000400 	.word	0x00000400
 8001b58:	200001d0 	.word	0x200001d0
 8001b5c:	20004d08 	.word	0x20004d08

08001b60 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b64:	4b06      	ldr	r3, [pc, #24]	@ (8001b80 <SystemInit+0x20>)
 8001b66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b6a:	4a05      	ldr	r2, [pc, #20]	@ (8001b80 <SystemInit+0x20>)
 8001b6c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b70:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b74:	bf00      	nop
 8001b76:	46bd      	mov	sp, r7
 8001b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7c:	4770      	bx	lr
 8001b7e:	bf00      	nop
 8001b80:	e000ed00 	.word	0xe000ed00

08001b84 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001b84:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001bbc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001b88:	f7ff ffea 	bl	8001b60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b8c:	480c      	ldr	r0, [pc, #48]	@ (8001bc0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b8e:	490d      	ldr	r1, [pc, #52]	@ (8001bc4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b90:	4a0d      	ldr	r2, [pc, #52]	@ (8001bc8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b94:	e002      	b.n	8001b9c <LoopCopyDataInit>

08001b96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b9a:	3304      	adds	r3, #4

08001b9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ba0:	d3f9      	bcc.n	8001b96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ba2:	4a0a      	ldr	r2, [pc, #40]	@ (8001bcc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ba4:	4c0a      	ldr	r4, [pc, #40]	@ (8001bd0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ba6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ba8:	e001      	b.n	8001bae <LoopFillZerobss>

08001baa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001baa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bac:	3204      	adds	r2, #4

08001bae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bb0:	d3fb      	bcc.n	8001baa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bb2:	f006 f93f 	bl	8007e34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001bb6:	f7ff fc47 	bl	8001448 <main>
  bx  lr    
 8001bba:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001bbc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001bc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bc4:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001bc8:	08008860 	.word	0x08008860
  ldr r2, =_sbss
 8001bcc:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001bd0:	20004d08 	.word	0x20004d08

08001bd4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bd4:	e7fe      	b.n	8001bd4 <ADC_IRQHandler>
	...

08001bd8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001bdc:	4b0e      	ldr	r3, [pc, #56]	@ (8001c18 <HAL_Init+0x40>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a0d      	ldr	r2, [pc, #52]	@ (8001c18 <HAL_Init+0x40>)
 8001be2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001be6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001be8:	4b0b      	ldr	r3, [pc, #44]	@ (8001c18 <HAL_Init+0x40>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a0a      	ldr	r2, [pc, #40]	@ (8001c18 <HAL_Init+0x40>)
 8001bee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001bf2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bf4:	4b08      	ldr	r3, [pc, #32]	@ (8001c18 <HAL_Init+0x40>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a07      	ldr	r2, [pc, #28]	@ (8001c18 <HAL_Init+0x40>)
 8001bfa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bfe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c00:	2003      	movs	r0, #3
 8001c02:	f000 f8fc 	bl	8001dfe <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c06:	2000      	movs	r0, #0
 8001c08:	f7ff feb8 	bl	800197c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c0c:	f7ff fe14 	bl	8001838 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c10:	2300      	movs	r3, #0
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	40023c00 	.word	0x40023c00

08001c1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c20:	4b06      	ldr	r3, [pc, #24]	@ (8001c3c <HAL_IncTick+0x20>)
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	461a      	mov	r2, r3
 8001c26:	4b06      	ldr	r3, [pc, #24]	@ (8001c40 <HAL_IncTick+0x24>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4413      	add	r3, r2
 8001c2c:	4a04      	ldr	r2, [pc, #16]	@ (8001c40 <HAL_IncTick+0x24>)
 8001c2e:	6013      	str	r3, [r2, #0]
}
 8001c30:	bf00      	nop
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr
 8001c3a:	bf00      	nop
 8001c3c:	2000000c 	.word	0x2000000c
 8001c40:	200001d4 	.word	0x200001d4

08001c44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  return uwTick;
 8001c48:	4b03      	ldr	r3, [pc, #12]	@ (8001c58 <HAL_GetTick+0x14>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr
 8001c56:	bf00      	nop
 8001c58:	200001d4 	.word	0x200001d4

08001c5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b084      	sub	sp, #16
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c64:	f7ff ffee 	bl	8001c44 <HAL_GetTick>
 8001c68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c74:	d005      	beq.n	8001c82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c76:	4b0a      	ldr	r3, [pc, #40]	@ (8001ca0 <HAL_Delay+0x44>)
 8001c78:	781b      	ldrb	r3, [r3, #0]
 8001c7a:	461a      	mov	r2, r3
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	4413      	add	r3, r2
 8001c80:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c82:	bf00      	nop
 8001c84:	f7ff ffde 	bl	8001c44 <HAL_GetTick>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	68bb      	ldr	r3, [r7, #8]
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	68fa      	ldr	r2, [r7, #12]
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d8f7      	bhi.n	8001c84 <HAL_Delay+0x28>
  {
  }
}
 8001c94:	bf00      	nop
 8001c96:	bf00      	nop
 8001c98:	3710      	adds	r7, #16
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	2000000c 	.word	0x2000000c

08001ca4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b085      	sub	sp, #20
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	f003 0307 	and.w	r3, r3, #7
 8001cb2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cb4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ce8 <__NVIC_SetPriorityGrouping+0x44>)
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cba:	68ba      	ldr	r2, [r7, #8]
 8001cbc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ccc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001cd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cd6:	4a04      	ldr	r2, [pc, #16]	@ (8001ce8 <__NVIC_SetPriorityGrouping+0x44>)
 8001cd8:	68bb      	ldr	r3, [r7, #8]
 8001cda:	60d3      	str	r3, [r2, #12]
}
 8001cdc:	bf00      	nop
 8001cde:	3714      	adds	r7, #20
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr
 8001ce8:	e000ed00 	.word	0xe000ed00

08001cec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cf0:	4b04      	ldr	r3, [pc, #16]	@ (8001d04 <__NVIC_GetPriorityGrouping+0x18>)
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	0a1b      	lsrs	r3, r3, #8
 8001cf6:	f003 0307 	and.w	r3, r3, #7
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr
 8001d04:	e000ed00 	.word	0xe000ed00

08001d08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b083      	sub	sp, #12
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	4603      	mov	r3, r0
 8001d10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	db0b      	blt.n	8001d32 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d1a:	79fb      	ldrb	r3, [r7, #7]
 8001d1c:	f003 021f 	and.w	r2, r3, #31
 8001d20:	4907      	ldr	r1, [pc, #28]	@ (8001d40 <__NVIC_EnableIRQ+0x38>)
 8001d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d26:	095b      	lsrs	r3, r3, #5
 8001d28:	2001      	movs	r0, #1
 8001d2a:	fa00 f202 	lsl.w	r2, r0, r2
 8001d2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d32:	bf00      	nop
 8001d34:	370c      	adds	r7, #12
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	e000e100 	.word	0xe000e100

08001d44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	6039      	str	r1, [r7, #0]
 8001d4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	db0a      	blt.n	8001d6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	b2da      	uxtb	r2, r3
 8001d5c:	490c      	ldr	r1, [pc, #48]	@ (8001d90 <__NVIC_SetPriority+0x4c>)
 8001d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d62:	0112      	lsls	r2, r2, #4
 8001d64:	b2d2      	uxtb	r2, r2
 8001d66:	440b      	add	r3, r1
 8001d68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d6c:	e00a      	b.n	8001d84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	b2da      	uxtb	r2, r3
 8001d72:	4908      	ldr	r1, [pc, #32]	@ (8001d94 <__NVIC_SetPriority+0x50>)
 8001d74:	79fb      	ldrb	r3, [r7, #7]
 8001d76:	f003 030f 	and.w	r3, r3, #15
 8001d7a:	3b04      	subs	r3, #4
 8001d7c:	0112      	lsls	r2, r2, #4
 8001d7e:	b2d2      	uxtb	r2, r2
 8001d80:	440b      	add	r3, r1
 8001d82:	761a      	strb	r2, [r3, #24]
}
 8001d84:	bf00      	nop
 8001d86:	370c      	adds	r7, #12
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr
 8001d90:	e000e100 	.word	0xe000e100
 8001d94:	e000ed00 	.word	0xe000ed00

08001d98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b089      	sub	sp, #36	@ 0x24
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	60f8      	str	r0, [r7, #12]
 8001da0:	60b9      	str	r1, [r7, #8]
 8001da2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	f003 0307 	and.w	r3, r3, #7
 8001daa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dac:	69fb      	ldr	r3, [r7, #28]
 8001dae:	f1c3 0307 	rsb	r3, r3, #7
 8001db2:	2b04      	cmp	r3, #4
 8001db4:	bf28      	it	cs
 8001db6:	2304      	movcs	r3, #4
 8001db8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dba:	69fb      	ldr	r3, [r7, #28]
 8001dbc:	3304      	adds	r3, #4
 8001dbe:	2b06      	cmp	r3, #6
 8001dc0:	d902      	bls.n	8001dc8 <NVIC_EncodePriority+0x30>
 8001dc2:	69fb      	ldr	r3, [r7, #28]
 8001dc4:	3b03      	subs	r3, #3
 8001dc6:	e000      	b.n	8001dca <NVIC_EncodePriority+0x32>
 8001dc8:	2300      	movs	r3, #0
 8001dca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dcc:	f04f 32ff 	mov.w	r2, #4294967295
 8001dd0:	69bb      	ldr	r3, [r7, #24]
 8001dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd6:	43da      	mvns	r2, r3
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	401a      	ands	r2, r3
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001de0:	f04f 31ff 	mov.w	r1, #4294967295
 8001de4:	697b      	ldr	r3, [r7, #20]
 8001de6:	fa01 f303 	lsl.w	r3, r1, r3
 8001dea:	43d9      	mvns	r1, r3
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001df0:	4313      	orrs	r3, r2
         );
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	3724      	adds	r7, #36	@ 0x24
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr

08001dfe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dfe:	b580      	push	{r7, lr}
 8001e00:	b082      	sub	sp, #8
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	f7ff ff4c 	bl	8001ca4 <__NVIC_SetPriorityGrouping>
}
 8001e0c:	bf00      	nop
 8001e0e:	3708      	adds	r7, #8
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}

08001e14 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b086      	sub	sp, #24
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	60b9      	str	r1, [r7, #8]
 8001e1e:	607a      	str	r2, [r7, #4]
 8001e20:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e22:	2300      	movs	r3, #0
 8001e24:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e26:	f7ff ff61 	bl	8001cec <__NVIC_GetPriorityGrouping>
 8001e2a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e2c:	687a      	ldr	r2, [r7, #4]
 8001e2e:	68b9      	ldr	r1, [r7, #8]
 8001e30:	6978      	ldr	r0, [r7, #20]
 8001e32:	f7ff ffb1 	bl	8001d98 <NVIC_EncodePriority>
 8001e36:	4602      	mov	r2, r0
 8001e38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e3c:	4611      	mov	r1, r2
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f7ff ff80 	bl	8001d44 <__NVIC_SetPriority>
}
 8001e44:	bf00      	nop
 8001e46:	3718      	adds	r7, #24
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}

08001e4c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b082      	sub	sp, #8
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	4603      	mov	r3, r0
 8001e54:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f7ff ff54 	bl	8001d08 <__NVIC_EnableIRQ>
}
 8001e60:	bf00      	nop
 8001e62:	3708      	adds	r7, #8
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}

08001e68 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b084      	sub	sp, #16
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e74:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001e76:	f7ff fee5 	bl	8001c44 <HAL_GetTick>
 8001e7a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001e82:	b2db      	uxtb	r3, r3
 8001e84:	2b02      	cmp	r3, #2
 8001e86:	d008      	beq.n	8001e9a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2280      	movs	r2, #128	@ 0x80
 8001e8c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2200      	movs	r2, #0
 8001e92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	e052      	b.n	8001f40 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	681a      	ldr	r2, [r3, #0]
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f022 0216 	bic.w	r2, r2, #22
 8001ea8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	695a      	ldr	r2, [r3, #20]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001eb8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d103      	bne.n	8001eca <HAL_DMA_Abort+0x62>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d007      	beq.n	8001eda <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f022 0208 	bic.w	r2, r2, #8
 8001ed8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f022 0201 	bic.w	r2, r2, #1
 8001ee8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001eea:	e013      	b.n	8001f14 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001eec:	f7ff feaa 	bl	8001c44 <HAL_GetTick>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	68bb      	ldr	r3, [r7, #8]
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	2b05      	cmp	r3, #5
 8001ef8:	d90c      	bls.n	8001f14 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2220      	movs	r2, #32
 8001efe:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2203      	movs	r2, #3
 8001f04:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001f10:	2303      	movs	r3, #3
 8001f12:	e015      	b.n	8001f40 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f003 0301 	and.w	r3, r3, #1
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d1e4      	bne.n	8001eec <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f26:	223f      	movs	r2, #63	@ 0x3f
 8001f28:	409a      	lsls	r2, r3
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2201      	movs	r2, #1
 8001f32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	2200      	movs	r2, #0
 8001f3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001f3e:	2300      	movs	r3, #0
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	3710      	adds	r7, #16
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}

08001f48 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001f56:	b2db      	uxtb	r3, r3
 8001f58:	2b02      	cmp	r3, #2
 8001f5a:	d004      	beq.n	8001f66 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2280      	movs	r2, #128	@ 0x80
 8001f60:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e00c      	b.n	8001f80 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2205      	movs	r2, #5
 8001f6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f022 0201 	bic.w	r2, r2, #1
 8001f7c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001f7e:	2300      	movs	r3, #0
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	370c      	adds	r7, #12
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr

08001f8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b089      	sub	sp, #36	@ 0x24
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
 8001f94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f96:	2300      	movs	r3, #0
 8001f98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	61fb      	str	r3, [r7, #28]
 8001fa6:	e16b      	b.n	8002280 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001fa8:	2201      	movs	r2, #1
 8001faa:	69fb      	ldr	r3, [r7, #28]
 8001fac:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	697a      	ldr	r2, [r7, #20]
 8001fb8:	4013      	ands	r3, r2
 8001fba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001fbc:	693a      	ldr	r2, [r7, #16]
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	f040 815a 	bne.w	800227a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	f003 0303 	and.w	r3, r3, #3
 8001fce:	2b01      	cmp	r3, #1
 8001fd0:	d005      	beq.n	8001fde <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001fda:	2b02      	cmp	r3, #2
 8001fdc:	d130      	bne.n	8002040 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	689b      	ldr	r3, [r3, #8]
 8001fe2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001fe4:	69fb      	ldr	r3, [r7, #28]
 8001fe6:	005b      	lsls	r3, r3, #1
 8001fe8:	2203      	movs	r2, #3
 8001fea:	fa02 f303 	lsl.w	r3, r2, r3
 8001fee:	43db      	mvns	r3, r3
 8001ff0:	69ba      	ldr	r2, [r7, #24]
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	68da      	ldr	r2, [r3, #12]
 8001ffa:	69fb      	ldr	r3, [r7, #28]
 8001ffc:	005b      	lsls	r3, r3, #1
 8001ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8002002:	69ba      	ldr	r2, [r7, #24]
 8002004:	4313      	orrs	r3, r2
 8002006:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	69ba      	ldr	r2, [r7, #24]
 800200c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002014:	2201      	movs	r2, #1
 8002016:	69fb      	ldr	r3, [r7, #28]
 8002018:	fa02 f303 	lsl.w	r3, r2, r3
 800201c:	43db      	mvns	r3, r3
 800201e:	69ba      	ldr	r2, [r7, #24]
 8002020:	4013      	ands	r3, r2
 8002022:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	091b      	lsrs	r3, r3, #4
 800202a:	f003 0201 	and.w	r2, r3, #1
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	fa02 f303 	lsl.w	r3, r2, r3
 8002034:	69ba      	ldr	r2, [r7, #24]
 8002036:	4313      	orrs	r3, r2
 8002038:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	69ba      	ldr	r2, [r7, #24]
 800203e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	f003 0303 	and.w	r3, r3, #3
 8002048:	2b03      	cmp	r3, #3
 800204a:	d017      	beq.n	800207c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	68db      	ldr	r3, [r3, #12]
 8002050:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	005b      	lsls	r3, r3, #1
 8002056:	2203      	movs	r2, #3
 8002058:	fa02 f303 	lsl.w	r3, r2, r3
 800205c:	43db      	mvns	r3, r3
 800205e:	69ba      	ldr	r2, [r7, #24]
 8002060:	4013      	ands	r3, r2
 8002062:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	689a      	ldr	r2, [r3, #8]
 8002068:	69fb      	ldr	r3, [r7, #28]
 800206a:	005b      	lsls	r3, r3, #1
 800206c:	fa02 f303 	lsl.w	r3, r2, r3
 8002070:	69ba      	ldr	r2, [r7, #24]
 8002072:	4313      	orrs	r3, r2
 8002074:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	69ba      	ldr	r2, [r7, #24]
 800207a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	f003 0303 	and.w	r3, r3, #3
 8002084:	2b02      	cmp	r3, #2
 8002086:	d123      	bne.n	80020d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002088:	69fb      	ldr	r3, [r7, #28]
 800208a:	08da      	lsrs	r2, r3, #3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	3208      	adds	r2, #8
 8002090:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002094:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002096:	69fb      	ldr	r3, [r7, #28]
 8002098:	f003 0307 	and.w	r3, r3, #7
 800209c:	009b      	lsls	r3, r3, #2
 800209e:	220f      	movs	r2, #15
 80020a0:	fa02 f303 	lsl.w	r3, r2, r3
 80020a4:	43db      	mvns	r3, r3
 80020a6:	69ba      	ldr	r2, [r7, #24]
 80020a8:	4013      	ands	r3, r2
 80020aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	691a      	ldr	r2, [r3, #16]
 80020b0:	69fb      	ldr	r3, [r7, #28]
 80020b2:	f003 0307 	and.w	r3, r3, #7
 80020b6:	009b      	lsls	r3, r3, #2
 80020b8:	fa02 f303 	lsl.w	r3, r2, r3
 80020bc:	69ba      	ldr	r2, [r7, #24]
 80020be:	4313      	orrs	r3, r2
 80020c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80020c2:	69fb      	ldr	r3, [r7, #28]
 80020c4:	08da      	lsrs	r2, r3, #3
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	3208      	adds	r2, #8
 80020ca:	69b9      	ldr	r1, [r7, #24]
 80020cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80020d6:	69fb      	ldr	r3, [r7, #28]
 80020d8:	005b      	lsls	r3, r3, #1
 80020da:	2203      	movs	r2, #3
 80020dc:	fa02 f303 	lsl.w	r3, r2, r3
 80020e0:	43db      	mvns	r3, r3
 80020e2:	69ba      	ldr	r2, [r7, #24]
 80020e4:	4013      	ands	r3, r2
 80020e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	f003 0203 	and.w	r2, r3, #3
 80020f0:	69fb      	ldr	r3, [r7, #28]
 80020f2:	005b      	lsls	r3, r3, #1
 80020f4:	fa02 f303 	lsl.w	r3, r2, r3
 80020f8:	69ba      	ldr	r2, [r7, #24]
 80020fa:	4313      	orrs	r3, r2
 80020fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	69ba      	ldr	r2, [r7, #24]
 8002102:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800210c:	2b00      	cmp	r3, #0
 800210e:	f000 80b4 	beq.w	800227a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002112:	2300      	movs	r3, #0
 8002114:	60fb      	str	r3, [r7, #12]
 8002116:	4b60      	ldr	r3, [pc, #384]	@ (8002298 <HAL_GPIO_Init+0x30c>)
 8002118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800211a:	4a5f      	ldr	r2, [pc, #380]	@ (8002298 <HAL_GPIO_Init+0x30c>)
 800211c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002120:	6453      	str	r3, [r2, #68]	@ 0x44
 8002122:	4b5d      	ldr	r3, [pc, #372]	@ (8002298 <HAL_GPIO_Init+0x30c>)
 8002124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002126:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800212a:	60fb      	str	r3, [r7, #12]
 800212c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800212e:	4a5b      	ldr	r2, [pc, #364]	@ (800229c <HAL_GPIO_Init+0x310>)
 8002130:	69fb      	ldr	r3, [r7, #28]
 8002132:	089b      	lsrs	r3, r3, #2
 8002134:	3302      	adds	r3, #2
 8002136:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800213a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800213c:	69fb      	ldr	r3, [r7, #28]
 800213e:	f003 0303 	and.w	r3, r3, #3
 8002142:	009b      	lsls	r3, r3, #2
 8002144:	220f      	movs	r2, #15
 8002146:	fa02 f303 	lsl.w	r3, r2, r3
 800214a:	43db      	mvns	r3, r3
 800214c:	69ba      	ldr	r2, [r7, #24]
 800214e:	4013      	ands	r3, r2
 8002150:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a52      	ldr	r2, [pc, #328]	@ (80022a0 <HAL_GPIO_Init+0x314>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d02b      	beq.n	80021b2 <HAL_GPIO_Init+0x226>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4a51      	ldr	r2, [pc, #324]	@ (80022a4 <HAL_GPIO_Init+0x318>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d025      	beq.n	80021ae <HAL_GPIO_Init+0x222>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4a50      	ldr	r2, [pc, #320]	@ (80022a8 <HAL_GPIO_Init+0x31c>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d01f      	beq.n	80021aa <HAL_GPIO_Init+0x21e>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4a4f      	ldr	r2, [pc, #316]	@ (80022ac <HAL_GPIO_Init+0x320>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d019      	beq.n	80021a6 <HAL_GPIO_Init+0x21a>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4a4e      	ldr	r2, [pc, #312]	@ (80022b0 <HAL_GPIO_Init+0x324>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d013      	beq.n	80021a2 <HAL_GPIO_Init+0x216>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	4a4d      	ldr	r2, [pc, #308]	@ (80022b4 <HAL_GPIO_Init+0x328>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d00d      	beq.n	800219e <HAL_GPIO_Init+0x212>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	4a4c      	ldr	r2, [pc, #304]	@ (80022b8 <HAL_GPIO_Init+0x32c>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d007      	beq.n	800219a <HAL_GPIO_Init+0x20e>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4a4b      	ldr	r2, [pc, #300]	@ (80022bc <HAL_GPIO_Init+0x330>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d101      	bne.n	8002196 <HAL_GPIO_Init+0x20a>
 8002192:	2307      	movs	r3, #7
 8002194:	e00e      	b.n	80021b4 <HAL_GPIO_Init+0x228>
 8002196:	2308      	movs	r3, #8
 8002198:	e00c      	b.n	80021b4 <HAL_GPIO_Init+0x228>
 800219a:	2306      	movs	r3, #6
 800219c:	e00a      	b.n	80021b4 <HAL_GPIO_Init+0x228>
 800219e:	2305      	movs	r3, #5
 80021a0:	e008      	b.n	80021b4 <HAL_GPIO_Init+0x228>
 80021a2:	2304      	movs	r3, #4
 80021a4:	e006      	b.n	80021b4 <HAL_GPIO_Init+0x228>
 80021a6:	2303      	movs	r3, #3
 80021a8:	e004      	b.n	80021b4 <HAL_GPIO_Init+0x228>
 80021aa:	2302      	movs	r3, #2
 80021ac:	e002      	b.n	80021b4 <HAL_GPIO_Init+0x228>
 80021ae:	2301      	movs	r3, #1
 80021b0:	e000      	b.n	80021b4 <HAL_GPIO_Init+0x228>
 80021b2:	2300      	movs	r3, #0
 80021b4:	69fa      	ldr	r2, [r7, #28]
 80021b6:	f002 0203 	and.w	r2, r2, #3
 80021ba:	0092      	lsls	r2, r2, #2
 80021bc:	4093      	lsls	r3, r2
 80021be:	69ba      	ldr	r2, [r7, #24]
 80021c0:	4313      	orrs	r3, r2
 80021c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80021c4:	4935      	ldr	r1, [pc, #212]	@ (800229c <HAL_GPIO_Init+0x310>)
 80021c6:	69fb      	ldr	r3, [r7, #28]
 80021c8:	089b      	lsrs	r3, r3, #2
 80021ca:	3302      	adds	r3, #2
 80021cc:	69ba      	ldr	r2, [r7, #24]
 80021ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80021d2:	4b3b      	ldr	r3, [pc, #236]	@ (80022c0 <HAL_GPIO_Init+0x334>)
 80021d4:	689b      	ldr	r3, [r3, #8]
 80021d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021d8:	693b      	ldr	r3, [r7, #16]
 80021da:	43db      	mvns	r3, r3
 80021dc:	69ba      	ldr	r2, [r7, #24]
 80021de:	4013      	ands	r3, r2
 80021e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d003      	beq.n	80021f6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80021ee:	69ba      	ldr	r2, [r7, #24]
 80021f0:	693b      	ldr	r3, [r7, #16]
 80021f2:	4313      	orrs	r3, r2
 80021f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80021f6:	4a32      	ldr	r2, [pc, #200]	@ (80022c0 <HAL_GPIO_Init+0x334>)
 80021f8:	69bb      	ldr	r3, [r7, #24]
 80021fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80021fc:	4b30      	ldr	r3, [pc, #192]	@ (80022c0 <HAL_GPIO_Init+0x334>)
 80021fe:	68db      	ldr	r3, [r3, #12]
 8002200:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002202:	693b      	ldr	r3, [r7, #16]
 8002204:	43db      	mvns	r3, r3
 8002206:	69ba      	ldr	r2, [r7, #24]
 8002208:	4013      	ands	r3, r2
 800220a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002214:	2b00      	cmp	r3, #0
 8002216:	d003      	beq.n	8002220 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002218:	69ba      	ldr	r2, [r7, #24]
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	4313      	orrs	r3, r2
 800221e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002220:	4a27      	ldr	r2, [pc, #156]	@ (80022c0 <HAL_GPIO_Init+0x334>)
 8002222:	69bb      	ldr	r3, [r7, #24]
 8002224:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002226:	4b26      	ldr	r3, [pc, #152]	@ (80022c0 <HAL_GPIO_Init+0x334>)
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800222c:	693b      	ldr	r3, [r7, #16]
 800222e:	43db      	mvns	r3, r3
 8002230:	69ba      	ldr	r2, [r7, #24]
 8002232:	4013      	ands	r3, r2
 8002234:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800223e:	2b00      	cmp	r3, #0
 8002240:	d003      	beq.n	800224a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002242:	69ba      	ldr	r2, [r7, #24]
 8002244:	693b      	ldr	r3, [r7, #16]
 8002246:	4313      	orrs	r3, r2
 8002248:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800224a:	4a1d      	ldr	r2, [pc, #116]	@ (80022c0 <HAL_GPIO_Init+0x334>)
 800224c:	69bb      	ldr	r3, [r7, #24]
 800224e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002250:	4b1b      	ldr	r3, [pc, #108]	@ (80022c0 <HAL_GPIO_Init+0x334>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	43db      	mvns	r3, r3
 800225a:	69ba      	ldr	r2, [r7, #24]
 800225c:	4013      	ands	r3, r2
 800225e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002268:	2b00      	cmp	r3, #0
 800226a:	d003      	beq.n	8002274 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800226c:	69ba      	ldr	r2, [r7, #24]
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	4313      	orrs	r3, r2
 8002272:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002274:	4a12      	ldr	r2, [pc, #72]	@ (80022c0 <HAL_GPIO_Init+0x334>)
 8002276:	69bb      	ldr	r3, [r7, #24]
 8002278:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800227a:	69fb      	ldr	r3, [r7, #28]
 800227c:	3301      	adds	r3, #1
 800227e:	61fb      	str	r3, [r7, #28]
 8002280:	69fb      	ldr	r3, [r7, #28]
 8002282:	2b0f      	cmp	r3, #15
 8002284:	f67f ae90 	bls.w	8001fa8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002288:	bf00      	nop
 800228a:	bf00      	nop
 800228c:	3724      	adds	r7, #36	@ 0x24
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr
 8002296:	bf00      	nop
 8002298:	40023800 	.word	0x40023800
 800229c:	40013800 	.word	0x40013800
 80022a0:	40020000 	.word	0x40020000
 80022a4:	40020400 	.word	0x40020400
 80022a8:	40020800 	.word	0x40020800
 80022ac:	40020c00 	.word	0x40020c00
 80022b0:	40021000 	.word	0x40021000
 80022b4:	40021400 	.word	0x40021400
 80022b8:	40021800 	.word	0x40021800
 80022bc:	40021c00 	.word	0x40021c00
 80022c0:	40013c00 	.word	0x40013c00

080022c4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b085      	sub	sp, #20
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	460b      	mov	r3, r1
 80022ce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	691a      	ldr	r2, [r3, #16]
 80022d4:	887b      	ldrh	r3, [r7, #2]
 80022d6:	4013      	ands	r3, r2
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d002      	beq.n	80022e2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80022dc:	2301      	movs	r3, #1
 80022de:	73fb      	strb	r3, [r7, #15]
 80022e0:	e001      	b.n	80022e6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80022e2:	2300      	movs	r3, #0
 80022e4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80022e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	3714      	adds	r7, #20
 80022ec:	46bd      	mov	sp, r7
 80022ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f2:	4770      	bx	lr

080022f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
 80022fc:	460b      	mov	r3, r1
 80022fe:	807b      	strh	r3, [r7, #2]
 8002300:	4613      	mov	r3, r2
 8002302:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002304:	787b      	ldrb	r3, [r7, #1]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d003      	beq.n	8002312 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800230a:	887a      	ldrh	r2, [r7, #2]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002310:	e003      	b.n	800231a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002312:	887b      	ldrh	r3, [r7, #2]
 8002314:	041a      	lsls	r2, r3, #16
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	619a      	str	r2, [r3, #24]
}
 800231a:	bf00      	nop
 800231c:	370c      	adds	r7, #12
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
	...

08002328 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	4603      	mov	r3, r0
 8002330:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002332:	4b08      	ldr	r3, [pc, #32]	@ (8002354 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002334:	695a      	ldr	r2, [r3, #20]
 8002336:	88fb      	ldrh	r3, [r7, #6]
 8002338:	4013      	ands	r3, r2
 800233a:	2b00      	cmp	r3, #0
 800233c:	d006      	beq.n	800234c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800233e:	4a05      	ldr	r2, [pc, #20]	@ (8002354 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002340:	88fb      	ldrh	r3, [r7, #6]
 8002342:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002344:	88fb      	ldrh	r3, [r7, #6]
 8002346:	4618      	mov	r0, r3
 8002348:	f7ff f838 	bl	80013bc <HAL_GPIO_EXTI_Callback>
  }
}
 800234c:	bf00      	nop
 800234e:	3708      	adds	r7, #8
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}
 8002354:	40013c00 	.word	0x40013c00

08002358 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b086      	sub	sp, #24
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d101      	bne.n	800236a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	e267      	b.n	800283a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f003 0301 	and.w	r3, r3, #1
 8002372:	2b00      	cmp	r3, #0
 8002374:	d075      	beq.n	8002462 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002376:	4b88      	ldr	r3, [pc, #544]	@ (8002598 <HAL_RCC_OscConfig+0x240>)
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	f003 030c 	and.w	r3, r3, #12
 800237e:	2b04      	cmp	r3, #4
 8002380:	d00c      	beq.n	800239c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002382:	4b85      	ldr	r3, [pc, #532]	@ (8002598 <HAL_RCC_OscConfig+0x240>)
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800238a:	2b08      	cmp	r3, #8
 800238c:	d112      	bne.n	80023b4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800238e:	4b82      	ldr	r3, [pc, #520]	@ (8002598 <HAL_RCC_OscConfig+0x240>)
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002396:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800239a:	d10b      	bne.n	80023b4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800239c:	4b7e      	ldr	r3, [pc, #504]	@ (8002598 <HAL_RCC_OscConfig+0x240>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d05b      	beq.n	8002460 <HAL_RCC_OscConfig+0x108>
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d157      	bne.n	8002460 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	e242      	b.n	800283a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023bc:	d106      	bne.n	80023cc <HAL_RCC_OscConfig+0x74>
 80023be:	4b76      	ldr	r3, [pc, #472]	@ (8002598 <HAL_RCC_OscConfig+0x240>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a75      	ldr	r2, [pc, #468]	@ (8002598 <HAL_RCC_OscConfig+0x240>)
 80023c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023c8:	6013      	str	r3, [r2, #0]
 80023ca:	e01d      	b.n	8002408 <HAL_RCC_OscConfig+0xb0>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80023d4:	d10c      	bne.n	80023f0 <HAL_RCC_OscConfig+0x98>
 80023d6:	4b70      	ldr	r3, [pc, #448]	@ (8002598 <HAL_RCC_OscConfig+0x240>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a6f      	ldr	r2, [pc, #444]	@ (8002598 <HAL_RCC_OscConfig+0x240>)
 80023dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80023e0:	6013      	str	r3, [r2, #0]
 80023e2:	4b6d      	ldr	r3, [pc, #436]	@ (8002598 <HAL_RCC_OscConfig+0x240>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4a6c      	ldr	r2, [pc, #432]	@ (8002598 <HAL_RCC_OscConfig+0x240>)
 80023e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023ec:	6013      	str	r3, [r2, #0]
 80023ee:	e00b      	b.n	8002408 <HAL_RCC_OscConfig+0xb0>
 80023f0:	4b69      	ldr	r3, [pc, #420]	@ (8002598 <HAL_RCC_OscConfig+0x240>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a68      	ldr	r2, [pc, #416]	@ (8002598 <HAL_RCC_OscConfig+0x240>)
 80023f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023fa:	6013      	str	r3, [r2, #0]
 80023fc:	4b66      	ldr	r3, [pc, #408]	@ (8002598 <HAL_RCC_OscConfig+0x240>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a65      	ldr	r2, [pc, #404]	@ (8002598 <HAL_RCC_OscConfig+0x240>)
 8002402:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002406:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d013      	beq.n	8002438 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002410:	f7ff fc18 	bl	8001c44 <HAL_GetTick>
 8002414:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002416:	e008      	b.n	800242a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002418:	f7ff fc14 	bl	8001c44 <HAL_GetTick>
 800241c:	4602      	mov	r2, r0
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	2b64      	cmp	r3, #100	@ 0x64
 8002424:	d901      	bls.n	800242a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e207      	b.n	800283a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800242a:	4b5b      	ldr	r3, [pc, #364]	@ (8002598 <HAL_RCC_OscConfig+0x240>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d0f0      	beq.n	8002418 <HAL_RCC_OscConfig+0xc0>
 8002436:	e014      	b.n	8002462 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002438:	f7ff fc04 	bl	8001c44 <HAL_GetTick>
 800243c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800243e:	e008      	b.n	8002452 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002440:	f7ff fc00 	bl	8001c44 <HAL_GetTick>
 8002444:	4602      	mov	r2, r0
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	2b64      	cmp	r3, #100	@ 0x64
 800244c:	d901      	bls.n	8002452 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800244e:	2303      	movs	r3, #3
 8002450:	e1f3      	b.n	800283a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002452:	4b51      	ldr	r3, [pc, #324]	@ (8002598 <HAL_RCC_OscConfig+0x240>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800245a:	2b00      	cmp	r3, #0
 800245c:	d1f0      	bne.n	8002440 <HAL_RCC_OscConfig+0xe8>
 800245e:	e000      	b.n	8002462 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002460:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f003 0302 	and.w	r3, r3, #2
 800246a:	2b00      	cmp	r3, #0
 800246c:	d063      	beq.n	8002536 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800246e:	4b4a      	ldr	r3, [pc, #296]	@ (8002598 <HAL_RCC_OscConfig+0x240>)
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	f003 030c 	and.w	r3, r3, #12
 8002476:	2b00      	cmp	r3, #0
 8002478:	d00b      	beq.n	8002492 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800247a:	4b47      	ldr	r3, [pc, #284]	@ (8002598 <HAL_RCC_OscConfig+0x240>)
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002482:	2b08      	cmp	r3, #8
 8002484:	d11c      	bne.n	80024c0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002486:	4b44      	ldr	r3, [pc, #272]	@ (8002598 <HAL_RCC_OscConfig+0x240>)
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800248e:	2b00      	cmp	r3, #0
 8002490:	d116      	bne.n	80024c0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002492:	4b41      	ldr	r3, [pc, #260]	@ (8002598 <HAL_RCC_OscConfig+0x240>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f003 0302 	and.w	r3, r3, #2
 800249a:	2b00      	cmp	r3, #0
 800249c:	d005      	beq.n	80024aa <HAL_RCC_OscConfig+0x152>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	68db      	ldr	r3, [r3, #12]
 80024a2:	2b01      	cmp	r3, #1
 80024a4:	d001      	beq.n	80024aa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e1c7      	b.n	800283a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024aa:	4b3b      	ldr	r3, [pc, #236]	@ (8002598 <HAL_RCC_OscConfig+0x240>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	691b      	ldr	r3, [r3, #16]
 80024b6:	00db      	lsls	r3, r3, #3
 80024b8:	4937      	ldr	r1, [pc, #220]	@ (8002598 <HAL_RCC_OscConfig+0x240>)
 80024ba:	4313      	orrs	r3, r2
 80024bc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024be:	e03a      	b.n	8002536 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d020      	beq.n	800250a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024c8:	4b34      	ldr	r3, [pc, #208]	@ (800259c <HAL_RCC_OscConfig+0x244>)
 80024ca:	2201      	movs	r2, #1
 80024cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024ce:	f7ff fbb9 	bl	8001c44 <HAL_GetTick>
 80024d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024d4:	e008      	b.n	80024e8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024d6:	f7ff fbb5 	bl	8001c44 <HAL_GetTick>
 80024da:	4602      	mov	r2, r0
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	1ad3      	subs	r3, r2, r3
 80024e0:	2b02      	cmp	r3, #2
 80024e2:	d901      	bls.n	80024e8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80024e4:	2303      	movs	r3, #3
 80024e6:	e1a8      	b.n	800283a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024e8:	4b2b      	ldr	r3, [pc, #172]	@ (8002598 <HAL_RCC_OscConfig+0x240>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 0302 	and.w	r3, r3, #2
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d0f0      	beq.n	80024d6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024f4:	4b28      	ldr	r3, [pc, #160]	@ (8002598 <HAL_RCC_OscConfig+0x240>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	691b      	ldr	r3, [r3, #16]
 8002500:	00db      	lsls	r3, r3, #3
 8002502:	4925      	ldr	r1, [pc, #148]	@ (8002598 <HAL_RCC_OscConfig+0x240>)
 8002504:	4313      	orrs	r3, r2
 8002506:	600b      	str	r3, [r1, #0]
 8002508:	e015      	b.n	8002536 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800250a:	4b24      	ldr	r3, [pc, #144]	@ (800259c <HAL_RCC_OscConfig+0x244>)
 800250c:	2200      	movs	r2, #0
 800250e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002510:	f7ff fb98 	bl	8001c44 <HAL_GetTick>
 8002514:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002516:	e008      	b.n	800252a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002518:	f7ff fb94 	bl	8001c44 <HAL_GetTick>
 800251c:	4602      	mov	r2, r0
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	1ad3      	subs	r3, r2, r3
 8002522:	2b02      	cmp	r3, #2
 8002524:	d901      	bls.n	800252a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002526:	2303      	movs	r3, #3
 8002528:	e187      	b.n	800283a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800252a:	4b1b      	ldr	r3, [pc, #108]	@ (8002598 <HAL_RCC_OscConfig+0x240>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 0302 	and.w	r3, r3, #2
 8002532:	2b00      	cmp	r3, #0
 8002534:	d1f0      	bne.n	8002518 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 0308 	and.w	r3, r3, #8
 800253e:	2b00      	cmp	r3, #0
 8002540:	d036      	beq.n	80025b0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	695b      	ldr	r3, [r3, #20]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d016      	beq.n	8002578 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800254a:	4b15      	ldr	r3, [pc, #84]	@ (80025a0 <HAL_RCC_OscConfig+0x248>)
 800254c:	2201      	movs	r2, #1
 800254e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002550:	f7ff fb78 	bl	8001c44 <HAL_GetTick>
 8002554:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002556:	e008      	b.n	800256a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002558:	f7ff fb74 	bl	8001c44 <HAL_GetTick>
 800255c:	4602      	mov	r2, r0
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	2b02      	cmp	r3, #2
 8002564:	d901      	bls.n	800256a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002566:	2303      	movs	r3, #3
 8002568:	e167      	b.n	800283a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800256a:	4b0b      	ldr	r3, [pc, #44]	@ (8002598 <HAL_RCC_OscConfig+0x240>)
 800256c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800256e:	f003 0302 	and.w	r3, r3, #2
 8002572:	2b00      	cmp	r3, #0
 8002574:	d0f0      	beq.n	8002558 <HAL_RCC_OscConfig+0x200>
 8002576:	e01b      	b.n	80025b0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002578:	4b09      	ldr	r3, [pc, #36]	@ (80025a0 <HAL_RCC_OscConfig+0x248>)
 800257a:	2200      	movs	r2, #0
 800257c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800257e:	f7ff fb61 	bl	8001c44 <HAL_GetTick>
 8002582:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002584:	e00e      	b.n	80025a4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002586:	f7ff fb5d 	bl	8001c44 <HAL_GetTick>
 800258a:	4602      	mov	r2, r0
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	1ad3      	subs	r3, r2, r3
 8002590:	2b02      	cmp	r3, #2
 8002592:	d907      	bls.n	80025a4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002594:	2303      	movs	r3, #3
 8002596:	e150      	b.n	800283a <HAL_RCC_OscConfig+0x4e2>
 8002598:	40023800 	.word	0x40023800
 800259c:	42470000 	.word	0x42470000
 80025a0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025a4:	4b88      	ldr	r3, [pc, #544]	@ (80027c8 <HAL_RCC_OscConfig+0x470>)
 80025a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025a8:	f003 0302 	and.w	r3, r3, #2
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d1ea      	bne.n	8002586 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f003 0304 	and.w	r3, r3, #4
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	f000 8097 	beq.w	80026ec <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025be:	2300      	movs	r3, #0
 80025c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025c2:	4b81      	ldr	r3, [pc, #516]	@ (80027c8 <HAL_RCC_OscConfig+0x470>)
 80025c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d10f      	bne.n	80025ee <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025ce:	2300      	movs	r3, #0
 80025d0:	60bb      	str	r3, [r7, #8]
 80025d2:	4b7d      	ldr	r3, [pc, #500]	@ (80027c8 <HAL_RCC_OscConfig+0x470>)
 80025d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025d6:	4a7c      	ldr	r2, [pc, #496]	@ (80027c8 <HAL_RCC_OscConfig+0x470>)
 80025d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80025de:	4b7a      	ldr	r3, [pc, #488]	@ (80027c8 <HAL_RCC_OscConfig+0x470>)
 80025e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025e6:	60bb      	str	r3, [r7, #8]
 80025e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025ea:	2301      	movs	r3, #1
 80025ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025ee:	4b77      	ldr	r3, [pc, #476]	@ (80027cc <HAL_RCC_OscConfig+0x474>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d118      	bne.n	800262c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80025fa:	4b74      	ldr	r3, [pc, #464]	@ (80027cc <HAL_RCC_OscConfig+0x474>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a73      	ldr	r2, [pc, #460]	@ (80027cc <HAL_RCC_OscConfig+0x474>)
 8002600:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002604:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002606:	f7ff fb1d 	bl	8001c44 <HAL_GetTick>
 800260a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800260c:	e008      	b.n	8002620 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800260e:	f7ff fb19 	bl	8001c44 <HAL_GetTick>
 8002612:	4602      	mov	r2, r0
 8002614:	693b      	ldr	r3, [r7, #16]
 8002616:	1ad3      	subs	r3, r2, r3
 8002618:	2b02      	cmp	r3, #2
 800261a:	d901      	bls.n	8002620 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800261c:	2303      	movs	r3, #3
 800261e:	e10c      	b.n	800283a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002620:	4b6a      	ldr	r3, [pc, #424]	@ (80027cc <HAL_RCC_OscConfig+0x474>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002628:	2b00      	cmp	r3, #0
 800262a:	d0f0      	beq.n	800260e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	2b01      	cmp	r3, #1
 8002632:	d106      	bne.n	8002642 <HAL_RCC_OscConfig+0x2ea>
 8002634:	4b64      	ldr	r3, [pc, #400]	@ (80027c8 <HAL_RCC_OscConfig+0x470>)
 8002636:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002638:	4a63      	ldr	r2, [pc, #396]	@ (80027c8 <HAL_RCC_OscConfig+0x470>)
 800263a:	f043 0301 	orr.w	r3, r3, #1
 800263e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002640:	e01c      	b.n	800267c <HAL_RCC_OscConfig+0x324>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	2b05      	cmp	r3, #5
 8002648:	d10c      	bne.n	8002664 <HAL_RCC_OscConfig+0x30c>
 800264a:	4b5f      	ldr	r3, [pc, #380]	@ (80027c8 <HAL_RCC_OscConfig+0x470>)
 800264c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800264e:	4a5e      	ldr	r2, [pc, #376]	@ (80027c8 <HAL_RCC_OscConfig+0x470>)
 8002650:	f043 0304 	orr.w	r3, r3, #4
 8002654:	6713      	str	r3, [r2, #112]	@ 0x70
 8002656:	4b5c      	ldr	r3, [pc, #368]	@ (80027c8 <HAL_RCC_OscConfig+0x470>)
 8002658:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800265a:	4a5b      	ldr	r2, [pc, #364]	@ (80027c8 <HAL_RCC_OscConfig+0x470>)
 800265c:	f043 0301 	orr.w	r3, r3, #1
 8002660:	6713      	str	r3, [r2, #112]	@ 0x70
 8002662:	e00b      	b.n	800267c <HAL_RCC_OscConfig+0x324>
 8002664:	4b58      	ldr	r3, [pc, #352]	@ (80027c8 <HAL_RCC_OscConfig+0x470>)
 8002666:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002668:	4a57      	ldr	r2, [pc, #348]	@ (80027c8 <HAL_RCC_OscConfig+0x470>)
 800266a:	f023 0301 	bic.w	r3, r3, #1
 800266e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002670:	4b55      	ldr	r3, [pc, #340]	@ (80027c8 <HAL_RCC_OscConfig+0x470>)
 8002672:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002674:	4a54      	ldr	r2, [pc, #336]	@ (80027c8 <HAL_RCC_OscConfig+0x470>)
 8002676:	f023 0304 	bic.w	r3, r3, #4
 800267a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d015      	beq.n	80026b0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002684:	f7ff fade 	bl	8001c44 <HAL_GetTick>
 8002688:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800268a:	e00a      	b.n	80026a2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800268c:	f7ff fada 	bl	8001c44 <HAL_GetTick>
 8002690:	4602      	mov	r2, r0
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	1ad3      	subs	r3, r2, r3
 8002696:	f241 3288 	movw	r2, #5000	@ 0x1388
 800269a:	4293      	cmp	r3, r2
 800269c:	d901      	bls.n	80026a2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800269e:	2303      	movs	r3, #3
 80026a0:	e0cb      	b.n	800283a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026a2:	4b49      	ldr	r3, [pc, #292]	@ (80027c8 <HAL_RCC_OscConfig+0x470>)
 80026a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026a6:	f003 0302 	and.w	r3, r3, #2
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d0ee      	beq.n	800268c <HAL_RCC_OscConfig+0x334>
 80026ae:	e014      	b.n	80026da <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026b0:	f7ff fac8 	bl	8001c44 <HAL_GetTick>
 80026b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026b6:	e00a      	b.n	80026ce <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026b8:	f7ff fac4 	bl	8001c44 <HAL_GetTick>
 80026bc:	4602      	mov	r2, r0
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d901      	bls.n	80026ce <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80026ca:	2303      	movs	r3, #3
 80026cc:	e0b5      	b.n	800283a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026ce:	4b3e      	ldr	r3, [pc, #248]	@ (80027c8 <HAL_RCC_OscConfig+0x470>)
 80026d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026d2:	f003 0302 	and.w	r3, r3, #2
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d1ee      	bne.n	80026b8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80026da:	7dfb      	ldrb	r3, [r7, #23]
 80026dc:	2b01      	cmp	r3, #1
 80026de:	d105      	bne.n	80026ec <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026e0:	4b39      	ldr	r3, [pc, #228]	@ (80027c8 <HAL_RCC_OscConfig+0x470>)
 80026e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e4:	4a38      	ldr	r2, [pc, #224]	@ (80027c8 <HAL_RCC_OscConfig+0x470>)
 80026e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80026ea:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	699b      	ldr	r3, [r3, #24]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	f000 80a1 	beq.w	8002838 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80026f6:	4b34      	ldr	r3, [pc, #208]	@ (80027c8 <HAL_RCC_OscConfig+0x470>)
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	f003 030c 	and.w	r3, r3, #12
 80026fe:	2b08      	cmp	r3, #8
 8002700:	d05c      	beq.n	80027bc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	699b      	ldr	r3, [r3, #24]
 8002706:	2b02      	cmp	r3, #2
 8002708:	d141      	bne.n	800278e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800270a:	4b31      	ldr	r3, [pc, #196]	@ (80027d0 <HAL_RCC_OscConfig+0x478>)
 800270c:	2200      	movs	r2, #0
 800270e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002710:	f7ff fa98 	bl	8001c44 <HAL_GetTick>
 8002714:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002716:	e008      	b.n	800272a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002718:	f7ff fa94 	bl	8001c44 <HAL_GetTick>
 800271c:	4602      	mov	r2, r0
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	1ad3      	subs	r3, r2, r3
 8002722:	2b02      	cmp	r3, #2
 8002724:	d901      	bls.n	800272a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002726:	2303      	movs	r3, #3
 8002728:	e087      	b.n	800283a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800272a:	4b27      	ldr	r3, [pc, #156]	@ (80027c8 <HAL_RCC_OscConfig+0x470>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002732:	2b00      	cmp	r3, #0
 8002734:	d1f0      	bne.n	8002718 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	69da      	ldr	r2, [r3, #28]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6a1b      	ldr	r3, [r3, #32]
 800273e:	431a      	orrs	r2, r3
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002744:	019b      	lsls	r3, r3, #6
 8002746:	431a      	orrs	r2, r3
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800274c:	085b      	lsrs	r3, r3, #1
 800274e:	3b01      	subs	r3, #1
 8002750:	041b      	lsls	r3, r3, #16
 8002752:	431a      	orrs	r2, r3
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002758:	061b      	lsls	r3, r3, #24
 800275a:	491b      	ldr	r1, [pc, #108]	@ (80027c8 <HAL_RCC_OscConfig+0x470>)
 800275c:	4313      	orrs	r3, r2
 800275e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002760:	4b1b      	ldr	r3, [pc, #108]	@ (80027d0 <HAL_RCC_OscConfig+0x478>)
 8002762:	2201      	movs	r2, #1
 8002764:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002766:	f7ff fa6d 	bl	8001c44 <HAL_GetTick>
 800276a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800276c:	e008      	b.n	8002780 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800276e:	f7ff fa69 	bl	8001c44 <HAL_GetTick>
 8002772:	4602      	mov	r2, r0
 8002774:	693b      	ldr	r3, [r7, #16]
 8002776:	1ad3      	subs	r3, r2, r3
 8002778:	2b02      	cmp	r3, #2
 800277a:	d901      	bls.n	8002780 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800277c:	2303      	movs	r3, #3
 800277e:	e05c      	b.n	800283a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002780:	4b11      	ldr	r3, [pc, #68]	@ (80027c8 <HAL_RCC_OscConfig+0x470>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002788:	2b00      	cmp	r3, #0
 800278a:	d0f0      	beq.n	800276e <HAL_RCC_OscConfig+0x416>
 800278c:	e054      	b.n	8002838 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800278e:	4b10      	ldr	r3, [pc, #64]	@ (80027d0 <HAL_RCC_OscConfig+0x478>)
 8002790:	2200      	movs	r2, #0
 8002792:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002794:	f7ff fa56 	bl	8001c44 <HAL_GetTick>
 8002798:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800279a:	e008      	b.n	80027ae <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800279c:	f7ff fa52 	bl	8001c44 <HAL_GetTick>
 80027a0:	4602      	mov	r2, r0
 80027a2:	693b      	ldr	r3, [r7, #16]
 80027a4:	1ad3      	subs	r3, r2, r3
 80027a6:	2b02      	cmp	r3, #2
 80027a8:	d901      	bls.n	80027ae <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80027aa:	2303      	movs	r3, #3
 80027ac:	e045      	b.n	800283a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027ae:	4b06      	ldr	r3, [pc, #24]	@ (80027c8 <HAL_RCC_OscConfig+0x470>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d1f0      	bne.n	800279c <HAL_RCC_OscConfig+0x444>
 80027ba:	e03d      	b.n	8002838 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	699b      	ldr	r3, [r3, #24]
 80027c0:	2b01      	cmp	r3, #1
 80027c2:	d107      	bne.n	80027d4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80027c4:	2301      	movs	r3, #1
 80027c6:	e038      	b.n	800283a <HAL_RCC_OscConfig+0x4e2>
 80027c8:	40023800 	.word	0x40023800
 80027cc:	40007000 	.word	0x40007000
 80027d0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80027d4:	4b1b      	ldr	r3, [pc, #108]	@ (8002844 <HAL_RCC_OscConfig+0x4ec>)
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	699b      	ldr	r3, [r3, #24]
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d028      	beq.n	8002834 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80027ec:	429a      	cmp	r2, r3
 80027ee:	d121      	bne.n	8002834 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027fa:	429a      	cmp	r2, r3
 80027fc:	d11a      	bne.n	8002834 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80027fe:	68fa      	ldr	r2, [r7, #12]
 8002800:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002804:	4013      	ands	r3, r2
 8002806:	687a      	ldr	r2, [r7, #4]
 8002808:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800280a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800280c:	4293      	cmp	r3, r2
 800280e:	d111      	bne.n	8002834 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800281a:	085b      	lsrs	r3, r3, #1
 800281c:	3b01      	subs	r3, #1
 800281e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002820:	429a      	cmp	r2, r3
 8002822:	d107      	bne.n	8002834 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800282e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002830:	429a      	cmp	r2, r3
 8002832:	d001      	beq.n	8002838 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002834:	2301      	movs	r3, #1
 8002836:	e000      	b.n	800283a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002838:	2300      	movs	r3, #0
}
 800283a:	4618      	mov	r0, r3
 800283c:	3718      	adds	r7, #24
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	40023800 	.word	0x40023800

08002848 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b084      	sub	sp, #16
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
 8002850:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d101      	bne.n	800285c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	e0cc      	b.n	80029f6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800285c:	4b68      	ldr	r3, [pc, #416]	@ (8002a00 <HAL_RCC_ClockConfig+0x1b8>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f003 0307 	and.w	r3, r3, #7
 8002864:	683a      	ldr	r2, [r7, #0]
 8002866:	429a      	cmp	r2, r3
 8002868:	d90c      	bls.n	8002884 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800286a:	4b65      	ldr	r3, [pc, #404]	@ (8002a00 <HAL_RCC_ClockConfig+0x1b8>)
 800286c:	683a      	ldr	r2, [r7, #0]
 800286e:	b2d2      	uxtb	r2, r2
 8002870:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002872:	4b63      	ldr	r3, [pc, #396]	@ (8002a00 <HAL_RCC_ClockConfig+0x1b8>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f003 0307 	and.w	r3, r3, #7
 800287a:	683a      	ldr	r2, [r7, #0]
 800287c:	429a      	cmp	r2, r3
 800287e:	d001      	beq.n	8002884 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002880:	2301      	movs	r3, #1
 8002882:	e0b8      	b.n	80029f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f003 0302 	and.w	r3, r3, #2
 800288c:	2b00      	cmp	r3, #0
 800288e:	d020      	beq.n	80028d2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f003 0304 	and.w	r3, r3, #4
 8002898:	2b00      	cmp	r3, #0
 800289a:	d005      	beq.n	80028a8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800289c:	4b59      	ldr	r3, [pc, #356]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	4a58      	ldr	r2, [pc, #352]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 80028a2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80028a6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f003 0308 	and.w	r3, r3, #8
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d005      	beq.n	80028c0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80028b4:	4b53      	ldr	r3, [pc, #332]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	4a52      	ldr	r2, [pc, #328]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 80028ba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80028be:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028c0:	4b50      	ldr	r3, [pc, #320]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	494d      	ldr	r1, [pc, #308]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 80028ce:	4313      	orrs	r3, r2
 80028d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 0301 	and.w	r3, r3, #1
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d044      	beq.n	8002968 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d107      	bne.n	80028f6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028e6:	4b47      	ldr	r3, [pc, #284]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d119      	bne.n	8002926 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e07f      	b.n	80029f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d003      	beq.n	8002906 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002902:	2b03      	cmp	r3, #3
 8002904:	d107      	bne.n	8002916 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002906:	4b3f      	ldr	r3, [pc, #252]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800290e:	2b00      	cmp	r3, #0
 8002910:	d109      	bne.n	8002926 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	e06f      	b.n	80029f6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002916:	4b3b      	ldr	r3, [pc, #236]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 0302 	and.w	r3, r3, #2
 800291e:	2b00      	cmp	r3, #0
 8002920:	d101      	bne.n	8002926 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e067      	b.n	80029f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002926:	4b37      	ldr	r3, [pc, #220]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	f023 0203 	bic.w	r2, r3, #3
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	4934      	ldr	r1, [pc, #208]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 8002934:	4313      	orrs	r3, r2
 8002936:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002938:	f7ff f984 	bl	8001c44 <HAL_GetTick>
 800293c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800293e:	e00a      	b.n	8002956 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002940:	f7ff f980 	bl	8001c44 <HAL_GetTick>
 8002944:	4602      	mov	r2, r0
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	1ad3      	subs	r3, r2, r3
 800294a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800294e:	4293      	cmp	r3, r2
 8002950:	d901      	bls.n	8002956 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002952:	2303      	movs	r3, #3
 8002954:	e04f      	b.n	80029f6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002956:	4b2b      	ldr	r3, [pc, #172]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	f003 020c 	and.w	r2, r3, #12
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	009b      	lsls	r3, r3, #2
 8002964:	429a      	cmp	r2, r3
 8002966:	d1eb      	bne.n	8002940 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002968:	4b25      	ldr	r3, [pc, #148]	@ (8002a00 <HAL_RCC_ClockConfig+0x1b8>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f003 0307 	and.w	r3, r3, #7
 8002970:	683a      	ldr	r2, [r7, #0]
 8002972:	429a      	cmp	r2, r3
 8002974:	d20c      	bcs.n	8002990 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002976:	4b22      	ldr	r3, [pc, #136]	@ (8002a00 <HAL_RCC_ClockConfig+0x1b8>)
 8002978:	683a      	ldr	r2, [r7, #0]
 800297a:	b2d2      	uxtb	r2, r2
 800297c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800297e:	4b20      	ldr	r3, [pc, #128]	@ (8002a00 <HAL_RCC_ClockConfig+0x1b8>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 0307 	and.w	r3, r3, #7
 8002986:	683a      	ldr	r2, [r7, #0]
 8002988:	429a      	cmp	r2, r3
 800298a:	d001      	beq.n	8002990 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	e032      	b.n	80029f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f003 0304 	and.w	r3, r3, #4
 8002998:	2b00      	cmp	r3, #0
 800299a:	d008      	beq.n	80029ae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800299c:	4b19      	ldr	r3, [pc, #100]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	68db      	ldr	r3, [r3, #12]
 80029a8:	4916      	ldr	r1, [pc, #88]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 80029aa:	4313      	orrs	r3, r2
 80029ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 0308 	and.w	r3, r3, #8
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d009      	beq.n	80029ce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029ba:	4b12      	ldr	r3, [pc, #72]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 80029bc:	689b      	ldr	r3, [r3, #8]
 80029be:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	691b      	ldr	r3, [r3, #16]
 80029c6:	00db      	lsls	r3, r3, #3
 80029c8:	490e      	ldr	r1, [pc, #56]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 80029ca:	4313      	orrs	r3, r2
 80029cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80029ce:	f000 f821 	bl	8002a14 <HAL_RCC_GetSysClockFreq>
 80029d2:	4602      	mov	r2, r0
 80029d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 80029d6:	689b      	ldr	r3, [r3, #8]
 80029d8:	091b      	lsrs	r3, r3, #4
 80029da:	f003 030f 	and.w	r3, r3, #15
 80029de:	490a      	ldr	r1, [pc, #40]	@ (8002a08 <HAL_RCC_ClockConfig+0x1c0>)
 80029e0:	5ccb      	ldrb	r3, [r1, r3]
 80029e2:	fa22 f303 	lsr.w	r3, r2, r3
 80029e6:	4a09      	ldr	r2, [pc, #36]	@ (8002a0c <HAL_RCC_ClockConfig+0x1c4>)
 80029e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80029ea:	4b09      	ldr	r3, [pc, #36]	@ (8002a10 <HAL_RCC_ClockConfig+0x1c8>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4618      	mov	r0, r3
 80029f0:	f7fe ffc4 	bl	800197c <HAL_InitTick>

  return HAL_OK;
 80029f4:	2300      	movs	r3, #0
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	3710      	adds	r7, #16
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	40023c00 	.word	0x40023c00
 8002a04:	40023800 	.word	0x40023800
 8002a08:	08008804 	.word	0x08008804
 8002a0c:	20000004 	.word	0x20000004
 8002a10:	20000008 	.word	0x20000008

08002a14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a18:	b094      	sub	sp, #80	@ 0x50
 8002a1a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002a20:	2300      	movs	r3, #0
 8002a22:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002a24:	2300      	movs	r3, #0
 8002a26:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a2c:	4b79      	ldr	r3, [pc, #484]	@ (8002c14 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	f003 030c 	and.w	r3, r3, #12
 8002a34:	2b08      	cmp	r3, #8
 8002a36:	d00d      	beq.n	8002a54 <HAL_RCC_GetSysClockFreq+0x40>
 8002a38:	2b08      	cmp	r3, #8
 8002a3a:	f200 80e1 	bhi.w	8002c00 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d002      	beq.n	8002a48 <HAL_RCC_GetSysClockFreq+0x34>
 8002a42:	2b04      	cmp	r3, #4
 8002a44:	d003      	beq.n	8002a4e <HAL_RCC_GetSysClockFreq+0x3a>
 8002a46:	e0db      	b.n	8002c00 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002a48:	4b73      	ldr	r3, [pc, #460]	@ (8002c18 <HAL_RCC_GetSysClockFreq+0x204>)
 8002a4a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002a4c:	e0db      	b.n	8002c06 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002a4e:	4b73      	ldr	r3, [pc, #460]	@ (8002c1c <HAL_RCC_GetSysClockFreq+0x208>)
 8002a50:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002a52:	e0d8      	b.n	8002c06 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a54:	4b6f      	ldr	r3, [pc, #444]	@ (8002c14 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002a5c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002a5e:	4b6d      	ldr	r3, [pc, #436]	@ (8002c14 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d063      	beq.n	8002b32 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a6a:	4b6a      	ldr	r3, [pc, #424]	@ (8002c14 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	099b      	lsrs	r3, r3, #6
 8002a70:	2200      	movs	r2, #0
 8002a72:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002a74:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002a76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a7c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002a7e:	2300      	movs	r3, #0
 8002a80:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a82:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002a86:	4622      	mov	r2, r4
 8002a88:	462b      	mov	r3, r5
 8002a8a:	f04f 0000 	mov.w	r0, #0
 8002a8e:	f04f 0100 	mov.w	r1, #0
 8002a92:	0159      	lsls	r1, r3, #5
 8002a94:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a98:	0150      	lsls	r0, r2, #5
 8002a9a:	4602      	mov	r2, r0
 8002a9c:	460b      	mov	r3, r1
 8002a9e:	4621      	mov	r1, r4
 8002aa0:	1a51      	subs	r1, r2, r1
 8002aa2:	6139      	str	r1, [r7, #16]
 8002aa4:	4629      	mov	r1, r5
 8002aa6:	eb63 0301 	sbc.w	r3, r3, r1
 8002aaa:	617b      	str	r3, [r7, #20]
 8002aac:	f04f 0200 	mov.w	r2, #0
 8002ab0:	f04f 0300 	mov.w	r3, #0
 8002ab4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002ab8:	4659      	mov	r1, fp
 8002aba:	018b      	lsls	r3, r1, #6
 8002abc:	4651      	mov	r1, sl
 8002abe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002ac2:	4651      	mov	r1, sl
 8002ac4:	018a      	lsls	r2, r1, #6
 8002ac6:	4651      	mov	r1, sl
 8002ac8:	ebb2 0801 	subs.w	r8, r2, r1
 8002acc:	4659      	mov	r1, fp
 8002ace:	eb63 0901 	sbc.w	r9, r3, r1
 8002ad2:	f04f 0200 	mov.w	r2, #0
 8002ad6:	f04f 0300 	mov.w	r3, #0
 8002ada:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002ade:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002ae2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002ae6:	4690      	mov	r8, r2
 8002ae8:	4699      	mov	r9, r3
 8002aea:	4623      	mov	r3, r4
 8002aec:	eb18 0303 	adds.w	r3, r8, r3
 8002af0:	60bb      	str	r3, [r7, #8]
 8002af2:	462b      	mov	r3, r5
 8002af4:	eb49 0303 	adc.w	r3, r9, r3
 8002af8:	60fb      	str	r3, [r7, #12]
 8002afa:	f04f 0200 	mov.w	r2, #0
 8002afe:	f04f 0300 	mov.w	r3, #0
 8002b02:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002b06:	4629      	mov	r1, r5
 8002b08:	024b      	lsls	r3, r1, #9
 8002b0a:	4621      	mov	r1, r4
 8002b0c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002b10:	4621      	mov	r1, r4
 8002b12:	024a      	lsls	r2, r1, #9
 8002b14:	4610      	mov	r0, r2
 8002b16:	4619      	mov	r1, r3
 8002b18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002b1e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002b20:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002b24:	f7fd feaa 	bl	800087c <__aeabi_uldivmod>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	460b      	mov	r3, r1
 8002b2c:	4613      	mov	r3, r2
 8002b2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b30:	e058      	b.n	8002be4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b32:	4b38      	ldr	r3, [pc, #224]	@ (8002c14 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	099b      	lsrs	r3, r3, #6
 8002b38:	2200      	movs	r2, #0
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	4611      	mov	r1, r2
 8002b3e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002b42:	623b      	str	r3, [r7, #32]
 8002b44:	2300      	movs	r3, #0
 8002b46:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b48:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002b4c:	4642      	mov	r2, r8
 8002b4e:	464b      	mov	r3, r9
 8002b50:	f04f 0000 	mov.w	r0, #0
 8002b54:	f04f 0100 	mov.w	r1, #0
 8002b58:	0159      	lsls	r1, r3, #5
 8002b5a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b5e:	0150      	lsls	r0, r2, #5
 8002b60:	4602      	mov	r2, r0
 8002b62:	460b      	mov	r3, r1
 8002b64:	4641      	mov	r1, r8
 8002b66:	ebb2 0a01 	subs.w	sl, r2, r1
 8002b6a:	4649      	mov	r1, r9
 8002b6c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002b70:	f04f 0200 	mov.w	r2, #0
 8002b74:	f04f 0300 	mov.w	r3, #0
 8002b78:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002b7c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002b80:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002b84:	ebb2 040a 	subs.w	r4, r2, sl
 8002b88:	eb63 050b 	sbc.w	r5, r3, fp
 8002b8c:	f04f 0200 	mov.w	r2, #0
 8002b90:	f04f 0300 	mov.w	r3, #0
 8002b94:	00eb      	lsls	r3, r5, #3
 8002b96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002b9a:	00e2      	lsls	r2, r4, #3
 8002b9c:	4614      	mov	r4, r2
 8002b9e:	461d      	mov	r5, r3
 8002ba0:	4643      	mov	r3, r8
 8002ba2:	18e3      	adds	r3, r4, r3
 8002ba4:	603b      	str	r3, [r7, #0]
 8002ba6:	464b      	mov	r3, r9
 8002ba8:	eb45 0303 	adc.w	r3, r5, r3
 8002bac:	607b      	str	r3, [r7, #4]
 8002bae:	f04f 0200 	mov.w	r2, #0
 8002bb2:	f04f 0300 	mov.w	r3, #0
 8002bb6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002bba:	4629      	mov	r1, r5
 8002bbc:	028b      	lsls	r3, r1, #10
 8002bbe:	4621      	mov	r1, r4
 8002bc0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002bc4:	4621      	mov	r1, r4
 8002bc6:	028a      	lsls	r2, r1, #10
 8002bc8:	4610      	mov	r0, r2
 8002bca:	4619      	mov	r1, r3
 8002bcc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002bce:	2200      	movs	r2, #0
 8002bd0:	61bb      	str	r3, [r7, #24]
 8002bd2:	61fa      	str	r2, [r7, #28]
 8002bd4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002bd8:	f7fd fe50 	bl	800087c <__aeabi_uldivmod>
 8002bdc:	4602      	mov	r2, r0
 8002bde:	460b      	mov	r3, r1
 8002be0:	4613      	mov	r3, r2
 8002be2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002be4:	4b0b      	ldr	r3, [pc, #44]	@ (8002c14 <HAL_RCC_GetSysClockFreq+0x200>)
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	0c1b      	lsrs	r3, r3, #16
 8002bea:	f003 0303 	and.w	r3, r3, #3
 8002bee:	3301      	adds	r3, #1
 8002bf0:	005b      	lsls	r3, r3, #1
 8002bf2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002bf4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002bf6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002bf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bfc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002bfe:	e002      	b.n	8002c06 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002c00:	4b05      	ldr	r3, [pc, #20]	@ (8002c18 <HAL_RCC_GetSysClockFreq+0x204>)
 8002c02:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002c04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3750      	adds	r7, #80	@ 0x50
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002c12:	bf00      	nop
 8002c14:	40023800 	.word	0x40023800
 8002c18:	00f42400 	.word	0x00f42400
 8002c1c:	007a1200 	.word	0x007a1200

08002c20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c20:	b480      	push	{r7}
 8002c22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c24:	4b03      	ldr	r3, [pc, #12]	@ (8002c34 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c26:	681b      	ldr	r3, [r3, #0]
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr
 8002c32:	bf00      	nop
 8002c34:	20000004 	.word	0x20000004

08002c38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002c3c:	f7ff fff0 	bl	8002c20 <HAL_RCC_GetHCLKFreq>
 8002c40:	4602      	mov	r2, r0
 8002c42:	4b05      	ldr	r3, [pc, #20]	@ (8002c58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	0a9b      	lsrs	r3, r3, #10
 8002c48:	f003 0307 	and.w	r3, r3, #7
 8002c4c:	4903      	ldr	r1, [pc, #12]	@ (8002c5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c4e:	5ccb      	ldrb	r3, [r1, r3]
 8002c50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	bd80      	pop	{r7, pc}
 8002c58:	40023800 	.word	0x40023800
 8002c5c:	08008814 	.word	0x08008814

08002c60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002c64:	f7ff ffdc 	bl	8002c20 <HAL_RCC_GetHCLKFreq>
 8002c68:	4602      	mov	r2, r0
 8002c6a:	4b05      	ldr	r3, [pc, #20]	@ (8002c80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	0b5b      	lsrs	r3, r3, #13
 8002c70:	f003 0307 	and.w	r3, r3, #7
 8002c74:	4903      	ldr	r1, [pc, #12]	@ (8002c84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c76:	5ccb      	ldrb	r3, [r1, r3]
 8002c78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	bd80      	pop	{r7, pc}
 8002c80:	40023800 	.word	0x40023800
 8002c84:	08008814 	.word	0x08008814

08002c88 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b083      	sub	sp, #12
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
 8002c90:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	220f      	movs	r2, #15
 8002c96:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002c98:	4b12      	ldr	r3, [pc, #72]	@ (8002ce4 <HAL_RCC_GetClockConfig+0x5c>)
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	f003 0203 	and.w	r2, r3, #3
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002ca4:	4b0f      	ldr	r3, [pc, #60]	@ (8002ce4 <HAL_RCC_GetClockConfig+0x5c>)
 8002ca6:	689b      	ldr	r3, [r3, #8]
 8002ca8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002cb0:	4b0c      	ldr	r3, [pc, #48]	@ (8002ce4 <HAL_RCC_GetClockConfig+0x5c>)
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002cbc:	4b09      	ldr	r3, [pc, #36]	@ (8002ce4 <HAL_RCC_GetClockConfig+0x5c>)
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	08db      	lsrs	r3, r3, #3
 8002cc2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002cca:	4b07      	ldr	r3, [pc, #28]	@ (8002ce8 <HAL_RCC_GetClockConfig+0x60>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0207 	and.w	r2, r3, #7
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	601a      	str	r2, [r3, #0]
}
 8002cd6:	bf00      	nop
 8002cd8:	370c      	adds	r7, #12
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop
 8002ce4:	40023800 	.word	0x40023800
 8002ce8:	40023c00 	.word	0x40023c00

08002cec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b082      	sub	sp, #8
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d101      	bne.n	8002cfe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e041      	b.n	8002d82 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d106      	bne.n	8002d18 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f7fe fdbc 	bl	8001890 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2202      	movs	r2, #2
 8002d1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	3304      	adds	r3, #4
 8002d28:	4619      	mov	r1, r3
 8002d2a:	4610      	mov	r0, r2
 8002d2c:	f000 fa7e 	bl	800322c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2201      	movs	r2, #1
 8002d34:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2201      	movs	r2, #1
 8002d44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2201      	movs	r2, #1
 8002d54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2201      	movs	r2, #1
 8002d64:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2201      	movs	r2, #1
 8002d74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002d80:	2300      	movs	r3, #0
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	3708      	adds	r7, #8
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
	...

08002d8c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b085      	sub	sp, #20
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d9a:	b2db      	uxtb	r3, r3
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d001      	beq.n	8002da4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	e04e      	b.n	8002e42 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2202      	movs	r2, #2
 8002da8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	68da      	ldr	r2, [r3, #12]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f042 0201 	orr.w	r2, r2, #1
 8002dba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a23      	ldr	r2, [pc, #140]	@ (8002e50 <HAL_TIM_Base_Start_IT+0xc4>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d022      	beq.n	8002e0c <HAL_TIM_Base_Start_IT+0x80>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002dce:	d01d      	beq.n	8002e0c <HAL_TIM_Base_Start_IT+0x80>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a1f      	ldr	r2, [pc, #124]	@ (8002e54 <HAL_TIM_Base_Start_IT+0xc8>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d018      	beq.n	8002e0c <HAL_TIM_Base_Start_IT+0x80>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a1e      	ldr	r2, [pc, #120]	@ (8002e58 <HAL_TIM_Base_Start_IT+0xcc>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d013      	beq.n	8002e0c <HAL_TIM_Base_Start_IT+0x80>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a1c      	ldr	r2, [pc, #112]	@ (8002e5c <HAL_TIM_Base_Start_IT+0xd0>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d00e      	beq.n	8002e0c <HAL_TIM_Base_Start_IT+0x80>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a1b      	ldr	r2, [pc, #108]	@ (8002e60 <HAL_TIM_Base_Start_IT+0xd4>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d009      	beq.n	8002e0c <HAL_TIM_Base_Start_IT+0x80>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a19      	ldr	r2, [pc, #100]	@ (8002e64 <HAL_TIM_Base_Start_IT+0xd8>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d004      	beq.n	8002e0c <HAL_TIM_Base_Start_IT+0x80>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a18      	ldr	r2, [pc, #96]	@ (8002e68 <HAL_TIM_Base_Start_IT+0xdc>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d111      	bne.n	8002e30 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	689b      	ldr	r3, [r3, #8]
 8002e12:	f003 0307 	and.w	r3, r3, #7
 8002e16:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2b06      	cmp	r3, #6
 8002e1c:	d010      	beq.n	8002e40 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f042 0201 	orr.w	r2, r2, #1
 8002e2c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e2e:	e007      	b.n	8002e40 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f042 0201 	orr.w	r2, r2, #1
 8002e3e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e40:	2300      	movs	r3, #0
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3714      	adds	r7, #20
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr
 8002e4e:	bf00      	nop
 8002e50:	40010000 	.word	0x40010000
 8002e54:	40000400 	.word	0x40000400
 8002e58:	40000800 	.word	0x40000800
 8002e5c:	40000c00 	.word	0x40000c00
 8002e60:	40010400 	.word	0x40010400
 8002e64:	40014000 	.word	0x40014000
 8002e68:	40001800 	.word	0x40001800

08002e6c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b084      	sub	sp, #16
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	68db      	ldr	r3, [r3, #12]
 8002e7a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	691b      	ldr	r3, [r3, #16]
 8002e82:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	f003 0302 	and.w	r3, r3, #2
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d020      	beq.n	8002ed0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	f003 0302 	and.w	r3, r3, #2
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d01b      	beq.n	8002ed0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f06f 0202 	mvn.w	r2, #2
 8002ea0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	699b      	ldr	r3, [r3, #24]
 8002eae:	f003 0303 	and.w	r3, r3, #3
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d003      	beq.n	8002ebe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	f000 f999 	bl	80031ee <HAL_TIM_IC_CaptureCallback>
 8002ebc:	e005      	b.n	8002eca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f000 f98b 	bl	80031da <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ec4:	6878      	ldr	r0, [r7, #4]
 8002ec6:	f000 f99c 	bl	8003202 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	f003 0304 	and.w	r3, r3, #4
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d020      	beq.n	8002f1c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	f003 0304 	and.w	r3, r3, #4
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d01b      	beq.n	8002f1c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f06f 0204 	mvn.w	r2, #4
 8002eec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2202      	movs	r2, #2
 8002ef2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	699b      	ldr	r3, [r3, #24]
 8002efa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d003      	beq.n	8002f0a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	f000 f973 	bl	80031ee <HAL_TIM_IC_CaptureCallback>
 8002f08:	e005      	b.n	8002f16 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f0a:	6878      	ldr	r0, [r7, #4]
 8002f0c:	f000 f965 	bl	80031da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f10:	6878      	ldr	r0, [r7, #4]
 8002f12:	f000 f976 	bl	8003202 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	f003 0308 	and.w	r3, r3, #8
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d020      	beq.n	8002f68 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	f003 0308 	and.w	r3, r3, #8
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d01b      	beq.n	8002f68 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f06f 0208 	mvn.w	r2, #8
 8002f38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2204      	movs	r2, #4
 8002f3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	69db      	ldr	r3, [r3, #28]
 8002f46:	f003 0303 	and.w	r3, r3, #3
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d003      	beq.n	8002f56 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f000 f94d 	bl	80031ee <HAL_TIM_IC_CaptureCallback>
 8002f54:	e005      	b.n	8002f62 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f56:	6878      	ldr	r0, [r7, #4]
 8002f58:	f000 f93f 	bl	80031da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f5c:	6878      	ldr	r0, [r7, #4]
 8002f5e:	f000 f950 	bl	8003202 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2200      	movs	r2, #0
 8002f66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	f003 0310 	and.w	r3, r3, #16
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d020      	beq.n	8002fb4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	f003 0310 	and.w	r3, r3, #16
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d01b      	beq.n	8002fb4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f06f 0210 	mvn.w	r2, #16
 8002f84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2208      	movs	r2, #8
 8002f8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	69db      	ldr	r3, [r3, #28]
 8002f92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d003      	beq.n	8002fa2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f9a:	6878      	ldr	r0, [r7, #4]
 8002f9c:	f000 f927 	bl	80031ee <HAL_TIM_IC_CaptureCallback>
 8002fa0:	e005      	b.n	8002fae <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f000 f919 	bl	80031da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fa8:	6878      	ldr	r0, [r7, #4]
 8002faa:	f000 f92a 	bl	8003202 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	f003 0301 	and.w	r3, r3, #1
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d00c      	beq.n	8002fd8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	f003 0301 	and.w	r3, r3, #1
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d007      	beq.n	8002fd8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f06f 0201 	mvn.w	r2, #1
 8002fd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002fd2:	6878      	ldr	r0, [r7, #4]
 8002fd4:	f7fe fc12 	bl	80017fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002fd8:	68bb      	ldr	r3, [r7, #8]
 8002fda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d00c      	beq.n	8002ffc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d007      	beq.n	8002ffc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002ff4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f000 fade 	bl	80035b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003002:	2b00      	cmp	r3, #0
 8003004:	d00c      	beq.n	8003020 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800300c:	2b00      	cmp	r3, #0
 800300e:	d007      	beq.n	8003020 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003018:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800301a:	6878      	ldr	r0, [r7, #4]
 800301c:	f000 f8fb 	bl	8003216 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	f003 0320 	and.w	r3, r3, #32
 8003026:	2b00      	cmp	r3, #0
 8003028:	d00c      	beq.n	8003044 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	f003 0320 	and.w	r3, r3, #32
 8003030:	2b00      	cmp	r3, #0
 8003032:	d007      	beq.n	8003044 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f06f 0220 	mvn.w	r2, #32
 800303c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800303e:	6878      	ldr	r0, [r7, #4]
 8003040:	f000 fab0 	bl	80035a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003044:	bf00      	nop
 8003046:	3710      	adds	r7, #16
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}

0800304c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b084      	sub	sp, #16
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003056:	2300      	movs	r3, #0
 8003058:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003060:	2b01      	cmp	r3, #1
 8003062:	d101      	bne.n	8003068 <HAL_TIM_ConfigClockSource+0x1c>
 8003064:	2302      	movs	r3, #2
 8003066:	e0b4      	b.n	80031d2 <HAL_TIM_ConfigClockSource+0x186>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2201      	movs	r2, #1
 800306c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2202      	movs	r2, #2
 8003074:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003086:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800308e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	68ba      	ldr	r2, [r7, #8]
 8003096:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030a0:	d03e      	beq.n	8003120 <HAL_TIM_ConfigClockSource+0xd4>
 80030a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030a6:	f200 8087 	bhi.w	80031b8 <HAL_TIM_ConfigClockSource+0x16c>
 80030aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030ae:	f000 8086 	beq.w	80031be <HAL_TIM_ConfigClockSource+0x172>
 80030b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030b6:	d87f      	bhi.n	80031b8 <HAL_TIM_ConfigClockSource+0x16c>
 80030b8:	2b70      	cmp	r3, #112	@ 0x70
 80030ba:	d01a      	beq.n	80030f2 <HAL_TIM_ConfigClockSource+0xa6>
 80030bc:	2b70      	cmp	r3, #112	@ 0x70
 80030be:	d87b      	bhi.n	80031b8 <HAL_TIM_ConfigClockSource+0x16c>
 80030c0:	2b60      	cmp	r3, #96	@ 0x60
 80030c2:	d050      	beq.n	8003166 <HAL_TIM_ConfigClockSource+0x11a>
 80030c4:	2b60      	cmp	r3, #96	@ 0x60
 80030c6:	d877      	bhi.n	80031b8 <HAL_TIM_ConfigClockSource+0x16c>
 80030c8:	2b50      	cmp	r3, #80	@ 0x50
 80030ca:	d03c      	beq.n	8003146 <HAL_TIM_ConfigClockSource+0xfa>
 80030cc:	2b50      	cmp	r3, #80	@ 0x50
 80030ce:	d873      	bhi.n	80031b8 <HAL_TIM_ConfigClockSource+0x16c>
 80030d0:	2b40      	cmp	r3, #64	@ 0x40
 80030d2:	d058      	beq.n	8003186 <HAL_TIM_ConfigClockSource+0x13a>
 80030d4:	2b40      	cmp	r3, #64	@ 0x40
 80030d6:	d86f      	bhi.n	80031b8 <HAL_TIM_ConfigClockSource+0x16c>
 80030d8:	2b30      	cmp	r3, #48	@ 0x30
 80030da:	d064      	beq.n	80031a6 <HAL_TIM_ConfigClockSource+0x15a>
 80030dc:	2b30      	cmp	r3, #48	@ 0x30
 80030de:	d86b      	bhi.n	80031b8 <HAL_TIM_ConfigClockSource+0x16c>
 80030e0:	2b20      	cmp	r3, #32
 80030e2:	d060      	beq.n	80031a6 <HAL_TIM_ConfigClockSource+0x15a>
 80030e4:	2b20      	cmp	r3, #32
 80030e6:	d867      	bhi.n	80031b8 <HAL_TIM_ConfigClockSource+0x16c>
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d05c      	beq.n	80031a6 <HAL_TIM_ConfigClockSource+0x15a>
 80030ec:	2b10      	cmp	r3, #16
 80030ee:	d05a      	beq.n	80031a6 <HAL_TIM_ConfigClockSource+0x15a>
 80030f0:	e062      	b.n	80031b8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003102:	f000 f9b3 	bl	800346c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003114:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	68ba      	ldr	r2, [r7, #8]
 800311c:	609a      	str	r2, [r3, #8]
      break;
 800311e:	e04f      	b.n	80031c0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003130:	f000 f99c 	bl	800346c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	689a      	ldr	r2, [r3, #8]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003142:	609a      	str	r2, [r3, #8]
      break;
 8003144:	e03c      	b.n	80031c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003152:	461a      	mov	r2, r3
 8003154:	f000 f910 	bl	8003378 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	2150      	movs	r1, #80	@ 0x50
 800315e:	4618      	mov	r0, r3
 8003160:	f000 f969 	bl	8003436 <TIM_ITRx_SetConfig>
      break;
 8003164:	e02c      	b.n	80031c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003172:	461a      	mov	r2, r3
 8003174:	f000 f92f 	bl	80033d6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	2160      	movs	r1, #96	@ 0x60
 800317e:	4618      	mov	r0, r3
 8003180:	f000 f959 	bl	8003436 <TIM_ITRx_SetConfig>
      break;
 8003184:	e01c      	b.n	80031c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003192:	461a      	mov	r2, r3
 8003194:	f000 f8f0 	bl	8003378 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	2140      	movs	r1, #64	@ 0x40
 800319e:	4618      	mov	r0, r3
 80031a0:	f000 f949 	bl	8003436 <TIM_ITRx_SetConfig>
      break;
 80031a4:	e00c      	b.n	80031c0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4619      	mov	r1, r3
 80031b0:	4610      	mov	r0, r2
 80031b2:	f000 f940 	bl	8003436 <TIM_ITRx_SetConfig>
      break;
 80031b6:	e003      	b.n	80031c0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	73fb      	strb	r3, [r7, #15]
      break;
 80031bc:	e000      	b.n	80031c0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80031be:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2201      	movs	r2, #1
 80031c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2200      	movs	r2, #0
 80031cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80031d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3710      	adds	r7, #16
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}

080031da <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80031da:	b480      	push	{r7}
 80031dc:	b083      	sub	sp, #12
 80031de:	af00      	add	r7, sp, #0
 80031e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80031e2:	bf00      	nop
 80031e4:	370c      	adds	r7, #12
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr

080031ee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80031ee:	b480      	push	{r7}
 80031f0:	b083      	sub	sp, #12
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80031f6:	bf00      	nop
 80031f8:	370c      	adds	r7, #12
 80031fa:	46bd      	mov	sp, r7
 80031fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003200:	4770      	bx	lr

08003202 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003202:	b480      	push	{r7}
 8003204:	b083      	sub	sp, #12
 8003206:	af00      	add	r7, sp, #0
 8003208:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800320a:	bf00      	nop
 800320c:	370c      	adds	r7, #12
 800320e:	46bd      	mov	sp, r7
 8003210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003214:	4770      	bx	lr

08003216 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003216:	b480      	push	{r7}
 8003218:	b083      	sub	sp, #12
 800321a:	af00      	add	r7, sp, #0
 800321c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800321e:	bf00      	nop
 8003220:	370c      	adds	r7, #12
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr
	...

0800322c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800322c:	b480      	push	{r7}
 800322e:	b085      	sub	sp, #20
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
 8003234:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	4a43      	ldr	r2, [pc, #268]	@ (800334c <TIM_Base_SetConfig+0x120>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d013      	beq.n	800326c <TIM_Base_SetConfig+0x40>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800324a:	d00f      	beq.n	800326c <TIM_Base_SetConfig+0x40>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	4a40      	ldr	r2, [pc, #256]	@ (8003350 <TIM_Base_SetConfig+0x124>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d00b      	beq.n	800326c <TIM_Base_SetConfig+0x40>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	4a3f      	ldr	r2, [pc, #252]	@ (8003354 <TIM_Base_SetConfig+0x128>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d007      	beq.n	800326c <TIM_Base_SetConfig+0x40>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	4a3e      	ldr	r2, [pc, #248]	@ (8003358 <TIM_Base_SetConfig+0x12c>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d003      	beq.n	800326c <TIM_Base_SetConfig+0x40>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	4a3d      	ldr	r2, [pc, #244]	@ (800335c <TIM_Base_SetConfig+0x130>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d108      	bne.n	800327e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003272:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	68fa      	ldr	r2, [r7, #12]
 800327a:	4313      	orrs	r3, r2
 800327c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	4a32      	ldr	r2, [pc, #200]	@ (800334c <TIM_Base_SetConfig+0x120>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d02b      	beq.n	80032de <TIM_Base_SetConfig+0xb2>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800328c:	d027      	beq.n	80032de <TIM_Base_SetConfig+0xb2>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	4a2f      	ldr	r2, [pc, #188]	@ (8003350 <TIM_Base_SetConfig+0x124>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d023      	beq.n	80032de <TIM_Base_SetConfig+0xb2>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	4a2e      	ldr	r2, [pc, #184]	@ (8003354 <TIM_Base_SetConfig+0x128>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d01f      	beq.n	80032de <TIM_Base_SetConfig+0xb2>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	4a2d      	ldr	r2, [pc, #180]	@ (8003358 <TIM_Base_SetConfig+0x12c>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d01b      	beq.n	80032de <TIM_Base_SetConfig+0xb2>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	4a2c      	ldr	r2, [pc, #176]	@ (800335c <TIM_Base_SetConfig+0x130>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d017      	beq.n	80032de <TIM_Base_SetConfig+0xb2>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	4a2b      	ldr	r2, [pc, #172]	@ (8003360 <TIM_Base_SetConfig+0x134>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d013      	beq.n	80032de <TIM_Base_SetConfig+0xb2>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	4a2a      	ldr	r2, [pc, #168]	@ (8003364 <TIM_Base_SetConfig+0x138>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d00f      	beq.n	80032de <TIM_Base_SetConfig+0xb2>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	4a29      	ldr	r2, [pc, #164]	@ (8003368 <TIM_Base_SetConfig+0x13c>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d00b      	beq.n	80032de <TIM_Base_SetConfig+0xb2>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	4a28      	ldr	r2, [pc, #160]	@ (800336c <TIM_Base_SetConfig+0x140>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d007      	beq.n	80032de <TIM_Base_SetConfig+0xb2>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	4a27      	ldr	r2, [pc, #156]	@ (8003370 <TIM_Base_SetConfig+0x144>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d003      	beq.n	80032de <TIM_Base_SetConfig+0xb2>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	4a26      	ldr	r2, [pc, #152]	@ (8003374 <TIM_Base_SetConfig+0x148>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d108      	bne.n	80032f0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	68db      	ldr	r3, [r3, #12]
 80032ea:	68fa      	ldr	r2, [r7, #12]
 80032ec:	4313      	orrs	r3, r2
 80032ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	695b      	ldr	r3, [r3, #20]
 80032fa:	4313      	orrs	r3, r2
 80032fc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	689a      	ldr	r2, [r3, #8]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	681a      	ldr	r2, [r3, #0]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	4a0e      	ldr	r2, [pc, #56]	@ (800334c <TIM_Base_SetConfig+0x120>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d003      	beq.n	800331e <TIM_Base_SetConfig+0xf2>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	4a10      	ldr	r2, [pc, #64]	@ (800335c <TIM_Base_SetConfig+0x130>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d103      	bne.n	8003326 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	691a      	ldr	r2, [r3, #16]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f043 0204 	orr.w	r2, r3, #4
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2201      	movs	r2, #1
 8003336:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	68fa      	ldr	r2, [r7, #12]
 800333c:	601a      	str	r2, [r3, #0]
}
 800333e:	bf00      	nop
 8003340:	3714      	adds	r7, #20
 8003342:	46bd      	mov	sp, r7
 8003344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003348:	4770      	bx	lr
 800334a:	bf00      	nop
 800334c:	40010000 	.word	0x40010000
 8003350:	40000400 	.word	0x40000400
 8003354:	40000800 	.word	0x40000800
 8003358:	40000c00 	.word	0x40000c00
 800335c:	40010400 	.word	0x40010400
 8003360:	40014000 	.word	0x40014000
 8003364:	40014400 	.word	0x40014400
 8003368:	40014800 	.word	0x40014800
 800336c:	40001800 	.word	0x40001800
 8003370:	40001c00 	.word	0x40001c00
 8003374:	40002000 	.word	0x40002000

08003378 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003378:	b480      	push	{r7}
 800337a:	b087      	sub	sp, #28
 800337c:	af00      	add	r7, sp, #0
 800337e:	60f8      	str	r0, [r7, #12]
 8003380:	60b9      	str	r1, [r7, #8]
 8003382:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	6a1b      	ldr	r3, [r3, #32]
 8003388:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	6a1b      	ldr	r3, [r3, #32]
 800338e:	f023 0201 	bic.w	r2, r3, #1
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	699b      	ldr	r3, [r3, #24]
 800339a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80033a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	011b      	lsls	r3, r3, #4
 80033a8:	693a      	ldr	r2, [r7, #16]
 80033aa:	4313      	orrs	r3, r2
 80033ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	f023 030a 	bic.w	r3, r3, #10
 80033b4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80033b6:	697a      	ldr	r2, [r7, #20]
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	4313      	orrs	r3, r2
 80033bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	693a      	ldr	r2, [r7, #16]
 80033c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	697a      	ldr	r2, [r7, #20]
 80033c8:	621a      	str	r2, [r3, #32]
}
 80033ca:	bf00      	nop
 80033cc:	371c      	adds	r7, #28
 80033ce:	46bd      	mov	sp, r7
 80033d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d4:	4770      	bx	lr

080033d6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80033d6:	b480      	push	{r7}
 80033d8:	b087      	sub	sp, #28
 80033da:	af00      	add	r7, sp, #0
 80033dc:	60f8      	str	r0, [r7, #12]
 80033de:	60b9      	str	r1, [r7, #8]
 80033e0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	6a1b      	ldr	r3, [r3, #32]
 80033e6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	6a1b      	ldr	r3, [r3, #32]
 80033ec:	f023 0210 	bic.w	r2, r3, #16
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	699b      	ldr	r3, [r3, #24]
 80033f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003400:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	031b      	lsls	r3, r3, #12
 8003406:	693a      	ldr	r2, [r7, #16]
 8003408:	4313      	orrs	r3, r2
 800340a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003412:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	011b      	lsls	r3, r3, #4
 8003418:	697a      	ldr	r2, [r7, #20]
 800341a:	4313      	orrs	r3, r2
 800341c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	693a      	ldr	r2, [r7, #16]
 8003422:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	697a      	ldr	r2, [r7, #20]
 8003428:	621a      	str	r2, [r3, #32]
}
 800342a:	bf00      	nop
 800342c:	371c      	adds	r7, #28
 800342e:	46bd      	mov	sp, r7
 8003430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003434:	4770      	bx	lr

08003436 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003436:	b480      	push	{r7}
 8003438:	b085      	sub	sp, #20
 800343a:	af00      	add	r7, sp, #0
 800343c:	6078      	str	r0, [r7, #4]
 800343e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800344c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800344e:	683a      	ldr	r2, [r7, #0]
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	4313      	orrs	r3, r2
 8003454:	f043 0307 	orr.w	r3, r3, #7
 8003458:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	68fa      	ldr	r2, [r7, #12]
 800345e:	609a      	str	r2, [r3, #8]
}
 8003460:	bf00      	nop
 8003462:	3714      	adds	r7, #20
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr

0800346c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800346c:	b480      	push	{r7}
 800346e:	b087      	sub	sp, #28
 8003470:	af00      	add	r7, sp, #0
 8003472:	60f8      	str	r0, [r7, #12]
 8003474:	60b9      	str	r1, [r7, #8]
 8003476:	607a      	str	r2, [r7, #4]
 8003478:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003486:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	021a      	lsls	r2, r3, #8
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	431a      	orrs	r2, r3
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	4313      	orrs	r3, r2
 8003494:	697a      	ldr	r2, [r7, #20]
 8003496:	4313      	orrs	r3, r2
 8003498:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	697a      	ldr	r2, [r7, #20]
 800349e:	609a      	str	r2, [r3, #8]
}
 80034a0:	bf00      	nop
 80034a2:	371c      	adds	r7, #28
 80034a4:	46bd      	mov	sp, r7
 80034a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034aa:	4770      	bx	lr

080034ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b085      	sub	sp, #20
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
 80034b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d101      	bne.n	80034c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80034c0:	2302      	movs	r3, #2
 80034c2:	e05a      	b.n	800357a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2201      	movs	r2, #1
 80034c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2202      	movs	r2, #2
 80034d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80034ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	68fa      	ldr	r2, [r7, #12]
 80034f2:	4313      	orrs	r3, r2
 80034f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	68fa      	ldr	r2, [r7, #12]
 80034fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a21      	ldr	r2, [pc, #132]	@ (8003588 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d022      	beq.n	800354e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003510:	d01d      	beq.n	800354e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a1d      	ldr	r2, [pc, #116]	@ (800358c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d018      	beq.n	800354e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a1b      	ldr	r2, [pc, #108]	@ (8003590 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d013      	beq.n	800354e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a1a      	ldr	r2, [pc, #104]	@ (8003594 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d00e      	beq.n	800354e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a18      	ldr	r2, [pc, #96]	@ (8003598 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d009      	beq.n	800354e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a17      	ldr	r2, [pc, #92]	@ (800359c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d004      	beq.n	800354e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a15      	ldr	r2, [pc, #84]	@ (80035a0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d10c      	bne.n	8003568 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800354e:	68bb      	ldr	r3, [r7, #8]
 8003550:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003554:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	68ba      	ldr	r2, [r7, #8]
 800355c:	4313      	orrs	r3, r2
 800355e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	68ba      	ldr	r2, [r7, #8]
 8003566:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2201      	movs	r2, #1
 800356c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2200      	movs	r2, #0
 8003574:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003578:	2300      	movs	r3, #0
}
 800357a:	4618      	mov	r0, r3
 800357c:	3714      	adds	r7, #20
 800357e:	46bd      	mov	sp, r7
 8003580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003584:	4770      	bx	lr
 8003586:	bf00      	nop
 8003588:	40010000 	.word	0x40010000
 800358c:	40000400 	.word	0x40000400
 8003590:	40000800 	.word	0x40000800
 8003594:	40000c00 	.word	0x40000c00
 8003598:	40010400 	.word	0x40010400
 800359c:	40014000 	.word	0x40014000
 80035a0:	40001800 	.word	0x40001800

080035a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b083      	sub	sp, #12
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80035ac:	bf00      	nop
 80035ae:	370c      	adds	r7, #12
 80035b0:	46bd      	mov	sp, r7
 80035b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b6:	4770      	bx	lr

080035b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80035b8:	b480      	push	{r7}
 80035ba:	b083      	sub	sp, #12
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80035c0:	bf00      	nop
 80035c2:	370c      	adds	r7, #12
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr

080035cc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b082      	sub	sp, #8
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d101      	bne.n	80035de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e042      	b.n	8003664 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035e4:	b2db      	uxtb	r3, r3
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d106      	bne.n	80035f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2200      	movs	r2, #0
 80035ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80035f2:	6878      	ldr	r0, [r7, #4]
 80035f4:	f7fe f972 	bl	80018dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2224      	movs	r2, #36	@ 0x24
 80035fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	68da      	ldr	r2, [r3, #12]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800360e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003610:	6878      	ldr	r0, [r7, #4]
 8003612:	f000 fc99 	bl	8003f48 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	691a      	ldr	r2, [r3, #16]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003624:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	695a      	ldr	r2, [r3, #20]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003634:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	68da      	ldr	r2, [r3, #12]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003644:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2200      	movs	r2, #0
 800364a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2220      	movs	r2, #32
 8003650:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2220      	movs	r2, #32
 8003658:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2200      	movs	r2, #0
 8003660:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003662:	2300      	movs	r3, #0
}
 8003664:	4618      	mov	r0, r3
 8003666:	3708      	adds	r7, #8
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}

0800366c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b0ba      	sub	sp, #232	@ 0xe8
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	68db      	ldr	r3, [r3, #12]
 8003684:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	695b      	ldr	r3, [r3, #20]
 800368e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003692:	2300      	movs	r3, #0
 8003694:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003698:	2300      	movs	r3, #0
 800369a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800369e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036a2:	f003 030f 	and.w	r3, r3, #15
 80036a6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80036aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d10f      	bne.n	80036d2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80036b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036b6:	f003 0320 	and.w	r3, r3, #32
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d009      	beq.n	80036d2 <HAL_UART_IRQHandler+0x66>
 80036be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80036c2:	f003 0320 	and.w	r3, r3, #32
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d003      	beq.n	80036d2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	f000 fb7e 	bl	8003dcc <UART_Receive_IT>
      return;
 80036d0:	e273      	b.n	8003bba <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80036d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	f000 80de 	beq.w	8003898 <HAL_UART_IRQHandler+0x22c>
 80036dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80036e0:	f003 0301 	and.w	r3, r3, #1
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d106      	bne.n	80036f6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80036e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80036ec:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	f000 80d1 	beq.w	8003898 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80036f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036fa:	f003 0301 	and.w	r3, r3, #1
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d00b      	beq.n	800371a <HAL_UART_IRQHandler+0xae>
 8003702:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003706:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800370a:	2b00      	cmp	r3, #0
 800370c:	d005      	beq.n	800371a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003712:	f043 0201 	orr.w	r2, r3, #1
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800371a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800371e:	f003 0304 	and.w	r3, r3, #4
 8003722:	2b00      	cmp	r3, #0
 8003724:	d00b      	beq.n	800373e <HAL_UART_IRQHandler+0xd2>
 8003726:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800372a:	f003 0301 	and.w	r3, r3, #1
 800372e:	2b00      	cmp	r3, #0
 8003730:	d005      	beq.n	800373e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003736:	f043 0202 	orr.w	r2, r3, #2
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800373e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003742:	f003 0302 	and.w	r3, r3, #2
 8003746:	2b00      	cmp	r3, #0
 8003748:	d00b      	beq.n	8003762 <HAL_UART_IRQHandler+0xf6>
 800374a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800374e:	f003 0301 	and.w	r3, r3, #1
 8003752:	2b00      	cmp	r3, #0
 8003754:	d005      	beq.n	8003762 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800375a:	f043 0204 	orr.w	r2, r3, #4
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003762:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003766:	f003 0308 	and.w	r3, r3, #8
 800376a:	2b00      	cmp	r3, #0
 800376c:	d011      	beq.n	8003792 <HAL_UART_IRQHandler+0x126>
 800376e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003772:	f003 0320 	and.w	r3, r3, #32
 8003776:	2b00      	cmp	r3, #0
 8003778:	d105      	bne.n	8003786 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800377a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800377e:	f003 0301 	and.w	r3, r3, #1
 8003782:	2b00      	cmp	r3, #0
 8003784:	d005      	beq.n	8003792 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800378a:	f043 0208 	orr.w	r2, r3, #8
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003796:	2b00      	cmp	r3, #0
 8003798:	f000 820a 	beq.w	8003bb0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800379c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037a0:	f003 0320 	and.w	r3, r3, #32
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d008      	beq.n	80037ba <HAL_UART_IRQHandler+0x14e>
 80037a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80037ac:	f003 0320 	and.w	r3, r3, #32
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d002      	beq.n	80037ba <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80037b4:	6878      	ldr	r0, [r7, #4]
 80037b6:	f000 fb09 	bl	8003dcc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	695b      	ldr	r3, [r3, #20]
 80037c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037c4:	2b40      	cmp	r3, #64	@ 0x40
 80037c6:	bf0c      	ite	eq
 80037c8:	2301      	moveq	r3, #1
 80037ca:	2300      	movne	r3, #0
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037d6:	f003 0308 	and.w	r3, r3, #8
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d103      	bne.n	80037e6 <HAL_UART_IRQHandler+0x17a>
 80037de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d04f      	beq.n	8003886 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80037e6:	6878      	ldr	r0, [r7, #4]
 80037e8:	f000 fa14 	bl	8003c14 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	695b      	ldr	r3, [r3, #20]
 80037f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037f6:	2b40      	cmp	r3, #64	@ 0x40
 80037f8:	d141      	bne.n	800387e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	3314      	adds	r3, #20
 8003800:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003804:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003808:	e853 3f00 	ldrex	r3, [r3]
 800380c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003810:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003814:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003818:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	3314      	adds	r3, #20
 8003822:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003826:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800382a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800382e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003832:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003836:	e841 2300 	strex	r3, r2, [r1]
 800383a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800383e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003842:	2b00      	cmp	r3, #0
 8003844:	d1d9      	bne.n	80037fa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800384a:	2b00      	cmp	r3, #0
 800384c:	d013      	beq.n	8003876 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003852:	4a8a      	ldr	r2, [pc, #552]	@ (8003a7c <HAL_UART_IRQHandler+0x410>)
 8003854:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800385a:	4618      	mov	r0, r3
 800385c:	f7fe fb74 	bl	8001f48 <HAL_DMA_Abort_IT>
 8003860:	4603      	mov	r3, r0
 8003862:	2b00      	cmp	r3, #0
 8003864:	d016      	beq.n	8003894 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800386a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800386c:	687a      	ldr	r2, [r7, #4]
 800386e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003870:	4610      	mov	r0, r2
 8003872:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003874:	e00e      	b.n	8003894 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003876:	6878      	ldr	r0, [r7, #4]
 8003878:	f000 f9b6 	bl	8003be8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800387c:	e00a      	b.n	8003894 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800387e:	6878      	ldr	r0, [r7, #4]
 8003880:	f000 f9b2 	bl	8003be8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003884:	e006      	b.n	8003894 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003886:	6878      	ldr	r0, [r7, #4]
 8003888:	f000 f9ae 	bl	8003be8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003892:	e18d      	b.n	8003bb0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003894:	bf00      	nop
    return;
 8003896:	e18b      	b.n	8003bb0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800389c:	2b01      	cmp	r3, #1
 800389e:	f040 8167 	bne.w	8003b70 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80038a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80038a6:	f003 0310 	and.w	r3, r3, #16
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	f000 8160 	beq.w	8003b70 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80038b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80038b4:	f003 0310 	and.w	r3, r3, #16
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	f000 8159 	beq.w	8003b70 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80038be:	2300      	movs	r3, #0
 80038c0:	60bb      	str	r3, [r7, #8]
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	60bb      	str	r3, [r7, #8]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	60bb      	str	r3, [r7, #8]
 80038d2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	695b      	ldr	r3, [r3, #20]
 80038da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038de:	2b40      	cmp	r3, #64	@ 0x40
 80038e0:	f040 80ce 	bne.w	8003a80 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80038f0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	f000 80a9 	beq.w	8003a4c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80038fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003902:	429a      	cmp	r2, r3
 8003904:	f080 80a2 	bcs.w	8003a4c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800390e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003914:	69db      	ldr	r3, [r3, #28]
 8003916:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800391a:	f000 8088 	beq.w	8003a2e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	330c      	adds	r3, #12
 8003924:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003928:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800392c:	e853 3f00 	ldrex	r3, [r3]
 8003930:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003934:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003938:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800393c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	330c      	adds	r3, #12
 8003946:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800394a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800394e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003952:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003956:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800395a:	e841 2300 	strex	r3, r2, [r1]
 800395e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003962:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003966:	2b00      	cmp	r3, #0
 8003968:	d1d9      	bne.n	800391e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	3314      	adds	r3, #20
 8003970:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003972:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003974:	e853 3f00 	ldrex	r3, [r3]
 8003978:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800397a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800397c:	f023 0301 	bic.w	r3, r3, #1
 8003980:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	3314      	adds	r3, #20
 800398a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800398e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003992:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003994:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003996:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800399a:	e841 2300 	strex	r3, r2, [r1]
 800399e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80039a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d1e1      	bne.n	800396a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	3314      	adds	r3, #20
 80039ac:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80039b0:	e853 3f00 	ldrex	r3, [r3]
 80039b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80039b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80039b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80039bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	3314      	adds	r3, #20
 80039c6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80039ca:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80039cc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039ce:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80039d0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80039d2:	e841 2300 	strex	r3, r2, [r1]
 80039d6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80039d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d1e3      	bne.n	80039a6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2220      	movs	r2, #32
 80039e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2200      	movs	r2, #0
 80039ea:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	330c      	adds	r3, #12
 80039f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80039f6:	e853 3f00 	ldrex	r3, [r3]
 80039fa:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80039fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80039fe:	f023 0310 	bic.w	r3, r3, #16
 8003a02:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	330c      	adds	r3, #12
 8003a0c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003a10:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003a12:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a14:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003a16:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003a18:	e841 2300 	strex	r3, r2, [r1]
 8003a1c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003a1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d1e3      	bne.n	80039ec <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f7fe fa1d 	bl	8001e68 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2202      	movs	r2, #2
 8003a32:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003a3c:	b29b      	uxth	r3, r3
 8003a3e:	1ad3      	subs	r3, r2, r3
 8003a40:	b29b      	uxth	r3, r3
 8003a42:	4619      	mov	r1, r3
 8003a44:	6878      	ldr	r0, [r7, #4]
 8003a46:	f000 f8d9 	bl	8003bfc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003a4a:	e0b3      	b.n	8003bb4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003a50:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003a54:	429a      	cmp	r2, r3
 8003a56:	f040 80ad 	bne.w	8003bb4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a5e:	69db      	ldr	r3, [r3, #28]
 8003a60:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a64:	f040 80a6 	bne.w	8003bb4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2202      	movs	r2, #2
 8003a6c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003a72:	4619      	mov	r1, r3
 8003a74:	6878      	ldr	r0, [r7, #4]
 8003a76:	f000 f8c1 	bl	8003bfc <HAL_UARTEx_RxEventCallback>
      return;
 8003a7a:	e09b      	b.n	8003bb4 <HAL_UART_IRQHandler+0x548>
 8003a7c:	08003cdb 	.word	0x08003cdb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003a88:	b29b      	uxth	r3, r3
 8003a8a:	1ad3      	subs	r3, r2, r3
 8003a8c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003a94:	b29b      	uxth	r3, r3
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	f000 808e 	beq.w	8003bb8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8003a9c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	f000 8089 	beq.w	8003bb8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	330c      	adds	r3, #12
 8003aac:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ab0:	e853 3f00 	ldrex	r3, [r3]
 8003ab4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003ab6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ab8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003abc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	330c      	adds	r3, #12
 8003ac6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003aca:	647a      	str	r2, [r7, #68]	@ 0x44
 8003acc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ace:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003ad0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003ad2:	e841 2300 	strex	r3, r2, [r1]
 8003ad6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003ad8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d1e3      	bne.n	8003aa6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	3314      	adds	r3, #20
 8003ae4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ae8:	e853 3f00 	ldrex	r3, [r3]
 8003aec:	623b      	str	r3, [r7, #32]
   return(result);
 8003aee:	6a3b      	ldr	r3, [r7, #32]
 8003af0:	f023 0301 	bic.w	r3, r3, #1
 8003af4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	3314      	adds	r3, #20
 8003afe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003b02:	633a      	str	r2, [r7, #48]	@ 0x30
 8003b04:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003b08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b0a:	e841 2300 	strex	r3, r2, [r1]
 8003b0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003b10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d1e3      	bne.n	8003ade <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2220      	movs	r2, #32
 8003b1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2200      	movs	r2, #0
 8003b22:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	330c      	adds	r3, #12
 8003b2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	e853 3f00 	ldrex	r3, [r3]
 8003b32:	60fb      	str	r3, [r7, #12]
   return(result);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	f023 0310 	bic.w	r3, r3, #16
 8003b3a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	330c      	adds	r3, #12
 8003b44:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003b48:	61fa      	str	r2, [r7, #28]
 8003b4a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b4c:	69b9      	ldr	r1, [r7, #24]
 8003b4e:	69fa      	ldr	r2, [r7, #28]
 8003b50:	e841 2300 	strex	r3, r2, [r1]
 8003b54:	617b      	str	r3, [r7, #20]
   return(result);
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d1e3      	bne.n	8003b24 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2202      	movs	r2, #2
 8003b60:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003b62:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003b66:	4619      	mov	r1, r3
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	f000 f847 	bl	8003bfc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003b6e:	e023      	b.n	8003bb8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003b70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d009      	beq.n	8003b90 <HAL_UART_IRQHandler+0x524>
 8003b7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d003      	beq.n	8003b90 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003b88:	6878      	ldr	r0, [r7, #4]
 8003b8a:	f000 f8b7 	bl	8003cfc <UART_Transmit_IT>
    return;
 8003b8e:	e014      	b.n	8003bba <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003b90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d00e      	beq.n	8003bba <HAL_UART_IRQHandler+0x54e>
 8003b9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ba0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d008      	beq.n	8003bba <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8003ba8:	6878      	ldr	r0, [r7, #4]
 8003baa:	f000 f8f7 	bl	8003d9c <UART_EndTransmit_IT>
    return;
 8003bae:	e004      	b.n	8003bba <HAL_UART_IRQHandler+0x54e>
    return;
 8003bb0:	bf00      	nop
 8003bb2:	e002      	b.n	8003bba <HAL_UART_IRQHandler+0x54e>
      return;
 8003bb4:	bf00      	nop
 8003bb6:	e000      	b.n	8003bba <HAL_UART_IRQHandler+0x54e>
      return;
 8003bb8:	bf00      	nop
  }
}
 8003bba:	37e8      	adds	r7, #232	@ 0xe8
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bd80      	pop	{r7, pc}

08003bc0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b083      	sub	sp, #12
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003bc8:	bf00      	nop
 8003bca:	370c      	adds	r7, #12
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd2:	4770      	bx	lr

08003bd4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b083      	sub	sp, #12
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003bdc:	bf00      	nop
 8003bde:	370c      	adds	r7, #12
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr

08003be8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b083      	sub	sp, #12
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003bf0:	bf00      	nop
 8003bf2:	370c      	adds	r7, #12
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfa:	4770      	bx	lr

08003bfc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	b083      	sub	sp, #12
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
 8003c04:	460b      	mov	r3, r1
 8003c06:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003c08:	bf00      	nop
 8003c0a:	370c      	adds	r7, #12
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr

08003c14 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b095      	sub	sp, #84	@ 0x54
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	330c      	adds	r3, #12
 8003c22:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c26:	e853 3f00 	ldrex	r3, [r3]
 8003c2a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003c2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c2e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003c32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	330c      	adds	r3, #12
 8003c3a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003c3c:	643a      	str	r2, [r7, #64]	@ 0x40
 8003c3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c40:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003c42:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003c44:	e841 2300 	strex	r3, r2, [r1]
 8003c48:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003c4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d1e5      	bne.n	8003c1c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	3314      	adds	r3, #20
 8003c56:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c58:	6a3b      	ldr	r3, [r7, #32]
 8003c5a:	e853 3f00 	ldrex	r3, [r3]
 8003c5e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003c60:	69fb      	ldr	r3, [r7, #28]
 8003c62:	f023 0301 	bic.w	r3, r3, #1
 8003c66:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	3314      	adds	r3, #20
 8003c6e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003c70:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003c72:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c74:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003c76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c78:	e841 2300 	strex	r3, r2, [r1]
 8003c7c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d1e5      	bne.n	8003c50 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	d119      	bne.n	8003cc0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	330c      	adds	r3, #12
 8003c92:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	e853 3f00 	ldrex	r3, [r3]
 8003c9a:	60bb      	str	r3, [r7, #8]
   return(result);
 8003c9c:	68bb      	ldr	r3, [r7, #8]
 8003c9e:	f023 0310 	bic.w	r3, r3, #16
 8003ca2:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	330c      	adds	r3, #12
 8003caa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003cac:	61ba      	str	r2, [r7, #24]
 8003cae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cb0:	6979      	ldr	r1, [r7, #20]
 8003cb2:	69ba      	ldr	r2, [r7, #24]
 8003cb4:	e841 2300 	strex	r3, r2, [r1]
 8003cb8:	613b      	str	r3, [r7, #16]
   return(result);
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d1e5      	bne.n	8003c8c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2220      	movs	r2, #32
 8003cc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003cce:	bf00      	nop
 8003cd0:	3754      	adds	r7, #84	@ 0x54
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd8:	4770      	bx	lr

08003cda <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003cda:	b580      	push	{r7, lr}
 8003cdc:	b084      	sub	sp, #16
 8003cde:	af00      	add	r7, sp, #0
 8003ce0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ce6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	2200      	movs	r2, #0
 8003cec:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003cee:	68f8      	ldr	r0, [r7, #12]
 8003cf0:	f7ff ff7a 	bl	8003be8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003cf4:	bf00      	nop
 8003cf6:	3710      	adds	r7, #16
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}

08003cfc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b085      	sub	sp, #20
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d0a:	b2db      	uxtb	r3, r3
 8003d0c:	2b21      	cmp	r3, #33	@ 0x21
 8003d0e:	d13e      	bne.n	8003d8e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d18:	d114      	bne.n	8003d44 <UART_Transmit_IT+0x48>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	691b      	ldr	r3, [r3, #16]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d110      	bne.n	8003d44 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6a1b      	ldr	r3, [r3, #32]
 8003d26:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	881b      	ldrh	r3, [r3, #0]
 8003d2c:	461a      	mov	r2, r3
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d36:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6a1b      	ldr	r3, [r3, #32]
 8003d3c:	1c9a      	adds	r2, r3, #2
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	621a      	str	r2, [r3, #32]
 8003d42:	e008      	b.n	8003d56 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6a1b      	ldr	r3, [r3, #32]
 8003d48:	1c59      	adds	r1, r3, #1
 8003d4a:	687a      	ldr	r2, [r7, #4]
 8003d4c:	6211      	str	r1, [r2, #32]
 8003d4e:	781a      	ldrb	r2, [r3, #0]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003d5a:	b29b      	uxth	r3, r3
 8003d5c:	3b01      	subs	r3, #1
 8003d5e:	b29b      	uxth	r3, r3
 8003d60:	687a      	ldr	r2, [r7, #4]
 8003d62:	4619      	mov	r1, r3
 8003d64:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d10f      	bne.n	8003d8a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	68da      	ldr	r2, [r3, #12]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003d78:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	68da      	ldr	r2, [r3, #12]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003d88:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	e000      	b.n	8003d90 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003d8e:	2302      	movs	r3, #2
  }
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	3714      	adds	r7, #20
 8003d94:	46bd      	mov	sp, r7
 8003d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9a:	4770      	bx	lr

08003d9c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b082      	sub	sp, #8
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	68da      	ldr	r2, [r3, #12]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003db2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2220      	movs	r2, #32
 8003db8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003dbc:	6878      	ldr	r0, [r7, #4]
 8003dbe:	f7ff feff 	bl	8003bc0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003dc2:	2300      	movs	r3, #0
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	3708      	adds	r7, #8
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}

08003dcc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b08c      	sub	sp, #48	@ 0x30
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003de2:	b2db      	uxtb	r3, r3
 8003de4:	2b22      	cmp	r3, #34	@ 0x22
 8003de6:	f040 80aa 	bne.w	8003f3e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003df2:	d115      	bne.n	8003e20 <UART_Receive_IT+0x54>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	691b      	ldr	r3, [r3, #16]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d111      	bne.n	8003e20 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e00:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	b29b      	uxth	r3, r3
 8003e0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e0e:	b29a      	uxth	r2, r3
 8003e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e12:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e18:	1c9a      	adds	r2, r3, #2
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	629a      	str	r2, [r3, #40]	@ 0x28
 8003e1e:	e024      	b.n	8003e6a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e24:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e2e:	d007      	beq.n	8003e40 <UART_Receive_IT+0x74>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d10a      	bne.n	8003e4e <UART_Receive_IT+0x82>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	691b      	ldr	r3, [r3, #16]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d106      	bne.n	8003e4e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	b2da      	uxtb	r2, r3
 8003e48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e4a:	701a      	strb	r2, [r3, #0]
 8003e4c:	e008      	b.n	8003e60 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	b2db      	uxtb	r3, r3
 8003e56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e5a:	b2da      	uxtb	r2, r3
 8003e5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e5e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e64:	1c5a      	adds	r2, r3, #1
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003e6e:	b29b      	uxth	r3, r3
 8003e70:	3b01      	subs	r3, #1
 8003e72:	b29b      	uxth	r3, r3
 8003e74:	687a      	ldr	r2, [r7, #4]
 8003e76:	4619      	mov	r1, r3
 8003e78:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d15d      	bne.n	8003f3a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	68da      	ldr	r2, [r3, #12]
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f022 0220 	bic.w	r2, r2, #32
 8003e8c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	68da      	ldr	r2, [r3, #12]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003e9c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	695a      	ldr	r2, [r3, #20]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f022 0201 	bic.w	r2, r2, #1
 8003eac:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2220      	movs	r2, #32
 8003eb2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ec0:	2b01      	cmp	r3, #1
 8003ec2:	d135      	bne.n	8003f30 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	330c      	adds	r3, #12
 8003ed0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	e853 3f00 	ldrex	r3, [r3]
 8003ed8:	613b      	str	r3, [r7, #16]
   return(result);
 8003eda:	693b      	ldr	r3, [r7, #16]
 8003edc:	f023 0310 	bic.w	r3, r3, #16
 8003ee0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	330c      	adds	r3, #12
 8003ee8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003eea:	623a      	str	r2, [r7, #32]
 8003eec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eee:	69f9      	ldr	r1, [r7, #28]
 8003ef0:	6a3a      	ldr	r2, [r7, #32]
 8003ef2:	e841 2300 	strex	r3, r2, [r1]
 8003ef6:	61bb      	str	r3, [r7, #24]
   return(result);
 8003ef8:	69bb      	ldr	r3, [r7, #24]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d1e5      	bne.n	8003eca <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f003 0310 	and.w	r3, r3, #16
 8003f08:	2b10      	cmp	r3, #16
 8003f0a:	d10a      	bne.n	8003f22 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	60fb      	str	r3, [r7, #12]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	60fb      	str	r3, [r7, #12]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	60fb      	str	r3, [r7, #12]
 8003f20:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003f26:	4619      	mov	r1, r3
 8003f28:	6878      	ldr	r0, [r7, #4]
 8003f2a:	f7ff fe67 	bl	8003bfc <HAL_UARTEx_RxEventCallback>
 8003f2e:	e002      	b.n	8003f36 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003f30:	6878      	ldr	r0, [r7, #4]
 8003f32:	f7ff fe4f 	bl	8003bd4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003f36:	2300      	movs	r3, #0
 8003f38:	e002      	b.n	8003f40 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	e000      	b.n	8003f40 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003f3e:	2302      	movs	r3, #2
  }
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	3730      	adds	r7, #48	@ 0x30
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}

08003f48 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f4c:	b0c0      	sub	sp, #256	@ 0x100
 8003f4e:	af00      	add	r7, sp, #0
 8003f50:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	691b      	ldr	r3, [r3, #16]
 8003f5c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003f60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f64:	68d9      	ldr	r1, [r3, #12]
 8003f66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	ea40 0301 	orr.w	r3, r0, r1
 8003f70:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003f72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f76:	689a      	ldr	r2, [r3, #8]
 8003f78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f7c:	691b      	ldr	r3, [r3, #16]
 8003f7e:	431a      	orrs	r2, r3
 8003f80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f84:	695b      	ldr	r3, [r3, #20]
 8003f86:	431a      	orrs	r2, r3
 8003f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f8c:	69db      	ldr	r3, [r3, #28]
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003f94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	68db      	ldr	r3, [r3, #12]
 8003f9c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003fa0:	f021 010c 	bic.w	r1, r1, #12
 8003fa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fa8:	681a      	ldr	r2, [r3, #0]
 8003faa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003fae:	430b      	orrs	r3, r1
 8003fb0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003fb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	695b      	ldr	r3, [r3, #20]
 8003fba:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003fbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fc2:	6999      	ldr	r1, [r3, #24]
 8003fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	ea40 0301 	orr.w	r3, r0, r1
 8003fce:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003fd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	4b8f      	ldr	r3, [pc, #572]	@ (8004214 <UART_SetConfig+0x2cc>)
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	d005      	beq.n	8003fe8 <UART_SetConfig+0xa0>
 8003fdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fe0:	681a      	ldr	r2, [r3, #0]
 8003fe2:	4b8d      	ldr	r3, [pc, #564]	@ (8004218 <UART_SetConfig+0x2d0>)
 8003fe4:	429a      	cmp	r2, r3
 8003fe6:	d104      	bne.n	8003ff2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003fe8:	f7fe fe3a 	bl	8002c60 <HAL_RCC_GetPCLK2Freq>
 8003fec:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003ff0:	e003      	b.n	8003ffa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003ff2:	f7fe fe21 	bl	8002c38 <HAL_RCC_GetPCLK1Freq>
 8003ff6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ffa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ffe:	69db      	ldr	r3, [r3, #28]
 8004000:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004004:	f040 810c 	bne.w	8004220 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004008:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800400c:	2200      	movs	r2, #0
 800400e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004012:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004016:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800401a:	4622      	mov	r2, r4
 800401c:	462b      	mov	r3, r5
 800401e:	1891      	adds	r1, r2, r2
 8004020:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004022:	415b      	adcs	r3, r3
 8004024:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004026:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800402a:	4621      	mov	r1, r4
 800402c:	eb12 0801 	adds.w	r8, r2, r1
 8004030:	4629      	mov	r1, r5
 8004032:	eb43 0901 	adc.w	r9, r3, r1
 8004036:	f04f 0200 	mov.w	r2, #0
 800403a:	f04f 0300 	mov.w	r3, #0
 800403e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004042:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004046:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800404a:	4690      	mov	r8, r2
 800404c:	4699      	mov	r9, r3
 800404e:	4623      	mov	r3, r4
 8004050:	eb18 0303 	adds.w	r3, r8, r3
 8004054:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004058:	462b      	mov	r3, r5
 800405a:	eb49 0303 	adc.w	r3, r9, r3
 800405e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004062:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	2200      	movs	r2, #0
 800406a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800406e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004072:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004076:	460b      	mov	r3, r1
 8004078:	18db      	adds	r3, r3, r3
 800407a:	653b      	str	r3, [r7, #80]	@ 0x50
 800407c:	4613      	mov	r3, r2
 800407e:	eb42 0303 	adc.w	r3, r2, r3
 8004082:	657b      	str	r3, [r7, #84]	@ 0x54
 8004084:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004088:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800408c:	f7fc fbf6 	bl	800087c <__aeabi_uldivmod>
 8004090:	4602      	mov	r2, r0
 8004092:	460b      	mov	r3, r1
 8004094:	4b61      	ldr	r3, [pc, #388]	@ (800421c <UART_SetConfig+0x2d4>)
 8004096:	fba3 2302 	umull	r2, r3, r3, r2
 800409a:	095b      	lsrs	r3, r3, #5
 800409c:	011c      	lsls	r4, r3, #4
 800409e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80040a2:	2200      	movs	r2, #0
 80040a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80040a8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80040ac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80040b0:	4642      	mov	r2, r8
 80040b2:	464b      	mov	r3, r9
 80040b4:	1891      	adds	r1, r2, r2
 80040b6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80040b8:	415b      	adcs	r3, r3
 80040ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80040bc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80040c0:	4641      	mov	r1, r8
 80040c2:	eb12 0a01 	adds.w	sl, r2, r1
 80040c6:	4649      	mov	r1, r9
 80040c8:	eb43 0b01 	adc.w	fp, r3, r1
 80040cc:	f04f 0200 	mov.w	r2, #0
 80040d0:	f04f 0300 	mov.w	r3, #0
 80040d4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80040d8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80040dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80040e0:	4692      	mov	sl, r2
 80040e2:	469b      	mov	fp, r3
 80040e4:	4643      	mov	r3, r8
 80040e6:	eb1a 0303 	adds.w	r3, sl, r3
 80040ea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80040ee:	464b      	mov	r3, r9
 80040f0:	eb4b 0303 	adc.w	r3, fp, r3
 80040f4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80040f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	2200      	movs	r2, #0
 8004100:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004104:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004108:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800410c:	460b      	mov	r3, r1
 800410e:	18db      	adds	r3, r3, r3
 8004110:	643b      	str	r3, [r7, #64]	@ 0x40
 8004112:	4613      	mov	r3, r2
 8004114:	eb42 0303 	adc.w	r3, r2, r3
 8004118:	647b      	str	r3, [r7, #68]	@ 0x44
 800411a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800411e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004122:	f7fc fbab 	bl	800087c <__aeabi_uldivmod>
 8004126:	4602      	mov	r2, r0
 8004128:	460b      	mov	r3, r1
 800412a:	4611      	mov	r1, r2
 800412c:	4b3b      	ldr	r3, [pc, #236]	@ (800421c <UART_SetConfig+0x2d4>)
 800412e:	fba3 2301 	umull	r2, r3, r3, r1
 8004132:	095b      	lsrs	r3, r3, #5
 8004134:	2264      	movs	r2, #100	@ 0x64
 8004136:	fb02 f303 	mul.w	r3, r2, r3
 800413a:	1acb      	subs	r3, r1, r3
 800413c:	00db      	lsls	r3, r3, #3
 800413e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004142:	4b36      	ldr	r3, [pc, #216]	@ (800421c <UART_SetConfig+0x2d4>)
 8004144:	fba3 2302 	umull	r2, r3, r3, r2
 8004148:	095b      	lsrs	r3, r3, #5
 800414a:	005b      	lsls	r3, r3, #1
 800414c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004150:	441c      	add	r4, r3
 8004152:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004156:	2200      	movs	r2, #0
 8004158:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800415c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004160:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004164:	4642      	mov	r2, r8
 8004166:	464b      	mov	r3, r9
 8004168:	1891      	adds	r1, r2, r2
 800416a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800416c:	415b      	adcs	r3, r3
 800416e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004170:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004174:	4641      	mov	r1, r8
 8004176:	1851      	adds	r1, r2, r1
 8004178:	6339      	str	r1, [r7, #48]	@ 0x30
 800417a:	4649      	mov	r1, r9
 800417c:	414b      	adcs	r3, r1
 800417e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004180:	f04f 0200 	mov.w	r2, #0
 8004184:	f04f 0300 	mov.w	r3, #0
 8004188:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800418c:	4659      	mov	r1, fp
 800418e:	00cb      	lsls	r3, r1, #3
 8004190:	4651      	mov	r1, sl
 8004192:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004196:	4651      	mov	r1, sl
 8004198:	00ca      	lsls	r2, r1, #3
 800419a:	4610      	mov	r0, r2
 800419c:	4619      	mov	r1, r3
 800419e:	4603      	mov	r3, r0
 80041a0:	4642      	mov	r2, r8
 80041a2:	189b      	adds	r3, r3, r2
 80041a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80041a8:	464b      	mov	r3, r9
 80041aa:	460a      	mov	r2, r1
 80041ac:	eb42 0303 	adc.w	r3, r2, r3
 80041b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80041b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	2200      	movs	r2, #0
 80041bc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80041c0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80041c4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80041c8:	460b      	mov	r3, r1
 80041ca:	18db      	adds	r3, r3, r3
 80041cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80041ce:	4613      	mov	r3, r2
 80041d0:	eb42 0303 	adc.w	r3, r2, r3
 80041d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041d6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80041da:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80041de:	f7fc fb4d 	bl	800087c <__aeabi_uldivmod>
 80041e2:	4602      	mov	r2, r0
 80041e4:	460b      	mov	r3, r1
 80041e6:	4b0d      	ldr	r3, [pc, #52]	@ (800421c <UART_SetConfig+0x2d4>)
 80041e8:	fba3 1302 	umull	r1, r3, r3, r2
 80041ec:	095b      	lsrs	r3, r3, #5
 80041ee:	2164      	movs	r1, #100	@ 0x64
 80041f0:	fb01 f303 	mul.w	r3, r1, r3
 80041f4:	1ad3      	subs	r3, r2, r3
 80041f6:	00db      	lsls	r3, r3, #3
 80041f8:	3332      	adds	r3, #50	@ 0x32
 80041fa:	4a08      	ldr	r2, [pc, #32]	@ (800421c <UART_SetConfig+0x2d4>)
 80041fc:	fba2 2303 	umull	r2, r3, r2, r3
 8004200:	095b      	lsrs	r3, r3, #5
 8004202:	f003 0207 	and.w	r2, r3, #7
 8004206:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4422      	add	r2, r4
 800420e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004210:	e106      	b.n	8004420 <UART_SetConfig+0x4d8>
 8004212:	bf00      	nop
 8004214:	40011000 	.word	0x40011000
 8004218:	40011400 	.word	0x40011400
 800421c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004220:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004224:	2200      	movs	r2, #0
 8004226:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800422a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800422e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004232:	4642      	mov	r2, r8
 8004234:	464b      	mov	r3, r9
 8004236:	1891      	adds	r1, r2, r2
 8004238:	6239      	str	r1, [r7, #32]
 800423a:	415b      	adcs	r3, r3
 800423c:	627b      	str	r3, [r7, #36]	@ 0x24
 800423e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004242:	4641      	mov	r1, r8
 8004244:	1854      	adds	r4, r2, r1
 8004246:	4649      	mov	r1, r9
 8004248:	eb43 0501 	adc.w	r5, r3, r1
 800424c:	f04f 0200 	mov.w	r2, #0
 8004250:	f04f 0300 	mov.w	r3, #0
 8004254:	00eb      	lsls	r3, r5, #3
 8004256:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800425a:	00e2      	lsls	r2, r4, #3
 800425c:	4614      	mov	r4, r2
 800425e:	461d      	mov	r5, r3
 8004260:	4643      	mov	r3, r8
 8004262:	18e3      	adds	r3, r4, r3
 8004264:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004268:	464b      	mov	r3, r9
 800426a:	eb45 0303 	adc.w	r3, r5, r3
 800426e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004272:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	2200      	movs	r2, #0
 800427a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800427e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004282:	f04f 0200 	mov.w	r2, #0
 8004286:	f04f 0300 	mov.w	r3, #0
 800428a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800428e:	4629      	mov	r1, r5
 8004290:	008b      	lsls	r3, r1, #2
 8004292:	4621      	mov	r1, r4
 8004294:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004298:	4621      	mov	r1, r4
 800429a:	008a      	lsls	r2, r1, #2
 800429c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80042a0:	f7fc faec 	bl	800087c <__aeabi_uldivmod>
 80042a4:	4602      	mov	r2, r0
 80042a6:	460b      	mov	r3, r1
 80042a8:	4b60      	ldr	r3, [pc, #384]	@ (800442c <UART_SetConfig+0x4e4>)
 80042aa:	fba3 2302 	umull	r2, r3, r3, r2
 80042ae:	095b      	lsrs	r3, r3, #5
 80042b0:	011c      	lsls	r4, r3, #4
 80042b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80042b6:	2200      	movs	r2, #0
 80042b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80042bc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80042c0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80042c4:	4642      	mov	r2, r8
 80042c6:	464b      	mov	r3, r9
 80042c8:	1891      	adds	r1, r2, r2
 80042ca:	61b9      	str	r1, [r7, #24]
 80042cc:	415b      	adcs	r3, r3
 80042ce:	61fb      	str	r3, [r7, #28]
 80042d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80042d4:	4641      	mov	r1, r8
 80042d6:	1851      	adds	r1, r2, r1
 80042d8:	6139      	str	r1, [r7, #16]
 80042da:	4649      	mov	r1, r9
 80042dc:	414b      	adcs	r3, r1
 80042de:	617b      	str	r3, [r7, #20]
 80042e0:	f04f 0200 	mov.w	r2, #0
 80042e4:	f04f 0300 	mov.w	r3, #0
 80042e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80042ec:	4659      	mov	r1, fp
 80042ee:	00cb      	lsls	r3, r1, #3
 80042f0:	4651      	mov	r1, sl
 80042f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80042f6:	4651      	mov	r1, sl
 80042f8:	00ca      	lsls	r2, r1, #3
 80042fa:	4610      	mov	r0, r2
 80042fc:	4619      	mov	r1, r3
 80042fe:	4603      	mov	r3, r0
 8004300:	4642      	mov	r2, r8
 8004302:	189b      	adds	r3, r3, r2
 8004304:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004308:	464b      	mov	r3, r9
 800430a:	460a      	mov	r2, r1
 800430c:	eb42 0303 	adc.w	r3, r2, r3
 8004310:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004314:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	2200      	movs	r2, #0
 800431c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800431e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004320:	f04f 0200 	mov.w	r2, #0
 8004324:	f04f 0300 	mov.w	r3, #0
 8004328:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800432c:	4649      	mov	r1, r9
 800432e:	008b      	lsls	r3, r1, #2
 8004330:	4641      	mov	r1, r8
 8004332:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004336:	4641      	mov	r1, r8
 8004338:	008a      	lsls	r2, r1, #2
 800433a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800433e:	f7fc fa9d 	bl	800087c <__aeabi_uldivmod>
 8004342:	4602      	mov	r2, r0
 8004344:	460b      	mov	r3, r1
 8004346:	4611      	mov	r1, r2
 8004348:	4b38      	ldr	r3, [pc, #224]	@ (800442c <UART_SetConfig+0x4e4>)
 800434a:	fba3 2301 	umull	r2, r3, r3, r1
 800434e:	095b      	lsrs	r3, r3, #5
 8004350:	2264      	movs	r2, #100	@ 0x64
 8004352:	fb02 f303 	mul.w	r3, r2, r3
 8004356:	1acb      	subs	r3, r1, r3
 8004358:	011b      	lsls	r3, r3, #4
 800435a:	3332      	adds	r3, #50	@ 0x32
 800435c:	4a33      	ldr	r2, [pc, #204]	@ (800442c <UART_SetConfig+0x4e4>)
 800435e:	fba2 2303 	umull	r2, r3, r2, r3
 8004362:	095b      	lsrs	r3, r3, #5
 8004364:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004368:	441c      	add	r4, r3
 800436a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800436e:	2200      	movs	r2, #0
 8004370:	673b      	str	r3, [r7, #112]	@ 0x70
 8004372:	677a      	str	r2, [r7, #116]	@ 0x74
 8004374:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004378:	4642      	mov	r2, r8
 800437a:	464b      	mov	r3, r9
 800437c:	1891      	adds	r1, r2, r2
 800437e:	60b9      	str	r1, [r7, #8]
 8004380:	415b      	adcs	r3, r3
 8004382:	60fb      	str	r3, [r7, #12]
 8004384:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004388:	4641      	mov	r1, r8
 800438a:	1851      	adds	r1, r2, r1
 800438c:	6039      	str	r1, [r7, #0]
 800438e:	4649      	mov	r1, r9
 8004390:	414b      	adcs	r3, r1
 8004392:	607b      	str	r3, [r7, #4]
 8004394:	f04f 0200 	mov.w	r2, #0
 8004398:	f04f 0300 	mov.w	r3, #0
 800439c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80043a0:	4659      	mov	r1, fp
 80043a2:	00cb      	lsls	r3, r1, #3
 80043a4:	4651      	mov	r1, sl
 80043a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80043aa:	4651      	mov	r1, sl
 80043ac:	00ca      	lsls	r2, r1, #3
 80043ae:	4610      	mov	r0, r2
 80043b0:	4619      	mov	r1, r3
 80043b2:	4603      	mov	r3, r0
 80043b4:	4642      	mov	r2, r8
 80043b6:	189b      	adds	r3, r3, r2
 80043b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80043ba:	464b      	mov	r3, r9
 80043bc:	460a      	mov	r2, r1
 80043be:	eb42 0303 	adc.w	r3, r2, r3
 80043c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80043c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	2200      	movs	r2, #0
 80043cc:	663b      	str	r3, [r7, #96]	@ 0x60
 80043ce:	667a      	str	r2, [r7, #100]	@ 0x64
 80043d0:	f04f 0200 	mov.w	r2, #0
 80043d4:	f04f 0300 	mov.w	r3, #0
 80043d8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80043dc:	4649      	mov	r1, r9
 80043de:	008b      	lsls	r3, r1, #2
 80043e0:	4641      	mov	r1, r8
 80043e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80043e6:	4641      	mov	r1, r8
 80043e8:	008a      	lsls	r2, r1, #2
 80043ea:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80043ee:	f7fc fa45 	bl	800087c <__aeabi_uldivmod>
 80043f2:	4602      	mov	r2, r0
 80043f4:	460b      	mov	r3, r1
 80043f6:	4b0d      	ldr	r3, [pc, #52]	@ (800442c <UART_SetConfig+0x4e4>)
 80043f8:	fba3 1302 	umull	r1, r3, r3, r2
 80043fc:	095b      	lsrs	r3, r3, #5
 80043fe:	2164      	movs	r1, #100	@ 0x64
 8004400:	fb01 f303 	mul.w	r3, r1, r3
 8004404:	1ad3      	subs	r3, r2, r3
 8004406:	011b      	lsls	r3, r3, #4
 8004408:	3332      	adds	r3, #50	@ 0x32
 800440a:	4a08      	ldr	r2, [pc, #32]	@ (800442c <UART_SetConfig+0x4e4>)
 800440c:	fba2 2303 	umull	r2, r3, r2, r3
 8004410:	095b      	lsrs	r3, r3, #5
 8004412:	f003 020f 	and.w	r2, r3, #15
 8004416:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4422      	add	r2, r4
 800441e:	609a      	str	r2, [r3, #8]
}
 8004420:	bf00      	nop
 8004422:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004426:	46bd      	mov	sp, r7
 8004428:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800442c:	51eb851f 	.word	0x51eb851f

08004430 <__NVIC_SetPriority>:
{
 8004430:	b480      	push	{r7}
 8004432:	b083      	sub	sp, #12
 8004434:	af00      	add	r7, sp, #0
 8004436:	4603      	mov	r3, r0
 8004438:	6039      	str	r1, [r7, #0]
 800443a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800443c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004440:	2b00      	cmp	r3, #0
 8004442:	db0a      	blt.n	800445a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	b2da      	uxtb	r2, r3
 8004448:	490c      	ldr	r1, [pc, #48]	@ (800447c <__NVIC_SetPriority+0x4c>)
 800444a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800444e:	0112      	lsls	r2, r2, #4
 8004450:	b2d2      	uxtb	r2, r2
 8004452:	440b      	add	r3, r1
 8004454:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004458:	e00a      	b.n	8004470 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	b2da      	uxtb	r2, r3
 800445e:	4908      	ldr	r1, [pc, #32]	@ (8004480 <__NVIC_SetPriority+0x50>)
 8004460:	79fb      	ldrb	r3, [r7, #7]
 8004462:	f003 030f 	and.w	r3, r3, #15
 8004466:	3b04      	subs	r3, #4
 8004468:	0112      	lsls	r2, r2, #4
 800446a:	b2d2      	uxtb	r2, r2
 800446c:	440b      	add	r3, r1
 800446e:	761a      	strb	r2, [r3, #24]
}
 8004470:	bf00      	nop
 8004472:	370c      	adds	r7, #12
 8004474:	46bd      	mov	sp, r7
 8004476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447a:	4770      	bx	lr
 800447c:	e000e100 	.word	0xe000e100
 8004480:	e000ed00 	.word	0xe000ed00

08004484 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004484:	b580      	push	{r7, lr}
 8004486:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004488:	4b05      	ldr	r3, [pc, #20]	@ (80044a0 <SysTick_Handler+0x1c>)
 800448a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800448c:	f002 fac8 	bl	8006a20 <xTaskGetSchedulerState>
 8004490:	4603      	mov	r3, r0
 8004492:	2b01      	cmp	r3, #1
 8004494:	d001      	beq.n	800449a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004496:	f003 f9bf 	bl	8007818 <xPortSysTickHandler>
  }
}
 800449a:	bf00      	nop
 800449c:	bd80      	pop	{r7, pc}
 800449e:	bf00      	nop
 80044a0:	e000e010 	.word	0xe000e010

080044a4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80044a4:	b580      	push	{r7, lr}
 80044a6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80044a8:	2100      	movs	r1, #0
 80044aa:	f06f 0004 	mvn.w	r0, #4
 80044ae:	f7ff ffbf 	bl	8004430 <__NVIC_SetPriority>
#endif
}
 80044b2:	bf00      	nop
 80044b4:	bd80      	pop	{r7, pc}
	...

080044b8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80044b8:	b480      	push	{r7}
 80044ba:	b083      	sub	sp, #12
 80044bc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80044be:	f3ef 8305 	mrs	r3, IPSR
 80044c2:	603b      	str	r3, [r7, #0]
  return(result);
 80044c4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d003      	beq.n	80044d2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80044ca:	f06f 0305 	mvn.w	r3, #5
 80044ce:	607b      	str	r3, [r7, #4]
 80044d0:	e00c      	b.n	80044ec <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80044d2:	4b0a      	ldr	r3, [pc, #40]	@ (80044fc <osKernelInitialize+0x44>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d105      	bne.n	80044e6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80044da:	4b08      	ldr	r3, [pc, #32]	@ (80044fc <osKernelInitialize+0x44>)
 80044dc:	2201      	movs	r2, #1
 80044de:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80044e0:	2300      	movs	r3, #0
 80044e2:	607b      	str	r3, [r7, #4]
 80044e4:	e002      	b.n	80044ec <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80044e6:	f04f 33ff 	mov.w	r3, #4294967295
 80044ea:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80044ec:	687b      	ldr	r3, [r7, #4]
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	370c      	adds	r7, #12
 80044f2:	46bd      	mov	sp, r7
 80044f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f8:	4770      	bx	lr
 80044fa:	bf00      	nop
 80044fc:	200001d8 	.word	0x200001d8

08004500 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004500:	b580      	push	{r7, lr}
 8004502:	b082      	sub	sp, #8
 8004504:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004506:	f3ef 8305 	mrs	r3, IPSR
 800450a:	603b      	str	r3, [r7, #0]
  return(result);
 800450c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800450e:	2b00      	cmp	r3, #0
 8004510:	d003      	beq.n	800451a <osKernelStart+0x1a>
    stat = osErrorISR;
 8004512:	f06f 0305 	mvn.w	r3, #5
 8004516:	607b      	str	r3, [r7, #4]
 8004518:	e010      	b.n	800453c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800451a:	4b0b      	ldr	r3, [pc, #44]	@ (8004548 <osKernelStart+0x48>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	2b01      	cmp	r3, #1
 8004520:	d109      	bne.n	8004536 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004522:	f7ff ffbf 	bl	80044a4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004526:	4b08      	ldr	r3, [pc, #32]	@ (8004548 <osKernelStart+0x48>)
 8004528:	2202      	movs	r2, #2
 800452a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800452c:	f001 fe14 	bl	8006158 <vTaskStartScheduler>
      stat = osOK;
 8004530:	2300      	movs	r3, #0
 8004532:	607b      	str	r3, [r7, #4]
 8004534:	e002      	b.n	800453c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004536:	f04f 33ff 	mov.w	r3, #4294967295
 800453a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800453c:	687b      	ldr	r3, [r7, #4]
}
 800453e:	4618      	mov	r0, r3
 8004540:	3708      	adds	r7, #8
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}
 8004546:	bf00      	nop
 8004548:	200001d8 	.word	0x200001d8

0800454c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800454c:	b580      	push	{r7, lr}
 800454e:	b08e      	sub	sp, #56	@ 0x38
 8004550:	af04      	add	r7, sp, #16
 8004552:	60f8      	str	r0, [r7, #12]
 8004554:	60b9      	str	r1, [r7, #8]
 8004556:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004558:	2300      	movs	r3, #0
 800455a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800455c:	f3ef 8305 	mrs	r3, IPSR
 8004560:	617b      	str	r3, [r7, #20]
  return(result);
 8004562:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004564:	2b00      	cmp	r3, #0
 8004566:	d17e      	bne.n	8004666 <osThreadNew+0x11a>
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d07b      	beq.n	8004666 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800456e:	2380      	movs	r3, #128	@ 0x80
 8004570:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004572:	2318      	movs	r3, #24
 8004574:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004576:	2300      	movs	r3, #0
 8004578:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800457a:	f04f 33ff 	mov.w	r3, #4294967295
 800457e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d045      	beq.n	8004612 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d002      	beq.n	8004594 <osThreadNew+0x48>
        name = attr->name;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	699b      	ldr	r3, [r3, #24]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d002      	beq.n	80045a2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	699b      	ldr	r3, [r3, #24]
 80045a0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80045a2:	69fb      	ldr	r3, [r7, #28]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d008      	beq.n	80045ba <osThreadNew+0x6e>
 80045a8:	69fb      	ldr	r3, [r7, #28]
 80045aa:	2b38      	cmp	r3, #56	@ 0x38
 80045ac:	d805      	bhi.n	80045ba <osThreadNew+0x6e>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	f003 0301 	and.w	r3, r3, #1
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d001      	beq.n	80045be <osThreadNew+0x72>
        return (NULL);
 80045ba:	2300      	movs	r3, #0
 80045bc:	e054      	b.n	8004668 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	695b      	ldr	r3, [r3, #20]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d003      	beq.n	80045ce <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	695b      	ldr	r3, [r3, #20]
 80045ca:	089b      	lsrs	r3, r3, #2
 80045cc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d00e      	beq.n	80045f4 <osThreadNew+0xa8>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	68db      	ldr	r3, [r3, #12]
 80045da:	2ba7      	cmp	r3, #167	@ 0xa7
 80045dc:	d90a      	bls.n	80045f4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d006      	beq.n	80045f4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	695b      	ldr	r3, [r3, #20]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d002      	beq.n	80045f4 <osThreadNew+0xa8>
        mem = 1;
 80045ee:	2301      	movs	r3, #1
 80045f0:	61bb      	str	r3, [r7, #24]
 80045f2:	e010      	b.n	8004616 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	689b      	ldr	r3, [r3, #8]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d10c      	bne.n	8004616 <osThreadNew+0xca>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	68db      	ldr	r3, [r3, #12]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d108      	bne.n	8004616 <osThreadNew+0xca>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	691b      	ldr	r3, [r3, #16]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d104      	bne.n	8004616 <osThreadNew+0xca>
          mem = 0;
 800460c:	2300      	movs	r3, #0
 800460e:	61bb      	str	r3, [r7, #24]
 8004610:	e001      	b.n	8004616 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004612:	2300      	movs	r3, #0
 8004614:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004616:	69bb      	ldr	r3, [r7, #24]
 8004618:	2b01      	cmp	r3, #1
 800461a:	d110      	bne.n	800463e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004620:	687a      	ldr	r2, [r7, #4]
 8004622:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004624:	9202      	str	r2, [sp, #8]
 8004626:	9301      	str	r3, [sp, #4]
 8004628:	69fb      	ldr	r3, [r7, #28]
 800462a:	9300      	str	r3, [sp, #0]
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	6a3a      	ldr	r2, [r7, #32]
 8004630:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004632:	68f8      	ldr	r0, [r7, #12]
 8004634:	f001 fb9c 	bl	8005d70 <xTaskCreateStatic>
 8004638:	4603      	mov	r3, r0
 800463a:	613b      	str	r3, [r7, #16]
 800463c:	e013      	b.n	8004666 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800463e:	69bb      	ldr	r3, [r7, #24]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d110      	bne.n	8004666 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004644:	6a3b      	ldr	r3, [r7, #32]
 8004646:	b29a      	uxth	r2, r3
 8004648:	f107 0310 	add.w	r3, r7, #16
 800464c:	9301      	str	r3, [sp, #4]
 800464e:	69fb      	ldr	r3, [r7, #28]
 8004650:	9300      	str	r3, [sp, #0]
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004656:	68f8      	ldr	r0, [r7, #12]
 8004658:	f001 fbea 	bl	8005e30 <xTaskCreate>
 800465c:	4603      	mov	r3, r0
 800465e:	2b01      	cmp	r3, #1
 8004660:	d001      	beq.n	8004666 <osThreadNew+0x11a>
            hTask = NULL;
 8004662:	2300      	movs	r3, #0
 8004664:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004666:	693b      	ldr	r3, [r7, #16]
}
 8004668:	4618      	mov	r0, r3
 800466a:	3728      	adds	r7, #40	@ 0x28
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}

08004670 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004670:	b580      	push	{r7, lr}
 8004672:	b084      	sub	sp, #16
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004678:	f3ef 8305 	mrs	r3, IPSR
 800467c:	60bb      	str	r3, [r7, #8]
  return(result);
 800467e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004680:	2b00      	cmp	r3, #0
 8004682:	d003      	beq.n	800468c <osDelay+0x1c>
    stat = osErrorISR;
 8004684:	f06f 0305 	mvn.w	r3, #5
 8004688:	60fb      	str	r3, [r7, #12]
 800468a:	e007      	b.n	800469c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800468c:	2300      	movs	r3, #0
 800468e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d002      	beq.n	800469c <osDelay+0x2c>
      vTaskDelay(ticks);
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f001 fd28 	bl	80060ec <vTaskDelay>
    }
  }

  return (stat);
 800469c:	68fb      	ldr	r3, [r7, #12]
}
 800469e:	4618      	mov	r0, r3
 80046a0:	3710      	adds	r7, #16
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}

080046a6 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80046a6:	b580      	push	{r7, lr}
 80046a8:	b08a      	sub	sp, #40	@ 0x28
 80046aa:	af02      	add	r7, sp, #8
 80046ac:	60f8      	str	r0, [r7, #12]
 80046ae:	60b9      	str	r1, [r7, #8]
 80046b0:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80046b2:	2300      	movs	r3, #0
 80046b4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80046b6:	f3ef 8305 	mrs	r3, IPSR
 80046ba:	613b      	str	r3, [r7, #16]
  return(result);
 80046bc:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d175      	bne.n	80047ae <osSemaphoreNew+0x108>
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d072      	beq.n	80047ae <osSemaphoreNew+0x108>
 80046c8:	68ba      	ldr	r2, [r7, #8]
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	429a      	cmp	r2, r3
 80046ce:	d86e      	bhi.n	80047ae <osSemaphoreNew+0x108>
    mem = -1;
 80046d0:	f04f 33ff 	mov.w	r3, #4294967295
 80046d4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d015      	beq.n	8004708 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d006      	beq.n	80046f2 <osSemaphoreNew+0x4c>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	68db      	ldr	r3, [r3, #12]
 80046e8:	2b4f      	cmp	r3, #79	@ 0x4f
 80046ea:	d902      	bls.n	80046f2 <osSemaphoreNew+0x4c>
        mem = 1;
 80046ec:	2301      	movs	r3, #1
 80046ee:	61bb      	str	r3, [r7, #24]
 80046f0:	e00c      	b.n	800470c <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d108      	bne.n	800470c <osSemaphoreNew+0x66>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	68db      	ldr	r3, [r3, #12]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d104      	bne.n	800470c <osSemaphoreNew+0x66>
          mem = 0;
 8004702:	2300      	movs	r3, #0
 8004704:	61bb      	str	r3, [r7, #24]
 8004706:	e001      	b.n	800470c <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8004708:	2300      	movs	r3, #0
 800470a:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800470c:	69bb      	ldr	r3, [r7, #24]
 800470e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004712:	d04c      	beq.n	80047ae <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	2b01      	cmp	r3, #1
 8004718:	d128      	bne.n	800476c <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800471a:	69bb      	ldr	r3, [r7, #24]
 800471c:	2b01      	cmp	r3, #1
 800471e:	d10a      	bne.n	8004736 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	2203      	movs	r2, #3
 8004726:	9200      	str	r2, [sp, #0]
 8004728:	2200      	movs	r2, #0
 800472a:	2100      	movs	r1, #0
 800472c:	2001      	movs	r0, #1
 800472e:	f000 fb5d 	bl	8004dec <xQueueGenericCreateStatic>
 8004732:	61f8      	str	r0, [r7, #28]
 8004734:	e005      	b.n	8004742 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8004736:	2203      	movs	r2, #3
 8004738:	2100      	movs	r1, #0
 800473a:	2001      	movs	r0, #1
 800473c:	f000 fbd3 	bl	8004ee6 <xQueueGenericCreate>
 8004740:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8004742:	69fb      	ldr	r3, [r7, #28]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d022      	beq.n	800478e <osSemaphoreNew+0xe8>
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d01f      	beq.n	800478e <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800474e:	2300      	movs	r3, #0
 8004750:	2200      	movs	r2, #0
 8004752:	2100      	movs	r1, #0
 8004754:	69f8      	ldr	r0, [r7, #28]
 8004756:	f000 fc93 	bl	8005080 <xQueueGenericSend>
 800475a:	4603      	mov	r3, r0
 800475c:	2b01      	cmp	r3, #1
 800475e:	d016      	beq.n	800478e <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8004760:	69f8      	ldr	r0, [r7, #28]
 8004762:	f001 f931 	bl	80059c8 <vQueueDelete>
            hSemaphore = NULL;
 8004766:	2300      	movs	r3, #0
 8004768:	61fb      	str	r3, [r7, #28]
 800476a:	e010      	b.n	800478e <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800476c:	69bb      	ldr	r3, [r7, #24]
 800476e:	2b01      	cmp	r3, #1
 8004770:	d108      	bne.n	8004784 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	689b      	ldr	r3, [r3, #8]
 8004776:	461a      	mov	r2, r3
 8004778:	68b9      	ldr	r1, [r7, #8]
 800477a:	68f8      	ldr	r0, [r7, #12]
 800477c:	f000 fc11 	bl	8004fa2 <xQueueCreateCountingSemaphoreStatic>
 8004780:	61f8      	str	r0, [r7, #28]
 8004782:	e004      	b.n	800478e <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8004784:	68b9      	ldr	r1, [r7, #8]
 8004786:	68f8      	ldr	r0, [r7, #12]
 8004788:	f000 fc44 	bl	8005014 <xQueueCreateCountingSemaphore>
 800478c:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800478e:	69fb      	ldr	r3, [r7, #28]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d00c      	beq.n	80047ae <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d003      	beq.n	80047a2 <osSemaphoreNew+0xfc>
          name = attr->name;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	617b      	str	r3, [r7, #20]
 80047a0:	e001      	b.n	80047a6 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80047a2:	2300      	movs	r3, #0
 80047a4:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80047a6:	6979      	ldr	r1, [r7, #20]
 80047a8:	69f8      	ldr	r0, [r7, #28]
 80047aa:	f001 fa59 	bl	8005c60 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80047ae:	69fb      	ldr	r3, [r7, #28]
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	3720      	adds	r7, #32
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd80      	pop	{r7, pc}

080047b8 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b086      	sub	sp, #24
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
 80047c0:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80047c6:	2300      	movs	r3, #0
 80047c8:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d103      	bne.n	80047d8 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 80047d0:	f06f 0303 	mvn.w	r3, #3
 80047d4:	617b      	str	r3, [r7, #20]
 80047d6:	e039      	b.n	800484c <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80047d8:	f3ef 8305 	mrs	r3, IPSR
 80047dc:	60fb      	str	r3, [r7, #12]
  return(result);
 80047de:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d022      	beq.n	800482a <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d003      	beq.n	80047f2 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 80047ea:	f06f 0303 	mvn.w	r3, #3
 80047ee:	617b      	str	r3, [r7, #20]
 80047f0:	e02c      	b.n	800484c <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 80047f2:	2300      	movs	r3, #0
 80047f4:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80047f6:	f107 0308 	add.w	r3, r7, #8
 80047fa:	461a      	mov	r2, r3
 80047fc:	2100      	movs	r1, #0
 80047fe:	6938      	ldr	r0, [r7, #16]
 8004800:	f001 f860 	bl	80058c4 <xQueueReceiveFromISR>
 8004804:	4603      	mov	r3, r0
 8004806:	2b01      	cmp	r3, #1
 8004808:	d003      	beq.n	8004812 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800480a:	f06f 0302 	mvn.w	r3, #2
 800480e:	617b      	str	r3, [r7, #20]
 8004810:	e01c      	b.n	800484c <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d019      	beq.n	800484c <osSemaphoreAcquire+0x94>
 8004818:	4b0f      	ldr	r3, [pc, #60]	@ (8004858 <osSemaphoreAcquire+0xa0>)
 800481a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800481e:	601a      	str	r2, [r3, #0]
 8004820:	f3bf 8f4f 	dsb	sy
 8004824:	f3bf 8f6f 	isb	sy
 8004828:	e010      	b.n	800484c <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800482a:	6839      	ldr	r1, [r7, #0]
 800482c:	6938      	ldr	r0, [r7, #16]
 800482e:	f000 ff39 	bl	80056a4 <xQueueSemaphoreTake>
 8004832:	4603      	mov	r3, r0
 8004834:	2b01      	cmp	r3, #1
 8004836:	d009      	beq.n	800484c <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d003      	beq.n	8004846 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800483e:	f06f 0301 	mvn.w	r3, #1
 8004842:	617b      	str	r3, [r7, #20]
 8004844:	e002      	b.n	800484c <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8004846:	f06f 0302 	mvn.w	r3, #2
 800484a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800484c:	697b      	ldr	r3, [r7, #20]
}
 800484e:	4618      	mov	r0, r3
 8004850:	3718      	adds	r7, #24
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}
 8004856:	bf00      	nop
 8004858:	e000ed04 	.word	0xe000ed04

0800485c <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800485c:	b580      	push	{r7, lr}
 800485e:	b086      	sub	sp, #24
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8004868:	2300      	movs	r3, #0
 800486a:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800486c:	693b      	ldr	r3, [r7, #16]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d103      	bne.n	800487a <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8004872:	f06f 0303 	mvn.w	r3, #3
 8004876:	617b      	str	r3, [r7, #20]
 8004878:	e02c      	b.n	80048d4 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800487a:	f3ef 8305 	mrs	r3, IPSR
 800487e:	60fb      	str	r3, [r7, #12]
  return(result);
 8004880:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8004882:	2b00      	cmp	r3, #0
 8004884:	d01a      	beq.n	80048bc <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8004886:	2300      	movs	r3, #0
 8004888:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800488a:	f107 0308 	add.w	r3, r7, #8
 800488e:	4619      	mov	r1, r3
 8004890:	6938      	ldr	r0, [r7, #16]
 8004892:	f000 fd95 	bl	80053c0 <xQueueGiveFromISR>
 8004896:	4603      	mov	r3, r0
 8004898:	2b01      	cmp	r3, #1
 800489a:	d003      	beq.n	80048a4 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800489c:	f06f 0302 	mvn.w	r3, #2
 80048a0:	617b      	str	r3, [r7, #20]
 80048a2:	e017      	b.n	80048d4 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d014      	beq.n	80048d4 <osSemaphoreRelease+0x78>
 80048aa:	4b0d      	ldr	r3, [pc, #52]	@ (80048e0 <osSemaphoreRelease+0x84>)
 80048ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80048b0:	601a      	str	r2, [r3, #0]
 80048b2:	f3bf 8f4f 	dsb	sy
 80048b6:	f3bf 8f6f 	isb	sy
 80048ba:	e00b      	b.n	80048d4 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80048bc:	2300      	movs	r3, #0
 80048be:	2200      	movs	r2, #0
 80048c0:	2100      	movs	r1, #0
 80048c2:	6938      	ldr	r0, [r7, #16]
 80048c4:	f000 fbdc 	bl	8005080 <xQueueGenericSend>
 80048c8:	4603      	mov	r3, r0
 80048ca:	2b01      	cmp	r3, #1
 80048cc:	d002      	beq.n	80048d4 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 80048ce:	f06f 0302 	mvn.w	r3, #2
 80048d2:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80048d4:	697b      	ldr	r3, [r7, #20]
}
 80048d6:	4618      	mov	r0, r3
 80048d8:	3718      	adds	r7, #24
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}
 80048de:	bf00      	nop
 80048e0:	e000ed04 	.word	0xe000ed04

080048e4 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b08a      	sub	sp, #40	@ 0x28
 80048e8:	af02      	add	r7, sp, #8
 80048ea:	60f8      	str	r0, [r7, #12]
 80048ec:	60b9      	str	r1, [r7, #8]
 80048ee:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80048f0:	2300      	movs	r3, #0
 80048f2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80048f4:	f3ef 8305 	mrs	r3, IPSR
 80048f8:	613b      	str	r3, [r7, #16]
  return(result);
 80048fa:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d15f      	bne.n	80049c0 <osMessageQueueNew+0xdc>
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d05c      	beq.n	80049c0 <osMessageQueueNew+0xdc>
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d059      	beq.n	80049c0 <osMessageQueueNew+0xdc>
    mem = -1;
 800490c:	f04f 33ff 	mov.w	r3, #4294967295
 8004910:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d029      	beq.n	800496c <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d012      	beq.n	8004946 <osMessageQueueNew+0x62>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	68db      	ldr	r3, [r3, #12]
 8004924:	2b4f      	cmp	r3, #79	@ 0x4f
 8004926:	d90e      	bls.n	8004946 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800492c:	2b00      	cmp	r3, #0
 800492e:	d00a      	beq.n	8004946 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	695a      	ldr	r2, [r3, #20]
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	68b9      	ldr	r1, [r7, #8]
 8004938:	fb01 f303 	mul.w	r3, r1, r3
 800493c:	429a      	cmp	r2, r3
 800493e:	d302      	bcc.n	8004946 <osMessageQueueNew+0x62>
        mem = 1;
 8004940:	2301      	movs	r3, #1
 8004942:	61bb      	str	r3, [r7, #24]
 8004944:	e014      	b.n	8004970 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	689b      	ldr	r3, [r3, #8]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d110      	bne.n	8004970 <osMessageQueueNew+0x8c>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	68db      	ldr	r3, [r3, #12]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d10c      	bne.n	8004970 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800495a:	2b00      	cmp	r3, #0
 800495c:	d108      	bne.n	8004970 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	695b      	ldr	r3, [r3, #20]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d104      	bne.n	8004970 <osMessageQueueNew+0x8c>
          mem = 0;
 8004966:	2300      	movs	r3, #0
 8004968:	61bb      	str	r3, [r7, #24]
 800496a:	e001      	b.n	8004970 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800496c:	2300      	movs	r3, #0
 800496e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004970:	69bb      	ldr	r3, [r7, #24]
 8004972:	2b01      	cmp	r3, #1
 8004974:	d10b      	bne.n	800498e <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	691a      	ldr	r2, [r3, #16]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	689b      	ldr	r3, [r3, #8]
 800497e:	2100      	movs	r1, #0
 8004980:	9100      	str	r1, [sp, #0]
 8004982:	68b9      	ldr	r1, [r7, #8]
 8004984:	68f8      	ldr	r0, [r7, #12]
 8004986:	f000 fa31 	bl	8004dec <xQueueGenericCreateStatic>
 800498a:	61f8      	str	r0, [r7, #28]
 800498c:	e008      	b.n	80049a0 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800498e:	69bb      	ldr	r3, [r7, #24]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d105      	bne.n	80049a0 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8004994:	2200      	movs	r2, #0
 8004996:	68b9      	ldr	r1, [r7, #8]
 8004998:	68f8      	ldr	r0, [r7, #12]
 800499a:	f000 faa4 	bl	8004ee6 <xQueueGenericCreate>
 800499e:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80049a0:	69fb      	ldr	r3, [r7, #28]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d00c      	beq.n	80049c0 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d003      	beq.n	80049b4 <osMessageQueueNew+0xd0>
        name = attr->name;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	617b      	str	r3, [r7, #20]
 80049b2:	e001      	b.n	80049b8 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80049b4:	2300      	movs	r3, #0
 80049b6:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80049b8:	6979      	ldr	r1, [r7, #20]
 80049ba:	69f8      	ldr	r0, [r7, #28]
 80049bc:	f001 f950 	bl	8005c60 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80049c0:	69fb      	ldr	r3, [r7, #28]
}
 80049c2:	4618      	mov	r0, r3
 80049c4:	3720      	adds	r7, #32
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd80      	pop	{r7, pc}
	...

080049cc <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b088      	sub	sp, #32
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	60f8      	str	r0, [r7, #12]
 80049d4:	60b9      	str	r1, [r7, #8]
 80049d6:	603b      	str	r3, [r7, #0]
 80049d8:	4613      	mov	r3, r2
 80049da:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80049e0:	2300      	movs	r3, #0
 80049e2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80049e4:	f3ef 8305 	mrs	r3, IPSR
 80049e8:	617b      	str	r3, [r7, #20]
  return(result);
 80049ea:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d028      	beq.n	8004a42 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80049f0:	69bb      	ldr	r3, [r7, #24]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d005      	beq.n	8004a02 <osMessageQueuePut+0x36>
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d002      	beq.n	8004a02 <osMessageQueuePut+0x36>
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d003      	beq.n	8004a0a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8004a02:	f06f 0303 	mvn.w	r3, #3
 8004a06:	61fb      	str	r3, [r7, #28]
 8004a08:	e038      	b.n	8004a7c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8004a0e:	f107 0210 	add.w	r2, r7, #16
 8004a12:	2300      	movs	r3, #0
 8004a14:	68b9      	ldr	r1, [r7, #8]
 8004a16:	69b8      	ldr	r0, [r7, #24]
 8004a18:	f000 fc34 	bl	8005284 <xQueueGenericSendFromISR>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	2b01      	cmp	r3, #1
 8004a20:	d003      	beq.n	8004a2a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8004a22:	f06f 0302 	mvn.w	r3, #2
 8004a26:	61fb      	str	r3, [r7, #28]
 8004a28:	e028      	b.n	8004a7c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d025      	beq.n	8004a7c <osMessageQueuePut+0xb0>
 8004a30:	4b15      	ldr	r3, [pc, #84]	@ (8004a88 <osMessageQueuePut+0xbc>)
 8004a32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a36:	601a      	str	r2, [r3, #0]
 8004a38:	f3bf 8f4f 	dsb	sy
 8004a3c:	f3bf 8f6f 	isb	sy
 8004a40:	e01c      	b.n	8004a7c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004a42:	69bb      	ldr	r3, [r7, #24]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d002      	beq.n	8004a4e <osMessageQueuePut+0x82>
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d103      	bne.n	8004a56 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8004a4e:	f06f 0303 	mvn.w	r3, #3
 8004a52:	61fb      	str	r3, [r7, #28]
 8004a54:	e012      	b.n	8004a7c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004a56:	2300      	movs	r3, #0
 8004a58:	683a      	ldr	r2, [r7, #0]
 8004a5a:	68b9      	ldr	r1, [r7, #8]
 8004a5c:	69b8      	ldr	r0, [r7, #24]
 8004a5e:	f000 fb0f 	bl	8005080 <xQueueGenericSend>
 8004a62:	4603      	mov	r3, r0
 8004a64:	2b01      	cmp	r3, #1
 8004a66:	d009      	beq.n	8004a7c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d003      	beq.n	8004a76 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8004a6e:	f06f 0301 	mvn.w	r3, #1
 8004a72:	61fb      	str	r3, [r7, #28]
 8004a74:	e002      	b.n	8004a7c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8004a76:	f06f 0302 	mvn.w	r3, #2
 8004a7a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8004a7c:	69fb      	ldr	r3, [r7, #28]
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3720      	adds	r7, #32
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}
 8004a86:	bf00      	nop
 8004a88:	e000ed04 	.word	0xe000ed04

08004a8c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b088      	sub	sp, #32
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	60f8      	str	r0, [r7, #12]
 8004a94:	60b9      	str	r1, [r7, #8]
 8004a96:	607a      	str	r2, [r7, #4]
 8004a98:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004aa2:	f3ef 8305 	mrs	r3, IPSR
 8004aa6:	617b      	str	r3, [r7, #20]
  return(result);
 8004aa8:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d028      	beq.n	8004b00 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004aae:	69bb      	ldr	r3, [r7, #24]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d005      	beq.n	8004ac0 <osMessageQueueGet+0x34>
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d002      	beq.n	8004ac0 <osMessageQueueGet+0x34>
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d003      	beq.n	8004ac8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8004ac0:	f06f 0303 	mvn.w	r3, #3
 8004ac4:	61fb      	str	r3, [r7, #28]
 8004ac6:	e037      	b.n	8004b38 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8004ac8:	2300      	movs	r3, #0
 8004aca:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8004acc:	f107 0310 	add.w	r3, r7, #16
 8004ad0:	461a      	mov	r2, r3
 8004ad2:	68b9      	ldr	r1, [r7, #8]
 8004ad4:	69b8      	ldr	r0, [r7, #24]
 8004ad6:	f000 fef5 	bl	80058c4 <xQueueReceiveFromISR>
 8004ada:	4603      	mov	r3, r0
 8004adc:	2b01      	cmp	r3, #1
 8004ade:	d003      	beq.n	8004ae8 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8004ae0:	f06f 0302 	mvn.w	r3, #2
 8004ae4:	61fb      	str	r3, [r7, #28]
 8004ae6:	e027      	b.n	8004b38 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d024      	beq.n	8004b38 <osMessageQueueGet+0xac>
 8004aee:	4b15      	ldr	r3, [pc, #84]	@ (8004b44 <osMessageQueueGet+0xb8>)
 8004af0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004af4:	601a      	str	r2, [r3, #0]
 8004af6:	f3bf 8f4f 	dsb	sy
 8004afa:	f3bf 8f6f 	isb	sy
 8004afe:	e01b      	b.n	8004b38 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004b00:	69bb      	ldr	r3, [r7, #24]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d002      	beq.n	8004b0c <osMessageQueueGet+0x80>
 8004b06:	68bb      	ldr	r3, [r7, #8]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d103      	bne.n	8004b14 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8004b0c:	f06f 0303 	mvn.w	r3, #3
 8004b10:	61fb      	str	r3, [r7, #28]
 8004b12:	e011      	b.n	8004b38 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004b14:	683a      	ldr	r2, [r7, #0]
 8004b16:	68b9      	ldr	r1, [r7, #8]
 8004b18:	69b8      	ldr	r0, [r7, #24]
 8004b1a:	f000 fce1 	bl	80054e0 <xQueueReceive>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	2b01      	cmp	r3, #1
 8004b22:	d009      	beq.n	8004b38 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d003      	beq.n	8004b32 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8004b2a:	f06f 0301 	mvn.w	r3, #1
 8004b2e:	61fb      	str	r3, [r7, #28]
 8004b30:	e002      	b.n	8004b38 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8004b32:	f06f 0302 	mvn.w	r3, #2
 8004b36:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8004b38:	69fb      	ldr	r3, [r7, #28]
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	3720      	adds	r7, #32
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}
 8004b42:	bf00      	nop
 8004b44:	e000ed04 	.word	0xe000ed04

08004b48 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004b48:	b480      	push	{r7}
 8004b4a:	b085      	sub	sp, #20
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	60f8      	str	r0, [r7, #12]
 8004b50:	60b9      	str	r1, [r7, #8]
 8004b52:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	4a07      	ldr	r2, [pc, #28]	@ (8004b74 <vApplicationGetIdleTaskMemory+0x2c>)
 8004b58:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004b5a:	68bb      	ldr	r3, [r7, #8]
 8004b5c:	4a06      	ldr	r2, [pc, #24]	@ (8004b78 <vApplicationGetIdleTaskMemory+0x30>)
 8004b5e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2280      	movs	r2, #128	@ 0x80
 8004b64:	601a      	str	r2, [r3, #0]
}
 8004b66:	bf00      	nop
 8004b68:	3714      	adds	r7, #20
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b70:	4770      	bx	lr
 8004b72:	bf00      	nop
 8004b74:	200001dc 	.word	0x200001dc
 8004b78:	20000284 	.word	0x20000284

08004b7c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004b7c:	b480      	push	{r7}
 8004b7e:	b085      	sub	sp, #20
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	60f8      	str	r0, [r7, #12]
 8004b84:	60b9      	str	r1, [r7, #8]
 8004b86:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	4a07      	ldr	r2, [pc, #28]	@ (8004ba8 <vApplicationGetTimerTaskMemory+0x2c>)
 8004b8c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	4a06      	ldr	r2, [pc, #24]	@ (8004bac <vApplicationGetTimerTaskMemory+0x30>)
 8004b92:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004b9a:	601a      	str	r2, [r3, #0]
}
 8004b9c:	bf00      	nop
 8004b9e:	3714      	adds	r7, #20
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba6:	4770      	bx	lr
 8004ba8:	20000484 	.word	0x20000484
 8004bac:	2000052c 	.word	0x2000052c

08004bb0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b083      	sub	sp, #12
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	f103 0208 	add.w	r2, r3, #8
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	f04f 32ff 	mov.w	r2, #4294967295
 8004bc8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	f103 0208 	add.w	r2, r3, #8
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	f103 0208 	add.w	r2, r3, #8
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2200      	movs	r2, #0
 8004be2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004be4:	bf00      	nop
 8004be6:	370c      	adds	r7, #12
 8004be8:	46bd      	mov	sp, r7
 8004bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bee:	4770      	bx	lr

08004bf0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	b083      	sub	sp, #12
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004bfe:	bf00      	nop
 8004c00:	370c      	adds	r7, #12
 8004c02:	46bd      	mov	sp, r7
 8004c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c08:	4770      	bx	lr

08004c0a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004c0a:	b480      	push	{r7}
 8004c0c:	b085      	sub	sp, #20
 8004c0e:	af00      	add	r7, sp, #0
 8004c10:	6078      	str	r0, [r7, #4]
 8004c12:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	68fa      	ldr	r2, [r7, #12]
 8004c1e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	689a      	ldr	r2, [r3, #8]
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	683a      	ldr	r2, [r7, #0]
 8004c2e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	683a      	ldr	r2, [r7, #0]
 8004c34:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	687a      	ldr	r2, [r7, #4]
 8004c3a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	1c5a      	adds	r2, r3, #1
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	601a      	str	r2, [r3, #0]
}
 8004c46:	bf00      	nop
 8004c48:	3714      	adds	r7, #20
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c50:	4770      	bx	lr

08004c52 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004c52:	b480      	push	{r7}
 8004c54:	b085      	sub	sp, #20
 8004c56:	af00      	add	r7, sp, #0
 8004c58:	6078      	str	r0, [r7, #4]
 8004c5a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004c62:	68bb      	ldr	r3, [r7, #8]
 8004c64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c68:	d103      	bne.n	8004c72 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	691b      	ldr	r3, [r3, #16]
 8004c6e:	60fb      	str	r3, [r7, #12]
 8004c70:	e00c      	b.n	8004c8c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	3308      	adds	r3, #8
 8004c76:	60fb      	str	r3, [r7, #12]
 8004c78:	e002      	b.n	8004c80 <vListInsert+0x2e>
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	60fb      	str	r3, [r7, #12]
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	68ba      	ldr	r2, [r7, #8]
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	d2f6      	bcs.n	8004c7a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	685a      	ldr	r2, [r3, #4]
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	683a      	ldr	r2, [r7, #0]
 8004c9a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	68fa      	ldr	r2, [r7, #12]
 8004ca0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	683a      	ldr	r2, [r7, #0]
 8004ca6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	687a      	ldr	r2, [r7, #4]
 8004cac:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	1c5a      	adds	r2, r3, #1
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	601a      	str	r2, [r3, #0]
}
 8004cb8:	bf00      	nop
 8004cba:	3714      	adds	r7, #20
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc2:	4770      	bx	lr

08004cc4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	b085      	sub	sp, #20
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	691b      	ldr	r3, [r3, #16]
 8004cd0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	687a      	ldr	r2, [r7, #4]
 8004cd8:	6892      	ldr	r2, [r2, #8]
 8004cda:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	687a      	ldr	r2, [r7, #4]
 8004ce2:	6852      	ldr	r2, [r2, #4]
 8004ce4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	687a      	ldr	r2, [r7, #4]
 8004cec:	429a      	cmp	r2, r3
 8004cee:	d103      	bne.n	8004cf8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	689a      	ldr	r2, [r3, #8]
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	1e5a      	subs	r2, r3, #1
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3714      	adds	r7, #20
 8004d10:	46bd      	mov	sp, r7
 8004d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d16:	4770      	bx	lr

08004d18 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b084      	sub	sp, #16
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
 8004d20:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d10b      	bne.n	8004d44 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004d2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d30:	f383 8811 	msr	BASEPRI, r3
 8004d34:	f3bf 8f6f 	isb	sy
 8004d38:	f3bf 8f4f 	dsb	sy
 8004d3c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004d3e:	bf00      	nop
 8004d40:	bf00      	nop
 8004d42:	e7fd      	b.n	8004d40 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004d44:	f002 fcd8 	bl	80076f8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681a      	ldr	r2, [r3, #0]
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d50:	68f9      	ldr	r1, [r7, #12]
 8004d52:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004d54:	fb01 f303 	mul.w	r3, r1, r3
 8004d58:	441a      	add	r2, r3
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	2200      	movs	r2, #0
 8004d62:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681a      	ldr	r2, [r3, #0]
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681a      	ldr	r2, [r3, #0]
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d74:	3b01      	subs	r3, #1
 8004d76:	68f9      	ldr	r1, [r7, #12]
 8004d78:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004d7a:	fb01 f303 	mul.w	r3, r1, r3
 8004d7e:	441a      	add	r2, r3
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	22ff      	movs	r2, #255	@ 0xff
 8004d88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	22ff      	movs	r2, #255	@ 0xff
 8004d90:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d114      	bne.n	8004dc4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	691b      	ldr	r3, [r3, #16]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d01a      	beq.n	8004dd8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	3310      	adds	r3, #16
 8004da6:	4618      	mov	r0, r3
 8004da8:	f001 fc74 	bl	8006694 <xTaskRemoveFromEventList>
 8004dac:	4603      	mov	r3, r0
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d012      	beq.n	8004dd8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004db2:	4b0d      	ldr	r3, [pc, #52]	@ (8004de8 <xQueueGenericReset+0xd0>)
 8004db4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004db8:	601a      	str	r2, [r3, #0]
 8004dba:	f3bf 8f4f 	dsb	sy
 8004dbe:	f3bf 8f6f 	isb	sy
 8004dc2:	e009      	b.n	8004dd8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	3310      	adds	r3, #16
 8004dc8:	4618      	mov	r0, r3
 8004dca:	f7ff fef1 	bl	8004bb0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	3324      	adds	r3, #36	@ 0x24
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	f7ff feec 	bl	8004bb0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004dd8:	f002 fcc0 	bl	800775c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004ddc:	2301      	movs	r3, #1
}
 8004dde:	4618      	mov	r0, r3
 8004de0:	3710      	adds	r7, #16
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bd80      	pop	{r7, pc}
 8004de6:	bf00      	nop
 8004de8:	e000ed04 	.word	0xe000ed04

08004dec <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b08e      	sub	sp, #56	@ 0x38
 8004df0:	af02      	add	r7, sp, #8
 8004df2:	60f8      	str	r0, [r7, #12]
 8004df4:	60b9      	str	r1, [r7, #8]
 8004df6:	607a      	str	r2, [r7, #4]
 8004df8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d10b      	bne.n	8004e18 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004e00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e04:	f383 8811 	msr	BASEPRI, r3
 8004e08:	f3bf 8f6f 	isb	sy
 8004e0c:	f3bf 8f4f 	dsb	sy
 8004e10:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004e12:	bf00      	nop
 8004e14:	bf00      	nop
 8004e16:	e7fd      	b.n	8004e14 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d10b      	bne.n	8004e36 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004e1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e22:	f383 8811 	msr	BASEPRI, r3
 8004e26:	f3bf 8f6f 	isb	sy
 8004e2a:	f3bf 8f4f 	dsb	sy
 8004e2e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004e30:	bf00      	nop
 8004e32:	bf00      	nop
 8004e34:	e7fd      	b.n	8004e32 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d002      	beq.n	8004e42 <xQueueGenericCreateStatic+0x56>
 8004e3c:	68bb      	ldr	r3, [r7, #8]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d001      	beq.n	8004e46 <xQueueGenericCreateStatic+0x5a>
 8004e42:	2301      	movs	r3, #1
 8004e44:	e000      	b.n	8004e48 <xQueueGenericCreateStatic+0x5c>
 8004e46:	2300      	movs	r3, #0
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d10b      	bne.n	8004e64 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004e4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e50:	f383 8811 	msr	BASEPRI, r3
 8004e54:	f3bf 8f6f 	isb	sy
 8004e58:	f3bf 8f4f 	dsb	sy
 8004e5c:	623b      	str	r3, [r7, #32]
}
 8004e5e:	bf00      	nop
 8004e60:	bf00      	nop
 8004e62:	e7fd      	b.n	8004e60 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d102      	bne.n	8004e70 <xQueueGenericCreateStatic+0x84>
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d101      	bne.n	8004e74 <xQueueGenericCreateStatic+0x88>
 8004e70:	2301      	movs	r3, #1
 8004e72:	e000      	b.n	8004e76 <xQueueGenericCreateStatic+0x8a>
 8004e74:	2300      	movs	r3, #0
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d10b      	bne.n	8004e92 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004e7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e7e:	f383 8811 	msr	BASEPRI, r3
 8004e82:	f3bf 8f6f 	isb	sy
 8004e86:	f3bf 8f4f 	dsb	sy
 8004e8a:	61fb      	str	r3, [r7, #28]
}
 8004e8c:	bf00      	nop
 8004e8e:	bf00      	nop
 8004e90:	e7fd      	b.n	8004e8e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004e92:	2350      	movs	r3, #80	@ 0x50
 8004e94:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	2b50      	cmp	r3, #80	@ 0x50
 8004e9a:	d00b      	beq.n	8004eb4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004e9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ea0:	f383 8811 	msr	BASEPRI, r3
 8004ea4:	f3bf 8f6f 	isb	sy
 8004ea8:	f3bf 8f4f 	dsb	sy
 8004eac:	61bb      	str	r3, [r7, #24]
}
 8004eae:	bf00      	nop
 8004eb0:	bf00      	nop
 8004eb2:	e7fd      	b.n	8004eb0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004eb4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004eba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d00d      	beq.n	8004edc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004ec0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004ec8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004ecc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ece:	9300      	str	r3, [sp, #0]
 8004ed0:	4613      	mov	r3, r2
 8004ed2:	687a      	ldr	r2, [r7, #4]
 8004ed4:	68b9      	ldr	r1, [r7, #8]
 8004ed6:	68f8      	ldr	r0, [r7, #12]
 8004ed8:	f000 f840 	bl	8004f5c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004edc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004ede:	4618      	mov	r0, r3
 8004ee0:	3730      	adds	r7, #48	@ 0x30
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bd80      	pop	{r7, pc}

08004ee6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004ee6:	b580      	push	{r7, lr}
 8004ee8:	b08a      	sub	sp, #40	@ 0x28
 8004eea:	af02      	add	r7, sp, #8
 8004eec:	60f8      	str	r0, [r7, #12]
 8004eee:	60b9      	str	r1, [r7, #8]
 8004ef0:	4613      	mov	r3, r2
 8004ef2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d10b      	bne.n	8004f12 <xQueueGenericCreate+0x2c>
	__asm volatile
 8004efa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004efe:	f383 8811 	msr	BASEPRI, r3
 8004f02:	f3bf 8f6f 	isb	sy
 8004f06:	f3bf 8f4f 	dsb	sy
 8004f0a:	613b      	str	r3, [r7, #16]
}
 8004f0c:	bf00      	nop
 8004f0e:	bf00      	nop
 8004f10:	e7fd      	b.n	8004f0e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	68ba      	ldr	r2, [r7, #8]
 8004f16:	fb02 f303 	mul.w	r3, r2, r3
 8004f1a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004f1c:	69fb      	ldr	r3, [r7, #28]
 8004f1e:	3350      	adds	r3, #80	@ 0x50
 8004f20:	4618      	mov	r0, r3
 8004f22:	f002 fd0b 	bl	800793c <pvPortMalloc>
 8004f26:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004f28:	69bb      	ldr	r3, [r7, #24]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d011      	beq.n	8004f52 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004f2e:	69bb      	ldr	r3, [r7, #24]
 8004f30:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	3350      	adds	r3, #80	@ 0x50
 8004f36:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004f38:	69bb      	ldr	r3, [r7, #24]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004f40:	79fa      	ldrb	r2, [r7, #7]
 8004f42:	69bb      	ldr	r3, [r7, #24]
 8004f44:	9300      	str	r3, [sp, #0]
 8004f46:	4613      	mov	r3, r2
 8004f48:	697a      	ldr	r2, [r7, #20]
 8004f4a:	68b9      	ldr	r1, [r7, #8]
 8004f4c:	68f8      	ldr	r0, [r7, #12]
 8004f4e:	f000 f805 	bl	8004f5c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004f52:	69bb      	ldr	r3, [r7, #24]
	}
 8004f54:	4618      	mov	r0, r3
 8004f56:	3720      	adds	r7, #32
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd80      	pop	{r7, pc}

08004f5c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b084      	sub	sp, #16
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	60f8      	str	r0, [r7, #12]
 8004f64:	60b9      	str	r1, [r7, #8]
 8004f66:	607a      	str	r2, [r7, #4]
 8004f68:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004f6a:	68bb      	ldr	r3, [r7, #8]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d103      	bne.n	8004f78 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004f70:	69bb      	ldr	r3, [r7, #24]
 8004f72:	69ba      	ldr	r2, [r7, #24]
 8004f74:	601a      	str	r2, [r3, #0]
 8004f76:	e002      	b.n	8004f7e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004f78:	69bb      	ldr	r3, [r7, #24]
 8004f7a:	687a      	ldr	r2, [r7, #4]
 8004f7c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004f7e:	69bb      	ldr	r3, [r7, #24]
 8004f80:	68fa      	ldr	r2, [r7, #12]
 8004f82:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004f84:	69bb      	ldr	r3, [r7, #24]
 8004f86:	68ba      	ldr	r2, [r7, #8]
 8004f88:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004f8a:	2101      	movs	r1, #1
 8004f8c:	69b8      	ldr	r0, [r7, #24]
 8004f8e:	f7ff fec3 	bl	8004d18 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004f92:	69bb      	ldr	r3, [r7, #24]
 8004f94:	78fa      	ldrb	r2, [r7, #3]
 8004f96:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004f9a:	bf00      	nop
 8004f9c:	3710      	adds	r7, #16
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd80      	pop	{r7, pc}

08004fa2 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8004fa2:	b580      	push	{r7, lr}
 8004fa4:	b08a      	sub	sp, #40	@ 0x28
 8004fa6:	af02      	add	r7, sp, #8
 8004fa8:	60f8      	str	r0, [r7, #12]
 8004faa:	60b9      	str	r1, [r7, #8]
 8004fac:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d10b      	bne.n	8004fcc <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8004fb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fb8:	f383 8811 	msr	BASEPRI, r3
 8004fbc:	f3bf 8f6f 	isb	sy
 8004fc0:	f3bf 8f4f 	dsb	sy
 8004fc4:	61bb      	str	r3, [r7, #24]
}
 8004fc6:	bf00      	nop
 8004fc8:	bf00      	nop
 8004fca:	e7fd      	b.n	8004fc8 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8004fcc:	68ba      	ldr	r2, [r7, #8]
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	d90b      	bls.n	8004fec <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8004fd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fd8:	f383 8811 	msr	BASEPRI, r3
 8004fdc:	f3bf 8f6f 	isb	sy
 8004fe0:	f3bf 8f4f 	dsb	sy
 8004fe4:	617b      	str	r3, [r7, #20]
}
 8004fe6:	bf00      	nop
 8004fe8:	bf00      	nop
 8004fea:	e7fd      	b.n	8004fe8 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8004fec:	2302      	movs	r3, #2
 8004fee:	9300      	str	r3, [sp, #0]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	2100      	movs	r1, #0
 8004ff6:	68f8      	ldr	r0, [r7, #12]
 8004ff8:	f7ff fef8 	bl	8004dec <xQueueGenericCreateStatic>
 8004ffc:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8004ffe:	69fb      	ldr	r3, [r7, #28]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d002      	beq.n	800500a <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005004:	69fb      	ldr	r3, [r7, #28]
 8005006:	68ba      	ldr	r2, [r7, #8]
 8005008:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800500a:	69fb      	ldr	r3, [r7, #28]
	}
 800500c:	4618      	mov	r0, r3
 800500e:	3720      	adds	r7, #32
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}

08005014 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8005014:	b580      	push	{r7, lr}
 8005016:	b086      	sub	sp, #24
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
 800501c:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d10b      	bne.n	800503c <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8005024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005028:	f383 8811 	msr	BASEPRI, r3
 800502c:	f3bf 8f6f 	isb	sy
 8005030:	f3bf 8f4f 	dsb	sy
 8005034:	613b      	str	r3, [r7, #16]
}
 8005036:	bf00      	nop
 8005038:	bf00      	nop
 800503a:	e7fd      	b.n	8005038 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800503c:	683a      	ldr	r2, [r7, #0]
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	429a      	cmp	r2, r3
 8005042:	d90b      	bls.n	800505c <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8005044:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005048:	f383 8811 	msr	BASEPRI, r3
 800504c:	f3bf 8f6f 	isb	sy
 8005050:	f3bf 8f4f 	dsb	sy
 8005054:	60fb      	str	r3, [r7, #12]
}
 8005056:	bf00      	nop
 8005058:	bf00      	nop
 800505a:	e7fd      	b.n	8005058 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800505c:	2202      	movs	r2, #2
 800505e:	2100      	movs	r1, #0
 8005060:	6878      	ldr	r0, [r7, #4]
 8005062:	f7ff ff40 	bl	8004ee6 <xQueueGenericCreate>
 8005066:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d002      	beq.n	8005074 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	683a      	ldr	r2, [r7, #0]
 8005072:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005074:	697b      	ldr	r3, [r7, #20]
	}
 8005076:	4618      	mov	r0, r3
 8005078:	3718      	adds	r7, #24
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}
	...

08005080 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b08e      	sub	sp, #56	@ 0x38
 8005084:	af00      	add	r7, sp, #0
 8005086:	60f8      	str	r0, [r7, #12]
 8005088:	60b9      	str	r1, [r7, #8]
 800508a:	607a      	str	r2, [r7, #4]
 800508c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800508e:	2300      	movs	r3, #0
 8005090:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005098:	2b00      	cmp	r3, #0
 800509a:	d10b      	bne.n	80050b4 <xQueueGenericSend+0x34>
	__asm volatile
 800509c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050a0:	f383 8811 	msr	BASEPRI, r3
 80050a4:	f3bf 8f6f 	isb	sy
 80050a8:	f3bf 8f4f 	dsb	sy
 80050ac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80050ae:	bf00      	nop
 80050b0:	bf00      	nop
 80050b2:	e7fd      	b.n	80050b0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d103      	bne.n	80050c2 <xQueueGenericSend+0x42>
 80050ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d101      	bne.n	80050c6 <xQueueGenericSend+0x46>
 80050c2:	2301      	movs	r3, #1
 80050c4:	e000      	b.n	80050c8 <xQueueGenericSend+0x48>
 80050c6:	2300      	movs	r3, #0
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d10b      	bne.n	80050e4 <xQueueGenericSend+0x64>
	__asm volatile
 80050cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050d0:	f383 8811 	msr	BASEPRI, r3
 80050d4:	f3bf 8f6f 	isb	sy
 80050d8:	f3bf 8f4f 	dsb	sy
 80050dc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80050de:	bf00      	nop
 80050e0:	bf00      	nop
 80050e2:	e7fd      	b.n	80050e0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	2b02      	cmp	r3, #2
 80050e8:	d103      	bne.n	80050f2 <xQueueGenericSend+0x72>
 80050ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050ee:	2b01      	cmp	r3, #1
 80050f0:	d101      	bne.n	80050f6 <xQueueGenericSend+0x76>
 80050f2:	2301      	movs	r3, #1
 80050f4:	e000      	b.n	80050f8 <xQueueGenericSend+0x78>
 80050f6:	2300      	movs	r3, #0
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d10b      	bne.n	8005114 <xQueueGenericSend+0x94>
	__asm volatile
 80050fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005100:	f383 8811 	msr	BASEPRI, r3
 8005104:	f3bf 8f6f 	isb	sy
 8005108:	f3bf 8f4f 	dsb	sy
 800510c:	623b      	str	r3, [r7, #32]
}
 800510e:	bf00      	nop
 8005110:	bf00      	nop
 8005112:	e7fd      	b.n	8005110 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005114:	f001 fc84 	bl	8006a20 <xTaskGetSchedulerState>
 8005118:	4603      	mov	r3, r0
 800511a:	2b00      	cmp	r3, #0
 800511c:	d102      	bne.n	8005124 <xQueueGenericSend+0xa4>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d101      	bne.n	8005128 <xQueueGenericSend+0xa8>
 8005124:	2301      	movs	r3, #1
 8005126:	e000      	b.n	800512a <xQueueGenericSend+0xaa>
 8005128:	2300      	movs	r3, #0
 800512a:	2b00      	cmp	r3, #0
 800512c:	d10b      	bne.n	8005146 <xQueueGenericSend+0xc6>
	__asm volatile
 800512e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005132:	f383 8811 	msr	BASEPRI, r3
 8005136:	f3bf 8f6f 	isb	sy
 800513a:	f3bf 8f4f 	dsb	sy
 800513e:	61fb      	str	r3, [r7, #28]
}
 8005140:	bf00      	nop
 8005142:	bf00      	nop
 8005144:	e7fd      	b.n	8005142 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005146:	f002 fad7 	bl	80076f8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800514a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800514c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800514e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005150:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005152:	429a      	cmp	r2, r3
 8005154:	d302      	bcc.n	800515c <xQueueGenericSend+0xdc>
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	2b02      	cmp	r3, #2
 800515a:	d129      	bne.n	80051b0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800515c:	683a      	ldr	r2, [r7, #0]
 800515e:	68b9      	ldr	r1, [r7, #8]
 8005160:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005162:	f000 fc6d 	bl	8005a40 <prvCopyDataToQueue>
 8005166:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800516a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800516c:	2b00      	cmp	r3, #0
 800516e:	d010      	beq.n	8005192 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005170:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005172:	3324      	adds	r3, #36	@ 0x24
 8005174:	4618      	mov	r0, r3
 8005176:	f001 fa8d 	bl	8006694 <xTaskRemoveFromEventList>
 800517a:	4603      	mov	r3, r0
 800517c:	2b00      	cmp	r3, #0
 800517e:	d013      	beq.n	80051a8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005180:	4b3f      	ldr	r3, [pc, #252]	@ (8005280 <xQueueGenericSend+0x200>)
 8005182:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005186:	601a      	str	r2, [r3, #0]
 8005188:	f3bf 8f4f 	dsb	sy
 800518c:	f3bf 8f6f 	isb	sy
 8005190:	e00a      	b.n	80051a8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005192:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005194:	2b00      	cmp	r3, #0
 8005196:	d007      	beq.n	80051a8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005198:	4b39      	ldr	r3, [pc, #228]	@ (8005280 <xQueueGenericSend+0x200>)
 800519a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800519e:	601a      	str	r2, [r3, #0]
 80051a0:	f3bf 8f4f 	dsb	sy
 80051a4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80051a8:	f002 fad8 	bl	800775c <vPortExitCritical>
				return pdPASS;
 80051ac:	2301      	movs	r3, #1
 80051ae:	e063      	b.n	8005278 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d103      	bne.n	80051be <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80051b6:	f002 fad1 	bl	800775c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80051ba:	2300      	movs	r3, #0
 80051bc:	e05c      	b.n	8005278 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80051be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d106      	bne.n	80051d2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80051c4:	f107 0314 	add.w	r3, r7, #20
 80051c8:	4618      	mov	r0, r3
 80051ca:	f001 fac7 	bl	800675c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80051ce:	2301      	movs	r3, #1
 80051d0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80051d2:	f002 fac3 	bl	800775c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80051d6:	f001 f82f 	bl	8006238 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80051da:	f002 fa8d 	bl	80076f8 <vPortEnterCritical>
 80051de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80051e4:	b25b      	sxtb	r3, r3
 80051e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051ea:	d103      	bne.n	80051f4 <xQueueGenericSend+0x174>
 80051ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051ee:	2200      	movs	r2, #0
 80051f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80051f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051f6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80051fa:	b25b      	sxtb	r3, r3
 80051fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005200:	d103      	bne.n	800520a <xQueueGenericSend+0x18a>
 8005202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005204:	2200      	movs	r2, #0
 8005206:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800520a:	f002 faa7 	bl	800775c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800520e:	1d3a      	adds	r2, r7, #4
 8005210:	f107 0314 	add.w	r3, r7, #20
 8005214:	4611      	mov	r1, r2
 8005216:	4618      	mov	r0, r3
 8005218:	f001 fab6 	bl	8006788 <xTaskCheckForTimeOut>
 800521c:	4603      	mov	r3, r0
 800521e:	2b00      	cmp	r3, #0
 8005220:	d124      	bne.n	800526c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005222:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005224:	f000 fd04 	bl	8005c30 <prvIsQueueFull>
 8005228:	4603      	mov	r3, r0
 800522a:	2b00      	cmp	r3, #0
 800522c:	d018      	beq.n	8005260 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800522e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005230:	3310      	adds	r3, #16
 8005232:	687a      	ldr	r2, [r7, #4]
 8005234:	4611      	mov	r1, r2
 8005236:	4618      	mov	r0, r3
 8005238:	f001 f9da 	bl	80065f0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800523c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800523e:	f000 fc8f 	bl	8005b60 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005242:	f001 f807 	bl	8006254 <xTaskResumeAll>
 8005246:	4603      	mov	r3, r0
 8005248:	2b00      	cmp	r3, #0
 800524a:	f47f af7c 	bne.w	8005146 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800524e:	4b0c      	ldr	r3, [pc, #48]	@ (8005280 <xQueueGenericSend+0x200>)
 8005250:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005254:	601a      	str	r2, [r3, #0]
 8005256:	f3bf 8f4f 	dsb	sy
 800525a:	f3bf 8f6f 	isb	sy
 800525e:	e772      	b.n	8005146 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005260:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005262:	f000 fc7d 	bl	8005b60 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005266:	f000 fff5 	bl	8006254 <xTaskResumeAll>
 800526a:	e76c      	b.n	8005146 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800526c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800526e:	f000 fc77 	bl	8005b60 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005272:	f000 ffef 	bl	8006254 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005276:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005278:	4618      	mov	r0, r3
 800527a:	3738      	adds	r7, #56	@ 0x38
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}
 8005280:	e000ed04 	.word	0xe000ed04

08005284 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b090      	sub	sp, #64	@ 0x40
 8005288:	af00      	add	r7, sp, #0
 800528a:	60f8      	str	r0, [r7, #12]
 800528c:	60b9      	str	r1, [r7, #8]
 800528e:	607a      	str	r2, [r7, #4]
 8005290:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005296:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005298:	2b00      	cmp	r3, #0
 800529a:	d10b      	bne.n	80052b4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800529c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052a0:	f383 8811 	msr	BASEPRI, r3
 80052a4:	f3bf 8f6f 	isb	sy
 80052a8:	f3bf 8f4f 	dsb	sy
 80052ac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80052ae:	bf00      	nop
 80052b0:	bf00      	nop
 80052b2:	e7fd      	b.n	80052b0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d103      	bne.n	80052c2 <xQueueGenericSendFromISR+0x3e>
 80052ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d101      	bne.n	80052c6 <xQueueGenericSendFromISR+0x42>
 80052c2:	2301      	movs	r3, #1
 80052c4:	e000      	b.n	80052c8 <xQueueGenericSendFromISR+0x44>
 80052c6:	2300      	movs	r3, #0
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d10b      	bne.n	80052e4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80052cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052d0:	f383 8811 	msr	BASEPRI, r3
 80052d4:	f3bf 8f6f 	isb	sy
 80052d8:	f3bf 8f4f 	dsb	sy
 80052dc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80052de:	bf00      	nop
 80052e0:	bf00      	nop
 80052e2:	e7fd      	b.n	80052e0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	2b02      	cmp	r3, #2
 80052e8:	d103      	bne.n	80052f2 <xQueueGenericSendFromISR+0x6e>
 80052ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052ee:	2b01      	cmp	r3, #1
 80052f0:	d101      	bne.n	80052f6 <xQueueGenericSendFromISR+0x72>
 80052f2:	2301      	movs	r3, #1
 80052f4:	e000      	b.n	80052f8 <xQueueGenericSendFromISR+0x74>
 80052f6:	2300      	movs	r3, #0
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d10b      	bne.n	8005314 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80052fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005300:	f383 8811 	msr	BASEPRI, r3
 8005304:	f3bf 8f6f 	isb	sy
 8005308:	f3bf 8f4f 	dsb	sy
 800530c:	623b      	str	r3, [r7, #32]
}
 800530e:	bf00      	nop
 8005310:	bf00      	nop
 8005312:	e7fd      	b.n	8005310 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005314:	f002 fad0 	bl	80078b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005318:	f3ef 8211 	mrs	r2, BASEPRI
 800531c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005320:	f383 8811 	msr	BASEPRI, r3
 8005324:	f3bf 8f6f 	isb	sy
 8005328:	f3bf 8f4f 	dsb	sy
 800532c:	61fa      	str	r2, [r7, #28]
 800532e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005330:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005332:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005334:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005336:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005338:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800533a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800533c:	429a      	cmp	r2, r3
 800533e:	d302      	bcc.n	8005346 <xQueueGenericSendFromISR+0xc2>
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	2b02      	cmp	r3, #2
 8005344:	d12f      	bne.n	80053a6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005346:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005348:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800534c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005350:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005352:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005354:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005356:	683a      	ldr	r2, [r7, #0]
 8005358:	68b9      	ldr	r1, [r7, #8]
 800535a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800535c:	f000 fb70 	bl	8005a40 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005360:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005364:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005368:	d112      	bne.n	8005390 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800536a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800536c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800536e:	2b00      	cmp	r3, #0
 8005370:	d016      	beq.n	80053a0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005374:	3324      	adds	r3, #36	@ 0x24
 8005376:	4618      	mov	r0, r3
 8005378:	f001 f98c 	bl	8006694 <xTaskRemoveFromEventList>
 800537c:	4603      	mov	r3, r0
 800537e:	2b00      	cmp	r3, #0
 8005380:	d00e      	beq.n	80053a0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d00b      	beq.n	80053a0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2201      	movs	r2, #1
 800538c:	601a      	str	r2, [r3, #0]
 800538e:	e007      	b.n	80053a0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005390:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005394:	3301      	adds	r3, #1
 8005396:	b2db      	uxtb	r3, r3
 8005398:	b25a      	sxtb	r2, r3
 800539a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800539c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80053a0:	2301      	movs	r3, #1
 80053a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80053a4:	e001      	b.n	80053aa <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80053a6:	2300      	movs	r3, #0
 80053a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80053aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053ac:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80053b4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80053b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80053b8:	4618      	mov	r0, r3
 80053ba:	3740      	adds	r7, #64	@ 0x40
 80053bc:	46bd      	mov	sp, r7
 80053be:	bd80      	pop	{r7, pc}

080053c0 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b08e      	sub	sp, #56	@ 0x38
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
 80053c8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80053ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d10b      	bne.n	80053ec <xQueueGiveFromISR+0x2c>
	__asm volatile
 80053d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053d8:	f383 8811 	msr	BASEPRI, r3
 80053dc:	f3bf 8f6f 	isb	sy
 80053e0:	f3bf 8f4f 	dsb	sy
 80053e4:	623b      	str	r3, [r7, #32]
}
 80053e6:	bf00      	nop
 80053e8:	bf00      	nop
 80053ea:	e7fd      	b.n	80053e8 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80053ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d00b      	beq.n	800540c <xQueueGiveFromISR+0x4c>
	__asm volatile
 80053f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053f8:	f383 8811 	msr	BASEPRI, r3
 80053fc:	f3bf 8f6f 	isb	sy
 8005400:	f3bf 8f4f 	dsb	sy
 8005404:	61fb      	str	r3, [r7, #28]
}
 8005406:	bf00      	nop
 8005408:	bf00      	nop
 800540a:	e7fd      	b.n	8005408 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800540c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d103      	bne.n	800541c <xQueueGiveFromISR+0x5c>
 8005414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005416:	689b      	ldr	r3, [r3, #8]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d101      	bne.n	8005420 <xQueueGiveFromISR+0x60>
 800541c:	2301      	movs	r3, #1
 800541e:	e000      	b.n	8005422 <xQueueGiveFromISR+0x62>
 8005420:	2300      	movs	r3, #0
 8005422:	2b00      	cmp	r3, #0
 8005424:	d10b      	bne.n	800543e <xQueueGiveFromISR+0x7e>
	__asm volatile
 8005426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800542a:	f383 8811 	msr	BASEPRI, r3
 800542e:	f3bf 8f6f 	isb	sy
 8005432:	f3bf 8f4f 	dsb	sy
 8005436:	61bb      	str	r3, [r7, #24]
}
 8005438:	bf00      	nop
 800543a:	bf00      	nop
 800543c:	e7fd      	b.n	800543a <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800543e:	f002 fa3b 	bl	80078b8 <vPortValidateInterruptPriority>
	__asm volatile
 8005442:	f3ef 8211 	mrs	r2, BASEPRI
 8005446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800544a:	f383 8811 	msr	BASEPRI, r3
 800544e:	f3bf 8f6f 	isb	sy
 8005452:	f3bf 8f4f 	dsb	sy
 8005456:	617a      	str	r2, [r7, #20]
 8005458:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800545a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800545c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800545e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005460:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005462:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8005464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005466:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005468:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800546a:	429a      	cmp	r2, r3
 800546c:	d22b      	bcs.n	80054c6 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800546e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005470:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005474:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005478:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800547a:	1c5a      	adds	r2, r3, #1
 800547c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800547e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005480:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005484:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005488:	d112      	bne.n	80054b0 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800548a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800548c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800548e:	2b00      	cmp	r3, #0
 8005490:	d016      	beq.n	80054c0 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005494:	3324      	adds	r3, #36	@ 0x24
 8005496:	4618      	mov	r0, r3
 8005498:	f001 f8fc 	bl	8006694 <xTaskRemoveFromEventList>
 800549c:	4603      	mov	r3, r0
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d00e      	beq.n	80054c0 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d00b      	beq.n	80054c0 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	2201      	movs	r2, #1
 80054ac:	601a      	str	r2, [r3, #0]
 80054ae:	e007      	b.n	80054c0 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80054b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80054b4:	3301      	adds	r3, #1
 80054b6:	b2db      	uxtb	r3, r3
 80054b8:	b25a      	sxtb	r2, r3
 80054ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80054c0:	2301      	movs	r3, #1
 80054c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80054c4:	e001      	b.n	80054ca <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80054c6:	2300      	movs	r3, #0
 80054c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80054ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054cc:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	f383 8811 	msr	BASEPRI, r3
}
 80054d4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80054d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80054d8:	4618      	mov	r0, r3
 80054da:	3738      	adds	r7, #56	@ 0x38
 80054dc:	46bd      	mov	sp, r7
 80054de:	bd80      	pop	{r7, pc}

080054e0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b08c      	sub	sp, #48	@ 0x30
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	60f8      	str	r0, [r7, #12]
 80054e8:	60b9      	str	r1, [r7, #8]
 80054ea:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80054ec:	2300      	movs	r3, #0
 80054ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80054f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d10b      	bne.n	8005512 <xQueueReceive+0x32>
	__asm volatile
 80054fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054fe:	f383 8811 	msr	BASEPRI, r3
 8005502:	f3bf 8f6f 	isb	sy
 8005506:	f3bf 8f4f 	dsb	sy
 800550a:	623b      	str	r3, [r7, #32]
}
 800550c:	bf00      	nop
 800550e:	bf00      	nop
 8005510:	e7fd      	b.n	800550e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d103      	bne.n	8005520 <xQueueReceive+0x40>
 8005518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800551a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800551c:	2b00      	cmp	r3, #0
 800551e:	d101      	bne.n	8005524 <xQueueReceive+0x44>
 8005520:	2301      	movs	r3, #1
 8005522:	e000      	b.n	8005526 <xQueueReceive+0x46>
 8005524:	2300      	movs	r3, #0
 8005526:	2b00      	cmp	r3, #0
 8005528:	d10b      	bne.n	8005542 <xQueueReceive+0x62>
	__asm volatile
 800552a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800552e:	f383 8811 	msr	BASEPRI, r3
 8005532:	f3bf 8f6f 	isb	sy
 8005536:	f3bf 8f4f 	dsb	sy
 800553a:	61fb      	str	r3, [r7, #28]
}
 800553c:	bf00      	nop
 800553e:	bf00      	nop
 8005540:	e7fd      	b.n	800553e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005542:	f001 fa6d 	bl	8006a20 <xTaskGetSchedulerState>
 8005546:	4603      	mov	r3, r0
 8005548:	2b00      	cmp	r3, #0
 800554a:	d102      	bne.n	8005552 <xQueueReceive+0x72>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d101      	bne.n	8005556 <xQueueReceive+0x76>
 8005552:	2301      	movs	r3, #1
 8005554:	e000      	b.n	8005558 <xQueueReceive+0x78>
 8005556:	2300      	movs	r3, #0
 8005558:	2b00      	cmp	r3, #0
 800555a:	d10b      	bne.n	8005574 <xQueueReceive+0x94>
	__asm volatile
 800555c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005560:	f383 8811 	msr	BASEPRI, r3
 8005564:	f3bf 8f6f 	isb	sy
 8005568:	f3bf 8f4f 	dsb	sy
 800556c:	61bb      	str	r3, [r7, #24]
}
 800556e:	bf00      	nop
 8005570:	bf00      	nop
 8005572:	e7fd      	b.n	8005570 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005574:	f002 f8c0 	bl	80076f8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800557a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800557c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800557e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005580:	2b00      	cmp	r3, #0
 8005582:	d01f      	beq.n	80055c4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005584:	68b9      	ldr	r1, [r7, #8]
 8005586:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005588:	f000 fac4 	bl	8005b14 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800558c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800558e:	1e5a      	subs	r2, r3, #1
 8005590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005592:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005596:	691b      	ldr	r3, [r3, #16]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d00f      	beq.n	80055bc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800559c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800559e:	3310      	adds	r3, #16
 80055a0:	4618      	mov	r0, r3
 80055a2:	f001 f877 	bl	8006694 <xTaskRemoveFromEventList>
 80055a6:	4603      	mov	r3, r0
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d007      	beq.n	80055bc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80055ac:	4b3c      	ldr	r3, [pc, #240]	@ (80056a0 <xQueueReceive+0x1c0>)
 80055ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80055b2:	601a      	str	r2, [r3, #0]
 80055b4:	f3bf 8f4f 	dsb	sy
 80055b8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80055bc:	f002 f8ce 	bl	800775c <vPortExitCritical>
				return pdPASS;
 80055c0:	2301      	movs	r3, #1
 80055c2:	e069      	b.n	8005698 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d103      	bne.n	80055d2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80055ca:	f002 f8c7 	bl	800775c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80055ce:	2300      	movs	r3, #0
 80055d0:	e062      	b.n	8005698 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80055d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d106      	bne.n	80055e6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80055d8:	f107 0310 	add.w	r3, r7, #16
 80055dc:	4618      	mov	r0, r3
 80055de:	f001 f8bd 	bl	800675c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80055e2:	2301      	movs	r3, #1
 80055e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80055e6:	f002 f8b9 	bl	800775c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80055ea:	f000 fe25 	bl	8006238 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80055ee:	f002 f883 	bl	80076f8 <vPortEnterCritical>
 80055f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80055f8:	b25b      	sxtb	r3, r3
 80055fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055fe:	d103      	bne.n	8005608 <xQueueReceive+0x128>
 8005600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005602:	2200      	movs	r2, #0
 8005604:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005608:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800560a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800560e:	b25b      	sxtb	r3, r3
 8005610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005614:	d103      	bne.n	800561e <xQueueReceive+0x13e>
 8005616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005618:	2200      	movs	r2, #0
 800561a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800561e:	f002 f89d 	bl	800775c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005622:	1d3a      	adds	r2, r7, #4
 8005624:	f107 0310 	add.w	r3, r7, #16
 8005628:	4611      	mov	r1, r2
 800562a:	4618      	mov	r0, r3
 800562c:	f001 f8ac 	bl	8006788 <xTaskCheckForTimeOut>
 8005630:	4603      	mov	r3, r0
 8005632:	2b00      	cmp	r3, #0
 8005634:	d123      	bne.n	800567e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005636:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005638:	f000 fae4 	bl	8005c04 <prvIsQueueEmpty>
 800563c:	4603      	mov	r3, r0
 800563e:	2b00      	cmp	r3, #0
 8005640:	d017      	beq.n	8005672 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005644:	3324      	adds	r3, #36	@ 0x24
 8005646:	687a      	ldr	r2, [r7, #4]
 8005648:	4611      	mov	r1, r2
 800564a:	4618      	mov	r0, r3
 800564c:	f000 ffd0 	bl	80065f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005650:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005652:	f000 fa85 	bl	8005b60 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005656:	f000 fdfd 	bl	8006254 <xTaskResumeAll>
 800565a:	4603      	mov	r3, r0
 800565c:	2b00      	cmp	r3, #0
 800565e:	d189      	bne.n	8005574 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005660:	4b0f      	ldr	r3, [pc, #60]	@ (80056a0 <xQueueReceive+0x1c0>)
 8005662:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005666:	601a      	str	r2, [r3, #0]
 8005668:	f3bf 8f4f 	dsb	sy
 800566c:	f3bf 8f6f 	isb	sy
 8005670:	e780      	b.n	8005574 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005672:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005674:	f000 fa74 	bl	8005b60 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005678:	f000 fdec 	bl	8006254 <xTaskResumeAll>
 800567c:	e77a      	b.n	8005574 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800567e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005680:	f000 fa6e 	bl	8005b60 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005684:	f000 fde6 	bl	8006254 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005688:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800568a:	f000 fabb 	bl	8005c04 <prvIsQueueEmpty>
 800568e:	4603      	mov	r3, r0
 8005690:	2b00      	cmp	r3, #0
 8005692:	f43f af6f 	beq.w	8005574 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005696:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005698:	4618      	mov	r0, r3
 800569a:	3730      	adds	r7, #48	@ 0x30
 800569c:	46bd      	mov	sp, r7
 800569e:	bd80      	pop	{r7, pc}
 80056a0:	e000ed04 	.word	0xe000ed04

080056a4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b08e      	sub	sp, #56	@ 0x38
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
 80056ac:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80056ae:	2300      	movs	r3, #0
 80056b0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80056b6:	2300      	movs	r3, #0
 80056b8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80056ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d10b      	bne.n	80056d8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80056c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056c4:	f383 8811 	msr	BASEPRI, r3
 80056c8:	f3bf 8f6f 	isb	sy
 80056cc:	f3bf 8f4f 	dsb	sy
 80056d0:	623b      	str	r3, [r7, #32]
}
 80056d2:	bf00      	nop
 80056d4:	bf00      	nop
 80056d6:	e7fd      	b.n	80056d4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80056d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d00b      	beq.n	80056f8 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80056e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056e4:	f383 8811 	msr	BASEPRI, r3
 80056e8:	f3bf 8f6f 	isb	sy
 80056ec:	f3bf 8f4f 	dsb	sy
 80056f0:	61fb      	str	r3, [r7, #28]
}
 80056f2:	bf00      	nop
 80056f4:	bf00      	nop
 80056f6:	e7fd      	b.n	80056f4 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80056f8:	f001 f992 	bl	8006a20 <xTaskGetSchedulerState>
 80056fc:	4603      	mov	r3, r0
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d102      	bne.n	8005708 <xQueueSemaphoreTake+0x64>
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d101      	bne.n	800570c <xQueueSemaphoreTake+0x68>
 8005708:	2301      	movs	r3, #1
 800570a:	e000      	b.n	800570e <xQueueSemaphoreTake+0x6a>
 800570c:	2300      	movs	r3, #0
 800570e:	2b00      	cmp	r3, #0
 8005710:	d10b      	bne.n	800572a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8005712:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005716:	f383 8811 	msr	BASEPRI, r3
 800571a:	f3bf 8f6f 	isb	sy
 800571e:	f3bf 8f4f 	dsb	sy
 8005722:	61bb      	str	r3, [r7, #24]
}
 8005724:	bf00      	nop
 8005726:	bf00      	nop
 8005728:	e7fd      	b.n	8005726 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800572a:	f001 ffe5 	bl	80076f8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800572e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005730:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005732:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005736:	2b00      	cmp	r3, #0
 8005738:	d024      	beq.n	8005784 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800573a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800573c:	1e5a      	subs	r2, r3, #1
 800573e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005740:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005742:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d104      	bne.n	8005754 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800574a:	f001 fae3 	bl	8006d14 <pvTaskIncrementMutexHeldCount>
 800574e:	4602      	mov	r2, r0
 8005750:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005752:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005754:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005756:	691b      	ldr	r3, [r3, #16]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d00f      	beq.n	800577c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800575c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800575e:	3310      	adds	r3, #16
 8005760:	4618      	mov	r0, r3
 8005762:	f000 ff97 	bl	8006694 <xTaskRemoveFromEventList>
 8005766:	4603      	mov	r3, r0
 8005768:	2b00      	cmp	r3, #0
 800576a:	d007      	beq.n	800577c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800576c:	4b54      	ldr	r3, [pc, #336]	@ (80058c0 <xQueueSemaphoreTake+0x21c>)
 800576e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005772:	601a      	str	r2, [r3, #0]
 8005774:	f3bf 8f4f 	dsb	sy
 8005778:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800577c:	f001 ffee 	bl	800775c <vPortExitCritical>
				return pdPASS;
 8005780:	2301      	movs	r3, #1
 8005782:	e098      	b.n	80058b6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d112      	bne.n	80057b0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800578a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800578c:	2b00      	cmp	r3, #0
 800578e:	d00b      	beq.n	80057a8 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8005790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005794:	f383 8811 	msr	BASEPRI, r3
 8005798:	f3bf 8f6f 	isb	sy
 800579c:	f3bf 8f4f 	dsb	sy
 80057a0:	617b      	str	r3, [r7, #20]
}
 80057a2:	bf00      	nop
 80057a4:	bf00      	nop
 80057a6:	e7fd      	b.n	80057a4 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80057a8:	f001 ffd8 	bl	800775c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80057ac:	2300      	movs	r3, #0
 80057ae:	e082      	b.n	80058b6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80057b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d106      	bne.n	80057c4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80057b6:	f107 030c 	add.w	r3, r7, #12
 80057ba:	4618      	mov	r0, r3
 80057bc:	f000 ffce 	bl	800675c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80057c0:	2301      	movs	r3, #1
 80057c2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80057c4:	f001 ffca 	bl	800775c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80057c8:	f000 fd36 	bl	8006238 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80057cc:	f001 ff94 	bl	80076f8 <vPortEnterCritical>
 80057d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057d2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80057d6:	b25b      	sxtb	r3, r3
 80057d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057dc:	d103      	bne.n	80057e6 <xQueueSemaphoreTake+0x142>
 80057de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057e0:	2200      	movs	r2, #0
 80057e2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80057e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057e8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80057ec:	b25b      	sxtb	r3, r3
 80057ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057f2:	d103      	bne.n	80057fc <xQueueSemaphoreTake+0x158>
 80057f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057f6:	2200      	movs	r2, #0
 80057f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80057fc:	f001 ffae 	bl	800775c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005800:	463a      	mov	r2, r7
 8005802:	f107 030c 	add.w	r3, r7, #12
 8005806:	4611      	mov	r1, r2
 8005808:	4618      	mov	r0, r3
 800580a:	f000 ffbd 	bl	8006788 <xTaskCheckForTimeOut>
 800580e:	4603      	mov	r3, r0
 8005810:	2b00      	cmp	r3, #0
 8005812:	d132      	bne.n	800587a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005814:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005816:	f000 f9f5 	bl	8005c04 <prvIsQueueEmpty>
 800581a:	4603      	mov	r3, r0
 800581c:	2b00      	cmp	r3, #0
 800581e:	d026      	beq.n	800586e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005820:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d109      	bne.n	800583c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8005828:	f001 ff66 	bl	80076f8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800582c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800582e:	689b      	ldr	r3, [r3, #8]
 8005830:	4618      	mov	r0, r3
 8005832:	f001 f913 	bl	8006a5c <xTaskPriorityInherit>
 8005836:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8005838:	f001 ff90 	bl	800775c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800583c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800583e:	3324      	adds	r3, #36	@ 0x24
 8005840:	683a      	ldr	r2, [r7, #0]
 8005842:	4611      	mov	r1, r2
 8005844:	4618      	mov	r0, r3
 8005846:	f000 fed3 	bl	80065f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800584a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800584c:	f000 f988 	bl	8005b60 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005850:	f000 fd00 	bl	8006254 <xTaskResumeAll>
 8005854:	4603      	mov	r3, r0
 8005856:	2b00      	cmp	r3, #0
 8005858:	f47f af67 	bne.w	800572a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800585c:	4b18      	ldr	r3, [pc, #96]	@ (80058c0 <xQueueSemaphoreTake+0x21c>)
 800585e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005862:	601a      	str	r2, [r3, #0]
 8005864:	f3bf 8f4f 	dsb	sy
 8005868:	f3bf 8f6f 	isb	sy
 800586c:	e75d      	b.n	800572a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800586e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005870:	f000 f976 	bl	8005b60 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005874:	f000 fcee 	bl	8006254 <xTaskResumeAll>
 8005878:	e757      	b.n	800572a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800587a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800587c:	f000 f970 	bl	8005b60 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005880:	f000 fce8 	bl	8006254 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005884:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005886:	f000 f9bd 	bl	8005c04 <prvIsQueueEmpty>
 800588a:	4603      	mov	r3, r0
 800588c:	2b00      	cmp	r3, #0
 800588e:	f43f af4c 	beq.w	800572a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005894:	2b00      	cmp	r3, #0
 8005896:	d00d      	beq.n	80058b4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8005898:	f001 ff2e 	bl	80076f8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800589c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800589e:	f000 f8b7 	bl	8005a10 <prvGetDisinheritPriorityAfterTimeout>
 80058a2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80058a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058a6:	689b      	ldr	r3, [r3, #8]
 80058a8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80058aa:	4618      	mov	r0, r3
 80058ac:	f001 f9ae 	bl	8006c0c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80058b0:	f001 ff54 	bl	800775c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80058b4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80058b6:	4618      	mov	r0, r3
 80058b8:	3738      	adds	r7, #56	@ 0x38
 80058ba:	46bd      	mov	sp, r7
 80058bc:	bd80      	pop	{r7, pc}
 80058be:	bf00      	nop
 80058c0:	e000ed04 	.word	0xe000ed04

080058c4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b08e      	sub	sp, #56	@ 0x38
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	60f8      	str	r0, [r7, #12]
 80058cc:	60b9      	str	r1, [r7, #8]
 80058ce:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80058d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d10b      	bne.n	80058f2 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80058da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058de:	f383 8811 	msr	BASEPRI, r3
 80058e2:	f3bf 8f6f 	isb	sy
 80058e6:	f3bf 8f4f 	dsb	sy
 80058ea:	623b      	str	r3, [r7, #32]
}
 80058ec:	bf00      	nop
 80058ee:	bf00      	nop
 80058f0:	e7fd      	b.n	80058ee <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80058f2:	68bb      	ldr	r3, [r7, #8]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d103      	bne.n	8005900 <xQueueReceiveFromISR+0x3c>
 80058f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d101      	bne.n	8005904 <xQueueReceiveFromISR+0x40>
 8005900:	2301      	movs	r3, #1
 8005902:	e000      	b.n	8005906 <xQueueReceiveFromISR+0x42>
 8005904:	2300      	movs	r3, #0
 8005906:	2b00      	cmp	r3, #0
 8005908:	d10b      	bne.n	8005922 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800590a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800590e:	f383 8811 	msr	BASEPRI, r3
 8005912:	f3bf 8f6f 	isb	sy
 8005916:	f3bf 8f4f 	dsb	sy
 800591a:	61fb      	str	r3, [r7, #28]
}
 800591c:	bf00      	nop
 800591e:	bf00      	nop
 8005920:	e7fd      	b.n	800591e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005922:	f001 ffc9 	bl	80078b8 <vPortValidateInterruptPriority>
	__asm volatile
 8005926:	f3ef 8211 	mrs	r2, BASEPRI
 800592a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800592e:	f383 8811 	msr	BASEPRI, r3
 8005932:	f3bf 8f6f 	isb	sy
 8005936:	f3bf 8f4f 	dsb	sy
 800593a:	61ba      	str	r2, [r7, #24]
 800593c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800593e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005940:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005944:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005946:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800594a:	2b00      	cmp	r3, #0
 800594c:	d02f      	beq.n	80059ae <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800594e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005950:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005954:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005958:	68b9      	ldr	r1, [r7, #8]
 800595a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800595c:	f000 f8da 	bl	8005b14 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005962:	1e5a      	subs	r2, r3, #1
 8005964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005966:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005968:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800596c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005970:	d112      	bne.n	8005998 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005974:	691b      	ldr	r3, [r3, #16]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d016      	beq.n	80059a8 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800597a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800597c:	3310      	adds	r3, #16
 800597e:	4618      	mov	r0, r3
 8005980:	f000 fe88 	bl	8006694 <xTaskRemoveFromEventList>
 8005984:	4603      	mov	r3, r0
 8005986:	2b00      	cmp	r3, #0
 8005988:	d00e      	beq.n	80059a8 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d00b      	beq.n	80059a8 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2201      	movs	r2, #1
 8005994:	601a      	str	r2, [r3, #0]
 8005996:	e007      	b.n	80059a8 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005998:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800599c:	3301      	adds	r3, #1
 800599e:	b2db      	uxtb	r3, r3
 80059a0:	b25a      	sxtb	r2, r3
 80059a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80059a8:	2301      	movs	r3, #1
 80059aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80059ac:	e001      	b.n	80059b2 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80059ae:	2300      	movs	r3, #0
 80059b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80059b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059b4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	f383 8811 	msr	BASEPRI, r3
}
 80059bc:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80059be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	3738      	adds	r7, #56	@ 0x38
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bd80      	pop	{r7, pc}

080059c8 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b084      	sub	sp, #16
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d10b      	bne.n	80059f2 <vQueueDelete+0x2a>
	__asm volatile
 80059da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059de:	f383 8811 	msr	BASEPRI, r3
 80059e2:	f3bf 8f6f 	isb	sy
 80059e6:	f3bf 8f4f 	dsb	sy
 80059ea:	60bb      	str	r3, [r7, #8]
}
 80059ec:	bf00      	nop
 80059ee:	bf00      	nop
 80059f0:	e7fd      	b.n	80059ee <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80059f2:	68f8      	ldr	r0, [r7, #12]
 80059f4:	f000 f95e 	bl	8005cb4 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d102      	bne.n	8005a08 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8005a02:	68f8      	ldr	r0, [r7, #12]
 8005a04:	f002 f868 	bl	8007ad8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8005a08:	bf00      	nop
 8005a0a:	3710      	adds	r7, #16
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	bd80      	pop	{r7, pc}

08005a10 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005a10:	b480      	push	{r7}
 8005a12:	b085      	sub	sp, #20
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d006      	beq.n	8005a2e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8005a2a:	60fb      	str	r3, [r7, #12]
 8005a2c:	e001      	b.n	8005a32 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005a32:	68fb      	ldr	r3, [r7, #12]
	}
 8005a34:	4618      	mov	r0, r3
 8005a36:	3714      	adds	r7, #20
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3e:	4770      	bx	lr

08005a40 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b086      	sub	sp, #24
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	60f8      	str	r0, [r7, #12]
 8005a48:	60b9      	str	r1, [r7, #8]
 8005a4a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a54:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d10d      	bne.n	8005a7a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d14d      	bne.n	8005b02 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	689b      	ldr	r3, [r3, #8]
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	f001 f85e 	bl	8006b2c <xTaskPriorityDisinherit>
 8005a70:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	2200      	movs	r2, #0
 8005a76:	609a      	str	r2, [r3, #8]
 8005a78:	e043      	b.n	8005b02 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d119      	bne.n	8005ab4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	6858      	ldr	r0, [r3, #4]
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a88:	461a      	mov	r2, r3
 8005a8a:	68b9      	ldr	r1, [r7, #8]
 8005a8c:	f002 f9f8 	bl	8007e80 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	685a      	ldr	r2, [r3, #4]
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a98:	441a      	add	r2, r3
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	685a      	ldr	r2, [r3, #4]
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	689b      	ldr	r3, [r3, #8]
 8005aa6:	429a      	cmp	r2, r3
 8005aa8:	d32b      	bcc.n	8005b02 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	605a      	str	r2, [r3, #4]
 8005ab2:	e026      	b.n	8005b02 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	68d8      	ldr	r0, [r3, #12]
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005abc:	461a      	mov	r2, r3
 8005abe:	68b9      	ldr	r1, [r7, #8]
 8005ac0:	f002 f9de 	bl	8007e80 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	68da      	ldr	r2, [r3, #12]
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005acc:	425b      	negs	r3, r3
 8005ace:	441a      	add	r2, r3
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	68da      	ldr	r2, [r3, #12]
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	429a      	cmp	r2, r3
 8005ade:	d207      	bcs.n	8005af0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	689a      	ldr	r2, [r3, #8]
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ae8:	425b      	negs	r3, r3
 8005aea:	441a      	add	r2, r3
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2b02      	cmp	r3, #2
 8005af4:	d105      	bne.n	8005b02 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005af6:	693b      	ldr	r3, [r7, #16]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d002      	beq.n	8005b02 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005afc:	693b      	ldr	r3, [r7, #16]
 8005afe:	3b01      	subs	r3, #1
 8005b00:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005b02:	693b      	ldr	r3, [r7, #16]
 8005b04:	1c5a      	adds	r2, r3, #1
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005b0a:	697b      	ldr	r3, [r7, #20]
}
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	3718      	adds	r7, #24
 8005b10:	46bd      	mov	sp, r7
 8005b12:	bd80      	pop	{r7, pc}

08005b14 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b082      	sub	sp, #8
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
 8005b1c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d018      	beq.n	8005b58 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	68da      	ldr	r2, [r3, #12]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b2e:	441a      	add	r2, r3
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	68da      	ldr	r2, [r3, #12]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	689b      	ldr	r3, [r3, #8]
 8005b3c:	429a      	cmp	r2, r3
 8005b3e:	d303      	bcc.n	8005b48 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681a      	ldr	r2, [r3, #0]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	68d9      	ldr	r1, [r3, #12]
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b50:	461a      	mov	r2, r3
 8005b52:	6838      	ldr	r0, [r7, #0]
 8005b54:	f002 f994 	bl	8007e80 <memcpy>
	}
}
 8005b58:	bf00      	nop
 8005b5a:	3708      	adds	r7, #8
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bd80      	pop	{r7, pc}

08005b60 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b084      	sub	sp, #16
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005b68:	f001 fdc6 	bl	80076f8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005b72:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005b74:	e011      	b.n	8005b9a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d012      	beq.n	8005ba4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	3324      	adds	r3, #36	@ 0x24
 8005b82:	4618      	mov	r0, r3
 8005b84:	f000 fd86 	bl	8006694 <xTaskRemoveFromEventList>
 8005b88:	4603      	mov	r3, r0
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d001      	beq.n	8005b92 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005b8e:	f000 fe5f 	bl	8006850 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005b92:	7bfb      	ldrb	r3, [r7, #15]
 8005b94:	3b01      	subs	r3, #1
 8005b96:	b2db      	uxtb	r3, r3
 8005b98:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005b9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	dce9      	bgt.n	8005b76 <prvUnlockQueue+0x16>
 8005ba2:	e000      	b.n	8005ba6 <prvUnlockQueue+0x46>
					break;
 8005ba4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	22ff      	movs	r2, #255	@ 0xff
 8005baa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005bae:	f001 fdd5 	bl	800775c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005bb2:	f001 fda1 	bl	80076f8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005bbc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005bbe:	e011      	b.n	8005be4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	691b      	ldr	r3, [r3, #16]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d012      	beq.n	8005bee <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	3310      	adds	r3, #16
 8005bcc:	4618      	mov	r0, r3
 8005bce:	f000 fd61 	bl	8006694 <xTaskRemoveFromEventList>
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d001      	beq.n	8005bdc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005bd8:	f000 fe3a 	bl	8006850 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005bdc:	7bbb      	ldrb	r3, [r7, #14]
 8005bde:	3b01      	subs	r3, #1
 8005be0:	b2db      	uxtb	r3, r3
 8005be2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005be4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	dce9      	bgt.n	8005bc0 <prvUnlockQueue+0x60>
 8005bec:	e000      	b.n	8005bf0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005bee:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	22ff      	movs	r2, #255	@ 0xff
 8005bf4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005bf8:	f001 fdb0 	bl	800775c <vPortExitCritical>
}
 8005bfc:	bf00      	nop
 8005bfe:	3710      	adds	r7, #16
 8005c00:	46bd      	mov	sp, r7
 8005c02:	bd80      	pop	{r7, pc}

08005c04 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b084      	sub	sp, #16
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005c0c:	f001 fd74 	bl	80076f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d102      	bne.n	8005c1e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005c18:	2301      	movs	r3, #1
 8005c1a:	60fb      	str	r3, [r7, #12]
 8005c1c:	e001      	b.n	8005c22 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005c1e:	2300      	movs	r3, #0
 8005c20:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005c22:	f001 fd9b 	bl	800775c <vPortExitCritical>

	return xReturn;
 8005c26:	68fb      	ldr	r3, [r7, #12]
}
 8005c28:	4618      	mov	r0, r3
 8005c2a:	3710      	adds	r7, #16
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	bd80      	pop	{r7, pc}

08005c30 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b084      	sub	sp, #16
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005c38:	f001 fd5e 	bl	80076f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c44:	429a      	cmp	r2, r3
 8005c46:	d102      	bne.n	8005c4e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	60fb      	str	r3, [r7, #12]
 8005c4c:	e001      	b.n	8005c52 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005c4e:	2300      	movs	r3, #0
 8005c50:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005c52:	f001 fd83 	bl	800775c <vPortExitCritical>

	return xReturn;
 8005c56:	68fb      	ldr	r3, [r7, #12]
}
 8005c58:	4618      	mov	r0, r3
 8005c5a:	3710      	adds	r7, #16
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	bd80      	pop	{r7, pc}

08005c60 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005c60:	b480      	push	{r7}
 8005c62:	b085      	sub	sp, #20
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
 8005c68:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	60fb      	str	r3, [r7, #12]
 8005c6e:	e014      	b.n	8005c9a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005c70:	4a0f      	ldr	r2, [pc, #60]	@ (8005cb0 <vQueueAddToRegistry+0x50>)
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d10b      	bne.n	8005c94 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005c7c:	490c      	ldr	r1, [pc, #48]	@ (8005cb0 <vQueueAddToRegistry+0x50>)
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	683a      	ldr	r2, [r7, #0]
 8005c82:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005c86:	4a0a      	ldr	r2, [pc, #40]	@ (8005cb0 <vQueueAddToRegistry+0x50>)
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	00db      	lsls	r3, r3, #3
 8005c8c:	4413      	add	r3, r2
 8005c8e:	687a      	ldr	r2, [r7, #4]
 8005c90:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005c92:	e006      	b.n	8005ca2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	3301      	adds	r3, #1
 8005c98:	60fb      	str	r3, [r7, #12]
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2b07      	cmp	r3, #7
 8005c9e:	d9e7      	bls.n	8005c70 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005ca0:	bf00      	nop
 8005ca2:	bf00      	nop
 8005ca4:	3714      	adds	r7, #20
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cac:	4770      	bx	lr
 8005cae:	bf00      	nop
 8005cb0:	2000092c 	.word	0x2000092c

08005cb4 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8005cb4:	b480      	push	{r7}
 8005cb6:	b085      	sub	sp, #20
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	60fb      	str	r3, [r7, #12]
 8005cc0:	e016      	b.n	8005cf0 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8005cc2:	4a10      	ldr	r2, [pc, #64]	@ (8005d04 <vQueueUnregisterQueue+0x50>)
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	00db      	lsls	r3, r3, #3
 8005cc8:	4413      	add	r3, r2
 8005cca:	685b      	ldr	r3, [r3, #4]
 8005ccc:	687a      	ldr	r2, [r7, #4]
 8005cce:	429a      	cmp	r2, r3
 8005cd0:	d10b      	bne.n	8005cea <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8005cd2:	4a0c      	ldr	r2, [pc, #48]	@ (8005d04 <vQueueUnregisterQueue+0x50>)
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	2100      	movs	r1, #0
 8005cd8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8005cdc:	4a09      	ldr	r2, [pc, #36]	@ (8005d04 <vQueueUnregisterQueue+0x50>)
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	00db      	lsls	r3, r3, #3
 8005ce2:	4413      	add	r3, r2
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	605a      	str	r2, [r3, #4]
				break;
 8005ce8:	e006      	b.n	8005cf8 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	3301      	adds	r3, #1
 8005cee:	60fb      	str	r3, [r7, #12]
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	2b07      	cmp	r3, #7
 8005cf4:	d9e5      	bls.n	8005cc2 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8005cf6:	bf00      	nop
 8005cf8:	bf00      	nop
 8005cfa:	3714      	adds	r7, #20
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d02:	4770      	bx	lr
 8005d04:	2000092c 	.word	0x2000092c

08005d08 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b086      	sub	sp, #24
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	60f8      	str	r0, [r7, #12]
 8005d10:	60b9      	str	r1, [r7, #8]
 8005d12:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005d18:	f001 fcee 	bl	80076f8 <vPortEnterCritical>
 8005d1c:	697b      	ldr	r3, [r7, #20]
 8005d1e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005d22:	b25b      	sxtb	r3, r3
 8005d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d28:	d103      	bne.n	8005d32 <vQueueWaitForMessageRestricted+0x2a>
 8005d2a:	697b      	ldr	r3, [r7, #20]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d32:	697b      	ldr	r3, [r7, #20]
 8005d34:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005d38:	b25b      	sxtb	r3, r3
 8005d3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d3e:	d103      	bne.n	8005d48 <vQueueWaitForMessageRestricted+0x40>
 8005d40:	697b      	ldr	r3, [r7, #20]
 8005d42:	2200      	movs	r2, #0
 8005d44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005d48:	f001 fd08 	bl	800775c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d106      	bne.n	8005d62 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005d54:	697b      	ldr	r3, [r7, #20]
 8005d56:	3324      	adds	r3, #36	@ 0x24
 8005d58:	687a      	ldr	r2, [r7, #4]
 8005d5a:	68b9      	ldr	r1, [r7, #8]
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	f000 fc6d 	bl	800663c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005d62:	6978      	ldr	r0, [r7, #20]
 8005d64:	f7ff fefc 	bl	8005b60 <prvUnlockQueue>
	}
 8005d68:	bf00      	nop
 8005d6a:	3718      	adds	r7, #24
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bd80      	pop	{r7, pc}

08005d70 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b08e      	sub	sp, #56	@ 0x38
 8005d74:	af04      	add	r7, sp, #16
 8005d76:	60f8      	str	r0, [r7, #12]
 8005d78:	60b9      	str	r1, [r7, #8]
 8005d7a:	607a      	str	r2, [r7, #4]
 8005d7c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005d7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d10b      	bne.n	8005d9c <xTaskCreateStatic+0x2c>
	__asm volatile
 8005d84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d88:	f383 8811 	msr	BASEPRI, r3
 8005d8c:	f3bf 8f6f 	isb	sy
 8005d90:	f3bf 8f4f 	dsb	sy
 8005d94:	623b      	str	r3, [r7, #32]
}
 8005d96:	bf00      	nop
 8005d98:	bf00      	nop
 8005d9a:	e7fd      	b.n	8005d98 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005d9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d10b      	bne.n	8005dba <xTaskCreateStatic+0x4a>
	__asm volatile
 8005da2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005da6:	f383 8811 	msr	BASEPRI, r3
 8005daa:	f3bf 8f6f 	isb	sy
 8005dae:	f3bf 8f4f 	dsb	sy
 8005db2:	61fb      	str	r3, [r7, #28]
}
 8005db4:	bf00      	nop
 8005db6:	bf00      	nop
 8005db8:	e7fd      	b.n	8005db6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005dba:	23a8      	movs	r3, #168	@ 0xa8
 8005dbc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005dbe:	693b      	ldr	r3, [r7, #16]
 8005dc0:	2ba8      	cmp	r3, #168	@ 0xa8
 8005dc2:	d00b      	beq.n	8005ddc <xTaskCreateStatic+0x6c>
	__asm volatile
 8005dc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dc8:	f383 8811 	msr	BASEPRI, r3
 8005dcc:	f3bf 8f6f 	isb	sy
 8005dd0:	f3bf 8f4f 	dsb	sy
 8005dd4:	61bb      	str	r3, [r7, #24]
}
 8005dd6:	bf00      	nop
 8005dd8:	bf00      	nop
 8005dda:	e7fd      	b.n	8005dd8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005ddc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005dde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d01e      	beq.n	8005e22 <xTaskCreateStatic+0xb2>
 8005de4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d01b      	beq.n	8005e22 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005dea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dec:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005df2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df6:	2202      	movs	r2, #2
 8005df8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	9303      	str	r3, [sp, #12]
 8005e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e02:	9302      	str	r3, [sp, #8]
 8005e04:	f107 0314 	add.w	r3, r7, #20
 8005e08:	9301      	str	r3, [sp, #4]
 8005e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e0c:	9300      	str	r3, [sp, #0]
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	687a      	ldr	r2, [r7, #4]
 8005e12:	68b9      	ldr	r1, [r7, #8]
 8005e14:	68f8      	ldr	r0, [r7, #12]
 8005e16:	f000 f851 	bl	8005ebc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005e1a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005e1c:	f000 f8f6 	bl	800600c <prvAddNewTaskToReadyList>
 8005e20:	e001      	b.n	8005e26 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005e22:	2300      	movs	r3, #0
 8005e24:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005e26:	697b      	ldr	r3, [r7, #20]
	}
 8005e28:	4618      	mov	r0, r3
 8005e2a:	3728      	adds	r7, #40	@ 0x28
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	bd80      	pop	{r7, pc}

08005e30 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b08c      	sub	sp, #48	@ 0x30
 8005e34:	af04      	add	r7, sp, #16
 8005e36:	60f8      	str	r0, [r7, #12]
 8005e38:	60b9      	str	r1, [r7, #8]
 8005e3a:	603b      	str	r3, [r7, #0]
 8005e3c:	4613      	mov	r3, r2
 8005e3e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005e40:	88fb      	ldrh	r3, [r7, #6]
 8005e42:	009b      	lsls	r3, r3, #2
 8005e44:	4618      	mov	r0, r3
 8005e46:	f001 fd79 	bl	800793c <pvPortMalloc>
 8005e4a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005e4c:	697b      	ldr	r3, [r7, #20]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d00e      	beq.n	8005e70 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005e52:	20a8      	movs	r0, #168	@ 0xa8
 8005e54:	f001 fd72 	bl	800793c <pvPortMalloc>
 8005e58:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005e5a:	69fb      	ldr	r3, [r7, #28]
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d003      	beq.n	8005e68 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005e60:	69fb      	ldr	r3, [r7, #28]
 8005e62:	697a      	ldr	r2, [r7, #20]
 8005e64:	631a      	str	r2, [r3, #48]	@ 0x30
 8005e66:	e005      	b.n	8005e74 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005e68:	6978      	ldr	r0, [r7, #20]
 8005e6a:	f001 fe35 	bl	8007ad8 <vPortFree>
 8005e6e:	e001      	b.n	8005e74 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005e70:	2300      	movs	r3, #0
 8005e72:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005e74:	69fb      	ldr	r3, [r7, #28]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d017      	beq.n	8005eaa <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005e7a:	69fb      	ldr	r3, [r7, #28]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005e82:	88fa      	ldrh	r2, [r7, #6]
 8005e84:	2300      	movs	r3, #0
 8005e86:	9303      	str	r3, [sp, #12]
 8005e88:	69fb      	ldr	r3, [r7, #28]
 8005e8a:	9302      	str	r3, [sp, #8]
 8005e8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e8e:	9301      	str	r3, [sp, #4]
 8005e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e92:	9300      	str	r3, [sp, #0]
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	68b9      	ldr	r1, [r7, #8]
 8005e98:	68f8      	ldr	r0, [r7, #12]
 8005e9a:	f000 f80f 	bl	8005ebc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005e9e:	69f8      	ldr	r0, [r7, #28]
 8005ea0:	f000 f8b4 	bl	800600c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	61bb      	str	r3, [r7, #24]
 8005ea8:	e002      	b.n	8005eb0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005eaa:	f04f 33ff 	mov.w	r3, #4294967295
 8005eae:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005eb0:	69bb      	ldr	r3, [r7, #24]
	}
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	3720      	adds	r7, #32
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	bd80      	pop	{r7, pc}
	...

08005ebc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b088      	sub	sp, #32
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	60f8      	str	r0, [r7, #12]
 8005ec4:	60b9      	str	r1, [r7, #8]
 8005ec6:	607a      	str	r2, [r7, #4]
 8005ec8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ecc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	009b      	lsls	r3, r3, #2
 8005ed2:	461a      	mov	r2, r3
 8005ed4:	21a5      	movs	r1, #165	@ 0xa5
 8005ed6:	f001 ff41 	bl	8007d5c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005eda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005edc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005ee4:	3b01      	subs	r3, #1
 8005ee6:	009b      	lsls	r3, r3, #2
 8005ee8:	4413      	add	r3, r2
 8005eea:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005eec:	69bb      	ldr	r3, [r7, #24]
 8005eee:	f023 0307 	bic.w	r3, r3, #7
 8005ef2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005ef4:	69bb      	ldr	r3, [r7, #24]
 8005ef6:	f003 0307 	and.w	r3, r3, #7
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d00b      	beq.n	8005f16 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005efe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f02:	f383 8811 	msr	BASEPRI, r3
 8005f06:	f3bf 8f6f 	isb	sy
 8005f0a:	f3bf 8f4f 	dsb	sy
 8005f0e:	617b      	str	r3, [r7, #20]
}
 8005f10:	bf00      	nop
 8005f12:	bf00      	nop
 8005f14:	e7fd      	b.n	8005f12 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d01f      	beq.n	8005f5c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	61fb      	str	r3, [r7, #28]
 8005f20:	e012      	b.n	8005f48 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005f22:	68ba      	ldr	r2, [r7, #8]
 8005f24:	69fb      	ldr	r3, [r7, #28]
 8005f26:	4413      	add	r3, r2
 8005f28:	7819      	ldrb	r1, [r3, #0]
 8005f2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f2c:	69fb      	ldr	r3, [r7, #28]
 8005f2e:	4413      	add	r3, r2
 8005f30:	3334      	adds	r3, #52	@ 0x34
 8005f32:	460a      	mov	r2, r1
 8005f34:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005f36:	68ba      	ldr	r2, [r7, #8]
 8005f38:	69fb      	ldr	r3, [r7, #28]
 8005f3a:	4413      	add	r3, r2
 8005f3c:	781b      	ldrb	r3, [r3, #0]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d006      	beq.n	8005f50 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005f42:	69fb      	ldr	r3, [r7, #28]
 8005f44:	3301      	adds	r3, #1
 8005f46:	61fb      	str	r3, [r7, #28]
 8005f48:	69fb      	ldr	r3, [r7, #28]
 8005f4a:	2b0f      	cmp	r3, #15
 8005f4c:	d9e9      	bls.n	8005f22 <prvInitialiseNewTask+0x66>
 8005f4e:	e000      	b.n	8005f52 <prvInitialiseNewTask+0x96>
			{
				break;
 8005f50:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f54:	2200      	movs	r2, #0
 8005f56:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005f5a:	e003      	b.n	8005f64 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005f5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f5e:	2200      	movs	r2, #0
 8005f60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005f64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f66:	2b37      	cmp	r3, #55	@ 0x37
 8005f68:	d901      	bls.n	8005f6e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005f6a:	2337      	movs	r3, #55	@ 0x37
 8005f6c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005f6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f70:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005f72:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005f74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f76:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005f78:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005f80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f82:	3304      	adds	r3, #4
 8005f84:	4618      	mov	r0, r3
 8005f86:	f7fe fe33 	bl	8004bf0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005f8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f8c:	3318      	adds	r3, #24
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f7fe fe2e 	bl	8004bf0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005f94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f98:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f9c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005fa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fa2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005fa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fa6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005fa8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fac:	2200      	movs	r2, #0
 8005fae:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005fb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fbc:	3354      	adds	r3, #84	@ 0x54
 8005fbe:	224c      	movs	r2, #76	@ 0x4c
 8005fc0:	2100      	movs	r1, #0
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	f001 feca 	bl	8007d5c <memset>
 8005fc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fca:	4a0d      	ldr	r2, [pc, #52]	@ (8006000 <prvInitialiseNewTask+0x144>)
 8005fcc:	659a      	str	r2, [r3, #88]	@ 0x58
 8005fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fd0:	4a0c      	ldr	r2, [pc, #48]	@ (8006004 <prvInitialiseNewTask+0x148>)
 8005fd2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005fd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fd6:	4a0c      	ldr	r2, [pc, #48]	@ (8006008 <prvInitialiseNewTask+0x14c>)
 8005fd8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005fda:	683a      	ldr	r2, [r7, #0]
 8005fdc:	68f9      	ldr	r1, [r7, #12]
 8005fde:	69b8      	ldr	r0, [r7, #24]
 8005fe0:	f001 fa5a 	bl	8007498 <pxPortInitialiseStack>
 8005fe4:	4602      	mov	r2, r0
 8005fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fe8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005fea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d002      	beq.n	8005ff6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005ff0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ff2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ff4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005ff6:	bf00      	nop
 8005ff8:	3720      	adds	r7, #32
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bd80      	pop	{r7, pc}
 8005ffe:	bf00      	nop
 8006000:	20004bc0 	.word	0x20004bc0
 8006004:	20004c28 	.word	0x20004c28
 8006008:	20004c90 	.word	0x20004c90

0800600c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b082      	sub	sp, #8
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006014:	f001 fb70 	bl	80076f8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006018:	4b2d      	ldr	r3, [pc, #180]	@ (80060d0 <prvAddNewTaskToReadyList+0xc4>)
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	3301      	adds	r3, #1
 800601e:	4a2c      	ldr	r2, [pc, #176]	@ (80060d0 <prvAddNewTaskToReadyList+0xc4>)
 8006020:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006022:	4b2c      	ldr	r3, [pc, #176]	@ (80060d4 <prvAddNewTaskToReadyList+0xc8>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d109      	bne.n	800603e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800602a:	4a2a      	ldr	r2, [pc, #168]	@ (80060d4 <prvAddNewTaskToReadyList+0xc8>)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006030:	4b27      	ldr	r3, [pc, #156]	@ (80060d0 <prvAddNewTaskToReadyList+0xc4>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	2b01      	cmp	r3, #1
 8006036:	d110      	bne.n	800605a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006038:	f000 fc2e 	bl	8006898 <prvInitialiseTaskLists>
 800603c:	e00d      	b.n	800605a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800603e:	4b26      	ldr	r3, [pc, #152]	@ (80060d8 <prvAddNewTaskToReadyList+0xcc>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	2b00      	cmp	r3, #0
 8006044:	d109      	bne.n	800605a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006046:	4b23      	ldr	r3, [pc, #140]	@ (80060d4 <prvAddNewTaskToReadyList+0xc8>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006050:	429a      	cmp	r2, r3
 8006052:	d802      	bhi.n	800605a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006054:	4a1f      	ldr	r2, [pc, #124]	@ (80060d4 <prvAddNewTaskToReadyList+0xc8>)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800605a:	4b20      	ldr	r3, [pc, #128]	@ (80060dc <prvAddNewTaskToReadyList+0xd0>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	3301      	adds	r3, #1
 8006060:	4a1e      	ldr	r2, [pc, #120]	@ (80060dc <prvAddNewTaskToReadyList+0xd0>)
 8006062:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006064:	4b1d      	ldr	r3, [pc, #116]	@ (80060dc <prvAddNewTaskToReadyList+0xd0>)
 8006066:	681a      	ldr	r2, [r3, #0]
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006070:	4b1b      	ldr	r3, [pc, #108]	@ (80060e0 <prvAddNewTaskToReadyList+0xd4>)
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	429a      	cmp	r2, r3
 8006076:	d903      	bls.n	8006080 <prvAddNewTaskToReadyList+0x74>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800607c:	4a18      	ldr	r2, [pc, #96]	@ (80060e0 <prvAddNewTaskToReadyList+0xd4>)
 800607e:	6013      	str	r3, [r2, #0]
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006084:	4613      	mov	r3, r2
 8006086:	009b      	lsls	r3, r3, #2
 8006088:	4413      	add	r3, r2
 800608a:	009b      	lsls	r3, r3, #2
 800608c:	4a15      	ldr	r2, [pc, #84]	@ (80060e4 <prvAddNewTaskToReadyList+0xd8>)
 800608e:	441a      	add	r2, r3
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	3304      	adds	r3, #4
 8006094:	4619      	mov	r1, r3
 8006096:	4610      	mov	r0, r2
 8006098:	f7fe fdb7 	bl	8004c0a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800609c:	f001 fb5e 	bl	800775c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80060a0:	4b0d      	ldr	r3, [pc, #52]	@ (80060d8 <prvAddNewTaskToReadyList+0xcc>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d00e      	beq.n	80060c6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80060a8:	4b0a      	ldr	r3, [pc, #40]	@ (80060d4 <prvAddNewTaskToReadyList+0xc8>)
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060b2:	429a      	cmp	r2, r3
 80060b4:	d207      	bcs.n	80060c6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80060b6:	4b0c      	ldr	r3, [pc, #48]	@ (80060e8 <prvAddNewTaskToReadyList+0xdc>)
 80060b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060bc:	601a      	str	r2, [r3, #0]
 80060be:	f3bf 8f4f 	dsb	sy
 80060c2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80060c6:	bf00      	nop
 80060c8:	3708      	adds	r7, #8
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bd80      	pop	{r7, pc}
 80060ce:	bf00      	nop
 80060d0:	20000e40 	.word	0x20000e40
 80060d4:	2000096c 	.word	0x2000096c
 80060d8:	20000e4c 	.word	0x20000e4c
 80060dc:	20000e5c 	.word	0x20000e5c
 80060e0:	20000e48 	.word	0x20000e48
 80060e4:	20000970 	.word	0x20000970
 80060e8:	e000ed04 	.word	0xe000ed04

080060ec <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b084      	sub	sp, #16
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80060f4:	2300      	movs	r3, #0
 80060f6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d018      	beq.n	8006130 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80060fe:	4b14      	ldr	r3, [pc, #80]	@ (8006150 <vTaskDelay+0x64>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d00b      	beq.n	800611e <vTaskDelay+0x32>
	__asm volatile
 8006106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800610a:	f383 8811 	msr	BASEPRI, r3
 800610e:	f3bf 8f6f 	isb	sy
 8006112:	f3bf 8f4f 	dsb	sy
 8006116:	60bb      	str	r3, [r7, #8]
}
 8006118:	bf00      	nop
 800611a:	bf00      	nop
 800611c:	e7fd      	b.n	800611a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800611e:	f000 f88b 	bl	8006238 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006122:	2100      	movs	r1, #0
 8006124:	6878      	ldr	r0, [r7, #4]
 8006126:	f000 fe09 	bl	8006d3c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800612a:	f000 f893 	bl	8006254 <xTaskResumeAll>
 800612e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d107      	bne.n	8006146 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006136:	4b07      	ldr	r3, [pc, #28]	@ (8006154 <vTaskDelay+0x68>)
 8006138:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800613c:	601a      	str	r2, [r3, #0]
 800613e:	f3bf 8f4f 	dsb	sy
 8006142:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006146:	bf00      	nop
 8006148:	3710      	adds	r7, #16
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}
 800614e:	bf00      	nop
 8006150:	20000e68 	.word	0x20000e68
 8006154:	e000ed04 	.word	0xe000ed04

08006158 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b08a      	sub	sp, #40	@ 0x28
 800615c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800615e:	2300      	movs	r3, #0
 8006160:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006162:	2300      	movs	r3, #0
 8006164:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006166:	463a      	mov	r2, r7
 8006168:	1d39      	adds	r1, r7, #4
 800616a:	f107 0308 	add.w	r3, r7, #8
 800616e:	4618      	mov	r0, r3
 8006170:	f7fe fcea 	bl	8004b48 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006174:	6839      	ldr	r1, [r7, #0]
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	68ba      	ldr	r2, [r7, #8]
 800617a:	9202      	str	r2, [sp, #8]
 800617c:	9301      	str	r3, [sp, #4]
 800617e:	2300      	movs	r3, #0
 8006180:	9300      	str	r3, [sp, #0]
 8006182:	2300      	movs	r3, #0
 8006184:	460a      	mov	r2, r1
 8006186:	4924      	ldr	r1, [pc, #144]	@ (8006218 <vTaskStartScheduler+0xc0>)
 8006188:	4824      	ldr	r0, [pc, #144]	@ (800621c <vTaskStartScheduler+0xc4>)
 800618a:	f7ff fdf1 	bl	8005d70 <xTaskCreateStatic>
 800618e:	4603      	mov	r3, r0
 8006190:	4a23      	ldr	r2, [pc, #140]	@ (8006220 <vTaskStartScheduler+0xc8>)
 8006192:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006194:	4b22      	ldr	r3, [pc, #136]	@ (8006220 <vTaskStartScheduler+0xc8>)
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d002      	beq.n	80061a2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800619c:	2301      	movs	r3, #1
 800619e:	617b      	str	r3, [r7, #20]
 80061a0:	e001      	b.n	80061a6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80061a2:	2300      	movs	r3, #0
 80061a4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80061a6:	697b      	ldr	r3, [r7, #20]
 80061a8:	2b01      	cmp	r3, #1
 80061aa:	d102      	bne.n	80061b2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80061ac:	f000 fe1a 	bl	8006de4 <xTimerCreateTimerTask>
 80061b0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	2b01      	cmp	r3, #1
 80061b6:	d11b      	bne.n	80061f0 <vTaskStartScheduler+0x98>
	__asm volatile
 80061b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061bc:	f383 8811 	msr	BASEPRI, r3
 80061c0:	f3bf 8f6f 	isb	sy
 80061c4:	f3bf 8f4f 	dsb	sy
 80061c8:	613b      	str	r3, [r7, #16]
}
 80061ca:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80061cc:	4b15      	ldr	r3, [pc, #84]	@ (8006224 <vTaskStartScheduler+0xcc>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	3354      	adds	r3, #84	@ 0x54
 80061d2:	4a15      	ldr	r2, [pc, #84]	@ (8006228 <vTaskStartScheduler+0xd0>)
 80061d4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80061d6:	4b15      	ldr	r3, [pc, #84]	@ (800622c <vTaskStartScheduler+0xd4>)
 80061d8:	f04f 32ff 	mov.w	r2, #4294967295
 80061dc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80061de:	4b14      	ldr	r3, [pc, #80]	@ (8006230 <vTaskStartScheduler+0xd8>)
 80061e0:	2201      	movs	r2, #1
 80061e2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80061e4:	4b13      	ldr	r3, [pc, #76]	@ (8006234 <vTaskStartScheduler+0xdc>)
 80061e6:	2200      	movs	r2, #0
 80061e8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80061ea:	f001 f9e1 	bl	80075b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80061ee:	e00f      	b.n	8006210 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80061f0:	697b      	ldr	r3, [r7, #20]
 80061f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061f6:	d10b      	bne.n	8006210 <vTaskStartScheduler+0xb8>
	__asm volatile
 80061f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061fc:	f383 8811 	msr	BASEPRI, r3
 8006200:	f3bf 8f6f 	isb	sy
 8006204:	f3bf 8f4f 	dsb	sy
 8006208:	60fb      	str	r3, [r7, #12]
}
 800620a:	bf00      	nop
 800620c:	bf00      	nop
 800620e:	e7fd      	b.n	800620c <vTaskStartScheduler+0xb4>
}
 8006210:	bf00      	nop
 8006212:	3718      	adds	r7, #24
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}
 8006218:	0800877c 	.word	0x0800877c
 800621c:	08006869 	.word	0x08006869
 8006220:	20000e64 	.word	0x20000e64
 8006224:	2000096c 	.word	0x2000096c
 8006228:	20000014 	.word	0x20000014
 800622c:	20000e60 	.word	0x20000e60
 8006230:	20000e4c 	.word	0x20000e4c
 8006234:	20000e44 	.word	0x20000e44

08006238 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006238:	b480      	push	{r7}
 800623a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800623c:	4b04      	ldr	r3, [pc, #16]	@ (8006250 <vTaskSuspendAll+0x18>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	3301      	adds	r3, #1
 8006242:	4a03      	ldr	r2, [pc, #12]	@ (8006250 <vTaskSuspendAll+0x18>)
 8006244:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006246:	bf00      	nop
 8006248:	46bd      	mov	sp, r7
 800624a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624e:	4770      	bx	lr
 8006250:	20000e68 	.word	0x20000e68

08006254 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b084      	sub	sp, #16
 8006258:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800625a:	2300      	movs	r3, #0
 800625c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800625e:	2300      	movs	r3, #0
 8006260:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006262:	4b42      	ldr	r3, [pc, #264]	@ (800636c <xTaskResumeAll+0x118>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d10b      	bne.n	8006282 <xTaskResumeAll+0x2e>
	__asm volatile
 800626a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800626e:	f383 8811 	msr	BASEPRI, r3
 8006272:	f3bf 8f6f 	isb	sy
 8006276:	f3bf 8f4f 	dsb	sy
 800627a:	603b      	str	r3, [r7, #0]
}
 800627c:	bf00      	nop
 800627e:	bf00      	nop
 8006280:	e7fd      	b.n	800627e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006282:	f001 fa39 	bl	80076f8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006286:	4b39      	ldr	r3, [pc, #228]	@ (800636c <xTaskResumeAll+0x118>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	3b01      	subs	r3, #1
 800628c:	4a37      	ldr	r2, [pc, #220]	@ (800636c <xTaskResumeAll+0x118>)
 800628e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006290:	4b36      	ldr	r3, [pc, #216]	@ (800636c <xTaskResumeAll+0x118>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d162      	bne.n	800635e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006298:	4b35      	ldr	r3, [pc, #212]	@ (8006370 <xTaskResumeAll+0x11c>)
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d05e      	beq.n	800635e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80062a0:	e02f      	b.n	8006302 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062a2:	4b34      	ldr	r3, [pc, #208]	@ (8006374 <xTaskResumeAll+0x120>)
 80062a4:	68db      	ldr	r3, [r3, #12]
 80062a6:	68db      	ldr	r3, [r3, #12]
 80062a8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	3318      	adds	r3, #24
 80062ae:	4618      	mov	r0, r3
 80062b0:	f7fe fd08 	bl	8004cc4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	3304      	adds	r3, #4
 80062b8:	4618      	mov	r0, r3
 80062ba:	f7fe fd03 	bl	8004cc4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062c2:	4b2d      	ldr	r3, [pc, #180]	@ (8006378 <xTaskResumeAll+0x124>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	429a      	cmp	r2, r3
 80062c8:	d903      	bls.n	80062d2 <xTaskResumeAll+0x7e>
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062ce:	4a2a      	ldr	r2, [pc, #168]	@ (8006378 <xTaskResumeAll+0x124>)
 80062d0:	6013      	str	r3, [r2, #0]
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062d6:	4613      	mov	r3, r2
 80062d8:	009b      	lsls	r3, r3, #2
 80062da:	4413      	add	r3, r2
 80062dc:	009b      	lsls	r3, r3, #2
 80062de:	4a27      	ldr	r2, [pc, #156]	@ (800637c <xTaskResumeAll+0x128>)
 80062e0:	441a      	add	r2, r3
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	3304      	adds	r3, #4
 80062e6:	4619      	mov	r1, r3
 80062e8:	4610      	mov	r0, r2
 80062ea:	f7fe fc8e 	bl	8004c0a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062f2:	4b23      	ldr	r3, [pc, #140]	@ (8006380 <xTaskResumeAll+0x12c>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062f8:	429a      	cmp	r2, r3
 80062fa:	d302      	bcc.n	8006302 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80062fc:	4b21      	ldr	r3, [pc, #132]	@ (8006384 <xTaskResumeAll+0x130>)
 80062fe:	2201      	movs	r2, #1
 8006300:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006302:	4b1c      	ldr	r3, [pc, #112]	@ (8006374 <xTaskResumeAll+0x120>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d1cb      	bne.n	80062a2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	2b00      	cmp	r3, #0
 800630e:	d001      	beq.n	8006314 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006310:	f000 fb66 	bl	80069e0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006314:	4b1c      	ldr	r3, [pc, #112]	@ (8006388 <xTaskResumeAll+0x134>)
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d010      	beq.n	8006342 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006320:	f000 f846 	bl	80063b0 <xTaskIncrementTick>
 8006324:	4603      	mov	r3, r0
 8006326:	2b00      	cmp	r3, #0
 8006328:	d002      	beq.n	8006330 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800632a:	4b16      	ldr	r3, [pc, #88]	@ (8006384 <xTaskResumeAll+0x130>)
 800632c:	2201      	movs	r2, #1
 800632e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	3b01      	subs	r3, #1
 8006334:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d1f1      	bne.n	8006320 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800633c:	4b12      	ldr	r3, [pc, #72]	@ (8006388 <xTaskResumeAll+0x134>)
 800633e:	2200      	movs	r2, #0
 8006340:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006342:	4b10      	ldr	r3, [pc, #64]	@ (8006384 <xTaskResumeAll+0x130>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d009      	beq.n	800635e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800634a:	2301      	movs	r3, #1
 800634c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800634e:	4b0f      	ldr	r3, [pc, #60]	@ (800638c <xTaskResumeAll+0x138>)
 8006350:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006354:	601a      	str	r2, [r3, #0]
 8006356:	f3bf 8f4f 	dsb	sy
 800635a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800635e:	f001 f9fd 	bl	800775c <vPortExitCritical>

	return xAlreadyYielded;
 8006362:	68bb      	ldr	r3, [r7, #8]
}
 8006364:	4618      	mov	r0, r3
 8006366:	3710      	adds	r7, #16
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}
 800636c:	20000e68 	.word	0x20000e68
 8006370:	20000e40 	.word	0x20000e40
 8006374:	20000e00 	.word	0x20000e00
 8006378:	20000e48 	.word	0x20000e48
 800637c:	20000970 	.word	0x20000970
 8006380:	2000096c 	.word	0x2000096c
 8006384:	20000e54 	.word	0x20000e54
 8006388:	20000e50 	.word	0x20000e50
 800638c:	e000ed04 	.word	0xe000ed04

08006390 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006390:	b480      	push	{r7}
 8006392:	b083      	sub	sp, #12
 8006394:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006396:	4b05      	ldr	r3, [pc, #20]	@ (80063ac <xTaskGetTickCount+0x1c>)
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800639c:	687b      	ldr	r3, [r7, #4]
}
 800639e:	4618      	mov	r0, r3
 80063a0:	370c      	adds	r7, #12
 80063a2:	46bd      	mov	sp, r7
 80063a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a8:	4770      	bx	lr
 80063aa:	bf00      	nop
 80063ac:	20000e44 	.word	0x20000e44

080063b0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b086      	sub	sp, #24
 80063b4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80063b6:	2300      	movs	r3, #0
 80063b8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80063ba:	4b4f      	ldr	r3, [pc, #316]	@ (80064f8 <xTaskIncrementTick+0x148>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	f040 8090 	bne.w	80064e4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80063c4:	4b4d      	ldr	r3, [pc, #308]	@ (80064fc <xTaskIncrementTick+0x14c>)
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	3301      	adds	r3, #1
 80063ca:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80063cc:	4a4b      	ldr	r2, [pc, #300]	@ (80064fc <xTaskIncrementTick+0x14c>)
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80063d2:	693b      	ldr	r3, [r7, #16]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d121      	bne.n	800641c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80063d8:	4b49      	ldr	r3, [pc, #292]	@ (8006500 <xTaskIncrementTick+0x150>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d00b      	beq.n	80063fa <xTaskIncrementTick+0x4a>
	__asm volatile
 80063e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063e6:	f383 8811 	msr	BASEPRI, r3
 80063ea:	f3bf 8f6f 	isb	sy
 80063ee:	f3bf 8f4f 	dsb	sy
 80063f2:	603b      	str	r3, [r7, #0]
}
 80063f4:	bf00      	nop
 80063f6:	bf00      	nop
 80063f8:	e7fd      	b.n	80063f6 <xTaskIncrementTick+0x46>
 80063fa:	4b41      	ldr	r3, [pc, #260]	@ (8006500 <xTaskIncrementTick+0x150>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	60fb      	str	r3, [r7, #12]
 8006400:	4b40      	ldr	r3, [pc, #256]	@ (8006504 <xTaskIncrementTick+0x154>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	4a3e      	ldr	r2, [pc, #248]	@ (8006500 <xTaskIncrementTick+0x150>)
 8006406:	6013      	str	r3, [r2, #0]
 8006408:	4a3e      	ldr	r2, [pc, #248]	@ (8006504 <xTaskIncrementTick+0x154>)
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	6013      	str	r3, [r2, #0]
 800640e:	4b3e      	ldr	r3, [pc, #248]	@ (8006508 <xTaskIncrementTick+0x158>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	3301      	adds	r3, #1
 8006414:	4a3c      	ldr	r2, [pc, #240]	@ (8006508 <xTaskIncrementTick+0x158>)
 8006416:	6013      	str	r3, [r2, #0]
 8006418:	f000 fae2 	bl	80069e0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800641c:	4b3b      	ldr	r3, [pc, #236]	@ (800650c <xTaskIncrementTick+0x15c>)
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	693a      	ldr	r2, [r7, #16]
 8006422:	429a      	cmp	r2, r3
 8006424:	d349      	bcc.n	80064ba <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006426:	4b36      	ldr	r3, [pc, #216]	@ (8006500 <xTaskIncrementTick+0x150>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d104      	bne.n	800643a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006430:	4b36      	ldr	r3, [pc, #216]	@ (800650c <xTaskIncrementTick+0x15c>)
 8006432:	f04f 32ff 	mov.w	r2, #4294967295
 8006436:	601a      	str	r2, [r3, #0]
					break;
 8006438:	e03f      	b.n	80064ba <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800643a:	4b31      	ldr	r3, [pc, #196]	@ (8006500 <xTaskIncrementTick+0x150>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	68db      	ldr	r3, [r3, #12]
 8006440:	68db      	ldr	r3, [r3, #12]
 8006442:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	685b      	ldr	r3, [r3, #4]
 8006448:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800644a:	693a      	ldr	r2, [r7, #16]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	429a      	cmp	r2, r3
 8006450:	d203      	bcs.n	800645a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006452:	4a2e      	ldr	r2, [pc, #184]	@ (800650c <xTaskIncrementTick+0x15c>)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006458:	e02f      	b.n	80064ba <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800645a:	68bb      	ldr	r3, [r7, #8]
 800645c:	3304      	adds	r3, #4
 800645e:	4618      	mov	r0, r3
 8006460:	f7fe fc30 	bl	8004cc4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006464:	68bb      	ldr	r3, [r7, #8]
 8006466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006468:	2b00      	cmp	r3, #0
 800646a:	d004      	beq.n	8006476 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	3318      	adds	r3, #24
 8006470:	4618      	mov	r0, r3
 8006472:	f7fe fc27 	bl	8004cc4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800647a:	4b25      	ldr	r3, [pc, #148]	@ (8006510 <xTaskIncrementTick+0x160>)
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	429a      	cmp	r2, r3
 8006480:	d903      	bls.n	800648a <xTaskIncrementTick+0xda>
 8006482:	68bb      	ldr	r3, [r7, #8]
 8006484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006486:	4a22      	ldr	r2, [pc, #136]	@ (8006510 <xTaskIncrementTick+0x160>)
 8006488:	6013      	str	r3, [r2, #0]
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800648e:	4613      	mov	r3, r2
 8006490:	009b      	lsls	r3, r3, #2
 8006492:	4413      	add	r3, r2
 8006494:	009b      	lsls	r3, r3, #2
 8006496:	4a1f      	ldr	r2, [pc, #124]	@ (8006514 <xTaskIncrementTick+0x164>)
 8006498:	441a      	add	r2, r3
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	3304      	adds	r3, #4
 800649e:	4619      	mov	r1, r3
 80064a0:	4610      	mov	r0, r2
 80064a2:	f7fe fbb2 	bl	8004c0a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80064a6:	68bb      	ldr	r3, [r7, #8]
 80064a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064aa:	4b1b      	ldr	r3, [pc, #108]	@ (8006518 <xTaskIncrementTick+0x168>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064b0:	429a      	cmp	r2, r3
 80064b2:	d3b8      	bcc.n	8006426 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80064b4:	2301      	movs	r3, #1
 80064b6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80064b8:	e7b5      	b.n	8006426 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80064ba:	4b17      	ldr	r3, [pc, #92]	@ (8006518 <xTaskIncrementTick+0x168>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064c0:	4914      	ldr	r1, [pc, #80]	@ (8006514 <xTaskIncrementTick+0x164>)
 80064c2:	4613      	mov	r3, r2
 80064c4:	009b      	lsls	r3, r3, #2
 80064c6:	4413      	add	r3, r2
 80064c8:	009b      	lsls	r3, r3, #2
 80064ca:	440b      	add	r3, r1
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	2b01      	cmp	r3, #1
 80064d0:	d901      	bls.n	80064d6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80064d2:	2301      	movs	r3, #1
 80064d4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80064d6:	4b11      	ldr	r3, [pc, #68]	@ (800651c <xTaskIncrementTick+0x16c>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d007      	beq.n	80064ee <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80064de:	2301      	movs	r3, #1
 80064e0:	617b      	str	r3, [r7, #20]
 80064e2:	e004      	b.n	80064ee <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80064e4:	4b0e      	ldr	r3, [pc, #56]	@ (8006520 <xTaskIncrementTick+0x170>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	3301      	adds	r3, #1
 80064ea:	4a0d      	ldr	r2, [pc, #52]	@ (8006520 <xTaskIncrementTick+0x170>)
 80064ec:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80064ee:	697b      	ldr	r3, [r7, #20]
}
 80064f0:	4618      	mov	r0, r3
 80064f2:	3718      	adds	r7, #24
 80064f4:	46bd      	mov	sp, r7
 80064f6:	bd80      	pop	{r7, pc}
 80064f8:	20000e68 	.word	0x20000e68
 80064fc:	20000e44 	.word	0x20000e44
 8006500:	20000df8 	.word	0x20000df8
 8006504:	20000dfc 	.word	0x20000dfc
 8006508:	20000e58 	.word	0x20000e58
 800650c:	20000e60 	.word	0x20000e60
 8006510:	20000e48 	.word	0x20000e48
 8006514:	20000970 	.word	0x20000970
 8006518:	2000096c 	.word	0x2000096c
 800651c:	20000e54 	.word	0x20000e54
 8006520:	20000e50 	.word	0x20000e50

08006524 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006524:	b480      	push	{r7}
 8006526:	b085      	sub	sp, #20
 8006528:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800652a:	4b2b      	ldr	r3, [pc, #172]	@ (80065d8 <vTaskSwitchContext+0xb4>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d003      	beq.n	800653a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006532:	4b2a      	ldr	r3, [pc, #168]	@ (80065dc <vTaskSwitchContext+0xb8>)
 8006534:	2201      	movs	r2, #1
 8006536:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006538:	e047      	b.n	80065ca <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800653a:	4b28      	ldr	r3, [pc, #160]	@ (80065dc <vTaskSwitchContext+0xb8>)
 800653c:	2200      	movs	r2, #0
 800653e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006540:	4b27      	ldr	r3, [pc, #156]	@ (80065e0 <vTaskSwitchContext+0xbc>)
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	60fb      	str	r3, [r7, #12]
 8006546:	e011      	b.n	800656c <vTaskSwitchContext+0x48>
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d10b      	bne.n	8006566 <vTaskSwitchContext+0x42>
	__asm volatile
 800654e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006552:	f383 8811 	msr	BASEPRI, r3
 8006556:	f3bf 8f6f 	isb	sy
 800655a:	f3bf 8f4f 	dsb	sy
 800655e:	607b      	str	r3, [r7, #4]
}
 8006560:	bf00      	nop
 8006562:	bf00      	nop
 8006564:	e7fd      	b.n	8006562 <vTaskSwitchContext+0x3e>
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	3b01      	subs	r3, #1
 800656a:	60fb      	str	r3, [r7, #12]
 800656c:	491d      	ldr	r1, [pc, #116]	@ (80065e4 <vTaskSwitchContext+0xc0>)
 800656e:	68fa      	ldr	r2, [r7, #12]
 8006570:	4613      	mov	r3, r2
 8006572:	009b      	lsls	r3, r3, #2
 8006574:	4413      	add	r3, r2
 8006576:	009b      	lsls	r3, r3, #2
 8006578:	440b      	add	r3, r1
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d0e3      	beq.n	8006548 <vTaskSwitchContext+0x24>
 8006580:	68fa      	ldr	r2, [r7, #12]
 8006582:	4613      	mov	r3, r2
 8006584:	009b      	lsls	r3, r3, #2
 8006586:	4413      	add	r3, r2
 8006588:	009b      	lsls	r3, r3, #2
 800658a:	4a16      	ldr	r2, [pc, #88]	@ (80065e4 <vTaskSwitchContext+0xc0>)
 800658c:	4413      	add	r3, r2
 800658e:	60bb      	str	r3, [r7, #8]
 8006590:	68bb      	ldr	r3, [r7, #8]
 8006592:	685b      	ldr	r3, [r3, #4]
 8006594:	685a      	ldr	r2, [r3, #4]
 8006596:	68bb      	ldr	r3, [r7, #8]
 8006598:	605a      	str	r2, [r3, #4]
 800659a:	68bb      	ldr	r3, [r7, #8]
 800659c:	685a      	ldr	r2, [r3, #4]
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	3308      	adds	r3, #8
 80065a2:	429a      	cmp	r2, r3
 80065a4:	d104      	bne.n	80065b0 <vTaskSwitchContext+0x8c>
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	685b      	ldr	r3, [r3, #4]
 80065aa:	685a      	ldr	r2, [r3, #4]
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	605a      	str	r2, [r3, #4]
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	685b      	ldr	r3, [r3, #4]
 80065b4:	68db      	ldr	r3, [r3, #12]
 80065b6:	4a0c      	ldr	r2, [pc, #48]	@ (80065e8 <vTaskSwitchContext+0xc4>)
 80065b8:	6013      	str	r3, [r2, #0]
 80065ba:	4a09      	ldr	r2, [pc, #36]	@ (80065e0 <vTaskSwitchContext+0xbc>)
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80065c0:	4b09      	ldr	r3, [pc, #36]	@ (80065e8 <vTaskSwitchContext+0xc4>)
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	3354      	adds	r3, #84	@ 0x54
 80065c6:	4a09      	ldr	r2, [pc, #36]	@ (80065ec <vTaskSwitchContext+0xc8>)
 80065c8:	6013      	str	r3, [r2, #0]
}
 80065ca:	bf00      	nop
 80065cc:	3714      	adds	r7, #20
 80065ce:	46bd      	mov	sp, r7
 80065d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d4:	4770      	bx	lr
 80065d6:	bf00      	nop
 80065d8:	20000e68 	.word	0x20000e68
 80065dc:	20000e54 	.word	0x20000e54
 80065e0:	20000e48 	.word	0x20000e48
 80065e4:	20000970 	.word	0x20000970
 80065e8:	2000096c 	.word	0x2000096c
 80065ec:	20000014 	.word	0x20000014

080065f0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b084      	sub	sp, #16
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
 80065f8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d10b      	bne.n	8006618 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006600:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006604:	f383 8811 	msr	BASEPRI, r3
 8006608:	f3bf 8f6f 	isb	sy
 800660c:	f3bf 8f4f 	dsb	sy
 8006610:	60fb      	str	r3, [r7, #12]
}
 8006612:	bf00      	nop
 8006614:	bf00      	nop
 8006616:	e7fd      	b.n	8006614 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006618:	4b07      	ldr	r3, [pc, #28]	@ (8006638 <vTaskPlaceOnEventList+0x48>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	3318      	adds	r3, #24
 800661e:	4619      	mov	r1, r3
 8006620:	6878      	ldr	r0, [r7, #4]
 8006622:	f7fe fb16 	bl	8004c52 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006626:	2101      	movs	r1, #1
 8006628:	6838      	ldr	r0, [r7, #0]
 800662a:	f000 fb87 	bl	8006d3c <prvAddCurrentTaskToDelayedList>
}
 800662e:	bf00      	nop
 8006630:	3710      	adds	r7, #16
 8006632:	46bd      	mov	sp, r7
 8006634:	bd80      	pop	{r7, pc}
 8006636:	bf00      	nop
 8006638:	2000096c 	.word	0x2000096c

0800663c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800663c:	b580      	push	{r7, lr}
 800663e:	b086      	sub	sp, #24
 8006640:	af00      	add	r7, sp, #0
 8006642:	60f8      	str	r0, [r7, #12]
 8006644:	60b9      	str	r1, [r7, #8]
 8006646:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d10b      	bne.n	8006666 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800664e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006652:	f383 8811 	msr	BASEPRI, r3
 8006656:	f3bf 8f6f 	isb	sy
 800665a:	f3bf 8f4f 	dsb	sy
 800665e:	617b      	str	r3, [r7, #20]
}
 8006660:	bf00      	nop
 8006662:	bf00      	nop
 8006664:	e7fd      	b.n	8006662 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006666:	4b0a      	ldr	r3, [pc, #40]	@ (8006690 <vTaskPlaceOnEventListRestricted+0x54>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	3318      	adds	r3, #24
 800666c:	4619      	mov	r1, r3
 800666e:	68f8      	ldr	r0, [r7, #12]
 8006670:	f7fe facb 	bl	8004c0a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d002      	beq.n	8006680 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800667a:	f04f 33ff 	mov.w	r3, #4294967295
 800667e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006680:	6879      	ldr	r1, [r7, #4]
 8006682:	68b8      	ldr	r0, [r7, #8]
 8006684:	f000 fb5a 	bl	8006d3c <prvAddCurrentTaskToDelayedList>
	}
 8006688:	bf00      	nop
 800668a:	3718      	adds	r7, #24
 800668c:	46bd      	mov	sp, r7
 800668e:	bd80      	pop	{r7, pc}
 8006690:	2000096c 	.word	0x2000096c

08006694 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b086      	sub	sp, #24
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	68db      	ldr	r3, [r3, #12]
 80066a0:	68db      	ldr	r3, [r3, #12]
 80066a2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d10b      	bne.n	80066c2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80066aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066ae:	f383 8811 	msr	BASEPRI, r3
 80066b2:	f3bf 8f6f 	isb	sy
 80066b6:	f3bf 8f4f 	dsb	sy
 80066ba:	60fb      	str	r3, [r7, #12]
}
 80066bc:	bf00      	nop
 80066be:	bf00      	nop
 80066c0:	e7fd      	b.n	80066be <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80066c2:	693b      	ldr	r3, [r7, #16]
 80066c4:	3318      	adds	r3, #24
 80066c6:	4618      	mov	r0, r3
 80066c8:	f7fe fafc 	bl	8004cc4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80066cc:	4b1d      	ldr	r3, [pc, #116]	@ (8006744 <xTaskRemoveFromEventList+0xb0>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d11d      	bne.n	8006710 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80066d4:	693b      	ldr	r3, [r7, #16]
 80066d6:	3304      	adds	r3, #4
 80066d8:	4618      	mov	r0, r3
 80066da:	f7fe faf3 	bl	8004cc4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80066de:	693b      	ldr	r3, [r7, #16]
 80066e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066e2:	4b19      	ldr	r3, [pc, #100]	@ (8006748 <xTaskRemoveFromEventList+0xb4>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	429a      	cmp	r2, r3
 80066e8:	d903      	bls.n	80066f2 <xTaskRemoveFromEventList+0x5e>
 80066ea:	693b      	ldr	r3, [r7, #16]
 80066ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066ee:	4a16      	ldr	r2, [pc, #88]	@ (8006748 <xTaskRemoveFromEventList+0xb4>)
 80066f0:	6013      	str	r3, [r2, #0]
 80066f2:	693b      	ldr	r3, [r7, #16]
 80066f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066f6:	4613      	mov	r3, r2
 80066f8:	009b      	lsls	r3, r3, #2
 80066fa:	4413      	add	r3, r2
 80066fc:	009b      	lsls	r3, r3, #2
 80066fe:	4a13      	ldr	r2, [pc, #76]	@ (800674c <xTaskRemoveFromEventList+0xb8>)
 8006700:	441a      	add	r2, r3
 8006702:	693b      	ldr	r3, [r7, #16]
 8006704:	3304      	adds	r3, #4
 8006706:	4619      	mov	r1, r3
 8006708:	4610      	mov	r0, r2
 800670a:	f7fe fa7e 	bl	8004c0a <vListInsertEnd>
 800670e:	e005      	b.n	800671c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	3318      	adds	r3, #24
 8006714:	4619      	mov	r1, r3
 8006716:	480e      	ldr	r0, [pc, #56]	@ (8006750 <xTaskRemoveFromEventList+0xbc>)
 8006718:	f7fe fa77 	bl	8004c0a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800671c:	693b      	ldr	r3, [r7, #16]
 800671e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006720:	4b0c      	ldr	r3, [pc, #48]	@ (8006754 <xTaskRemoveFromEventList+0xc0>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006726:	429a      	cmp	r2, r3
 8006728:	d905      	bls.n	8006736 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800672a:	2301      	movs	r3, #1
 800672c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800672e:	4b0a      	ldr	r3, [pc, #40]	@ (8006758 <xTaskRemoveFromEventList+0xc4>)
 8006730:	2201      	movs	r2, #1
 8006732:	601a      	str	r2, [r3, #0]
 8006734:	e001      	b.n	800673a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006736:	2300      	movs	r3, #0
 8006738:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800673a:	697b      	ldr	r3, [r7, #20]
}
 800673c:	4618      	mov	r0, r3
 800673e:	3718      	adds	r7, #24
 8006740:	46bd      	mov	sp, r7
 8006742:	bd80      	pop	{r7, pc}
 8006744:	20000e68 	.word	0x20000e68
 8006748:	20000e48 	.word	0x20000e48
 800674c:	20000970 	.word	0x20000970
 8006750:	20000e00 	.word	0x20000e00
 8006754:	2000096c 	.word	0x2000096c
 8006758:	20000e54 	.word	0x20000e54

0800675c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800675c:	b480      	push	{r7}
 800675e:	b083      	sub	sp, #12
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006764:	4b06      	ldr	r3, [pc, #24]	@ (8006780 <vTaskInternalSetTimeOutState+0x24>)
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800676c:	4b05      	ldr	r3, [pc, #20]	@ (8006784 <vTaskInternalSetTimeOutState+0x28>)
 800676e:	681a      	ldr	r2, [r3, #0]
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	605a      	str	r2, [r3, #4]
}
 8006774:	bf00      	nop
 8006776:	370c      	adds	r7, #12
 8006778:	46bd      	mov	sp, r7
 800677a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677e:	4770      	bx	lr
 8006780:	20000e58 	.word	0x20000e58
 8006784:	20000e44 	.word	0x20000e44

08006788 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b088      	sub	sp, #32
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
 8006790:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d10b      	bne.n	80067b0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800679c:	f383 8811 	msr	BASEPRI, r3
 80067a0:	f3bf 8f6f 	isb	sy
 80067a4:	f3bf 8f4f 	dsb	sy
 80067a8:	613b      	str	r3, [r7, #16]
}
 80067aa:	bf00      	nop
 80067ac:	bf00      	nop
 80067ae:	e7fd      	b.n	80067ac <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d10b      	bne.n	80067ce <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80067b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067ba:	f383 8811 	msr	BASEPRI, r3
 80067be:	f3bf 8f6f 	isb	sy
 80067c2:	f3bf 8f4f 	dsb	sy
 80067c6:	60fb      	str	r3, [r7, #12]
}
 80067c8:	bf00      	nop
 80067ca:	bf00      	nop
 80067cc:	e7fd      	b.n	80067ca <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80067ce:	f000 ff93 	bl	80076f8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80067d2:	4b1d      	ldr	r3, [pc, #116]	@ (8006848 <xTaskCheckForTimeOut+0xc0>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	685b      	ldr	r3, [r3, #4]
 80067dc:	69ba      	ldr	r2, [r7, #24]
 80067de:	1ad3      	subs	r3, r2, r3
 80067e0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067ea:	d102      	bne.n	80067f2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80067ec:	2300      	movs	r3, #0
 80067ee:	61fb      	str	r3, [r7, #28]
 80067f0:	e023      	b.n	800683a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681a      	ldr	r2, [r3, #0]
 80067f6:	4b15      	ldr	r3, [pc, #84]	@ (800684c <xTaskCheckForTimeOut+0xc4>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	429a      	cmp	r2, r3
 80067fc:	d007      	beq.n	800680e <xTaskCheckForTimeOut+0x86>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	685b      	ldr	r3, [r3, #4]
 8006802:	69ba      	ldr	r2, [r7, #24]
 8006804:	429a      	cmp	r2, r3
 8006806:	d302      	bcc.n	800680e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006808:	2301      	movs	r3, #1
 800680a:	61fb      	str	r3, [r7, #28]
 800680c:	e015      	b.n	800683a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	697a      	ldr	r2, [r7, #20]
 8006814:	429a      	cmp	r2, r3
 8006816:	d20b      	bcs.n	8006830 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	681a      	ldr	r2, [r3, #0]
 800681c:	697b      	ldr	r3, [r7, #20]
 800681e:	1ad2      	subs	r2, r2, r3
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006824:	6878      	ldr	r0, [r7, #4]
 8006826:	f7ff ff99 	bl	800675c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800682a:	2300      	movs	r3, #0
 800682c:	61fb      	str	r3, [r7, #28]
 800682e:	e004      	b.n	800683a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	2200      	movs	r2, #0
 8006834:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006836:	2301      	movs	r3, #1
 8006838:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800683a:	f000 ff8f 	bl	800775c <vPortExitCritical>

	return xReturn;
 800683e:	69fb      	ldr	r3, [r7, #28]
}
 8006840:	4618      	mov	r0, r3
 8006842:	3720      	adds	r7, #32
 8006844:	46bd      	mov	sp, r7
 8006846:	bd80      	pop	{r7, pc}
 8006848:	20000e44 	.word	0x20000e44
 800684c:	20000e58 	.word	0x20000e58

08006850 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006850:	b480      	push	{r7}
 8006852:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006854:	4b03      	ldr	r3, [pc, #12]	@ (8006864 <vTaskMissedYield+0x14>)
 8006856:	2201      	movs	r2, #1
 8006858:	601a      	str	r2, [r3, #0]
}
 800685a:	bf00      	nop
 800685c:	46bd      	mov	sp, r7
 800685e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006862:	4770      	bx	lr
 8006864:	20000e54 	.word	0x20000e54

08006868 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006868:	b580      	push	{r7, lr}
 800686a:	b082      	sub	sp, #8
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006870:	f000 f852 	bl	8006918 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006874:	4b06      	ldr	r3, [pc, #24]	@ (8006890 <prvIdleTask+0x28>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	2b01      	cmp	r3, #1
 800687a:	d9f9      	bls.n	8006870 <prvIdleTask+0x8>
			{
				taskYIELD();
 800687c:	4b05      	ldr	r3, [pc, #20]	@ (8006894 <prvIdleTask+0x2c>)
 800687e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006882:	601a      	str	r2, [r3, #0]
 8006884:	f3bf 8f4f 	dsb	sy
 8006888:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800688c:	e7f0      	b.n	8006870 <prvIdleTask+0x8>
 800688e:	bf00      	nop
 8006890:	20000970 	.word	0x20000970
 8006894:	e000ed04 	.word	0xe000ed04

08006898 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b082      	sub	sp, #8
 800689c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800689e:	2300      	movs	r3, #0
 80068a0:	607b      	str	r3, [r7, #4]
 80068a2:	e00c      	b.n	80068be <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80068a4:	687a      	ldr	r2, [r7, #4]
 80068a6:	4613      	mov	r3, r2
 80068a8:	009b      	lsls	r3, r3, #2
 80068aa:	4413      	add	r3, r2
 80068ac:	009b      	lsls	r3, r3, #2
 80068ae:	4a12      	ldr	r2, [pc, #72]	@ (80068f8 <prvInitialiseTaskLists+0x60>)
 80068b0:	4413      	add	r3, r2
 80068b2:	4618      	mov	r0, r3
 80068b4:	f7fe f97c 	bl	8004bb0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	3301      	adds	r3, #1
 80068bc:	607b      	str	r3, [r7, #4]
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2b37      	cmp	r3, #55	@ 0x37
 80068c2:	d9ef      	bls.n	80068a4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80068c4:	480d      	ldr	r0, [pc, #52]	@ (80068fc <prvInitialiseTaskLists+0x64>)
 80068c6:	f7fe f973 	bl	8004bb0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80068ca:	480d      	ldr	r0, [pc, #52]	@ (8006900 <prvInitialiseTaskLists+0x68>)
 80068cc:	f7fe f970 	bl	8004bb0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80068d0:	480c      	ldr	r0, [pc, #48]	@ (8006904 <prvInitialiseTaskLists+0x6c>)
 80068d2:	f7fe f96d 	bl	8004bb0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80068d6:	480c      	ldr	r0, [pc, #48]	@ (8006908 <prvInitialiseTaskLists+0x70>)
 80068d8:	f7fe f96a 	bl	8004bb0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80068dc:	480b      	ldr	r0, [pc, #44]	@ (800690c <prvInitialiseTaskLists+0x74>)
 80068de:	f7fe f967 	bl	8004bb0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80068e2:	4b0b      	ldr	r3, [pc, #44]	@ (8006910 <prvInitialiseTaskLists+0x78>)
 80068e4:	4a05      	ldr	r2, [pc, #20]	@ (80068fc <prvInitialiseTaskLists+0x64>)
 80068e6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80068e8:	4b0a      	ldr	r3, [pc, #40]	@ (8006914 <prvInitialiseTaskLists+0x7c>)
 80068ea:	4a05      	ldr	r2, [pc, #20]	@ (8006900 <prvInitialiseTaskLists+0x68>)
 80068ec:	601a      	str	r2, [r3, #0]
}
 80068ee:	bf00      	nop
 80068f0:	3708      	adds	r7, #8
 80068f2:	46bd      	mov	sp, r7
 80068f4:	bd80      	pop	{r7, pc}
 80068f6:	bf00      	nop
 80068f8:	20000970 	.word	0x20000970
 80068fc:	20000dd0 	.word	0x20000dd0
 8006900:	20000de4 	.word	0x20000de4
 8006904:	20000e00 	.word	0x20000e00
 8006908:	20000e14 	.word	0x20000e14
 800690c:	20000e2c 	.word	0x20000e2c
 8006910:	20000df8 	.word	0x20000df8
 8006914:	20000dfc 	.word	0x20000dfc

08006918 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b082      	sub	sp, #8
 800691c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800691e:	e019      	b.n	8006954 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006920:	f000 feea 	bl	80076f8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006924:	4b10      	ldr	r3, [pc, #64]	@ (8006968 <prvCheckTasksWaitingTermination+0x50>)
 8006926:	68db      	ldr	r3, [r3, #12]
 8006928:	68db      	ldr	r3, [r3, #12]
 800692a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	3304      	adds	r3, #4
 8006930:	4618      	mov	r0, r3
 8006932:	f7fe f9c7 	bl	8004cc4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006936:	4b0d      	ldr	r3, [pc, #52]	@ (800696c <prvCheckTasksWaitingTermination+0x54>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	3b01      	subs	r3, #1
 800693c:	4a0b      	ldr	r2, [pc, #44]	@ (800696c <prvCheckTasksWaitingTermination+0x54>)
 800693e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006940:	4b0b      	ldr	r3, [pc, #44]	@ (8006970 <prvCheckTasksWaitingTermination+0x58>)
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	3b01      	subs	r3, #1
 8006946:	4a0a      	ldr	r2, [pc, #40]	@ (8006970 <prvCheckTasksWaitingTermination+0x58>)
 8006948:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800694a:	f000 ff07 	bl	800775c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800694e:	6878      	ldr	r0, [r7, #4]
 8006950:	f000 f810 	bl	8006974 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006954:	4b06      	ldr	r3, [pc, #24]	@ (8006970 <prvCheckTasksWaitingTermination+0x58>)
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d1e1      	bne.n	8006920 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800695c:	bf00      	nop
 800695e:	bf00      	nop
 8006960:	3708      	adds	r7, #8
 8006962:	46bd      	mov	sp, r7
 8006964:	bd80      	pop	{r7, pc}
 8006966:	bf00      	nop
 8006968:	20000e14 	.word	0x20000e14
 800696c:	20000e40 	.word	0x20000e40
 8006970:	20000e28 	.word	0x20000e28

08006974 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006974:	b580      	push	{r7, lr}
 8006976:	b084      	sub	sp, #16
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	3354      	adds	r3, #84	@ 0x54
 8006980:	4618      	mov	r0, r3
 8006982:	f001 f9f3 	bl	8007d6c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800698c:	2b00      	cmp	r3, #0
 800698e:	d108      	bne.n	80069a2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006994:	4618      	mov	r0, r3
 8006996:	f001 f89f 	bl	8007ad8 <vPortFree>
				vPortFree( pxTCB );
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	f001 f89c 	bl	8007ad8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80069a0:	e019      	b.n	80069d6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80069a8:	2b01      	cmp	r3, #1
 80069aa:	d103      	bne.n	80069b4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80069ac:	6878      	ldr	r0, [r7, #4]
 80069ae:	f001 f893 	bl	8007ad8 <vPortFree>
	}
 80069b2:	e010      	b.n	80069d6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80069ba:	2b02      	cmp	r3, #2
 80069bc:	d00b      	beq.n	80069d6 <prvDeleteTCB+0x62>
	__asm volatile
 80069be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069c2:	f383 8811 	msr	BASEPRI, r3
 80069c6:	f3bf 8f6f 	isb	sy
 80069ca:	f3bf 8f4f 	dsb	sy
 80069ce:	60fb      	str	r3, [r7, #12]
}
 80069d0:	bf00      	nop
 80069d2:	bf00      	nop
 80069d4:	e7fd      	b.n	80069d2 <prvDeleteTCB+0x5e>
	}
 80069d6:	bf00      	nop
 80069d8:	3710      	adds	r7, #16
 80069da:	46bd      	mov	sp, r7
 80069dc:	bd80      	pop	{r7, pc}
	...

080069e0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80069e0:	b480      	push	{r7}
 80069e2:	b083      	sub	sp, #12
 80069e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80069e6:	4b0c      	ldr	r3, [pc, #48]	@ (8006a18 <prvResetNextTaskUnblockTime+0x38>)
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d104      	bne.n	80069fa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80069f0:	4b0a      	ldr	r3, [pc, #40]	@ (8006a1c <prvResetNextTaskUnblockTime+0x3c>)
 80069f2:	f04f 32ff 	mov.w	r2, #4294967295
 80069f6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80069f8:	e008      	b.n	8006a0c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80069fa:	4b07      	ldr	r3, [pc, #28]	@ (8006a18 <prvResetNextTaskUnblockTime+0x38>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	68db      	ldr	r3, [r3, #12]
 8006a00:	68db      	ldr	r3, [r3, #12]
 8006a02:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	685b      	ldr	r3, [r3, #4]
 8006a08:	4a04      	ldr	r2, [pc, #16]	@ (8006a1c <prvResetNextTaskUnblockTime+0x3c>)
 8006a0a:	6013      	str	r3, [r2, #0]
}
 8006a0c:	bf00      	nop
 8006a0e:	370c      	adds	r7, #12
 8006a10:	46bd      	mov	sp, r7
 8006a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a16:	4770      	bx	lr
 8006a18:	20000df8 	.word	0x20000df8
 8006a1c:	20000e60 	.word	0x20000e60

08006a20 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006a20:	b480      	push	{r7}
 8006a22:	b083      	sub	sp, #12
 8006a24:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006a26:	4b0b      	ldr	r3, [pc, #44]	@ (8006a54 <xTaskGetSchedulerState+0x34>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d102      	bne.n	8006a34 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006a2e:	2301      	movs	r3, #1
 8006a30:	607b      	str	r3, [r7, #4]
 8006a32:	e008      	b.n	8006a46 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006a34:	4b08      	ldr	r3, [pc, #32]	@ (8006a58 <xTaskGetSchedulerState+0x38>)
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d102      	bne.n	8006a42 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006a3c:	2302      	movs	r3, #2
 8006a3e:	607b      	str	r3, [r7, #4]
 8006a40:	e001      	b.n	8006a46 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006a42:	2300      	movs	r3, #0
 8006a44:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006a46:	687b      	ldr	r3, [r7, #4]
	}
 8006a48:	4618      	mov	r0, r3
 8006a4a:	370c      	adds	r7, #12
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a52:	4770      	bx	lr
 8006a54:	20000e4c 	.word	0x20000e4c
 8006a58:	20000e68 	.word	0x20000e68

08006a5c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b084      	sub	sp, #16
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006a68:	2300      	movs	r3, #0
 8006a6a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d051      	beq.n	8006b16 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a76:	4b2a      	ldr	r3, [pc, #168]	@ (8006b20 <xTaskPriorityInherit+0xc4>)
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a7c:	429a      	cmp	r2, r3
 8006a7e:	d241      	bcs.n	8006b04 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	699b      	ldr	r3, [r3, #24]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	db06      	blt.n	8006a96 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a88:	4b25      	ldr	r3, [pc, #148]	@ (8006b20 <xTaskPriorityInherit+0xc4>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a8e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006a96:	68bb      	ldr	r3, [r7, #8]
 8006a98:	6959      	ldr	r1, [r3, #20]
 8006a9a:	68bb      	ldr	r3, [r7, #8]
 8006a9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a9e:	4613      	mov	r3, r2
 8006aa0:	009b      	lsls	r3, r3, #2
 8006aa2:	4413      	add	r3, r2
 8006aa4:	009b      	lsls	r3, r3, #2
 8006aa6:	4a1f      	ldr	r2, [pc, #124]	@ (8006b24 <xTaskPriorityInherit+0xc8>)
 8006aa8:	4413      	add	r3, r2
 8006aaa:	4299      	cmp	r1, r3
 8006aac:	d122      	bne.n	8006af4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006aae:	68bb      	ldr	r3, [r7, #8]
 8006ab0:	3304      	adds	r3, #4
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	f7fe f906 	bl	8004cc4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006ab8:	4b19      	ldr	r3, [pc, #100]	@ (8006b20 <xTaskPriorityInherit+0xc4>)
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006abe:	68bb      	ldr	r3, [r7, #8]
 8006ac0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ac6:	4b18      	ldr	r3, [pc, #96]	@ (8006b28 <xTaskPriorityInherit+0xcc>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	429a      	cmp	r2, r3
 8006acc:	d903      	bls.n	8006ad6 <xTaskPriorityInherit+0x7a>
 8006ace:	68bb      	ldr	r3, [r7, #8]
 8006ad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ad2:	4a15      	ldr	r2, [pc, #84]	@ (8006b28 <xTaskPriorityInherit+0xcc>)
 8006ad4:	6013      	str	r3, [r2, #0]
 8006ad6:	68bb      	ldr	r3, [r7, #8]
 8006ad8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ada:	4613      	mov	r3, r2
 8006adc:	009b      	lsls	r3, r3, #2
 8006ade:	4413      	add	r3, r2
 8006ae0:	009b      	lsls	r3, r3, #2
 8006ae2:	4a10      	ldr	r2, [pc, #64]	@ (8006b24 <xTaskPriorityInherit+0xc8>)
 8006ae4:	441a      	add	r2, r3
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	3304      	adds	r3, #4
 8006aea:	4619      	mov	r1, r3
 8006aec:	4610      	mov	r0, r2
 8006aee:	f7fe f88c 	bl	8004c0a <vListInsertEnd>
 8006af2:	e004      	b.n	8006afe <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006af4:	4b0a      	ldr	r3, [pc, #40]	@ (8006b20 <xTaskPriorityInherit+0xc4>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006afa:	68bb      	ldr	r3, [r7, #8]
 8006afc:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006afe:	2301      	movs	r3, #1
 8006b00:	60fb      	str	r3, [r7, #12]
 8006b02:	e008      	b.n	8006b16 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006b08:	4b05      	ldr	r3, [pc, #20]	@ (8006b20 <xTaskPriorityInherit+0xc4>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b0e:	429a      	cmp	r2, r3
 8006b10:	d201      	bcs.n	8006b16 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006b12:	2301      	movs	r3, #1
 8006b14:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006b16:	68fb      	ldr	r3, [r7, #12]
	}
 8006b18:	4618      	mov	r0, r3
 8006b1a:	3710      	adds	r7, #16
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	bd80      	pop	{r7, pc}
 8006b20:	2000096c 	.word	0x2000096c
 8006b24:	20000970 	.word	0x20000970
 8006b28:	20000e48 	.word	0x20000e48

08006b2c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	b086      	sub	sp, #24
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006b38:	2300      	movs	r3, #0
 8006b3a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d058      	beq.n	8006bf4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006b42:	4b2f      	ldr	r3, [pc, #188]	@ (8006c00 <xTaskPriorityDisinherit+0xd4>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	693a      	ldr	r2, [r7, #16]
 8006b48:	429a      	cmp	r2, r3
 8006b4a:	d00b      	beq.n	8006b64 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006b4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b50:	f383 8811 	msr	BASEPRI, r3
 8006b54:	f3bf 8f6f 	isb	sy
 8006b58:	f3bf 8f4f 	dsb	sy
 8006b5c:	60fb      	str	r3, [r7, #12]
}
 8006b5e:	bf00      	nop
 8006b60:	bf00      	nop
 8006b62:	e7fd      	b.n	8006b60 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006b64:	693b      	ldr	r3, [r7, #16]
 8006b66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d10b      	bne.n	8006b84 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006b6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b70:	f383 8811 	msr	BASEPRI, r3
 8006b74:	f3bf 8f6f 	isb	sy
 8006b78:	f3bf 8f4f 	dsb	sy
 8006b7c:	60bb      	str	r3, [r7, #8]
}
 8006b7e:	bf00      	nop
 8006b80:	bf00      	nop
 8006b82:	e7fd      	b.n	8006b80 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006b84:	693b      	ldr	r3, [r7, #16]
 8006b86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b88:	1e5a      	subs	r2, r3, #1
 8006b8a:	693b      	ldr	r3, [r7, #16]
 8006b8c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006b8e:	693b      	ldr	r3, [r7, #16]
 8006b90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b92:	693b      	ldr	r3, [r7, #16]
 8006b94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b96:	429a      	cmp	r2, r3
 8006b98:	d02c      	beq.n	8006bf4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006b9a:	693b      	ldr	r3, [r7, #16]
 8006b9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d128      	bne.n	8006bf4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006ba2:	693b      	ldr	r3, [r7, #16]
 8006ba4:	3304      	adds	r3, #4
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	f7fe f88c 	bl	8004cc4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006bac:	693b      	ldr	r3, [r7, #16]
 8006bae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006bb0:	693b      	ldr	r3, [r7, #16]
 8006bb2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006bb4:	693b      	ldr	r3, [r7, #16]
 8006bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bb8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006bc0:	693b      	ldr	r3, [r7, #16]
 8006bc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bc4:	4b0f      	ldr	r3, [pc, #60]	@ (8006c04 <xTaskPriorityDisinherit+0xd8>)
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	429a      	cmp	r2, r3
 8006bca:	d903      	bls.n	8006bd4 <xTaskPriorityDisinherit+0xa8>
 8006bcc:	693b      	ldr	r3, [r7, #16]
 8006bce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bd0:	4a0c      	ldr	r2, [pc, #48]	@ (8006c04 <xTaskPriorityDisinherit+0xd8>)
 8006bd2:	6013      	str	r3, [r2, #0]
 8006bd4:	693b      	ldr	r3, [r7, #16]
 8006bd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bd8:	4613      	mov	r3, r2
 8006bda:	009b      	lsls	r3, r3, #2
 8006bdc:	4413      	add	r3, r2
 8006bde:	009b      	lsls	r3, r3, #2
 8006be0:	4a09      	ldr	r2, [pc, #36]	@ (8006c08 <xTaskPriorityDisinherit+0xdc>)
 8006be2:	441a      	add	r2, r3
 8006be4:	693b      	ldr	r3, [r7, #16]
 8006be6:	3304      	adds	r3, #4
 8006be8:	4619      	mov	r1, r3
 8006bea:	4610      	mov	r0, r2
 8006bec:	f7fe f80d 	bl	8004c0a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006bf4:	697b      	ldr	r3, [r7, #20]
	}
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	3718      	adds	r7, #24
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	bd80      	pop	{r7, pc}
 8006bfe:	bf00      	nop
 8006c00:	2000096c 	.word	0x2000096c
 8006c04:	20000e48 	.word	0x20000e48
 8006c08:	20000970 	.word	0x20000970

08006c0c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b088      	sub	sp, #32
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
 8006c14:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006c1a:	2301      	movs	r3, #1
 8006c1c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d06c      	beq.n	8006cfe <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006c24:	69bb      	ldr	r3, [r7, #24]
 8006c26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d10b      	bne.n	8006c44 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8006c2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c30:	f383 8811 	msr	BASEPRI, r3
 8006c34:	f3bf 8f6f 	isb	sy
 8006c38:	f3bf 8f4f 	dsb	sy
 8006c3c:	60fb      	str	r3, [r7, #12]
}
 8006c3e:	bf00      	nop
 8006c40:	bf00      	nop
 8006c42:	e7fd      	b.n	8006c40 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006c44:	69bb      	ldr	r3, [r7, #24]
 8006c46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c48:	683a      	ldr	r2, [r7, #0]
 8006c4a:	429a      	cmp	r2, r3
 8006c4c:	d902      	bls.n	8006c54 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	61fb      	str	r3, [r7, #28]
 8006c52:	e002      	b.n	8006c5a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006c54:	69bb      	ldr	r3, [r7, #24]
 8006c56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c58:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006c5a:	69bb      	ldr	r3, [r7, #24]
 8006c5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c5e:	69fa      	ldr	r2, [r7, #28]
 8006c60:	429a      	cmp	r2, r3
 8006c62:	d04c      	beq.n	8006cfe <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006c64:	69bb      	ldr	r3, [r7, #24]
 8006c66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c68:	697a      	ldr	r2, [r7, #20]
 8006c6a:	429a      	cmp	r2, r3
 8006c6c:	d147      	bne.n	8006cfe <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006c6e:	4b26      	ldr	r3, [pc, #152]	@ (8006d08 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	69ba      	ldr	r2, [r7, #24]
 8006c74:	429a      	cmp	r2, r3
 8006c76:	d10b      	bne.n	8006c90 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8006c78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c7c:	f383 8811 	msr	BASEPRI, r3
 8006c80:	f3bf 8f6f 	isb	sy
 8006c84:	f3bf 8f4f 	dsb	sy
 8006c88:	60bb      	str	r3, [r7, #8]
}
 8006c8a:	bf00      	nop
 8006c8c:	bf00      	nop
 8006c8e:	e7fd      	b.n	8006c8c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006c90:	69bb      	ldr	r3, [r7, #24]
 8006c92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c94:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8006c96:	69bb      	ldr	r3, [r7, #24]
 8006c98:	69fa      	ldr	r2, [r7, #28]
 8006c9a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006c9c:	69bb      	ldr	r3, [r7, #24]
 8006c9e:	699b      	ldr	r3, [r3, #24]
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	db04      	blt.n	8006cae <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ca4:	69fb      	ldr	r3, [r7, #28]
 8006ca6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006caa:	69bb      	ldr	r3, [r7, #24]
 8006cac:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006cae:	69bb      	ldr	r3, [r7, #24]
 8006cb0:	6959      	ldr	r1, [r3, #20]
 8006cb2:	693a      	ldr	r2, [r7, #16]
 8006cb4:	4613      	mov	r3, r2
 8006cb6:	009b      	lsls	r3, r3, #2
 8006cb8:	4413      	add	r3, r2
 8006cba:	009b      	lsls	r3, r3, #2
 8006cbc:	4a13      	ldr	r2, [pc, #76]	@ (8006d0c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006cbe:	4413      	add	r3, r2
 8006cc0:	4299      	cmp	r1, r3
 8006cc2:	d11c      	bne.n	8006cfe <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006cc4:	69bb      	ldr	r3, [r7, #24]
 8006cc6:	3304      	adds	r3, #4
 8006cc8:	4618      	mov	r0, r3
 8006cca:	f7fd fffb 	bl	8004cc4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006cce:	69bb      	ldr	r3, [r7, #24]
 8006cd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cd2:	4b0f      	ldr	r3, [pc, #60]	@ (8006d10 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	429a      	cmp	r2, r3
 8006cd8:	d903      	bls.n	8006ce2 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8006cda:	69bb      	ldr	r3, [r7, #24]
 8006cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cde:	4a0c      	ldr	r2, [pc, #48]	@ (8006d10 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006ce0:	6013      	str	r3, [r2, #0]
 8006ce2:	69bb      	ldr	r3, [r7, #24]
 8006ce4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ce6:	4613      	mov	r3, r2
 8006ce8:	009b      	lsls	r3, r3, #2
 8006cea:	4413      	add	r3, r2
 8006cec:	009b      	lsls	r3, r3, #2
 8006cee:	4a07      	ldr	r2, [pc, #28]	@ (8006d0c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006cf0:	441a      	add	r2, r3
 8006cf2:	69bb      	ldr	r3, [r7, #24]
 8006cf4:	3304      	adds	r3, #4
 8006cf6:	4619      	mov	r1, r3
 8006cf8:	4610      	mov	r0, r2
 8006cfa:	f7fd ff86 	bl	8004c0a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006cfe:	bf00      	nop
 8006d00:	3720      	adds	r7, #32
 8006d02:	46bd      	mov	sp, r7
 8006d04:	bd80      	pop	{r7, pc}
 8006d06:	bf00      	nop
 8006d08:	2000096c 	.word	0x2000096c
 8006d0c:	20000970 	.word	0x20000970
 8006d10:	20000e48 	.word	0x20000e48

08006d14 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006d14:	b480      	push	{r7}
 8006d16:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006d18:	4b07      	ldr	r3, [pc, #28]	@ (8006d38 <pvTaskIncrementMutexHeldCount+0x24>)
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d004      	beq.n	8006d2a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006d20:	4b05      	ldr	r3, [pc, #20]	@ (8006d38 <pvTaskIncrementMutexHeldCount+0x24>)
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006d26:	3201      	adds	r2, #1
 8006d28:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8006d2a:	4b03      	ldr	r3, [pc, #12]	@ (8006d38 <pvTaskIncrementMutexHeldCount+0x24>)
 8006d2c:	681b      	ldr	r3, [r3, #0]
	}
 8006d2e:	4618      	mov	r0, r3
 8006d30:	46bd      	mov	sp, r7
 8006d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d36:	4770      	bx	lr
 8006d38:	2000096c 	.word	0x2000096c

08006d3c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b084      	sub	sp, #16
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
 8006d44:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006d46:	4b21      	ldr	r3, [pc, #132]	@ (8006dcc <prvAddCurrentTaskToDelayedList+0x90>)
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006d4c:	4b20      	ldr	r3, [pc, #128]	@ (8006dd0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	3304      	adds	r3, #4
 8006d52:	4618      	mov	r0, r3
 8006d54:	f7fd ffb6 	bl	8004cc4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d5e:	d10a      	bne.n	8006d76 <prvAddCurrentTaskToDelayedList+0x3a>
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d007      	beq.n	8006d76 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006d66:	4b1a      	ldr	r3, [pc, #104]	@ (8006dd0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	3304      	adds	r3, #4
 8006d6c:	4619      	mov	r1, r3
 8006d6e:	4819      	ldr	r0, [pc, #100]	@ (8006dd4 <prvAddCurrentTaskToDelayedList+0x98>)
 8006d70:	f7fd ff4b 	bl	8004c0a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006d74:	e026      	b.n	8006dc4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006d76:	68fa      	ldr	r2, [r7, #12]
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	4413      	add	r3, r2
 8006d7c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006d7e:	4b14      	ldr	r3, [pc, #80]	@ (8006dd0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	68ba      	ldr	r2, [r7, #8]
 8006d84:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006d86:	68ba      	ldr	r2, [r7, #8]
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	429a      	cmp	r2, r3
 8006d8c:	d209      	bcs.n	8006da2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006d8e:	4b12      	ldr	r3, [pc, #72]	@ (8006dd8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006d90:	681a      	ldr	r2, [r3, #0]
 8006d92:	4b0f      	ldr	r3, [pc, #60]	@ (8006dd0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	3304      	adds	r3, #4
 8006d98:	4619      	mov	r1, r3
 8006d9a:	4610      	mov	r0, r2
 8006d9c:	f7fd ff59 	bl	8004c52 <vListInsert>
}
 8006da0:	e010      	b.n	8006dc4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006da2:	4b0e      	ldr	r3, [pc, #56]	@ (8006ddc <prvAddCurrentTaskToDelayedList+0xa0>)
 8006da4:	681a      	ldr	r2, [r3, #0]
 8006da6:	4b0a      	ldr	r3, [pc, #40]	@ (8006dd0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	3304      	adds	r3, #4
 8006dac:	4619      	mov	r1, r3
 8006dae:	4610      	mov	r0, r2
 8006db0:	f7fd ff4f 	bl	8004c52 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006db4:	4b0a      	ldr	r3, [pc, #40]	@ (8006de0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	68ba      	ldr	r2, [r7, #8]
 8006dba:	429a      	cmp	r2, r3
 8006dbc:	d202      	bcs.n	8006dc4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006dbe:	4a08      	ldr	r2, [pc, #32]	@ (8006de0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006dc0:	68bb      	ldr	r3, [r7, #8]
 8006dc2:	6013      	str	r3, [r2, #0]
}
 8006dc4:	bf00      	nop
 8006dc6:	3710      	adds	r7, #16
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	bd80      	pop	{r7, pc}
 8006dcc:	20000e44 	.word	0x20000e44
 8006dd0:	2000096c 	.word	0x2000096c
 8006dd4:	20000e2c 	.word	0x20000e2c
 8006dd8:	20000dfc 	.word	0x20000dfc
 8006ddc:	20000df8 	.word	0x20000df8
 8006de0:	20000e60 	.word	0x20000e60

08006de4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006de4:	b580      	push	{r7, lr}
 8006de6:	b08a      	sub	sp, #40	@ 0x28
 8006de8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006dea:	2300      	movs	r3, #0
 8006dec:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006dee:	f000 fb13 	bl	8007418 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006df2:	4b1d      	ldr	r3, [pc, #116]	@ (8006e68 <xTimerCreateTimerTask+0x84>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d021      	beq.n	8006e3e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006dfe:	2300      	movs	r3, #0
 8006e00:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006e02:	1d3a      	adds	r2, r7, #4
 8006e04:	f107 0108 	add.w	r1, r7, #8
 8006e08:	f107 030c 	add.w	r3, r7, #12
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	f7fd feb5 	bl	8004b7c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006e12:	6879      	ldr	r1, [r7, #4]
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	68fa      	ldr	r2, [r7, #12]
 8006e18:	9202      	str	r2, [sp, #8]
 8006e1a:	9301      	str	r3, [sp, #4]
 8006e1c:	2302      	movs	r3, #2
 8006e1e:	9300      	str	r3, [sp, #0]
 8006e20:	2300      	movs	r3, #0
 8006e22:	460a      	mov	r2, r1
 8006e24:	4911      	ldr	r1, [pc, #68]	@ (8006e6c <xTimerCreateTimerTask+0x88>)
 8006e26:	4812      	ldr	r0, [pc, #72]	@ (8006e70 <xTimerCreateTimerTask+0x8c>)
 8006e28:	f7fe ffa2 	bl	8005d70 <xTaskCreateStatic>
 8006e2c:	4603      	mov	r3, r0
 8006e2e:	4a11      	ldr	r2, [pc, #68]	@ (8006e74 <xTimerCreateTimerTask+0x90>)
 8006e30:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006e32:	4b10      	ldr	r3, [pc, #64]	@ (8006e74 <xTimerCreateTimerTask+0x90>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d001      	beq.n	8006e3e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006e3e:	697b      	ldr	r3, [r7, #20]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d10b      	bne.n	8006e5c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006e44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e48:	f383 8811 	msr	BASEPRI, r3
 8006e4c:	f3bf 8f6f 	isb	sy
 8006e50:	f3bf 8f4f 	dsb	sy
 8006e54:	613b      	str	r3, [r7, #16]
}
 8006e56:	bf00      	nop
 8006e58:	bf00      	nop
 8006e5a:	e7fd      	b.n	8006e58 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006e5c:	697b      	ldr	r3, [r7, #20]
}
 8006e5e:	4618      	mov	r0, r3
 8006e60:	3718      	adds	r7, #24
 8006e62:	46bd      	mov	sp, r7
 8006e64:	bd80      	pop	{r7, pc}
 8006e66:	bf00      	nop
 8006e68:	20000e9c 	.word	0x20000e9c
 8006e6c:	08008784 	.word	0x08008784
 8006e70:	08006fb1 	.word	0x08006fb1
 8006e74:	20000ea0 	.word	0x20000ea0

08006e78 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b08a      	sub	sp, #40	@ 0x28
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	60f8      	str	r0, [r7, #12]
 8006e80:	60b9      	str	r1, [r7, #8]
 8006e82:	607a      	str	r2, [r7, #4]
 8006e84:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006e86:	2300      	movs	r3, #0
 8006e88:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d10b      	bne.n	8006ea8 <xTimerGenericCommand+0x30>
	__asm volatile
 8006e90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e94:	f383 8811 	msr	BASEPRI, r3
 8006e98:	f3bf 8f6f 	isb	sy
 8006e9c:	f3bf 8f4f 	dsb	sy
 8006ea0:	623b      	str	r3, [r7, #32]
}
 8006ea2:	bf00      	nop
 8006ea4:	bf00      	nop
 8006ea6:	e7fd      	b.n	8006ea4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006ea8:	4b19      	ldr	r3, [pc, #100]	@ (8006f10 <xTimerGenericCommand+0x98>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d02a      	beq.n	8006f06 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	2b05      	cmp	r3, #5
 8006ec0:	dc18      	bgt.n	8006ef4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006ec2:	f7ff fdad 	bl	8006a20 <xTaskGetSchedulerState>
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	2b02      	cmp	r3, #2
 8006eca:	d109      	bne.n	8006ee0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006ecc:	4b10      	ldr	r3, [pc, #64]	@ (8006f10 <xTimerGenericCommand+0x98>)
 8006ece:	6818      	ldr	r0, [r3, #0]
 8006ed0:	f107 0110 	add.w	r1, r7, #16
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ed8:	f7fe f8d2 	bl	8005080 <xQueueGenericSend>
 8006edc:	6278      	str	r0, [r7, #36]	@ 0x24
 8006ede:	e012      	b.n	8006f06 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006ee0:	4b0b      	ldr	r3, [pc, #44]	@ (8006f10 <xTimerGenericCommand+0x98>)
 8006ee2:	6818      	ldr	r0, [r3, #0]
 8006ee4:	f107 0110 	add.w	r1, r7, #16
 8006ee8:	2300      	movs	r3, #0
 8006eea:	2200      	movs	r2, #0
 8006eec:	f7fe f8c8 	bl	8005080 <xQueueGenericSend>
 8006ef0:	6278      	str	r0, [r7, #36]	@ 0x24
 8006ef2:	e008      	b.n	8006f06 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006ef4:	4b06      	ldr	r3, [pc, #24]	@ (8006f10 <xTimerGenericCommand+0x98>)
 8006ef6:	6818      	ldr	r0, [r3, #0]
 8006ef8:	f107 0110 	add.w	r1, r7, #16
 8006efc:	2300      	movs	r3, #0
 8006efe:	683a      	ldr	r2, [r7, #0]
 8006f00:	f7fe f9c0 	bl	8005284 <xQueueGenericSendFromISR>
 8006f04:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006f08:	4618      	mov	r0, r3
 8006f0a:	3728      	adds	r7, #40	@ 0x28
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	bd80      	pop	{r7, pc}
 8006f10:	20000e9c 	.word	0x20000e9c

08006f14 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006f14:	b580      	push	{r7, lr}
 8006f16:	b088      	sub	sp, #32
 8006f18:	af02      	add	r7, sp, #8
 8006f1a:	6078      	str	r0, [r7, #4]
 8006f1c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f1e:	4b23      	ldr	r3, [pc, #140]	@ (8006fac <prvProcessExpiredTimer+0x98>)
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	68db      	ldr	r3, [r3, #12]
 8006f24:	68db      	ldr	r3, [r3, #12]
 8006f26:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006f28:	697b      	ldr	r3, [r7, #20]
 8006f2a:	3304      	adds	r3, #4
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	f7fd fec9 	bl	8004cc4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006f32:	697b      	ldr	r3, [r7, #20]
 8006f34:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006f38:	f003 0304 	and.w	r3, r3, #4
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d023      	beq.n	8006f88 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006f40:	697b      	ldr	r3, [r7, #20]
 8006f42:	699a      	ldr	r2, [r3, #24]
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	18d1      	adds	r1, r2, r3
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	683a      	ldr	r2, [r7, #0]
 8006f4c:	6978      	ldr	r0, [r7, #20]
 8006f4e:	f000 f8d5 	bl	80070fc <prvInsertTimerInActiveList>
 8006f52:	4603      	mov	r3, r0
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d020      	beq.n	8006f9a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006f58:	2300      	movs	r3, #0
 8006f5a:	9300      	str	r3, [sp, #0]
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	687a      	ldr	r2, [r7, #4]
 8006f60:	2100      	movs	r1, #0
 8006f62:	6978      	ldr	r0, [r7, #20]
 8006f64:	f7ff ff88 	bl	8006e78 <xTimerGenericCommand>
 8006f68:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006f6a:	693b      	ldr	r3, [r7, #16]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d114      	bne.n	8006f9a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006f70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f74:	f383 8811 	msr	BASEPRI, r3
 8006f78:	f3bf 8f6f 	isb	sy
 8006f7c:	f3bf 8f4f 	dsb	sy
 8006f80:	60fb      	str	r3, [r7, #12]
}
 8006f82:	bf00      	nop
 8006f84:	bf00      	nop
 8006f86:	e7fd      	b.n	8006f84 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006f8e:	f023 0301 	bic.w	r3, r3, #1
 8006f92:	b2da      	uxtb	r2, r3
 8006f94:	697b      	ldr	r3, [r7, #20]
 8006f96:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006f9a:	697b      	ldr	r3, [r7, #20]
 8006f9c:	6a1b      	ldr	r3, [r3, #32]
 8006f9e:	6978      	ldr	r0, [r7, #20]
 8006fa0:	4798      	blx	r3
}
 8006fa2:	bf00      	nop
 8006fa4:	3718      	adds	r7, #24
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	bd80      	pop	{r7, pc}
 8006faa:	bf00      	nop
 8006fac:	20000e94 	.word	0x20000e94

08006fb0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006fb0:	b580      	push	{r7, lr}
 8006fb2:	b084      	sub	sp, #16
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006fb8:	f107 0308 	add.w	r3, r7, #8
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	f000 f859 	bl	8007074 <prvGetNextExpireTime>
 8006fc2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	4619      	mov	r1, r3
 8006fc8:	68f8      	ldr	r0, [r7, #12]
 8006fca:	f000 f805 	bl	8006fd8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006fce:	f000 f8d7 	bl	8007180 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006fd2:	bf00      	nop
 8006fd4:	e7f0      	b.n	8006fb8 <prvTimerTask+0x8>
	...

08006fd8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b084      	sub	sp, #16
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
 8006fe0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006fe2:	f7ff f929 	bl	8006238 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006fe6:	f107 0308 	add.w	r3, r7, #8
 8006fea:	4618      	mov	r0, r3
 8006fec:	f000 f866 	bl	80070bc <prvSampleTimeNow>
 8006ff0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006ff2:	68bb      	ldr	r3, [r7, #8]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d130      	bne.n	800705a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d10a      	bne.n	8007014 <prvProcessTimerOrBlockTask+0x3c>
 8006ffe:	687a      	ldr	r2, [r7, #4]
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	429a      	cmp	r2, r3
 8007004:	d806      	bhi.n	8007014 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007006:	f7ff f925 	bl	8006254 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800700a:	68f9      	ldr	r1, [r7, #12]
 800700c:	6878      	ldr	r0, [r7, #4]
 800700e:	f7ff ff81 	bl	8006f14 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007012:	e024      	b.n	800705e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d008      	beq.n	800702c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800701a:	4b13      	ldr	r3, [pc, #76]	@ (8007068 <prvProcessTimerOrBlockTask+0x90>)
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d101      	bne.n	8007028 <prvProcessTimerOrBlockTask+0x50>
 8007024:	2301      	movs	r3, #1
 8007026:	e000      	b.n	800702a <prvProcessTimerOrBlockTask+0x52>
 8007028:	2300      	movs	r3, #0
 800702a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800702c:	4b0f      	ldr	r3, [pc, #60]	@ (800706c <prvProcessTimerOrBlockTask+0x94>)
 800702e:	6818      	ldr	r0, [r3, #0]
 8007030:	687a      	ldr	r2, [r7, #4]
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	1ad3      	subs	r3, r2, r3
 8007036:	683a      	ldr	r2, [r7, #0]
 8007038:	4619      	mov	r1, r3
 800703a:	f7fe fe65 	bl	8005d08 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800703e:	f7ff f909 	bl	8006254 <xTaskResumeAll>
 8007042:	4603      	mov	r3, r0
 8007044:	2b00      	cmp	r3, #0
 8007046:	d10a      	bne.n	800705e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007048:	4b09      	ldr	r3, [pc, #36]	@ (8007070 <prvProcessTimerOrBlockTask+0x98>)
 800704a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800704e:	601a      	str	r2, [r3, #0]
 8007050:	f3bf 8f4f 	dsb	sy
 8007054:	f3bf 8f6f 	isb	sy
}
 8007058:	e001      	b.n	800705e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800705a:	f7ff f8fb 	bl	8006254 <xTaskResumeAll>
}
 800705e:	bf00      	nop
 8007060:	3710      	adds	r7, #16
 8007062:	46bd      	mov	sp, r7
 8007064:	bd80      	pop	{r7, pc}
 8007066:	bf00      	nop
 8007068:	20000e98 	.word	0x20000e98
 800706c:	20000e9c 	.word	0x20000e9c
 8007070:	e000ed04 	.word	0xe000ed04

08007074 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007074:	b480      	push	{r7}
 8007076:	b085      	sub	sp, #20
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800707c:	4b0e      	ldr	r3, [pc, #56]	@ (80070b8 <prvGetNextExpireTime+0x44>)
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d101      	bne.n	800708a <prvGetNextExpireTime+0x16>
 8007086:	2201      	movs	r2, #1
 8007088:	e000      	b.n	800708c <prvGetNextExpireTime+0x18>
 800708a:	2200      	movs	r2, #0
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d105      	bne.n	80070a4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007098:	4b07      	ldr	r3, [pc, #28]	@ (80070b8 <prvGetNextExpireTime+0x44>)
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	68db      	ldr	r3, [r3, #12]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	60fb      	str	r3, [r7, #12]
 80070a2:	e001      	b.n	80070a8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80070a4:	2300      	movs	r3, #0
 80070a6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80070a8:	68fb      	ldr	r3, [r7, #12]
}
 80070aa:	4618      	mov	r0, r3
 80070ac:	3714      	adds	r7, #20
 80070ae:	46bd      	mov	sp, r7
 80070b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b4:	4770      	bx	lr
 80070b6:	bf00      	nop
 80070b8:	20000e94 	.word	0x20000e94

080070bc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80070bc:	b580      	push	{r7, lr}
 80070be:	b084      	sub	sp, #16
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80070c4:	f7ff f964 	bl	8006390 <xTaskGetTickCount>
 80070c8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80070ca:	4b0b      	ldr	r3, [pc, #44]	@ (80070f8 <prvSampleTimeNow+0x3c>)
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	68fa      	ldr	r2, [r7, #12]
 80070d0:	429a      	cmp	r2, r3
 80070d2:	d205      	bcs.n	80070e0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80070d4:	f000 f93a 	bl	800734c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2201      	movs	r2, #1
 80070dc:	601a      	str	r2, [r3, #0]
 80070de:	e002      	b.n	80070e6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2200      	movs	r2, #0
 80070e4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80070e6:	4a04      	ldr	r2, [pc, #16]	@ (80070f8 <prvSampleTimeNow+0x3c>)
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80070ec:	68fb      	ldr	r3, [r7, #12]
}
 80070ee:	4618      	mov	r0, r3
 80070f0:	3710      	adds	r7, #16
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd80      	pop	{r7, pc}
 80070f6:	bf00      	nop
 80070f8:	20000ea4 	.word	0x20000ea4

080070fc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b086      	sub	sp, #24
 8007100:	af00      	add	r7, sp, #0
 8007102:	60f8      	str	r0, [r7, #12]
 8007104:	60b9      	str	r1, [r7, #8]
 8007106:	607a      	str	r2, [r7, #4]
 8007108:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800710a:	2300      	movs	r3, #0
 800710c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	68ba      	ldr	r2, [r7, #8]
 8007112:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	68fa      	ldr	r2, [r7, #12]
 8007118:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800711a:	68ba      	ldr	r2, [r7, #8]
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	429a      	cmp	r2, r3
 8007120:	d812      	bhi.n	8007148 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007122:	687a      	ldr	r2, [r7, #4]
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	1ad2      	subs	r2, r2, r3
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	699b      	ldr	r3, [r3, #24]
 800712c:	429a      	cmp	r2, r3
 800712e:	d302      	bcc.n	8007136 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007130:	2301      	movs	r3, #1
 8007132:	617b      	str	r3, [r7, #20]
 8007134:	e01b      	b.n	800716e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007136:	4b10      	ldr	r3, [pc, #64]	@ (8007178 <prvInsertTimerInActiveList+0x7c>)
 8007138:	681a      	ldr	r2, [r3, #0]
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	3304      	adds	r3, #4
 800713e:	4619      	mov	r1, r3
 8007140:	4610      	mov	r0, r2
 8007142:	f7fd fd86 	bl	8004c52 <vListInsert>
 8007146:	e012      	b.n	800716e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007148:	687a      	ldr	r2, [r7, #4]
 800714a:	683b      	ldr	r3, [r7, #0]
 800714c:	429a      	cmp	r2, r3
 800714e:	d206      	bcs.n	800715e <prvInsertTimerInActiveList+0x62>
 8007150:	68ba      	ldr	r2, [r7, #8]
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	429a      	cmp	r2, r3
 8007156:	d302      	bcc.n	800715e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007158:	2301      	movs	r3, #1
 800715a:	617b      	str	r3, [r7, #20]
 800715c:	e007      	b.n	800716e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800715e:	4b07      	ldr	r3, [pc, #28]	@ (800717c <prvInsertTimerInActiveList+0x80>)
 8007160:	681a      	ldr	r2, [r3, #0]
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	3304      	adds	r3, #4
 8007166:	4619      	mov	r1, r3
 8007168:	4610      	mov	r0, r2
 800716a:	f7fd fd72 	bl	8004c52 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800716e:	697b      	ldr	r3, [r7, #20]
}
 8007170:	4618      	mov	r0, r3
 8007172:	3718      	adds	r7, #24
 8007174:	46bd      	mov	sp, r7
 8007176:	bd80      	pop	{r7, pc}
 8007178:	20000e98 	.word	0x20000e98
 800717c:	20000e94 	.word	0x20000e94

08007180 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007180:	b580      	push	{r7, lr}
 8007182:	b08e      	sub	sp, #56	@ 0x38
 8007184:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007186:	e0ce      	b.n	8007326 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2b00      	cmp	r3, #0
 800718c:	da19      	bge.n	80071c2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800718e:	1d3b      	adds	r3, r7, #4
 8007190:	3304      	adds	r3, #4
 8007192:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007196:	2b00      	cmp	r3, #0
 8007198:	d10b      	bne.n	80071b2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800719a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800719e:	f383 8811 	msr	BASEPRI, r3
 80071a2:	f3bf 8f6f 	isb	sy
 80071a6:	f3bf 8f4f 	dsb	sy
 80071aa:	61fb      	str	r3, [r7, #28]
}
 80071ac:	bf00      	nop
 80071ae:	bf00      	nop
 80071b0:	e7fd      	b.n	80071ae <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80071b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80071b8:	6850      	ldr	r0, [r2, #4]
 80071ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80071bc:	6892      	ldr	r2, [r2, #8]
 80071be:	4611      	mov	r1, r2
 80071c0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	f2c0 80ae 	blt.w	8007326 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80071ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071d0:	695b      	ldr	r3, [r3, #20]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d004      	beq.n	80071e0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80071d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071d8:	3304      	adds	r3, #4
 80071da:	4618      	mov	r0, r3
 80071dc:	f7fd fd72 	bl	8004cc4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80071e0:	463b      	mov	r3, r7
 80071e2:	4618      	mov	r0, r3
 80071e4:	f7ff ff6a 	bl	80070bc <prvSampleTimeNow>
 80071e8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2b09      	cmp	r3, #9
 80071ee:	f200 8097 	bhi.w	8007320 <prvProcessReceivedCommands+0x1a0>
 80071f2:	a201      	add	r2, pc, #4	@ (adr r2, 80071f8 <prvProcessReceivedCommands+0x78>)
 80071f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071f8:	08007221 	.word	0x08007221
 80071fc:	08007221 	.word	0x08007221
 8007200:	08007221 	.word	0x08007221
 8007204:	08007297 	.word	0x08007297
 8007208:	080072ab 	.word	0x080072ab
 800720c:	080072f7 	.word	0x080072f7
 8007210:	08007221 	.word	0x08007221
 8007214:	08007221 	.word	0x08007221
 8007218:	08007297 	.word	0x08007297
 800721c:	080072ab 	.word	0x080072ab
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007220:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007222:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007226:	f043 0301 	orr.w	r3, r3, #1
 800722a:	b2da      	uxtb	r2, r3
 800722c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800722e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007232:	68ba      	ldr	r2, [r7, #8]
 8007234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007236:	699b      	ldr	r3, [r3, #24]
 8007238:	18d1      	adds	r1, r2, r3
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800723e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007240:	f7ff ff5c 	bl	80070fc <prvInsertTimerInActiveList>
 8007244:	4603      	mov	r3, r0
 8007246:	2b00      	cmp	r3, #0
 8007248:	d06c      	beq.n	8007324 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800724a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800724c:	6a1b      	ldr	r3, [r3, #32]
 800724e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007250:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007254:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007258:	f003 0304 	and.w	r3, r3, #4
 800725c:	2b00      	cmp	r3, #0
 800725e:	d061      	beq.n	8007324 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007260:	68ba      	ldr	r2, [r7, #8]
 8007262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007264:	699b      	ldr	r3, [r3, #24]
 8007266:	441a      	add	r2, r3
 8007268:	2300      	movs	r3, #0
 800726a:	9300      	str	r3, [sp, #0]
 800726c:	2300      	movs	r3, #0
 800726e:	2100      	movs	r1, #0
 8007270:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007272:	f7ff fe01 	bl	8006e78 <xTimerGenericCommand>
 8007276:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007278:	6a3b      	ldr	r3, [r7, #32]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d152      	bne.n	8007324 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800727e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007282:	f383 8811 	msr	BASEPRI, r3
 8007286:	f3bf 8f6f 	isb	sy
 800728a:	f3bf 8f4f 	dsb	sy
 800728e:	61bb      	str	r3, [r7, #24]
}
 8007290:	bf00      	nop
 8007292:	bf00      	nop
 8007294:	e7fd      	b.n	8007292 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007296:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007298:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800729c:	f023 0301 	bic.w	r3, r3, #1
 80072a0:	b2da      	uxtb	r2, r3
 80072a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072a4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80072a8:	e03d      	b.n	8007326 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80072aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072ac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80072b0:	f043 0301 	orr.w	r3, r3, #1
 80072b4:	b2da      	uxtb	r2, r3
 80072b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072b8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80072bc:	68ba      	ldr	r2, [r7, #8]
 80072be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072c0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80072c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072c4:	699b      	ldr	r3, [r3, #24]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d10b      	bne.n	80072e2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80072ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072ce:	f383 8811 	msr	BASEPRI, r3
 80072d2:	f3bf 8f6f 	isb	sy
 80072d6:	f3bf 8f4f 	dsb	sy
 80072da:	617b      	str	r3, [r7, #20]
}
 80072dc:	bf00      	nop
 80072de:	bf00      	nop
 80072e0:	e7fd      	b.n	80072de <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80072e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072e4:	699a      	ldr	r2, [r3, #24]
 80072e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072e8:	18d1      	adds	r1, r2, r3
 80072ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80072ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80072f0:	f7ff ff04 	bl	80070fc <prvInsertTimerInActiveList>
					break;
 80072f4:	e017      	b.n	8007326 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80072f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80072fc:	f003 0302 	and.w	r3, r3, #2
 8007300:	2b00      	cmp	r3, #0
 8007302:	d103      	bne.n	800730c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007304:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007306:	f000 fbe7 	bl	8007ad8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800730a:	e00c      	b.n	8007326 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800730c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800730e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007312:	f023 0301 	bic.w	r3, r3, #1
 8007316:	b2da      	uxtb	r2, r3
 8007318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800731a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800731e:	e002      	b.n	8007326 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007320:	bf00      	nop
 8007322:	e000      	b.n	8007326 <prvProcessReceivedCommands+0x1a6>
					break;
 8007324:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007326:	4b08      	ldr	r3, [pc, #32]	@ (8007348 <prvProcessReceivedCommands+0x1c8>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	1d39      	adds	r1, r7, #4
 800732c:	2200      	movs	r2, #0
 800732e:	4618      	mov	r0, r3
 8007330:	f7fe f8d6 	bl	80054e0 <xQueueReceive>
 8007334:	4603      	mov	r3, r0
 8007336:	2b00      	cmp	r3, #0
 8007338:	f47f af26 	bne.w	8007188 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800733c:	bf00      	nop
 800733e:	bf00      	nop
 8007340:	3730      	adds	r7, #48	@ 0x30
 8007342:	46bd      	mov	sp, r7
 8007344:	bd80      	pop	{r7, pc}
 8007346:	bf00      	nop
 8007348:	20000e9c 	.word	0x20000e9c

0800734c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800734c:	b580      	push	{r7, lr}
 800734e:	b088      	sub	sp, #32
 8007350:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007352:	e049      	b.n	80073e8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007354:	4b2e      	ldr	r3, [pc, #184]	@ (8007410 <prvSwitchTimerLists+0xc4>)
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	68db      	ldr	r3, [r3, #12]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800735e:	4b2c      	ldr	r3, [pc, #176]	@ (8007410 <prvSwitchTimerLists+0xc4>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	68db      	ldr	r3, [r3, #12]
 8007364:	68db      	ldr	r3, [r3, #12]
 8007366:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	3304      	adds	r3, #4
 800736c:	4618      	mov	r0, r3
 800736e:	f7fd fca9 	bl	8004cc4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	6a1b      	ldr	r3, [r3, #32]
 8007376:	68f8      	ldr	r0, [r7, #12]
 8007378:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007380:	f003 0304 	and.w	r3, r3, #4
 8007384:	2b00      	cmp	r3, #0
 8007386:	d02f      	beq.n	80073e8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	699b      	ldr	r3, [r3, #24]
 800738c:	693a      	ldr	r2, [r7, #16]
 800738e:	4413      	add	r3, r2
 8007390:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007392:	68ba      	ldr	r2, [r7, #8]
 8007394:	693b      	ldr	r3, [r7, #16]
 8007396:	429a      	cmp	r2, r3
 8007398:	d90e      	bls.n	80073b8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	68ba      	ldr	r2, [r7, #8]
 800739e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	68fa      	ldr	r2, [r7, #12]
 80073a4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80073a6:	4b1a      	ldr	r3, [pc, #104]	@ (8007410 <prvSwitchTimerLists+0xc4>)
 80073a8:	681a      	ldr	r2, [r3, #0]
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	3304      	adds	r3, #4
 80073ae:	4619      	mov	r1, r3
 80073b0:	4610      	mov	r0, r2
 80073b2:	f7fd fc4e 	bl	8004c52 <vListInsert>
 80073b6:	e017      	b.n	80073e8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80073b8:	2300      	movs	r3, #0
 80073ba:	9300      	str	r3, [sp, #0]
 80073bc:	2300      	movs	r3, #0
 80073be:	693a      	ldr	r2, [r7, #16]
 80073c0:	2100      	movs	r1, #0
 80073c2:	68f8      	ldr	r0, [r7, #12]
 80073c4:	f7ff fd58 	bl	8006e78 <xTimerGenericCommand>
 80073c8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d10b      	bne.n	80073e8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80073d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073d4:	f383 8811 	msr	BASEPRI, r3
 80073d8:	f3bf 8f6f 	isb	sy
 80073dc:	f3bf 8f4f 	dsb	sy
 80073e0:	603b      	str	r3, [r7, #0]
}
 80073e2:	bf00      	nop
 80073e4:	bf00      	nop
 80073e6:	e7fd      	b.n	80073e4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80073e8:	4b09      	ldr	r3, [pc, #36]	@ (8007410 <prvSwitchTimerLists+0xc4>)
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d1b0      	bne.n	8007354 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80073f2:	4b07      	ldr	r3, [pc, #28]	@ (8007410 <prvSwitchTimerLists+0xc4>)
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80073f8:	4b06      	ldr	r3, [pc, #24]	@ (8007414 <prvSwitchTimerLists+0xc8>)
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	4a04      	ldr	r2, [pc, #16]	@ (8007410 <prvSwitchTimerLists+0xc4>)
 80073fe:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007400:	4a04      	ldr	r2, [pc, #16]	@ (8007414 <prvSwitchTimerLists+0xc8>)
 8007402:	697b      	ldr	r3, [r7, #20]
 8007404:	6013      	str	r3, [r2, #0]
}
 8007406:	bf00      	nop
 8007408:	3718      	adds	r7, #24
 800740a:	46bd      	mov	sp, r7
 800740c:	bd80      	pop	{r7, pc}
 800740e:	bf00      	nop
 8007410:	20000e94 	.word	0x20000e94
 8007414:	20000e98 	.word	0x20000e98

08007418 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b082      	sub	sp, #8
 800741c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800741e:	f000 f96b 	bl	80076f8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007422:	4b15      	ldr	r3, [pc, #84]	@ (8007478 <prvCheckForValidListAndQueue+0x60>)
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d120      	bne.n	800746c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800742a:	4814      	ldr	r0, [pc, #80]	@ (800747c <prvCheckForValidListAndQueue+0x64>)
 800742c:	f7fd fbc0 	bl	8004bb0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007430:	4813      	ldr	r0, [pc, #76]	@ (8007480 <prvCheckForValidListAndQueue+0x68>)
 8007432:	f7fd fbbd 	bl	8004bb0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007436:	4b13      	ldr	r3, [pc, #76]	@ (8007484 <prvCheckForValidListAndQueue+0x6c>)
 8007438:	4a10      	ldr	r2, [pc, #64]	@ (800747c <prvCheckForValidListAndQueue+0x64>)
 800743a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800743c:	4b12      	ldr	r3, [pc, #72]	@ (8007488 <prvCheckForValidListAndQueue+0x70>)
 800743e:	4a10      	ldr	r2, [pc, #64]	@ (8007480 <prvCheckForValidListAndQueue+0x68>)
 8007440:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007442:	2300      	movs	r3, #0
 8007444:	9300      	str	r3, [sp, #0]
 8007446:	4b11      	ldr	r3, [pc, #68]	@ (800748c <prvCheckForValidListAndQueue+0x74>)
 8007448:	4a11      	ldr	r2, [pc, #68]	@ (8007490 <prvCheckForValidListAndQueue+0x78>)
 800744a:	2110      	movs	r1, #16
 800744c:	200a      	movs	r0, #10
 800744e:	f7fd fccd 	bl	8004dec <xQueueGenericCreateStatic>
 8007452:	4603      	mov	r3, r0
 8007454:	4a08      	ldr	r2, [pc, #32]	@ (8007478 <prvCheckForValidListAndQueue+0x60>)
 8007456:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007458:	4b07      	ldr	r3, [pc, #28]	@ (8007478 <prvCheckForValidListAndQueue+0x60>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	2b00      	cmp	r3, #0
 800745e:	d005      	beq.n	800746c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007460:	4b05      	ldr	r3, [pc, #20]	@ (8007478 <prvCheckForValidListAndQueue+0x60>)
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	490b      	ldr	r1, [pc, #44]	@ (8007494 <prvCheckForValidListAndQueue+0x7c>)
 8007466:	4618      	mov	r0, r3
 8007468:	f7fe fbfa 	bl	8005c60 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800746c:	f000 f976 	bl	800775c <vPortExitCritical>
}
 8007470:	bf00      	nop
 8007472:	46bd      	mov	sp, r7
 8007474:	bd80      	pop	{r7, pc}
 8007476:	bf00      	nop
 8007478:	20000e9c 	.word	0x20000e9c
 800747c:	20000e6c 	.word	0x20000e6c
 8007480:	20000e80 	.word	0x20000e80
 8007484:	20000e94 	.word	0x20000e94
 8007488:	20000e98 	.word	0x20000e98
 800748c:	20000f48 	.word	0x20000f48
 8007490:	20000ea8 	.word	0x20000ea8
 8007494:	0800878c 	.word	0x0800878c

08007498 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007498:	b480      	push	{r7}
 800749a:	b085      	sub	sp, #20
 800749c:	af00      	add	r7, sp, #0
 800749e:	60f8      	str	r0, [r7, #12]
 80074a0:	60b9      	str	r1, [r7, #8]
 80074a2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	3b04      	subs	r3, #4
 80074a8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80074b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	3b04      	subs	r3, #4
 80074b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80074b8:	68bb      	ldr	r3, [r7, #8]
 80074ba:	f023 0201 	bic.w	r2, r3, #1
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	3b04      	subs	r3, #4
 80074c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80074c8:	4a0c      	ldr	r2, [pc, #48]	@ (80074fc <pxPortInitialiseStack+0x64>)
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	3b14      	subs	r3, #20
 80074d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80074d4:	687a      	ldr	r2, [r7, #4]
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	3b04      	subs	r3, #4
 80074de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	f06f 0202 	mvn.w	r2, #2
 80074e6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	3b20      	subs	r3, #32
 80074ec:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80074ee:	68fb      	ldr	r3, [r7, #12]
}
 80074f0:	4618      	mov	r0, r3
 80074f2:	3714      	adds	r7, #20
 80074f4:	46bd      	mov	sp, r7
 80074f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fa:	4770      	bx	lr
 80074fc:	08007501 	.word	0x08007501

08007500 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007500:	b480      	push	{r7}
 8007502:	b085      	sub	sp, #20
 8007504:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007506:	2300      	movs	r3, #0
 8007508:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800750a:	4b13      	ldr	r3, [pc, #76]	@ (8007558 <prvTaskExitError+0x58>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007512:	d00b      	beq.n	800752c <prvTaskExitError+0x2c>
	__asm volatile
 8007514:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007518:	f383 8811 	msr	BASEPRI, r3
 800751c:	f3bf 8f6f 	isb	sy
 8007520:	f3bf 8f4f 	dsb	sy
 8007524:	60fb      	str	r3, [r7, #12]
}
 8007526:	bf00      	nop
 8007528:	bf00      	nop
 800752a:	e7fd      	b.n	8007528 <prvTaskExitError+0x28>
	__asm volatile
 800752c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007530:	f383 8811 	msr	BASEPRI, r3
 8007534:	f3bf 8f6f 	isb	sy
 8007538:	f3bf 8f4f 	dsb	sy
 800753c:	60bb      	str	r3, [r7, #8]
}
 800753e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007540:	bf00      	nop
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d0fc      	beq.n	8007542 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007548:	bf00      	nop
 800754a:	bf00      	nop
 800754c:	3714      	adds	r7, #20
 800754e:	46bd      	mov	sp, r7
 8007550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007554:	4770      	bx	lr
 8007556:	bf00      	nop
 8007558:	20000010 	.word	0x20000010
 800755c:	00000000 	.word	0x00000000

08007560 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007560:	4b07      	ldr	r3, [pc, #28]	@ (8007580 <pxCurrentTCBConst2>)
 8007562:	6819      	ldr	r1, [r3, #0]
 8007564:	6808      	ldr	r0, [r1, #0]
 8007566:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800756a:	f380 8809 	msr	PSP, r0
 800756e:	f3bf 8f6f 	isb	sy
 8007572:	f04f 0000 	mov.w	r0, #0
 8007576:	f380 8811 	msr	BASEPRI, r0
 800757a:	4770      	bx	lr
 800757c:	f3af 8000 	nop.w

08007580 <pxCurrentTCBConst2>:
 8007580:	2000096c 	.word	0x2000096c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007584:	bf00      	nop
 8007586:	bf00      	nop

08007588 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007588:	4808      	ldr	r0, [pc, #32]	@ (80075ac <prvPortStartFirstTask+0x24>)
 800758a:	6800      	ldr	r0, [r0, #0]
 800758c:	6800      	ldr	r0, [r0, #0]
 800758e:	f380 8808 	msr	MSP, r0
 8007592:	f04f 0000 	mov.w	r0, #0
 8007596:	f380 8814 	msr	CONTROL, r0
 800759a:	b662      	cpsie	i
 800759c:	b661      	cpsie	f
 800759e:	f3bf 8f4f 	dsb	sy
 80075a2:	f3bf 8f6f 	isb	sy
 80075a6:	df00      	svc	0
 80075a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80075aa:	bf00      	nop
 80075ac:	e000ed08 	.word	0xe000ed08

080075b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b086      	sub	sp, #24
 80075b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80075b6:	4b47      	ldr	r3, [pc, #284]	@ (80076d4 <xPortStartScheduler+0x124>)
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	4a47      	ldr	r2, [pc, #284]	@ (80076d8 <xPortStartScheduler+0x128>)
 80075bc:	4293      	cmp	r3, r2
 80075be:	d10b      	bne.n	80075d8 <xPortStartScheduler+0x28>
	__asm volatile
 80075c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075c4:	f383 8811 	msr	BASEPRI, r3
 80075c8:	f3bf 8f6f 	isb	sy
 80075cc:	f3bf 8f4f 	dsb	sy
 80075d0:	60fb      	str	r3, [r7, #12]
}
 80075d2:	bf00      	nop
 80075d4:	bf00      	nop
 80075d6:	e7fd      	b.n	80075d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80075d8:	4b3e      	ldr	r3, [pc, #248]	@ (80076d4 <xPortStartScheduler+0x124>)
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	4a3f      	ldr	r2, [pc, #252]	@ (80076dc <xPortStartScheduler+0x12c>)
 80075de:	4293      	cmp	r3, r2
 80075e0:	d10b      	bne.n	80075fa <xPortStartScheduler+0x4a>
	__asm volatile
 80075e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075e6:	f383 8811 	msr	BASEPRI, r3
 80075ea:	f3bf 8f6f 	isb	sy
 80075ee:	f3bf 8f4f 	dsb	sy
 80075f2:	613b      	str	r3, [r7, #16]
}
 80075f4:	bf00      	nop
 80075f6:	bf00      	nop
 80075f8:	e7fd      	b.n	80075f6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80075fa:	4b39      	ldr	r3, [pc, #228]	@ (80076e0 <xPortStartScheduler+0x130>)
 80075fc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80075fe:	697b      	ldr	r3, [r7, #20]
 8007600:	781b      	ldrb	r3, [r3, #0]
 8007602:	b2db      	uxtb	r3, r3
 8007604:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007606:	697b      	ldr	r3, [r7, #20]
 8007608:	22ff      	movs	r2, #255	@ 0xff
 800760a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800760c:	697b      	ldr	r3, [r7, #20]
 800760e:	781b      	ldrb	r3, [r3, #0]
 8007610:	b2db      	uxtb	r3, r3
 8007612:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007614:	78fb      	ldrb	r3, [r7, #3]
 8007616:	b2db      	uxtb	r3, r3
 8007618:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800761c:	b2da      	uxtb	r2, r3
 800761e:	4b31      	ldr	r3, [pc, #196]	@ (80076e4 <xPortStartScheduler+0x134>)
 8007620:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007622:	4b31      	ldr	r3, [pc, #196]	@ (80076e8 <xPortStartScheduler+0x138>)
 8007624:	2207      	movs	r2, #7
 8007626:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007628:	e009      	b.n	800763e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800762a:	4b2f      	ldr	r3, [pc, #188]	@ (80076e8 <xPortStartScheduler+0x138>)
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	3b01      	subs	r3, #1
 8007630:	4a2d      	ldr	r2, [pc, #180]	@ (80076e8 <xPortStartScheduler+0x138>)
 8007632:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007634:	78fb      	ldrb	r3, [r7, #3]
 8007636:	b2db      	uxtb	r3, r3
 8007638:	005b      	lsls	r3, r3, #1
 800763a:	b2db      	uxtb	r3, r3
 800763c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800763e:	78fb      	ldrb	r3, [r7, #3]
 8007640:	b2db      	uxtb	r3, r3
 8007642:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007646:	2b80      	cmp	r3, #128	@ 0x80
 8007648:	d0ef      	beq.n	800762a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800764a:	4b27      	ldr	r3, [pc, #156]	@ (80076e8 <xPortStartScheduler+0x138>)
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f1c3 0307 	rsb	r3, r3, #7
 8007652:	2b04      	cmp	r3, #4
 8007654:	d00b      	beq.n	800766e <xPortStartScheduler+0xbe>
	__asm volatile
 8007656:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800765a:	f383 8811 	msr	BASEPRI, r3
 800765e:	f3bf 8f6f 	isb	sy
 8007662:	f3bf 8f4f 	dsb	sy
 8007666:	60bb      	str	r3, [r7, #8]
}
 8007668:	bf00      	nop
 800766a:	bf00      	nop
 800766c:	e7fd      	b.n	800766a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800766e:	4b1e      	ldr	r3, [pc, #120]	@ (80076e8 <xPortStartScheduler+0x138>)
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	021b      	lsls	r3, r3, #8
 8007674:	4a1c      	ldr	r2, [pc, #112]	@ (80076e8 <xPortStartScheduler+0x138>)
 8007676:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007678:	4b1b      	ldr	r3, [pc, #108]	@ (80076e8 <xPortStartScheduler+0x138>)
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007680:	4a19      	ldr	r2, [pc, #100]	@ (80076e8 <xPortStartScheduler+0x138>)
 8007682:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	b2da      	uxtb	r2, r3
 8007688:	697b      	ldr	r3, [r7, #20]
 800768a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800768c:	4b17      	ldr	r3, [pc, #92]	@ (80076ec <xPortStartScheduler+0x13c>)
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	4a16      	ldr	r2, [pc, #88]	@ (80076ec <xPortStartScheduler+0x13c>)
 8007692:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007696:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007698:	4b14      	ldr	r3, [pc, #80]	@ (80076ec <xPortStartScheduler+0x13c>)
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	4a13      	ldr	r2, [pc, #76]	@ (80076ec <xPortStartScheduler+0x13c>)
 800769e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80076a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80076a4:	f000 f8da 	bl	800785c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80076a8:	4b11      	ldr	r3, [pc, #68]	@ (80076f0 <xPortStartScheduler+0x140>)
 80076aa:	2200      	movs	r2, #0
 80076ac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80076ae:	f000 f8f9 	bl	80078a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80076b2:	4b10      	ldr	r3, [pc, #64]	@ (80076f4 <xPortStartScheduler+0x144>)
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	4a0f      	ldr	r2, [pc, #60]	@ (80076f4 <xPortStartScheduler+0x144>)
 80076b8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80076bc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80076be:	f7ff ff63 	bl	8007588 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80076c2:	f7fe ff2f 	bl	8006524 <vTaskSwitchContext>
	prvTaskExitError();
 80076c6:	f7ff ff1b 	bl	8007500 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80076ca:	2300      	movs	r3, #0
}
 80076cc:	4618      	mov	r0, r3
 80076ce:	3718      	adds	r7, #24
 80076d0:	46bd      	mov	sp, r7
 80076d2:	bd80      	pop	{r7, pc}
 80076d4:	e000ed00 	.word	0xe000ed00
 80076d8:	410fc271 	.word	0x410fc271
 80076dc:	410fc270 	.word	0x410fc270
 80076e0:	e000e400 	.word	0xe000e400
 80076e4:	20000f98 	.word	0x20000f98
 80076e8:	20000f9c 	.word	0x20000f9c
 80076ec:	e000ed20 	.word	0xe000ed20
 80076f0:	20000010 	.word	0x20000010
 80076f4:	e000ef34 	.word	0xe000ef34

080076f8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80076f8:	b480      	push	{r7}
 80076fa:	b083      	sub	sp, #12
 80076fc:	af00      	add	r7, sp, #0
	__asm volatile
 80076fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007702:	f383 8811 	msr	BASEPRI, r3
 8007706:	f3bf 8f6f 	isb	sy
 800770a:	f3bf 8f4f 	dsb	sy
 800770e:	607b      	str	r3, [r7, #4]
}
 8007710:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007712:	4b10      	ldr	r3, [pc, #64]	@ (8007754 <vPortEnterCritical+0x5c>)
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	3301      	adds	r3, #1
 8007718:	4a0e      	ldr	r2, [pc, #56]	@ (8007754 <vPortEnterCritical+0x5c>)
 800771a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800771c:	4b0d      	ldr	r3, [pc, #52]	@ (8007754 <vPortEnterCritical+0x5c>)
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	2b01      	cmp	r3, #1
 8007722:	d110      	bne.n	8007746 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007724:	4b0c      	ldr	r3, [pc, #48]	@ (8007758 <vPortEnterCritical+0x60>)
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	b2db      	uxtb	r3, r3
 800772a:	2b00      	cmp	r3, #0
 800772c:	d00b      	beq.n	8007746 <vPortEnterCritical+0x4e>
	__asm volatile
 800772e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007732:	f383 8811 	msr	BASEPRI, r3
 8007736:	f3bf 8f6f 	isb	sy
 800773a:	f3bf 8f4f 	dsb	sy
 800773e:	603b      	str	r3, [r7, #0]
}
 8007740:	bf00      	nop
 8007742:	bf00      	nop
 8007744:	e7fd      	b.n	8007742 <vPortEnterCritical+0x4a>
	}
}
 8007746:	bf00      	nop
 8007748:	370c      	adds	r7, #12
 800774a:	46bd      	mov	sp, r7
 800774c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007750:	4770      	bx	lr
 8007752:	bf00      	nop
 8007754:	20000010 	.word	0x20000010
 8007758:	e000ed04 	.word	0xe000ed04

0800775c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800775c:	b480      	push	{r7}
 800775e:	b083      	sub	sp, #12
 8007760:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007762:	4b12      	ldr	r3, [pc, #72]	@ (80077ac <vPortExitCritical+0x50>)
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d10b      	bne.n	8007782 <vPortExitCritical+0x26>
	__asm volatile
 800776a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800776e:	f383 8811 	msr	BASEPRI, r3
 8007772:	f3bf 8f6f 	isb	sy
 8007776:	f3bf 8f4f 	dsb	sy
 800777a:	607b      	str	r3, [r7, #4]
}
 800777c:	bf00      	nop
 800777e:	bf00      	nop
 8007780:	e7fd      	b.n	800777e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007782:	4b0a      	ldr	r3, [pc, #40]	@ (80077ac <vPortExitCritical+0x50>)
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	3b01      	subs	r3, #1
 8007788:	4a08      	ldr	r2, [pc, #32]	@ (80077ac <vPortExitCritical+0x50>)
 800778a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800778c:	4b07      	ldr	r3, [pc, #28]	@ (80077ac <vPortExitCritical+0x50>)
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d105      	bne.n	80077a0 <vPortExitCritical+0x44>
 8007794:	2300      	movs	r3, #0
 8007796:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	f383 8811 	msr	BASEPRI, r3
}
 800779e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80077a0:	bf00      	nop
 80077a2:	370c      	adds	r7, #12
 80077a4:	46bd      	mov	sp, r7
 80077a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077aa:	4770      	bx	lr
 80077ac:	20000010 	.word	0x20000010

080077b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80077b0:	f3ef 8009 	mrs	r0, PSP
 80077b4:	f3bf 8f6f 	isb	sy
 80077b8:	4b15      	ldr	r3, [pc, #84]	@ (8007810 <pxCurrentTCBConst>)
 80077ba:	681a      	ldr	r2, [r3, #0]
 80077bc:	f01e 0f10 	tst.w	lr, #16
 80077c0:	bf08      	it	eq
 80077c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80077c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077ca:	6010      	str	r0, [r2, #0]
 80077cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80077d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80077d4:	f380 8811 	msr	BASEPRI, r0
 80077d8:	f3bf 8f4f 	dsb	sy
 80077dc:	f3bf 8f6f 	isb	sy
 80077e0:	f7fe fea0 	bl	8006524 <vTaskSwitchContext>
 80077e4:	f04f 0000 	mov.w	r0, #0
 80077e8:	f380 8811 	msr	BASEPRI, r0
 80077ec:	bc09      	pop	{r0, r3}
 80077ee:	6819      	ldr	r1, [r3, #0]
 80077f0:	6808      	ldr	r0, [r1, #0]
 80077f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077f6:	f01e 0f10 	tst.w	lr, #16
 80077fa:	bf08      	it	eq
 80077fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007800:	f380 8809 	msr	PSP, r0
 8007804:	f3bf 8f6f 	isb	sy
 8007808:	4770      	bx	lr
 800780a:	bf00      	nop
 800780c:	f3af 8000 	nop.w

08007810 <pxCurrentTCBConst>:
 8007810:	2000096c 	.word	0x2000096c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007814:	bf00      	nop
 8007816:	bf00      	nop

08007818 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007818:	b580      	push	{r7, lr}
 800781a:	b082      	sub	sp, #8
 800781c:	af00      	add	r7, sp, #0
	__asm volatile
 800781e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007822:	f383 8811 	msr	BASEPRI, r3
 8007826:	f3bf 8f6f 	isb	sy
 800782a:	f3bf 8f4f 	dsb	sy
 800782e:	607b      	str	r3, [r7, #4]
}
 8007830:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007832:	f7fe fdbd 	bl	80063b0 <xTaskIncrementTick>
 8007836:	4603      	mov	r3, r0
 8007838:	2b00      	cmp	r3, #0
 800783a:	d003      	beq.n	8007844 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800783c:	4b06      	ldr	r3, [pc, #24]	@ (8007858 <xPortSysTickHandler+0x40>)
 800783e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007842:	601a      	str	r2, [r3, #0]
 8007844:	2300      	movs	r3, #0
 8007846:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	f383 8811 	msr	BASEPRI, r3
}
 800784e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007850:	bf00      	nop
 8007852:	3708      	adds	r7, #8
 8007854:	46bd      	mov	sp, r7
 8007856:	bd80      	pop	{r7, pc}
 8007858:	e000ed04 	.word	0xe000ed04

0800785c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800785c:	b480      	push	{r7}
 800785e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007860:	4b0b      	ldr	r3, [pc, #44]	@ (8007890 <vPortSetupTimerInterrupt+0x34>)
 8007862:	2200      	movs	r2, #0
 8007864:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007866:	4b0b      	ldr	r3, [pc, #44]	@ (8007894 <vPortSetupTimerInterrupt+0x38>)
 8007868:	2200      	movs	r2, #0
 800786a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800786c:	4b0a      	ldr	r3, [pc, #40]	@ (8007898 <vPortSetupTimerInterrupt+0x3c>)
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	4a0a      	ldr	r2, [pc, #40]	@ (800789c <vPortSetupTimerInterrupt+0x40>)
 8007872:	fba2 2303 	umull	r2, r3, r2, r3
 8007876:	099b      	lsrs	r3, r3, #6
 8007878:	4a09      	ldr	r2, [pc, #36]	@ (80078a0 <vPortSetupTimerInterrupt+0x44>)
 800787a:	3b01      	subs	r3, #1
 800787c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800787e:	4b04      	ldr	r3, [pc, #16]	@ (8007890 <vPortSetupTimerInterrupt+0x34>)
 8007880:	2207      	movs	r2, #7
 8007882:	601a      	str	r2, [r3, #0]
}
 8007884:	bf00      	nop
 8007886:	46bd      	mov	sp, r7
 8007888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788c:	4770      	bx	lr
 800788e:	bf00      	nop
 8007890:	e000e010 	.word	0xe000e010
 8007894:	e000e018 	.word	0xe000e018
 8007898:	20000004 	.word	0x20000004
 800789c:	10624dd3 	.word	0x10624dd3
 80078a0:	e000e014 	.word	0xe000e014

080078a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80078a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80078b4 <vPortEnableVFP+0x10>
 80078a8:	6801      	ldr	r1, [r0, #0]
 80078aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80078ae:	6001      	str	r1, [r0, #0]
 80078b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80078b2:	bf00      	nop
 80078b4:	e000ed88 	.word	0xe000ed88

080078b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80078b8:	b480      	push	{r7}
 80078ba:	b085      	sub	sp, #20
 80078bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80078be:	f3ef 8305 	mrs	r3, IPSR
 80078c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	2b0f      	cmp	r3, #15
 80078c8:	d915      	bls.n	80078f6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80078ca:	4a18      	ldr	r2, [pc, #96]	@ (800792c <vPortValidateInterruptPriority+0x74>)
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	4413      	add	r3, r2
 80078d0:	781b      	ldrb	r3, [r3, #0]
 80078d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80078d4:	4b16      	ldr	r3, [pc, #88]	@ (8007930 <vPortValidateInterruptPriority+0x78>)
 80078d6:	781b      	ldrb	r3, [r3, #0]
 80078d8:	7afa      	ldrb	r2, [r7, #11]
 80078da:	429a      	cmp	r2, r3
 80078dc:	d20b      	bcs.n	80078f6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80078de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078e2:	f383 8811 	msr	BASEPRI, r3
 80078e6:	f3bf 8f6f 	isb	sy
 80078ea:	f3bf 8f4f 	dsb	sy
 80078ee:	607b      	str	r3, [r7, #4]
}
 80078f0:	bf00      	nop
 80078f2:	bf00      	nop
 80078f4:	e7fd      	b.n	80078f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80078f6:	4b0f      	ldr	r3, [pc, #60]	@ (8007934 <vPortValidateInterruptPriority+0x7c>)
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80078fe:	4b0e      	ldr	r3, [pc, #56]	@ (8007938 <vPortValidateInterruptPriority+0x80>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	429a      	cmp	r2, r3
 8007904:	d90b      	bls.n	800791e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007906:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800790a:	f383 8811 	msr	BASEPRI, r3
 800790e:	f3bf 8f6f 	isb	sy
 8007912:	f3bf 8f4f 	dsb	sy
 8007916:	603b      	str	r3, [r7, #0]
}
 8007918:	bf00      	nop
 800791a:	bf00      	nop
 800791c:	e7fd      	b.n	800791a <vPortValidateInterruptPriority+0x62>
	}
 800791e:	bf00      	nop
 8007920:	3714      	adds	r7, #20
 8007922:	46bd      	mov	sp, r7
 8007924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007928:	4770      	bx	lr
 800792a:	bf00      	nop
 800792c:	e000e3f0 	.word	0xe000e3f0
 8007930:	20000f98 	.word	0x20000f98
 8007934:	e000ed0c 	.word	0xe000ed0c
 8007938:	20000f9c 	.word	0x20000f9c

0800793c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b08a      	sub	sp, #40	@ 0x28
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007944:	2300      	movs	r3, #0
 8007946:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007948:	f7fe fc76 	bl	8006238 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800794c:	4b5c      	ldr	r3, [pc, #368]	@ (8007ac0 <pvPortMalloc+0x184>)
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d101      	bne.n	8007958 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007954:	f000 f924 	bl	8007ba0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007958:	4b5a      	ldr	r3, [pc, #360]	@ (8007ac4 <pvPortMalloc+0x188>)
 800795a:	681a      	ldr	r2, [r3, #0]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	4013      	ands	r3, r2
 8007960:	2b00      	cmp	r3, #0
 8007962:	f040 8095 	bne.w	8007a90 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d01e      	beq.n	80079aa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800796c:	2208      	movs	r2, #8
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	4413      	add	r3, r2
 8007972:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	f003 0307 	and.w	r3, r3, #7
 800797a:	2b00      	cmp	r3, #0
 800797c:	d015      	beq.n	80079aa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	f023 0307 	bic.w	r3, r3, #7
 8007984:	3308      	adds	r3, #8
 8007986:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	f003 0307 	and.w	r3, r3, #7
 800798e:	2b00      	cmp	r3, #0
 8007990:	d00b      	beq.n	80079aa <pvPortMalloc+0x6e>
	__asm volatile
 8007992:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007996:	f383 8811 	msr	BASEPRI, r3
 800799a:	f3bf 8f6f 	isb	sy
 800799e:	f3bf 8f4f 	dsb	sy
 80079a2:	617b      	str	r3, [r7, #20]
}
 80079a4:	bf00      	nop
 80079a6:	bf00      	nop
 80079a8:	e7fd      	b.n	80079a6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d06f      	beq.n	8007a90 <pvPortMalloc+0x154>
 80079b0:	4b45      	ldr	r3, [pc, #276]	@ (8007ac8 <pvPortMalloc+0x18c>)
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	687a      	ldr	r2, [r7, #4]
 80079b6:	429a      	cmp	r2, r3
 80079b8:	d86a      	bhi.n	8007a90 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80079ba:	4b44      	ldr	r3, [pc, #272]	@ (8007acc <pvPortMalloc+0x190>)
 80079bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80079be:	4b43      	ldr	r3, [pc, #268]	@ (8007acc <pvPortMalloc+0x190>)
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80079c4:	e004      	b.n	80079d0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80079c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80079ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80079d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079d2:	685b      	ldr	r3, [r3, #4]
 80079d4:	687a      	ldr	r2, [r7, #4]
 80079d6:	429a      	cmp	r2, r3
 80079d8:	d903      	bls.n	80079e2 <pvPortMalloc+0xa6>
 80079da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d1f1      	bne.n	80079c6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80079e2:	4b37      	ldr	r3, [pc, #220]	@ (8007ac0 <pvPortMalloc+0x184>)
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079e8:	429a      	cmp	r2, r3
 80079ea:	d051      	beq.n	8007a90 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80079ec:	6a3b      	ldr	r3, [r7, #32]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	2208      	movs	r2, #8
 80079f2:	4413      	add	r3, r2
 80079f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80079f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079f8:	681a      	ldr	r2, [r3, #0]
 80079fa:	6a3b      	ldr	r3, [r7, #32]
 80079fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80079fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a00:	685a      	ldr	r2, [r3, #4]
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	1ad2      	subs	r2, r2, r3
 8007a06:	2308      	movs	r3, #8
 8007a08:	005b      	lsls	r3, r3, #1
 8007a0a:	429a      	cmp	r2, r3
 8007a0c:	d920      	bls.n	8007a50 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007a0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	4413      	add	r3, r2
 8007a14:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007a16:	69bb      	ldr	r3, [r7, #24]
 8007a18:	f003 0307 	and.w	r3, r3, #7
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d00b      	beq.n	8007a38 <pvPortMalloc+0xfc>
	__asm volatile
 8007a20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a24:	f383 8811 	msr	BASEPRI, r3
 8007a28:	f3bf 8f6f 	isb	sy
 8007a2c:	f3bf 8f4f 	dsb	sy
 8007a30:	613b      	str	r3, [r7, #16]
}
 8007a32:	bf00      	nop
 8007a34:	bf00      	nop
 8007a36:	e7fd      	b.n	8007a34 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a3a:	685a      	ldr	r2, [r3, #4]
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	1ad2      	subs	r2, r2, r3
 8007a40:	69bb      	ldr	r3, [r7, #24]
 8007a42:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007a44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a46:	687a      	ldr	r2, [r7, #4]
 8007a48:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007a4a:	69b8      	ldr	r0, [r7, #24]
 8007a4c:	f000 f90a 	bl	8007c64 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007a50:	4b1d      	ldr	r3, [pc, #116]	@ (8007ac8 <pvPortMalloc+0x18c>)
 8007a52:	681a      	ldr	r2, [r3, #0]
 8007a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a56:	685b      	ldr	r3, [r3, #4]
 8007a58:	1ad3      	subs	r3, r2, r3
 8007a5a:	4a1b      	ldr	r2, [pc, #108]	@ (8007ac8 <pvPortMalloc+0x18c>)
 8007a5c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007a5e:	4b1a      	ldr	r3, [pc, #104]	@ (8007ac8 <pvPortMalloc+0x18c>)
 8007a60:	681a      	ldr	r2, [r3, #0]
 8007a62:	4b1b      	ldr	r3, [pc, #108]	@ (8007ad0 <pvPortMalloc+0x194>)
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	429a      	cmp	r2, r3
 8007a68:	d203      	bcs.n	8007a72 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007a6a:	4b17      	ldr	r3, [pc, #92]	@ (8007ac8 <pvPortMalloc+0x18c>)
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	4a18      	ldr	r2, [pc, #96]	@ (8007ad0 <pvPortMalloc+0x194>)
 8007a70:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a74:	685a      	ldr	r2, [r3, #4]
 8007a76:	4b13      	ldr	r3, [pc, #76]	@ (8007ac4 <pvPortMalloc+0x188>)
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	431a      	orrs	r2, r3
 8007a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a7e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a82:	2200      	movs	r2, #0
 8007a84:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007a86:	4b13      	ldr	r3, [pc, #76]	@ (8007ad4 <pvPortMalloc+0x198>)
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	3301      	adds	r3, #1
 8007a8c:	4a11      	ldr	r2, [pc, #68]	@ (8007ad4 <pvPortMalloc+0x198>)
 8007a8e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007a90:	f7fe fbe0 	bl	8006254 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007a94:	69fb      	ldr	r3, [r7, #28]
 8007a96:	f003 0307 	and.w	r3, r3, #7
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d00b      	beq.n	8007ab6 <pvPortMalloc+0x17a>
	__asm volatile
 8007a9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aa2:	f383 8811 	msr	BASEPRI, r3
 8007aa6:	f3bf 8f6f 	isb	sy
 8007aaa:	f3bf 8f4f 	dsb	sy
 8007aae:	60fb      	str	r3, [r7, #12]
}
 8007ab0:	bf00      	nop
 8007ab2:	bf00      	nop
 8007ab4:	e7fd      	b.n	8007ab2 <pvPortMalloc+0x176>
	return pvReturn;
 8007ab6:	69fb      	ldr	r3, [r7, #28]
}
 8007ab8:	4618      	mov	r0, r3
 8007aba:	3728      	adds	r7, #40	@ 0x28
 8007abc:	46bd      	mov	sp, r7
 8007abe:	bd80      	pop	{r7, pc}
 8007ac0:	20004ba8 	.word	0x20004ba8
 8007ac4:	20004bbc 	.word	0x20004bbc
 8007ac8:	20004bac 	.word	0x20004bac
 8007acc:	20004ba0 	.word	0x20004ba0
 8007ad0:	20004bb0 	.word	0x20004bb0
 8007ad4:	20004bb4 	.word	0x20004bb4

08007ad8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b086      	sub	sp, #24
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d04f      	beq.n	8007b8a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007aea:	2308      	movs	r3, #8
 8007aec:	425b      	negs	r3, r3
 8007aee:	697a      	ldr	r2, [r7, #20]
 8007af0:	4413      	add	r3, r2
 8007af2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007af4:	697b      	ldr	r3, [r7, #20]
 8007af6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007af8:	693b      	ldr	r3, [r7, #16]
 8007afa:	685a      	ldr	r2, [r3, #4]
 8007afc:	4b25      	ldr	r3, [pc, #148]	@ (8007b94 <vPortFree+0xbc>)
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	4013      	ands	r3, r2
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d10b      	bne.n	8007b1e <vPortFree+0x46>
	__asm volatile
 8007b06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b0a:	f383 8811 	msr	BASEPRI, r3
 8007b0e:	f3bf 8f6f 	isb	sy
 8007b12:	f3bf 8f4f 	dsb	sy
 8007b16:	60fb      	str	r3, [r7, #12]
}
 8007b18:	bf00      	nop
 8007b1a:	bf00      	nop
 8007b1c:	e7fd      	b.n	8007b1a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007b1e:	693b      	ldr	r3, [r7, #16]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d00b      	beq.n	8007b3e <vPortFree+0x66>
	__asm volatile
 8007b26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b2a:	f383 8811 	msr	BASEPRI, r3
 8007b2e:	f3bf 8f6f 	isb	sy
 8007b32:	f3bf 8f4f 	dsb	sy
 8007b36:	60bb      	str	r3, [r7, #8]
}
 8007b38:	bf00      	nop
 8007b3a:	bf00      	nop
 8007b3c:	e7fd      	b.n	8007b3a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007b3e:	693b      	ldr	r3, [r7, #16]
 8007b40:	685a      	ldr	r2, [r3, #4]
 8007b42:	4b14      	ldr	r3, [pc, #80]	@ (8007b94 <vPortFree+0xbc>)
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	4013      	ands	r3, r2
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d01e      	beq.n	8007b8a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007b4c:	693b      	ldr	r3, [r7, #16]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d11a      	bne.n	8007b8a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007b54:	693b      	ldr	r3, [r7, #16]
 8007b56:	685a      	ldr	r2, [r3, #4]
 8007b58:	4b0e      	ldr	r3, [pc, #56]	@ (8007b94 <vPortFree+0xbc>)
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	43db      	mvns	r3, r3
 8007b5e:	401a      	ands	r2, r3
 8007b60:	693b      	ldr	r3, [r7, #16]
 8007b62:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007b64:	f7fe fb68 	bl	8006238 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007b68:	693b      	ldr	r3, [r7, #16]
 8007b6a:	685a      	ldr	r2, [r3, #4]
 8007b6c:	4b0a      	ldr	r3, [pc, #40]	@ (8007b98 <vPortFree+0xc0>)
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	4413      	add	r3, r2
 8007b72:	4a09      	ldr	r2, [pc, #36]	@ (8007b98 <vPortFree+0xc0>)
 8007b74:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007b76:	6938      	ldr	r0, [r7, #16]
 8007b78:	f000 f874 	bl	8007c64 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007b7c:	4b07      	ldr	r3, [pc, #28]	@ (8007b9c <vPortFree+0xc4>)
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	3301      	adds	r3, #1
 8007b82:	4a06      	ldr	r2, [pc, #24]	@ (8007b9c <vPortFree+0xc4>)
 8007b84:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007b86:	f7fe fb65 	bl	8006254 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007b8a:	bf00      	nop
 8007b8c:	3718      	adds	r7, #24
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	bd80      	pop	{r7, pc}
 8007b92:	bf00      	nop
 8007b94:	20004bbc 	.word	0x20004bbc
 8007b98:	20004bac 	.word	0x20004bac
 8007b9c:	20004bb8 	.word	0x20004bb8

08007ba0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b085      	sub	sp, #20
 8007ba4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007ba6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8007baa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007bac:	4b27      	ldr	r3, [pc, #156]	@ (8007c4c <prvHeapInit+0xac>)
 8007bae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	f003 0307 	and.w	r3, r3, #7
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d00c      	beq.n	8007bd4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	3307      	adds	r3, #7
 8007bbe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	f023 0307 	bic.w	r3, r3, #7
 8007bc6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007bc8:	68ba      	ldr	r2, [r7, #8]
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	1ad3      	subs	r3, r2, r3
 8007bce:	4a1f      	ldr	r2, [pc, #124]	@ (8007c4c <prvHeapInit+0xac>)
 8007bd0:	4413      	add	r3, r2
 8007bd2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007bd8:	4a1d      	ldr	r2, [pc, #116]	@ (8007c50 <prvHeapInit+0xb0>)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007bde:	4b1c      	ldr	r3, [pc, #112]	@ (8007c50 <prvHeapInit+0xb0>)
 8007be0:	2200      	movs	r2, #0
 8007be2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	68ba      	ldr	r2, [r7, #8]
 8007be8:	4413      	add	r3, r2
 8007bea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007bec:	2208      	movs	r2, #8
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	1a9b      	subs	r3, r3, r2
 8007bf2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	f023 0307 	bic.w	r3, r3, #7
 8007bfa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	4a15      	ldr	r2, [pc, #84]	@ (8007c54 <prvHeapInit+0xb4>)
 8007c00:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007c02:	4b14      	ldr	r3, [pc, #80]	@ (8007c54 <prvHeapInit+0xb4>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	2200      	movs	r2, #0
 8007c08:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007c0a:	4b12      	ldr	r3, [pc, #72]	@ (8007c54 <prvHeapInit+0xb4>)
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	2200      	movs	r2, #0
 8007c10:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007c16:	683b      	ldr	r3, [r7, #0]
 8007c18:	68fa      	ldr	r2, [r7, #12]
 8007c1a:	1ad2      	subs	r2, r2, r3
 8007c1c:	683b      	ldr	r3, [r7, #0]
 8007c1e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007c20:	4b0c      	ldr	r3, [pc, #48]	@ (8007c54 <prvHeapInit+0xb4>)
 8007c22:	681a      	ldr	r2, [r3, #0]
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	685b      	ldr	r3, [r3, #4]
 8007c2c:	4a0a      	ldr	r2, [pc, #40]	@ (8007c58 <prvHeapInit+0xb8>)
 8007c2e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	685b      	ldr	r3, [r3, #4]
 8007c34:	4a09      	ldr	r2, [pc, #36]	@ (8007c5c <prvHeapInit+0xbc>)
 8007c36:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007c38:	4b09      	ldr	r3, [pc, #36]	@ (8007c60 <prvHeapInit+0xc0>)
 8007c3a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007c3e:	601a      	str	r2, [r3, #0]
}
 8007c40:	bf00      	nop
 8007c42:	3714      	adds	r7, #20
 8007c44:	46bd      	mov	sp, r7
 8007c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4a:	4770      	bx	lr
 8007c4c:	20000fa0 	.word	0x20000fa0
 8007c50:	20004ba0 	.word	0x20004ba0
 8007c54:	20004ba8 	.word	0x20004ba8
 8007c58:	20004bb0 	.word	0x20004bb0
 8007c5c:	20004bac 	.word	0x20004bac
 8007c60:	20004bbc 	.word	0x20004bbc

08007c64 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007c64:	b480      	push	{r7}
 8007c66:	b085      	sub	sp, #20
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007c6c:	4b28      	ldr	r3, [pc, #160]	@ (8007d10 <prvInsertBlockIntoFreeList+0xac>)
 8007c6e:	60fb      	str	r3, [r7, #12]
 8007c70:	e002      	b.n	8007c78 <prvInsertBlockIntoFreeList+0x14>
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	60fb      	str	r3, [r7, #12]
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	687a      	ldr	r2, [r7, #4]
 8007c7e:	429a      	cmp	r2, r3
 8007c80:	d8f7      	bhi.n	8007c72 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	685b      	ldr	r3, [r3, #4]
 8007c8a:	68ba      	ldr	r2, [r7, #8]
 8007c8c:	4413      	add	r3, r2
 8007c8e:	687a      	ldr	r2, [r7, #4]
 8007c90:	429a      	cmp	r2, r3
 8007c92:	d108      	bne.n	8007ca6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	685a      	ldr	r2, [r3, #4]
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	685b      	ldr	r3, [r3, #4]
 8007c9c:	441a      	add	r2, r3
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	685b      	ldr	r3, [r3, #4]
 8007cae:	68ba      	ldr	r2, [r7, #8]
 8007cb0:	441a      	add	r2, r3
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	429a      	cmp	r2, r3
 8007cb8:	d118      	bne.n	8007cec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	681a      	ldr	r2, [r3, #0]
 8007cbe:	4b15      	ldr	r3, [pc, #84]	@ (8007d14 <prvInsertBlockIntoFreeList+0xb0>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	429a      	cmp	r2, r3
 8007cc4:	d00d      	beq.n	8007ce2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	685a      	ldr	r2, [r3, #4]
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	685b      	ldr	r3, [r3, #4]
 8007cd0:	441a      	add	r2, r3
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	681a      	ldr	r2, [r3, #0]
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	601a      	str	r2, [r3, #0]
 8007ce0:	e008      	b.n	8007cf4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007ce2:	4b0c      	ldr	r3, [pc, #48]	@ (8007d14 <prvInsertBlockIntoFreeList+0xb0>)
 8007ce4:	681a      	ldr	r2, [r3, #0]
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	601a      	str	r2, [r3, #0]
 8007cea:	e003      	b.n	8007cf4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	681a      	ldr	r2, [r3, #0]
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007cf4:	68fa      	ldr	r2, [r7, #12]
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	429a      	cmp	r2, r3
 8007cfa:	d002      	beq.n	8007d02 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	687a      	ldr	r2, [r7, #4]
 8007d00:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007d02:	bf00      	nop
 8007d04:	3714      	adds	r7, #20
 8007d06:	46bd      	mov	sp, r7
 8007d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0c:	4770      	bx	lr
 8007d0e:	bf00      	nop
 8007d10:	20004ba0 	.word	0x20004ba0
 8007d14:	20004ba8 	.word	0x20004ba8

08007d18 <siprintf>:
 8007d18:	b40e      	push	{r1, r2, r3}
 8007d1a:	b510      	push	{r4, lr}
 8007d1c:	b09d      	sub	sp, #116	@ 0x74
 8007d1e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007d20:	9002      	str	r0, [sp, #8]
 8007d22:	9006      	str	r0, [sp, #24]
 8007d24:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007d28:	480a      	ldr	r0, [pc, #40]	@ (8007d54 <siprintf+0x3c>)
 8007d2a:	9107      	str	r1, [sp, #28]
 8007d2c:	9104      	str	r1, [sp, #16]
 8007d2e:	490a      	ldr	r1, [pc, #40]	@ (8007d58 <siprintf+0x40>)
 8007d30:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d34:	9105      	str	r1, [sp, #20]
 8007d36:	2400      	movs	r4, #0
 8007d38:	a902      	add	r1, sp, #8
 8007d3a:	6800      	ldr	r0, [r0, #0]
 8007d3c:	9301      	str	r3, [sp, #4]
 8007d3e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007d40:	f000 fa00 	bl	8008144 <_svfiprintf_r>
 8007d44:	9b02      	ldr	r3, [sp, #8]
 8007d46:	701c      	strb	r4, [r3, #0]
 8007d48:	b01d      	add	sp, #116	@ 0x74
 8007d4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d4e:	b003      	add	sp, #12
 8007d50:	4770      	bx	lr
 8007d52:	bf00      	nop
 8007d54:	20000014 	.word	0x20000014
 8007d58:	ffff0208 	.word	0xffff0208

08007d5c <memset>:
 8007d5c:	4402      	add	r2, r0
 8007d5e:	4603      	mov	r3, r0
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d100      	bne.n	8007d66 <memset+0xa>
 8007d64:	4770      	bx	lr
 8007d66:	f803 1b01 	strb.w	r1, [r3], #1
 8007d6a:	e7f9      	b.n	8007d60 <memset+0x4>

08007d6c <_reclaim_reent>:
 8007d6c:	4b2d      	ldr	r3, [pc, #180]	@ (8007e24 <_reclaim_reent+0xb8>)
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	4283      	cmp	r3, r0
 8007d72:	b570      	push	{r4, r5, r6, lr}
 8007d74:	4604      	mov	r4, r0
 8007d76:	d053      	beq.n	8007e20 <_reclaim_reent+0xb4>
 8007d78:	69c3      	ldr	r3, [r0, #28]
 8007d7a:	b31b      	cbz	r3, 8007dc4 <_reclaim_reent+0x58>
 8007d7c:	68db      	ldr	r3, [r3, #12]
 8007d7e:	b163      	cbz	r3, 8007d9a <_reclaim_reent+0x2e>
 8007d80:	2500      	movs	r5, #0
 8007d82:	69e3      	ldr	r3, [r4, #28]
 8007d84:	68db      	ldr	r3, [r3, #12]
 8007d86:	5959      	ldr	r1, [r3, r5]
 8007d88:	b9b1      	cbnz	r1, 8007db8 <_reclaim_reent+0x4c>
 8007d8a:	3504      	adds	r5, #4
 8007d8c:	2d80      	cmp	r5, #128	@ 0x80
 8007d8e:	d1f8      	bne.n	8007d82 <_reclaim_reent+0x16>
 8007d90:	69e3      	ldr	r3, [r4, #28]
 8007d92:	4620      	mov	r0, r4
 8007d94:	68d9      	ldr	r1, [r3, #12]
 8007d96:	f000 f881 	bl	8007e9c <_free_r>
 8007d9a:	69e3      	ldr	r3, [r4, #28]
 8007d9c:	6819      	ldr	r1, [r3, #0]
 8007d9e:	b111      	cbz	r1, 8007da6 <_reclaim_reent+0x3a>
 8007da0:	4620      	mov	r0, r4
 8007da2:	f000 f87b 	bl	8007e9c <_free_r>
 8007da6:	69e3      	ldr	r3, [r4, #28]
 8007da8:	689d      	ldr	r5, [r3, #8]
 8007daa:	b15d      	cbz	r5, 8007dc4 <_reclaim_reent+0x58>
 8007dac:	4629      	mov	r1, r5
 8007dae:	4620      	mov	r0, r4
 8007db0:	682d      	ldr	r5, [r5, #0]
 8007db2:	f000 f873 	bl	8007e9c <_free_r>
 8007db6:	e7f8      	b.n	8007daa <_reclaim_reent+0x3e>
 8007db8:	680e      	ldr	r6, [r1, #0]
 8007dba:	4620      	mov	r0, r4
 8007dbc:	f000 f86e 	bl	8007e9c <_free_r>
 8007dc0:	4631      	mov	r1, r6
 8007dc2:	e7e1      	b.n	8007d88 <_reclaim_reent+0x1c>
 8007dc4:	6961      	ldr	r1, [r4, #20]
 8007dc6:	b111      	cbz	r1, 8007dce <_reclaim_reent+0x62>
 8007dc8:	4620      	mov	r0, r4
 8007dca:	f000 f867 	bl	8007e9c <_free_r>
 8007dce:	69e1      	ldr	r1, [r4, #28]
 8007dd0:	b111      	cbz	r1, 8007dd8 <_reclaim_reent+0x6c>
 8007dd2:	4620      	mov	r0, r4
 8007dd4:	f000 f862 	bl	8007e9c <_free_r>
 8007dd8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007dda:	b111      	cbz	r1, 8007de2 <_reclaim_reent+0x76>
 8007ddc:	4620      	mov	r0, r4
 8007dde:	f000 f85d 	bl	8007e9c <_free_r>
 8007de2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007de4:	b111      	cbz	r1, 8007dec <_reclaim_reent+0x80>
 8007de6:	4620      	mov	r0, r4
 8007de8:	f000 f858 	bl	8007e9c <_free_r>
 8007dec:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007dee:	b111      	cbz	r1, 8007df6 <_reclaim_reent+0x8a>
 8007df0:	4620      	mov	r0, r4
 8007df2:	f000 f853 	bl	8007e9c <_free_r>
 8007df6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007df8:	b111      	cbz	r1, 8007e00 <_reclaim_reent+0x94>
 8007dfa:	4620      	mov	r0, r4
 8007dfc:	f000 f84e 	bl	8007e9c <_free_r>
 8007e00:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007e02:	b111      	cbz	r1, 8007e0a <_reclaim_reent+0x9e>
 8007e04:	4620      	mov	r0, r4
 8007e06:	f000 f849 	bl	8007e9c <_free_r>
 8007e0a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007e0c:	b111      	cbz	r1, 8007e14 <_reclaim_reent+0xa8>
 8007e0e:	4620      	mov	r0, r4
 8007e10:	f000 f844 	bl	8007e9c <_free_r>
 8007e14:	6a23      	ldr	r3, [r4, #32]
 8007e16:	b11b      	cbz	r3, 8007e20 <_reclaim_reent+0xb4>
 8007e18:	4620      	mov	r0, r4
 8007e1a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007e1e:	4718      	bx	r3
 8007e20:	bd70      	pop	{r4, r5, r6, pc}
 8007e22:	bf00      	nop
 8007e24:	20000014 	.word	0x20000014

08007e28 <__errno>:
 8007e28:	4b01      	ldr	r3, [pc, #4]	@ (8007e30 <__errno+0x8>)
 8007e2a:	6818      	ldr	r0, [r3, #0]
 8007e2c:	4770      	bx	lr
 8007e2e:	bf00      	nop
 8007e30:	20000014 	.word	0x20000014

08007e34 <__libc_init_array>:
 8007e34:	b570      	push	{r4, r5, r6, lr}
 8007e36:	4d0d      	ldr	r5, [pc, #52]	@ (8007e6c <__libc_init_array+0x38>)
 8007e38:	4c0d      	ldr	r4, [pc, #52]	@ (8007e70 <__libc_init_array+0x3c>)
 8007e3a:	1b64      	subs	r4, r4, r5
 8007e3c:	10a4      	asrs	r4, r4, #2
 8007e3e:	2600      	movs	r6, #0
 8007e40:	42a6      	cmp	r6, r4
 8007e42:	d109      	bne.n	8007e58 <__libc_init_array+0x24>
 8007e44:	4d0b      	ldr	r5, [pc, #44]	@ (8007e74 <__libc_init_array+0x40>)
 8007e46:	4c0c      	ldr	r4, [pc, #48]	@ (8007e78 <__libc_init_array+0x44>)
 8007e48:	f000 fc64 	bl	8008714 <_init>
 8007e4c:	1b64      	subs	r4, r4, r5
 8007e4e:	10a4      	asrs	r4, r4, #2
 8007e50:	2600      	movs	r6, #0
 8007e52:	42a6      	cmp	r6, r4
 8007e54:	d105      	bne.n	8007e62 <__libc_init_array+0x2e>
 8007e56:	bd70      	pop	{r4, r5, r6, pc}
 8007e58:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e5c:	4798      	blx	r3
 8007e5e:	3601      	adds	r6, #1
 8007e60:	e7ee      	b.n	8007e40 <__libc_init_array+0xc>
 8007e62:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e66:	4798      	blx	r3
 8007e68:	3601      	adds	r6, #1
 8007e6a:	e7f2      	b.n	8007e52 <__libc_init_array+0x1e>
 8007e6c:	08008858 	.word	0x08008858
 8007e70:	08008858 	.word	0x08008858
 8007e74:	08008858 	.word	0x08008858
 8007e78:	0800885c 	.word	0x0800885c

08007e7c <__retarget_lock_acquire_recursive>:
 8007e7c:	4770      	bx	lr

08007e7e <__retarget_lock_release_recursive>:
 8007e7e:	4770      	bx	lr

08007e80 <memcpy>:
 8007e80:	440a      	add	r2, r1
 8007e82:	4291      	cmp	r1, r2
 8007e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8007e88:	d100      	bne.n	8007e8c <memcpy+0xc>
 8007e8a:	4770      	bx	lr
 8007e8c:	b510      	push	{r4, lr}
 8007e8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e92:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007e96:	4291      	cmp	r1, r2
 8007e98:	d1f9      	bne.n	8007e8e <memcpy+0xe>
 8007e9a:	bd10      	pop	{r4, pc}

08007e9c <_free_r>:
 8007e9c:	b538      	push	{r3, r4, r5, lr}
 8007e9e:	4605      	mov	r5, r0
 8007ea0:	2900      	cmp	r1, #0
 8007ea2:	d041      	beq.n	8007f28 <_free_r+0x8c>
 8007ea4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ea8:	1f0c      	subs	r4, r1, #4
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	bfb8      	it	lt
 8007eae:	18e4      	addlt	r4, r4, r3
 8007eb0:	f000 f8e0 	bl	8008074 <__malloc_lock>
 8007eb4:	4a1d      	ldr	r2, [pc, #116]	@ (8007f2c <_free_r+0x90>)
 8007eb6:	6813      	ldr	r3, [r2, #0]
 8007eb8:	b933      	cbnz	r3, 8007ec8 <_free_r+0x2c>
 8007eba:	6063      	str	r3, [r4, #4]
 8007ebc:	6014      	str	r4, [r2, #0]
 8007ebe:	4628      	mov	r0, r5
 8007ec0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ec4:	f000 b8dc 	b.w	8008080 <__malloc_unlock>
 8007ec8:	42a3      	cmp	r3, r4
 8007eca:	d908      	bls.n	8007ede <_free_r+0x42>
 8007ecc:	6820      	ldr	r0, [r4, #0]
 8007ece:	1821      	adds	r1, r4, r0
 8007ed0:	428b      	cmp	r3, r1
 8007ed2:	bf01      	itttt	eq
 8007ed4:	6819      	ldreq	r1, [r3, #0]
 8007ed6:	685b      	ldreq	r3, [r3, #4]
 8007ed8:	1809      	addeq	r1, r1, r0
 8007eda:	6021      	streq	r1, [r4, #0]
 8007edc:	e7ed      	b.n	8007eba <_free_r+0x1e>
 8007ede:	461a      	mov	r2, r3
 8007ee0:	685b      	ldr	r3, [r3, #4]
 8007ee2:	b10b      	cbz	r3, 8007ee8 <_free_r+0x4c>
 8007ee4:	42a3      	cmp	r3, r4
 8007ee6:	d9fa      	bls.n	8007ede <_free_r+0x42>
 8007ee8:	6811      	ldr	r1, [r2, #0]
 8007eea:	1850      	adds	r0, r2, r1
 8007eec:	42a0      	cmp	r0, r4
 8007eee:	d10b      	bne.n	8007f08 <_free_r+0x6c>
 8007ef0:	6820      	ldr	r0, [r4, #0]
 8007ef2:	4401      	add	r1, r0
 8007ef4:	1850      	adds	r0, r2, r1
 8007ef6:	4283      	cmp	r3, r0
 8007ef8:	6011      	str	r1, [r2, #0]
 8007efa:	d1e0      	bne.n	8007ebe <_free_r+0x22>
 8007efc:	6818      	ldr	r0, [r3, #0]
 8007efe:	685b      	ldr	r3, [r3, #4]
 8007f00:	6053      	str	r3, [r2, #4]
 8007f02:	4408      	add	r0, r1
 8007f04:	6010      	str	r0, [r2, #0]
 8007f06:	e7da      	b.n	8007ebe <_free_r+0x22>
 8007f08:	d902      	bls.n	8007f10 <_free_r+0x74>
 8007f0a:	230c      	movs	r3, #12
 8007f0c:	602b      	str	r3, [r5, #0]
 8007f0e:	e7d6      	b.n	8007ebe <_free_r+0x22>
 8007f10:	6820      	ldr	r0, [r4, #0]
 8007f12:	1821      	adds	r1, r4, r0
 8007f14:	428b      	cmp	r3, r1
 8007f16:	bf04      	itt	eq
 8007f18:	6819      	ldreq	r1, [r3, #0]
 8007f1a:	685b      	ldreq	r3, [r3, #4]
 8007f1c:	6063      	str	r3, [r4, #4]
 8007f1e:	bf04      	itt	eq
 8007f20:	1809      	addeq	r1, r1, r0
 8007f22:	6021      	streq	r1, [r4, #0]
 8007f24:	6054      	str	r4, [r2, #4]
 8007f26:	e7ca      	b.n	8007ebe <_free_r+0x22>
 8007f28:	bd38      	pop	{r3, r4, r5, pc}
 8007f2a:	bf00      	nop
 8007f2c:	20004d04 	.word	0x20004d04

08007f30 <sbrk_aligned>:
 8007f30:	b570      	push	{r4, r5, r6, lr}
 8007f32:	4e0f      	ldr	r6, [pc, #60]	@ (8007f70 <sbrk_aligned+0x40>)
 8007f34:	460c      	mov	r4, r1
 8007f36:	6831      	ldr	r1, [r6, #0]
 8007f38:	4605      	mov	r5, r0
 8007f3a:	b911      	cbnz	r1, 8007f42 <sbrk_aligned+0x12>
 8007f3c:	f000 fba4 	bl	8008688 <_sbrk_r>
 8007f40:	6030      	str	r0, [r6, #0]
 8007f42:	4621      	mov	r1, r4
 8007f44:	4628      	mov	r0, r5
 8007f46:	f000 fb9f 	bl	8008688 <_sbrk_r>
 8007f4a:	1c43      	adds	r3, r0, #1
 8007f4c:	d103      	bne.n	8007f56 <sbrk_aligned+0x26>
 8007f4e:	f04f 34ff 	mov.w	r4, #4294967295
 8007f52:	4620      	mov	r0, r4
 8007f54:	bd70      	pop	{r4, r5, r6, pc}
 8007f56:	1cc4      	adds	r4, r0, #3
 8007f58:	f024 0403 	bic.w	r4, r4, #3
 8007f5c:	42a0      	cmp	r0, r4
 8007f5e:	d0f8      	beq.n	8007f52 <sbrk_aligned+0x22>
 8007f60:	1a21      	subs	r1, r4, r0
 8007f62:	4628      	mov	r0, r5
 8007f64:	f000 fb90 	bl	8008688 <_sbrk_r>
 8007f68:	3001      	adds	r0, #1
 8007f6a:	d1f2      	bne.n	8007f52 <sbrk_aligned+0x22>
 8007f6c:	e7ef      	b.n	8007f4e <sbrk_aligned+0x1e>
 8007f6e:	bf00      	nop
 8007f70:	20004d00 	.word	0x20004d00

08007f74 <_malloc_r>:
 8007f74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f78:	1ccd      	adds	r5, r1, #3
 8007f7a:	f025 0503 	bic.w	r5, r5, #3
 8007f7e:	3508      	adds	r5, #8
 8007f80:	2d0c      	cmp	r5, #12
 8007f82:	bf38      	it	cc
 8007f84:	250c      	movcc	r5, #12
 8007f86:	2d00      	cmp	r5, #0
 8007f88:	4606      	mov	r6, r0
 8007f8a:	db01      	blt.n	8007f90 <_malloc_r+0x1c>
 8007f8c:	42a9      	cmp	r1, r5
 8007f8e:	d904      	bls.n	8007f9a <_malloc_r+0x26>
 8007f90:	230c      	movs	r3, #12
 8007f92:	6033      	str	r3, [r6, #0]
 8007f94:	2000      	movs	r0, #0
 8007f96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f9a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008070 <_malloc_r+0xfc>
 8007f9e:	f000 f869 	bl	8008074 <__malloc_lock>
 8007fa2:	f8d8 3000 	ldr.w	r3, [r8]
 8007fa6:	461c      	mov	r4, r3
 8007fa8:	bb44      	cbnz	r4, 8007ffc <_malloc_r+0x88>
 8007faa:	4629      	mov	r1, r5
 8007fac:	4630      	mov	r0, r6
 8007fae:	f7ff ffbf 	bl	8007f30 <sbrk_aligned>
 8007fb2:	1c43      	adds	r3, r0, #1
 8007fb4:	4604      	mov	r4, r0
 8007fb6:	d158      	bne.n	800806a <_malloc_r+0xf6>
 8007fb8:	f8d8 4000 	ldr.w	r4, [r8]
 8007fbc:	4627      	mov	r7, r4
 8007fbe:	2f00      	cmp	r7, #0
 8007fc0:	d143      	bne.n	800804a <_malloc_r+0xd6>
 8007fc2:	2c00      	cmp	r4, #0
 8007fc4:	d04b      	beq.n	800805e <_malloc_r+0xea>
 8007fc6:	6823      	ldr	r3, [r4, #0]
 8007fc8:	4639      	mov	r1, r7
 8007fca:	4630      	mov	r0, r6
 8007fcc:	eb04 0903 	add.w	r9, r4, r3
 8007fd0:	f000 fb5a 	bl	8008688 <_sbrk_r>
 8007fd4:	4581      	cmp	r9, r0
 8007fd6:	d142      	bne.n	800805e <_malloc_r+0xea>
 8007fd8:	6821      	ldr	r1, [r4, #0]
 8007fda:	1a6d      	subs	r5, r5, r1
 8007fdc:	4629      	mov	r1, r5
 8007fde:	4630      	mov	r0, r6
 8007fe0:	f7ff ffa6 	bl	8007f30 <sbrk_aligned>
 8007fe4:	3001      	adds	r0, #1
 8007fe6:	d03a      	beq.n	800805e <_malloc_r+0xea>
 8007fe8:	6823      	ldr	r3, [r4, #0]
 8007fea:	442b      	add	r3, r5
 8007fec:	6023      	str	r3, [r4, #0]
 8007fee:	f8d8 3000 	ldr.w	r3, [r8]
 8007ff2:	685a      	ldr	r2, [r3, #4]
 8007ff4:	bb62      	cbnz	r2, 8008050 <_malloc_r+0xdc>
 8007ff6:	f8c8 7000 	str.w	r7, [r8]
 8007ffa:	e00f      	b.n	800801c <_malloc_r+0xa8>
 8007ffc:	6822      	ldr	r2, [r4, #0]
 8007ffe:	1b52      	subs	r2, r2, r5
 8008000:	d420      	bmi.n	8008044 <_malloc_r+0xd0>
 8008002:	2a0b      	cmp	r2, #11
 8008004:	d917      	bls.n	8008036 <_malloc_r+0xc2>
 8008006:	1961      	adds	r1, r4, r5
 8008008:	42a3      	cmp	r3, r4
 800800a:	6025      	str	r5, [r4, #0]
 800800c:	bf18      	it	ne
 800800e:	6059      	strne	r1, [r3, #4]
 8008010:	6863      	ldr	r3, [r4, #4]
 8008012:	bf08      	it	eq
 8008014:	f8c8 1000 	streq.w	r1, [r8]
 8008018:	5162      	str	r2, [r4, r5]
 800801a:	604b      	str	r3, [r1, #4]
 800801c:	4630      	mov	r0, r6
 800801e:	f000 f82f 	bl	8008080 <__malloc_unlock>
 8008022:	f104 000b 	add.w	r0, r4, #11
 8008026:	1d23      	adds	r3, r4, #4
 8008028:	f020 0007 	bic.w	r0, r0, #7
 800802c:	1ac2      	subs	r2, r0, r3
 800802e:	bf1c      	itt	ne
 8008030:	1a1b      	subne	r3, r3, r0
 8008032:	50a3      	strne	r3, [r4, r2]
 8008034:	e7af      	b.n	8007f96 <_malloc_r+0x22>
 8008036:	6862      	ldr	r2, [r4, #4]
 8008038:	42a3      	cmp	r3, r4
 800803a:	bf0c      	ite	eq
 800803c:	f8c8 2000 	streq.w	r2, [r8]
 8008040:	605a      	strne	r2, [r3, #4]
 8008042:	e7eb      	b.n	800801c <_malloc_r+0xa8>
 8008044:	4623      	mov	r3, r4
 8008046:	6864      	ldr	r4, [r4, #4]
 8008048:	e7ae      	b.n	8007fa8 <_malloc_r+0x34>
 800804a:	463c      	mov	r4, r7
 800804c:	687f      	ldr	r7, [r7, #4]
 800804e:	e7b6      	b.n	8007fbe <_malloc_r+0x4a>
 8008050:	461a      	mov	r2, r3
 8008052:	685b      	ldr	r3, [r3, #4]
 8008054:	42a3      	cmp	r3, r4
 8008056:	d1fb      	bne.n	8008050 <_malloc_r+0xdc>
 8008058:	2300      	movs	r3, #0
 800805a:	6053      	str	r3, [r2, #4]
 800805c:	e7de      	b.n	800801c <_malloc_r+0xa8>
 800805e:	230c      	movs	r3, #12
 8008060:	6033      	str	r3, [r6, #0]
 8008062:	4630      	mov	r0, r6
 8008064:	f000 f80c 	bl	8008080 <__malloc_unlock>
 8008068:	e794      	b.n	8007f94 <_malloc_r+0x20>
 800806a:	6005      	str	r5, [r0, #0]
 800806c:	e7d6      	b.n	800801c <_malloc_r+0xa8>
 800806e:	bf00      	nop
 8008070:	20004d04 	.word	0x20004d04

08008074 <__malloc_lock>:
 8008074:	4801      	ldr	r0, [pc, #4]	@ (800807c <__malloc_lock+0x8>)
 8008076:	f7ff bf01 	b.w	8007e7c <__retarget_lock_acquire_recursive>
 800807a:	bf00      	nop
 800807c:	20004cfc 	.word	0x20004cfc

08008080 <__malloc_unlock>:
 8008080:	4801      	ldr	r0, [pc, #4]	@ (8008088 <__malloc_unlock+0x8>)
 8008082:	f7ff befc 	b.w	8007e7e <__retarget_lock_release_recursive>
 8008086:	bf00      	nop
 8008088:	20004cfc 	.word	0x20004cfc

0800808c <__ssputs_r>:
 800808c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008090:	688e      	ldr	r6, [r1, #8]
 8008092:	461f      	mov	r7, r3
 8008094:	42be      	cmp	r6, r7
 8008096:	680b      	ldr	r3, [r1, #0]
 8008098:	4682      	mov	sl, r0
 800809a:	460c      	mov	r4, r1
 800809c:	4690      	mov	r8, r2
 800809e:	d82d      	bhi.n	80080fc <__ssputs_r+0x70>
 80080a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80080a4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80080a8:	d026      	beq.n	80080f8 <__ssputs_r+0x6c>
 80080aa:	6965      	ldr	r5, [r4, #20]
 80080ac:	6909      	ldr	r1, [r1, #16]
 80080ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80080b2:	eba3 0901 	sub.w	r9, r3, r1
 80080b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80080ba:	1c7b      	adds	r3, r7, #1
 80080bc:	444b      	add	r3, r9
 80080be:	106d      	asrs	r5, r5, #1
 80080c0:	429d      	cmp	r5, r3
 80080c2:	bf38      	it	cc
 80080c4:	461d      	movcc	r5, r3
 80080c6:	0553      	lsls	r3, r2, #21
 80080c8:	d527      	bpl.n	800811a <__ssputs_r+0x8e>
 80080ca:	4629      	mov	r1, r5
 80080cc:	f7ff ff52 	bl	8007f74 <_malloc_r>
 80080d0:	4606      	mov	r6, r0
 80080d2:	b360      	cbz	r0, 800812e <__ssputs_r+0xa2>
 80080d4:	6921      	ldr	r1, [r4, #16]
 80080d6:	464a      	mov	r2, r9
 80080d8:	f7ff fed2 	bl	8007e80 <memcpy>
 80080dc:	89a3      	ldrh	r3, [r4, #12]
 80080de:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80080e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080e6:	81a3      	strh	r3, [r4, #12]
 80080e8:	6126      	str	r6, [r4, #16]
 80080ea:	6165      	str	r5, [r4, #20]
 80080ec:	444e      	add	r6, r9
 80080ee:	eba5 0509 	sub.w	r5, r5, r9
 80080f2:	6026      	str	r6, [r4, #0]
 80080f4:	60a5      	str	r5, [r4, #8]
 80080f6:	463e      	mov	r6, r7
 80080f8:	42be      	cmp	r6, r7
 80080fa:	d900      	bls.n	80080fe <__ssputs_r+0x72>
 80080fc:	463e      	mov	r6, r7
 80080fe:	6820      	ldr	r0, [r4, #0]
 8008100:	4632      	mov	r2, r6
 8008102:	4641      	mov	r1, r8
 8008104:	f000 faa6 	bl	8008654 <memmove>
 8008108:	68a3      	ldr	r3, [r4, #8]
 800810a:	1b9b      	subs	r3, r3, r6
 800810c:	60a3      	str	r3, [r4, #8]
 800810e:	6823      	ldr	r3, [r4, #0]
 8008110:	4433      	add	r3, r6
 8008112:	6023      	str	r3, [r4, #0]
 8008114:	2000      	movs	r0, #0
 8008116:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800811a:	462a      	mov	r2, r5
 800811c:	f000 fac4 	bl	80086a8 <_realloc_r>
 8008120:	4606      	mov	r6, r0
 8008122:	2800      	cmp	r0, #0
 8008124:	d1e0      	bne.n	80080e8 <__ssputs_r+0x5c>
 8008126:	6921      	ldr	r1, [r4, #16]
 8008128:	4650      	mov	r0, sl
 800812a:	f7ff feb7 	bl	8007e9c <_free_r>
 800812e:	230c      	movs	r3, #12
 8008130:	f8ca 3000 	str.w	r3, [sl]
 8008134:	89a3      	ldrh	r3, [r4, #12]
 8008136:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800813a:	81a3      	strh	r3, [r4, #12]
 800813c:	f04f 30ff 	mov.w	r0, #4294967295
 8008140:	e7e9      	b.n	8008116 <__ssputs_r+0x8a>
	...

08008144 <_svfiprintf_r>:
 8008144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008148:	4698      	mov	r8, r3
 800814a:	898b      	ldrh	r3, [r1, #12]
 800814c:	061b      	lsls	r3, r3, #24
 800814e:	b09d      	sub	sp, #116	@ 0x74
 8008150:	4607      	mov	r7, r0
 8008152:	460d      	mov	r5, r1
 8008154:	4614      	mov	r4, r2
 8008156:	d510      	bpl.n	800817a <_svfiprintf_r+0x36>
 8008158:	690b      	ldr	r3, [r1, #16]
 800815a:	b973      	cbnz	r3, 800817a <_svfiprintf_r+0x36>
 800815c:	2140      	movs	r1, #64	@ 0x40
 800815e:	f7ff ff09 	bl	8007f74 <_malloc_r>
 8008162:	6028      	str	r0, [r5, #0]
 8008164:	6128      	str	r0, [r5, #16]
 8008166:	b930      	cbnz	r0, 8008176 <_svfiprintf_r+0x32>
 8008168:	230c      	movs	r3, #12
 800816a:	603b      	str	r3, [r7, #0]
 800816c:	f04f 30ff 	mov.w	r0, #4294967295
 8008170:	b01d      	add	sp, #116	@ 0x74
 8008172:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008176:	2340      	movs	r3, #64	@ 0x40
 8008178:	616b      	str	r3, [r5, #20]
 800817a:	2300      	movs	r3, #0
 800817c:	9309      	str	r3, [sp, #36]	@ 0x24
 800817e:	2320      	movs	r3, #32
 8008180:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008184:	f8cd 800c 	str.w	r8, [sp, #12]
 8008188:	2330      	movs	r3, #48	@ 0x30
 800818a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008328 <_svfiprintf_r+0x1e4>
 800818e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008192:	f04f 0901 	mov.w	r9, #1
 8008196:	4623      	mov	r3, r4
 8008198:	469a      	mov	sl, r3
 800819a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800819e:	b10a      	cbz	r2, 80081a4 <_svfiprintf_r+0x60>
 80081a0:	2a25      	cmp	r2, #37	@ 0x25
 80081a2:	d1f9      	bne.n	8008198 <_svfiprintf_r+0x54>
 80081a4:	ebba 0b04 	subs.w	fp, sl, r4
 80081a8:	d00b      	beq.n	80081c2 <_svfiprintf_r+0x7e>
 80081aa:	465b      	mov	r3, fp
 80081ac:	4622      	mov	r2, r4
 80081ae:	4629      	mov	r1, r5
 80081b0:	4638      	mov	r0, r7
 80081b2:	f7ff ff6b 	bl	800808c <__ssputs_r>
 80081b6:	3001      	adds	r0, #1
 80081b8:	f000 80a7 	beq.w	800830a <_svfiprintf_r+0x1c6>
 80081bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80081be:	445a      	add	r2, fp
 80081c0:	9209      	str	r2, [sp, #36]	@ 0x24
 80081c2:	f89a 3000 	ldrb.w	r3, [sl]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	f000 809f 	beq.w	800830a <_svfiprintf_r+0x1c6>
 80081cc:	2300      	movs	r3, #0
 80081ce:	f04f 32ff 	mov.w	r2, #4294967295
 80081d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80081d6:	f10a 0a01 	add.w	sl, sl, #1
 80081da:	9304      	str	r3, [sp, #16]
 80081dc:	9307      	str	r3, [sp, #28]
 80081de:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80081e2:	931a      	str	r3, [sp, #104]	@ 0x68
 80081e4:	4654      	mov	r4, sl
 80081e6:	2205      	movs	r2, #5
 80081e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081ec:	484e      	ldr	r0, [pc, #312]	@ (8008328 <_svfiprintf_r+0x1e4>)
 80081ee:	f7f7 ffef 	bl	80001d0 <memchr>
 80081f2:	9a04      	ldr	r2, [sp, #16]
 80081f4:	b9d8      	cbnz	r0, 800822e <_svfiprintf_r+0xea>
 80081f6:	06d0      	lsls	r0, r2, #27
 80081f8:	bf44      	itt	mi
 80081fa:	2320      	movmi	r3, #32
 80081fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008200:	0711      	lsls	r1, r2, #28
 8008202:	bf44      	itt	mi
 8008204:	232b      	movmi	r3, #43	@ 0x2b
 8008206:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800820a:	f89a 3000 	ldrb.w	r3, [sl]
 800820e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008210:	d015      	beq.n	800823e <_svfiprintf_r+0xfa>
 8008212:	9a07      	ldr	r2, [sp, #28]
 8008214:	4654      	mov	r4, sl
 8008216:	2000      	movs	r0, #0
 8008218:	f04f 0c0a 	mov.w	ip, #10
 800821c:	4621      	mov	r1, r4
 800821e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008222:	3b30      	subs	r3, #48	@ 0x30
 8008224:	2b09      	cmp	r3, #9
 8008226:	d94b      	bls.n	80082c0 <_svfiprintf_r+0x17c>
 8008228:	b1b0      	cbz	r0, 8008258 <_svfiprintf_r+0x114>
 800822a:	9207      	str	r2, [sp, #28]
 800822c:	e014      	b.n	8008258 <_svfiprintf_r+0x114>
 800822e:	eba0 0308 	sub.w	r3, r0, r8
 8008232:	fa09 f303 	lsl.w	r3, r9, r3
 8008236:	4313      	orrs	r3, r2
 8008238:	9304      	str	r3, [sp, #16]
 800823a:	46a2      	mov	sl, r4
 800823c:	e7d2      	b.n	80081e4 <_svfiprintf_r+0xa0>
 800823e:	9b03      	ldr	r3, [sp, #12]
 8008240:	1d19      	adds	r1, r3, #4
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	9103      	str	r1, [sp, #12]
 8008246:	2b00      	cmp	r3, #0
 8008248:	bfbb      	ittet	lt
 800824a:	425b      	neglt	r3, r3
 800824c:	f042 0202 	orrlt.w	r2, r2, #2
 8008250:	9307      	strge	r3, [sp, #28]
 8008252:	9307      	strlt	r3, [sp, #28]
 8008254:	bfb8      	it	lt
 8008256:	9204      	strlt	r2, [sp, #16]
 8008258:	7823      	ldrb	r3, [r4, #0]
 800825a:	2b2e      	cmp	r3, #46	@ 0x2e
 800825c:	d10a      	bne.n	8008274 <_svfiprintf_r+0x130>
 800825e:	7863      	ldrb	r3, [r4, #1]
 8008260:	2b2a      	cmp	r3, #42	@ 0x2a
 8008262:	d132      	bne.n	80082ca <_svfiprintf_r+0x186>
 8008264:	9b03      	ldr	r3, [sp, #12]
 8008266:	1d1a      	adds	r2, r3, #4
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	9203      	str	r2, [sp, #12]
 800826c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008270:	3402      	adds	r4, #2
 8008272:	9305      	str	r3, [sp, #20]
 8008274:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008338 <_svfiprintf_r+0x1f4>
 8008278:	7821      	ldrb	r1, [r4, #0]
 800827a:	2203      	movs	r2, #3
 800827c:	4650      	mov	r0, sl
 800827e:	f7f7 ffa7 	bl	80001d0 <memchr>
 8008282:	b138      	cbz	r0, 8008294 <_svfiprintf_r+0x150>
 8008284:	9b04      	ldr	r3, [sp, #16]
 8008286:	eba0 000a 	sub.w	r0, r0, sl
 800828a:	2240      	movs	r2, #64	@ 0x40
 800828c:	4082      	lsls	r2, r0
 800828e:	4313      	orrs	r3, r2
 8008290:	3401      	adds	r4, #1
 8008292:	9304      	str	r3, [sp, #16]
 8008294:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008298:	4824      	ldr	r0, [pc, #144]	@ (800832c <_svfiprintf_r+0x1e8>)
 800829a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800829e:	2206      	movs	r2, #6
 80082a0:	f7f7 ff96 	bl	80001d0 <memchr>
 80082a4:	2800      	cmp	r0, #0
 80082a6:	d036      	beq.n	8008316 <_svfiprintf_r+0x1d2>
 80082a8:	4b21      	ldr	r3, [pc, #132]	@ (8008330 <_svfiprintf_r+0x1ec>)
 80082aa:	bb1b      	cbnz	r3, 80082f4 <_svfiprintf_r+0x1b0>
 80082ac:	9b03      	ldr	r3, [sp, #12]
 80082ae:	3307      	adds	r3, #7
 80082b0:	f023 0307 	bic.w	r3, r3, #7
 80082b4:	3308      	adds	r3, #8
 80082b6:	9303      	str	r3, [sp, #12]
 80082b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082ba:	4433      	add	r3, r6
 80082bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80082be:	e76a      	b.n	8008196 <_svfiprintf_r+0x52>
 80082c0:	fb0c 3202 	mla	r2, ip, r2, r3
 80082c4:	460c      	mov	r4, r1
 80082c6:	2001      	movs	r0, #1
 80082c8:	e7a8      	b.n	800821c <_svfiprintf_r+0xd8>
 80082ca:	2300      	movs	r3, #0
 80082cc:	3401      	adds	r4, #1
 80082ce:	9305      	str	r3, [sp, #20]
 80082d0:	4619      	mov	r1, r3
 80082d2:	f04f 0c0a 	mov.w	ip, #10
 80082d6:	4620      	mov	r0, r4
 80082d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80082dc:	3a30      	subs	r2, #48	@ 0x30
 80082de:	2a09      	cmp	r2, #9
 80082e0:	d903      	bls.n	80082ea <_svfiprintf_r+0x1a6>
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d0c6      	beq.n	8008274 <_svfiprintf_r+0x130>
 80082e6:	9105      	str	r1, [sp, #20]
 80082e8:	e7c4      	b.n	8008274 <_svfiprintf_r+0x130>
 80082ea:	fb0c 2101 	mla	r1, ip, r1, r2
 80082ee:	4604      	mov	r4, r0
 80082f0:	2301      	movs	r3, #1
 80082f2:	e7f0      	b.n	80082d6 <_svfiprintf_r+0x192>
 80082f4:	ab03      	add	r3, sp, #12
 80082f6:	9300      	str	r3, [sp, #0]
 80082f8:	462a      	mov	r2, r5
 80082fa:	4b0e      	ldr	r3, [pc, #56]	@ (8008334 <_svfiprintf_r+0x1f0>)
 80082fc:	a904      	add	r1, sp, #16
 80082fe:	4638      	mov	r0, r7
 8008300:	f3af 8000 	nop.w
 8008304:	1c42      	adds	r2, r0, #1
 8008306:	4606      	mov	r6, r0
 8008308:	d1d6      	bne.n	80082b8 <_svfiprintf_r+0x174>
 800830a:	89ab      	ldrh	r3, [r5, #12]
 800830c:	065b      	lsls	r3, r3, #25
 800830e:	f53f af2d 	bmi.w	800816c <_svfiprintf_r+0x28>
 8008312:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008314:	e72c      	b.n	8008170 <_svfiprintf_r+0x2c>
 8008316:	ab03      	add	r3, sp, #12
 8008318:	9300      	str	r3, [sp, #0]
 800831a:	462a      	mov	r2, r5
 800831c:	4b05      	ldr	r3, [pc, #20]	@ (8008334 <_svfiprintf_r+0x1f0>)
 800831e:	a904      	add	r1, sp, #16
 8008320:	4638      	mov	r0, r7
 8008322:	f000 f879 	bl	8008418 <_printf_i>
 8008326:	e7ed      	b.n	8008304 <_svfiprintf_r+0x1c0>
 8008328:	0800881c 	.word	0x0800881c
 800832c:	08008826 	.word	0x08008826
 8008330:	00000000 	.word	0x00000000
 8008334:	0800808d 	.word	0x0800808d
 8008338:	08008822 	.word	0x08008822

0800833c <_printf_common>:
 800833c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008340:	4616      	mov	r6, r2
 8008342:	4698      	mov	r8, r3
 8008344:	688a      	ldr	r2, [r1, #8]
 8008346:	690b      	ldr	r3, [r1, #16]
 8008348:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800834c:	4293      	cmp	r3, r2
 800834e:	bfb8      	it	lt
 8008350:	4613      	movlt	r3, r2
 8008352:	6033      	str	r3, [r6, #0]
 8008354:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008358:	4607      	mov	r7, r0
 800835a:	460c      	mov	r4, r1
 800835c:	b10a      	cbz	r2, 8008362 <_printf_common+0x26>
 800835e:	3301      	adds	r3, #1
 8008360:	6033      	str	r3, [r6, #0]
 8008362:	6823      	ldr	r3, [r4, #0]
 8008364:	0699      	lsls	r1, r3, #26
 8008366:	bf42      	ittt	mi
 8008368:	6833      	ldrmi	r3, [r6, #0]
 800836a:	3302      	addmi	r3, #2
 800836c:	6033      	strmi	r3, [r6, #0]
 800836e:	6825      	ldr	r5, [r4, #0]
 8008370:	f015 0506 	ands.w	r5, r5, #6
 8008374:	d106      	bne.n	8008384 <_printf_common+0x48>
 8008376:	f104 0a19 	add.w	sl, r4, #25
 800837a:	68e3      	ldr	r3, [r4, #12]
 800837c:	6832      	ldr	r2, [r6, #0]
 800837e:	1a9b      	subs	r3, r3, r2
 8008380:	42ab      	cmp	r3, r5
 8008382:	dc26      	bgt.n	80083d2 <_printf_common+0x96>
 8008384:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008388:	6822      	ldr	r2, [r4, #0]
 800838a:	3b00      	subs	r3, #0
 800838c:	bf18      	it	ne
 800838e:	2301      	movne	r3, #1
 8008390:	0692      	lsls	r2, r2, #26
 8008392:	d42b      	bmi.n	80083ec <_printf_common+0xb0>
 8008394:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008398:	4641      	mov	r1, r8
 800839a:	4638      	mov	r0, r7
 800839c:	47c8      	blx	r9
 800839e:	3001      	adds	r0, #1
 80083a0:	d01e      	beq.n	80083e0 <_printf_common+0xa4>
 80083a2:	6823      	ldr	r3, [r4, #0]
 80083a4:	6922      	ldr	r2, [r4, #16]
 80083a6:	f003 0306 	and.w	r3, r3, #6
 80083aa:	2b04      	cmp	r3, #4
 80083ac:	bf02      	ittt	eq
 80083ae:	68e5      	ldreq	r5, [r4, #12]
 80083b0:	6833      	ldreq	r3, [r6, #0]
 80083b2:	1aed      	subeq	r5, r5, r3
 80083b4:	68a3      	ldr	r3, [r4, #8]
 80083b6:	bf0c      	ite	eq
 80083b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80083bc:	2500      	movne	r5, #0
 80083be:	4293      	cmp	r3, r2
 80083c0:	bfc4      	itt	gt
 80083c2:	1a9b      	subgt	r3, r3, r2
 80083c4:	18ed      	addgt	r5, r5, r3
 80083c6:	2600      	movs	r6, #0
 80083c8:	341a      	adds	r4, #26
 80083ca:	42b5      	cmp	r5, r6
 80083cc:	d11a      	bne.n	8008404 <_printf_common+0xc8>
 80083ce:	2000      	movs	r0, #0
 80083d0:	e008      	b.n	80083e4 <_printf_common+0xa8>
 80083d2:	2301      	movs	r3, #1
 80083d4:	4652      	mov	r2, sl
 80083d6:	4641      	mov	r1, r8
 80083d8:	4638      	mov	r0, r7
 80083da:	47c8      	blx	r9
 80083dc:	3001      	adds	r0, #1
 80083de:	d103      	bne.n	80083e8 <_printf_common+0xac>
 80083e0:	f04f 30ff 	mov.w	r0, #4294967295
 80083e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083e8:	3501      	adds	r5, #1
 80083ea:	e7c6      	b.n	800837a <_printf_common+0x3e>
 80083ec:	18e1      	adds	r1, r4, r3
 80083ee:	1c5a      	adds	r2, r3, #1
 80083f0:	2030      	movs	r0, #48	@ 0x30
 80083f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80083f6:	4422      	add	r2, r4
 80083f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80083fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008400:	3302      	adds	r3, #2
 8008402:	e7c7      	b.n	8008394 <_printf_common+0x58>
 8008404:	2301      	movs	r3, #1
 8008406:	4622      	mov	r2, r4
 8008408:	4641      	mov	r1, r8
 800840a:	4638      	mov	r0, r7
 800840c:	47c8      	blx	r9
 800840e:	3001      	adds	r0, #1
 8008410:	d0e6      	beq.n	80083e0 <_printf_common+0xa4>
 8008412:	3601      	adds	r6, #1
 8008414:	e7d9      	b.n	80083ca <_printf_common+0x8e>
	...

08008418 <_printf_i>:
 8008418:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800841c:	7e0f      	ldrb	r7, [r1, #24]
 800841e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008420:	2f78      	cmp	r7, #120	@ 0x78
 8008422:	4691      	mov	r9, r2
 8008424:	4680      	mov	r8, r0
 8008426:	460c      	mov	r4, r1
 8008428:	469a      	mov	sl, r3
 800842a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800842e:	d807      	bhi.n	8008440 <_printf_i+0x28>
 8008430:	2f62      	cmp	r7, #98	@ 0x62
 8008432:	d80a      	bhi.n	800844a <_printf_i+0x32>
 8008434:	2f00      	cmp	r7, #0
 8008436:	f000 80d1 	beq.w	80085dc <_printf_i+0x1c4>
 800843a:	2f58      	cmp	r7, #88	@ 0x58
 800843c:	f000 80b8 	beq.w	80085b0 <_printf_i+0x198>
 8008440:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008444:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008448:	e03a      	b.n	80084c0 <_printf_i+0xa8>
 800844a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800844e:	2b15      	cmp	r3, #21
 8008450:	d8f6      	bhi.n	8008440 <_printf_i+0x28>
 8008452:	a101      	add	r1, pc, #4	@ (adr r1, 8008458 <_printf_i+0x40>)
 8008454:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008458:	080084b1 	.word	0x080084b1
 800845c:	080084c5 	.word	0x080084c5
 8008460:	08008441 	.word	0x08008441
 8008464:	08008441 	.word	0x08008441
 8008468:	08008441 	.word	0x08008441
 800846c:	08008441 	.word	0x08008441
 8008470:	080084c5 	.word	0x080084c5
 8008474:	08008441 	.word	0x08008441
 8008478:	08008441 	.word	0x08008441
 800847c:	08008441 	.word	0x08008441
 8008480:	08008441 	.word	0x08008441
 8008484:	080085c3 	.word	0x080085c3
 8008488:	080084ef 	.word	0x080084ef
 800848c:	0800857d 	.word	0x0800857d
 8008490:	08008441 	.word	0x08008441
 8008494:	08008441 	.word	0x08008441
 8008498:	080085e5 	.word	0x080085e5
 800849c:	08008441 	.word	0x08008441
 80084a0:	080084ef 	.word	0x080084ef
 80084a4:	08008441 	.word	0x08008441
 80084a8:	08008441 	.word	0x08008441
 80084ac:	08008585 	.word	0x08008585
 80084b0:	6833      	ldr	r3, [r6, #0]
 80084b2:	1d1a      	adds	r2, r3, #4
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	6032      	str	r2, [r6, #0]
 80084b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80084bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80084c0:	2301      	movs	r3, #1
 80084c2:	e09c      	b.n	80085fe <_printf_i+0x1e6>
 80084c4:	6833      	ldr	r3, [r6, #0]
 80084c6:	6820      	ldr	r0, [r4, #0]
 80084c8:	1d19      	adds	r1, r3, #4
 80084ca:	6031      	str	r1, [r6, #0]
 80084cc:	0606      	lsls	r6, r0, #24
 80084ce:	d501      	bpl.n	80084d4 <_printf_i+0xbc>
 80084d0:	681d      	ldr	r5, [r3, #0]
 80084d2:	e003      	b.n	80084dc <_printf_i+0xc4>
 80084d4:	0645      	lsls	r5, r0, #25
 80084d6:	d5fb      	bpl.n	80084d0 <_printf_i+0xb8>
 80084d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80084dc:	2d00      	cmp	r5, #0
 80084de:	da03      	bge.n	80084e8 <_printf_i+0xd0>
 80084e0:	232d      	movs	r3, #45	@ 0x2d
 80084e2:	426d      	negs	r5, r5
 80084e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80084e8:	4858      	ldr	r0, [pc, #352]	@ (800864c <_printf_i+0x234>)
 80084ea:	230a      	movs	r3, #10
 80084ec:	e011      	b.n	8008512 <_printf_i+0xfa>
 80084ee:	6821      	ldr	r1, [r4, #0]
 80084f0:	6833      	ldr	r3, [r6, #0]
 80084f2:	0608      	lsls	r0, r1, #24
 80084f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80084f8:	d402      	bmi.n	8008500 <_printf_i+0xe8>
 80084fa:	0649      	lsls	r1, r1, #25
 80084fc:	bf48      	it	mi
 80084fe:	b2ad      	uxthmi	r5, r5
 8008500:	2f6f      	cmp	r7, #111	@ 0x6f
 8008502:	4852      	ldr	r0, [pc, #328]	@ (800864c <_printf_i+0x234>)
 8008504:	6033      	str	r3, [r6, #0]
 8008506:	bf14      	ite	ne
 8008508:	230a      	movne	r3, #10
 800850a:	2308      	moveq	r3, #8
 800850c:	2100      	movs	r1, #0
 800850e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008512:	6866      	ldr	r6, [r4, #4]
 8008514:	60a6      	str	r6, [r4, #8]
 8008516:	2e00      	cmp	r6, #0
 8008518:	db05      	blt.n	8008526 <_printf_i+0x10e>
 800851a:	6821      	ldr	r1, [r4, #0]
 800851c:	432e      	orrs	r6, r5
 800851e:	f021 0104 	bic.w	r1, r1, #4
 8008522:	6021      	str	r1, [r4, #0]
 8008524:	d04b      	beq.n	80085be <_printf_i+0x1a6>
 8008526:	4616      	mov	r6, r2
 8008528:	fbb5 f1f3 	udiv	r1, r5, r3
 800852c:	fb03 5711 	mls	r7, r3, r1, r5
 8008530:	5dc7      	ldrb	r7, [r0, r7]
 8008532:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008536:	462f      	mov	r7, r5
 8008538:	42bb      	cmp	r3, r7
 800853a:	460d      	mov	r5, r1
 800853c:	d9f4      	bls.n	8008528 <_printf_i+0x110>
 800853e:	2b08      	cmp	r3, #8
 8008540:	d10b      	bne.n	800855a <_printf_i+0x142>
 8008542:	6823      	ldr	r3, [r4, #0]
 8008544:	07df      	lsls	r7, r3, #31
 8008546:	d508      	bpl.n	800855a <_printf_i+0x142>
 8008548:	6923      	ldr	r3, [r4, #16]
 800854a:	6861      	ldr	r1, [r4, #4]
 800854c:	4299      	cmp	r1, r3
 800854e:	bfde      	ittt	le
 8008550:	2330      	movle	r3, #48	@ 0x30
 8008552:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008556:	f106 36ff 	addle.w	r6, r6, #4294967295
 800855a:	1b92      	subs	r2, r2, r6
 800855c:	6122      	str	r2, [r4, #16]
 800855e:	f8cd a000 	str.w	sl, [sp]
 8008562:	464b      	mov	r3, r9
 8008564:	aa03      	add	r2, sp, #12
 8008566:	4621      	mov	r1, r4
 8008568:	4640      	mov	r0, r8
 800856a:	f7ff fee7 	bl	800833c <_printf_common>
 800856e:	3001      	adds	r0, #1
 8008570:	d14a      	bne.n	8008608 <_printf_i+0x1f0>
 8008572:	f04f 30ff 	mov.w	r0, #4294967295
 8008576:	b004      	add	sp, #16
 8008578:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800857c:	6823      	ldr	r3, [r4, #0]
 800857e:	f043 0320 	orr.w	r3, r3, #32
 8008582:	6023      	str	r3, [r4, #0]
 8008584:	4832      	ldr	r0, [pc, #200]	@ (8008650 <_printf_i+0x238>)
 8008586:	2778      	movs	r7, #120	@ 0x78
 8008588:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800858c:	6823      	ldr	r3, [r4, #0]
 800858e:	6831      	ldr	r1, [r6, #0]
 8008590:	061f      	lsls	r7, r3, #24
 8008592:	f851 5b04 	ldr.w	r5, [r1], #4
 8008596:	d402      	bmi.n	800859e <_printf_i+0x186>
 8008598:	065f      	lsls	r7, r3, #25
 800859a:	bf48      	it	mi
 800859c:	b2ad      	uxthmi	r5, r5
 800859e:	6031      	str	r1, [r6, #0]
 80085a0:	07d9      	lsls	r1, r3, #31
 80085a2:	bf44      	itt	mi
 80085a4:	f043 0320 	orrmi.w	r3, r3, #32
 80085a8:	6023      	strmi	r3, [r4, #0]
 80085aa:	b11d      	cbz	r5, 80085b4 <_printf_i+0x19c>
 80085ac:	2310      	movs	r3, #16
 80085ae:	e7ad      	b.n	800850c <_printf_i+0xf4>
 80085b0:	4826      	ldr	r0, [pc, #152]	@ (800864c <_printf_i+0x234>)
 80085b2:	e7e9      	b.n	8008588 <_printf_i+0x170>
 80085b4:	6823      	ldr	r3, [r4, #0]
 80085b6:	f023 0320 	bic.w	r3, r3, #32
 80085ba:	6023      	str	r3, [r4, #0]
 80085bc:	e7f6      	b.n	80085ac <_printf_i+0x194>
 80085be:	4616      	mov	r6, r2
 80085c0:	e7bd      	b.n	800853e <_printf_i+0x126>
 80085c2:	6833      	ldr	r3, [r6, #0]
 80085c4:	6825      	ldr	r5, [r4, #0]
 80085c6:	6961      	ldr	r1, [r4, #20]
 80085c8:	1d18      	adds	r0, r3, #4
 80085ca:	6030      	str	r0, [r6, #0]
 80085cc:	062e      	lsls	r6, r5, #24
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	d501      	bpl.n	80085d6 <_printf_i+0x1be>
 80085d2:	6019      	str	r1, [r3, #0]
 80085d4:	e002      	b.n	80085dc <_printf_i+0x1c4>
 80085d6:	0668      	lsls	r0, r5, #25
 80085d8:	d5fb      	bpl.n	80085d2 <_printf_i+0x1ba>
 80085da:	8019      	strh	r1, [r3, #0]
 80085dc:	2300      	movs	r3, #0
 80085de:	6123      	str	r3, [r4, #16]
 80085e0:	4616      	mov	r6, r2
 80085e2:	e7bc      	b.n	800855e <_printf_i+0x146>
 80085e4:	6833      	ldr	r3, [r6, #0]
 80085e6:	1d1a      	adds	r2, r3, #4
 80085e8:	6032      	str	r2, [r6, #0]
 80085ea:	681e      	ldr	r6, [r3, #0]
 80085ec:	6862      	ldr	r2, [r4, #4]
 80085ee:	2100      	movs	r1, #0
 80085f0:	4630      	mov	r0, r6
 80085f2:	f7f7 fded 	bl	80001d0 <memchr>
 80085f6:	b108      	cbz	r0, 80085fc <_printf_i+0x1e4>
 80085f8:	1b80      	subs	r0, r0, r6
 80085fa:	6060      	str	r0, [r4, #4]
 80085fc:	6863      	ldr	r3, [r4, #4]
 80085fe:	6123      	str	r3, [r4, #16]
 8008600:	2300      	movs	r3, #0
 8008602:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008606:	e7aa      	b.n	800855e <_printf_i+0x146>
 8008608:	6923      	ldr	r3, [r4, #16]
 800860a:	4632      	mov	r2, r6
 800860c:	4649      	mov	r1, r9
 800860e:	4640      	mov	r0, r8
 8008610:	47d0      	blx	sl
 8008612:	3001      	adds	r0, #1
 8008614:	d0ad      	beq.n	8008572 <_printf_i+0x15a>
 8008616:	6823      	ldr	r3, [r4, #0]
 8008618:	079b      	lsls	r3, r3, #30
 800861a:	d413      	bmi.n	8008644 <_printf_i+0x22c>
 800861c:	68e0      	ldr	r0, [r4, #12]
 800861e:	9b03      	ldr	r3, [sp, #12]
 8008620:	4298      	cmp	r0, r3
 8008622:	bfb8      	it	lt
 8008624:	4618      	movlt	r0, r3
 8008626:	e7a6      	b.n	8008576 <_printf_i+0x15e>
 8008628:	2301      	movs	r3, #1
 800862a:	4632      	mov	r2, r6
 800862c:	4649      	mov	r1, r9
 800862e:	4640      	mov	r0, r8
 8008630:	47d0      	blx	sl
 8008632:	3001      	adds	r0, #1
 8008634:	d09d      	beq.n	8008572 <_printf_i+0x15a>
 8008636:	3501      	adds	r5, #1
 8008638:	68e3      	ldr	r3, [r4, #12]
 800863a:	9903      	ldr	r1, [sp, #12]
 800863c:	1a5b      	subs	r3, r3, r1
 800863e:	42ab      	cmp	r3, r5
 8008640:	dcf2      	bgt.n	8008628 <_printf_i+0x210>
 8008642:	e7eb      	b.n	800861c <_printf_i+0x204>
 8008644:	2500      	movs	r5, #0
 8008646:	f104 0619 	add.w	r6, r4, #25
 800864a:	e7f5      	b.n	8008638 <_printf_i+0x220>
 800864c:	0800882d 	.word	0x0800882d
 8008650:	0800883e 	.word	0x0800883e

08008654 <memmove>:
 8008654:	4288      	cmp	r0, r1
 8008656:	b510      	push	{r4, lr}
 8008658:	eb01 0402 	add.w	r4, r1, r2
 800865c:	d902      	bls.n	8008664 <memmove+0x10>
 800865e:	4284      	cmp	r4, r0
 8008660:	4623      	mov	r3, r4
 8008662:	d807      	bhi.n	8008674 <memmove+0x20>
 8008664:	1e43      	subs	r3, r0, #1
 8008666:	42a1      	cmp	r1, r4
 8008668:	d008      	beq.n	800867c <memmove+0x28>
 800866a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800866e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008672:	e7f8      	b.n	8008666 <memmove+0x12>
 8008674:	4402      	add	r2, r0
 8008676:	4601      	mov	r1, r0
 8008678:	428a      	cmp	r2, r1
 800867a:	d100      	bne.n	800867e <memmove+0x2a>
 800867c:	bd10      	pop	{r4, pc}
 800867e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008682:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008686:	e7f7      	b.n	8008678 <memmove+0x24>

08008688 <_sbrk_r>:
 8008688:	b538      	push	{r3, r4, r5, lr}
 800868a:	4d06      	ldr	r5, [pc, #24]	@ (80086a4 <_sbrk_r+0x1c>)
 800868c:	2300      	movs	r3, #0
 800868e:	4604      	mov	r4, r0
 8008690:	4608      	mov	r0, r1
 8008692:	602b      	str	r3, [r5, #0]
 8008694:	f7f9 fa2e 	bl	8001af4 <_sbrk>
 8008698:	1c43      	adds	r3, r0, #1
 800869a:	d102      	bne.n	80086a2 <_sbrk_r+0x1a>
 800869c:	682b      	ldr	r3, [r5, #0]
 800869e:	b103      	cbz	r3, 80086a2 <_sbrk_r+0x1a>
 80086a0:	6023      	str	r3, [r4, #0]
 80086a2:	bd38      	pop	{r3, r4, r5, pc}
 80086a4:	20004cf8 	.word	0x20004cf8

080086a8 <_realloc_r>:
 80086a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086ac:	4607      	mov	r7, r0
 80086ae:	4614      	mov	r4, r2
 80086b0:	460d      	mov	r5, r1
 80086b2:	b921      	cbnz	r1, 80086be <_realloc_r+0x16>
 80086b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80086b8:	4611      	mov	r1, r2
 80086ba:	f7ff bc5b 	b.w	8007f74 <_malloc_r>
 80086be:	b92a      	cbnz	r2, 80086cc <_realloc_r+0x24>
 80086c0:	f7ff fbec 	bl	8007e9c <_free_r>
 80086c4:	4625      	mov	r5, r4
 80086c6:	4628      	mov	r0, r5
 80086c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086cc:	f000 f81a 	bl	8008704 <_malloc_usable_size_r>
 80086d0:	4284      	cmp	r4, r0
 80086d2:	4606      	mov	r6, r0
 80086d4:	d802      	bhi.n	80086dc <_realloc_r+0x34>
 80086d6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80086da:	d8f4      	bhi.n	80086c6 <_realloc_r+0x1e>
 80086dc:	4621      	mov	r1, r4
 80086de:	4638      	mov	r0, r7
 80086e0:	f7ff fc48 	bl	8007f74 <_malloc_r>
 80086e4:	4680      	mov	r8, r0
 80086e6:	b908      	cbnz	r0, 80086ec <_realloc_r+0x44>
 80086e8:	4645      	mov	r5, r8
 80086ea:	e7ec      	b.n	80086c6 <_realloc_r+0x1e>
 80086ec:	42b4      	cmp	r4, r6
 80086ee:	4622      	mov	r2, r4
 80086f0:	4629      	mov	r1, r5
 80086f2:	bf28      	it	cs
 80086f4:	4632      	movcs	r2, r6
 80086f6:	f7ff fbc3 	bl	8007e80 <memcpy>
 80086fa:	4629      	mov	r1, r5
 80086fc:	4638      	mov	r0, r7
 80086fe:	f7ff fbcd 	bl	8007e9c <_free_r>
 8008702:	e7f1      	b.n	80086e8 <_realloc_r+0x40>

08008704 <_malloc_usable_size_r>:
 8008704:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008708:	1f18      	subs	r0, r3, #4
 800870a:	2b00      	cmp	r3, #0
 800870c:	bfbc      	itt	lt
 800870e:	580b      	ldrlt	r3, [r1, r0]
 8008710:	18c0      	addlt	r0, r0, r3
 8008712:	4770      	bx	lr

08008714 <_init>:
 8008714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008716:	bf00      	nop
 8008718:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800871a:	bc08      	pop	{r3}
 800871c:	469e      	mov	lr, r3
 800871e:	4770      	bx	lr

08008720 <_fini>:
 8008720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008722:	bf00      	nop
 8008724:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008726:	bc08      	pop	{r3}
 8008728:	469e      	mov	lr, r3
 800872a:	4770      	bx	lr
