<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sparc › math-emu › math_64.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>math_64.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/sparc64/math-emu/math.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1997,1999 Jakub Jelinek (jj@ultra.linux.cz)</span>
<span class="cm"> * Copyright (C) 1999 David S. Miller (davem@redhat.com)</span>
<span class="cm"> *</span>
<span class="cm"> * Emulation routines originate from soft-fp package, which is part</span>
<span class="cm"> * of glibc and has appropriate copyrights in it.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/perf_event.h&gt;</span>

<span class="cp">#include &lt;asm/fpumacro.h&gt;</span>
<span class="cp">#include &lt;asm/ptrace.h&gt;</span>
<span class="cp">#include &lt;asm/uaccess.h&gt;</span>
<span class="cp">#include &lt;asm/cacheflush.h&gt;</span>

<span class="cp">#include &quot;sfp-util_64.h&quot;</span>
<span class="cp">#include &lt;math-emu/soft-fp.h&gt;</span>
<span class="cp">#include &lt;math-emu/single.h&gt;</span>
<span class="cp">#include &lt;math-emu/double.h&gt;</span>
<span class="cp">#include &lt;math-emu/quad.h&gt;</span>

<span class="cm">/* QUAD - ftt == 3 */</span>
<span class="cp">#define FMOVQ	0x003</span>
<span class="cp">#define FNEGQ	0x007</span>
<span class="cp">#define FABSQ	0x00b</span>
<span class="cp">#define FSQRTQ	0x02b</span>
<span class="cp">#define FADDQ	0x043</span>
<span class="cp">#define FSUBQ	0x047</span>
<span class="cp">#define FMULQ	0x04b</span>
<span class="cp">#define FDIVQ	0x04f</span>
<span class="cp">#define FDMULQ	0x06e</span>
<span class="cp">#define FQTOX	0x083</span>
<span class="cp">#define FXTOQ	0x08c</span>
<span class="cp">#define FQTOS	0x0c7</span>
<span class="cp">#define FQTOD	0x0cb</span>
<span class="cp">#define FITOQ	0x0cc</span>
<span class="cp">#define FSTOQ	0x0cd</span>
<span class="cp">#define FDTOQ	0x0ce</span>
<span class="cp">#define FQTOI	0x0d3</span>
<span class="cm">/* SUBNORMAL - ftt == 2 */</span>
<span class="cp">#define FSQRTS	0x029</span>
<span class="cp">#define FSQRTD	0x02a</span>
<span class="cp">#define FADDS	0x041</span>
<span class="cp">#define FADDD	0x042</span>
<span class="cp">#define FSUBS	0x045</span>
<span class="cp">#define FSUBD	0x046</span>
<span class="cp">#define FMULS	0x049</span>
<span class="cp">#define FMULD	0x04a</span>
<span class="cp">#define FDIVS	0x04d</span>
<span class="cp">#define FDIVD	0x04e</span>
<span class="cp">#define FSMULD	0x069</span>
<span class="cp">#define FSTOX	0x081</span>
<span class="cp">#define FDTOX	0x082</span>
<span class="cp">#define FDTOS	0x0c6</span>
<span class="cp">#define FSTOD	0x0c9</span>
<span class="cp">#define FSTOI	0x0d1</span>
<span class="cp">#define FDTOI	0x0d2</span>
<span class="cp">#define FXTOS	0x084 </span><span class="cm">/* Only Ultra-III generates this. */</span><span class="cp"></span>
<span class="cp">#define FXTOD	0x088 </span><span class="cm">/* Only Ultra-III generates this. */</span><span class="cp"></span>
<span class="cp">#if 0</span><span class="c">	/* Optimized inline in sparc64/kernel/entry.S */</span>
<span class="c">#define FITOS	0x0c4 /* Only Ultra-III generates this. */</span>
<span class="cp">#endif</span>
<span class="cp">#define FITOD	0x0c8 </span><span class="cm">/* Only Ultra-III generates this. */</span><span class="cp"></span>
<span class="cm">/* FPOP2 */</span>
<span class="cp">#define FCMPQ	0x053</span>
<span class="cp">#define FCMPEQ	0x057</span>
<span class="cp">#define FMOVQ0	0x003</span>
<span class="cp">#define FMOVQ1	0x043</span>
<span class="cp">#define FMOVQ2	0x083</span>
<span class="cp">#define FMOVQ3	0x0c3</span>
<span class="cp">#define FMOVQI	0x103</span>
<span class="cp">#define FMOVQX	0x183</span>
<span class="cp">#define FMOVQZ	0x027</span>
<span class="cp">#define FMOVQLE	0x047</span>
<span class="cp">#define FMOVQLZ 0x067</span>
<span class="cp">#define FMOVQNZ	0x0a7</span>
<span class="cp">#define FMOVQGZ	0x0c7</span>
<span class="cp">#define FMOVQGE 0x0e7</span>

<span class="cp">#define FSR_TEM_SHIFT	23UL</span>
<span class="cp">#define FSR_TEM_MASK	(0x1fUL &lt;&lt; FSR_TEM_SHIFT)</span>
<span class="cp">#define FSR_AEXC_SHIFT	5UL</span>
<span class="cp">#define FSR_AEXC_MASK	(0x1fUL &lt;&lt; FSR_AEXC_SHIFT)</span>
<span class="cp">#define FSR_CEXC_SHIFT	0UL</span>
<span class="cp">#define FSR_CEXC_MASK	(0x1fUL &lt;&lt; FSR_CEXC_SHIFT)</span>

<span class="cm">/* All routines returning an exception to raise should detect</span>
<span class="cm"> * such exceptions _before_ rounding to be consistent with</span>
<span class="cm"> * the behavior of the hardware in the implemented cases</span>
<span class="cm"> * (and thus with the recommendations in the V9 architecture</span>
<span class="cm"> * manual).</span>
<span class="cm"> *</span>
<span class="cm"> * We return 0 if a SIGFPE should be sent, 1 otherwise.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">record_exception</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span> <span class="kt">int</span> <span class="n">eflag</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">fsr</span> <span class="o">=</span> <span class="n">current_thread_info</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">xfsr</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">would_trap</span><span class="p">;</span>

	<span class="cm">/* Determine if this exception would have generated a trap. */</span>
	<span class="n">would_trap</span> <span class="o">=</span> <span class="p">(</span><span class="n">fsr</span> <span class="o">&amp;</span> <span class="p">((</span><span class="kt">long</span><span class="p">)</span><span class="n">eflag</span> <span class="o">&lt;&lt;</span> <span class="n">FSR_TEM_SHIFT</span><span class="p">))</span> <span class="o">!=</span> <span class="mi">0UL</span><span class="p">;</span>

	<span class="cm">/* If trapping, we only want to signal one bit. */</span>
	<span class="k">if</span><span class="p">(</span><span class="n">would_trap</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">eflag</span> <span class="o">&amp;=</span> <span class="p">((</span><span class="n">fsr</span> <span class="o">&amp;</span> <span class="n">FSR_TEM_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">FSR_TEM_SHIFT</span><span class="p">);</span>
		<span class="k">if</span><span class="p">((</span><span class="n">eflag</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">eflag</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span><span class="p">(</span><span class="n">eflag</span> <span class="o">&amp;</span> <span class="n">FP_EX_INVALID</span><span class="p">)</span>
				<span class="n">eflag</span> <span class="o">=</span> <span class="n">FP_EX_INVALID</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">eflag</span> <span class="o">&amp;</span> <span class="n">FP_EX_OVERFLOW</span><span class="p">)</span>
				<span class="n">eflag</span> <span class="o">=</span> <span class="n">FP_EX_OVERFLOW</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">eflag</span> <span class="o">&amp;</span> <span class="n">FP_EX_UNDERFLOW</span><span class="p">)</span>
				<span class="n">eflag</span> <span class="o">=</span> <span class="n">FP_EX_UNDERFLOW</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">eflag</span> <span class="o">&amp;</span> <span class="n">FP_EX_DIVZERO</span><span class="p">)</span>
				<span class="n">eflag</span> <span class="o">=</span> <span class="n">FP_EX_DIVZERO</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">eflag</span> <span class="o">&amp;</span> <span class="n">FP_EX_INEXACT</span><span class="p">)</span>
				<span class="n">eflag</span> <span class="o">=</span> <span class="n">FP_EX_INEXACT</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Set CEXC, here is the rule:</span>
<span class="cm">	 *</span>
<span class="cm">	 *    In general all FPU ops will set one and only one</span>
<span class="cm">	 *    bit in the CEXC field, this is always the case</span>
<span class="cm">	 *    when the IEEE exception trap is enabled in TEM.</span>
<span class="cm">	 */</span>
	<span class="n">fsr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">FSR_CEXC_MASK</span><span class="p">);</span>
	<span class="n">fsr</span> <span class="o">|=</span> <span class="p">((</span><span class="kt">long</span><span class="p">)</span><span class="n">eflag</span> <span class="o">&lt;&lt;</span> <span class="n">FSR_CEXC_SHIFT</span><span class="p">);</span>

	<span class="cm">/* Set the AEXC field, rule is:</span>
<span class="cm">	 *</span>
<span class="cm">	 *    If a trap would not be generated, the</span>
<span class="cm">	 *    CEXC just generated is OR&#39;d into the</span>
<span class="cm">	 *    existing value of AEXC.</span>
<span class="cm">	 */</span>
	<span class="k">if</span><span class="p">(</span><span class="n">would_trap</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">fsr</span> <span class="o">|=</span> <span class="p">((</span><span class="kt">long</span><span class="p">)</span><span class="n">eflag</span> <span class="o">&lt;&lt;</span> <span class="n">FSR_AEXC_SHIFT</span><span class="p">);</span>

	<span class="cm">/* If trapping, indicate fault trap type IEEE. */</span>
	<span class="k">if</span><span class="p">(</span><span class="n">would_trap</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">fsr</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">);</span>

	<span class="n">current_thread_info</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">xfsr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">fsr</span><span class="p">;</span>

	<span class="cm">/* If we will not trap, advance the program counter over</span>
<span class="cm">	 * the instruction being handled.</span>
<span class="cm">	 */</span>
	<span class="k">if</span><span class="p">(</span><span class="n">would_trap</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">tpc</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">tnpc</span><span class="p">;</span>
		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">tnpc</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">would_trap</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">typedef</span> <span class="k">union</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">s</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">d</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">q</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="p">}</span> <span class="o">*</span><span class="n">argp</span><span class="p">;</span>

<span class="kt">int</span> <span class="nf">do_mathemu</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span> <span class="k">struct</span> <span class="n">fpustate</span> <span class="o">*</span><span class="n">f</span><span class="p">,</span> <span class="n">bool</span> <span class="n">illegal_insn_trap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pc</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">tpc</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tstate</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">tstate</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">insn</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">type</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/* ftt tells which ftt it may happen in, r is rd, b is rs2 and a is rs1. The *u arg tells</span>
<span class="cm">	   whether the argument should be packed/unpacked (0 - do not unpack/pack, 1 - unpack/pack)</span>
<span class="cm">	   non-u args tells the size of the argument (0 - no argument, 1 - single, 2 - double, 3 - quad */</span>
<span class="cp">#define TYPE(ftt, r, ru, b, bu, a, au) type = (au &lt;&lt; 2) | (a &lt;&lt; 0) | (bu &lt;&lt; 5) | (b &lt;&lt; 3) | (ru &lt;&lt; 8) | (r &lt;&lt; 6) | (ftt &lt;&lt; 9)</span>
	<span class="kt">int</span> <span class="n">freg</span><span class="p">;</span>
	<span class="k">static</span> <span class="n">u64</span> <span class="n">zero</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0L</span><span class="p">,</span> <span class="mi">0L</span> <span class="p">};</span>
	<span class="kt">int</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">FP_DECL_EX</span><span class="p">;</span>
	<span class="n">FP_DECL_S</span><span class="p">(</span><span class="n">SA</span><span class="p">);</span> <span class="n">FP_DECL_S</span><span class="p">(</span><span class="n">SB</span><span class="p">);</span> <span class="n">FP_DECL_S</span><span class="p">(</span><span class="n">SR</span><span class="p">);</span>
	<span class="n">FP_DECL_D</span><span class="p">(</span><span class="n">DA</span><span class="p">);</span> <span class="n">FP_DECL_D</span><span class="p">(</span><span class="n">DB</span><span class="p">);</span> <span class="n">FP_DECL_D</span><span class="p">(</span><span class="n">DR</span><span class="p">);</span>
	<span class="n">FP_DECL_Q</span><span class="p">(</span><span class="n">QA</span><span class="p">);</span> <span class="n">FP_DECL_Q</span><span class="p">(</span><span class="n">QB</span><span class="p">);</span> <span class="n">FP_DECL_Q</span><span class="p">(</span><span class="n">QR</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">IR</span><span class="p">;</span>
	<span class="kt">long</span> <span class="n">XR</span><span class="p">,</span> <span class="n">xfsr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tstate</span> <span class="o">&amp;</span> <span class="n">TSTATE_PRIV</span><span class="p">)</span>
		<span class="n">die_if_kernel</span><span class="p">(</span><span class="s">&quot;unfinished/unimplemented FPop from kernel&quot;</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>
	<span class="n">perf_sw_event</span><span class="p">(</span><span class="n">PERF_COUNT_SW_EMULATION_FAULTS</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">regs</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">test_thread_flag</span><span class="p">(</span><span class="n">TIF_32BIT</span><span class="p">))</span>
		<span class="n">pc</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">pc</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">get_user</span><span class="p">(</span><span class="n">insn</span><span class="p">,</span> <span class="p">(</span><span class="n">u32</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)</span> <span class="n">pc</span><span class="p">)</span> <span class="o">!=</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">insn</span> <span class="o">&amp;</span> <span class="mh">0xc1f80000</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x81a00000</span><span class="p">)</span> <span class="cm">/* FPOP1 */</span> <span class="p">{</span>
			<span class="k">switch</span> <span class="p">((</span><span class="n">insn</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1ff</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* QUAD - ftt == 3 */</span>
			<span class="k">case</span> <span class="n">FMOVQ</span>:
			<span class="k">case</span> <span class="n">FNEGQ</span>:
			<span class="k">case</span> <span class="n">FABSQ</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">FSQRTQ</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">FADDQ</span>:
			<span class="k">case</span> <span class="n">FSUBQ</span>:
			<span class="k">case</span> <span class="n">FMULQ</span>:
			<span class="k">case</span> <span class="n">FDIVQ</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">FDMULQ</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">FQTOX</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">FXTOQ</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">FQTOS</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">FQTOD</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">FITOQ</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">FSTOQ</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">FDTOQ</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">FQTOI</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>

			<span class="cm">/* We can get either unimplemented or unfinished</span>
<span class="cm">			 * for these cases.  Pre-Niagara systems generate</span>
<span class="cm">			 * unfinished fpop for SUBNORMAL cases, and Niagara</span>
<span class="cm">			 * always gives unimplemented fpop for fsqrt{s,d}.</span>
<span class="cm">			 */</span>
			<span class="k">case</span> <span class="n">FSQRTS</span>: <span class="p">{</span>
				<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">x</span> <span class="o">=</span> <span class="n">current_thread_info</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">xfsr</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>

				<span class="n">x</span> <span class="o">=</span> <span class="p">(</span><span class="n">x</span> <span class="o">&gt;&gt;</span> <span class="mi">14</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">;</span>
				<span class="n">TYPE</span><span class="p">(</span><span class="n">x</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="k">case</span> <span class="n">FSQRTD</span>: <span class="p">{</span>
				<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">x</span> <span class="o">=</span> <span class="n">current_thread_info</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">xfsr</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>

				<span class="n">x</span> <span class="o">=</span> <span class="p">(</span><span class="n">x</span> <span class="o">&gt;&gt;</span> <span class="mi">14</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">;</span>
				<span class="n">TYPE</span><span class="p">(</span><span class="n">x</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="cm">/* SUBNORMAL - ftt == 2 */</span>
			<span class="k">case</span> <span class="n">FADDD</span>:
			<span class="k">case</span> <span class="n">FSUBD</span>:
			<span class="k">case</span> <span class="n">FMULD</span>:
			<span class="k">case</span> <span class="n">FDIVD</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">FADDS</span>:
			<span class="k">case</span> <span class="n">FSUBS</span>:
			<span class="k">case</span> <span class="n">FMULS</span>:
			<span class="k">case</span> <span class="n">FDIVS</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">FSMULD</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">FSTOX</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">FDTOX</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">FDTOS</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">FSTOD</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">FSTOI</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">FDTOI</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>

			<span class="cm">/* Only Ultra-III generates these */</span>
			<span class="k">case</span> <span class="n">FXTOS</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">FXTOD</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
<span class="cp">#if 0</span><span class="c">			/* Optimized inline in sparc64/kernel/entry.S */</span>
<span class="c">			case FITOS: TYPE(2,1,1,1,0,0,0); break;</span>
<span class="cp">#endif</span>
			<span class="k">case</span> <span class="n">FITOD</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">insn</span> <span class="o">&amp;</span> <span class="mh">0xc1f80000</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x81a80000</span><span class="p">)</span> <span class="cm">/* FPOP2 */</span> <span class="p">{</span>
			<span class="n">IR</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="k">switch</span> <span class="p">((</span><span class="n">insn</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1ff</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="n">FCMPQ</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">FCMPEQ</span>: <span class="n">TYPE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
			<span class="cm">/* Now the conditional fmovq support */</span>
			<span class="k">case</span> <span class="n">FMOVQ0</span>:
			<span class="k">case</span> <span class="n">FMOVQ1</span>:
			<span class="k">case</span> <span class="n">FMOVQ2</span>:
			<span class="k">case</span> <span class="n">FMOVQ3</span>:
				<span class="cm">/* fmovq %fccX, %fY, %fZ */</span>
				<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">((</span><span class="n">insn</span> <span class="o">&gt;&gt;</span> <span class="mi">11</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">))</span>
					<span class="n">XR</span> <span class="o">=</span> <span class="n">current_thread_info</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">xfsr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">;</span>
				<span class="k">else</span>
					<span class="n">XR</span> <span class="o">=</span> <span class="n">current_thread_info</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">xfsr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">30</span> <span class="o">+</span> <span class="p">((</span><span class="n">insn</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x6</span><span class="p">));</span>
				<span class="n">XR</span> <span class="o">&amp;=</span> <span class="mi">3</span><span class="p">;</span>
				<span class="n">IR</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="k">switch</span> <span class="p">((</span><span class="n">insn</span> <span class="o">&gt;&gt;</span> <span class="mi">14</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* case 0: IR = 0; break; */</span>			<span class="cm">/* Never */</span>
				<span class="k">case</span> <span class="mi">1</span>: <span class="k">if</span> <span class="p">(</span><span class="n">XR</span><span class="p">)</span> <span class="n">IR</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>			<span class="cm">/* Not Equal */</span>
				<span class="k">case</span> <span class="mi">2</span>: <span class="k">if</span> <span class="p">(</span><span class="n">XR</span> <span class="o">==</span> <span class="mi">1</span> <span class="o">||</span> <span class="n">XR</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="n">IR</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>	<span class="cm">/* Less or Greater */</span>
				<span class="k">case</span> <span class="mi">3</span>: <span class="k">if</span> <span class="p">(</span><span class="n">XR</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="n">IR</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>		<span class="cm">/* Unordered or Less */</span>
				<span class="k">case</span> <span class="mi">4</span>: <span class="k">if</span> <span class="p">(</span><span class="n">XR</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="n">IR</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>		<span class="cm">/* Less */</span>
				<span class="k">case</span> <span class="mi">5</span>: <span class="k">if</span> <span class="p">(</span><span class="n">XR</span> <span class="o">&amp;</span> <span class="mi">2</span><span class="p">)</span> <span class="n">IR</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>		<span class="cm">/* Unordered or Greater */</span>
				<span class="k">case</span> <span class="mi">6</span>: <span class="k">if</span> <span class="p">(</span><span class="n">XR</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="n">IR</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>		<span class="cm">/* Greater */</span>
				<span class="k">case</span> <span class="mi">7</span>: <span class="k">if</span> <span class="p">(</span><span class="n">XR</span> <span class="o">==</span> <span class="mi">3</span><span class="p">)</span> <span class="n">IR</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>		<span class="cm">/* Unordered */</span>
				<span class="p">}</span>
				<span class="k">if</span> <span class="p">((</span><span class="n">insn</span> <span class="o">&gt;&gt;</span> <span class="mi">14</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">8</span><span class="p">)</span>
					<span class="n">IR</span> <span class="o">^=</span> <span class="mi">1</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">FMOVQI</span>:
			<span class="k">case</span> <span class="n">FMOVQX</span>:
				<span class="cm">/* fmovq %[ix]cc, %fY, %fZ */</span>
				<span class="n">XR</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">tstate</span> <span class="o">&gt;&gt;</span> <span class="mi">32</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">((</span><span class="n">insn</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">)</span>
					<span class="n">XR</span> <span class="o">&gt;&gt;=</span> <span class="mi">4</span><span class="p">;</span>
				<span class="n">XR</span> <span class="o">&amp;=</span> <span class="mh">0xf</span><span class="p">;</span>
				<span class="n">IR</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="n">freg</span> <span class="o">=</span> <span class="p">((</span><span class="n">XR</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">^</span> <span class="n">XR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">2</span><span class="p">;</span>
				<span class="k">switch</span> <span class="p">((</span><span class="n">insn</span> <span class="o">&gt;&gt;</span> <span class="mi">14</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* case 0: IR = 0; break; */</span>			<span class="cm">/* Never */</span>
				<span class="k">case</span> <span class="mi">1</span>: <span class="k">if</span> <span class="p">(</span><span class="n">XR</span> <span class="o">&amp;</span> <span class="mi">4</span><span class="p">)</span> <span class="n">IR</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>		<span class="cm">/* Equal */</span>
				<span class="k">case</span> <span class="mi">2</span>: <span class="k">if</span> <span class="p">((</span><span class="n">XR</span> <span class="o">&amp;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">||</span> <span class="n">freg</span><span class="p">)</span> <span class="n">IR</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>	<span class="cm">/* Less or Equal */</span>
				<span class="k">case</span> <span class="mi">3</span>: <span class="k">if</span> <span class="p">(</span><span class="n">freg</span><span class="p">)</span> <span class="n">IR</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>		<span class="cm">/* Less */</span>
				<span class="k">case</span> <span class="mi">4</span>: <span class="k">if</span> <span class="p">(</span><span class="n">XR</span> <span class="o">&amp;</span> <span class="mi">5</span><span class="p">)</span> <span class="n">IR</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>		<span class="cm">/* Less or Equal Unsigned */</span>
				<span class="k">case</span> <span class="mi">5</span>: <span class="k">if</span> <span class="p">(</span><span class="n">XR</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="n">IR</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>		<span class="cm">/* Carry Set */</span>
				<span class="k">case</span> <span class="mi">6</span>: <span class="k">if</span> <span class="p">(</span><span class="n">XR</span> <span class="o">&amp;</span> <span class="mi">8</span><span class="p">)</span> <span class="n">IR</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>		<span class="cm">/* Negative */</span>
				<span class="k">case</span> <span class="mi">7</span>: <span class="k">if</span> <span class="p">(</span><span class="n">XR</span> <span class="o">&amp;</span> <span class="mi">2</span><span class="p">)</span> <span class="n">IR</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>		<span class="cm">/* Overflow Set */</span>
				<span class="p">}</span>
				<span class="k">if</span> <span class="p">((</span><span class="n">insn</span> <span class="o">&gt;&gt;</span> <span class="mi">14</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">8</span><span class="p">)</span>
					<span class="n">IR</span> <span class="o">^=</span> <span class="mi">1</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">FMOVQZ</span>:
			<span class="k">case</span> <span class="n">FMOVQLE</span>:
			<span class="k">case</span> <span class="n">FMOVQLZ</span>:
			<span class="k">case</span> <span class="n">FMOVQNZ</span>:
			<span class="k">case</span> <span class="n">FMOVQGZ</span>:
			<span class="k">case</span> <span class="n">FMOVQGE</span>:
				<span class="n">freg</span> <span class="o">=</span> <span class="p">(</span><span class="n">insn</span> <span class="o">&gt;&gt;</span> <span class="mi">14</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">freg</span><span class="p">)</span>
					<span class="n">XR</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">freg</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">)</span>
					<span class="n">XR</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">u_regs</span><span class="p">[</span><span class="n">freg</span><span class="p">];</span>
				<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">test_thread_flag</span><span class="p">(</span><span class="n">TIF_32BIT</span><span class="p">))</span> <span class="p">{</span>
					<span class="k">struct</span> <span class="n">reg_window32</span> <span class="n">__user</span> <span class="o">*</span><span class="n">win32</span><span class="p">;</span>
					<span class="n">flushw_user</span> <span class="p">();</span>
					<span class="n">win32</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">reg_window32</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)((</span><span class="n">u32</span><span class="p">)</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">u_regs</span><span class="p">[</span><span class="n">UREG_FP</span><span class="p">]));</span>
					<span class="n">get_user</span><span class="p">(</span><span class="n">XR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">win32</span><span class="o">-&gt;</span><span class="n">locals</span><span class="p">[</span><span class="n">freg</span> <span class="o">-</span> <span class="mi">16</span><span class="p">]);</span>
				<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
					<span class="k">struct</span> <span class="n">reg_window</span> <span class="n">__user</span> <span class="o">*</span><span class="n">win</span><span class="p">;</span>
					<span class="n">flushw_user</span> <span class="p">();</span>
					<span class="n">win</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">reg_window</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">u_regs</span><span class="p">[</span><span class="n">UREG_FP</span><span class="p">]</span> <span class="o">+</span> <span class="n">STACK_BIAS</span><span class="p">);</span>
					<span class="n">get_user</span><span class="p">(</span><span class="n">XR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">win</span><span class="o">-&gt;</span><span class="n">locals</span><span class="p">[</span><span class="n">freg</span> <span class="o">-</span> <span class="mi">16</span><span class="p">]);</span>
				<span class="p">}</span>
				<span class="n">IR</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="k">switch</span> <span class="p">((</span><span class="n">insn</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">case</span> <span class="mi">1</span>: <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">XR</span><span class="p">)</span> <span class="n">IR</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>			<span class="cm">/* Register Zero */</span>
				<span class="k">case</span> <span class="mi">2</span>: <span class="k">if</span> <span class="p">(</span><span class="n">XR</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="n">IR</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>		<span class="cm">/* Register Less Than or Equal to Zero */</span>
				<span class="k">case</span> <span class="mi">3</span>: <span class="k">if</span> <span class="p">(</span><span class="n">XR</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="n">IR</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>		<span class="cm">/* Register Less Than Zero */</span>
				<span class="p">}</span>
				<span class="k">if</span> <span class="p">((</span><span class="n">insn</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">4</span><span class="p">)</span>
					<span class="n">IR</span> <span class="o">^=</span> <span class="mi">1</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">IR</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* The fmov test was false. Do a nop instead */</span>
				<span class="n">current_thread_info</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">xfsr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">FSR_CEXC_MASK</span><span class="p">);</span>
				<span class="n">regs</span><span class="o">-&gt;</span><span class="n">tpc</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">tnpc</span><span class="p">;</span>
				<span class="n">regs</span><span class="o">-&gt;</span><span class="n">tnpc</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span>
				<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">IR</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* Change the instruction into plain fmovq */</span>
				<span class="n">insn</span> <span class="o">=</span> <span class="p">(</span><span class="n">insn</span> <span class="o">&amp;</span> <span class="mh">0x3e00001f</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x81a00060</span><span class="p">;</span>
				<span class="n">TYPE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span> 
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">argp</span> <span class="n">rs1</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">rs2</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">rd</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		
		<span class="cm">/* Starting with UltraSPARC-T2, the cpu does not set the FP Trap</span>
<span class="cm">		 * Type field in the %fsr to unimplemented_FPop.  Nor does it</span>
<span class="cm">		 * use the fp_exception_other trap.  Instead it signals an</span>
<span class="cm">		 * illegal instruction and leaves the FP trap type field of</span>
<span class="cm">		 * the %fsr unchanged.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">illegal_insn_trap</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">ftt</span> <span class="o">=</span> <span class="p">(</span><span class="n">current_thread_info</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">xfsr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">14</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ftt</span> <span class="o">!=</span> <span class="p">(</span><span class="n">type</span> <span class="o">&gt;&gt;</span> <span class="mi">9</span><span class="p">))</span>
				<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">current_thread_info</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">xfsr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x1c000</span><span class="p">;</span>
		<span class="n">freg</span> <span class="o">=</span> <span class="p">((</span><span class="n">insn</span> <span class="o">&gt;&gt;</span> <span class="mi">14</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">);</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">type</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">3</span>: <span class="k">if</span> <span class="p">(</span><span class="n">freg</span> <span class="o">&amp;</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">current_thread_info</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">xfsr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">)</span> <span class="cm">/* invalid_fp_register */</span><span class="p">;</span>
				<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="k">case</span> <span class="mi">2</span>: <span class="n">freg</span> <span class="o">=</span> <span class="p">((</span><span class="n">freg</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">freg</span> <span class="o">&amp;</span> <span class="mh">0x1e</span><span class="p">);</span>
		<span class="k">case</span> <span class="mi">1</span>: <span class="n">rs1</span> <span class="o">=</span> <span class="p">(</span><span class="n">argp</span><span class="p">)</span><span class="o">&amp;</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="n">freg</span><span class="p">];</span>
			<span class="n">flags</span> <span class="o">=</span> <span class="p">(</span><span class="n">freg</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">)</span> <span class="o">?</span> <span class="n">FPRS_DL</span> <span class="o">:</span> <span class="n">FPRS_DU</span><span class="p">;</span> 
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">current_thread_info</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">fpsaved</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">flags</span><span class="p">))</span>
				<span class="n">rs1</span> <span class="o">=</span> <span class="p">(</span><span class="n">argp</span><span class="p">)</span><span class="o">&amp;</span><span class="n">zero</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">type</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">7</span>: <span class="n">FP_UNPACK_QP</span> <span class="p">(</span><span class="n">QA</span><span class="p">,</span> <span class="n">rs1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">6</span>: <span class="n">FP_UNPACK_DP</span> <span class="p">(</span><span class="n">DA</span><span class="p">,</span> <span class="n">rs1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">5</span>: <span class="n">FP_UNPACK_SP</span> <span class="p">(</span><span class="n">SA</span><span class="p">,</span> <span class="n">rs1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">freg</span> <span class="o">=</span> <span class="p">(</span><span class="n">insn</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">);</span>
		<span class="k">switch</span> <span class="p">((</span><span class="n">type</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">3</span>: <span class="k">if</span> <span class="p">(</span><span class="n">freg</span> <span class="o">&amp;</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">current_thread_info</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">xfsr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">)</span> <span class="cm">/* invalid_fp_register */</span><span class="p">;</span>
				<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="k">case</span> <span class="mi">2</span>: <span class="n">freg</span> <span class="o">=</span> <span class="p">((</span><span class="n">freg</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">freg</span> <span class="o">&amp;</span> <span class="mh">0x1e</span><span class="p">);</span>
		<span class="k">case</span> <span class="mi">1</span>: <span class="n">rs2</span> <span class="o">=</span> <span class="p">(</span><span class="n">argp</span><span class="p">)</span><span class="o">&amp;</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="n">freg</span><span class="p">];</span>
			<span class="n">flags</span> <span class="o">=</span> <span class="p">(</span><span class="n">freg</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">)</span> <span class="o">?</span> <span class="n">FPRS_DL</span> <span class="o">:</span> <span class="n">FPRS_DU</span><span class="p">;</span> 
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">current_thread_info</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">fpsaved</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">flags</span><span class="p">))</span>
				<span class="n">rs2</span> <span class="o">=</span> <span class="p">(</span><span class="n">argp</span><span class="p">)</span><span class="o">&amp;</span><span class="n">zero</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">switch</span> <span class="p">((</span><span class="n">type</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">7</span>: <span class="n">FP_UNPACK_QP</span> <span class="p">(</span><span class="n">QB</span><span class="p">,</span> <span class="n">rs2</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">6</span>: <span class="n">FP_UNPACK_DP</span> <span class="p">(</span><span class="n">DB</span><span class="p">,</span> <span class="n">rs2</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">5</span>: <span class="n">FP_UNPACK_SP</span> <span class="p">(</span><span class="n">SB</span><span class="p">,</span> <span class="n">rs2</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">freg</span> <span class="o">=</span> <span class="p">((</span><span class="n">insn</span> <span class="o">&gt;&gt;</span> <span class="mi">25</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">);</span>
		<span class="k">switch</span> <span class="p">((</span><span class="n">type</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">3</span>: <span class="k">if</span> <span class="p">(</span><span class="n">freg</span> <span class="o">&amp;</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">current_thread_info</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">xfsr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">)</span> <span class="cm">/* invalid_fp_register */</span><span class="p">;</span>
				<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="k">case</span> <span class="mi">2</span>: <span class="n">freg</span> <span class="o">=</span> <span class="p">((</span><span class="n">freg</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">freg</span> <span class="o">&amp;</span> <span class="mh">0x1e</span><span class="p">);</span>
		<span class="k">case</span> <span class="mi">1</span>: <span class="n">rd</span> <span class="o">=</span> <span class="p">(</span><span class="n">argp</span><span class="p">)</span><span class="o">&amp;</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="n">freg</span><span class="p">];</span>
			<span class="n">flags</span> <span class="o">=</span> <span class="p">(</span><span class="n">freg</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">)</span> <span class="o">?</span> <span class="n">FPRS_DL</span> <span class="o">:</span> <span class="n">FPRS_DU</span><span class="p">;</span> 
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">current_thread_info</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">fpsaved</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">FPRS_FEF</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">current_thread_info</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">fpsaved</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">FPRS_FEF</span><span class="p">;</span>
				<span class="n">current_thread_info</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">gsr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">current_thread_info</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">fpsaved</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">flags</span><span class="p">))</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">freg</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">)</span>
					<span class="n">memset</span><span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="o">*</span><span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">));</span>
				<span class="k">else</span>
					<span class="n">memset</span><span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">+</span><span class="mi">32</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="o">*</span><span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">));</span>
			<span class="p">}</span>
			<span class="n">current_thread_info</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">fpsaved</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|=</span> <span class="n">flags</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">switch</span> <span class="p">((</span><span class="n">insn</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1ff</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* + */</span>
		<span class="k">case</span> <span class="n">FADDS</span>: <span class="n">FP_ADD_S</span> <span class="p">(</span><span class="n">SR</span><span class="p">,</span> <span class="n">SA</span><span class="p">,</span> <span class="n">SB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FADDD</span>: <span class="n">FP_ADD_D</span> <span class="p">(</span><span class="n">DR</span><span class="p">,</span> <span class="n">DA</span><span class="p">,</span> <span class="n">DB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FADDQ</span>: <span class="n">FP_ADD_Q</span> <span class="p">(</span><span class="n">QR</span><span class="p">,</span> <span class="n">QA</span><span class="p">,</span> <span class="n">QB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="cm">/* - */</span>
		<span class="k">case</span> <span class="n">FSUBS</span>: <span class="n">FP_SUB_S</span> <span class="p">(</span><span class="n">SR</span><span class="p">,</span> <span class="n">SA</span><span class="p">,</span> <span class="n">SB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FSUBD</span>: <span class="n">FP_SUB_D</span> <span class="p">(</span><span class="n">DR</span><span class="p">,</span> <span class="n">DA</span><span class="p">,</span> <span class="n">DB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FSUBQ</span>: <span class="n">FP_SUB_Q</span> <span class="p">(</span><span class="n">QR</span><span class="p">,</span> <span class="n">QA</span><span class="p">,</span> <span class="n">QB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="cm">/* * */</span>
		<span class="k">case</span> <span class="n">FMULS</span>: <span class="n">FP_MUL_S</span> <span class="p">(</span><span class="n">SR</span><span class="p">,</span> <span class="n">SA</span><span class="p">,</span> <span class="n">SB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FSMULD</span>: <span class="n">FP_CONV</span> <span class="p">(</span><span class="n">D</span><span class="p">,</span> <span class="n">S</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">DA</span><span class="p">,</span> <span class="n">SA</span><span class="p">);</span>
			     <span class="n">FP_CONV</span> <span class="p">(</span><span class="n">D</span><span class="p">,</span> <span class="n">S</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">DB</span><span class="p">,</span> <span class="n">SB</span><span class="p">);</span>
		<span class="k">case</span> <span class="n">FMULD</span>: <span class="n">FP_MUL_D</span> <span class="p">(</span><span class="n">DR</span><span class="p">,</span> <span class="n">DA</span><span class="p">,</span> <span class="n">DB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FDMULQ</span>: <span class="n">FP_CONV</span> <span class="p">(</span><span class="n">Q</span><span class="p">,</span> <span class="n">D</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">QA</span><span class="p">,</span> <span class="n">DA</span><span class="p">);</span>
			     <span class="n">FP_CONV</span> <span class="p">(</span><span class="n">Q</span><span class="p">,</span> <span class="n">D</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">QB</span><span class="p">,</span> <span class="n">DB</span><span class="p">);</span>
		<span class="k">case</span> <span class="n">FMULQ</span>: <span class="n">FP_MUL_Q</span> <span class="p">(</span><span class="n">QR</span><span class="p">,</span> <span class="n">QA</span><span class="p">,</span> <span class="n">QB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="cm">/* / */</span>
		<span class="k">case</span> <span class="n">FDIVS</span>: <span class="n">FP_DIV_S</span> <span class="p">(</span><span class="n">SR</span><span class="p">,</span> <span class="n">SA</span><span class="p">,</span> <span class="n">SB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FDIVD</span>: <span class="n">FP_DIV_D</span> <span class="p">(</span><span class="n">DR</span><span class="p">,</span> <span class="n">DA</span><span class="p">,</span> <span class="n">DB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FDIVQ</span>: <span class="n">FP_DIV_Q</span> <span class="p">(</span><span class="n">QR</span><span class="p">,</span> <span class="n">QA</span><span class="p">,</span> <span class="n">QB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="cm">/* sqrt */</span>
		<span class="k">case</span> <span class="n">FSQRTS</span>: <span class="n">FP_SQRT_S</span> <span class="p">(</span><span class="n">SR</span><span class="p">,</span> <span class="n">SB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FSQRTD</span>: <span class="n">FP_SQRT_D</span> <span class="p">(</span><span class="n">DR</span><span class="p">,</span> <span class="n">DB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FSQRTQ</span>: <span class="n">FP_SQRT_Q</span> <span class="p">(</span><span class="n">QR</span><span class="p">,</span> <span class="n">QB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="cm">/* mov */</span>
		<span class="k">case</span> <span class="n">FMOVQ</span>: <span class="n">rd</span><span class="o">-&gt;</span><span class="n">q</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">rs2</span><span class="o">-&gt;</span><span class="n">q</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span> <span class="n">rd</span><span class="o">-&gt;</span><span class="n">q</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">rs2</span><span class="o">-&gt;</span><span class="n">q</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FABSQ</span>: <span class="n">rd</span><span class="o">-&gt;</span><span class="n">q</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">rs2</span><span class="o">-&gt;</span><span class="n">q</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x7fffffffffffffffUL</span><span class="p">;</span> <span class="n">rd</span><span class="o">-&gt;</span><span class="n">q</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">rs2</span><span class="o">-&gt;</span><span class="n">q</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FNEGQ</span>: <span class="n">rd</span><span class="o">-&gt;</span><span class="n">q</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">rs2</span><span class="o">-&gt;</span><span class="n">q</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">^</span> <span class="mh">0x8000000000000000UL</span><span class="p">;</span> <span class="n">rd</span><span class="o">-&gt;</span><span class="n">q</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">rs2</span><span class="o">-&gt;</span><span class="n">q</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span> <span class="k">break</span><span class="p">;</span>
		<span class="cm">/* float to int */</span>
		<span class="k">case</span> <span class="n">FSTOI</span>: <span class="n">FP_TO_INT_S</span> <span class="p">(</span><span class="n">IR</span><span class="p">,</span> <span class="n">SB</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FDTOI</span>: <span class="n">FP_TO_INT_D</span> <span class="p">(</span><span class="n">IR</span><span class="p">,</span> <span class="n">DB</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FQTOI</span>: <span class="n">FP_TO_INT_Q</span> <span class="p">(</span><span class="n">IR</span><span class="p">,</span> <span class="n">QB</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FSTOX</span>: <span class="n">FP_TO_INT_S</span> <span class="p">(</span><span class="n">XR</span><span class="p">,</span> <span class="n">SB</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FDTOX</span>: <span class="n">FP_TO_INT_D</span> <span class="p">(</span><span class="n">XR</span><span class="p">,</span> <span class="n">DB</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FQTOX</span>: <span class="n">FP_TO_INT_Q</span> <span class="p">(</span><span class="n">XR</span><span class="p">,</span> <span class="n">QB</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="cm">/* int to float */</span>
		<span class="k">case</span> <span class="n">FITOQ</span>: <span class="n">IR</span> <span class="o">=</span> <span class="n">rs2</span><span class="o">-&gt;</span><span class="n">s</span><span class="p">;</span> <span class="n">FP_FROM_INT_Q</span> <span class="p">(</span><span class="n">QR</span><span class="p">,</span> <span class="n">IR</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FXTOQ</span>: <span class="n">XR</span> <span class="o">=</span> <span class="n">rs2</span><span class="o">-&gt;</span><span class="n">d</span><span class="p">;</span> <span class="n">FP_FROM_INT_Q</span> <span class="p">(</span><span class="n">QR</span><span class="p">,</span> <span class="n">XR</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="kt">long</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="cm">/* Only Ultra-III generates these */</span>
		<span class="k">case</span> <span class="n">FXTOS</span>: <span class="n">XR</span> <span class="o">=</span> <span class="n">rs2</span><span class="o">-&gt;</span><span class="n">d</span><span class="p">;</span> <span class="n">FP_FROM_INT_S</span> <span class="p">(</span><span class="n">SR</span><span class="p">,</span> <span class="n">XR</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="kt">long</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FXTOD</span>: <span class="n">XR</span> <span class="o">=</span> <span class="n">rs2</span><span class="o">-&gt;</span><span class="n">d</span><span class="p">;</span> <span class="n">FP_FROM_INT_D</span> <span class="p">(</span><span class="n">DR</span><span class="p">,</span> <span class="n">XR</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="kt">long</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
<span class="cp">#if 0</span><span class="c">		/* Optimized inline in sparc64/kernel/entry.S */</span>
<span class="c">		case FITOS: IR = rs2-&gt;s; FP_FROM_INT_S (SR, IR, 32, int); break;</span>
<span class="cp">#endif</span>
		<span class="k">case</span> <span class="n">FITOD</span>: <span class="n">IR</span> <span class="o">=</span> <span class="n">rs2</span><span class="o">-&gt;</span><span class="n">s</span><span class="p">;</span> <span class="n">FP_FROM_INT_D</span> <span class="p">(</span><span class="n">DR</span><span class="p">,</span> <span class="n">IR</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="cm">/* float to float */</span>
		<span class="k">case</span> <span class="n">FSTOD</span>: <span class="n">FP_CONV</span> <span class="p">(</span><span class="n">D</span><span class="p">,</span> <span class="n">S</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">DR</span><span class="p">,</span> <span class="n">SB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FSTOQ</span>: <span class="n">FP_CONV</span> <span class="p">(</span><span class="n">Q</span><span class="p">,</span> <span class="n">S</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">QR</span><span class="p">,</span> <span class="n">SB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FDTOQ</span>: <span class="n">FP_CONV</span> <span class="p">(</span><span class="n">Q</span><span class="p">,</span> <span class="n">D</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">QR</span><span class="p">,</span> <span class="n">DB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FDTOS</span>: <span class="n">FP_CONV</span> <span class="p">(</span><span class="n">S</span><span class="p">,</span> <span class="n">D</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">SR</span><span class="p">,</span> <span class="n">DB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FQTOS</span>: <span class="n">FP_CONV</span> <span class="p">(</span><span class="n">S</span><span class="p">,</span> <span class="n">Q</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">SR</span><span class="p">,</span> <span class="n">QB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FQTOD</span>: <span class="n">FP_CONV</span> <span class="p">(</span><span class="n">D</span><span class="p">,</span> <span class="n">Q</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">DR</span><span class="p">,</span> <span class="n">QB</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
		<span class="cm">/* comparison */</span>
		<span class="k">case</span> <span class="n">FCMPQ</span>:
		<span class="k">case</span> <span class="n">FCMPEQ</span>:
			<span class="n">FP_CMP_Q</span><span class="p">(</span><span class="n">XR</span><span class="p">,</span> <span class="n">QB</span><span class="p">,</span> <span class="n">QA</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">XR</span> <span class="o">==</span> <span class="mi">3</span> <span class="o">&amp;&amp;</span>
			    <span class="p">(((</span><span class="n">insn</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1ff</span><span class="p">)</span> <span class="o">==</span> <span class="n">FCMPEQ</span> <span class="o">||</span>
			     <span class="n">FP_ISSIGNAN_Q</span><span class="p">(</span><span class="n">QA</span><span class="p">)</span> <span class="o">||</span>
			     <span class="n">FP_ISSIGNAN_Q</span><span class="p">(</span><span class="n">QB</span><span class="p">)))</span>
				<span class="n">FP_SET_EXCEPTION</span> <span class="p">(</span><span class="n">FP_EX_INVALID</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">FP_INHIBIT_RESULTS</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">switch</span> <span class="p">((</span><span class="n">type</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mi">0</span>: <span class="n">xfsr</span> <span class="o">=</span> <span class="n">current_thread_info</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">xfsr</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">XR</span> <span class="o">==</span> <span class="o">-</span><span class="mi">1</span><span class="p">)</span> <span class="n">XR</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
				<span class="k">switch</span> <span class="p">(</span><span class="n">freg</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* fcc0, 1, 2, 3 */</span>
				<span class="k">case</span> <span class="mi">0</span>: <span class="n">xfsr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0xc00</span><span class="p">;</span> <span class="n">xfsr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">XR</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
				<span class="k">case</span> <span class="mi">1</span>: <span class="n">xfsr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x300000000UL</span><span class="p">;</span> <span class="n">xfsr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">XR</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
				<span class="k">case</span> <span class="mi">2</span>: <span class="n">xfsr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0xc00000000UL</span><span class="p">;</span> <span class="n">xfsr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">XR</span> <span class="o">&lt;&lt;</span> <span class="mi">34</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
				<span class="k">case</span> <span class="mi">3</span>: <span class="n">xfsr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x3000000000UL</span><span class="p">;</span> <span class="n">xfsr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">XR</span> <span class="o">&lt;&lt;</span> <span class="mi">36</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
				<span class="p">}</span>
				<span class="n">current_thread_info</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">xfsr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">xfsr</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">1</span>: <span class="n">rd</span><span class="o">-&gt;</span><span class="n">s</span> <span class="o">=</span> <span class="n">IR</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">2</span>: <span class="n">rd</span><span class="o">-&gt;</span><span class="n">d</span> <span class="o">=</span> <span class="n">XR</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">5</span>: <span class="n">FP_PACK_SP</span> <span class="p">(</span><span class="n">rd</span><span class="p">,</span> <span class="n">SR</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">6</span>: <span class="n">FP_PACK_DP</span> <span class="p">(</span><span class="n">rd</span><span class="p">,</span> <span class="n">DR</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">7</span>: <span class="n">FP_PACK_QP</span> <span class="p">(</span><span class="n">rd</span><span class="p">,</span> <span class="n">QR</span><span class="p">);</span> <span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="k">if</span><span class="p">(</span><span class="n">_fex</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">record_exception</span><span class="p">(</span><span class="n">regs</span><span class="p">,</span> <span class="n">_fex</span><span class="p">);</span>

		<span class="cm">/* Success and no exceptions detected. */</span>
		<span class="n">current_thread_info</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">xfsr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">FSR_CEXC_MASK</span><span class="p">);</span>
		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">tpc</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">tnpc</span><span class="p">;</span>
		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">tnpc</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
<span class="nl">err:</span>	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
