<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CPU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IP_RAM_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IP_ROM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="addsub32.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="addsub32.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="addsub32.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="addsub32.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="addsub32.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="addsub32.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="addsub32.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="addsub32.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="addsub32.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="addsub32.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="addsub32.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="addsub32.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="addsub32.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="addsub32.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="addsub32.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="addsub32.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="addsub32.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="addsub32.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="addsub32.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="addsub32_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="addsub32_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="addsub32_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="addsub32_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="addsub32_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="addsub32_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="addsub32_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="addsub32_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="addsub32_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="addsub32_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="addsub32_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="addsub32_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="addsub32_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="addsub32_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_tester_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="as_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="calcTester_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="calcTester_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="calcTester_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cla32_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cu_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="diff_d2e_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="diff_e2m_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux4x32_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="next_pc_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="next_pc_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pc_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="regfile_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="regfile_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sccpu_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="sccpu_cpu.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="sccpu_cpu.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sccpu_cpu.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="sccpu_cpu.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="sccpu_cpu.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sccpu_cpu_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sccpu_cpu_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sccpu_cpu_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sccpu_cpu_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sccpu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="sccpu_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sccpu_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="shift_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="shift_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1397970264" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1397970264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399424559" xil_pn:in_ck="7464775577039354901" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1399424559">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="IP_RAM.v"/>
      <outfile xil_pn:name="IP_ROM.v"/>
      <outfile xil_pn:name="addsub32.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="alu_tester.v"/>
      <outfile xil_pn:name="as_test.v"/>
      <outfile xil_pn:name="cla32.v"/>
      <outfile xil_pn:name="cu.v"/>
      <outfile xil_pn:name="dff32.v"/>
      <outfile xil_pn:name="dffd.v"/>
      <outfile xil_pn:name="dffinst.v"/>
      <outfile xil_pn:name="diff1.v"/>
      <outfile xil_pn:name="diff2.v"/>
      <outfile xil_pn:name="diff4.v"/>
      <outfile xil_pn:name="diff5.v"/>
      <outfile xil_pn:name="diff_d2e.v"/>
      <outfile xil_pn:name="diff_e2m.v"/>
      <outfile xil_pn:name="diff_m2w.v"/>
      <outfile xil_pn:name="expand.v"/>
      <outfile xil_pn:name="mux2x32.v"/>
      <outfile xil_pn:name="mux2x5.v"/>
      <outfile xil_pn:name="mux4x32.v"/>
      <outfile xil_pn:name="next_pc.v"/>
      <outfile xil_pn:name="pc_test.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="regfile_test.v"/>
      <outfile xil_pn:name="sccpu.v"/>
      <outfile xil_pn:name="sccpu_cpu.v"/>
      <outfile xil_pn:name="shift.v"/>
      <outfile xil_pn:name="shift_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1398593779" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5512319958861752597" xil_pn:start_ts="1398593779">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1398593779" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7972583068832352979" xil_pn:start_ts="1398593779">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1397970264" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2461232763888838025" xil_pn:start_ts="1397970264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399424559" xil_pn:in_ck="7464775577039354901" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1399424559">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="IP_RAM.v"/>
      <outfile xil_pn:name="IP_ROM.v"/>
      <outfile xil_pn:name="addsub32.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="alu_tester.v"/>
      <outfile xil_pn:name="as_test.v"/>
      <outfile xil_pn:name="cla32.v"/>
      <outfile xil_pn:name="cu.v"/>
      <outfile xil_pn:name="dff32.v"/>
      <outfile xil_pn:name="dffd.v"/>
      <outfile xil_pn:name="dffinst.v"/>
      <outfile xil_pn:name="diff1.v"/>
      <outfile xil_pn:name="diff2.v"/>
      <outfile xil_pn:name="diff4.v"/>
      <outfile xil_pn:name="diff5.v"/>
      <outfile xil_pn:name="diff_d2e.v"/>
      <outfile xil_pn:name="diff_e2m.v"/>
      <outfile xil_pn:name="diff_m2w.v"/>
      <outfile xil_pn:name="expand.v"/>
      <outfile xil_pn:name="mux2x32.v"/>
      <outfile xil_pn:name="mux2x5.v"/>
      <outfile xil_pn:name="mux4x32.v"/>
      <outfile xil_pn:name="next_pc.v"/>
      <outfile xil_pn:name="pc_test.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="regfile_test.v"/>
      <outfile xil_pn:name="sccpu.v"/>
      <outfile xil_pn:name="sccpu_cpu.v"/>
      <outfile xil_pn:name="shift.v"/>
      <outfile xil_pn:name="shift_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1399424579" xil_pn:in_ck="7464775577039354901" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-95857042271650775" xil_pn:start_ts="1399424559">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="sccpu_beh.prj"/>
      <outfile xil_pn:name="sccpu_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1399424580" xil_pn:in_ck="-6866385826923560088" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8754234994972863184" xil_pn:start_ts="1399424579">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="sccpu_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1395972774" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1395972774">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1396027255" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8177989566174567590" xil_pn:start_ts="1396027255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1396027255" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2461232763888838025" xil_pn:start_ts="1396027255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395972774" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1395972774">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1396027255" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4664750149515707804" xil_pn:start_ts="1396027255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395972774" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1395972774">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1396027255" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7199545733414165549" xil_pn:start_ts="1396027255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1396027276" xil_pn:in_ck="8900067538075706773" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-2256897111929554120" xil_pn:start_ts="1396027255">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1396027276" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119188929368398777" xil_pn:start_ts="1396027276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395972813" xil_pn:in_ck="5060550230767905918" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1370345833944507965" xil_pn:start_ts="1395972798">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1395972856" xil_pn:in_ck="5060550230767905919" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1395972813">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1395972889" xil_pn:in_ck="4413516148154704664" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1395972856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1395972889" xil_pn:in_ck="5060550230767905787" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1395972877">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
