Warning: Design 'Top' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
Warning: Design 'Top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Top
Version: V-2023.12-SP4
Date   : Thu Aug 29 03:19:15 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt0p8v25c   Library: saed14rvt_tt0p8v25c
Wire Load Model Mode: top

  Startpoint: PC/pc_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC/pc_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Top                tc8000                saed14rvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  PC/pc_reg[4]/CK (SAEDRVT14_FDPRBQ_V2_1)                 0.00 #     0.10 r
  PC/pc_reg[4]/Q (SAEDRVT14_FDPRBQ_V2_1)                  0.05       0.15 r
  PC/pc[4] (Reg_PC)                                       0.00       0.15 r
  branch_unit/pc[4] (Branch_Unit)                         0.00       0.15 r
  branch_unit/r60/A[4] (Branch_Unit_DW01_add_0)           0.00       0.15 r
  branch_unit/r60/U1_4/CO (SAEDRVT14_ADDF_V2_0P5)         0.07       0.22 r
  branch_unit/r60/U1_5/CO (SAEDRVT14_ADDF_V1_2)           0.03       0.25 r
  branch_unit/r60/U1_6/CO (SAEDRVT14_ADDF_V2_0P5)         0.03       0.28 r
  branch_unit/r60/U1_7/CO (SAEDRVT14_ADDF_V1_2)           0.03       0.31 r
  branch_unit/r60/U1_8/CO (SAEDRVT14_ADDF_V1_2)           0.03       0.34 r
  branch_unit/r60/U1_9/CO (SAEDRVT14_ADDF_V1_2)           0.03       0.37 r
  branch_unit/r60/U1_10/CO (SAEDRVT14_ADDF_V1_2)          0.03       0.40 r
  branch_unit/r60/U1_11/CO (SAEDRVT14_ADDF_V1_2)          0.03       0.44 r
  branch_unit/r60/U1_12/CO (SAEDRVT14_ADDF_V1_2)          0.03       0.47 r
  branch_unit/r60/U1_13/CO (SAEDRVT14_ADDF_V2_0P5)        0.02       0.49 r
  branch_unit/r60/U1_14/CO (SAEDRVT14_ADDF_V2_0P5)        0.03       0.52 r
  branch_unit/r60/U1_15/CO (SAEDRVT14_ADDF_V1_1)          0.03       0.55 r
  branch_unit/r60/U1_16/CO (SAEDRVT14_ADDF_V1_1)          0.03       0.58 r
  branch_unit/r60/U1_17/CO (SAEDRVT14_ADDF_V2_0P5)        0.03       0.61 r
  branch_unit/r60/U1_18/CO (SAEDRVT14_ADDF_V2_0P5)        0.02       0.63 r
  branch_unit/r60/U1_19/CO (SAEDRVT14_ADDF_V2_0P5)        0.02       0.65 r
  branch_unit/r60/U1_20/CO (SAEDRVT14_ADDF_V2_0P5)        0.02       0.68 r
  branch_unit/r60/U1_21/CO (SAEDRVT14_ADDF_V1_2)          0.03       0.71 r
  branch_unit/r60/U1_22/CO (SAEDRVT14_ADDF_V1_2)          0.03       0.74 r
  branch_unit/r60/U1_23/CO (SAEDRVT14_ADDF_V1_2)          0.03       0.78 r
  branch_unit/r60/U1_24/CO (SAEDRVT14_ADDF_V1_2)          0.03       0.81 r
  branch_unit/r60/U1_25/CO (SAEDRVT14_ADDF_V2_0P5)        0.03       0.83 r
  branch_unit/r60/U1_26/CO (SAEDRVT14_ADDF_V2_2)          0.03       0.86 r
  branch_unit/r60/U1_27/CO (SAEDRVT14_ADDF_V1_2)          0.03       0.89 r
  branch_unit/r60/U1_28/CO (SAEDRVT14_ADDF_V2_0P5)        0.02       0.91 r
  branch_unit/r60/U1_29/CO (SAEDRVT14_ADDF_V2_0P5)        0.02       0.94 r
  branch_unit/r60/U1_30/CO (SAEDRVT14_ADDF_V1_2)          0.03       0.97 r
  branch_unit/r60/U1_31/X (SAEDRVT14_EO3_0P5)             0.03       1.00 f
  branch_unit/r60/SUM[31] (Branch_Unit_DW01_add_0)        0.00       1.00 f
  branch_unit/U4/X (SAEDRVT14_INV_S_0P5)                  0.01       1.01 r
  branch_unit/U5/X (SAEDRVT14_OAI22_0P5)                  0.02       1.03 f
  branch_unit/next_pc[31] (Branch_Unit)                   0.00       1.03 f
  PC/next_pc[31] (Reg_PC)                                 0.00       1.03 f
  PC/pc_reg[31]/D (SAEDRVT14_FDPRBQ_V2_1)                 0.01       1.03 f
  data arrival time                                                  1.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.10       1.10
  clock uncertainty                                      -0.05       1.05
  PC/pc_reg[31]/CK (SAEDRVT14_FDPRBQ_V2_1)                0.00       1.05 r
  library setup time                                     -0.02       1.03
  data required time                                                 1.03
  --------------------------------------------------------------------------
  data required time                                                 1.03
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
