sch2hdl,-intstyle,ise,-family,spartan6,-verilog,/home/ise/projects/1/ProjetoFase2.vf,-w,/home/ise/projects/1/ProjetoFase2.sch
