+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Legal Partition Candidates                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
; Hierarchy                                                                                                                                                                                                                                                                                                                                                                                                               ; Input ; Constant Input ; Unused Input ; Floating Input ; Output ; Constant Output ; Unused Output ; Floating Output ; Bidir ; Constant Bidir ; Unused Bidir ; Input only Bidir ; Output only Bidir ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
; histogram_inst|histogram_internal_inst|avmm_1_.global_out_ic_to_avmavmm_1_rw|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_out_ic_to_avmavmm_1_rw                                                                                                                                                                                                                                                                                                                                            ; 110   ; 4              ; 5            ; 4              ; 107    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp|staging_r                                                                                                                                                                                                                                                                                                                                    ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp                                                                                                                                                                                                                                                                                                                                              ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 148   ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].out_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].in_intf                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].dp|pipe_r                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].dp                                                                                                                                                                                                                                                                                                                                              ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 148   ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].out_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].in_intf                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp|pipe_r                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp                                                                                                                                                                                                                                                                                                                                              ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 148   ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].out_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].in_intf                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp|pipe_r                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp                                                                                                                                                                                                                                                                                                                                              ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 148   ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].out_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].in_intf                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp|pipe_r                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp                                                                                                                                                                                                                                                                                                                                              ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 148   ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].out_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].in_intf                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp|pipe_r                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp                                                                                                                                                                                                                                                                                                                                              ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 148   ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].out_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].in_intf                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].a|mux_intf                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].a|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].a                                                                                                                                                                                                                                                                                                                                                ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 222   ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].mout_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].m1_intf                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].m0_intf                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a|mux_intf                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a                                                                                                                                                                                                                                                                                                                                                ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 222   ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].mout_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].m1_intf                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].m0_intf                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a|mux_intf                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a                                                                                                                                                                                                                                                                                                                                                ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 222   ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].mout_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].m1_intf                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].m0_intf                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|read_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|read_fifo                                                                                                                                                                                                                                                                                                                                ; 7     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                          ; 35    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 109   ; 0              ; 68           ; 0                ; 68                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                          ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 77    ; 0              ; 70           ; 0                ; 70                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp                                                                                                                                                                                                                                                                                                                                              ; 36    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 186   ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|s.rrp_intf                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 35    ; 0              ; 35           ; 0                ; 35                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|s.wrp_intf                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 3     ; 0              ; 3            ; 0                ; 3                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].m_endp                                                                                                                                                                                                                                                                                                                                           ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 220   ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].rrp_intf                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 35    ; 0              ; 35           ; 0                ; 35                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].wrp_intf                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 3     ; 0              ; 3            ; 0                ; 3                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].arb_intf                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].m_intf                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 108   ; 0              ; 108          ; 0                ; 108               ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].m_endp                                                                                                                                                                                                                                                                                                                                           ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 220   ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].rrp_intf                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 35    ; 0              ; 35           ; 0                ; 35                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].wrp_intf                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 3     ; 0              ; 3            ; 0                ; 3                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].arb_intf                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].m_intf                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 108   ; 0              ; 108          ; 0                ; 108               ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].m_endp                                                                                                                                                                                                                                                                                                                                           ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 220   ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].rrp_intf                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 35    ; 0              ; 35           ; 0                ; 35                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].wrp_intf                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 3     ; 0              ; 3            ; 0                ; 3                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].arb_intf                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].m_intf                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 108   ; 0              ; 108          ; 0                ; 108               ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].m_endp                                                                                                                                                                                                                                                                                                                                           ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 220   ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 35    ; 0              ; 35           ; 0                ; 35                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 3     ; 0              ; 3            ; 0                ; 3                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].m_intf                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 108   ; 0              ; 108          ; 0                ; 108               ;
; histogram_inst|histogram_internal_inst|avmm_1_.global_icavmm_1_rw                                                                                                                                                                                                                                                                                                                                                       ; 321   ; 0              ; 0            ; 0              ; 213    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.t[3].avmm_1_avm_to_ic                                                                                                                                                                                                                                                                                                                                                    ; 107   ; 0              ; 2            ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.t[2].avmm_1_avm_to_ic                                                                                                                                                                                                                                                                                                                                                    ; 107   ; 0              ; 2            ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.t[1].avmm_1_avm_to_ic                                                                                                                                                                                                                                                                                                                                                    ; 107   ; 0              ; 2            ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|avmm_1_.t[0].avmm_1_avm_to_ic                                                                                                                                                                                                                                                                                                                                                    ; 107   ; 0              ; 2            ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thereset_wire_inst                                                                                                                                                                                                                                                                                                                                            ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thehistogram_B0_runOnce_merge                                                                                                                                                                                                                                                                                ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0_reg                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|acl_reset_handler_inst                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1                                                                                                                                                                    ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0                                                                                                                                                                                                                     ; 9     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1_reg                                                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|fifo|acl_reset_handler_inst                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|fifo                                                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|acl_reset_handler_inst                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1                                                                                                                                                                ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1                                                                                                                                                                                                                   ; 6     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thehistogram_B0_runOnce_merge_reg                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thehistogram_B0_runOnce_branch                                                                                                                                                                                                                                                                               ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce                                                                                                                                                                                                                                                                                                              ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thehistogram_B2_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                      ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thehistogram_B2_x                                                                                                                                                                                                                                                                                                                       ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thehistogram_B1_start_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thehistogram_B1_start_x                                                                                                                                                                                                                                                                                                                 ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram11_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram11_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                       ; 9     ; 1              ; 0            ; 1              ; 7      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram11_histogram0|theiowr                                                                                                                                                                                                                 ; 73    ; 3              ; 63           ; 3              ; 5      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram11_histogram0                                                                                                                                                                                                                         ; 6     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1_reg                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|fifo|acl_reset_handler_inst                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|fifo                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|acl_reset_handler_inst                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1                                                                                                                                                                          ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1                                                                                                                                                                                                                                ; 6     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region                                                                                                                                                                                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thehistogram_B3_branch                                                                                                                                                                                                                                                                                               ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thehistogram_B3_merge                                                                                                                                                                                                                                                                                                ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3                                                                                                                                                                                                                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                        ; 263   ; 0              ; 0            ; 0              ; 261    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                    ; 264   ; 2              ; 0            ; 2              ; 264    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x|theiord                                                                                                                                                                                              ; 297   ; 37             ; 0            ; 37             ; 260    ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x                                                                                                                                                                                                      ; 262   ; 0              ; 1            ; 0              ; 228    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1                                                                                                                                     ; 67    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11                                                                                                                                                                                                       ; 69    ; 0              ; 1            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1                                                                                                                                     ; 67    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12                                                                                                                                                                                                       ; 69    ; 0              ; 1            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1                                                                                                                                     ; 67    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13                                                                                                                                                                                                       ; 69    ; 0              ; 1            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13_1_reg|acl_reset_handler_inst                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13_1_reg                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12_1_reg|acl_reset_handler_inst                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12_1_reg                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11_1_reg|acl_reset_handler_inst                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11_1_reg                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1                                                                                                                                               ; 67    ; 31             ; 0            ; 31             ; 64     ; 31              ; 31            ; 31              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19                                                                                                                                                                                                            ; 38    ; 0              ; 1            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i1_unnamed_histogram6_histogram14|thei_llvm_fpga_ffwd_source_i1_unnamed_histogram6_histogram1                                                                                                                                                 ; 11    ; 7              ; 0            ; 7              ; 8      ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i1_unnamed_histogram6_histogram14                                                                                                                                                                                                             ; 6     ; 0              ; 1            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_reg                                                                                                                                                        ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|acl_reset_handler_inst                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1                                                                                                                                                            ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1                                                                                                                                                                                                                   ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1|acl_reset_handler_inst                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1                                            ; 23    ; 16             ; 0            ; 16             ; 20     ; 16              ; 16            ; 16              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x                                                                                                                    ; 7     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond14_histogram2|thei_llvm_fpga_push_i1_notexitcond14_histogram1|acl_reset_handler_inst     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond14_histogram2|thei_llvm_fpga_push_i1_notexitcond14_histogram1                            ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond14_histogram2                                                                            ; 6     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_histogram1|thepassthru                                                                ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_histogram1|thei_llvm_fpga_pipeline_keep_going13_histogram1|asr|acl_reset_handler_inst ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_histogram1|thei_llvm_fpga_pipeline_keep_going13_histogram1|asr                        ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_histogram1|thei_llvm_fpga_pipeline_keep_going13_histogram1                            ; 10    ; 2              ; 3            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_pipeline_keep_going13_histogram1                                                                            ; 10    ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x                                                                                                                                                                                                      ; 6     ; 0              ; 1            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thehistogram_B1_start_merge_reg                                                                                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region                                                                                                                                                                                                                                                                          ; 264   ; 0              ; 0            ; 0              ; 234    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_branch                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge                                                                                                                                                                                                                                                                                    ; 5     ; 0              ; 2            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start                                                                                                                                                                                                                                                                                                                ; 265   ; 0              ; 0            ; 0              ; 234    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thei_llvm_fpga_pipeline_keep_going13_histogram1_sr                                                                                                                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|theloop_limiter_histogram0|thelimiter|acl_reset_handler_inst                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|theloop_limiter_histogram0|thelimiter                                                                                                                                                                                                                                                                                                   ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|theloop_limiter_histogram0                                                                                                                                                                                                                                                                                                              ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                           ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                             ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                            ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                            ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                          ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                             ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|data_fifo                                                                                                                                                                                        ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                     ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                           ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                           ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                         ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                     ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                            ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|input_fifo                                                                                                                                                                                       ; 36    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                   ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                       ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                              ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                             ; 14    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                              ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                     ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|nop_fifo                                                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read|acl_reset_handler_inst                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|pipelined_read                                                                                                                                                                                                  ; 71    ; 13             ; 0            ; 13             ; 81     ; 13              ; 13            ; 13              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|u_permute_address                                                                                                                                                                                               ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1|acl_reset_handler_inst                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thei_llvm_fpga_mem_lm1_histogram1                                                                                                                                                                                                                 ; 242   ; 44             ; 129          ; 44             ; 107    ; 44              ; 44            ; 44              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21|thereaddata_reg_lm1_histogram0                                                                                                                                                                                                                    ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm1_histogram21                                                                                                                                                                                                                                                   ; 106   ; 0              ; 33           ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20|thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_reg                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20|thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram1|acl_reset_handler_inst                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20|thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram1                                                                                                                                                                                   ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20                                                                                                                                                                                                                                    ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                      ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                        ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                             ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                       ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                             ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                       ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                             ; 19    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                         ; 19    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|hld_fifo_inst                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|fifo                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_reset_handler_inst                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo                                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram26|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1|acl_reset_handler_inst                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram26|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1                                                                                                                                                       ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram26                                                                                                                                                                                                                      ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_histogram_B2_merge_reg_aunroll_x_5_reg|acl_reset_handler_inst                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_histogram_B2_merge_reg_aunroll_x_5_reg                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thehistogram_B2_merge_reg_aunroll_x                                                                                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg|acl_reset_handler_inst                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_histogram_B2_merge_reg_aunroll_x_2_reg|acl_reset_handler_inst                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_histogram_B2_merge_reg_aunroll_x_2_reg                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_i1_cmp405_histogram13|thei_llvm_fpga_ffwd_dest_i1_cmp405_histogram1|acl_reset_handler_inst                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_i1_cmp405_histogram13|thei_llvm_fpga_ffwd_dest_i1_cmp405_histogram1                                                                                                                                                                                         ; 12    ; 7              ; 0            ; 7              ; 10     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_i1_cmp405_histogram13                                                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg|acl_reset_handler_inst                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_histogram_B2_merge_reg_aunroll_x_4_reg|acl_reset_handler_inst                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_histogram_B2_merge_reg_aunroll_x_4_reg                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_histogram_B2_merge_reg_aunroll_x_6_reg|acl_reset_handler_inst                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_histogram_B2_merge_reg_aunroll_x_6_reg                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                       ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                              ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                       ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                              ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                         ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                               ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                               ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                     ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                 ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                         ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|hld_fifo_inst                                                                                                                                                                                           ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|fifo                                                                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_reset_handler_inst                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i32_i_041_pop7_histogram15|thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg                                                                                                                                                                                      ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i32_i_041_pop7_histogram15|thei_llvm_fpga_pop_i32_i_041_pop7_histogram1|acl_reset_handler_inst                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i32_i_041_pop7_histogram15|thei_llvm_fpga_pop_i32_i_041_pop7_histogram1                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i32_i_041_pop7_histogram15                                                                                                                                                                                                                                        ; 71    ; 2              ; 0            ; 2              ; 35     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i32_i_041_push7_histogram33|thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i32_i_041_push7_histogram33|thei_llvm_fpga_push_i32_i_041_push7_histogram1|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i32_i_041_push7_histogram33|thei_llvm_fpga_push_i32_i_041_push7_histogram1|fifo|staging_reg                                                                                                                                                                      ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i32_i_041_push7_histogram33|thei_llvm_fpga_push_i32_i_041_push7_histogram1|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i32_i_041_push7_histogram33|thei_llvm_fpga_push_i32_i_041_push7_histogram1|fifo|fifo|fifo                                                                                                                                                                        ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i32_i_041_push7_histogram33|thei_llvm_fpga_push_i32_i_041_push7_histogram1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i32_i_041_push7_histogram33|thei_llvm_fpga_push_i32_i_041_push7_histogram1|fifo|fifo                                                                                                                                                                             ; 36    ; 2              ; 0            ; 2              ; 38     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i32_i_041_push7_histogram33|thei_llvm_fpga_push_i32_i_041_push7_histogram1|fifo|acl_reset_handler_inst                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i32_i_041_push7_histogram33|thei_llvm_fpga_push_i32_i_041_push7_histogram1|fifo                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i32_i_041_push7_histogram33|thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_reset_handler_inst                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i32_i_041_push7_histogram33|thei_llvm_fpga_push_i32_i_041_push7_histogram1                                                                                                                                                                                       ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i32_i_041_push7_histogram33                                                                                                                                                                                                                                      ; 38    ; 1              ; 0            ; 1              ; 35     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram17|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1|acl_reset_handler_inst                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram17|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1                                                                                                                                                           ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram17                                                                                                                                                                                                                        ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thepassthru                                                                                                                                                                                                                            ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram1|push|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram1|push|fifo|staging_reg                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram1|push|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram1|push|fifo|fifo|fifo                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram1|push|fifo|fifo|acl_reset_handler_inst                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram1|push|fifo|fifo                                                                                                                                                                           ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram1|push|fifo|acl_reset_handler_inst                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram1|push|fifo                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram1|push|acl_reset_handler_inst                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram1|push                                                                                                                                                                                     ; 8     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram1|pop2|acl_reset_handler_inst                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram1|pop2                                                                                                                                                                                     ; 9     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram1|pop1|acl_reset_handler_inst                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram1|pop1                                                                                                                                                                                     ; 9     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram1|acl_reset_handler_inst                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram1                                                                                                                                                                                          ; 10    ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4|thei_llvm_fpga_pipeline_keep_going_histogram4_reg                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pipeline_keep_going_histogram4                                                                                                                                                                                                                                        ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going_histogram4_1_reg|acl_reset_handler_inst                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going_histogram4_1_reg                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_lastiniteration_histogram9|thei_llvm_fpga_push_i1_lastiniteration_histogram9_reg                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_lastiniteration_histogram9|thei_llvm_fpga_push_i1_lastiniteration_histogram1|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_lastiniteration_histogram9|thei_llvm_fpga_push_i1_lastiniteration_histogram1|fifo|staging_reg                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_lastiniteration_histogram9|thei_llvm_fpga_push_i1_lastiniteration_histogram1|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_lastiniteration_histogram9|thei_llvm_fpga_push_i1_lastiniteration_histogram1|fifo|fifo|fifo                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_lastiniteration_histogram9|thei_llvm_fpga_push_i1_lastiniteration_histogram1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_lastiniteration_histogram9|thei_llvm_fpga_push_i1_lastiniteration_histogram1|fifo|fifo                                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_lastiniteration_histogram9|thei_llvm_fpga_push_i1_lastiniteration_histogram1|fifo|acl_reset_handler_inst                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_lastiniteration_histogram9|thei_llvm_fpga_push_i1_lastiniteration_histogram1|fifo                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_lastiniteration_histogram9|thei_llvm_fpga_push_i1_lastiniteration_histogram1|acl_reset_handler_inst                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_lastiniteration_histogram9|thei_llvm_fpga_push_i1_lastiniteration_histogram1                                                                                                                                                                                  ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_lastiniteration_histogram9                                                                                                                                                                                                                                    ; 7     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                          ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                     ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                           ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                           ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                 ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                             ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                     ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                            ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|hld_fifo_inst                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|fifo                                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_reset_handler_inst                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo                                                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_i_llvm_fpga_pop_i4_initerations_pop9_histogram5_1_reg|acl_reset_handler_inst                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_i_llvm_fpga_pop_i4_initerations_pop9_histogram5_1_reg                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_1_reg|acl_reset_handler_inst                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_1_reg                                                                                                                                                                                                             ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                           ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                           ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                             ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                            ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                            ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                  ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                              ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                             ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                        ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|fifo                                                                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo|acl_reset_handler_inst                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist10_i_masked_histogram45_q_97_fifo                                                                                                                                                                                                                                           ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_masked_histogram45_delay                                                                                                                                                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10_1_reg|acl_reset_handler_inst                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10_1_reg                                                                                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_1_reg|acl_reset_handler_inst                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thebubble_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_1_reg                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram38|thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram1|acl_reset_handler_inst                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram38|thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram1                                                                                                                                                                                         ; 12    ; 7              ; 0            ; 7              ; 10     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram38                                                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_notexitcond_histogram41|thei_llvm_fpga_push_i1_notexitcond_histogram41_reg                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_notexitcond_histogram41|thei_llvm_fpga_push_i1_notexitcond_histogram1|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_notexitcond_histogram41|thei_llvm_fpga_push_i1_notexitcond_histogram1|fifo|staging_reg                                                                                                                                                                        ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_notexitcond_histogram41|thei_llvm_fpga_push_i1_notexitcond_histogram1|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_notexitcond_histogram41|thei_llvm_fpga_push_i1_notexitcond_histogram1|fifo|fifo|fifo                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_notexitcond_histogram41|thei_llvm_fpga_push_i1_notexitcond_histogram1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_notexitcond_histogram41|thei_llvm_fpga_push_i1_notexitcond_histogram1|fifo|fifo                                                                                                                                                                               ; 5     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_notexitcond_histogram41|thei_llvm_fpga_push_i1_notexitcond_histogram1|fifo|acl_reset_handler_inst                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_notexitcond_histogram41|thei_llvm_fpga_push_i1_notexitcond_histogram1|fifo                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_notexitcond_histogram41|thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_reset_handler_inst                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_notexitcond_histogram41|thei_llvm_fpga_push_i1_notexitcond_histogram1                                                                                                                                                                                         ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_notexitcond_histogram41                                                                                                                                                                                                                                       ; 7     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0|thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg                                                                                                                                                                                  ; 8     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0|thei_llvm_fpga_pop_i4_cleanups_pop10_histogram1|acl_reset_handler_inst                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0|thei_llvm_fpga_pop_i4_cleanups_pop10_histogram1                                                                                                                                                                                      ; 23    ; 4              ; 0            ; 4              ; 11     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0                                                                                                                                                                                                                                      ; 19    ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_histogram44|thei_llvm_fpga_push_i4_cleanups_push10_histogram44_reg                                                                                                                                                                            ; 8     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_histogram44|thei_llvm_fpga_push_i4_cleanups_push10_histogram1|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_histogram44|thei_llvm_fpga_push_i4_cleanups_push10_histogram1|fifo|staging_reg                                                                                                                                                                ; 12    ; 0              ; 0            ; 0              ; 10     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_histogram44|thei_llvm_fpga_push_i4_cleanups_push10_histogram1|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_histogram44|thei_llvm_fpga_push_i4_cleanups_push10_histogram1|fifo|fifo|fifo                                                                                                                                                                  ; 12    ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_histogram44|thei_llvm_fpga_push_i4_cleanups_push10_histogram1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_histogram44|thei_llvm_fpga_push_i4_cleanups_push10_histogram1|fifo|fifo                                                                                                                                                                       ; 12    ; 2              ; 0            ; 2              ; 14     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_histogram44|thei_llvm_fpga_push_i4_cleanups_push10_histogram1|fifo|acl_reset_handler_inst                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_histogram44|thei_llvm_fpga_push_i4_cleanups_push10_histogram1|fifo                                                                                                                                                                            ; 12    ; 0              ; 0            ; 0              ; 12     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_histogram44|thei_llvm_fpga_push_i4_cleanups_push10_histogram1|acl_reset_handler_inst                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_histogram44|thei_llvm_fpga_push_i4_cleanups_push10_histogram1                                                                                                                                                                                 ; 15    ; 5              ; 0            ; 5              ; 19     ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_histogram44                                                                                                                                                                                                                                   ; 10    ; 1              ; 0            ; 1              ; 11     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11|thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg                                                                                                                                                                  ; 37    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11|thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram1|acl_reset_handler_inst                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11|thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram1                                                                                                                                                                       ; 135   ; 31             ; 0            ; 31             ; 67     ; 31              ; 31            ; 31              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11                                                                                                                                                                                                                              ; 104   ; 33             ; 0            ; 33             ; 36     ; 33              ; 33            ; 33              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg                                                                                                                                                              ; 37    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|fifo|staging_reg|acl_reset_handler_inst                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|fifo|staging_reg                                                                                                                                                  ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|fifo|fifo|fifo                                                                                                                                                    ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|fifo|fifo|acl_reset_handler_inst                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|fifo|fifo                                                                                                                                                         ; 68    ; 2              ; 0            ; 2              ; 70     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|fifo|acl_reset_handler_inst                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|fifo                                                                                                                                                              ; 68    ; 0              ; 0            ; 0              ; 68     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_reset_handler_inst                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1                                                                                                                                                                   ; 71    ; 32             ; 0            ; 32             ; 131    ; 32              ; 32            ; 32              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37                                                                                                                                                                                                                            ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10|thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1|acl_reset_handler_inst                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10|thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1                                                                                                                                                               ; 68    ; 31             ; 0            ; 31             ; 66     ; 31              ; 31            ; 31              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10                                                                                                                                                                                                                          ; 37    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i4_initerations_pop9_histogram5|thei_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg                                                                                                                                                                            ; 8     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i4_initerations_pop9_histogram5|thei_llvm_fpga_pop_i4_initerations_pop9_histogram1|acl_reset_handler_inst                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i4_initerations_pop9_histogram5|thei_llvm_fpga_pop_i4_initerations_pop9_histogram1                                                                                                                                                                                ; 23    ; 4              ; 0            ; 4              ; 11     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_pop_i4_initerations_pop9_histogram5                                                                                                                                                                                                                                   ; 19    ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_initerations_push9_histogram7|thei_llvm_fpga_push_i4_initerations_push9_histogram7_reg                                                                                                                                                                        ; 8     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_initerations_push9_histogram7|thei_llvm_fpga_push_i4_initerations_push9_histogram1|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_initerations_push9_histogram7|thei_llvm_fpga_push_i4_initerations_push9_histogram1|fifo|staging_reg                                                                                                                                                           ; 12    ; 0              ; 0            ; 0              ; 10     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_initerations_push9_histogram7|thei_llvm_fpga_push_i4_initerations_push9_histogram1|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_initerations_push9_histogram7|thei_llvm_fpga_push_i4_initerations_push9_histogram1|fifo|fifo|fifo                                                                                                                                                             ; 12    ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_initerations_push9_histogram7|thei_llvm_fpga_push_i4_initerations_push9_histogram1|fifo|fifo|acl_reset_handler_inst                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_initerations_push9_histogram7|thei_llvm_fpga_push_i4_initerations_push9_histogram1|fifo|fifo                                                                                                                                                                  ; 12    ; 2              ; 0            ; 2              ; 14     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_initerations_push9_histogram7|thei_llvm_fpga_push_i4_initerations_push9_histogram1|fifo|acl_reset_handler_inst                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_initerations_push9_histogram7|thei_llvm_fpga_push_i4_initerations_push9_histogram1|fifo                                                                                                                                                                       ; 12    ; 0              ; 0            ; 0              ; 12     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_initerations_push9_histogram7|thei_llvm_fpga_push_i4_initerations_push9_histogram1|acl_reset_handler_inst                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_initerations_push9_histogram7|thei_llvm_fpga_push_i4_initerations_push9_histogram1                                                                                                                                                                            ; 15    ; 5              ; 0            ; 5              ; 19     ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i4_initerations_push9_histogram7                                                                                                                                                                                                                                 ; 10    ; 1              ; 0            ; 1              ; 11     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31_reg                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|fifo|staging_reg                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|fifo|fifo|fifo                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|fifo|fifo|acl_reset_handler_inst                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|fifo|fifo                                                                                                                                                                     ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|fifo|acl_reset_handler_inst                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|fifo                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|acl_reset_handler_inst                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1                                                                                                                                                                               ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31                                                                                                                                                                                                                                  ; 7     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                    ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                     ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                     ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                   ; 78    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                      ; 68    ; 2              ; 0            ; 2              ; 71     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|data_fifo                                                                                                                                                                                 ; 68    ; 0              ; 0            ; 0              ; 68     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                     ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                       ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                             ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                             ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                      ; 14    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                       ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                              ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|nop_fifo                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write|acl_reset_handler_inst                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write                                                                                                                                                                                           ; 75    ; 13             ; 4            ; 13             ; 81     ; 13              ; 13            ; 13              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|u_permute_address                                                                                                                                                                                         ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1|acl_reset_handler_inst                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30|thei_llvm_fpga_mem_memdep_histogram1                                                                                                                                                                                                           ; 242   ; 12             ; 130          ; 12             ; 76     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_memdep_histogram30                                                                                                                                                                                                                                                ; 137   ; 0              ; 32           ; 0              ; 76     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                     ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                            ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                     ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                       ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                              ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                             ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                             ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                   ; 83    ; 0              ; 0            ; 0              ; 65     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                               ; 83    ; 0              ; 0            ; 0              ; 65     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                       ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                              ; 69    ; 2              ; 0            ; 2              ; 72     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                         ; 69    ; 0              ; 0            ; 0              ; 71     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|fifo                                                                                                                                                                                                                                                       ; 69    ; 0              ; 0            ; 0              ; 72     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thecoalesced_delay_0_fifo                                                                                                                                                                                                                                                            ; 69    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                  ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                           ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                          ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                          ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                        ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                           ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|data_fifo                                                                                                                                                                                      ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                        ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                         ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                         ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                       ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                          ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|input_fifo                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                     ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                  ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                  ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                           ; 14    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                   ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|nop_fifo                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read|acl_reset_handler_inst                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|pipelined_read                                                                                                                                                                                                ; 71    ; 13             ; 0            ; 13             ; 81     ; 13              ; 13            ; 13              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|u_permute_address                                                                                                                                                                                             ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1|acl_reset_handler_inst                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thei_llvm_fpga_mem_lm43_histogram1                                                                                                                                                                                                               ; 242   ; 44             ; 129          ; 44             ; 107    ; 44              ; 44            ; 44              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28|thereaddata_reg_lm43_histogram2                                                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm43_histogram28                                                                                                                                                                                                                                                  ; 106   ; 0              ; 33           ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                           ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                  ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                           ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                  ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                    ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                         ; 50    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                     ; 50    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                    ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|hld_fifo_inst                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|fifo                                                                                                                                                                                                             ; 36    ; 0              ; 0            ; 0              ; 39     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_reset_handler_inst                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo                                                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                  ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                           ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                          ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                          ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                        ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                           ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|data_fifo                                                                                                                                                                                      ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                        ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                         ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                         ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                       ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                          ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|input_fifo                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                     ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                  ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                  ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                           ; 14    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                   ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|nop_fifo                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read|acl_reset_handler_inst                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|pipelined_read                                                                                                                                                                                                ; 71    ; 13             ; 0            ; 13             ; 81     ; 13              ; 13            ; 13              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|u_permute_address                                                                                                                                                                                             ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1|acl_reset_handler_inst                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thei_llvm_fpga_mem_lm22_histogram1                                                                                                                                                                                                               ; 242   ; 44             ; 129          ; 44             ; 107    ; 44              ; 44            ; 44              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24|thereaddata_reg_lm22_histogram1                                                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_mem_lm22_histogram24                                                                                                                                                                                                                                                  ; 106   ; 0              ; 33           ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram22|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1|acl_reset_handler_inst                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram22|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1                                                                                                                                                       ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram22                                                                                                                                                                                                                      ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                             ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                             ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                        ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                              ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                              ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                    ; 19    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                ; 19    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                        ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                               ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|fifo                                                                                                                                                                                                                        ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_reset_handler_inst                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo                                                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region                                                                                                                                                                                                                                                                                      ; 373   ; 0              ; 0            ; 0              ; 295    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge                                                                                                                                                                                                                                                                                                ; 7     ; 0              ; 2            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_branch                                                                                                                                                                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2                                                                                                                                                                                                                                                                                                                      ; 376   ; 0              ; 0            ; 0              ; 298    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thei_llvm_fpga_pipeline_keep_going_histogram4_sr                                                                                                                                                                                                                                                                                        ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thei_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo|thei_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo|acl_reset_handler_inst                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thei_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo|thei_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo                                                                                                                                                                                                                   ; 6     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thei_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo                                                                                                                                                                                                                                                                              ; 6     ; 2              ; 0            ; 2              ; 2      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function                                                                                                                                                                                                                                                                                                                                         ; 723   ; 33             ; 321          ; 33             ; 292    ; 33              ; 33            ; 33              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst|histogram_internal                                                                                                                                                                                                                                                                                                                                                               ; 368   ; 0              ; 0            ; 0              ; 290    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst|histogram_internal_inst                                                                                                                                                                                                                                                                                                                                                                                  ; 260   ; 0              ; 0            ; 0              ; 72     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; histogram_inst                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
