
LED_Switcher.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002668  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000002c  20000000  00002668  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bkupram      00000000  47000000  47000000  0002002c  2**0
                  CONTENTS
  3 .qspi         00000000  04000000  04000000  0002002c  2**0
                  CONTENTS
  4 .bss          00000080  2000002c  00002694  0002002c  2**2
                  ALLOC
  5 .stack        00010004  200000ac  00002714  0002002c  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  0002005a  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001e2ee  00000000  00000000  000200b3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000027b0  00000000  00000000  0003e3a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000099e8  00000000  00000000  00040b51  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000010f8  00000000  00000000  0004a539  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000fc0  00000000  00000000  0004b631  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00032566  00000000  00000000  0004c5f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00012ee4  00000000  00000000  0007eb57  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00115e60  00000000  00000000  00091a3b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000046e0  00000000  00000000  001a789c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	b0 00 01 20 e1 02 00 00 7d 03 00 00 7d 03 00 00     ... ....}...}...
      10:	7d 03 00 00 7d 03 00 00 7d 03 00 00 00 00 00 00     }...}...}.......
	...
      2c:	7d 03 00 00 7d 03 00 00 00 00 00 00 7d 03 00 00     }...}.......}...
      3c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      4c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      5c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      6c:	25 17 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     %...}...}...}...
      7c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      8c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      9c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      ac:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      bc:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      cc:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      dc:	7d 03 00 00 7d 03 00 00 7d 03 00 00 00 00 00 00     }...}...}.......
	...
      f4:	f5 14 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     ....}...}...}...
     104:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     114:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     124:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     134:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     144:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     154:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     164:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     174:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     184:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     194:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     1a4:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     1b4:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     1c4:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     1d4:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     1e4:	7d 03 00 00 7d 03 00 00 b5 22 00 00 7d 03 00 00     }...}...."..}...
     1f4:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     204:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     214:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     224:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     234:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     244:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     254:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...

00000264 <__do_global_dtors_aux>:
     264:	b510      	push	{r4, lr}
     266:	4c05      	ldr	r4, [pc, #20]	; (27c <__do_global_dtors_aux+0x18>)
     268:	7823      	ldrb	r3, [r4, #0]
     26a:	b933      	cbnz	r3, 27a <__do_global_dtors_aux+0x16>
     26c:	4b04      	ldr	r3, [pc, #16]	; (280 <__do_global_dtors_aux+0x1c>)
     26e:	b113      	cbz	r3, 276 <__do_global_dtors_aux+0x12>
     270:	4804      	ldr	r0, [pc, #16]	; (284 <__do_global_dtors_aux+0x20>)
     272:	f3af 8000 	nop.w
     276:	2301      	movs	r3, #1
     278:	7023      	strb	r3, [r4, #0]
     27a:	bd10      	pop	{r4, pc}
     27c:	2000002c 	.word	0x2000002c
     280:	00000000 	.word	0x00000000
     284:	00002668 	.word	0x00002668

00000288 <frame_dummy>:
     288:	4b0c      	ldr	r3, [pc, #48]	; (2bc <frame_dummy+0x34>)
     28a:	b143      	cbz	r3, 29e <frame_dummy+0x16>
     28c:	480c      	ldr	r0, [pc, #48]	; (2c0 <frame_dummy+0x38>)
     28e:	490d      	ldr	r1, [pc, #52]	; (2c4 <frame_dummy+0x3c>)
     290:	b510      	push	{r4, lr}
     292:	f3af 8000 	nop.w
     296:	480c      	ldr	r0, [pc, #48]	; (2c8 <frame_dummy+0x40>)
     298:	6803      	ldr	r3, [r0, #0]
     29a:	b923      	cbnz	r3, 2a6 <frame_dummy+0x1e>
     29c:	bd10      	pop	{r4, pc}
     29e:	480a      	ldr	r0, [pc, #40]	; (2c8 <frame_dummy+0x40>)
     2a0:	6803      	ldr	r3, [r0, #0]
     2a2:	b933      	cbnz	r3, 2b2 <frame_dummy+0x2a>
     2a4:	4770      	bx	lr
     2a6:	4b09      	ldr	r3, [pc, #36]	; (2cc <frame_dummy+0x44>)
     2a8:	2b00      	cmp	r3, #0
     2aa:	d0f7      	beq.n	29c <frame_dummy+0x14>
     2ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     2b0:	4718      	bx	r3
     2b2:	4b06      	ldr	r3, [pc, #24]	; (2cc <frame_dummy+0x44>)
     2b4:	2b00      	cmp	r3, #0
     2b6:	d0f5      	beq.n	2a4 <frame_dummy+0x1c>
     2b8:	4718      	bx	r3
     2ba:	bf00      	nop
     2bc:	00000000 	.word	0x00000000
     2c0:	00002668 	.word	0x00002668
     2c4:	20000030 	.word	0x20000030
     2c8:	00002668 	.word	0x00002668
     2cc:	00000000 	.word	0x00000000

000002d0 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     2d0:	b580      	push	{r7, lr}
     2d2:	af00      	add	r7, sp, #0
	system_init();
     2d4:	4b01      	ldr	r3, [pc, #4]	; (2dc <atmel_start_init+0xc>)
     2d6:	4798      	blx	r3
}
     2d8:	bf00      	nop
     2da:	bd80      	pop	{r7, pc}
     2dc:	00000afd 	.word	0x00000afd

000002e0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
     2e0:	b580      	push	{r7, lr}
     2e2:	b082      	sub	sp, #8
     2e4:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
     2e6:	4b1c      	ldr	r3, [pc, #112]	; (358 <Reset_Handler+0x78>)
     2e8:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
     2ea:	4b1c      	ldr	r3, [pc, #112]	; (35c <Reset_Handler+0x7c>)
     2ec:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
     2ee:	687a      	ldr	r2, [r7, #4]
     2f0:	683b      	ldr	r3, [r7, #0]
     2f2:	429a      	cmp	r2, r3
     2f4:	d00c      	beq.n	310 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
     2f6:	e007      	b.n	308 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
     2f8:	683b      	ldr	r3, [r7, #0]
     2fa:	1d1a      	adds	r2, r3, #4
     2fc:	603a      	str	r2, [r7, #0]
     2fe:	687a      	ldr	r2, [r7, #4]
     300:	1d11      	adds	r1, r2, #4
     302:	6079      	str	r1, [r7, #4]
     304:	6812      	ldr	r2, [r2, #0]
     306:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
     308:	683b      	ldr	r3, [r7, #0]
     30a:	4a15      	ldr	r2, [pc, #84]	; (360 <Reset_Handler+0x80>)
     30c:	4293      	cmp	r3, r2
     30e:	d3f3      	bcc.n	2f8 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
     310:	4b14      	ldr	r3, [pc, #80]	; (364 <Reset_Handler+0x84>)
     312:	603b      	str	r3, [r7, #0]
     314:	e004      	b.n	320 <Reset_Handler+0x40>
                *pDest++ = 0;
     316:	683b      	ldr	r3, [r7, #0]
     318:	1d1a      	adds	r2, r3, #4
     31a:	603a      	str	r2, [r7, #0]
     31c:	2200      	movs	r2, #0
     31e:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
     320:	683b      	ldr	r3, [r7, #0]
     322:	4a11      	ldr	r2, [pc, #68]	; (368 <Reset_Handler+0x88>)
     324:	4293      	cmp	r3, r2
     326:	d3f6      	bcc.n	316 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
     328:	4b10      	ldr	r3, [pc, #64]	; (36c <Reset_Handler+0x8c>)
     32a:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     32c:	4a10      	ldr	r2, [pc, #64]	; (370 <Reset_Handler+0x90>)
     32e:	687b      	ldr	r3, [r7, #4]
     330:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
     334:	6093      	str	r3, [r2, #8]

#if __FPU_USED
        /* Enable FPU */
        SCB->CPACR |=  (0xFu << 20);
     336:	4a0e      	ldr	r2, [pc, #56]	; (370 <Reset_Handler+0x90>)
     338:	4b0d      	ldr	r3, [pc, #52]	; (370 <Reset_Handler+0x90>)
     33a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
     33e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
     342:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     346:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     34a:	f3bf 8f6f 	isb	sy
        __DSB();
        __ISB();
#endif

        /* Initialize the C library */
        __libc_init_array();
     34e:	4b09      	ldr	r3, [pc, #36]	; (374 <Reset_Handler+0x94>)
     350:	4798      	blx	r3

        /* Branch to main function */
        main();
     352:	4b09      	ldr	r3, [pc, #36]	; (378 <Reset_Handler+0x98>)
     354:	4798      	blx	r3

        /* Infinite loop */
        while (1);
     356:	e7fe      	b.n	356 <Reset_Handler+0x76>
     358:	00002668 	.word	0x00002668
     35c:	20000000 	.word	0x20000000
     360:	2000002c 	.word	0x2000002c
     364:	2000002c 	.word	0x2000002c
     368:	200000ac 	.word	0x200000ac
     36c:	00000000 	.word	0x00000000
     370:	e000ed00 	.word	0xe000ed00
     374:	000024bd 	.word	0x000024bd
     378:	0000248d 	.word	0x0000248d

0000037c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     37c:	b480      	push	{r7}
     37e:	af00      	add	r7, sp, #0
        while (1) {
     380:	e7fe      	b.n	380 <Dummy_Handler+0x4>

00000382 <hri_gclk_write_PCHCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
     382:	b480      	push	{r7}
     384:	b085      	sub	sp, #20
     386:	af00      	add	r7, sp, #0
     388:	60f8      	str	r0, [r7, #12]
     38a:	460b      	mov	r3, r1
     38c:	607a      	str	r2, [r7, #4]
     38e:	72fb      	strb	r3, [r7, #11]
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
     390:	7afa      	ldrb	r2, [r7, #11]
     392:	68fb      	ldr	r3, [r7, #12]
     394:	3220      	adds	r2, #32
     396:	6879      	ldr	r1, [r7, #4]
     398:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	GCLK_CRITICAL_SECTION_LEAVE();
}
     39c:	bf00      	nop
     39e:	3714      	adds	r7, #20
     3a0:	46bd      	mov	sp, r7
     3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
     3a6:	4770      	bx	lr

000003a8 <hri_mclk_set_APBAMASK_RTC_bit>:
	((Mclk *)hw)->APBAMASK.reg ^= MCLK_APBAMASK_WDT;
	MCLK_CRITICAL_SECTION_LEAVE();
}

static inline void hri_mclk_set_APBAMASK_RTC_bit(const void *const hw)
{
     3a8:	b480      	push	{r7}
     3aa:	b083      	sub	sp, #12
     3ac:	af00      	add	r7, sp, #0
     3ae:	6078      	str	r0, [r7, #4]
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_RTC;
     3b0:	687b      	ldr	r3, [r7, #4]
     3b2:	695b      	ldr	r3, [r3, #20]
     3b4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
     3b8:	687b      	ldr	r3, [r7, #4]
     3ba:	615a      	str	r2, [r3, #20]
	MCLK_CRITICAL_SECTION_LEAVE();
}
     3bc:	bf00      	nop
     3be:	370c      	adds	r7, #12
     3c0:	46bd      	mov	sp, r7
     3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
     3c6:	4770      	bx	lr

000003c8 <hri_mclk_set_APBAMASK_SERCOM0_bit>:
	((Mclk *)hw)->APBAMASK.reg ^= MCLK_APBAMASK_FREQM;
	MCLK_CRITICAL_SECTION_LEAVE();
}

static inline void hri_mclk_set_APBAMASK_SERCOM0_bit(const void *const hw)
{
     3c8:	b480      	push	{r7}
     3ca:	b083      	sub	sp, #12
     3cc:	af00      	add	r7, sp, #0
     3ce:	6078      	str	r0, [r7, #4]
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_SERCOM0;
     3d0:	687b      	ldr	r3, [r7, #4]
     3d2:	695b      	ldr	r3, [r3, #20]
     3d4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
     3d8:	687b      	ldr	r3, [r7, #4]
     3da:	615a      	str	r2, [r3, #20]
	MCLK_CRITICAL_SECTION_LEAVE();
}
     3dc:	bf00      	nop
     3de:	370c      	adds	r7, #12
     3e0:	46bd      	mov	sp, r7
     3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
     3e6:	4770      	bx	lr

000003e8 <hri_mclk_set_APBAMASK_TC0_bit>:
	((Mclk *)hw)->APBAMASK.reg ^= MCLK_APBAMASK_SERCOM1;
	MCLK_CRITICAL_SECTION_LEAVE();
}

static inline void hri_mclk_set_APBAMASK_TC0_bit(const void *const hw)
{
     3e8:	b480      	push	{r7}
     3ea:	b083      	sub	sp, #12
     3ec:	af00      	add	r7, sp, #0
     3ee:	6078      	str	r0, [r7, #4]
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC0;
     3f0:	687b      	ldr	r3, [r7, #4]
     3f2:	695b      	ldr	r3, [r3, #20]
     3f4:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
     3f8:	687b      	ldr	r3, [r7, #4]
     3fa:	615a      	str	r2, [r3, #20]
	MCLK_CRITICAL_SECTION_LEAVE();
}
     3fc:	bf00      	nop
     3fe:	370c      	adds	r7, #12
     400:	46bd      	mov	sp, r7
     402:	f85d 7b04 	ldr.w	r7, [sp], #4
     406:	4770      	bx	lr

00000408 <hri_port_set_DIR_reg>:
{
	((Port *)hw)->Group[submodule_index].DIRTGL.reg = PORT_DIR_DIR(mask);
}

static inline void hri_port_set_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
     408:	b480      	push	{r7}
     40a:	b085      	sub	sp, #20
     40c:	af00      	add	r7, sp, #0
     40e:	60f8      	str	r0, [r7, #12]
     410:	460b      	mov	r3, r1
     412:	607a      	str	r2, [r7, #4]
     414:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     416:	7afb      	ldrb	r3, [r7, #11]
     418:	68fa      	ldr	r2, [r7, #12]
     41a:	01db      	lsls	r3, r3, #7
     41c:	4413      	add	r3, r2
     41e:	3308      	adds	r3, #8
     420:	687a      	ldr	r2, [r7, #4]
     422:	601a      	str	r2, [r3, #0]
}
     424:	bf00      	nop
     426:	3714      	adds	r7, #20
     428:	46bd      	mov	sp, r7
     42a:	f85d 7b04 	ldr.w	r7, [sp], #4
     42e:	4770      	bx	lr

00000430 <hri_port_clear_DIR_reg>:
	((Port *)hw)->Group[submodule_index].DIRSET.reg = data;
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
     430:	b480      	push	{r7}
     432:	b085      	sub	sp, #20
     434:	af00      	add	r7, sp, #0
     436:	60f8      	str	r0, [r7, #12]
     438:	460b      	mov	r3, r1
     43a:	607a      	str	r2, [r7, #4]
     43c:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     43e:	7afb      	ldrb	r3, [r7, #11]
     440:	68fa      	ldr	r2, [r7, #12]
     442:	01db      	lsls	r3, r3, #7
     444:	4413      	add	r3, r2
     446:	3304      	adds	r3, #4
     448:	687a      	ldr	r2, [r7, #4]
     44a:	601a      	str	r2, [r3, #0]
}
     44c:	bf00      	nop
     44e:	3714      	adds	r7, #20
     450:	46bd      	mov	sp, r7
     452:	f85d 7b04 	ldr.w	r7, [sp], #4
     456:	4770      	bx	lr

00000458 <hri_port_set_OUT_reg>:
{
	((Port *)hw)->Group[submodule_index].OUTTGL.reg = PORT_OUT_OUT(mask);
}

static inline void hri_port_set_OUT_reg(const void *const hw, uint8_t submodule_index, hri_port_out_reg_t mask)
{
     458:	b480      	push	{r7}
     45a:	b085      	sub	sp, #20
     45c:	af00      	add	r7, sp, #0
     45e:	60f8      	str	r0, [r7, #12]
     460:	460b      	mov	r3, r1
     462:	607a      	str	r2, [r7, #4]
     464:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     466:	7afb      	ldrb	r3, [r7, #11]
     468:	68fa      	ldr	r2, [r7, #12]
     46a:	01db      	lsls	r3, r3, #7
     46c:	4413      	add	r3, r2
     46e:	3318      	adds	r3, #24
     470:	687a      	ldr	r2, [r7, #4]
     472:	601a      	str	r2, [r3, #0]
}
     474:	bf00      	nop
     476:	3714      	adds	r7, #20
     478:	46bd      	mov	sp, r7
     47a:	f85d 7b04 	ldr.w	r7, [sp], #4
     47e:	4770      	bx	lr

00000480 <hri_port_clear_OUT_reg>:
	((Port *)hw)->Group[submodule_index].OUTSET.reg = data;
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = ~data;
}

static inline void hri_port_clear_OUT_reg(const void *const hw, uint8_t submodule_index, hri_port_out_reg_t mask)
{
     480:	b480      	push	{r7}
     482:	b085      	sub	sp, #20
     484:	af00      	add	r7, sp, #0
     486:	60f8      	str	r0, [r7, #12]
     488:	460b      	mov	r3, r1
     48a:	607a      	str	r2, [r7, #4]
     48c:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     48e:	7afb      	ldrb	r3, [r7, #11]
     490:	68fa      	ldr	r2, [r7, #12]
     492:	01db      	lsls	r3, r3, #7
     494:	4413      	add	r3, r2
     496:	3314      	adds	r3, #20
     498:	687a      	ldr	r2, [r7, #4]
     49a:	601a      	str	r2, [r3, #0]
}
     49c:	bf00      	nop
     49e:	3714      	adds	r7, #20
     4a0:	46bd      	mov	sp, r7
     4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
     4a6:	4770      	bx	lr

000004a8 <hri_port_write_PMUX_PMUXE_bf>:
	return tmp;
}

static inline void hri_port_write_PMUX_PMUXE_bf(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                hri_port_pmux_reg_t data)
{
     4a8:	b480      	push	{r7}
     4aa:	b085      	sub	sp, #20
     4ac:	af00      	add	r7, sp, #0
     4ae:	6078      	str	r0, [r7, #4]
     4b0:	4608      	mov	r0, r1
     4b2:	4611      	mov	r1, r2
     4b4:	461a      	mov	r2, r3
     4b6:	4603      	mov	r3, r0
     4b8:	70fb      	strb	r3, [r7, #3]
     4ba:	460b      	mov	r3, r1
     4bc:	70bb      	strb	r3, [r7, #2]
     4be:	4613      	mov	r3, r2
     4c0:	707b      	strb	r3, [r7, #1]
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     4c2:	78fa      	ldrb	r2, [r7, #3]
     4c4:	78bb      	ldrb	r3, [r7, #2]
     4c6:	6879      	ldr	r1, [r7, #4]
     4c8:	01d2      	lsls	r2, r2, #7
     4ca:	440a      	add	r2, r1
     4cc:	4413      	add	r3, r2
     4ce:	3330      	adds	r3, #48	; 0x30
     4d0:	781b      	ldrb	r3, [r3, #0]
     4d2:	73fb      	strb	r3, [r7, #15]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     4d4:	7bfb      	ldrb	r3, [r7, #15]
     4d6:	f023 030f 	bic.w	r3, r3, #15
     4da:	73fb      	strb	r3, [r7, #15]
	tmp |= PORT_PMUX_PMUXE(data);
     4dc:	787b      	ldrb	r3, [r7, #1]
     4de:	f003 030f 	and.w	r3, r3, #15
     4e2:	b2da      	uxtb	r2, r3
     4e4:	7bfb      	ldrb	r3, [r7, #15]
     4e6:	4313      	orrs	r3, r2
     4e8:	73fb      	strb	r3, [r7, #15]
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     4ea:	78fa      	ldrb	r2, [r7, #3]
     4ec:	78bb      	ldrb	r3, [r7, #2]
     4ee:	6879      	ldr	r1, [r7, #4]
     4f0:	01d2      	lsls	r2, r2, #7
     4f2:	440a      	add	r2, r1
     4f4:	4413      	add	r3, r2
     4f6:	3330      	adds	r3, #48	; 0x30
     4f8:	7bfa      	ldrb	r2, [r7, #15]
     4fa:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     4fc:	bf00      	nop
     4fe:	3714      	adds	r7, #20
     500:	46bd      	mov	sp, r7
     502:	f85d 7b04 	ldr.w	r7, [sp], #4
     506:	4770      	bx	lr

00000508 <hri_port_write_PMUX_PMUXO_bf>:
	return tmp;
}

static inline void hri_port_write_PMUX_PMUXO_bf(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                hri_port_pmux_reg_t data)
{
     508:	b480      	push	{r7}
     50a:	b085      	sub	sp, #20
     50c:	af00      	add	r7, sp, #0
     50e:	6078      	str	r0, [r7, #4]
     510:	4608      	mov	r0, r1
     512:	4611      	mov	r1, r2
     514:	461a      	mov	r2, r3
     516:	4603      	mov	r3, r0
     518:	70fb      	strb	r3, [r7, #3]
     51a:	460b      	mov	r3, r1
     51c:	70bb      	strb	r3, [r7, #2]
     51e:	4613      	mov	r3, r2
     520:	707b      	strb	r3, [r7, #1]
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     522:	78fa      	ldrb	r2, [r7, #3]
     524:	78bb      	ldrb	r3, [r7, #2]
     526:	6879      	ldr	r1, [r7, #4]
     528:	01d2      	lsls	r2, r2, #7
     52a:	440a      	add	r2, r1
     52c:	4413      	add	r3, r2
     52e:	3330      	adds	r3, #48	; 0x30
     530:	781b      	ldrb	r3, [r3, #0]
     532:	73fb      	strb	r3, [r7, #15]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     534:	7bfb      	ldrb	r3, [r7, #15]
     536:	f003 030f 	and.w	r3, r3, #15
     53a:	73fb      	strb	r3, [r7, #15]
	tmp |= PORT_PMUX_PMUXO(data);
     53c:	787b      	ldrb	r3, [r7, #1]
     53e:	011b      	lsls	r3, r3, #4
     540:	b2da      	uxtb	r2, r3
     542:	7bfb      	ldrb	r3, [r7, #15]
     544:	4313      	orrs	r3, r2
     546:	73fb      	strb	r3, [r7, #15]
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     548:	78fa      	ldrb	r2, [r7, #3]
     54a:	78bb      	ldrb	r3, [r7, #2]
     54c:	6879      	ldr	r1, [r7, #4]
     54e:	01d2      	lsls	r2, r2, #7
     550:	440a      	add	r2, r1
     552:	4413      	add	r3, r2
     554:	3330      	adds	r3, #48	; 0x30
     556:	7bfa      	ldrb	r2, [r7, #15]
     558:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     55a:	bf00      	nop
     55c:	3714      	adds	r7, #20
     55e:	46bd      	mov	sp, r7
     560:	f85d 7b04 	ldr.w	r7, [sp], #4
     564:	4770      	bx	lr

00000566 <hri_port_write_PINCFG_PMUXEN_bit>:
	return (bool)tmp;
}

static inline void hri_port_write_PINCFG_PMUXEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                    bool value)
{
     566:	b480      	push	{r7}
     568:	b085      	sub	sp, #20
     56a:	af00      	add	r7, sp, #0
     56c:	6078      	str	r0, [r7, #4]
     56e:	4608      	mov	r0, r1
     570:	4611      	mov	r1, r2
     572:	461a      	mov	r2, r3
     574:	4603      	mov	r3, r0
     576:	70fb      	strb	r3, [r7, #3]
     578:	460b      	mov	r3, r1
     57a:	70bb      	strb	r3, [r7, #2]
     57c:	4613      	mov	r3, r2
     57e:	707b      	strb	r3, [r7, #1]
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     580:	78fa      	ldrb	r2, [r7, #3]
     582:	78bb      	ldrb	r3, [r7, #2]
     584:	6879      	ldr	r1, [r7, #4]
     586:	01d2      	lsls	r2, r2, #7
     588:	440a      	add	r2, r1
     58a:	4413      	add	r3, r2
     58c:	3340      	adds	r3, #64	; 0x40
     58e:	781b      	ldrb	r3, [r3, #0]
     590:	73fb      	strb	r3, [r7, #15]
	tmp &= ~PORT_PINCFG_PMUXEN;
     592:	7bfb      	ldrb	r3, [r7, #15]
     594:	f023 0301 	bic.w	r3, r3, #1
     598:	73fb      	strb	r3, [r7, #15]
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     59a:	787a      	ldrb	r2, [r7, #1]
     59c:	7bfb      	ldrb	r3, [r7, #15]
     59e:	4313      	orrs	r3, r2
     5a0:	73fb      	strb	r3, [r7, #15]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     5a2:	78fa      	ldrb	r2, [r7, #3]
     5a4:	78bb      	ldrb	r3, [r7, #2]
     5a6:	6879      	ldr	r1, [r7, #4]
     5a8:	01d2      	lsls	r2, r2, #7
     5aa:	440a      	add	r2, r1
     5ac:	4413      	add	r3, r2
     5ae:	3340      	adds	r3, #64	; 0x40
     5b0:	7bfa      	ldrb	r2, [r7, #15]
     5b2:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     5b4:	bf00      	nop
     5b6:	3714      	adds	r7, #20
     5b8:	46bd      	mov	sp, r7
     5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
     5be:	4770      	bx	lr

000005c0 <hri_port_set_PINCFG_PULLEN_bit>:
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg ^= PORT_PINCFG_INEN;
	PORT_CRITICAL_SECTION_LEAVE();
}

static inline void hri_port_set_PINCFG_PULLEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index)
{
     5c0:	b490      	push	{r4, r7}
     5c2:	b082      	sub	sp, #8
     5c4:	af00      	add	r7, sp, #0
     5c6:	6078      	str	r0, [r7, #4]
     5c8:	460b      	mov	r3, r1
     5ca:	70fb      	strb	r3, [r7, #3]
     5cc:	4613      	mov	r3, r2
     5ce:	70bb      	strb	r3, [r7, #2]
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
     5d0:	78fa      	ldrb	r2, [r7, #3]
     5d2:	78bb      	ldrb	r3, [r7, #2]
     5d4:	78f8      	ldrb	r0, [r7, #3]
     5d6:	78b9      	ldrb	r1, [r7, #2]
     5d8:	687c      	ldr	r4, [r7, #4]
     5da:	01c0      	lsls	r0, r0, #7
     5dc:	4420      	add	r0, r4
     5de:	4401      	add	r1, r0
     5e0:	3140      	adds	r1, #64	; 0x40
     5e2:	7809      	ldrb	r1, [r1, #0]
     5e4:	b2c9      	uxtb	r1, r1
     5e6:	f041 0104 	orr.w	r1, r1, #4
     5ea:	b2c8      	uxtb	r0, r1
     5ec:	6879      	ldr	r1, [r7, #4]
     5ee:	01d2      	lsls	r2, r2, #7
     5f0:	440a      	add	r2, r1
     5f2:	4413      	add	r3, r2
     5f4:	3340      	adds	r3, #64	; 0x40
     5f6:	4602      	mov	r2, r0
     5f8:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     5fa:	bf00      	nop
     5fc:	3708      	adds	r7, #8
     5fe:	46bd      	mov	sp, r7
     600:	bc90      	pop	{r4, r7}
     602:	4770      	bx	lr

00000604 <hri_port_clear_PINCFG_PULLEN_bit>:
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
	PORT_CRITICAL_SECTION_LEAVE();
}

static inline void hri_port_clear_PINCFG_PULLEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index)
{
     604:	b490      	push	{r4, r7}
     606:	b082      	sub	sp, #8
     608:	af00      	add	r7, sp, #0
     60a:	6078      	str	r0, [r7, #4]
     60c:	460b      	mov	r3, r1
     60e:	70fb      	strb	r3, [r7, #3]
     610:	4613      	mov	r3, r2
     612:	70bb      	strb	r3, [r7, #2]
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     614:	78fa      	ldrb	r2, [r7, #3]
     616:	78bb      	ldrb	r3, [r7, #2]
     618:	78f8      	ldrb	r0, [r7, #3]
     61a:	78b9      	ldrb	r1, [r7, #2]
     61c:	687c      	ldr	r4, [r7, #4]
     61e:	01c0      	lsls	r0, r0, #7
     620:	4420      	add	r0, r4
     622:	4401      	add	r1, r0
     624:	3140      	adds	r1, #64	; 0x40
     626:	7809      	ldrb	r1, [r1, #0]
     628:	b2c9      	uxtb	r1, r1
     62a:	f021 0104 	bic.w	r1, r1, #4
     62e:	b2c8      	uxtb	r0, r1
     630:	6879      	ldr	r1, [r7, #4]
     632:	01d2      	lsls	r2, r2, #7
     634:	440a      	add	r2, r1
     636:	4413      	add	r3, r2
     638:	3340      	adds	r3, #64	; 0x40
     63a:	4602      	mov	r2, r0
     63c:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     63e:	bf00      	nop
     640:	3708      	adds	r7, #8
     642:	46bd      	mov	sp, r7
     644:	bc90      	pop	{r4, r7}
     646:	4770      	bx	lr

00000648 <hri_port_write_WRCONFIG_reg>:
	return ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
}

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
     648:	b480      	push	{r7}
     64a:	b085      	sub	sp, #20
     64c:	af00      	add	r7, sp, #0
     64e:	60f8      	str	r0, [r7, #12]
     650:	460b      	mov	r3, r1
     652:	607a      	str	r2, [r7, #4]
     654:	72fb      	strb	r3, [r7, #11]
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     656:	7afb      	ldrb	r3, [r7, #11]
     658:	68fa      	ldr	r2, [r7, #12]
     65a:	01db      	lsls	r3, r3, #7
     65c:	4413      	add	r3, r2
     65e:	3328      	adds	r3, #40	; 0x28
     660:	687a      	ldr	r2, [r7, #4]
     662:	601a      	str	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     664:	bf00      	nop
     666:	3714      	adds	r7, #20
     668:	46bd      	mov	sp, r7
     66a:	f85d 7b04 	ldr.w	r7, [sp], #4
     66e:	4770      	bx	lr

00000670 <_gpio_set_direction>:
/**
 * \brief Set direction on port with mask
 */
static inline void _gpio_set_direction(const enum gpio_port port, const uint32_t mask,
                                       const enum gpio_direction direction)
{
     670:	b580      	push	{r7, lr}
     672:	b082      	sub	sp, #8
     674:	af00      	add	r7, sp, #0
     676:	4603      	mov	r3, r0
     678:	6039      	str	r1, [r7, #0]
     67a:	71fb      	strb	r3, [r7, #7]
     67c:	4613      	mov	r3, r2
     67e:	71bb      	strb	r3, [r7, #6]
	switch (direction) {
     680:	79bb      	ldrb	r3, [r7, #6]
     682:	2b01      	cmp	r3, #1
     684:	d01c      	beq.n	6c0 <_gpio_set_direction+0x50>
     686:	2b02      	cmp	r3, #2
     688:	d037      	beq.n	6fa <_gpio_set_direction+0x8a>
     68a:	2b00      	cmp	r3, #0
     68c:	d14e      	bne.n	72c <_gpio_set_direction+0xbc>
	case GPIO_DIRECTION_OFF:
		hri_port_clear_DIR_reg(PORT, port, mask);
     68e:	79fb      	ldrb	r3, [r7, #7]
     690:	683a      	ldr	r2, [r7, #0]
     692:	4619      	mov	r1, r3
     694:	482a      	ldr	r0, [pc, #168]	; (740 <_gpio_set_direction+0xd0>)
     696:	4b2b      	ldr	r3, [pc, #172]	; (744 <_gpio_set_direction+0xd4>)
     698:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | (mask & 0xffff));
     69a:	683b      	ldr	r3, [r7, #0]
     69c:	b29b      	uxth	r3, r3
     69e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
     6a2:	79fb      	ldrb	r3, [r7, #7]
     6a4:	4619      	mov	r1, r3
     6a6:	4826      	ldr	r0, [pc, #152]	; (740 <_gpio_set_direction+0xd0>)
     6a8:	4b27      	ldr	r3, [pc, #156]	; (748 <_gpio_set_direction+0xd8>)
     6aa:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(
		    PORT, port, PORT_WRCONFIG_HWSEL | PORT_WRCONFIG_WRPINCFG | ((mask & 0xffff0000) >> 16));
     6ac:	683b      	ldr	r3, [r7, #0]
     6ae:	0c1b      	lsrs	r3, r3, #16
		hri_port_write_WRCONFIG_reg(
     6b0:	f043 4240 	orr.w	r2, r3, #3221225472	; 0xc0000000
     6b4:	79fb      	ldrb	r3, [r7, #7]
     6b6:	4619      	mov	r1, r3
     6b8:	4821      	ldr	r0, [pc, #132]	; (740 <_gpio_set_direction+0xd0>)
     6ba:	4b23      	ldr	r3, [pc, #140]	; (748 <_gpio_set_direction+0xd8>)
     6bc:	4798      	blx	r3
		break;
     6be:	e03a      	b.n	736 <_gpio_set_direction+0xc6>

	case GPIO_DIRECTION_IN:
		hri_port_clear_DIR_reg(PORT, port, mask);
     6c0:	79fb      	ldrb	r3, [r7, #7]
     6c2:	683a      	ldr	r2, [r7, #0]
     6c4:	4619      	mov	r1, r3
     6c6:	481e      	ldr	r0, [pc, #120]	; (740 <_gpio_set_direction+0xd0>)
     6c8:	4b1e      	ldr	r3, [pc, #120]	; (744 <_gpio_set_direction+0xd4>)
     6ca:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | PORT_WRCONFIG_INEN | (mask & 0xffff));
     6cc:	683b      	ldr	r3, [r7, #0]
     6ce:	b29b      	uxth	r3, r3
     6d0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
     6d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
     6d8:	79f9      	ldrb	r1, [r7, #7]
     6da:	461a      	mov	r2, r3
     6dc:	4818      	ldr	r0, [pc, #96]	; (740 <_gpio_set_direction+0xd0>)
     6de:	4b1a      	ldr	r3, [pc, #104]	; (748 <_gpio_set_direction+0xd8>)
     6e0:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(PORT,
		                            port,
		                            PORT_WRCONFIG_HWSEL | PORT_WRCONFIG_WRPINCFG | PORT_WRCONFIG_INEN
		                                | ((mask & 0xffff0000) >> 16));
     6e2:	683b      	ldr	r3, [r7, #0]
     6e4:	0c1b      	lsrs	r3, r3, #16
		hri_port_write_WRCONFIG_reg(PORT,
     6e6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
     6ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
     6ee:	79f9      	ldrb	r1, [r7, #7]
     6f0:	461a      	mov	r2, r3
     6f2:	4813      	ldr	r0, [pc, #76]	; (740 <_gpio_set_direction+0xd0>)
     6f4:	4b14      	ldr	r3, [pc, #80]	; (748 <_gpio_set_direction+0xd8>)
     6f6:	4798      	blx	r3
		break;
     6f8:	e01d      	b.n	736 <_gpio_set_direction+0xc6>

	case GPIO_DIRECTION_OUT:
		hri_port_set_DIR_reg(PORT, port, mask);
     6fa:	79fb      	ldrb	r3, [r7, #7]
     6fc:	683a      	ldr	r2, [r7, #0]
     6fe:	4619      	mov	r1, r3
     700:	480f      	ldr	r0, [pc, #60]	; (740 <_gpio_set_direction+0xd0>)
     702:	4b12      	ldr	r3, [pc, #72]	; (74c <_gpio_set_direction+0xdc>)
     704:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | (mask & 0xffff));
     706:	683b      	ldr	r3, [r7, #0]
     708:	b29b      	uxth	r3, r3
     70a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
     70e:	79fb      	ldrb	r3, [r7, #7]
     710:	4619      	mov	r1, r3
     712:	480b      	ldr	r0, [pc, #44]	; (740 <_gpio_set_direction+0xd0>)
     714:	4b0c      	ldr	r3, [pc, #48]	; (748 <_gpio_set_direction+0xd8>)
     716:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(
		    PORT, port, PORT_WRCONFIG_HWSEL | PORT_WRCONFIG_WRPINCFG | ((mask & 0xffff0000) >> 16));
     718:	683b      	ldr	r3, [r7, #0]
     71a:	0c1b      	lsrs	r3, r3, #16
		hri_port_write_WRCONFIG_reg(
     71c:	f043 4240 	orr.w	r2, r3, #3221225472	; 0xc0000000
     720:	79fb      	ldrb	r3, [r7, #7]
     722:	4619      	mov	r1, r3
     724:	4806      	ldr	r0, [pc, #24]	; (740 <_gpio_set_direction+0xd0>)
     726:	4b08      	ldr	r3, [pc, #32]	; (748 <_gpio_set_direction+0xd8>)
     728:	4798      	blx	r3
		break;
     72a:	e004      	b.n	736 <_gpio_set_direction+0xc6>

	default:
		ASSERT(false);
     72c:	2246      	movs	r2, #70	; 0x46
     72e:	4908      	ldr	r1, [pc, #32]	; (750 <_gpio_set_direction+0xe0>)
     730:	2000      	movs	r0, #0
     732:	4b08      	ldr	r3, [pc, #32]	; (754 <_gpio_set_direction+0xe4>)
     734:	4798      	blx	r3
	}
}
     736:	bf00      	nop
     738:	3708      	adds	r7, #8
     73a:	46bd      	mov	sp, r7
     73c:	bd80      	pop	{r7, pc}
     73e:	bf00      	nop
     740:	41008000 	.word	0x41008000
     744:	00000431 	.word	0x00000431
     748:	00000649 	.word	0x00000649
     74c:	00000409 	.word	0x00000409
     750:	00002504 	.word	0x00002504
     754:	00001121 	.word	0x00001121

00000758 <_gpio_set_level>:

/**
 * \brief Set output level on port with mask
 */
static inline void _gpio_set_level(const enum gpio_port port, const uint32_t mask, const bool level)
{
     758:	b580      	push	{r7, lr}
     75a:	b082      	sub	sp, #8
     75c:	af00      	add	r7, sp, #0
     75e:	4603      	mov	r3, r0
     760:	6039      	str	r1, [r7, #0]
     762:	71fb      	strb	r3, [r7, #7]
     764:	4613      	mov	r3, r2
     766:	71bb      	strb	r3, [r7, #6]
	if (level) {
     768:	79bb      	ldrb	r3, [r7, #6]
     76a:	2b00      	cmp	r3, #0
     76c:	d006      	beq.n	77c <_gpio_set_level+0x24>
		hri_port_set_OUT_reg(PORT, port, mask);
     76e:	79fb      	ldrb	r3, [r7, #7]
     770:	683a      	ldr	r2, [r7, #0]
     772:	4619      	mov	r1, r3
     774:	4806      	ldr	r0, [pc, #24]	; (790 <_gpio_set_level+0x38>)
     776:	4b07      	ldr	r3, [pc, #28]	; (794 <_gpio_set_level+0x3c>)
     778:	4798      	blx	r3
	} else {
		hri_port_clear_OUT_reg(PORT, port, mask);
	}
}
     77a:	e005      	b.n	788 <_gpio_set_level+0x30>
		hri_port_clear_OUT_reg(PORT, port, mask);
     77c:	79fb      	ldrb	r3, [r7, #7]
     77e:	683a      	ldr	r2, [r7, #0]
     780:	4619      	mov	r1, r3
     782:	4803      	ldr	r0, [pc, #12]	; (790 <_gpio_set_level+0x38>)
     784:	4b04      	ldr	r3, [pc, #16]	; (798 <_gpio_set_level+0x40>)
     786:	4798      	blx	r3
}
     788:	bf00      	nop
     78a:	3708      	adds	r7, #8
     78c:	46bd      	mov	sp, r7
     78e:	bd80      	pop	{r7, pc}
     790:	41008000 	.word	0x41008000
     794:	00000459 	.word	0x00000459
     798:	00000481 	.word	0x00000481

0000079c <_gpio_set_pin_pull_mode>:
/**
 * \brief Set pin pull mode
 */
static inline void _gpio_set_pin_pull_mode(const enum gpio_port port, const uint8_t pin,
                                           const enum gpio_pull_mode pull_mode)
{
     79c:	b580      	push	{r7, lr}
     79e:	b082      	sub	sp, #8
     7a0:	af00      	add	r7, sp, #0
     7a2:	4603      	mov	r3, r0
     7a4:	71fb      	strb	r3, [r7, #7]
     7a6:	460b      	mov	r3, r1
     7a8:	71bb      	strb	r3, [r7, #6]
     7aa:	4613      	mov	r3, r2
     7ac:	717b      	strb	r3, [r7, #5]
	switch (pull_mode) {
     7ae:	797b      	ldrb	r3, [r7, #5]
     7b0:	2b01      	cmp	r3, #1
     7b2:	d00a      	beq.n	7ca <_gpio_set_pin_pull_mode+0x2e>
     7b4:	2b02      	cmp	r3, #2
     7b6:	d01f      	beq.n	7f8 <_gpio_set_pin_pull_mode+0x5c>
     7b8:	2b00      	cmp	r3, #0
     7ba:	d134      	bne.n	826 <_gpio_set_pin_pull_mode+0x8a>
	case GPIO_PULL_OFF:
		hri_port_clear_PINCFG_PULLEN_bit(PORT, port, pin);
     7bc:	79ba      	ldrb	r2, [r7, #6]
     7be:	79fb      	ldrb	r3, [r7, #7]
     7c0:	4619      	mov	r1, r3
     7c2:	481e      	ldr	r0, [pc, #120]	; (83c <_gpio_set_pin_pull_mode+0xa0>)
     7c4:	4b1e      	ldr	r3, [pc, #120]	; (840 <_gpio_set_pin_pull_mode+0xa4>)
     7c6:	4798      	blx	r3
		break;
     7c8:	e033      	b.n	832 <_gpio_set_pin_pull_mode+0x96>

	case GPIO_PULL_UP:
		hri_port_clear_DIR_reg(PORT, port, 1U << pin);
     7ca:	79bb      	ldrb	r3, [r7, #6]
     7cc:	2201      	movs	r2, #1
     7ce:	409a      	lsls	r2, r3
     7d0:	79fb      	ldrb	r3, [r7, #7]
     7d2:	4619      	mov	r1, r3
     7d4:	4819      	ldr	r0, [pc, #100]	; (83c <_gpio_set_pin_pull_mode+0xa0>)
     7d6:	4b1b      	ldr	r3, [pc, #108]	; (844 <_gpio_set_pin_pull_mode+0xa8>)
     7d8:	4798      	blx	r3
		hri_port_set_PINCFG_PULLEN_bit(PORT, port, pin);
     7da:	79ba      	ldrb	r2, [r7, #6]
     7dc:	79fb      	ldrb	r3, [r7, #7]
     7de:	4619      	mov	r1, r3
     7e0:	4816      	ldr	r0, [pc, #88]	; (83c <_gpio_set_pin_pull_mode+0xa0>)
     7e2:	4b19      	ldr	r3, [pc, #100]	; (848 <_gpio_set_pin_pull_mode+0xac>)
     7e4:	4798      	blx	r3
		hri_port_set_OUT_reg(PORT, port, 1U << pin);
     7e6:	79bb      	ldrb	r3, [r7, #6]
     7e8:	2201      	movs	r2, #1
     7ea:	409a      	lsls	r2, r3
     7ec:	79fb      	ldrb	r3, [r7, #7]
     7ee:	4619      	mov	r1, r3
     7f0:	4812      	ldr	r0, [pc, #72]	; (83c <_gpio_set_pin_pull_mode+0xa0>)
     7f2:	4b16      	ldr	r3, [pc, #88]	; (84c <_gpio_set_pin_pull_mode+0xb0>)
     7f4:	4798      	blx	r3
		break;
     7f6:	e01c      	b.n	832 <_gpio_set_pin_pull_mode+0x96>

	case GPIO_PULL_DOWN:
		hri_port_clear_DIR_reg(PORT, port, 1U << pin);
     7f8:	79bb      	ldrb	r3, [r7, #6]
     7fa:	2201      	movs	r2, #1
     7fc:	409a      	lsls	r2, r3
     7fe:	79fb      	ldrb	r3, [r7, #7]
     800:	4619      	mov	r1, r3
     802:	480e      	ldr	r0, [pc, #56]	; (83c <_gpio_set_pin_pull_mode+0xa0>)
     804:	4b0f      	ldr	r3, [pc, #60]	; (844 <_gpio_set_pin_pull_mode+0xa8>)
     806:	4798      	blx	r3
		hri_port_set_PINCFG_PULLEN_bit(PORT, port, pin);
     808:	79ba      	ldrb	r2, [r7, #6]
     80a:	79fb      	ldrb	r3, [r7, #7]
     80c:	4619      	mov	r1, r3
     80e:	480b      	ldr	r0, [pc, #44]	; (83c <_gpio_set_pin_pull_mode+0xa0>)
     810:	4b0d      	ldr	r3, [pc, #52]	; (848 <_gpio_set_pin_pull_mode+0xac>)
     812:	4798      	blx	r3
		hri_port_clear_OUT_reg(PORT, port, 1U << pin);
     814:	79bb      	ldrb	r3, [r7, #6]
     816:	2201      	movs	r2, #1
     818:	409a      	lsls	r2, r3
     81a:	79fb      	ldrb	r3, [r7, #7]
     81c:	4619      	mov	r1, r3
     81e:	4807      	ldr	r0, [pc, #28]	; (83c <_gpio_set_pin_pull_mode+0xa0>)
     820:	4b0b      	ldr	r3, [pc, #44]	; (850 <_gpio_set_pin_pull_mode+0xb4>)
     822:	4798      	blx	r3
		break;
     824:	e005      	b.n	832 <_gpio_set_pin_pull_mode+0x96>

	default:
		ASSERT(false);
     826:	2289      	movs	r2, #137	; 0x89
     828:	490a      	ldr	r1, [pc, #40]	; (854 <_gpio_set_pin_pull_mode+0xb8>)
     82a:	2000      	movs	r0, #0
     82c:	4b0a      	ldr	r3, [pc, #40]	; (858 <_gpio_set_pin_pull_mode+0xbc>)
     82e:	4798      	blx	r3
		break;
     830:	bf00      	nop
	}
}
     832:	bf00      	nop
     834:	3708      	adds	r7, #8
     836:	46bd      	mov	sp, r7
     838:	bd80      	pop	{r7, pc}
     83a:	bf00      	nop
     83c:	41008000 	.word	0x41008000
     840:	00000605 	.word	0x00000605
     844:	00000431 	.word	0x00000431
     848:	000005c1 	.word	0x000005c1
     84c:	00000459 	.word	0x00000459
     850:	00000481 	.word	0x00000481
     854:	00002504 	.word	0x00002504
     858:	00001121 	.word	0x00001121

0000085c <_gpio_set_pin_function>:

/**
 * \brief Set gpio pin function
 */
static inline void _gpio_set_pin_function(const uint32_t gpio, const uint32_t function)
{
     85c:	b590      	push	{r4, r7, lr}
     85e:	b085      	sub	sp, #20
     860:	af00      	add	r7, sp, #0
     862:	6078      	str	r0, [r7, #4]
     864:	6039      	str	r1, [r7, #0]
	uint8_t port = GPIO_PORT(gpio);
     866:	687b      	ldr	r3, [r7, #4]
     868:	095b      	lsrs	r3, r3, #5
     86a:	73fb      	strb	r3, [r7, #15]
	uint8_t pin  = GPIO_PIN(gpio);
     86c:	687b      	ldr	r3, [r7, #4]
     86e:	b2db      	uxtb	r3, r3
     870:	f003 031f 	and.w	r3, r3, #31
     874:	73bb      	strb	r3, [r7, #14]

	if (function == GPIO_PIN_FUNCTION_OFF) {
     876:	683b      	ldr	r3, [r7, #0]
     878:	f1b3 3fff 	cmp.w	r3, #4294967295
     87c:	d106      	bne.n	88c <_gpio_set_pin_function+0x30>
		hri_port_write_PINCFG_PMUXEN_bit(PORT, port, pin, false);
     87e:	7bba      	ldrb	r2, [r7, #14]
     880:	7bf9      	ldrb	r1, [r7, #15]
     882:	2300      	movs	r3, #0
     884:	4812      	ldr	r0, [pc, #72]	; (8d0 <_gpio_set_pin_function+0x74>)
     886:	4c13      	ldr	r4, [pc, #76]	; (8d4 <_gpio_set_pin_function+0x78>)
     888:	47a0      	blx	r4
		} else {
			// Even numbered pin
			hri_port_write_PMUX_PMUXE_bf(PORT, port, pin >> 1, function & 0xffff);
		}
	}
}
     88a:	e01d      	b.n	8c8 <_gpio_set_pin_function+0x6c>
		hri_port_write_PINCFG_PMUXEN_bit(PORT, port, pin, true);
     88c:	7bba      	ldrb	r2, [r7, #14]
     88e:	7bf9      	ldrb	r1, [r7, #15]
     890:	2301      	movs	r3, #1
     892:	480f      	ldr	r0, [pc, #60]	; (8d0 <_gpio_set_pin_function+0x74>)
     894:	4c0f      	ldr	r4, [pc, #60]	; (8d4 <_gpio_set_pin_function+0x78>)
     896:	47a0      	blx	r4
		if (pin & 1) {
     898:	7bbb      	ldrb	r3, [r7, #14]
     89a:	f003 0301 	and.w	r3, r3, #1
     89e:	2b00      	cmp	r3, #0
     8a0:	d009      	beq.n	8b6 <_gpio_set_pin_function+0x5a>
			hri_port_write_PMUX_PMUXO_bf(PORT, port, pin >> 1, function & 0xffff);
     8a2:	7bbb      	ldrb	r3, [r7, #14]
     8a4:	085b      	lsrs	r3, r3, #1
     8a6:	b2da      	uxtb	r2, r3
     8a8:	683b      	ldr	r3, [r7, #0]
     8aa:	b2db      	uxtb	r3, r3
     8ac:	7bf9      	ldrb	r1, [r7, #15]
     8ae:	4808      	ldr	r0, [pc, #32]	; (8d0 <_gpio_set_pin_function+0x74>)
     8b0:	4c09      	ldr	r4, [pc, #36]	; (8d8 <_gpio_set_pin_function+0x7c>)
     8b2:	47a0      	blx	r4
}
     8b4:	e008      	b.n	8c8 <_gpio_set_pin_function+0x6c>
			hri_port_write_PMUX_PMUXE_bf(PORT, port, pin >> 1, function & 0xffff);
     8b6:	7bbb      	ldrb	r3, [r7, #14]
     8b8:	085b      	lsrs	r3, r3, #1
     8ba:	b2da      	uxtb	r2, r3
     8bc:	683b      	ldr	r3, [r7, #0]
     8be:	b2db      	uxtb	r3, r3
     8c0:	7bf9      	ldrb	r1, [r7, #15]
     8c2:	4803      	ldr	r0, [pc, #12]	; (8d0 <_gpio_set_pin_function+0x74>)
     8c4:	4c05      	ldr	r4, [pc, #20]	; (8dc <_gpio_set_pin_function+0x80>)
     8c6:	47a0      	blx	r4
}
     8c8:	bf00      	nop
     8ca:	3714      	adds	r7, #20
     8cc:	46bd      	mov	sp, r7
     8ce:	bd90      	pop	{r4, r7, pc}
     8d0:	41008000 	.word	0x41008000
     8d4:	00000567 	.word	0x00000567
     8d8:	00000509 	.word	0x00000509
     8dc:	000004a9 	.word	0x000004a9

000008e0 <gpio_set_pin_pull_mode>:
 * \param[in] pull_mode GPIO_PULL_DOWN = Pull pin low with internal resistor
 *                      GPIO_PULL_UP   = Pull pin high with internal resistor
 *                      GPIO_PULL_OFF  = Disable pin pull mode
 */
static inline void gpio_set_pin_pull_mode(const uint8_t pin, const enum gpio_pull_mode pull_mode)
{
     8e0:	b580      	push	{r7, lr}
     8e2:	b082      	sub	sp, #8
     8e4:	af00      	add	r7, sp, #0
     8e6:	4603      	mov	r3, r0
     8e8:	460a      	mov	r2, r1
     8ea:	71fb      	strb	r3, [r7, #7]
     8ec:	4613      	mov	r3, r2
     8ee:	71bb      	strb	r3, [r7, #6]
	_gpio_set_pin_pull_mode((enum gpio_port)GPIO_PORT(pin), pin & 0x1F, pull_mode);
     8f0:	79fb      	ldrb	r3, [r7, #7]
     8f2:	095b      	lsrs	r3, r3, #5
     8f4:	b2d8      	uxtb	r0, r3
     8f6:	79fb      	ldrb	r3, [r7, #7]
     8f8:	f003 031f 	and.w	r3, r3, #31
     8fc:	b2db      	uxtb	r3, r3
     8fe:	79ba      	ldrb	r2, [r7, #6]
     900:	4619      	mov	r1, r3
     902:	4b03      	ldr	r3, [pc, #12]	; (910 <gpio_set_pin_pull_mode+0x30>)
     904:	4798      	blx	r3
}
     906:	bf00      	nop
     908:	3708      	adds	r7, #8
     90a:	46bd      	mov	sp, r7
     90c:	bd80      	pop	{r7, pc}
     90e:	bf00      	nop
     910:	0000079d 	.word	0x0000079d

00000914 <gpio_set_pin_function>:
 * \param[in] function  The pin function is given by a 32-bit wide bitfield
 *                      found in the header files for the device
 *
 */
static inline void gpio_set_pin_function(const uint32_t pin, uint32_t function)
{
     914:	b580      	push	{r7, lr}
     916:	b082      	sub	sp, #8
     918:	af00      	add	r7, sp, #0
     91a:	6078      	str	r0, [r7, #4]
     91c:	6039      	str	r1, [r7, #0]
	_gpio_set_pin_function(pin, function);
     91e:	6839      	ldr	r1, [r7, #0]
     920:	6878      	ldr	r0, [r7, #4]
     922:	4b03      	ldr	r3, [pc, #12]	; (930 <gpio_set_pin_function+0x1c>)
     924:	4798      	blx	r3
}
     926:	bf00      	nop
     928:	3708      	adds	r7, #8
     92a:	46bd      	mov	sp, r7
     92c:	bd80      	pop	{r7, pc}
     92e:	bf00      	nop
     930:	0000085d 	.word	0x0000085d

00000934 <gpio_set_pin_direction>:
 *                      GPIO_DIRECTION_OUT = Data direction out
 *                      GPIO_DIRECTION_OFF = Disables the pin
 *                      (low power state)
 */
static inline void gpio_set_pin_direction(const uint8_t pin, const enum gpio_direction direction)
{
     934:	b580      	push	{r7, lr}
     936:	b082      	sub	sp, #8
     938:	af00      	add	r7, sp, #0
     93a:	4603      	mov	r3, r0
     93c:	460a      	mov	r2, r1
     93e:	71fb      	strb	r3, [r7, #7]
     940:	4613      	mov	r3, r2
     942:	71bb      	strb	r3, [r7, #6]
	_gpio_set_direction((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), direction);
     944:	79fb      	ldrb	r3, [r7, #7]
     946:	095b      	lsrs	r3, r3, #5
     948:	b2d8      	uxtb	r0, r3
     94a:	79fb      	ldrb	r3, [r7, #7]
     94c:	f003 031f 	and.w	r3, r3, #31
     950:	2201      	movs	r2, #1
     952:	fa02 f303 	lsl.w	r3, r2, r3
     956:	79ba      	ldrb	r2, [r7, #6]
     958:	4619      	mov	r1, r3
     95a:	4b03      	ldr	r3, [pc, #12]	; (968 <gpio_set_pin_direction+0x34>)
     95c:	4798      	blx	r3
}
     95e:	bf00      	nop
     960:	3708      	adds	r7, #8
     962:	46bd      	mov	sp, r7
     964:	bd80      	pop	{r7, pc}
     966:	bf00      	nop
     968:	00000671 	.word	0x00000671

0000096c <gpio_set_pin_level>:
 * \param[in] pin       The pin number for device
 * \param[in] level true  = Pin level set to "high" state
 *                  false = Pin level set to "low" state
 */
static inline void gpio_set_pin_level(const uint8_t pin, const bool level)
{
     96c:	b580      	push	{r7, lr}
     96e:	b082      	sub	sp, #8
     970:	af00      	add	r7, sp, #0
     972:	4603      	mov	r3, r0
     974:	460a      	mov	r2, r1
     976:	71fb      	strb	r3, [r7, #7]
     978:	4613      	mov	r3, r2
     97a:	71bb      	strb	r3, [r7, #6]
	_gpio_set_level((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), level);
     97c:	79fb      	ldrb	r3, [r7, #7]
     97e:	095b      	lsrs	r3, r3, #5
     980:	b2d8      	uxtb	r0, r3
     982:	79fb      	ldrb	r3, [r7, #7]
     984:	f003 031f 	and.w	r3, r3, #31
     988:	2201      	movs	r2, #1
     98a:	fa02 f303 	lsl.w	r3, r2, r3
     98e:	79ba      	ldrb	r2, [r7, #6]
     990:	4619      	mov	r1, r3
     992:	4b03      	ldr	r3, [pc, #12]	; (9a0 <gpio_set_pin_level+0x34>)
     994:	4798      	blx	r3
}
     996:	bf00      	nop
     998:	3708      	adds	r7, #8
     99a:	46bd      	mov	sp, r7
     99c:	bd80      	pop	{r7, pc}
     99e:	bf00      	nop
     9a0:	00000759 	.word	0x00000759

000009a4 <init_mcu>:
 * This function calls the various initialization functions.
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
     9a4:	b580      	push	{r7, lr}
     9a6:	af00      	add	r7, sp, #0
	_init_chip();
     9a8:	4b01      	ldr	r3, [pc, #4]	; (9b0 <init_mcu+0xc>)
     9aa:	4798      	blx	r3
}
     9ac:	bf00      	nop
     9ae:	bd80      	pop	{r7, pc}
     9b0:	00001261 	.word	0x00001261

000009b4 <TIMER_0_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void TIMER_0_init(void)
{
     9b4:	b580      	push	{r7, lr}
     9b6:	af00      	add	r7, sp, #0
	hri_mclk_set_APBAMASK_RTC_bit(MCLK);
     9b8:	4806      	ldr	r0, [pc, #24]	; (9d4 <TIMER_0_init+0x20>)
     9ba:	4b07      	ldr	r3, [pc, #28]	; (9d8 <TIMER_0_init+0x24>)
     9bc:	4798      	blx	r3
	timer_init(&TIMER_0, RTC, _rtc_get_timer());
     9be:	4b07      	ldr	r3, [pc, #28]	; (9dc <TIMER_0_init+0x28>)
     9c0:	4798      	blx	r3
     9c2:	4603      	mov	r3, r0
     9c4:	461a      	mov	r2, r3
     9c6:	4906      	ldr	r1, [pc, #24]	; (9e0 <TIMER_0_init+0x2c>)
     9c8:	4806      	ldr	r0, [pc, #24]	; (9e4 <TIMER_0_init+0x30>)
     9ca:	4b07      	ldr	r3, [pc, #28]	; (9e8 <TIMER_0_init+0x34>)
     9cc:	4798      	blx	r3
}
     9ce:	bf00      	nop
     9d0:	bd80      	pop	{r7, pc}
     9d2:	bf00      	nop
     9d4:	40000800 	.word	0x40000800
     9d8:	000003a9 	.word	0x000003a9
     9dc:	00001715 	.word	0x00001715
     9e0:	40002400 	.word	0x40002400
     9e4:	20000080 	.word	0x20000080
     9e8:	00000d05 	.word	0x00000d05

000009ec <USART_0_PORT_init>:

void USART_0_PORT_init(void)
{
     9ec:	b580      	push	{r7, lr}
     9ee:	af00      	add	r7, sp, #0

	gpio_set_pin_function(PA04, PINMUX_PA04D_SERCOM0_PAD0);
     9f0:	4904      	ldr	r1, [pc, #16]	; (a04 <USART_0_PORT_init+0x18>)
     9f2:	2004      	movs	r0, #4
     9f4:	4b04      	ldr	r3, [pc, #16]	; (a08 <USART_0_PORT_init+0x1c>)
     9f6:	4798      	blx	r3

	gpio_set_pin_function(PA05, PINMUX_PA05D_SERCOM0_PAD1);
     9f8:	4904      	ldr	r1, [pc, #16]	; (a0c <USART_0_PORT_init+0x20>)
     9fa:	2005      	movs	r0, #5
     9fc:	4b02      	ldr	r3, [pc, #8]	; (a08 <USART_0_PORT_init+0x1c>)
     9fe:	4798      	blx	r3
}
     a00:	bf00      	nop
     a02:	bd80      	pop	{r7, pc}
     a04:	00040003 	.word	0x00040003
     a08:	00000915 	.word	0x00000915
     a0c:	00050003 	.word	0x00050003

00000a10 <USART_0_CLOCK_init>:

void USART_0_CLOCK_init(void)
{
     a10:	b580      	push	{r7, lr}
     a12:	af00      	add	r7, sp, #0
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM0_GCLK_ID_CORE, CONF_GCLK_SERCOM0_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
     a14:	2240      	movs	r2, #64	; 0x40
     a16:	2107      	movs	r1, #7
     a18:	4806      	ldr	r0, [pc, #24]	; (a34 <USART_0_CLOCK_init+0x24>)
     a1a:	4b07      	ldr	r3, [pc, #28]	; (a38 <USART_0_CLOCK_init+0x28>)
     a1c:	4798      	blx	r3
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM0_GCLK_ID_SLOW, CONF_GCLK_SERCOM0_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
     a1e:	2243      	movs	r2, #67	; 0x43
     a20:	2103      	movs	r1, #3
     a22:	4804      	ldr	r0, [pc, #16]	; (a34 <USART_0_CLOCK_init+0x24>)
     a24:	4b04      	ldr	r3, [pc, #16]	; (a38 <USART_0_CLOCK_init+0x28>)
     a26:	4798      	blx	r3

	hri_mclk_set_APBAMASK_SERCOM0_bit(MCLK);
     a28:	4804      	ldr	r0, [pc, #16]	; (a3c <USART_0_CLOCK_init+0x2c>)
     a2a:	4b05      	ldr	r3, [pc, #20]	; (a40 <USART_0_CLOCK_init+0x30>)
     a2c:	4798      	blx	r3
}
     a2e:	bf00      	nop
     a30:	bd80      	pop	{r7, pc}
     a32:	bf00      	nop
     a34:	40001c00 	.word	0x40001c00
     a38:	00000383 	.word	0x00000383
     a3c:	40000800 	.word	0x40000800
     a40:	000003c9 	.word	0x000003c9

00000a44 <USART_0_init>:

void USART_0_init(void)
{
     a44:	b580      	push	{r7, lr}
     a46:	af00      	add	r7, sp, #0
	USART_0_CLOCK_init();
     a48:	4b05      	ldr	r3, [pc, #20]	; (a60 <USART_0_init+0x1c>)
     a4a:	4798      	blx	r3
	usart_sync_init(&USART_0, SERCOM0, (void *)NULL);
     a4c:	2200      	movs	r2, #0
     a4e:	4905      	ldr	r1, [pc, #20]	; (a64 <USART_0_init+0x20>)
     a50:	4805      	ldr	r0, [pc, #20]	; (a68 <USART_0_init+0x24>)
     a52:	4b06      	ldr	r3, [pc, #24]	; (a6c <USART_0_init+0x28>)
     a54:	4798      	blx	r3
	USART_0_PORT_init();
     a56:	4b06      	ldr	r3, [pc, #24]	; (a70 <USART_0_init+0x2c>)
     a58:	4798      	blx	r3
}
     a5a:	bf00      	nop
     a5c:	bd80      	pop	{r7, pc}
     a5e:	bf00      	nop
     a60:	00000a11 	.word	0x00000a11
     a64:	40003000 	.word	0x40003000
     a68:	20000074 	.word	0x20000074
     a6c:	00000ed1 	.word	0x00000ed1
     a70:	000009ed 	.word	0x000009ed

00000a74 <delay_driver_init>:

void delay_driver_init(void)
{
     a74:	b580      	push	{r7, lr}
     a76:	af00      	add	r7, sp, #0
	delay_init(SysTick);
     a78:	4802      	ldr	r0, [pc, #8]	; (a84 <delay_driver_init+0x10>)
     a7a:	4b03      	ldr	r3, [pc, #12]	; (a88 <delay_driver_init+0x14>)
     a7c:	4798      	blx	r3
}
     a7e:	bf00      	nop
     a80:	bd80      	pop	{r7, pc}
     a82:	bf00      	nop
     a84:	e000e010 	.word	0xe000e010
     a88:	00000ba5 	.word	0x00000ba5

00000a8c <PWM_0_PORT_init>:

void PWM_0_PORT_init(void)
{
     a8c:	b480      	push	{r7}
     a8e:	af00      	add	r7, sp, #0
}
     a90:	bf00      	nop
     a92:	46bd      	mov	sp, r7
     a94:	f85d 7b04 	ldr.w	r7, [sp], #4
     a98:	4770      	bx	lr
	...

00000a9c <PWM_0_CLOCK_init>:

void PWM_0_CLOCK_init(void)
{
     a9c:	b580      	push	{r7, lr}
     a9e:	af00      	add	r7, sp, #0

	hri_mclk_set_APBAMASK_TC0_bit(MCLK);
     aa0:	4804      	ldr	r0, [pc, #16]	; (ab4 <PWM_0_CLOCK_init+0x18>)
     aa2:	4b05      	ldr	r3, [pc, #20]	; (ab8 <PWM_0_CLOCK_init+0x1c>)
     aa4:	4798      	blx	r3
	hri_gclk_write_PCHCTRL_reg(GCLK, TC0_GCLK_ID, CONF_GCLK_TC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
     aa6:	2240      	movs	r2, #64	; 0x40
     aa8:	2109      	movs	r1, #9
     aaa:	4804      	ldr	r0, [pc, #16]	; (abc <PWM_0_CLOCK_init+0x20>)
     aac:	4b04      	ldr	r3, [pc, #16]	; (ac0 <PWM_0_CLOCK_init+0x24>)
     aae:	4798      	blx	r3
}
     ab0:	bf00      	nop
     ab2:	bd80      	pop	{r7, pc}
     ab4:	40000800 	.word	0x40000800
     ab8:	000003e9 	.word	0x000003e9
     abc:	40001c00 	.word	0x40001c00
     ac0:	00000383 	.word	0x00000383

00000ac4 <PWM_0_init>:

void PWM_0_init(void)
{
     ac4:	b580      	push	{r7, lr}
     ac6:	af00      	add	r7, sp, #0
	PWM_0_CLOCK_init();
     ac8:	4b06      	ldr	r3, [pc, #24]	; (ae4 <PWM_0_init+0x20>)
     aca:	4798      	blx	r3
	PWM_0_PORT_init();
     acc:	4b06      	ldr	r3, [pc, #24]	; (ae8 <PWM_0_init+0x24>)
     ace:	4798      	blx	r3
	pwm_init(&PWM_0, TC0, _tc_get_pwm());
     ad0:	4b06      	ldr	r3, [pc, #24]	; (aec <PWM_0_init+0x28>)
     ad2:	4798      	blx	r3
     ad4:	4603      	mov	r3, r0
     ad6:	461a      	mov	r2, r3
     ad8:	4905      	ldr	r1, [pc, #20]	; (af0 <PWM_0_init+0x2c>)
     ada:	4806      	ldr	r0, [pc, #24]	; (af4 <PWM_0_init+0x30>)
     adc:	4b06      	ldr	r3, [pc, #24]	; (af8 <PWM_0_init+0x34>)
     ade:	4798      	blx	r3
}
     ae0:	bf00      	nop
     ae2:	bd80      	pop	{r7, pc}
     ae4:	00000a9d 	.word	0x00000a9d
     ae8:	00000a8d 	.word	0x00000a8d
     aec:	00002239 	.word	0x00002239
     af0:	40003800 	.word	0x40003800
     af4:	20000058 	.word	0x20000058
     af8:	00000c1d 	.word	0x00000c1d

00000afc <system_init>:

void system_init(void)
{
     afc:	b580      	push	{r7, lr}
     afe:	af00      	add	r7, sp, #0
	init_mcu();
     b00:	4b1f      	ldr	r3, [pc, #124]	; (b80 <system_init+0x84>)
     b02:	4798      	blx	r3

	// GPIO on PB01

	// Set pin direction to input
	gpio_set_pin_direction(DIP_IN, GPIO_DIRECTION_IN);
     b04:	2101      	movs	r1, #1
     b06:	2021      	movs	r0, #33	; 0x21
     b08:	4b1e      	ldr	r3, [pc, #120]	; (b84 <system_init+0x88>)
     b0a:	4798      	blx	r3

	gpio_set_pin_pull_mode(DIP_IN,
     b0c:	2100      	movs	r1, #0
     b0e:	2021      	movs	r0, #33	; 0x21
     b10:	4b1d      	ldr	r3, [pc, #116]	; (b88 <system_init+0x8c>)
     b12:	4798      	blx	r3
	                       // <GPIO_PULL_OFF"> Off
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(DIP_IN, GPIO_PIN_FUNCTION_OFF);
     b14:	f04f 31ff 	mov.w	r1, #4294967295
     b18:	2021      	movs	r0, #33	; 0x21
     b1a:	4b1c      	ldr	r3, [pc, #112]	; (b8c <system_init+0x90>)
     b1c:	4798      	blx	r3

	// GPIO on PB05

	// Set pin direction to input
	gpio_set_pin_direction(CODE_INPUT, GPIO_DIRECTION_IN);
     b1e:	2101      	movs	r1, #1
     b20:	2025      	movs	r0, #37	; 0x25
     b22:	4b18      	ldr	r3, [pc, #96]	; (b84 <system_init+0x88>)
     b24:	4798      	blx	r3

	gpio_set_pin_pull_mode(CODE_INPUT,
     b26:	2101      	movs	r1, #1
     b28:	2025      	movs	r0, #37	; 0x25
     b2a:	4b17      	ldr	r3, [pc, #92]	; (b88 <system_init+0x8c>)
     b2c:	4798      	blx	r3
	                       // <GPIO_PULL_OFF"> Off
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_UP);

	gpio_set_pin_function(CODE_INPUT, GPIO_PIN_FUNCTION_OFF);
     b2e:	f04f 31ff 	mov.w	r1, #4294967295
     b32:	2025      	movs	r0, #37	; 0x25
     b34:	4b15      	ldr	r3, [pc, #84]	; (b8c <system_init+0x90>)
     b36:	4798      	blx	r3

	// GPIO on PB31

	// Set pin direction to input
	gpio_set_pin_direction(SW0, GPIO_DIRECTION_IN);
     b38:	2101      	movs	r1, #1
     b3a:	203f      	movs	r0, #63	; 0x3f
     b3c:	4b11      	ldr	r3, [pc, #68]	; (b84 <system_init+0x88>)
     b3e:	4798      	blx	r3

	gpio_set_pin_pull_mode(SW0,
     b40:	2101      	movs	r1, #1
     b42:	203f      	movs	r0, #63	; 0x3f
     b44:	4b10      	ldr	r3, [pc, #64]	; (b88 <system_init+0x8c>)
     b46:	4798      	blx	r3
	                       // <GPIO_PULL_OFF"> Off
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_UP);

	gpio_set_pin_function(SW0, GPIO_PIN_FUNCTION_OFF);
     b48:	f04f 31ff 	mov.w	r1, #4294967295
     b4c:	203f      	movs	r0, #63	; 0x3f
     b4e:	4b0f      	ldr	r3, [pc, #60]	; (b8c <system_init+0x90>)
     b50:	4798      	blx	r3

	// GPIO on PC18

	gpio_set_pin_level(LED0,
     b52:	2101      	movs	r1, #1
     b54:	2052      	movs	r0, #82	; 0x52
     b56:	4b0e      	ldr	r3, [pc, #56]	; (b90 <system_init+0x94>)
     b58:	4798      	blx	r3
	                   // <false"> Low
	                   // <true"> High
	                   true);

	// Set pin direction to output
	gpio_set_pin_direction(LED0, GPIO_DIRECTION_OUT);
     b5a:	2102      	movs	r1, #2
     b5c:	2052      	movs	r0, #82	; 0x52
     b5e:	4b09      	ldr	r3, [pc, #36]	; (b84 <system_init+0x88>)
     b60:	4798      	blx	r3

	gpio_set_pin_function(LED0, GPIO_PIN_FUNCTION_OFF);
     b62:	f04f 31ff 	mov.w	r1, #4294967295
     b66:	2052      	movs	r0, #82	; 0x52
     b68:	4b08      	ldr	r3, [pc, #32]	; (b8c <system_init+0x90>)
     b6a:	4798      	blx	r3

	TIMER_0_init();
     b6c:	4b09      	ldr	r3, [pc, #36]	; (b94 <system_init+0x98>)
     b6e:	4798      	blx	r3

	USART_0_init();
     b70:	4b09      	ldr	r3, [pc, #36]	; (b98 <system_init+0x9c>)
     b72:	4798      	blx	r3

	delay_driver_init();
     b74:	4b09      	ldr	r3, [pc, #36]	; (b9c <system_init+0xa0>)
     b76:	4798      	blx	r3

	PWM_0_init();
     b78:	4b09      	ldr	r3, [pc, #36]	; (ba0 <system_init+0xa4>)
     b7a:	4798      	blx	r3
}
     b7c:	bf00      	nop
     b7e:	bd80      	pop	{r7, pc}
     b80:	000009a5 	.word	0x000009a5
     b84:	00000935 	.word	0x00000935
     b88:	000008e1 	.word	0x000008e1
     b8c:	00000915 	.word	0x00000915
     b90:	0000096d 	.word	0x0000096d
     b94:	000009b5 	.word	0x000009b5
     b98:	00000a45 	.word	0x00000a45
     b9c:	00000a75 	.word	0x00000a75
     ba0:	00000ac5 	.word	0x00000ac5

00000ba4 <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
     ba4:	b580      	push	{r7, lr}
     ba6:	b082      	sub	sp, #8
     ba8:	af00      	add	r7, sp, #0
     baa:	6078      	str	r0, [r7, #4]
	_delay_init(hardware = hw);
     bac:	4a05      	ldr	r2, [pc, #20]	; (bc4 <delay_init+0x20>)
     bae:	687b      	ldr	r3, [r7, #4]
     bb0:	6013      	str	r3, [r2, #0]
     bb2:	4b04      	ldr	r3, [pc, #16]	; (bc4 <delay_init+0x20>)
     bb4:	681b      	ldr	r3, [r3, #0]
     bb6:	4618      	mov	r0, r3
     bb8:	4b03      	ldr	r3, [pc, #12]	; (bc8 <delay_init+0x24>)
     bba:	4798      	blx	r3
}
     bbc:	bf00      	nop
     bbe:	3708      	adds	r7, #8
     bc0:	46bd      	mov	sp, r7
     bc2:	bd80      	pop	{r7, pc}
     bc4:	20000048 	.word	0x20000048
     bc8:	00001d35 	.word	0x00001d35

00000bcc <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
     bcc:	b580      	push	{r7, lr}
     bce:	b084      	sub	sp, #16
     bd0:	af00      	add	r7, sp, #0
     bd2:	60f8      	str	r0, [r7, #12]
     bd4:	60b9      	str	r1, [r7, #8]
     bd6:	4613      	mov	r3, r2
     bd8:	80fb      	strh	r3, [r7, #6]
	ASSERT(io_descr && buf);
     bda:	68fb      	ldr	r3, [r7, #12]
     bdc:	2b00      	cmp	r3, #0
     bde:	d004      	beq.n	bea <io_write+0x1e>
     be0:	68bb      	ldr	r3, [r7, #8]
     be2:	2b00      	cmp	r3, #0
     be4:	d001      	beq.n	bea <io_write+0x1e>
     be6:	2301      	movs	r3, #1
     be8:	e000      	b.n	bec <io_write+0x20>
     bea:	2300      	movs	r3, #0
     bec:	f003 0301 	and.w	r3, r3, #1
     bf0:	b2db      	uxtb	r3, r3
     bf2:	2234      	movs	r2, #52	; 0x34
     bf4:	4907      	ldr	r1, [pc, #28]	; (c14 <io_write+0x48>)
     bf6:	4618      	mov	r0, r3
     bf8:	4b07      	ldr	r3, [pc, #28]	; (c18 <io_write+0x4c>)
     bfa:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
     bfc:	68fb      	ldr	r3, [r7, #12]
     bfe:	681b      	ldr	r3, [r3, #0]
     c00:	88fa      	ldrh	r2, [r7, #6]
     c02:	68b9      	ldr	r1, [r7, #8]
     c04:	68f8      	ldr	r0, [r7, #12]
     c06:	4798      	blx	r3
     c08:	4603      	mov	r3, r0
}
     c0a:	4618      	mov	r0, r3
     c0c:	3710      	adds	r7, #16
     c0e:	46bd      	mov	sp, r7
     c10:	bd80      	pop	{r7, pc}
     c12:	bf00      	nop
     c14:	00002520 	.word	0x00002520
     c18:	00001121 	.word	0x00001121

00000c1c <pwm_init>:

/**
 * \brief Initialize pwm
 */
int32_t pwm_init(struct pwm_descriptor *const descr, void *const hw, struct _pwm_hpl_interface *const func)
{
     c1c:	b580      	push	{r7, lr}
     c1e:	b084      	sub	sp, #16
     c20:	af00      	add	r7, sp, #0
     c22:	60f8      	str	r0, [r7, #12]
     c24:	60b9      	str	r1, [r7, #8]
     c26:	607a      	str	r2, [r7, #4]
	ASSERT(descr && hw);
     c28:	68fb      	ldr	r3, [r7, #12]
     c2a:	2b00      	cmp	r3, #0
     c2c:	d004      	beq.n	c38 <pwm_init+0x1c>
     c2e:	68bb      	ldr	r3, [r7, #8]
     c30:	2b00      	cmp	r3, #0
     c32:	d001      	beq.n	c38 <pwm_init+0x1c>
     c34:	2301      	movs	r3, #1
     c36:	e000      	b.n	c3a <pwm_init+0x1e>
     c38:	2300      	movs	r3, #0
     c3a:	f003 0301 	and.w	r3, r3, #1
     c3e:	b2db      	uxtb	r3, r3
     c40:	2233      	movs	r2, #51	; 0x33
     c42:	490a      	ldr	r1, [pc, #40]	; (c6c <pwm_init+0x50>)
     c44:	4618      	mov	r0, r3
     c46:	4b0a      	ldr	r3, [pc, #40]	; (c70 <pwm_init+0x54>)
     c48:	4798      	blx	r3
	_pwm_init(&descr->device, hw);
     c4a:	68fb      	ldr	r3, [r7, #12]
     c4c:	68b9      	ldr	r1, [r7, #8]
     c4e:	4618      	mov	r0, r3
     c50:	4b08      	ldr	r3, [pc, #32]	; (c74 <pwm_init+0x58>)
     c52:	4798      	blx	r3
	descr->device.callback.pwm_period_cb = pwm_period_expired;
     c54:	68fb      	ldr	r3, [r7, #12]
     c56:	4a08      	ldr	r2, [pc, #32]	; (c78 <pwm_init+0x5c>)
     c58:	601a      	str	r2, [r3, #0]
	descr->device.callback.pwm_error_cb  = pwm_detect_fault;
     c5a:	68fb      	ldr	r3, [r7, #12]
     c5c:	4a07      	ldr	r2, [pc, #28]	; (c7c <pwm_init+0x60>)
     c5e:	605a      	str	r2, [r3, #4]
	return ERR_NONE;
     c60:	2300      	movs	r3, #0
}
     c62:	4618      	mov	r0, r3
     c64:	3710      	adds	r7, #16
     c66:	46bd      	mov	sp, r7
     c68:	bd80      	pop	{r7, pc}
     c6a:	bf00      	nop
     c6c:	00002534 	.word	0x00002534
     c70:	00001121 	.word	0x00001121
     c74:	0000201d 	.word	0x0000201d
     c78:	00000c81 	.word	0x00000c81
     c7c:	00000ca5 	.word	0x00000ca5

00000c80 <pwm_period_expired>:

/**
 * \internal Process interrupts caused by period experied
 */
static void pwm_period_expired(struct _pwm_device *device)
{
     c80:	b580      	push	{r7, lr}
     c82:	b084      	sub	sp, #16
     c84:	af00      	add	r7, sp, #0
     c86:	6078      	str	r0, [r7, #4]
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);
     c88:	687b      	ldr	r3, [r7, #4]
     c8a:	60fb      	str	r3, [r7, #12]

	if (descr->pwm_cb.period) {
     c8c:	68fb      	ldr	r3, [r7, #12]
     c8e:	695b      	ldr	r3, [r3, #20]
     c90:	2b00      	cmp	r3, #0
     c92:	d003      	beq.n	c9c <pwm_period_expired+0x1c>
		descr->pwm_cb.period(descr);
     c94:	68fb      	ldr	r3, [r7, #12]
     c96:	695b      	ldr	r3, [r3, #20]
     c98:	68f8      	ldr	r0, [r7, #12]
     c9a:	4798      	blx	r3
	}
}
     c9c:	bf00      	nop
     c9e:	3710      	adds	r7, #16
     ca0:	46bd      	mov	sp, r7
     ca2:	bd80      	pop	{r7, pc}

00000ca4 <pwm_detect_fault>:

/**
 * \internal Process interrupts caused by pwm fault
 */
static void pwm_detect_fault(struct _pwm_device *device)
{
     ca4:	b580      	push	{r7, lr}
     ca6:	b084      	sub	sp, #16
     ca8:	af00      	add	r7, sp, #0
     caa:	6078      	str	r0, [r7, #4]
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);
     cac:	687b      	ldr	r3, [r7, #4]
     cae:	60fb      	str	r3, [r7, #12]

	if (descr->pwm_cb.error) {
     cb0:	68fb      	ldr	r3, [r7, #12]
     cb2:	699b      	ldr	r3, [r3, #24]
     cb4:	2b00      	cmp	r3, #0
     cb6:	d003      	beq.n	cc0 <pwm_detect_fault+0x1c>
		descr->pwm_cb.error(descr);
     cb8:	68fb      	ldr	r3, [r7, #12]
     cba:	699b      	ldr	r3, [r3, #24]
     cbc:	68f8      	ldr	r0, [r7, #12]
     cbe:	4798      	blx	r3
	}
}
     cc0:	bf00      	nop
     cc2:	3710      	adds	r7, #16
     cc4:	46bd      	mov	sp, r7
     cc6:	bd80      	pop	{r7, pc}

00000cc8 <list_get_head>:
 *
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
     cc8:	b480      	push	{r7}
     cca:	b083      	sub	sp, #12
     ccc:	af00      	add	r7, sp, #0
     cce:	6078      	str	r0, [r7, #4]
	return (void *)list->head;
     cd0:	687b      	ldr	r3, [r7, #4]
     cd2:	681b      	ldr	r3, [r3, #0]
}
     cd4:	4618      	mov	r0, r3
     cd6:	370c      	adds	r7, #12
     cd8:	46bd      	mov	sp, r7
     cda:	f85d 7b04 	ldr.w	r7, [sp], #4
     cde:	4770      	bx	lr

00000ce0 <list_get_next_element>:
 *
 * \return A pointer to the next list element or NULL if there is not next
 * element
 */
static inline void *list_get_next_element(const void *const element)
{
     ce0:	b480      	push	{r7}
     ce2:	b083      	sub	sp, #12
     ce4:	af00      	add	r7, sp, #0
     ce6:	6078      	str	r0, [r7, #4]
	return element ? ((struct list_element *)element)->next : NULL;
     ce8:	687b      	ldr	r3, [r7, #4]
     cea:	2b00      	cmp	r3, #0
     cec:	d002      	beq.n	cf4 <list_get_next_element+0x14>
     cee:	687b      	ldr	r3, [r7, #4]
     cf0:	681b      	ldr	r3, [r3, #0]
     cf2:	e000      	b.n	cf6 <list_get_next_element+0x16>
     cf4:	2300      	movs	r3, #0
}
     cf6:	4618      	mov	r0, r3
     cf8:	370c      	adds	r7, #12
     cfa:	46bd      	mov	sp, r7
     cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
     d00:	4770      	bx	lr
	...

00000d04 <timer_init>:

/**
 * \brief Initialize timer
 */
int32_t timer_init(struct timer_descriptor *const descr, void *const hw, struct _timer_hpl_interface *const func)
{
     d04:	b580      	push	{r7, lr}
     d06:	b084      	sub	sp, #16
     d08:	af00      	add	r7, sp, #0
     d0a:	60f8      	str	r0, [r7, #12]
     d0c:	60b9      	str	r1, [r7, #8]
     d0e:	607a      	str	r2, [r7, #4]
	ASSERT(descr && hw);
     d10:	68fb      	ldr	r3, [r7, #12]
     d12:	2b00      	cmp	r3, #0
     d14:	d004      	beq.n	d20 <timer_init+0x1c>
     d16:	68bb      	ldr	r3, [r7, #8]
     d18:	2b00      	cmp	r3, #0
     d1a:	d001      	beq.n	d20 <timer_init+0x1c>
     d1c:	2301      	movs	r3, #1
     d1e:	e000      	b.n	d22 <timer_init+0x1e>
     d20:	2300      	movs	r3, #0
     d22:	f003 0301 	and.w	r3, r3, #1
     d26:	b2db      	uxtb	r3, r3
     d28:	223b      	movs	r2, #59	; 0x3b
     d2a:	490a      	ldr	r1, [pc, #40]	; (d54 <timer_init+0x50>)
     d2c:	4618      	mov	r0, r3
     d2e:	4b0a      	ldr	r3, [pc, #40]	; (d58 <timer_init+0x54>)
     d30:	4798      	blx	r3
	_timer_init(&descr->device, hw);
     d32:	68fb      	ldr	r3, [r7, #12]
     d34:	68b9      	ldr	r1, [r7, #8]
     d36:	4618      	mov	r0, r3
     d38:	4b08      	ldr	r3, [pc, #32]	; (d5c <timer_init+0x58>)
     d3a:	4798      	blx	r3
	descr->time                           = 0;
     d3c:	68fb      	ldr	r3, [r7, #12]
     d3e:	2200      	movs	r2, #0
     d40:	611a      	str	r2, [r3, #16]
	descr->device.timer_cb.period_expired = timer_process_counted;
     d42:	68fb      	ldr	r3, [r7, #12]
     d44:	4a06      	ldr	r2, [pc, #24]	; (d60 <timer_init+0x5c>)
     d46:	601a      	str	r2, [r3, #0]

	return ERR_NONE;
     d48:	2300      	movs	r3, #0
}
     d4a:	4618      	mov	r0, r3
     d4c:	3710      	adds	r7, #16
     d4e:	46bd      	mov	sp, r7
     d50:	bd80      	pop	{r7, pc}
     d52:	bf00      	nop
     d54:	0000254c 	.word	0x0000254c
     d58:	00001121 	.word	0x00001121
     d5c:	00001639 	.word	0x00001639
     d60:	00000e15 	.word	0x00000e15

00000d64 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
     d64:	b580      	push	{r7, lr}
     d66:	b088      	sub	sp, #32
     d68:	af00      	add	r7, sp, #0
     d6a:	60f8      	str	r0, [r7, #12]
     d6c:	60b9      	str	r1, [r7, #8]
     d6e:	607a      	str	r2, [r7, #4]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);
     d70:	2300      	movs	r3, #0
     d72:	61bb      	str	r3, [r7, #24]
     d74:	68f8      	ldr	r0, [r7, #12]
     d76:	4b23      	ldr	r3, [pc, #140]	; (e04 <timer_add_timer_task+0xa0>)
     d78:	4798      	blx	r3
     d7a:	6138      	str	r0, [r7, #16]

	if (!head) {
     d7c:	693b      	ldr	r3, [r7, #16]
     d7e:	2b00      	cmp	r3, #0
     d80:	d104      	bne.n	d8c <timer_add_timer_task+0x28>
		list_insert_as_head(list, new_task);
     d82:	68b9      	ldr	r1, [r7, #8]
     d84:	68f8      	ldr	r0, [r7, #12]
     d86:	4b20      	ldr	r3, [pc, #128]	; (e08 <timer_add_timer_task+0xa4>)
     d88:	4798      	blx	r3
		return;
     d8a:	e037      	b.n	dfc <timer_add_timer_task+0x98>
	}

	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
     d8c:	693b      	ldr	r3, [r7, #16]
     d8e:	61fb      	str	r3, [r7, #28]
     d90:	e022      	b.n	dd8 <timer_add_timer_task+0x74>
		uint32_t time_left;

		if (it->time_label <= time) {
     d92:	69fb      	ldr	r3, [r7, #28]
     d94:	685a      	ldr	r2, [r3, #4]
     d96:	687b      	ldr	r3, [r7, #4]
     d98:	429a      	cmp	r2, r3
     d9a:	d808      	bhi.n	dae <timer_add_timer_task+0x4a>
			time_left = it->interval - (time - it->time_label);
     d9c:	69fb      	ldr	r3, [r7, #28]
     d9e:	689a      	ldr	r2, [r3, #8]
     da0:	69fb      	ldr	r3, [r7, #28]
     da2:	6859      	ldr	r1, [r3, #4]
     da4:	687b      	ldr	r3, [r7, #4]
     da6:	1acb      	subs	r3, r1, r3
     da8:	4413      	add	r3, r2
     daa:	617b      	str	r3, [r7, #20]
     dac:	e009      	b.n	dc2 <timer_add_timer_task+0x5e>
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
     dae:	69fb      	ldr	r3, [r7, #28]
     db0:	689a      	ldr	r2, [r3, #8]
     db2:	69fb      	ldr	r3, [r7, #28]
     db4:	685b      	ldr	r3, [r3, #4]
     db6:	441a      	add	r2, r3
     db8:	687b      	ldr	r3, [r7, #4]
     dba:	425b      	negs	r3, r3
     dbc:	4413      	add	r3, r2
     dbe:	3301      	adds	r3, #1
     dc0:	617b      	str	r3, [r7, #20]
		}
		if (time_left >= new_task->interval)
     dc2:	68bb      	ldr	r3, [r7, #8]
     dc4:	689a      	ldr	r2, [r3, #8]
     dc6:	697b      	ldr	r3, [r7, #20]
     dc8:	429a      	cmp	r2, r3
     dca:	d909      	bls.n	de0 <timer_add_timer_task+0x7c>
			break;
		prev = it;
     dcc:	69fb      	ldr	r3, [r7, #28]
     dce:	61bb      	str	r3, [r7, #24]
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
     dd0:	69f8      	ldr	r0, [r7, #28]
     dd2:	4b0e      	ldr	r3, [pc, #56]	; (e0c <timer_add_timer_task+0xa8>)
     dd4:	4798      	blx	r3
     dd6:	61f8      	str	r0, [r7, #28]
     dd8:	69fb      	ldr	r3, [r7, #28]
     dda:	2b00      	cmp	r3, #0
     ddc:	d1d9      	bne.n	d92 <timer_add_timer_task+0x2e>
     dde:	e000      	b.n	de2 <timer_add_timer_task+0x7e>
			break;
     de0:	bf00      	nop
	}

	if (it == head) {
     de2:	69fa      	ldr	r2, [r7, #28]
     de4:	693b      	ldr	r3, [r7, #16]
     de6:	429a      	cmp	r2, r3
     de8:	d104      	bne.n	df4 <timer_add_timer_task+0x90>
		list_insert_as_head(list, new_task);
     dea:	68b9      	ldr	r1, [r7, #8]
     dec:	68f8      	ldr	r0, [r7, #12]
     dee:	4b06      	ldr	r3, [pc, #24]	; (e08 <timer_add_timer_task+0xa4>)
     df0:	4798      	blx	r3
     df2:	e003      	b.n	dfc <timer_add_timer_task+0x98>
	} else {
		list_insert_after(prev, new_task);
     df4:	68b9      	ldr	r1, [r7, #8]
     df6:	69b8      	ldr	r0, [r7, #24]
     df8:	4b05      	ldr	r3, [pc, #20]	; (e10 <timer_add_timer_task+0xac>)
     dfa:	4798      	blx	r3
	}
}
     dfc:	3720      	adds	r7, #32
     dfe:	46bd      	mov	sp, r7
     e00:	bd80      	pop	{r7, pc}
     e02:	bf00      	nop
     e04:	00000cc9 	.word	0x00000cc9
     e08:	00001181 	.word	0x00001181
     e0c:	00000ce1 	.word	0x00000ce1
     e10:	000011d9 	.word	0x000011d9

00000e14 <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
     e14:	b580      	push	{r7, lr}
     e16:	b086      	sub	sp, #24
     e18:	af00      	add	r7, sp, #0
     e1a:	6078      	str	r0, [r7, #4]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
     e1c:	687b      	ldr	r3, [r7, #4]
     e1e:	613b      	str	r3, [r7, #16]
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
     e20:	693b      	ldr	r3, [r7, #16]
     e22:	3314      	adds	r3, #20
     e24:	4618      	mov	r0, r3
     e26:	4b27      	ldr	r3, [pc, #156]	; (ec4 <timer_process_counted+0xb0>)
     e28:	4798      	blx	r3
     e2a:	6178      	str	r0, [r7, #20]
	uint32_t                 time  = ++timer->time;
     e2c:	693b      	ldr	r3, [r7, #16]
     e2e:	691b      	ldr	r3, [r3, #16]
     e30:	1c5a      	adds	r2, r3, #1
     e32:	693b      	ldr	r3, [r7, #16]
     e34:	611a      	str	r2, [r3, #16]
     e36:	693b      	ldr	r3, [r7, #16]
     e38:	691b      	ldr	r3, [r3, #16]
     e3a:	60fb      	str	r3, [r7, #12]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
     e3c:	693b      	ldr	r3, [r7, #16]
     e3e:	7e1b      	ldrb	r3, [r3, #24]
     e40:	b2db      	uxtb	r3, r3
     e42:	f003 0301 	and.w	r3, r3, #1
     e46:	2b00      	cmp	r3, #0
     e48:	d106      	bne.n	e58 <timer_process_counted+0x44>
     e4a:	693b      	ldr	r3, [r7, #16]
     e4c:	7e1b      	ldrb	r3, [r3, #24]
     e4e:	b2db      	uxtb	r3, r3
     e50:	f003 0302 	and.w	r3, r3, #2
     e54:	2b00      	cmp	r3, #0
     e56:	d027      	beq.n	ea8 <timer_process_counted+0x94>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
     e58:	693b      	ldr	r3, [r7, #16]
     e5a:	7e1b      	ldrb	r3, [r3, #24]
     e5c:	b2db      	uxtb	r3, r3
     e5e:	f043 0302 	orr.w	r3, r3, #2
     e62:	b2da      	uxtb	r2, r3
     e64:	693b      	ldr	r3, [r7, #16]
     e66:	761a      	strb	r2, [r3, #24]
		return;
     e68:	e029      	b.n	ebe <timer_process_counted+0xaa>
	}

	while (it && ((time - it->time_label) >= it->interval)) {
		struct timer_task *tmp = it;
     e6a:	697b      	ldr	r3, [r7, #20]
     e6c:	60bb      	str	r3, [r7, #8]

		list_remove_head(&timer->tasks);
     e6e:	693b      	ldr	r3, [r7, #16]
     e70:	3314      	adds	r3, #20
     e72:	4618      	mov	r0, r3
     e74:	4b14      	ldr	r3, [pc, #80]	; (ec8 <timer_process_counted+0xb4>)
     e76:	4798      	blx	r3
		if (TIMER_TASK_REPEAT == tmp->mode) {
     e78:	68bb      	ldr	r3, [r7, #8]
     e7a:	7c1b      	ldrb	r3, [r3, #16]
     e7c:	2b01      	cmp	r3, #1
     e7e:	d109      	bne.n	e94 <timer_process_counted+0x80>
			tmp->time_label = time;
     e80:	68bb      	ldr	r3, [r7, #8]
     e82:	68fa      	ldr	r2, [r7, #12]
     e84:	605a      	str	r2, [r3, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
     e86:	693b      	ldr	r3, [r7, #16]
     e88:	3314      	adds	r3, #20
     e8a:	68fa      	ldr	r2, [r7, #12]
     e8c:	68b9      	ldr	r1, [r7, #8]
     e8e:	4618      	mov	r0, r3
     e90:	4b0e      	ldr	r3, [pc, #56]	; (ecc <timer_process_counted+0xb8>)
     e92:	4798      	blx	r3
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);
     e94:	693b      	ldr	r3, [r7, #16]
     e96:	3314      	adds	r3, #20
     e98:	4618      	mov	r0, r3
     e9a:	4b0a      	ldr	r3, [pc, #40]	; (ec4 <timer_process_counted+0xb0>)
     e9c:	4798      	blx	r3
     e9e:	6178      	str	r0, [r7, #20]

		tmp->cb(tmp);
     ea0:	68bb      	ldr	r3, [r7, #8]
     ea2:	68db      	ldr	r3, [r3, #12]
     ea4:	68b8      	ldr	r0, [r7, #8]
     ea6:	4798      	blx	r3
	while (it && ((time - it->time_label) >= it->interval)) {
     ea8:	697b      	ldr	r3, [r7, #20]
     eaa:	2b00      	cmp	r3, #0
     eac:	d007      	beq.n	ebe <timer_process_counted+0xaa>
     eae:	697b      	ldr	r3, [r7, #20]
     eb0:	685b      	ldr	r3, [r3, #4]
     eb2:	68fa      	ldr	r2, [r7, #12]
     eb4:	1ad2      	subs	r2, r2, r3
     eb6:	697b      	ldr	r3, [r7, #20]
     eb8:	689b      	ldr	r3, [r3, #8]
     eba:	429a      	cmp	r2, r3
     ebc:	d2d5      	bcs.n	e6a <timer_process_counted+0x56>
	}
}
     ebe:	3718      	adds	r7, #24
     ec0:	46bd      	mov	sp, r7
     ec2:	bd80      	pop	{r7, pc}
     ec4:	00000cc9 	.word	0x00000cc9
     ec8:	000011fd 	.word	0x000011fd
     ecc:	00000d65 	.word	0x00000d65

00000ed0 <usart_sync_init>:

/**
 * \brief Initialize usart interface
 */
int32_t usart_sync_init(struct usart_sync_descriptor *const descr, void *const hw, void *const func)
{
     ed0:	b580      	push	{r7, lr}
     ed2:	b086      	sub	sp, #24
     ed4:	af00      	add	r7, sp, #0
     ed6:	60f8      	str	r0, [r7, #12]
     ed8:	60b9      	str	r1, [r7, #8]
     eda:	607a      	str	r2, [r7, #4]
	int32_t init_status;
	ASSERT(descr && hw);
     edc:	68fb      	ldr	r3, [r7, #12]
     ede:	2b00      	cmp	r3, #0
     ee0:	d004      	beq.n	eec <usart_sync_init+0x1c>
     ee2:	68bb      	ldr	r3, [r7, #8]
     ee4:	2b00      	cmp	r3, #0
     ee6:	d001      	beq.n	eec <usart_sync_init+0x1c>
     ee8:	2301      	movs	r3, #1
     eea:	e000      	b.n	eee <usart_sync_init+0x1e>
     eec:	2300      	movs	r3, #0
     eee:	f003 0301 	and.w	r3, r3, #1
     ef2:	b2db      	uxtb	r3, r3
     ef4:	2234      	movs	r2, #52	; 0x34
     ef6:	490d      	ldr	r1, [pc, #52]	; (f2c <usart_sync_init+0x5c>)
     ef8:	4618      	mov	r0, r3
     efa:	4b0d      	ldr	r3, [pc, #52]	; (f30 <usart_sync_init+0x60>)
     efc:	4798      	blx	r3
	init_status = _usart_sync_init(&descr->device, hw);
     efe:	68fb      	ldr	r3, [r7, #12]
     f00:	3308      	adds	r3, #8
     f02:	68b9      	ldr	r1, [r7, #8]
     f04:	4618      	mov	r0, r3
     f06:	4b0b      	ldr	r3, [pc, #44]	; (f34 <usart_sync_init+0x64>)
     f08:	4798      	blx	r3
     f0a:	6178      	str	r0, [r7, #20]
	if (init_status) {
     f0c:	697b      	ldr	r3, [r7, #20]
     f0e:	2b00      	cmp	r3, #0
     f10:	d001      	beq.n	f16 <usart_sync_init+0x46>
		return init_status;
     f12:	697b      	ldr	r3, [r7, #20]
     f14:	e006      	b.n	f24 <usart_sync_init+0x54>
	}

	descr->io.read  = usart_sync_read;
     f16:	68fb      	ldr	r3, [r7, #12]
     f18:	4a07      	ldr	r2, [pc, #28]	; (f38 <usart_sync_init+0x68>)
     f1a:	605a      	str	r2, [r3, #4]
	descr->io.write = usart_sync_write;
     f1c:	68fb      	ldr	r3, [r7, #12]
     f1e:	4a07      	ldr	r2, [pc, #28]	; (f3c <usart_sync_init+0x6c>)
     f20:	601a      	str	r2, [r3, #0]

	return ERR_NONE;
     f22:	2300      	movs	r3, #0
}
     f24:	4618      	mov	r0, r3
     f26:	3718      	adds	r7, #24
     f28:	46bd      	mov	sp, r7
     f2a:	bd80      	pop	{r7, pc}
     f2c:	00002564 	.word	0x00002564
     f30:	00001121 	.word	0x00001121
     f34:	0000197d 	.word	0x0000197d
     f38:	0000108d 	.word	0x0000108d
     f3c:	00000fc5 	.word	0x00000fc5

00000f40 <usart_sync_enable>:

/**
 * \brief Enable usart interface
 */
int32_t usart_sync_enable(struct usart_sync_descriptor *const descr)
{
     f40:	b580      	push	{r7, lr}
     f42:	b082      	sub	sp, #8
     f44:	af00      	add	r7, sp, #0
     f46:	6078      	str	r0, [r7, #4]
	ASSERT(descr);
     f48:	687b      	ldr	r3, [r7, #4]
     f4a:	2b00      	cmp	r3, #0
     f4c:	bf14      	ite	ne
     f4e:	2301      	movne	r3, #1
     f50:	2300      	moveq	r3, #0
     f52:	b2db      	uxtb	r3, r3
     f54:	2253      	movs	r2, #83	; 0x53
     f56:	4907      	ldr	r1, [pc, #28]	; (f74 <usart_sync_enable+0x34>)
     f58:	4618      	mov	r0, r3
     f5a:	4b07      	ldr	r3, [pc, #28]	; (f78 <usart_sync_enable+0x38>)
     f5c:	4798      	blx	r3
	_usart_sync_enable(&descr->device);
     f5e:	687b      	ldr	r3, [r7, #4]
     f60:	3308      	adds	r3, #8
     f62:	4618      	mov	r0, r3
     f64:	4b05      	ldr	r3, [pc, #20]	; (f7c <usart_sync_enable+0x3c>)
     f66:	4798      	blx	r3

	return ERR_NONE;
     f68:	2300      	movs	r3, #0
}
     f6a:	4618      	mov	r0, r3
     f6c:	3708      	adds	r7, #8
     f6e:	46bd      	mov	sp, r7
     f70:	bd80      	pop	{r7, pc}
     f72:	bf00      	nop
     f74:	00002564 	.word	0x00002564
     f78:	00001121 	.word	0x00001121
     f7c:	000019c1 	.word	0x000019c1

00000f80 <usart_sync_get_io_descriptor>:

/**
 * \brief Retrieve I/O descriptor
 */
int32_t usart_sync_get_io_descriptor(struct usart_sync_descriptor *const descr, struct io_descriptor **io)
{
     f80:	b580      	push	{r7, lr}
     f82:	b082      	sub	sp, #8
     f84:	af00      	add	r7, sp, #0
     f86:	6078      	str	r0, [r7, #4]
     f88:	6039      	str	r1, [r7, #0]
	ASSERT(descr && io);
     f8a:	687b      	ldr	r3, [r7, #4]
     f8c:	2b00      	cmp	r3, #0
     f8e:	d004      	beq.n	f9a <usart_sync_get_io_descriptor+0x1a>
     f90:	683b      	ldr	r3, [r7, #0]
     f92:	2b00      	cmp	r3, #0
     f94:	d001      	beq.n	f9a <usart_sync_get_io_descriptor+0x1a>
     f96:	2301      	movs	r3, #1
     f98:	e000      	b.n	f9c <usart_sync_get_io_descriptor+0x1c>
     f9a:	2300      	movs	r3, #0
     f9c:	f003 0301 	and.w	r3, r3, #1
     fa0:	b2db      	uxtb	r3, r3
     fa2:	2269      	movs	r2, #105	; 0x69
     fa4:	4905      	ldr	r1, [pc, #20]	; (fbc <usart_sync_get_io_descriptor+0x3c>)
     fa6:	4618      	mov	r0, r3
     fa8:	4b05      	ldr	r3, [pc, #20]	; (fc0 <usart_sync_get_io_descriptor+0x40>)
     faa:	4798      	blx	r3

	*io = &descr->io;
     fac:	687a      	ldr	r2, [r7, #4]
     fae:	683b      	ldr	r3, [r7, #0]
     fb0:	601a      	str	r2, [r3, #0]
	return ERR_NONE;
     fb2:	2300      	movs	r3, #0
}
     fb4:	4618      	mov	r0, r3
     fb6:	3708      	adds	r7, #8
     fb8:	46bd      	mov	sp, r7
     fba:	bd80      	pop	{r7, pc}
     fbc:	00002564 	.word	0x00002564
     fc0:	00001121 	.word	0x00001121

00000fc4 <usart_sync_write>:
 * \param[in] length The number of bytes to write
 *
 * \return The number of bytes written.
 */
static int32_t usart_sync_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
     fc4:	b580      	push	{r7, lr}
     fc6:	b086      	sub	sp, #24
     fc8:	af00      	add	r7, sp, #0
     fca:	60f8      	str	r0, [r7, #12]
     fcc:	60b9      	str	r1, [r7, #8]
     fce:	4613      	mov	r3, r2
     fd0:	80fb      	strh	r3, [r7, #6]
	uint32_t                      offset = 0;
     fd2:	2300      	movs	r3, #0
     fd4:	617b      	str	r3, [r7, #20]
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);
     fd6:	68fb      	ldr	r3, [r7, #12]
     fd8:	613b      	str	r3, [r7, #16]

	ASSERT(io_descr && buf && length);
     fda:	68fb      	ldr	r3, [r7, #12]
     fdc:	2b00      	cmp	r3, #0
     fde:	d007      	beq.n	ff0 <usart_sync_write+0x2c>
     fe0:	68bb      	ldr	r3, [r7, #8]
     fe2:	2b00      	cmp	r3, #0
     fe4:	d004      	beq.n	ff0 <usart_sync_write+0x2c>
     fe6:	88fb      	ldrh	r3, [r7, #6]
     fe8:	2b00      	cmp	r3, #0
     fea:	d001      	beq.n	ff0 <usart_sync_write+0x2c>
     fec:	2301      	movs	r3, #1
     fee:	e000      	b.n	ff2 <usart_sync_write+0x2e>
     ff0:	2300      	movs	r3, #0
     ff2:	f003 0301 	and.w	r3, r3, #1
     ff6:	b2db      	uxtb	r3, r3
     ff8:	22f1      	movs	r2, #241	; 0xf1
     ffa:	491f      	ldr	r1, [pc, #124]	; (1078 <usart_sync_write+0xb4>)
     ffc:	4618      	mov	r0, r3
     ffe:	4b1f      	ldr	r3, [pc, #124]	; (107c <usart_sync_write+0xb8>)
    1000:	4798      	blx	r3
	while (!_usart_sync_is_ready_to_send(&descr->device))
    1002:	bf00      	nop
    1004:	693b      	ldr	r3, [r7, #16]
    1006:	3308      	adds	r3, #8
    1008:	4618      	mov	r0, r3
    100a:	4b1d      	ldr	r3, [pc, #116]	; (1080 <usart_sync_write+0xbc>)
    100c:	4798      	blx	r3
    100e:	4603      	mov	r3, r0
    1010:	f083 0301 	eor.w	r3, r3, #1
    1014:	b2db      	uxtb	r3, r3
    1016:	2b00      	cmp	r3, #0
    1018:	d1f4      	bne.n	1004 <usart_sync_write+0x40>
		;
	do {
		_usart_sync_write_byte(&descr->device, buf[offset]);
    101a:	693b      	ldr	r3, [r7, #16]
    101c:	f103 0008 	add.w	r0, r3, #8
    1020:	68ba      	ldr	r2, [r7, #8]
    1022:	697b      	ldr	r3, [r7, #20]
    1024:	4413      	add	r3, r2
    1026:	781b      	ldrb	r3, [r3, #0]
    1028:	4619      	mov	r1, r3
    102a:	4b16      	ldr	r3, [pc, #88]	; (1084 <usart_sync_write+0xc0>)
    102c:	4798      	blx	r3
		while (!_usart_sync_is_ready_to_send(&descr->device))
    102e:	bf00      	nop
    1030:	693b      	ldr	r3, [r7, #16]
    1032:	3308      	adds	r3, #8
    1034:	4618      	mov	r0, r3
    1036:	4b12      	ldr	r3, [pc, #72]	; (1080 <usart_sync_write+0xbc>)
    1038:	4798      	blx	r3
    103a:	4603      	mov	r3, r0
    103c:	f083 0301 	eor.w	r3, r3, #1
    1040:	b2db      	uxtb	r3, r3
    1042:	2b00      	cmp	r3, #0
    1044:	d1f4      	bne.n	1030 <usart_sync_write+0x6c>
			;
	} while (++offset < length);
    1046:	697b      	ldr	r3, [r7, #20]
    1048:	3301      	adds	r3, #1
    104a:	617b      	str	r3, [r7, #20]
    104c:	88fb      	ldrh	r3, [r7, #6]
    104e:	697a      	ldr	r2, [r7, #20]
    1050:	429a      	cmp	r2, r3
    1052:	d3e2      	bcc.n	101a <usart_sync_write+0x56>
	while (!_usart_sync_is_transmit_done(&descr->device))
    1054:	bf00      	nop
    1056:	693b      	ldr	r3, [r7, #16]
    1058:	3308      	adds	r3, #8
    105a:	4618      	mov	r0, r3
    105c:	4b0a      	ldr	r3, [pc, #40]	; (1088 <usart_sync_write+0xc4>)
    105e:	4798      	blx	r3
    1060:	4603      	mov	r3, r0
    1062:	f083 0301 	eor.w	r3, r3, #1
    1066:	b2db      	uxtb	r3, r3
    1068:	2b00      	cmp	r3, #0
    106a:	d1f4      	bne.n	1056 <usart_sync_write+0x92>
		;
	return (int32_t)offset;
    106c:	697b      	ldr	r3, [r7, #20]
}
    106e:	4618      	mov	r0, r3
    1070:	3718      	adds	r7, #24
    1072:	46bd      	mov	sp, r7
    1074:	bd80      	pop	{r7, pc}
    1076:	bf00      	nop
    1078:	00002564 	.word	0x00002564
    107c:	00001121 	.word	0x00001121
    1080:	00001a2d 	.word	0x00001a2d
    1084:	000019e1 	.word	0x000019e1
    1088:	00001a4d 	.word	0x00001a4d

0000108c <usart_sync_read>:
 * \param[in] length The size of a buffer
 *
 * \return The number of bytes read.
 */
static int32_t usart_sync_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    108c:	b590      	push	{r4, r7, lr}
    108e:	b087      	sub	sp, #28
    1090:	af00      	add	r7, sp, #0
    1092:	60f8      	str	r0, [r7, #12]
    1094:	60b9      	str	r1, [r7, #8]
    1096:	4613      	mov	r3, r2
    1098:	80fb      	strh	r3, [r7, #6]
	uint32_t                      offset = 0;
    109a:	2300      	movs	r3, #0
    109c:	617b      	str	r3, [r7, #20]
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);
    109e:	68fb      	ldr	r3, [r7, #12]
    10a0:	613b      	str	r3, [r7, #16]

	ASSERT(io_descr && buf && length);
    10a2:	68fb      	ldr	r3, [r7, #12]
    10a4:	2b00      	cmp	r3, #0
    10a6:	d007      	beq.n	10b8 <usart_sync_read+0x2c>
    10a8:	68bb      	ldr	r3, [r7, #8]
    10aa:	2b00      	cmp	r3, #0
    10ac:	d004      	beq.n	10b8 <usart_sync_read+0x2c>
    10ae:	88fb      	ldrh	r3, [r7, #6]
    10b0:	2b00      	cmp	r3, #0
    10b2:	d001      	beq.n	10b8 <usart_sync_read+0x2c>
    10b4:	2301      	movs	r3, #1
    10b6:	e000      	b.n	10ba <usart_sync_read+0x2e>
    10b8:	2300      	movs	r3, #0
    10ba:	f003 0301 	and.w	r3, r3, #1
    10be:	b2db      	uxtb	r3, r3
    10c0:	f44f 7286 	mov.w	r2, #268	; 0x10c
    10c4:	4912      	ldr	r1, [pc, #72]	; (1110 <usart_sync_read+0x84>)
    10c6:	4618      	mov	r0, r3
    10c8:	4b12      	ldr	r3, [pc, #72]	; (1114 <usart_sync_read+0x88>)
    10ca:	4798      	blx	r3
	do {
		while (!_usart_sync_is_byte_received(&descr->device))
    10cc:	bf00      	nop
    10ce:	693b      	ldr	r3, [r7, #16]
    10d0:	3308      	adds	r3, #8
    10d2:	4618      	mov	r0, r3
    10d4:	4b10      	ldr	r3, [pc, #64]	; (1118 <usart_sync_read+0x8c>)
    10d6:	4798      	blx	r3
    10d8:	4603      	mov	r3, r0
    10da:	f083 0301 	eor.w	r3, r3, #1
    10de:	b2db      	uxtb	r3, r3
    10e0:	2b00      	cmp	r3, #0
    10e2:	d1f4      	bne.n	10ce <usart_sync_read+0x42>
			;
		buf[offset] = _usart_sync_read_byte(&descr->device);
    10e4:	68ba      	ldr	r2, [r7, #8]
    10e6:	697b      	ldr	r3, [r7, #20]
    10e8:	18d4      	adds	r4, r2, r3
    10ea:	693b      	ldr	r3, [r7, #16]
    10ec:	3308      	adds	r3, #8
    10ee:	4618      	mov	r0, r3
    10f0:	4b0a      	ldr	r3, [pc, #40]	; (111c <usart_sync_read+0x90>)
    10f2:	4798      	blx	r3
    10f4:	4603      	mov	r3, r0
    10f6:	7023      	strb	r3, [r4, #0]
	} while (++offset < length);
    10f8:	697b      	ldr	r3, [r7, #20]
    10fa:	3301      	adds	r3, #1
    10fc:	617b      	str	r3, [r7, #20]
    10fe:	88fb      	ldrh	r3, [r7, #6]
    1100:	697a      	ldr	r2, [r7, #20]
    1102:	429a      	cmp	r2, r3
    1104:	d3e2      	bcc.n	10cc <usart_sync_read+0x40>

	return (int32_t)offset;
    1106:	697b      	ldr	r3, [r7, #20]
}
    1108:	4618      	mov	r0, r3
    110a:	371c      	adds	r7, #28
    110c:	46bd      	mov	sp, r7
    110e:	bd90      	pop	{r4, r7, pc}
    1110:	00002564 	.word	0x00002564
    1114:	00001121 	.word	0x00001121
    1118:	00001a6d 	.word	0x00001a6d
    111c:	00001a09 	.word	0x00001a09

00001120 <assert>:

/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
    1120:	b480      	push	{r7}
    1122:	b085      	sub	sp, #20
    1124:	af00      	add	r7, sp, #0
    1126:	4603      	mov	r3, r0
    1128:	60b9      	str	r1, [r7, #8]
    112a:	607a      	str	r2, [r7, #4]
    112c:	73fb      	strb	r3, [r7, #15]
	if (!(condition)) {
    112e:	7bfb      	ldrb	r3, [r7, #15]
    1130:	f083 0301 	eor.w	r3, r3, #1
    1134:	b2db      	uxtb	r3, r3
    1136:	2b00      	cmp	r3, #0
    1138:	d000      	beq.n	113c <assert+0x1c>
		__asm("BKPT #0");
    113a:	be00      	bkpt	0x0000
	}
	(void)file;
	(void)line;
}
    113c:	bf00      	nop
    113e:	3714      	adds	r7, #20
    1140:	46bd      	mov	sp, r7
    1142:	f85d 7b04 	ldr.w	r7, [sp], #4
    1146:	4770      	bx	lr

00001148 <is_list_element>:

/**
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
    1148:	b480      	push	{r7}
    114a:	b085      	sub	sp, #20
    114c:	af00      	add	r7, sp, #0
    114e:	6078      	str	r0, [r7, #4]
    1150:	6039      	str	r1, [r7, #0]
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
    1152:	687b      	ldr	r3, [r7, #4]
    1154:	681b      	ldr	r3, [r3, #0]
    1156:	60fb      	str	r3, [r7, #12]
    1158:	e008      	b.n	116c <is_list_element+0x24>
		if (it == element) {
    115a:	68fa      	ldr	r2, [r7, #12]
    115c:	683b      	ldr	r3, [r7, #0]
    115e:	429a      	cmp	r2, r3
    1160:	d101      	bne.n	1166 <is_list_element+0x1e>
			return true;
    1162:	2301      	movs	r3, #1
    1164:	e006      	b.n	1174 <is_list_element+0x2c>
	for (it = list->head; it; it = it->next) {
    1166:	68fb      	ldr	r3, [r7, #12]
    1168:	681b      	ldr	r3, [r3, #0]
    116a:	60fb      	str	r3, [r7, #12]
    116c:	68fb      	ldr	r3, [r7, #12]
    116e:	2b00      	cmp	r3, #0
    1170:	d1f3      	bne.n	115a <is_list_element+0x12>
		}
	}

	return false;
    1172:	2300      	movs	r3, #0
}
    1174:	4618      	mov	r0, r3
    1176:	3714      	adds	r7, #20
    1178:	46bd      	mov	sp, r7
    117a:	f85d 7b04 	ldr.w	r7, [sp], #4
    117e:	4770      	bx	lr

00001180 <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
    1180:	b580      	push	{r7, lr}
    1182:	b082      	sub	sp, #8
    1184:	af00      	add	r7, sp, #0
    1186:	6078      	str	r0, [r7, #4]
    1188:	6039      	str	r1, [r7, #0]
	ASSERT(!is_list_element(list, element));
    118a:	6839      	ldr	r1, [r7, #0]
    118c:	6878      	ldr	r0, [r7, #4]
    118e:	4b0f      	ldr	r3, [pc, #60]	; (11cc <list_insert_as_head+0x4c>)
    1190:	4798      	blx	r3
    1192:	4603      	mov	r3, r0
    1194:	2b00      	cmp	r3, #0
    1196:	bf14      	ite	ne
    1198:	2301      	movne	r3, #1
    119a:	2300      	moveq	r3, #0
    119c:	b2db      	uxtb	r3, r3
    119e:	f083 0301 	eor.w	r3, r3, #1
    11a2:	b2db      	uxtb	r3, r3
    11a4:	f003 0301 	and.w	r3, r3, #1
    11a8:	b2db      	uxtb	r3, r3
    11aa:	2239      	movs	r2, #57	; 0x39
    11ac:	4908      	ldr	r1, [pc, #32]	; (11d0 <list_insert_as_head+0x50>)
    11ae:	4618      	mov	r0, r3
    11b0:	4b08      	ldr	r3, [pc, #32]	; (11d4 <list_insert_as_head+0x54>)
    11b2:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
    11b4:	687b      	ldr	r3, [r7, #4]
    11b6:	681a      	ldr	r2, [r3, #0]
    11b8:	683b      	ldr	r3, [r7, #0]
    11ba:	601a      	str	r2, [r3, #0]
	list->head                             = (struct list_element *)element;
    11bc:	687b      	ldr	r3, [r7, #4]
    11be:	683a      	ldr	r2, [r7, #0]
    11c0:	601a      	str	r2, [r3, #0]
}
    11c2:	bf00      	nop
    11c4:	3708      	adds	r7, #8
    11c6:	46bd      	mov	sp, r7
    11c8:	bd80      	pop	{r7, pc}
    11ca:	bf00      	nop
    11cc:	00001149 	.word	0x00001149
    11d0:	00002580 	.word	0x00002580
    11d4:	00001121 	.word	0x00001121

000011d8 <list_insert_after>:

/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
    11d8:	b480      	push	{r7}
    11da:	b083      	sub	sp, #12
    11dc:	af00      	add	r7, sp, #0
    11de:	6078      	str	r0, [r7, #4]
    11e0:	6039      	str	r1, [r7, #0]
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
    11e2:	687b      	ldr	r3, [r7, #4]
    11e4:	681a      	ldr	r2, [r3, #0]
    11e6:	683b      	ldr	r3, [r7, #0]
    11e8:	601a      	str	r2, [r3, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
    11ea:	687b      	ldr	r3, [r7, #4]
    11ec:	683a      	ldr	r2, [r7, #0]
    11ee:	601a      	str	r2, [r3, #0]
}
    11f0:	bf00      	nop
    11f2:	370c      	adds	r7, #12
    11f4:	46bd      	mov	sp, r7
    11f6:	f85d 7b04 	ldr.w	r7, [sp], #4
    11fa:	4770      	bx	lr

000011fc <list_remove_head>:

/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
    11fc:	b480      	push	{r7}
    11fe:	b085      	sub	sp, #20
    1200:	af00      	add	r7, sp, #0
    1202:	6078      	str	r0, [r7, #4]
	if (list->head) {
    1204:	687b      	ldr	r3, [r7, #4]
    1206:	681b      	ldr	r3, [r3, #0]
    1208:	2b00      	cmp	r3, #0
    120a:	d009      	beq.n	1220 <list_remove_head+0x24>
		struct list_element *tmp = list->head;
    120c:	687b      	ldr	r3, [r7, #4]
    120e:	681b      	ldr	r3, [r3, #0]
    1210:	60fb      	str	r3, [r7, #12]

		list->head = list->head->next;
    1212:	687b      	ldr	r3, [r7, #4]
    1214:	681b      	ldr	r3, [r3, #0]
    1216:	681a      	ldr	r2, [r3, #0]
    1218:	687b      	ldr	r3, [r7, #4]
    121a:	601a      	str	r2, [r3, #0]
		return (void *)tmp;
    121c:	68fb      	ldr	r3, [r7, #12]
    121e:	e000      	b.n	1222 <list_remove_head+0x26>
	}

	return NULL;
    1220:	2300      	movs	r3, #0
}
    1222:	4618      	mov	r0, r3
    1224:	3714      	adds	r7, #20
    1226:	46bd      	mov	sp, r7
    1228:	f85d 7b04 	ldr.w	r7, [sp], #4
    122c:	4770      	bx	lr

0000122e <hri_nvmctrl_set_CTRLA_RWS_bf>:
	tmp = (tmp & NVMCTRL_CTRLA_PRM_Msk) >> NVMCTRL_CTRLA_PRM_Pos;
	return tmp;
}

static inline void hri_nvmctrl_set_CTRLA_RWS_bf(const void *const hw, hri_nvmctrl_ctrla_reg_t mask)
{
    122e:	b480      	push	{r7}
    1230:	b083      	sub	sp, #12
    1232:	af00      	add	r7, sp, #0
    1234:	6078      	str	r0, [r7, #4]
    1236:	460b      	mov	r3, r1
    1238:	807b      	strh	r3, [r7, #2]
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLA.reg |= NVMCTRL_CTRLA_RWS(mask);
    123a:	687b      	ldr	r3, [r7, #4]
    123c:	881b      	ldrh	r3, [r3, #0]
    123e:	b29a      	uxth	r2, r3
    1240:	887b      	ldrh	r3, [r7, #2]
    1242:	021b      	lsls	r3, r3, #8
    1244:	b29b      	uxth	r3, r3
    1246:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
    124a:	b29b      	uxth	r3, r3
    124c:	4313      	orrs	r3, r2
    124e:	b29a      	uxth	r2, r3
    1250:	687b      	ldr	r3, [r7, #4]
    1252:	801a      	strh	r2, [r3, #0]
	NVMCTRL_CRITICAL_SECTION_LEAVE();
}
    1254:	bf00      	nop
    1256:	370c      	adds	r7, #12
    1258:	46bd      	mov	sp, r7
    125a:	f85d 7b04 	ldr.w	r7, [sp], #4
    125e:	4770      	bx	lr

00001260 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
    1260:	b580      	push	{r7, lr}
    1262:	af00      	add	r7, sp, #0
	hri_nvmctrl_set_CTRLA_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);
    1264:	2100      	movs	r1, #0
    1266:	4808      	ldr	r0, [pc, #32]	; (1288 <_init_chip+0x28>)
    1268:	4b08      	ldr	r3, [pc, #32]	; (128c <_init_chip+0x2c>)
    126a:	4798      	blx	r3

	_osc32kctrl_init_sources();
    126c:	4b08      	ldr	r3, [pc, #32]	; (1290 <_init_chip+0x30>)
    126e:	4798      	blx	r3
	_oscctrl_init_sources();
    1270:	4b08      	ldr	r3, [pc, #32]	; (1294 <_init_chip+0x34>)
    1272:	4798      	blx	r3
	_mclk_init();
    1274:	4b08      	ldr	r3, [pc, #32]	; (1298 <_init_chip+0x38>)
    1276:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
#endif
	_oscctrl_init_referenced_generators();
    1278:	4b08      	ldr	r3, [pc, #32]	; (129c <_init_chip+0x3c>)
    127a:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
    127c:	f640 70ff 	movw	r0, #4095	; 0xfff
    1280:	4b07      	ldr	r3, [pc, #28]	; (12a0 <_init_chip+0x40>)
    1282:	4798      	blx	r3
#endif

#if CONF_CMCC_ENABLE
	cache_init();
#endif
}
    1284:	bf00      	nop
    1286:	bd80      	pop	{r7, pc}
    1288:	41004000 	.word	0x41004000
    128c:	0000122f 	.word	0x0000122f
    1290:	000013cd 	.word	0x000013cd
    1294:	00001465 	.word	0x00001465
    1298:	00001349 	.word	0x00001349
    129c:	000014a5 	.word	0x000014a5
    12a0:	000012f9 	.word	0x000012f9

000012a4 <hri_gclk_wait_for_sync>:
{
    12a4:	b480      	push	{r7}
    12a6:	b083      	sub	sp, #12
    12a8:	af00      	add	r7, sp, #0
    12aa:	6078      	str	r0, [r7, #4]
    12ac:	6039      	str	r1, [r7, #0]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    12ae:	bf00      	nop
    12b0:	687b      	ldr	r3, [r7, #4]
    12b2:	685a      	ldr	r2, [r3, #4]
    12b4:	683b      	ldr	r3, [r7, #0]
    12b6:	4013      	ands	r3, r2
    12b8:	2b00      	cmp	r3, #0
    12ba:	d1f9      	bne.n	12b0 <hri_gclk_wait_for_sync+0xc>
}
    12bc:	bf00      	nop
    12be:	370c      	adds	r7, #12
    12c0:	46bd      	mov	sp, r7
    12c2:	f85d 7b04 	ldr.w	r7, [sp], #4
    12c6:	4770      	bx	lr

000012c8 <hri_gclk_write_GENCTRL_reg>:
{
    12c8:	b580      	push	{r7, lr}
    12ca:	b084      	sub	sp, #16
    12cc:	af00      	add	r7, sp, #0
    12ce:	60f8      	str	r0, [r7, #12]
    12d0:	460b      	mov	r3, r1
    12d2:	607a      	str	r2, [r7, #4]
    12d4:	72fb      	strb	r3, [r7, #11]
	((Gclk *)hw)->GENCTRL[index].reg = data;
    12d6:	7afa      	ldrb	r2, [r7, #11]
    12d8:	68fb      	ldr	r3, [r7, #12]
    12da:	3208      	adds	r2, #8
    12dc:	6879      	ldr	r1, [r7, #4]
    12de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	hri_gclk_wait_for_sync(hw, GCLK_SYNCBUSY_MASK);
    12e2:	f643 71fd 	movw	r1, #16381	; 0x3ffd
    12e6:	68f8      	ldr	r0, [r7, #12]
    12e8:	4b02      	ldr	r3, [pc, #8]	; (12f4 <hri_gclk_write_GENCTRL_reg+0x2c>)
    12ea:	4798      	blx	r3
}
    12ec:	bf00      	nop
    12ee:	3710      	adds	r7, #16
    12f0:	46bd      	mov	sp, r7
    12f2:	bd80      	pop	{r7, pc}
    12f4:	000012a5 	.word	0x000012a5

000012f8 <_gclk_init_generators_by_fref>:
	        | (CONF_GCLK_GENERATOR_11_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_11_SOURCE);
#endif
}

void _gclk_init_generators_by_fref(uint32_t bm)
{
    12f8:	b580      	push	{r7, lr}
    12fa:	b082      	sub	sp, #8
    12fc:	af00      	add	r7, sp, #0
    12fe:	6078      	str	r0, [r7, #4]

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
    1300:	687b      	ldr	r3, [r7, #4]
    1302:	f003 0301 	and.w	r3, r3, #1
    1306:	2b00      	cmp	r3, #0
    1308:	d004      	beq.n	1314 <_gclk_init_generators_by_fref+0x1c>
		hri_gclk_write_GENCTRL_reg(
    130a:	4a04      	ldr	r2, [pc, #16]	; (131c <_gclk_init_generators_by_fref+0x24>)
    130c:	2100      	movs	r1, #0
    130e:	4804      	ldr	r0, [pc, #16]	; (1320 <_gclk_init_generators_by_fref+0x28>)
    1310:	4b04      	ldr	r3, [pc, #16]	; (1324 <_gclk_init_generators_by_fref+0x2c>)
    1312:	4798      	blx	r3
		        | (CONF_GCLK_GEN_11_DIVSEL << GCLK_GENCTRL_DIVSEL_Pos) | (CONF_GCLK_GEN_11_OE << GCLK_GENCTRL_OE_Pos)
		        | (CONF_GCLK_GEN_11_OOV << GCLK_GENCTRL_OOV_Pos) | (CONF_GCLK_GEN_11_IDC << GCLK_GENCTRL_IDC_Pos)
		        | (CONF_GCLK_GENERATOR_11_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_11_SOURCE);
	}
#endif
}
    1314:	bf00      	nop
    1316:	3708      	adds	r7, #8
    1318:	46bd      	mov	sp, r7
    131a:	bd80      	pop	{r7, pc}
    131c:	00010101 	.word	0x00010101
    1320:	40001c00 	.word	0x40001c00
    1324:	000012c9 	.word	0x000012c9

00001328 <hri_mclk_write_CPUDIV_reg>:
{
    1328:	b480      	push	{r7}
    132a:	b083      	sub	sp, #12
    132c:	af00      	add	r7, sp, #0
    132e:	6078      	str	r0, [r7, #4]
    1330:	460b      	mov	r3, r1
    1332:	70fb      	strb	r3, [r7, #3]
	((Mclk *)hw)->CPUDIV.reg = data;
    1334:	687b      	ldr	r3, [r7, #4]
    1336:	78fa      	ldrb	r2, [r7, #3]
    1338:	715a      	strb	r2, [r3, #5]
}
    133a:	bf00      	nop
    133c:	370c      	adds	r7, #12
    133e:	46bd      	mov	sp, r7
    1340:	f85d 7b04 	ldr.w	r7, [sp], #4
    1344:	4770      	bx	lr
	...

00001348 <_mclk_init>:

/**
 * \brief Initialize master clock generator
 */
void _mclk_init(void)
{
    1348:	b580      	push	{r7, lr}
    134a:	b082      	sub	sp, #8
    134c:	af00      	add	r7, sp, #0
	void *hw = (void *)MCLK;
    134e:	4b05      	ldr	r3, [pc, #20]	; (1364 <_mclk_init+0x1c>)
    1350:	607b      	str	r3, [r7, #4]
	hri_mclk_write_CPUDIV_reg(hw, MCLK_CPUDIV_DIV(CONF_MCLK_CPUDIV));
    1352:	2101      	movs	r1, #1
    1354:	6878      	ldr	r0, [r7, #4]
    1356:	4b04      	ldr	r3, [pc, #16]	; (1368 <_mclk_init+0x20>)
    1358:	4798      	blx	r3
}
    135a:	bf00      	nop
    135c:	3708      	adds	r7, #8
    135e:	46bd      	mov	sp, r7
    1360:	bd80      	pop	{r7, pc}
    1362:	bf00      	nop
    1364:	40000800 	.word	0x40000800
    1368:	00001329 	.word	0x00001329

0000136c <hri_osc32kctrl_write_RTCCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_osc32kctrl_write_RTCCTRL_reg(const void *const hw, hri_osc32kctrl_rtcctrl_reg_t data)
{
    136c:	b480      	push	{r7}
    136e:	b083      	sub	sp, #12
    1370:	af00      	add	r7, sp, #0
    1372:	6078      	str	r0, [r7, #4]
    1374:	460b      	mov	r3, r1
    1376:	70fb      	strb	r3, [r7, #3]
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
    1378:	687b      	ldr	r3, [r7, #4]
    137a:	78fa      	ldrb	r2, [r7, #3]
    137c:	741a      	strb	r2, [r3, #16]
	OSC32KCTRL_CRITICAL_SECTION_LEAVE();
}
    137e:	bf00      	nop
    1380:	370c      	adds	r7, #12
    1382:	46bd      	mov	sp, r7
    1384:	f85d 7b04 	ldr.w	r7, [sp], #4
    1388:	4770      	bx	lr

0000138a <hri_osc32kctrl_read_OSCULP32K_CALIB_bf>:
	((Osc32kctrl *)hw)->OSCULP32K.reg ^= OSC32KCTRL_OSCULP32K_CALIB(mask);
	OSC32KCTRL_CRITICAL_SECTION_LEAVE();
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
    138a:	b480      	push	{r7}
    138c:	b085      	sub	sp, #20
    138e:	af00      	add	r7, sp, #0
    1390:	6078      	str	r0, [r7, #4]
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
    1392:	687b      	ldr	r3, [r7, #4]
    1394:	69db      	ldr	r3, [r3, #28]
    1396:	60fb      	str	r3, [r7, #12]
	tmp = (tmp & OSC32KCTRL_OSCULP32K_CALIB_Msk) >> OSC32KCTRL_OSCULP32K_CALIB_Pos;
    1398:	68fb      	ldr	r3, [r7, #12]
    139a:	0a1b      	lsrs	r3, r3, #8
    139c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    13a0:	60fb      	str	r3, [r7, #12]
	return tmp;
    13a2:	68fb      	ldr	r3, [r7, #12]
}
    13a4:	4618      	mov	r0, r3
    13a6:	3714      	adds	r7, #20
    13a8:	46bd      	mov	sp, r7
    13aa:	f85d 7b04 	ldr.w	r7, [sp], #4
    13ae:	4770      	bx	lr

000013b0 <hri_osc32kctrl_write_OSCULP32K_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
    13b0:	b480      	push	{r7}
    13b2:	b083      	sub	sp, #12
    13b4:	af00      	add	r7, sp, #0
    13b6:	6078      	str	r0, [r7, #4]
    13b8:	6039      	str	r1, [r7, #0]
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
    13ba:	687b      	ldr	r3, [r7, #4]
    13bc:	683a      	ldr	r2, [r7, #0]
    13be:	61da      	str	r2, [r3, #28]
	OSC32KCTRL_CRITICAL_SECTION_LEAVE();
}
    13c0:	bf00      	nop
    13c2:	370c      	adds	r7, #12
    13c4:	46bd      	mov	sp, r7
    13c6:	f85d 7b04 	ldr.w	r7, [sp], #4
    13ca:	4770      	bx	lr

000013cc <_osc32kctrl_init_sources>:

/**
 * \brief Initialize 32 kHz clock sources
 */
void _osc32kctrl_init_sources(void)
{
    13cc:	b580      	push	{r7, lr}
    13ce:	b082      	sub	sp, #8
    13d0:	af00      	add	r7, sp, #0
	void *   hw    = (void *)OSC32KCTRL;
    13d2:	4b0c      	ldr	r3, [pc, #48]	; (1404 <_osc32kctrl_init_sources+0x38>)
    13d4:	607b      	str	r3, [r7, #4]
	uint16_t calib = 0;
    13d6:	2300      	movs	r3, #0
    13d8:	807b      	strh	r3, [r7, #2]

	hri_osc32kctrl_write_EVCTRL_reg(hw, (CONF_XOSC32K_CFDEO << OSC32KCTRL_EVCTRL_CFDEO_Pos));
#endif

#if CONF_OSCULP32K_CONFIG == 1
	calib = hri_osc32kctrl_read_OSCULP32K_CALIB_bf(hw);
    13da:	6878      	ldr	r0, [r7, #4]
    13dc:	4b0a      	ldr	r3, [pc, #40]	; (1408 <_osc32kctrl_init_sources+0x3c>)
    13de:	4798      	blx	r3
    13e0:	4603      	mov	r3, r0
    13e2:	807b      	strh	r3, [r7, #2]
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
#if CONF_OSCULP32K_CALIB_ENABLE == 1
	                                   OSC32KCTRL_OSCULP32K_CALIB(CONF_OSCULP32K_CALIB)
#else
	                                   OSC32KCTRL_OSCULP32K_CALIB(calib)
    13e4:	887b      	ldrh	r3, [r7, #2]
    13e6:	021b      	lsls	r3, r3, #8
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
    13e8:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
    13ec:	4619      	mov	r1, r3
    13ee:	6878      	ldr	r0, [r7, #4]
    13f0:	4b06      	ldr	r3, [pc, #24]	; (140c <_osc32kctrl_init_sources+0x40>)
    13f2:	4798      	blx	r3
	while (!hri_osc32kctrl_get_STATUS_XOSC32KRDY_bit(hw))
		;
#endif
#endif

	hri_osc32kctrl_write_RTCCTRL_reg(hw, OSC32KCTRL_RTCCTRL_RTCSEL(CONF_RTCCTRL));
    13f4:	2101      	movs	r1, #1
    13f6:	6878      	ldr	r0, [r7, #4]
    13f8:	4b05      	ldr	r3, [pc, #20]	; (1410 <_osc32kctrl_init_sources+0x44>)
    13fa:	4798      	blx	r3
	(void)calib;
}
    13fc:	bf00      	nop
    13fe:	3708      	adds	r7, #8
    1400:	46bd      	mov	sp, r7
    1402:	bd80      	pop	{r7, pc}
    1404:	40001400 	.word	0x40001400
    1408:	0000138b 	.word	0x0000138b
    140c:	000013b1 	.word	0x000013b1
    1410:	0000136d 	.word	0x0000136d

00001414 <hri_oscctrl_get_STATUS_XOSCRDY1_bit>:
{
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_XOSCRDY0) >> OSCCTRL_STATUS_XOSCRDY0_Pos;
}

static inline bool hri_oscctrl_get_STATUS_XOSCRDY1_bit(const void *const hw)
{
    1414:	b480      	push	{r7}
    1416:	b083      	sub	sp, #12
    1418:	af00      	add	r7, sp, #0
    141a:	6078      	str	r0, [r7, #4]
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_XOSCRDY1) >> OSCCTRL_STATUS_XOSCRDY1_Pos;
    141c:	687b      	ldr	r3, [r7, #4]
    141e:	691b      	ldr	r3, [r3, #16]
    1420:	085b      	lsrs	r3, r3, #1
    1422:	f003 0301 	and.w	r3, r3, #1
    1426:	2b00      	cmp	r3, #0
    1428:	bf14      	ite	ne
    142a:	2301      	movne	r3, #1
    142c:	2300      	moveq	r3, #0
    142e:	b2db      	uxtb	r3, r3
}
    1430:	4618      	mov	r0, r3
    1432:	370c      	adds	r7, #12
    1434:	46bd      	mov	sp, r7
    1436:	f85d 7b04 	ldr.w	r7, [sp], #4
    143a:	4770      	bx	lr

0000143c <hri_oscctrl_write_XOSCCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_oscctrl_write_XOSCCTRL_reg(const void *const hw, uint8_t index, hri_oscctrl_xoscctrl_reg_t data)
{
    143c:	b480      	push	{r7}
    143e:	b085      	sub	sp, #20
    1440:	af00      	add	r7, sp, #0
    1442:	60f8      	str	r0, [r7, #12]
    1444:	460b      	mov	r3, r1
    1446:	607a      	str	r2, [r7, #4]
    1448:	72fb      	strb	r3, [r7, #11]
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->XOSCCTRL[index].reg = data;
    144a:	7afb      	ldrb	r3, [r7, #11]
    144c:	68fa      	ldr	r2, [r7, #12]
    144e:	3304      	adds	r3, #4
    1450:	009b      	lsls	r3, r3, #2
    1452:	4413      	add	r3, r2
    1454:	687a      	ldr	r2, [r7, #4]
    1456:	605a      	str	r2, [r3, #4]
	OSCCTRL_CRITICAL_SECTION_LEAVE();
}
    1458:	bf00      	nop
    145a:	3714      	adds	r7, #20
    145c:	46bd      	mov	sp, r7
    145e:	f85d 7b04 	ldr.w	r7, [sp], #4
    1462:	4770      	bx	lr

00001464 <_oscctrl_init_sources>:

/**
 * \brief Initialize clock sources
 */
void _oscctrl_init_sources(void)
{
    1464:	b580      	push	{r7, lr}
    1466:	b082      	sub	sp, #8
    1468:	af00      	add	r7, sp, #0
	void *hw = (void *)OSCCTRL;
    146a:	4b0a      	ldr	r3, [pc, #40]	; (1494 <_oscctrl_init_sources+0x30>)
    146c:	607b      	str	r3, [r7, #4]
	hri_oscctrl_set_XOSCCTRL_ONDEMAND_bit(hw, 0);
#endif
#endif

#if CONF_XOSC1_CONFIG == 1
	hri_oscctrl_write_XOSCCTRL_reg(
    146e:	4a0a      	ldr	r2, [pc, #40]	; (1498 <_oscctrl_init_sources+0x34>)
    1470:	2101      	movs	r1, #1
    1472:	6878      	ldr	r0, [r7, #4]
    1474:	4b09      	ldr	r3, [pc, #36]	; (149c <_oscctrl_init_sources+0x38>)
    1476:	4798      	blx	r3
	        | (CONF_XOSC1_XTALEN << OSCCTRL_XOSCCTRL_XTALEN_Pos) | (CONF_XOSC1_ENABLE << OSCCTRL_XOSCCTRL_ENABLE_Pos));
#endif

#if CONF_XOSC1_CONFIG == 1
#if CONF_XOSC1_ENABLE == 1
	while (!hri_oscctrl_get_STATUS_XOSCRDY1_bit(hw))
    1478:	bf00      	nop
    147a:	6878      	ldr	r0, [r7, #4]
    147c:	4b08      	ldr	r3, [pc, #32]	; (14a0 <_oscctrl_init_sources+0x3c>)
    147e:	4798      	blx	r3
    1480:	4603      	mov	r3, r0
    1482:	f083 0301 	eor.w	r3, r3, #1
    1486:	b2db      	uxtb	r3, r3
    1488:	2b00      	cmp	r3, #0
    148a:	d1f6      	bne.n	147a <_oscctrl_init_sources+0x16>
	hri_oscctrl_set_XOSCCTRL_ONDEMAND_bit(hw, 1);
#endif
#endif

	(void)hw;
}
    148c:	bf00      	nop
    148e:	3708      	adds	r7, #8
    1490:	46bd      	mov	sp, r7
    1492:	bd80      	pop	{r7, pc}
    1494:	40001000 	.word	0x40001000
    1498:	03002606 	.word	0x03002606
    149c:	0000143d 	.word	0x0000143d
    14a0:	00001415 	.word	0x00001415

000014a4 <_oscctrl_init_referenced_generators>:

void _oscctrl_init_referenced_generators(void)
{
    14a4:	b480      	push	{r7}
    14a6:	b083      	sub	sp, #12
    14a8:	af00      	add	r7, sp, #0
	void *hw = (void *)OSCCTRL;
    14aa:	4b04      	ldr	r3, [pc, #16]	; (14bc <_oscctrl_init_referenced_generators+0x18>)
    14ac:	607b      	str	r3, [r7, #4]
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, CONF_GCLK_GEN_0_SOURCE);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
		;
#endif
	(void)hw;
}
    14ae:	bf00      	nop
    14b0:	370c      	adds	r7, #12
    14b2:	46bd      	mov	sp, r7
    14b4:	f85d 7b04 	ldr.w	r7, [sp], #4
    14b8:	4770      	bx	lr
    14ba:	bf00      	nop
    14bc:	40001000 	.word	0x40001000

000014c0 <hri_ramecc_read_INTFLAG_reg>:
	tmp &= mask;
	return tmp;
}

static inline hri_ramecc_intflag_reg_t hri_ramecc_read_INTFLAG_reg(const void *const hw)
{
    14c0:	b480      	push	{r7}
    14c2:	b083      	sub	sp, #12
    14c4:	af00      	add	r7, sp, #0
    14c6:	6078      	str	r0, [r7, #4]
	return ((Ramecc *)hw)->INTFLAG.reg;
    14c8:	687b      	ldr	r3, [r7, #4]
    14ca:	789b      	ldrb	r3, [r3, #2]
    14cc:	b2db      	uxtb	r3, r3
}
    14ce:	4618      	mov	r0, r3
    14d0:	370c      	adds	r7, #12
    14d2:	46bd      	mov	sp, r7
    14d4:	f85d 7b04 	ldr.w	r7, [sp], #4
    14d8:	4770      	bx	lr

000014da <hri_ramecc_read_ERRADDR_reg>:
	tmp &= mask;
	return tmp;
}

static inline hri_ramecc_erraddr_reg_t hri_ramecc_read_ERRADDR_reg(const void *const hw)
{
    14da:	b480      	push	{r7}
    14dc:	b083      	sub	sp, #12
    14de:	af00      	add	r7, sp, #0
    14e0:	6078      	str	r0, [r7, #4]
	return ((Ramecc *)hw)->ERRADDR.reg;
    14e2:	687b      	ldr	r3, [r7, #4]
    14e4:	685b      	ldr	r3, [r3, #4]
}
    14e6:	4618      	mov	r0, r3
    14e8:	370c      	adds	r7, #12
    14ea:	46bd      	mov	sp, r7
    14ec:	f85d 7b04 	ldr.w	r7, [sp], #4
    14f0:	4770      	bx	lr
	...

000014f4 <RAMECC_Handler>:

/**
 * \internal RAMECC interrupt handler
 */
void RAMECC_Handler(void)
{
    14f4:	b590      	push	{r4, r7, lr}
    14f6:	b083      	sub	sp, #12
    14f8:	af00      	add	r7, sp, #0
	struct _ramecc_device *dev      = (struct _ramecc_device *)&device;
    14fa:	4b17      	ldr	r3, [pc, #92]	; (1558 <RAMECC_Handler+0x64>)
    14fc:	607b      	str	r3, [r7, #4]
	volatile uint32_t      int_mask = hri_ramecc_read_INTFLAG_reg(RAMECC);
    14fe:	4817      	ldr	r0, [pc, #92]	; (155c <RAMECC_Handler+0x68>)
    1500:	4b17      	ldr	r3, [pc, #92]	; (1560 <RAMECC_Handler+0x6c>)
    1502:	4798      	blx	r3
    1504:	4603      	mov	r3, r0
    1506:	603b      	str	r3, [r7, #0]

	if (int_mask & RAMECC_INTFLAG_DUALE && dev->ramecc_cb.dual_bit_err) {
    1508:	683b      	ldr	r3, [r7, #0]
    150a:	f003 0302 	and.w	r3, r3, #2
    150e:	2b00      	cmp	r3, #0
    1510:	d00c      	beq.n	152c <RAMECC_Handler+0x38>
    1512:	687b      	ldr	r3, [r7, #4]
    1514:	681b      	ldr	r3, [r3, #0]
    1516:	2b00      	cmp	r3, #0
    1518:	d008      	beq.n	152c <RAMECC_Handler+0x38>
		dev->ramecc_cb.dual_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    151a:	687b      	ldr	r3, [r7, #4]
    151c:	681c      	ldr	r4, [r3, #0]
    151e:	480f      	ldr	r0, [pc, #60]	; (155c <RAMECC_Handler+0x68>)
    1520:	4b10      	ldr	r3, [pc, #64]	; (1564 <RAMECC_Handler+0x70>)
    1522:	4798      	blx	r3
    1524:	4603      	mov	r3, r0
    1526:	4618      	mov	r0, r3
    1528:	47a0      	blx	r4
    152a:	e012      	b.n	1552 <RAMECC_Handler+0x5e>
	} else if (int_mask & RAMECC_INTFLAG_SINGLEE && dev->ramecc_cb.single_bit_err) {
    152c:	683b      	ldr	r3, [r7, #0]
    152e:	f003 0301 	and.w	r3, r3, #1
    1532:	2b00      	cmp	r3, #0
    1534:	d00c      	beq.n	1550 <RAMECC_Handler+0x5c>
    1536:	687b      	ldr	r3, [r7, #4]
    1538:	685b      	ldr	r3, [r3, #4]
    153a:	2b00      	cmp	r3, #0
    153c:	d008      	beq.n	1550 <RAMECC_Handler+0x5c>
		dev->ramecc_cb.single_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    153e:	687b      	ldr	r3, [r7, #4]
    1540:	685c      	ldr	r4, [r3, #4]
    1542:	4806      	ldr	r0, [pc, #24]	; (155c <RAMECC_Handler+0x68>)
    1544:	4b07      	ldr	r3, [pc, #28]	; (1564 <RAMECC_Handler+0x70>)
    1546:	4798      	blx	r3
    1548:	4603      	mov	r3, r0
    154a:	4618      	mov	r0, r3
    154c:	47a0      	blx	r4
    154e:	e000      	b.n	1552 <RAMECC_Handler+0x5e>
	} else {
		return;
    1550:	bf00      	nop
	}
}
    1552:	370c      	adds	r7, #12
    1554:	46bd      	mov	sp, r7
    1556:	bd90      	pop	{r4, r7, pc}
    1558:	2000009c 	.word	0x2000009c
    155c:	41020000 	.word	0x41020000
    1560:	000014c1 	.word	0x000014c1
    1564:	000014db 	.word	0x000014db

00001568 <hri_rtcmode0_wait_for_sync>:
typedef uint8_t  hri_rtc_freqcorr_reg_t;
typedef uint8_t  hri_rtcalarm_mask_reg_t;
typedef uint8_t  hri_rtcmode2_mask_reg_t;

static inline void hri_rtcmode0_wait_for_sync(const void *const hw, hri_rtcmode0_syncbusy_reg_t reg)
{
    1568:	b480      	push	{r7}
    156a:	b083      	sub	sp, #12
    156c:	af00      	add	r7, sp, #0
    156e:	6078      	str	r0, [r7, #4]
    1570:	6039      	str	r1, [r7, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    1572:	bf00      	nop
    1574:	687b      	ldr	r3, [r7, #4]
    1576:	691a      	ldr	r2, [r3, #16]
    1578:	683b      	ldr	r3, [r7, #0]
    157a:	4013      	ands	r3, r2
    157c:	2b00      	cmp	r3, #0
    157e:	d1f9      	bne.n	1574 <hri_rtcmode0_wait_for_sync+0xc>
	};
}
    1580:	bf00      	nop
    1582:	370c      	adds	r7, #12
    1584:	46bd      	mov	sp, r7
    1586:	f85d 7b04 	ldr.w	r7, [sp], #4
    158a:	4770      	bx	lr

0000158c <hri_rtcmode0_clear_interrupt_CMP0_bit>:
{
	return (((Rtc *)hw)->MODE0.INTFLAG.reg & RTC_MODE0_INTFLAG_CMP0) >> RTC_MODE0_INTFLAG_CMP0_Pos;
}

static inline void hri_rtcmode0_clear_interrupt_CMP0_bit(const void *const hw)
{
    158c:	b480      	push	{r7}
    158e:	b083      	sub	sp, #12
    1590:	af00      	add	r7, sp, #0
    1592:	6078      	str	r0, [r7, #4]
	((Rtc *)hw)->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_CMP0;
    1594:	687b      	ldr	r3, [r7, #4]
    1596:	f44f 7280 	mov.w	r2, #256	; 0x100
    159a:	819a      	strh	r2, [r3, #12]
}
    159c:	bf00      	nop
    159e:	370c      	adds	r7, #12
    15a0:	46bd      	mov	sp, r7
    15a2:	f85d 7b04 	ldr.w	r7, [sp], #4
    15a6:	4770      	bx	lr

000015a8 <hri_rtcmode0_read_INTFLAG_reg>:
	tmp &= mask;
	return tmp;
}

static inline hri_rtcmode0_intflag_reg_t hri_rtcmode0_read_INTFLAG_reg(const void *const hw)
{
    15a8:	b480      	push	{r7}
    15aa:	b083      	sub	sp, #12
    15ac:	af00      	add	r7, sp, #0
    15ae:	6078      	str	r0, [r7, #4]
	return ((Rtc *)hw)->MODE0.INTFLAG.reg;
    15b0:	687b      	ldr	r3, [r7, #4]
    15b2:	899b      	ldrh	r3, [r3, #12]
    15b4:	b29b      	uxth	r3, r3
}
    15b6:	4618      	mov	r0, r3
    15b8:	370c      	adds	r7, #12
    15ba:	46bd      	mov	sp, r7
    15bc:	f85d 7b04 	ldr.w	r7, [sp], #4
    15c0:	4770      	bx	lr

000015c2 <hri_rtcmode0_set_INTEN_CMP0_bit>:
{
	((Rtc *)hw)->MODE0.INTENCLR.reg = RTC_MODE0_INTENSET_PER7;
}

static inline void hri_rtcmode0_set_INTEN_CMP0_bit(const void *const hw)
{
    15c2:	b480      	push	{r7}
    15c4:	b083      	sub	sp, #12
    15c6:	af00      	add	r7, sp, #0
    15c8:	6078      	str	r0, [r7, #4]
	((Rtc *)hw)->MODE0.INTENSET.reg = RTC_MODE0_INTENSET_CMP0;
    15ca:	687b      	ldr	r3, [r7, #4]
    15cc:	f44f 7280 	mov.w	r2, #256	; 0x100
    15d0:	815a      	strh	r2, [r3, #10]
}
    15d2:	bf00      	nop
    15d4:	370c      	adds	r7, #12
    15d6:	46bd      	mov	sp, r7
    15d8:	f85d 7b04 	ldr.w	r7, [sp], #4
    15dc:	4770      	bx	lr
	...

000015e0 <hri_rtcmode0_write_CTRLA_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_rtcmode0_write_CTRLA_reg(const void *const hw, hri_rtcmode0_ctrla_reg_t data)
{
    15e0:	b580      	push	{r7, lr}
    15e2:	b082      	sub	sp, #8
    15e4:	af00      	add	r7, sp, #0
    15e6:	6078      	str	r0, [r7, #4]
    15e8:	460b      	mov	r3, r1
    15ea:	807b      	strh	r3, [r7, #2]
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    15ec:	687b      	ldr	r3, [r7, #4]
    15ee:	887a      	ldrh	r2, [r7, #2]
    15f0:	801a      	strh	r2, [r3, #0]
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_SWRST | RTC_MODE0_SYNCBUSY_ENABLE | RTC_MODE0_SYNCBUSY_COUNTSYNC);
    15f2:	f248 0103 	movw	r1, #32771	; 0x8003
    15f6:	6878      	ldr	r0, [r7, #4]
    15f8:	4b02      	ldr	r3, [pc, #8]	; (1604 <hri_rtcmode0_write_CTRLA_reg+0x24>)
    15fa:	4798      	blx	r3
	RTC_CRITICAL_SECTION_LEAVE();
}
    15fc:	bf00      	nop
    15fe:	3708      	adds	r7, #8
    1600:	46bd      	mov	sp, r7
    1602:	bd80      	pop	{r7, pc}
    1604:	00001569 	.word	0x00001569

00001608 <hri_rtcmode0_write_COMP_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_rtcmode0_write_COMP_reg(const void *const hw, uint8_t index, hri_rtcmode0_comp_reg_t data)
{
    1608:	b580      	push	{r7, lr}
    160a:	b084      	sub	sp, #16
    160c:	af00      	add	r7, sp, #0
    160e:	60f8      	str	r0, [r7, #12]
    1610:	460b      	mov	r3, r1
    1612:	607a      	str	r2, [r7, #4]
    1614:	72fb      	strb	r3, [r7, #11]
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.COMP[index].reg = data;
    1616:	7afa      	ldrb	r2, [r7, #11]
    1618:	68fb      	ldr	r3, [r7, #12]
    161a:	3208      	adds	r2, #8
    161c:	6879      	ldr	r1, [r7, #4]
    161e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_COMP0 | RTC_MODE0_SYNCBUSY_COMP1);
    1622:	2160      	movs	r1, #96	; 0x60
    1624:	68f8      	ldr	r0, [r7, #12]
    1626:	4b03      	ldr	r3, [pc, #12]	; (1634 <hri_rtcmode0_write_COMP_reg+0x2c>)
    1628:	4798      	blx	r3
	RTC_CRITICAL_SECTION_LEAVE();
}
    162a:	bf00      	nop
    162c:	3710      	adds	r7, #16
    162e:	46bd      	mov	sp, r7
    1630:	bd80      	pop	{r7, pc}
    1632:	bf00      	nop
    1634:	00001569 	.word	0x00001569

00001638 <_timer_init>:

/**
 * \brief Initialize Timer
 */
int32_t _timer_init(struct _timer_device *const dev, void *const hw)
{
    1638:	b580      	push	{r7, lr}
    163a:	b082      	sub	sp, #8
    163c:	af00      	add	r7, sp, #0
    163e:	6078      	str	r0, [r7, #4]
    1640:	6039      	str	r1, [r7, #0]
	ASSERT(dev);
    1642:	687b      	ldr	r3, [r7, #4]
    1644:	2b00      	cmp	r3, #0
    1646:	bf14      	ite	ne
    1648:	2301      	movne	r3, #1
    164a:	2300      	moveq	r3, #0
    164c:	b2db      	uxtb	r3, r3
    164e:	2230      	movs	r2, #48	; 0x30
    1650:	4916      	ldr	r1, [pc, #88]	; (16ac <_timer_init+0x74>)
    1652:	4618      	mov	r0, r3
    1654:	4b16      	ldr	r3, [pc, #88]	; (16b0 <_timer_init+0x78>)
    1656:	4798      	blx	r3

	dev->hw = hw;
    1658:	687b      	ldr	r3, [r7, #4]
    165a:	683a      	ldr	r2, [r7, #0]
    165c:	60da      	str	r2, [r3, #12]

	hri_rtcmode0_write_CTRLA_reg(dev->hw, RTC_MODE0_CTRLA_SWRST);
    165e:	687b      	ldr	r3, [r7, #4]
    1660:	68db      	ldr	r3, [r3, #12]
    1662:	2101      	movs	r1, #1
    1664:	4618      	mov	r0, r3
    1666:	4b13      	ldr	r3, [pc, #76]	; (16b4 <_timer_init+0x7c>)
    1668:	4798      	blx	r3
	hri_rtcmode0_wait_for_sync(dev->hw, RTC_MODE0_SYNCBUSY_SWRST);
    166a:	687b      	ldr	r3, [r7, #4]
    166c:	68db      	ldr	r3, [r3, #12]
    166e:	2101      	movs	r1, #1
    1670:	4618      	mov	r0, r3
    1672:	4b11      	ldr	r3, [pc, #68]	; (16b8 <_timer_init+0x80>)
    1674:	4798      	blx	r3
	        | (CONF_RTC_TAMPEREO << RTC_MODE0_EVCTRL_TAMPEREO_Pos)
	        | (CONF_RTC_TAMPEVEI << RTC_MODE0_EVCTRL_TAMPEVEI_Pos) | (CONF_RTC_OVFEO << RTC_MODE0_EVCTRL_OVFEO_Pos));
#endif

	hri_rtcmode0_write_CTRLA_reg(
	    dev->hw, RTC_MODE0_CTRLA_PRESCALER(CONF_RTC_PRESCALER) | RTC_MODE0_CTRLA_COUNTSYNC | RTC_MODE0_CTRLA_MATCHCLR);
    1676:	687b      	ldr	r3, [r7, #4]
    1678:	68db      	ldr	r3, [r3, #12]
	hri_rtcmode0_write_CTRLA_reg(
    167a:	f248 0180 	movw	r1, #32896	; 0x8080
    167e:	4618      	mov	r0, r3
    1680:	4b0c      	ldr	r3, [pc, #48]	; (16b4 <_timer_init+0x7c>)
    1682:	4798      	blx	r3
	hri_rtcmode0_write_COMP_reg(dev->hw, 0, CONF_RTC_COMP_VAL);
    1684:	687b      	ldr	r3, [r7, #4]
    1686:	68db      	ldr	r3, [r3, #12]
    1688:	2220      	movs	r2, #32
    168a:	2100      	movs	r1, #0
    168c:	4618      	mov	r0, r3
    168e:	4b0b      	ldr	r3, [pc, #44]	; (16bc <_timer_init+0x84>)
    1690:	4798      	blx	r3
	hri_rtcmode0_set_INTEN_CMP0_bit(dev->hw);
    1692:	687b      	ldr	r3, [r7, #4]
    1694:	68db      	ldr	r3, [r3, #12]
    1696:	4618      	mov	r0, r3
    1698:	4b09      	ldr	r3, [pc, #36]	; (16c0 <_timer_init+0x88>)
    169a:	4798      	blx	r3

	_rtc_dev = dev;
    169c:	4a09      	ldr	r2, [pc, #36]	; (16c4 <_timer_init+0x8c>)
    169e:	687b      	ldr	r3, [r7, #4]
    16a0:	6013      	str	r3, [r2, #0]

	return ERR_NONE;
    16a2:	2300      	movs	r3, #0
}
    16a4:	4618      	mov	r0, r3
    16a6:	3708      	adds	r7, #8
    16a8:	46bd      	mov	sp, r7
    16aa:	bd80      	pop	{r7, pc}
    16ac:	000025a0 	.word	0x000025a0
    16b0:	00001121 	.word	0x00001121
    16b4:	000015e1 	.word	0x000015e1
    16b8:	00001569 	.word	0x00001569
    16bc:	00001609 	.word	0x00001609
    16c0:	000015c3 	.word	0x000015c3
    16c4:	2000004c 	.word	0x2000004c

000016c8 <_rtc_timer_interrupt_handler>:
 * \brief RTC Timer interrupt handler
 *
 * \param[in] p The pointer to calendar device struct
 */
static void _rtc_timer_interrupt_handler(struct _timer_device *dev)
{
    16c8:	b580      	push	{r7, lr}
    16ca:	b084      	sub	sp, #16
    16cc:	af00      	add	r7, sp, #0
    16ce:	6078      	str	r0, [r7, #4]
	/* Read and mask interrupt flag register */
	uint16_t flag = hri_rtcmode0_read_INTFLAG_reg(dev->hw);
    16d0:	687b      	ldr	r3, [r7, #4]
    16d2:	68db      	ldr	r3, [r3, #12]
    16d4:	4618      	mov	r0, r3
    16d6:	4b0d      	ldr	r3, [pc, #52]	; (170c <_rtc_timer_interrupt_handler+0x44>)
    16d8:	4798      	blx	r3
    16da:	4603      	mov	r3, r0
    16dc:	81fb      	strh	r3, [r7, #14]

	if (flag & RTC_MODE0_INTFLAG_CMP0) {
    16de:	89fb      	ldrh	r3, [r7, #14]
    16e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
    16e4:	2b00      	cmp	r3, #0
    16e6:	d00c      	beq.n	1702 <_rtc_timer_interrupt_handler+0x3a>
		if (dev->timer_cb.period_expired) {
    16e8:	687b      	ldr	r3, [r7, #4]
    16ea:	681b      	ldr	r3, [r3, #0]
    16ec:	2b00      	cmp	r3, #0
    16ee:	d003      	beq.n	16f8 <_rtc_timer_interrupt_handler+0x30>
			dev->timer_cb.period_expired(dev);
    16f0:	687b      	ldr	r3, [r7, #4]
    16f2:	681b      	ldr	r3, [r3, #0]
    16f4:	6878      	ldr	r0, [r7, #4]
    16f6:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		hri_rtcmode0_clear_interrupt_CMP0_bit(dev->hw);
    16f8:	687b      	ldr	r3, [r7, #4]
    16fa:	68db      	ldr	r3, [r3, #12]
    16fc:	4618      	mov	r0, r3
    16fe:	4b04      	ldr	r3, [pc, #16]	; (1710 <_rtc_timer_interrupt_handler+0x48>)
    1700:	4798      	blx	r3
	}
}
    1702:	bf00      	nop
    1704:	3710      	adds	r7, #16
    1706:	46bd      	mov	sp, r7
    1708:	bd80      	pop	{r7, pc}
    170a:	bf00      	nop
    170c:	000015a9 	.word	0x000015a9
    1710:	0000158d 	.word	0x0000158d

00001714 <_rtc_get_timer>:

/**
 * \brief Retrieve timer helper functions
 */
struct _timer_hpl_interface *_rtc_get_timer(void)
{
    1714:	b480      	push	{r7}
    1716:	af00      	add	r7, sp, #0
	return NULL;
    1718:	2300      	movs	r3, #0
}
    171a:	4618      	mov	r0, r3
    171c:	46bd      	mov	sp, r7
    171e:	f85d 7b04 	ldr.w	r7, [sp], #4
    1722:	4770      	bx	lr

00001724 <RTC_Handler>:

/**
 * \brief Rtc interrupt handler
 */
void RTC_Handler(void)
{
    1724:	b580      	push	{r7, lr}
    1726:	af00      	add	r7, sp, #0
	_rtc_timer_interrupt_handler(_rtc_dev);
    1728:	4b03      	ldr	r3, [pc, #12]	; (1738 <RTC_Handler+0x14>)
    172a:	681b      	ldr	r3, [r3, #0]
    172c:	4618      	mov	r0, r3
    172e:	4b03      	ldr	r3, [pc, #12]	; (173c <RTC_Handler+0x18>)
    1730:	4798      	blx	r3
}
    1732:	bf00      	nop
    1734:	bd80      	pop	{r7, pc}
    1736:	bf00      	nop
    1738:	2000004c 	.word	0x2000004c
    173c:	000016c9 	.word	0x000016c9

00001740 <hri_sercomusart_wait_for_sync>:
{
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
}

static inline void hri_sercomusart_wait_for_sync(const void *const hw, hri_sercomusart_syncbusy_reg_t reg)
{
    1740:	b480      	push	{r7}
    1742:	b083      	sub	sp, #12
    1744:	af00      	add	r7, sp, #0
    1746:	6078      	str	r0, [r7, #4]
    1748:	6039      	str	r1, [r7, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    174a:	bf00      	nop
    174c:	687b      	ldr	r3, [r7, #4]
    174e:	69da      	ldr	r2, [r3, #28]
    1750:	683b      	ldr	r3, [r7, #0]
    1752:	4013      	ands	r3, r2
    1754:	2b00      	cmp	r3, #0
    1756:	d1f9      	bne.n	174c <hri_sercomusart_wait_for_sync+0xc>
	};
}
    1758:	bf00      	nop
    175a:	370c      	adds	r7, #12
    175c:	46bd      	mov	sp, r7
    175e:	f85d 7b04 	ldr.w	r7, [sp], #4
    1762:	4770      	bx	lr

00001764 <hri_sercomusart_is_syncing>:

static inline bool hri_sercomusart_is_syncing(const void *const hw, hri_sercomusart_syncbusy_reg_t reg)
{
    1764:	b480      	push	{r7}
    1766:	b083      	sub	sp, #12
    1768:	af00      	add	r7, sp, #0
    176a:	6078      	str	r0, [r7, #4]
    176c:	6039      	str	r1, [r7, #0]
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
    176e:	687b      	ldr	r3, [r7, #4]
    1770:	69da      	ldr	r2, [r3, #28]
    1772:	683b      	ldr	r3, [r7, #0]
    1774:	4013      	ands	r3, r2
    1776:	2b00      	cmp	r3, #0
    1778:	bf14      	ite	ne
    177a:	2301      	movne	r3, #1
    177c:	2300      	moveq	r3, #0
    177e:	b2db      	uxtb	r3, r3
}
    1780:	4618      	mov	r0, r3
    1782:	370c      	adds	r7, #12
    1784:	46bd      	mov	sp, r7
    1786:	f85d 7b04 	ldr.w	r7, [sp], #4
    178a:	4770      	bx	lr

0000178c <hri_sercomusart_get_interrupt_DRE_bit>:
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
}

static inline bool hri_sercomusart_get_interrupt_DRE_bit(const void *const hw)
{
    178c:	b480      	push	{r7}
    178e:	b083      	sub	sp, #12
    1790:	af00      	add	r7, sp, #0
    1792:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    1794:	687b      	ldr	r3, [r7, #4]
    1796:	7e1b      	ldrb	r3, [r3, #24]
    1798:	b2db      	uxtb	r3, r3
    179a:	f003 0301 	and.w	r3, r3, #1
    179e:	2b00      	cmp	r3, #0
    17a0:	bf14      	ite	ne
    17a2:	2301      	movne	r3, #1
    17a4:	2300      	moveq	r3, #0
    17a6:	b2db      	uxtb	r3, r3
}
    17a8:	4618      	mov	r0, r3
    17aa:	370c      	adds	r7, #12
    17ac:	46bd      	mov	sp, r7
    17ae:	f85d 7b04 	ldr.w	r7, [sp], #4
    17b2:	4770      	bx	lr

000017b4 <hri_sercomusart_get_interrupt_TXC_bit>:
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_DRE;
}

static inline bool hri_sercomusart_get_interrupt_TXC_bit(const void *const hw)
{
    17b4:	b480      	push	{r7}
    17b6:	b083      	sub	sp, #12
    17b8:	af00      	add	r7, sp, #0
    17ba:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    17bc:	687b      	ldr	r3, [r7, #4]
    17be:	7e1b      	ldrb	r3, [r3, #24]
    17c0:	b2db      	uxtb	r3, r3
    17c2:	085b      	lsrs	r3, r3, #1
    17c4:	f003 0301 	and.w	r3, r3, #1
    17c8:	2b00      	cmp	r3, #0
    17ca:	bf14      	ite	ne
    17cc:	2301      	movne	r3, #1
    17ce:	2300      	moveq	r3, #0
    17d0:	b2db      	uxtb	r3, r3
}
    17d2:	4618      	mov	r0, r3
    17d4:	370c      	adds	r7, #12
    17d6:	46bd      	mov	sp, r7
    17d8:	f85d 7b04 	ldr.w	r7, [sp], #4
    17dc:	4770      	bx	lr

000017de <hri_sercomusart_get_interrupt_RXC_bit>:
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_TXC;
}

static inline bool hri_sercomusart_get_interrupt_RXC_bit(const void *const hw)
{
    17de:	b480      	push	{r7}
    17e0:	b083      	sub	sp, #12
    17e2:	af00      	add	r7, sp, #0
    17e4:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    17e6:	687b      	ldr	r3, [r7, #4]
    17e8:	7e1b      	ldrb	r3, [r3, #24]
    17ea:	b2db      	uxtb	r3, r3
    17ec:	089b      	lsrs	r3, r3, #2
    17ee:	f003 0301 	and.w	r3, r3, #1
    17f2:	2b00      	cmp	r3, #0
    17f4:	bf14      	ite	ne
    17f6:	2301      	movne	r3, #1
    17f8:	2300      	moveq	r3, #0
    17fa:	b2db      	uxtb	r3, r3
}
    17fc:	4618      	mov	r0, r3
    17fe:	370c      	adds	r7, #12
    1800:	46bd      	mov	sp, r7
    1802:	f85d 7b04 	ldr.w	r7, [sp], #4
    1806:	4770      	bx	lr

00001808 <hri_sercomusart_set_CTRLA_ENABLE_bit>:
	tmp = (tmp & SERCOM_USART_CTRLA_SWRST) >> SERCOM_USART_CTRLA_SWRST_Pos;
	return (bool)tmp;
}

static inline void hri_sercomusart_set_CTRLA_ENABLE_bit(const void *const hw)
{
    1808:	b580      	push	{r7, lr}
    180a:	b082      	sub	sp, #8
    180c:	af00      	add	r7, sp, #0
    180e:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    1810:	687b      	ldr	r3, [r7, #4]
    1812:	681b      	ldr	r3, [r3, #0]
    1814:	f043 0202 	orr.w	r2, r3, #2
    1818:	687b      	ldr	r3, [r7, #4]
    181a:	601a      	str	r2, [r3, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    181c:	2103      	movs	r1, #3
    181e:	6878      	ldr	r0, [r7, #4]
    1820:	4b02      	ldr	r3, [pc, #8]	; (182c <hri_sercomusart_set_CTRLA_ENABLE_bit+0x24>)
    1822:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1824:	bf00      	nop
    1826:	3708      	adds	r7, #8
    1828:	46bd      	mov	sp, r7
    182a:	bd80      	pop	{r7, pc}
    182c:	00001741 	.word	0x00001741

00001830 <hri_sercomusart_clear_CTRLA_ENABLE_bit>:
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline void hri_sercomusart_clear_CTRLA_ENABLE_bit(const void *const hw)
{
    1830:	b580      	push	{r7, lr}
    1832:	b082      	sub	sp, #8
    1834:	af00      	add	r7, sp, #0
    1836:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    1838:	687b      	ldr	r3, [r7, #4]
    183a:	681b      	ldr	r3, [r3, #0]
    183c:	f023 0202 	bic.w	r2, r3, #2
    1840:	687b      	ldr	r3, [r7, #4]
    1842:	601a      	str	r2, [r3, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    1844:	2103      	movs	r1, #3
    1846:	6878      	ldr	r0, [r7, #4]
    1848:	4b02      	ldr	r3, [pc, #8]	; (1854 <hri_sercomusart_clear_CTRLA_ENABLE_bit+0x24>)
    184a:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    184c:	bf00      	nop
    184e:	3708      	adds	r7, #8
    1850:	46bd      	mov	sp, r7
    1852:	bd80      	pop	{r7, pc}
    1854:	00001741 	.word	0x00001741

00001858 <hri_sercomusart_get_CTRLA_reg>:
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_ctrla_reg_t hri_sercomusart_get_CTRLA_reg(const void *const           hw,
                                                                        hri_sercomusart_ctrla_reg_t mask)
{
    1858:	b580      	push	{r7, lr}
    185a:	b084      	sub	sp, #16
    185c:	af00      	add	r7, sp, #0
    185e:	6078      	str	r0, [r7, #4]
    1860:	6039      	str	r1, [r7, #0]
	uint32_t tmp;
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    1862:	2103      	movs	r1, #3
    1864:	6878      	ldr	r0, [r7, #4]
    1866:	4b07      	ldr	r3, [pc, #28]	; (1884 <hri_sercomusart_get_CTRLA_reg+0x2c>)
    1868:	4798      	blx	r3
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    186a:	687b      	ldr	r3, [r7, #4]
    186c:	681b      	ldr	r3, [r3, #0]
    186e:	60fb      	str	r3, [r7, #12]
	tmp &= mask;
    1870:	68fa      	ldr	r2, [r7, #12]
    1872:	683b      	ldr	r3, [r7, #0]
    1874:	4013      	ands	r3, r2
    1876:	60fb      	str	r3, [r7, #12]
	return tmp;
    1878:	68fb      	ldr	r3, [r7, #12]
}
    187a:	4618      	mov	r0, r3
    187c:	3710      	adds	r7, #16
    187e:	46bd      	mov	sp, r7
    1880:	bd80      	pop	{r7, pc}
    1882:	bf00      	nop
    1884:	00001741 	.word	0x00001741

00001888 <hri_sercomusart_write_CTRLA_reg>:

static inline void hri_sercomusart_write_CTRLA_reg(const void *const hw, hri_sercomusart_ctrla_reg_t data)
{
    1888:	b580      	push	{r7, lr}
    188a:	b082      	sub	sp, #8
    188c:	af00      	add	r7, sp, #0
    188e:	6078      	str	r0, [r7, #4]
    1890:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg = data;
    1892:	687b      	ldr	r3, [r7, #4]
    1894:	683a      	ldr	r2, [r7, #0]
    1896:	601a      	str	r2, [r3, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    1898:	2103      	movs	r1, #3
    189a:	6878      	ldr	r0, [r7, #4]
    189c:	4b02      	ldr	r3, [pc, #8]	; (18a8 <hri_sercomusart_write_CTRLA_reg+0x20>)
    189e:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    18a0:	bf00      	nop
    18a2:	3708      	adds	r7, #8
    18a4:	46bd      	mov	sp, r7
    18a6:	bd80      	pop	{r7, pc}
    18a8:	00001741 	.word	0x00001741

000018ac <hri_sercomusart_write_CTRLB_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_CTRLB_reg(const void *const hw, hri_sercomusart_ctrlb_reg_t data)
{
    18ac:	b580      	push	{r7, lr}
    18ae:	b082      	sub	sp, #8
    18b0:	af00      	add	r7, sp, #0
    18b2:	6078      	str	r0, [r7, #4]
    18b4:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLB.reg = data;
    18b6:	687b      	ldr	r3, [r7, #4]
    18b8:	683a      	ldr	r2, [r7, #0]
    18ba:	605a      	str	r2, [r3, #4]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_MASK);
    18bc:	211f      	movs	r1, #31
    18be:	6878      	ldr	r0, [r7, #4]
    18c0:	4b02      	ldr	r3, [pc, #8]	; (18cc <hri_sercomusart_write_CTRLB_reg+0x20>)
    18c2:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    18c4:	bf00      	nop
    18c6:	3708      	adds	r7, #8
    18c8:	46bd      	mov	sp, r7
    18ca:	bd80      	pop	{r7, pc}
    18cc:	00001741 	.word	0x00001741

000018d0 <hri_sercomusart_write_CTRLC_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_CTRLC_reg(const void *const hw, hri_sercomusart_ctrlc_reg_t data)
{
    18d0:	b480      	push	{r7}
    18d2:	b083      	sub	sp, #12
    18d4:	af00      	add	r7, sp, #0
    18d6:	6078      	str	r0, [r7, #4]
    18d8:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLC.reg = data;
    18da:	687b      	ldr	r3, [r7, #4]
    18dc:	683a      	ldr	r2, [r7, #0]
    18de:	609a      	str	r2, [r3, #8]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    18e0:	bf00      	nop
    18e2:	370c      	adds	r7, #12
    18e4:	46bd      	mov	sp, r7
    18e6:	f85d 7b04 	ldr.w	r7, [sp], #4
    18ea:	4770      	bx	lr

000018ec <hri_sercomusart_write_BAUD_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_BAUD_reg(const void *const hw, hri_sercomusart_baud_reg_t data)
{
    18ec:	b480      	push	{r7}
    18ee:	b083      	sub	sp, #12
    18f0:	af00      	add	r7, sp, #0
    18f2:	6078      	str	r0, [r7, #4]
    18f4:	460b      	mov	r3, r1
    18f6:	807b      	strh	r3, [r7, #2]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.BAUD.reg = data;
    18f8:	687b      	ldr	r3, [r7, #4]
    18fa:	887a      	ldrh	r2, [r7, #2]
    18fc:	819a      	strh	r2, [r3, #12]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    18fe:	bf00      	nop
    1900:	370c      	adds	r7, #12
    1902:	46bd      	mov	sp, r7
    1904:	f85d 7b04 	ldr.w	r7, [sp], #4
    1908:	4770      	bx	lr

0000190a <hri_sercomusart_write_RXPL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_RXPL_reg(const void *const hw, hri_sercomusart_rxpl_reg_t data)
{
    190a:	b480      	push	{r7}
    190c:	b083      	sub	sp, #12
    190e:	af00      	add	r7, sp, #0
    1910:	6078      	str	r0, [r7, #4]
    1912:	460b      	mov	r3, r1
    1914:	70fb      	strb	r3, [r7, #3]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.RXPL.reg = data;
    1916:	687b      	ldr	r3, [r7, #4]
    1918:	78fa      	ldrb	r2, [r7, #3]
    191a:	739a      	strb	r2, [r3, #14]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    191c:	bf00      	nop
    191e:	370c      	adds	r7, #12
    1920:	46bd      	mov	sp, r7
    1922:	f85d 7b04 	ldr.w	r7, [sp], #4
    1926:	4770      	bx	lr

00001928 <hri_sercomusart_write_DATA_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_DATA_reg(const void *const hw, hri_sercomusart_data_reg_t data)
{
    1928:	b480      	push	{r7}
    192a:	b083      	sub	sp, #12
    192c:	af00      	add	r7, sp, #0
    192e:	6078      	str	r0, [r7, #4]
    1930:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.DATA.reg = data;
    1932:	687b      	ldr	r3, [r7, #4]
    1934:	683a      	ldr	r2, [r7, #0]
    1936:	629a      	str	r2, [r3, #40]	; 0x28
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1938:	bf00      	nop
    193a:	370c      	adds	r7, #12
    193c:	46bd      	mov	sp, r7
    193e:	f85d 7b04 	ldr.w	r7, [sp], #4
    1942:	4770      	bx	lr

00001944 <hri_sercomusart_read_DATA_reg>:
	((Sercom *)hw)->USART.DATA.reg ^= mask;
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_data_reg_t hri_sercomusart_read_DATA_reg(const void *const hw)
{
    1944:	b480      	push	{r7}
    1946:	b083      	sub	sp, #12
    1948:	af00      	add	r7, sp, #0
    194a:	6078      	str	r0, [r7, #4]
	return ((Sercom *)hw)->USART.DATA.reg;
    194c:	687b      	ldr	r3, [r7, #4]
    194e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
    1950:	4618      	mov	r0, r3
    1952:	370c      	adds	r7, #12
    1954:	46bd      	mov	sp, r7
    1956:	f85d 7b04 	ldr.w	r7, [sp], #4
    195a:	4770      	bx	lr

0000195c <hri_sercomusart_write_DBGCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_DBGCTRL_reg(const void *const hw, hri_sercomusart_dbgctrl_reg_t data)
{
    195c:	b480      	push	{r7}
    195e:	b083      	sub	sp, #12
    1960:	af00      	add	r7, sp, #0
    1962:	6078      	str	r0, [r7, #4]
    1964:	460b      	mov	r3, r1
    1966:	70fb      	strb	r3, [r7, #3]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    1968:	687b      	ldr	r3, [r7, #4]
    196a:	78fa      	ldrb	r2, [r7, #3]
    196c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1970:	bf00      	nop
    1972:	370c      	adds	r7, #12
    1974:	46bd      	mov	sp, r7
    1976:	f85d 7b04 	ldr.w	r7, [sp], #4
    197a:	4770      	bx	lr

0000197c <_usart_sync_init>:

/**
 * \brief Initialize synchronous SERCOM USART
 */
int32_t _usart_sync_init(struct _usart_sync_device *const device, void *const hw)
{
    197c:	b580      	push	{r7, lr}
    197e:	b082      	sub	sp, #8
    1980:	af00      	add	r7, sp, #0
    1982:	6078      	str	r0, [r7, #4]
    1984:	6039      	str	r1, [r7, #0]
	ASSERT(device);
    1986:	687b      	ldr	r3, [r7, #4]
    1988:	2b00      	cmp	r3, #0
    198a:	bf14      	ite	ne
    198c:	2301      	movne	r3, #1
    198e:	2300      	moveq	r3, #0
    1990:	b2db      	uxtb	r3, r3
    1992:	22bb      	movs	r2, #187	; 0xbb
    1994:	4907      	ldr	r1, [pc, #28]	; (19b4 <_usart_sync_init+0x38>)
    1996:	4618      	mov	r0, r3
    1998:	4b07      	ldr	r3, [pc, #28]	; (19b8 <_usart_sync_init+0x3c>)
    199a:	4798      	blx	r3

	device->hw = hw;
    199c:	687b      	ldr	r3, [r7, #4]
    199e:	683a      	ldr	r2, [r7, #0]
    19a0:	601a      	str	r2, [r3, #0]

	return _usart_init(hw);
    19a2:	6838      	ldr	r0, [r7, #0]
    19a4:	4b05      	ldr	r3, [pc, #20]	; (19bc <_usart_sync_init+0x40>)
    19a6:	4798      	blx	r3
    19a8:	4603      	mov	r3, r0
}
    19aa:	4618      	mov	r0, r3
    19ac:	3708      	adds	r7, #8
    19ae:	46bd      	mov	sp, r7
    19b0:	bd80      	pop	{r7, pc}
    19b2:	bf00      	nop
    19b4:	000025b8 	.word	0x000025b8
    19b8:	00001121 	.word	0x00001121
    19bc:	00001b4d 	.word	0x00001b4d

000019c0 <_usart_sync_enable>:

/**
 * \brief Enable SERCOM module
 */
void _usart_sync_enable(struct _usart_sync_device *const device)
{
    19c0:	b580      	push	{r7, lr}
    19c2:	b082      	sub	sp, #8
    19c4:	af00      	add	r7, sp, #0
    19c6:	6078      	str	r0, [r7, #4]
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    19c8:	687b      	ldr	r3, [r7, #4]
    19ca:	681b      	ldr	r3, [r3, #0]
    19cc:	4618      	mov	r0, r3
    19ce:	4b03      	ldr	r3, [pc, #12]	; (19dc <_usart_sync_enable+0x1c>)
    19d0:	4798      	blx	r3
}
    19d2:	bf00      	nop
    19d4:	3708      	adds	r7, #8
    19d6:	46bd      	mov	sp, r7
    19d8:	bd80      	pop	{r7, pc}
    19da:	bf00      	nop
    19dc:	00001809 	.word	0x00001809

000019e0 <_usart_sync_write_byte>:

/**
 * \brief Write a byte to the given SERCOM USART instance
 */
void _usart_sync_write_byte(struct _usart_sync_device *const device, uint8_t data)
{
    19e0:	b580      	push	{r7, lr}
    19e2:	b082      	sub	sp, #8
    19e4:	af00      	add	r7, sp, #0
    19e6:	6078      	str	r0, [r7, #4]
    19e8:	460b      	mov	r3, r1
    19ea:	70fb      	strb	r3, [r7, #3]
	hri_sercomusart_write_DATA_reg(device->hw, data);
    19ec:	687b      	ldr	r3, [r7, #4]
    19ee:	681b      	ldr	r3, [r3, #0]
    19f0:	78fa      	ldrb	r2, [r7, #3]
    19f2:	4611      	mov	r1, r2
    19f4:	4618      	mov	r0, r3
    19f6:	4b03      	ldr	r3, [pc, #12]	; (1a04 <_usart_sync_write_byte+0x24>)
    19f8:	4798      	blx	r3
}
    19fa:	bf00      	nop
    19fc:	3708      	adds	r7, #8
    19fe:	46bd      	mov	sp, r7
    1a00:	bd80      	pop	{r7, pc}
    1a02:	bf00      	nop
    1a04:	00001929 	.word	0x00001929

00001a08 <_usart_sync_read_byte>:

/**
 * \brief Read a byte from the given SERCOM USART instance
 */
uint8_t _usart_sync_read_byte(const struct _usart_sync_device *const device)
{
    1a08:	b580      	push	{r7, lr}
    1a0a:	b082      	sub	sp, #8
    1a0c:	af00      	add	r7, sp, #0
    1a0e:	6078      	str	r0, [r7, #4]
	return hri_sercomusart_read_DATA_reg(device->hw);
    1a10:	687b      	ldr	r3, [r7, #4]
    1a12:	681b      	ldr	r3, [r3, #0]
    1a14:	4618      	mov	r0, r3
    1a16:	4b04      	ldr	r3, [pc, #16]	; (1a28 <_usart_sync_read_byte+0x20>)
    1a18:	4798      	blx	r3
    1a1a:	4603      	mov	r3, r0
    1a1c:	b2db      	uxtb	r3, r3
}
    1a1e:	4618      	mov	r0, r3
    1a20:	3708      	adds	r7, #8
    1a22:	46bd      	mov	sp, r7
    1a24:	bd80      	pop	{r7, pc}
    1a26:	bf00      	nop
    1a28:	00001945 	.word	0x00001945

00001a2c <_usart_sync_is_ready_to_send>:

/**
 * \brief Check if USART is ready to send next byte
 */
bool _usart_sync_is_ready_to_send(const struct _usart_sync_device *const device)
{
    1a2c:	b580      	push	{r7, lr}
    1a2e:	b082      	sub	sp, #8
    1a30:	af00      	add	r7, sp, #0
    1a32:	6078      	str	r0, [r7, #4]
	return hri_sercomusart_get_interrupt_DRE_bit(device->hw);
    1a34:	687b      	ldr	r3, [r7, #4]
    1a36:	681b      	ldr	r3, [r3, #0]
    1a38:	4618      	mov	r0, r3
    1a3a:	4b03      	ldr	r3, [pc, #12]	; (1a48 <_usart_sync_is_ready_to_send+0x1c>)
    1a3c:	4798      	blx	r3
    1a3e:	4603      	mov	r3, r0
}
    1a40:	4618      	mov	r0, r3
    1a42:	3708      	adds	r7, #8
    1a44:	46bd      	mov	sp, r7
    1a46:	bd80      	pop	{r7, pc}
    1a48:	0000178d 	.word	0x0000178d

00001a4c <_usart_sync_is_transmit_done>:

/**
 * \brief Check if USART transmission complete
 */
bool _usart_sync_is_transmit_done(const struct _usart_sync_device *const device)
{
    1a4c:	b580      	push	{r7, lr}
    1a4e:	b082      	sub	sp, #8
    1a50:	af00      	add	r7, sp, #0
    1a52:	6078      	str	r0, [r7, #4]
	return hri_sercomusart_get_interrupt_TXC_bit(device->hw);
    1a54:	687b      	ldr	r3, [r7, #4]
    1a56:	681b      	ldr	r3, [r3, #0]
    1a58:	4618      	mov	r0, r3
    1a5a:	4b03      	ldr	r3, [pc, #12]	; (1a68 <_usart_sync_is_transmit_done+0x1c>)
    1a5c:	4798      	blx	r3
    1a5e:	4603      	mov	r3, r0
}
    1a60:	4618      	mov	r0, r3
    1a62:	3708      	adds	r7, #8
    1a64:	46bd      	mov	sp, r7
    1a66:	bd80      	pop	{r7, pc}
    1a68:	000017b5 	.word	0x000017b5

00001a6c <_usart_sync_is_byte_received>:

/**
 * \brief Check if there is data received by USART
 */
bool _usart_sync_is_byte_received(const struct _usart_sync_device *const device)
{
    1a6c:	b580      	push	{r7, lr}
    1a6e:	b082      	sub	sp, #8
    1a70:	af00      	add	r7, sp, #0
    1a72:	6078      	str	r0, [r7, #4]
	return hri_sercomusart_get_interrupt_RXC_bit(device->hw);
    1a74:	687b      	ldr	r3, [r7, #4]
    1a76:	681b      	ldr	r3, [r3, #0]
    1a78:	4618      	mov	r0, r3
    1a7a:	4b03      	ldr	r3, [pc, #12]	; (1a88 <_usart_sync_is_byte_received+0x1c>)
    1a7c:	4798      	blx	r3
    1a7e:	4603      	mov	r3, r0
}
    1a80:	4618      	mov	r0, r3
    1a82:	3708      	adds	r7, #8
    1a84:	46bd      	mov	sp, r7
    1a86:	bd80      	pop	{r7, pc}
    1a88:	000017df 	.word	0x000017df

00001a8c <_sercom_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given sercom hardware instance
 */
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
    1a8c:	b4b0      	push	{r4, r5, r7}
    1a8e:	b08d      	sub	sp, #52	; 0x34
    1a90:	af00      	add	r7, sp, #0
    1a92:	6078      	str	r0, [r7, #4]
	Sercom *const sercom_modules[] = SERCOM_INSTS;
    1a94:	4b13      	ldr	r3, [pc, #76]	; (1ae4 <_sercom_get_hardware_index+0x58>)
    1a96:	f107 040c 	add.w	r4, r7, #12
    1a9a:	461d      	mov	r5, r3
    1a9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    1a9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    1aa0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    1aa4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	/* Find index for SERCOM instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1aa8:	2300      	movs	r3, #0
    1aaa:	62fb      	str	r3, [r7, #44]	; 0x2c
    1aac:	e010      	b.n	1ad0 <_sercom_get_hardware_index+0x44>
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    1aae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1ab0:	009b      	lsls	r3, r3, #2
    1ab2:	f107 0230 	add.w	r2, r7, #48	; 0x30
    1ab6:	4413      	add	r3, r2
    1ab8:	f853 3c24 	ldr.w	r3, [r3, #-36]
    1abc:	461a      	mov	r2, r3
    1abe:	687b      	ldr	r3, [r7, #4]
    1ac0:	429a      	cmp	r2, r3
    1ac2:	d102      	bne.n	1aca <_sercom_get_hardware_index+0x3e>
			return i;
    1ac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1ac6:	b2db      	uxtb	r3, r3
    1ac8:	e006      	b.n	1ad8 <_sercom_get_hardware_index+0x4c>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1aca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1acc:	3301      	adds	r3, #1
    1ace:	62fb      	str	r3, [r7, #44]	; 0x2c
    1ad0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1ad2:	2b07      	cmp	r3, #7
    1ad4:	d9eb      	bls.n	1aae <_sercom_get_hardware_index+0x22>
		}
	}
	return 0;
    1ad6:	2300      	movs	r3, #0
}
    1ad8:	4618      	mov	r0, r3
    1ada:	3734      	adds	r7, #52	; 0x34
    1adc:	46bd      	mov	sp, r7
    1ade:	bcb0      	pop	{r4, r5, r7}
    1ae0:	4770      	bx	lr
    1ae2:	bf00      	nop
    1ae4:	000025d4 	.word	0x000025d4

00001ae8 <_get_sercom_index>:
 * \param[in] hw The pointer to hardware instance

 * \return The ordinal number of the given sercom hardware instance
 */
static uint8_t _get_sercom_index(const void *const hw)
{
    1ae8:	b580      	push	{r7, lr}
    1aea:	b084      	sub	sp, #16
    1aec:	af00      	add	r7, sp, #0
    1aee:	6078      	str	r0, [r7, #4]
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    1af0:	6878      	ldr	r0, [r7, #4]
    1af2:	4b12      	ldr	r3, [pc, #72]	; (1b3c <_get_sercom_index+0x54>)
    1af4:	4798      	blx	r3
    1af6:	4603      	mov	r3, r0
    1af8:	73bb      	strb	r3, [r7, #14]
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    1afa:	2300      	movs	r3, #0
    1afc:	73fb      	strb	r3, [r7, #15]
    1afe:	e00f      	b.n	1b20 <_get_sercom_index+0x38>
		if (_usarts[i].number == sercom_offset) {
    1b00:	7bfa      	ldrb	r2, [r7, #15]
    1b02:	490f      	ldr	r1, [pc, #60]	; (1b40 <_get_sercom_index+0x58>)
    1b04:	4613      	mov	r3, r2
    1b06:	005b      	lsls	r3, r3, #1
    1b08:	4413      	add	r3, r2
    1b0a:	00db      	lsls	r3, r3, #3
    1b0c:	440b      	add	r3, r1
    1b0e:	781b      	ldrb	r3, [r3, #0]
    1b10:	7bba      	ldrb	r2, [r7, #14]
    1b12:	429a      	cmp	r2, r3
    1b14:	d101      	bne.n	1b1a <_get_sercom_index+0x32>
			return i;
    1b16:	7bfb      	ldrb	r3, [r7, #15]
    1b18:	e00c      	b.n	1b34 <_get_sercom_index+0x4c>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    1b1a:	7bfb      	ldrb	r3, [r7, #15]
    1b1c:	3301      	adds	r3, #1
    1b1e:	73fb      	strb	r3, [r7, #15]
    1b20:	7bfb      	ldrb	r3, [r7, #15]
    1b22:	2b00      	cmp	r3, #0
    1b24:	d0ec      	beq.n	1b00 <_get_sercom_index+0x18>
		}
	}

	ASSERT(false);
    1b26:	f240 2247 	movw	r2, #583	; 0x247
    1b2a:	4906      	ldr	r1, [pc, #24]	; (1b44 <_get_sercom_index+0x5c>)
    1b2c:	2000      	movs	r0, #0
    1b2e:	4b06      	ldr	r3, [pc, #24]	; (1b48 <_get_sercom_index+0x60>)
    1b30:	4798      	blx	r3
	return 0;
    1b32:	2300      	movs	r3, #0
}
    1b34:	4618      	mov	r0, r3
    1b36:	3710      	adds	r7, #16
    1b38:	46bd      	mov	sp, r7
    1b3a:	bd80      	pop	{r7, pc}
    1b3c:	00001a8d 	.word	0x00001a8d
    1b40:	20000000 	.word	0x20000000
    1b44:	000025b8 	.word	0x000025b8
    1b48:	00001121 	.word	0x00001121

00001b4c <_usart_init>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The status of initialization
 */
static int32_t _usart_init(void *const hw)
{
    1b4c:	b580      	push	{r7, lr}
    1b4e:	b084      	sub	sp, #16
    1b50:	af00      	add	r7, sp, #0
    1b52:	6078      	str	r0, [r7, #4]
	uint8_t i = _get_sercom_index(hw);
    1b54:	6878      	ldr	r0, [r7, #4]
    1b56:	4b61      	ldr	r3, [pc, #388]	; (1cdc <_usart_init+0x190>)
    1b58:	4798      	blx	r3
    1b5a:	4603      	mov	r3, r0
    1b5c:	73fb      	strb	r3, [r7, #15]

	if (!hri_sercomusart_is_syncing(hw, SERCOM_USART_SYNCBUSY_SWRST)) {
    1b5e:	2101      	movs	r1, #1
    1b60:	6878      	ldr	r0, [r7, #4]
    1b62:	4b5f      	ldr	r3, [pc, #380]	; (1ce0 <_usart_init+0x194>)
    1b64:	4798      	blx	r3
    1b66:	4603      	mov	r3, r0
    1b68:	f083 0301 	eor.w	r3, r3, #1
    1b6c:	b2db      	uxtb	r3, r3
    1b6e:	2b00      	cmp	r3, #0
    1b70:	d020      	beq.n	1bb4 <_usart_init+0x68>
		uint32_t mode = _usarts[i].ctrl_a & SERCOM_USART_CTRLA_MODE_Msk;
    1b72:	7bfa      	ldrb	r2, [r7, #15]
    1b74:	495b      	ldr	r1, [pc, #364]	; (1ce4 <_usart_init+0x198>)
    1b76:	4613      	mov	r3, r2
    1b78:	005b      	lsls	r3, r3, #1
    1b7a:	4413      	add	r3, r2
    1b7c:	00db      	lsls	r3, r3, #3
    1b7e:	440b      	add	r3, r1
    1b80:	3304      	adds	r3, #4
    1b82:	681b      	ldr	r3, [r3, #0]
    1b84:	f003 031c 	and.w	r3, r3, #28
    1b88:	60bb      	str	r3, [r7, #8]
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
    1b8a:	2102      	movs	r1, #2
    1b8c:	6878      	ldr	r0, [r7, #4]
    1b8e:	4b56      	ldr	r3, [pc, #344]	; (1ce8 <_usart_init+0x19c>)
    1b90:	4798      	blx	r3
    1b92:	4603      	mov	r3, r0
    1b94:	2b00      	cmp	r3, #0
    1b96:	d006      	beq.n	1ba6 <_usart_init+0x5a>
			hri_sercomusart_clear_CTRLA_ENABLE_bit(hw);
    1b98:	6878      	ldr	r0, [r7, #4]
    1b9a:	4b54      	ldr	r3, [pc, #336]	; (1cec <_usart_init+0x1a0>)
    1b9c:	4798      	blx	r3
			hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_ENABLE);
    1b9e:	2102      	movs	r1, #2
    1ba0:	6878      	ldr	r0, [r7, #4]
    1ba2:	4b53      	ldr	r3, [pc, #332]	; (1cf0 <_usart_init+0x1a4>)
    1ba4:	4798      	blx	r3
		}
		hri_sercomusart_write_CTRLA_reg(hw, SERCOM_USART_CTRLA_SWRST | mode);
    1ba6:	68bb      	ldr	r3, [r7, #8]
    1ba8:	f043 0301 	orr.w	r3, r3, #1
    1bac:	4619      	mov	r1, r3
    1bae:	6878      	ldr	r0, [r7, #4]
    1bb0:	4b50      	ldr	r3, [pc, #320]	; (1cf4 <_usart_init+0x1a8>)
    1bb2:	4798      	blx	r3
	}
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST);
    1bb4:	2101      	movs	r1, #1
    1bb6:	6878      	ldr	r0, [r7, #4]
    1bb8:	4b4d      	ldr	r3, [pc, #308]	; (1cf0 <_usart_init+0x1a4>)
    1bba:	4798      	blx	r3

	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
    1bbc:	7bfa      	ldrb	r2, [r7, #15]
    1bbe:	4949      	ldr	r1, [pc, #292]	; (1ce4 <_usart_init+0x198>)
    1bc0:	4613      	mov	r3, r2
    1bc2:	005b      	lsls	r3, r3, #1
    1bc4:	4413      	add	r3, r2
    1bc6:	00db      	lsls	r3, r3, #3
    1bc8:	440b      	add	r3, r1
    1bca:	3304      	adds	r3, #4
    1bcc:	681b      	ldr	r3, [r3, #0]
    1bce:	4619      	mov	r1, r3
    1bd0:	6878      	ldr	r0, [r7, #4]
    1bd2:	4b48      	ldr	r3, [pc, #288]	; (1cf4 <_usart_init+0x1a8>)
    1bd4:	4798      	blx	r3
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
    1bd6:	7bfa      	ldrb	r2, [r7, #15]
    1bd8:	4942      	ldr	r1, [pc, #264]	; (1ce4 <_usart_init+0x198>)
    1bda:	4613      	mov	r3, r2
    1bdc:	005b      	lsls	r3, r3, #1
    1bde:	4413      	add	r3, r2
    1be0:	00db      	lsls	r3, r3, #3
    1be2:	440b      	add	r3, r1
    1be4:	3308      	adds	r3, #8
    1be6:	681b      	ldr	r3, [r3, #0]
    1be8:	4619      	mov	r1, r3
    1bea:	6878      	ldr	r0, [r7, #4]
    1bec:	4b42      	ldr	r3, [pc, #264]	; (1cf8 <_usart_init+0x1ac>)
    1bee:	4798      	blx	r3
	hri_sercomusart_write_CTRLC_reg(hw, _usarts[i].ctrl_c);
    1bf0:	7bfa      	ldrb	r2, [r7, #15]
    1bf2:	493c      	ldr	r1, [pc, #240]	; (1ce4 <_usart_init+0x198>)
    1bf4:	4613      	mov	r3, r2
    1bf6:	005b      	lsls	r3, r3, #1
    1bf8:	4413      	add	r3, r2
    1bfa:	00db      	lsls	r3, r3, #3
    1bfc:	440b      	add	r3, r1
    1bfe:	330c      	adds	r3, #12
    1c00:	681b      	ldr	r3, [r3, #0]
    1c02:	4619      	mov	r1, r3
    1c04:	6878      	ldr	r0, [r7, #4]
    1c06:	4b3d      	ldr	r3, [pc, #244]	; (1cfc <_usart_init+0x1b0>)
    1c08:	4798      	blx	r3
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
    1c0a:	7bfa      	ldrb	r2, [r7, #15]
    1c0c:	4935      	ldr	r1, [pc, #212]	; (1ce4 <_usart_init+0x198>)
    1c0e:	4613      	mov	r3, r2
    1c10:	005b      	lsls	r3, r3, #1
    1c12:	4413      	add	r3, r2
    1c14:	00db      	lsls	r3, r3, #3
    1c16:	440b      	add	r3, r1
    1c18:	3304      	adds	r3, #4
    1c1a:	681b      	ldr	r3, [r3, #0]
    1c1c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    1c20:	2b00      	cmp	r3, #0
    1c22:	d10c      	bne.n	1c3e <_usart_init+0xf2>
    1c24:	7bfa      	ldrb	r2, [r7, #15]
    1c26:	492f      	ldr	r1, [pc, #188]	; (1ce4 <_usart_init+0x198>)
    1c28:	4613      	mov	r3, r2
    1c2a:	005b      	lsls	r3, r3, #1
    1c2c:	4413      	add	r3, r2
    1c2e:	00db      	lsls	r3, r3, #3
    1c30:	440b      	add	r3, r1
    1c32:	3304      	adds	r3, #4
    1c34:	681b      	ldr	r3, [r3, #0]
    1c36:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
    1c3a:	2b00      	cmp	r3, #0
    1c3c:	d022      	beq.n	1c84 <_usart_init+0x138>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
    1c3e:	7bfa      	ldrb	r2, [r7, #15]
    1c40:	4928      	ldr	r1, [pc, #160]	; (1ce4 <_usart_init+0x198>)
    1c42:	4613      	mov	r3, r2
    1c44:	005b      	lsls	r3, r3, #1
    1c46:	4413      	add	r3, r2
    1c48:	00db      	lsls	r3, r3, #3
    1c4a:	440b      	add	r3, r1
    1c4c:	3310      	adds	r3, #16
    1c4e:	881b      	ldrh	r3, [r3, #0]
    1c50:	f3c3 030c 	ubfx	r3, r3, #0, #13
    1c54:	b299      	uxth	r1, r3
    1c56:	687a      	ldr	r2, [r7, #4]
    1c58:	8993      	ldrh	r3, [r2, #12]
    1c5a:	f361 030c 	bfi	r3, r1, #0, #13
    1c5e:	8193      	strh	r3, [r2, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
    1c60:	7bfa      	ldrb	r2, [r7, #15]
    1c62:	4920      	ldr	r1, [pc, #128]	; (1ce4 <_usart_init+0x198>)
    1c64:	4613      	mov	r3, r2
    1c66:	005b      	lsls	r3, r3, #1
    1c68:	4413      	add	r3, r2
    1c6a:	00db      	lsls	r3, r3, #3
    1c6c:	440b      	add	r3, r1
    1c6e:	3312      	adds	r3, #18
    1c70:	781b      	ldrb	r3, [r3, #0]
    1c72:	f003 0307 	and.w	r3, r3, #7
    1c76:	b2d9      	uxtb	r1, r3
    1c78:	687a      	ldr	r2, [r7, #4]
    1c7a:	8993      	ldrh	r3, [r2, #12]
    1c7c:	f361 334f 	bfi	r3, r1, #13, #3
    1c80:	8193      	strh	r3, [r2, #12]
    1c82:	e00c      	b.n	1c9e <_usart_init+0x152>
	} else {
		hri_sercomusart_write_BAUD_reg(hw, _usarts[i].baud);
    1c84:	7bfa      	ldrb	r2, [r7, #15]
    1c86:	4917      	ldr	r1, [pc, #92]	; (1ce4 <_usart_init+0x198>)
    1c88:	4613      	mov	r3, r2
    1c8a:	005b      	lsls	r3, r3, #1
    1c8c:	4413      	add	r3, r2
    1c8e:	00db      	lsls	r3, r3, #3
    1c90:	440b      	add	r3, r1
    1c92:	3310      	adds	r3, #16
    1c94:	881b      	ldrh	r3, [r3, #0]
    1c96:	4619      	mov	r1, r3
    1c98:	6878      	ldr	r0, [r7, #4]
    1c9a:	4b19      	ldr	r3, [pc, #100]	; (1d00 <_usart_init+0x1b4>)
    1c9c:	4798      	blx	r3
	}

	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
    1c9e:	7bfa      	ldrb	r2, [r7, #15]
    1ca0:	4910      	ldr	r1, [pc, #64]	; (1ce4 <_usart_init+0x198>)
    1ca2:	4613      	mov	r3, r2
    1ca4:	005b      	lsls	r3, r3, #1
    1ca6:	4413      	add	r3, r2
    1ca8:	00db      	lsls	r3, r3, #3
    1caa:	440b      	add	r3, r1
    1cac:	3313      	adds	r3, #19
    1cae:	781b      	ldrb	r3, [r3, #0]
    1cb0:	4619      	mov	r1, r3
    1cb2:	6878      	ldr	r0, [r7, #4]
    1cb4:	4b13      	ldr	r3, [pc, #76]	; (1d04 <_usart_init+0x1b8>)
    1cb6:	4798      	blx	r3
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);
    1cb8:	7bfa      	ldrb	r2, [r7, #15]
    1cba:	490a      	ldr	r1, [pc, #40]	; (1ce4 <_usart_init+0x198>)
    1cbc:	4613      	mov	r3, r2
    1cbe:	005b      	lsls	r3, r3, #1
    1cc0:	4413      	add	r3, r2
    1cc2:	00db      	lsls	r3, r3, #3
    1cc4:	440b      	add	r3, r1
    1cc6:	3314      	adds	r3, #20
    1cc8:	781b      	ldrb	r3, [r3, #0]
    1cca:	4619      	mov	r1, r3
    1ccc:	6878      	ldr	r0, [r7, #4]
    1cce:	4b0e      	ldr	r3, [pc, #56]	; (1d08 <_usart_init+0x1bc>)
    1cd0:	4798      	blx	r3

	return ERR_NONE;
    1cd2:	2300      	movs	r3, #0
}
    1cd4:	4618      	mov	r0, r3
    1cd6:	3710      	adds	r7, #16
    1cd8:	46bd      	mov	sp, r7
    1cda:	bd80      	pop	{r7, pc}
    1cdc:	00001ae9 	.word	0x00001ae9
    1ce0:	00001765 	.word	0x00001765
    1ce4:	20000000 	.word	0x20000000
    1ce8:	00001859 	.word	0x00001859
    1cec:	00001831 	.word	0x00001831
    1cf0:	00001741 	.word	0x00001741
    1cf4:	00001889 	.word	0x00001889
    1cf8:	000018ad 	.word	0x000018ad
    1cfc:	000018d1 	.word	0x000018d1
    1d00:	000018ed 	.word	0x000018ed
    1d04:	0000190b 	.word	0x0000190b
    1d08:	0000195d 	.word	0x0000195d

00001d0c <_system_time_init>:

/**
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
    1d0c:	b480      	push	{r7}
    1d0e:	b083      	sub	sp, #12
    1d10:	af00      	add	r7, sp, #0
    1d12:	6078      	str	r0, [r7, #4]
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
    1d14:	4b06      	ldr	r3, [pc, #24]	; (1d30 <_system_time_init+0x24>)
    1d16:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
    1d1a:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
    1d1c:	4b04      	ldr	r3, [pc, #16]	; (1d30 <_system_time_init+0x24>)
    1d1e:	2205      	movs	r2, #5
    1d20:	601a      	str	r2, [r3, #0]
	                | (1 << SysTick_CTRL_CLKSOURCE_Pos);
}
    1d22:	bf00      	nop
    1d24:	370c      	adds	r7, #12
    1d26:	46bd      	mov	sp, r7
    1d28:	f85d 7b04 	ldr.w	r7, [sp], #4
    1d2c:	4770      	bx	lr
    1d2e:	bf00      	nop
    1d30:	e000e010 	.word	0xe000e010

00001d34 <_delay_init>:
/**
 * \brief Initialize delay functionality
 */
void _delay_init(void *const hw)
{
    1d34:	b580      	push	{r7, lr}
    1d36:	b082      	sub	sp, #8
    1d38:	af00      	add	r7, sp, #0
    1d3a:	6078      	str	r0, [r7, #4]
	_system_time_init(hw);
    1d3c:	6878      	ldr	r0, [r7, #4]
    1d3e:	4b03      	ldr	r3, [pc, #12]	; (1d4c <_delay_init+0x18>)
    1d40:	4798      	blx	r3
}
    1d42:	bf00      	nop
    1d44:	3708      	adds	r7, #8
    1d46:	46bd      	mov	sp, r7
    1d48:	bd80      	pop	{r7, pc}
    1d4a:	bf00      	nop
    1d4c:	00001d0d 	.word	0x00001d0d

00001d50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
    1d50:	b480      	push	{r7}
    1d52:	b083      	sub	sp, #12
    1d54:	af00      	add	r7, sp, #0
    1d56:	4603      	mov	r3, r0
    1d58:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
    1d5a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    1d5e:	2b00      	cmp	r3, #0
    1d60:	db0b      	blt.n	1d7a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1d62:	4909      	ldr	r1, [pc, #36]	; (1d88 <__NVIC_EnableIRQ+0x38>)
    1d64:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    1d68:	095b      	lsrs	r3, r3, #5
    1d6a:	88fa      	ldrh	r2, [r7, #6]
    1d6c:	f002 021f 	and.w	r2, r2, #31
    1d70:	2001      	movs	r0, #1
    1d72:	fa00 f202 	lsl.w	r2, r0, r2
    1d76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
    1d7a:	bf00      	nop
    1d7c:	370c      	adds	r7, #12
    1d7e:	46bd      	mov	sp, r7
    1d80:	f85d 7b04 	ldr.w	r7, [sp], #4
    1d84:	4770      	bx	lr
    1d86:	bf00      	nop
    1d88:	e000e100 	.word	0xe000e100

00001d8c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
    1d8c:	b480      	push	{r7}
    1d8e:	b083      	sub	sp, #12
    1d90:	af00      	add	r7, sp, #0
    1d92:	4603      	mov	r3, r0
    1d94:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
    1d96:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    1d9a:	2b00      	cmp	r3, #0
    1d9c:	db10      	blt.n	1dc0 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1d9e:	490b      	ldr	r1, [pc, #44]	; (1dcc <__NVIC_DisableIRQ+0x40>)
    1da0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    1da4:	095b      	lsrs	r3, r3, #5
    1da6:	88fa      	ldrh	r2, [r7, #6]
    1da8:	f002 021f 	and.w	r2, r2, #31
    1dac:	2001      	movs	r0, #1
    1dae:	fa00 f202 	lsl.w	r2, r0, r2
    1db2:	3320      	adds	r3, #32
    1db4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    1db8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1dbc:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
    1dc0:	bf00      	nop
    1dc2:	370c      	adds	r7, #12
    1dc4:	46bd      	mov	sp, r7
    1dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
    1dca:	4770      	bx	lr
    1dcc:	e000e100 	.word	0xe000e100

00001dd0 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1dd0:	b480      	push	{r7}
    1dd2:	b083      	sub	sp, #12
    1dd4:	af00      	add	r7, sp, #0
    1dd6:	4603      	mov	r3, r0
    1dd8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
    1dda:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    1dde:	2b00      	cmp	r3, #0
    1de0:	db0c      	blt.n	1dfc <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1de2:	4909      	ldr	r1, [pc, #36]	; (1e08 <__NVIC_ClearPendingIRQ+0x38>)
    1de4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    1de8:	095b      	lsrs	r3, r3, #5
    1dea:	88fa      	ldrh	r2, [r7, #6]
    1dec:	f002 021f 	and.w	r2, r2, #31
    1df0:	2001      	movs	r0, #1
    1df2:	fa00 f202 	lsl.w	r2, r0, r2
    1df6:	3360      	adds	r3, #96	; 0x60
    1df8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
    1dfc:	bf00      	nop
    1dfe:	370c      	adds	r7, #12
    1e00:	46bd      	mov	sp, r7
    1e02:	f85d 7b04 	ldr.w	r7, [sp], #4
    1e06:	4770      	bx	lr
    1e08:	e000e100 	.word	0xe000e100

00001e0c <hri_tc_wait_for_sync>:
typedef uint8_t  hri_tccount8_count_reg_t;
typedef uint8_t  hri_tccount8_per_reg_t;
typedef uint8_t  hri_tccount8_perbuf_reg_t;

static inline void hri_tc_wait_for_sync(const void *const hw, hri_tc_syncbusy_reg_t reg)
{
    1e0c:	b480      	push	{r7}
    1e0e:	b083      	sub	sp, #12
    1e10:	af00      	add	r7, sp, #0
    1e12:	6078      	str	r0, [r7, #4]
    1e14:	6039      	str	r1, [r7, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    1e16:	bf00      	nop
    1e18:	687b      	ldr	r3, [r7, #4]
    1e1a:	691a      	ldr	r2, [r3, #16]
    1e1c:	683b      	ldr	r3, [r7, #0]
    1e1e:	4013      	ands	r3, r2
    1e20:	2b00      	cmp	r3, #0
    1e22:	d1f9      	bne.n	1e18 <hri_tc_wait_for_sync+0xc>
	};
}
    1e24:	bf00      	nop
    1e26:	370c      	adds	r7, #12
    1e28:	46bd      	mov	sp, r7
    1e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
    1e2e:	4770      	bx	lr

00001e30 <hri_tc_is_syncing>:

static inline bool hri_tc_is_syncing(const void *const hw, hri_tc_syncbusy_reg_t reg)
{
    1e30:	b480      	push	{r7}
    1e32:	b083      	sub	sp, #12
    1e34:	af00      	add	r7, sp, #0
    1e36:	6078      	str	r0, [r7, #4]
    1e38:	6039      	str	r1, [r7, #0]
	return ((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg;
    1e3a:	687b      	ldr	r3, [r7, #4]
    1e3c:	691a      	ldr	r2, [r3, #16]
    1e3e:	683b      	ldr	r3, [r7, #0]
    1e40:	4013      	ands	r3, r2
    1e42:	2b00      	cmp	r3, #0
    1e44:	bf14      	ite	ne
    1e46:	2301      	movne	r3, #1
    1e48:	2300      	moveq	r3, #0
    1e4a:	b2db      	uxtb	r3, r3
}
    1e4c:	4618      	mov	r0, r3
    1e4e:	370c      	adds	r7, #12
    1e50:	46bd      	mov	sp, r7
    1e52:	f85d 7b04 	ldr.w	r7, [sp], #4
    1e56:	4770      	bx	lr

00001e58 <hri_tc_get_interrupt_OVF_bit>:
{
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_MC1;
}

static inline bool hri_tc_get_interrupt_OVF_bit(const void *const hw)
{
    1e58:	b480      	push	{r7}
    1e5a:	b083      	sub	sp, #12
    1e5c:	af00      	add	r7, sp, #0
    1e5e:	6078      	str	r0, [r7, #4]
	return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    1e60:	687b      	ldr	r3, [r7, #4]
    1e62:	7a9b      	ldrb	r3, [r3, #10]
    1e64:	b2db      	uxtb	r3, r3
    1e66:	f003 0301 	and.w	r3, r3, #1
    1e6a:	2b00      	cmp	r3, #0
    1e6c:	bf14      	ite	ne
    1e6e:	2301      	movne	r3, #1
    1e70:	2300      	moveq	r3, #0
    1e72:	b2db      	uxtb	r3, r3
}
    1e74:	4618      	mov	r0, r3
    1e76:	370c      	adds	r7, #12
    1e78:	46bd      	mov	sp, r7
    1e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
    1e7e:	4770      	bx	lr

00001e80 <hri_tc_clear_interrupt_OVF_bit>:

static inline void hri_tc_clear_interrupt_OVF_bit(const void *const hw)
{
    1e80:	b480      	push	{r7}
    1e82:	b083      	sub	sp, #12
    1e84:	af00      	add	r7, sp, #0
    1e86:	6078      	str	r0, [r7, #4]
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF;
    1e88:	687b      	ldr	r3, [r7, #4]
    1e8a:	2201      	movs	r2, #1
    1e8c:	729a      	strb	r2, [r3, #10]
}
    1e8e:	bf00      	nop
    1e90:	370c      	adds	r7, #12
    1e92:	46bd      	mov	sp, r7
    1e94:	f85d 7b04 	ldr.w	r7, [sp], #4
    1e98:	4770      	bx	lr

00001e9a <hri_tc_clear_interrupt_ERR_bit>:
{
	return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_ERR) >> TC_INTFLAG_ERR_Pos;
}

static inline void hri_tc_clear_interrupt_ERR_bit(const void *const hw)
{
    1e9a:	b480      	push	{r7}
    1e9c:	b083      	sub	sp, #12
    1e9e:	af00      	add	r7, sp, #0
    1ea0:	6078      	str	r0, [r7, #4]
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_ERR;
    1ea2:	687b      	ldr	r3, [r7, #4]
    1ea4:	2202      	movs	r2, #2
    1ea6:	729a      	strb	r2, [r3, #10]
}
    1ea8:	bf00      	nop
    1eaa:	370c      	adds	r7, #12
    1eac:	46bd      	mov	sp, r7
    1eae:	f85d 7b04 	ldr.w	r7, [sp], #4
    1eb2:	4770      	bx	lr

00001eb4 <hri_tc_get_INTEN_ERR_bit>:
{
	((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_ERR;
}

static inline bool hri_tc_get_INTEN_ERR_bit(const void *const hw)
{
    1eb4:	b480      	push	{r7}
    1eb6:	b083      	sub	sp, #12
    1eb8:	af00      	add	r7, sp, #0
    1eba:	6078      	str	r0, [r7, #4]
	return (((Tc *)hw)->COUNT16.INTENSET.reg & TC_INTENSET_ERR) >> TC_INTENSET_ERR_Pos;
    1ebc:	687b      	ldr	r3, [r7, #4]
    1ebe:	7a5b      	ldrb	r3, [r3, #9]
    1ec0:	b2db      	uxtb	r3, r3
    1ec2:	085b      	lsrs	r3, r3, #1
    1ec4:	f003 0301 	and.w	r3, r3, #1
    1ec8:	2b00      	cmp	r3, #0
    1eca:	bf14      	ite	ne
    1ecc:	2301      	movne	r3, #1
    1ece:	2300      	moveq	r3, #0
    1ed0:	b2db      	uxtb	r3, r3
}
    1ed2:	4618      	mov	r0, r3
    1ed4:	370c      	adds	r7, #12
    1ed6:	46bd      	mov	sp, r7
    1ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
    1edc:	4770      	bx	lr
	...

00001ee0 <hri_tc_clear_CTRLA_ENABLE_bit>:
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
	TC_CRITICAL_SECTION_LEAVE();
}

static inline void hri_tc_clear_CTRLA_ENABLE_bit(const void *const hw)
{
    1ee0:	b580      	push	{r7, lr}
    1ee2:	b082      	sub	sp, #8
    1ee4:	af00      	add	r7, sp, #0
    1ee6:	6078      	str	r0, [r7, #4]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    1ee8:	687b      	ldr	r3, [r7, #4]
    1eea:	681b      	ldr	r3, [r3, #0]
    1eec:	f023 0202 	bic.w	r2, r3, #2
    1ef0:	687b      	ldr	r3, [r7, #4]
    1ef2:	601a      	str	r2, [r3, #0]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
    1ef4:	2103      	movs	r1, #3
    1ef6:	6878      	ldr	r0, [r7, #4]
    1ef8:	4b02      	ldr	r3, [pc, #8]	; (1f04 <hri_tc_clear_CTRLA_ENABLE_bit+0x24>)
    1efa:	4798      	blx	r3
	TC_CRITICAL_SECTION_LEAVE();
}
    1efc:	bf00      	nop
    1efe:	3708      	adds	r7, #8
    1f00:	46bd      	mov	sp, r7
    1f02:	bd80      	pop	{r7, pc}
    1f04:	00001e0d 	.word	0x00001e0d

00001f08 <hri_tc_get_CTRLA_reg>:
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
	TC_CRITICAL_SECTION_LEAVE();
}

static inline hri_tc_ctrla_reg_t hri_tc_get_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t mask)
{
    1f08:	b580      	push	{r7, lr}
    1f0a:	b084      	sub	sp, #16
    1f0c:	af00      	add	r7, sp, #0
    1f0e:	6078      	str	r0, [r7, #4]
    1f10:	6039      	str	r1, [r7, #0]
	uint32_t tmp;
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
    1f12:	2103      	movs	r1, #3
    1f14:	6878      	ldr	r0, [r7, #4]
    1f16:	4b07      	ldr	r3, [pc, #28]	; (1f34 <hri_tc_get_CTRLA_reg+0x2c>)
    1f18:	4798      	blx	r3
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    1f1a:	687b      	ldr	r3, [r7, #4]
    1f1c:	681b      	ldr	r3, [r3, #0]
    1f1e:	60fb      	str	r3, [r7, #12]
	tmp &= mask;
    1f20:	68fa      	ldr	r2, [r7, #12]
    1f22:	683b      	ldr	r3, [r7, #0]
    1f24:	4013      	ands	r3, r2
    1f26:	60fb      	str	r3, [r7, #12]
	return tmp;
    1f28:	68fb      	ldr	r3, [r7, #12]
}
    1f2a:	4618      	mov	r0, r3
    1f2c:	3710      	adds	r7, #16
    1f2e:	46bd      	mov	sp, r7
    1f30:	bd80      	pop	{r7, pc}
    1f32:	bf00      	nop
    1f34:	00001e0d 	.word	0x00001e0d

00001f38 <hri_tc_write_CTRLA_reg>:

static inline void hri_tc_write_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t data)
{
    1f38:	b580      	push	{r7, lr}
    1f3a:	b082      	sub	sp, #8
    1f3c:	af00      	add	r7, sp, #0
    1f3e:	6078      	str	r0, [r7, #4]
    1f40:	6039      	str	r1, [r7, #0]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    1f42:	687b      	ldr	r3, [r7, #4]
    1f44:	683a      	ldr	r2, [r7, #0]
    1f46:	601a      	str	r2, [r3, #0]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
    1f48:	2103      	movs	r1, #3
    1f4a:	6878      	ldr	r0, [r7, #4]
    1f4c:	4b02      	ldr	r3, [pc, #8]	; (1f58 <hri_tc_write_CTRLA_reg+0x20>)
    1f4e:	4798      	blx	r3
	TC_CRITICAL_SECTION_LEAVE();
}
    1f50:	bf00      	nop
    1f52:	3708      	adds	r7, #8
    1f54:	46bd      	mov	sp, r7
    1f56:	bd80      	pop	{r7, pc}
    1f58:	00001e0d 	.word	0x00001e0d

00001f5c <hri_tc_write_EVCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tc_write_EVCTRL_reg(const void *const hw, hri_tc_evctrl_reg_t data)
{
    1f5c:	b480      	push	{r7}
    1f5e:	b083      	sub	sp, #12
    1f60:	af00      	add	r7, sp, #0
    1f62:	6078      	str	r0, [r7, #4]
    1f64:	460b      	mov	r3, r1
    1f66:	807b      	strh	r3, [r7, #2]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.EVCTRL.reg = data;
    1f68:	687b      	ldr	r3, [r7, #4]
    1f6a:	887a      	ldrh	r2, [r7, #2]
    1f6c:	80da      	strh	r2, [r3, #6]
	TC_CRITICAL_SECTION_LEAVE();
}
    1f6e:	bf00      	nop
    1f70:	370c      	adds	r7, #12
    1f72:	46bd      	mov	sp, r7
    1f74:	f85d 7b04 	ldr.w	r7, [sp], #4
    1f78:	4770      	bx	lr

00001f7a <hri_tc_write_WAVE_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tc_write_WAVE_reg(const void *const hw, hri_tc_wave_reg_t data)
{
    1f7a:	b480      	push	{r7}
    1f7c:	b083      	sub	sp, #12
    1f7e:	af00      	add	r7, sp, #0
    1f80:	6078      	str	r0, [r7, #4]
    1f82:	460b      	mov	r3, r1
    1f84:	70fb      	strb	r3, [r7, #3]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.WAVE.reg = data;
    1f86:	687b      	ldr	r3, [r7, #4]
    1f88:	78fa      	ldrb	r2, [r7, #3]
    1f8a:	731a      	strb	r2, [r3, #12]
	TC_CRITICAL_SECTION_LEAVE();
}
    1f8c:	bf00      	nop
    1f8e:	370c      	adds	r7, #12
    1f90:	46bd      	mov	sp, r7
    1f92:	f85d 7b04 	ldr.w	r7, [sp], #4
    1f96:	4770      	bx	lr

00001f98 <hri_tc_write_DBGCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tc_write_DBGCTRL_reg(const void *const hw, hri_tc_dbgctrl_reg_t data)
{
    1f98:	b480      	push	{r7}
    1f9a:	b083      	sub	sp, #12
    1f9c:	af00      	add	r7, sp, #0
    1f9e:	6078      	str	r0, [r7, #4]
    1fa0:	460b      	mov	r3, r1
    1fa2:	70fb      	strb	r3, [r7, #3]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.DBGCTRL.reg = data;
    1fa4:	687b      	ldr	r3, [r7, #4]
    1fa6:	78fa      	ldrb	r2, [r7, #3]
    1fa8:	73da      	strb	r2, [r3, #15]
	TC_CRITICAL_SECTION_LEAVE();
}
    1faa:	bf00      	nop
    1fac:	370c      	adds	r7, #12
    1fae:	46bd      	mov	sp, r7
    1fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
    1fb4:	4770      	bx	lr
	...

00001fb8 <hri_tccount16_write_CC_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tccount16_write_CC_reg(const void *const hw, uint8_t index, hri_tccount16_cc_reg_t data)
{
    1fb8:	b580      	push	{r7, lr}
    1fba:	b082      	sub	sp, #8
    1fbc:	af00      	add	r7, sp, #0
    1fbe:	6078      	str	r0, [r7, #4]
    1fc0:	460b      	mov	r3, r1
    1fc2:	70fb      	strb	r3, [r7, #3]
    1fc4:	4613      	mov	r3, r2
    1fc6:	803b      	strh	r3, [r7, #0]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    1fc8:	78fb      	ldrb	r3, [r7, #3]
    1fca:	687a      	ldr	r2, [r7, #4]
    1fcc:	330c      	adds	r3, #12
    1fce:	005b      	lsls	r3, r3, #1
    1fd0:	4413      	add	r3, r2
    1fd2:	883a      	ldrh	r2, [r7, #0]
    1fd4:	809a      	strh	r2, [r3, #4]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
    1fd6:	21c0      	movs	r1, #192	; 0xc0
    1fd8:	6878      	ldr	r0, [r7, #4]
    1fda:	4b03      	ldr	r3, [pc, #12]	; (1fe8 <hri_tccount16_write_CC_reg+0x30>)
    1fdc:	4798      	blx	r3
	TC_CRITICAL_SECTION_LEAVE();
}
    1fde:	bf00      	nop
    1fe0:	3708      	adds	r7, #8
    1fe2:	46bd      	mov	sp, r7
    1fe4:	bd80      	pop	{r7, pc}
    1fe6:	bf00      	nop
    1fe8:	00001e0d 	.word	0x00001e0d

00001fec <hri_tccount32_write_CC_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tccount32_write_CC_reg(const void *const hw, uint8_t index, hri_tccount32_cc_reg_t data)
{
    1fec:	b580      	push	{r7, lr}
    1fee:	b084      	sub	sp, #16
    1ff0:	af00      	add	r7, sp, #0
    1ff2:	60f8      	str	r0, [r7, #12]
    1ff4:	460b      	mov	r3, r1
    1ff6:	607a      	str	r2, [r7, #4]
    1ff8:	72fb      	strb	r3, [r7, #11]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    1ffa:	7afb      	ldrb	r3, [r7, #11]
    1ffc:	68fa      	ldr	r2, [r7, #12]
    1ffe:	3306      	adds	r3, #6
    2000:	009b      	lsls	r3, r3, #2
    2002:	4413      	add	r3, r2
    2004:	687a      	ldr	r2, [r7, #4]
    2006:	605a      	str	r2, [r3, #4]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
    2008:	21c0      	movs	r1, #192	; 0xc0
    200a:	68f8      	ldr	r0, [r7, #12]
    200c:	4b02      	ldr	r3, [pc, #8]	; (2018 <hri_tccount32_write_CC_reg+0x2c>)
    200e:	4798      	blx	r3
	TC_CRITICAL_SECTION_LEAVE();
}
    2010:	bf00      	nop
    2012:	3710      	adds	r7, #16
    2014:	46bd      	mov	sp, r7
    2016:	bd80      	pop	{r7, pc}
    2018:	00001e0d 	.word	0x00001e0d

0000201c <_pwm_init>:
static inline uint8_t _get_hardware_offset(const void *const hw);
/**
 * \brief Initialize TC for PWM mode
 */
int32_t _pwm_init(struct _pwm_device *const device, void *const hw)
{
    201c:	b580      	push	{r7, lr}
    201e:	b084      	sub	sp, #16
    2020:	af00      	add	r7, sp, #0
    2022:	6078      	str	r0, [r7, #4]
    2024:	6039      	str	r1, [r7, #0]
	int8_t i   = get_tc_index(hw);
    2026:	6838      	ldr	r0, [r7, #0]
    2028:	4b73      	ldr	r3, [pc, #460]	; (21f8 <_pwm_init+0x1dc>)
    202a:	4798      	blx	r3
    202c:	4603      	mov	r3, r0
    202e:	73fb      	strb	r3, [r7, #15]
	device->hw = hw;
    2030:	687b      	ldr	r3, [r7, #4]
    2032:	683a      	ldr	r2, [r7, #0]
    2034:	611a      	str	r2, [r3, #16]

	if (!hri_tc_is_syncing(hw, TC_SYNCBUSY_SWRST)) {
    2036:	2101      	movs	r1, #1
    2038:	6838      	ldr	r0, [r7, #0]
    203a:	4b70      	ldr	r3, [pc, #448]	; (21fc <_pwm_init+0x1e0>)
    203c:	4798      	blx	r3
    203e:	4603      	mov	r3, r0
    2040:	f083 0301 	eor.w	r3, r3, #1
    2044:	b2db      	uxtb	r3, r3
    2046:	2b00      	cmp	r3, #0
    2048:	d011      	beq.n	206e <_pwm_init+0x52>
		if (hri_tc_get_CTRLA_reg(hw, TC_CTRLA_ENABLE)) {
    204a:	2102      	movs	r1, #2
    204c:	6838      	ldr	r0, [r7, #0]
    204e:	4b6c      	ldr	r3, [pc, #432]	; (2200 <_pwm_init+0x1e4>)
    2050:	4798      	blx	r3
    2052:	4603      	mov	r3, r0
    2054:	2b00      	cmp	r3, #0
    2056:	d006      	beq.n	2066 <_pwm_init+0x4a>
			hri_tc_clear_CTRLA_ENABLE_bit(hw);
    2058:	6838      	ldr	r0, [r7, #0]
    205a:	4b6a      	ldr	r3, [pc, #424]	; (2204 <_pwm_init+0x1e8>)
    205c:	4798      	blx	r3
			hri_tc_wait_for_sync(hw, TC_SYNCBUSY_ENABLE);
    205e:	2102      	movs	r1, #2
    2060:	6838      	ldr	r0, [r7, #0]
    2062:	4b69      	ldr	r3, [pc, #420]	; (2208 <_pwm_init+0x1ec>)
    2064:	4798      	blx	r3
		}
		hri_tc_write_CTRLA_reg(hw, TC_CTRLA_SWRST);
    2066:	2101      	movs	r1, #1
    2068:	6838      	ldr	r0, [r7, #0]
    206a:	4b68      	ldr	r3, [pc, #416]	; (220c <_pwm_init+0x1f0>)
    206c:	4798      	blx	r3
	}
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST);
    206e:	2101      	movs	r1, #1
    2070:	6838      	ldr	r0, [r7, #0]
    2072:	4b65      	ldr	r3, [pc, #404]	; (2208 <_pwm_init+0x1ec>)
    2074:	4798      	blx	r3

	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    2076:	f997 200f 	ldrsb.w	r2, [r7, #15]
    207a:	4965      	ldr	r1, [pc, #404]	; (2210 <_pwm_init+0x1f4>)
    207c:	4613      	mov	r3, r2
    207e:	009b      	lsls	r3, r3, #2
    2080:	4413      	add	r3, r2
    2082:	009b      	lsls	r3, r3, #2
    2084:	440b      	add	r3, r1
    2086:	3304      	adds	r3, #4
    2088:	681b      	ldr	r3, [r3, #0]
    208a:	4619      	mov	r1, r3
    208c:	6838      	ldr	r0, [r7, #0]
    208e:	4b5f      	ldr	r3, [pc, #380]	; (220c <_pwm_init+0x1f0>)
    2090:	4798      	blx	r3
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    2092:	f997 200f 	ldrsb.w	r2, [r7, #15]
    2096:	495e      	ldr	r1, [pc, #376]	; (2210 <_pwm_init+0x1f4>)
    2098:	4613      	mov	r3, r2
    209a:	009b      	lsls	r3, r3, #2
    209c:	4413      	add	r3, r2
    209e:	009b      	lsls	r3, r3, #2
    20a0:	440b      	add	r3, r1
    20a2:	330a      	adds	r3, #10
    20a4:	781b      	ldrb	r3, [r3, #0]
    20a6:	4619      	mov	r1, r3
    20a8:	6838      	ldr	r0, [r7, #0]
    20aa:	4b5a      	ldr	r3, [pc, #360]	; (2214 <_pwm_init+0x1f8>)
    20ac:	4798      	blx	r3
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    20ae:	f997 200f 	ldrsb.w	r2, [r7, #15]
    20b2:	4957      	ldr	r1, [pc, #348]	; (2210 <_pwm_init+0x1f4>)
    20b4:	4613      	mov	r3, r2
    20b6:	009b      	lsls	r3, r3, #2
    20b8:	4413      	add	r3, r2
    20ba:	009b      	lsls	r3, r3, #2
    20bc:	440b      	add	r3, r1
    20be:	3308      	adds	r3, #8
    20c0:	881b      	ldrh	r3, [r3, #0]
    20c2:	4619      	mov	r1, r3
    20c4:	6838      	ldr	r0, [r7, #0]
    20c6:	4b54      	ldr	r3, [pc, #336]	; (2218 <_pwm_init+0x1fc>)
    20c8:	4798      	blx	r3
	hri_tc_write_WAVE_reg(hw, TC_WAVE_WAVEGEN_MPWM_Val);
    20ca:	2103      	movs	r1, #3
    20cc:	6838      	ldr	r0, [r7, #0]
    20ce:	4b53      	ldr	r3, [pc, #332]	; (221c <_pwm_init+0x200>)
    20d0:	4798      	blx	r3

	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    20d2:	f997 200f 	ldrsb.w	r2, [r7, #15]
    20d6:	494e      	ldr	r1, [pc, #312]	; (2210 <_pwm_init+0x1f4>)
    20d8:	4613      	mov	r3, r2
    20da:	009b      	lsls	r3, r3, #2
    20dc:	4413      	add	r3, r2
    20de:	009b      	lsls	r3, r3, #2
    20e0:	440b      	add	r3, r1
    20e2:	3304      	adds	r3, #4
    20e4:	681b      	ldr	r3, [r3, #0]
    20e6:	f003 030c 	and.w	r3, r3, #12
    20ea:	2b08      	cmp	r3, #8
    20ec:	d11e      	bne.n	212c <_pwm_init+0x110>
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    20ee:	f997 200f 	ldrsb.w	r2, [r7, #15]
    20f2:	4947      	ldr	r1, [pc, #284]	; (2210 <_pwm_init+0x1f4>)
    20f4:	4613      	mov	r3, r2
    20f6:	009b      	lsls	r3, r3, #2
    20f8:	4413      	add	r3, r2
    20fa:	009b      	lsls	r3, r3, #2
    20fc:	440b      	add	r3, r1
    20fe:	330c      	adds	r3, #12
    2100:	681b      	ldr	r3, [r3, #0]
    2102:	461a      	mov	r2, r3
    2104:	2100      	movs	r1, #0
    2106:	6838      	ldr	r0, [r7, #0]
    2108:	4b45      	ldr	r3, [pc, #276]	; (2220 <_pwm_init+0x204>)
    210a:	4798      	blx	r3
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
    210c:	f997 200f 	ldrsb.w	r2, [r7, #15]
    2110:	493f      	ldr	r1, [pc, #252]	; (2210 <_pwm_init+0x1f4>)
    2112:	4613      	mov	r3, r2
    2114:	009b      	lsls	r3, r3, #2
    2116:	4413      	add	r3, r2
    2118:	009b      	lsls	r3, r3, #2
    211a:	440b      	add	r3, r1
    211c:	3310      	adds	r3, #16
    211e:	681b      	ldr	r3, [r3, #0]
    2120:	461a      	mov	r2, r3
    2122:	2101      	movs	r1, #1
    2124:	6838      	ldr	r0, [r7, #0]
    2126:	4b3e      	ldr	r3, [pc, #248]	; (2220 <_pwm_init+0x204>)
    2128:	4798      	blx	r3
    212a:	e031      	b.n	2190 <_pwm_init+0x174>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    212c:	f997 200f 	ldrsb.w	r2, [r7, #15]
    2130:	4937      	ldr	r1, [pc, #220]	; (2210 <_pwm_init+0x1f4>)
    2132:	4613      	mov	r3, r2
    2134:	009b      	lsls	r3, r3, #2
    2136:	4413      	add	r3, r2
    2138:	009b      	lsls	r3, r3, #2
    213a:	440b      	add	r3, r1
    213c:	3304      	adds	r3, #4
    213e:	681b      	ldr	r3, [r3, #0]
    2140:	f003 030c 	and.w	r3, r3, #12
    2144:	2b00      	cmp	r3, #0
    2146:	d120      	bne.n	218a <_pwm_init+0x16e>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
    2148:	f997 200f 	ldrsb.w	r2, [r7, #15]
    214c:	4930      	ldr	r1, [pc, #192]	; (2210 <_pwm_init+0x1f4>)
    214e:	4613      	mov	r3, r2
    2150:	009b      	lsls	r3, r3, #2
    2152:	4413      	add	r3, r2
    2154:	009b      	lsls	r3, r3, #2
    2156:	440b      	add	r3, r1
    2158:	330c      	adds	r3, #12
    215a:	681b      	ldr	r3, [r3, #0]
    215c:	b29b      	uxth	r3, r3
    215e:	461a      	mov	r2, r3
    2160:	2100      	movs	r1, #0
    2162:	6838      	ldr	r0, [r7, #0]
    2164:	4b2f      	ldr	r3, [pc, #188]	; (2224 <_pwm_init+0x208>)
    2166:	4798      	blx	r3
		hri_tccount16_write_CC_reg(hw, 1, (uint16_t)_tcs[i].cc1);
    2168:	f997 200f 	ldrsb.w	r2, [r7, #15]
    216c:	4928      	ldr	r1, [pc, #160]	; (2210 <_pwm_init+0x1f4>)
    216e:	4613      	mov	r3, r2
    2170:	009b      	lsls	r3, r3, #2
    2172:	4413      	add	r3, r2
    2174:	009b      	lsls	r3, r3, #2
    2176:	440b      	add	r3, r1
    2178:	3310      	adds	r3, #16
    217a:	681b      	ldr	r3, [r3, #0]
    217c:	b29b      	uxth	r3, r3
    217e:	461a      	mov	r2, r3
    2180:	2101      	movs	r1, #1
    2182:	6838      	ldr	r0, [r7, #0]
    2184:	4b27      	ldr	r3, [pc, #156]	; (2224 <_pwm_init+0x208>)
    2186:	4798      	blx	r3
    2188:	e002      	b.n	2190 <_pwm_init+0x174>
	} else {
		/* 8-bit resolution is not accepted by duty cycle control */
		return -1;
    218a:	f04f 33ff 	mov.w	r3, #4294967295
    218e:	e02e      	b.n	21ee <_pwm_init+0x1d2>
	}

	_tc_init_irq_param(hw, (void *)device);
    2190:	6879      	ldr	r1, [r7, #4]
    2192:	6838      	ldr	r0, [r7, #0]
    2194:	4b24      	ldr	r3, [pc, #144]	; (2228 <_pwm_init+0x20c>)
    2196:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    2198:	f997 200f 	ldrsb.w	r2, [r7, #15]
    219c:	491c      	ldr	r1, [pc, #112]	; (2210 <_pwm_init+0x1f4>)
    219e:	4613      	mov	r3, r2
    21a0:	009b      	lsls	r3, r3, #2
    21a2:	4413      	add	r3, r2
    21a4:	009b      	lsls	r3, r3, #2
    21a6:	440b      	add	r3, r1
    21a8:	3302      	adds	r3, #2
    21aa:	f9b3 3000 	ldrsh.w	r3, [r3]
    21ae:	4618      	mov	r0, r3
    21b0:	4b1e      	ldr	r3, [pc, #120]	; (222c <_pwm_init+0x210>)
    21b2:	4798      	blx	r3
	NVIC_ClearPendingIRQ(_tcs[i].irq);
    21b4:	f997 200f 	ldrsb.w	r2, [r7, #15]
    21b8:	4915      	ldr	r1, [pc, #84]	; (2210 <_pwm_init+0x1f4>)
    21ba:	4613      	mov	r3, r2
    21bc:	009b      	lsls	r3, r3, #2
    21be:	4413      	add	r3, r2
    21c0:	009b      	lsls	r3, r3, #2
    21c2:	440b      	add	r3, r1
    21c4:	3302      	adds	r3, #2
    21c6:	f9b3 3000 	ldrsh.w	r3, [r3]
    21ca:	4618      	mov	r0, r3
    21cc:	4b18      	ldr	r3, [pc, #96]	; (2230 <_pwm_init+0x214>)
    21ce:	4798      	blx	r3
	NVIC_EnableIRQ(_tcs[i].irq);
    21d0:	f997 200f 	ldrsb.w	r2, [r7, #15]
    21d4:	490e      	ldr	r1, [pc, #56]	; (2210 <_pwm_init+0x1f4>)
    21d6:	4613      	mov	r3, r2
    21d8:	009b      	lsls	r3, r3, #2
    21da:	4413      	add	r3, r2
    21dc:	009b      	lsls	r3, r3, #2
    21de:	440b      	add	r3, r1
    21e0:	3302      	adds	r3, #2
    21e2:	f9b3 3000 	ldrsh.w	r3, [r3]
    21e6:	4618      	mov	r0, r3
    21e8:	4b12      	ldr	r3, [pc, #72]	; (2234 <_pwm_init+0x218>)
    21ea:	4798      	blx	r3

	return 0;
    21ec:	2300      	movs	r3, #0
}
    21ee:	4618      	mov	r0, r3
    21f0:	3710      	adds	r7, #16
    21f2:	46bd      	mov	sp, r7
    21f4:	bd80      	pop	{r7, pc}
    21f6:	bf00      	nop
    21f8:	000022d1 	.word	0x000022d1
    21fc:	00001e31 	.word	0x00001e31
    2200:	00001f09 	.word	0x00001f09
    2204:	00001ee1 	.word	0x00001ee1
    2208:	00001e0d 	.word	0x00001e0d
    220c:	00001f39 	.word	0x00001f39
    2210:	20000018 	.word	0x20000018
    2214:	00001f99 	.word	0x00001f99
    2218:	00001f5d 	.word	0x00001f5d
    221c:	00001f7b 	.word	0x00001f7b
    2220:	00001fed 	.word	0x00001fed
    2224:	00001fb9 	.word	0x00001fb9
    2228:	00002339 	.word	0x00002339
    222c:	00001d8d 	.word	0x00001d8d
    2230:	00001dd1 	.word	0x00001dd1
    2234:	00001d51 	.word	0x00001d51

00002238 <_tc_get_pwm>:

/**
 * \brief Retrieve pwm helper functions
 */
struct _pwm_hpl_interface *_tc_get_pwm(void)
{
    2238:	b480      	push	{r7}
    223a:	af00      	add	r7, sp, #0
	return NULL;
    223c:	2300      	movs	r3, #0
}
    223e:	4618      	mov	r0, r3
    2240:	46bd      	mov	sp, r7
    2242:	f85d 7b04 	ldr.w	r7, [sp], #4
    2246:	4770      	bx	lr

00002248 <tc_pwm_interrupt_handler>:
 * \internal TC interrupt handler for PWM
 *
 * \param[in] instance TC instance number
 */
static void tc_pwm_interrupt_handler(struct _pwm_device *device)
{
    2248:	b580      	push	{r7, lr}
    224a:	b084      	sub	sp, #16
    224c:	af00      	add	r7, sp, #0
    224e:	6078      	str	r0, [r7, #4]
	void *const hw = device->hw;
    2250:	687b      	ldr	r3, [r7, #4]
    2252:	691b      	ldr	r3, [r3, #16]
    2254:	60fb      	str	r3, [r7, #12]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    2256:	68f8      	ldr	r0, [r7, #12]
    2258:	4b12      	ldr	r3, [pc, #72]	; (22a4 <tc_pwm_interrupt_handler+0x5c>)
    225a:	4798      	blx	r3
    225c:	4603      	mov	r3, r0
    225e:	2b00      	cmp	r3, #0
    2260:	d00a      	beq.n	2278 <tc_pwm_interrupt_handler+0x30>
		hri_tc_clear_interrupt_OVF_bit(hw);
    2262:	68f8      	ldr	r0, [r7, #12]
    2264:	4b10      	ldr	r3, [pc, #64]	; (22a8 <tc_pwm_interrupt_handler+0x60>)
    2266:	4798      	blx	r3
		if (NULL != device->callback.pwm_period_cb) {
    2268:	687b      	ldr	r3, [r7, #4]
    226a:	681b      	ldr	r3, [r3, #0]
    226c:	2b00      	cmp	r3, #0
    226e:	d003      	beq.n	2278 <tc_pwm_interrupt_handler+0x30>
			device->callback.pwm_period_cb(device);
    2270:	687b      	ldr	r3, [r7, #4]
    2272:	681b      	ldr	r3, [r3, #0]
    2274:	6878      	ldr	r0, [r7, #4]
    2276:	4798      	blx	r3
		}
	}
	if (hri_tc_get_INTEN_ERR_bit(hw)) {
    2278:	68f8      	ldr	r0, [r7, #12]
    227a:	4b0c      	ldr	r3, [pc, #48]	; (22ac <tc_pwm_interrupt_handler+0x64>)
    227c:	4798      	blx	r3
    227e:	4603      	mov	r3, r0
    2280:	2b00      	cmp	r3, #0
    2282:	d00a      	beq.n	229a <tc_pwm_interrupt_handler+0x52>
		hri_tc_clear_interrupt_ERR_bit(hw);
    2284:	68f8      	ldr	r0, [r7, #12]
    2286:	4b0a      	ldr	r3, [pc, #40]	; (22b0 <tc_pwm_interrupt_handler+0x68>)
    2288:	4798      	blx	r3
		if (NULL != device->callback.pwm_error_cb) {
    228a:	687b      	ldr	r3, [r7, #4]
    228c:	685b      	ldr	r3, [r3, #4]
    228e:	2b00      	cmp	r3, #0
    2290:	d003      	beq.n	229a <tc_pwm_interrupt_handler+0x52>
			device->callback.pwm_error_cb(device);
    2292:	687b      	ldr	r3, [r7, #4]
    2294:	685b      	ldr	r3, [r3, #4]
    2296:	6878      	ldr	r0, [r7, #4]
    2298:	4798      	blx	r3
		}
	}
}
    229a:	bf00      	nop
    229c:	3710      	adds	r7, #16
    229e:	46bd      	mov	sp, r7
    22a0:	bd80      	pop	{r7, pc}
    22a2:	bf00      	nop
    22a4:	00001e59 	.word	0x00001e59
    22a8:	00001e81 	.word	0x00001e81
    22ac:	00001eb5 	.word	0x00001eb5
    22b0:	00001e9b 	.word	0x00001e9b

000022b4 <TC0_Handler>:

/**
 * \brief TC interrupt handler
 */
void TC0_Handler(void)
{
    22b4:	b580      	push	{r7, lr}
    22b6:	af00      	add	r7, sp, #0
	tc_pwm_interrupt_handler(_tc0_dev);
    22b8:	4b03      	ldr	r3, [pc, #12]	; (22c8 <TC0_Handler+0x14>)
    22ba:	681b      	ldr	r3, [r3, #0]
    22bc:	4618      	mov	r0, r3
    22be:	4b03      	ldr	r3, [pc, #12]	; (22cc <TC0_Handler+0x18>)
    22c0:	4798      	blx	r3
}
    22c2:	bf00      	nop
    22c4:	bd80      	pop	{r7, pc}
    22c6:	bf00      	nop
    22c8:	20000050 	.word	0x20000050
    22cc:	00002249 	.word	0x00002249

000022d0 <get_tc_index>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The index of TC configuration
 */
static int8_t get_tc_index(const void *const hw)
{
    22d0:	b580      	push	{r7, lr}
    22d2:	b084      	sub	sp, #16
    22d4:	af00      	add	r7, sp, #0
    22d6:	6078      	str	r0, [r7, #4]
	uint8_t index = _get_hardware_offset(hw);
    22d8:	6878      	ldr	r0, [r7, #4]
    22da:	4b13      	ldr	r3, [pc, #76]	; (2328 <get_tc_index+0x58>)
    22dc:	4798      	blx	r3
    22de:	4603      	mov	r3, r0
    22e0:	73bb      	strb	r3, [r7, #14]
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    22e2:	2300      	movs	r3, #0
    22e4:	73fb      	strb	r3, [r7, #15]
    22e6:	e010      	b.n	230a <get_tc_index+0x3a>
		if (_tcs[i].number == index) {
    22e8:	7bfa      	ldrb	r2, [r7, #15]
    22ea:	4910      	ldr	r1, [pc, #64]	; (232c <get_tc_index+0x5c>)
    22ec:	4613      	mov	r3, r2
    22ee:	009b      	lsls	r3, r3, #2
    22f0:	4413      	add	r3, r2
    22f2:	009b      	lsls	r3, r3, #2
    22f4:	440b      	add	r3, r1
    22f6:	781b      	ldrb	r3, [r3, #0]
    22f8:	7bba      	ldrb	r2, [r7, #14]
    22fa:	429a      	cmp	r2, r3
    22fc:	d102      	bne.n	2304 <get_tc_index+0x34>
			return i;
    22fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
    2302:	e00d      	b.n	2320 <get_tc_index+0x50>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    2304:	7bfb      	ldrb	r3, [r7, #15]
    2306:	3301      	adds	r3, #1
    2308:	73fb      	strb	r3, [r7, #15]
    230a:	7bfb      	ldrb	r3, [r7, #15]
    230c:	2b00      	cmp	r3, #0
    230e:	d0eb      	beq.n	22e8 <get_tc_index+0x18>
		}
	}

	ASSERT(false);
    2310:	f44f 72a9 	mov.w	r2, #338	; 0x152
    2314:	4906      	ldr	r1, [pc, #24]	; (2330 <get_tc_index+0x60>)
    2316:	2000      	movs	r0, #0
    2318:	4b06      	ldr	r3, [pc, #24]	; (2334 <get_tc_index+0x64>)
    231a:	4798      	blx	r3
	return -1;
    231c:	f04f 33ff 	mov.w	r3, #4294967295
}
    2320:	4618      	mov	r0, r3
    2322:	3710      	adds	r7, #16
    2324:	46bd      	mov	sp, r7
    2326:	bd80      	pop	{r7, pc}
    2328:	00002365 	.word	0x00002365
    232c:	20000018 	.word	0x20000018
    2330:	00002608 	.word	0x00002608
    2334:	00001121 	.word	0x00001121

00002338 <_tc_init_irq_param>:

/**
 * \brief Init irq param with the given tc hardware instance
 */
static void _tc_init_irq_param(const void *const hw, void *dev)
{
    2338:	b480      	push	{r7}
    233a:	b083      	sub	sp, #12
    233c:	af00      	add	r7, sp, #0
    233e:	6078      	str	r0, [r7, #4]
    2340:	6039      	str	r1, [r7, #0]
	if (hw == TC0) {
    2342:	687b      	ldr	r3, [r7, #4]
    2344:	4a05      	ldr	r2, [pc, #20]	; (235c <_tc_init_irq_param+0x24>)
    2346:	4293      	cmp	r3, r2
    2348:	d102      	bne.n	2350 <_tc_init_irq_param+0x18>
		_tc0_dev = (struct _pwm_device *)dev;
    234a:	4a05      	ldr	r2, [pc, #20]	; (2360 <_tc_init_irq_param+0x28>)
    234c:	683b      	ldr	r3, [r7, #0]
    234e:	6013      	str	r3, [r2, #0]
	}
}
    2350:	bf00      	nop
    2352:	370c      	adds	r7, #12
    2354:	46bd      	mov	sp, r7
    2356:	f85d 7b04 	ldr.w	r7, [sp], #4
    235a:	4770      	bx	lr
    235c:	40003800 	.word	0x40003800
    2360:	20000050 	.word	0x20000050

00002364 <_get_hardware_offset>:
 * \internal Retrieve TC hardware index
 *
 * \param[in] hw The pointer to hardware instance
 */
static inline uint8_t _get_hardware_offset(const void *const hw)
{
    2364:	b4b0      	push	{r4, r5, r7}
    2366:	b08d      	sub	sp, #52	; 0x34
    2368:	af00      	add	r7, sp, #0
    236a:	6078      	str	r0, [r7, #4]
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    236c:	4b13      	ldr	r3, [pc, #76]	; (23bc <_get_hardware_offset+0x58>)
    236e:	f107 040c 	add.w	r4, r7, #12
    2372:	461d      	mov	r5, r3
    2374:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    2376:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    2378:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    237c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    2380:	2300      	movs	r3, #0
    2382:	62fb      	str	r3, [r7, #44]	; 0x2c
    2384:	e010      	b.n	23a8 <_get_hardware_offset+0x44>
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    2386:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    2388:	009b      	lsls	r3, r3, #2
    238a:	f107 0230 	add.w	r2, r7, #48	; 0x30
    238e:	4413      	add	r3, r2
    2390:	f853 3c24 	ldr.w	r3, [r3, #-36]
    2394:	461a      	mov	r2, r3
    2396:	687b      	ldr	r3, [r7, #4]
    2398:	429a      	cmp	r2, r3
    239a:	d102      	bne.n	23a2 <_get_hardware_offset+0x3e>
			return i;
    239c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    239e:	b2db      	uxtb	r3, r3
    23a0:	e006      	b.n	23b0 <_get_hardware_offset+0x4c>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    23a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    23a4:	3301      	adds	r3, #1
    23a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    23a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    23aa:	2b07      	cmp	r3, #7
    23ac:	d9eb      	bls.n	2386 <_get_hardware_offset+0x22>
		}
	}
	return 0;
    23ae:	2300      	movs	r3, #0
}
    23b0:	4618      	mov	r0, r3
    23b2:	3734      	adds	r7, #52	; 0x34
    23b4:	46bd      	mov	sp, r7
    23b6:	bcb0      	pop	{r4, r5, r7}
    23b8:	4770      	bx	lr
    23ba:	bf00      	nop
    23bc:	0000261c 	.word	0x0000261c

000023c0 <edge_detector>:
#include <atmel_start.h>
#include "driver_init.h"
#include "utils.h"

bool edge_detector(void){
    23c0:	b480      	push	{r7}
    23c2:	b083      	sub	sp, #12
    23c4:	af00      	add	r7, sp, #0

	static char clock_state = 0;
	bool edge_input = (PORT->Group[SW0/32].IN.reg & (1<<(SW0%32)));
    23c6:	4b1f      	ldr	r3, [pc, #124]	; (2444 <edge_detector+0x84>)
    23c8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    23cc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
    23d0:	2b00      	cmp	r3, #0
    23d2:	bf14      	ite	ne
    23d4:	2301      	movne	r3, #1
    23d6:	2300      	moveq	r3, #0
    23d8:	71bb      	strb	r3, [r7, #6]
	
	bool edge_detected = 0;
    23da:	2300      	movs	r3, #0
    23dc:	71fb      	strb	r3, [r7, #7]
		
	
	switch(clock_state){
    23de:	4b1a      	ldr	r3, [pc, #104]	; (2448 <edge_detector+0x88>)
    23e0:	781b      	ldrb	r3, [r3, #0]
    23e2:	2b00      	cmp	r3, #0
    23e4:	d002      	beq.n	23ec <edge_detector+0x2c>
    23e6:	2b01      	cmp	r3, #1
    23e8:	d012      	beq.n	2410 <edge_detector+0x50>
    23ea:	e023      	b.n	2434 <edge_detector+0x74>
		case 0:
		if(edge_input == 0){
    23ec:	79bb      	ldrb	r3, [r7, #6]
    23ee:	f083 0301 	eor.w	r3, r3, #1
    23f2:	b2db      	uxtb	r3, r3
    23f4:	2b00      	cmp	r3, #0
    23f6:	d005      	beq.n	2404 <edge_detector+0x44>
			clock_state = 1;
    23f8:	4b13      	ldr	r3, [pc, #76]	; (2448 <edge_detector+0x88>)
    23fa:	2201      	movs	r2, #1
    23fc:	701a      	strb	r2, [r3, #0]
			edge_detected = 1;
    23fe:	2301      	movs	r3, #1
    2400:	71fb      	strb	r3, [r7, #7]
		}else{
			clock_state = 0;
			edge_detected = 0;
		}
		break;
    2402:	e017      	b.n	2434 <edge_detector+0x74>
			clock_state = 0;
    2404:	4b10      	ldr	r3, [pc, #64]	; (2448 <edge_detector+0x88>)
    2406:	2200      	movs	r2, #0
    2408:	701a      	strb	r2, [r3, #0]
			edge_detected = 0;
    240a:	2300      	movs	r3, #0
    240c:	71fb      	strb	r3, [r7, #7]
		break;
    240e:	e011      	b.n	2434 <edge_detector+0x74>
		case 1:
		if(edge_input == 0){
    2410:	79bb      	ldrb	r3, [r7, #6]
    2412:	f083 0301 	eor.w	r3, r3, #1
    2416:	b2db      	uxtb	r3, r3
    2418:	2b00      	cmp	r3, #0
    241a:	d005      	beq.n	2428 <edge_detector+0x68>
			clock_state = 1;
    241c:	4b0a      	ldr	r3, [pc, #40]	; (2448 <edge_detector+0x88>)
    241e:	2201      	movs	r2, #1
    2420:	701a      	strb	r2, [r3, #0]
			edge_detected = 0;
    2422:	2300      	movs	r3, #0
    2424:	71fb      	strb	r3, [r7, #7]
		}else{
			clock_state = 0;
			edge_detected = 0;
		}
		break;
    2426:	e004      	b.n	2432 <edge_detector+0x72>
			clock_state = 0;
    2428:	4b07      	ldr	r3, [pc, #28]	; (2448 <edge_detector+0x88>)
    242a:	2200      	movs	r2, #0
    242c:	701a      	strb	r2, [r3, #0]
			edge_detected = 0;
    242e:	2300      	movs	r3, #0
    2430:	71fb      	strb	r3, [r7, #7]
		break;
    2432:	bf00      	nop
		}
	return edge_detected;
    2434:	79fb      	ldrb	r3, [r7, #7]
}
    2436:	4618      	mov	r0, r3
    2438:	370c      	adds	r7, #12
    243a:	46bd      	mov	sp, r7
    243c:	f85d 7b04 	ldr.w	r7, [sp], #4
    2440:	4770      	bx	lr
    2442:	bf00      	nop
    2444:	41008000 	.word	0x41008000
    2448:	20000054 	.word	0x20000054

0000244c <USART_0_ex>:

void USART_0_ex(void)
{
    244c:	b580      	push	{r7, lr}
    244e:	b082      	sub	sp, #8
    2450:	af00      	add	r7, sp, #0
	struct io_descriptor *io;
	usart_sync_get_io_descriptor(&USART_0, &io);
    2452:	1d3b      	adds	r3, r7, #4
    2454:	4619      	mov	r1, r3
    2456:	4808      	ldr	r0, [pc, #32]	; (2478 <USART_0_ex+0x2c>)
    2458:	4b08      	ldr	r3, [pc, #32]	; (247c <USART_0_ex+0x30>)
    245a:	4798      	blx	r3
	usart_sync_enable(&USART_0);
    245c:	4806      	ldr	r0, [pc, #24]	; (2478 <USART_0_ex+0x2c>)
    245e:	4b08      	ldr	r3, [pc, #32]	; (2480 <USART_0_ex+0x34>)
    2460:	4798      	blx	r3

	io_write(io, (uint8_t *)"USART test", 12);
    2462:	687b      	ldr	r3, [r7, #4]
    2464:	220c      	movs	r2, #12
    2466:	4907      	ldr	r1, [pc, #28]	; (2484 <USART_0_ex+0x38>)
    2468:	4618      	mov	r0, r3
    246a:	4b07      	ldr	r3, [pc, #28]	; (2488 <USART_0_ex+0x3c>)
    246c:	4798      	blx	r3
}
    246e:	bf00      	nop
    2470:	3708      	adds	r7, #8
    2472:	46bd      	mov	sp, r7
    2474:	bd80      	pop	{r7, pc}
    2476:	bf00      	nop
    2478:	20000074 	.word	0x20000074
    247c:	00000f81 	.word	0x00000f81
    2480:	00000f41 	.word	0x00000f41
    2484:	0000263c 	.word	0x0000263c
    2488:	00000bcd 	.word	0x00000bcd

0000248c <main>:

int main(void){
    248c:	b580      	push	{r7, lr}
    248e:	b082      	sub	sp, #8
    2490:	af00      	add	r7, sp, #0
	
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
    2492:	4b07      	ldr	r3, [pc, #28]	; (24b0 <main+0x24>)
    2494:	4798      	blx	r3
	
	/* Initialize the value */
	bool clock_edge_event = 0;
    2496:	2300      	movs	r3, #0
    2498:	71fb      	strb	r3, [r7, #7]
	
	while (1) {
		clock_edge_event = edge_detector();
    249a:	4b06      	ldr	r3, [pc, #24]	; (24b4 <main+0x28>)
    249c:	4798      	blx	r3
    249e:	4603      	mov	r3, r0
    24a0:	71fb      	strb	r3, [r7, #7]
		
		if(clock_edge_event){
    24a2:	79fb      	ldrb	r3, [r7, #7]
    24a4:	2b00      	cmp	r3, #0
    24a6:	d0f8      	beq.n	249a <main+0xe>
			USART_0_ex();
    24a8:	4b03      	ldr	r3, [pc, #12]	; (24b8 <main+0x2c>)
    24aa:	4798      	blx	r3
		clock_edge_event = edge_detector();
    24ac:	e7f5      	b.n	249a <main+0xe>
    24ae:	bf00      	nop
    24b0:	000002d1 	.word	0x000002d1
    24b4:	000023c1 	.word	0x000023c1
    24b8:	0000244d 	.word	0x0000244d

000024bc <__libc_init_array>:
    24bc:	b570      	push	{r4, r5, r6, lr}
    24be:	4e0d      	ldr	r6, [pc, #52]	; (24f4 <__libc_init_array+0x38>)
    24c0:	4c0d      	ldr	r4, [pc, #52]	; (24f8 <__libc_init_array+0x3c>)
    24c2:	1ba4      	subs	r4, r4, r6
    24c4:	10a4      	asrs	r4, r4, #2
    24c6:	2500      	movs	r5, #0
    24c8:	42a5      	cmp	r5, r4
    24ca:	d109      	bne.n	24e0 <__libc_init_array+0x24>
    24cc:	4e0b      	ldr	r6, [pc, #44]	; (24fc <__libc_init_array+0x40>)
    24ce:	4c0c      	ldr	r4, [pc, #48]	; (2500 <__libc_init_array+0x44>)
    24d0:	f000 f8ba 	bl	2648 <_init>
    24d4:	1ba4      	subs	r4, r4, r6
    24d6:	10a4      	asrs	r4, r4, #2
    24d8:	2500      	movs	r5, #0
    24da:	42a5      	cmp	r5, r4
    24dc:	d105      	bne.n	24ea <__libc_init_array+0x2e>
    24de:	bd70      	pop	{r4, r5, r6, pc}
    24e0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    24e4:	4798      	blx	r3
    24e6:	3501      	adds	r5, #1
    24e8:	e7ee      	b.n	24c8 <__libc_init_array+0xc>
    24ea:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    24ee:	4798      	blx	r3
    24f0:	3501      	adds	r5, #1
    24f2:	e7f2      	b.n	24da <__libc_init_array+0x1e>
    24f4:	00002654 	.word	0x00002654
    24f8:	00002654 	.word	0x00002654
    24fc:	00002654 	.word	0x00002654
    2500:	00002658 	.word	0x00002658
    2504:	682f2e2e 	.word	0x682f2e2e
    2508:	702f6c70 	.word	0x702f6c70
    250c:	2f74726f 	.word	0x2f74726f
    2510:	5f6c7068 	.word	0x5f6c7068
    2514:	6f697067 	.word	0x6f697067
    2518:	7361625f 	.word	0x7361625f
    251c:	00682e65 	.word	0x00682e65
    2520:	682f2e2e 	.word	0x682f2e2e
    2524:	732f6c61 	.word	0x732f6c61
    2528:	682f6372 	.word	0x682f6372
    252c:	695f6c61 	.word	0x695f6c61
    2530:	00632e6f 	.word	0x00632e6f
    2534:	682f2e2e 	.word	0x682f2e2e
    2538:	732f6c61 	.word	0x732f6c61
    253c:	682f6372 	.word	0x682f6372
    2540:	705f6c61 	.word	0x705f6c61
    2544:	632e6d77 	.word	0x632e6d77
    2548:	00000000 	.word	0x00000000
    254c:	682f2e2e 	.word	0x682f2e2e
    2550:	732f6c61 	.word	0x732f6c61
    2554:	682f6372 	.word	0x682f6372
    2558:	745f6c61 	.word	0x745f6c61
    255c:	72656d69 	.word	0x72656d69
    2560:	0000632e 	.word	0x0000632e
    2564:	682f2e2e 	.word	0x682f2e2e
    2568:	732f6c61 	.word	0x732f6c61
    256c:	682f6372 	.word	0x682f6372
    2570:	755f6c61 	.word	0x755f6c61
    2574:	74726173 	.word	0x74726173
    2578:	6e79735f 	.word	0x6e79735f
    257c:	00632e63 	.word	0x00632e63
    2580:	682f2e2e 	.word	0x682f2e2e
    2584:	752f6c61 	.word	0x752f6c61
    2588:	736c6974 	.word	0x736c6974
    258c:	6372732f 	.word	0x6372732f
    2590:	6974752f 	.word	0x6974752f
    2594:	6c5f736c 	.word	0x6c5f736c
    2598:	2e747369 	.word	0x2e747369
    259c:	00000063 	.word	0x00000063
    25a0:	682f2e2e 	.word	0x682f2e2e
    25a4:	722f6c70 	.word	0x722f6c70
    25a8:	682f6374 	.word	0x682f6374
    25ac:	725f6c70 	.word	0x725f6c70
    25b0:	632e6374 	.word	0x632e6374
    25b4:	00000000 	.word	0x00000000
    25b8:	682f2e2e 	.word	0x682f2e2e
    25bc:	732f6c70 	.word	0x732f6c70
    25c0:	6f637265 	.word	0x6f637265
    25c4:	70682f6d 	.word	0x70682f6d
    25c8:	65735f6c 	.word	0x65735f6c
    25cc:	6d6f6372 	.word	0x6d6f6372
    25d0:	0000632e 	.word	0x0000632e
    25d4:	40003000 	.word	0x40003000
    25d8:	40003400 	.word	0x40003400
    25dc:	41012000 	.word	0x41012000
    25e0:	41014000 	.word	0x41014000
    25e4:	43000000 	.word	0x43000000
    25e8:	43000400 	.word	0x43000400
    25ec:	43000800 	.word	0x43000800
    25f0:	43000c00 	.word	0x43000c00

000025f4 <sercomspi_regs>:
	...
    2608:	682f2e2e 742f6c70 70682f63 63745f6c     ../hpl/tc/hpl_tc
    2618:	0000632e 40003800 40003c00 4101a000     .c...8.@.<.@...A
    2628:	4101c000 42001400 42001800 43001400     ...A...B...B...C
    2638:	43001800 52415355 65742054 00007473     ...CUSART test..

00002648 <_init>:
    2648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    264a:	bf00      	nop
    264c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    264e:	bc08      	pop	{r3}
    2650:	469e      	mov	lr, r3
    2652:	4770      	bx	lr

00002654 <__init_array_start>:
    2654:	00000289 	.word	0x00000289

00002658 <_fini>:
    2658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    265a:	bf00      	nop
    265c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    265e:	bc08      	pop	{r3}
    2660:	469e      	mov	lr, r3
    2662:	4770      	bx	lr

00002664 <__fini_array_start>:
    2664:	00000265 	.word	0x00000265
