.model multiclock_output_and_latch
.inputs clock0 clock1 a~0 b~0 a~1 b~1
.outputs out

.names out_FF pad_ff
0 1
.latch pad_ff out_FF re clock1 0


# input[0] and gated and updated on clock0
.names a~0 b~0 c~0
11 1
.latch c~0 c_o~0 re clock0 0


#input[1] and gated and updated on clock0
.names a~1 b~1 c~1
11 1
.latch c~1 c_o~1 re clock0 0


# muxed output
.names pad_ff c_o~0 c_o~1 out
11- 1
0-1 1

.end



