// Seed: 3529814915
module module_0;
  wire [-1 : -1] id_1;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    inout tri1 id_2,
    input tri id_3
);
  always id_1 = -1;
  assign id_2 = 1;
  assign id_2 = id_2;
  module_0 modCall_1 ();
  id_5(
      -1
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd13
) (
    output wire _id_0,
    output tri  id_1,
    input  wire id_2
);
  wire id_4, id_5, id_6, id_7;
  module_0 modCall_1 ();
  localparam id_8 = 1;
  logic [1 : id_0] \id_9 = -1;
endmodule
