--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf main.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ESP_CLK_P7
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ESP_IN_P5   |   -1.082(R)|      FAST  |    2.573(R)|      SLOW  |ESP_CLK_P7_BUFGP  |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock ESP_CLK_P8
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ESP_IN_P6   |   -0.707(R)|      FAST  |    2.180(R)|      SLOW  |ESP_CLK_P8_BUFGP  |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock ESP_CLK_P11
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ESP_IN_P9   |   -0.412(R)|      FAST  |    1.867(R)|      SLOW  |ESP_CLK_P11_BUFGP |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock ESP_CLK_P16
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ESP_IN_P14  |    0.840(R)|      SLOW  |    0.054(R)|      SLOW  |ESP_CLK_P16_BUFGP |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock ESP_CLK_P23
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ESP_IN_P21  |    0.940(R)|      SLOW  |   -0.032(R)|      SLOW  |ESP_CLK_P23_BUFGP |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock SEL_P45 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED0_P67    |        20.116(R)|      SLOW  |         7.959(R)|      FAST  |SEL_P45_BUFGP     |   0.000|
LED1_P74    |        19.992(R)|      SLOW  |         7.802(R)|      FAST  |SEL_P45_BUFGP     |   0.000|
LED2_P75    |        19.333(R)|      SLOW  |         7.622(R)|      FAST  |SEL_P45_BUFGP     |   0.000|
LED3_P78    |        18.536(R)|      SLOW  |         7.402(R)|      FAST  |SEL_P45_BUFGP     |   0.000|
LED4_P79    |        18.140(R)|      SLOW  |         7.367(R)|      FAST  |SEL_P45_BUFGP     |   0.000|
LED5_P80    |        17.795(R)|      SLOW  |         7.366(R)|      FAST  |SEL_P45_BUFGP     |   0.000|
LED6_P81    |        18.261(R)|      SLOW  |         7.555(R)|      FAST  |SEL_P45_BUFGP     |   0.000|
LED7_P82    |        17.507(R)|      SLOW  |         9.287(R)|      FAST  |SEL_P45_BUFGP     |   0.000|
SEG<0>      |        14.433(R)|      SLOW  |         7.253(R)|      FAST  |SEL_P45_BUFGP     |   0.000|
SEG<1>      |        14.424(R)|      SLOW  |         7.106(R)|      FAST  |SEL_P45_BUFGP     |   0.000|
SEG<2>      |        14.319(R)|      SLOW  |         7.245(R)|      FAST  |SEL_P45_BUFGP     |   0.000|
SEG<3>      |        14.264(R)|      SLOW  |         6.980(R)|      FAST  |SEL_P45_BUFGP     |   0.000|
SEG<4>      |        14.348(R)|      SLOW  |         7.087(R)|      FAST  |SEL_P45_BUFGP     |   0.000|
SEG<5>      |        14.502(R)|      SLOW  |         7.266(R)|      FAST  |SEL_P45_BUFGP     |   0.000|
SEG<6>      |        14.715(R)|      SLOW  |         7.422(R)|      FAST  |SEL_P45_BUFGP     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_P123
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_P123       |    1.799|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ESP_CLK_P7
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ESP_CLK_P7     |    1.707|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ESP_CLK_P8
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ESP_CLK_P8     |    1.531|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ESP_CLK_P11
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ESP_CLK_P11    |    1.720|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ESP_CLK_P16
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ESP_CLK_P16    |    1.987|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ESP_CLK_P23
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ESP_CLK_P23    |    1.794|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SEL_P45
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SEL_P45        |    1.900|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Dec 15 01:07:21 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4588 MB



