vlib work
vmap work work

vcom Mealy_101_Sequence_detector.vhd

vsim work.Mealy_101_Sequence_detector

add wave *

force clk 0 0,1 {5 ns} -repeat 10 
force reset 1
force input_bit 0
run 10 ns

force reset 0
force input_bit 1
run 10 ns

force input_bit 0
run 10 ns

force input_bit 1
run 10 ns

force input_bit 0
run 10 ns

force input_bit 1
run 10 ns

force input_bit 0
run 10 ns

force input_bit 1
run 10 ns