// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xiiccomm5.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XIiccomm5_CfgInitialize(XIiccomm5 *InstancePtr, XIiccomm5_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Axilites_BaseAddress = ConfigPtr->Axilites_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XIiccomm5_Start(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_AP_CTRL) & 0x80;
    XIiccomm5_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_AP_CTRL, Data | 0x01);
}

u32 XIiccomm5_IsDone(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XIiccomm5_IsIdle(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XIiccomm5_IsReady(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XIiccomm5_EnableAutoRestart(XIiccomm5 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccomm5_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_AP_CTRL, 0x80);
}

void XIiccomm5_DisableAutoRestart(XIiccomm5 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccomm5_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_AP_CTRL, 0);
}

void XIiccomm5_Set_outValue1_i(XIiccomm5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccomm5_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE1_I_DATA, Data);
}

u32 XIiccomm5_Get_outValue1_i(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE1_I_DATA);
    return Data;
}

u32 XIiccomm5_Get_outValue1_o(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE1_O_DATA);
    return Data;
}

u32 XIiccomm5_Get_outValue1_o_vld(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE1_O_CTRL);
    return Data & 0x1;
}

void XIiccomm5_Set_outValue2_i(XIiccomm5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccomm5_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE2_I_DATA, Data);
}

u32 XIiccomm5_Get_outValue2_i(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE2_I_DATA);
    return Data;
}

u32 XIiccomm5_Get_outValue2_o(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE2_O_DATA);
    return Data;
}

u32 XIiccomm5_Get_outValue2_o_vld(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE2_O_CTRL);
    return Data & 0x1;
}

void XIiccomm5_Set_outValue3_i(XIiccomm5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccomm5_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE3_I_DATA, Data);
}

u32 XIiccomm5_Get_outValue3_i(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE3_I_DATA);
    return Data;
}

u32 XIiccomm5_Get_outValue3_o(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE3_O_DATA);
    return Data;
}

u32 XIiccomm5_Get_outValue3_o_vld(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE3_O_CTRL);
    return Data & 0x1;
}

void XIiccomm5_Set_outValue4_i(XIiccomm5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccomm5_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE4_I_DATA, Data);
}

u32 XIiccomm5_Get_outValue4_i(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE4_I_DATA);
    return Data;
}

u32 XIiccomm5_Get_outValue4_o(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE4_O_DATA);
    return Data;
}

u32 XIiccomm5_Get_outValue4_o_vld(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE4_O_CTRL);
    return Data & 0x1;
}

void XIiccomm5_Set_outValue5_i(XIiccomm5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccomm5_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE5_I_DATA, Data);
}

u32 XIiccomm5_Get_outValue5_i(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE5_I_DATA);
    return Data;
}

u32 XIiccomm5_Get_outValue5_o(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE5_O_DATA);
    return Data;
}

u32 XIiccomm5_Get_outValue5_o_vld(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE5_O_CTRL);
    return Data & 0x1;
}

void XIiccomm5_Set_outValue6_i(XIiccomm5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccomm5_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE6_I_DATA, Data);
}

u32 XIiccomm5_Get_outValue6_i(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE6_I_DATA);
    return Data;
}

u32 XIiccomm5_Get_outValue6_o(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE6_O_DATA);
    return Data;
}

u32 XIiccomm5_Get_outValue6_o_vld(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE6_O_CTRL);
    return Data & 0x1;
}

void XIiccomm5_Set_outValue7_i(XIiccomm5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccomm5_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE7_I_DATA, Data);
}

u32 XIiccomm5_Get_outValue7_i(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE7_I_DATA);
    return Data;
}

u32 XIiccomm5_Get_outValue7_o(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE7_O_DATA);
    return Data;
}

u32 XIiccomm5_Get_outValue7_o_vld(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE7_O_CTRL);
    return Data & 0x1;
}

void XIiccomm5_Set_outValue8_i(XIiccomm5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccomm5_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE8_I_DATA, Data);
}

u32 XIiccomm5_Get_outValue8_i(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE8_I_DATA);
    return Data;
}

u32 XIiccomm5_Get_outValue8_o(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE8_O_DATA);
    return Data;
}

u32 XIiccomm5_Get_outValue8_o_vld(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE8_O_CTRL);
    return Data & 0x1;
}

void XIiccomm5_Set_outValue9_i(XIiccomm5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccomm5_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE9_I_DATA, Data);
}

u32 XIiccomm5_Get_outValue9_i(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE9_I_DATA);
    return Data;
}

u32 XIiccomm5_Get_outValue9_o(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE9_O_DATA);
    return Data;
}

u32 XIiccomm5_Get_outValue9_o_vld(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE9_O_CTRL);
    return Data & 0x1;
}

void XIiccomm5_Set_outValue10_i(XIiccomm5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccomm5_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE10_I_DATA, Data);
}

u32 XIiccomm5_Get_outValue10_i(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE10_I_DATA);
    return Data;
}

u32 XIiccomm5_Get_outValue10_o(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE10_O_DATA);
    return Data;
}

u32 XIiccomm5_Get_outValue10_o_vld(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE10_O_CTRL);
    return Data & 0x1;
}

void XIiccomm5_Set_outValue11_i(XIiccomm5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccomm5_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE11_I_DATA, Data);
}

u32 XIiccomm5_Get_outValue11_i(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE11_I_DATA);
    return Data;
}

u32 XIiccomm5_Get_outValue11_o(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE11_O_DATA);
    return Data;
}

u32 XIiccomm5_Get_outValue11_o_vld(XIiccomm5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_OUTVALUE11_O_CTRL);
    return Data & 0x1;
}

void XIiccomm5_InterruptGlobalEnable(XIiccomm5 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccomm5_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_GIE, 1);
}

void XIiccomm5_InterruptGlobalDisable(XIiccomm5 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccomm5_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_GIE, 0);
}

void XIiccomm5_InterruptEnable(XIiccomm5 *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_IER);
    XIiccomm5_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_IER, Register | Mask);
}

void XIiccomm5_InterruptDisable(XIiccomm5 *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_IER);
    XIiccomm5_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_IER, Register & (~Mask));
}

void XIiccomm5_InterruptClear(XIiccomm5 *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccomm5_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_ISR, Mask);
}

u32 XIiccomm5_InterruptGetEnabled(XIiccomm5 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_IER);
}

u32 XIiccomm5_InterruptGetStatus(XIiccomm5 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XIiccomm5_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM5_AXILITES_ADDR_ISR);
}

