Timing Analyzer report for synthi_top_codec_control
Thu May 16 21:24:48 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 17. Slow 1200mV 85C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 26. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 27. Slow 1200mV 0C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 28. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 29. Slow 1200mV 0C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 30. Slow 1200mV 0C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 38. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 39. Fast 1200mV 0C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 40. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 41. Fast 1200mV 0C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 42. Fast 1200mV 0C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Recovery Transfers
 53. Removal Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths Summary
 57. Clock Status Summary
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Unconstrained Input Ports
 61. Unconstrained Output Ports
 62. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; synthi_top_codec_control                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------+
; Clock Name                                                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                      ;
+--------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------+
; CLOCK_50                                                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                 ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] } ;
+--------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                      ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                               ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
; 305.81 MHz ; 305.81 MHz      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ;                                                               ;
; 465.98 MHz ; 250.0 MHz       ; CLOCK_50                                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                               ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -2.270 ; -100.347      ;
; CLOCK_50                                                                 ; -1.221 ; -1.221        ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                               ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.386 ; 0.000         ;
; CLOCK_50                                                                 ; 0.407 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                            ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -1.249 ; -54.287       ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                            ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.019 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                 ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                 ; -3.000 ; -5.570        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -1.285 ; -88.665       ;
+--------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                         ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -2.270 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 3.190      ;
; -2.245 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 3.165      ;
; -2.238 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[21]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.160      ;
; -2.238 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[20]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.160      ;
; -2.238 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[19]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.160      ;
; -2.238 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[18]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.160      ;
; -2.234 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[9]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 3.150      ;
; -2.234 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[8]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 3.150      ;
; -2.234 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[7]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 3.150      ;
; -2.234 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[6]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 3.150      ;
; -2.234 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[5]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 3.150      ;
; -2.232 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|byte_count[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.088     ; 3.142      ;
; -2.229 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[21]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.151      ;
; -2.229 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[20]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.151      ;
; -2.229 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[19]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.151      ;
; -2.229 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[18]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.151      ;
; -2.222 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[9]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 3.138      ;
; -2.222 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[8]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 3.138      ;
; -2.222 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[7]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 3.138      ;
; -2.222 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[6]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 3.138      ;
; -2.222 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[5]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 3.138      ;
; -2.215 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|byte_count[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.089     ; 3.124      ;
; -2.189 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[21]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.111      ;
; -2.189 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[20]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.111      ;
; -2.189 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[19]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.111      ;
; -2.189 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[18]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 3.111      ;
; -2.185 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[9]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 3.101      ;
; -2.185 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[8]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 3.101      ;
; -2.185 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[7]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 3.101      ;
; -2.185 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[6]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 3.101      ;
; -2.185 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[5]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 3.101      ;
; -2.175 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.094      ;
; -2.168 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|byte_count[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.088     ; 3.078      ;
; -2.156 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP               ; i2c_master:i2c_master_1|data[3]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.096     ; 3.058      ;
; -2.135 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START              ; i2c_master:i2c_master_1|data[3]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.096     ; 3.037      ;
; -2.072 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|byte_count[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.089     ; 2.981      ;
; -2.071 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|bit_count[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.991      ;
; -2.071 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|bit_count[2]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.991      ;
; -2.071 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|bit_count[0]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.991      ;
; -2.061 ; codec_controller:codec_controller_1|count[2]                    ; codec_controller:codec_controller_1|fsm_state.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.981      ;
; -2.059 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[21]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.077     ; 2.980      ;
; -2.059 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[20]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.077     ; 2.980      ;
; -2.059 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[19]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.077     ; 2.980      ;
; -2.059 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[18]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.077     ; 2.980      ;
; -2.054 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP               ; i2c_master:i2c_master_1|sda                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.499     ; 2.553      ;
; -2.052 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[9]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 2.967      ;
; -2.052 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[8]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 2.967      ;
; -2.052 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[7]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 2.967      ;
; -2.052 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[6]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 2.967      ;
; -2.052 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[5]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 2.967      ;
; -2.050 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|bit_count[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.970      ;
; -2.050 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|bit_count[2]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.970      ;
; -2.050 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|bit_count[0]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.970      ;
; -2.048 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[21]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.077     ; 2.969      ;
; -2.048 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[20]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.077     ; 2.969      ;
; -2.048 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[19]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.077     ; 2.969      ;
; -2.048 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[18]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.077     ; 2.969      ;
; -2.043 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|data[21]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 2.965      ;
; -2.043 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|data[20]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 2.965      ;
; -2.043 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|data[19]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 2.965      ;
; -2.043 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|data[18]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 2.965      ;
; -2.041 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[9]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 2.956      ;
; -2.041 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[8]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 2.956      ;
; -2.041 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[7]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 2.956      ;
; -2.041 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[6]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 2.956      ;
; -2.041 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[5]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 2.956      ;
; -2.039 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|data[9]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 2.955      ;
; -2.039 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|data[8]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 2.955      ;
; -2.039 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|data[7]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 2.955      ;
; -2.039 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|data[6]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 2.955      ;
; -2.039 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|data[5]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 2.955      ;
; -2.038 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                   ; i2c_master:i2c_master_1|byte_count[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.089     ; 2.947      ;
; -2.033 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START              ; i2c_master:i2c_master_1|sda                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.499     ; 2.532      ;
; -2.021 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.941      ;
; -2.019 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 2.938      ;
; -2.006 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[3]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.325      ; 3.329      ;
; -1.992 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[23]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 2.910      ;
; -1.992 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[22]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 2.910      ;
; -1.992 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[17]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 2.910      ;
; -1.992 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[14]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 2.910      ;
; -1.992 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[13]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 2.910      ;
; -1.992 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[12]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 2.910      ;
; -1.992 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[11]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 2.910      ;
; -1.992 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[10]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 2.910      ;
; -1.965 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[21]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 2.887      ;
; -1.965 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[20]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 2.887      ;
; -1.965 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[19]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 2.887      ;
; -1.965 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[18]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 2.887      ;
; -1.961 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[23]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 2.879      ;
; -1.961 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[22]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 2.879      ;
; -1.961 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[17]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 2.879      ;
; -1.961 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[14]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 2.879      ;
; -1.961 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[13]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 2.879      ;
; -1.961 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[12]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 2.879      ;
; -1.961 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[11]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 2.879      ;
; -1.961 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[10]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 2.879      ;
; -1.961 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[9]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 2.877      ;
; -1.961 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[8]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 2.877      ;
; -1.961 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[7]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 2.877      ;
; -1.961 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[6]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 2.877      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.221 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.500        ; 2.960      ; 4.901      ;
; -1.146 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.081     ; 2.063      ;
; -0.763 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 1.000        ; 2.960      ; 4.943      ;
; 0.152  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.081     ; 0.765      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                               ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.386 ; i2c_master:i2c_master_1|scl                                             ; i2c_master:i2c_master_1|scl                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; i2c_master:i2c_master_1|data[2]                                         ; i2c_master:i2c_master_1|data[2]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; i2c_master:i2c_master_1|data[1]                                         ; i2c_master:i2c_master_1|data[1]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.669      ;
; 0.387 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                      ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.669      ;
; 0.403 ; codec_controller:codec_controller_1|fsm_state.state_idle                ; codec_controller:codec_controller_1|fsm_state.state_idle              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; i2c_master:i2c_master_1|sda                                             ; i2c_master:i2c_master_1|sda                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; i2c_master:i2c_master_1|bit_count[2]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                  ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; i2c_master:i2c_master_1|byte_count[0]                                   ; i2c_master:i2c_master_1|byte_count[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; i2c_master:i2c_master_1|byte_count[1]                                   ; i2c_master:i2c_master_1|byte_count[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|fsm_state.S_IDLE                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; i2c_master:i2c_master_1|ack                                             ; i2c_master:i2c_master_1|ack                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.674      ;
; 0.442 ; i2c_master:i2c_master_1|clk_divider[4]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.708      ;
; 0.460 ; codec_controller:codec_controller_1|fsm_state.state_start_write         ; i2c_master:i2c_master_1|fsm_state.S_IDLE                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.725      ;
; 0.554 ; i2c_master:i2c_master_1|data[18]                                        ; i2c_master:i2c_master_1|data[19]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.819      ;
; 0.555 ; i2c_master:i2c_master_1|data[7]                                         ; i2c_master:i2c_master_1|data[8]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.820      ;
; 0.556 ; i2c_master:i2c_master_1|data[5]                                         ; i2c_master:i2c_master_1|data[6]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.821      ;
; 0.576 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|fsm_state.S_STOP                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.134      ; 0.896      ;
; 0.600 ; infrastructure:infrastructure_1|synchronize:synchronize_2|tmp_signal[1] ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.866      ;
; 0.603 ; infrastructure:infrastructure_1|synchronize:synchronize_1|tmp_signal[0] ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.869      ;
; 0.608 ; i2c_master:i2c_master_1|clk_divider[3]                                  ; i2c_master:i2c_master_1|clk_edge_mask[2]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.874      ;
; 0.622 ; i2c_master:i2c_master_1|data[15]                                        ; i2c_master:i2c_master_1|data[16]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.905      ;
; 0.627 ; i2c_master:i2c_master_1|data[14]                                        ; i2c_master:i2c_master_1|data[15]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.514      ; 1.327      ;
; 0.637 ; i2c_master:i2c_master_1|data[10]                                        ; i2c_master:i2c_master_1|data[11]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.903      ;
; 0.638 ; i2c_master:i2c_master_1|clk_divider[2]                                  ; i2c_master:i2c_master_1|clk_divider[2]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.904      ;
; 0.639 ; i2c_master:i2c_master_1|data[11]                                        ; i2c_master:i2c_master_1|data[12]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.905      ;
; 0.640 ; i2c_master:i2c_master_1|data[22]                                        ; i2c_master:i2c_master_1|data[23]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.906      ;
; 0.640 ; i2c_master:i2c_master_1|data[13]                                        ; i2c_master:i2c_master_1|data[14]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.906      ;
; 0.641 ; i2c_master:i2c_master_1|data[20]                                        ; i2c_master:i2c_master_1|data[21]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.906      ;
; 0.641 ; i2c_master:i2c_master_1|data[19]                                        ; i2c_master:i2c_master_1|data[20]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.906      ;
; 0.641 ; i2c_master:i2c_master_1|data[6]                                         ; i2c_master:i2c_master_1|data[7]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.906      ;
; 0.644 ; i2c_master:i2c_master_1|data[8]                                         ; i2c_master:i2c_master_1|data[9]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.909      ;
; 0.659 ; i2c_master:i2c_master_1|clk_divider[3]                                  ; i2c_master:i2c_master_1|clk_divider[3]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.925      ;
; 0.669 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|bit_count[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.934      ;
; 0.731 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.996      ;
; 0.739 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[15]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.513      ; 1.438      ;
; 0.739 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[16]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.513      ; 1.438      ;
; 0.758 ; codec_controller:codec_controller_1|count[2]                            ; i2c_master:i2c_master_1|data[11]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 1.025      ;
; 0.780 ; codec_controller:codec_controller_1|count[3]                            ; i2c_master:i2c_master_1|data[12]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 1.047      ;
; 0.786 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.051      ;
; 0.799 ; i2c_master:i2c_master_1|data[12]                                        ; i2c_master:i2c_master_1|data[13]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.065      ;
; 0.803 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|bit_count[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.068      ;
; 0.819 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[0]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.512      ; 1.517      ;
; 0.824 ; i2c_master:i2c_master_1|data[17]                                        ; i2c_master:i2c_master_1|data[18]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.083      ; 1.093      ;
; 0.824 ; i2c_master:i2c_master_1|clk_mask[1]                                     ; i2c_master:i2c_master_1|clk_edge_mask[2]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.089      ;
; 0.833 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.098      ;
; 0.835 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.499      ; 1.520      ;
; 0.847 ; i2c_master:i2c_master_1|ack_error                                       ; i2c_master:i2c_master_1|write_done                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.113      ;
; 0.868 ; i2c_master:i2c_master_1|clk_divider[0]                                  ; i2c_master:i2c_master_1|clk_divider[1]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.133      ;
; 0.900 ; i2c_master:i2c_master_1|clk_edge_mask[1]                                ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.166      ;
; 0.903 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[12]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.168      ;
; 0.912 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[13]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.177      ;
; 0.914 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[23]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.179      ;
; 0.914 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[14]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.179      ;
; 0.915 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[22]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.180      ;
; 0.917 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|byte_count[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.078      ; 1.181      ;
; 0.917 ; codec_controller:codec_controller_1|count[0]                            ; i2c_master:i2c_master_1|data[9]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.078      ; 1.181      ;
; 0.921 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[8]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.076      ; 1.183      ;
; 0.922 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[7]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.076      ; 1.184      ;
; 0.955 ; i2c_master:i2c_master_1|clk_divider[2]                                  ; i2c_master:i2c_master_1|clk_divider[3]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.221      ;
; 0.958 ; i2c_master:i2c_master_1|clk_edge_mask[0]                                ; i2c_master:i2c_master_1|scl                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.507      ; 1.651      ;
; 0.971 ; codec_controller:codec_controller_1|fsm_state.state_start_write         ; i2c_master:i2c_master_1|data[2]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.512      ; 1.669      ;
; 0.971 ; codec_controller:codec_controller_1|fsm_state.state_start_write         ; i2c_master:i2c_master_1|data[1]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.512      ; 1.669      ;
; 0.981 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.246      ;
; 0.986 ; i2c_master:i2c_master_1|clk_divider[3]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.252      ;
; 0.994 ; i2c_master:i2c_master_1|data[0]                                         ; i2c_master:i2c_master_1|data[0]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 1.277      ;
; 1.005 ; i2c_master:i2c_master_1|clk_divider[3]                                  ; i2c_master:i2c_master_1|clk_mask[0]                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.271      ;
; 1.026 ; i2c_master:i2c_master_1|fsm_state.S_START                               ; i2c_master:i2c_master_1|byte_count[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.291      ;
; 1.038 ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                            ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.499      ; 1.723      ;
; 1.046 ; codec_controller:codec_controller_1|count[1]                            ; i2c_master:i2c_master_1|data[4]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.502      ; 1.734      ;
; 1.050 ; i2c_master:i2c_master_1|clk_edge_mask[2]                                ; i2c_master:i2c_master_1|scl                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.507      ; 1.743      ;
; 1.057 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.500      ; 1.743      ;
; 1.058 ; i2c_master:i2c_master_1|clk_divider[1]                                  ; i2c_master:i2c_master_1|clk_divider[1]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.324      ;
; 1.062 ; i2c_master:i2c_master_1|fsm_state.S_STOP                                ; i2c_master:i2c_master_1|scl                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.067      ; 1.315      ;
; 1.070 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[1]   ; codec_controller:codec_controller_1|fsm_state.state_idle              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.336      ;
; 1.076 ; i2c_master:i2c_master_1|clk_divider[2]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.342      ;
; 1.082 ; infrastructure:infrastructure_1|synchronize:synchronize_1|tmp_signal[1] ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.095      ; 1.363      ;
; 1.086 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.499      ; 1.771      ;
; 1.098 ; i2c_master:i2c_master_1|byte_count[0]                                   ; i2c_master:i2c_master_1|byte_count[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.354      ;
; 1.101 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[2]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.512      ; 1.799      ;
; 1.101 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[1]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.512      ; 1.799      ;
; 1.108 ; i2c_master:i2c_master_1|bit_count[1]                                    ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.373      ;
; 1.116 ; i2c_master:i2c_master_1|data[3]                                         ; i2c_master:i2c_master_1|data[3]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 1.398      ;
; 1.117 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|data[4]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.499      ; 1.802      ;
; 1.126 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[17]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.391      ;
; 1.126 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|scl                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.507      ; 1.819      ;
; 1.126 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[11]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.391      ;
; 1.142 ; i2c_master:i2c_master_1|clk_edge_mask[2]                                ; i2c_master:i2c_master_1|fsm_state.S_IDLE                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.407      ;
; 1.143 ; codec_controller:codec_controller_1|count[0]                            ; codec_controller:codec_controller_1|fsm_state.state_idle              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.409      ;
; 1.150 ; codec_controller:codec_controller_1|fsm_state.state_wait                ; codec_controller:codec_controller_1|fsm_state.state_idle              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.416      ;
; 1.157 ; i2c_master:i2c_master_1|write_done                                      ; codec_controller:codec_controller_1|fsm_state.state_idle              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.422      ;
; 1.166 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                  ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.431      ;
; 1.170 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[19]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.082      ; 1.438      ;
; 1.176 ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                            ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.499      ; 1.861      ;
; 1.176 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[21]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.082      ; 1.444      ;
; 1.176 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[20]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.082      ; 1.444      ;
; 1.178 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[5]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.076      ; 1.440      ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.407 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
; 1.084 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.000        ; 3.073      ; 4.605      ;
; 1.509 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.081      ; 1.776      ;
; 1.574 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; -0.500       ; 3.073      ; 4.595      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                         ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -1.249 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 2.166      ;
; -1.249 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 2.166      ;
; -1.249 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[3]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 2.166      ;
; -1.249 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 2.166      ;
; -1.249 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[0]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 2.166      ;
; -1.249 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 2.166      ;
; -1.240 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 2.159      ;
; -1.207 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|sda                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.127      ;
; -1.207 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.127      ;
; -1.207 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[2]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.127      ;
; -1.207 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.127      ;
; -1.207 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.127      ;
; -1.207 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.127      ;
; -1.207 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[0]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.127      ;
; -1.160 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[21]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 2.082      ;
; -1.160 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[20]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 2.082      ;
; -1.160 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[19]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 2.082      ;
; -1.160 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[18]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 2.082      ;
; -0.990 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 1.907      ;
; -0.990 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 1.907      ;
; -0.990 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[3]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 1.907      ;
; -0.990 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 1.907      ;
; -0.990 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[0]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 1.907      ;
; -0.990 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 1.907      ;
; -0.989 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 1.908      ;
; -0.985 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[0]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 1.904      ;
; -0.985 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_IDLE                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 1.904      ;
; -0.985 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_START                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 1.904      ;
; -0.985 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 1.904      ;
; -0.985 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 1.904      ;
; -0.985 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 1.904      ;
; -0.985 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[1]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 1.904      ;
; -0.985 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[0]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 1.904      ;
; -0.985 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 1.904      ;
; -0.960 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.088     ; 1.870      ;
; -0.960 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.088     ; 1.870      ;
; -0.935 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[9]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 1.851      ;
; -0.935 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[8]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 1.851      ;
; -0.935 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[7]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 1.851      ;
; -0.935 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[6]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 1.851      ;
; -0.935 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[5]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 1.851      ;
; -0.816 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[2]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.336      ; 2.150      ;
; -0.816 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.336      ; 2.150      ;
; -0.816 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.336      ; 2.150      ;
; -0.747 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[16]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.337      ; 2.082      ;
; -0.747 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[15]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.337      ; 2.082      ;
; -0.704 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[23]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.622      ;
; -0.704 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[22]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.622      ;
; -0.704 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[17]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.622      ;
; -0.704 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[14]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.622      ;
; -0.704 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[13]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.622      ;
; -0.704 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[12]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.622      ;
; -0.704 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[11]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.622      ;
; -0.704 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[10]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.622      ;
; -0.704 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|write_done                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.622      ;
; -0.704 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack_error                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.622      ;
; -0.704 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[4]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.622      ;
; -0.704 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.622      ;
; -0.704 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.622      ;
; -0.704 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.622      ;
; -0.544 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[4]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.325      ; 1.867      ;
; -0.544 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[3]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.325      ; 1.867      ;
; -0.544 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.325      ; 1.867      ;
; -0.544 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.325      ; 1.867      ;
; -0.522 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|scl                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.331      ; 1.851      ;
; -0.508 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_STOP                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.361      ; 1.867      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                         ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 1.019 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_STOP                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.539      ; 1.744      ;
; 1.042 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|scl                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.508      ; 1.736      ;
; 1.057 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[4]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.501      ; 1.744      ;
; 1.057 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[3]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.501      ; 1.744      ;
; 1.057 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.501      ; 1.744      ;
; 1.057 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.501      ; 1.744      ;
; 1.221 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[23]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.487      ;
; 1.221 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[22]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.487      ;
; 1.221 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[17]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.487      ;
; 1.221 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[14]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.487      ;
; 1.221 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[13]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.487      ;
; 1.221 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[12]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.487      ;
; 1.221 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[11]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.487      ;
; 1.221 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[10]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.487      ;
; 1.221 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|write_done                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.487      ;
; 1.221 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack_error                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.487      ;
; 1.221 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[4]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.487      ;
; 1.221 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.487      ;
; 1.221 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.487      ;
; 1.221 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.487      ;
; 1.250 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[16]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.514      ; 1.950      ;
; 1.250 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[15]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.514      ; 1.950      ;
; 1.315 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[2]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.513      ; 2.014      ;
; 1.315 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.513      ; 2.014      ;
; 1.315 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.513      ; 2.014      ;
; 1.473 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[9]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.077      ; 1.736      ;
; 1.473 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[8]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.077      ; 1.736      ;
; 1.473 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[7]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.077      ; 1.736      ;
; 1.473 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[6]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.077      ; 1.736      ;
; 1.473 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[5]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.077      ; 1.736      ;
; 1.484 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.750      ;
; 1.486 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.743      ;
; 1.486 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.743      ;
; 1.492 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.757      ;
; 1.492 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.757      ;
; 1.492 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[3]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.757      ;
; 1.492 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.757      ;
; 1.492 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[0]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.757      ;
; 1.492 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.757      ;
; 1.506 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[0]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.772      ;
; 1.506 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_IDLE                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.772      ;
; 1.506 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_START                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.772      ;
; 1.506 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.772      ;
; 1.506 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.772      ;
; 1.506 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.772      ;
; 1.506 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[1]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.772      ;
; 1.506 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[0]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.772      ;
; 1.506 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.772      ;
; 1.681 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[21]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.083      ; 1.950      ;
; 1.681 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[20]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.083      ; 1.950      ;
; 1.681 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[19]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.083      ; 1.950      ;
; 1.681 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[18]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.083      ; 1.950      ;
; 1.711 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.977      ;
; 1.712 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.977      ;
; 1.712 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.977      ;
; 1.712 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[3]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.977      ;
; 1.712 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.977      ;
; 1.712 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[0]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.977      ;
; 1.712 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.977      ;
; 1.728 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|sda                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 1.995      ;
; 1.728 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 1.995      ;
; 1.728 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[2]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 1.995      ;
; 1.728 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 1.995      ;
; 1.728 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 1.995      ;
; 1.728 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 1.995      ;
; 1.728 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[0]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 1.995      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                       ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                               ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
; 335.12 MHz ; 335.12 MHz      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ;                                                               ;
; 501.76 MHz ; 250.0 MHz       ; CLOCK_50                                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -1.984 ; -86.140       ;
; CLOCK_50                                                                 ; -1.073 ; -1.073        ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.339 ; 0.000         ;
; CLOCK_50                                                                 ; 0.364 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                             ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -1.034 ; -44.210       ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                             ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.910 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                  ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                 ; -3.000 ; -5.570        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -1.285 ; -88.665       ;
+--------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                         ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -1.984 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 2.913      ;
; -1.983 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|byte_count[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 2.900      ;
; -1.964 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|byte_count[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 2.880      ;
; -1.962 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[9]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 2.886      ;
; -1.962 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[8]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 2.886      ;
; -1.962 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[7]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 2.886      ;
; -1.962 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[6]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 2.886      ;
; -1.962 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[5]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 2.886      ;
; -1.959 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[21]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.068     ; 2.890      ;
; -1.959 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[20]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.068     ; 2.890      ;
; -1.959 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[19]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.068     ; 2.890      ;
; -1.959 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[18]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.068     ; 2.890      ;
; -1.937 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 2.866      ;
; -1.922 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[21]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.068     ; 2.853      ;
; -1.922 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[20]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.068     ; 2.853      ;
; -1.922 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[19]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.068     ; 2.853      ;
; -1.922 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[18]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.068     ; 2.853      ;
; -1.919 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[9]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 2.843      ;
; -1.919 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[8]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 2.843      ;
; -1.919 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[7]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 2.843      ;
; -1.919 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[6]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 2.843      ;
; -1.919 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[5]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 2.843      ;
; -1.905 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|byte_count[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 2.822      ;
; -1.884 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[9]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 2.808      ;
; -1.884 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[8]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 2.808      ;
; -1.884 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[7]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 2.808      ;
; -1.884 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[6]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 2.808      ;
; -1.884 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[5]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 2.808      ;
; -1.884 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 2.812      ;
; -1.881 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[21]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.068     ; 2.812      ;
; -1.881 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[20]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.068     ; 2.812      ;
; -1.881 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[19]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.068     ; 2.812      ;
; -1.881 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[18]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.068     ; 2.812      ;
; -1.860 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|bit_count[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 2.789      ;
; -1.860 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|bit_count[2]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 2.789      ;
; -1.860 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|bit_count[0]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 2.789      ;
; -1.857 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP               ; i2c_master:i2c_master_1|data[3]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.086     ; 2.770      ;
; -1.845 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                   ; i2c_master:i2c_master_1|byte_count[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 2.761      ;
; -1.841 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START              ; i2c_master:i2c_master_1|data[3]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.086     ; 2.754      ;
; -1.834 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|byte_count[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 2.750      ;
; -1.815 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|bit_count[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 2.744      ;
; -1.815 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|bit_count[2]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 2.744      ;
; -1.815 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|bit_count[0]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 2.744      ;
; -1.803 ; codec_controller:codec_controller_1|count[2]                    ; codec_controller:codec_controller_1|fsm_state.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.733      ;
; -1.791 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[9]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 2.714      ;
; -1.791 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[8]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 2.714      ;
; -1.791 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[7]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 2.714      ;
; -1.791 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[6]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 2.714      ;
; -1.791 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[5]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 2.714      ;
; -1.788 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[21]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.718      ;
; -1.788 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[20]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.718      ;
; -1.788 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[19]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.718      ;
; -1.788 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[18]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.718      ;
; -1.784 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[9]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 2.707      ;
; -1.784 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[8]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 2.707      ;
; -1.784 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[7]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 2.707      ;
; -1.784 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[6]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 2.707      ;
; -1.784 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[5]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.076     ; 2.707      ;
; -1.783 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP               ; i2c_master:i2c_master_1|sda                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.452     ; 2.330      ;
; -1.782 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|data[9]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 2.706      ;
; -1.782 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|data[8]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 2.706      ;
; -1.782 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|data[7]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 2.706      ;
; -1.782 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|data[6]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 2.706      ;
; -1.782 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|data[5]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 2.706      ;
; -1.781 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[21]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.711      ;
; -1.781 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[20]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.711      ;
; -1.781 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[19]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.711      ;
; -1.781 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[18]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.711      ;
; -1.779 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|data[21]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.068     ; 2.710      ;
; -1.779 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|data[20]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.068     ; 2.710      ;
; -1.779 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|data[19]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.068     ; 2.710      ;
; -1.779 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|data[18]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.068     ; 2.710      ;
; -1.767 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START              ; i2c_master:i2c_master_1|sda                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.452     ; 2.314      ;
; -1.753 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 2.681      ;
; -1.737 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 2.666      ;
; -1.737 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[3]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.296      ; 3.032      ;
; -1.737 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|bit_count[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 2.666      ;
; -1.737 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|bit_count[2]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 2.666      ;
; -1.737 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|bit_count[0]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 2.666      ;
; -1.715 ; i2c_master:i2c_master_1|bit_count[0]                            ; i2c_master:i2c_master_1|byte_count[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.083     ; 2.631      ;
; -1.713 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|byte_count[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.082     ; 2.630      ;
; -1.710 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[23]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 2.637      ;
; -1.710 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[22]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 2.637      ;
; -1.710 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[17]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 2.637      ;
; -1.710 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[14]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 2.637      ;
; -1.710 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[13]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 2.637      ;
; -1.710 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[12]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 2.637      ;
; -1.710 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[11]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 2.637      ;
; -1.710 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[10]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 2.637      ;
; -1.701 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                        ; i2c_master:i2c_master_1|data[9]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 2.625      ;
; -1.701 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                        ; i2c_master:i2c_master_1|data[8]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 2.625      ;
; -1.701 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                        ; i2c_master:i2c_master_1|data[7]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 2.625      ;
; -1.701 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                        ; i2c_master:i2c_master_1|data[6]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 2.625      ;
; -1.701 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                        ; i2c_master:i2c_master_1|data[5]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 2.625      ;
; -1.699 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[23]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 2.626      ;
; -1.699 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[22]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 2.626      ;
; -1.699 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[17]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 2.626      ;
; -1.699 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[14]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 2.626      ;
; -1.699 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[13]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 2.626      ;
; -1.699 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[12]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 2.626      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.073 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.500        ; 2.686      ; 4.461      ;
; -0.993 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.073     ; 1.919      ;
; -0.750 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 1.000        ; 2.686      ; 4.638      ;
; 0.243  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.073     ; 0.683      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                               ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.339 ; i2c_master:i2c_master_1|data[2]                                         ; i2c_master:i2c_master_1|data[2]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; i2c_master:i2c_master_1|data[1]                                         ; i2c_master:i2c_master_1|data[1]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.597      ;
; 0.340 ; i2c_master:i2c_master_1|scl                                             ; i2c_master:i2c_master_1|scl                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                      ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|sda                                             ; i2c_master:i2c_master_1|sda                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|bit_count[2]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                  ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|byte_count[0]                                   ; i2c_master:i2c_master_1|byte_count[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|byte_count[1]                                   ; i2c_master:i2c_master_1|byte_count[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|fsm_state.S_IDLE                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; codec_controller:codec_controller_1|fsm_state.state_idle                ; codec_controller:codec_controller_1|fsm_state.state_idle              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|ack                                             ; i2c_master:i2c_master_1|ack                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.608      ;
; 0.401 ; i2c_master:i2c_master_1|clk_divider[4]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.643      ;
; 0.425 ; codec_controller:codec_controller_1|fsm_state.state_start_write         ; i2c_master:i2c_master_1|fsm_state.S_IDLE                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.667      ;
; 0.508 ; i2c_master:i2c_master_1|data[18]                                        ; i2c_master:i2c_master_1|data[19]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.750      ;
; 0.510 ; i2c_master:i2c_master_1|data[7]                                         ; i2c_master:i2c_master_1|data[8]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 0.751      ;
; 0.511 ; i2c_master:i2c_master_1|data[5]                                         ; i2c_master:i2c_master_1|data[6]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 0.752      ;
; 0.524 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|fsm_state.S_STOP                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.124      ; 0.819      ;
; 0.548 ; infrastructure:infrastructure_1|synchronize:synchronize_2|tmp_signal[1] ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.790      ;
; 0.552 ; infrastructure:infrastructure_1|synchronize:synchronize_1|tmp_signal[0] ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.794      ;
; 0.559 ; i2c_master:i2c_master_1|data[14]                                        ; i2c_master:i2c_master_1|data[15]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.472      ; 1.202      ;
; 0.561 ; i2c_master:i2c_master_1|clk_divider[3]                                  ; i2c_master:i2c_master_1|clk_edge_mask[2]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.804      ;
; 0.569 ; i2c_master:i2c_master_1|data[15]                                        ; i2c_master:i2c_master_1|data[16]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.827      ;
; 0.583 ; i2c_master:i2c_master_1|data[10]                                        ; i2c_master:i2c_master_1|data[11]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.825      ;
; 0.585 ; i2c_master:i2c_master_1|data[11]                                        ; i2c_master:i2c_master_1|data[12]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.827      ;
; 0.585 ; i2c_master:i2c_master_1|clk_divider[2]                                  ; i2c_master:i2c_master_1|clk_divider[2]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.827      ;
; 0.586 ; i2c_master:i2c_master_1|data[19]                                        ; i2c_master:i2c_master_1|data[20]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.828      ;
; 0.587 ; i2c_master:i2c_master_1|data[22]                                        ; i2c_master:i2c_master_1|data[23]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; i2c_master:i2c_master_1|data[20]                                        ; i2c_master:i2c_master_1|data[21]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; i2c_master:i2c_master_1|data[13]                                        ; i2c_master:i2c_master_1|data[14]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.829      ;
; 0.588 ; i2c_master:i2c_master_1|data[6]                                         ; i2c_master:i2c_master_1|data[7]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 0.829      ;
; 0.590 ; i2c_master:i2c_master_1|data[8]                                         ; i2c_master:i2c_master_1|data[9]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 0.831      ;
; 0.602 ; i2c_master:i2c_master_1|clk_divider[3]                                  ; i2c_master:i2c_master_1|clk_divider[3]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.844      ;
; 0.624 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|bit_count[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.866      ;
; 0.641 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[15]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.471      ; 1.283      ;
; 0.641 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[16]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.471      ; 1.283      ;
; 0.665 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.907      ;
; 0.704 ; codec_controller:codec_controller_1|count[2]                            ; i2c_master:i2c_master_1|data[11]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.947      ;
; 0.713 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.955      ;
; 0.727 ; codec_controller:codec_controller_1|count[3]                            ; i2c_master:i2c_master_1|data[12]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 0.970      ;
; 0.731 ; i2c_master:i2c_master_1|data[17]                                        ; i2c_master:i2c_master_1|data[18]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 0.977      ;
; 0.740 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[0]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.470      ; 1.381      ;
; 0.741 ; i2c_master:i2c_master_1|data[12]                                        ; i2c_master:i2c_master_1|data[13]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.983      ;
; 0.747 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|bit_count[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.989      ;
; 0.766 ; i2c_master:i2c_master_1|clk_mask[1]                                     ; i2c_master:i2c_master_1|clk_edge_mask[2]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.008      ;
; 0.770 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.452      ; 1.393      ;
; 0.772 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.014      ;
; 0.787 ; i2c_master:i2c_master_1|ack_error                                       ; i2c_master:i2c_master_1|write_done                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.029      ;
; 0.791 ; i2c_master:i2c_master_1|clk_divider[0]                                  ; i2c_master:i2c_master_1|clk_divider[1]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.032      ;
; 0.796 ; i2c_master:i2c_master_1|clk_edge_mask[1]                                ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.039      ;
; 0.825 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[12]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.066      ;
; 0.825 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[13]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.066      ;
; 0.827 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[23]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.068      ;
; 0.827 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[14]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.068      ;
; 0.828 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[22]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.069      ;
; 0.836 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[8]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.066      ; 1.073      ;
; 0.836 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[7]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.066      ; 1.073      ;
; 0.837 ; codec_controller:codec_controller_1|count[0]                            ; i2c_master:i2c_master_1|data[9]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.068      ; 1.076      ;
; 0.849 ; i2c_master:i2c_master_1|clk_edge_mask[0]                                ; i2c_master:i2c_master_1|scl                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.463      ; 1.483      ;
; 0.850 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|byte_count[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.091      ;
; 0.872 ; i2c_master:i2c_master_1|clk_divider[2]                                  ; i2c_master:i2c_master_1|clk_divider[3]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.114      ;
; 0.889 ; codec_controller:codec_controller_1|fsm_state.state_start_write         ; i2c_master:i2c_master_1|data[2]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.470      ; 1.530      ;
; 0.889 ; codec_controller:codec_controller_1|fsm_state.state_start_write         ; i2c_master:i2c_master_1|data[1]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.470      ; 1.530      ;
; 0.890 ; i2c_master:i2c_master_1|clk_divider[3]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.132      ;
; 0.894 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.136      ;
; 0.914 ; i2c_master:i2c_master_1|data[0]                                         ; i2c_master:i2c_master_1|data[0]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 1.172      ;
; 0.924 ; i2c_master:i2c_master_1|clk_divider[3]                                  ; i2c_master:i2c_master_1|clk_mask[0]                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.167      ;
; 0.934 ; i2c_master:i2c_master_1|fsm_state.S_START                               ; i2c_master:i2c_master_1|byte_count[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.176      ;
; 0.938 ; codec_controller:codec_controller_1|count[1]                            ; i2c_master:i2c_master_1|data[4]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.455      ; 1.564      ;
; 0.940 ; i2c_master:i2c_master_1|clk_divider[1]                                  ; i2c_master:i2c_master_1|clk_divider[1]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.182      ;
; 0.943 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.453      ; 1.567      ;
; 0.965 ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                            ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.452      ; 1.588      ;
; 0.965 ; i2c_master:i2c_master_1|clk_edge_mask[2]                                ; i2c_master:i2c_master_1|scl                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.463      ; 1.599      ;
; 0.966 ; i2c_master:i2c_master_1|fsm_state.S_STOP                                ; i2c_master:i2c_master_1|scl                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.060      ; 1.197      ;
; 0.971 ; i2c_master:i2c_master_1|clk_divider[2]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.213      ;
; 0.979 ; i2c_master:i2c_master_1|byte_count[0]                                   ; i2c_master:i2c_master_1|byte_count[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.060      ; 1.210      ;
; 0.984 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[1]   ; codec_controller:codec_controller_1|fsm_state.state_idle              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.226      ;
; 1.000 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.452      ; 1.623      ;
; 1.009 ; i2c_master:i2c_master_1|bit_count[1]                                    ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.251      ;
; 1.011 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[2]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.470      ; 1.652      ;
; 1.011 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[1]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.470      ; 1.652      ;
; 1.012 ; infrastructure:infrastructure_1|synchronize:synchronize_1|tmp_signal[1] ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.085      ; 1.268      ;
; 1.023 ; i2c_master:i2c_master_1|data[3]                                         ; i2c_master:i2c_master_1|data[3]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 1.280      ;
; 1.030 ; codec_controller:codec_controller_1|count[0]                            ; codec_controller:codec_controller_1|fsm_state.state_idle              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.272      ;
; 1.034 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[17]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.275      ;
; 1.034 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|scl                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.463      ; 1.668      ;
; 1.037 ; i2c_master:i2c_master_1|clk_edge_mask[2]                                ; i2c_master:i2c_master_1|fsm_state.S_IDLE                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.279      ;
; 1.038 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[19]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.074      ; 1.283      ;
; 1.043 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|data[4]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.452      ; 1.666      ;
; 1.048 ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                            ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.290      ;
; 1.049 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[11]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.290      ;
; 1.055 ; i2c_master:i2c_master_1|clk_divider[0]                                  ; i2c_master:i2c_master_1|clk_divider[2]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.296      ;
; 1.059 ; codec_controller:codec_controller_1|fsm_state.state_wait                ; codec_controller:codec_controller_1|fsm_state.state_idle              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.301      ;
; 1.059 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[20]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.074      ; 1.304      ;
; 1.059 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[21]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.074      ; 1.304      ;
; 1.062 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                  ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.304      ;
; 1.064 ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                            ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.452      ; 1.687      ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.364 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.073      ; 0.608      ;
; 1.048 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.000        ; 2.787      ; 4.249      ;
; 1.345 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.073      ; 1.589      ;
; 1.410 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; -0.500       ; 2.787      ; 4.111      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                         ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -1.034 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|sda                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 1.964      ;
; -1.034 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 1.964      ;
; -1.034 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[2]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 1.964      ;
; -1.034 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 1.964      ;
; -1.034 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 1.964      ;
; -1.034 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 1.964      ;
; -1.034 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[0]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 1.964      ;
; -1.020 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.947      ;
; -1.020 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.947      ;
; -1.020 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[3]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.947      ;
; -1.020 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.947      ;
; -1.020 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[0]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.947      ;
; -1.020 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.947      ;
; -1.013 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 1.942      ;
; -0.985 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[21]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 1.917      ;
; -0.985 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[20]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 1.917      ;
; -0.985 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[19]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 1.917      ;
; -0.985 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[18]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 1.917      ;
; -0.810 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.737      ;
; -0.810 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.737      ;
; -0.810 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[3]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.737      ;
; -0.810 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.737      ;
; -0.810 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[0]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.737      ;
; -0.810 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.737      ;
; -0.809 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[0]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 1.738      ;
; -0.809 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_IDLE                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 1.738      ;
; -0.809 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_START                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 1.738      ;
; -0.809 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 1.738      ;
; -0.809 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 1.738      ;
; -0.809 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 1.738      ;
; -0.809 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[1]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 1.738      ;
; -0.809 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[0]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 1.738      ;
; -0.809 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 1.738      ;
; -0.809 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 1.738      ;
; -0.801 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 1.719      ;
; -0.801 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 1.719      ;
; -0.783 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[9]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 1.708      ;
; -0.783 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[8]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 1.708      ;
; -0.783 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[7]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 1.708      ;
; -0.783 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[6]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 1.708      ;
; -0.783 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[5]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 1.708      ;
; -0.673 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[2]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.313      ; 1.985      ;
; -0.673 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.313      ; 1.985      ;
; -0.673 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.313      ; 1.985      ;
; -0.604 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[16]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.314      ; 1.917      ;
; -0.604 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[15]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.314      ; 1.917      ;
; -0.532 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[23]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 1.460      ;
; -0.532 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[22]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 1.460      ;
; -0.532 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[17]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 1.460      ;
; -0.532 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[14]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 1.460      ;
; -0.532 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[13]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 1.460      ;
; -0.532 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[12]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 1.460      ;
; -0.532 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[11]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 1.460      ;
; -0.532 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[10]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 1.460      ;
; -0.532 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|write_done                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 1.460      ;
; -0.532 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack_error                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 1.460      ;
; -0.532 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[4]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 1.460      ;
; -0.532 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 1.460      ;
; -0.532 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 1.460      ;
; -0.532 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 1.460      ;
; -0.412 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[4]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.297      ; 1.708      ;
; -0.412 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[3]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.297      ; 1.708      ;
; -0.412 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.297      ; 1.708      ;
; -0.412 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.297      ; 1.708      ;
; -0.402 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|scl                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.307      ; 1.708      ;
; -0.376 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_STOP                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.333      ; 1.708      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                         ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_STOP                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.492      ; 1.573      ;
; 0.922 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|scl                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.464      ; 1.557      ;
; 0.948 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[4]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.454      ; 1.573      ;
; 0.948 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[3]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.454      ; 1.573      ;
; 0.948 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.454      ; 1.573      ;
; 0.948 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.454      ; 1.573      ;
; 1.103 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[16]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.472      ; 1.746      ;
; 1.103 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[15]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.472      ; 1.746      ;
; 1.121 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[23]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.363      ;
; 1.121 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[22]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.363      ;
; 1.121 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[17]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.363      ;
; 1.121 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[14]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.363      ;
; 1.121 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[13]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.363      ;
; 1.121 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[12]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.363      ;
; 1.121 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[11]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.363      ;
; 1.121 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[10]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.363      ;
; 1.121 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|write_done                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.363      ;
; 1.121 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack_error                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.363      ;
; 1.121 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[4]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.363      ;
; 1.121 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.363      ;
; 1.121 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.363      ;
; 1.121 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.363      ;
; 1.159 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[2]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.471      ; 1.801      ;
; 1.159 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.471      ; 1.801      ;
; 1.159 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.471      ; 1.801      ;
; 1.319 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[9]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.067      ; 1.557      ;
; 1.319 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[8]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.067      ; 1.557      ;
; 1.319 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[7]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.067      ; 1.557      ;
; 1.319 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[6]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.067      ; 1.557      ;
; 1.319 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[5]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.067      ; 1.557      ;
; 1.338 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.581      ;
; 1.343 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.061      ; 1.575      ;
; 1.343 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.061      ; 1.575      ;
; 1.346 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.587      ;
; 1.346 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.587      ;
; 1.346 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[3]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.587      ;
; 1.346 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.587      ;
; 1.346 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[0]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.587      ;
; 1.346 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.587      ;
; 1.359 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[0]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.602      ;
; 1.359 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_IDLE                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.602      ;
; 1.359 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_START                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.602      ;
; 1.359 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.602      ;
; 1.359 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.602      ;
; 1.359 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.602      ;
; 1.359 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[1]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.602      ;
; 1.359 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[0]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.602      ;
; 1.359 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.602      ;
; 1.500 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[21]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.746      ;
; 1.500 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[20]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.746      ;
; 1.500 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[19]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.746      ;
; 1.500 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[18]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.746      ;
; 1.537 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|sda                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.781      ;
; 1.537 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.781      ;
; 1.537 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[2]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.781      ;
; 1.537 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.781      ;
; 1.537 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.781      ;
; 1.537 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.781      ;
; 1.537 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[0]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.781      ;
; 1.565 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.072      ; 1.808      ;
; 1.566 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.807      ;
; 1.566 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.807      ;
; 1.566 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[3]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.807      ;
; 1.566 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.807      ;
; 1.566 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[0]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.807      ;
; 1.566 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.807      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -0.592 ; -18.466       ;
; CLOCK_50                                                                 ; -0.496 ; -0.496        ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.174 ; 0.000         ;
; CLOCK_50                                                                 ; 0.187 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                             ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -0.128 ; -2.232        ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                             ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.466 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                  ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                 ; -3.000 ; -5.700        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -1.000 ; -69.000       ;
+--------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -0.592 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[21]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 1.542      ;
; -0.592 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[20]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 1.542      ;
; -0.592 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[19]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 1.542      ;
; -0.592 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[18]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 1.542      ;
; -0.592 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[9]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.534      ;
; -0.592 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[8]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.534      ;
; -0.592 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[7]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.534      ;
; -0.592 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[6]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.534      ;
; -0.592 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[5]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.534      ;
; -0.578 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|byte_count[1]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.052     ; 1.513      ;
; -0.575 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.522      ;
; -0.575 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[21]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 1.525      ;
; -0.575 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[20]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 1.525      ;
; -0.575 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[19]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 1.525      ;
; -0.575 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[18]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 1.525      ;
; -0.575 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[9]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.517      ;
; -0.575 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[8]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.517      ;
; -0.575 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[7]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.517      ;
; -0.575 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[6]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.517      ;
; -0.575 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[5]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.517      ;
; -0.571 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|byte_count[1]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.051     ; 1.507      ;
; -0.549 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.496      ;
; -0.542 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|bit_count[1]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.489      ;
; -0.542 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|bit_count[2]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.489      ;
; -0.542 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|bit_count[0]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.489      ;
; -0.534 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[21]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 1.484      ;
; -0.534 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[20]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 1.484      ;
; -0.534 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[19]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 1.484      ;
; -0.534 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[18]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 1.484      ;
; -0.534 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[9]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.476      ;
; -0.534 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[8]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.476      ;
; -0.534 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[7]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.476      ;
; -0.534 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[6]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.476      ;
; -0.534 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|data[5]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.476      ;
; -0.533 ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; i2c_master:i2c_master_1|byte_count[1]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.051     ; 1.469      ;
; -0.516 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.462      ;
; -0.507 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP               ; i2c_master:i2c_master_1|data[3]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.049     ; 1.445      ;
; -0.496 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                   ; i2c_master:i2c_master_1|byte_count[1]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.052     ; 1.431      ;
; -0.494 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|data[21]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 1.444      ;
; -0.494 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|data[20]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 1.444      ;
; -0.494 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|data[19]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 1.444      ;
; -0.494 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|data[18]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 1.444      ;
; -0.494 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|data[9]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.436      ;
; -0.494 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|data[8]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.436      ;
; -0.494 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|data[7]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.436      ;
; -0.494 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|data[6]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.436      ;
; -0.494 ; i2c_master:i2c_master_1|fsm_state.S_START                       ; i2c_master:i2c_master_1|data[5]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.436      ;
; -0.490 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START              ; i2c_master:i2c_master_1|data[3]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.049     ; 1.428      ;
; -0.489 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|byte_count[1]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.052     ; 1.424      ;
; -0.468 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.415      ;
; -0.468 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[21]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 1.418      ;
; -0.468 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[20]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 1.418      ;
; -0.468 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[19]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 1.418      ;
; -0.468 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[18]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 1.418      ;
; -0.468 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[9]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.410      ;
; -0.468 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[8]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.410      ;
; -0.468 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[7]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.410      ;
; -0.468 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[6]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.410      ;
; -0.468 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|data[5]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.410      ;
; -0.467 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|bit_count[1]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.414      ;
; -0.467 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|bit_count[2]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.414      ;
; -0.467 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|bit_count[0]                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.414      ;
; -0.466 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[9]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.046     ; 1.407      ;
; -0.466 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[8]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.046     ; 1.407      ;
; -0.466 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[7]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.046     ; 1.407      ;
; -0.466 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[6]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.046     ; 1.407      ;
; -0.466 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[5]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.046     ; 1.407      ;
; -0.465 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[21]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.414      ;
; -0.465 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[20]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.414      ;
; -0.465 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[19]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.414      ;
; -0.465 ; i2c_master:i2c_master_1|bit_count[1]                            ; i2c_master:i2c_master_1|data[18]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.414      ;
; -0.464 ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; i2c_master:i2c_master_1|byte_count[1]                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.051     ; 1.400      ;
; -0.459 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[23]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.404      ;
; -0.459 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[22]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.404      ;
; -0.459 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[17]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.404      ;
; -0.459 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[14]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.404      ;
; -0.459 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[13]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.404      ;
; -0.459 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[12]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.404      ;
; -0.459 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[11]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.404      ;
; -0.459 ; codec_controller:codec_controller_1|fsm_state.state_start_write ; i2c_master:i2c_master_1|data[10]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.404      ;
; -0.455 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[9]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.046     ; 1.396      ;
; -0.455 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[8]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.046     ; 1.396      ;
; -0.455 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[7]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.046     ; 1.396      ;
; -0.455 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[6]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.046     ; 1.396      ;
; -0.455 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[5]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.046     ; 1.396      ;
; -0.454 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[21]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.403      ;
; -0.454 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[20]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.403      ;
; -0.454 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[19]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.403      ;
; -0.454 ; i2c_master:i2c_master_1|bit_count[2]                            ; i2c_master:i2c_master_1|data[18]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.403      ;
; -0.452 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[3]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.153      ; 1.592      ;
; -0.450 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP               ; i2c_master:i2c_master_1|sda                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.242     ; 1.195      ;
; -0.444 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START              ; i2c_master:i2c_master_1|sda                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.242     ; 1.189      ;
; -0.442 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[23]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.387      ;
; -0.442 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[22]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.387      ;
; -0.442 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[17]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.387      ;
; -0.442 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[14]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.387      ;
; -0.442 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[13]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.387      ;
; -0.442 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[12]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.387      ;
; -0.442 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[11]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.387      ;
; -0.442 ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; i2c_master:i2c_master_1|data[10]                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.387      ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.496 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.500        ; 1.514      ; 2.592      ;
; -0.054 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.043     ; 0.998      ;
; 0.218  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 1.000        ; 1.514      ; 2.378      ;
; 0.585  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.043     ; 0.359      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                               ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.174 ; i2c_master:i2c_master_1|scl                                             ; i2c_master:i2c_master_1|scl                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; i2c_master:i2c_master_1|data[2]                                         ; i2c_master:i2c_master_1|data[2]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; i2c_master:i2c_master_1|data[1]                                         ; i2c_master:i2c_master_1|data[1]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                      ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.182 ; i2c_master:i2c_master_1|sda                                             ; i2c_master:i2c_master_1|sda                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; i2c_master:i2c_master_1|bit_count[2]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                  ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; i2c_master:i2c_master_1|byte_count[0]                                   ; i2c_master:i2c_master_1|byte_count[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|fsm_state.S_IDLE                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; i2c_master:i2c_master_1|byte_count[1]                                   ; i2c_master:i2c_master_1|byte_count[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; codec_controller:codec_controller_1|fsm_state.state_idle                ; codec_controller:codec_controller_1|fsm_state.state_idle              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; i2c_master:i2c_master_1|ack                                             ; i2c_master:i2c_master_1|ack                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.189 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.200 ; i2c_master:i2c_master_1|clk_divider[4]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.325      ;
; 0.205 ; codec_controller:codec_controller_1|fsm_state.state_start_write         ; i2c_master:i2c_master_1|fsm_state.S_IDLE                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.330      ;
; 0.248 ; i2c_master:i2c_master_1|data[18]                                        ; i2c_master:i2c_master_1|data[19]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; i2c_master:i2c_master_1|data[5]                                         ; i2c_master:i2c_master_1|data[6]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.373      ;
; 0.249 ; i2c_master:i2c_master_1|data[7]                                         ; i2c_master:i2c_master_1|data[8]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.374      ;
; 0.255 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|fsm_state.S_STOP                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.066      ; 0.405      ;
; 0.263 ; infrastructure:infrastructure_1|synchronize:synchronize_2|tmp_signal[1] ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.387      ;
; 0.265 ; infrastructure:infrastructure_1|synchronize:synchronize_1|tmp_signal[0] ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.390      ;
; 0.267 ; i2c_master:i2c_master_1|data[14]                                        ; i2c_master:i2c_master_1|data[15]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.249      ; 0.600      ;
; 0.270 ; i2c_master:i2c_master_1|clk_divider[3]                                  ; i2c_master:i2c_master_1|clk_edge_mask[2]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.396      ;
; 0.283 ; i2c_master:i2c_master_1|data[15]                                        ; i2c_master:i2c_master_1|data[16]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.416      ;
; 0.289 ; i2c_master:i2c_master_1|data[10]                                        ; i2c_master:i2c_master_1|data[11]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.414      ;
; 0.290 ; i2c_master:i2c_master_1|data[19]                                        ; i2c_master:i2c_master_1|data[20]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; i2c_master:i2c_master_1|clk_divider[2]                                  ; i2c_master:i2c_master_1|clk_divider[2]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.415      ;
; 0.291 ; i2c_master:i2c_master_1|data[20]                                        ; i2c_master:i2c_master_1|data[21]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; i2c_master:i2c_master_1|data[11]                                        ; i2c_master:i2c_master_1|data[12]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; i2c_master:i2c_master_1|data[6]                                         ; i2c_master:i2c_master_1|data[7]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.416      ;
; 0.292 ; i2c_master:i2c_master_1|data[22]                                        ; i2c_master:i2c_master_1|data[23]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; i2c_master:i2c_master_1|data[13]                                        ; i2c_master:i2c_master_1|data[14]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; i2c_master:i2c_master_1|data[8]                                         ; i2c_master:i2c_master_1|data[9]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.417      ;
; 0.297 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|bit_count[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.422      ;
; 0.301 ; i2c_master:i2c_master_1|clk_divider[3]                                  ; i2c_master:i2c_master_1|clk_divider[3]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.426      ;
; 0.320 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[15]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.248      ; 0.652      ;
; 0.320 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[16]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.248      ; 0.652      ;
; 0.341 ; codec_controller:codec_controller_1|count[2]                            ; i2c_master:i2c_master_1|data[11]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.467      ;
; 0.343 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.468      ;
; 0.343 ; codec_controller:codec_controller_1|count[3]                            ; i2c_master:i2c_master_1|data[12]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.469      ;
; 0.356 ; i2c_master:i2c_master_1|data[17]                                        ; i2c_master:i2c_master_1|data[18]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.046      ; 0.486      ;
; 0.357 ; i2c_master:i2c_master_1|data[12]                                        ; i2c_master:i2c_master_1|data[13]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.482      ;
; 0.359 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|bit_count[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.484      ;
; 0.360 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[0]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.247      ; 0.691      ;
; 0.368 ; i2c_master:i2c_master_1|clk_mask[1]                                     ; i2c_master:i2c_master_1|clk_edge_mask[2]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.493      ;
; 0.370 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.495      ;
; 0.372 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.497      ;
; 0.378 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.242      ; 0.704      ;
; 0.379 ; i2c_master:i2c_master_1|ack_error                                       ; i2c_master:i2c_master_1|write_done                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.504      ;
; 0.385 ; i2c_master:i2c_master_1|clk_divider[0]                                  ; i2c_master:i2c_master_1|clk_divider[1]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.509      ;
; 0.406 ; i2c_master:i2c_master_1|clk_edge_mask[1]                                ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.532      ;
; 0.409 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[12]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.533      ;
; 0.409 ; codec_controller:codec_controller_1|count[0]                            ; i2c_master:i2c_master_1|data[9]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.532      ;
; 0.409 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[13]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.533      ;
; 0.410 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[23]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.534      ;
; 0.411 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|byte_count[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.535      ;
; 0.411 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[14]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.535      ;
; 0.412 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[22]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.536      ;
; 0.418 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[8]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.037      ; 0.539      ;
; 0.418 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[7]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.037      ; 0.539      ;
; 0.434 ; codec_controller:codec_controller_1|fsm_state.state_start_write         ; i2c_master:i2c_master_1|data[2]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.247      ; 0.765      ;
; 0.434 ; codec_controller:codec_controller_1|fsm_state.state_start_write         ; i2c_master:i2c_master_1|data[1]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.247      ; 0.765      ;
; 0.436 ; i2c_master:i2c_master_1|clk_edge_mask[0]                                ; i2c_master:i2c_master_1|scl                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.240      ; 0.760      ;
; 0.437 ; i2c_master:i2c_master_1|clk_divider[3]                                  ; i2c_master:i2c_master_1|clk_mask[0]                                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.563      ;
; 0.439 ; i2c_master:i2c_master_1|clk_divider[2]                                  ; i2c_master:i2c_master_1|clk_divider[3]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.564      ;
; 0.450 ; i2c_master:i2c_master_1|data[0]                                         ; i2c_master:i2c_master_1|data[0]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.583      ;
; 0.458 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.583      ;
; 0.459 ; i2c_master:i2c_master_1|clk_divider[3]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.584      ;
; 0.463 ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                            ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.242      ; 0.789      ;
; 0.468 ; i2c_master:i2c_master_1|clk_divider[1]                                  ; i2c_master:i2c_master_1|clk_divider[1]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.593      ;
; 0.470 ; i2c_master:i2c_master_1|fsm_state.S_START                               ; i2c_master:i2c_master_1|byte_count[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.595      ;
; 0.476 ; i2c_master:i2c_master_1|clk_edge_mask[2]                                ; i2c_master:i2c_master_1|scl                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.240      ; 0.800      ;
; 0.480 ; codec_controller:codec_controller_1|count[1]                            ; i2c_master:i2c_master_1|data[4]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.245      ; 0.809      ;
; 0.481 ; infrastructure:infrastructure_1|synchronize:synchronize_1|tmp_signal[1] ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.054      ; 0.619      ;
; 0.481 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[1]   ; codec_controller:codec_controller_1|fsm_state.state_idle              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.605      ;
; 0.484 ; i2c_master:i2c_master_1|fsm_state.S_STOP                                ; i2c_master:i2c_master_1|scl                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.029      ; 0.597      ;
; 0.487 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|data[4]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.242      ; 0.813      ;
; 0.491 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[2]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.247      ; 0.822      ;
; 0.491 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[1]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.247      ; 0.822      ;
; 0.493 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.242      ; 0.819      ;
; 0.502 ; i2c_master:i2c_master_1|clk_divider[2]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.627      ;
; 0.506 ; i2c_master:i2c_master_1|byte_count[0]                                   ; i2c_master:i2c_master_1|byte_count[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.030      ; 0.620      ;
; 0.508 ; i2c_master:i2c_master_1|data[3]                                         ; i2c_master:i2c_master_1|data[3]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.641      ;
; 0.510 ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                            ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.635      ;
; 0.515 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[17]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.639      ;
; 0.515 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[11]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.639      ;
; 0.515 ; i2c_master:i2c_master_1|bit_count[1]                                    ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.640      ;
; 0.517 ; i2c_master:i2c_master_1|write_done                                      ; codec_controller:codec_controller_1|fsm_state.state_idle              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.640      ;
; 0.520 ; codec_controller:codec_controller_1|count[0]                            ; codec_controller:codec_controller_1|fsm_state.state_idle              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.644      ;
; 0.523 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[19]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.045      ; 0.652      ;
; 0.526 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.243      ; 0.853      ;
; 0.526 ; i2c_master:i2c_master_1|clk_edge_mask[2]                                ; i2c_master:i2c_master_1|fsm_state.S_IDLE                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.651      ;
; 0.526 ; codec_controller:codec_controller_1|fsm_state.state_wait                ; codec_controller:codec_controller_1|fsm_state.state_idle              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.650      ;
; 0.527 ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                            ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.242      ; 0.853      ;
; 0.527 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[20]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.045      ; 0.656      ;
; 0.527 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[21]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.045      ; 0.656      ;
; 0.532 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|scl                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.240      ; 0.856      ;
; 0.534 ; i2c_master:i2c_master_1|data[21]                                        ; i2c_master:i2c_master_1|data[22]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.036      ; 0.654      ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.187 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.314      ;
; 0.387 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.000        ; 1.577      ; 2.183      ;
; 0.695 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.822      ;
; 1.074 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; -0.500       ; 1.577      ; 2.370      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                         ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -0.128 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|sda                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 1.076      ;
; -0.128 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 1.076      ;
; -0.128 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[2]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 1.076      ;
; -0.128 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 1.076      ;
; -0.128 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 1.076      ;
; -0.128 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 1.076      ;
; -0.128 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[0]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 1.076      ;
; -0.119 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.064      ;
; -0.119 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.064      ;
; -0.119 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[3]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.064      ;
; -0.119 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.064      ;
; -0.119 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[0]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.064      ;
; -0.119 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.064      ;
; -0.114 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.061      ;
; -0.099 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[21]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 1.050      ;
; -0.099 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[20]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 1.050      ;
; -0.099 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[19]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 1.050      ;
; -0.099 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[18]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 1.050      ;
; -0.011 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.050     ; 0.948      ;
; -0.011 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.050     ; 0.948      ;
; -0.010 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[0]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 0.957      ;
; -0.010 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_IDLE                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 0.957      ;
; -0.010 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_START                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 0.957      ;
; -0.010 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 0.957      ;
; -0.010 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 0.957      ;
; -0.010 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 0.957      ;
; -0.010 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[1]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 0.957      ;
; -0.010 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[0]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 0.957      ;
; -0.010 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 0.957      ;
; 0.012  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[9]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.044     ; 0.931      ;
; 0.012  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[8]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.044     ; 0.931      ;
; 0.012  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[7]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.044     ; 0.931      ;
; 0.012  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[6]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.044     ; 0.931      ;
; 0.012  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[5]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.044     ; 0.931      ;
; 0.037  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 0.908      ;
; 0.037  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 0.908      ;
; 0.037  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[3]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 0.908      ;
; 0.037  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 0.908      ;
; 0.037  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[0]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 0.908      ;
; 0.037  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 0.908      ;
; 0.039  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 0.908      ;
; 0.060  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[2]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.158      ; 1.085      ;
; 0.060  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.158      ; 1.085      ;
; 0.060  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.158      ; 1.085      ;
; 0.096  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[16]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.159      ; 1.050      ;
; 0.096  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[15]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.159      ; 1.050      ;
; 0.140  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[23]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 0.806      ;
; 0.140  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[22]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 0.806      ;
; 0.140  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[17]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 0.806      ;
; 0.140  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[14]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 0.806      ;
; 0.140  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[13]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 0.806      ;
; 0.140  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[12]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 0.806      ;
; 0.140  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[11]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 0.806      ;
; 0.140  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[10]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 0.806      ;
; 0.140  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|write_done                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 0.806      ;
; 0.140  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack_error                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 0.806      ;
; 0.140  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[4]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 0.806      ;
; 0.140  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 0.806      ;
; 0.140  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 0.806      ;
; 0.140  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 0.806      ;
; 0.199  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[4]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.154      ; 0.942      ;
; 0.199  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[3]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.154      ; 0.942      ;
; 0.199  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.154      ; 0.942      ;
; 0.199  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.154      ; 0.942      ;
; 0.207  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|scl                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.151      ; 0.931      ;
; 0.216  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_STOP                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.171      ; 0.942      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                         ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.466 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_STOP                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.261      ; 0.811      ;
; 0.481 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|scl                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.241      ; 0.806      ;
; 0.483 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[4]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.244      ; 0.811      ;
; 0.483 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[3]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.244      ; 0.811      ;
; 0.483 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.244      ; 0.811      ;
; 0.483 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.244      ; 0.811      ;
; 0.570 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[23]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.695      ;
; 0.570 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[22]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.695      ;
; 0.570 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[17]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.695      ;
; 0.570 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[14]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.695      ;
; 0.570 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[13]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.695      ;
; 0.570 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[12]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.695      ;
; 0.570 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[11]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.695      ;
; 0.570 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[10]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.695      ;
; 0.570 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|write_done                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.695      ;
; 0.570 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack_error                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.695      ;
; 0.570 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[4]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.695      ;
; 0.570 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.695      ;
; 0.570 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.695      ;
; 0.570 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.695      ;
; 0.574 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[16]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.249      ; 0.907      ;
; 0.574 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[15]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.249      ; 0.907      ;
; 0.599 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[2]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.248      ; 0.931      ;
; 0.599 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.248      ; 0.931      ;
; 0.599 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.248      ; 0.931      ;
; 0.684 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[9]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 0.806      ;
; 0.684 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[8]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 0.806      ;
; 0.684 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[7]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 0.806      ;
; 0.684 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[6]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 0.806      ;
; 0.684 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[5]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 0.806      ;
; 0.692 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[0]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.818      ;
; 0.692 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_IDLE                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.818      ;
; 0.692 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_START                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.818      ;
; 0.692 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[1]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.818      ;
; 0.692 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[2]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.818      ;
; 0.692 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[0]                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.818      ;
; 0.692 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[1]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.818      ;
; 0.692 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[0]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.818      ;
; 0.692 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.818      ;
; 0.702 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.031      ; 0.817      ;
; 0.702 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.031      ; 0.817      ;
; 0.723 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.849      ;
; 0.729 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.852      ;
; 0.729 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_state.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.852      ;
; 0.729 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[3]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.852      ;
; 0.729 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.852      ;
; 0.729 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[0]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.852      ;
; 0.729 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.852      ;
; 0.777 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[21]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.046      ; 0.907      ;
; 0.777 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[20]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.046      ; 0.907      ;
; 0.777 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[19]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.046      ; 0.907      ;
; 0.777 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[18]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.046      ; 0.907      ;
; 0.795 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|sda                                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 0.922      ;
; 0.795 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 0.922      ;
; 0.795 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[2]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 0.922      ;
; 0.795 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 0.922      ;
; 0.795 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 0.922      ;
; 0.795 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                   ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 0.922      ;
; 0.795 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[0]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 0.922      ;
; 0.807 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_start_write ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.933      ;
; 0.811 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_idle        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.934      ;
; 0.811 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_state.state_wait        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.934      ;
; 0.811 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[3]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.934      ;
; 0.811 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[1]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.934      ;
; 0.811 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[0]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.934      ;
; 0.811 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[2]                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.039      ; 0.934      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                     ;
+---------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                                     ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                          ; -2.270   ; 0.174 ; -1.249   ; 0.466   ; -3.000              ;
;  CLOCK_50                                                                 ; -1.221   ; 0.187 ; N/A      ; N/A     ; -3.000              ;
;  infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -2.270   ; 0.174 ; -1.249   ; 0.466   ; -1.285              ;
; Design-wide TNS                                                           ; -101.568 ; 0.0   ; -54.287  ; 0.0     ; -94.235             ;
;  CLOCK_50                                                                 ; -1.221   ; 0.000 ; N/A      ; N/A     ; -5.700              ;
;  infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -100.347 ; 0.000 ; -54.287  ; 0.000   ; -88.665             ;
+---------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_26                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                 ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                 ; CLOCK_50                                                                 ; 2        ; 0        ; 0        ; 0        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; 1        ; 1        ; 0        ; 0        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 741      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                  ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                 ; CLOCK_50                                                                 ; 2        ; 0        ; 0        ; 0        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; 1        ; 1        ; 0        ; 0        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 741      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                              ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 66       ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                               ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 66       ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 9     ; 9    ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                     ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------+-------------+
; Target                                                                   ; Clock                                                                    ; Type ; Status      ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------+-------------+
; CLOCK_50                                                                 ; CLOCK_50                                                                 ; Base ; Constrained ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; Base ; Constrained ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; I2C_SDAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; I2C_SDAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu May 16 21:24:41 2019
Info: Command: quartus_sta synthi_top_codec_control -c synthi_top_codec_control
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'synthi_top_codec_control.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.270
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.270            -100.347 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):    -1.221              -1.221 CLOCK_50 
Info (332146): Worst-case hold slack is 0.386
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.386               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):     0.407               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -1.249
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.249             -54.287 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case removal slack is 1.019
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.019               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.570 CLOCK_50 
    Info (332119):    -1.285             -88.665 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.984
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.984             -86.140 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):    -1.073              -1.073 CLOCK_50 
Info (332146): Worst-case hold slack is 0.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.339               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):     0.364               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -1.034
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.034             -44.210 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case removal slack is 0.910
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.910               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.570 CLOCK_50 
    Info (332119):    -1.285             -88.665 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.592
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.592             -18.466 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):    -0.496              -0.496 CLOCK_50 
Info (332146): Worst-case hold slack is 0.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.174               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):     0.187               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -0.128
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.128              -2.232 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case removal slack is 0.466
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.466               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.700 CLOCK_50 
    Info (332119):    -1.000             -69.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4850 megabytes
    Info: Processing ended: Thu May 16 21:24:48 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:04


