Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Feb 12 20:15:04 2025
| Host         : ArchDesktop running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                                 Violations  
-------  --------  ------------------------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert                2           
SYNTH-6  Warning   Timing of a RAM block might be sub-optimal  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.522        0.000                      0                 6865        0.060        0.000                      0                 6865        3.000        0.000                       0                  2611  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clk_pin    {0.000 5.000}      10.000          100.000         
  clkfb        {0.000 5.000}      10.000          100.000         
  internalClk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                      3.000        0.000                       0                     1  
  clkfb                                                                                                                                                          8.751        0.000                       0                     2  
  internalClk        0.522        0.000                      0                 4262        0.060        0.000                      0                 4262        9.500        0.000                       0                  2608  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  internalClk        internalClk             10.512        0.000                      0                 2603        0.640        0.000                      0                 2603  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkfb                       
(none)        internalClk                 
(none)                      internalClk   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { externalClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockGenerator/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  internalClk
  To Clock:  internalClk

Setup :            0  Failing Endpoints,  Worst Slack        0.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[840]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        19.246ns  (logic 4.964ns (25.792%)  route 14.282ns (74.208%))
  Logic Levels:           22  (CARRY4=1 LUT2=2 LUT4=6 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 25.750 - 20.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.560     6.097    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X35Y12         FDCE                                         r  CPU_Core_inst/CU/procState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDCE (Prop_fdce_C_Q)         0.456     6.553 r  CPU_Core_inst/CU/procState_reg[0]/Q
                         net (fo=19, routed)          0.861     7.415    CPU_Core_inst/CU/procState_reg_n_0_[0]
    SLICE_X33Y13         LUT4 (Prop_lut4_I0_O)        0.124     7.539 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_5/O
                         net (fo=21, routed)          0.899     8.438    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X31Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.562 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[71]_i_11/O
                         net (fo=1, routed)           0.000     8.562    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[71]_i_11_n_0
    SLICE_X31Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     8.774 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[71]_i_8/O
                         net (fo=1, routed)           0.729     9.503    CPU_Core_inst/CU/debugSignalsReg_reg[71]_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I3_O)        0.325     9.828 f  CPU_Core_inst/CU/debugSignalsReg[71]_i_3/O
                         net (fo=1, routed)           0.575    10.403    CPU_Core_inst/CU/debugSignalsReg[71]_i_3_n_0
    SLICE_X31Y9          LUT5 (Prop_lut5_I4_O)        0.326    10.729 f  CPU_Core_inst/CU/debugSignalsReg[71]_i_1/O
                         net (fo=29, routed)          1.224    11.953    CPU_Core_inst/CU/D[10]
    SLICE_X15Y5          LUT2 (Prop_lut2_I0_O)        0.150    12.103 f  CPU_Core_inst/CU/debugSignalsReg[836]_i_13/O
                         net (fo=58, routed)          1.257    13.360    CPU_Core_inst/CU/debugSignalsReg[836]_i_13_n_0
    SLICE_X28Y4          LUT4 (Prop_lut4_I2_O)        0.354    13.714 r  CPU_Core_inst/CU/debugSignalsReg[822]_i_13/O
                         net (fo=4, routed)           0.919    14.632    CPU_Core_inst/CU/debugSignalsReg[822]_i_13_n_0
    SLICE_X14Y4          LUT5 (Prop_lut5_I2_O)        0.352    14.984 r  CPU_Core_inst/CU/debugSignalsReg[818]_i_12/O
                         net (fo=1, routed)           0.594    15.578    CPU_Core_inst/CU/debugSignalsReg[818]_i_12_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I5_O)        0.328    15.906 r  CPU_Core_inst/CU/debugSignalsReg[818]_i_11/O
                         net (fo=2, routed)           0.464    16.370    CPU_Core_inst/CU/debugSignalsReg[818]_i_11_n_0
    SLICE_X14Y3          LUT4 (Prop_lut4_I2_O)        0.124    16.494 r  CPU_Core_inst/CU/debugSignalsReg[817]_i_9/O
                         net (fo=1, routed)           0.547    17.041    CPU_Core_inst/CU/debugSignalsReg[817]_i_9_n_0
    SLICE_X15Y5          LUT5 (Prop_lut5_I4_O)        0.124    17.165 r  CPU_Core_inst/CU/debugSignalsReg[817]_i_5/O
                         net (fo=2, routed)           0.763    17.928    CPU_Core_inst/CU/debugSignalsReg[817]_i_5_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.052 r  CPU_Core_inst/CU/debugSignalsReg[817]_i_1/O
                         net (fo=17, routed)          0.779    18.831    CPU_Core_inst/CU/D[180]
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.124    18.955 r  CPU_Core_inst/CU/resultReg[15]_i_12/O
                         net (fo=1, routed)           0.000    18.955    CPU_Core_inst/CU/resultReg[15]_i_12_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    19.502 f  CPU_Core_inst/CU/resultReg_reg[15]_i_5/O[2]
                         net (fo=1, routed)           0.795    20.297    CPU_Core_inst/CU/resultReg_reg[15]_i_5_n_5
    SLICE_X40Y7          LUT6 (Prop_lut6_I1_O)        0.302    20.599 f  CPU_Core_inst/CU/resultReg[14]_i_9/O
                         net (fo=1, routed)           0.311    20.909    CPU_Core_inst/CU/resultReg[14]_i_9_n_0
    SLICE_X44Y7          LUT5 (Prop_lut5_I0_O)        0.124    21.033 f  CPU_Core_inst/CU/resultReg[14]_i_3/O
                         net (fo=1, routed)           0.424    21.457    CPU_Core_inst/CU/resultReg[14]_i_3_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I4_O)        0.124    21.581 f  CPU_Core_inst/CU/resultReg[14]_i_1/O
                         net (fo=4, routed)           0.916    22.497    CPU_Core_inst/CU/D[150]
    SLICE_X48Y9          LUT4 (Prop_lut4_I2_O)        0.124    22.621 r  CPU_Core_inst/CU/flagsReg[3]_i_11/O
                         net (fo=1, routed)           0.433    23.055    CPU_Core_inst/CU/flagsReg[3]_i_11_n_0
    SLICE_X48Y9          LUT4 (Prop_lut4_I0_O)        0.124    23.179 r  CPU_Core_inst/CU/flagsReg[3]_i_10/O
                         net (fo=1, routed)           0.416    23.595    CPU_Core_inst/CU/flagsReg[3]_i_10_n_0
    SLICE_X48Y10         LUT6 (Prop_lut6_I1_O)        0.124    23.719 r  CPU_Core_inst/CU/flagsReg[3]_i_6/O
                         net (fo=1, routed)           0.636    24.355    CPU_Core_inst/CU/flagsReg[3]_i_6_n_0
    SLICE_X47Y11         LUT5 (Prop_lut5_I1_O)        0.124    24.479 r  CPU_Core_inst/CU/flagsReg[3]_i_3/O
                         net (fo=1, routed)           0.410    24.889    CPU_Core_inst/CU/flagsReg[3]_i_3_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I5_O)        0.124    25.013 r  CPU_Core_inst/CU/flagsReg[3]_i_1/O
                         net (fo=2, routed)           0.331    25.344    memoryMapping_inst/D[746]
    SLICE_X45Y11         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[840]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.445    25.750    memoryMapping_inst/internalClk_BUFG
    SLICE_X45Y11         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[840]/C
                         clock pessimism              0.240    25.990    
                         clock uncertainty           -0.082    25.909    
    SLICE_X45Y11         FDCE (Setup_fdce_C_D)       -0.043    25.866    memoryMapping_inst/debugSignalsReg_reg[840]
  -------------------------------------------------------------------
                         required time                         25.866    
                         arrival time                         -25.344    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        18.915ns  (logic 4.964ns (26.243%)  route 13.951ns (73.757%))
  Logic Levels:           22  (CARRY4=1 LUT2=2 LUT4=6 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 25.749 - 20.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.560     6.097    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X35Y12         FDCE                                         r  CPU_Core_inst/CU/procState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDCE (Prop_fdce_C_Q)         0.456     6.553 r  CPU_Core_inst/CU/procState_reg[0]/Q
                         net (fo=19, routed)          0.861     7.415    CPU_Core_inst/CU/procState_reg_n_0_[0]
    SLICE_X33Y13         LUT4 (Prop_lut4_I0_O)        0.124     7.539 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_5/O
                         net (fo=21, routed)          0.899     8.438    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X31Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.562 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[71]_i_11/O
                         net (fo=1, routed)           0.000     8.562    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[71]_i_11_n_0
    SLICE_X31Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     8.774 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[71]_i_8/O
                         net (fo=1, routed)           0.729     9.503    CPU_Core_inst/CU/debugSignalsReg_reg[71]_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I3_O)        0.325     9.828 f  CPU_Core_inst/CU/debugSignalsReg[71]_i_3/O
                         net (fo=1, routed)           0.575    10.403    CPU_Core_inst/CU/debugSignalsReg[71]_i_3_n_0
    SLICE_X31Y9          LUT5 (Prop_lut5_I4_O)        0.326    10.729 f  CPU_Core_inst/CU/debugSignalsReg[71]_i_1/O
                         net (fo=29, routed)          1.224    11.953    CPU_Core_inst/CU/D[10]
    SLICE_X15Y5          LUT2 (Prop_lut2_I0_O)        0.150    12.103 f  CPU_Core_inst/CU/debugSignalsReg[836]_i_13/O
                         net (fo=58, routed)          1.257    13.360    CPU_Core_inst/CU/debugSignalsReg[836]_i_13_n_0
    SLICE_X28Y4          LUT4 (Prop_lut4_I2_O)        0.354    13.714 r  CPU_Core_inst/CU/debugSignalsReg[822]_i_13/O
                         net (fo=4, routed)           0.919    14.632    CPU_Core_inst/CU/debugSignalsReg[822]_i_13_n_0
    SLICE_X14Y4          LUT5 (Prop_lut5_I2_O)        0.352    14.984 r  CPU_Core_inst/CU/debugSignalsReg[818]_i_12/O
                         net (fo=1, routed)           0.594    15.578    CPU_Core_inst/CU/debugSignalsReg[818]_i_12_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I5_O)        0.328    15.906 r  CPU_Core_inst/CU/debugSignalsReg[818]_i_11/O
                         net (fo=2, routed)           0.464    16.370    CPU_Core_inst/CU/debugSignalsReg[818]_i_11_n_0
    SLICE_X14Y3          LUT4 (Prop_lut4_I2_O)        0.124    16.494 r  CPU_Core_inst/CU/debugSignalsReg[817]_i_9/O
                         net (fo=1, routed)           0.547    17.041    CPU_Core_inst/CU/debugSignalsReg[817]_i_9_n_0
    SLICE_X15Y5          LUT5 (Prop_lut5_I4_O)        0.124    17.165 r  CPU_Core_inst/CU/debugSignalsReg[817]_i_5/O
                         net (fo=2, routed)           0.763    17.928    CPU_Core_inst/CU/debugSignalsReg[817]_i_5_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.052 r  CPU_Core_inst/CU/debugSignalsReg[817]_i_1/O
                         net (fo=17, routed)          0.779    18.831    CPU_Core_inst/CU/D[180]
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.124    18.955 r  CPU_Core_inst/CU/resultReg[15]_i_12/O
                         net (fo=1, routed)           0.000    18.955    CPU_Core_inst/CU/resultReg[15]_i_12_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    19.502 f  CPU_Core_inst/CU/resultReg_reg[15]_i_5/O[2]
                         net (fo=1, routed)           0.795    20.297    CPU_Core_inst/CU/resultReg_reg[15]_i_5_n_5
    SLICE_X40Y7          LUT6 (Prop_lut6_I1_O)        0.302    20.599 f  CPU_Core_inst/CU/resultReg[14]_i_9/O
                         net (fo=1, routed)           0.311    20.909    CPU_Core_inst/CU/resultReg[14]_i_9_n_0
    SLICE_X44Y7          LUT5 (Prop_lut5_I0_O)        0.124    21.033 f  CPU_Core_inst/CU/resultReg[14]_i_3/O
                         net (fo=1, routed)           0.424    21.457    CPU_Core_inst/CU/resultReg[14]_i_3_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I4_O)        0.124    21.581 f  CPU_Core_inst/CU/resultReg[14]_i_1/O
                         net (fo=4, routed)           0.916    22.497    CPU_Core_inst/CU/D[150]
    SLICE_X48Y9          LUT4 (Prop_lut4_I2_O)        0.124    22.621 r  CPU_Core_inst/CU/flagsReg[3]_i_11/O
                         net (fo=1, routed)           0.433    23.055    CPU_Core_inst/CU/flagsReg[3]_i_11_n_0
    SLICE_X48Y9          LUT4 (Prop_lut4_I0_O)        0.124    23.179 r  CPU_Core_inst/CU/flagsReg[3]_i_10/O
                         net (fo=1, routed)           0.416    23.595    CPU_Core_inst/CU/flagsReg[3]_i_10_n_0
    SLICE_X48Y10         LUT6 (Prop_lut6_I1_O)        0.124    23.719 r  CPU_Core_inst/CU/flagsReg[3]_i_6/O
                         net (fo=1, routed)           0.636    24.355    CPU_Core_inst/CU/flagsReg[3]_i_6_n_0
    SLICE_X47Y11         LUT5 (Prop_lut5_I1_O)        0.124    24.479 r  CPU_Core_inst/CU/flagsReg[3]_i_3/O
                         net (fo=1, routed)           0.410    24.889    CPU_Core_inst/CU/flagsReg[3]_i_3_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I5_O)        0.124    25.013 r  CPU_Core_inst/CU/flagsReg[3]_i_1/O
                         net (fo=2, routed)           0.000    25.013    CPU_Core_inst/ALU_inst/D[64]
    SLICE_X44Y12         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.444    25.749    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X44Y12         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
                         clock pessimism              0.240    25.989    
                         clock uncertainty           -0.082    25.908    
    SLICE_X44Y12         FDCE (Setup_fdce_C_D)        0.029    25.937    CPU_Core_inst/ALU_inst/flagsReg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.937    
                         arrival time                         -25.013    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[837]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.605ns  (logic 5.871ns (33.349%)  route 11.734ns (66.651%))
  Logic Levels:           25  (CARRY4=10 LUT2=2 LUT4=4 LUT5=6 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 25.747 - 20.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.560     6.097    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X35Y12         FDCE                                         r  CPU_Core_inst/CU/procState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDCE (Prop_fdce_C_Q)         0.456     6.553 r  CPU_Core_inst/CU/procState_reg[0]/Q
                         net (fo=19, routed)          0.861     7.415    CPU_Core_inst/CU/procState_reg_n_0_[0]
    SLICE_X33Y13         LUT4 (Prop_lut4_I0_O)        0.124     7.539 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_5/O
                         net (fo=21, routed)          0.899     8.438    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X31Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.562 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[71]_i_11/O
                         net (fo=1, routed)           0.000     8.562    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[71]_i_11_n_0
    SLICE_X31Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     8.774 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[71]_i_8/O
                         net (fo=1, routed)           0.729     9.503    CPU_Core_inst/CU/debugSignalsReg_reg[71]_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I3_O)        0.325     9.828 f  CPU_Core_inst/CU/debugSignalsReg[71]_i_3/O
                         net (fo=1, routed)           0.575    10.403    CPU_Core_inst/CU/debugSignalsReg[71]_i_3_n_0
    SLICE_X31Y9          LUT5 (Prop_lut5_I4_O)        0.326    10.729 f  CPU_Core_inst/CU/debugSignalsReg[71]_i_1/O
                         net (fo=29, routed)          1.224    11.953    CPU_Core_inst/CU/D[10]
    SLICE_X15Y5          LUT2 (Prop_lut2_I0_O)        0.150    12.103 f  CPU_Core_inst/CU/debugSignalsReg[836]_i_13/O
                         net (fo=58, routed)          1.415    13.518    CPU_Core_inst/CU/debugSignalsReg[836]_i_13_n_0
    SLICE_X28Y4          LUT2 (Prop_lut2_I1_O)        0.352    13.870 r  CPU_Core_inst/CU/debugSignalsReg[836]_i_4/O
                         net (fo=20, routed)          0.596    14.466    CPU_Core_inst/CU/debugSignalsReg[836]_i_4_n_0
    SLICE_X29Y0          LUT5 (Prop_lut5_I1_O)        0.332    14.798 r  CPU_Core_inst/CU/debugSignalsReg[806]_i_15/O
                         net (fo=1, routed)           0.301    15.099    CPU_Core_inst/CU/debugSignalsReg[806]_i_15_n_0
    SLICE_X31Y0          LUT6 (Prop_lut6_I5_O)        0.124    15.223 r  CPU_Core_inst/CU/debugSignalsReg[806]_i_12/O
                         net (fo=1, routed)           0.764    15.987    CPU_Core_inst/CU/debugSignalsReg[806]_i_12_n_0
    SLICE_X38Y2          LUT5 (Prop_lut5_I0_O)        0.124    16.111 r  CPU_Core_inst/CU/debugSignalsReg[806]_i_8/O
                         net (fo=3, routed)           0.634    16.744    CPU_Core_inst/CU/debugSignalsReg[806]_i_8_n_0
    SLICE_X39Y2          LUT4 (Prop_lut4_I0_O)        0.124    16.868 r  CPU_Core_inst/CU/debugSignalsReg[805]_i_6/O
                         net (fo=3, routed)           0.639    17.507    CPU_Core_inst/CU/debugSignalsReg[805]_i_6_n_0
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.124    17.631 r  CPU_Core_inst/CU/debugSignalsReg[805]_i_1/O
                         net (fo=20, routed)          0.553    18.185    CPU_Core_inst/CU/D[168]
    SLICE_X32Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.765 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_187/CO[3]
                         net (fo=1, routed)           0.000    18.765    CPU_Core_inst/CU/flagsReg_reg[0]_i_187_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.879 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000    18.879    CPU_Core_inst/CU/flagsReg_reg[0]_i_163_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.993 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_162/CO[3]
                         net (fo=1, routed)           0.000    18.993    CPU_Core_inst/CU/flagsReg_reg[0]_i_162_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.107 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000    19.107    CPU_Core_inst/CU/flagsReg_reg[0]_i_135_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.221 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    19.221    CPU_Core_inst/CU/flagsReg_reg[0]_i_134_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.335 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    19.335    CPU_Core_inst/CU/flagsReg_reg[0]_i_91_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.449 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    19.449    CPU_Core_inst/CU/flagsReg_reg[0]_i_58_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.688 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_28/O[2]
                         net (fo=2, routed)           0.816    20.503    CPU_Core_inst/CU/ALU_inst/CarryFlag1[31]
    SLICE_X33Y9          LUT4 (Prop_lut4_I0_O)        0.302    20.805 r  CPU_Core_inst/CU/flagsReg[0]_i_54/O
                         net (fo=1, routed)           0.000    20.805    CPU_Core_inst/CU/flagsReg[0]_i_54_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.206 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.206    CPU_Core_inst/CU/flagsReg_reg[0]_i_27_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.477 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_7/CO[0]
                         net (fo=1, routed)           0.704    22.181    CPU_Core_inst/CU/ALU_inst/data4
    SLICE_X38Y14         LUT5 (Prop_lut5_I3_O)        0.373    22.554 r  CPU_Core_inst/CU/flagsReg[0]_i_2/O
                         net (fo=1, routed)           0.403    22.957    CPU_Core_inst/CU/flagsReg[0]_i_2_n_0
    SLICE_X39Y12         LUT5 (Prop_lut5_I0_O)        0.124    23.081 r  CPU_Core_inst/CU/flagsReg[0]_i_1/O
                         net (fo=2, routed)           0.621    23.702    memoryMapping_inst/D[744]
    SLICE_X39Y11         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[837]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.442    25.747    memoryMapping_inst/internalClk_BUFG
    SLICE_X39Y11         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[837]/C
                         clock pessimism              0.240    25.987    
                         clock uncertainty           -0.082    25.906    
    SLICE_X39Y11         FDCE (Setup_fdce_C_D)       -0.067    25.839    memoryMapping_inst/debugSignalsReg_reg[837]
  -------------------------------------------------------------------
                         required time                         25.839    
                         arrival time                         -23.702    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.275ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.465ns  (logic 5.871ns (33.616%)  route 11.594ns (66.384%))
  Logic Levels:           25  (CARRY4=10 LUT2=2 LUT4=4 LUT5=6 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 25.746 - 20.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.560     6.097    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X35Y12         FDCE                                         r  CPU_Core_inst/CU/procState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDCE (Prop_fdce_C_Q)         0.456     6.553 r  CPU_Core_inst/CU/procState_reg[0]/Q
                         net (fo=19, routed)          0.861     7.415    CPU_Core_inst/CU/procState_reg_n_0_[0]
    SLICE_X33Y13         LUT4 (Prop_lut4_I0_O)        0.124     7.539 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_5/O
                         net (fo=21, routed)          0.899     8.438    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X31Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.562 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[71]_i_11/O
                         net (fo=1, routed)           0.000     8.562    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[71]_i_11_n_0
    SLICE_X31Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     8.774 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[71]_i_8/O
                         net (fo=1, routed)           0.729     9.503    CPU_Core_inst/CU/debugSignalsReg_reg[71]_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I3_O)        0.325     9.828 f  CPU_Core_inst/CU/debugSignalsReg[71]_i_3/O
                         net (fo=1, routed)           0.575    10.403    CPU_Core_inst/CU/debugSignalsReg[71]_i_3_n_0
    SLICE_X31Y9          LUT5 (Prop_lut5_I4_O)        0.326    10.729 f  CPU_Core_inst/CU/debugSignalsReg[71]_i_1/O
                         net (fo=29, routed)          1.224    11.953    CPU_Core_inst/CU/D[10]
    SLICE_X15Y5          LUT2 (Prop_lut2_I0_O)        0.150    12.103 f  CPU_Core_inst/CU/debugSignalsReg[836]_i_13/O
                         net (fo=58, routed)          1.415    13.518    CPU_Core_inst/CU/debugSignalsReg[836]_i_13_n_0
    SLICE_X28Y4          LUT2 (Prop_lut2_I1_O)        0.352    13.870 r  CPU_Core_inst/CU/debugSignalsReg[836]_i_4/O
                         net (fo=20, routed)          0.596    14.466    CPU_Core_inst/CU/debugSignalsReg[836]_i_4_n_0
    SLICE_X29Y0          LUT5 (Prop_lut5_I1_O)        0.332    14.798 r  CPU_Core_inst/CU/debugSignalsReg[806]_i_15/O
                         net (fo=1, routed)           0.301    15.099    CPU_Core_inst/CU/debugSignalsReg[806]_i_15_n_0
    SLICE_X31Y0          LUT6 (Prop_lut6_I5_O)        0.124    15.223 r  CPU_Core_inst/CU/debugSignalsReg[806]_i_12/O
                         net (fo=1, routed)           0.764    15.987    CPU_Core_inst/CU/debugSignalsReg[806]_i_12_n_0
    SLICE_X38Y2          LUT5 (Prop_lut5_I0_O)        0.124    16.111 r  CPU_Core_inst/CU/debugSignalsReg[806]_i_8/O
                         net (fo=3, routed)           0.634    16.744    CPU_Core_inst/CU/debugSignalsReg[806]_i_8_n_0
    SLICE_X39Y2          LUT4 (Prop_lut4_I0_O)        0.124    16.868 r  CPU_Core_inst/CU/debugSignalsReg[805]_i_6/O
                         net (fo=3, routed)           0.639    17.507    CPU_Core_inst/CU/debugSignalsReg[805]_i_6_n_0
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.124    17.631 r  CPU_Core_inst/CU/debugSignalsReg[805]_i_1/O
                         net (fo=20, routed)          0.553    18.185    CPU_Core_inst/CU/D[168]
    SLICE_X32Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.765 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_187/CO[3]
                         net (fo=1, routed)           0.000    18.765    CPU_Core_inst/CU/flagsReg_reg[0]_i_187_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.879 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000    18.879    CPU_Core_inst/CU/flagsReg_reg[0]_i_163_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.993 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_162/CO[3]
                         net (fo=1, routed)           0.000    18.993    CPU_Core_inst/CU/flagsReg_reg[0]_i_162_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.107 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000    19.107    CPU_Core_inst/CU/flagsReg_reg[0]_i_135_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.221 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    19.221    CPU_Core_inst/CU/flagsReg_reg[0]_i_134_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.335 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    19.335    CPU_Core_inst/CU/flagsReg_reg[0]_i_91_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.449 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    19.449    CPU_Core_inst/CU/flagsReg_reg[0]_i_58_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.688 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_28/O[2]
                         net (fo=2, routed)           0.816    20.503    CPU_Core_inst/CU/ALU_inst/CarryFlag1[31]
    SLICE_X33Y9          LUT4 (Prop_lut4_I0_O)        0.302    20.805 r  CPU_Core_inst/CU/flagsReg[0]_i_54/O
                         net (fo=1, routed)           0.000    20.805    CPU_Core_inst/CU/flagsReg[0]_i_54_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.206 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.206    CPU_Core_inst/CU/flagsReg_reg[0]_i_27_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.477 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_7/CO[0]
                         net (fo=1, routed)           0.704    22.181    CPU_Core_inst/CU/ALU_inst/data4
    SLICE_X38Y14         LUT5 (Prop_lut5_I3_O)        0.373    22.554 r  CPU_Core_inst/CU/flagsReg[0]_i_2/O
                         net (fo=1, routed)           0.403    22.957    CPU_Core_inst/CU/flagsReg[0]_i_2_n_0
    SLICE_X39Y12         LUT5 (Prop_lut5_I0_O)        0.124    23.081 r  CPU_Core_inst/CU/flagsReg[0]_i_1/O
                         net (fo=2, routed)           0.481    23.562    CPU_Core_inst/ALU_inst/D[62]
    SLICE_X39Y12         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.441    25.746    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X39Y12         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
                         clock pessimism              0.240    25.986    
                         clock uncertainty           -0.082    25.905    
    SLICE_X39Y12         FDCE (Setup_fdce_C_D)       -0.067    25.838    CPU_Core_inst/ALU_inst/flagsReg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.838    
                         arrival time                         -23.562    
  -------------------------------------------------------------------
                         slack                                  2.275    

Slack (MET) :             2.599ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[804]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.128ns  (logic 5.152ns (30.079%)  route 11.976ns (69.921%))
  Logic Levels:           24  (CARRY4=8 LUT1=1 LUT2=2 LUT4=3 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 25.747 - 20.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.560     6.097    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X35Y12         FDCE                                         r  CPU_Core_inst/CU/procState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDCE (Prop_fdce_C_Q)         0.456     6.553 r  CPU_Core_inst/CU/procState_reg[0]/Q
                         net (fo=19, routed)          0.861     7.415    CPU_Core_inst/CU/procState_reg_n_0_[0]
    SLICE_X33Y13         LUT4 (Prop_lut4_I0_O)        0.124     7.539 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_5/O
                         net (fo=21, routed)          0.899     8.438    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X31Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.562 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[71]_i_11/O
                         net (fo=1, routed)           0.000     8.562    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[71]_i_11_n_0
    SLICE_X31Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     8.774 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[71]_i_8/O
                         net (fo=1, routed)           0.729     9.503    CPU_Core_inst/CU/debugSignalsReg_reg[71]_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I3_O)        0.325     9.828 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_3/O
                         net (fo=1, routed)           0.575    10.403    CPU_Core_inst/CU/debugSignalsReg[71]_i_3_n_0
    SLICE_X31Y9          LUT5 (Prop_lut5_I4_O)        0.326    10.729 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_1/O
                         net (fo=29, routed)          1.224    11.953    CPU_Core_inst/CU/D[10]
    SLICE_X15Y5          LUT2 (Prop_lut2_I0_O)        0.150    12.103 r  CPU_Core_inst/CU/debugSignalsReg[836]_i_13/O
                         net (fo=58, routed)          1.415    13.518    CPU_Core_inst/CU/debugSignalsReg[836]_i_13_n_0
    SLICE_X28Y4          LUT2 (Prop_lut2_I1_O)        0.352    13.870 f  CPU_Core_inst/CU/debugSignalsReg[836]_i_4/O
                         net (fo=20, routed)          0.596    14.466    CPU_Core_inst/CU/debugSignalsReg[836]_i_4_n_0
    SLICE_X29Y0          LUT5 (Prop_lut5_I1_O)        0.332    14.798 f  CPU_Core_inst/CU/debugSignalsReg[806]_i_15/O
                         net (fo=1, routed)           0.301    15.099    CPU_Core_inst/CU/debugSignalsReg[806]_i_15_n_0
    SLICE_X31Y0          LUT6 (Prop_lut6_I5_O)        0.124    15.223 f  CPU_Core_inst/CU/debugSignalsReg[806]_i_12/O
                         net (fo=1, routed)           0.764    15.987    CPU_Core_inst/CU/debugSignalsReg[806]_i_12_n_0
    SLICE_X38Y2          LUT5 (Prop_lut5_I0_O)        0.124    16.111 f  CPU_Core_inst/CU/debugSignalsReg[806]_i_8/O
                         net (fo=3, routed)           0.634    16.744    CPU_Core_inst/CU/debugSignalsReg[806]_i_8_n_0
    SLICE_X39Y2          LUT4 (Prop_lut4_I0_O)        0.124    16.868 f  CPU_Core_inst/CU/debugSignalsReg[805]_i_6/O
                         net (fo=3, routed)           0.639    17.507    CPU_Core_inst/CU/debugSignalsReg[805]_i_6_n_0
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.124    17.631 f  CPU_Core_inst/CU/debugSignalsReg[805]_i_1/O
                         net (fo=20, routed)          0.391    18.022    CPU_Core_inst/CU/D[168]
    SLICE_X37Y3          LUT1 (Prop_lut1_I0_O)        0.124    18.146 r  CPU_Core_inst/CU/resultReg[2]_i_12/O
                         net (fo=1, routed)           0.537    18.683    CPU_Core_inst/CU/ALU_inst/operationResult1[0]
    SLICE_X37Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.263 r  CPU_Core_inst/CU/resultReg_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.263    CPU_Core_inst/CU/resultReg_reg[2]_i_10_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.377 r  CPU_Core_inst/CU/resultReg_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.377    CPU_Core_inst/CU/resultReg_reg[6]_i_10_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.491 r  CPU_Core_inst/CU/resultReg_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.491    CPU_Core_inst/CU/resultReg_reg[10]_i_10_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.605 r  CPU_Core_inst/CU/resultReg_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.605    CPU_Core_inst/CU/resultReg_reg[14]_i_10_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.719 r  CPU_Core_inst/CU/resultReg_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.719    CPU_Core_inst/CU/resultReg_reg[18]_i_10_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.833 r  CPU_Core_inst/CU/resultReg_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.833    CPU_Core_inst/CU/resultReg_reg[22]_i_10_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.947 r  CPU_Core_inst/CU/resultReg_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.947    CPU_Core_inst/CU/resultReg_reg[26]_i_10_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.260 r  CPU_Core_inst/CU/flagsReg_reg[1]_i_2/O[3]
                         net (fo=2, routed)           0.915    21.175    CPU_Core_inst/CU/ALU_inst/p_0_in0_in
    SLICE_X40Y14         LUT6 (Prop_lut6_I3_O)        0.306    21.481 r  CPU_Core_inst/CU/resultReg[31]_i_4/O
                         net (fo=1, routed)           0.287    21.768    CPU_Core_inst/CU/resultReg[31]_i_4_n_0
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.892 r  CPU_Core_inst/CU/resultReg[31]_i_2/O
                         net (fo=1, routed)           0.593    22.484    CPU_Core_inst/CU/resultReg[31]_i_2_n_0
    SLICE_X43Y13         LUT5 (Prop_lut5_I3_O)        0.124    22.608 r  CPU_Core_inst/CU/resultReg[31]_i_1/O
                         net (fo=3, routed)           0.617    23.226    memoryMapping_inst/D[711]
    SLICE_X43Y13         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[804]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.442    25.747    memoryMapping_inst/internalClk_BUFG
    SLICE_X43Y13         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[804]/C
                         clock pessimism              0.240    25.987    
                         clock uncertainty           -0.082    25.906    
    SLICE_X43Y13         FDCE (Setup_fdce_C_D)       -0.081    25.825    memoryMapping_inst/debugSignalsReg_reg[804]
  -------------------------------------------------------------------
                         required time                         25.825    
                         arrival time                         -23.226    
  -------------------------------------------------------------------
                         slack                                  2.599    

Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.159ns  (logic 5.152ns (30.025%)  route 12.007ns (69.975%))
  Logic Levels:           24  (CARRY4=8 LUT1=1 LUT2=2 LUT4=3 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 25.748 - 20.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.560     6.097    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X35Y12         FDCE                                         r  CPU_Core_inst/CU/procState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDCE (Prop_fdce_C_Q)         0.456     6.553 r  CPU_Core_inst/CU/procState_reg[0]/Q
                         net (fo=19, routed)          0.861     7.415    CPU_Core_inst/CU/procState_reg_n_0_[0]
    SLICE_X33Y13         LUT4 (Prop_lut4_I0_O)        0.124     7.539 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_5/O
                         net (fo=21, routed)          0.899     8.438    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X31Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.562 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[71]_i_11/O
                         net (fo=1, routed)           0.000     8.562    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[71]_i_11_n_0
    SLICE_X31Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     8.774 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[71]_i_8/O
                         net (fo=1, routed)           0.729     9.503    CPU_Core_inst/CU/debugSignalsReg_reg[71]_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I3_O)        0.325     9.828 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_3/O
                         net (fo=1, routed)           0.575    10.403    CPU_Core_inst/CU/debugSignalsReg[71]_i_3_n_0
    SLICE_X31Y9          LUT5 (Prop_lut5_I4_O)        0.326    10.729 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_1/O
                         net (fo=29, routed)          1.224    11.953    CPU_Core_inst/CU/D[10]
    SLICE_X15Y5          LUT2 (Prop_lut2_I0_O)        0.150    12.103 r  CPU_Core_inst/CU/debugSignalsReg[836]_i_13/O
                         net (fo=58, routed)          1.415    13.518    CPU_Core_inst/CU/debugSignalsReg[836]_i_13_n_0
    SLICE_X28Y4          LUT2 (Prop_lut2_I1_O)        0.352    13.870 f  CPU_Core_inst/CU/debugSignalsReg[836]_i_4/O
                         net (fo=20, routed)          0.596    14.466    CPU_Core_inst/CU/debugSignalsReg[836]_i_4_n_0
    SLICE_X29Y0          LUT5 (Prop_lut5_I1_O)        0.332    14.798 f  CPU_Core_inst/CU/debugSignalsReg[806]_i_15/O
                         net (fo=1, routed)           0.301    15.099    CPU_Core_inst/CU/debugSignalsReg[806]_i_15_n_0
    SLICE_X31Y0          LUT6 (Prop_lut6_I5_O)        0.124    15.223 f  CPU_Core_inst/CU/debugSignalsReg[806]_i_12/O
                         net (fo=1, routed)           0.764    15.987    CPU_Core_inst/CU/debugSignalsReg[806]_i_12_n_0
    SLICE_X38Y2          LUT5 (Prop_lut5_I0_O)        0.124    16.111 f  CPU_Core_inst/CU/debugSignalsReg[806]_i_8/O
                         net (fo=3, routed)           0.634    16.744    CPU_Core_inst/CU/debugSignalsReg[806]_i_8_n_0
    SLICE_X39Y2          LUT4 (Prop_lut4_I0_O)        0.124    16.868 f  CPU_Core_inst/CU/debugSignalsReg[805]_i_6/O
                         net (fo=3, routed)           0.639    17.507    CPU_Core_inst/CU/debugSignalsReg[805]_i_6_n_0
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.124    17.631 f  CPU_Core_inst/CU/debugSignalsReg[805]_i_1/O
                         net (fo=20, routed)          0.391    18.022    CPU_Core_inst/CU/D[168]
    SLICE_X37Y3          LUT1 (Prop_lut1_I0_O)        0.124    18.146 r  CPU_Core_inst/CU/resultReg[2]_i_12/O
                         net (fo=1, routed)           0.537    18.683    CPU_Core_inst/CU/ALU_inst/operationResult1[0]
    SLICE_X37Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.263 r  CPU_Core_inst/CU/resultReg_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.263    CPU_Core_inst/CU/resultReg_reg[2]_i_10_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.377 r  CPU_Core_inst/CU/resultReg_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.377    CPU_Core_inst/CU/resultReg_reg[6]_i_10_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.491 r  CPU_Core_inst/CU/resultReg_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.491    CPU_Core_inst/CU/resultReg_reg[10]_i_10_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.605 r  CPU_Core_inst/CU/resultReg_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.605    CPU_Core_inst/CU/resultReg_reg[14]_i_10_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.719 r  CPU_Core_inst/CU/resultReg_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.719    CPU_Core_inst/CU/resultReg_reg[18]_i_10_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.833 r  CPU_Core_inst/CU/resultReg_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.833    CPU_Core_inst/CU/resultReg_reg[22]_i_10_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.947 r  CPU_Core_inst/CU/resultReg_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.947    CPU_Core_inst/CU/resultReg_reg[26]_i_10_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.260 r  CPU_Core_inst/CU/flagsReg_reg[1]_i_2/O[3]
                         net (fo=2, routed)           0.915    21.175    CPU_Core_inst/CU/ALU_inst/p_0_in0_in
    SLICE_X40Y14         LUT6 (Prop_lut6_I3_O)        0.306    21.481 r  CPU_Core_inst/CU/resultReg[31]_i_4/O
                         net (fo=1, routed)           0.287    21.768    CPU_Core_inst/CU/resultReg[31]_i_4_n_0
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.892 r  CPU_Core_inst/CU/resultReg[31]_i_2/O
                         net (fo=1, routed)           0.593    22.484    CPU_Core_inst/CU/resultReg[31]_i_2_n_0
    SLICE_X43Y13         LUT5 (Prop_lut5_I3_O)        0.124    22.608 r  CPU_Core_inst/CU/resultReg[31]_i_1/O
                         net (fo=3, routed)           0.648    23.256    CPU_Core_inst/ALU_inst/D[61]
    SLICE_X44Y13         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.443    25.748    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X44Y13         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[31]/C
                         clock pessimism              0.240    25.988    
                         clock uncertainty           -0.082    25.907    
    SLICE_X44Y13         FDCE (Setup_fdce_C_D)       -0.043    25.864    CPU_Core_inst/ALU_inst/resultReg_reg[31]
  -------------------------------------------------------------------
                         required time                         25.864    
                         arrival time                         -23.256    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.677ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.029ns  (logic 4.892ns (28.727%)  route 12.137ns (71.273%))
  Logic Levels:           20  (CARRY4=4 LUT2=2 LUT4=4 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 25.748 - 20.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.560     6.097    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X35Y12         FDCE                                         r  CPU_Core_inst/CU/procState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDCE (Prop_fdce_C_Q)         0.456     6.553 r  CPU_Core_inst/CU/procState_reg[0]/Q
                         net (fo=19, routed)          0.861     7.415    CPU_Core_inst/CU/procState_reg_n_0_[0]
    SLICE_X33Y13         LUT4 (Prop_lut4_I0_O)        0.124     7.539 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_5/O
                         net (fo=21, routed)          0.899     8.438    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X31Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.562 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[71]_i_11/O
                         net (fo=1, routed)           0.000     8.562    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[71]_i_11_n_0
    SLICE_X31Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     8.774 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[71]_i_8/O
                         net (fo=1, routed)           0.729     9.503    CPU_Core_inst/CU/debugSignalsReg_reg[71]_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I3_O)        0.325     9.828 f  CPU_Core_inst/CU/debugSignalsReg[71]_i_3/O
                         net (fo=1, routed)           0.575    10.403    CPU_Core_inst/CU/debugSignalsReg[71]_i_3_n_0
    SLICE_X31Y9          LUT5 (Prop_lut5_I4_O)        0.326    10.729 f  CPU_Core_inst/CU/debugSignalsReg[71]_i_1/O
                         net (fo=29, routed)          1.224    11.953    CPU_Core_inst/CU/D[10]
    SLICE_X15Y5          LUT2 (Prop_lut2_I0_O)        0.150    12.103 f  CPU_Core_inst/CU/debugSignalsReg[836]_i_13/O
                         net (fo=58, routed)          1.257    13.360    CPU_Core_inst/CU/debugSignalsReg[836]_i_13_n_0
    SLICE_X28Y4          LUT4 (Prop_lut4_I2_O)        0.354    13.714 r  CPU_Core_inst/CU/debugSignalsReg[822]_i_13/O
                         net (fo=4, routed)           0.919    14.632    CPU_Core_inst/CU/debugSignalsReg[822]_i_13_n_0
    SLICE_X14Y4          LUT5 (Prop_lut5_I2_O)        0.352    14.984 r  CPU_Core_inst/CU/debugSignalsReg[818]_i_12/O
                         net (fo=1, routed)           0.594    15.578    CPU_Core_inst/CU/debugSignalsReg[818]_i_12_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I5_O)        0.328    15.906 r  CPU_Core_inst/CU/debugSignalsReg[818]_i_11/O
                         net (fo=2, routed)           0.464    16.370    CPU_Core_inst/CU/debugSignalsReg[818]_i_11_n_0
    SLICE_X14Y3          LUT4 (Prop_lut4_I2_O)        0.124    16.494 r  CPU_Core_inst/CU/debugSignalsReg[817]_i_9/O
                         net (fo=1, routed)           0.547    17.041    CPU_Core_inst/CU/debugSignalsReg[817]_i_9_n_0
    SLICE_X15Y5          LUT5 (Prop_lut5_I4_O)        0.124    17.165 r  CPU_Core_inst/CU/debugSignalsReg[817]_i_5/O
                         net (fo=2, routed)           0.763    17.928    CPU_Core_inst/CU/debugSignalsReg[817]_i_5_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.052 r  CPU_Core_inst/CU/debugSignalsReg[817]_i_1/O
                         net (fo=17, routed)          0.512    18.564    CPU_Core_inst/CU/D[180]
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.124    18.688 r  CPU_Core_inst/CU/resultReg[15]_i_16/O
                         net (fo=1, routed)           0.000    18.688    CPU_Core_inst/CU/resultReg[15]_i_16_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.220 r  CPU_Core_inst/CU/resultReg_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.220    CPU_Core_inst/CU/resultReg_reg[15]_i_7_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.334 r  CPU_Core_inst/CU/resultReg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.334    CPU_Core_inst/CU/resultReg_reg[19]_i_7_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.448 r  CPU_Core_inst/CU/resultReg_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.448    CPU_Core_inst/CU/resultReg_reg[23]_i_7_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.782 r  CPU_Core_inst/CU/resultReg_reg[27]_i_7/O[1]
                         net (fo=1, routed)           1.021    20.803    CPU_Core_inst/CU/ALU_inst/data10[25]
    SLICE_X36Y13         LUT6 (Prop_lut6_I1_O)        0.303    21.106 r  CPU_Core_inst/CU/resultReg[25]_i_4/O
                         net (fo=1, routed)           0.455    21.561    CPU_Core_inst/CU/resultReg[25]_i_4_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.124    21.685 r  CPU_Core_inst/CU/resultReg[25]_i_2/O
                         net (fo=1, routed)           0.574    22.258    CPU_Core_inst/CU/resultReg[25]_i_2_n_0
    SLICE_X42Y13         LUT5 (Prop_lut5_I3_O)        0.124    22.382 r  CPU_Core_inst/CU/resultReg[25]_i_1/O
                         net (fo=3, routed)           0.745    23.127    CPU_Core_inst/ALU_inst/D[55]
    SLICE_X44Y13         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.443    25.748    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X44Y13         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[25]/C
                         clock pessimism              0.240    25.988    
                         clock uncertainty           -0.082    25.907    
    SLICE_X44Y13         FDCE (Setup_fdce_C_D)       -0.103    25.804    CPU_Core_inst/ALU_inst/resultReg_reg[25]
  -------------------------------------------------------------------
                         required time                         25.804    
                         arrival time                         -23.127    
  -------------------------------------------------------------------
                         slack                                  2.677    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        16.930ns  (logic 4.407ns (26.030%)  route 12.523ns (73.970%))
  Logic Levels:           17  (CARRY4=1 LUT2=2 LUT4=5 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.754ns = ( 25.754 - 20.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.560     6.097    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X35Y12         FDCE                                         r  CPU_Core_inst/CU/procState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDCE (Prop_fdce_C_Q)         0.456     6.553 r  CPU_Core_inst/CU/procState_reg[0]/Q
                         net (fo=19, routed)          0.861     7.415    CPU_Core_inst/CU/procState_reg_n_0_[0]
    SLICE_X33Y13         LUT4 (Prop_lut4_I0_O)        0.124     7.539 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_5/O
                         net (fo=21, routed)          0.899     8.438    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X31Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.562 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[71]_i_11/O
                         net (fo=1, routed)           0.000     8.562    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[71]_i_11_n_0
    SLICE_X31Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     8.774 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[71]_i_8/O
                         net (fo=1, routed)           0.729     9.503    CPU_Core_inst/CU/debugSignalsReg_reg[71]_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I3_O)        0.325     9.828 f  CPU_Core_inst/CU/debugSignalsReg[71]_i_3/O
                         net (fo=1, routed)           0.575    10.403    CPU_Core_inst/CU/debugSignalsReg[71]_i_3_n_0
    SLICE_X31Y9          LUT5 (Prop_lut5_I4_O)        0.326    10.729 f  CPU_Core_inst/CU/debugSignalsReg[71]_i_1/O
                         net (fo=29, routed)          1.224    11.953    CPU_Core_inst/CU/D[10]
    SLICE_X15Y5          LUT2 (Prop_lut2_I0_O)        0.150    12.103 f  CPU_Core_inst/CU/debugSignalsReg[836]_i_13/O
                         net (fo=58, routed)          1.257    13.360    CPU_Core_inst/CU/debugSignalsReg[836]_i_13_n_0
    SLICE_X28Y4          LUT4 (Prop_lut4_I2_O)        0.354    13.714 r  CPU_Core_inst/CU/debugSignalsReg[822]_i_13/O
                         net (fo=4, routed)           0.919    14.632    CPU_Core_inst/CU/debugSignalsReg[822]_i_13_n_0
    SLICE_X14Y4          LUT5 (Prop_lut5_I2_O)        0.352    14.984 r  CPU_Core_inst/CU/debugSignalsReg[818]_i_12/O
                         net (fo=1, routed)           0.594    15.578    CPU_Core_inst/CU/debugSignalsReg[818]_i_12_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I5_O)        0.328    15.906 r  CPU_Core_inst/CU/debugSignalsReg[818]_i_11/O
                         net (fo=2, routed)           0.464    16.370    CPU_Core_inst/CU/debugSignalsReg[818]_i_11_n_0
    SLICE_X14Y3          LUT4 (Prop_lut4_I2_O)        0.124    16.494 r  CPU_Core_inst/CU/debugSignalsReg[817]_i_9/O
                         net (fo=1, routed)           0.547    17.041    CPU_Core_inst/CU/debugSignalsReg[817]_i_9_n_0
    SLICE_X15Y5          LUT5 (Prop_lut5_I4_O)        0.124    17.165 r  CPU_Core_inst/CU/debugSignalsReg[817]_i_5/O
                         net (fo=2, routed)           0.763    17.928    CPU_Core_inst/CU/debugSignalsReg[817]_i_5_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.052 r  CPU_Core_inst/CU/debugSignalsReg[817]_i_1/O
                         net (fo=17, routed)          0.819    18.871    CPU_Core_inst/CU/D[180]
    SLICE_X41Y7          LUT2 (Prop_lut2_I1_O)        0.124    18.995 r  CPU_Core_inst/CU/resultReg[14]_i_8/O
                         net (fo=1, routed)           0.000    18.995    CPU_Core_inst/CU/resultReg[14]_i_8_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    19.601 r  CPU_Core_inst/CU/resultReg_reg[14]_i_2/O[3]
                         net (fo=1, routed)           0.565    20.167    CPU_Core_inst/CU/resultReg_reg[14]_i_2_n_4
    SLICE_X40Y10         LUT4 (Prop_lut4_I0_O)        0.306    20.473 r  CPU_Core_inst/CU/resultReg[15]_i_6/O
                         net (fo=1, routed)           0.455    20.928    CPU_Core_inst/CU/resultReg[15]_i_6_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I2_O)        0.124    21.052 r  CPU_Core_inst/CU/resultReg[15]_i_3/O
                         net (fo=1, routed)           0.670    21.722    CPU_Core_inst/CU/resultReg[15]_i_3_n_0
    SLICE_X44Y9          LUT5 (Prop_lut5_I4_O)        0.124    21.846 r  CPU_Core_inst/CU/resultReg[15]_i_1/O
                         net (fo=3, routed)           1.181    23.027    CPU_Core_inst/ALU_inst/D[45]
    SLICE_X48Y9          FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.449    25.754    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X48Y9          FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[15]/C
                         clock pessimism              0.240    25.994    
                         clock uncertainty           -0.082    25.913    
    SLICE_X48Y9          FDCE (Setup_fdce_C_D)       -0.109    25.804    CPU_Core_inst/ALU_inst/resultReg_reg[15]
  -------------------------------------------------------------------
                         required time                         25.804    
                         arrival time                         -23.027    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.786ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[782]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        16.965ns  (logic 4.552ns (26.832%)  route 12.413ns (73.168%))
  Logic Levels:           19  (CARRY4=3 LUT2=3 LUT4=4 LUT5=5 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.752ns = ( 25.752 - 20.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.560     6.097    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X35Y12         FDCE                                         r  CPU_Core_inst/CU/procState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDCE (Prop_fdce_C_Q)         0.456     6.553 r  CPU_Core_inst/CU/procState_reg[0]/Q
                         net (fo=19, routed)          0.861     7.415    CPU_Core_inst/CU/procState_reg_n_0_[0]
    SLICE_X33Y13         LUT4 (Prop_lut4_I0_O)        0.124     7.539 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_5/O
                         net (fo=21, routed)          0.899     8.438    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X31Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.562 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[71]_i_11/O
                         net (fo=1, routed)           0.000     8.562    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[71]_i_11_n_0
    SLICE_X31Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     8.774 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[71]_i_8/O
                         net (fo=1, routed)           0.729     9.503    CPU_Core_inst/CU/debugSignalsReg_reg[71]_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I3_O)        0.325     9.828 f  CPU_Core_inst/CU/debugSignalsReg[71]_i_3/O
                         net (fo=1, routed)           0.575    10.403    CPU_Core_inst/CU/debugSignalsReg[71]_i_3_n_0
    SLICE_X31Y9          LUT5 (Prop_lut5_I4_O)        0.326    10.729 f  CPU_Core_inst/CU/debugSignalsReg[71]_i_1/O
                         net (fo=29, routed)          1.224    11.953    CPU_Core_inst/CU/D[10]
    SLICE_X15Y5          LUT2 (Prop_lut2_I0_O)        0.150    12.103 f  CPU_Core_inst/CU/debugSignalsReg[836]_i_13/O
                         net (fo=58, routed)          1.415    13.518    CPU_Core_inst/CU/debugSignalsReg[836]_i_13_n_0
    SLICE_X28Y4          LUT2 (Prop_lut2_I1_O)        0.352    13.870 r  CPU_Core_inst/CU/debugSignalsReg[836]_i_4/O
                         net (fo=20, routed)          0.596    14.466    CPU_Core_inst/CU/debugSignalsReg[836]_i_4_n_0
    SLICE_X29Y0          LUT5 (Prop_lut5_I1_O)        0.332    14.798 r  CPU_Core_inst/CU/debugSignalsReg[806]_i_15/O
                         net (fo=1, routed)           0.301    15.099    CPU_Core_inst/CU/debugSignalsReg[806]_i_15_n_0
    SLICE_X31Y0          LUT6 (Prop_lut6_I5_O)        0.124    15.223 r  CPU_Core_inst/CU/debugSignalsReg[806]_i_12/O
                         net (fo=1, routed)           0.764    15.987    CPU_Core_inst/CU/debugSignalsReg[806]_i_12_n_0
    SLICE_X38Y2          LUT5 (Prop_lut5_I0_O)        0.124    16.111 r  CPU_Core_inst/CU/debugSignalsReg[806]_i_8/O
                         net (fo=3, routed)           0.634    16.744    CPU_Core_inst/CU/debugSignalsReg[806]_i_8_n_0
    SLICE_X39Y2          LUT4 (Prop_lut4_I0_O)        0.124    16.868 r  CPU_Core_inst/CU/debugSignalsReg[805]_i_6/O
                         net (fo=3, routed)           0.639    17.507    CPU_Core_inst/CU/debugSignalsReg[805]_i_6_n_0
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.124    17.631 r  CPU_Core_inst/CU/debugSignalsReg[805]_i_1/O
                         net (fo=20, routed)          0.629    18.260    CPU_Core_inst/CU/D[168]
    SLICE_X41Y4          LUT2 (Prop_lut2_I1_O)        0.124    18.384 r  CPU_Core_inst/CU/resultReg[2]_i_8/O
                         net (fo=1, routed)           0.000    18.384    CPU_Core_inst/CU/resultReg[2]_i_8_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.916 r  CPU_Core_inst/CU/resultReg_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.916    CPU_Core_inst/CU/resultReg_reg[2]_i_2_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.030 r  CPU_Core_inst/CU/resultReg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.030    CPU_Core_inst/CU/resultReg_reg[6]_i_2_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.364 r  CPU_Core_inst/CU/resultReg_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.732    20.096    CPU_Core_inst/CU/resultReg_reg[10]_i_2_n_6
    SLICE_X42Y6          LUT4 (Prop_lut4_I0_O)        0.303    20.399 r  CPU_Core_inst/CU/resultReg[9]_i_5/O
                         net (fo=1, routed)           0.745    21.144    CPU_Core_inst/CU/resultReg[9]_i_5_n_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I2_O)        0.124    21.268 r  CPU_Core_inst/CU/resultReg[9]_i_3/O
                         net (fo=1, routed)           0.618    21.886    CPU_Core_inst/CU/resultReg[9]_i_3_n_0
    SLICE_X46Y7          LUT5 (Prop_lut5_I4_O)        0.124    22.010 r  CPU_Core_inst/CU/resultReg[9]_i_1/O
                         net (fo=3, routed)           1.052    23.062    memoryMapping_inst/D[689]
    SLICE_X46Y8          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[782]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.447    25.752    memoryMapping_inst/internalClk_BUFG
    SLICE_X46Y8          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[782]/C
                         clock pessimism              0.240    25.992    
                         clock uncertainty           -0.082    25.911    
    SLICE_X46Y8          FDCE (Setup_fdce_C_D)       -0.063    25.848    memoryMapping_inst/debugSignalsReg_reg[782]
  -------------------------------------------------------------------
                         required time                         25.848    
                         arrival time                         -23.062    
  -------------------------------------------------------------------
                         slack                                  2.786    

Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        16.788ns  (logic 4.682ns (27.889%)  route 12.106ns (72.111%))
  Logic Levels:           19  (CARRY4=3 LUT2=2 LUT4=4 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 25.749 - 20.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.560     6.097    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X35Y12         FDCE                                         r  CPU_Core_inst/CU/procState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDCE (Prop_fdce_C_Q)         0.456     6.553 r  CPU_Core_inst/CU/procState_reg[0]/Q
                         net (fo=19, routed)          0.861     7.415    CPU_Core_inst/CU/procState_reg_n_0_[0]
    SLICE_X33Y13         LUT4 (Prop_lut4_I0_O)        0.124     7.539 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_5/O
                         net (fo=21, routed)          0.899     8.438    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X31Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.562 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[71]_i_11/O
                         net (fo=1, routed)           0.000     8.562    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[71]_i_11_n_0
    SLICE_X31Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     8.774 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[71]_i_8/O
                         net (fo=1, routed)           0.729     9.503    CPU_Core_inst/CU/debugSignalsReg_reg[71]_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I3_O)        0.325     9.828 f  CPU_Core_inst/CU/debugSignalsReg[71]_i_3/O
                         net (fo=1, routed)           0.575    10.403    CPU_Core_inst/CU/debugSignalsReg[71]_i_3_n_0
    SLICE_X31Y9          LUT5 (Prop_lut5_I4_O)        0.326    10.729 f  CPU_Core_inst/CU/debugSignalsReg[71]_i_1/O
                         net (fo=29, routed)          1.224    11.953    CPU_Core_inst/CU/D[10]
    SLICE_X15Y5          LUT2 (Prop_lut2_I0_O)        0.150    12.103 f  CPU_Core_inst/CU/debugSignalsReg[836]_i_13/O
                         net (fo=58, routed)          1.257    13.360    CPU_Core_inst/CU/debugSignalsReg[836]_i_13_n_0
    SLICE_X28Y4          LUT4 (Prop_lut4_I2_O)        0.354    13.714 r  CPU_Core_inst/CU/debugSignalsReg[822]_i_13/O
                         net (fo=4, routed)           0.919    14.632    CPU_Core_inst/CU/debugSignalsReg[822]_i_13_n_0
    SLICE_X14Y4          LUT5 (Prop_lut5_I2_O)        0.352    14.984 r  CPU_Core_inst/CU/debugSignalsReg[818]_i_12/O
                         net (fo=1, routed)           0.594    15.578    CPU_Core_inst/CU/debugSignalsReg[818]_i_12_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I5_O)        0.328    15.906 r  CPU_Core_inst/CU/debugSignalsReg[818]_i_11/O
                         net (fo=2, routed)           0.464    16.370    CPU_Core_inst/CU/debugSignalsReg[818]_i_11_n_0
    SLICE_X14Y3          LUT4 (Prop_lut4_I2_O)        0.124    16.494 r  CPU_Core_inst/CU/debugSignalsReg[817]_i_9/O
                         net (fo=1, routed)           0.547    17.041    CPU_Core_inst/CU/debugSignalsReg[817]_i_9_n_0
    SLICE_X15Y5          LUT5 (Prop_lut5_I4_O)        0.124    17.165 r  CPU_Core_inst/CU/debugSignalsReg[817]_i_5/O
                         net (fo=2, routed)           0.763    17.928    CPU_Core_inst/CU/debugSignalsReg[817]_i_5_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I5_O)        0.124    18.052 r  CPU_Core_inst/CU/debugSignalsReg[817]_i_1/O
                         net (fo=17, routed)          0.779    18.831    CPU_Core_inst/CU/D[180]
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.124    18.955 r  CPU_Core_inst/CU/resultReg[15]_i_12/O
                         net (fo=1, routed)           0.000    18.955    CPU_Core_inst/CU/resultReg[15]_i_12_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.487 r  CPU_Core_inst/CU/resultReg_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.487    CPU_Core_inst/CU/resultReg_reg[15]_i_5_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.601 r  CPU_Core_inst/CU/resultReg_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.601    CPU_Core_inst/CU/resultReg_reg[19]_i_5_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.840 r  CPU_Core_inst/CU/resultReg_reg[23]_i_5/O[2]
                         net (fo=1, routed)           0.983    20.823    CPU_Core_inst/CU/resultReg_reg[23]_i_5_n_5
    SLICE_X35Y11         LUT6 (Prop_lut6_I1_O)        0.302    21.125 r  CPU_Core_inst/CU/resultReg[22]_i_9/O
                         net (fo=1, routed)           0.574    21.699    CPU_Core_inst/CU/resultReg[22]_i_9_n_0
    SLICE_X39Y11         LUT5 (Prop_lut5_I0_O)        0.124    21.823 r  CPU_Core_inst/CU/resultReg[22]_i_3/O
                         net (fo=1, routed)           0.453    22.275    CPU_Core_inst/CU/resultReg[22]_i_3_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I4_O)        0.124    22.399 r  CPU_Core_inst/CU/resultReg[22]_i_1/O
                         net (fo=3, routed)           0.486    22.885    CPU_Core_inst/ALU_inst/D[52]
    SLICE_X44Y12         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.444    25.749    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X44Y12         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[22]/C
                         clock pessimism              0.240    25.989    
                         clock uncertainty           -0.082    25.908    
    SLICE_X44Y12         FDCE (Setup_fdce_C_D)       -0.081    25.827    CPU_Core_inst/ALU_inst/resultReg_reg[22]
  -------------------------------------------------------------------
                         required time                         25.827    
                         arrival time                         -22.885    
  -------------------------------------------------------------------
                         slack                                  2.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[1][31]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[292]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.606%)  route 0.187ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.556     1.784    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X37Y18         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[1][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.128     1.912 r  CPU_Core_inst/RegisterFile_inst/registers_reg[1][31]/Q
                         net (fo=4, routed)           0.187     2.099    memoryMapping_inst/D[231]
    SLICE_X35Y17         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[292]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.823     2.328    memoryMapping_inst/internalClk_BUFG
    SLICE_X35Y17         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[292]/C
                         clock pessimism             -0.282     2.046    
    SLICE_X35Y17         FDCE (Hold_fdce_C_D)        -0.007     2.039    memoryMapping_inst/debugSignalsReg_reg[292]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[266]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.905%)  route 0.193ns (60.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.556     1.784    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X37Y18         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.128     1.912 r  CPU_Core_inst/RegisterFile_inst/registers_reg[1][5]/Q
                         net (fo=4, routed)           0.193     2.105    memoryMapping_inst/D[205]
    SLICE_X35Y17         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[266]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.823     2.328    memoryMapping_inst/internalClk_BUFG
    SLICE_X35Y17         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[266]/C
                         clock pessimism             -0.282     2.046    
    SLICE_X35Y17         FDCE (Hold_fdce_C_D)        -0.006     2.040    memoryMapping_inst/debugSignalsReg_reg[266]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[10][1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[550]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.536%)  route 0.267ns (65.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.560     1.788    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X32Y12         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDCE (Prop_fdce_C_Q)         0.141     1.929 r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][1]/Q
                         net (fo=5, routed)           0.267     2.196    memoryMapping_inst/D[489]
    SLICE_X36Y13         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[550]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.827     2.332    memoryMapping_inst/internalClk_BUFG
    SLICE_X36Y13         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[550]/C
                         clock pessimism             -0.282     2.050    
    SLICE_X36Y13         FDCE (Hold_fdce_C_D)         0.066     2.116    memoryMapping_inst/debugSignalsReg_reg[550]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[15][8]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[717]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.245%)  route 0.296ns (67.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.564     1.792    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X32Y1          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[15][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDCE (Prop_fdce_C_Q)         0.141     1.933 r  CPU_Core_inst/RegisterFile_inst/registers_reg[15][8]/Q
                         net (fo=4, routed)           0.296     2.229    memoryMapping_inst/D[656]
    SLICE_X37Y3          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[717]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.832     2.337    memoryMapping_inst/internalClk_BUFG
    SLICE_X37Y3          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[717]/C
                         clock pessimism             -0.282     2.055    
    SLICE_X37Y3          FDCE (Hold_fdce_C_D)         0.072     2.127    memoryMapping_inst/debugSignalsReg_reg[717]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[5][24]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[413]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.864%)  route 0.302ns (68.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.556     1.784    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X28Y18         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[5][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDCE (Prop_fdce_C_Q)         0.141     1.925 r  CPU_Core_inst/RegisterFile_inst/registers_reg[5][24]/Q
                         net (fo=4, routed)           0.302     2.227    memoryMapping_inst/D[352]
    SLICE_X37Y24         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[413]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.816     2.321    memoryMapping_inst/internalClk_BUFG
    SLICE_X37Y24         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[413]/C
                         clock pessimism             -0.282     2.039    
    SLICE_X37Y24         FDCE (Hold_fdce_C_D)         0.070     2.109    memoryMapping_inst/debugSignalsReg_reg[413]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[4][18]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[375]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.566     1.794    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X53Y3          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[4][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDCE (Prop_fdce_C_Q)         0.141     1.935 r  CPU_Core_inst/RegisterFile_inst/registers_reg[4][18]/Q
                         net (fo=4, routed)           0.066     2.001    memoryMapping_inst/D[314]
    SLICE_X52Y3          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[375]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.837     2.342    memoryMapping_inst/internalClk_BUFG
    SLICE_X52Y3          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[375]/C
                         clock pessimism             -0.535     1.807    
    SLICE_X52Y3          FDCE (Hold_fdce_C_D)         0.076     1.883    memoryMapping_inst/debugSignalsReg_reg[375]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[10][5]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[554]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.193%)  route 0.302ns (64.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.552     1.780    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X34Y21         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDCE (Prop_fdce_C_Q)         0.164     1.944 r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][5]/Q
                         net (fo=4, routed)           0.302     2.246    memoryMapping_inst/D[493]
    SLICE_X37Y19         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[554]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.822     2.327    memoryMapping_inst/internalClk_BUFG
    SLICE_X37Y19         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[554]/C
                         clock pessimism             -0.282     2.045    
    SLICE_X37Y19         FDCE (Hold_fdce_C_D)         0.075     2.120    memoryMapping_inst/debugSignalsReg_reg[554]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[3][25]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[350]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.454%)  route 0.307ns (68.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.557     1.785    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X37Y17         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDCE (Prop_fdce_C_Q)         0.141     1.926 r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][25]/Q
                         net (fo=4, routed)           0.307     2.233    memoryMapping_inst/D[289]
    SLICE_X35Y22         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[350]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.818     2.323    memoryMapping_inst/internalClk_BUFG
    SLICE_X35Y22         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[350]/C
                         clock pessimism             -0.282     2.041    
    SLICE_X35Y22         FDCE (Hold_fdce_C_D)         0.066     2.107    memoryMapping_inst/debugSignalsReg_reg[350]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[8][11]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[496]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.853%)  route 0.331ns (70.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.564     1.792    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X33Y2          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.141     1.933 r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][11]/Q
                         net (fo=4, routed)           0.331     2.264    memoryMapping_inst/D[435]
    SLICE_X39Y2          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[496]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.833     2.338    memoryMapping_inst/internalClk_BUFG
    SLICE_X39Y2          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[496]/C
                         clock pessimism             -0.282     2.056    
    SLICE_X39Y2          FDCE (Hold_fdce_C_D)         0.072     2.128    memoryMapping_inst/debugSignalsReg_reg[496]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[14][11]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[688]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.527%)  route 0.298ns (64.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.562     1.790    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X34Y3          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDCE (Prop_fdce_C_Q)         0.164     1.954 r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][11]/Q
                         net (fo=4, routed)           0.298     2.252    memoryMapping_inst/D[627]
    SLICE_X36Y3          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[688]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.832     2.337    memoryMapping_inst/internalClk_BUFG
    SLICE_X36Y3          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[688]/C
                         clock pessimism             -0.282     2.055    
    SLICE_X36Y3          FDCE (Hold_fdce_C_D)         0.060     2.115    memoryMapping_inst/debugSignalsReg_reg[688]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         internalClk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ClockGenerator/mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y2      ram_inst/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    internalClk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X39Y12     CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X41Y12     CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X44Y12     CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X46Y11     CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X48Y8      CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X46Y11     CPU_Core_inst/ALU_inst/resultReg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X46Y11     CPU_Core_inst/ALU_inst/resultReg_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X39Y12     CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X39Y12     CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y12     CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y12     CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y12     CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y12     CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y11     CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y11     CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y8      CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y8      CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X39Y12     CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X39Y12     CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y12     CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y12     CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y12     CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y12     CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y11     CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y11     CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y8      CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y8      CPU_Core_inst/ALU_inst/resultReg_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  internalClk
  To Clock:  internalClk

Setup :            0  Failing Endpoints,  Worst Slack       10.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.640ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.512ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[240]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 0.606ns (6.980%)  route 8.076ns (93.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 25.749 - 20.000 ) 
    Source Clock Delay      (SCD):    6.107ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.570     6.107    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X57Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.456     6.563 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.505     7.069    CPU_Core_inst/CU/D[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.150     7.219 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1936, routed)        7.570    14.789    memoryMapping_inst/reset
    SLICE_X35Y4          FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[240]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.444    25.749    memoryMapping_inst/internalClk_BUFG
    SLICE_X35Y4          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[240]/C
                         clock pessimism              0.240    25.989    
                         clock uncertainty           -0.082    25.908    
    SLICE_X35Y4          FDCE (Recov_fdce_C_CLR)     -0.607    25.301    memoryMapping_inst/debugSignalsReg_reg[240]
  -------------------------------------------------------------------
                         required time                         25.301    
                         arrival time                         -14.789    
  -------------------------------------------------------------------
                         slack                                 10.512    

Slack (MET) :             10.512ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[397]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 0.606ns (6.980%)  route 8.076ns (93.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 25.749 - 20.000 ) 
    Source Clock Delay      (SCD):    6.107ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.570     6.107    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X57Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.456     6.563 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.505     7.069    CPU_Core_inst/CU/D[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.150     7.219 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1936, routed)        7.570    14.789    memoryMapping_inst/reset
    SLICE_X35Y4          FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[397]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.444    25.749    memoryMapping_inst/internalClk_BUFG
    SLICE_X35Y4          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[397]/C
                         clock pessimism              0.240    25.989    
                         clock uncertainty           -0.082    25.908    
    SLICE_X35Y4          FDCE (Recov_fdce_C_CLR)     -0.607    25.301    memoryMapping_inst/debugSignalsReg_reg[397]
  -------------------------------------------------------------------
                         required time                         25.301    
                         arrival time                         -14.789    
  -------------------------------------------------------------------
                         slack                                 10.512    

Slack (MET) :             10.512ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[400]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 0.606ns (6.980%)  route 8.076ns (93.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 25.749 - 20.000 ) 
    Source Clock Delay      (SCD):    6.107ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.570     6.107    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X57Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.456     6.563 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.505     7.069    CPU_Core_inst/CU/D[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.150     7.219 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1936, routed)        7.570    14.789    memoryMapping_inst/reset
    SLICE_X35Y4          FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[400]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.444    25.749    memoryMapping_inst/internalClk_BUFG
    SLICE_X35Y4          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[400]/C
                         clock pessimism              0.240    25.989    
                         clock uncertainty           -0.082    25.908    
    SLICE_X35Y4          FDCE (Recov_fdce_C_CLR)     -0.607    25.301    memoryMapping_inst/debugSignalsReg_reg[400]
  -------------------------------------------------------------------
                         required time                         25.301    
                         arrival time                         -14.789    
  -------------------------------------------------------------------
                         slack                                 10.512    

Slack (MET) :             10.512ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[624]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 0.606ns (6.980%)  route 8.076ns (93.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 25.749 - 20.000 ) 
    Source Clock Delay      (SCD):    6.107ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.570     6.107    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X57Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.456     6.563 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.505     7.069    CPU_Core_inst/CU/D[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.150     7.219 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1936, routed)        7.570    14.789    memoryMapping_inst/reset
    SLICE_X35Y4          FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[624]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.444    25.749    memoryMapping_inst/internalClk_BUFG
    SLICE_X35Y4          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[624]/C
                         clock pessimism              0.240    25.989    
                         clock uncertainty           -0.082    25.908    
    SLICE_X35Y4          FDCE (Recov_fdce_C_CLR)     -0.607    25.301    memoryMapping_inst/debugSignalsReg_reg[624]
  -------------------------------------------------------------------
                         required time                         25.301    
                         arrival time                         -14.789    
  -------------------------------------------------------------------
                         slack                                 10.512    

Slack (MET) :             10.598ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[656]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 0.606ns (6.980%)  route 8.076ns (93.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 25.749 - 20.000 ) 
    Source Clock Delay      (SCD):    6.107ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.570     6.107    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X57Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.456     6.563 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.505     7.069    CPU_Core_inst/CU/D[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.150     7.219 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1936, routed)        7.570    14.789    memoryMapping_inst/reset
    SLICE_X34Y4          FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[656]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.444    25.749    memoryMapping_inst/internalClk_BUFG
    SLICE_X34Y4          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[656]/C
                         clock pessimism              0.240    25.989    
                         clock uncertainty           -0.082    25.908    
    SLICE_X34Y4          FDCE (Recov_fdce_C_CLR)     -0.521    25.387    memoryMapping_inst/debugSignalsReg_reg[656]
  -------------------------------------------------------------------
                         required time                         25.387    
                         arrival time                         -14.789    
  -------------------------------------------------------------------
                         slack                                 10.598    

Slack (MET) :             10.598ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[720]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 0.606ns (6.980%)  route 8.076ns (93.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 25.749 - 20.000 ) 
    Source Clock Delay      (SCD):    6.107ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.570     6.107    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X57Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.456     6.563 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.505     7.069    CPU_Core_inst/CU/D[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.150     7.219 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1936, routed)        7.570    14.789    memoryMapping_inst/reset
    SLICE_X34Y4          FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[720]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.444    25.749    memoryMapping_inst/internalClk_BUFG
    SLICE_X34Y4          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[720]/C
                         clock pessimism              0.240    25.989    
                         clock uncertainty           -0.082    25.908    
    SLICE_X34Y4          FDCE (Recov_fdce_C_CLR)     -0.521    25.387    memoryMapping_inst/debugSignalsReg_reg[720]
  -------------------------------------------------------------------
                         required time                         25.387    
                         arrival time                         -14.789    
  -------------------------------------------------------------------
                         slack                                 10.598    

Slack (MET) :             10.646ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[157]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 0.606ns (7.089%)  route 7.943ns (92.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 25.750 - 20.000 ) 
    Source Clock Delay      (SCD):    6.107ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.570     6.107    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X57Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.456     6.563 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.505     7.069    CPU_Core_inst/CU/D[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.150     7.219 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1936, routed)        7.437    14.656    memoryMapping_inst/reset
    SLICE_X28Y10         FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[157]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.445    25.750    memoryMapping_inst/internalClk_BUFG
    SLICE_X28Y10         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[157]/C
                         clock pessimism              0.240    25.990    
                         clock uncertainty           -0.082    25.909    
    SLICE_X28Y10         FDCE (Recov_fdce_C_CLR)     -0.607    25.302    memoryMapping_inst/debugSignalsReg_reg[157]
  -------------------------------------------------------------------
                         required time                         25.302    
                         arrival time                         -14.656    
  -------------------------------------------------------------------
                         slack                                 10.646    

Slack (MET) :             10.646ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[828]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 0.606ns (7.089%)  route 7.943ns (92.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 25.750 - 20.000 ) 
    Source Clock Delay      (SCD):    6.107ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.570     6.107    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X57Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.456     6.563 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.505     7.069    CPU_Core_inst/CU/D[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.150     7.219 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1936, routed)        7.437    14.656    memoryMapping_inst/reset
    SLICE_X28Y10         FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[828]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.445    25.750    memoryMapping_inst/internalClk_BUFG
    SLICE_X28Y10         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[828]/C
                         clock pessimism              0.240    25.990    
                         clock uncertainty           -0.082    25.909    
    SLICE_X28Y10         FDCE (Recov_fdce_C_CLR)     -0.607    25.302    memoryMapping_inst/debugSignalsReg_reg[828]
  -------------------------------------------------------------------
                         required time                         25.302    
                         arrival time                         -14.656    
  -------------------------------------------------------------------
                         slack                                 10.646    

Slack (MET) :             10.843ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[195]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.354ns  (logic 0.606ns (7.254%)  route 7.748ns (92.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 25.753 - 20.000 ) 
    Source Clock Delay      (SCD):    6.107ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.570     6.107    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X57Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.456     6.563 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.505     7.069    CPU_Core_inst/CU/D[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.150     7.219 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1936, routed)        7.243    14.462    memoryMapping_inst/reset
    SLICE_X28Y1          FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[195]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.448    25.753    memoryMapping_inst/internalClk_BUFG
    SLICE_X28Y1          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[195]/C
                         clock pessimism              0.240    25.993    
                         clock uncertainty           -0.082    25.912    
    SLICE_X28Y1          FDCE (Recov_fdce_C_CLR)     -0.607    25.305    memoryMapping_inst/debugSignalsReg_reg[195]
  -------------------------------------------------------------------
                         required time                         25.305    
                         arrival time                         -14.462    
  -------------------------------------------------------------------
                         slack                                 10.843    

Slack (MET) :             10.843ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[197]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.354ns  (logic 0.606ns (7.254%)  route 7.748ns (92.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 25.753 - 20.000 ) 
    Source Clock Delay      (SCD):    6.107ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.570     6.107    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X57Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.456     6.563 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.505     7.069    CPU_Core_inst/CU/D[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.150     7.219 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1936, routed)        7.243    14.462    memoryMapping_inst/reset
    SLICE_X28Y1          FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[197]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.448    25.753    memoryMapping_inst/internalClk_BUFG
    SLICE_X28Y1          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[197]/C
                         clock pessimism              0.240    25.993    
                         clock uncertainty           -0.082    25.912    
    SLICE_X28Y1          FDCE (Recov_fdce_C_CLR)     -0.607    25.305    memoryMapping_inst/debugSignalsReg_reg[197]
  -------------------------------------------------------------------
                         required time                         25.305    
                         arrival time                         -14.462    
  -------------------------------------------------------------------
                         slack                                 10.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/dataToALU_Reg_reg[3]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.600%)  route 0.422ns (69.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.567     1.795    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X57Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.141     1.936 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.168     2.104    CPU_Core_inst/CU/D[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.045     2.149 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=668, routed)         0.254     2.403    CPU_Core_inst/CU/AR[0]
    SLICE_X52Y8          FDCE                                         f  CPU_Core_inst/CU/dataToALU_Reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.836     2.341    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X52Y8          FDCE                                         r  CPU_Core_inst/CU/dataToALU_Reg_reg[3]/C
                         clock pessimism             -0.511     1.830    
    SLICE_X52Y8          FDCE (Remov_fdce_C_CLR)     -0.067     1.763    CPU_Core_inst/CU/dataToALU_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/destinationRegisterNumberReg_reg[1]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.510%)  route 0.424ns (69.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.567     1.795    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X57Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.141     1.936 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.168     2.104    CPU_Core_inst/CU/D[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.045     2.149 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=668, routed)         0.255     2.405    CPU_Core_inst/CU/AR[0]
    SLICE_X54Y8          FDCE                                         f  CPU_Core_inst/CU/destinationRegisterNumberReg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.836     2.341    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X54Y8          FDCE                                         r  CPU_Core_inst/CU/destinationRegisterNumberReg_reg[1]/C
                         clock pessimism             -0.511     1.830    
    SLICE_X54Y8          FDCE (Remov_fdce_C_CLR)     -0.067     1.763    CPU_Core_inst/CU/destinationRegisterNumberReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/destinationRegisterNumberReg_reg[2]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.510%)  route 0.424ns (69.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.567     1.795    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X57Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.141     1.936 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.168     2.104    CPU_Core_inst/CU/D[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.045     2.149 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=668, routed)         0.255     2.405    CPU_Core_inst/CU/AR[0]
    SLICE_X54Y8          FDCE                                         f  CPU_Core_inst/CU/destinationRegisterNumberReg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.836     2.341    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X54Y8          FDCE                                         r  CPU_Core_inst/CU/destinationRegisterNumberReg_reg[2]/C
                         clock pessimism             -0.511     1.830    
    SLICE_X54Y8          FDCE (Remov_fdce_C_CLR)     -0.067     1.763    CPU_Core_inst/CU/destinationRegisterNumberReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[14][16]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.600%)  route 0.422ns (69.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.567     1.795    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X57Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.141     1.936 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.168     2.104    CPU_Core_inst/CU/D[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.045     2.149 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=668, routed)         0.254     2.403    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X53Y8          FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[14][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.836     2.341    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X53Y8          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][16]/C
                         clock pessimism             -0.511     1.830    
    SLICE_X53Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.738    CPU_Core_inst/RegisterFile_inst/registers_reg[14][16]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[14][21]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.600%)  route 0.422ns (69.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.567     1.795    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X57Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.141     1.936 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.168     2.104    CPU_Core_inst/CU/D[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.045     2.149 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=668, routed)         0.254     2.403    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X53Y8          FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[14][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.836     2.341    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X53Y8          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][21]/C
                         clock pessimism             -0.511     1.830    
    SLICE_X53Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.738    CPU_Core_inst/RegisterFile_inst/registers_reg[14][21]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/sourceRegisterNumberReg_reg[0]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.510%)  route 0.424ns (69.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.567     1.795    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X57Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.141     1.936 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.168     2.104    CPU_Core_inst/CU/D[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.045     2.149 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=668, routed)         0.255     2.405    CPU_Core_inst/CU/AR[0]
    SLICE_X55Y8          FDCE                                         f  CPU_Core_inst/CU/sourceRegisterNumberReg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.836     2.341    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X55Y8          FDCE                                         r  CPU_Core_inst/CU/sourceRegisterNumberReg_reg[0]/C
                         clock pessimism             -0.511     1.830    
    SLICE_X55Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.738    CPU_Core_inst/CU/sourceRegisterNumberReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/sourceRegisterNumberReg_reg[1]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.510%)  route 0.424ns (69.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.567     1.795    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X57Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.141     1.936 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.168     2.104    CPU_Core_inst/CU/D[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.045     2.149 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=668, routed)         0.255     2.405    CPU_Core_inst/CU/AR[0]
    SLICE_X55Y8          FDCE                                         f  CPU_Core_inst/CU/sourceRegisterNumberReg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.836     2.341    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X55Y8          FDCE                                         r  CPU_Core_inst/CU/sourceRegisterNumberReg_reg[1]/C
                         clock pessimism             -0.511     1.830    
    SLICE_X55Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.738    CPU_Core_inst/CU/sourceRegisterNumberReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/sourceRegisterNumberReg_reg[2]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.510%)  route 0.424ns (69.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.567     1.795    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X57Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.141     1.936 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.168     2.104    CPU_Core_inst/CU/D[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.045     2.149 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=668, routed)         0.255     2.405    CPU_Core_inst/CU/AR[0]
    SLICE_X55Y8          FDCE                                         f  CPU_Core_inst/CU/sourceRegisterNumberReg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.836     2.341    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X55Y8          FDCE                                         r  CPU_Core_inst/CU/sourceRegisterNumberReg_reg[2]/C
                         clock pessimism             -0.511     1.830    
    SLICE_X55Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.738    CPU_Core_inst/CU/sourceRegisterNumberReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/sourceRegisterNumberReg_reg[3]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.510%)  route 0.424ns (69.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.567     1.795    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X57Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.141     1.936 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.168     2.104    CPU_Core_inst/CU/D[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.045     2.149 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=668, routed)         0.255     2.405    CPU_Core_inst/CU/AR[0]
    SLICE_X55Y8          FDCE                                         f  CPU_Core_inst/CU/sourceRegisterNumberReg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.836     2.341    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X55Y8          FDCE                                         r  CPU_Core_inst/CU/sourceRegisterNumberReg_reg[3]/C
                         clock pessimism             -0.511     1.830    
    SLICE_X55Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.738    CPU_Core_inst/CU/sourceRegisterNumberReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/softwareResetReg_reg/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.040%)  route 0.395ns (67.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.567     1.795    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X57Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.141     1.936 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.168     2.104    CPU_Core_inst/CU/D[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.045     2.149 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=668, routed)         0.226     2.376    CPU_Core_inst/CU/AR[0]
    SLICE_X57Y8          FDCE                                         f  CPU_Core_inst/CU/softwareResetReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.836     2.341    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X57Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
                         clock pessimism             -0.546     1.795    
    SLICE_X57Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.703    CPU_Core_inst/CU/softwareResetReg_reg
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.673    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockGenerator/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb fall edge)      5.000     5.000 f  
    W5                                                0.000     5.000 f  externalClk (IN)
                         net (fo=0)                   0.000     5.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     7.691    ClockGenerator/externalClk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.779 f  ClockGenerator/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.793    ClockGenerator/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  ClockGenerator/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockGenerator/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.722    ClockGenerator/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  ClockGenerator/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  internalClk
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        122.250ns  (logic 41.505ns (33.951%)  route 80.744ns (66.049%))
  Logic Levels:           141  (CARRY4=79 LUT1=5 LUT2=7 LUT3=18 LUT4=14 LUT5=10 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.557     6.094    memoryMapping_inst/internalClk_BUFG
    SLICE_X54Y21         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDCE (Prop_fdce_C_Q)         0.518     6.612 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/Q
                         net (fo=44, routed)          2.215     8.827    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[16]
    SLICE_X45Y22         LUT1 (Prop_lut1_I0_O)        0.124     8.951 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_160/O
                         net (fo=1, routed)           0.000     8.951    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_160_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.483 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.483    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.597 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.597    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.711 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.009     9.720    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.033 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         2.445    12.478    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.334    12.812 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_409/O
                         net (fo=42, routed)          2.868    15.679    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_3
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.326    16.005 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_380/O
                         net (fo=4, routed)           2.002    18.007    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_380_n_0
    SLICE_X32Y15         LUT4 (Prop_lut4_I0_O)        0.124    18.131 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1482/O
                         net (fo=1, routed)           0.000    18.131    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1482_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.663 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    18.663    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.777 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    18.777    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.891 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    18.891    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.005 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    19.005    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.119 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/CO[3]
                         net (fo=1, routed)           0.000    19.119    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120/CO[3]
                         net (fo=1, routed)           0.000    19.233    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.504 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365/CO[0]
                         net (fo=40, routed)          1.797    21.301    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365_n_3
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.395    21.696 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1764/O
                         net (fo=2, routed)           0.454    22.150    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1764_n_0
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.328    22.478 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1768/O
                         net (fo=1, routed)           0.000    22.478    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1768_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.011 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1610/CO[3]
                         net (fo=1, routed)           0.000    23.011    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1610_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.326 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1344/O[3]
                         net (fo=3, routed)           1.145    24.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1344_n_4
    SLICE_X30Y28         LUT3 (Prop_lut3_I2_O)        0.307    24.778 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1346/O
                         net (fo=2, routed)           0.856    25.634    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1346_n_0
    SLICE_X30Y28         LUT5 (Prop_lut5_I4_O)        0.153    25.787 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1032/O
                         net (fo=2, routed)           0.942    26.730    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1032_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I0_O)        0.331    27.061 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1036/O
                         net (fo=1, routed)           0.000    27.061    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1036_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.459 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_695/CO[3]
                         net (fo=1, routed)           0.000    27.459    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_695_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.793 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_308/O[1]
                         net (fo=6, routed)           1.292    29.085    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_308_n_6
    SLICE_X40Y31         LUT2 (Prop_lut2_I0_O)        0.303    29.388 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_787/O
                         net (fo=1, routed)           0.000    29.388    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_787_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.938 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351/CO[3]
                         net (fo=1, routed)           0.000    29.938    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.272 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_187/O[1]
                         net (fo=3, routed)           1.003    31.275    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_187_n_6
    SLICE_X41Y31         LUT4 (Prop_lut4_I2_O)        0.303    31.578 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_344/O
                         net (fo=1, routed)           0.000    31.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_344_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.128    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.399 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.815    33.213    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X41Y33         LUT3 (Prop_lut3_I0_O)        0.373    33.586 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.285    35.872    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X29Y29         LUT3 (Prop_lut3_I1_O)        0.124    35.996 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          2.296    38.292    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    38.416 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.956    39.372    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    39.952 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    39.952    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.286 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/O[1]
                         net (fo=1, routed)           0.944    41.230    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[6]
    SLICE_X39Y28         LUT5 (Prop_lut5_I1_O)        0.303    41.533 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1186/O
                         net (fo=2, routed)           0.963    42.496    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1186_n_0
    SLICE_X44Y30         LUT1 (Prop_lut1_I0_O)        0.124    42.620 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1562/O
                         net (fo=1, routed)           0.000    42.620    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1562_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.170 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181/CO[3]
                         net (fo=1, routed)           0.000    43.170    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.284 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817/CO[3]
                         net (fo=1, routed)           0.000    43.284    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.398 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828/CO[3]
                         net (fo=1, routed)           0.000    43.398    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.711 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_736/O[3]
                         net (fo=1, routed)           0.661    44.372    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[20]
    SLICE_X45Y33         LUT3 (Prop_lut3_I2_O)        0.334    44.706 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_830/O
                         net (fo=38, routed)          1.932    46.637    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_830_n_0
    SLICE_X37Y37         LUT3 (Prop_lut3_I1_O)        0.332    46.969 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_721/O
                         net (fo=4, routed)           1.502    48.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_721_n_0
    SLICE_X31Y34         LUT4 (Prop_lut4_I0_O)        0.124    48.595 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_809/O
                         net (fo=1, routed)           0.000    48.595    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_809_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.145 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    49.145    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.259 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    49.259    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.373 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/CO[3]
                         net (fo=1, routed)           0.000    49.373    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.612 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085/O[2]
                         net (fo=2, routed)           1.137    50.749    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085_n_5
    SLICE_X36Y37         LUT3 (Prop_lut3_I2_O)        0.302    51.051 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_711/O
                         net (fo=2, routed)           1.572    52.623    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_711_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I3_O)        0.124    52.747 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_715/O
                         net (fo=1, routed)           0.000    52.747    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_715_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.148 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336/CO[3]
                         net (fo=1, routed)           0.000    53.148    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.262 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462/CO[3]
                         net (fo=1, routed)           0.000    53.262    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.376 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781/CO[3]
                         net (fo=1, routed)           0.000    53.376    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.710 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487/O[1]
                         net (fo=3, routed)           1.089    54.798    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487_n_6
    SLICE_X30Y43         LUT3 (Prop_lut3_I2_O)        0.303    55.101 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1491/O
                         net (fo=2, routed)           0.842    55.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1491_n_0
    SLICE_X29Y42         LUT5 (Prop_lut5_I4_O)        0.152    56.095 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1121/O
                         net (fo=2, routed)           1.129    57.225    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1121_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.332    57.557 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1125/O
                         net (fo=1, routed)           0.000    57.557    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1125_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    58.070 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760/CO[3]
                         net (fo=1, routed)           0.000    58.070    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    58.393 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358/O[1]
                         net (fo=5, routed)           1.252    59.645    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358_n_6
    SLICE_X34Y45         LUT2 (Prop_lut2_I0_O)        0.306    59.951 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_758/O
                         net (fo=1, routed)           0.000    59.951    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_758_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.484 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354/CO[3]
                         net (fo=1, routed)           0.000    60.484    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    60.807 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194/O[1]
                         net (fo=3, routed)           1.154    61.961    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194_n_6
    SLICE_X31Y45         LUT4 (Prop_lut4_I2_O)        0.306    62.267 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352/O
                         net (fo=1, routed)           0.000    62.267    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.817 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    62.817    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.088 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.873    63.961    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X30Y46         LUT4 (Prop_lut4_I2_O)        0.373    64.334 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.723    66.057    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X39Y38         LUT3 (Prop_lut3_I1_O)        0.124    66.181 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          2.205    68.386    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X48Y42         LUT1 (Prop_lut1_I0_O)        0.124    68.510 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.948    69.458    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    70.038 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    70.038    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.152 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    70.152    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.266 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    70.266    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.380 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    70.380    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.494 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    70.494    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.608 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    70.608    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.722 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.288    72.009    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.148    72.157 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         2.059    74.217    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X39Y40         LUT3 (Prop_lut3_I2_O)        0.356    74.573 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_59/O
                         net (fo=53, routed)          1.733    76.306    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_59_n_0
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.354    76.660 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1288/O
                         net (fo=8, routed)           1.337    77.997    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1288_n_0
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.332    78.329 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2139/O
                         net (fo=1, routed)           0.000    78.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2139_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    78.709 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009/CO[3]
                         net (fo=1, routed)           0.000    78.709    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.826 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682/CO[3]
                         net (fo=1, routed)           0.000    78.826    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.943 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    78.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.060 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    79.060    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.177 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    79.177    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    79.492 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/O[3]
                         net (fo=2, routed)           0.955    80.448    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_4
    SLICE_X38Y47         LUT3 (Prop_lut3_I2_O)        0.307    80.755 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_445/O
                         net (fo=2, routed)           0.919    81.673    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_445_n_0
    SLICE_X39Y44         LUT4 (Prop_lut4_I3_O)        0.124    81.797 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_449/O
                         net (fo=1, routed)           0.000    81.797    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_449_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    82.344 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_220/O[2]
                         net (fo=3, routed)           1.492    83.836    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_220_n_5
    SLICE_X46Y46         LUT3 (Prop_lut3_I2_O)        0.302    84.138 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_341/O
                         net (fo=2, routed)           1.232    85.370    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_341_n_0
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.152    85.522 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_186/O
                         net (fo=2, routed)           1.205    86.727    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_186_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.332    87.059 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_190/O
                         net (fo=1, routed)           0.000    87.059    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_190_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.592 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_96/CO[3]
                         net (fo=1, routed)           0.000    87.592    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_96_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.709 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_770/CO[3]
                         net (fo=1, routed)           0.000    87.709    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_770_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.826 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595/CO[3]
                         net (fo=1, routed)           0.000    87.826    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    88.141 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/O[3]
                         net (fo=5, routed)           1.358    89.500    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_4
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.307    89.807 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1249/O
                         net (fo=1, routed)           0.000    89.807    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1249_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.357 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820/CO[3]
                         net (fo=1, routed)           0.000    90.357    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.471 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    90.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.805 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           1.205    92.010    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X43Y51         LUT4 (Prop_lut4_I2_O)        0.303    92.313 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    92.313    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.863 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    92.863    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.134 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.805    93.938    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.373    94.311 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          1.021    95.332    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X46Y49         LUT3 (Prop_lut3_I1_O)        0.124    95.456 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          1.406    96.862    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.124    96.986 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.609    97.595    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    98.175 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000    98.175    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.289 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000    98.289    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.403 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000    98.403    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.517 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000    98.517    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000    98.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.745 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000    98.745    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.859 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.174   100.033    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.148   100.181 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          0.722   100.903    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X42Y51         LUT5 (Prop_lut5_I1_O)        0.328   101.231 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_174/O
                         net (fo=25, routed)          1.764   102.994    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_174_n_0
    SLICE_X47Y53         LUT3 (Prop_lut3_I2_O)        0.152   103.146 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_923/O
                         net (fo=4, routed)           0.832   103.978    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_923_n_0
    SLICE_X45Y53         LUT4 (Prop_lut4_I0_O)        0.326   104.304 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2038/O
                         net (fo=1, routed)           0.000   104.304    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2038_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.854 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   104.854    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.968 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   104.968    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.082 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   105.082    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.196 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.000   105.196    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.310 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/CO[3]
                         net (fo=1, routed)           0.000   105.310    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   105.532 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_955/O[0]
                         net (fo=2, routed)           0.802   106.334    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_955_n_7
    SLICE_X44Y57         LUT3 (Prop_lut3_I2_O)        0.325   106.659 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_482/O
                         net (fo=2, routed)           1.420   108.079    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_482_n_0
    SLICE_X44Y57         LUT4 (Prop_lut4_I3_O)        0.326   108.405 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_486/O
                         net (fo=1, routed)           0.000   108.405    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_486_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   109.045 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[3]
                         net (fo=2, routed)           1.081   110.126    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_4
    SLICE_X49Y57         LUT3 (Prop_lut3_I2_O)        0.306   110.432 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_453/O
                         net (fo=2, routed)           0.659   111.092    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_453_n_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I1_O)        0.124   111.216 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_451/O
                         net (fo=1, routed)           0.664   111.879    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_451_n_0
    SLICE_X48Y56         LUT5 (Prop_lut5_I0_O)        0.124   112.003 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_224/O
                         net (fo=1, routed)           0.000   112.003    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_224_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   112.251 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[2]
                         net (fo=1, routed)           0.717   112.968    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_5
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.302   113.270 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_117/O
                         net (fo=1, routed)           0.000   113.270    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_117_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   113.518 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[2]
                         net (fo=1, routed)           1.152   114.670    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_5
    SLICE_X49Y49         LUT2 (Prop_lut2_I0_O)        0.302   114.972 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_86/O
                         net (fo=1, routed)           0.000   114.972    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_86_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   115.219 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           0.962   116.182    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X49Y45         LUT4 (Prop_lut4_I3_O)        0.327   116.509 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           0.684   117.193    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I1_O)        0.360   117.553 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.679   118.232    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X50Y45         LUT4 (Prop_lut4_I0_O)        0.326   118.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           1.371   119.929    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I5_O)        0.124   120.053 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.117   121.170    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X47Y32         LUT5 (Prop_lut5_I1_O)        0.124   121.294 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6/O
                         net (fo=1, routed)           0.000   121.294    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6_n_0
    SLICE_X47Y32         MUXF7 (Prop_muxf7_I1_O)      0.217   121.511 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000   121.511    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_3_n_0
    SLICE_X47Y32         MUXF8 (Prop_muxf8_I1_O)      0.094   121.605 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.015   124.621    sevenSegmentLEDs_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.723   128.344 r  sevenSegmentLEDs_OBUF[6]_inst/O
                         net (fo=0)                   0.000   128.344    sevenSegmentLEDs[6]
    U7                                                                r  sevenSegmentLEDs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        121.982ns  (logic 41.497ns (34.019%)  route 80.484ns (65.981%))
  Logic Levels:           141  (CARRY4=79 LUT1=5 LUT2=7 LUT3=18 LUT4=14 LUT5=10 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.557     6.094    memoryMapping_inst/internalClk_BUFG
    SLICE_X54Y21         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDCE (Prop_fdce_C_Q)         0.518     6.612 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/Q
                         net (fo=44, routed)          2.215     8.827    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[16]
    SLICE_X45Y22         LUT1 (Prop_lut1_I0_O)        0.124     8.951 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_160/O
                         net (fo=1, routed)           0.000     8.951    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_160_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.483 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.483    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.597 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.597    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.711 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.009     9.720    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.033 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         2.445    12.478    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.334    12.812 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_409/O
                         net (fo=42, routed)          2.868    15.679    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_3
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.326    16.005 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_380/O
                         net (fo=4, routed)           2.002    18.007    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_380_n_0
    SLICE_X32Y15         LUT4 (Prop_lut4_I0_O)        0.124    18.131 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1482/O
                         net (fo=1, routed)           0.000    18.131    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1482_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.663 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    18.663    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.777 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    18.777    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.891 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    18.891    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.005 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    19.005    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.119 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/CO[3]
                         net (fo=1, routed)           0.000    19.119    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120/CO[3]
                         net (fo=1, routed)           0.000    19.233    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.504 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365/CO[0]
                         net (fo=40, routed)          1.797    21.301    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365_n_3
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.395    21.696 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1764/O
                         net (fo=2, routed)           0.454    22.150    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1764_n_0
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.328    22.478 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1768/O
                         net (fo=1, routed)           0.000    22.478    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1768_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.011 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1610/CO[3]
                         net (fo=1, routed)           0.000    23.011    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1610_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.326 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1344/O[3]
                         net (fo=3, routed)           1.145    24.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1344_n_4
    SLICE_X30Y28         LUT3 (Prop_lut3_I2_O)        0.307    24.778 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1346/O
                         net (fo=2, routed)           0.856    25.634    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1346_n_0
    SLICE_X30Y28         LUT5 (Prop_lut5_I4_O)        0.153    25.787 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1032/O
                         net (fo=2, routed)           0.942    26.730    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1032_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I0_O)        0.331    27.061 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1036/O
                         net (fo=1, routed)           0.000    27.061    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1036_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.459 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_695/CO[3]
                         net (fo=1, routed)           0.000    27.459    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_695_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.793 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_308/O[1]
                         net (fo=6, routed)           1.292    29.085    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_308_n_6
    SLICE_X40Y31         LUT2 (Prop_lut2_I0_O)        0.303    29.388 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_787/O
                         net (fo=1, routed)           0.000    29.388    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_787_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.938 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351/CO[3]
                         net (fo=1, routed)           0.000    29.938    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.272 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_187/O[1]
                         net (fo=3, routed)           1.003    31.275    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_187_n_6
    SLICE_X41Y31         LUT4 (Prop_lut4_I2_O)        0.303    31.578 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_344/O
                         net (fo=1, routed)           0.000    31.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_344_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.128    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.399 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.815    33.213    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X41Y33         LUT3 (Prop_lut3_I0_O)        0.373    33.586 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.285    35.872    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X29Y29         LUT3 (Prop_lut3_I1_O)        0.124    35.996 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          2.296    38.292    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    38.416 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.956    39.372    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    39.952 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    39.952    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.286 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/O[1]
                         net (fo=1, routed)           0.944    41.230    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[6]
    SLICE_X39Y28         LUT5 (Prop_lut5_I1_O)        0.303    41.533 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1186/O
                         net (fo=2, routed)           0.963    42.496    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1186_n_0
    SLICE_X44Y30         LUT1 (Prop_lut1_I0_O)        0.124    42.620 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1562/O
                         net (fo=1, routed)           0.000    42.620    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1562_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.170 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181/CO[3]
                         net (fo=1, routed)           0.000    43.170    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.284 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817/CO[3]
                         net (fo=1, routed)           0.000    43.284    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.398 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828/CO[3]
                         net (fo=1, routed)           0.000    43.398    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.711 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_736/O[3]
                         net (fo=1, routed)           0.661    44.372    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[20]
    SLICE_X45Y33         LUT3 (Prop_lut3_I2_O)        0.334    44.706 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_830/O
                         net (fo=38, routed)          1.932    46.637    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_830_n_0
    SLICE_X37Y37         LUT3 (Prop_lut3_I1_O)        0.332    46.969 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_721/O
                         net (fo=4, routed)           1.502    48.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_721_n_0
    SLICE_X31Y34         LUT4 (Prop_lut4_I0_O)        0.124    48.595 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_809/O
                         net (fo=1, routed)           0.000    48.595    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_809_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.145 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    49.145    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.259 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    49.259    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.373 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/CO[3]
                         net (fo=1, routed)           0.000    49.373    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.612 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085/O[2]
                         net (fo=2, routed)           1.137    50.749    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085_n_5
    SLICE_X36Y37         LUT3 (Prop_lut3_I2_O)        0.302    51.051 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_711/O
                         net (fo=2, routed)           1.572    52.623    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_711_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I3_O)        0.124    52.747 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_715/O
                         net (fo=1, routed)           0.000    52.747    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_715_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.148 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336/CO[3]
                         net (fo=1, routed)           0.000    53.148    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.262 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462/CO[3]
                         net (fo=1, routed)           0.000    53.262    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.376 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781/CO[3]
                         net (fo=1, routed)           0.000    53.376    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.710 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487/O[1]
                         net (fo=3, routed)           1.089    54.798    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487_n_6
    SLICE_X30Y43         LUT3 (Prop_lut3_I2_O)        0.303    55.101 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1491/O
                         net (fo=2, routed)           0.842    55.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1491_n_0
    SLICE_X29Y42         LUT5 (Prop_lut5_I4_O)        0.152    56.095 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1121/O
                         net (fo=2, routed)           1.129    57.225    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1121_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.332    57.557 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1125/O
                         net (fo=1, routed)           0.000    57.557    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1125_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    58.070 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760/CO[3]
                         net (fo=1, routed)           0.000    58.070    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    58.393 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358/O[1]
                         net (fo=5, routed)           1.252    59.645    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358_n_6
    SLICE_X34Y45         LUT2 (Prop_lut2_I0_O)        0.306    59.951 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_758/O
                         net (fo=1, routed)           0.000    59.951    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_758_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.484 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354/CO[3]
                         net (fo=1, routed)           0.000    60.484    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    60.807 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194/O[1]
                         net (fo=3, routed)           1.154    61.961    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194_n_6
    SLICE_X31Y45         LUT4 (Prop_lut4_I2_O)        0.306    62.267 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352/O
                         net (fo=1, routed)           0.000    62.267    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.817 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    62.817    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.088 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.873    63.961    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X30Y46         LUT4 (Prop_lut4_I2_O)        0.373    64.334 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.723    66.057    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X39Y38         LUT3 (Prop_lut3_I1_O)        0.124    66.181 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          2.205    68.386    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X48Y42         LUT1 (Prop_lut1_I0_O)        0.124    68.510 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.948    69.458    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    70.038 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    70.038    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.152 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    70.152    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.266 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    70.266    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.380 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    70.380    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.494 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    70.494    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.608 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    70.608    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.722 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.288    72.009    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.148    72.157 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         2.059    74.217    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X39Y40         LUT3 (Prop_lut3_I2_O)        0.356    74.573 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_59/O
                         net (fo=53, routed)          1.733    76.306    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_59_n_0
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.354    76.660 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1288/O
                         net (fo=8, routed)           1.337    77.997    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1288_n_0
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.332    78.329 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2139/O
                         net (fo=1, routed)           0.000    78.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2139_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    78.709 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009/CO[3]
                         net (fo=1, routed)           0.000    78.709    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.826 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682/CO[3]
                         net (fo=1, routed)           0.000    78.826    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.943 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    78.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.060 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    79.060    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.177 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    79.177    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    79.492 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/O[3]
                         net (fo=2, routed)           0.955    80.448    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_4
    SLICE_X38Y47         LUT3 (Prop_lut3_I2_O)        0.307    80.755 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_445/O
                         net (fo=2, routed)           0.919    81.673    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_445_n_0
    SLICE_X39Y44         LUT4 (Prop_lut4_I3_O)        0.124    81.797 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_449/O
                         net (fo=1, routed)           0.000    81.797    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_449_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    82.344 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_220/O[2]
                         net (fo=3, routed)           1.492    83.836    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_220_n_5
    SLICE_X46Y46         LUT3 (Prop_lut3_I2_O)        0.302    84.138 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_341/O
                         net (fo=2, routed)           1.232    85.370    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_341_n_0
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.152    85.522 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_186/O
                         net (fo=2, routed)           1.205    86.727    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_186_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.332    87.059 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_190/O
                         net (fo=1, routed)           0.000    87.059    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_190_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.592 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_96/CO[3]
                         net (fo=1, routed)           0.000    87.592    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_96_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.709 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_770/CO[3]
                         net (fo=1, routed)           0.000    87.709    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_770_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.826 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595/CO[3]
                         net (fo=1, routed)           0.000    87.826    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    88.141 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/O[3]
                         net (fo=5, routed)           1.358    89.500    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_4
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.307    89.807 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1249/O
                         net (fo=1, routed)           0.000    89.807    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1249_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.357 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820/CO[3]
                         net (fo=1, routed)           0.000    90.357    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.471 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    90.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.805 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           1.205    92.010    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X43Y51         LUT4 (Prop_lut4_I2_O)        0.303    92.313 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    92.313    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.863 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    92.863    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.134 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.805    93.938    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.373    94.311 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          1.021    95.332    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X46Y49         LUT3 (Prop_lut3_I1_O)        0.124    95.456 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          1.406    96.862    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.124    96.986 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.609    97.595    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    98.175 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000    98.175    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.289 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000    98.289    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.403 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000    98.403    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.517 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000    98.517    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000    98.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.745 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000    98.745    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.859 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.174   100.033    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.148   100.181 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          0.722   100.903    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X42Y51         LUT5 (Prop_lut5_I1_O)        0.328   101.231 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_174/O
                         net (fo=25, routed)          1.764   102.994    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_174_n_0
    SLICE_X47Y53         LUT3 (Prop_lut3_I2_O)        0.152   103.146 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_923/O
                         net (fo=4, routed)           0.832   103.978    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_923_n_0
    SLICE_X45Y53         LUT4 (Prop_lut4_I0_O)        0.326   104.304 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2038/O
                         net (fo=1, routed)           0.000   104.304    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2038_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.854 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   104.854    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.968 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   104.968    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.082 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   105.082    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.196 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.000   105.196    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.310 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/CO[3]
                         net (fo=1, routed)           0.000   105.310    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   105.532 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_955/O[0]
                         net (fo=2, routed)           0.802   106.334    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_955_n_7
    SLICE_X44Y57         LUT3 (Prop_lut3_I2_O)        0.325   106.659 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_482/O
                         net (fo=2, routed)           1.420   108.079    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_482_n_0
    SLICE_X44Y57         LUT4 (Prop_lut4_I3_O)        0.326   108.405 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_486/O
                         net (fo=1, routed)           0.000   108.405    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_486_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   109.045 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[3]
                         net (fo=2, routed)           1.081   110.126    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_4
    SLICE_X49Y57         LUT3 (Prop_lut3_I2_O)        0.306   110.432 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_453/O
                         net (fo=2, routed)           0.659   111.092    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_453_n_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I1_O)        0.124   111.216 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_451/O
                         net (fo=1, routed)           0.664   111.879    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_451_n_0
    SLICE_X48Y56         LUT5 (Prop_lut5_I0_O)        0.124   112.003 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_224/O
                         net (fo=1, routed)           0.000   112.003    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_224_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   112.251 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[2]
                         net (fo=1, routed)           0.717   112.968    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_5
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.302   113.270 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_117/O
                         net (fo=1, routed)           0.000   113.270    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_117_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   113.518 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[2]
                         net (fo=1, routed)           1.152   114.670    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_5
    SLICE_X49Y49         LUT2 (Prop_lut2_I0_O)        0.302   114.972 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_86/O
                         net (fo=1, routed)           0.000   114.972    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_86_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   115.219 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           0.962   116.182    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X49Y45         LUT4 (Prop_lut4_I3_O)        0.327   116.509 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           0.684   117.193    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I1_O)        0.360   117.553 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.679   118.232    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X50Y45         LUT4 (Prop_lut4_I0_O)        0.326   118.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           1.371   119.929    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I5_O)        0.124   120.053 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.237   121.290    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X46Y31         LUT5 (Prop_lut5_I1_O)        0.124   121.414 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1/O
                         net (fo=1, routed)           0.000   121.414    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1_n_0
    SLICE_X46Y31         MUXF7 (Prop_muxf7_I1_O)      0.214   121.628 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000   121.628    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_3_n_0
    SLICE_X46Y31         MUXF8 (Prop_muxf8_I1_O)      0.088   121.716 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.636   124.352    sevenSegmentLEDs_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.724   128.076 r  sevenSegmentLEDs_OBUF[1]_inst/O
                         net (fo=0)                   0.000   128.076    sevenSegmentLEDs[1]
    W6                                                                r  sevenSegmentLEDs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        121.948ns  (logic 41.494ns (34.026%)  route 80.454ns (65.974%))
  Logic Levels:           141  (CARRY4=79 LUT1=5 LUT2=7 LUT3=18 LUT4=14 LUT5=10 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.557     6.094    memoryMapping_inst/internalClk_BUFG
    SLICE_X54Y21         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDCE (Prop_fdce_C_Q)         0.518     6.612 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/Q
                         net (fo=44, routed)          2.215     8.827    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[16]
    SLICE_X45Y22         LUT1 (Prop_lut1_I0_O)        0.124     8.951 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_160/O
                         net (fo=1, routed)           0.000     8.951    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_160_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.483 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.483    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.597 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.597    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.711 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.009     9.720    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.033 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         2.445    12.478    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.334    12.812 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_409/O
                         net (fo=42, routed)          2.868    15.679    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_3
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.326    16.005 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_380/O
                         net (fo=4, routed)           2.002    18.007    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_380_n_0
    SLICE_X32Y15         LUT4 (Prop_lut4_I0_O)        0.124    18.131 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1482/O
                         net (fo=1, routed)           0.000    18.131    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1482_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.663 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    18.663    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.777 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    18.777    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.891 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    18.891    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.005 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    19.005    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.119 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/CO[3]
                         net (fo=1, routed)           0.000    19.119    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120/CO[3]
                         net (fo=1, routed)           0.000    19.233    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.504 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365/CO[0]
                         net (fo=40, routed)          1.797    21.301    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365_n_3
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.395    21.696 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1764/O
                         net (fo=2, routed)           0.454    22.150    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1764_n_0
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.328    22.478 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1768/O
                         net (fo=1, routed)           0.000    22.478    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1768_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.011 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1610/CO[3]
                         net (fo=1, routed)           0.000    23.011    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1610_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.326 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1344/O[3]
                         net (fo=3, routed)           1.145    24.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1344_n_4
    SLICE_X30Y28         LUT3 (Prop_lut3_I2_O)        0.307    24.778 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1346/O
                         net (fo=2, routed)           0.856    25.634    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1346_n_0
    SLICE_X30Y28         LUT5 (Prop_lut5_I4_O)        0.153    25.787 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1032/O
                         net (fo=2, routed)           0.942    26.730    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1032_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I0_O)        0.331    27.061 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1036/O
                         net (fo=1, routed)           0.000    27.061    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1036_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.459 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_695/CO[3]
                         net (fo=1, routed)           0.000    27.459    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_695_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.793 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_308/O[1]
                         net (fo=6, routed)           1.292    29.085    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_308_n_6
    SLICE_X40Y31         LUT2 (Prop_lut2_I0_O)        0.303    29.388 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_787/O
                         net (fo=1, routed)           0.000    29.388    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_787_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.938 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351/CO[3]
                         net (fo=1, routed)           0.000    29.938    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.272 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_187/O[1]
                         net (fo=3, routed)           1.003    31.275    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_187_n_6
    SLICE_X41Y31         LUT4 (Prop_lut4_I2_O)        0.303    31.578 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_344/O
                         net (fo=1, routed)           0.000    31.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_344_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.128    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.399 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.815    33.213    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X41Y33         LUT3 (Prop_lut3_I0_O)        0.373    33.586 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.285    35.872    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X29Y29         LUT3 (Prop_lut3_I1_O)        0.124    35.996 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          2.296    38.292    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    38.416 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.956    39.372    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    39.952 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    39.952    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.286 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/O[1]
                         net (fo=1, routed)           0.944    41.230    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[6]
    SLICE_X39Y28         LUT5 (Prop_lut5_I1_O)        0.303    41.533 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1186/O
                         net (fo=2, routed)           0.963    42.496    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1186_n_0
    SLICE_X44Y30         LUT1 (Prop_lut1_I0_O)        0.124    42.620 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1562/O
                         net (fo=1, routed)           0.000    42.620    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1562_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.170 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181/CO[3]
                         net (fo=1, routed)           0.000    43.170    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.284 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817/CO[3]
                         net (fo=1, routed)           0.000    43.284    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.398 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828/CO[3]
                         net (fo=1, routed)           0.000    43.398    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.711 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_736/O[3]
                         net (fo=1, routed)           0.661    44.372    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[20]
    SLICE_X45Y33         LUT3 (Prop_lut3_I2_O)        0.334    44.706 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_830/O
                         net (fo=38, routed)          1.932    46.637    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_830_n_0
    SLICE_X37Y37         LUT3 (Prop_lut3_I1_O)        0.332    46.969 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_721/O
                         net (fo=4, routed)           1.502    48.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_721_n_0
    SLICE_X31Y34         LUT4 (Prop_lut4_I0_O)        0.124    48.595 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_809/O
                         net (fo=1, routed)           0.000    48.595    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_809_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.145 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    49.145    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.259 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    49.259    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.373 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/CO[3]
                         net (fo=1, routed)           0.000    49.373    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.612 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085/O[2]
                         net (fo=2, routed)           1.137    50.749    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085_n_5
    SLICE_X36Y37         LUT3 (Prop_lut3_I2_O)        0.302    51.051 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_711/O
                         net (fo=2, routed)           1.572    52.623    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_711_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I3_O)        0.124    52.747 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_715/O
                         net (fo=1, routed)           0.000    52.747    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_715_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.148 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336/CO[3]
                         net (fo=1, routed)           0.000    53.148    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.262 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462/CO[3]
                         net (fo=1, routed)           0.000    53.262    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.376 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781/CO[3]
                         net (fo=1, routed)           0.000    53.376    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.710 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487/O[1]
                         net (fo=3, routed)           1.089    54.798    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487_n_6
    SLICE_X30Y43         LUT3 (Prop_lut3_I2_O)        0.303    55.101 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1491/O
                         net (fo=2, routed)           0.842    55.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1491_n_0
    SLICE_X29Y42         LUT5 (Prop_lut5_I4_O)        0.152    56.095 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1121/O
                         net (fo=2, routed)           1.129    57.225    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1121_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.332    57.557 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1125/O
                         net (fo=1, routed)           0.000    57.557    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1125_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    58.070 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760/CO[3]
                         net (fo=1, routed)           0.000    58.070    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    58.393 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358/O[1]
                         net (fo=5, routed)           1.252    59.645    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358_n_6
    SLICE_X34Y45         LUT2 (Prop_lut2_I0_O)        0.306    59.951 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_758/O
                         net (fo=1, routed)           0.000    59.951    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_758_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.484 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354/CO[3]
                         net (fo=1, routed)           0.000    60.484    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    60.807 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194/O[1]
                         net (fo=3, routed)           1.154    61.961    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194_n_6
    SLICE_X31Y45         LUT4 (Prop_lut4_I2_O)        0.306    62.267 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352/O
                         net (fo=1, routed)           0.000    62.267    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.817 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    62.817    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.088 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.873    63.961    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X30Y46         LUT4 (Prop_lut4_I2_O)        0.373    64.334 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.723    66.057    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X39Y38         LUT3 (Prop_lut3_I1_O)        0.124    66.181 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          2.205    68.386    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X48Y42         LUT1 (Prop_lut1_I0_O)        0.124    68.510 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.948    69.458    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    70.038 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    70.038    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.152 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    70.152    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.266 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    70.266    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.380 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    70.380    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.494 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    70.494    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.608 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    70.608    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.722 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.288    72.009    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.148    72.157 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         2.059    74.217    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X39Y40         LUT3 (Prop_lut3_I2_O)        0.356    74.573 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_59/O
                         net (fo=53, routed)          1.733    76.306    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_59_n_0
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.354    76.660 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1288/O
                         net (fo=8, routed)           1.337    77.997    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1288_n_0
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.332    78.329 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2139/O
                         net (fo=1, routed)           0.000    78.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2139_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    78.709 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009/CO[3]
                         net (fo=1, routed)           0.000    78.709    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.826 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682/CO[3]
                         net (fo=1, routed)           0.000    78.826    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.943 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    78.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.060 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    79.060    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.177 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    79.177    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    79.492 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/O[3]
                         net (fo=2, routed)           0.955    80.448    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_4
    SLICE_X38Y47         LUT3 (Prop_lut3_I2_O)        0.307    80.755 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_445/O
                         net (fo=2, routed)           0.919    81.673    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_445_n_0
    SLICE_X39Y44         LUT4 (Prop_lut4_I3_O)        0.124    81.797 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_449/O
                         net (fo=1, routed)           0.000    81.797    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_449_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    82.344 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_220/O[2]
                         net (fo=3, routed)           1.492    83.836    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_220_n_5
    SLICE_X46Y46         LUT3 (Prop_lut3_I2_O)        0.302    84.138 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_341/O
                         net (fo=2, routed)           1.232    85.370    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_341_n_0
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.152    85.522 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_186/O
                         net (fo=2, routed)           1.205    86.727    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_186_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.332    87.059 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_190/O
                         net (fo=1, routed)           0.000    87.059    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_190_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.592 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_96/CO[3]
                         net (fo=1, routed)           0.000    87.592    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_96_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.709 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_770/CO[3]
                         net (fo=1, routed)           0.000    87.709    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_770_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.826 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595/CO[3]
                         net (fo=1, routed)           0.000    87.826    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    88.141 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/O[3]
                         net (fo=5, routed)           1.358    89.500    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_4
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.307    89.807 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1249/O
                         net (fo=1, routed)           0.000    89.807    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1249_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.357 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820/CO[3]
                         net (fo=1, routed)           0.000    90.357    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.471 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    90.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.805 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           1.205    92.010    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X43Y51         LUT4 (Prop_lut4_I2_O)        0.303    92.313 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    92.313    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.863 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    92.863    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.134 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.805    93.938    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.373    94.311 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          1.021    95.332    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X46Y49         LUT3 (Prop_lut3_I1_O)        0.124    95.456 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          1.406    96.862    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.124    96.986 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.609    97.595    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    98.175 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000    98.175    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.289 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000    98.289    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.403 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000    98.403    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.517 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000    98.517    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000    98.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.745 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000    98.745    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.859 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.174   100.033    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.148   100.181 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          0.722   100.903    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X42Y51         LUT5 (Prop_lut5_I1_O)        0.328   101.231 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_174/O
                         net (fo=25, routed)          1.764   102.994    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_174_n_0
    SLICE_X47Y53         LUT3 (Prop_lut3_I2_O)        0.152   103.146 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_923/O
                         net (fo=4, routed)           0.832   103.978    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_923_n_0
    SLICE_X45Y53         LUT4 (Prop_lut4_I0_O)        0.326   104.304 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2038/O
                         net (fo=1, routed)           0.000   104.304    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2038_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.854 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   104.854    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.968 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   104.968    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.082 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   105.082    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.196 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.000   105.196    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.310 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/CO[3]
                         net (fo=1, routed)           0.000   105.310    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   105.532 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_955/O[0]
                         net (fo=2, routed)           0.802   106.334    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_955_n_7
    SLICE_X44Y57         LUT3 (Prop_lut3_I2_O)        0.325   106.659 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_482/O
                         net (fo=2, routed)           1.420   108.079    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_482_n_0
    SLICE_X44Y57         LUT4 (Prop_lut4_I3_O)        0.326   108.405 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_486/O
                         net (fo=1, routed)           0.000   108.405    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_486_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   109.045 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[3]
                         net (fo=2, routed)           1.081   110.126    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_4
    SLICE_X49Y57         LUT3 (Prop_lut3_I2_O)        0.306   110.432 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_453/O
                         net (fo=2, routed)           0.659   111.092    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_453_n_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I1_O)        0.124   111.216 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_451/O
                         net (fo=1, routed)           0.664   111.879    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_451_n_0
    SLICE_X48Y56         LUT5 (Prop_lut5_I0_O)        0.124   112.003 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_224/O
                         net (fo=1, routed)           0.000   112.003    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_224_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   112.251 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[2]
                         net (fo=1, routed)           0.717   112.968    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_5
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.302   113.270 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_117/O
                         net (fo=1, routed)           0.000   113.270    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_117_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   113.518 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[2]
                         net (fo=1, routed)           1.152   114.670    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_5
    SLICE_X49Y49         LUT2 (Prop_lut2_I0_O)        0.302   114.972 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_86/O
                         net (fo=1, routed)           0.000   114.972    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_86_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   115.219 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           0.962   116.182    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X49Y45         LUT4 (Prop_lut4_I3_O)        0.327   116.509 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           0.684   117.193    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I1_O)        0.360   117.553 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.679   118.232    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X50Y45         LUT4 (Prop_lut4_I0_O)        0.326   118.558 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           1.371   119.929    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I5_O)        0.124   120.053 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.009   121.062    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X47Y31         LUT5 (Prop_lut5_I1_O)        0.124   121.186 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4/O
                         net (fo=1, routed)           0.000   121.186    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4_n_0
    SLICE_X47Y31         MUXF7 (Prop_muxf7_I1_O)      0.217   121.403 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000   121.403    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_3_n_0
    SLICE_X47Y31         MUXF8 (Prop_muxf8_I1_O)      0.094   121.497 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.833   124.330    sevenSegmentLEDs_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.712   128.042 r  sevenSegmentLEDs_OBUF[4]_inst/O
                         net (fo=0)                   0.000   128.042    sevenSegmentLEDs[4]
    U5                                                                r  sevenSegmentLEDs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        121.923ns  (logic 41.478ns (34.020%)  route 80.445ns (65.980%))
  Logic Levels:           141  (CARRY4=79 LUT1=5 LUT2=7 LUT3=18 LUT4=14 LUT5=10 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.557     6.094    memoryMapping_inst/internalClk_BUFG
    SLICE_X54Y21         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDCE (Prop_fdce_C_Q)         0.518     6.612 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/Q
                         net (fo=44, routed)          2.215     8.827    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[16]
    SLICE_X45Y22         LUT1 (Prop_lut1_I0_O)        0.124     8.951 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_160/O
                         net (fo=1, routed)           0.000     8.951    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_160_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.483 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.483    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.597 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.597    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.711 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.009     9.720    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.033 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         2.445    12.478    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.334    12.812 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_409/O
                         net (fo=42, routed)          2.868    15.679    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_3
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.326    16.005 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_380/O
                         net (fo=4, routed)           2.002    18.007    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_380_n_0
    SLICE_X32Y15         LUT4 (Prop_lut4_I0_O)        0.124    18.131 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1482/O
                         net (fo=1, routed)           0.000    18.131    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1482_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.663 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    18.663    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.777 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    18.777    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.891 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    18.891    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.005 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    19.005    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.119 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/CO[3]
                         net (fo=1, routed)           0.000    19.119    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120/CO[3]
                         net (fo=1, routed)           0.000    19.233    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.504 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365/CO[0]
                         net (fo=40, routed)          1.797    21.301    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365_n_3
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.395    21.696 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1764/O
                         net (fo=2, routed)           0.454    22.150    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1764_n_0
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.328    22.478 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1768/O
                         net (fo=1, routed)           0.000    22.478    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1768_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.011 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1610/CO[3]
                         net (fo=1, routed)           0.000    23.011    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1610_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.326 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1344/O[3]
                         net (fo=3, routed)           1.145    24.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1344_n_4
    SLICE_X30Y28         LUT3 (Prop_lut3_I2_O)        0.307    24.778 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1346/O
                         net (fo=2, routed)           0.856    25.634    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1346_n_0
    SLICE_X30Y28         LUT5 (Prop_lut5_I4_O)        0.153    25.787 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1032/O
                         net (fo=2, routed)           0.942    26.730    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1032_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I0_O)        0.331    27.061 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1036/O
                         net (fo=1, routed)           0.000    27.061    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1036_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.459 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_695/CO[3]
                         net (fo=1, routed)           0.000    27.459    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_695_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.793 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_308/O[1]
                         net (fo=6, routed)           1.292    29.085    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_308_n_6
    SLICE_X40Y31         LUT2 (Prop_lut2_I0_O)        0.303    29.388 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_787/O
                         net (fo=1, routed)           0.000    29.388    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_787_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.938 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351/CO[3]
                         net (fo=1, routed)           0.000    29.938    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.272 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_187/O[1]
                         net (fo=3, routed)           1.003    31.275    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_187_n_6
    SLICE_X41Y31         LUT4 (Prop_lut4_I2_O)        0.303    31.578 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_344/O
                         net (fo=1, routed)           0.000    31.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_344_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.128    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.399 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.815    33.213    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X41Y33         LUT3 (Prop_lut3_I0_O)        0.373    33.586 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.285    35.872    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X29Y29         LUT3 (Prop_lut3_I1_O)        0.124    35.996 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          2.296    38.292    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    38.416 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.956    39.372    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    39.952 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    39.952    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.286 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/O[1]
                         net (fo=1, routed)           0.944    41.230    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[6]
    SLICE_X39Y28         LUT5 (Prop_lut5_I1_O)        0.303    41.533 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1186/O
                         net (fo=2, routed)           0.963    42.496    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1186_n_0
    SLICE_X44Y30         LUT1 (Prop_lut1_I0_O)        0.124    42.620 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1562/O
                         net (fo=1, routed)           0.000    42.620    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1562_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.170 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181/CO[3]
                         net (fo=1, routed)           0.000    43.170    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.284 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817/CO[3]
                         net (fo=1, routed)           0.000    43.284    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.398 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828/CO[3]
                         net (fo=1, routed)           0.000    43.398    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.711 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_736/O[3]
                         net (fo=1, routed)           0.661    44.372    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[20]
    SLICE_X45Y33         LUT3 (Prop_lut3_I2_O)        0.334    44.706 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_830/O
                         net (fo=38, routed)          1.932    46.637    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_830_n_0
    SLICE_X37Y37         LUT3 (Prop_lut3_I1_O)        0.332    46.969 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_721/O
                         net (fo=4, routed)           1.502    48.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_721_n_0
    SLICE_X31Y34         LUT4 (Prop_lut4_I0_O)        0.124    48.595 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_809/O
                         net (fo=1, routed)           0.000    48.595    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_809_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.145 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    49.145    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.259 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    49.259    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.373 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/CO[3]
                         net (fo=1, routed)           0.000    49.373    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.612 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085/O[2]
                         net (fo=2, routed)           1.137    50.749    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085_n_5
    SLICE_X36Y37         LUT3 (Prop_lut3_I2_O)        0.302    51.051 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_711/O
                         net (fo=2, routed)           1.572    52.623    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_711_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I3_O)        0.124    52.747 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_715/O
                         net (fo=1, routed)           0.000    52.747    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_715_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.148 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336/CO[3]
                         net (fo=1, routed)           0.000    53.148    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.262 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462/CO[3]
                         net (fo=1, routed)           0.000    53.262    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.376 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781/CO[3]
                         net (fo=1, routed)           0.000    53.376    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.710 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487/O[1]
                         net (fo=3, routed)           1.089    54.798    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487_n_6
    SLICE_X30Y43         LUT3 (Prop_lut3_I2_O)        0.303    55.101 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1491/O
                         net (fo=2, routed)           0.842    55.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1491_n_0
    SLICE_X29Y42         LUT5 (Prop_lut5_I4_O)        0.152    56.095 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1121/O
                         net (fo=2, routed)           1.129    57.225    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1121_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.332    57.557 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1125/O
                         net (fo=1, routed)           0.000    57.557    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1125_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    58.070 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760/CO[3]
                         net (fo=1, routed)           0.000    58.070    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    58.393 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358/O[1]
                         net (fo=5, routed)           1.252    59.645    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358_n_6
    SLICE_X34Y45         LUT2 (Prop_lut2_I0_O)        0.306    59.951 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_758/O
                         net (fo=1, routed)           0.000    59.951    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_758_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.484 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354/CO[3]
                         net (fo=1, routed)           0.000    60.484    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    60.807 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194/O[1]
                         net (fo=3, routed)           1.154    61.961    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194_n_6
    SLICE_X31Y45         LUT4 (Prop_lut4_I2_O)        0.306    62.267 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352/O
                         net (fo=1, routed)           0.000    62.267    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.817 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    62.817    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.088 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.873    63.961    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X30Y46         LUT4 (Prop_lut4_I2_O)        0.373    64.334 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.723    66.057    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X39Y38         LUT3 (Prop_lut3_I1_O)        0.124    66.181 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          2.205    68.386    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X48Y42         LUT1 (Prop_lut1_I0_O)        0.124    68.510 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.948    69.458    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    70.038 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    70.038    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.152 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    70.152    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.266 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    70.266    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.380 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    70.380    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.494 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    70.494    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.608 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    70.608    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.722 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.288    72.009    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.148    72.157 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         2.059    74.217    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X39Y40         LUT3 (Prop_lut3_I2_O)        0.356    74.573 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_59/O
                         net (fo=53, routed)          1.733    76.306    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_59_n_0
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.354    76.660 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1288/O
                         net (fo=8, routed)           1.337    77.997    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1288_n_0
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.332    78.329 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2139/O
                         net (fo=1, routed)           0.000    78.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2139_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    78.709 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009/CO[3]
                         net (fo=1, routed)           0.000    78.709    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.826 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682/CO[3]
                         net (fo=1, routed)           0.000    78.826    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.943 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    78.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.060 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    79.060    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.177 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    79.177    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    79.492 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/O[3]
                         net (fo=2, routed)           0.955    80.448    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_4
    SLICE_X38Y47         LUT3 (Prop_lut3_I2_O)        0.307    80.755 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_445/O
                         net (fo=2, routed)           0.919    81.673    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_445_n_0
    SLICE_X39Y44         LUT4 (Prop_lut4_I3_O)        0.124    81.797 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_449/O
                         net (fo=1, routed)           0.000    81.797    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_449_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    82.344 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_220/O[2]
                         net (fo=3, routed)           1.492    83.836    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_220_n_5
    SLICE_X46Y46         LUT3 (Prop_lut3_I2_O)        0.302    84.138 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_341/O
                         net (fo=2, routed)           1.232    85.370    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_341_n_0
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.152    85.522 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_186/O
                         net (fo=2, routed)           1.205    86.727    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_186_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.332    87.059 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_190/O
                         net (fo=1, routed)           0.000    87.059    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_190_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.592 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_96/CO[3]
                         net (fo=1, routed)           0.000    87.592    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_96_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.709 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_770/CO[3]
                         net (fo=1, routed)           0.000    87.709    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_770_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.826 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595/CO[3]
                         net (fo=1, routed)           0.000    87.826    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    88.141 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/O[3]
                         net (fo=5, routed)           1.358    89.500    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_4
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.307    89.807 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1249/O
                         net (fo=1, routed)           0.000    89.807    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1249_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.357 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820/CO[3]
                         net (fo=1, routed)           0.000    90.357    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.471 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    90.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.805 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           1.205    92.010    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X43Y51         LUT4 (Prop_lut4_I2_O)        0.303    92.313 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    92.313    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.863 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    92.863    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.134 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.805    93.938    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.373    94.311 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          1.021    95.332    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X46Y49         LUT3 (Prop_lut3_I1_O)        0.124    95.456 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          1.406    96.862    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.124    96.986 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.609    97.595    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    98.175 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000    98.175    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.289 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000    98.289    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.403 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000    98.403    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.517 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000    98.517    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000    98.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.745 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000    98.745    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.859 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.174   100.033    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.148   100.181 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          0.722   100.903    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X42Y51         LUT5 (Prop_lut5_I1_O)        0.328   101.231 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_174/O
                         net (fo=25, routed)          1.764   102.994    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_174_n_0
    SLICE_X47Y53         LUT3 (Prop_lut3_I2_O)        0.152   103.146 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_923/O
                         net (fo=4, routed)           0.832   103.978    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_923_n_0
    SLICE_X45Y53         LUT4 (Prop_lut4_I0_O)        0.326   104.304 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2038/O
                         net (fo=1, routed)           0.000   104.304    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2038_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.854 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   104.854    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.968 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   104.968    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.082 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   105.082    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.196 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.000   105.196    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.310 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/CO[3]
                         net (fo=1, routed)           0.000   105.310    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   105.532 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_955/O[0]
                         net (fo=2, routed)           0.802   106.334    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_955_n_7
    SLICE_X44Y57         LUT3 (Prop_lut3_I2_O)        0.325   106.659 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_482/O
                         net (fo=2, routed)           1.420   108.079    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_482_n_0
    SLICE_X44Y57         LUT4 (Prop_lut4_I3_O)        0.326   108.405 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_486/O
                         net (fo=1, routed)           0.000   108.405    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_486_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   109.045 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[3]
                         net (fo=2, routed)           1.081   110.126    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_4
    SLICE_X49Y57         LUT3 (Prop_lut3_I2_O)        0.306   110.432 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_453/O
                         net (fo=2, routed)           0.659   111.092    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_453_n_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I1_O)        0.124   111.216 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_451/O
                         net (fo=1, routed)           0.664   111.879    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_451_n_0
    SLICE_X48Y56         LUT5 (Prop_lut5_I0_O)        0.124   112.003 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_224/O
                         net (fo=1, routed)           0.000   112.003    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_224_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   112.251 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[2]
                         net (fo=1, routed)           0.717   112.968    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_5
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.302   113.270 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_117/O
                         net (fo=1, routed)           0.000   113.270    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_117_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   113.518 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[2]
                         net (fo=1, routed)           1.152   114.670    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_5
    SLICE_X49Y49         LUT2 (Prop_lut2_I0_O)        0.302   114.972 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_86/O
                         net (fo=1, routed)           0.000   114.972    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_86_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   115.219 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           0.962   116.182    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X49Y45         LUT4 (Prop_lut4_I3_O)        0.327   116.509 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           0.684   117.193    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I1_O)        0.360   117.553 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.679   118.232    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X50Y45         LUT4 (Prop_lut4_I0_O)        0.326   118.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           1.371   119.929    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I5_O)        0.124   120.053 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.254   121.307    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X49Y29         LUT5 (Prop_lut5_I1_O)        0.124   121.431 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5/O
                         net (fo=1, routed)           0.000   121.431    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5_n_0
    SLICE_X49Y29         MUXF7 (Prop_muxf7_I1_O)      0.217   121.648 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000   121.648    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_3_n_0
    SLICE_X49Y29         MUXF8 (Prop_muxf8_I1_O)      0.094   121.742 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.578   124.321    sevenSegmentLEDs_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.696   128.017 r  sevenSegmentLEDs_OBUF[5]_inst/O
                         net (fo=0)                   0.000   128.017    sevenSegmentLEDs[5]
    V5                                                                r  sevenSegmentLEDs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        121.602ns  (logic 41.510ns (34.136%)  route 80.092ns (65.864%))
  Logic Levels:           141  (CARRY4=79 LUT1=5 LUT2=7 LUT3=18 LUT4=14 LUT5=10 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.557     6.094    memoryMapping_inst/internalClk_BUFG
    SLICE_X54Y21         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDCE (Prop_fdce_C_Q)         0.518     6.612 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/Q
                         net (fo=44, routed)          2.215     8.827    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[16]
    SLICE_X45Y22         LUT1 (Prop_lut1_I0_O)        0.124     8.951 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_160/O
                         net (fo=1, routed)           0.000     8.951    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_160_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.483 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.483    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.597 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.597    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.711 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.009     9.720    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.033 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         2.445    12.478    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.334    12.812 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_409/O
                         net (fo=42, routed)          2.868    15.679    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_3
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.326    16.005 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_380/O
                         net (fo=4, routed)           2.002    18.007    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_380_n_0
    SLICE_X32Y15         LUT4 (Prop_lut4_I0_O)        0.124    18.131 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1482/O
                         net (fo=1, routed)           0.000    18.131    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1482_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.663 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    18.663    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.777 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    18.777    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.891 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    18.891    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.005 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    19.005    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.119 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/CO[3]
                         net (fo=1, routed)           0.000    19.119    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120/CO[3]
                         net (fo=1, routed)           0.000    19.233    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.504 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365/CO[0]
                         net (fo=40, routed)          1.797    21.301    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365_n_3
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.395    21.696 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1764/O
                         net (fo=2, routed)           0.454    22.150    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1764_n_0
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.328    22.478 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1768/O
                         net (fo=1, routed)           0.000    22.478    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1768_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.011 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1610/CO[3]
                         net (fo=1, routed)           0.000    23.011    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1610_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.326 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1344/O[3]
                         net (fo=3, routed)           1.145    24.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1344_n_4
    SLICE_X30Y28         LUT3 (Prop_lut3_I2_O)        0.307    24.778 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1346/O
                         net (fo=2, routed)           0.856    25.634    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1346_n_0
    SLICE_X30Y28         LUT5 (Prop_lut5_I4_O)        0.153    25.787 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1032/O
                         net (fo=2, routed)           0.942    26.730    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1032_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I0_O)        0.331    27.061 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1036/O
                         net (fo=1, routed)           0.000    27.061    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1036_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.459 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_695/CO[3]
                         net (fo=1, routed)           0.000    27.459    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_695_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.793 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_308/O[1]
                         net (fo=6, routed)           1.292    29.085    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_308_n_6
    SLICE_X40Y31         LUT2 (Prop_lut2_I0_O)        0.303    29.388 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_787/O
                         net (fo=1, routed)           0.000    29.388    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_787_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.938 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351/CO[3]
                         net (fo=1, routed)           0.000    29.938    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.272 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_187/O[1]
                         net (fo=3, routed)           1.003    31.275    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_187_n_6
    SLICE_X41Y31         LUT4 (Prop_lut4_I2_O)        0.303    31.578 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_344/O
                         net (fo=1, routed)           0.000    31.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_344_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.128    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.399 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.815    33.213    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X41Y33         LUT3 (Prop_lut3_I0_O)        0.373    33.586 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.285    35.872    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X29Y29         LUT3 (Prop_lut3_I1_O)        0.124    35.996 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          2.296    38.292    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    38.416 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.956    39.372    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    39.952 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    39.952    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.286 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/O[1]
                         net (fo=1, routed)           0.944    41.230    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[6]
    SLICE_X39Y28         LUT5 (Prop_lut5_I1_O)        0.303    41.533 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1186/O
                         net (fo=2, routed)           0.963    42.496    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1186_n_0
    SLICE_X44Y30         LUT1 (Prop_lut1_I0_O)        0.124    42.620 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1562/O
                         net (fo=1, routed)           0.000    42.620    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1562_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.170 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181/CO[3]
                         net (fo=1, routed)           0.000    43.170    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.284 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817/CO[3]
                         net (fo=1, routed)           0.000    43.284    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.398 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828/CO[3]
                         net (fo=1, routed)           0.000    43.398    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.711 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_736/O[3]
                         net (fo=1, routed)           0.661    44.372    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[20]
    SLICE_X45Y33         LUT3 (Prop_lut3_I2_O)        0.334    44.706 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_830/O
                         net (fo=38, routed)          1.932    46.637    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_830_n_0
    SLICE_X37Y37         LUT3 (Prop_lut3_I1_O)        0.332    46.969 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_721/O
                         net (fo=4, routed)           1.502    48.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_721_n_0
    SLICE_X31Y34         LUT4 (Prop_lut4_I0_O)        0.124    48.595 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_809/O
                         net (fo=1, routed)           0.000    48.595    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_809_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.145 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    49.145    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.259 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    49.259    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.373 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/CO[3]
                         net (fo=1, routed)           0.000    49.373    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.612 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085/O[2]
                         net (fo=2, routed)           1.137    50.749    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085_n_5
    SLICE_X36Y37         LUT3 (Prop_lut3_I2_O)        0.302    51.051 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_711/O
                         net (fo=2, routed)           1.572    52.623    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_711_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I3_O)        0.124    52.747 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_715/O
                         net (fo=1, routed)           0.000    52.747    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_715_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.148 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336/CO[3]
                         net (fo=1, routed)           0.000    53.148    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.262 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462/CO[3]
                         net (fo=1, routed)           0.000    53.262    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.376 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781/CO[3]
                         net (fo=1, routed)           0.000    53.376    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.710 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487/O[1]
                         net (fo=3, routed)           1.089    54.798    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487_n_6
    SLICE_X30Y43         LUT3 (Prop_lut3_I2_O)        0.303    55.101 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1491/O
                         net (fo=2, routed)           0.842    55.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1491_n_0
    SLICE_X29Y42         LUT5 (Prop_lut5_I4_O)        0.152    56.095 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1121/O
                         net (fo=2, routed)           1.129    57.225    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1121_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.332    57.557 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1125/O
                         net (fo=1, routed)           0.000    57.557    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1125_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    58.070 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760/CO[3]
                         net (fo=1, routed)           0.000    58.070    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    58.393 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358/O[1]
                         net (fo=5, routed)           1.252    59.645    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358_n_6
    SLICE_X34Y45         LUT2 (Prop_lut2_I0_O)        0.306    59.951 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_758/O
                         net (fo=1, routed)           0.000    59.951    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_758_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.484 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354/CO[3]
                         net (fo=1, routed)           0.000    60.484    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    60.807 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194/O[1]
                         net (fo=3, routed)           1.154    61.961    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194_n_6
    SLICE_X31Y45         LUT4 (Prop_lut4_I2_O)        0.306    62.267 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352/O
                         net (fo=1, routed)           0.000    62.267    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.817 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    62.817    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.088 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.873    63.961    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X30Y46         LUT4 (Prop_lut4_I2_O)        0.373    64.334 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.723    66.057    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X39Y38         LUT3 (Prop_lut3_I1_O)        0.124    66.181 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          2.205    68.386    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X48Y42         LUT1 (Prop_lut1_I0_O)        0.124    68.510 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.948    69.458    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    70.038 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    70.038    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.152 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    70.152    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.266 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    70.266    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.380 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    70.380    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.494 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    70.494    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.608 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    70.608    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.722 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.288    72.009    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.148    72.157 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         2.059    74.217    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X39Y40         LUT3 (Prop_lut3_I2_O)        0.356    74.573 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_59/O
                         net (fo=53, routed)          1.733    76.306    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_59_n_0
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.354    76.660 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1288/O
                         net (fo=8, routed)           1.337    77.997    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1288_n_0
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.332    78.329 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2139/O
                         net (fo=1, routed)           0.000    78.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2139_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    78.709 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009/CO[3]
                         net (fo=1, routed)           0.000    78.709    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.826 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682/CO[3]
                         net (fo=1, routed)           0.000    78.826    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.943 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    78.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.060 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    79.060    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.177 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    79.177    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    79.492 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/O[3]
                         net (fo=2, routed)           0.955    80.448    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_4
    SLICE_X38Y47         LUT3 (Prop_lut3_I2_O)        0.307    80.755 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_445/O
                         net (fo=2, routed)           0.919    81.673    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_445_n_0
    SLICE_X39Y44         LUT4 (Prop_lut4_I3_O)        0.124    81.797 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_449/O
                         net (fo=1, routed)           0.000    81.797    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_449_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    82.344 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_220/O[2]
                         net (fo=3, routed)           1.492    83.836    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_220_n_5
    SLICE_X46Y46         LUT3 (Prop_lut3_I2_O)        0.302    84.138 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_341/O
                         net (fo=2, routed)           1.232    85.370    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_341_n_0
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.152    85.522 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_186/O
                         net (fo=2, routed)           1.205    86.727    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_186_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.332    87.059 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_190/O
                         net (fo=1, routed)           0.000    87.059    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_190_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.592 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_96/CO[3]
                         net (fo=1, routed)           0.000    87.592    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_96_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.709 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_770/CO[3]
                         net (fo=1, routed)           0.000    87.709    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_770_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.826 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595/CO[3]
                         net (fo=1, routed)           0.000    87.826    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    88.141 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/O[3]
                         net (fo=5, routed)           1.358    89.500    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_4
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.307    89.807 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1249/O
                         net (fo=1, routed)           0.000    89.807    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1249_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.357 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820/CO[3]
                         net (fo=1, routed)           0.000    90.357    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.471 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    90.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.805 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           1.205    92.010    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X43Y51         LUT4 (Prop_lut4_I2_O)        0.303    92.313 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    92.313    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.863 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    92.863    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.134 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.805    93.938    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.373    94.311 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          1.021    95.332    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X46Y49         LUT3 (Prop_lut3_I1_O)        0.124    95.456 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          1.406    96.862    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.124    96.986 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.609    97.595    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    98.175 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000    98.175    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.289 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000    98.289    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.403 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000    98.403    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.517 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000    98.517    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000    98.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.745 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000    98.745    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.859 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.174   100.033    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.148   100.181 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          0.722   100.903    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X42Y51         LUT5 (Prop_lut5_I1_O)        0.328   101.231 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_174/O
                         net (fo=25, routed)          1.764   102.994    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_174_n_0
    SLICE_X47Y53         LUT3 (Prop_lut3_I2_O)        0.152   103.146 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_923/O
                         net (fo=4, routed)           0.832   103.978    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_923_n_0
    SLICE_X45Y53         LUT4 (Prop_lut4_I0_O)        0.326   104.304 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2038/O
                         net (fo=1, routed)           0.000   104.304    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2038_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.854 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   104.854    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.968 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   104.968    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.082 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   105.082    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.196 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.000   105.196    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.310 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/CO[3]
                         net (fo=1, routed)           0.000   105.310    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   105.532 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_955/O[0]
                         net (fo=2, routed)           0.802   106.334    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_955_n_7
    SLICE_X44Y57         LUT3 (Prop_lut3_I2_O)        0.325   106.659 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_482/O
                         net (fo=2, routed)           1.420   108.079    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_482_n_0
    SLICE_X44Y57         LUT4 (Prop_lut4_I3_O)        0.326   108.405 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_486/O
                         net (fo=1, routed)           0.000   108.405    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_486_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   109.045 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[3]
                         net (fo=2, routed)           1.081   110.126    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_4
    SLICE_X49Y57         LUT3 (Prop_lut3_I2_O)        0.306   110.432 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_453/O
                         net (fo=2, routed)           0.659   111.092    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_453_n_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I1_O)        0.124   111.216 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_451/O
                         net (fo=1, routed)           0.664   111.879    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_451_n_0
    SLICE_X48Y56         LUT5 (Prop_lut5_I0_O)        0.124   112.003 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_224/O
                         net (fo=1, routed)           0.000   112.003    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_224_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   112.251 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[2]
                         net (fo=1, routed)           0.717   112.968    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_5
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.302   113.270 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_117/O
                         net (fo=1, routed)           0.000   113.270    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_117_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   113.518 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[2]
                         net (fo=1, routed)           1.152   114.670    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_5
    SLICE_X49Y49         LUT2 (Prop_lut2_I0_O)        0.302   114.972 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_86/O
                         net (fo=1, routed)           0.000   114.972    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_86_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   115.219 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           0.962   116.182    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X49Y45         LUT4 (Prop_lut4_I3_O)        0.327   116.509 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           0.684   117.193    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I1_O)        0.360   117.553 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.679   118.232    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X50Y45         LUT4 (Prop_lut4_I0_O)        0.326   118.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           1.371   119.929    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I5_O)        0.124   120.053 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           0.707   120.760    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X47Y30         LUT5 (Prop_lut5_I1_O)        0.124   120.884 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3/O
                         net (fo=1, routed)           0.000   120.884    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3_n_0
    SLICE_X47Y30         MUXF7 (Prop_muxf7_I1_O)      0.217   121.101 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000   121.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_3_n_0
    SLICE_X47Y30         MUXF8 (Prop_muxf8_I1_O)      0.094   121.195 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.774   123.969    sevenSegmentLEDs_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.728   127.696 r  sevenSegmentLEDs_OBUF[3]_inst/O
                         net (fo=0)                   0.000   127.696    sevenSegmentLEDs[3]
    V8                                                                r  sevenSegmentLEDs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        121.485ns  (logic 41.509ns (34.168%)  route 79.976ns (65.832%))
  Logic Levels:           141  (CARRY4=79 LUT1=5 LUT2=7 LUT3=18 LUT4=14 LUT5=10 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.557     6.094    memoryMapping_inst/internalClk_BUFG
    SLICE_X54Y21         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDCE (Prop_fdce_C_Q)         0.518     6.612 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/Q
                         net (fo=44, routed)          2.215     8.827    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[16]
    SLICE_X45Y22         LUT1 (Prop_lut1_I0_O)        0.124     8.951 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_160/O
                         net (fo=1, routed)           0.000     8.951    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_160_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.483 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.483    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.597 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.597    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.711 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.009     9.720    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.033 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         2.445    12.478    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.334    12.812 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_409/O
                         net (fo=42, routed)          2.868    15.679    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_3
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.326    16.005 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_380/O
                         net (fo=4, routed)           2.002    18.007    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_380_n_0
    SLICE_X32Y15         LUT4 (Prop_lut4_I0_O)        0.124    18.131 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1482/O
                         net (fo=1, routed)           0.000    18.131    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1482_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.663 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    18.663    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.777 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    18.777    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.891 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    18.891    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.005 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    19.005    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.119 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/CO[3]
                         net (fo=1, routed)           0.000    19.119    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120/CO[3]
                         net (fo=1, routed)           0.000    19.233    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.504 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365/CO[0]
                         net (fo=40, routed)          1.797    21.301    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365_n_3
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.395    21.696 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1764/O
                         net (fo=2, routed)           0.454    22.150    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1764_n_0
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.328    22.478 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1768/O
                         net (fo=1, routed)           0.000    22.478    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1768_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.011 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1610/CO[3]
                         net (fo=1, routed)           0.000    23.011    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1610_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.326 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1344/O[3]
                         net (fo=3, routed)           1.145    24.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1344_n_4
    SLICE_X30Y28         LUT3 (Prop_lut3_I2_O)        0.307    24.778 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1346/O
                         net (fo=2, routed)           0.856    25.634    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1346_n_0
    SLICE_X30Y28         LUT5 (Prop_lut5_I4_O)        0.153    25.787 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1032/O
                         net (fo=2, routed)           0.942    26.730    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1032_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I0_O)        0.331    27.061 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1036/O
                         net (fo=1, routed)           0.000    27.061    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1036_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.459 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_695/CO[3]
                         net (fo=1, routed)           0.000    27.459    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_695_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.793 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_308/O[1]
                         net (fo=6, routed)           1.292    29.085    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_308_n_6
    SLICE_X40Y31         LUT2 (Prop_lut2_I0_O)        0.303    29.388 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_787/O
                         net (fo=1, routed)           0.000    29.388    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_787_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.938 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351/CO[3]
                         net (fo=1, routed)           0.000    29.938    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.272 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_187/O[1]
                         net (fo=3, routed)           1.003    31.275    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_187_n_6
    SLICE_X41Y31         LUT4 (Prop_lut4_I2_O)        0.303    31.578 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_344/O
                         net (fo=1, routed)           0.000    31.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_344_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.128    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.399 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.815    33.213    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X41Y33         LUT3 (Prop_lut3_I0_O)        0.373    33.586 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.285    35.872    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X29Y29         LUT3 (Prop_lut3_I1_O)        0.124    35.996 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          2.296    38.292    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    38.416 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.956    39.372    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    39.952 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    39.952    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.286 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/O[1]
                         net (fo=1, routed)           0.944    41.230    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[6]
    SLICE_X39Y28         LUT5 (Prop_lut5_I1_O)        0.303    41.533 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1186/O
                         net (fo=2, routed)           0.963    42.496    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1186_n_0
    SLICE_X44Y30         LUT1 (Prop_lut1_I0_O)        0.124    42.620 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1562/O
                         net (fo=1, routed)           0.000    42.620    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1562_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.170 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181/CO[3]
                         net (fo=1, routed)           0.000    43.170    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.284 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817/CO[3]
                         net (fo=1, routed)           0.000    43.284    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.398 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828/CO[3]
                         net (fo=1, routed)           0.000    43.398    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.711 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_736/O[3]
                         net (fo=1, routed)           0.661    44.372    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[20]
    SLICE_X45Y33         LUT3 (Prop_lut3_I2_O)        0.334    44.706 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_830/O
                         net (fo=38, routed)          1.932    46.637    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_830_n_0
    SLICE_X37Y37         LUT3 (Prop_lut3_I1_O)        0.332    46.969 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_721/O
                         net (fo=4, routed)           1.502    48.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_721_n_0
    SLICE_X31Y34         LUT4 (Prop_lut4_I0_O)        0.124    48.595 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_809/O
                         net (fo=1, routed)           0.000    48.595    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_809_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.145 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    49.145    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.259 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    49.259    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.373 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/CO[3]
                         net (fo=1, routed)           0.000    49.373    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.612 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085/O[2]
                         net (fo=2, routed)           1.137    50.749    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085_n_5
    SLICE_X36Y37         LUT3 (Prop_lut3_I2_O)        0.302    51.051 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_711/O
                         net (fo=2, routed)           1.572    52.623    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_711_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I3_O)        0.124    52.747 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_715/O
                         net (fo=1, routed)           0.000    52.747    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_715_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.148 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336/CO[3]
                         net (fo=1, routed)           0.000    53.148    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.262 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462/CO[3]
                         net (fo=1, routed)           0.000    53.262    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.376 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781/CO[3]
                         net (fo=1, routed)           0.000    53.376    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.710 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487/O[1]
                         net (fo=3, routed)           1.089    54.798    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487_n_6
    SLICE_X30Y43         LUT3 (Prop_lut3_I2_O)        0.303    55.101 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1491/O
                         net (fo=2, routed)           0.842    55.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1491_n_0
    SLICE_X29Y42         LUT5 (Prop_lut5_I4_O)        0.152    56.095 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1121/O
                         net (fo=2, routed)           1.129    57.225    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1121_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.332    57.557 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1125/O
                         net (fo=1, routed)           0.000    57.557    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1125_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    58.070 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760/CO[3]
                         net (fo=1, routed)           0.000    58.070    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    58.393 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358/O[1]
                         net (fo=5, routed)           1.252    59.645    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358_n_6
    SLICE_X34Y45         LUT2 (Prop_lut2_I0_O)        0.306    59.951 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_758/O
                         net (fo=1, routed)           0.000    59.951    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_758_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.484 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354/CO[3]
                         net (fo=1, routed)           0.000    60.484    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    60.807 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194/O[1]
                         net (fo=3, routed)           1.154    61.961    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194_n_6
    SLICE_X31Y45         LUT4 (Prop_lut4_I2_O)        0.306    62.267 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352/O
                         net (fo=1, routed)           0.000    62.267    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.817 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    62.817    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.088 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.873    63.961    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X30Y46         LUT4 (Prop_lut4_I2_O)        0.373    64.334 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.723    66.057    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X39Y38         LUT3 (Prop_lut3_I1_O)        0.124    66.181 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          2.205    68.386    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X48Y42         LUT1 (Prop_lut1_I0_O)        0.124    68.510 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.948    69.458    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    70.038 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    70.038    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.152 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    70.152    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.266 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    70.266    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.380 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    70.380    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.494 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    70.494    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.608 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    70.608    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.722 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.288    72.009    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.148    72.157 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         2.059    74.217    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X39Y40         LUT3 (Prop_lut3_I2_O)        0.356    74.573 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_59/O
                         net (fo=53, routed)          1.733    76.306    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_59_n_0
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.354    76.660 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1288/O
                         net (fo=8, routed)           1.337    77.997    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1288_n_0
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.332    78.329 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2139/O
                         net (fo=1, routed)           0.000    78.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2139_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    78.709 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009/CO[3]
                         net (fo=1, routed)           0.000    78.709    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.826 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682/CO[3]
                         net (fo=1, routed)           0.000    78.826    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.943 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    78.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.060 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    79.060    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.177 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    79.177    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    79.492 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/O[3]
                         net (fo=2, routed)           0.955    80.448    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_4
    SLICE_X38Y47         LUT3 (Prop_lut3_I2_O)        0.307    80.755 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_445/O
                         net (fo=2, routed)           0.919    81.673    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_445_n_0
    SLICE_X39Y44         LUT4 (Prop_lut4_I3_O)        0.124    81.797 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_449/O
                         net (fo=1, routed)           0.000    81.797    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_449_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    82.344 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_220/O[2]
                         net (fo=3, routed)           1.492    83.836    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_220_n_5
    SLICE_X46Y46         LUT3 (Prop_lut3_I2_O)        0.302    84.138 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_341/O
                         net (fo=2, routed)           1.232    85.370    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_341_n_0
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.152    85.522 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_186/O
                         net (fo=2, routed)           1.205    86.727    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_186_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.332    87.059 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_190/O
                         net (fo=1, routed)           0.000    87.059    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_190_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.592 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_96/CO[3]
                         net (fo=1, routed)           0.000    87.592    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_96_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.709 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_770/CO[3]
                         net (fo=1, routed)           0.000    87.709    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_770_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.826 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595/CO[3]
                         net (fo=1, routed)           0.000    87.826    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    88.141 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/O[3]
                         net (fo=5, routed)           1.358    89.500    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_4
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.307    89.807 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1249/O
                         net (fo=1, routed)           0.000    89.807    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1249_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.357 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820/CO[3]
                         net (fo=1, routed)           0.000    90.357    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.471 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    90.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.805 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           1.205    92.010    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X43Y51         LUT4 (Prop_lut4_I2_O)        0.303    92.313 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    92.313    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.863 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    92.863    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.134 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.805    93.938    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.373    94.311 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          1.021    95.332    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X46Y49         LUT3 (Prop_lut3_I1_O)        0.124    95.456 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          1.406    96.862    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.124    96.986 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.609    97.595    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    98.175 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000    98.175    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.289 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000    98.289    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.403 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000    98.403    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.517 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000    98.517    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000    98.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.745 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000    98.745    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.859 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.174   100.033    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.148   100.181 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          0.722   100.903    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X42Y51         LUT5 (Prop_lut5_I1_O)        0.328   101.231 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_174/O
                         net (fo=25, routed)          1.764   102.994    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_174_n_0
    SLICE_X47Y53         LUT3 (Prop_lut3_I2_O)        0.152   103.146 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_923/O
                         net (fo=4, routed)           0.832   103.978    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_923_n_0
    SLICE_X45Y53         LUT4 (Prop_lut4_I0_O)        0.326   104.304 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2038/O
                         net (fo=1, routed)           0.000   104.304    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2038_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.854 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   104.854    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.968 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   104.968    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.082 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   105.082    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.196 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.000   105.196    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.310 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/CO[3]
                         net (fo=1, routed)           0.000   105.310    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   105.532 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_955/O[0]
                         net (fo=2, routed)           0.802   106.334    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_955_n_7
    SLICE_X44Y57         LUT3 (Prop_lut3_I2_O)        0.325   106.659 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_482/O
                         net (fo=2, routed)           1.420   108.079    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_482_n_0
    SLICE_X44Y57         LUT4 (Prop_lut4_I3_O)        0.326   108.405 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_486/O
                         net (fo=1, routed)           0.000   108.405    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_486_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   109.045 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[3]
                         net (fo=2, routed)           1.081   110.126    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_4
    SLICE_X49Y57         LUT3 (Prop_lut3_I2_O)        0.306   110.432 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_453/O
                         net (fo=2, routed)           0.659   111.092    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_453_n_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I1_O)        0.124   111.216 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_451/O
                         net (fo=1, routed)           0.664   111.879    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_451_n_0
    SLICE_X48Y56         LUT5 (Prop_lut5_I0_O)        0.124   112.003 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_224/O
                         net (fo=1, routed)           0.000   112.003    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_224_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   112.251 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[2]
                         net (fo=1, routed)           0.717   112.968    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_5
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.302   113.270 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_117/O
                         net (fo=1, routed)           0.000   113.270    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_117_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   113.518 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[2]
                         net (fo=1, routed)           1.152   114.670    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_5
    SLICE_X49Y49         LUT2 (Prop_lut2_I0_O)        0.302   114.972 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_86/O
                         net (fo=1, routed)           0.000   114.972    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_86_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   115.219 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           0.962   116.182    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X49Y45         LUT4 (Prop_lut4_I3_O)        0.327   116.509 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           0.684   117.193    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I1_O)        0.360   117.553 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.679   118.232    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X50Y45         LUT4 (Prop_lut4_I0_O)        0.326   118.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           1.371   119.929    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I5_O)        0.124   120.053 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           0.837   120.890    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X48Y29         LUT5 (Prop_lut5_I1_O)        0.124   121.014 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2/O
                         net (fo=1, routed)           0.000   121.014    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2_n_0
    SLICE_X48Y29         MUXF7 (Prop_muxf7_I1_O)      0.217   121.231 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000   121.231    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_3_n_0
    SLICE_X48Y29         MUXF8 (Prop_muxf8_I1_O)      0.094   121.325 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.527   123.852    sevenSegmentLEDs_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.727   127.579 r  sevenSegmentLEDs_OBUF[2]_inst/O
                         net (fo=0)                   0.000   127.579    sevenSegmentLEDs[2]
    U8                                                                r  sevenSegmentLEDs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        121.446ns  (logic 41.479ns (34.154%)  route 79.967ns (65.846%))
  Logic Levels:           141  (CARRY4=79 LUT1=5 LUT2=7 LUT3=18 LUT4=14 LUT5=10 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.557     6.094    memoryMapping_inst/internalClk_BUFG
    SLICE_X54Y21         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDCE (Prop_fdce_C_Q)         0.518     6.612 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/Q
                         net (fo=44, routed)          2.215     8.827    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[16]
    SLICE_X45Y22         LUT1 (Prop_lut1_I0_O)        0.124     8.951 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_160/O
                         net (fo=1, routed)           0.000     8.951    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_160_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.483 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.483    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.597 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.597    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.711 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.009     9.720    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.033 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         2.445    12.478    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.334    12.812 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_409/O
                         net (fo=42, routed)          2.868    15.679    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_3
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.326    16.005 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_380/O
                         net (fo=4, routed)           2.002    18.007    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_380_n_0
    SLICE_X32Y15         LUT4 (Prop_lut4_I0_O)        0.124    18.131 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1482/O
                         net (fo=1, routed)           0.000    18.131    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1482_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.663 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    18.663    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.777 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    18.777    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.891 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    18.891    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.005 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    19.005    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.119 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/CO[3]
                         net (fo=1, routed)           0.000    19.119    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120/CO[3]
                         net (fo=1, routed)           0.000    19.233    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.504 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365/CO[0]
                         net (fo=40, routed)          1.797    21.301    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365_n_3
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.395    21.696 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1764/O
                         net (fo=2, routed)           0.454    22.150    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1764_n_0
    SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.328    22.478 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1768/O
                         net (fo=1, routed)           0.000    22.478    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1768_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.011 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1610/CO[3]
                         net (fo=1, routed)           0.000    23.011    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1610_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.326 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1344/O[3]
                         net (fo=3, routed)           1.145    24.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1344_n_4
    SLICE_X30Y28         LUT3 (Prop_lut3_I2_O)        0.307    24.778 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1346/O
                         net (fo=2, routed)           0.856    25.634    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1346_n_0
    SLICE_X30Y28         LUT5 (Prop_lut5_I4_O)        0.153    25.787 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1032/O
                         net (fo=2, routed)           0.942    26.730    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1032_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I0_O)        0.331    27.061 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1036/O
                         net (fo=1, routed)           0.000    27.061    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1036_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.459 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_695/CO[3]
                         net (fo=1, routed)           0.000    27.459    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_695_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.793 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_308/O[1]
                         net (fo=6, routed)           1.292    29.085    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_308_n_6
    SLICE_X40Y31         LUT2 (Prop_lut2_I0_O)        0.303    29.388 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_787/O
                         net (fo=1, routed)           0.000    29.388    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_787_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.938 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351/CO[3]
                         net (fo=1, routed)           0.000    29.938    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.272 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_187/O[1]
                         net (fo=3, routed)           1.003    31.275    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_187_n_6
    SLICE_X41Y31         LUT4 (Prop_lut4_I2_O)        0.303    31.578 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_344/O
                         net (fo=1, routed)           0.000    31.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_344_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.128    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.399 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.815    33.213    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X41Y33         LUT3 (Prop_lut3_I0_O)        0.373    33.586 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.285    35.872    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X29Y29         LUT3 (Prop_lut3_I1_O)        0.124    35.996 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          2.296    38.292    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X39Y31         LUT1 (Prop_lut1_I0_O)        0.124    38.416 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.956    39.372    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    39.952 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    39.952    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.286 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/O[1]
                         net (fo=1, routed)           0.944    41.230    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[6]
    SLICE_X39Y28         LUT5 (Prop_lut5_I1_O)        0.303    41.533 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1186/O
                         net (fo=2, routed)           0.963    42.496    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1186_n_0
    SLICE_X44Y30         LUT1 (Prop_lut1_I0_O)        0.124    42.620 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1562/O
                         net (fo=1, routed)           0.000    42.620    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1562_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.170 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181/CO[3]
                         net (fo=1, routed)           0.000    43.170    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.284 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817/CO[3]
                         net (fo=1, routed)           0.000    43.284    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_817_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.398 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828/CO[3]
                         net (fo=1, routed)           0.000    43.398    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.711 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_736/O[3]
                         net (fo=1, routed)           0.661    44.372    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[20]
    SLICE_X45Y33         LUT3 (Prop_lut3_I2_O)        0.334    44.706 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_830/O
                         net (fo=38, routed)          1.932    46.637    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_830_n_0
    SLICE_X37Y37         LUT3 (Prop_lut3_I1_O)        0.332    46.969 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_721/O
                         net (fo=4, routed)           1.502    48.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_721_n_0
    SLICE_X31Y34         LUT4 (Prop_lut4_I0_O)        0.124    48.595 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_809/O
                         net (fo=1, routed)           0.000    48.595    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_809_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.145 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    49.145    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.259 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    49.259    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.373 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/CO[3]
                         net (fo=1, routed)           0.000    49.373    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.612 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085/O[2]
                         net (fo=2, routed)           1.137    50.749    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085_n_5
    SLICE_X36Y37         LUT3 (Prop_lut3_I2_O)        0.302    51.051 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_711/O
                         net (fo=2, routed)           1.572    52.623    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_711_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I3_O)        0.124    52.747 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_715/O
                         net (fo=1, routed)           0.000    52.747    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_715_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.148 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336/CO[3]
                         net (fo=1, routed)           0.000    53.148    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.262 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462/CO[3]
                         net (fo=1, routed)           0.000    53.262    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.376 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781/CO[3]
                         net (fo=1, routed)           0.000    53.376    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.710 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487/O[1]
                         net (fo=3, routed)           1.089    54.798    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487_n_6
    SLICE_X30Y43         LUT3 (Prop_lut3_I2_O)        0.303    55.101 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1491/O
                         net (fo=2, routed)           0.842    55.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1491_n_0
    SLICE_X29Y42         LUT5 (Prop_lut5_I4_O)        0.152    56.095 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1121/O
                         net (fo=2, routed)           1.129    57.225    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1121_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.332    57.557 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1125/O
                         net (fo=1, routed)           0.000    57.557    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1125_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    58.070 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760/CO[3]
                         net (fo=1, routed)           0.000    58.070    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    58.393 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358/O[1]
                         net (fo=5, routed)           1.252    59.645    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358_n_6
    SLICE_X34Y45         LUT2 (Prop_lut2_I0_O)        0.306    59.951 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_758/O
                         net (fo=1, routed)           0.000    59.951    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_758_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.484 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354/CO[3]
                         net (fo=1, routed)           0.000    60.484    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    60.807 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194/O[1]
                         net (fo=3, routed)           1.154    61.961    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194_n_6
    SLICE_X31Y45         LUT4 (Prop_lut4_I2_O)        0.306    62.267 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352/O
                         net (fo=1, routed)           0.000    62.267    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.817 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    62.817    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.088 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.873    63.961    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X30Y46         LUT4 (Prop_lut4_I2_O)        0.373    64.334 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.723    66.057    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X39Y38         LUT3 (Prop_lut3_I1_O)        0.124    66.181 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          2.205    68.386    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X48Y42         LUT1 (Prop_lut1_I0_O)        0.124    68.510 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.948    69.458    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    70.038 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    70.038    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.152 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    70.152    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.266 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    70.266    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.380 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    70.380    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.494 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    70.494    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.608 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    70.608    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.722 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.288    72.009    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.148    72.157 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         2.059    74.217    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X39Y40         LUT3 (Prop_lut3_I2_O)        0.356    74.573 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_59/O
                         net (fo=53, routed)          1.733    76.306    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_59_n_0
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.354    76.660 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1288/O
                         net (fo=8, routed)           1.337    77.997    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1288_n_0
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.332    78.329 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2139/O
                         net (fo=1, routed)           0.000    78.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2139_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    78.709 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009/CO[3]
                         net (fo=1, routed)           0.000    78.709    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.826 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682/CO[3]
                         net (fo=1, routed)           0.000    78.826    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.943 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    78.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.060 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    79.060    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.177 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    79.177    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    79.492 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/O[3]
                         net (fo=2, routed)           0.955    80.448    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_4
    SLICE_X38Y47         LUT3 (Prop_lut3_I2_O)        0.307    80.755 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_445/O
                         net (fo=2, routed)           0.919    81.673    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_445_n_0
    SLICE_X39Y44         LUT4 (Prop_lut4_I3_O)        0.124    81.797 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_449/O
                         net (fo=1, routed)           0.000    81.797    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_449_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    82.344 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_220/O[2]
                         net (fo=3, routed)           1.492    83.836    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_220_n_5
    SLICE_X46Y46         LUT3 (Prop_lut3_I2_O)        0.302    84.138 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_341/O
                         net (fo=2, routed)           1.232    85.370    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_341_n_0
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.152    85.522 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_186/O
                         net (fo=2, routed)           1.205    86.727    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_186_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.332    87.059 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_190/O
                         net (fo=1, routed)           0.000    87.059    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_190_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.592 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_96/CO[3]
                         net (fo=1, routed)           0.000    87.592    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_96_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.709 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_770/CO[3]
                         net (fo=1, routed)           0.000    87.709    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_770_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.826 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595/CO[3]
                         net (fo=1, routed)           0.000    87.826    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    88.141 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/O[3]
                         net (fo=5, routed)           1.358    89.500    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_4
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.307    89.807 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1249/O
                         net (fo=1, routed)           0.000    89.807    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1249_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.357 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820/CO[3]
                         net (fo=1, routed)           0.000    90.357    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.471 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    90.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.805 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           1.205    92.010    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X43Y51         LUT4 (Prop_lut4_I2_O)        0.303    92.313 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    92.313    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.863 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    92.863    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.134 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.805    93.938    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.373    94.311 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          1.021    95.332    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X46Y49         LUT3 (Prop_lut3_I1_O)        0.124    95.456 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          1.406    96.862    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.124    96.986 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.609    97.595    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    98.175 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000    98.175    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.289 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000    98.289    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.403 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000    98.403    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.517 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000    98.517    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000    98.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.745 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000    98.745    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.859 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.174   100.033    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.148   100.181 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          0.722   100.903    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X42Y51         LUT5 (Prop_lut5_I1_O)        0.328   101.231 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_174/O
                         net (fo=25, routed)          1.764   102.994    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_174_n_0
    SLICE_X47Y53         LUT3 (Prop_lut3_I2_O)        0.152   103.146 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_923/O
                         net (fo=4, routed)           0.832   103.978    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_923_n_0
    SLICE_X45Y53         LUT4 (Prop_lut4_I0_O)        0.326   104.304 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2038/O
                         net (fo=1, routed)           0.000   104.304    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2038_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.854 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   104.854    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.968 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   104.968    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.082 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   105.082    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.196 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.000   105.196    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.310 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/CO[3]
                         net (fo=1, routed)           0.000   105.310    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   105.532 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_955/O[0]
                         net (fo=2, routed)           0.802   106.334    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_955_n_7
    SLICE_X44Y57         LUT3 (Prop_lut3_I2_O)        0.325   106.659 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_482/O
                         net (fo=2, routed)           1.420   108.079    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_482_n_0
    SLICE_X44Y57         LUT4 (Prop_lut4_I3_O)        0.326   108.405 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_486/O
                         net (fo=1, routed)           0.000   108.405    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_486_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   109.045 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[3]
                         net (fo=2, routed)           1.081   110.126    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_4
    SLICE_X49Y57         LUT3 (Prop_lut3_I2_O)        0.306   110.432 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_453/O
                         net (fo=2, routed)           0.659   111.092    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_453_n_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I1_O)        0.124   111.216 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_451/O
                         net (fo=1, routed)           0.664   111.879    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_451_n_0
    SLICE_X48Y56         LUT5 (Prop_lut5_I0_O)        0.124   112.003 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_224/O
                         net (fo=1, routed)           0.000   112.003    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_224_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   112.251 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[2]
                         net (fo=1, routed)           0.717   112.968    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_5
    SLICE_X49Y58         LUT2 (Prop_lut2_I1_O)        0.302   113.270 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_117/O
                         net (fo=1, routed)           0.000   113.270    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_117_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   113.518 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[2]
                         net (fo=1, routed)           1.152   114.670    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_5
    SLICE_X49Y49         LUT2 (Prop_lut2_I0_O)        0.302   114.972 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_86/O
                         net (fo=1, routed)           0.000   114.972    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_86_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   115.219 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           0.962   116.182    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X49Y45         LUT4 (Prop_lut4_I3_O)        0.327   116.509 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           0.684   117.193    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I1_O)        0.360   117.553 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.679   118.232    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X50Y45         LUT4 (Prop_lut4_I0_O)        0.326   118.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           1.371   119.929    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I5_O)        0.124   120.053 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           0.718   120.771    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X46Y30         LUT5 (Prop_lut5_I1_O)        0.124   120.895 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0/O
                         net (fo=1, routed)           0.000   120.895    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_n_0
    SLICE_X46Y30         MUXF7 (Prop_muxf7_I1_O)      0.214   121.109 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000   121.109    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_3_n_0
    SLICE_X46Y30         MUXF8 (Prop_muxf8_I1_O)      0.088   121.197 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.638   123.835    sevenSegmentLEDs_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.706   127.540 r  sevenSegmentLEDs_OBUF[0]_inst/O
                         net (fo=0)                   0.000   127.540    sevenSegmentLEDs[0]
    W7                                                                r  sevenSegmentLEDs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.785ns  (logic 6.515ns (26.285%)  route 18.270ns (73.715%))
  Logic Levels:           13  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.638     6.175    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X59Y0          FDCE                                         r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          FDCE (Prop_fdce_C_Q)         0.456     6.631 f  memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/Q
                         net (fo=14, routed)          0.701     7.333    memoryMapping_inst/serialInterface_inst/debugPtr_reg_n_0_[0]
    SLICE_X58Y1          LUT1 (Prop_lut1_I0_O)        0.124     7.457 r  memoryMapping_inst/serialInterface_inst/tx2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.457    memoryMapping_inst/serialInterface_inst/tx2_carry_i_5_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.881 r  memoryMapping_inst/serialInterface_inst/tx2_carry/O[1]
                         net (fo=2, routed)           1.076     8.957    memoryMapping_inst/serialInterface_inst/PCOUT[1]
    SLICE_X57Y1          LUT2 (Prop_lut2_I0_O)        0.303     9.260 r  memoryMapping_inst/serialInterface_inst/tx1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.260    memoryMapping_inst/serialInterface_inst/tx1_carry_i_3_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.487 r  memoryMapping_inst/serialInterface_inst/tx1_carry/O[1]
                         net (fo=229, routed)         6.350    15.837    memoryMapping_inst/serialInterface_inst/tx1_carry_n_6
    SLICE_X52Y28         LUT6 (Prop_lut6_I2_O)        0.303    16.140 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_186/O
                         net (fo=1, routed)           0.000    16.140    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_186_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.247    16.387 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_77/O
                         net (fo=1, routed)           0.000    16.387    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_77_n_0
    SLICE_X52Y28         MUXF8 (Prop_muxf8_I0_O)      0.098    16.485 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_34/O
                         net (fo=1, routed)           1.164    17.649    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_34_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I0_O)        0.319    17.968 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_15/O
                         net (fo=1, routed)           0.984    18.952    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_15_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I0_O)        0.124    19.076 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_9/O
                         net (fo=1, routed)           1.041    20.117    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_9_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I0_O)        0.124    20.241 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_7/O
                         net (fo=1, routed)           1.295    21.536    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_7_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I1_O)        0.124    21.660 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.154    21.814    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I0_O)        0.124    21.938 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.504    27.442    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    30.960 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    30.960    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.824ns  (logic 3.959ns (67.971%)  route 1.865ns (32.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.621     6.158    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X65Y27         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDPE (Prop_fdpe_C_Q)         0.456     6.614 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/Q
                         net (fo=1, routed)           1.865     8.480    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    11.983 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.983    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.763ns  (logic 3.955ns (68.635%)  route 1.807ns (31.365%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.620     6.157    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X65Y26         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDPE (Prop_fdpe_C_Q)         0.456     6.613 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/Q
                         net (fo=1, routed)           1.807     8.421    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    11.920 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.920    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.687ns  (logic 1.352ns (80.159%)  route 0.335ns (19.841%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.583     1.811    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X65Y26         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.952 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/Q
                         net (fo=1, routed)           0.335     2.287    sevenSegmentAnodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.498 r  sevenSegmentAnodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.498    sevenSegmentAnodes[3]
    W4                                                                r  sevenSegmentAnodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.697ns  (logic 1.365ns (80.422%)  route 0.332ns (19.578%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.585     1.813    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X65Y27         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.954 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/Q
                         net (fo=1, routed)           0.332     2.286    sevenSegmentAnodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.510 r  sevenSegmentAnodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.510    sevenSegmentAnodes[2]
    V4                                                                r  sevenSegmentAnodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 1.341ns (77.365%)  route 0.392ns (22.635%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.583     1.811    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X65Y26         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.952 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/Q
                         net (fo=1, routed)           0.392     2.345    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.545 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.545    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.750ns  (logic 1.345ns (76.881%)  route 0.404ns (23.119%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.585     1.813    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X65Y27         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.954 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/Q
                         net (fo=1, routed)           0.404     2.359    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.563 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.563    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.886ns  (logic 1.530ns (52.991%)  route 1.357ns (47.009%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.587     1.815    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X63Y19         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     1.956 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/Q
                         net (fo=16, routed)          0.564     2.521    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[0]
    SLICE_X49Y29         MUXF7 (Prop_muxf7_S_O)       0.093     2.614 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.614    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_2_n_0
    SLICE_X49Y29         MUXF8 (Prop_muxf8_I0_O)      0.023     2.637 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.792     3.429    sevenSegmentLEDs_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.273     4.702 r  sevenSegmentLEDs_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.702    sevenSegmentLEDs[5]
    V5                                                                r  sevenSegmentLEDs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.935ns  (logic 1.564ns (53.295%)  route 1.371ns (46.705%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.587     1.815    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X63Y19         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.128     1.943 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/Q
                         net (fo=8, routed)           0.614     2.558    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[1]
    SLICE_X48Y29         MUXF8 (Prop_muxf8_S_O)       0.133     2.691 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.756     3.447    sevenSegmentLEDs_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.303     4.750 r  sevenSegmentLEDs_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.750    sevenSegmentLEDs[2]
    U8                                                                r  sevenSegmentLEDs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.056ns  (logic 1.606ns (52.548%)  route 1.450ns (47.452%))
  Logic Levels:           5  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.554     1.782    memoryMapping_inst/internalClk_BUFG
    SLICE_X45Y21         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDCE (Prop_fdce_C_Q)         0.141     1.923 r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[3]/Q
                         net (fo=8, routed)           0.301     2.224    memoryMapping_inst/SevenSegmentDisplayDataReg_reg_n_0_[3]
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.045     2.269 r  memoryMapping_inst/g0_b0__2_i_4/O
                         net (fo=7, routed)           0.286     2.555    memoryMapping_inst/g0_b0__2_i_4_n_0
    SLICE_X46Y30         LUT5 (Prop_lut5_I3_O)        0.045     2.600 r  memoryMapping_inst/g0_b0__2/O
                         net (fo=1, routed)           0.000     2.600    memoryMapping_inst/IO_SevenSegmentDisplay_inst/out[0]
    SLICE_X46Y30         MUXF7 (Prop_muxf7_I0_O)      0.073     2.673 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.673    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_2_n_0
    SLICE_X46Y30         MUXF8 (Prop_muxf8_I0_O)      0.022     2.695 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.863     3.558    sevenSegmentLEDs_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.280     4.838 r  sevenSegmentLEDs_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.838    sevenSegmentLEDs[0]
    W7                                                                r  sevenSegmentLEDs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.124ns  (logic 1.610ns (51.533%)  route 1.514ns (48.467%))
  Logic Levels:           5  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.554     1.782    memoryMapping_inst/internalClk_BUFG
    SLICE_X45Y21         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDCE (Prop_fdce_C_Q)         0.141     1.923 r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/Q
                         net (fo=7, routed)           0.400     2.323    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[8]
    SLICE_X46Y28         LUT6 (Prop_lut6_I3_O)        0.045     2.368 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1/O
                         net (fo=7, routed)           0.258     2.626    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1_n_0
    SLICE_X46Y31         LUT5 (Prop_lut5_I0_O)        0.045     2.671 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1__0/O
                         net (fo=1, routed)           0.000     2.671    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1__0_n_0
    SLICE_X46Y31         MUXF7 (Prop_muxf7_I0_O)      0.062     2.733 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.733    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_3_n_0
    SLICE_X46Y31         MUXF8 (Prop_muxf8_I1_O)      0.019     2.752 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.857     3.608    sevenSegmentLEDs_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.298     4.906 r  sevenSegmentLEDs_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.906    sevenSegmentLEDs[1]
    W6                                                                r  sevenSegmentLEDs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.181ns  (logic 1.615ns (50.787%)  route 1.565ns (49.213%))
  Logic Levels:           5  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.554     1.782    memoryMapping_inst/internalClk_BUFG
    SLICE_X45Y21         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDCE (Prop_fdce_C_Q)         0.141     1.923 r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/Q
                         net (fo=7, routed)           0.400     2.323    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[8]
    SLICE_X46Y28         LUT6 (Prop_lut6_I3_O)        0.045     2.368 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1/O
                         net (fo=7, routed)           0.251     2.619    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1_n_0
    SLICE_X47Y30         LUT5 (Prop_lut5_I0_O)        0.045     2.664 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3__0/O
                         net (fo=1, routed)           0.000     2.664    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3__0_n_0
    SLICE_X47Y30         MUXF7 (Prop_muxf7_I0_O)      0.062     2.726 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.726    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_3_n_0
    SLICE_X47Y30         MUXF8 (Prop_muxf8_I1_O)      0.019     2.745 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.915     3.659    sevenSegmentLEDs_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     4.963 r  sevenSegmentLEDs_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.963    sevenSegmentLEDs[3]
    V8                                                                r  sevenSegmentLEDs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.193ns  (logic 1.600ns (50.109%)  route 1.593ns (49.891%))
  Logic Levels:           5  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.554     1.782    memoryMapping_inst/internalClk_BUFG
    SLICE_X45Y21         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDCE (Prop_fdce_C_Q)         0.141     1.923 r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/Q
                         net (fo=7, routed)           0.400     2.323    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[8]
    SLICE_X46Y28         LUT6 (Prop_lut6_I3_O)        0.045     2.368 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1/O
                         net (fo=7, routed)           0.250     2.618    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1_n_0
    SLICE_X47Y31         LUT5 (Prop_lut5_I0_O)        0.045     2.663 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4__0/O
                         net (fo=1, routed)           0.000     2.663    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4__0_n_0
    SLICE_X47Y31         MUXF7 (Prop_muxf7_I0_O)      0.062     2.725 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.725    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_3_n_0
    SLICE_X47Y31         MUXF8 (Prop_muxf8_I1_O)      0.019     2.744 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.943     3.687    sevenSegmentLEDs_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.288     4.975 r  sevenSegmentLEDs_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.975    sevenSegmentLEDs[4]
    U5                                                                r  sevenSegmentLEDs[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  internalClk

Max Delay          5087 Endpoints
Min Delay          5087 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/IVT_reg[5][2]/CE
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.836ns  (logic 2.056ns (14.861%)  route 11.779ns (85.139%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        5.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.886     4.342    ClockGenerator/enableSw_IBUF
    SLICE_X65Y1          LUT2 (Prop_lut2_I1_O)        0.124     4.466 r  ClockGenerator/loadTransmitFIFO_regShiftReg[1]_i_1/O
                         net (fo=948, routed)         3.815     8.282    CPU_Core_inst/ALU_inst/enable
    SLICE_X54Y14         LUT4 (Prop_lut4_I1_O)        0.148     8.430 f  CPU_Core_inst/ALU_inst/IVT[9][31]_i_3/O
                         net (fo=16, routed)          2.247    10.676    CPU_Core_inst/ALU_inst/IVT[9][31]_i_3_n_0
    SLICE_X56Y30         LUT5 (Prop_lut5_I0_O)        0.328    11.004 r  CPU_Core_inst/ALU_inst/IVT[5][31]_i_1/O
                         net (fo=32, routed)          2.831    13.836    memoryMapping_inst/IVT_reg[5][31]_0[0]
    SLICE_X63Y17         FDPE                                         r  memoryMapping_inst/IVT_reg[5][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.511     5.816    memoryMapping_inst/internalClk_BUFG
    SLICE_X63Y17         FDPE                                         r  memoryMapping_inst/IVT_reg[5][2]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/IVT_reg[5][8]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.836ns  (logic 2.056ns (14.861%)  route 11.779ns (85.139%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        5.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.886     4.342    ClockGenerator/enableSw_IBUF
    SLICE_X65Y1          LUT2 (Prop_lut2_I1_O)        0.124     4.466 r  ClockGenerator/loadTransmitFIFO_regShiftReg[1]_i_1/O
                         net (fo=948, routed)         3.815     8.282    CPU_Core_inst/ALU_inst/enable
    SLICE_X54Y14         LUT4 (Prop_lut4_I1_O)        0.148     8.430 f  CPU_Core_inst/ALU_inst/IVT[9][31]_i_3/O
                         net (fo=16, routed)          2.247    10.676    CPU_Core_inst/ALU_inst/IVT[9][31]_i_3_n_0
    SLICE_X56Y30         LUT5 (Prop_lut5_I0_O)        0.328    11.004 r  CPU_Core_inst/ALU_inst/IVT[5][31]_i_1/O
                         net (fo=32, routed)          2.831    13.836    memoryMapping_inst/IVT_reg[5][31]_0[0]
    SLICE_X63Y17         FDCE                                         r  memoryMapping_inst/IVT_reg[5][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.511     5.816    memoryMapping_inst/internalClk_BUFG
    SLICE_X63Y17         FDCE                                         r  memoryMapping_inst/IVT_reg[5][8]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/IVT_reg[5][3]/CE
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.554ns  (logic 2.056ns (15.171%)  route 11.498ns (84.829%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        5.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.886     4.342    ClockGenerator/enableSw_IBUF
    SLICE_X65Y1          LUT2 (Prop_lut2_I1_O)        0.124     4.466 r  ClockGenerator/loadTransmitFIFO_regShiftReg[1]_i_1/O
                         net (fo=948, routed)         3.815     8.282    CPU_Core_inst/ALU_inst/enable
    SLICE_X54Y14         LUT4 (Prop_lut4_I1_O)        0.148     8.430 f  CPU_Core_inst/ALU_inst/IVT[9][31]_i_3/O
                         net (fo=16, routed)          2.247    10.676    CPU_Core_inst/ALU_inst/IVT[9][31]_i_3_n_0
    SLICE_X56Y30         LUT5 (Prop_lut5_I0_O)        0.328    11.004 r  CPU_Core_inst/ALU_inst/IVT[5][31]_i_1/O
                         net (fo=32, routed)          2.549    13.554    memoryMapping_inst/IVT_reg[5][31]_0[0]
    SLICE_X65Y19         FDPE                                         r  memoryMapping_inst/IVT_reg[5][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.508     5.813    memoryMapping_inst/internalClk_BUFG
    SLICE_X65Y19         FDPE                                         r  memoryMapping_inst/IVT_reg[5][3]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/IVT_reg[5][16]/CE
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.539ns  (logic 2.056ns (15.188%)  route 11.482ns (84.812%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        5.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.886     4.342    ClockGenerator/enableSw_IBUF
    SLICE_X65Y1          LUT2 (Prop_lut2_I1_O)        0.124     4.466 r  ClockGenerator/loadTransmitFIFO_regShiftReg[1]_i_1/O
                         net (fo=948, routed)         3.815     8.282    CPU_Core_inst/ALU_inst/enable
    SLICE_X54Y14         LUT4 (Prop_lut4_I1_O)        0.148     8.430 f  CPU_Core_inst/ALU_inst/IVT[9][31]_i_3/O
                         net (fo=16, routed)          2.247    10.676    CPU_Core_inst/ALU_inst/IVT[9][31]_i_3_n_0
    SLICE_X56Y30         LUT5 (Prop_lut5_I0_O)        0.328    11.004 r  CPU_Core_inst/ALU_inst/IVT[5][31]_i_1/O
                         net (fo=32, routed)          2.534    13.539    memoryMapping_inst/IVT_reg[5][31]_0[0]
    SLICE_X62Y23         FDPE                                         r  memoryMapping_inst/IVT_reg[5][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.504     5.809    memoryMapping_inst/internalClk_BUFG
    SLICE_X62Y23         FDPE                                         r  memoryMapping_inst/IVT_reg[5][16]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/IVT_reg[5][31]/CE
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.539ns  (logic 2.056ns (15.188%)  route 11.482ns (84.812%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        5.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.886     4.342    ClockGenerator/enableSw_IBUF
    SLICE_X65Y1          LUT2 (Prop_lut2_I1_O)        0.124     4.466 r  ClockGenerator/loadTransmitFIFO_regShiftReg[1]_i_1/O
                         net (fo=948, routed)         3.815     8.282    CPU_Core_inst/ALU_inst/enable
    SLICE_X54Y14         LUT4 (Prop_lut4_I1_O)        0.148     8.430 f  CPU_Core_inst/ALU_inst/IVT[9][31]_i_3/O
                         net (fo=16, routed)          2.247    10.676    CPU_Core_inst/ALU_inst/IVT[9][31]_i_3_n_0
    SLICE_X56Y30         LUT5 (Prop_lut5_I0_O)        0.328    11.004 r  CPU_Core_inst/ALU_inst/IVT[5][31]_i_1/O
                         net (fo=32, routed)          2.534    13.539    memoryMapping_inst/IVT_reg[5][31]_0[0]
    SLICE_X62Y23         FDPE                                         r  memoryMapping_inst/IVT_reg[5][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.504     5.809    memoryMapping_inst/internalClk_BUFG
    SLICE_X62Y23         FDPE                                         r  memoryMapping_inst/IVT_reg[5][31]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/IVT_reg[4][6]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.430ns  (logic 2.084ns (15.519%)  route 11.346ns (84.481%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        5.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.886     4.342    ClockGenerator/enableSw_IBUF
    SLICE_X65Y1          LUT2 (Prop_lut2_I1_O)        0.124     4.466 r  ClockGenerator/loadTransmitFIFO_regShiftReg[1]_i_1/O
                         net (fo=948, routed)         3.815     8.282    CPU_Core_inst/ALU_inst/enable
    SLICE_X54Y14         LUT4 (Prop_lut4_I1_O)        0.148     8.430 f  CPU_Core_inst/ALU_inst/IVT[9][31]_i_3/O
                         net (fo=16, routed)          2.102    10.531    CPU_Core_inst/ALU_inst/IVT[9][31]_i_3_n_0
    SLICE_X57Y31         LUT5 (Prop_lut5_I3_O)        0.356    10.887 r  CPU_Core_inst/ALU_inst/IVT[4][31]_i_1/O
                         net (fo=32, routed)          2.543    13.430    memoryMapping_inst/IVT_reg[4][31]_0[0]
    SLICE_X57Y13         FDCE                                         r  memoryMapping_inst/IVT_reg[4][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.448     5.753    memoryMapping_inst/internalClk_BUFG
    SLICE_X57Y13         FDCE                                         r  memoryMapping_inst/IVT_reg[4][6]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/IVT_reg[4][9]/CE
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.430ns  (logic 2.084ns (15.519%)  route 11.346ns (84.481%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        5.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.886     4.342    ClockGenerator/enableSw_IBUF
    SLICE_X65Y1          LUT2 (Prop_lut2_I1_O)        0.124     4.466 r  ClockGenerator/loadTransmitFIFO_regShiftReg[1]_i_1/O
                         net (fo=948, routed)         3.815     8.282    CPU_Core_inst/ALU_inst/enable
    SLICE_X54Y14         LUT4 (Prop_lut4_I1_O)        0.148     8.430 f  CPU_Core_inst/ALU_inst/IVT[9][31]_i_3/O
                         net (fo=16, routed)          2.102    10.531    CPU_Core_inst/ALU_inst/IVT[9][31]_i_3_n_0
    SLICE_X57Y31         LUT5 (Prop_lut5_I3_O)        0.356    10.887 r  CPU_Core_inst/ALU_inst/IVT[4][31]_i_1/O
                         net (fo=32, routed)          2.543    13.430    memoryMapping_inst/IVT_reg[4][31]_0[0]
    SLICE_X57Y13         FDPE                                         r  memoryMapping_inst/IVT_reg[4][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.448     5.753    memoryMapping_inst/internalClk_BUFG
    SLICE_X57Y13         FDPE                                         r  memoryMapping_inst/IVT_reg[4][9]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/IVT_reg[5][10]/CE
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.401ns  (logic 2.056ns (15.344%)  route 11.344ns (84.656%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        5.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.886     4.342    ClockGenerator/enableSw_IBUF
    SLICE_X65Y1          LUT2 (Prop_lut2_I1_O)        0.124     4.466 r  ClockGenerator/loadTransmitFIFO_regShiftReg[1]_i_1/O
                         net (fo=948, routed)         3.815     8.282    CPU_Core_inst/ALU_inst/enable
    SLICE_X54Y14         LUT4 (Prop_lut4_I1_O)        0.148     8.430 f  CPU_Core_inst/ALU_inst/IVT[9][31]_i_3/O
                         net (fo=16, routed)          2.247    10.676    CPU_Core_inst/ALU_inst/IVT[9][31]_i_3_n_0
    SLICE_X56Y30         LUT5 (Prop_lut5_I0_O)        0.328    11.004 r  CPU_Core_inst/ALU_inst/IVT[5][31]_i_1/O
                         net (fo=32, routed)          2.396    13.401    memoryMapping_inst/IVT_reg[5][31]_0[0]
    SLICE_X65Y21         FDPE                                         r  memoryMapping_inst/IVT_reg[5][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.507     5.812    memoryMapping_inst/internalClk_BUFG
    SLICE_X65Y21         FDPE                                         r  memoryMapping_inst/IVT_reg[5][10]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/IVT_reg[5][7]/CE
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.401ns  (logic 2.056ns (15.344%)  route 11.344ns (84.656%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        5.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.886     4.342    ClockGenerator/enableSw_IBUF
    SLICE_X65Y1          LUT2 (Prop_lut2_I1_O)        0.124     4.466 r  ClockGenerator/loadTransmitFIFO_regShiftReg[1]_i_1/O
                         net (fo=948, routed)         3.815     8.282    CPU_Core_inst/ALU_inst/enable
    SLICE_X54Y14         LUT4 (Prop_lut4_I1_O)        0.148     8.430 f  CPU_Core_inst/ALU_inst/IVT[9][31]_i_3/O
                         net (fo=16, routed)          2.247    10.676    CPU_Core_inst/ALU_inst/IVT[9][31]_i_3_n_0
    SLICE_X56Y30         LUT5 (Prop_lut5_I0_O)        0.328    11.004 r  CPU_Core_inst/ALU_inst/IVT[5][31]_i_1/O
                         net (fo=32, routed)          2.396    13.401    memoryMapping_inst/IVT_reg[5][31]_0[0]
    SLICE_X65Y21         FDPE                                         r  memoryMapping_inst/IVT_reg[5][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.507     5.812    memoryMapping_inst/internalClk_BUFG
    SLICE_X65Y21         FDPE                                         r  memoryMapping_inst/IVT_reg[5][7]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/IVT_reg[3][11]/CE
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.114ns  (logic 2.078ns (15.847%)  route 11.036ns (84.153%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        5.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.886     4.342    ClockGenerator/enableSw_IBUF
    SLICE_X65Y1          LUT2 (Prop_lut2_I1_O)        0.124     4.466 r  ClockGenerator/loadTransmitFIFO_regShiftReg[1]_i_1/O
                         net (fo=948, routed)         3.815     8.282    CPU_Core_inst/ALU_inst/enable
    SLICE_X54Y14         LUT4 (Prop_lut4_I1_O)        0.148     8.430 f  CPU_Core_inst/ALU_inst/IVT[9][31]_i_3/O
                         net (fo=16, routed)          1.746    10.176    CPU_Core_inst/ALU_inst/IVT[9][31]_i_3_n_0
    SLICE_X56Y26         LUT4 (Prop_lut4_I3_O)        0.350    10.526 r  CPU_Core_inst/ALU_inst/IVT[3][31]_i_1/O
                         net (fo=32, routed)          2.588    13.114    memoryMapping_inst/IVT_reg[3][31]_0[0]
    SLICE_X44Y16         FDPE                                         r  memoryMapping_inst/IVT_reg[3][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        1.441     5.746    memoryMapping_inst/internalClk_BUFG
    SLICE_X44Y16         FDPE                                         r  memoryMapping_inst/IVT_reg[3][11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[282]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.045ns (6.625%)  route 0.634ns (93.375%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.249     0.249    ClockGenerator/locked
    SLICE_X65Y1          LUT2 (Prop_lut2_I0_O)        0.045     0.294 r  ClockGenerator/loadTransmitFIFO_regShiftReg[1]_i_1/O
                         net (fo=948, routed)         0.385     0.679    memoryMapping_inst/enable
    SLICE_X56Y0          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[282]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.838     2.343    memoryMapping_inst/internalClk_BUFG
    SLICE_X56Y0          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[282]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/serialInterface_inst/transmitFIFO_regReadPtr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.090ns (12.644%)  route 0.622ns (87.356%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.249     0.249    ClockGenerator/locked
    SLICE_X65Y1          LUT2 (Prop_lut2_I0_O)        0.045     0.294 r  ClockGenerator/loadTransmitFIFO_regShiftReg[1]_i_1/O
                         net (fo=948, routed)         0.213     0.508    memoryMapping_inst/serialInterface_inst/enable
    SLICE_X61Y0          LUT4 (Prop_lut4_I2_O)        0.045     0.553 r  memoryMapping_inst/serialInterface_inst/transmitFIFO_regReadPtr[3]_i_1/O
                         net (fo=4, routed)           0.159     0.712    memoryMapping_inst/serialInterface_inst/transmitFIFO_regReadPtr
    SLICE_X65Y1          FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_regReadPtr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.867     2.372    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X65Y1          FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_regReadPtr_reg[0]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/serialInterface_inst/transmitFIFO_regReadPtr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.090ns (12.644%)  route 0.622ns (87.356%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.249     0.249    ClockGenerator/locked
    SLICE_X65Y1          LUT2 (Prop_lut2_I0_O)        0.045     0.294 r  ClockGenerator/loadTransmitFIFO_regShiftReg[1]_i_1/O
                         net (fo=948, routed)         0.213     0.508    memoryMapping_inst/serialInterface_inst/enable
    SLICE_X61Y0          LUT4 (Prop_lut4_I2_O)        0.045     0.553 r  memoryMapping_inst/serialInterface_inst/transmitFIFO_regReadPtr[3]_i_1/O
                         net (fo=4, routed)           0.159     0.712    memoryMapping_inst/serialInterface_inst/transmitFIFO_regReadPtr
    SLICE_X65Y1          FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_regReadPtr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.867     2.372    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X65Y1          FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_regReadPtr_reg[1]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/serialInterface_inst/transmitFIFO_regReadPtr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.090ns (12.644%)  route 0.622ns (87.356%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.249     0.249    ClockGenerator/locked
    SLICE_X65Y1          LUT2 (Prop_lut2_I0_O)        0.045     0.294 r  ClockGenerator/loadTransmitFIFO_regShiftReg[1]_i_1/O
                         net (fo=948, routed)         0.213     0.508    memoryMapping_inst/serialInterface_inst/enable
    SLICE_X61Y0          LUT4 (Prop_lut4_I2_O)        0.045     0.553 r  memoryMapping_inst/serialInterface_inst/transmitFIFO_regReadPtr[3]_i_1/O
                         net (fo=4, routed)           0.159     0.712    memoryMapping_inst/serialInterface_inst/transmitFIFO_regReadPtr
    SLICE_X65Y1          FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_regReadPtr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.867     2.372    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X65Y1          FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_regReadPtr_reg[2]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/serialInterface_inst/transmitFIFO_regReadPtr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.090ns (12.644%)  route 0.622ns (87.356%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.249     0.249    ClockGenerator/locked
    SLICE_X65Y1          LUT2 (Prop_lut2_I0_O)        0.045     0.294 r  ClockGenerator/loadTransmitFIFO_regShiftReg[1]_i_1/O
                         net (fo=948, routed)         0.213     0.508    memoryMapping_inst/serialInterface_inst/enable
    SLICE_X61Y0          LUT4 (Prop_lut4_I2_O)        0.045     0.553 r  memoryMapping_inst/serialInterface_inst/transmitFIFO_regReadPtr[3]_i_1/O
                         net (fo=4, routed)           0.159     0.712    memoryMapping_inst/serialInterface_inst/transmitFIFO_regReadPtr
    SLICE_X65Y1          FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_regReadPtr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.867     2.372    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X65Y1          FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_regReadPtr_reg[3]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.087ns (11.574%)  route 0.665ns (88.426%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.249     0.249    ClockGenerator/locked
    SLICE_X65Y1          LUT2 (Prop_lut2_I0_O)        0.045     0.294 r  ClockGenerator/loadTransmitFIFO_regShiftReg[1]_i_1/O
                         net (fo=948, routed)         0.285     0.579    memoryMapping_inst/serialInterface_inst/enable
    SLICE_X59Y0          LUT5 (Prop_lut5_I0_O)        0.042     0.621 r  memoryMapping_inst/serialInterface_inst/debugPtr[12]_i_1/O
                         net (fo=13, routed)          0.131     0.752    memoryMapping_inst/serialInterface_inst/debugPtr[12]_i_1_n_0
    SLICE_X59Y0          FDCE                                         r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.865     2.370    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X59Y0          FDCE                                         r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/serialInterface_inst/debugPtr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.087ns (11.574%)  route 0.665ns (88.426%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.249     0.249    ClockGenerator/locked
    SLICE_X65Y1          LUT2 (Prop_lut2_I0_O)        0.045     0.294 r  ClockGenerator/loadTransmitFIFO_regShiftReg[1]_i_1/O
                         net (fo=948, routed)         0.285     0.579    memoryMapping_inst/serialInterface_inst/enable
    SLICE_X59Y0          LUT5 (Prop_lut5_I0_O)        0.042     0.621 r  memoryMapping_inst/serialInterface_inst/debugPtr[12]_i_1/O
                         net (fo=13, routed)          0.131     0.752    memoryMapping_inst/serialInterface_inst/debugPtr[12]_i_1_n_0
    SLICE_X59Y0          FDCE                                         r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.865     2.370    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X59Y0          FDCE                                         r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[1]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/serialInterface_inst/debugPtr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.087ns (11.574%)  route 0.665ns (88.426%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.249     0.249    ClockGenerator/locked
    SLICE_X65Y1          LUT2 (Prop_lut2_I0_O)        0.045     0.294 r  ClockGenerator/loadTransmitFIFO_regShiftReg[1]_i_1/O
                         net (fo=948, routed)         0.285     0.579    memoryMapping_inst/serialInterface_inst/enable
    SLICE_X59Y0          LUT5 (Prop_lut5_I0_O)        0.042     0.621 r  memoryMapping_inst/serialInterface_inst/debugPtr[12]_i_1/O
                         net (fo=13, routed)          0.131     0.752    memoryMapping_inst/serialInterface_inst/debugPtr[12]_i_1_n_0
    SLICE_X59Y0          FDCE                                         r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.865     2.370    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X59Y0          FDCE                                         r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[3]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/serialInterface_inst/countBitsTransmitted_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.090ns (11.960%)  route 0.662ns (88.040%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.249     0.249    ClockGenerator/locked
    SLICE_X65Y1          LUT2 (Prop_lut2_I0_O)        0.045     0.294 r  ClockGenerator/loadTransmitFIFO_regShiftReg[1]_i_1/O
                         net (fo=948, routed)         0.285     0.579    memoryMapping_inst/serialInterface_inst/enable
    SLICE_X59Y0          LUT4 (Prop_lut4_I0_O)        0.045     0.624 r  memoryMapping_inst/serialInterface_inst/countBitsTransmitted[3]_i_1/O
                         net (fo=4, routed)           0.129     0.752    memoryMapping_inst/serialInterface_inst/countBitsTransmitted
    SLICE_X58Y0          FDCE                                         r  memoryMapping_inst/serialInterface_inst/countBitsTransmitted_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.865     2.370    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X58Y0          FDCE                                         r  memoryMapping_inst/serialInterface_inst/countBitsTransmitted_reg[2]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/serialInterface_inst/countBitsTransmitted_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.090ns (11.960%)  route 0.662ns (88.040%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.249     0.249    ClockGenerator/locked
    SLICE_X65Y1          LUT2 (Prop_lut2_I0_O)        0.045     0.294 r  ClockGenerator/loadTransmitFIFO_regShiftReg[1]_i_1/O
                         net (fo=948, routed)         0.285     0.579    memoryMapping_inst/serialInterface_inst/enable
    SLICE_X59Y0          LUT4 (Prop_lut4_I0_O)        0.045     0.624 r  memoryMapping_inst/serialInterface_inst/countBitsTransmitted[3]_i_1/O
                         net (fo=4, routed)           0.129     0.752    memoryMapping_inst/serialInterface_inst/countBitsTransmitted
    SLICE_X58Y0          FDCE                                         r  memoryMapping_inst/serialInterface_inst/countBitsTransmitted_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2606, routed)        0.865     2.370    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X58Y0          FDCE                                         r  memoryMapping_inst/serialInterface_inst/countBitsTransmitted_reg[3]/C





