{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726143643620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726143643620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 12 09:20:43 2024 " "Processing started: Thu Sep 12 09:20:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726143643620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143643620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0-neorv32-sdram-qsys -c de0-neorv32-sdram-qsys " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0-neorv32-sdram-qsys -c de0-neorv32-sdram-qsys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143643620 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726143643885 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726143643885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spipll/spipll.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spipll/spipll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPIPLL " "Found entity 1: SPIPLL" {  } { { "src/spipll/SPIPLL.v" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/spipll/SPIPLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adc/adc_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/adc/adc_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_CTRL " "Found entity 1: ADC_CTRL" {  } { { "src/adc/ADC_CTRL.v" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/adc/ADC_CTRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll/pll_sys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pll/pll_sys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_sys-SYN " "Found design unit 1: pll_sys-SYN" {  } { { "src/pll/pll_sys.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/pll/pll_sys.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648950 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_sys " "Found entity 1: pll_sys" {  } { { "src/pll/pll_sys.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/pll/pll_sys.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_application_image.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_application_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_application_image-body " "Found design unit 1: neorv32_application_image-body" {  } { { "../../submodules/neorv32/rtl/core/neorv32_application_image.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_application_image.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_bootloader_image.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_bootloader_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_bootloader_image-body " "Found design unit 1: neorv32_bootloader_image-body" {  } { { "../../submodules/neorv32/rtl/core/neorv32_bootloader_image.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_bootloader_image.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_boot_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_boot_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_boot_rom-neorv32_boot_rom_rtl " "Found design unit 1: neorv32_boot_rom-neorv32_boot_rom_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_boot_rom.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_boot_rom.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648950 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_boot_rom " "Found entity 1: neorv32_boot_rom" {  } { { "../../submodules/neorv32/rtl/core/neorv32_boot_rom.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_boot_rom.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cache.vhd 8 4 " "Found 8 design units, including 4 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cache-neorv32_cache_rtl " "Found design unit 1: neorv32_cache-neorv32_cache_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cache.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cache.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648954 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_cache_host-neorv32_cache_host_rtl " "Found design unit 2: neorv32_cache_host-neorv32_cache_host_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cache.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cache.vhd" 426 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648954 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neorv32_cache_memory-neorv32_cache_memory_rtl " "Found design unit 3: neorv32_cache_memory-neorv32_cache_memory_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cache.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cache.vhd" 591 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648954 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 neorv32_cache_bus-neorv32_cache_bus_rtl " "Found design unit 4: neorv32_cache_bus-neorv32_cache_bus_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cache.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cache.vhd" 787 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648954 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cache " "Found entity 1: neorv32_cache" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cache.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cache.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648954 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_cache_host " "Found entity 2: neorv32_cache_host" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cache.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cache.vhd" 397 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648954 ""} { "Info" "ISGN_ENTITY_NAME" "3 neorv32_cache_memory " "Found entity 3: neorv32_cache_memory" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cache.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cache.vhd" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648954 ""} { "Info" "ISGN_ENTITY_NAME" "4 neorv32_cache_bus " "Found entity 4: neorv32_cache_bus" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cache.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cache.vhd" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cfs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cfs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cfs-neorv32_cfs_rtl " "Found design unit 1: neorv32_cfs-neorv32_cfs_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cfs.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648954 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cfs " "Found entity 1: neorv32_cfs" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cfs.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_clockgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_clockgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_clockgate-neorv32_clockgate_rtl " "Found design unit 1: neorv32_clockgate-neorv32_clockgate_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_clockgate.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_clockgate.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648958 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_clockgate " "Found entity 1: neorv32_clockgate" {  } { { "../../submodules/neorv32/rtl/core/neorv32_clockgate.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_clockgate.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_alu-neorv32_cpu_cpu_rtl " "Found design unit 1: neorv32_cpu_alu-neorv32_cpu_cpu_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_alu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_alu.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648958 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_alu " "Found entity 1: neorv32_cpu_alu" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_alu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_alu.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_control-neorv32_cpu_control_rtl " "Found design unit 1: neorv32_cpu_control-neorv32_cpu_control_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_control.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648962 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_control " "Found entity 1: neorv32_cpu_control" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_control.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_bitmanip-neorv32_cpu_cp_bitmanip_rtl " "Found design unit 1: neorv32_cpu_cp_bitmanip-neorv32_cpu_cp_bitmanip_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648962 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_bitmanip " "Found entity 1: neorv32_cpu_cp_bitmanip" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_cfu-neorv32_cpu_cp_cfu_rtl " "Found design unit 1: neorv32_cpu_cp_cfu-neorv32_cpu_cp_cfu_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648966 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_cfu " "Found entity 1: neorv32_cpu_cp_cfu" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_cond.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_cond.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_cond-neorv32_cpu_cp_cond_rtl " "Found design unit 1: neorv32_cpu_cp_cond-neorv32_cpu_cp_cond_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_cond.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_cond.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648966 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_cond " "Found entity 1: neorv32_cpu_cp_cond" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_cond.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_cond.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_fpu-neorv32_cpu_cp_fpu_rtl " "Found design unit 1: neorv32_cpu_cp_fpu-neorv32_cpu_cp_fpu_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648970 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_cpu_cp_fpu_normalizer-neorv32_cpu_cp_fpu_normalizer_rtl " "Found design unit 2: neorv32_cpu_cp_fpu_normalizer-neorv32_cpu_cp_fpu_normalizer_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 1586 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648970 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neorv32_cpu_cp_fpu_f2i-neorv32_cpu_cp_fpu_f2i_rtl " "Found design unit 3: neorv32_cpu_cp_fpu_f2i-neorv32_cpu_cp_fpu_f2i_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 2028 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648970 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_fpu " "Found entity 1: neorv32_cpu_cp_fpu" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648970 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_cpu_cp_fpu_normalizer " "Found entity 2: neorv32_cpu_cp_fpu_normalizer" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 1559 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648970 ""} { "Info" "ISGN_ENTITY_NAME" "3 neorv32_cpu_cp_fpu_f2i " "Found entity 3: neorv32_cpu_cp_fpu_f2i" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 2003 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_muldiv-neorv32_cpu_cp_muldiv_rtl " "Found design unit 1: neorv32_cpu_cp_muldiv-neorv32_cpu_cp_muldiv_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648970 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_muldiv " "Found entity 1: neorv32_cpu_cp_muldiv" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_shifter-neorv32_cpu_cp_shifter_rtl " "Found design unit 1: neorv32_cpu_cp_shifter-neorv32_cpu_cp_shifter_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648970 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_shifter " "Found entity 1: neorv32_cpu_cp_shifter" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_decompressor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_decompressor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl " "Found design unit 1: neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_decompressor.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_decompressor.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648974 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_decompressor " "Found entity 1: neorv32_cpu_decompressor" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_decompressor.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_decompressor.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_lsu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_lsu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_lsu-neorv32_cpu_lsu_rtl " "Found design unit 1: neorv32_cpu_lsu-neorv32_cpu_lsu_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_lsu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_lsu.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648974 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_lsu " "Found entity 1: neorv32_cpu_lsu" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_lsu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_lsu.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_pmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_pmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_pmp-neorv32_cpu_pmp_rtl " "Found design unit 1: neorv32_cpu_pmp-neorv32_cpu_pmp_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_pmp.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_pmp.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648978 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_pmp " "Found entity 1: neorv32_cpu_pmp" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_pmp.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_pmp.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_regfile-neorv32_cpu_regfile_rtl " "Found design unit 1: neorv32_cpu_regfile-neorv32_cpu_regfile_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_regfile.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_regfile.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648978 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_regfile " "Found entity 1: neorv32_cpu_regfile" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_regfile.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_regfile.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu-neorv32_cpu_rtl " "Found design unit 1: neorv32_cpu-neorv32_cpu_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648978 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu " "Found entity 1: neorv32_cpu" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_crc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_crc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_crc-neorv32_crc_rtl " "Found design unit 1: neorv32_crc-neorv32_crc_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_crc.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_crc.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648978 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_crc " "Found entity 1: neorv32_crc" {  } { { "../../submodules/neorv32/rtl/core/neorv32_crc.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_crc.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_debug_dm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_debug_dm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_debug_dm-neorv32_debug_dm_rtl " "Found design unit 1: neorv32_debug_dm-neorv32_debug_dm_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_debug_dm.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_debug_dm.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648982 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_debug_dm " "Found entity 1: neorv32_debug_dm" {  } { { "../../submodules/neorv32/rtl/core/neorv32_debug_dm.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_debug_dm.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_debug_dtm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_debug_dtm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_debug_dtm-neorv32_debug_dtm_rtl " "Found design unit 1: neorv32_debug_dtm-neorv32_debug_dtm_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_debug_dtm.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_debug_dtm.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648982 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_debug_dtm " "Found entity 1: neorv32_debug_dtm" {  } { { "../../submodules/neorv32/rtl/core/neorv32_debug_dtm.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_debug_dtm.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_dma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_dma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_dma-neorv32_dma_rtl " "Found design unit 1: neorv32_dma-neorv32_dma_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_dma.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_dma.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648986 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_dma " "Found entity 1: neorv32_dma" {  } { { "../../submodules/neorv32/rtl/core/neorv32_dma.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_dma.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_dmem-neorv32_dmem_rtl " "Found design unit 1: neorv32_dmem-neorv32_dmem_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_dmem.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_dmem.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648986 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_dmem " "Found entity 1: neorv32_dmem" {  } { { "../../submodules/neorv32/rtl/core/neorv32_dmem.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_dmem.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_fifo-neorv32_fifo_rtl " "Found design unit 1: neorv32_fifo-neorv32_fifo_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_fifo.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_fifo.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648986 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_fifo " "Found entity 1: neorv32_fifo" {  } { { "../../submodules/neorv32/rtl/core/neorv32_fifo.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_fifo.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_gpio-neorv32_gpio_rtl " "Found design unit 1: neorv32_gpio-neorv32_gpio_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_gpio.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_gpio.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648986 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_gpio " "Found entity 1: neorv32_gpio" {  } { { "../../submodules/neorv32/rtl/core/neorv32_gpio.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_gpio.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_gptmr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_gptmr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_gptmr-neorv32_gptmr_rtl " "Found design unit 1: neorv32_gptmr-neorv32_gptmr_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_gptmr.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_gptmr.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648990 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_gptmr " "Found entity 1: neorv32_gptmr" {  } { { "../../submodules/neorv32/rtl/core/neorv32_gptmr.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_gptmr.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_imem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_imem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_imem-neorv32_imem_rtl " "Found design unit 1: neorv32_imem-neorv32_imem_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_imem.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_imem.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648990 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_imem " "Found entity 1: neorv32_imem" {  } { { "../../submodules/neorv32/rtl/core/neorv32_imem.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_imem.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_intercon.vhd 8 4 " "Found 8 design units, including 4 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_intercon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_bus_switch-neorv32_bus_switch_rtl " "Found design unit 1: neorv32_bus_switch-neorv32_bus_switch_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_intercon.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_intercon.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648994 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_bus_gateway-neorv32_bus_gateway_rtl " "Found design unit 2: neorv32_bus_gateway-neorv32_bus_gateway_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_intercon.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_intercon.vhd" 234 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648994 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neorv32_bus_io_switch-neorv32_bus_io_switch_rtl " "Found design unit 3: neorv32_bus_io_switch-neorv32_bus_io_switch_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_intercon.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_intercon.vhd" 463 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648994 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 neorv32_bus_reservation_set-neorv32_bus_reservation_set_rtl " "Found design unit 4: neorv32_bus_reservation_set-neorv32_bus_reservation_set_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_intercon.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_intercon.vhd" 650 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648994 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_bus_switch " "Found entity 1: neorv32_bus_switch" {  } { { "../../submodules/neorv32/rtl/core/neorv32_intercon.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_intercon.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648994 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_bus_gateway " "Found entity 2: neorv32_bus_gateway" {  } { { "../../submodules/neorv32/rtl/core/neorv32_intercon.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_intercon.vhd" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648994 ""} { "Info" "ISGN_ENTITY_NAME" "3 neorv32_bus_io_switch " "Found entity 3: neorv32_bus_io_switch" {  } { { "../../submodules/neorv32/rtl/core/neorv32_intercon.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_intercon.vhd" 383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648994 ""} { "Info" "ISGN_ENTITY_NAME" "4 neorv32_bus_reservation_set " "Found entity 4: neorv32_bus_reservation_set" {  } { { "../../submodules/neorv32/rtl/core/neorv32_intercon.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_intercon.vhd" 632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_mtime.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_mtime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_mtime-neorv32_mtime_rtl " "Found design unit 1: neorv32_mtime-neorv32_mtime_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_mtime.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_mtime.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648994 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_mtime " "Found entity 1: neorv32_mtime" {  } { { "../../submodules/neorv32/rtl/core/neorv32_mtime.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_mtime.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_neoled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_neoled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_neoled-neorv32_neoled_rtl " "Found design unit 1: neorv32_neoled-neorv32_neoled_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_neoled.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_neoled.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648994 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_neoled " "Found entity 1: neorv32_neoled" {  } { { "../../submodules/neorv32/rtl/core/neorv32_neoled.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_neoled.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_onewire.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_onewire.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_onewire-neorv32_onewire_rtl " "Found design unit 1: neorv32_onewire-neorv32_onewire_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_onewire.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_onewire.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648994 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_onewire " "Found entity 1: neorv32_onewire" {  } { { "../../submodules/neorv32/rtl/core/neorv32_onewire.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_onewire.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_package.vhd 4 0 " "Found 4 design units, including 0 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_package (neorv32) " "Found design unit 1: neorv32_package (neorv32)" {  } { { "../../submodules/neorv32/rtl/core/neorv32_package.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_package.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_package-body " "Found design unit 2: neorv32_package-body" {  } { { "../../submodules/neorv32/rtl/core/neorv32_package.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_package.vhd" 857 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neorv32_bootloader_image (neorv32) " "Found design unit 3: neorv32_bootloader_image (neorv32)" {  } { { "../../submodules/neorv32/rtl/core/neorv32_package.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_package.vhd" 1129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 neorv32_application_image (neorv32) " "Found design unit 4: neorv32_application_image (neorv32)" {  } { { "../../submodules/neorv32/rtl/core/neorv32_package.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_package.vhd" 1146 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_pwm-neorv32_pwm_rtl " "Found design unit 1: neorv32_pwm-neorv32_pwm_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_pwm.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_pwm.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648998 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_pwm " "Found entity 1: neorv32_pwm" {  } { { "../../submodules/neorv32/rtl/core/neorv32_pwm.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_pwm.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143648998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143648998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_sdi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_sdi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_sdi-neorv32_sdi_rtl " "Found design unit 1: neorv32_sdi-neorv32_sdi_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_sdi.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_sdi.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649002 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_sdi " "Found entity 1: neorv32_sdi" {  } { { "../../submodules/neorv32/rtl/core/neorv32_sdi.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_sdi.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143649002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_slink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_slink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_slink-neorv32_slink_rtl " "Found design unit 1: neorv32_slink-neorv32_slink_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_slink.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_slink.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649002 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_slink " "Found entity 1: neorv32_slink" {  } { { "../../submodules/neorv32/rtl/core/neorv32_slink.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_slink.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143649002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_spi-neorv32_spi_rtl " "Found design unit 1: neorv32_spi-neorv32_spi_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_spi.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_spi.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649002 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_spi " "Found entity 1: neorv32_spi" {  } { { "../../submodules/neorv32/rtl/core/neorv32_spi.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_spi.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143649002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_sysinfo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_sysinfo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_sysinfo-neorv32_sysinfo_rtl " "Found design unit 1: neorv32_sysinfo-neorv32_sysinfo_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_sysinfo.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_sysinfo.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649006 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_sysinfo " "Found entity 1: neorv32_sysinfo" {  } { { "../../submodules/neorv32/rtl/core/neorv32_sysinfo.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_sysinfo.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143649006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_top-neorv32_top_rtl " "Found design unit 1: neorv32_top-neorv32_top_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 236 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649006 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_top " "Found entity 1: neorv32_top" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143649006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_trng.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_trng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_trng-neorv32_trng_rtl " "Found design unit 1: neorv32_trng-neorv32_trng_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_trng.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649010 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neoTRNG-neoTRNG_rtl " "Found design unit 2: neoTRNG-neoTRNG_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_trng.vhd" 263 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649010 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neoTRNG_cell-neoTRNG_cell_rtl " "Found design unit 3: neoTRNG_cell-neoTRNG_cell_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_trng.vhd" 418 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649010 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_trng " "Found entity 1: neorv32_trng" {  } { { "../../submodules/neorv32/rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_trng.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649010 ""} { "Info" "ISGN_ENTITY_NAME" "2 neoTRNG " "Found entity 2: neoTRNG" {  } { { "../../submodules/neorv32/rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_trng.vhd" 248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649010 ""} { "Info" "ISGN_ENTITY_NAME" "3 neoTRNG_cell " "Found entity 3: neoTRNG_cell" {  } { { "../../submodules/neorv32/rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_trng.vhd" 404 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143649010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_twi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_twi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_twi-neorv32_twi_rtl " "Found design unit 1: neorv32_twi-neorv32_twi_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_twi.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_twi.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649010 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_twi " "Found entity 1: neorv32_twi" {  } { { "../../submodules/neorv32/rtl/core/neorv32_twi.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_twi.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143649010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_uart-neorv32_uart_rtl " "Found design unit 1: neorv32_uart-neorv32_uart_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_uart.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_uart.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649014 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_uart " "Found entity 1: neorv32_uart" {  } { { "../../submodules/neorv32/rtl/core/neorv32_uart.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_uart.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143649014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_wdt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_wdt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_wdt-neorv32_wdt_rtl " "Found design unit 1: neorv32_wdt-neorv32_wdt_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_wdt.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_wdt.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649014 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_wdt " "Found entity 1: neorv32_wdt" {  } { { "../../submodules/neorv32/rtl/core/neorv32_wdt.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_wdt.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143649014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_xbus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_xbus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_xbus-neorv32_xbus_rtl " "Found design unit 1: neorv32_xbus-neorv32_xbus_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_xbus.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_xbus.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649014 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_xbus " "Found entity 1: neorv32_xbus" {  } { { "../../submodules/neorv32/rtl/core/neorv32_xbus.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_xbus.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143649014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_xip.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_xip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_xip-neorv32_xip_rtl " "Found design unit 1: neorv32_xip-neorv32_xip_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_xip.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_xip.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649014 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_xip_phy-neorv32_xip_phy_rtl " "Found design unit 2: neorv32_xip_phy-neorv32_xip_phy_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_xip.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_xip.vhd" 446 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649014 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_xip " "Found entity 1: neorv32_xip" {  } { { "../../submodules/neorv32/rtl/core/neorv32_xip.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_xip.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649014 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_xip_phy " "Found entity 2: neorv32_xip_phy" {  } { { "../../submodules/neorv32/rtl/core/neorv32_xip.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_xip.vhd" 420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143649014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_xirq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rodri/documents/rodrigo/insper/oitavosemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_xirq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_xirq-neorv32_xirq_rtl " "Found design unit 1: neorv32_xirq-neorv32_xirq_rtl" {  } { { "../../submodules/neorv32/rtl/core/neorv32_xirq.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_xirq.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649018 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_xirq " "Found entity 1: neorv32_xirq" {  } { { "../../submodules/neorv32/rtl/core/neorv32_xirq.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_xirq.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143649018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-syn " "Found design unit 1: top-syn" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649026 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143649026 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726143649166 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_2 top.vhd(106) " "VHDL Signal Declaration warning at top.vhd(106): used implicit default value for signal \"GPIO_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 106 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726143649170 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Sanity_Check top.vhd(109) " "VHDL Signal Declaration warning at top.vhd(109): used implicit default value for signal \"Sanity_Check\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 109 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726143649170 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sys_clk_n top.vhd(396) " "Verilog HDL or VHDL warning at top.vhd(396): object \"sys_clk_n\" assigned a value but never read" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 396 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726143649170 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "xirq_i_signal top.vhd(413) " "VHDL Signal Declaration warning at top.vhd(413): used implicit default value for signal \"xirq_i_signal\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 413 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726143649170 "|top"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "gpio_o 48 64 top.vhd(502) " "VHDL Incomplete Partial Association warning at top.vhd(502): port or argument \"gpio_o\" has 48/64 unassociated elements" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1726143649170 "|top"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "gpio_i 48 64 top.vhd(502) " "VHDL Incomplete Partial Association warning at top.vhd(502): port or argument \"gpio_i\" has 48/64 unassociated elements" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1726143649170 "|top"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "pwm_o 8 12 top.vhd(502) " "VHDL Incomplete Partial Association warning at top.vhd(502): port or argument \"pwm_o\" has 8/12 unassociated elements" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1726143649170 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_sys pll_sys:inst_pll_sys " "Elaborating entity \"pll_sys\" for hierarchy \"pll_sys:inst_pll_sys\"" {  } { { "src/top.vhd" "inst_pll_sys" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_sys:inst_pll_sys\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_sys:inst_pll_sys\|altpll:altpll_component\"" {  } { { "src/pll/pll_sys.vhd" "altpll_component" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/pll/pll_sys.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_sys:inst_pll_sys\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_sys:inst_pll_sys\|altpll:altpll_component\"" {  } { { "src/pll/pll_sys.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/pll/pll_sys.vhd" 149 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_sys:inst_pll_sys\|altpll:altpll_component " "Instantiated megafunction \"pll_sys:inst_pll_sys\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -1500 " "Parameter \"clk1_phase_shift\" = \"-1500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_sys " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_sys\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649207 ""}  } { { "src/pll/pll_sys.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/pll/pll_sys.vhd" 149 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726143649207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_sys_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_sys_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_sys_altpll " "Found entity 1: pll_sys_altpll" {  } { { "db/pll_sys_altpll.v" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/pll_sys_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143649235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_sys_altpll pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated " "Elaborating entity \"pll_sys_altpll\" for hierarchy \"pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPIPLL SPIPLL:U0 " "Elaborating entity \"SPIPLL\" for hierarchy \"SPIPLL:U0\"" {  } { { "src/top.vhd" "U0" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SPIPLL:U0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"SPIPLL:U0\|altpll:altpll_component\"" {  } { { "src/spipll/SPIPLL.v" "altpll_component" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/spipll/SPIPLL.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SPIPLL:U0\|altpll:altpll_component " "Elaborated megafunction instantiation \"SPIPLL:U0\|altpll:altpll_component\"" {  } { { "src/spipll/SPIPLL.v" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/spipll/SPIPLL.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SPIPLL:U0\|altpll:altpll_component " "Instantiated megafunction \"SPIPLL:U0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 250000 " "Parameter \"clk1_phase_shift\" = \"250000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=SPIPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=SPIPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649247 ""}  } { { "src/spipll/SPIPLL.v" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/spipll/SPIPLL.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726143649247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/spipll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/spipll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPIPLL_altpll " "Found entity 1: SPIPLL_altpll" {  } { { "db/spipll_altpll.v" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/spipll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143649275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPIPLL_altpll SPIPLL:U0\|altpll:altpll_component\|SPIPLL_altpll:auto_generated " "Elaborating entity \"SPIPLL_altpll\" for hierarchy \"SPIPLL:U0\|altpll:altpll_component\|SPIPLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_CTRL ADC_CTRL:U1 " "Elaborating entity \"ADC_CTRL\" for hierarchy \"ADC_CTRL:U1\"" {  } { { "src/top.vhd" "U1" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649279 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch_sel ADC_CTRL.v(29) " "Verilog HDL or VHDL warning at ADC_CTRL.v(29): object \"ch_sel\" assigned a value but never read" {  } { { "src/adc/ADC_CTRL.v" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/adc/ADC_CTRL.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726143649279 "|top|ADC_CTRL:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ADC_CTRL.v(37) " "Verilog HDL assignment warning at ADC_CTRL.v(37): truncated value with size 32 to match size of target (1)" {  } { { "src/adc/ADC_CTRL.v" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/adc/ADC_CTRL.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726143649279 "|top|ADC_CTRL:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ADC_CTRL.v(60) " "Verilog HDL assignment warning at ADC_CTRL.v(60): truncated value with size 32 to match size of target (4)" {  } { { "src/adc/ADC_CTRL.v" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/adc/ADC_CTRL.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726143649279 "|top|ADC_CTRL:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_top neorv32_top:neorv32_top_inst " "Elaborating entity \"neorv32_top\" for hierarchy \"neorv32_top:neorv32_top_inst\"" {  } { { "src/top.vhd" "neorv32_top_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649279 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst_cause neorv32_top.vhd(258) " "Verilog HDL or VHDL warning at neorv32_top.vhd(258): object \"rst_cause\" assigned a value but never read" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726143649283 "|top|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_debug neorv32_top.vhd(273) " "Verilog HDL or VHDL warning at neorv32_top.vhd(273): object \"cpu_debug\" assigned a value but never read" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 273 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726143649283 "|top|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_sleep neorv32_top.vhd(273) " "Verilog HDL or VHDL warning at neorv32_top.vhd(273): object \"cpu_sleep\" assigned a value but never read" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 273 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726143649283 "|top|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xip_req neorv32_top.vhd(287) " "Verilog HDL or VHDL warning at neorv32_top.vhd(287): object \"xip_req\" assigned a value but never read" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726143649283 "|top|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xbus_req neorv32_top.vhd(287) " "Verilog HDL or VHDL warning at neorv32_top.vhd(287): object \"xbus_req\" assigned a value but never read" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726143649283 "|top|neorv32_top:neorv32_top_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"\[NEORV32\] The NEORV32 RISC-V Processor (v1.10.3.4), github.com/stnolting/neorv32\" neorv32_top.vhd(320) " "VHDL Assertion Statement at neorv32_top.vhd(320): assertion is false - report \"\[NEORV32\] The NEORV32 RISC-V Processor (v1.10.3.4), github.com/stnolting/neorv32\" (NOTE)" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 320 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1726143649283 "|top|neorv32_top:neorv32_top_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"\[NEORV32\] Processor Configuration: IMEM DMEM BOOTROM GPIO MTIME UART0 TWI PWM XIRQ GPTMR SYSINFO \" neorv32_top.vhd(326) " "VHDL Assertion Statement at neorv32_top.vhd(326): assertion is false - report \"\[NEORV32\] Processor Configuration: IMEM DMEM BOOTROM GPIO MTIME UART0 TWI PWM XIRQ GPTMR SYSINFO \" (NOTE)" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 326 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1726143649283 "|top|neorv32_top:neorv32_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst " "Elaborating entity \"neorv32_cpu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "\\core_complex:neorv32_cpu_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649287 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fetch_pc neorv32_cpu.vhd(112) " "Verilog HDL or VHDL warning at neorv32_cpu.vhd(112): object \"fetch_pc\" assigned a value but never read" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726143649291 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"\[NEORV32\] CPU ISA: rv32imcx_zicsr_zicntr_zifencei_zfinx\" neorv32_cpu.vhd(123) " "VHDL Assertion Statement at neorv32_cpu.vhd(123): assertion is false - report \"\[NEORV32\] CPU ISA: rv32imcx_zicsr_zicntr_zifencei_zfinx\" (NOTE)" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 123 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1726143649291 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"\[NEORV32\] CPU tuning options: \" neorv32_cpu.vhd(145) " "VHDL Assertion Statement at neorv32_cpu.vhd(145): assertion is false - report \"\[NEORV32\] CPU tuning options: \" (NOTE)" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 145 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1726143649291 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_control neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst " "Elaborating entity \"neorv32_cpu_control\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_control_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649291 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hpmevent_we neorv32_cpu_control.vhd(263) " "Verilog HDL or VHDL warning at neorv32_cpu_control.vhd(263): object \"hpmevent_we\" assigned a value but never read" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_control.vhd" 263 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726143649299 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_fifo neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_fifo:\\prefetch_buffer:0:prefetch_buffer_inst " "Elaborating entity \"neorv32_fifo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_fifo:\\prefetch_buffer:0:prefetch_buffer_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_control.vhd" "\\prefetch_buffer:0:prefetch_buffer_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_control.vhd" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_decompressor neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_cpu_decompressor:\\issue_engine_enabled:neorv32_cpu_decompressor_inst " "Elaborating entity \"neorv32_cpu_decompressor\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_cpu_decompressor:\\issue_engine_enabled:neorv32_cpu_decompressor_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_control.vhd" "\\issue_engine_enabled:neorv32_cpu_decompressor_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_control.vhd" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_regfile neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst " "Elaborating entity \"neorv32_cpu_regfile\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_regfile_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649331 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726143649331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0c81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0c81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0c81 " "Found entity 1: altsyncram_0c81" {  } { { "db/altsyncram_0c81.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_0c81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143649359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0c81 neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1\|altsyncram_0c81:auto_generated " "Elaborating entity \"altsyncram_0c81\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1\|altsyncram_0c81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__2 " "Elaborating entity \"altsyncram\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__2\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__2 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__2 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143649367 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726143649367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_esg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_esg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_esg1 " "Found entity 1: altsyncram_esg1" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143649395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143649395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_esg1 neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__2\|altsyncram_esg1:auto_generated " "Elaborating entity \"altsyncram_esg1\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__2\|altsyncram_esg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_alu neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst " "Elaborating entity \"neorv32_cpu_alu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_alu_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_shifter neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst " "Elaborating entity \"neorv32_cpu_cp_shifter\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_alu.vhd" "neorv32_cpu_cp_shifter_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_alu.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_muldiv neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_muldiv:\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst " "Elaborating entity \"neorv32_cpu_cp_muldiv\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_muldiv:\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_alu.vhd" "\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_alu.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_fpu neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst " "Elaborating entity \"neorv32_cpu_cp_fpu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_alu.vhd" "\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_alu.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_fpu_f2i neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst " "Elaborating entity \"neorv32_cpu_cp_fpu_f2i\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "neorv32_cpu_cp_fpu_f2i_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_fpu_normalizer neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst " "Elaborating entity \"neorv32_cpu_cp_fpu_normalizer\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "neorv32_cpu_cp_fpu_normalizer_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 1463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_lsu neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_lsu:neorv32_cpu_lsu_inst " "Elaborating entity \"neorv32_cpu_lsu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_lsu:neorv32_cpu_lsu_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_lsu_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bus_switch neorv32_top:neorv32_top_inst\|neorv32_bus_switch:\\core_complex:neorv32_core_bus_switch_inst " "Elaborating entity \"neorv32_bus_switch\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_bus_switch:\\core_complex:neorv32_core_bus_switch_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "\\core_complex:neorv32_core_bus_switch_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bus_gateway neorv32_top:neorv32_top_inst\|neorv32_bus_gateway:neorv32_bus_gateway_inst " "Elaborating entity \"neorv32_bus_gateway\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_bus_gateway:neorv32_bus_gateway_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "neorv32_bus_gateway_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_imem neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst " "Elaborating entity \"neorv32_imem\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649427 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_ff neorv32_imem.vhd(43) " "Verilog HDL or VHDL warning at neorv32_imem.vhd(43): object \"addr_ff\" assigned a value but never read" {  } { { "../../submodules/neorv32/rtl/core/neorv32_imem.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_imem.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726143649427 "|top|neorv32_top:neorv32_top_inst|neorv32_imem:memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"\[NEORV32\] Implementing processor-internal IMEM as blank RAM.\" neorv32_imem.vhd(61) " "VHDL Assertion Statement at neorv32_imem.vhd(61): assertion is false - report \"\[NEORV32\] Implementing processor-internal IMEM as blank RAM.\" (NOTE)" {  } { { "../../submodules/neorv32/rtl/core/neorv32_imem.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_imem.vhd" 61 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1726143649427 "|top|neorv32_top:neorv32_top_inst|neorv32_imem:memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_dmem neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst " "Elaborating entity \"neorv32_dmem\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649431 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_ff neorv32_dmem.vhd(41) " "Verilog HDL or VHDL warning at neorv32_dmem.vhd(41): object \"addr_ff\" assigned a value but never read" {  } { { "../../submodules/neorv32/rtl/core/neorv32_dmem.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_dmem.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726143649431 "|top|neorv32_top:neorv32_top_inst|neorv32_dmem:memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_boot_rom neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst " "Elaborating entity \"neorv32_boot_rom\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "\\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bus_io_switch neorv32_top:neorv32_top_inst\|neorv32_bus_io_switch:\\io_system:neorv32_bus_io_switch_inst " "Elaborating entity \"neorv32_bus_io_switch\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_bus_io_switch:\\io_system:neorv32_bus_io_switch_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_bus_io_switch_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_gpio neorv32_top:neorv32_top_inst\|neorv32_gpio:\\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst " "Elaborating entity \"neorv32_gpio\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_gpio:\\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_mtime neorv32_top:neorv32_top_inst\|neorv32_mtime:\\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst " "Elaborating entity \"neorv32_mtime\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_mtime:\\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 1192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_uart neorv32_top:neorv32_top_inst\|neorv32_uart:\\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst " "Elaborating entity \"neorv32_uart\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_uart:\\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 1215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_fifo neorv32_top:neorv32_top_inst\|neorv32_uart:\\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst\|neorv32_fifo:tx_engine_fifo_inst " "Elaborating entity \"neorv32_fifo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_uart:\\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst\|neorv32_fifo:tx_engine_fifo_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_uart.vhd" "tx_engine_fifo_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_uart.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_twi neorv32_top:neorv32_top_inst\|neorv32_twi:\\io_system:neorv32_twi_inst_true:neorv32_twi_inst " "Elaborating entity \"neorv32_twi\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_twi:\\io_system:neorv32_twi_inst_true:neorv32_twi_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_twi_inst_true:neorv32_twi_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 1323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_fifo neorv32_top:neorv32_top_inst\|neorv32_twi:\\io_system:neorv32_twi_inst_true:neorv32_twi_inst\|neorv32_fifo:tx_fifo_inst " "Elaborating entity \"neorv32_fifo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_twi:\\io_system:neorv32_twi_inst_true:neorv32_twi_inst\|neorv32_fifo:tx_fifo_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_twi.vhd" "tx_fifo_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_twi.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_fifo neorv32_top:neorv32_top_inst\|neorv32_twi:\\io_system:neorv32_twi_inst_true:neorv32_twi_inst\|neorv32_fifo:rx_fifo_inst " "Elaborating entity \"neorv32_fifo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_twi:\\io_system:neorv32_twi_inst_true:neorv32_twi_inst\|neorv32_fifo:rx_fifo_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_twi.vhd" "rx_fifo_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_twi.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_pwm neorv32_top:neorv32_top_inst\|neorv32_pwm:\\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst " "Elaborating entity \"neorv32_pwm\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_pwm:\\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 1356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_xirq neorv32_top:neorv32_top_inst\|neorv32_xirq:\\io_system:neorv32_xirq_inst_true:neorv32_xirq_inst " "Elaborating entity \"neorv32_xirq\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_xirq:\\io_system:neorv32_xirq_inst_true:neorv32_xirq_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_xirq_inst_true:neorv32_xirq_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 1436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_gptmr neorv32_top:neorv32_top_inst\|neorv32_gptmr:\\io_system:neorv32_gptmr_inst_true:neorv32_gptmr_inst " "Elaborating entity \"neorv32_gptmr\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_gptmr:\\io_system:neorv32_gptmr_inst_true:neorv32_gptmr_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_gptmr_inst_true:neorv32_gptmr_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 1461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_sysinfo neorv32_top:neorv32_top_inst\|neorv32_sysinfo:\\io_system:neorv32_sysinfo_inst_true:neorv32_sysinfo_inst " "Elaborating entity \"neorv32_sysinfo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_sysinfo:\\io_system:neorv32_sysinfo_inst_true:neorv32_sysinfo_inst\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_sysinfo_inst_true:neorv32_sysinfo_inst" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 1573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143649467 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[0\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143649850 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[1\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143649850 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[2\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143649850 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[3\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143649850 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[4\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143649850 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[5\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143649850 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[6\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143649850 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[7\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143649850 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[8\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143649850 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[9\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143649850 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[10\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143649850 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[11\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143649850 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[12\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143649850 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[13\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143649850 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[14\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143649850 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[15\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143649850 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[16\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143649850 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[17\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 514 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143649850 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[18\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143649850 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[19\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143649850 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[20\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143649850 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[21\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 626 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143649850 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[22\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143649850 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[23\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143649850 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[24\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143649850 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[25\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143649850 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[26\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 766 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143649850 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[27\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 794 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143649850 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[28\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 822 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143649850 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[29\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 850 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143649850 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[30\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143649850 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[31\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_esg1.tdf" 906 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu.vhd" 239 0 0 } } { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 485 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143649850 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1726143649850 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1726143649850 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE de0-neorv32-sdram-qsys.top0.rtl.mif " "Parameter INIT_FILE set to de0-neorv32-sdram-qsys.top0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726143652241 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143652241 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1726143652241 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|Mult0\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "Mult0" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 793 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143652241 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1726143652241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b0_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143652257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b0_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652257 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726143652257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hf81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hf81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hf81 " "Found entity 1: altsyncram_hf81" {  } { { "db/altsyncram_hf81.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_hf81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143652281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143652281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143652286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652286 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726143652286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ff81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ff81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ff81 " "Found entity 1: altsyncram_ff81" {  } { { "db/altsyncram_ff81.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_ff81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143652309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143652309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143652341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE de0-neorv32-sdram-qsys.top0.rtl.mif " "Parameter \"INIT_FILE\" = \"de0-neorv32-sdram-qsys.top0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652341 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726143652341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0j01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0j01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0j01 " "Found entity 1: altsyncram_0j01" {  } { { "db/altsyncram_0j01.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/altsyncram_0j01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143652369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143652369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|lpm_mult:Mult0\"" {  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 793 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143652386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726143652386 ""}  } { { "../../submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 793 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726143652386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bdt " "Found entity 1: mult_bdt" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/mult_bdt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726143652409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143652409 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1726143652698 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "128 " "Ignored 128 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "128 " "Ignored 128 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1726143652762 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1726143652762 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../submodules/neorv32/rtl/core/neorv32_uart.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_uart.vhd" 321 -1 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 401 -1 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_control.vhd" 119 -1 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 400 -1 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_control.vhd" 559 -1 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_control.vhd" 170 -1 0 } } { "../../submodules/neorv32/rtl/core/neorv32_sysinfo.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_sysinfo.vhd" 92 -1 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 399 -1 0 } } { "../../submodules/neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_cpu_control.vhd" 256 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1726143652782 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1726143652782 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_2\[0\] GND " "Pin \"GPIO_2\[0\]\" is stuck at GND" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726143654387 "|top|GPIO_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_2\[1\] GND " "Pin \"GPIO_2\[1\]\" is stuck at GND" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726143654387 "|top|GPIO_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_2\[2\] GND " "Pin \"GPIO_2\[2\]\" is stuck at GND" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726143654387 "|top|GPIO_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_2\[3\] GND " "Pin \"GPIO_2\[3\]\" is stuck at GND" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726143654387 "|top|GPIO_2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_2\[4\] GND " "Pin \"GPIO_2\[4\]\" is stuck at GND" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726143654387 "|top|GPIO_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_2\[5\] GND " "Pin \"GPIO_2\[5\]\" is stuck at GND" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726143654387 "|top|GPIO_2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_2\[6\] GND " "Pin \"GPIO_2\[6\]\" is stuck at GND" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726143654387 "|top|GPIO_2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_2\[7\] GND " "Pin \"GPIO_2\[7\]\" is stuck at GND" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726143654387 "|top|GPIO_2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_2\[8\] GND " "Pin \"GPIO_2\[8\]\" is stuck at GND" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726143654387 "|top|GPIO_2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_2\[9\] GND " "Pin \"GPIO_2\[9\]\" is stuck at GND" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726143654387 "|top|GPIO_2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_2\[10\] GND " "Pin \"GPIO_2\[10\]\" is stuck at GND" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726143654387 "|top|GPIO_2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_2\[11\] GND " "Pin \"GPIO_2\[11\]\" is stuck at GND" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726143654387 "|top|GPIO_2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_2\[12\] GND " "Pin \"GPIO_2\[12\]\" is stuck at GND" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726143654387 "|top|GPIO_2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sanity_Check GND " "Pin \"Sanity_Check\" is stuck at GND" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726143654387 "|top|Sanity_Check"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1726143654387 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726143654540 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726143656699 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726143657044 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726143657044 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_sys_altpll.v" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/pll_sys_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "src/pll/pll_sys.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/pll/pll_sys.vhd" 149 0 0 } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 434 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1726143657144 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "40 " "Design contains 40 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nTRST_i " "No output dependent on input pin \"nTRST_i\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|nTRST_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK_i " "No output dependent on input pin \"TCK_i\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|TCK_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TMS_i " "No output dependent on input pin \"TMS_i\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|TMS_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MTIME_IRQ " "No output dependent on input pin \"MTIME_IRQ\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|MTIME_IRQ"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQ\[0\] " "No output dependent on input pin \"XIRQ\[0\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|XIRQ[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQ\[1\] " "No output dependent on input pin \"XIRQ\[1\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|XIRQ[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQ\[2\] " "No output dependent on input pin \"XIRQ\[2\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|XIRQ[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQ\[3\] " "No output dependent on input pin \"XIRQ\[3\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|XIRQ[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQ\[4\] " "No output dependent on input pin \"XIRQ\[4\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|XIRQ[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQ\[5\] " "No output dependent on input pin \"XIRQ\[5\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|XIRQ[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQ\[6\] " "No output dependent on input pin \"XIRQ\[6\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|XIRQ[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQ\[7\] " "No output dependent on input pin \"XIRQ\[7\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|XIRQ[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQ\[8\] " "No output dependent on input pin \"XIRQ\[8\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|XIRQ[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQ\[9\] " "No output dependent on input pin \"XIRQ\[9\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|XIRQ[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQ\[10\] " "No output dependent on input pin \"XIRQ\[10\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|XIRQ[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQ\[11\] " "No output dependent on input pin \"XIRQ\[11\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|XIRQ[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQ\[12\] " "No output dependent on input pin \"XIRQ\[12\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|XIRQ[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQ\[13\] " "No output dependent on input pin \"XIRQ\[13\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|XIRQ[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQ\[14\] " "No output dependent on input pin \"XIRQ\[14\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|XIRQ[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQ\[15\] " "No output dependent on input pin \"XIRQ\[15\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|XIRQ[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQ\[16\] " "No output dependent on input pin \"XIRQ\[16\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|XIRQ[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQ\[17\] " "No output dependent on input pin \"XIRQ\[17\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|XIRQ[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQ\[18\] " "No output dependent on input pin \"XIRQ\[18\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|XIRQ[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQ\[19\] " "No output dependent on input pin \"XIRQ\[19\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|XIRQ[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQ\[20\] " "No output dependent on input pin \"XIRQ\[20\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|XIRQ[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQ\[21\] " "No output dependent on input pin \"XIRQ\[21\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|XIRQ[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQ\[22\] " "No output dependent on input pin \"XIRQ\[22\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|XIRQ[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQ\[23\] " "No output dependent on input pin \"XIRQ\[23\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|XIRQ[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQ\[24\] " "No output dependent on input pin \"XIRQ\[24\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|XIRQ[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQ\[25\] " "No output dependent on input pin \"XIRQ\[25\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|XIRQ[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQ\[26\] " "No output dependent on input pin \"XIRQ\[26\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|XIRQ[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQ\[27\] " "No output dependent on input pin \"XIRQ\[27\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|XIRQ[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQ\[28\] " "No output dependent on input pin \"XIRQ\[28\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|XIRQ[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQ\[29\] " "No output dependent on input pin \"XIRQ\[29\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|XIRQ[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQ\[30\] " "No output dependent on input pin \"XIRQ\[30\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|XIRQ[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQ\[31\] " "No output dependent on input pin \"XIRQ\[31\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|XIRQ[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 107 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 107 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 107 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726143657289 "|top|GPIO_2_IN[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1726143657289 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5798 " "Implemented 5798 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726143657289 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726143657289 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5531 " "Implemented 5531 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726143657289 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1726143657289 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1726143657289 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1726143657289 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726143657289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4920 " "Peak virtual memory: 4920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726143657337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 12 09:20:57 2024 " "Processing ended: Thu Sep 12 09:20:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726143657337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726143657337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726143657337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726143657337 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1726143658324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726143658324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 12 09:20:58 2024 " "Processing started: Thu Sep 12 09:20:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726143658324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1726143658324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de0-neorv32-sdram-qsys -c de0-neorv32-sdram-qsys " "Command: quartus_fit --read_settings_files=off --write_settings_files=off de0-neorv32-sdram-qsys -c de0-neorv32-sdram-qsys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1726143658324 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1726143658384 ""}
{ "Info" "0" "" "Project  = de0-neorv32-sdram-qsys" {  } {  } 0 0 "Project  = de0-neorv32-sdram-qsys" 0 0 "Fitter" 0 0 1726143658384 ""}
{ "Info" "0" "" "Revision = de0-neorv32-sdram-qsys" {  } {  } 0 0 "Revision = de0-neorv32-sdram-qsys" 0 0 "Fitter" 0 0 1726143658384 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1726143658609 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1726143658609 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de0-neorv32-sdram-qsys EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"de0-neorv32-sdram-qsys\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1726143658651 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1726143658684 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1726143658684 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "SPIPLL:U0\|altpll:altpll_component\|SPIPLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"SPIPLL:U0\|altpll:altpll_component\|SPIPLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SPIPLL:U0\|altpll:altpll_component\|SPIPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 25 0 0 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for SPIPLL:U0\|altpll:altpll_component\|SPIPLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/spipll_altpll.v" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/spipll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 4276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1726143658716 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SPIPLL:U0\|altpll:altpll_component\|SPIPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 25 180 250000 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 180 degrees (250000 ps) for SPIPLL:U0\|altpll:altpll_component\|SPIPLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/spipll_altpll.v" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/spipll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 4277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1726143658716 ""}  } { { "db/spipll_altpll.v" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/spipll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 4276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1726143658716 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_sys_altpll.v" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/pll_sys_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 4297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1726143658716 ""}  } { { "db/pll_sys_altpll.v" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/pll_sys_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 4297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1726143658716 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1726143658813 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1726143658813 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726143658909 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726143658909 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726143658909 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1726143658909 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 12926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726143658917 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 12928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726143658917 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 12930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726143658917 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 12932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726143658917 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 12934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726143658917 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1726143658917 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1726143658919 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1726143659089 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "46 98 " "No exact pin location assignment(s) for 46 pins of 98 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1726143659369 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|pll1 SPIPLL:U0\|altpll:altpll_component\|SPIPLL_altpll:auto_generated\|pll1 " "The input ports of the PLL pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|pll1 and the PLL SPIPLL:U0\|altpll:altpll_component\|SPIPLL_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|pll1 SPIPLL:U0\|altpll:altpll_component\|SPIPLL_altpll:auto_generated\|pll1 ARESET " "PLL pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|pll1 and PLL SPIPLL:U0\|altpll:altpll_component\|SPIPLL_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/pll_sys_altpll.v" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/pll_sys_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 4297 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4276 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/spipll_altpll.v" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/spipll_altpll.v" 78 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1726143659377 ""}  } { { "db/pll_sys_altpll.v" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/pll_sys_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 4297 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4276 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/spipll_altpll.v" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/spipll_altpll.v" 78 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1726143659377 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|pll1 0 Pin_R8 " "PLL \"pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_R8\"" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 434 0 0 } } { "db/pll_sys_altpll.v" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/pll_sys_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 4297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1726143659409 ""}
{ "Info" "ISTA_SDC_FOUND" "de0-neorv32-sdram-qsys.sdc " "Reading SDC File: 'de0-neorv32-sdram-qsys.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1726143659766 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1726143659782 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 180.00 -duty_cycle 50.00 -name \{U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{U0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 180.00 -duty_cycle 50.00 -name \{U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1726143659782 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst_pll_sys\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst_pll_sys\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1726143659782 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1726143659782 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1726143659782 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADC_CTRL:U1\|go_en KEY\[1\] " "Register ADC_CTRL:U1\|go_en is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1726143659794 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1726143659794 "|top|KEY[1]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1726143659814 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1726143659818 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1726143659818 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1726143659818 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1726143659818 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1726143659818 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " 500.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1726143659818 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " " 500.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1726143659818 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1726143659818 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726143660130 ""}  } { { "db/pll_sys_altpll.v" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/pll_sys_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 4297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726143660130 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPIPLL:U0\|altpll:altpll_component\|SPIPLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node SPIPLL:U0\|altpll:altpll_component\|SPIPLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726143660130 ""}  } { { "db/spipll_altpll.v" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/spipll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 4276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726143660130 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPIPLL:U0\|altpll:altpll_component\|SPIPLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node SPIPLL:U0\|altpll:altpll_component\|SPIPLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726143660130 ""}  } { { "db/spipll_altpll.v" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/db/spipll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 4276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726143660130 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "neorv32_top:neorv32_top_inst\|rstn_sys  " "Automatically promoted node neorv32_top:neorv32_top_inst\|rstn_sys " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726143660134 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "neorv32_top:neorv32_top_inst\|neorv32_twi:\\io_system:neorv32_twi_inst_true:neorv32_twi_inst\|ctrl.clkstr~0 " "Destination node neorv32_top:neorv32_top_inst\|neorv32_twi:\\io_system:neorv32_twi_inst_true:neorv32_twi_inst\|ctrl.clkstr~0" {  } { { "../../submodules/neorv32/rtl/core/neorv32_twi.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_twi.vhd" 73 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 8974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726143660134 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1726143660134 ""}  } { { "../../submodules/neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/submodules/neorv32/rtl/core/neorv32_top.vhd" 257 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 4240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726143660134 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADC_CTRL:U1\|go_en  " "Automatically promoted node ADC_CTRL:U1\|go_en " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726143660134 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_CTRL:U1\|oSCLK~0 " "Destination node ADC_CTRL:U1\|oSCLK~0" {  } { { "src/adc/ADC_CTRL.v" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/adc/ADC_CTRL.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 5195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726143660134 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_CS_N~output " "Destination node ADC_CS_N~output" {  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 12892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726143660134 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1726143660134 ""}  } { { "src/adc/ADC_CTRL.v" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/adc/ADC_CTRL.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 4272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726143660134 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset  " "Automatically promoted node reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726143660134 ""}  } { { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 398 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 4317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726143660134 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1726143660514 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1726143660518 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1726143660518 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1726143660526 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1726143660530 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1726143660538 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1726143660724 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "96 Embedded multiplier block " "Packed 96 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1726143660728 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "49 " "Created 49 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1726143660728 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1726143660728 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "46 unused 2.5V 40 6 0 " "Number of I/O pins in group: 46 (unused VREF, 2.5V VCCIO, 40 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1726143660748 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1726143660748 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1726143660748 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 8 6 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726143660748 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 2 14 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726143660748 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 23 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726143660748 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 4 16 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726143660748 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 5 13 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726143660748 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 12 1 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726143660748 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 8 16 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726143660748 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 16 8 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726143660748 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1726143660748 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1726143660748 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADDR\[0\] " "Node \"SDRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADDR\[10\] " "Node \"SDRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADDR\[11\] " "Node \"SDRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADDR\[12\] " "Node \"SDRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADDR\[1\] " "Node \"SDRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADDR\[2\] " "Node \"SDRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADDR\[3\] " "Node \"SDRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADDR\[4\] " "Node \"SDRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADDR\[5\] " "Node \"SDRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADDR\[6\] " "Node \"SDRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADDR\[7\] " "Node \"SDRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADDR\[8\] " "Node \"SDRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_ADDR\[9\] " "Node \"SDRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_BA_0 " "Node \"SDRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_BA_1 " "Node \"SDRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CAS_N " "Node \"SDRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CKE " "Node \"SDRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CLK " "Node \"SDRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CS_N " "Node \"SDRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQML " "Node \"SDRAM_DQML\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQML" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQMU " "Node \"SDRAM_DQMU\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQMU" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[0\] " "Node \"SDRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[10\] " "Node \"SDRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[11\] " "Node \"SDRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[12\] " "Node \"SDRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[13\] " "Node \"SDRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[14\] " "Node \"SDRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[15\] " "Node \"SDRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[1\] " "Node \"SDRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[2\] " "Node \"SDRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[3\] " "Node \"SDRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[4\] " "Node \"SDRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[5\] " "Node \"SDRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[6\] " "Node \"SDRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[7\] " "Node \"SDRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[8\] " "Node \"SDRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[9\] " "Node \"SDRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_RAS_N " "Node \"SDRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_WE_N " "Node \"SDRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TWI_SCL " "Node \"TWI_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TWI_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TWI_SCL_O " "Node \"TWI_SCL_O\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TWI_SCL_O" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TWI_SDA " "Node \"TWI_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TWI_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TWI_SDA_O " "Node \"TWI_SDA_O\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TWI_SDA_O" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726143660960 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1726143660960 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726143660960 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1726143660972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1726143661536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726143662088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1726143662120 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1726143669087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726143669087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1726143669640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1726143671432 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1726143671432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1726143672918 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1726143672918 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1726143672918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726143672922 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.37 " "Total time spent on timing analysis during the Fitter is 2.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1726143673058 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1726143673078 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1726143673380 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1726143673380 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1726143673640 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726143674306 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1726143674678 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "52 Cyclone IV E " "52 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nTRST_i 2.5 V R9 " "Pin nTRST_i uses I/O standard 2.5 V at R9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { nTRST_i } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TCK_i 2.5 V T9 " "Pin TCK_i uses I/O standard 2.5 V at T9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { TCK_i } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TMS_i 2.5 V B12 " "Pin TMS_i uses I/O standard 2.5 V at B12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { TMS_i } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MTIME_IRQ 2.5 V T15 " "Pin MTIME_IRQ uses I/O standard 2.5 V at T15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { MTIME_IRQ } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XIRQ\[1\] 2.5 V L15 " "Pin XIRQ\[1\] uses I/O standard 2.5 V at L15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { XIRQ[1] } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XIRQ\[2\] 2.5 V P9 " "Pin XIRQ\[2\] uses I/O standard 2.5 V at P9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { XIRQ[2] } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XIRQ\[3\] 2.5 V F1 " "Pin XIRQ\[3\] uses I/O standard 2.5 V at F1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { XIRQ[3] } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XIRQ\[4\] 2.5 V E9 " "Pin XIRQ\[4\] uses I/O standard 2.5 V at E9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { XIRQ[4] } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XIRQ\[5\] 2.5 V F9 " "Pin XIRQ\[5\] uses I/O standard 2.5 V at F9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { XIRQ[5] } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XIRQ\[8\] 2.5 V G5 " "Pin XIRQ\[8\] uses I/O standard 2.5 V at G5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { XIRQ[8] } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XIRQ\[9\] 2.5 V C8 " "Pin XIRQ\[9\] uses I/O standard 2.5 V at C8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { XIRQ[9] } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XIRQ\[10\] 2.5 V L16 " "Pin XIRQ\[10\] uses I/O standard 2.5 V at L16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { XIRQ[10] } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XIRQ\[11\] 2.5 V D11 " "Pin XIRQ\[11\] uses I/O standard 2.5 V at D11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { XIRQ[11] } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XIRQ\[12\] 2.5 V R12 " "Pin XIRQ\[12\] uses I/O standard 2.5 V at R12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { XIRQ[12] } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XIRQ\[13\] 2.5 V B10 " "Pin XIRQ\[13\] uses I/O standard 2.5 V at B10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { XIRQ[13] } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XIRQ\[14\] 2.5 V L4 " "Pin XIRQ\[14\] uses I/O standard 2.5 V at L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { XIRQ[14] } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XIRQ\[15\] 2.5 V C11 " "Pin XIRQ\[15\] uses I/O standard 2.5 V at C11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { XIRQ[15] } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XIRQ\[16\] 2.5 V K1 " "Pin XIRQ\[16\] uses I/O standard 2.5 V at K1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { XIRQ[16] } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XIRQ\[18\] 2.5 V B11 " "Pin XIRQ\[18\] uses I/O standard 2.5 V at B11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { XIRQ[18] } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XIRQ\[20\] 2.5 V F13 " "Pin XIRQ\[20\] uses I/O standard 2.5 V at F13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { XIRQ[20] } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XIRQ\[22\] 2.5 V N1 " "Pin XIRQ\[22\] uses I/O standard 2.5 V at N1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { XIRQ[22] } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XIRQ\[23\] 2.5 V B14 " "Pin XIRQ\[23\] uses I/O standard 2.5 V at B14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { XIRQ[23] } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XIRQ\[24\] 2.5 V T11 " "Pin XIRQ\[24\] uses I/O standard 2.5 V at T11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { XIRQ[24] } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XIRQ\[26\] 2.5 V A9 " "Pin XIRQ\[26\] uses I/O standard 2.5 V at A9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { XIRQ[26] } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "XIRQ\[30\] 2.5 V A10 " "Pin XIRQ\[30\] uses I/O standard 2.5 V at A10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { XIRQ[30] } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SDAT 2.5 V E6 " "Pin ADC_SDAT uses I/O standard 2.5 V at E6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_i\[0\] 3.3-V LVTTL A3 " "Pin GPIO_i\[0\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_i[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_i\[0\]" } } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_i\[1\] 3.3-V LVTTL B3 " "Pin GPIO_i\[1\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_i[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_i\[1\]" } } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MEXT_IRQ 2.5 V J2 " "Pin MEXT_IRQ uses I/O standard 2.5 V at J2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { MEXT_IRQ } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 96 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MSW_IRQ 2.5 V K2 " "Pin MSW_IRQ uses I/O standard 2.5 V at K2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { MSW_IRQ } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_i\[8\] 3.3-V LVTTL A6 " "Pin GPIO_i\[8\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_i[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_i\[8\]" } } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_i\[9\] 3.3-V LVTTL B7 " "Pin GPIO_i\[9\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_i[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_i\[9\]" } } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_i\[12\] 3.3-V LVTTL C6 " "Pin GPIO_i\[12\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_i[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_i\[12\]" } } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_i\[11\] 3.3-V LVTTL A7 " "Pin GPIO_i\[11\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_i[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_i\[11\]" } } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_i\[6\] 3.3-V LVTTL D5 " "Pin GPIO_i\[6\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_i[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_i\[6\]" } } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_i\[10\] 3.3-V LVTTL D6 " "Pin GPIO_i\[10\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_i[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_i\[10\]" } } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_i\[7\] 3.3-V LVTTL B6 " "Pin GPIO_i\[7\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_i[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_i\[7\]" } } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_i\[3\] 3.3-V LVTTL A4 " "Pin GPIO_i\[3\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_i[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_i\[3\]" } } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_i\[5\] 3.3-V LVTTL A5 " "Pin GPIO_i\[5\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_i[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_i\[5\]" } } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_i\[2\] 3.3-V LVTTL B4 " "Pin GPIO_i\[2\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_i[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_i\[2\]" } } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_i\[4\] 3.3-V LVTTL B5 " "Pin GPIO_i\[4\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_i[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_i\[4\]" } } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART0_RXD 3.3-V LVTTL J13 " "Pin UART0_RXD uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { UART0_RXD } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART0_RXD" } } } } { "src/top.vhd" "" { Text "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/src/top.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1726143674690 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1726143674690 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/output_files/de0-neorv32-sdram-qsys.fit.smsg " "Generated suppressed messages file C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/output_files/de0-neorv32-sdram-qsys.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1726143674890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 54 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6061 " "Peak virtual memory: 6061 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726143675531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 12 09:21:15 2024 " "Processing ended: Thu Sep 12 09:21:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726143675531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726143675531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726143675531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1726143675531 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1726143676389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726143676389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 12 09:21:16 2024 " "Processing started: Thu Sep 12 09:21:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726143676389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1726143676389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off de0-neorv32-sdram-qsys -c de0-neorv32-sdram-qsys " "Command: quartus_asm --read_settings_files=off --write_settings_files=off de0-neorv32-sdram-qsys -c de0-neorv32-sdram-qsys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1726143676389 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1726143676765 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1726143677130 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1726143677150 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726143677298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 12 09:21:17 2024 " "Processing ended: Thu Sep 12 09:21:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726143677298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726143677298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726143677298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1726143677298 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1726143677927 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1726143678260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726143678260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 12 09:21:18 2024 " "Processing started: Thu Sep 12 09:21:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726143678260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1726143678260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta de0-neorv32-sdram-qsys -c de0-neorv32-sdram-qsys " "Command: quartus_sta de0-neorv32-sdram-qsys -c de0-neorv32-sdram-qsys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1726143678260 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1726143678324 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1726143678478 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1726143678478 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726143678518 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726143678518 ""}
{ "Info" "ISTA_SDC_FOUND" "de0-neorv32-sdram-qsys.sdc " "Reading SDC File: 'de0-neorv32-sdram-qsys.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1726143678802 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1726143678814 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 180.00 -duty_cycle 50.00 -name \{U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{U0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 180.00 -duty_cycle 50.00 -name \{U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1726143678814 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst_pll_sys\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst_pll_sys\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1726143678814 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726143678814 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1726143678814 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADC_CTRL:U1\|go_en KEY\[1\] " "Register ADC_CTRL:U1\|go_en is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1726143678830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1726143678830 "|top|KEY[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726143678842 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1726143678842 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1726143678858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.644 " "Worst-case setup slack is 0.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143678915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143678915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.644               0.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.644               0.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143678915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  247.653               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  247.653               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143678915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  248.300               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  248.300               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143678915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726143678915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143678931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143678931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.340               0.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143678931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.358               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143678931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  250.394               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  250.394               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143678931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726143678931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.739 " "Worst-case recovery slack is 6.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143678939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143678939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.739               0.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.739               0.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143678939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726143678939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.898 " "Worst-case removal slack is 0.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143678947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143678947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.898               0.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.898               0.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143678947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726143678947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.653 " "Worst-case minimum pulse width slack is 4.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143678951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143678951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.653               0.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.653               0.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143678951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.747               0.000 CLOCK_50  " "    9.747               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143678951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.747               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.747               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143678951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.748               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  249.748               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143678951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726143678951 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726143679063 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726143679063 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726143679063 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726143679063 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.489 ns " "Worst Case Available Settling Time: 18.489 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726143679063 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726143679063 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726143679063 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1726143679067 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1726143679087 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1726143679488 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADC_CTRL:U1\|go_en KEY\[1\] " "Register ADC_CTRL:U1\|go_en is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1726143679636 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1726143679636 "|top|KEY[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726143679640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.624 " "Worst-case setup slack is 1.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143679672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143679672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.624               0.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.624               0.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143679672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  247.876               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  247.876               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143679672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  248.478               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  248.478               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143679672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726143679672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143679684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143679684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.312               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143679684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.312               0.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143679684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  250.354               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  250.354               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143679684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726143679684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.079 " "Worst-case recovery slack is 7.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143679692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143679692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.079               0.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.079               0.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143679692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726143679692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.810 " "Worst-case removal slack is 0.810" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143679704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143679704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.810               0.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.810               0.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143679704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726143679704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.686 " "Worst-case minimum pulse width slack is 4.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143679708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143679708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.686               0.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.686               0.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143679708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.708               0.000 CLOCK_50  " "    9.708               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143679708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.744               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.744               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143679708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.745               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  249.745               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143679708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726143679708 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726143679864 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726143679864 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726143679864 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726143679864 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.659 ns " "Worst Case Available Settling Time: 18.659 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726143679864 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726143679864 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726143679864 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1726143679872 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADC_CTRL:U1\|go_en KEY\[1\] " "Register ADC_CTRL:U1\|go_en is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1726143679976 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1726143679976 "|top|KEY[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726143679976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.928 " "Worst-case setup slack is 4.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143679992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143679992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.928               0.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.928               0.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143679992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  248.667               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  248.667               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143679992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.045               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  249.045               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143679992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726143679992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.168 " "Worst-case hold slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143680004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143680004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.168               0.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143680004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.187               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143680004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  250.195               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  250.195               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143680004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726143680004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.075 " "Worst-case recovery slack is 8.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143680012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143680012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.075               0.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.075               0.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143680012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726143680012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.491 " "Worst-case removal slack is 0.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143680020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143680020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.491               0.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143680020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726143680020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.747 " "Worst-case minimum pulse width slack is 4.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143680028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143680028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.747               0.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.747               0.000 inst_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143680028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.416               0.000 CLOCK_50  " "    9.416               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143680028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.782               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.782               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143680028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.783               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  249.783               0.000 U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726143680028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726143680028 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726143680144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726143680144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726143680144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726143680144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.153 ns " "Worst Case Available Settling Time: 19.153 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726143680144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726143680144 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726143680144 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1726143680385 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1726143680389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4927 " "Peak virtual memory: 4927 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726143680462 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 12 09:21:20 2024 " "Processing ended: Thu Sep 12 09:21:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726143680462 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726143680462 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726143680462 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1726143680462 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 171 s " "Quartus Prime Full Compilation was successful. 0 errors, 171 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1726143681104 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726143728785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726143728785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 12 09:22:08 2024 " "Processing started: Thu Sep 12 09:22:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726143728785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1726143728785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp de0-neorv32-sdram-qsys -c de0-neorv32-sdram-qsys --netlist_type=atom_map " "Command: quartus_npp de0-neorv32-sdram-qsys -c de0-neorv32-sdram-qsys --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1726143728785 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1726143728965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726143729166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 12 09:22:09 2024 " "Processing ended: Thu Sep 12 09:22:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726143729166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726143729166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726143729166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1726143729166 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726143737012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726143737012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 12 09:22:16 2024 " "Processing started: Thu Sep 12 09:22:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726143737012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1726143737012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp de0-neorv32-sdram-qsys -c de0-neorv32-sdram-qsys --netlist_type=sgate " "Command: quartus_npp de0-neorv32-sdram-qsys -c de0-neorv32-sdram-qsys --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1726143737012 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1726143737137 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4589 " "Peak virtual memory: 4589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726143737767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 12 09:22:17 2024 " "Processing ended: Thu Sep 12 09:22:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726143737767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726143737767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726143737767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1726143737767 ""}
