<!DOCTYPE html>
<html lang="en" dir="auto">

<head><meta charset="utf-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
<meta name="robots" content="index, follow">
<title>Cache Structure &amp; Strategies | Helia&#39;s Tech-Blog</title>
<meta name="keywords" content="CS61C, Computer Architecture, Cache, Memory">
<meta name="description" content="Cache Structure: Tag | Index | Offset | Data
A memory address is divided into:

Tag: Identifies which block the data belongs to.
Index: Points to a specific cache line (set).
Offset: Locates the exact byte inside a block.
Data: The actual value stored.

For example, in a 4KB Direct-Mapped Cache with 64B block size:

  
      
          Tag
          Index
          Offset
          Data Block (64B)
      
  
  
      
          0x1A3
          010
          000000
          64 bytes of data
      
      
          0x2B4
          101
          000000
          64 bytes of data
      
  


Cache Lookup Process
When the CPU sends a memory request:">
<meta name="author" content="Helia">
<link rel="canonical" href="https://dev-helia.github.io/Tech-Blog-Website/posts/principles_of_computer_composition/11_cache/">
<link crossorigin="anonymous" href="/Tech-Blog-Website/assets/css/stylesheet.f49d66caae9ea0fd43f21f29e71a8d3e284517ed770f2aa86fa012953ad3c9ef.css" integrity="sha256-9J1myq6eoP1D8h8p5xqNPihFF&#43;13Dyqob6ASlTrTye8=" rel="preload stylesheet" as="style">
<link rel="icon" href="https://dev-helia.github.io/Tech-Blog-Website/favicon.ico">
<link rel="icon" type="image/png" sizes="16x16" href="https://dev-helia.github.io/Tech-Blog-Website/favicon-16x16.png">
<link rel="icon" type="image/png" sizes="32x32" href="https://dev-helia.github.io/Tech-Blog-Website/favicon-32x32.png">
<link rel="apple-touch-icon" href="https://dev-helia.github.io/Tech-Blog-Website/apple-touch-icon.png">
<link rel="mask-icon" href="https://dev-helia.github.io/Tech-Blog-Website/safari-pinned-tab.svg">
<meta name="theme-color" content="#2e2e33">
<meta name="msapplication-TileColor" content="#2e2e33">
<link rel="alternate" hreflang="en" href="https://dev-helia.github.io/Tech-Blog-Website/posts/principles_of_computer_composition/11_cache/">
<noscript>
    <style>
        #theme-toggle,
        .top-link {
            display: none;
        }

    </style>
</noscript><meta property="og:url" content="https://dev-helia.github.io/Tech-Blog-Website/posts/principles_of_computer_composition/11_cache/">
  <meta property="og:site_name" content="Helia&#39;s Tech-Blog">
  <meta property="og:title" content="Cache Structure & Strategies">
  <meta property="og:description" content="Cache Structure: Tag | Index | Offset | Data A memory address is divided into:
Tag: Identifies which block the data belongs to. Index: Points to a specific cache line (set). Offset: Locates the exact byte inside a block. Data: The actual value stored. For example, in a 4KB Direct-Mapped Cache with 64B block size:
Tag Index Offset Data Block (64B) 0x1A3 010 000000 64 bytes of data 0x2B4 101 000000 64 bytes of data Cache Lookup Process When the CPU sends a memory request:">
  <meta property="og:locale" content="en-us">
  <meta property="og:type" content="article">
    <meta property="article:section" content="posts">
    <meta property="article:published_time" content="2025-03-31T00:00:00+00:00">
    <meta property="article:modified_time" content="2025-03-31T00:00:00+00:00">
    <meta property="article:tag" content="CS61C">
    <meta property="article:tag" content="Computer Architecture">
    <meta property="article:tag" content="Cache">
    <meta property="article:tag" content="Memory">
<meta name="twitter:card" content="summary">
<meta name="twitter:title" content="Cache Structure &amp; Strategies">
<meta name="twitter:description" content="Cache Structure: Tag | Index | Offset | Data
A memory address is divided into:

Tag: Identifies which block the data belongs to.
Index: Points to a specific cache line (set).
Offset: Locates the exact byte inside a block.
Data: The actual value stored.

For example, in a 4KB Direct-Mapped Cache with 64B block size:

  
      
          Tag
          Index
          Offset
          Data Block (64B)
      
  
  
      
          0x1A3
          010
          000000
          64 bytes of data
      
      
          0x2B4
          101
          000000
          64 bytes of data
      
  


Cache Lookup Process
When the CPU sends a memory request:">


<script type="application/ld+json">
{
  "@context": "https://schema.org",
  "@type": "BreadcrumbList",
  "itemListElement": [
    {
      "@type": "ListItem",
      "position":  1 ,
      "name": "Posts",
      "item": "https://dev-helia.github.io/Tech-Blog-Website/posts/"
    }, 
    {
      "@type": "ListItem",
      "position":  2 ,
      "name": "Principles of Computer Composition",
      "item": "https://dev-helia.github.io/Tech-Blog-Website/posts/principles_of_computer_composition/"
    }, 
    {
      "@type": "ListItem",
      "position":  3 ,
      "name": "Cache Structure \u0026 Strategies",
      "item": "https://dev-helia.github.io/Tech-Blog-Website/posts/principles_of_computer_composition/11_cache/"
    }
  ]
}
</script>
<script type="application/ld+json">
{
  "@context": "https://schema.org",
  "@type": "BlogPosting",
  "headline": "Cache Structure \u0026 Strategies",
  "name": "Cache Structure \u0026 Strategies",
  "description": "Cache Structure: Tag | Index | Offset | Data A memory address is divided into:\nTag: Identifies which block the data belongs to. Index: Points to a specific cache line (set). Offset: Locates the exact byte inside a block. Data: The actual value stored. For example, in a 4KB Direct-Mapped Cache with 64B block size:\nTag Index Offset Data Block (64B) 0x1A3 010 000000 64 bytes of data 0x2B4 101 000000 64 bytes of data Cache Lookup Process When the CPU sends a memory request:\n",
  "keywords": [
    "CS61C", "Computer Architecture", "Cache", "Memory"
  ],
  "articleBody": "Cache Structure: Tag | Index | Offset | Data A memory address is divided into:\nTag: Identifies which block the data belongs to. Index: Points to a specific cache line (set). Offset: Locates the exact byte inside a block. Data: The actual value stored. For example, in a 4KB Direct-Mapped Cache with 64B block size:\nTag Index Offset Data Block (64B) 0x1A3 010 000000 64 bytes of data 0x2B4 101 000000 64 bytes of data Cache Lookup Process When the CPU sends a memory request:\nUse the Index to locate a cache line. Compare the stored Tag with the address tag. If matched → Hit, use Offset to extract the byte. If not matched → Miss, load data from main memory and update cache. Address Breakdown When the CPU accesses memory (e.g., a 32-bit address), the cache splits the address into:\nOffset (for block position) Index (to find the set) Tag (to verify data identity) Steps:\nCPU issues an address. Cache splits it: Tag + Index + Offset. Locate set using Index. Match Tag. On Hit → Read directly. On Miss → Fetch from memory, update cache. Write Policy When writing data, cache uses one of two strategies:\nWrite-Through Write to both Cache and Memory immediately. Simple to manage, consistent. Slower due to double writes. Write-Back Write only to Cache. Mark block as dirty. Update memory only when block is replaced. Faster, but more complex (requires dirty bit tracking). Write Miss Policies What happens if the data to be written is not in cache?\nWrite Allocate: Load into cache, then write. No Write Allocate: Write directly to memory without loading cache. Write Hit Policy Write Miss Policy Name Write-Through No Write Allocate Simple, but slower Write-Back Write Allocate Fast, used in modern CPUs What is Cache Miss? Cache Hit: When the data you want is already in cache:\nCPU: “Perfect, data is right here!”\nCache Miss: When the data is not in cache:\nCPU: “Ugh, I have to go all the way to memory to get it!”\nSources of Cache Misses: The 3Cs 1. Compulsory Miss (cold start, process switch, first access) Caused by: First-time access Unavoidable initially Effect diminishes in long-running programs 2. Capacity Miss Caused by: Cache is too small to hold all needed blocks Even full associativity won’t help if total size is insufficient 3. Conflict Miss Caused by: Multiple addresses map to the same cache index Happens when associativity is low (e.g., direct-mapped cache) Table Summary of 3Cs Miss Type Cause Optimization Compulsory Miss First-time access, never stored in cache Unavoidable, but large-block prefetch can help Capacity Miss Cache too small to hold all needed data Increase cache size or use better replacement Conflict Miss Different addresses map to same index, overwrite happens Increase associativity or optimize access Mnemonic Table (Human Interpretation) Miss Type Cause Interpretation Optimization Direction Compulsory Miss First-time access “Cold start” problem Prefetch or wait it out Capacity Miss Cache too small “Not enough space for all” Increase size or code locality Conflict Miss Multiple addresses to same index “Collision, eviction occurs” Higher associativity Mnemonic Summary: Compulsory is the first-timer,\nCapacity runs out of room,\nConflict causes a fight.\nCache Mapping Strategies 1. Direct-Mapped (DM) Each address maps to one set. Simple and fast, but high conflict rate. 2. Set-Associative (SA) Each set holds multiple blocks. Reduces conflicts, balances speed and flexibility. Common: 2-Way, 4-Way, 8-Way SA 3. Fully Associative (FA) Any block can go anywhere in cache. Maximum flexibility, no index needed. Expensive, slower. Mode Flexibility Conflict Rate Cost DM Least Flexible High Cheapest SA Balanced Medium Common FA Most Flexible Low Costly Cache Associativity The full name is: Cache Associativity\nAt its core, it answers this question:\n“How many possible locations in cache can a memory address be placed into?”\nAnalogy: You are a lazy college student. Cache is your library seat.\nYou’re going to study at a specific table. The rules for picking a seat differ depending on associativity:\nAssociativity Type Seat Selection Rule Analogy Explanation DM (Direct Mapped) You can only sit at table 7. If someone else is there, you must wait. Each memory address can only go to one location → severe conflict 2-Way SA You can choose between table 7 and table 8 Each set has 2 candidate spots → fewer conflicts FA (Fully Associative) You can sit anywhere in the room Any cache block can go anywhere → minimal conflict So, what does “increasing associativity” mean? It means:\nInstead of allowing 1 block per set, we allow 2 blocks, 4 blocks, or 8 blocks.\nIn other words:\nHigher associativity More flexibility Fewer mapping collisions Example: You have an array: arr[0], arr[64], arr[128], …\nEvery 64 bytes, the address maps to the same cache index.\nIf you use DM (Direct Mapped) Cache:\nOne index can only hold one block So the later blocks will evict the earlier ones → Conflict Miss If you use a 4-Way SA (4-Way Set Associative):\nThe same set can store 4 blocks Then arr[0], arr[64], arr[128], arr[192] can all coexist Conflict Misses are greatly reduced Summary Table Associativity Analogy Conflict Rate Search Speed Cost 1-Way (DM) Fixed seat High Fast Cheapest N-Way (Set Assoc) A few seat options Medium Medium Common Fully Associative Sit anywhere Lowest Slowest Most costly Replacement Policy When a set is full, we must evict one block to insert new data.\nCommon Policies Policy Description Notes LRU Least Recently Used Most common FIFO First In First Out Simple but naive Random Random block Easy, less optimal LFU Least Frequently Used Precise but costly LRU is preferred Matches temporal locality Frequently accessed data stays in cache Implemented with timestamps or stack structures Final Summary Tag identifies the data Index locates the cache line Offset finds the byte inside the block Write and replacement policies impact performance More associativity means fewer conflict misses ",
  "wordCount" : "974",
  "inLanguage": "en",
  "datePublished": "2025-03-31T00:00:00Z",
  "dateModified": "2025-03-31T00:00:00Z",
  "author":{
    "@type": "Person",
    "name": "Helia"
  },
  "mainEntityOfPage": {
    "@type": "WebPage",
    "@id": "https://dev-helia.github.io/Tech-Blog-Website/posts/principles_of_computer_composition/11_cache/"
  },
  "publisher": {
    "@type": "Organization",
    "name": "Helia's Tech-Blog",
    "logo": {
      "@type": "ImageObject",
      "url": "https://dev-helia.github.io/Tech-Blog-Website/favicon.ico"
    }
  }
}
</script>
</head>

<body class=" dark" id="top">
<script>
    if (localStorage.getItem("pref-theme") === "light") {
        document.body.classList.remove('dark')
    }

</script>

<header class="header">
    <nav class="nav">
        <div class="logo">
            <a href="https://dev-helia.github.io/Tech-Blog-Website/" accesskey="h" title="Helia&#39;s Tech-Blog (Alt + H)">Helia&#39;s Tech-Blog</a>
            <div class="logo-switches">
                <button id="theme-toggle" accesskey="t" title="(Alt + T)" aria-label="Toggle theme">
                    <svg id="moon" xmlns="http://www.w3.org/2000/svg" width="24" height="18" viewBox="0 0 24 24"
                        fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round"
                        stroke-linejoin="round">
                        <path d="M21 12.79A9 9 0 1 1 11.21 3 7 7 0 0 0 21 12.79z"></path>
                    </svg>
                    <svg id="sun" xmlns="http://www.w3.org/2000/svg" width="24" height="18" viewBox="0 0 24 24"
                        fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round"
                        stroke-linejoin="round">
                        <circle cx="12" cy="12" r="5"></circle>
                        <line x1="12" y1="1" x2="12" y2="3"></line>
                        <line x1="12" y1="21" x2="12" y2="23"></line>
                        <line x1="4.22" y1="4.22" x2="5.64" y2="5.64"></line>
                        <line x1="18.36" y1="18.36" x2="19.78" y2="19.78"></line>
                        <line x1="1" y1="12" x2="3" y2="12"></line>
                        <line x1="21" y1="12" x2="23" y2="12"></line>
                        <line x1="4.22" y1="19.78" x2="5.64" y2="18.36"></line>
                        <line x1="18.36" y1="5.64" x2="19.78" y2="4.22"></line>
                    </svg>
                </button>
            </div>
        </div>
        <ul id="menu">
            <li>
                <a href="https://dev-helia.github.io/Tech-Blog-Website/posts/" title="Posts">
                    <span>Posts</span>
                </a>
            </li>
            <li>
                <a href="https://dev-helia.github.io/Tech-Blog-Website/archives/" title="Archive">
                    <span>Archive</span>
                </a>
            </li>
            <li>
                <a href="https://dev-helia.github.io/Tech-Blog-Website/tags/" title="Tags">
                    <span>Tags</span>
                </a>
            </li>
        </ul>
    </nav>
</header>
<main class="main">

<article class="post-single">
  <header class="post-header">
    <div class="breadcrumbs"><a href="https://dev-helia.github.io/Tech-Blog-Website/">Home</a>&nbsp;»&nbsp;<a href="https://dev-helia.github.io/Tech-Blog-Website/posts/">Posts</a>&nbsp;»&nbsp;<a href="https://dev-helia.github.io/Tech-Blog-Website/posts/principles_of_computer_composition/">Principles of Computer Composition</a></div>
    <h1 class="post-title entry-hint-parent">
      Cache Structure &amp; Strategies
    </h1>
    <div class="post-meta"><span title='2025-03-31 00:00:00 +0000 UTC'>March 31, 2025</span>&nbsp;·&nbsp;5 min&nbsp;·&nbsp;974 words&nbsp;·&nbsp;Helia

</div>
  </header> 
  <div class="post-content"><h1 id="cache-structure-tag--index--offset--data">Cache Structure: Tag | Index | Offset | Data<a hidden class="anchor" aria-hidden="true" href="#cache-structure-tag--index--offset--data">#</a></h1>
<p>A memory address is divided into:</p>
<ul>
<li><strong>Tag</strong>: Identifies which block the data belongs to.</li>
<li><strong>Index</strong>: Points to a specific cache line (set).</li>
<li><strong>Offset</strong>: Locates the exact byte inside a block.</li>
<li><strong>Data</strong>: The actual value stored.</li>
</ul>
<p>For example, in a <strong>4KB Direct-Mapped Cache</strong> with <strong>64B block size</strong>:</p>
<table>
  <thead>
      <tr>
          <th>Tag</th>
          <th>Index</th>
          <th>Offset</th>
          <th>Data Block (64B)</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>0x1A3</td>
          <td>010</td>
          <td>000000</td>
          <td>64 bytes of data</td>
      </tr>
      <tr>
          <td>0x2B4</td>
          <td>101</td>
          <td>000000</td>
          <td>64 bytes of data</td>
      </tr>
  </tbody>
</table>
<hr>
<h1 id="cache-lookup-process">Cache Lookup Process<a hidden class="anchor" aria-hidden="true" href="#cache-lookup-process">#</a></h1>
<p>When the CPU sends a memory request:</p>
<ol>
<li>Use the <strong>Index</strong> to locate a cache line.</li>
<li>Compare the stored <strong>Tag</strong> with the address tag.</li>
<li>If matched → <strong>Hit</strong>, use <strong>Offset</strong> to extract the byte.</li>
<li>If not matched → <strong>Miss</strong>, load data from main memory and update cache.</li>
</ol>
<hr>
<h1 id="address-breakdown">Address Breakdown<a hidden class="anchor" aria-hidden="true" href="#address-breakdown">#</a></h1>
<p>When the CPU accesses memory (e.g., a 32-bit address), the cache splits the address into:</p>
<ul>
<li><strong>Offset</strong> (for block position)</li>
<li><strong>Index</strong> (to find the set)</li>
<li><strong>Tag</strong> (to verify data identity)</li>
</ul>
<p>Steps:</p>
<ol>
<li>CPU issues an address.</li>
<li>Cache splits it: Tag + Index + Offset.</li>
<li>Locate set using Index.</li>
<li>Match Tag.</li>
<li>On Hit → Read directly.</li>
<li>On Miss → Fetch from memory, update cache.</li>
</ol>
<hr>
<h1 id="write-policy">Write Policy<a hidden class="anchor" aria-hidden="true" href="#write-policy">#</a></h1>
<p>When writing data, cache uses one of two strategies:</p>
<h3 id="write-through">Write-Through<a hidden class="anchor" aria-hidden="true" href="#write-through">#</a></h3>
<ul>
<li>Write to both <strong>Cache</strong> and <strong>Memory</strong> immediately.</li>
<li>Simple to manage, consistent.</li>
<li>Slower due to double writes.</li>
</ul>
<h3 id="write-back">Write-Back<a hidden class="anchor" aria-hidden="true" href="#write-back">#</a></h3>
<ul>
<li>Write only to <strong>Cache</strong>.</li>
<li>Mark block as dirty.</li>
<li>Update memory <strong>only when block is replaced</strong>.</li>
<li>Faster, but more complex (requires dirty bit tracking).</li>
</ul>
<hr>
<h1 id="write-miss-policies">Write Miss Policies<a hidden class="anchor" aria-hidden="true" href="#write-miss-policies">#</a></h1>
<p>What happens if the data to be written is <strong>not in cache</strong>?</p>
<ul>
<li><strong>Write Allocate</strong>: Load into cache, then write.</li>
<li><strong>No Write Allocate</strong>: Write directly to memory without loading cache.</li>
</ul>
<table>
  <thead>
      <tr>
          <th>Write Hit Policy</th>
          <th>Write Miss Policy</th>
          <th>Name</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>Write-Through</td>
          <td>No Write Allocate</td>
          <td>Simple, but slower</td>
      </tr>
      <tr>
          <td>Write-Back</td>
          <td>Write Allocate</td>
          <td>Fast, used in modern CPUs</td>
      </tr>
  </tbody>
</table>
<hr>
<h1 id="what-is-cache-miss">What is Cache Miss?<a hidden class="anchor" aria-hidden="true" href="#what-is-cache-miss">#</a></h1>
<h2 id="cache-hit">Cache Hit:<a hidden class="anchor" aria-hidden="true" href="#cache-hit">#</a></h2>
<p>When the data you want is already in cache:</p>
<blockquote>
<p>CPU: &ldquo;Perfect, data is right here!&rdquo;</p></blockquote>
<h2 id="cache-miss">Cache Miss:<a hidden class="anchor" aria-hidden="true" href="#cache-miss">#</a></h2>
<p>When the data is not in cache:</p>
<blockquote>
<p>CPU: &ldquo;Ugh, I have to go all the way to memory to get it!&rdquo;</p></blockquote>
<hr>
<h2 id="sources-of-cache-misses-the-3cs">Sources of Cache Misses: The 3Cs<a hidden class="anchor" aria-hidden="true" href="#sources-of-cache-misses-the-3cs">#</a></h2>
<h3 id="1-compulsory-miss-cold-start-process-switch-first-access">1. Compulsory Miss (cold start, process switch, first access)<a hidden class="anchor" aria-hidden="true" href="#1-compulsory-miss-cold-start-process-switch-first-access">#</a></h3>
<ul>
<li>Caused by: First-time access</li>
<li>Unavoidable initially</li>
<li>Effect diminishes in long-running programs</li>
</ul>
<h3 id="2-capacity-miss">2. Capacity Miss<a hidden class="anchor" aria-hidden="true" href="#2-capacity-miss">#</a></h3>
<ul>
<li>Caused by: Cache is too small to hold all needed blocks</li>
<li>Even full associativity won&rsquo;t help if total size is insufficient</li>
</ul>
<h3 id="3-conflict-miss">3. Conflict Miss<a hidden class="anchor" aria-hidden="true" href="#3-conflict-miss">#</a></h3>
<ul>
<li>Caused by: Multiple addresses map to the same cache index</li>
<li>Happens when associativity is low (e.g., direct-mapped cache)</li>
</ul>
<hr>
<h2 id="table-summary-of-3cs">Table Summary of 3Cs<a hidden class="anchor" aria-hidden="true" href="#table-summary-of-3cs">#</a></h2>
<table>
  <thead>
      <tr>
          <th>Miss Type</th>
          <th>Cause</th>
          <th>Optimization</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>Compulsory Miss</td>
          <td>First-time access, never stored in cache</td>
          <td>Unavoidable, but large-block prefetch can help</td>
      </tr>
      <tr>
          <td>Capacity Miss</td>
          <td>Cache too small to hold all needed data</td>
          <td>Increase cache size or use better replacement</td>
      </tr>
      <tr>
          <td>Conflict Miss</td>
          <td>Different addresses map to same index, overwrite happens</td>
          <td>Increase associativity or optimize access</td>
      </tr>
  </tbody>
</table>
<hr>
<h2 id="mnemonic-table-human-interpretation">Mnemonic Table (Human Interpretation)<a hidden class="anchor" aria-hidden="true" href="#mnemonic-table-human-interpretation">#</a></h2>
<table>
  <thead>
      <tr>
          <th>Miss Type</th>
          <th>Cause</th>
          <th>Interpretation</th>
          <th>Optimization Direction</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>Compulsory Miss</td>
          <td>First-time access</td>
          <td>“Cold start” problem</td>
          <td>Prefetch or wait it out</td>
      </tr>
      <tr>
          <td>Capacity Miss</td>
          <td>Cache too small</td>
          <td>“Not enough space for all”</td>
          <td>Increase size or code locality</td>
      </tr>
      <tr>
          <td>Conflict Miss</td>
          <td>Multiple addresses to same index</td>
          <td>“Collision, eviction occurs”</td>
          <td>Higher associativity</td>
      </tr>
  </tbody>
</table>
<hr>
<h2 id="mnemonic-summary">Mnemonic Summary:<a hidden class="anchor" aria-hidden="true" href="#mnemonic-summary">#</a></h2>
<blockquote>
<p>Compulsory is the first-timer,<br>
Capacity runs out of room,<br>
Conflict causes a fight.</p></blockquote>
<h1 id="cache-mapping-strategies">Cache Mapping Strategies<a hidden class="anchor" aria-hidden="true" href="#cache-mapping-strategies">#</a></h1>
<h3 id="1-direct-mapped-dm">1. Direct-Mapped (DM)<a hidden class="anchor" aria-hidden="true" href="#1-direct-mapped-dm">#</a></h3>
<ul>
<li>Each address maps to <strong>one set</strong>.</li>
<li>Simple and fast, but high conflict rate.</li>
</ul>
<h3 id="2-set-associative-sa">2. Set-Associative (SA)<a hidden class="anchor" aria-hidden="true" href="#2-set-associative-sa">#</a></h3>
<ul>
<li>Each set holds <strong>multiple blocks</strong>.</li>
<li>Reduces conflicts, balances speed and flexibility.</li>
<li>Common: 2-Way, 4-Way, 8-Way SA</li>
</ul>
<h3 id="3-fully-associative-fa">3. Fully Associative (FA)<a hidden class="anchor" aria-hidden="true" href="#3-fully-associative-fa">#</a></h3>
<ul>
<li>Any block can go <strong>anywhere</strong> in cache.</li>
<li>Maximum flexibility, no index needed.</li>
<li>Expensive, slower.</li>
</ul>
<table>
  <thead>
      <tr>
          <th>Mode</th>
          <th>Flexibility</th>
          <th>Conflict Rate</th>
          <th>Cost</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>DM</td>
          <td>Least Flexible</td>
          <td>High</td>
          <td>Cheapest</td>
      </tr>
      <tr>
          <td>SA</td>
          <td>Balanced</td>
          <td>Medium</td>
          <td>Common</td>
      </tr>
      <tr>
          <td>FA</td>
          <td>Most Flexible</td>
          <td>Low</td>
          <td>Costly</td>
      </tr>
  </tbody>
</table>
<hr>
<h1 id="cache-associativity">Cache Associativity<a hidden class="anchor" aria-hidden="true" href="#cache-associativity">#</a></h1>
<p>The full name is: <strong>Cache Associativity</strong></p>
<p>At its core, it answers this question:</p>
<blockquote>
<p>&ldquo;How many possible locations in cache can a memory address be placed into?&rdquo;</p></blockquote>
<hr>
<h2 id="analogy">Analogy:<a hidden class="anchor" aria-hidden="true" href="#analogy">#</a></h2>
<p>You are a lazy college student. Cache is your library seat.</p>
<p>You’re going to study at a specific table. The rules for picking a seat differ depending on associativity:</p>
<table>
  <thead>
      <tr>
          <th>Associativity Type</th>
          <th>Seat Selection Rule</th>
          <th>Analogy Explanation</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>DM (Direct Mapped)</td>
          <td>You can only sit at table 7. If someone else is there, you must wait.</td>
          <td>Each memory address can only go to <strong>one</strong> location → severe conflict</td>
      </tr>
      <tr>
          <td>2-Way SA</td>
          <td>You can choose between table 7 and table 8</td>
          <td>Each set has 2 candidate spots → fewer conflicts</td>
      </tr>
      <tr>
          <td>FA (Fully Associative)</td>
          <td>You can sit anywhere in the room</td>
          <td>Any cache block can go anywhere → minimal conflict</td>
      </tr>
  </tbody>
</table>
<hr>
<h2 id="so-what-does-increasing-associativity-mean">So, what does “increasing associativity” mean?<a hidden class="anchor" aria-hidden="true" href="#so-what-does-increasing-associativity-mean">#</a></h2>
<p>It means:</p>
<blockquote>
<p>Instead of allowing <strong>1 block per set</strong>, we allow <strong>2 blocks</strong>, <strong>4 blocks</strong>, or <strong>8 blocks</strong>.</p></blockquote>
<p>In other words:</p>
<ul>
<li>Higher associativity</li>
<li>More flexibility</li>
<li>Fewer mapping collisions</li>
</ul>
<hr>
<h2 id="example">Example:<a hidden class="anchor" aria-hidden="true" href="#example">#</a></h2>
<p>You have an array: arr[0], arr[64], arr[128], &hellip;</p>
<p>Every 64 bytes, the address maps to the <strong>same cache index</strong>.</p>
<ul>
<li>
<p>If you use DM (Direct Mapped) Cache:</p>
<ul>
<li>One index can only hold one block</li>
<li>So the later blocks will evict the earlier ones → <strong>Conflict Miss</strong></li>
</ul>
</li>
<li>
<p>If you use a 4-Way SA (4-Way Set Associative):</p>
<ul>
<li>The same set can store 4 blocks</li>
<li>Then arr[0], arr[64], arr[128], arr[192] can all coexist</li>
<li>Conflict Misses are greatly reduced</li>
</ul>
</li>
</ul>
<hr>
<h2 id="summary-table">Summary Table<a hidden class="anchor" aria-hidden="true" href="#summary-table">#</a></h2>
<table>
  <thead>
      <tr>
          <th>Associativity</th>
          <th>Analogy</th>
          <th>Conflict Rate</th>
          <th>Search Speed</th>
          <th>Cost</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>1-Way (DM)</td>
          <td>Fixed seat</td>
          <td>High</td>
          <td>Fast</td>
          <td>Cheapest</td>
      </tr>
      <tr>
          <td>N-Way (Set Assoc)</td>
          <td>A few seat options</td>
          <td>Medium</td>
          <td>Medium</td>
          <td>Common</td>
      </tr>
      <tr>
          <td>Fully Associative</td>
          <td>Sit anywhere</td>
          <td>Lowest</td>
          <td>Slowest</td>
          <td>Most costly</td>
      </tr>
  </tbody>
</table>
<hr>
<h1 id="replacement-policy">Replacement Policy<a hidden class="anchor" aria-hidden="true" href="#replacement-policy">#</a></h1>
<p>When a set is full, we must evict one block to insert new data.</p>
<h3 id="common-policies">Common Policies<a hidden class="anchor" aria-hidden="true" href="#common-policies">#</a></h3>
<table>
  <thead>
      <tr>
          <th>Policy</th>
          <th>Description</th>
          <th>Notes</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>LRU</td>
          <td>Least Recently Used</td>
          <td>Most common</td>
      </tr>
      <tr>
          <td>FIFO</td>
          <td>First In First Out</td>
          <td>Simple but naive</td>
      </tr>
      <tr>
          <td>Random</td>
          <td>Random block</td>
          <td>Easy, less optimal</td>
      </tr>
      <tr>
          <td>LFU</td>
          <td>Least Frequently Used</td>
          <td>Precise but costly</td>
      </tr>
  </tbody>
</table>
<h3 id="lru-is-preferred">LRU is preferred<a hidden class="anchor" aria-hidden="true" href="#lru-is-preferred">#</a></h3>
<ul>
<li>Matches <strong>temporal locality</strong></li>
<li>Frequently accessed data stays in cache</li>
<li>Implemented with timestamps or stack structures</li>
</ul>
<hr>
<h1 id="final-summary">Final Summary<a hidden class="anchor" aria-hidden="true" href="#final-summary">#</a></h1>
<ul>
<li><strong>Tag</strong> identifies the data</li>
<li><strong>Index</strong> locates the cache line</li>
<li><strong>Offset</strong> finds the byte inside the block</li>
<li>Write and replacement policies impact performance</li>
<li>More <strong>associativity</strong> means fewer conflict misses</li>
</ul>


  </div>

  <footer class="post-footer">
    <ul class="post-tags">
      <li><a href="https://dev-helia.github.io/Tech-Blog-Website/tags/cs61c/">CS61C</a></li>
      <li><a href="https://dev-helia.github.io/Tech-Blog-Website/tags/computer-architecture/">Computer Architecture</a></li>
      <li><a href="https://dev-helia.github.io/Tech-Blog-Website/tags/cache/">Cache</a></li>
      <li><a href="https://dev-helia.github.io/Tech-Blog-Website/tags/memory/">Memory</a></li>
    </ul>
<nav class="paginav">
  <a class="prev" href="https://dev-helia.github.io/Tech-Blog-Website/posts/principles_of_computer_composition/08_datapath/">
    <span class="title">« Prev</span>
    <br>
    <span>Data Path</span>
  </a>
  <a class="next" href="https://dev-helia.github.io/Tech-Blog-Website/posts/principles_of_computer_composition/10_memory/">
    <span class="title">Next »</span>
    <br>
    <span>Memory Hierarchy &amp; Locality</span>
  </a>
</nav>


<ul class="share-buttons">
    <li>
        <a target="_blank" rel="noopener noreferrer" aria-label="share Cache Structure & Strategies on x"
            href="https://x.com/intent/tweet/?text=Cache%20Structure%20%26%20Strategies&amp;url=https%3a%2f%2fdev-helia.github.io%2fTech-Blog-Website%2fposts%2fprinciples_of_computer_composition%2f11_cache%2f&amp;hashtags=CS61C%2cComputerArchitecture%2cCache%2cMemory">
            <svg version="1.1" viewBox="0 0 512 512" xml:space="preserve" height="30px" width="30px" fill="currentColor">
                <path
                    d="M512 62.554 L 512 449.446 C 512 483.97 483.97 512 449.446 512 L 62.554 512 C 28.03 512 0 483.97 0 449.446 L 0 62.554 C 0 28.03 28.029 0 62.554 0 L 449.446 0 C 483.971 0 512 28.03 512 62.554 Z M 269.951 190.75 L 182.567 75.216 L 56 75.216 L 207.216 272.95 L 63.9 436.783 L 125.266 436.783 L 235.9 310.383 L 332.567 436.783 L 456 436.783 L 298.367 228.367 L 432.367 75.216 L 371.033 75.216 Z M 127.633 110 L 164.101 110 L 383.481 400.065 L 349.5 400.065 Z" />
            </svg>
        </a>
    </li>
    <li>
        <a target="_blank" rel="noopener noreferrer" aria-label="share Cache Structure & Strategies on linkedin"
            href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3a%2f%2fdev-helia.github.io%2fTech-Blog-Website%2fposts%2fprinciples_of_computer_composition%2f11_cache%2f&amp;title=Cache%20Structure%20%26%20Strategies&amp;summary=Cache%20Structure%20%26%20Strategies&amp;source=https%3a%2f%2fdev-helia.github.io%2fTech-Blog-Website%2fposts%2fprinciples_of_computer_composition%2f11_cache%2f">
            <svg version="1.1" viewBox="0 0 512 512" xml:space="preserve" height="30px" width="30px" fill="currentColor">
                <path
                    d="M449.446,0c34.525,0 62.554,28.03 62.554,62.554l0,386.892c0,34.524 -28.03,62.554 -62.554,62.554l-386.892,0c-34.524,0 -62.554,-28.03 -62.554,-62.554l0,-386.892c0,-34.524 28.029,-62.554 62.554,-62.554l386.892,0Zm-288.985,423.278l0,-225.717l-75.04,0l0,225.717l75.04,0Zm270.539,0l0,-129.439c0,-69.333 -37.018,-101.586 -86.381,-101.586c-39.804,0 -57.634,21.891 -67.617,37.266l0,-31.958l-75.021,0c0.995,21.181 0,225.717 0,225.717l75.02,0l0,-126.056c0,-6.748 0.486,-13.492 2.474,-18.315c5.414,-13.475 17.767,-27.434 38.494,-27.434c27.135,0 38.007,20.707 38.007,51.037l0,120.768l75.024,0Zm-307.552,-334.556c-25.674,0 -42.448,16.879 -42.448,39.002c0,21.658 16.264,39.002 41.455,39.002l0.484,0c26.165,0 42.452,-17.344 42.452,-39.002c-0.485,-22.092 -16.241,-38.954 -41.943,-39.002Z" />
            </svg>
        </a>
    </li>
    <li>
        <a target="_blank" rel="noopener noreferrer" aria-label="share Cache Structure & Strategies on reddit"
            href="https://reddit.com/submit?url=https%3a%2f%2fdev-helia.github.io%2fTech-Blog-Website%2fposts%2fprinciples_of_computer_composition%2f11_cache%2f&title=Cache%20Structure%20%26%20Strategies">
            <svg version="1.1" viewBox="0 0 512 512" xml:space="preserve" height="30px" width="30px" fill="currentColor">
                <path
                    d="M449.446,0c34.525,0 62.554,28.03 62.554,62.554l0,386.892c0,34.524 -28.03,62.554 -62.554,62.554l-386.892,0c-34.524,0 -62.554,-28.03 -62.554,-62.554l0,-386.892c0,-34.524 28.029,-62.554 62.554,-62.554l386.892,0Zm-3.446,265.638c0,-22.964 -18.616,-41.58 -41.58,-41.58c-11.211,0 -21.361,4.457 -28.841,11.666c-28.424,-20.508 -67.586,-33.757 -111.204,-35.278l18.941,-89.121l61.884,13.157c0.756,15.734 13.642,28.29 29.56,28.29c16.407,0 29.706,-13.299 29.706,-29.701c0,-16.403 -13.299,-29.702 -29.706,-29.702c-11.666,0 -21.657,6.792 -26.515,16.578l-69.105,-14.69c-1.922,-0.418 -3.939,-0.042 -5.585,1.036c-1.658,1.073 -2.811,2.761 -3.224,4.686l-21.152,99.438c-44.258,1.228 -84.046,14.494 -112.837,35.232c-7.468,-7.164 -17.589,-11.591 -28.757,-11.591c-22.965,0 -41.585,18.616 -41.585,41.58c0,16.896 10.095,31.41 24.568,37.918c-0.639,4.135 -0.99,8.328 -0.99,12.576c0,63.977 74.469,115.836 166.33,115.836c91.861,0 166.334,-51.859 166.334,-115.836c0,-4.218 -0.347,-8.387 -0.977,-12.493c14.564,-6.47 24.735,-21.034 24.735,-38.001Zm-119.474,108.193c-20.27,20.241 -59.115,21.816 -70.534,21.816c-11.428,0 -50.277,-1.575 -70.522,-21.82c-3.007,-3.008 -3.007,-7.882 0,-10.889c3.003,-2.999 7.882,-3.003 10.885,0c12.777,12.781 40.11,17.317 59.637,17.317c19.522,0 46.86,-4.536 59.657,-17.321c3.016,-2.999 7.886,-2.995 10.885,0.008c3.008,3.011 3.003,7.882 -0.008,10.889Zm-5.23,-48.781c-16.373,0 -29.701,-13.324 -29.701,-29.698c0,-16.381 13.328,-29.714 29.701,-29.714c16.378,0 29.706,13.333 29.706,29.714c0,16.374 -13.328,29.698 -29.706,29.698Zm-160.386,-29.702c0,-16.381 13.328,-29.71 29.714,-29.71c16.369,0 29.689,13.329 29.689,29.71c0,16.373 -13.32,29.693 -29.689,29.693c-16.386,0 -29.714,-13.32 -29.714,-29.693Z" />
            </svg>
        </a>
    </li>
    <li>
        <a target="_blank" rel="noopener noreferrer" aria-label="share Cache Structure & Strategies on facebook"
            href="https://facebook.com/sharer/sharer.php?u=https%3a%2f%2fdev-helia.github.io%2fTech-Blog-Website%2fposts%2fprinciples_of_computer_composition%2f11_cache%2f">
            <svg version="1.1" viewBox="0 0 512 512" xml:space="preserve" height="30px" width="30px" fill="currentColor">
                <path
                    d="M449.446,0c34.525,0 62.554,28.03 62.554,62.554l0,386.892c0,34.524 -28.03,62.554 -62.554,62.554l-106.468,0l0,-192.915l66.6,0l12.672,-82.621l-79.272,0l0,-53.617c0,-22.603 11.073,-44.636 46.58,-44.636l36.042,0l0,-70.34c0,0 -32.71,-5.582 -63.982,-5.582c-65.288,0 -107.96,39.569 -107.96,111.204l0,62.971l-72.573,0l0,82.621l72.573,0l0,192.915l-191.104,0c-34.524,0 -62.554,-28.03 -62.554,-62.554l0,-386.892c0,-34.524 28.029,-62.554 62.554,-62.554l386.892,0Z" />
            </svg>
        </a>
    </li>
    <li>
        <a target="_blank" rel="noopener noreferrer" aria-label="share Cache Structure & Strategies on whatsapp"
            href="https://api.whatsapp.com/send?text=Cache%20Structure%20%26%20Strategies%20-%20https%3a%2f%2fdev-helia.github.io%2fTech-Blog-Website%2fposts%2fprinciples_of_computer_composition%2f11_cache%2f">
            <svg version="1.1" viewBox="0 0 512 512" xml:space="preserve" height="30px" width="30px" fill="currentColor">
                <path
                    d="M449.446,0c34.525,0 62.554,28.03 62.554,62.554l0,386.892c0,34.524 -28.03,62.554 -62.554,62.554l-386.892,0c-34.524,0 -62.554,-28.03 -62.554,-62.554l0,-386.892c0,-34.524 28.029,-62.554 62.554,-62.554l386.892,0Zm-58.673,127.703c-33.842,-33.881 -78.847,-52.548 -126.798,-52.568c-98.799,0 -179.21,80.405 -179.249,179.234c-0.013,31.593 8.241,62.428 23.927,89.612l-25.429,92.884l95.021,-24.925c26.181,14.28 55.659,21.807 85.658,21.816l0.074,0c98.789,0 179.206,-80.413 179.247,-179.243c0.018,-47.895 -18.61,-92.93 -52.451,-126.81Zm-126.797,275.782l-0.06,0c-26.734,-0.01 -52.954,-7.193 -75.828,-20.767l-5.441,-3.229l-56.386,14.792l15.05,-54.977l-3.542,-5.637c-14.913,-23.72 -22.791,-51.136 -22.779,-79.287c0.033,-82.142 66.867,-148.971 149.046,-148.971c39.793,0.014 77.199,15.531 105.329,43.692c28.128,28.16 43.609,65.592 43.594,105.4c-0.034,82.149 -66.866,148.983 -148.983,148.984Zm81.721,-111.581c-4.479,-2.242 -26.499,-13.075 -30.604,-14.571c-4.105,-1.495 -7.091,-2.241 -10.077,2.241c-2.986,4.483 -11.569,14.572 -14.182,17.562c-2.612,2.988 -5.225,3.364 -9.703,1.12c-4.479,-2.241 -18.91,-6.97 -36.017,-22.23c-13.314,-11.876 -22.304,-26.542 -24.916,-31.026c-2.612,-4.484 -0.279,-6.908 1.963,-9.14c2.016,-2.007 4.48,-5.232 6.719,-7.847c2.24,-2.615 2.986,-4.484 4.479,-7.472c1.493,-2.99 0.747,-5.604 -0.374,-7.846c-1.119,-2.241 -10.077,-24.288 -13.809,-33.256c-3.635,-8.733 -7.327,-7.55 -10.077,-7.688c-2.609,-0.13 -5.598,-0.158 -8.583,-0.158c-2.986,0 -7.839,1.121 -11.944,5.604c-4.105,4.484 -15.675,15.32 -15.675,37.364c0,22.046 16.048,43.342 18.287,46.332c2.24,2.99 31.582,48.227 76.511,67.627c10.685,4.615 19.028,7.371 25.533,9.434c10.728,3.41 20.492,2.929 28.209,1.775c8.605,-1.285 26.499,-10.833 30.231,-21.295c3.732,-10.464 3.732,-19.431 2.612,-21.298c-1.119,-1.869 -4.105,-2.99 -8.583,-5.232Z" />
            </svg>
        </a>
    </li>
    <li>
        <a target="_blank" rel="noopener noreferrer" aria-label="share Cache Structure & Strategies on telegram"
            href="https://telegram.me/share/url?text=Cache%20Structure%20%26%20Strategies&amp;url=https%3a%2f%2fdev-helia.github.io%2fTech-Blog-Website%2fposts%2fprinciples_of_computer_composition%2f11_cache%2f">
            <svg version="1.1" xml:space="preserve" viewBox="2 2 28 28" height="30px" width="30px" fill="currentColor">
                <path
                    d="M26.49,29.86H5.5a3.37,3.37,0,0,1-2.47-1,3.35,3.35,0,0,1-1-2.47V5.48A3.36,3.36,0,0,1,3,3,3.37,3.37,0,0,1,5.5,2h21A3.38,3.38,0,0,1,29,3a3.36,3.36,0,0,1,1,2.46V26.37a3.35,3.35,0,0,1-1,2.47A3.38,3.38,0,0,1,26.49,29.86Zm-5.38-6.71a.79.79,0,0,0,.85-.66L24.73,9.24a.55.55,0,0,0-.18-.46.62.62,0,0,0-.41-.17q-.08,0-16.53,6.11a.59.59,0,0,0-.41.59.57.57,0,0,0,.43.52l4,1.24,1.61,4.83a.62.62,0,0,0,.63.43.56.56,0,0,0,.4-.17L16.54,20l4.09,3A.9.9,0,0,0,21.11,23.15ZM13.8,20.71l-1.21-4q8.72-5.55,8.78-5.55c.15,0,.23,0,.23.16a.18.18,0,0,1,0,.06s-2.51,2.3-7.52,6.8Z" />
            </svg>
        </a>
    </li>
    <li>
        <a target="_blank" rel="noopener noreferrer" aria-label="share Cache Structure & Strategies on ycombinator"
            href="https://news.ycombinator.com/submitlink?t=Cache%20Structure%20%26%20Strategies&u=https%3a%2f%2fdev-helia.github.io%2fTech-Blog-Website%2fposts%2fprinciples_of_computer_composition%2f11_cache%2f">
            <svg version="1.1" xml:space="preserve" width="30px" height="30px" viewBox="0 0 512 512" fill="currentColor"
                xmlns:inkscape="http://www.inkscape.org/namespaces/inkscape">
                <path
                    d="M449.446 0C483.971 0 512 28.03 512 62.554L512 449.446C512 483.97 483.97 512 449.446 512L62.554 512C28.03 512 0 483.97 0 449.446L0 62.554C0 28.03 28.029 0 62.554 0L449.446 0ZM183.8767 87.9921H121.8427L230.6673 292.4508V424.0079H281.3328V292.4508L390.1575 87.9921H328.1233L256 238.2489z" />
            </svg>
        </a>
    </li>
</ul>

  </footer>
</article>
    </main>
    
<footer class="footer">
        <span>&copy; 2025 <a href="https://dev-helia.github.io/Tech-Blog-Website/">Helia&#39;s Tech-Blog</a></span> · 

    <span>
        Powered by
        <a href="https://gohugo.io/" rel="noopener noreferrer" target="_blank">Hugo</a> &
        <a href="https://github.com/adityatelange/hugo-PaperMod/" rel="noopener" target="_blank">PaperMod</a>
    </span>
</footer>
<a href="#top" aria-label="go to top" title="Go to Top (Alt + G)" class="top-link" id="top-link" accesskey="g">
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 12 6" fill="currentColor">
        <path d="M12 6H0l6-6z" />
    </svg>
</a>

<script>
    let menu = document.getElementById('menu')
    if (menu) {
        menu.scrollLeft = localStorage.getItem("menu-scroll-position");
        menu.onscroll = function () {
            localStorage.setItem("menu-scroll-position", menu.scrollLeft);
        }
    }

    document.querySelectorAll('a[href^="#"]').forEach(anchor => {
        anchor.addEventListener("click", function (e) {
            e.preventDefault();
            var id = this.getAttribute("href").substr(1);
            if (!window.matchMedia('(prefers-reduced-motion: reduce)').matches) {
                document.querySelector(`[id='${decodeURIComponent(id)}']`).scrollIntoView({
                    behavior: "smooth"
                });
            } else {
                document.querySelector(`[id='${decodeURIComponent(id)}']`).scrollIntoView();
            }
            if (id === "top") {
                history.replaceState(null, null, " ");
            } else {
                history.pushState(null, null, `#${id}`);
            }
        });
    });

</script>
<script>
    var mybutton = document.getElementById("top-link");
    window.onscroll = function () {
        if (document.body.scrollTop > 800 || document.documentElement.scrollTop > 800) {
            mybutton.style.visibility = "visible";
            mybutton.style.opacity = "1";
        } else {
            mybutton.style.visibility = "hidden";
            mybutton.style.opacity = "0";
        }
    };

</script>
<script>
    document.getElementById("theme-toggle").addEventListener("click", () => {
        if (document.body.className.includes("dark")) {
            document.body.classList.remove('dark');
            localStorage.setItem("pref-theme", 'light');
        } else {
            document.body.classList.add('dark');
            localStorage.setItem("pref-theme", 'dark');
        }
    })

</script>
<script>
    document.querySelectorAll('pre > code').forEach((codeblock) => {
        const container = codeblock.parentNode.parentNode;

        const copybutton = document.createElement('button');
        copybutton.classList.add('copy-code');
        copybutton.innerHTML = 'copy';

        function copyingDone() {
            copybutton.innerHTML = 'copied!';
            setTimeout(() => {
                copybutton.innerHTML = 'copy';
            }, 2000);
        }

        copybutton.addEventListener('click', (cb) => {
            if ('clipboard' in navigator) {
                navigator.clipboard.writeText(codeblock.textContent);
                copyingDone();
                return;
            }

            const range = document.createRange();
            range.selectNodeContents(codeblock);
            const selection = window.getSelection();
            selection.removeAllRanges();
            selection.addRange(range);
            try {
                document.execCommand('copy');
                copyingDone();
            } catch (e) { };
            selection.removeRange(range);
        });

        if (container.classList.contains("highlight")) {
            container.appendChild(copybutton);
        } else if (container.parentNode.firstChild == container) {
            
        } else if (codeblock.parentNode.parentNode.parentNode.parentNode.parentNode.nodeName == "TABLE") {
            
            codeblock.parentNode.parentNode.parentNode.parentNode.parentNode.appendChild(copybutton);
        } else {
            
            codeblock.parentNode.appendChild(copybutton);
        }
    });
</script>
</body>

</html>
