Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 39a68ee14ac14f70a5cee1724ec3c961 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot tb_stream_mats_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_stream_mats xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.vect_prod_dpv [vect_prod_dpv_default]
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_generic_cstr__parame...
Compiling module xil_defaultlib.blk_mem_gen_top__parameterized0
Compiling module xil_defaultlib.blk_mem_gen_v8_4_1_synth__parame...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_1__parameterize...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture arch_imp of entity xil_defaultlib.my_axis_int_matp_cnt [my_axis_int_matp_cnt_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_stream_mats
Built simulation snapshot tb_stream_mats_time_synth
