// Seed: 3316044198
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire [-1 : (  1 'h0 )] id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
endmodule
module module_1 #(
    parameter id_1 = 32'd94,
    parameter id_7 = 32'd17,
    parameter id_9 = 32'd46
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output tri0 id_4;
  input wire id_3;
  output wire id_2;
  inout wire _id_1;
  logic [-1 : id_1] _id_7;
  parameter id_8 = -1 & 1;
  parameter id_9 = id_8;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_5,
      id_8,
      id_8,
      id_8
  );
  wire [id_9 : id_7] id_10;
endmodule
