ncelab(64): 15.20-s079: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	ncelab(64)	15.20-s079: Started on Nov 01, 2022 at 08:43:12 PDT
ncelab
    -ACCESS +rwc
    -NCFATAL INVSUP
    -NCFATAL CUNOTB
    -ERRORMAX 5
    -UPDATE
    -MESSAGES
    -TIMESCALE 1ns/10ps
    -LIBVERBOSE
    work.tb_ALU

	Elaborating the design hierarchy:
Resolving design unit 'ALU' at 'tb_ALU.alu_one'.
		Caching library 'work' ....... Done
	library: 'work' views: 'module' -> found
Resolved design unit 'ALU' at 'tb_ALU.alu_one' to 'work.ALU:module'.
Resolving design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad1'.
	library: 'work' views: 'module' -> found
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad1' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad2' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad3' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad4' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad5' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad6' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad7' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad8' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad9' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad10' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad11' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad12' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad13' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad14' to 'work.DW01_add:module'.
Resolved design unit 'DW01_add' at 'tb_ALU.alu_one@ALU<module>.dwad15' to 'work.DW01_add:module'.
DW01_add #(8) dwad1(rA_8bit_p1,rB_8bit_p1 ,0,ALU_8bit_p1,CO);	
                                           |
ncelab: *W,CUVMPW (./design/ALU.v,45|43): port sizes differ in port connection (32/1).
DW01_add #(8) dwad2(rA_8bit_p2,rB_8bit_p2 ,0,ALU_8bit_p2,CO);
                                           |
ncelab: *W,CUVMPW (./design/ALU.v,46|43): port sizes differ in port connection (32/1).
DW01_add #(8) dwad3(rA_8bit_p3,rB_8bit_p3 ,0,ALU_8bit_p3,CO);
                                           |
ncelab: *W,CUVMPW (./design/ALU.v,47|43): port sizes differ in port connection (32/1).
DW01_add #(8) dwad4(rA_8bit_p4,rB_8bit_p4 ,0,ALU_8bit_p4,CO);
                                           |
ncelab: *W,CUVMPW (./design/ALU.v,48|43): port sizes differ in port connection (32/1).
DW01_add #(8) dwad5(rA_8bit_p5,rB_8bit_p5 ,0,ALU_8bit_p5,CO);
                                           |
ncelab: *W,CUVMPW (./design/ALU.v,49|43): port sizes differ in port connection (32/1).
DW01_add #(8) dwad6(rA_8bit_p6,rB_8bit_p6 ,0,ALU_8bit_p6,CO);
                                           |
ncelab: *W,CUVMPW (./design/ALU.v,50|43): port sizes differ in port connection (32/1).
DW01_add #(8) dwad7(rA_8bit_p7,rB_8bit_p7 ,0,ALU_8bit_p7,CO);
                                           |
ncelab: *W,CUVMPW (./design/ALU.v,51|43): port sizes differ in port connection (32/1).
DW01_add #(8) dwad8(rA_8bit_p8,rB_8bit_p8 ,0,ALU_8bit_p8,CO);
                                           |
ncelab: *W,CUVMPW (./design/ALU.v,52|43): port sizes differ in port connection (32/1).
DW01_add #(16) dwad9(rA_16bit_p1,rB_16bit_p1 ,0,ALU_16bit_p1,CO);
                                              |
ncelab: *W,CUVMPW (./design/ALU.v,55|46): port sizes differ in port connection (32/1).
DW01_add #(16) dwad10(rA_16bit_p2,rB_16bit_p2 ,0,ALU_16bit_p2,CO);
                                               |
ncelab: *W,CUVMPW (./design/ALU.v,56|47): port sizes differ in port connection (32/1).
DW01_add #(16) dwad11(rA_16bit_p3,rB_16bit_p3 ,0,ALU_16bit_p3,CO);
                                               |
ncelab: *W,CUVMPW (./design/ALU.v,57|47): port sizes differ in port connection (32/1).
DW01_add #(16) dwad12(rA_16bit_p4,rB_16bit_p4 ,0,ALU_16bit_p4,CO);
                                               |
ncelab: *W,CUVMPW (./design/ALU.v,58|47): port sizes differ in port connection (32/1).
DW01_add #(32) dwad13(rA_32bit_p1,rB_32bit_p1 ,0,ALU_32bit_p1,CO);
                                               |
ncelab: *W,CUVMPW (./design/ALU.v,61|47): port sizes differ in port connection (32/1).
DW01_add #(32) dwad14(rA_32bit_p2,rB_32bit_p2 ,0,ALU_32bit_p2,CO);
                                               |
ncelab: *W,CUVMPW (./design/ALU.v,62|47): port sizes differ in port connection (32/1).
DW01_add #(64) dwad15(rA_64bit_p1,rB_64bit_p1 ,0,ALU_64bit_p1,CO);
                                               |
ncelab: *W,CUVMPW (./design/ALU.v,65|47): port sizes differ in port connection (32/1).
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		work.ALU:module <0x1031d323>
			streams:  32, words: 15924
		work.DW01_add:module <0x3f15041c>
			streams:   3, words:  1756
		work.DW01_add:module <0x50c1220f>
			streams:   3, words:  2401
		work.DW01_add:module <0x65479435>
			streams:   3, words:  1645
		work.DW01_add:module <0x65d65f01>
			streams:   3, words:  1620
		work.tb_ALU:module <0x16d75fd2>
			streams:   7, words: 12197
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 17       3
		Registers:               51      37
		Scalar wires:            31       -
		Vectored wires:          66       -
		Always blocks:            1       1
		Initial blocks:          16       2
		Cont. assignments:       30       3
		Pseudo assignments:      36      36
		Simulation timescale:  10ps
	Writing initial simulation snapshot: work.tb_ALU:module
TOOL:	ncelab(64)	15.20-s079: Exiting on Nov 01, 2022 at 08:43:13 PDT  (total: 00:00:01)
