Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Jun 17 13:29:56 2025
| Host         : badile39.ee.ethz.ch running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file croc_xilinx_timing_summary_routed.rpt -pb croc_xilinx_timing_summary_routed.pb -rpx croc_xilinx_timing_summary_routed.rpx -warn_on_violation
| Design       : croc_xilinx
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                             Violations  
---------  ----------------  ------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                   1           
TIMING-17  Critical Warning  Non-clocked sequential cell                             59          
LUTAR-1    Warning           LUT drives async reset alert                            1           
TIMING-9   Warning           Unknown CDC Logic                                       1           
TIMING-18  Warning           Missing input or output delay                           1           
TIMING-20  Warning           Non-clocked latch                                       43          
TIMING-28  Warning           Auto-derived clock referenced by a timing constraint    6           
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name  1           
XDCH-2     Warning           Same min and max delay values on IO port                7           
LATCH-1    Advisory          Existing latches in the design                          1           
XDCB-6     Advisory          Timing constraint pointing to hierarchical pins         2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2791)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (161)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (2)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2791)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/gen_sram_bank[0].i_sram_shim/rvalid_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/gen_sram_bank[1].i_sram_shim/rvalid_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/priv_lvl_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/priv_lvl_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_dcsr_csr/rdata_q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_dcsr_csr/rdata_q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_depc_csr/rdata_q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mepc_csr/rdata_q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mie_csr/rdata_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mie_csr/rdata_q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mie_csr/rdata_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mie_csr/rdata_q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mstatus_csr/rdata_q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mtvec_csr/rdata_q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/branch_jump_set_done_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/branch_set_raw_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/debug_mode_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/exc_req_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/illegal_insn_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/load_err_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/store_err_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/id_fsm_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/illegal_c_insn_id_o_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_fetch_err_o_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_is_compressed_id_o_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[15]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[15]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_valid_id_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/valid_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/valid_q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/rdata_outstanding_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/rdata_outstanding_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/handle_misaligned_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[11].rf_reg_q_reg[11][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[12].rf_reg_q_reg[12][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[14].rf_reg_q_reg[14][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[16].rf_reg_q_reg[16][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[18].rf_reg_q_reg[18][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[1].rf_reg_q_reg[1][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[20].rf_reg_q_reg[20][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[21].rf_reg_q_reg[21][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[25].rf_reg_q_reg[25][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[26].rf_reg_q_reg[26][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[27].rf_reg_q_reg[27][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[28].rf_reg_q_reg[28][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[29].rf_reg_q_reg[29][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[2].rf_reg_q_reg[2][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[30].rf_reg_q_reg[30][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[31].rf_reg_q_reg[31][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[4].rf_reg_q_reg[4][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[5].rf_reg_q_reg[5][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[6].rf_reg_q_reg[6][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[7].rf_reg_q_reg[7][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[8].rf_reg_q_reg[8][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[9].rf_reg_q_reg[9][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[intrpt][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[intrpt][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[intrpt][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[0].i_demux/select_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_demux[0].i_demux/select_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[0].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[0].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[0].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[0].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[0].i_mux/gen_no_id_assign.i_fifo/read_pointer_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[1].i_mux/gen_no_id_assign.i_fifo/read_pointer_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/read_pointer_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/read_pointer_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_periph_obi_cut/i_req_r/spill_register_flushable_i/gen_spill_reg.a_full_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_soc_ctrl/u_bootaddr/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_timer/counter_hi_i/target_reached_o_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_timer/counter_lo_i/target_reached_o_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_timer/s_cfg_hi_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_timer/s_cfg_lo_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_timer/s_cfg_lo_reg_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IIC/iIIR_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_croc/i_xbar_err/i_id_fifo/status_cnt_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/FSM_sequential_state_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/FSM_sequential_state_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[0].sram_addr_q_reg[0][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[1].sram_addr_q_reg[1][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[2].sram_addr_q_reg[2][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/genblk2[3].sram_addr_q_reg[3][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/idx_to_be_swapped_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_req_blocker_ctrl/idx_to_be_swapped_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_block_swap_config/config_reg_q_reg[block_swap_on]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[we]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_full_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[we]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/clk_state_q_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[4]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/error_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (161)
--------------------------------------------------
 There are 161 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (2)
------------------------------------
 There are 2 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.499        0.000                      0                14951        0.083        0.000                      0                14945        2.000        0.000                       0                  5423  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_jtag              {0.000 50.000}       100.000         10.000          
sys_clk               {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 80.000}       160.000         6.250           
  clkfbout_clk_wiz_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_jtag                   15.499        0.000                      0                  458        0.083        0.000                      0                  458       49.500        0.000                       0                   304  
sys_clk                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       81.730        0.000                      0                 9459        0.107        0.000                      0                 9455       53.360        0.000                       0                  5115  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
input port clock    clk_out1_clk_wiz_0       64.859        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0      116.601        0.000                      0                 5032        1.220        0.000                      0                 5032  
**default**         clk_out1_clk_wiz_0                           63.859        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clk_jtag            clk_jtag            
(none)              clk_out1_clk_wiz_0  clk_jtag            
(none)                                  clk_out1_clk_wiz_0  
(none)              clk_jtag            clk_out1_clk_wiz_0  
(none)              clk_out1_clk_wiz_0  clk_out1_clk_wiz_0  
(none)              sys_clk             clk_out1_clk_wiz_0  
(none)              clk_out1_clk_wiz_0  sys_clk             


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_jtag
  To Clock:  clk_jtag

Setup :            0  Failing Endpoints,  Worst Slack       15.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.499ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            jtag_tdo_o
                            (output port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk_jtag rise@100.000ns - clk_jtag fall@50.000ns)
  Data Path Delay:        7.532ns  (logic 4.084ns (54.224%)  route 3.448ns (45.776%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           20.000ns
  Clock Path Skew:        -6.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    6.467ns = ( 56.467 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag fall edge)
                                                     50.000    50.000 f  
    V7                                                0.000    50.000 f  jtag_tck_i (IN)
                         net (fo=0)                   0.000    50.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566    51.566 f  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.451    54.017    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/jtag_tck_i_IBUF
    SLICE_X49Y47         LUT1 (Prop_lut1_I0_O)        0.124    54.141 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_BUFGMUX_i_1/O
                         net (fo=1, routed)           0.568    54.709    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/tck_ni
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    54.810 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_BUFGMUX/O
                         net (fo=1, routed)           1.657    56.467    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/tck_n
    SLICE_X37Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.456    56.923 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           3.448    60.371    jtag_tdo_o_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.628    63.999 r  jtag_tdo_o_OBUF_inst/O
                         net (fo=0)                   0.000    63.999    jtag_tdo_o
    U7                                                                r  jtag_tdo_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.501    99.499    
                         output delay               -20.000    79.499    
  -------------------------------------------------------------------
                         required time                         79.499    
                         arrival time                         -63.999    
  -------------------------------------------------------------------
                         slack                                 15.499    

Slack (MET) :             45.999ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_jtag fall@50.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 1.257ns (36.755%)  route 2.163ns (63.245%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.758ns = ( 55.758 - 50.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.658     5.939    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.478     6.417 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[2]/Q
                         net (fo=5, routed)           0.882     7.299    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[2]
    SLICE_X37Y16         LUT5 (Prop_lut5_I4_O)        0.323     7.622 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/idcode_q[31]_i_3/O
                         net (fo=34, routed)          0.848     8.470    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/idcode_q[31]_i_3_n_1
    SLICE_X37Y17         LUT6 (Prop_lut6_I1_O)        0.332     8.802 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_2/O
                         net (fo=1, routed)           0.433     9.235    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_2_n_1
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.359 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_1/O
                         net (fo=1, routed)           0.000     9.359    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_1_n_1
    SLICE_X37Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag fall edge)
                                                     50.000    50.000 f  
    V7                                                0.000    50.000 f  jtag_tck_i (IN)
                         net (fo=0)                   0.000    50.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495    51.495 f  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.086    53.581    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/jtag_tck_i_IBUF
    SLICE_X49Y47         LUT1 (Prop_lut1_I0_O)        0.100    53.681 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_BUFGMUX_i_1/O
                         net (fo=1, routed)           0.502    54.183    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/tck_ni
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    54.274 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_BUFGMUX/O
                         net (fo=1, routed)           1.484    55.758    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/tck_n
    SLICE_X37Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                         clock pessimism              0.071    55.830    
                         clock uncertainty           -0.501    55.328    
    SLICE_X37Y17         FDRE (Setup_fdre_C_D)        0.029    55.357    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg
  -------------------------------------------------------------------
                         required time                         55.357    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                 45.999    

Slack (MET) :             79.288ns  (required time - arrival time)
  Source:                 jtag_tdi_i
                            (input port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dtmcs_q_reg[zero1][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_jtag rise@100.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        2.137ns  (logic 0.576ns (26.949%)  route 1.561ns (73.051%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            20.000ns
  Clock Path Skew:        2.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.021ns = ( 102.021 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
                         input delay                 20.000    20.000    
    W8                                                0.000    20.000 r  jtag_tdi_i (IN)
                         net (fo=0)                   0.000    20.000    jtag_tdi_i
    W8                   IBUF (Prop_ibuf_I_O)         0.523    20.523 r  jtag_tdi_i_IBUF_inst/O
                         net (fo=5, routed)           1.489    22.012    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tdi_i_IBUF
    SLICE_X41Y16         LUT2 (Prop_lut2_I0_O)        0.053    22.065 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[zero1][31]_i_1/O
                         net (fo=1, routed)           0.072    22.137    i_croc_soc/i_croc/i_dmi_jtag/dtmcs_d[zero1][31]
    SLICE_X40Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dtmcs_q_reg[zero1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
    V7                                                0.000   100.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333   100.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108   101.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   101.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.555   102.021    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dtmcs_q_reg[zero1][31]/C
                         clock pessimism              0.000   102.021    
                         clock uncertainty           -0.501   101.520    
    SLICE_X40Y16         FDRE (Setup_fdre_C_D)       -0.095   101.425    i_croc_soc/i_croc/i_dmi_jtag/dtmcs_q_reg[zero1][31]
  -------------------------------------------------------------------
                         required time                        101.425    
                         arrival time                         -22.137    
  -------------------------------------------------------------------
                         slack                                 79.288    

Slack (MET) :             79.371ns  (required time - arrival time)
  Source:                 jtag_tms_i
                            (input port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_jtag rise@100.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.579ns (26.481%)  route 1.607ns (73.519%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            20.000ns
  Clock Path Skew:        2.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.023ns = ( 102.023 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
                         input delay                 20.000    20.000    
    V8                                                0.000    20.000 f  jtag_tms_i (IN)
                         net (fo=0)                   0.000    20.000    jtag_tms_i
    V8                   IBUF (Prop_ibuf_I_O)         0.523    20.523 f  jtag_tms_i_IBUF_inst/O
                         net (fo=16, routed)          1.607    22.130    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms_i_IBUF
    SLICE_X34Y16         LUT2 (Prop_lut2_I1_O)        0.056    22.186 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[10]_i_1/O
                         net (fo=1, routed)           0.000    22.186    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[10]_i_1_n_1
    SLICE_X34Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
    V7                                                0.000   100.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333   100.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108   101.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   101.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.557   102.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/C
                         clock pessimism              0.000   102.023    
                         clock uncertainty           -0.501   101.522    
    SLICE_X34Y16         FDRE (Setup_fdre_C_D)        0.034   101.556    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]
  -------------------------------------------------------------------
                         required time                        101.556    
                         arrival time                         -22.186    
  -------------------------------------------------------------------
                         slack                                 79.371    

Slack (MET) :             79.393ns  (required time - arrival time)
  Source:                 jtag_tms_i
                            (input port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_jtag rise@100.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.578ns (26.447%)  route 1.607ns (73.553%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            20.000ns
  Clock Path Skew:        2.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.023ns = ( 102.023 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
                         input delay                 20.000    20.000    
    V8                                                0.000    20.000 r  jtag_tms_i (IN)
                         net (fo=0)                   0.000    20.000    jtag_tms_i
    V8                   IBUF (Prop_ibuf_I_O)         0.523    20.523 r  jtag_tms_i_IBUF_inst/O
                         net (fo=16, routed)          1.607    22.130    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms_i_IBUF
    SLICE_X34Y16         LUT2 (Prop_lut2_I1_O)        0.055    22.185 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[14]_i_1/O
                         net (fo=1, routed)           0.000    22.185    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[14]_i_1_n_1
    SLICE_X34Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
    V7                                                0.000   100.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333   100.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108   101.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   101.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.557   102.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/C
                         clock pessimism              0.000   102.023    
                         clock uncertainty           -0.501   101.522    
    SLICE_X34Y16         FDRE (Setup_fdre_C_D)        0.055   101.577    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]
  -------------------------------------------------------------------
                         required time                        101.577    
                         arrival time                         -22.185    
  -------------------------------------------------------------------
                         slack                                 79.393    

Slack (MET) :             79.459ns  (required time - arrival time)
  Source:                 jtag_tms_i
                            (input port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_jtag rise@100.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.579ns (27.871%)  route 1.498ns (72.129%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            20.000ns
  Clock Path Skew:        2.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.023ns = ( 102.023 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
                         input delay                 20.000    20.000    
    V8                                                0.000    20.000 f  jtag_tms_i (IN)
                         net (fo=0)                   0.000    20.000    jtag_tms_i
    V8                   IBUF (Prop_ibuf_I_O)         0.523    20.523 f  jtag_tms_i_IBUF_inst/O
                         net (fo=16, routed)          1.498    22.021    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms_i_IBUF
    SLICE_X35Y16         LUT5 (Prop_lut5_I1_O)        0.056    22.077 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000    22.077    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[0]_i_1_n_1
    SLICE_X35Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
    V7                                                0.000   100.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333   100.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108   101.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   101.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.557   102.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X35Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/C
                         clock pessimism              0.000   102.023    
                         clock uncertainty           -0.501   101.522    
    SLICE_X35Y16         FDRE (Setup_fdre_C_D)        0.013   101.535    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                        101.535    
                         arrival time                         -22.077    
  -------------------------------------------------------------------
                         slack                                 79.459    

Slack (MET) :             79.463ns  (required time - arrival time)
  Source:                 jtag_tms_i
                            (input port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_jtag rise@100.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.579ns (27.637%)  route 1.515ns (72.363%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            20.000ns
  Clock Path Skew:        2.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.023ns = ( 102.023 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
                         input delay                 20.000    20.000    
    V8                                                0.000    20.000 f  jtag_tms_i (IN)
                         net (fo=0)                   0.000    20.000    jtag_tms_i
    V8                   IBUF (Prop_ibuf_I_O)         0.523    20.523 f  jtag_tms_i_IBUF_inst/O
                         net (fo=16, routed)          1.515    22.038    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms_i_IBUF
    SLICE_X34Y16         LUT4 (Prop_lut4_I1_O)        0.056    22.094 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[11]_i_1/O
                         net (fo=1, routed)           0.000    22.094    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[11]_i_1_n_1
    SLICE_X34Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
    V7                                                0.000   100.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333   100.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108   101.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   101.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.557   102.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C
                         clock pessimism              0.000   102.023    
                         clock uncertainty           -0.501   101.522    
    SLICE_X34Y16         FDRE (Setup_fdre_C_D)        0.035   101.557    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]
  -------------------------------------------------------------------
                         required time                        101.557    
                         arrival time                         -22.094    
  -------------------------------------------------------------------
                         slack                                 79.463    

Slack (MET) :             79.466ns  (required time - arrival time)
  Source:                 jtag_tdi_i
                            (input port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_jtag rise@100.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.579ns (27.996%)  route 1.489ns (72.004%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            20.000ns
  Clock Path Skew:        2.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.021ns = ( 102.021 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
                         input delay                 20.000    20.000    
    W8                                                0.000    20.000 r  jtag_tdi_i (IN)
                         net (fo=0)                   0.000    20.000    jtag_tdi_i
    W8                   IBUF (Prop_ibuf_I_O)         0.523    20.523 r  jtag_tdi_i_IBUF_inst/O
                         net (fo=5, routed)           1.489    22.012    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tdi_i_IBUF
    SLICE_X41Y16         LUT4 (Prop_lut4_I2_O)        0.056    22.068 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_2/O
                         net (fo=1, routed)           0.000    22.068    i_croc_soc/i_croc/i_dmi_jtag/dr_d[40]
    SLICE_X41Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
    V7                                                0.000   100.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333   100.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108   101.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   101.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.555   102.021    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X41Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[40]/C
                         clock pessimism              0.000   102.021    
                         clock uncertainty           -0.501   101.520    
    SLICE_X41Y16         FDRE (Setup_fdre_C_D)        0.014   101.534    i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[40]
  -------------------------------------------------------------------
                         required time                        101.534    
                         arrival time                         -22.068    
  -------------------------------------------------------------------
                         slack                                 79.466    

Slack (MET) :             79.477ns  (required time - arrival time)
  Source:                 jtag_tms_i
                            (input port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_jtag rise@100.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.579ns (27.817%)  route 1.502ns (72.183%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            20.000ns
  Clock Path Skew:        2.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.023ns = ( 102.023 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
                         input delay                 20.000    20.000    
    V8                                                0.000    20.000 f  jtag_tms_i (IN)
                         net (fo=0)                   0.000    20.000    jtag_tms_i
    V8                   IBUF (Prop_ibuf_I_O)         0.523    20.523 f  jtag_tms_i_IBUF_inst/O
                         net (fo=16, routed)          1.502    22.025    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms_i_IBUF
    SLICE_X34Y16         LUT3 (Prop_lut3_I1_O)        0.056    22.081 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[13]_i_1/O
                         net (fo=1, routed)           0.000    22.081    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[13]_i_1_n_1
    SLICE_X34Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
    V7                                                0.000   100.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333   100.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108   101.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   101.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.557   102.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]/C
                         clock pessimism              0.000   102.023    
                         clock uncertainty           -0.501   101.522    
    SLICE_X34Y16         FDRE (Setup_fdre_C_D)        0.035   101.557    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]
  -------------------------------------------------------------------
                         required time                        101.557    
                         arrival time                         -22.081    
  -------------------------------------------------------------------
                         slack                                 79.477    

Slack (MET) :             79.481ns  (required time - arrival time)
  Source:                 jtag_tms_i
                            (input port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_jtag rise@100.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.580ns (27.905%)  route 1.498ns (72.095%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            20.000ns
  Clock Path Skew:        2.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.023ns = ( 102.023 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
                         input delay                 20.000    20.000    
    V8                                                0.000    20.000 r  jtag_tms_i (IN)
                         net (fo=0)                   0.000    20.000    jtag_tms_i
    V8                   IBUF (Prop_ibuf_I_O)         0.523    20.523 r  jtag_tms_i_IBUF_inst/O
                         net (fo=16, routed)          1.498    22.021    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms_i_IBUF
    SLICE_X35Y16         LUT4 (Prop_lut4_I3_O)        0.057    22.078 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000    22.078    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[1]_i_1_n_1
    SLICE_X35Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
    V7                                                0.000   100.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333   100.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108   101.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   101.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.557   102.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X35Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/C
                         clock pessimism              0.000   102.023    
                         clock uncertainty           -0.501   101.522    
    SLICE_X35Y16         FDRE (Setup_fdre_C_D)        0.036   101.558    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                        101.558    
                         arrival time                         -22.078    
  -------------------------------------------------------------------
                         slack                                 79.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.405%)  route 0.253ns (57.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.552     2.018    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X51Y14         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDRE (Prop_fdre_C_Q)         0.141     2.159 r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[2]/Q
                         net (fo=2, routed)           0.253     2.412    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[1]_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I4_O)        0.045     2.457 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     2.457    i_croc_soc/i_croc/i_dmi_jtag/dr_d[1]
    SLICE_X43Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.793    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.822 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.821     2.643    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X43Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[1]/C
                         clock pessimism             -0.361     2.283    
    SLICE_X43Y15         FDRE (Hold_fdre_C_D)         0.091     2.374    i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.374    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.184%)  route 0.266ns (58.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.551     2.017    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.141     2.158 r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[27]/Q
                         net (fo=2, routed)           0.266     2.424    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_q[27]
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.045     2.469 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_5/O
                         net (fo=1, routed)           0.000     2.469    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][27]
    SLICE_X52Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.793    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.822 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.813     2.635    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X52Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
                         clock pessimism             -0.361     2.275    
    SLICE_X52Y19         FDRE (Hold_fdre_C_D)         0.092     2.367    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.147%)  route 0.277ns (59.853%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.555     2.021    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X49Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.141     2.162 r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[7]/Q
                         net (fo=2, routed)           0.277     2.440    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/data_q[7]
    SLICE_X53Y12         LUT4 (Prop_lut4_I1_O)        0.045     2.485 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[9]_i_1/O
                         net (fo=1, routed)           0.000     2.485    i_croc_soc/i_croc/i_dmi_jtag/dr_d[9]
    SLICE_X53Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.793    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.822 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.819     2.641    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X53Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[9]/C
                         clock pessimism             -0.361     2.281    
    SLICE_X53Y12         FDRE (Hold_fdre_C_D)         0.092     2.373    i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.559     2.025    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/clk_i
    SLICE_X40Y9          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.141     2.166 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.065     2.232    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q[0]
    SLICE_X40Y9          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.793    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.822 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.826     2.648    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/clk_i
    SLICE_X40Y9          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]/C
                         clock pessimism             -0.623     2.025    
    SLICE_X40Y9          FDRE (Hold_fdre_C_D)         0.075     2.100    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.904%)  route 0.332ns (64.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.553     2.019    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X49Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.141     2.160 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][24]/Q
                         net (fo=2, routed)           0.332     2.492    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q[data][24]
    SLICE_X50Y17         LUT5 (Prop_lut5_I0_O)        0.045     2.537 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[24]_i_1/O
                         net (fo=1, routed)           0.000     2.537    i_croc_soc/i_croc/i_dmi_jtag/data_d[24]
    SLICE_X50Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.793    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.822 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.815     2.637    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X50Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[24]/C
                         clock pessimism             -0.361     2.277    
    SLICE_X50Y17         FDRE (Hold_fdre_C_D)         0.120     2.397    i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.680%)  route 0.063ns (25.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.552     2.018    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X52Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.141     2.159 r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[2]/Q
                         net (fo=2, routed)           0.063     2.222    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/data_q[2]
    SLICE_X53Y13         LUT4 (Prop_lut4_I1_O)        0.045     2.267 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     2.267    i_croc_soc/i_croc/i_dmi_jtag/dr_d[4]
    SLICE_X53Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.793    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.822 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.818     2.640    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X53Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[4]/C
                         clock pessimism             -0.609     2.031    
    SLICE_X53Y13         FDRE (Hold_fdre_C_D)         0.092     2.123    i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.059%)  route 0.065ns (25.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.553     2.019    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X48Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.141     2.160 r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[31]/Q
                         net (fo=2, routed)           0.065     2.225    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_q[31]
    SLICE_X49Y17         LUT3 (Prop_lut3_I2_O)        0.045     2.270 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_1/O
                         net (fo=1, routed)           0.000     2.270    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][31]
    SLICE_X49Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.793    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.822 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.819     2.641    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X49Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
                         clock pessimism             -0.609     2.032    
    SLICE_X49Y17         FDRE (Hold_fdre_C_D)         0.092     2.124    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.118%)  route 0.068ns (26.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.552     2.018    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X53Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.141     2.159 r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[4]/Q
                         net (fo=2, routed)           0.068     2.228    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[2]
    SLICE_X52Y13         LUT6 (Prop_lut6_I1_O)        0.045     2.273 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.273    i_croc_soc/i_croc/i_dmi_jtag/data_d[2]
    SLICE_X52Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.793    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.822 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.818     2.640    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X52Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[2]/C
                         clock pessimism             -0.609     2.031    
    SLICE_X52Y13         FDRE (Hold_fdre_C_D)         0.092     2.123    i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (73.059%)  route 0.069ns (26.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.553     2.019    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X49Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.141     2.160 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][30]/Q
                         net (fo=2, routed)           0.069     2.229    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q[data][30]
    SLICE_X48Y17         LUT5 (Prop_lut5_I3_O)        0.045     2.274 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[30]_i_1/O
                         net (fo=1, routed)           0.000     2.274    i_croc_soc/i_croc/i_dmi_jtag/data_d[30]
    SLICE_X48Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.793    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.822 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.819     2.641    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X48Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[30]/C
                         clock pessimism             -0.609     2.032    
    SLICE_X48Y17         FDRE (Hold_fdre_C_D)         0.092     2.124    i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.463%)  route 0.071ns (27.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.552     2.018    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X53Y14         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDRE (Prop_fdre_C_Q)         0.141     2.159 r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[5]/Q
                         net (fo=2, routed)           0.071     2.230    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_q[5]
    SLICE_X52Y14         LUT3 (Prop_lut3_I2_O)        0.045     2.275 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_27/O
                         net (fo=1, routed)           0.000     2.275    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][5]
    SLICE_X52Y14         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.793    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.822 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.818     2.640    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X52Y14         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
                         clock pessimism             -0.609     2.031    
    SLICE_X52Y14         FDRE (Hold_fdre_C_D)         0.091     2.122    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_jtag
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { jtag_tck_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3  jtag_tck_i_IBUF_BUFG_inst/I
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         100.000     97.845     BUFGCTRL_X0Y6  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_BUFGMUX/I0
Min Period        n/a     BUFGCTRL/I1  n/a            2.155         100.000     97.845     BUFGCTRL_X0Y6  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_BUFGMUX/I1
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X45Y14   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X45Y15   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X45Y14   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X46Y15   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X47Y16   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X47Y16   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X47Y16   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X45Y14   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X45Y14   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X45Y15   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X45Y15   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X45Y14   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X45Y14   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X46Y15   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X46Y15   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X47Y16   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X47Y16   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X45Y14   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X45Y14   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X45Y15   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X45Y15   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X45Y14   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X45Y14   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X46Y15   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X46Y15   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X47Y16   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X47Y16   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       81.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       53.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.730ns  (required time - arrival time)
  Source:                 fetch_en_i
                            (input port clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_ext_intr_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        4.207ns  (logic 1.468ns (34.882%)  route 2.740ns (65.118%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            17.500ns
  Clock Path Skew:        3.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    -4.999ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 100.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                 17.500    12.501    
    G15                                               0.000    12.501 r  fetch_en_i (IN)
                         net (fo=0)                   0.000    12.501    fetch_en_i
    G15                  IBUF (Prop_ibuf_I_O)         1.468    13.968 r  fetch_en_i_IBUF_inst/O
                         net (fo=1, routed)           2.740    16.708    i_croc_soc/i_ext_intr_sync/serial_i
    SLICE_X90Y74         FDCE                                         r  i_croc_soc/i_ext_intr_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    K17                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    94.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    96.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.588    98.443    i_croc_soc/i_ext_intr_sync/clk_i
    SLICE_X90Y74         FDCE                                         r  i_croc_soc/i_ext_intr_sync/reg_q_reg[0]/C
                         clock pessimism              0.249    98.692    
                         clock uncertainty           -0.230    98.462    
    SLICE_X90Y74         FDCE (Setup_fdce_C_D)       -0.024    98.438    i_croc_soc/i_ext_intr_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         98.438    
                         arrival time                         -16.708    
  -------------------------------------------------------------------
                         slack                                 81.730    

Slack (MET) :             113.114ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.338ns  (logic 10.048ns (21.684%)  route 36.290ns (78.316%))
  Logic Levels:           47  (CARRY4=16 LUT2=7 LUT3=3 LUT5=9 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 158.419 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.713    -0.979    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X59Y51         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/Q
                         net (fo=88, routed)          4.820     4.297    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[1]
    SLICE_X106Y41        LUT6 (Prop_lut6_I2_O)        0.124     4.421 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152/O
                         net (fo=1, routed)           0.000     4.421    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152_n_1
    SLICE_X106Y41        MUXF7 (Prop_muxf7_I1_O)      0.217     4.638 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90/O
                         net (fo=1, routed)           1.048     5.686    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90_n_1
    SLICE_X102Y40        LUT6 (Prop_lut6_I3_O)        0.299     5.985 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_37/O
                         net (fo=1, routed)           1.380     7.365    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_a[0]
    SLICE_X80Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.489 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry_i_15/O
                         net (fo=1, routed)           0.674     8.163    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q_reg[2]
    SLICE_X80Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.287 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_3/O
                         net (fo=15, routed)          0.977     9.264    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[30]_0[2]
    SLICE_X82Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.388 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_7/O
                         net (fo=1, routed)           0.000     9.388    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[2]
    SLICE_X82Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.768 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000     9.768    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_1
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.885 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.885    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.002    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_1
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.119 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.119    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_1
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.236 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.236    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_1
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.353    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_1
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.585 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=12, routed)          1.554    12.139    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/D[20]
    SLICE_X67Y47         LUT5 (Prop_lut5_I4_O)        0.295    12.434 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_2/O
                         net (fo=3, routed)           0.924    13.357    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[23]
    SLICE_X56Y45         LUT5 (Prop_lut5_I4_O)        0.124    13.481 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=17, routed)          1.795    15.277    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_8
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.401 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20/O
                         net (fo=1, routed)           0.000    15.401    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.975 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_5/CO[2]
                         net (fo=1, routed)           1.149    17.123    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[3].sram_addr_q_reg[3][0]_2[0]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.310    17.433 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=53, routed)          0.856    18.289    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]_6
    SLICE_X42Y43         LUT3 (Prop_lut3_I1_O)        0.116    18.405 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs[2]_i_3/O
                         net (fo=289, routed)         2.265    20.671    i_croc_soc/i_croc/i_core_data_req_blocker/block
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.356    21.027 f  i_croc_soc/i_croc/i_core_data_req_blocker/xpm_memory_base_inst_i_79/O
                         net (fo=12, routed)          1.872    22.898    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/req_blocker_to_obi_core_data_obi_req[a][addr][0]
    SLICE_X43Y38         LUT2 (Prop_lut2_I1_O)        0.326    23.224 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/counter_q[1]_i_51/O
                         net (fo=1, routed)           0.000    23.224    i_croc_soc_n_177
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.756 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.756    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_35_n_1
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.870 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.870    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26_n_1
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.984 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.984    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__1_11[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.212 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_8/CO[2]
                         net (fo=6, routed)           1.108    25.320    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_1[0]
    SLICE_X40Y28         LUT2 (Prop_lut2_I1_O)        0.339    25.659 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_3/O
                         net (fo=18, routed)          1.040    26.700    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/sbr_port_select[2]_130[0]
    SLICE_X40Y31         LUT6 (Prop_lut6_I3_O)        0.326    27.026 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.599    27.625    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X41Y29         LUT6 (Prop_lut6_I4_O)        0.124    27.749 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           0.635    28.384    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    28.508 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2/O
                         net (fo=4, routed)           0.817    29.325    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.req_nodes_2__0
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124    29.449 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/mem_q[0][1]_i_2__1/O
                         net (fo=169, routed)         1.951    31.399    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/gen_spill_reg.a_data_q_reg[addr][8]
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124    31.523 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/gen_spill_reg.a_data_q[addr][3]_i_1__0/O
                         net (fo=9, routed)           1.145    32.668    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/counter_q_reg[1]_4
    SLICE_X44Y34         LUT2 (Prop_lut2_I1_O)        0.124    32.792 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry_i_7/O
                         net (fo=1, routed)           0.000    32.792    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/S[1]
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.342 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    33.342    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry_n_1
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.456 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.456    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0_n_1
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.570 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.570    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_n_1
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.684 f  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__2/CO[3]
                         net (fo=1, routed)           0.967    34.651    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_addr_decode_dync/idx_o_2[0]
    SLICE_X45Y37         LUT5 (Prop_lut5_I4_O)        0.152    34.803 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_3/O
                         net (fo=2, routed)           0.592    35.395    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o17_out
    SLICE_X42Y36         LUT5 (Prop_lut5_I2_O)        0.318    35.713 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_addr_decode_dync/idx_o/O
                         net (fo=21, routed)          0.501    36.214    i_croc_soc/i_user/i_obi_demux/i_counter/user_idx[0]
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.328    36.542 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.a_full_q_i_5__0/O
                         net (fo=1, routed)           0.149    36.691    i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.a_full_q_i_5__0_n_1
    SLICE_X37Y37         LUT2 (Prop_lut2_I1_O)        0.124    36.815 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.a_full_q_i_4__1/O
                         net (fo=17, routed)          0.875    37.690    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124    37.814 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=6, routed)           0.848    38.662    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X40Y30         LUT5 (Prop_lut5_I1_O)        0.119    38.781 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.741    39.522    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X40Y26         LUT6 (Prop_lut6_I3_O)        0.332    39.854 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.592    40.446    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X41Y28         LUT2 (Prop_lut2_I0_O)        0.124    40.570 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           2.107    42.678    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124    42.802 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_6/O
                         net (fo=3, routed)           0.593    43.395    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.124    43.519 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.154    43.673    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X59Y41         LUT5 (Prop_lut5_I4_O)        0.124    43.797 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.562    45.358    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X82Y48         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.563   158.419    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X82Y48         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[28]/C
                         clock pessimism              0.453   158.871    
                         clock uncertainty           -0.230   158.641    
    SLICE_X82Y48         FDCE (Setup_fdce_C_CE)      -0.169   158.472    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[28]
  -------------------------------------------------------------------
                         required time                        158.472    
                         arrival time                         -45.358    
  -------------------------------------------------------------------
                         slack                                113.114    

Slack (MET) :             113.114ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.338ns  (logic 10.048ns (21.684%)  route 36.290ns (78.316%))
  Logic Levels:           47  (CARRY4=16 LUT2=7 LUT3=3 LUT5=9 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 158.419 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.713    -0.979    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X59Y51         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/Q
                         net (fo=88, routed)          4.820     4.297    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[1]
    SLICE_X106Y41        LUT6 (Prop_lut6_I2_O)        0.124     4.421 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152/O
                         net (fo=1, routed)           0.000     4.421    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152_n_1
    SLICE_X106Y41        MUXF7 (Prop_muxf7_I1_O)      0.217     4.638 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90/O
                         net (fo=1, routed)           1.048     5.686    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90_n_1
    SLICE_X102Y40        LUT6 (Prop_lut6_I3_O)        0.299     5.985 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_37/O
                         net (fo=1, routed)           1.380     7.365    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_a[0]
    SLICE_X80Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.489 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry_i_15/O
                         net (fo=1, routed)           0.674     8.163    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q_reg[2]
    SLICE_X80Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.287 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_3/O
                         net (fo=15, routed)          0.977     9.264    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[30]_0[2]
    SLICE_X82Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.388 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_7/O
                         net (fo=1, routed)           0.000     9.388    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[2]
    SLICE_X82Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.768 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000     9.768    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_1
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.885 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.885    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.002    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_1
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.119 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.119    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_1
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.236 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.236    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_1
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.353    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_1
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.585 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=12, routed)          1.554    12.139    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/D[20]
    SLICE_X67Y47         LUT5 (Prop_lut5_I4_O)        0.295    12.434 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_2/O
                         net (fo=3, routed)           0.924    13.357    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[23]
    SLICE_X56Y45         LUT5 (Prop_lut5_I4_O)        0.124    13.481 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=17, routed)          1.795    15.277    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_8
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.401 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20/O
                         net (fo=1, routed)           0.000    15.401    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.975 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_5/CO[2]
                         net (fo=1, routed)           1.149    17.123    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[3].sram_addr_q_reg[3][0]_2[0]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.310    17.433 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=53, routed)          0.856    18.289    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]_6
    SLICE_X42Y43         LUT3 (Prop_lut3_I1_O)        0.116    18.405 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs[2]_i_3/O
                         net (fo=289, routed)         2.265    20.671    i_croc_soc/i_croc/i_core_data_req_blocker/block
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.356    21.027 f  i_croc_soc/i_croc/i_core_data_req_blocker/xpm_memory_base_inst_i_79/O
                         net (fo=12, routed)          1.872    22.898    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/req_blocker_to_obi_core_data_obi_req[a][addr][0]
    SLICE_X43Y38         LUT2 (Prop_lut2_I1_O)        0.326    23.224 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/counter_q[1]_i_51/O
                         net (fo=1, routed)           0.000    23.224    i_croc_soc_n_177
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.756 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.756    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_35_n_1
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.870 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.870    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26_n_1
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.984 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.984    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__1_11[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.212 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_8/CO[2]
                         net (fo=6, routed)           1.108    25.320    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_1[0]
    SLICE_X40Y28         LUT2 (Prop_lut2_I1_O)        0.339    25.659 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_3/O
                         net (fo=18, routed)          1.040    26.700    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/sbr_port_select[2]_130[0]
    SLICE_X40Y31         LUT6 (Prop_lut6_I3_O)        0.326    27.026 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.599    27.625    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X41Y29         LUT6 (Prop_lut6_I4_O)        0.124    27.749 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           0.635    28.384    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    28.508 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2/O
                         net (fo=4, routed)           0.817    29.325    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.req_nodes_2__0
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124    29.449 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/mem_q[0][1]_i_2__1/O
                         net (fo=169, routed)         1.951    31.399    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/gen_spill_reg.a_data_q_reg[addr][8]
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124    31.523 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/gen_spill_reg.a_data_q[addr][3]_i_1__0/O
                         net (fo=9, routed)           1.145    32.668    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/counter_q_reg[1]_4
    SLICE_X44Y34         LUT2 (Prop_lut2_I1_O)        0.124    32.792 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry_i_7/O
                         net (fo=1, routed)           0.000    32.792    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/S[1]
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.342 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    33.342    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry_n_1
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.456 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.456    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0_n_1
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.570 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.570    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_n_1
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.684 f  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__2/CO[3]
                         net (fo=1, routed)           0.967    34.651    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_addr_decode_dync/idx_o_2[0]
    SLICE_X45Y37         LUT5 (Prop_lut5_I4_O)        0.152    34.803 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_3/O
                         net (fo=2, routed)           0.592    35.395    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o17_out
    SLICE_X42Y36         LUT5 (Prop_lut5_I2_O)        0.318    35.713 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_addr_decode_dync/idx_o/O
                         net (fo=21, routed)          0.501    36.214    i_croc_soc/i_user/i_obi_demux/i_counter/user_idx[0]
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.328    36.542 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.a_full_q_i_5__0/O
                         net (fo=1, routed)           0.149    36.691    i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.a_full_q_i_5__0_n_1
    SLICE_X37Y37         LUT2 (Prop_lut2_I1_O)        0.124    36.815 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.a_full_q_i_4__1/O
                         net (fo=17, routed)          0.875    37.690    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124    37.814 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=6, routed)           0.848    38.662    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X40Y30         LUT5 (Prop_lut5_I1_O)        0.119    38.781 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.741    39.522    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X40Y26         LUT6 (Prop_lut6_I3_O)        0.332    39.854 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.592    40.446    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X41Y28         LUT2 (Prop_lut2_I0_O)        0.124    40.570 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           2.107    42.678    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124    42.802 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_6/O
                         net (fo=3, routed)           0.593    43.395    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.124    43.519 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.154    43.673    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X59Y41         LUT5 (Prop_lut5_I4_O)        0.124    43.797 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.562    45.358    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X82Y48         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.563   158.419    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X82Y48         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[29]/C
                         clock pessimism              0.453   158.871    
                         clock uncertainty           -0.230   158.641    
    SLICE_X82Y48         FDCE (Setup_fdce_C_CE)      -0.169   158.472    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[29]
  -------------------------------------------------------------------
                         required time                        158.472    
                         arrival time                         -45.358    
  -------------------------------------------------------------------
                         slack                                113.114    

Slack (MET) :             113.114ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.338ns  (logic 10.048ns (21.684%)  route 36.290ns (78.316%))
  Logic Levels:           47  (CARRY4=16 LUT2=7 LUT3=3 LUT5=9 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 158.419 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.713    -0.979    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X59Y51         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/Q
                         net (fo=88, routed)          4.820     4.297    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[1]
    SLICE_X106Y41        LUT6 (Prop_lut6_I2_O)        0.124     4.421 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152/O
                         net (fo=1, routed)           0.000     4.421    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152_n_1
    SLICE_X106Y41        MUXF7 (Prop_muxf7_I1_O)      0.217     4.638 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90/O
                         net (fo=1, routed)           1.048     5.686    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90_n_1
    SLICE_X102Y40        LUT6 (Prop_lut6_I3_O)        0.299     5.985 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_37/O
                         net (fo=1, routed)           1.380     7.365    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_a[0]
    SLICE_X80Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.489 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry_i_15/O
                         net (fo=1, routed)           0.674     8.163    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q_reg[2]
    SLICE_X80Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.287 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_3/O
                         net (fo=15, routed)          0.977     9.264    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[30]_0[2]
    SLICE_X82Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.388 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_7/O
                         net (fo=1, routed)           0.000     9.388    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[2]
    SLICE_X82Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.768 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000     9.768    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_1
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.885 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.885    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.002    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_1
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.119 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.119    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_1
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.236 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.236    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_1
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.353    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_1
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.585 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=12, routed)          1.554    12.139    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/D[20]
    SLICE_X67Y47         LUT5 (Prop_lut5_I4_O)        0.295    12.434 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_2/O
                         net (fo=3, routed)           0.924    13.357    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[23]
    SLICE_X56Y45         LUT5 (Prop_lut5_I4_O)        0.124    13.481 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=17, routed)          1.795    15.277    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_8
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.401 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20/O
                         net (fo=1, routed)           0.000    15.401    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.975 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_5/CO[2]
                         net (fo=1, routed)           1.149    17.123    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[3].sram_addr_q_reg[3][0]_2[0]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.310    17.433 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=53, routed)          0.856    18.289    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]_6
    SLICE_X42Y43         LUT3 (Prop_lut3_I1_O)        0.116    18.405 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs[2]_i_3/O
                         net (fo=289, routed)         2.265    20.671    i_croc_soc/i_croc/i_core_data_req_blocker/block
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.356    21.027 f  i_croc_soc/i_croc/i_core_data_req_blocker/xpm_memory_base_inst_i_79/O
                         net (fo=12, routed)          1.872    22.898    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/req_blocker_to_obi_core_data_obi_req[a][addr][0]
    SLICE_X43Y38         LUT2 (Prop_lut2_I1_O)        0.326    23.224 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/counter_q[1]_i_51/O
                         net (fo=1, routed)           0.000    23.224    i_croc_soc_n_177
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.756 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.756    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_35_n_1
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.870 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.870    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26_n_1
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.984 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.984    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__1_11[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.212 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_8/CO[2]
                         net (fo=6, routed)           1.108    25.320    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_1[0]
    SLICE_X40Y28         LUT2 (Prop_lut2_I1_O)        0.339    25.659 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_3/O
                         net (fo=18, routed)          1.040    26.700    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/sbr_port_select[2]_130[0]
    SLICE_X40Y31         LUT6 (Prop_lut6_I3_O)        0.326    27.026 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.599    27.625    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X41Y29         LUT6 (Prop_lut6_I4_O)        0.124    27.749 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           0.635    28.384    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    28.508 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2/O
                         net (fo=4, routed)           0.817    29.325    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.req_nodes_2__0
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124    29.449 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/mem_q[0][1]_i_2__1/O
                         net (fo=169, routed)         1.951    31.399    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/gen_spill_reg.a_data_q_reg[addr][8]
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124    31.523 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/gen_spill_reg.a_data_q[addr][3]_i_1__0/O
                         net (fo=9, routed)           1.145    32.668    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/counter_q_reg[1]_4
    SLICE_X44Y34         LUT2 (Prop_lut2_I1_O)        0.124    32.792 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry_i_7/O
                         net (fo=1, routed)           0.000    32.792    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/S[1]
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.342 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    33.342    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry_n_1
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.456 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.456    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0_n_1
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.570 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.570    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_n_1
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.684 f  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__2/CO[3]
                         net (fo=1, routed)           0.967    34.651    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_addr_decode_dync/idx_o_2[0]
    SLICE_X45Y37         LUT5 (Prop_lut5_I4_O)        0.152    34.803 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_3/O
                         net (fo=2, routed)           0.592    35.395    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o17_out
    SLICE_X42Y36         LUT5 (Prop_lut5_I2_O)        0.318    35.713 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_addr_decode_dync/idx_o/O
                         net (fo=21, routed)          0.501    36.214    i_croc_soc/i_user/i_obi_demux/i_counter/user_idx[0]
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.328    36.542 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.a_full_q_i_5__0/O
                         net (fo=1, routed)           0.149    36.691    i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.a_full_q_i_5__0_n_1
    SLICE_X37Y37         LUT2 (Prop_lut2_I1_O)        0.124    36.815 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.a_full_q_i_4__1/O
                         net (fo=17, routed)          0.875    37.690    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124    37.814 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=6, routed)           0.848    38.662    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X40Y30         LUT5 (Prop_lut5_I1_O)        0.119    38.781 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.741    39.522    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X40Y26         LUT6 (Prop_lut6_I3_O)        0.332    39.854 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.592    40.446    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X41Y28         LUT2 (Prop_lut2_I0_O)        0.124    40.570 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           2.107    42.678    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124    42.802 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_6/O
                         net (fo=3, routed)           0.593    43.395    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.124    43.519 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.154    43.673    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X59Y41         LUT5 (Prop_lut5_I4_O)        0.124    43.797 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.562    45.358    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X82Y48         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.563   158.419    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X82Y48         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[30]/C
                         clock pessimism              0.453   158.871    
                         clock uncertainty           -0.230   158.641    
    SLICE_X82Y48         FDCE (Setup_fdce_C_CE)      -0.169   158.472    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[30]
  -------------------------------------------------------------------
                         required time                        158.472    
                         arrival time                         -45.358    
  -------------------------------------------------------------------
                         slack                                113.114    

Slack (MET) :             113.114ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.338ns  (logic 10.048ns (21.684%)  route 36.290ns (78.316%))
  Logic Levels:           47  (CARRY4=16 LUT2=7 LUT3=3 LUT5=9 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 158.419 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.713    -0.979    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X59Y51         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/Q
                         net (fo=88, routed)          4.820     4.297    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[1]
    SLICE_X106Y41        LUT6 (Prop_lut6_I2_O)        0.124     4.421 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152/O
                         net (fo=1, routed)           0.000     4.421    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152_n_1
    SLICE_X106Y41        MUXF7 (Prop_muxf7_I1_O)      0.217     4.638 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90/O
                         net (fo=1, routed)           1.048     5.686    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90_n_1
    SLICE_X102Y40        LUT6 (Prop_lut6_I3_O)        0.299     5.985 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_37/O
                         net (fo=1, routed)           1.380     7.365    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_a[0]
    SLICE_X80Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.489 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry_i_15/O
                         net (fo=1, routed)           0.674     8.163    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q_reg[2]
    SLICE_X80Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.287 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_3/O
                         net (fo=15, routed)          0.977     9.264    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[30]_0[2]
    SLICE_X82Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.388 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_7/O
                         net (fo=1, routed)           0.000     9.388    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[2]
    SLICE_X82Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.768 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000     9.768    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_1
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.885 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.885    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.002    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_1
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.119 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.119    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_1
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.236 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.236    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_1
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.353    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_1
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.585 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=12, routed)          1.554    12.139    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/D[20]
    SLICE_X67Y47         LUT5 (Prop_lut5_I4_O)        0.295    12.434 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_2/O
                         net (fo=3, routed)           0.924    13.357    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[23]
    SLICE_X56Y45         LUT5 (Prop_lut5_I4_O)        0.124    13.481 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=17, routed)          1.795    15.277    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_8
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.401 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20/O
                         net (fo=1, routed)           0.000    15.401    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.975 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_5/CO[2]
                         net (fo=1, routed)           1.149    17.123    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[3].sram_addr_q_reg[3][0]_2[0]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.310    17.433 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=53, routed)          0.856    18.289    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]_6
    SLICE_X42Y43         LUT3 (Prop_lut3_I1_O)        0.116    18.405 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs[2]_i_3/O
                         net (fo=289, routed)         2.265    20.671    i_croc_soc/i_croc/i_core_data_req_blocker/block
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.356    21.027 f  i_croc_soc/i_croc/i_core_data_req_blocker/xpm_memory_base_inst_i_79/O
                         net (fo=12, routed)          1.872    22.898    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/req_blocker_to_obi_core_data_obi_req[a][addr][0]
    SLICE_X43Y38         LUT2 (Prop_lut2_I1_O)        0.326    23.224 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/counter_q[1]_i_51/O
                         net (fo=1, routed)           0.000    23.224    i_croc_soc_n_177
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.756 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.756    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_35_n_1
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.870 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.870    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26_n_1
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.984 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.984    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__1_11[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.212 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_8/CO[2]
                         net (fo=6, routed)           1.108    25.320    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_1[0]
    SLICE_X40Y28         LUT2 (Prop_lut2_I1_O)        0.339    25.659 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_3/O
                         net (fo=18, routed)          1.040    26.700    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/sbr_port_select[2]_130[0]
    SLICE_X40Y31         LUT6 (Prop_lut6_I3_O)        0.326    27.026 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.599    27.625    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X41Y29         LUT6 (Prop_lut6_I4_O)        0.124    27.749 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           0.635    28.384    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    28.508 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2/O
                         net (fo=4, routed)           0.817    29.325    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.req_nodes_2__0
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124    29.449 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/mem_q[0][1]_i_2__1/O
                         net (fo=169, routed)         1.951    31.399    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/gen_spill_reg.a_data_q_reg[addr][8]
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124    31.523 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/gen_spill_reg.a_data_q[addr][3]_i_1__0/O
                         net (fo=9, routed)           1.145    32.668    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/counter_q_reg[1]_4
    SLICE_X44Y34         LUT2 (Prop_lut2_I1_O)        0.124    32.792 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry_i_7/O
                         net (fo=1, routed)           0.000    32.792    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/S[1]
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.342 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    33.342    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry_n_1
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.456 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.456    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0_n_1
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.570 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.570    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_n_1
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.684 f  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__2/CO[3]
                         net (fo=1, routed)           0.967    34.651    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_addr_decode_dync/idx_o_2[0]
    SLICE_X45Y37         LUT5 (Prop_lut5_I4_O)        0.152    34.803 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_3/O
                         net (fo=2, routed)           0.592    35.395    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o17_out
    SLICE_X42Y36         LUT5 (Prop_lut5_I2_O)        0.318    35.713 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_addr_decode_dync/idx_o/O
                         net (fo=21, routed)          0.501    36.214    i_croc_soc/i_user/i_obi_demux/i_counter/user_idx[0]
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.328    36.542 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.a_full_q_i_5__0/O
                         net (fo=1, routed)           0.149    36.691    i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.a_full_q_i_5__0_n_1
    SLICE_X37Y37         LUT2 (Prop_lut2_I1_O)        0.124    36.815 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.a_full_q_i_4__1/O
                         net (fo=17, routed)          0.875    37.690    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124    37.814 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=6, routed)           0.848    38.662    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X40Y30         LUT5 (Prop_lut5_I1_O)        0.119    38.781 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.741    39.522    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X40Y26         LUT6 (Prop_lut6_I3_O)        0.332    39.854 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.592    40.446    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X41Y28         LUT2 (Prop_lut2_I0_O)        0.124    40.570 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           2.107    42.678    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124    42.802 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_6/O
                         net (fo=3, routed)           0.593    43.395    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.124    43.519 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.154    43.673    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X59Y41         LUT5 (Prop_lut5_I4_O)        0.124    43.797 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.562    45.358    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X82Y48         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.563   158.419    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X82Y48         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[31]/C
                         clock pessimism              0.453   158.871    
                         clock uncertainty           -0.230   158.641    
    SLICE_X82Y48         FDCE (Setup_fdce_C_CE)      -0.169   158.472    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[31]
  -------------------------------------------------------------------
                         required time                        158.472    
                         arrival time                         -45.358    
  -------------------------------------------------------------------
                         slack                                113.114    

Slack (MET) :             113.340ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.110ns  (logic 10.048ns (21.791%)  route 36.062ns (78.209%))
  Logic Levels:           47  (CARRY4=16 LUT2=7 LUT3=3 LUT5=9 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 158.417 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.713    -0.979    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X59Y51         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/Q
                         net (fo=88, routed)          4.820     4.297    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[1]
    SLICE_X106Y41        LUT6 (Prop_lut6_I2_O)        0.124     4.421 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152/O
                         net (fo=1, routed)           0.000     4.421    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152_n_1
    SLICE_X106Y41        MUXF7 (Prop_muxf7_I1_O)      0.217     4.638 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90/O
                         net (fo=1, routed)           1.048     5.686    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90_n_1
    SLICE_X102Y40        LUT6 (Prop_lut6_I3_O)        0.299     5.985 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_37/O
                         net (fo=1, routed)           1.380     7.365    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_a[0]
    SLICE_X80Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.489 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry_i_15/O
                         net (fo=1, routed)           0.674     8.163    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q_reg[2]
    SLICE_X80Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.287 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_3/O
                         net (fo=15, routed)          0.977     9.264    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[30]_0[2]
    SLICE_X82Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.388 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_7/O
                         net (fo=1, routed)           0.000     9.388    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[2]
    SLICE_X82Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.768 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000     9.768    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_1
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.885 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.885    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.002    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_1
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.119 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.119    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_1
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.236 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.236    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_1
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.353    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_1
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.585 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=12, routed)          1.554    12.139    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/D[20]
    SLICE_X67Y47         LUT5 (Prop_lut5_I4_O)        0.295    12.434 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_2/O
                         net (fo=3, routed)           0.924    13.357    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[23]
    SLICE_X56Y45         LUT5 (Prop_lut5_I4_O)        0.124    13.481 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=17, routed)          1.795    15.277    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_8
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.401 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20/O
                         net (fo=1, routed)           0.000    15.401    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.975 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_5/CO[2]
                         net (fo=1, routed)           1.149    17.123    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[3].sram_addr_q_reg[3][0]_2[0]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.310    17.433 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=53, routed)          0.856    18.289    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]_6
    SLICE_X42Y43         LUT3 (Prop_lut3_I1_O)        0.116    18.405 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs[2]_i_3/O
                         net (fo=289, routed)         2.265    20.671    i_croc_soc/i_croc/i_core_data_req_blocker/block
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.356    21.027 f  i_croc_soc/i_croc/i_core_data_req_blocker/xpm_memory_base_inst_i_79/O
                         net (fo=12, routed)          1.872    22.898    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/req_blocker_to_obi_core_data_obi_req[a][addr][0]
    SLICE_X43Y38         LUT2 (Prop_lut2_I1_O)        0.326    23.224 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/counter_q[1]_i_51/O
                         net (fo=1, routed)           0.000    23.224    i_croc_soc_n_177
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.756 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.756    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_35_n_1
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.870 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.870    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26_n_1
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.984 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.984    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__1_11[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.212 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_8/CO[2]
                         net (fo=6, routed)           1.108    25.320    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_1[0]
    SLICE_X40Y28         LUT2 (Prop_lut2_I1_O)        0.339    25.659 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_3/O
                         net (fo=18, routed)          1.040    26.700    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/sbr_port_select[2]_130[0]
    SLICE_X40Y31         LUT6 (Prop_lut6_I3_O)        0.326    27.026 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.599    27.625    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X41Y29         LUT6 (Prop_lut6_I4_O)        0.124    27.749 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           0.635    28.384    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    28.508 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2/O
                         net (fo=4, routed)           0.817    29.325    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.req_nodes_2__0
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124    29.449 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/mem_q[0][1]_i_2__1/O
                         net (fo=169, routed)         1.951    31.399    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/gen_spill_reg.a_data_q_reg[addr][8]
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124    31.523 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/gen_spill_reg.a_data_q[addr][3]_i_1__0/O
                         net (fo=9, routed)           1.145    32.668    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/counter_q_reg[1]_4
    SLICE_X44Y34         LUT2 (Prop_lut2_I1_O)        0.124    32.792 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry_i_7/O
                         net (fo=1, routed)           0.000    32.792    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/S[1]
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.342 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    33.342    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry_n_1
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.456 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.456    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0_n_1
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.570 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.570    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_n_1
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.684 f  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__2/CO[3]
                         net (fo=1, routed)           0.967    34.651    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_addr_decode_dync/idx_o_2[0]
    SLICE_X45Y37         LUT5 (Prop_lut5_I4_O)        0.152    34.803 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_3/O
                         net (fo=2, routed)           0.592    35.395    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o17_out
    SLICE_X42Y36         LUT5 (Prop_lut5_I2_O)        0.318    35.713 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_addr_decode_dync/idx_o/O
                         net (fo=21, routed)          0.501    36.214    i_croc_soc/i_user/i_obi_demux/i_counter/user_idx[0]
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.328    36.542 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.a_full_q_i_5__0/O
                         net (fo=1, routed)           0.149    36.691    i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.a_full_q_i_5__0_n_1
    SLICE_X37Y37         LUT2 (Prop_lut2_I1_O)        0.124    36.815 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.a_full_q_i_4__1/O
                         net (fo=17, routed)          0.875    37.690    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124    37.814 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=6, routed)           0.848    38.662    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X40Y30         LUT5 (Prop_lut5_I1_O)        0.119    38.781 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.741    39.522    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X40Y26         LUT6 (Prop_lut6_I3_O)        0.332    39.854 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.592    40.446    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X41Y28         LUT2 (Prop_lut2_I0_O)        0.124    40.570 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           2.107    42.678    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124    42.802 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_6/O
                         net (fo=3, routed)           0.593    43.395    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.124    43.519 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.154    43.673    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X59Y41         LUT5 (Prop_lut5_I4_O)        0.124    43.797 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.334    45.131    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X82Y43         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.562   158.417    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X82Y43         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[10]/C
                         clock pessimism              0.453   158.870    
                         clock uncertainty           -0.230   158.640    
    SLICE_X82Y43         FDCE (Setup_fdce_C_CE)      -0.169   158.471    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[10]
  -------------------------------------------------------------------
                         required time                        158.471    
                         arrival time                         -45.131    
  -------------------------------------------------------------------
                         slack                                113.340    

Slack (MET) :             113.340ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.110ns  (logic 10.048ns (21.791%)  route 36.062ns (78.209%))
  Logic Levels:           47  (CARRY4=16 LUT2=7 LUT3=3 LUT5=9 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 158.417 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.713    -0.979    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X59Y51         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/Q
                         net (fo=88, routed)          4.820     4.297    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[1]
    SLICE_X106Y41        LUT6 (Prop_lut6_I2_O)        0.124     4.421 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152/O
                         net (fo=1, routed)           0.000     4.421    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152_n_1
    SLICE_X106Y41        MUXF7 (Prop_muxf7_I1_O)      0.217     4.638 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90/O
                         net (fo=1, routed)           1.048     5.686    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90_n_1
    SLICE_X102Y40        LUT6 (Prop_lut6_I3_O)        0.299     5.985 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_37/O
                         net (fo=1, routed)           1.380     7.365    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_a[0]
    SLICE_X80Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.489 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry_i_15/O
                         net (fo=1, routed)           0.674     8.163    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q_reg[2]
    SLICE_X80Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.287 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_3/O
                         net (fo=15, routed)          0.977     9.264    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[30]_0[2]
    SLICE_X82Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.388 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_7/O
                         net (fo=1, routed)           0.000     9.388    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[2]
    SLICE_X82Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.768 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000     9.768    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_1
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.885 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.885    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.002    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_1
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.119 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.119    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_1
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.236 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.236    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_1
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.353    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_1
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.585 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=12, routed)          1.554    12.139    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/D[20]
    SLICE_X67Y47         LUT5 (Prop_lut5_I4_O)        0.295    12.434 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_2/O
                         net (fo=3, routed)           0.924    13.357    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[23]
    SLICE_X56Y45         LUT5 (Prop_lut5_I4_O)        0.124    13.481 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=17, routed)          1.795    15.277    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_8
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.401 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20/O
                         net (fo=1, routed)           0.000    15.401    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.975 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_5/CO[2]
                         net (fo=1, routed)           1.149    17.123    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[3].sram_addr_q_reg[3][0]_2[0]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.310    17.433 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=53, routed)          0.856    18.289    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]_6
    SLICE_X42Y43         LUT3 (Prop_lut3_I1_O)        0.116    18.405 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs[2]_i_3/O
                         net (fo=289, routed)         2.265    20.671    i_croc_soc/i_croc/i_core_data_req_blocker/block
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.356    21.027 f  i_croc_soc/i_croc/i_core_data_req_blocker/xpm_memory_base_inst_i_79/O
                         net (fo=12, routed)          1.872    22.898    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/req_blocker_to_obi_core_data_obi_req[a][addr][0]
    SLICE_X43Y38         LUT2 (Prop_lut2_I1_O)        0.326    23.224 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/counter_q[1]_i_51/O
                         net (fo=1, routed)           0.000    23.224    i_croc_soc_n_177
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.756 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.756    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_35_n_1
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.870 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.870    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26_n_1
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.984 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.984    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__1_11[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.212 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_8/CO[2]
                         net (fo=6, routed)           1.108    25.320    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_1[0]
    SLICE_X40Y28         LUT2 (Prop_lut2_I1_O)        0.339    25.659 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_3/O
                         net (fo=18, routed)          1.040    26.700    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/sbr_port_select[2]_130[0]
    SLICE_X40Y31         LUT6 (Prop_lut6_I3_O)        0.326    27.026 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.599    27.625    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X41Y29         LUT6 (Prop_lut6_I4_O)        0.124    27.749 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           0.635    28.384    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    28.508 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2/O
                         net (fo=4, routed)           0.817    29.325    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.req_nodes_2__0
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124    29.449 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/mem_q[0][1]_i_2__1/O
                         net (fo=169, routed)         1.951    31.399    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/gen_spill_reg.a_data_q_reg[addr][8]
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124    31.523 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/gen_spill_reg.a_data_q[addr][3]_i_1__0/O
                         net (fo=9, routed)           1.145    32.668    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/counter_q_reg[1]_4
    SLICE_X44Y34         LUT2 (Prop_lut2_I1_O)        0.124    32.792 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry_i_7/O
                         net (fo=1, routed)           0.000    32.792    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/S[1]
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.342 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    33.342    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry_n_1
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.456 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.456    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0_n_1
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.570 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.570    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_n_1
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.684 f  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__2/CO[3]
                         net (fo=1, routed)           0.967    34.651    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_addr_decode_dync/idx_o_2[0]
    SLICE_X45Y37         LUT5 (Prop_lut5_I4_O)        0.152    34.803 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_3/O
                         net (fo=2, routed)           0.592    35.395    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o17_out
    SLICE_X42Y36         LUT5 (Prop_lut5_I2_O)        0.318    35.713 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_addr_decode_dync/idx_o/O
                         net (fo=21, routed)          0.501    36.214    i_croc_soc/i_user/i_obi_demux/i_counter/user_idx[0]
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.328    36.542 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.a_full_q_i_5__0/O
                         net (fo=1, routed)           0.149    36.691    i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.a_full_q_i_5__0_n_1
    SLICE_X37Y37         LUT2 (Prop_lut2_I1_O)        0.124    36.815 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.a_full_q_i_4__1/O
                         net (fo=17, routed)          0.875    37.690    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124    37.814 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=6, routed)           0.848    38.662    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X40Y30         LUT5 (Prop_lut5_I1_O)        0.119    38.781 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.741    39.522    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X40Y26         LUT6 (Prop_lut6_I3_O)        0.332    39.854 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.592    40.446    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X41Y28         LUT2 (Prop_lut2_I0_O)        0.124    40.570 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           2.107    42.678    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124    42.802 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_6/O
                         net (fo=3, routed)           0.593    43.395    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.124    43.519 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.154    43.673    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X59Y41         LUT5 (Prop_lut5_I4_O)        0.124    43.797 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.334    45.131    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X82Y43         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.562   158.417    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X82Y43         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[11]/C
                         clock pessimism              0.453   158.870    
                         clock uncertainty           -0.230   158.640    
    SLICE_X82Y43         FDCE (Setup_fdce_C_CE)      -0.169   158.471    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[11]
  -------------------------------------------------------------------
                         required time                        158.471    
                         arrival time                         -45.131    
  -------------------------------------------------------------------
                         slack                                113.340    

Slack (MET) :             113.340ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.110ns  (logic 10.048ns (21.791%)  route 36.062ns (78.209%))
  Logic Levels:           47  (CARRY4=16 LUT2=7 LUT3=3 LUT5=9 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 158.417 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.713    -0.979    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X59Y51         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/Q
                         net (fo=88, routed)          4.820     4.297    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[1]
    SLICE_X106Y41        LUT6 (Prop_lut6_I2_O)        0.124     4.421 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152/O
                         net (fo=1, routed)           0.000     4.421    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152_n_1
    SLICE_X106Y41        MUXF7 (Prop_muxf7_I1_O)      0.217     4.638 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90/O
                         net (fo=1, routed)           1.048     5.686    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90_n_1
    SLICE_X102Y40        LUT6 (Prop_lut6_I3_O)        0.299     5.985 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_37/O
                         net (fo=1, routed)           1.380     7.365    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_a[0]
    SLICE_X80Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.489 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry_i_15/O
                         net (fo=1, routed)           0.674     8.163    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q_reg[2]
    SLICE_X80Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.287 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_3/O
                         net (fo=15, routed)          0.977     9.264    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[30]_0[2]
    SLICE_X82Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.388 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_7/O
                         net (fo=1, routed)           0.000     9.388    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[2]
    SLICE_X82Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.768 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000     9.768    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_1
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.885 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.885    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.002    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_1
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.119 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.119    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_1
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.236 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.236    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_1
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.353    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_1
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.585 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=12, routed)          1.554    12.139    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/D[20]
    SLICE_X67Y47         LUT5 (Prop_lut5_I4_O)        0.295    12.434 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_2/O
                         net (fo=3, routed)           0.924    13.357    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[23]
    SLICE_X56Y45         LUT5 (Prop_lut5_I4_O)        0.124    13.481 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=17, routed)          1.795    15.277    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_8
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.401 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20/O
                         net (fo=1, routed)           0.000    15.401    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.975 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_5/CO[2]
                         net (fo=1, routed)           1.149    17.123    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[3].sram_addr_q_reg[3][0]_2[0]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.310    17.433 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=53, routed)          0.856    18.289    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]_6
    SLICE_X42Y43         LUT3 (Prop_lut3_I1_O)        0.116    18.405 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs[2]_i_3/O
                         net (fo=289, routed)         2.265    20.671    i_croc_soc/i_croc/i_core_data_req_blocker/block
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.356    21.027 f  i_croc_soc/i_croc/i_core_data_req_blocker/xpm_memory_base_inst_i_79/O
                         net (fo=12, routed)          1.872    22.898    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/req_blocker_to_obi_core_data_obi_req[a][addr][0]
    SLICE_X43Y38         LUT2 (Prop_lut2_I1_O)        0.326    23.224 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/counter_q[1]_i_51/O
                         net (fo=1, routed)           0.000    23.224    i_croc_soc_n_177
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.756 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.756    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_35_n_1
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.870 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.870    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26_n_1
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.984 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.984    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__1_11[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.212 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_8/CO[2]
                         net (fo=6, routed)           1.108    25.320    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_1[0]
    SLICE_X40Y28         LUT2 (Prop_lut2_I1_O)        0.339    25.659 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_3/O
                         net (fo=18, routed)          1.040    26.700    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/sbr_port_select[2]_130[0]
    SLICE_X40Y31         LUT6 (Prop_lut6_I3_O)        0.326    27.026 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.599    27.625    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X41Y29         LUT6 (Prop_lut6_I4_O)        0.124    27.749 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           0.635    28.384    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    28.508 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2/O
                         net (fo=4, routed)           0.817    29.325    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.req_nodes_2__0
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124    29.449 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/mem_q[0][1]_i_2__1/O
                         net (fo=169, routed)         1.951    31.399    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/gen_spill_reg.a_data_q_reg[addr][8]
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124    31.523 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/gen_spill_reg.a_data_q[addr][3]_i_1__0/O
                         net (fo=9, routed)           1.145    32.668    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/counter_q_reg[1]_4
    SLICE_X44Y34         LUT2 (Prop_lut2_I1_O)        0.124    32.792 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry_i_7/O
                         net (fo=1, routed)           0.000    32.792    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/S[1]
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.342 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    33.342    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry_n_1
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.456 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.456    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0_n_1
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.570 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.570    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_n_1
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.684 f  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__2/CO[3]
                         net (fo=1, routed)           0.967    34.651    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_addr_decode_dync/idx_o_2[0]
    SLICE_X45Y37         LUT5 (Prop_lut5_I4_O)        0.152    34.803 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_3/O
                         net (fo=2, routed)           0.592    35.395    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o17_out
    SLICE_X42Y36         LUT5 (Prop_lut5_I2_O)        0.318    35.713 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_addr_decode_dync/idx_o/O
                         net (fo=21, routed)          0.501    36.214    i_croc_soc/i_user/i_obi_demux/i_counter/user_idx[0]
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.328    36.542 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.a_full_q_i_5__0/O
                         net (fo=1, routed)           0.149    36.691    i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.a_full_q_i_5__0_n_1
    SLICE_X37Y37         LUT2 (Prop_lut2_I1_O)        0.124    36.815 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.a_full_q_i_4__1/O
                         net (fo=17, routed)          0.875    37.690    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124    37.814 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=6, routed)           0.848    38.662    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X40Y30         LUT5 (Prop_lut5_I1_O)        0.119    38.781 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.741    39.522    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X40Y26         LUT6 (Prop_lut6_I3_O)        0.332    39.854 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.592    40.446    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X41Y28         LUT2 (Prop_lut2_I0_O)        0.124    40.570 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           2.107    42.678    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124    42.802 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_6/O
                         net (fo=3, routed)           0.593    43.395    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.124    43.519 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.154    43.673    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X59Y41         LUT5 (Prop_lut5_I4_O)        0.124    43.797 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.334    45.131    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X82Y43         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.562   158.417    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X82Y43         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[8]/C
                         clock pessimism              0.453   158.870    
                         clock uncertainty           -0.230   158.640    
    SLICE_X82Y43         FDCE (Setup_fdce_C_CE)      -0.169   158.471    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[8]
  -------------------------------------------------------------------
                         required time                        158.471    
                         arrival time                         -45.131    
  -------------------------------------------------------------------
                         slack                                113.340    

Slack (MET) :             113.340ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.110ns  (logic 10.048ns (21.791%)  route 36.062ns (78.209%))
  Logic Levels:           47  (CARRY4=16 LUT2=7 LUT3=3 LUT5=9 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 158.417 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.713    -0.979    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X59Y51         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/Q
                         net (fo=88, routed)          4.820     4.297    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[1]
    SLICE_X106Y41        LUT6 (Prop_lut6_I2_O)        0.124     4.421 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152/O
                         net (fo=1, routed)           0.000     4.421    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152_n_1
    SLICE_X106Y41        MUXF7 (Prop_muxf7_I1_O)      0.217     4.638 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90/O
                         net (fo=1, routed)           1.048     5.686    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90_n_1
    SLICE_X102Y40        LUT6 (Prop_lut6_I3_O)        0.299     5.985 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_37/O
                         net (fo=1, routed)           1.380     7.365    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_a[0]
    SLICE_X80Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.489 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry_i_15/O
                         net (fo=1, routed)           0.674     8.163    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q_reg[2]
    SLICE_X80Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.287 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_3/O
                         net (fo=15, routed)          0.977     9.264    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[30]_0[2]
    SLICE_X82Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.388 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_7/O
                         net (fo=1, routed)           0.000     9.388    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[2]
    SLICE_X82Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.768 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000     9.768    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_1
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.885 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.885    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.002    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_1
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.119 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.119    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_1
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.236 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.236    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_1
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.353    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_1
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.585 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=12, routed)          1.554    12.139    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/D[20]
    SLICE_X67Y47         LUT5 (Prop_lut5_I4_O)        0.295    12.434 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_2/O
                         net (fo=3, routed)           0.924    13.357    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[23]
    SLICE_X56Y45         LUT5 (Prop_lut5_I4_O)        0.124    13.481 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=17, routed)          1.795    15.277    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_8
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.401 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20/O
                         net (fo=1, routed)           0.000    15.401    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.975 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_5/CO[2]
                         net (fo=1, routed)           1.149    17.123    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[3].sram_addr_q_reg[3][0]_2[0]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.310    17.433 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=53, routed)          0.856    18.289    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]_6
    SLICE_X42Y43         LUT3 (Prop_lut3_I1_O)        0.116    18.405 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs[2]_i_3/O
                         net (fo=289, routed)         2.265    20.671    i_croc_soc/i_croc/i_core_data_req_blocker/block
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.356    21.027 f  i_croc_soc/i_croc/i_core_data_req_blocker/xpm_memory_base_inst_i_79/O
                         net (fo=12, routed)          1.872    22.898    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/req_blocker_to_obi_core_data_obi_req[a][addr][0]
    SLICE_X43Y38         LUT2 (Prop_lut2_I1_O)        0.326    23.224 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/counter_q[1]_i_51/O
                         net (fo=1, routed)           0.000    23.224    i_croc_soc_n_177
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.756 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.756    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_35_n_1
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.870 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.870    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26_n_1
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.984 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.984    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__1_11[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.212 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_8/CO[2]
                         net (fo=6, routed)           1.108    25.320    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_1[0]
    SLICE_X40Y28         LUT2 (Prop_lut2_I1_O)        0.339    25.659 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_3/O
                         net (fo=18, routed)          1.040    26.700    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/sbr_port_select[2]_130[0]
    SLICE_X40Y31         LUT6 (Prop_lut6_I3_O)        0.326    27.026 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.599    27.625    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X41Y29         LUT6 (Prop_lut6_I4_O)        0.124    27.749 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           0.635    28.384    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    28.508 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2/O
                         net (fo=4, routed)           0.817    29.325    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.req_nodes_2__0
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124    29.449 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/mem_q[0][1]_i_2__1/O
                         net (fo=169, routed)         1.951    31.399    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/gen_spill_reg.a_data_q_reg[addr][8]
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124    31.523 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/gen_spill_reg.a_data_q[addr][3]_i_1__0/O
                         net (fo=9, routed)           1.145    32.668    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/counter_q_reg[1]_4
    SLICE_X44Y34         LUT2 (Prop_lut2_I1_O)        0.124    32.792 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry_i_7/O
                         net (fo=1, routed)           0.000    32.792    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/S[1]
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.342 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    33.342    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry_n_1
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.456 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.456    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0_n_1
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.570 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.570    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_n_1
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.684 f  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__2/CO[3]
                         net (fo=1, routed)           0.967    34.651    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_addr_decode_dync/idx_o_2[0]
    SLICE_X45Y37         LUT5 (Prop_lut5_I4_O)        0.152    34.803 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_3/O
                         net (fo=2, routed)           0.592    35.395    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o17_out
    SLICE_X42Y36         LUT5 (Prop_lut5_I2_O)        0.318    35.713 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_addr_decode_dync/idx_o/O
                         net (fo=21, routed)          0.501    36.214    i_croc_soc/i_user/i_obi_demux/i_counter/user_idx[0]
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.328    36.542 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.a_full_q_i_5__0/O
                         net (fo=1, routed)           0.149    36.691    i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.a_full_q_i_5__0_n_1
    SLICE_X37Y37         LUT2 (Prop_lut2_I1_O)        0.124    36.815 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.a_full_q_i_4__1/O
                         net (fo=17, routed)          0.875    37.690    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124    37.814 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=6, routed)           0.848    38.662    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X40Y30         LUT5 (Prop_lut5_I1_O)        0.119    38.781 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.741    39.522    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X40Y26         LUT6 (Prop_lut6_I3_O)        0.332    39.854 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.592    40.446    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X41Y28         LUT2 (Prop_lut2_I0_O)        0.124    40.570 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           2.107    42.678    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124    42.802 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_6/O
                         net (fo=3, routed)           0.593    43.395    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.124    43.519 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.154    43.673    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X59Y41         LUT5 (Prop_lut5_I4_O)        0.124    43.797 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.334    45.131    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X82Y43         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.562   158.417    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X82Y43         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[9]/C
                         clock pessimism              0.453   158.870    
                         clock uncertainty           -0.230   158.640    
    SLICE_X82Y43         FDCE (Setup_fdce_C_CE)      -0.169   158.471    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[9]
  -------------------------------------------------------------------
                         required time                        158.471    
                         arrival time                         -45.131    
  -------------------------------------------------------------------
                         slack                                113.340    

Slack (MET) :             113.409ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.041ns  (logic 10.048ns (21.824%)  route 35.993ns (78.176%))
  Logic Levels:           47  (CARRY4=16 LUT2=7 LUT3=3 LUT5=9 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 158.417 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.713    -0.979    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X59Y51         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/Q
                         net (fo=88, routed)          4.820     4.297    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[1]
    SLICE_X106Y41        LUT6 (Prop_lut6_I2_O)        0.124     4.421 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152/O
                         net (fo=1, routed)           0.000     4.421    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152_n_1
    SLICE_X106Y41        MUXF7 (Prop_muxf7_I1_O)      0.217     4.638 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90/O
                         net (fo=1, routed)           1.048     5.686    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90_n_1
    SLICE_X102Y40        LUT6 (Prop_lut6_I3_O)        0.299     5.985 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_37/O
                         net (fo=1, routed)           1.380     7.365    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_a[0]
    SLICE_X80Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.489 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry_i_15/O
                         net (fo=1, routed)           0.674     8.163    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q_reg[2]
    SLICE_X80Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.287 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_3/O
                         net (fo=15, routed)          0.977     9.264    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[30]_0[2]
    SLICE_X82Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.388 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_7/O
                         net (fo=1, routed)           0.000     9.388    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[2]
    SLICE_X82Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.768 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000     9.768    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_1
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.885 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.885    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.002    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_1
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.119 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.119    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_1
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.236 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.236    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_1
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.353    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_1
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.585 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=12, routed)          1.554    12.139    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/D[20]
    SLICE_X67Y47         LUT5 (Prop_lut5_I4_O)        0.295    12.434 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_2/O
                         net (fo=3, routed)           0.924    13.357    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[23]
    SLICE_X56Y45         LUT5 (Prop_lut5_I4_O)        0.124    13.481 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=17, routed)          1.795    15.277    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_8
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.401 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20/O
                         net (fo=1, routed)           0.000    15.401    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.975 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_5/CO[2]
                         net (fo=1, routed)           1.149    17.123    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[3].sram_addr_q_reg[3][0]_2[0]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.310    17.433 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=53, routed)          0.856    18.289    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]_6
    SLICE_X42Y43         LUT3 (Prop_lut3_I1_O)        0.116    18.405 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs[2]_i_3/O
                         net (fo=289, routed)         2.265    20.671    i_croc_soc/i_croc/i_core_data_req_blocker/block
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.356    21.027 f  i_croc_soc/i_croc/i_core_data_req_blocker/xpm_memory_base_inst_i_79/O
                         net (fo=12, routed)          1.872    22.898    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/req_blocker_to_obi_core_data_obi_req[a][addr][0]
    SLICE_X43Y38         LUT2 (Prop_lut2_I1_O)        0.326    23.224 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/counter_q[1]_i_51/O
                         net (fo=1, routed)           0.000    23.224    i_croc_soc_n_177
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.756 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.756    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_35_n_1
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.870 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.870    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_26_n_1
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.984 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.984    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q[1]_i_2__1_11[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.212 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/counter_q_reg[1]_i_8/CO[2]
                         net (fo=6, routed)           1.108    25.320    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[2]_1[0]
    SLICE_X40Y28         LUT2 (Prop_lut2_I1_O)        0.339    25.659 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_3/O
                         net (fo=18, routed)          1.040    26.700    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/sbr_port_select[2]_130[0]
    SLICE_X40Y31         LUT6 (Prop_lut6_I3_O)        0.326    27.026 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3/O
                         net (fo=4, routed)           0.599    27.625    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_3_n_1
    SLICE_X41Y29         LUT6 (Prop_lut6_I4_O)        0.124    27.749 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/counter_q[0]_i_2__0/O
                         net (fo=7, routed)           0.635    28.384    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    28.508 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2/O
                         net (fo=4, routed)           0.817    29.325    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.req_nodes_2__0
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124    29.449 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/mem_q[0][1]_i_2__1/O
                         net (fo=169, routed)         1.951    31.399    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/gen_spill_reg.a_data_q_reg[addr][8]
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124    31.523 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/gen_spill_reg.a_data_q[addr][3]_i_1__0/O
                         net (fo=9, routed)           1.145    32.668    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/counter_q_reg[1]_4
    SLICE_X44Y34         LUT2 (Prop_lut2_I1_O)        0.124    32.792 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/idx_o2_carry_i_7/O
                         net (fo=1, routed)           0.000    32.792    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/S[1]
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.342 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    33.342    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry_n_1
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.456 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.456    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__0_n_1
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.570 r  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.570    i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__1_n_1
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.684 f  i_croc_soc/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o2_carry__2/CO[3]
                         net (fo=1, routed)           0.967    34.651    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_addr_decode_dync/idx_o_2[0]
    SLICE_X45Y37         LUT5 (Prop_lut5_I4_O)        0.152    34.803 f  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/idx_o_i_3/O
                         net (fo=2, routed)           0.592    35.395    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o17_out
    SLICE_X42Y36         LUT5 (Prop_lut5_I2_O)        0.318    35.713 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_addr_decode_dync/idx_o/O
                         net (fo=21, routed)          0.501    36.214    i_croc_soc/i_user/i_obi_demux/i_counter/user_idx[0]
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.328    36.542 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.a_full_q_i_5__0/O
                         net (fo=1, routed)           0.149    36.691    i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.a_full_q_i_5__0_n_1
    SLICE_X37Y37         LUT2 (Prop_lut2_I1_O)        0.124    36.815 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.a_full_q_i_4__1/O
                         net (fo=17, routed)          0.875    37.690    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124    37.814 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_3/O
                         net (fo=6, routed)           0.848    38.662    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/user_sbr_obi_rsp[gnt]
    SLICE_X40Y30         LUT5 (Prop_lut5_I1_O)        0.119    38.781 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/counter_q[1]_i_10__0/O
                         net (fo=1, routed)           0.741    39.522    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/sbr_rsps[2][4][gnt]
    SLICE_X40Y26         LUT6 (Prop_lut6_I3_O)        0.332    39.854 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.592    40.446    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X41Y28         LUT2 (Prop_lut2_I0_O)        0.124    40.570 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           2.107    42.678    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124    42.802 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_6/O
                         net (fo=3, routed)           0.593    43.395    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.124    43.519 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.154    43.673    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X59Y41         LUT5 (Prop_lut5_I4_O)        0.124    43.797 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.266    45.062    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X82Y46         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.562   158.417    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X82Y46         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[20]/C
                         clock pessimism              0.453   158.870    
                         clock uncertainty           -0.230   158.640    
    SLICE_X82Y46         FDCE (Setup_fdce_C_CE)      -0.169   158.471    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[20]
  -------------------------------------------------------------------
                         required time                        158.471    
                         arrival time                         -45.062    
  -------------------------------------------------------------------
                         slack                                113.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/read_pointer_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.490%)  route 0.324ns (63.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.559    -0.649    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/clk_out1
    SLICE_X47Y12         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/read_pointer_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.508 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/read_pointer_q_reg[0]/Q
                         net (fo=35, routed)          0.324    -0.184    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/read_pointer_q_reg[0]_0
    SLICE_X54Y12         LUT5 (Prop_lut5_I3_O)        0.045    -0.139 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_26__0/O
                         net (fo=1, routed)           0.000    -0.139    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][6]
    SLICE_X54Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.846    -0.869    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X54Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][6]/C
                         clock pessimism              0.503    -0.366    
    SLICE_X54Y12         FDRE (Hold_fdre_C_D)         0.120    -0.246    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][6]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/g_fifo_regs[0].rdata_q_reg[0][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.227ns (46.011%)  route 0.266ns (53.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.562    -0.646    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
    SLICE_X49Y48         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDCE (Prop_fdce_C_Q)         0.128    -0.518 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][16]/Q
                         net (fo=1, routed)           0.266    -0.251    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg_n_1_[1][16]
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.099    -0.152 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/g_fifo_regs[0].rdata_q[0][16]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/rdata_d[0]_163[16]
    SLICE_X50Y48         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/g_fifo_regs[0].rdata_q_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.826    -0.889    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
    SLICE_X50Y48         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/g_fifo_regs[0].rdata_q_reg[0][16]/C
                         clock pessimism              0.503    -0.386    
    SLICE_X50Y48         FDCE (Hold_fdce_C_D)         0.120    -0.266    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/g_fifo_regs[0].rdata_q_reg[0][16]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.581    -0.627    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/clk_out1
    SLICE_X55Y41         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[6]/Q
                         net (fo=2, routed)           0.065    -0.420    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[31]_0[4]
    SLICE_X54Y41         LUT5 (Prop_lut5_I2_O)        0.045    -0.375 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[6]_i_1/O
                         net (fo=13, routed)          0.000    -0.375    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/core_instr_obi_req[a][addr][6]
    SLICE_X54Y41         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.849    -0.866    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/clk_out1
    SLICE_X54Y41         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[6]/C
                         clock pessimism              0.253    -0.614    
    SLICE_X54Y41         FDCE (Hold_fdce_C_D)         0.121    -0.493    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.581    -0.627    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/clk_out1
    SLICE_X55Y42         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[11]/Q
                         net (fo=2, routed)           0.067    -0.418    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_q_reg[31]_0[9]
    SLICE_X54Y42         LUT5 (Prop_lut5_I2_O)        0.045    -0.373 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[11]_i_1/O
                         net (fo=19, routed)          0.000    -0.373    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/core_instr_obi_req[a][addr][11]
    SLICE_X54Y42         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.849    -0.866    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/clk_out1
    SLICE_X54Y42         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[11]/C
                         clock pessimism              0.253    -0.614    
    SLICE_X54Y42         FDCE (Hold_fdce_C_D)         0.120    -0.494    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.560    -0.648    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/clk_i
    SLICE_X45Y11         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.451    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q[0]
    SLICE_X45Y11         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.827    -0.888    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/clk_i
    SLICE_X45Y11         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]/C
                         clock pessimism              0.241    -0.648    
    SLICE_X45Y11         FDCE (Hold_fdce_C_D)         0.075    -0.573    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.577    -0.631    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/clk_i
    SLICE_X83Y23         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.434    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q[0]
    SLICE_X83Y23         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.843    -0.872    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/clk_i
    SLICE_X83Y23         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[1]/C
                         clock pessimism              0.242    -0.631    
    SLICE_X83Y23         FDCE (Hold_fdce_C_D)         0.075    -0.556    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.560    -0.648    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/clk_i
    SLICE_X40Y11         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.441    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q[0]
    SLICE_X40Y11         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.827    -0.888    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/clk_i
    SLICE_X40Y11         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]/C
                         clock pessimism              0.241    -0.648    
    SLICE_X40Y11         FDCE (Hold_fdce_C_D)         0.075    -0.573    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.560    -0.648    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/clk_i
    SLICE_X40Y10         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.441    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q[0]
    SLICE_X40Y10         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.827    -0.888    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/clk_i
    SLICE_X40Y10         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[1]/C
                         clock pessimism              0.241    -0.648    
    SLICE_X40Y10         FDCE (Hold_fdce_C_D)         0.075    -0.573    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 i_rstgen/i_rstgen_bypass/synch_regs_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_rstgen/i_rstgen_bypass/synch_regs_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.001%)  route 0.318ns (65.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.557    -0.651    i_rstgen/i_rstgen_bypass/CLK
    SLICE_X42Y52         FDCE                                         r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.487 r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[1]/Q
                         net (fo=1, routed)           0.318    -0.168    i_rstgen/i_rstgen_bypass/synch_regs_q_reg_n_1_[1]
    SLICE_X43Y47         FDCE                                         r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.830    -0.885    i_rstgen/i_rstgen_bypass/CLK
    SLICE_X43Y47         FDCE                                         r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[2]/C
                         clock pessimism              0.508    -0.377    
    SLICE_X43Y47         FDCE (Hold_fdce_C_D)         0.070    -0.307    i_rstgen/i_rstgen_bypass/synch_regs_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_soc_ctrl/u_corestatus/q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_soc_ctrl_translate/r_rdata_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.579    -0.629    i_croc_soc/i_croc/i_soc_ctrl/u_corestatus/clk_out1
    SLICE_X69Y30         FDCE                                         r  i_croc_soc/i_croc/i_soc_ctrl/u_corestatus/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.488 r  i_croc_soc/i_croc/i_soc_ctrl/u_corestatus/q_reg[12]/Q
                         net (fo=1, routed)           0.058    -0.429    i_croc_soc/i_croc/i_periph_obi_cut/i_reg_a/spill_register_flushable_i/r_rdata_q_reg[31]_0[12]
    SLICE_X68Y30         LUT5 (Prop_lut5_I3_O)        0.045    -0.384 r  i_croc_soc/i_croc/i_periph_obi_cut/i_reg_a/spill_register_flushable_i/r_rdata_q[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.384    i_croc_soc/i_croc/i_soc_ctrl_translate/D[12]
    SLICE_X68Y30         FDCE                                         r  i_croc_soc/i_croc/i_soc_ctrl_translate/r_rdata_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.844    -0.871    i_croc_soc/i_croc/i_soc_ctrl_translate/clk_out1
    SLICE_X68Y30         FDCE                                         r  i_croc_soc/i_croc/i_soc_ctrl_translate/r_rdata_q_reg[12]/C
                         clock pessimism              0.256    -0.616    
    SLICE_X68Y30         FDCE (Hold_fdce_C_D)         0.092    -0.524    i_croc_soc/i_croc/i_soc_ctrl_translate/r_rdata_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { i_clkwiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X2Y5      i_croc_soc/i_croc/gen_sram_bank[0].i_sram/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X2Y6      i_croc_soc/i_croc/gen_sram_bank[1].i_sram/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         160.000     157.845    BUFGCTRL_X0Y16   i_clkwiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         160.000     158.751    MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X95Y27     counter_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X99Y27     counter_q_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X99Y27     counter_q_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X99Y27     counter_q_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X98Y27     counter_q_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X98Y27     counter_q_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       160.000     53.360     MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X95Y27     counter_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X95Y27     counter_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X99Y27     counter_q_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X99Y27     counter_q_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X99Y27     counter_q_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X99Y27     counter_q_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X99Y27     counter_q_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X99Y27     counter_q_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X98Y27     counter_q_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X98Y27     counter_q_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X95Y27     counter_q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X95Y27     counter_q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X99Y27     counter_q_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X99Y27     counter_q_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X99Y27     counter_q_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X99Y27     counter_q_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X99Y27     counter_q_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X99Y27     counter_q_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X98Y27     counter_q_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X98Y27     counter_q_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { i_clkwiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   i_clkwiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       64.859ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             64.859ns  (required time - arrival time)
  Source:                 uart_rx_i
                            (input port)
  Destination:            i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.000ns  (MaxDelay Path 70.000ns)
  Data Path Delay:        3.152ns  (logic 1.578ns (50.063%)  route 1.574ns (49.937%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       MaxDelay Path 70.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    V15                  IBUF (Prop_ibuf_I_O)         1.578     1.578 r  uart_rx_i_IBUF_inst/O
                         net (fo=1, routed)           1.574     3.152    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]_1[0]
    SLICE_X108Y59        FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   70.000    70.000    
    K17                                               0.000    70.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    70.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    71.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    66.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.681    68.536    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/clk_out1
    SLICE_X108Y59        FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]/C
                         clock pessimism              0.000    68.536    
                         clock uncertainty           -0.494    68.042    
    SLICE_X108Y59        FDCE (Setup_fdce_C_D)       -0.031    68.011    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]
  -------------------------------------------------------------------
                         required time                         68.011    
                         arrival time                          -3.152    
  -------------------------------------------------------------------
                         slack                                 64.859    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      116.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.601ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        42.638ns  (logic 0.743ns (1.743%)  route 41.895ns (98.257%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.602ns = ( 158.398 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.668    -1.024    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X46Y46         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.506 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.775     0.268    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.369 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          1.858     2.228    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124     2.352 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5048, routed)       39.263    41.614    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][31]_0
    SLICE_X83Y61         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.543   158.398    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X83Y61         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][31]/C
                         clock pessimism              0.453   158.850    
                         clock uncertainty           -0.230   158.621    
    SLICE_X83Y61         FDCE (Recov_fdce_C_CLR)     -0.405   158.216    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[19].rf_reg_q_reg[19][31]
  -------------------------------------------------------------------
                         required time                        158.216    
                         arrival time                         -41.614    
  -------------------------------------------------------------------
                         slack                                116.601    

Slack (MET) :             116.687ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        42.638ns  (logic 0.743ns (1.743%)  route 41.895ns (98.257%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.602ns = ( 158.398 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.668    -1.024    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X46Y46         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.506 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.775     0.268    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.369 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          1.858     2.228    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124     2.352 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5048, routed)       39.263    41.614    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][31]_0
    SLICE_X82Y61         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.543   158.398    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X82Y61         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][31]/C
                         clock pessimism              0.453   158.850    
                         clock uncertainty           -0.230   158.621    
    SLICE_X82Y61         FDCE (Recov_fdce_C_CLR)     -0.319   158.302    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[17].rf_reg_q_reg[17][31]
  -------------------------------------------------------------------
                         required time                        158.302    
                         arrival time                         -41.614    
  -------------------------------------------------------------------
                         slack                                116.687    

Slack (MET) :             116.748ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        42.493ns  (logic 0.743ns (1.749%)  route 41.750ns (98.251%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 158.399 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.668    -1.024    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X46Y46         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.506 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.775     0.268    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.369 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          1.858     2.228    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124     2.352 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5048, routed)       39.117    41.468    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][31]_0
    SLICE_X83Y60         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.544   158.399    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X83Y60         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][31]/C
                         clock pessimism              0.453   158.852    
                         clock uncertainty           -0.230   158.622    
    SLICE_X83Y60         FDCE (Recov_fdce_C_CLR)     -0.405   158.217    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][31]
  -------------------------------------------------------------------
                         required time                        158.217    
                         arrival time                         -41.468    
  -------------------------------------------------------------------
                         slack                                116.748    

Slack (MET) :             116.817ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        42.422ns  (logic 0.743ns (1.751%)  route 41.679ns (98.249%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.602ns = ( 158.398 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.668    -1.024    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X46Y46         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.506 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.775     0.268    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.369 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          1.858     2.228    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124     2.352 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5048, routed)       39.047    41.398    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][31]_0
    SLICE_X84Y61         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.543   158.398    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X84Y61         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][31]/C
                         clock pessimism              0.453   158.850    
                         clock uncertainty           -0.230   158.621    
    SLICE_X84Y61         FDCE (Recov_fdce_C_CLR)     -0.405   158.216    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[22].rf_reg_q_reg[22][31]
  -------------------------------------------------------------------
                         required time                        158.216    
                         arrival time                         -41.398    
  -------------------------------------------------------------------
                         slack                                116.817    

Slack (MET) :             116.822ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        42.418ns  (logic 0.743ns (1.752%)  route 41.675ns (98.248%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.602ns = ( 158.398 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.668    -1.024    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X46Y46         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.506 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.775     0.268    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.369 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          1.858     2.228    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124     2.352 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5048, routed)       39.042    41.394    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][31]_0
    SLICE_X85Y61         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.543   158.398    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X85Y61         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][18]/C
                         clock pessimism              0.453   158.850    
                         clock uncertainty           -0.230   158.621    
    SLICE_X85Y61         FDCE (Recov_fdce_C_CLR)     -0.405   158.216    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][18]
  -------------------------------------------------------------------
                         required time                        158.216    
                         arrival time                         -41.394    
  -------------------------------------------------------------------
                         slack                                116.822    

Slack (MET) :             116.822ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        42.418ns  (logic 0.743ns (1.752%)  route 41.675ns (98.248%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.602ns = ( 158.398 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.668    -1.024    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X46Y46         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.506 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.775     0.268    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.369 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          1.858     2.228    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124     2.352 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5048, routed)       39.042    41.394    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][31]_0
    SLICE_X85Y61         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.543   158.398    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X85Y61         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][31]/C
                         clock pessimism              0.453   158.850    
                         clock uncertainty           -0.230   158.621    
    SLICE_X85Y61         FDCE (Recov_fdce_C_CLR)     -0.405   158.216    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[23].rf_reg_q_reg[23][31]
  -------------------------------------------------------------------
                         required time                        158.216    
                         arrival time                         -41.394    
  -------------------------------------------------------------------
                         slack                                116.822    

Slack (MET) :             116.830ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        42.411ns  (logic 0.743ns (1.752%)  route 41.668ns (98.248%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 158.400 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.668    -1.024    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X46Y46         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.506 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.775     0.268    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.369 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          1.858     2.228    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124     2.352 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5048, routed)       39.036    41.387    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][31]_0
    SLICE_X87Y58         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.545   158.400    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X87Y58         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][18]/C
                         clock pessimism              0.453   158.852    
                         clock uncertainty           -0.230   158.623    
    SLICE_X87Y58         FDCE (Recov_fdce_C_CLR)     -0.405   158.218    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[24].rf_reg_q_reg[24][18]
  -------------------------------------------------------------------
                         required time                        158.218    
                         arrival time                         -41.387    
  -------------------------------------------------------------------
                         slack                                116.830    

Slack (MET) :             116.883ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        42.358ns  (logic 0.743ns (1.754%)  route 41.615ns (98.246%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 158.399 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.668    -1.024    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X46Y46         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.506 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.775     0.268    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.369 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          1.858     2.228    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124     2.352 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5048, routed)       38.982    41.334    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][31]_0
    SLICE_X80Y57         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.544   158.399    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X80Y57         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][25]/C
                         clock pessimism              0.453   158.852    
                         clock uncertainty           -0.230   158.622    
    SLICE_X80Y57         FDCE (Recov_fdce_C_CLR)     -0.405   158.217    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[13].rf_reg_q_reg[13][25]
  -------------------------------------------------------------------
                         required time                        158.217    
                         arrival time                         -41.334    
  -------------------------------------------------------------------
                         slack                                116.883    

Slack (MET) :             116.887ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        42.354ns  (logic 0.743ns (1.754%)  route 41.611ns (98.246%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 158.399 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.668    -1.024    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X46Y46         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.506 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.775     0.268    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.369 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          1.858     2.228    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124     2.352 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5048, routed)       38.978    41.330    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][31]_0
    SLICE_X81Y57         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.544   158.399    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X81Y57         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][25]/C
                         clock pessimism              0.453   158.852    
                         clock uncertainty           -0.230   158.622    
    SLICE_X81Y57         FDCE (Recov_fdce_C_CLR)     -0.405   158.217    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[10].rf_reg_q_reg[10][25]
  -------------------------------------------------------------------
                         required time                        158.217    
                         arrival time                         -41.330    
  -------------------------------------------------------------------
                         slack                                116.887    

Slack (MET) :             116.897ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        42.344ns  (logic 0.743ns (1.755%)  route 41.601ns (98.245%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 158.399 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.668    -1.024    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X46Y46         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.506 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.775     0.268    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.369 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          1.858     2.228    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X28Y59         LUT1 (Prop_lut1_I0_O)        0.124     2.352 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5048, routed)       38.969    41.320    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[3].rf_reg_q_reg[3][31]_0
    SLICE_X83Y59         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    K17                                               0.000   160.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   160.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   161.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   154.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   156.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   156.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.544   158.399    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/clk_out1
    SLICE_X83Y59         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][18]/C
                         clock pessimism              0.453   158.852    
                         clock uncertainty           -0.230   158.622    
    SLICE_X83Y59         FDCE (Recov_fdce_C_CLR)     -0.405   158.217    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/g_rf_flops[15].rf_reg_q_reg[15][18]
  -------------------------------------------------------------------
                         required time                        158.217    
                         arrival time                         -41.320    
  -------------------------------------------------------------------
                         slack                                116.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.220ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_ext_intr_sync/reg_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.235ns (16.187%)  route 1.217ns (83.813%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.562    -0.646    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X46Y46         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.482 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.283    -0.199    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.173 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          0.760     0.587    i_croc_soc/i_ext_intr_sync/rst_ni
    SLICE_X90Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.632 f  i_croc_soc/i_ext_intr_sync/reg_q[1]_i_1/O
                         net (fo=2, routed)           0.174     0.806    i_croc_soc/i_ext_intr_sync/reg_q[1]_i_1_n_1
    SLICE_X90Y74         FDCE                                         f  i_croc_soc/i_ext_intr_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.860    -0.855    i_croc_soc/i_ext_intr_sync/clk_i
    SLICE_X90Y74         FDCE                                         r  i_croc_soc/i_ext_intr_sync/reg_q_reg[0]/C
                         clock pessimism              0.508    -0.347    
    SLICE_X90Y74         FDCE (Remov_fdce_C_CLR)     -0.067    -0.414    i_croc_soc/i_ext_intr_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.220ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_ext_intr_sync/reg_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.235ns (16.187%)  route 1.217ns (83.813%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.562    -0.646    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X46Y46         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.482 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.283    -0.199    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.173 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          0.760     0.587    i_croc_soc/i_ext_intr_sync/rst_ni
    SLICE_X90Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.632 f  i_croc_soc/i_ext_intr_sync/reg_q[1]_i_1/O
                         net (fo=2, routed)           0.174     0.806    i_croc_soc/i_ext_intr_sync/reg_q[1]_i_1_n_1
    SLICE_X90Y74         FDCE                                         f  i_croc_soc/i_ext_intr_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.860    -0.855    i_croc_soc/i_ext_intr_sync/clk_i
    SLICE_X90Y74         FDCE                                         r  i_croc_soc/i_ext_intr_sync/reg_q_reg[1]/C
                         clock pessimism              0.508    -0.347    
    SLICE_X90Y74         FDCE (Remov_fdce_C_CLR)     -0.067    -0.414    i_croc_soc/i_ext_intr_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.238ns  (arrival time - required time)
  Source:                 i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            counter_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.212ns (14.637%)  route 1.236ns (85.363%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.563    -0.645    i_rstgen/i_rstgen_bypass/CLK
    SLICE_X43Y47         FDCE                                         r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.504 r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.325    -0.178    i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/Q[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.152 r  i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4, routed)           0.763     0.611    i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_n
    SLICE_X94Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.656 f  i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/counter_q[15]_i_2/O
                         net (fo=17, routed)          0.148     0.804    i_rstgen_n_3
    SLICE_X95Y27         FDCE                                         f  counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.870    -0.845    soc_clk
    SLICE_X95Y27         FDCE                                         r  counter_q_reg[0]/C
                         clock pessimism              0.503    -0.342    
    SLICE_X95Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.434    counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.238ns  (arrival time - required time)
  Source:                 i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            counter_q_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.212ns (14.637%)  route 1.236ns (85.363%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.563    -0.645    i_rstgen/i_rstgen_bypass/CLK
    SLICE_X43Y47         FDCE                                         r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.504 r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.325    -0.178    i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/Q[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.152 r  i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4, routed)           0.763     0.611    i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_n
    SLICE_X94Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.656 f  i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/counter_q[15]_i_2/O
                         net (fo=17, routed)          0.148     0.804    i_rstgen_n_3
    SLICE_X95Y27         FDCE                                         f  counter_q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.870    -0.845    soc_clk
    SLICE_X95Y27         FDCE                                         r  counter_q_reg[15]/C
                         clock pessimism              0.503    -0.342    
    SLICE_X95Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.434    counter_q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.254ns  (arrival time - required time)
  Source:                 i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            counter_q_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.212ns (14.253%)  route 1.275ns (85.747%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.563    -0.645    i_rstgen/i_rstgen_bypass/CLK
    SLICE_X43Y47         FDCE                                         r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.504 r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.325    -0.178    i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/Q[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.152 r  i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4, routed)           0.763     0.611    i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_n
    SLICE_X94Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.656 f  i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/counter_q[15]_i_2/O
                         net (fo=17, routed)          0.187     0.843    i_rstgen_n_3
    SLICE_X96Y26         FDCE                                         f  counter_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.868    -0.847    soc_clk
    SLICE_X96Y26         FDCE                                         r  counter_q_reg[5]/C
                         clock pessimism              0.503    -0.344    
    SLICE_X96Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.411    counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.254ns  (arrival time - required time)
  Source:                 i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            counter_q_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.212ns (14.253%)  route 1.275ns (85.747%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.563    -0.645    i_rstgen/i_rstgen_bypass/CLK
    SLICE_X43Y47         FDCE                                         r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.504 r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.325    -0.178    i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/Q[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.152 r  i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4, routed)           0.763     0.611    i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_n
    SLICE_X94Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.656 f  i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/counter_q[15]_i_2/O
                         net (fo=17, routed)          0.187     0.843    i_rstgen_n_3
    SLICE_X96Y26         FDCE                                         f  counter_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.868    -0.847    soc_clk
    SLICE_X96Y26         FDCE                                         r  counter_q_reg[6]/C
                         clock pessimism              0.503    -0.344    
    SLICE_X96Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.411    counter_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.254ns  (arrival time - required time)
  Source:                 i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            counter_q_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.212ns (14.253%)  route 1.275ns (85.747%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.563    -0.645    i_rstgen/i_rstgen_bypass/CLK
    SLICE_X43Y47         FDCE                                         r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.504 r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.325    -0.178    i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/Q[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.152 r  i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4, routed)           0.763     0.611    i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_n
    SLICE_X94Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.656 f  i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/counter_q[15]_i_2/O
                         net (fo=17, routed)          0.187     0.843    i_rstgen_n_3
    SLICE_X96Y26         FDCE                                         f  counter_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.868    -0.847    soc_clk
    SLICE_X96Y26         FDCE                                         r  counter_q_reg[7]/C
                         clock pessimism              0.503    -0.344    
    SLICE_X96Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.411    counter_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.270ns  (arrival time - required time)
  Source:                 i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            counter_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.212ns (14.097%)  route 1.292ns (85.903%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.563    -0.645    i_rstgen/i_rstgen_bypass/CLK
    SLICE_X43Y47         FDCE                                         r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.504 r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.325    -0.178    i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/Q[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.152 r  i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4, routed)           0.763     0.611    i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_n
    SLICE_X94Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.656 f  i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/counter_q[15]_i_2/O
                         net (fo=17, routed)          0.203     0.859    i_rstgen_n_3
    SLICE_X94Y26         FDCE                                         f  counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.868    -0.847    soc_clk
    SLICE_X94Y26         FDCE                                         r  counter_q_reg[1]/C
                         clock pessimism              0.503    -0.344    
    SLICE_X94Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.411    counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.270ns  (arrival time - required time)
  Source:                 i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            counter_q_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.212ns (14.097%)  route 1.292ns (85.903%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.563    -0.645    i_rstgen/i_rstgen_bypass/CLK
    SLICE_X43Y47         FDCE                                         r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.504 r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.325    -0.178    i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/Q[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.152 r  i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4, routed)           0.763     0.611    i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_n
    SLICE_X94Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.656 f  i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/counter_q[15]_i_2/O
                         net (fo=17, routed)          0.203     0.859    i_rstgen_n_3
    SLICE_X94Y26         FDCE                                         f  counter_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.868    -0.847    soc_clk
    SLICE_X94Y26         FDCE                                         r  counter_q_reg[8]/C
                         clock pessimism              0.503    -0.344    
    SLICE_X94Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.411    counter_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.278ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.235ns (15.774%)  route 1.255ns (84.226%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.562    -0.646    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X46Y46         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.482 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.283    -0.199    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.173 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          0.797     0.624    i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/rst_ni
    SLICE_X83Y23         LUT1 (Prop_lut1_I0_O)        0.045     0.669 f  i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q[1]_i_1/O
                         net (fo=2, routed)           0.175     0.844    i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q[1]_i_1_n_1
    SLICE_X82Y22         FDCE                                         f  i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.845    -0.870    i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/clk_i
    SLICE_X82Y22         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X82Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.434    i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  1.278    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       63.859ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             63.859ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_uart/i_apb_uart/SOUT_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            uart_tx_o
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            70.000ns  (MaxDelay Path 70.000ns)
  Data Path Delay:        6.952ns  (logic 4.090ns (58.827%)  route 2.862ns (41.173%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 70.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.881    -0.811    i_croc_soc/i_croc/i_uart/i_apb_uart/clk_out1
    SLICE_X109Y46        FDPE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/SOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDPE (Prop_fdpe_C_Q)         0.456    -0.355 r  i_croc_soc/i_croc/i_uart/i_apb_uart/SOUT_reg/Q
                         net (fo=1, routed)           2.862     2.507    uart_tx_o_OBUF
    W15                  OBUF (Prop_obuf_I_O)         3.634     6.141 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     6.141    uart_tx_o
    W15                                                               r  uart_tx_o (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   70.000    70.000    
                         clock pessimism              0.000    70.000    
                         output delay                -0.000    70.000    
  -------------------------------------------------------------------
                         required time                         70.000    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                 63.859    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             0 Endpoints
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_uart/i_apb_uart/SOUT_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            uart_tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.333ns  (logic 1.475ns (63.205%)  route 0.858ns (36.795%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.641    -0.567    i_croc_soc/i_croc/i_uart/i_apb_uart/clk_out1
    SLICE_X109Y46        FDPE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/SOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDPE (Prop_fdpe_C_Q)         0.141    -0.426 r  i_croc_soc/i_croc/i_uart/i_apb_uart/SOUT_reg/Q
                         net (fo=1, routed)           0.858     0.433    uart_tx_o_OBUF
    W15                  OBUF (Prop_obuf_I_O)         1.334     1.766 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.766    uart_tx_o
    W15                                                               r  uart_tx_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_jtag
  To Clock:  clk_jtag

Max Delay             0 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.227ns (30.963%)  route 0.506ns (69.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.557     2.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X48Y11         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128     2.151 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.311     2.462    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X47Y11         LUT3 (Prop_lut3_I2_O)        0.099     2.561 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_1/O
                         net (fo=1, routed)           0.195     2.756    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_d
    SLICE_X48Y11         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.793    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.822 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.825     2.647    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X48Y11         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.987ns  (logic 0.272ns (27.561%)  route 0.715ns (72.439%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.557     2.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X48Y11         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128     2.151 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.238     2.389    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X47Y12         LUT4 (Prop_lut4_I2_O)        0.099     2.488 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.271     2.759    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_initiator_state_q_reg[3]
    SLICE_X47Y15         LUT5 (Prop_lut5_I0_O)        0.045     2.804 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          0.207     3.010    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc_n_252
    SLICE_X48Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.793    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.822 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.817     2.639    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[26]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.987ns  (logic 0.272ns (27.561%)  route 0.715ns (72.439%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.557     2.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X48Y11         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128     2.151 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.238     2.389    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X47Y12         LUT4 (Prop_lut4_I2_O)        0.099     2.488 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.271     2.759    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_initiator_state_q_reg[3]
    SLICE_X47Y15         LUT5 (Prop_lut5_I0_O)        0.045     2.804 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          0.207     3.010    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc_n_252
    SLICE_X48Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.793    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.822 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.817     2.639    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[27]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.987ns  (logic 0.272ns (27.561%)  route 0.715ns (72.439%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.557     2.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X48Y11         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128     2.151 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.238     2.389    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X47Y12         LUT4 (Prop_lut4_I2_O)        0.099     2.488 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.271     2.759    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_initiator_state_q_reg[3]
    SLICE_X47Y15         LUT5 (Prop_lut5_I0_O)        0.045     2.804 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          0.207     3.010    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc_n_252
    SLICE_X48Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.793    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.822 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.817     2.639    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[28]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.987ns  (logic 0.272ns (27.561%)  route 0.715ns (72.439%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.557     2.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X48Y11         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128     2.151 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.238     2.389    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X47Y12         LUT4 (Prop_lut4_I2_O)        0.099     2.488 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.271     2.759    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_initiator_state_q_reg[3]
    SLICE_X47Y15         LUT5 (Prop_lut5_I0_O)        0.045     2.804 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          0.207     3.010    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc_n_252
    SLICE_X48Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.793    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.822 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.817     2.639    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[29]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.272ns (27.089%)  route 0.732ns (72.911%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.557     2.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X48Y11         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128     2.151 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.238     2.389    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X47Y12         LUT4 (Prop_lut4_I2_O)        0.099     2.488 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.271     2.759    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_initiator_state_q_reg[3]
    SLICE_X47Y15         LUT5 (Prop_lut5_I0_O)        0.045     2.804 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          0.224     3.027    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc_n_252
    SLICE_X53Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.793    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.822 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.813     2.635    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[16]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.272ns (27.089%)  route 0.732ns (72.911%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.557     2.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X48Y11         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128     2.151 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.238     2.389    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X47Y12         LUT4 (Prop_lut4_I2_O)        0.099     2.488 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.271     2.759    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_initiator_state_q_reg[3]
    SLICE_X47Y15         LUT5 (Prop_lut5_I0_O)        0.045     2.804 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          0.224     3.027    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc_n_252
    SLICE_X53Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.793    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.822 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.813     2.635    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[17]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.272ns (27.089%)  route 0.732ns (72.911%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.557     2.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X48Y11         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128     2.151 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.238     2.389    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X47Y12         LUT4 (Prop_lut4_I2_O)        0.099     2.488 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.271     2.759    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_initiator_state_q_reg[3]
    SLICE_X47Y15         LUT5 (Prop_lut5_I0_O)        0.045     2.804 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          0.224     3.027    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc_n_252
    SLICE_X53Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.793    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.822 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.813     2.635    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[19]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.272ns (25.977%)  route 0.775ns (74.023%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.557     2.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X48Y11         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128     2.151 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.238     2.389    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X47Y12         LUT4 (Prop_lut4_I2_O)        0.099     2.488 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.271     2.759    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_initiator_state_q_reg[3]
    SLICE_X47Y15         LUT5 (Prop_lut5_I0_O)        0.045     2.804 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          0.267     3.070    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc_n_252
    SLICE_X49Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.793    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.822 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.822     2.644    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X49Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[7]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.272ns (25.805%)  route 0.782ns (74.195%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.557     2.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X48Y11         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128     2.151 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.238     2.389    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X47Y12         LUT4 (Prop_lut4_I2_O)        0.099     2.488 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.271     2.759    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_initiator_state_q_reg[3]
    SLICE_X47Y15         LUT5 (Prop_lut5_I0_O)        0.045     2.804 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          0.274     3.077    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc_n_252
    SLICE_X51Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.272     1.793    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.822 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.816     2.638    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X51Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_jtag

Max Delay           177 Endpoints
Min Delay           177 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.244ns  (logic 1.076ns (14.853%)  route 6.168ns (85.147%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.309ns
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.666    -1.026    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X44Y9          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.570 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=7, routed)           0.866     0.296    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_clear_ack_q_reg[1]
    SLICE_X44Y11         LUT5 (Prop_lut5_I0_O)        0.124     0.420 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3/O
                         net (fo=1, routed)           0.816     1.236    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3_n_1
    SLICE_X47Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.360 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           1.102     2.462    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X44Y15         LUT6 (Prop_lut6_I5_O)        0.124     2.586 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dr_q[40]_i_6/O
                         net (fo=1, routed)           0.670     3.257    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[1]_1
    SLICE_X44Y15         LUT6 (Prop_lut6_I5_O)        0.124     3.381 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=5, routed)           0.972     4.353    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_1
    SLICE_X43Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.477 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          1.741     6.218    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_9
    SLICE_X51Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.252     3.746    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.837 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.471     5.309    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X51Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[15]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.244ns  (logic 1.076ns (14.853%)  route 6.168ns (85.147%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.309ns
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.666    -1.026    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X44Y9          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.570 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=7, routed)           0.866     0.296    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_clear_ack_q_reg[1]
    SLICE_X44Y11         LUT5 (Prop_lut5_I0_O)        0.124     0.420 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3/O
                         net (fo=1, routed)           0.816     1.236    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3_n_1
    SLICE_X47Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.360 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           1.102     2.462    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X44Y15         LUT6 (Prop_lut6_I5_O)        0.124     2.586 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dr_q[40]_i_6/O
                         net (fo=1, routed)           0.670     3.257    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[1]_1
    SLICE_X44Y15         LUT6 (Prop_lut6_I5_O)        0.124     3.381 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=5, routed)           0.972     4.353    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_1
    SLICE_X43Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.477 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          1.741     6.218    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_9
    SLICE_X51Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.252     3.746    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.837 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.471     5.309    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X51Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[16]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.244ns  (logic 1.076ns (14.853%)  route 6.168ns (85.147%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.309ns
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.666    -1.026    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X44Y9          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.570 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=7, routed)           0.866     0.296    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_clear_ack_q_reg[1]
    SLICE_X44Y11         LUT5 (Prop_lut5_I0_O)        0.124     0.420 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3/O
                         net (fo=1, routed)           0.816     1.236    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3_n_1
    SLICE_X47Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.360 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           1.102     2.462    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X44Y15         LUT6 (Prop_lut6_I5_O)        0.124     2.586 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dr_q[40]_i_6/O
                         net (fo=1, routed)           0.670     3.257    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[1]_1
    SLICE_X44Y15         LUT6 (Prop_lut6_I5_O)        0.124     3.381 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=5, routed)           0.972     4.353    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_1
    SLICE_X43Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.477 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          1.741     6.218    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_9
    SLICE_X51Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.252     3.746    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.837 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.471     5.309    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X51Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[25]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.244ns  (logic 1.076ns (14.853%)  route 6.168ns (85.147%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.309ns
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.666    -1.026    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X44Y9          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.570 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=7, routed)           0.866     0.296    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_clear_ack_q_reg[1]
    SLICE_X44Y11         LUT5 (Prop_lut5_I0_O)        0.124     0.420 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3/O
                         net (fo=1, routed)           0.816     1.236    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3_n_1
    SLICE_X47Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.360 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           1.102     2.462    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X44Y15         LUT6 (Prop_lut6_I5_O)        0.124     2.586 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dr_q[40]_i_6/O
                         net (fo=1, routed)           0.670     3.257    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[1]_1
    SLICE_X44Y15         LUT6 (Prop_lut6_I5_O)        0.124     3.381 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=5, routed)           0.972     4.353    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_1
    SLICE_X43Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.477 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          1.741     6.218    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_9
    SLICE_X51Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.252     3.746    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.837 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.471     5.309    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X51Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[26]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.125ns  (logic 1.076ns (15.102%)  route 6.049ns (84.898%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.307ns
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.666    -1.026    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X44Y9          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.570 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=7, routed)           0.866     0.296    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_clear_ack_q_reg[1]
    SLICE_X44Y11         LUT5 (Prop_lut5_I0_O)        0.124     0.420 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3/O
                         net (fo=1, routed)           0.816     1.236    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3_n_1
    SLICE_X47Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.360 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           1.102     2.462    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X44Y15         LUT6 (Prop_lut6_I5_O)        0.124     2.586 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dr_q[40]_i_6/O
                         net (fo=1, routed)           0.670     3.257    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[1]_1
    SLICE_X44Y15         LUT6 (Prop_lut6_I5_O)        0.124     3.381 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=5, routed)           0.972     4.353    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_1
    SLICE_X43Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.477 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          1.622     6.099    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_9
    SLICE_X53Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.252     3.746    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.837 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.469     5.307    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X53Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[17]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.125ns  (logic 1.076ns (15.102%)  route 6.049ns (84.898%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.307ns
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.666    -1.026    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X44Y9          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.570 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=7, routed)           0.866     0.296    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_clear_ack_q_reg[1]
    SLICE_X44Y11         LUT5 (Prop_lut5_I0_O)        0.124     0.420 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3/O
                         net (fo=1, routed)           0.816     1.236    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3_n_1
    SLICE_X47Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.360 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           1.102     2.462    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X44Y15         LUT6 (Prop_lut6_I5_O)        0.124     2.586 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dr_q[40]_i_6/O
                         net (fo=1, routed)           0.670     3.257    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[1]_1
    SLICE_X44Y15         LUT6 (Prop_lut6_I5_O)        0.124     3.381 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=5, routed)           0.972     4.353    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_1
    SLICE_X43Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.477 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          1.622     6.099    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_9
    SLICE_X53Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.252     3.746    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.837 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.469     5.307    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X53Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[18]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.125ns  (logic 1.076ns (15.102%)  route 6.049ns (84.898%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.307ns
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.666    -1.026    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X44Y9          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.570 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=7, routed)           0.866     0.296    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_clear_ack_q_reg[1]
    SLICE_X44Y11         LUT5 (Prop_lut5_I0_O)        0.124     0.420 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3/O
                         net (fo=1, routed)           0.816     1.236    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3_n_1
    SLICE_X47Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.360 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           1.102     2.462    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X44Y15         LUT6 (Prop_lut6_I5_O)        0.124     2.586 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dr_q[40]_i_6/O
                         net (fo=1, routed)           0.670     3.257    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[1]_1
    SLICE_X44Y15         LUT6 (Prop_lut6_I5_O)        0.124     3.381 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=5, routed)           0.972     4.353    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_1
    SLICE_X43Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.477 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          1.622     6.099    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_9
    SLICE_X53Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.252     3.746    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.837 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.469     5.307    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X53Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[19]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.070ns  (logic 1.076ns (15.220%)  route 5.994ns (84.780%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.666    -1.026    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X44Y9          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.570 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=7, routed)           0.866     0.296    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_clear_ack_q_reg[1]
    SLICE_X44Y11         LUT5 (Prop_lut5_I0_O)        0.124     0.420 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3/O
                         net (fo=1, routed)           0.816     1.236    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3_n_1
    SLICE_X47Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.360 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           1.102     2.462    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X44Y15         LUT6 (Prop_lut6_I5_O)        0.124     2.586 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dr_q[40]_i_6/O
                         net (fo=1, routed)           0.670     3.257    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[1]_1
    SLICE_X44Y15         LUT6 (Prop_lut6_I5_O)        0.124     3.381 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=5, routed)           0.972     4.353    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_1
    SLICE_X43Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.477 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          1.567     6.044    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_9
    SLICE_X53Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.252     3.746    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.837 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.475     5.313    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X53Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[6]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.070ns  (logic 1.076ns (15.220%)  route 5.994ns (84.780%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.666    -1.026    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X44Y9          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.570 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=7, routed)           0.866     0.296    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_clear_ack_q_reg[1]
    SLICE_X44Y11         LUT5 (Prop_lut5_I0_O)        0.124     0.420 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3/O
                         net (fo=1, routed)           0.816     1.236    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3_n_1
    SLICE_X47Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.360 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           1.102     2.462    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X44Y15         LUT6 (Prop_lut6_I5_O)        0.124     2.586 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dr_q[40]_i_6/O
                         net (fo=1, routed)           0.670     3.257    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[1]_1
    SLICE_X44Y15         LUT6 (Prop_lut6_I5_O)        0.124     3.381 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=5, routed)           0.972     4.353    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_1
    SLICE_X43Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.477 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          1.567     6.044    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_9
    SLICE_X53Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.252     3.746    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.837 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.475     5.313    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X53Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[7]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.070ns  (logic 1.076ns (15.220%)  route 5.994ns (84.780%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.666    -1.026    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X44Y9          FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.570 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=7, routed)           0.866     0.296    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_clear_ack_q_reg[1]
    SLICE_X44Y11         LUT5 (Prop_lut5_I0_O)        0.124     0.420 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3/O
                         net (fo=1, routed)           0.816     1.236    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3_n_1
    SLICE_X47Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.360 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           1.102     2.462    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X44Y15         LUT6 (Prop_lut6_I5_O)        0.124     2.586 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dr_q[40]_i_6/O
                         net (fo=1, routed)           0.670     3.257    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[1]_1
    SLICE_X44Y15         LUT6 (Prop_lut6_I5_O)        0.124     3.381 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=5, routed)           0.972     4.353    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_1
    SLICE_X43Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.477 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          1.567     6.044    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_9
    SLICE_X53Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.252     3.746    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.837 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.475     5.313    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X53Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.503ns  (logic 0.367ns (72.892%)  route 0.136ns (27.108%))
  Logic Levels:           0  
  Clock Path Skew:        7.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.944ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.493    -1.652    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X41Y9          FDPE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDPE (Prop_fdpe_C_Q)         0.367    -1.285 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/Q
                         net (fo=1, routed)           0.136    -1.148    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/serial_i
    SLICE_X40Y9          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.663     5.944    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/clk_i
    SLICE_X40Y9          FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.613ns  (logic 0.467ns (76.234%)  route 0.146ns (23.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        7.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.934ns
    Source Clock Delay      (SCD):    -1.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.483    -1.662    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X49Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.367    -1.295 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][31]/Q
                         net (fo=2, routed)           0.146    -1.149    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[31]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.100    -1.049 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_1/O
                         net (fo=1, routed)           0.000    -1.049    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][31]
    SLICE_X48Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.653     5.934    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X48Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.623ns  (logic 0.367ns (58.892%)  route 0.256ns (41.108%))
  Logic Levels:           0  
  Clock Path Skew:        7.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.945ns
    Source Clock Delay      (SCD):    -1.653ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.492    -1.653    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/clk_out1
    SLICE_X39Y11         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDCE (Prop_fdce_C_Q)         0.367    -1.286 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/Q
                         net (fo=1, routed)           0.256    -1.029    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/serial_i
    SLICE_X38Y10         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.664     5.945    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/clk_i
    SLICE_X38Y10         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.661ns  (logic 0.337ns (50.970%)  route 0.324ns (49.030%))
  Logic Levels:           0  
  Clock Path Skew:        7.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.940ns
    Source Clock Delay      (SCD):    -1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.488    -1.657    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X48Y13         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDCE (Prop_fdce_C_Q)         0.337    -1.320 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/Q
                         net (fo=44, routed)          0.324    -0.995    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/i_sync/serial_i
    SLICE_X48Y14         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.659     5.940    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/i_sync/clk_i
    SLICE_X48Y14         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.735ns  (logic 0.467ns (63.579%)  route 0.268ns (36.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        7.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.999ns
    Source Clock Delay      (SCD):    -1.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.545    -1.600    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X55Y17         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.367    -1.233 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/Q
                         net (fo=2, routed)           0.268    -0.965    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[10]
    SLICE_X54Y15         LUT5 (Prop_lut5_I0_O)        0.100    -0.865 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_22/O
                         net (fo=1, routed)           0.000    -0.865    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][10]
    SLICE_X54Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.718     5.999    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X54Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.810ns  (logic 0.467ns (57.647%)  route 0.343ns (42.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        7.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.921ns
    Source Clock Delay      (SCD):    -1.674ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.471    -1.674    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X52Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.367    -1.307 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][15]/Q
                         net (fo=2, routed)           0.343    -0.963    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[15]
    SLICE_X51Y20         LUT5 (Prop_lut5_I0_O)        0.100    -0.863 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_17/O
                         net (fo=1, routed)           0.000    -0.863    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][15]
    SLICE_X51Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.640     5.921    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X51Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][15]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.792ns  (logic 0.367ns (46.343%)  route 0.425ns (53.657%))
  Logic Levels:           0  
  Clock Path Skew:        7.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.942ns
    Source Clock Delay      (SCD):    -1.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.490    -1.655    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/clk_out1
    SLICE_X41Y13         FDPE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDPE (Prop_fdpe_C_Q)         0.367    -1.288 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/Q
                         net (fo=1, routed)           0.425    -0.863    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/serial_i
    SLICE_X38Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.661     5.942    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/clk_i
    SLICE_X38Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.833ns  (logic 0.467ns (56.082%)  route 0.366ns (43.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        7.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.932ns
    Source Clock Delay      (SCD):    -1.664ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.481    -1.664    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X48Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.367    -1.297 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][27]/Q
                         net (fo=2, routed)           0.366    -0.931    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[27]
    SLICE_X48Y20         LUT5 (Prop_lut5_I0_O)        0.100    -0.831 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_5/O
                         net (fo=1, routed)           0.000    -0.831    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][27]
    SLICE_X48Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.651     5.932    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][27]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.835ns  (logic 0.418ns (50.058%)  route 0.417ns (49.942%))
  Logic Levels:           0  
  Clock Path Skew:        7.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.942ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.493    -1.652    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/clk_out1
    SLICE_X42Y10         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDCE (Prop_fdce_C_Q)         0.418    -1.234 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/Q
                         net (fo=1, routed)           0.417    -0.816    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/serial_i
    SLICE_X45Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.661     5.942    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/clk_i
    SLICE_X45Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.847ns  (logic 0.467ns (55.151%)  route 0.380ns (44.849%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        7.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.922ns
    Source Clock Delay      (SCD):    -1.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.483    -1.662    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X49Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.367    -1.295 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][20]/Q
                         net (fo=2, routed)           0.380    -0.915    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[20]
    SLICE_X51Y19         LUT5 (Prop_lut5_I0_O)        0.100    -0.815 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_12/O
                         net (fo=1, routed)           0.000    -0.815    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][20]
    SLICE_X51Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.641     5.922    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X51Y19         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][20]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             0 Endpoints
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.345ns (34.597%)  route 0.652ns (65.403%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    V15                  IBUF (Prop_ibuf_I_O)         0.345     0.345 r  uart_rx_i_IBUF_inst/O
                         net (fo=1, routed)           0.652     0.997    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]_1[0]
    SLICE_X108Y59        FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.904    -0.811    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/clk_out1
    SLICE_X108Y59        FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_jtag
  To Clock:  clk_out1_clk_wiz_0

Max Delay           753 Endpoints
Min Delay           753 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/state_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.424ns  (logic 1.681ns (16.126%)  route 8.743ns (83.874%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -7.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns
    Source Clock Delay      (SCD):    5.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.662     5.943    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X39Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.456     6.399 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           0.851     7.250    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[1]
    SLICE_X39Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.374 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           1.073     8.447    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X48Y13         LUT5 (Prop_lut5_I2_O)        0.124     8.571 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=7, routed)           0.843     9.414    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[0]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.154     9.568 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3/O
                         net (fo=14, routed)          1.435    11.004    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3_n_1
    SLICE_X57Y18         LUT2 (Prop_lut2_I0_O)        0.327    11.331 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=46, routed)          1.598    12.929    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X59Y19         LUT6 (Prop_lut6_I1_O)        0.124    13.053 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/sbaddr_q[63]_i_3/O
                         net (fo=22, routed)          1.886    14.939    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/state_q[2]_i_2
    SLICE_X58Y24         LUT6 (Prop_lut6_I3_O)        0.124    15.063 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/state_q[2]_i_4/O
                         net (fo=1, routed)           0.728    15.791    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/state_q_reg[2]_0
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124    15.915 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/state_q[2]_i_2/O
                         net (fo=3, routed)           0.328    16.243    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/state_q[2]_i_2_n_1
    SLICE_X56Y22         LUT6 (Prop_lut6_I3_O)        0.124    16.367 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/state_q[2]_i_1/O
                         net (fo=1, routed)           0.000    16.367    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/state_q[2]_i_1_n_1
    SLICE_X56Y22         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.540    -1.605    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/clk_out1
    SLICE_X56Y22         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/state_q_reg[2]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/state_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.421ns  (logic 1.681ns (16.131%)  route 8.740ns (83.869%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -7.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns
    Source Clock Delay      (SCD):    5.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.662     5.943    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X39Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.456     6.399 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           0.851     7.250    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[1]
    SLICE_X39Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.374 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           1.073     8.447    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X48Y13         LUT5 (Prop_lut5_I2_O)        0.124     8.571 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=7, routed)           0.843     9.414    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[0]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.154     9.568 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3/O
                         net (fo=14, routed)          1.435    11.004    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3_n_1
    SLICE_X57Y18         LUT2 (Prop_lut2_I0_O)        0.327    11.331 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=46, routed)          1.598    12.929    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X59Y19         LUT6 (Prop_lut6_I1_O)        0.124    13.053 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/sbaddr_q[63]_i_3/O
                         net (fo=22, routed)          1.886    14.939    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/state_q[2]_i_2
    SLICE_X58Y24         LUT6 (Prop_lut6_I3_O)        0.124    15.063 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/state_q[2]_i_4/O
                         net (fo=1, routed)           0.728    15.791    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/state_q_reg[2]_0
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124    15.915 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/state_q[2]_i_2/O
                         net (fo=3, routed)           0.325    16.240    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/state_q[2]_i_2_n_1
    SLICE_X56Y22         LUT6 (Prop_lut6_I3_O)        0.124    16.364 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/state_q[0]_i_1/O
                         net (fo=1, routed)           0.000    16.364    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/state_q[0]_i_1_n_1
    SLICE_X56Y22         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.540    -1.605    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/clk_out1
    SLICE_X56Y22         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/state_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/state_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.421ns  (logic 1.681ns (16.131%)  route 8.740ns (83.869%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -7.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns
    Source Clock Delay      (SCD):    5.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.662     5.943    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X39Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.456     6.399 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           0.851     7.250    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[1]
    SLICE_X39Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.374 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           1.073     8.447    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X48Y13         LUT5 (Prop_lut5_I2_O)        0.124     8.571 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=7, routed)           0.843     9.414    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[0]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.154     9.568 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3/O
                         net (fo=14, routed)          1.435    11.004    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3_n_1
    SLICE_X57Y18         LUT2 (Prop_lut2_I0_O)        0.327    11.331 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=46, routed)          1.598    12.929    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X59Y19         LUT6 (Prop_lut6_I1_O)        0.124    13.053 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/sbaddr_q[63]_i_3/O
                         net (fo=22, routed)          1.886    14.939    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/state_q[2]_i_2
    SLICE_X58Y24         LUT6 (Prop_lut6_I3_O)        0.124    15.063 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/state_q[2]_i_4/O
                         net (fo=1, routed)           0.728    15.791    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/state_q_reg[2]_0
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124    15.915 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/state_q[2]_i_2/O
                         net (fo=3, routed)           0.324    16.240    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/state_q[2]_i_2_n_1
    SLICE_X56Y22         LUT5 (Prop_lut5_I2_O)        0.124    16.364 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/state_q[1]_i_1/O
                         net (fo=1, routed)           0.000    16.364    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/state_q[1]_i_1_n_1
    SLICE_X56Y22         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.540    -1.605    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/clk_out1
    SLICE_X56Y22         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_sba/state_q_reg[1]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.909ns  (logic 1.657ns (16.722%)  route 8.252ns (83.278%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -7.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns
    Source Clock Delay      (SCD):    5.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.662     5.943    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X39Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.456     6.399 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           0.851     7.250    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[1]
    SLICE_X39Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.374 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           1.073     8.447    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X48Y13         LUT5 (Prop_lut5_I2_O)        0.124     8.571 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=7, routed)           0.843     9.414    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[0]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.154     9.568 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3/O
                         net (fo=14, routed)          1.435    11.004    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3_n_1
    SLICE_X57Y18         LUT2 (Prop_lut2_I0_O)        0.327    11.331 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=46, routed)          0.772    12.103    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X60Y17         LUT4 (Prop_lut4_I3_O)        0.118    12.221 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2/O
                         net (fo=6, routed)           0.979    13.200    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2_n_1
    SLICE_X60Y14         LUT5 (Prop_lut5_I0_O)        0.354    13.554 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[3][31]_i_1/O
                         net (fo=32, routed)          2.298    15.852    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][0]_0[0]
    SLICE_X80Y19         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.551    -1.594    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X80Y19         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[3][31]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.828ns  (logic 1.629ns (16.575%)  route 8.199ns (83.425%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -7.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns
    Source Clock Delay      (SCD):    5.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.662     5.943    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X39Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.456     6.399 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           0.851     7.250    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[1]
    SLICE_X39Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.374 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           1.073     8.447    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X48Y13         LUT5 (Prop_lut5_I2_O)        0.124     8.571 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=7, routed)           0.843     9.414    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[0]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.154     9.568 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3/O
                         net (fo=14, routed)          1.435    11.004    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3_n_1
    SLICE_X57Y18         LUT2 (Prop_lut2_I0_O)        0.327    11.331 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=46, routed)          0.772    12.103    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X60Y17         LUT4 (Prop_lut4_I3_O)        0.118    12.221 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2/O
                         net (fo=6, routed)           1.121    13.342    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2_n_1
    SLICE_X61Y13         LUT5 (Prop_lut5_I0_O)        0.326    13.668 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_1/O
                         net (fo=32, routed)          2.103    15.771    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][0]_0[0]
    SLICE_X76Y20         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.550    -1.595    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X76Y20         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][5]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.807ns  (logic 1.629ns (16.611%)  route 8.178ns (83.389%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -7.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns
    Source Clock Delay      (SCD):    5.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.662     5.943    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X39Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.456     6.399 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           0.851     7.250    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[1]
    SLICE_X39Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.374 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           1.073     8.447    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X48Y13         LUT5 (Prop_lut5_I2_O)        0.124     8.571 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=7, routed)           0.843     9.414    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[0]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.154     9.568 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3/O
                         net (fo=14, routed)          1.435    11.004    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3_n_1
    SLICE_X57Y18         LUT2 (Prop_lut2_I0_O)        0.327    11.331 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=46, routed)          0.772    12.103    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X60Y17         LUT4 (Prop_lut4_I3_O)        0.118    12.221 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2/O
                         net (fo=6, routed)           1.121    13.342    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2_n_1
    SLICE_X61Y13         LUT5 (Prop_lut5_I0_O)        0.326    13.668 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_1/O
                         net (fo=32, routed)          2.082    15.750    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][0]_0[0]
    SLICE_X77Y19         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.550    -1.595    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X77Y19         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][10]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.807ns  (logic 1.629ns (16.611%)  route 8.178ns (83.389%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -7.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns
    Source Clock Delay      (SCD):    5.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.662     5.943    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X39Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.456     6.399 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           0.851     7.250    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[1]
    SLICE_X39Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.374 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           1.073     8.447    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X48Y13         LUT5 (Prop_lut5_I2_O)        0.124     8.571 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=7, routed)           0.843     9.414    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[0]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.154     9.568 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3/O
                         net (fo=14, routed)          1.435    11.004    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3_n_1
    SLICE_X57Y18         LUT2 (Prop_lut2_I0_O)        0.327    11.331 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=46, routed)          0.772    12.103    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X60Y17         LUT4 (Prop_lut4_I3_O)        0.118    12.221 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2/O
                         net (fo=6, routed)           1.121    13.342    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2_n_1
    SLICE_X61Y13         LUT5 (Prop_lut5_I0_O)        0.326    13.668 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_1/O
                         net (fo=32, routed)          2.082    15.750    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][0]_0[0]
    SLICE_X77Y19         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.550    -1.595    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X77Y19         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][2]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.807ns  (logic 1.629ns (16.611%)  route 8.178ns (83.389%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -7.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns
    Source Clock Delay      (SCD):    5.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.662     5.943    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X39Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.456     6.399 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           0.851     7.250    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[1]
    SLICE_X39Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.374 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           1.073     8.447    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X48Y13         LUT5 (Prop_lut5_I2_O)        0.124     8.571 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=7, routed)           0.843     9.414    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[0]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.154     9.568 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3/O
                         net (fo=14, routed)          1.435    11.004    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3_n_1
    SLICE_X57Y18         LUT2 (Prop_lut2_I0_O)        0.327    11.331 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=46, routed)          0.772    12.103    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X60Y17         LUT4 (Prop_lut4_I3_O)        0.118    12.221 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2/O
                         net (fo=6, routed)           1.121    13.342    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2_n_1
    SLICE_X61Y13         LUT5 (Prop_lut5_I0_O)        0.326    13.668 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_1/O
                         net (fo=32, routed)          2.082    15.750    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][0]_0[0]
    SLICE_X77Y19         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.550    -1.595    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X77Y19         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][31]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.807ns  (logic 1.629ns (16.611%)  route 8.178ns (83.389%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -7.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns
    Source Clock Delay      (SCD):    5.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.662     5.943    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X39Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.456     6.399 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           0.851     7.250    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[1]
    SLICE_X39Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.374 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           1.073     8.447    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X48Y13         LUT5 (Prop_lut5_I2_O)        0.124     8.571 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=7, routed)           0.843     9.414    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[0]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.154     9.568 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3/O
                         net (fo=14, routed)          1.435    11.004    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3_n_1
    SLICE_X57Y18         LUT2 (Prop_lut2_I0_O)        0.327    11.331 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=46, routed)          0.772    12.103    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X60Y17         LUT4 (Prop_lut4_I3_O)        0.118    12.221 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2/O
                         net (fo=6, routed)           1.121    13.342    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2_n_1
    SLICE_X61Y13         LUT5 (Prop_lut5_I0_O)        0.326    13.668 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_1/O
                         net (fo=32, routed)          2.082    15.750    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][0]_0[0]
    SLICE_X77Y19         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.550    -1.595    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X77Y19         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][4]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.807ns  (logic 1.629ns (16.611%)  route 8.178ns (83.389%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -7.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns
    Source Clock Delay      (SCD):    5.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.614     4.180    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.281 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.662     5.943    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X39Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.456     6.399 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           0.851     7.250    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[1]
    SLICE_X39Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.374 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           1.073     8.447    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X48Y13         LUT5 (Prop_lut5_I2_O)        0.124     8.571 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=7, routed)           0.843     9.414    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[0]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.154     9.568 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3/O
                         net (fo=14, routed)          1.435    11.004    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/mem_q[0][1]_i_3_n_1
    SLICE_X57Y18         LUT2 (Prop_lut2_I0_O)        0.327    11.331 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=46, routed)          0.772    12.103    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X60Y17         LUT4 (Prop_lut4_I3_O)        0.118    12.221 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2/O
                         net (fo=6, routed)           1.121    13.342    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_2_n_1
    SLICE_X61Y13         LUT5 (Prop_lut5_I0_O)        0.326    13.668 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_1/O
                         net (fo=32, routed)          2.082    15.750    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][0]_0[0]
    SLICE_X77Y19         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.550    -1.595    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X77Y19         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.682%)  route 0.058ns (29.318%))
  Logic Levels:           0  
  Clock Path Skew:        -2.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.558     2.024    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X41Y10         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE (Prop_fdre_C_Q)         0.141     2.165 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/Q
                         net (fo=1, routed)           0.058     2.224    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/serial_i
    SLICE_X40Y10         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.827    -0.888    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/clk_i
    SLICE_X40Y10         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.628%)  route 0.135ns (51.372%))
  Logic Levels:           0  
  Clock Path Skew:        -2.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.557     2.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X48Y11         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128     2.151 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.135     2.287    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/i_sync/serial_i
    SLICE_X48Y12         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.825    -0.890    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/i_sync/clk_i
    SLICE_X48Y12         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.302%)  route 0.139ns (49.698%))
  Logic Levels:           0  
  Clock Path Skew:        -2.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.557     2.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X45Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y12         FDRE (Prop_fdre_C_Q)         0.141     2.164 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/Q
                         net (fo=1, routed)           0.139     2.304    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/serial_i
    SLICE_X45Y11         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.827    -0.888    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/clk_i
    SLICE_X45Y11         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.485%)  route 0.116ns (41.515%))
  Logic Levels:           0  
  Clock Path Skew:        -2.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.557     2.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164     2.187 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/Q
                         net (fo=1, routed)           0.116     2.304    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/serial_i
    SLICE_X42Y12         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.825    -0.890    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/clk_i
    SLICE_X42Y12         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.555     2.021    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141     2.162 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/Q
                         net (fo=2, routed)           0.097     2.259    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[1]
    SLICE_X49Y15         LUT5 (Prop_lut5_I0_O)        0.045     2.304 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[op]_inferred_i_1/O
                         net (fo=1, routed)           0.000     2.304    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[op][1]
    SLICE_X49Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.823    -0.892    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X49Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.988%)  route 0.100ns (35.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.552     2.018    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.141     2.159 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/Q
                         net (fo=2, routed)           0.100     2.260    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[14]
    SLICE_X50Y15         LUT5 (Prop_lut5_I0_O)        0.045     2.305 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_18__0/O
                         net (fo=1, routed)           0.000     2.305    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][14]
    SLICE_X50Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.819    -0.896    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X50Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.635%)  route 0.060ns (22.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.573     2.039    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X54Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.164     2.203 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/Q
                         net (fo=2, routed)           0.060     2.264    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[17]
    SLICE_X55Y18         LUT5 (Prop_lut5_I0_O)        0.045     2.309 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_15__0/O
                         net (fo=1, routed)           0.000     2.309    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][17]
    SLICE_X55Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.841    -0.874    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X55Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.635%)  route 0.060ns (22.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.575     2.041    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.164     2.205 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/Q
                         net (fo=2, routed)           0.060     2.266    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[9]
    SLICE_X55Y16         LUT5 (Prop_lut5_I0_O)        0.045     2.311 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_23__0/O
                         net (fo=1, routed)           0.000     2.311    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][9]
    SLICE_X55Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.843    -0.872    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X55Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.182%)  route 0.139ns (42.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.552     2.018    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.141     2.159 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/Q
                         net (fo=2, routed)           0.139     2.299    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[18]
    SLICE_X53Y15         LUT5 (Prop_lut5_I0_O)        0.045     2.344 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_14__0/O
                         net (fo=1, routed)           0.000     2.344    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][18]
    SLICE_X53Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.819    -0.896    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X53Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.930%)  route 0.094ns (31.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.816ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.108     1.441    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.467 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.575     2.041    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.164     2.205 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/Q
                         net (fo=2, routed)           0.094     2.300    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[10]
    SLICE_X55Y16         LUT5 (Prop_lut5_I0_O)        0.045     2.345 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_22__0/O
                         net (fo=1, routed)           0.000     2.345    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][10]
    SLICE_X55Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.843    -0.872    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X55Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Max Delay             0 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.774ns  (logic 0.467ns (60.353%)  route 0.307ns (39.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.968ns
    Source Clock Delay      (SCD):    -1.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.549    -1.596    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X56Y14         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDRE (Prop_fdre_C_Q)         0.367    -1.229 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/Q
                         net (fo=2, routed)           0.307    -0.922    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][2]
    SLICE_X56Y14         LUT5 (Prop_lut5_I0_O)        0.100    -0.822 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_30__0/O
                         net (fo=1, routed)           0.000    -0.822    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][2]
    SLICE_X56Y14         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.724    -0.968    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X56Y14         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.886ns  (logic 0.467ns (52.705%)  route 0.419ns (47.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.049ns
    Source Clock Delay      (SCD):    -1.674ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.471    -1.674    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X52Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.367    -1.307 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][23]/Q
                         net (fo=2, routed)           0.419    -0.887    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][23]
    SLICE_X52Y20         LUT5 (Prop_lut5_I0_O)        0.100    -0.787 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_9__0/O
                         net (fo=1, routed)           0.000    -0.787    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][23]
    SLICE_X52Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.643    -1.049    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X52Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][23]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.467ns (52.930%)  route 0.415ns (47.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.043ns
    Source Clock Delay      (SCD):    -1.669ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.476    -1.669    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X53Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDRE (Prop_fdre_C_Q)         0.367    -1.302 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][21]/Q
                         net (fo=2, routed)           0.415    -0.886    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][21]
    SLICE_X53Y15         LUT5 (Prop_lut5_I0_O)        0.100    -0.786 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_11__0/O
                         net (fo=1, routed)           0.000    -0.786    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][21]
    SLICE_X53Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.649    -1.043    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X53Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][21]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.467ns (52.934%)  route 0.415ns (47.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.036ns
    Source Clock Delay      (SCD):    -1.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.483    -1.662    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X49Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.367    -1.295 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][20]/Q
                         net (fo=2, routed)           0.415    -0.879    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][20]
    SLICE_X49Y18         LUT5 (Prop_lut5_I0_O)        0.100    -0.779 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_12__0/O
                         net (fo=1, routed)           0.000    -0.779    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][20]
    SLICE_X49Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.656    -1.036    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X49Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][20]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.883ns  (logic 0.467ns (52.870%)  route 0.416ns (47.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.036ns
    Source Clock Delay      (SCD):    -1.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.483    -1.662    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X49Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.367    -1.295 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/Q
                         net (fo=2, routed)           0.416    -0.878    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][24]
    SLICE_X49Y18         LUT5 (Prop_lut5_I0_O)        0.100    -0.778 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_8__0/O
                         net (fo=1, routed)           0.000    -0.778    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][24]
    SLICE_X49Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.656    -1.036    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X49Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.886ns  (logic 0.467ns (52.705%)  route 0.419ns (47.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.039ns
    Source Clock Delay      (SCD):    -1.664ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.481    -1.664    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X48Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.367    -1.297 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][27]/Q
                         net (fo=2, routed)           0.419    -0.877    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][27]
    SLICE_X48Y21         LUT5 (Prop_lut5_I0_O)        0.100    -0.777 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_5__0/O
                         net (fo=1, routed)           0.000    -0.777    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][27]
    SLICE_X48Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.653    -1.039    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X48Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][27]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.899ns  (logic 0.467ns (51.958%)  route 0.432ns (48.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.049ns
    Source Clock Delay      (SCD):    -1.674ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.471    -1.674    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X52Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.367    -1.307 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][16]/Q
                         net (fo=2, routed)           0.432    -0.875    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][16]
    SLICE_X52Y20         LUT5 (Prop_lut5_I0_O)        0.100    -0.775 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_16__0/O
                         net (fo=1, routed)           0.000    -0.775    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][16]
    SLICE_X52Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.643    -1.049    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X52Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][16]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.899ns  (logic 0.467ns (51.962%)  route 0.432ns (48.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.039ns
    Source Clock Delay      (SCD):    -1.664ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.481    -1.664    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X48Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.367    -1.297 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/Q
                         net (fo=2, routed)           0.432    -0.865    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][18]
    SLICE_X48Y21         LUT5 (Prop_lut5_I0_O)        0.100    -0.765 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_14__0/O
                         net (fo=1, routed)           0.000    -0.765    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][18]
    SLICE_X48Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.653    -1.039    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X48Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.866ns  (logic 0.518ns (59.840%)  route 0.348ns (40.160%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    -1.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.548    -1.597    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X54Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.418    -1.179 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/Q
                         net (fo=2, routed)           0.348    -0.831    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[resp][1]_1[0]
    SLICE_X54Y13         LUT5 (Prop_lut5_I0_O)        0.100    -0.731 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[resp]_inferred_i_2/O
                         net (fo=1, routed)           0.000    -0.731    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[resp][0]
    SLICE_X54Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.723    -0.969    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X54Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.955ns  (logic 0.518ns (54.227%)  route 0.437ns (45.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.050ns
    Source Clock Delay      (SCD):    -1.675ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.470    -1.675    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X50Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDRE (Prop_fdre_C_Q)         0.418    -1.257 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][30]/Q
                         net (fo=2, routed)           0.437    -0.819    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][30]
    SLICE_X50Y21         LUT5 (Prop_lut5_I0_O)        0.100    -0.719 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_2__0/O
                         net (fo=1, routed)           0.000    -0.719    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][30]
    SLICE_X50Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.642    -1.050    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X50Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][30]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  clk_out1_clk_wiz_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio_i[1]
                            (input port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.529ns  (logic 1.655ns (25.355%)  route 4.874ns (74.645%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    W13                                               0.000     0.000 r  gpio_i[1] (IN)
                         net (fo=0)                   0.000     0.000    gpio_i[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  gpio_i_IBUF[1]_inst/O
                         net (fo=1, routed)           4.274     5.805    i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_i_IBUF[1]
    SLICE_X81Y24         LUT3 (Prop_lut3_I2_O)        0.124     5.929 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gen_gpios[1].i_sync_i_1/O
                         net (fo=1, routed)           0.600     6.529    i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/serial_i
    SLICE_X82Y24         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.545    -1.600    i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/clk_i
    SLICE_X82Y24         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 gpio_i[2]
                            (input port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.706ns  (logic 1.654ns (28.988%)  route 4.052ns (71.012%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    T16                                               0.000     0.000 r  gpio_i[2] (IN)
                         net (fo=0)                   0.000     0.000    gpio_i[2]
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  gpio_i_IBUF[2]_inst/O
                         net (fo=1, routed)           3.407     4.937    i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_i_IBUF[2]
    SLICE_X83Y23         LUT3 (Prop_lut3_I2_O)        0.124     5.061 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gen_gpios[2].i_sync_i_1/O
                         net (fo=1, routed)           0.645     5.706    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/serial_i
    SLICE_X83Y23         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.547    -1.598    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/clk_i
    SLICE_X83Y23         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 gpio_i[0]
                            (input port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.193ns  (logic 1.604ns (30.884%)  route 3.589ns (69.116%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    P15                                               0.000     0.000 r  gpio_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gpio_i[0]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  gpio_i_IBUF[0]_inst/O
                         net (fo=1, routed)           3.119     4.599    i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_i_IBUF[0]
    SLICE_X79Y22         LUT3 (Prop_lut3_I2_O)        0.124     4.723 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gen_gpios[0].i_sync_i_1/O
                         net (fo=1, routed)           0.469     5.193    i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/serial_i
    SLICE_X82Y22         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.548    -1.597    i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/clk_i
    SLICE_X82Y22         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio_i[0]
                            (input port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.863ns  (logic 0.293ns (15.700%)  route 1.571ns (84.300%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    P15                                               0.000     0.000 r  gpio_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gpio_i[0]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  gpio_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.387     1.635    i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_i_IBUF[0]
    SLICE_X79Y22         LUT3 (Prop_lut3_I2_O)        0.045     1.680 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gen_gpios[0].i_sync_i_1/O
                         net (fo=1, routed)           0.183     1.863    i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/serial_i
    SLICE_X82Y22         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.845    -0.870    i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/clk_i
    SLICE_X82Y22         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 gpio_i[2]
                            (input port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.144ns  (logic 0.342ns (15.977%)  route 1.801ns (84.023%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    T16                                               0.000     0.000 r  gpio_i[2] (IN)
                         net (fo=0)                   0.000     0.000    gpio_i[2]
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  gpio_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.520     1.817    i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_i_IBUF[2]
    SLICE_X83Y23         LUT3 (Prop_lut3_I2_O)        0.045     1.862 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gen_gpios[2].i_sync_i_1/O
                         net (fo=1, routed)           0.281     2.144    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/serial_i
    SLICE_X83Y23         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.843    -0.872    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/clk_i
    SLICE_X83Y23         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 gpio_i[1]
                            (input port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.435ns  (logic 0.344ns (14.115%)  route 2.092ns (85.885%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    W13                                               0.000     0.000 r  gpio_i[1] (IN)
                         net (fo=0)                   0.000     0.000    gpio_i[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  gpio_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.892     2.190    i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_i_IBUF[1]
    SLICE_X81Y24         LUT3 (Prop_lut3_I2_O)        0.045     2.235 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gen_gpios[1].i_sync_i_1/O
                         net (fo=1, routed)           0.200     2.435    i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/serial_i
    SLICE_X82Y24         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.842    -0.873    i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/clk_i
    SLICE_X82Y24         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            status_o
                            (output port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.321ns  (logic 5.894ns (27.643%)  route 15.427ns (72.357%))
  Logic Levels:           12  (LUT2=2 LUT4=2 LUT5=1 LUT6=6 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.712    -0.980    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X54Y50         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.462 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[28]/Q
                         net (fo=17, routed)          2.857     2.395    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id[28]
    SLICE_X80Y37         LUT4 (Prop_lut4_I3_O)        0.150     2.545 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/stored_addr_q[5]_i_11/O
                         net (fo=2, routed)           0.677     3.222    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/stored_addr_q[5]_i_11_n_1
    SLICE_X81Y37         LUT6 (Prop_lut6_I5_O)        0.326     3.548 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/stored_addr_q[5]_i_6/O
                         net (fo=2, routed)           0.987     4.535    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/stored_addr_q[5]_i_6_n_1
    SLICE_X73Y36         LUT2 (Prop_lut2_I1_O)        0.124     4.659 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_7/O
                         net (fo=4, routed)           1.055     5.715    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/exc_req_q_i_7_n_1
    SLICE_X66Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.839 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/ctrl_fsm_cs[1]_i_7/O
                         net (fo=3, routed)           0.806     6.645    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_dcsr_csr/ctrl_fsm_cs_reg[1]_0
    SLICE_X67Y40         LUT6 (Prop_lut6_I5_O)        0.124     6.769 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_dcsr_csr/instr_valid_id_q_i_8/O
                         net (fo=2, routed)           0.582     7.351    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs[3]_i_6_0
    SLICE_X62Y40         LUT4 (Prop_lut4_I3_O)        0.124     7.475 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/instr_valid_id_q_i_4/O
                         net (fo=4, routed)           0.580     8.055    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/instr_valid_id_q_i_4_n_1
    SLICE_X59Y42         LUT2 (Prop_lut2_I1_O)        0.119     8.174 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/valid_q[1]_i_13/O
                         net (fo=1, routed)           0.266     8.439    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/valid_q[1]_i_13_n_1
    SLICE_X59Y42         LUT6 (Prop_lut6_I2_O)        0.332     8.771 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/valid_q[1]_i_7/O
                         net (fo=1, routed)           0.312     9.083    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/valid_q[1]_i_7_n_1
    SLICE_X58Y43         LUT6 (Prop_lut6_I5_O)        0.124     9.207 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/valid_q[1]_i_4/O
                         net (fo=107, routed)         0.882    10.090    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/pc_set
    SLICE_X50Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.214 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/core_busy_o_i_2/O
                         net (fo=16, routed)          1.507    11.720    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i_n_98
    SLICE_X56Y45         LUT6 (Prop_lut6_I4_O)        0.124    11.844 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/core_busy_o/O
                         net (fo=1, routed)           4.916    16.760    status_o_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.581    20.341 r  status_o_OBUF_inst/O
                         net (fo=0)                   0.000    20.341    status_o
    M14                                                               r  status_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[out][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            gpio_o[1]
                            (output port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.069ns  (logic 4.080ns (33.808%)  route 7.989ns (66.192%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.720    -0.972    i_croc_soc/i_croc/i_gpio/i_reg_file/clk_out1
    SLICE_X81Y23         FDCE                                         r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[out][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y23         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[out][1]/Q
                         net (fo=3, routed)           1.064     0.548    i_croc_soc/i_croc/i_gpio/i_reg_file/Q[1]
    SLICE_X81Y24         LUT3 (Prop_lut3_I2_O)        0.124     0.672 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           6.925     7.597    gpio_o_OBUF[1]
    G14                  OBUF (Prop_obuf_I_O)         3.500    11.097 r  gpio_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.097    gpio_o[1]
    G14                                                               r  gpio_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[dir][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            gpio_o[2]
                            (output port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.736ns  (logic 4.070ns (34.680%)  route 7.666ns (65.320%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.721    -0.971    i_croc_soc/i_croc/i_gpio/i_reg_file/clk_out1
    SLICE_X81Y22         FDCE                                         r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[dir][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y22         FDCE (Prop_fdce_C_Q)         0.456    -0.515 r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[dir][2]/Q
                         net (fo=7, routed)           0.873     0.358    i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[dir][2]_0
    SLICE_X82Y23         LUT3 (Prop_lut3_I0_O)        0.124     0.482 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           6.793     7.275    gpio_o_OBUF[2]
    D18                  OBUF (Prop_obuf_I_O)         3.490    10.765 r  gpio_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.765    gpio_o[2]
    D18                                                               r  gpio_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[out][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            gpio_o[0]
                            (output port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.276ns  (logic 4.163ns (40.508%)  route 6.114ns (59.492%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.717    -0.975    i_croc_soc/i_croc/i_gpio/i_reg_file/clk_out1
    SLICE_X78Y23         FDCE                                         r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[out][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y23         FDCE (Prop_fdce_C_Q)         0.456    -0.519 r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[out][0]/Q
                         net (fo=3, routed)           0.962     0.443    i_croc_soc/i_croc/i_gpio/i_reg_file/Q[0]
    SLICE_X80Y22         LUT3 (Prop_lut3_I2_O)        0.124     0.567 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.152     5.718    gpio_o_OBUF[0]
    M15                  OBUF (Prop_obuf_I_O)         3.583     9.301 r  gpio_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.301    gpio_o[0]
    M15                                                               r  gpio_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[dir][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            gpio_o[0]
                            (output port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.710ns  (logic 1.469ns (39.604%)  route 2.240ns (60.396%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.578    -0.630    i_croc_soc/i_croc/i_gpio/i_reg_file/clk_out1
    SLICE_X79Y22         FDCE                                         r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[dir][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[dir][0]/Q
                         net (fo=7, routed)           0.270    -0.219    i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[dir][0]_0
    SLICE_X80Y22         LUT3 (Prop_lut3_I0_O)        0.045    -0.174 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.971     1.797    gpio_o_OBUF[0]
    M15                  OBUF (Prop_obuf_I_O)         1.283     3.080 r  gpio_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.080    gpio_o[0]
    M15                                                               r  gpio_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/rdata_outstanding_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            status_o
                            (output port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.829ns  (logic 1.467ns (38.327%)  route 2.361ns (61.673%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.562    -0.646    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/clk_out1
    SLICE_X49Y47         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/rdata_outstanding_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.505 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/rdata_outstanding_q_reg[1]/Q
                         net (fo=6, routed)           0.471    -0.033    i_croc_soc/i_croc/i_core_wrap/i_ibex/prefetch_buffer_i/p_0_in
    SLICE_X56Y45         LUT6 (Prop_lut6_I1_O)        0.045     0.012 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/core_busy_o/O
                         net (fo=1, routed)           1.890     1.902    status_o_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.183 r  status_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.183    status_o
    M14                                                               r  status_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[out][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            gpio_o[2]
                            (output port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.244ns  (logic 1.377ns (32.454%)  route 2.867ns (67.546%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.577    -0.631    i_croc_soc/i_croc/i_gpio/i_reg_file/clk_out1
    SLICE_X80Y23         FDCE                                         r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[out][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[out][2]/Q
                         net (fo=3, routed)           0.174    -0.316    i_croc_soc/i_croc/i_gpio/i_reg_file/Q[2]
    SLICE_X82Y23         LUT3 (Prop_lut3_I2_O)        0.045    -0.271 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.693     2.422    gpio_o_OBUF[2]
    D18                  OBUF (Prop_obuf_I_O)         1.191     3.613 r  gpio_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.613    gpio_o[2]
    D18                                                               r  gpio_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[en][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            gpio_o[1]
                            (output port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.344ns  (logic 1.387ns (31.940%)  route 2.956ns (68.060%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.577    -0.631    i_croc_soc/i_croc/i_gpio/i_reg_file/clk_out1
    SLICE_X81Y23         FDCE                                         r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[en][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[en][1]/Q
                         net (fo=7, routed)           0.243    -0.247    i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[en][1]_0
    SLICE_X81Y24         LUT3 (Prop_lut3_I1_O)        0.045    -0.202 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.714     2.512    gpio_o_OBUF[1]
    G14                  OBUF (Prop_obuf_I_O)         1.201     3.713 r  gpio_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.713    gpio_o[1]
    G14                                                               r  gpio_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tspi_mosi_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.864ns  (logic 5.689ns (28.641%)  route 14.175ns (71.359%))
  Logic Levels:           10  (FDCE=1 LUT2=2 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X28Y47         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.156     1.612    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[4]
    SLICE_X28Y46         LUT4 (Prop_lut4_I3_O)        0.152     1.764 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[12].data_q[12]_i_9/O
                         net (fo=13, routed)          1.082     2.846    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[12].data_q[12]_i_9_n_1
    SLICE_X28Y42         LUT5 (Prop_lut5_I0_O)        0.321     3.167 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[24].data_q[24]_i_10/O
                         net (fo=33, routed)          1.864     5.031    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_2
    SLICE_X27Y36         LUT2 (Prop_lut2_I1_O)        0.332     5.363 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=2, routed)           0.561     5.925    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5_n_1
    SLICE_X25Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.049 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[14].data_q[14]_i_5/O
                         net (fo=32, routed)          1.713     7.762    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[2]_2
    SLICE_X33Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.886 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/tspi_mosi_o_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.738     8.624    i_croc_soc/i_user/i_user_transparentspi/i_counter/tspi_mosi_o_OBUF_inst_i_11_n_1
    SLICE_X33Y42         LUT6 (Prop_lut6_I1_O)        0.124     8.748 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/tspi_mosi_o_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.738     9.485    i_croc_soc/i_user/i_user_transparentspi/i_counter/tspi_mosi_o_OBUF_inst_i_4_n_1
    SLICE_X32Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.609 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/tspi_mosi_o_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.873    10.483    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/tspi_mosi_o
    SLICE_X33Y42         LUT5 (Prop_lut5_I0_O)        0.152    10.635 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/tspi_mosi_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.449    16.084    tspi_mosi_o_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.780    19.864 r  tspi_mosi_o_OBUF_inst/O
                         net (fo=0)                   0.000    19.864    tspi_mosi_o
    T15                                                               r  tspi_mosi_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[11].data_q_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.233ns  (logic 1.881ns (16.745%)  route 9.352ns (83.255%))
  Logic Levels:           9  (FDCE=1 LUT2=2 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X28Y47         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.156     1.612    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[4]
    SLICE_X28Y46         LUT4 (Prop_lut4_I3_O)        0.152     1.764 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[12].data_q[12]_i_9/O
                         net (fo=13, routed)          1.082     2.846    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[12].data_q[12]_i_9_n_1
    SLICE_X28Y42         LUT5 (Prop_lut5_I0_O)        0.321     3.167 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[24].data_q[24]_i_10/O
                         net (fo=33, routed)          1.864     5.031    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_2
    SLICE_X27Y36         LUT2 (Prop_lut2_I1_O)        0.332     5.363 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=2, routed)           0.561     5.925    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5_n_1
    SLICE_X25Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.049 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[14].data_q[14]_i_5/O
                         net (fo=32, routed)          2.011     8.060    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[2]_2
    SLICE_X32Y38         LUT6 (Prop_lut6_I5_O)        0.124     8.184 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[11].data_q[11]_i_6/O
                         net (fo=1, routed)           1.063     9.246    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[11].data_q[11]_i_6_n_1
    SLICE_X26Y41         LUT6 (Prop_lut6_I5_O)        0.124     9.370 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[11].data_q[11]_i_4/O
                         net (fo=1, routed)           0.898    10.268    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[11].data_q_reg[11]_2
    SLICE_X26Y40         LUT6 (Prop_lut6_I4_O)        0.124    10.392 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[11].data_q[11]_i_2/O
                         net (fo=1, routed)           0.717    11.109    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[11].data_q_reg[11]
    SLICE_X27Y40         LUT4 (Prop_lut4_I3_O)        0.124    11.233 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[11].data_q[11]_i_1/O
                         net (fo=1, routed)           0.000    11.233    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[10]
    SLICE_X27Y40         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[11].data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[0].data_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.894ns  (logic 1.881ns (17.266%)  route 9.013ns (82.734%))
  Logic Levels:           9  (FDCE=1 LUT2=2 LUT4=2 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X28Y47         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.156     1.612    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[4]
    SLICE_X28Y46         LUT4 (Prop_lut4_I3_O)        0.152     1.764 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[12].data_q[12]_i_9/O
                         net (fo=13, routed)          1.082     2.846    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[12].data_q[12]_i_9_n_1
    SLICE_X28Y42         LUT5 (Prop_lut5_I0_O)        0.321     3.167 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[24].data_q[24]_i_10/O
                         net (fo=33, routed)          1.864     5.031    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_2
    SLICE_X27Y36         LUT2 (Prop_lut2_I1_O)        0.332     5.363 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=2, routed)           0.561     5.925    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5_n_1
    SLICE_X25Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.049 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[14].data_q[14]_i_5/O
                         net (fo=32, routed)          1.590     7.638    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[2]_2
    SLICE_X27Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.762 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_21/O
                         net (fo=1, routed)           0.660     8.423    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_21_n_1
    SLICE_X26Y37         LUT5 (Prop_lut5_I4_O)        0.124     8.547 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_8/O
                         net (fo=1, routed)           0.466     9.013    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[1].data_q_reg[1]
    SLICE_X26Y37         LUT4 (Prop_lut4_I2_O)        0.124     9.137 f  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[0].data_q[0]_i_2/O
                         net (fo=2, routed)           1.634    10.770    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[1].data_q_reg[1]_1
    SLICE_X32Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.894 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[0].data_q[0]_i_1/O
                         net (fo=1, routed)           0.000    10.894    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[0]
    SLICE_X32Y42         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[0].data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[2].data_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.843ns  (logic 1.881ns (17.347%)  route 8.962ns (82.653%))
  Logic Levels:           9  (FDCE=1 LUT2=2 LUT4=2 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X28Y47         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.156     1.612    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[4]
    SLICE_X28Y46         LUT4 (Prop_lut4_I3_O)        0.152     1.764 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[12].data_q[12]_i_9/O
                         net (fo=13, routed)          1.082     2.846    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[12].data_q[12]_i_9_n_1
    SLICE_X28Y42         LUT5 (Prop_lut5_I0_O)        0.321     3.167 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[24].data_q[24]_i_10/O
                         net (fo=33, routed)          1.864     5.031    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_2
    SLICE_X27Y36         LUT2 (Prop_lut2_I1_O)        0.332     5.363 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=2, routed)           0.561     5.925    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5_n_1
    SLICE_X25Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.049 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[14].data_q[14]_i_5/O
                         net (fo=32, routed)          1.845     7.894    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[2]_2
    SLICE_X30Y35         LUT5 (Prop_lut5_I4_O)        0.124     8.018 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[2].data_q[2]_i_9/O
                         net (fo=1, routed)           0.750     8.768    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[2].data_q[2]_i_9_n_1
    SLICE_X30Y38         LUT5 (Prop_lut5_I4_O)        0.124     8.892 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[2].data_q[2]_i_4/O
                         net (fo=1, routed)           0.666     9.559    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[2].data_q_reg[2]
    SLICE_X30Y38         LUT6 (Prop_lut6_I1_O)        0.124     9.683 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[2].data_q[2]_i_3/O
                         net (fo=1, routed)           1.036    10.719    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[2].data_q_reg[2]_0
    SLICE_X32Y40         LUT4 (Prop_lut4_I3_O)        0.124    10.843 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[2].data_q[2]_i_1/O
                         net (fo=1, routed)           0.000    10.843    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[2]
    SLICE_X32Y40         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[2].data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.817ns  (logic 1.768ns (16.344%)  route 9.049ns (83.656%))
  Logic Levels:           10  (FDCE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[5]/C
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[5]/Q
                         net (fo=9, routed)           1.192     1.648    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/Q[5]
    SLICE_X34Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.772 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[7]_i_7/O
                         net (fo=5, routed)           0.624     2.396    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[7]_i_7_n_1
    SLICE_X36Y48         LUT5 (Prop_lut5_I4_O)        0.124     2.520 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[7]_i_3/O
                         net (fo=8, routed)           1.198     3.718    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_q_reg[1]
    SLICE_X32Y47         LUT6 (Prop_lut6_I1_O)        0.124     3.842 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_24/O
                         net (fo=3, routed)           0.841     4.683    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_24_n_1
    SLICE_X30Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.807 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_10/O
                         net (fo=7, routed)           0.688     5.495    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/correct_response_carry__0_i_16
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.124     5.619 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/counter_q[0]_i_7/O
                         net (fo=5, routed)           0.737     6.355    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q_reg[7]
    SLICE_X34Y46         LUT5 (Prop_lut5_I1_O)        0.116     6.471 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[0].data_q[0]_i_4/O
                         net (fo=7, routed)           1.397     7.868    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q_reg[6]_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.328     8.196 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/counter_q[0]_i_3__0/O
                         net (fo=5, routed)           1.340     9.536    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_q_reg_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.124     9.660 r  i_croc_soc/i_user/i_user_transparentspi/i_counter//cnt_cmd_q[5]_i_2/O
                         net (fo=4, routed)           1.033    10.693    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q_reg[4]_0
    SLICE_X28Y47         LUT4 (Prop_lut4_I2_O)        0.124    10.817 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q[2]_i_1/O
                         net (fo=1, routed)           0.000    10.817    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter_n_9
    SLICE_X28Y47         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.810ns  (logic 1.768ns (16.355%)  route 9.042ns (83.645%))
  Logic Levels:           10  (FDCE=1 LUT3=1 LUT5=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[5]/C
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[5]/Q
                         net (fo=9, routed)           1.192     1.648    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/Q[5]
    SLICE_X34Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.772 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[7]_i_7/O
                         net (fo=5, routed)           0.624     2.396    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[7]_i_7_n_1
    SLICE_X36Y48         LUT5 (Prop_lut5_I4_O)        0.124     2.520 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[7]_i_3/O
                         net (fo=8, routed)           1.198     3.718    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_q_reg[1]
    SLICE_X32Y47         LUT6 (Prop_lut6_I1_O)        0.124     3.842 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_24/O
                         net (fo=3, routed)           0.841     4.683    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_24_n_1
    SLICE_X30Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.807 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_10/O
                         net (fo=7, routed)           0.688     5.495    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/correct_response_carry__0_i_16
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.124     5.619 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/counter_q[0]_i_7/O
                         net (fo=5, routed)           0.737     6.355    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q_reg[7]
    SLICE_X34Y46         LUT5 (Prop_lut5_I1_O)        0.116     6.471 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[0].data_q[0]_i_4/O
                         net (fo=7, routed)           1.397     7.868    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q_reg[6]_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.328     8.196 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/counter_q[0]_i_3__0/O
                         net (fo=5, routed)           1.340     9.536    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_q_reg_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.124     9.660 r  i_croc_soc/i_user/i_user_transparentspi/i_counter//cnt_cmd_q[5]_i_2/O
                         net (fo=4, routed)           1.026    10.686    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q_reg[4]_0
    SLICE_X28Y47         LUT5 (Prop_lut5_I3_O)        0.124    10.810 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q[3]_i_1/O
                         net (fo=1, routed)           0.000    10.810    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter_n_8
    SLICE_X28Y47         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.600ns  (logic 1.768ns (16.679%)  route 8.832ns (83.321%))
  Logic Levels:           10  (FDCE=1 LUT3=1 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[5]/C
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[5]/Q
                         net (fo=9, routed)           1.192     1.648    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/Q[5]
    SLICE_X34Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.772 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[7]_i_7/O
                         net (fo=5, routed)           0.624     2.396    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[7]_i_7_n_1
    SLICE_X36Y48         LUT5 (Prop_lut5_I4_O)        0.124     2.520 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[7]_i_3/O
                         net (fo=8, routed)           1.198     3.718    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_q_reg[1]
    SLICE_X32Y47         LUT6 (Prop_lut6_I1_O)        0.124     3.842 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_24/O
                         net (fo=3, routed)           0.841     4.683    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_24_n_1
    SLICE_X30Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.807 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_10/O
                         net (fo=7, routed)           0.688     5.495    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/correct_response_carry__0_i_16
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.124     5.619 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/counter_q[0]_i_7/O
                         net (fo=5, routed)           0.737     6.355    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q_reg[7]
    SLICE_X34Y46         LUT5 (Prop_lut5_I1_O)        0.116     6.471 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[0].data_q[0]_i_4/O
                         net (fo=7, routed)           1.397     7.868    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q_reg[6]_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.328     8.196 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/counter_q[0]_i_3__0/O
                         net (fo=5, routed)           1.340     9.536    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_q_reg_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.124     9.660 r  i_croc_soc/i_user/i_user_transparentspi/i_counter//cnt_cmd_q[5]_i_2/O
                         net (fo=4, routed)           0.816    10.476    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q_reg[4]_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I3_O)        0.124    10.600 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q[5]_i_1/O
                         net (fo=1, routed)           0.000    10.600    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter_n_6
    SLICE_X28Y47         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.444ns  (logic 1.768ns (16.928%)  route 8.676ns (83.072%))
  Logic Levels:           10  (FDCE=1 LUT3=1 LUT5=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[5]/C
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[5]/Q
                         net (fo=9, routed)           1.192     1.648    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/Q[5]
    SLICE_X34Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.772 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[7]_i_7/O
                         net (fo=5, routed)           0.624     2.396    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[7]_i_7_n_1
    SLICE_X36Y48         LUT5 (Prop_lut5_I4_O)        0.124     2.520 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[7]_i_3/O
                         net (fo=8, routed)           1.198     3.718    i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_q_reg[1]
    SLICE_X32Y47         LUT6 (Prop_lut6_I1_O)        0.124     3.842 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_24/O
                         net (fo=3, routed)           0.841     4.683    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_24_n_1
    SLICE_X30Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.807 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_10/O
                         net (fo=7, routed)           0.688     5.495    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/correct_response_carry__0_i_16
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.124     5.619 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/counter_q[0]_i_7/O
                         net (fo=5, routed)           0.737     6.355    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q_reg[7]
    SLICE_X34Y46         LUT5 (Prop_lut5_I1_O)        0.116     6.471 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[0].data_q[0]_i_4/O
                         net (fo=7, routed)           1.397     7.868    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q_reg[6]_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.328     8.196 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/counter_q[0]_i_3__0/O
                         net (fo=5, routed)           1.340     9.536    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_q_reg_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.124     9.660 r  i_croc_soc/i_user/i_user_transparentspi/i_counter//cnt_cmd_q[5]_i_2/O
                         net (fo=4, routed)           0.660    10.320    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q_reg[4]_0
    SLICE_X28Y47         LUT5 (Prop_lut5_I3_O)        0.124    10.444 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q[4]_i_1/O
                         net (fo=1, routed)           0.000    10.444    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter_n_7
    SLICE_X28Y47         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[27].data_q_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.274ns  (logic 1.757ns (17.101%)  route 8.517ns (82.899%))
  Logic Levels:           8  (FDCE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X28Y47         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.156     1.612    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[4]
    SLICE_X28Y46         LUT4 (Prop_lut4_I3_O)        0.152     1.764 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[12].data_q[12]_i_9/O
                         net (fo=13, routed)          1.082     2.846    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[12].data_q[12]_i_9_n_1
    SLICE_X28Y42         LUT5 (Prop_lut5_I0_O)        0.321     3.167 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[24].data_q[24]_i_10/O
                         net (fo=33, routed)          1.864     5.031    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_2
    SLICE_X27Y36         LUT2 (Prop_lut2_I1_O)        0.332     5.363 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=2, routed)           0.778     6.141    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5_n_1
    SLICE_X26Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.265 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_2/O
                         net (fo=2, routed)           0.432     6.697    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[6]_1
    SLICE_X28Y43         LUT5 (Prop_lut5_I2_O)        0.124     6.821 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_1/O
                         net (fo=17, routed)          1.293     8.114    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/correct_q_reg_1
    SLICE_X33Y42         LUT2 (Prop_lut2_I0_O)        0.124     8.238 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=27, routed)          1.912    10.150    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/prev_req_q_reg
    SLICE_X30Y39         LUT5 (Prop_lut5_I1_O)        0.124    10.274 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[27].data_q[27]_i_1/O
                         net (fo=1, routed)           0.000    10.274    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[25]
    SLICE_X30Y39         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[27].data_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[1].data_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.260ns  (logic 1.881ns (18.333%)  route 8.379ns (81.667%))
  Logic Levels:           9  (FDCE=1 LUT2=2 LUT4=2 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X28Y47         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.156     1.612    i_croc_soc/i_user/i_user_transparentspi/i_counter/Q[4]
    SLICE_X28Y46         LUT4 (Prop_lut4_I3_O)        0.152     1.764 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[12].data_q[12]_i_9/O
                         net (fo=13, routed)          1.082     2.846    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[12].data_q[12]_i_9_n_1
    SLICE_X28Y42         LUT5 (Prop_lut5_I0_O)        0.321     3.167 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[24].data_q[24]_i_10/O
                         net (fo=33, routed)          1.864     5.031    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]_2
    SLICE_X27Y36         LUT2 (Prop_lut2_I1_O)        0.332     5.363 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=2, routed)           0.561     5.925    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5_n_1
    SLICE_X25Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.049 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[14].data_q[14]_i_5/O
                         net (fo=32, routed)          1.590     7.638    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[2]_2
    SLICE_X27Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.762 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_21/O
                         net (fo=1, routed)           0.660     8.423    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_21_n_1
    SLICE_X26Y37         LUT5 (Prop_lut5_I4_O)        0.124     8.547 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_8/O
                         net (fo=1, routed)           0.466     9.013    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[1].data_q_reg[1]
    SLICE_X26Y37         LUT4 (Prop_lut4_I2_O)        0.124     9.137 f  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[0].data_q[0]_i_2/O
                         net (fo=2, routed)           1.000    10.136    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[1].data_q_reg[1]_1
    SLICE_X32Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.260 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[1].data_q[1]_i_1/O
                         net (fo=1, routed)           0.000    10.260    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[1]
    SLICE_X32Y39         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[1].data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.817%)  route 0.136ns (42.183%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[1]/C
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[1]/Q
                         net (fo=8, routed)           0.136     0.277    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_31[1]
    SLICE_X34Y48         LUT6 (Prop_lut6_I5_O)        0.045     0.322 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.322    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[6]_1[1]
    SLICE_X34Y48         LDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[11].data_q_reg[11]/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[12].data_q_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.186ns (57.081%)  route 0.140ns (42.919%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDPE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[11].data_q_reg[11]/C
    SLICE_X27Y40         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[11].data_q_reg[11]/Q
                         net (fo=5, routed)           0.140     0.281    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/tspi_obi_rsp[r][rdata][10]
    SLICE_X28Y39         LUT5 (Prop_lut5_I0_O)        0.045     0.326 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[12].data_q[12]_i_1/O
                         net (fo=1, routed)           0.000     0.326    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[11]
    SLICE_X28Y39         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[12].data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[23].data_q_reg[23]/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[24].data_q_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.526%)  route 0.143ns (43.474%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDPE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[23].data_q_reg[23]/C
    SLICE_X28Y40         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[23].data_q_reg[23]/Q
                         net (fo=4, routed)           0.143     0.284    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/tspi_obi_rsp[r][rdata][22]
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.045     0.329 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[24].data_q[24]_i_1/O
                         net (fo=1, routed)           0.000     0.329    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[23]
    SLICE_X28Y38         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[24].data_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[3].data_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[4].data_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.689%)  route 0.160ns (46.311%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDPE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[3].data_q_reg[3]/C
    SLICE_X31Y39         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[3].data_q_reg[3]/Q
                         net (fo=4, routed)           0.160     0.301    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/tspi_obi_rsp[r][rdata][2]
    SLICE_X31Y39         LUT5 (Prop_lut5_I0_O)        0.045     0.346 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[4].data_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.346    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[3]
    SLICE_X31Y39         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[4].data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.178ns (51.109%)  route 0.170ns (48.891%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[4]/G
    SLICE_X36Y47         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[4]/Q
                         net (fo=1, routed)           0.170     0.348    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d[4]
    SLICE_X37Y47         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.178ns (50.221%)  route 0.176ns (49.779%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[2]/G
    SLICE_X34Y47         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[2]/Q
                         net (fo=1, routed)           0.176     0.354    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d[2]
    SLICE_X35Y47         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.178ns (50.221%)  route 0.176ns (49.779%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[7]/G
    SLICE_X36Y48         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[7]/Q
                         net (fo=1, routed)           0.176     0.354    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d[7]
    SLICE_X37Y48         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[15].data_q_reg[15]/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[16].data_q_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.252%)  route 0.170ns (47.748%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDPE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[15].data_q_reg[15]/C
    SLICE_X28Y39         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[15].data_q_reg[15]/Q
                         net (fo=4, routed)           0.170     0.311    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/tspi_obi_rsp[r][rdata][14]
    SLICE_X28Y41         LUT5 (Prop_lut5_I0_O)        0.045     0.356 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[16].data_q[16]_i_1/O
                         net (fo=1, routed)           0.000     0.356    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[15]
    SLICE_X28Y41         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[16].data_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[18].data_q_reg[18]/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[19].data_q_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDPE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[18].data_q_reg[18]/C
    SLICE_X25Y38         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[18].data_q_reg[18]/Q
                         net (fo=4, routed)           0.170     0.311    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/tspi_obi_rsp[r][rdata][17]
    SLICE_X25Y38         LUT4 (Prop_lut4_I0_O)        0.045     0.356 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[19].data_q[19]_i_1/O
                         net (fo=1, routed)           0.000     0.356    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[18]
    SLICE_X25Y38         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[19].data_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[5]/C
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[5]/Q
                         net (fo=4, routed)           0.149     0.313    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg_n_1_[5]
    SLICE_X32Y48         LUT6 (Prop_lut6_I5_O)        0.045     0.358 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q[5]_i_1__2/O
                         net (fo=1, routed)           0.000     0.358    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_d[5]
    SLICE_X32Y48         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay           123 Endpoints
Min Delay           123 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            tspi_mosi_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.820ns  (logic 9.120ns (24.115%)  route 28.699ns (75.885%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=7 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.713    -0.979    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X59Y51         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/Q
                         net (fo=88, routed)          4.820     4.297    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[1]
    SLICE_X106Y41        LUT6 (Prop_lut6_I2_O)        0.124     4.421 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152/O
                         net (fo=1, routed)           0.000     4.421    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152_n_1
    SLICE_X106Y41        MUXF7 (Prop_muxf7_I1_O)      0.217     4.638 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90/O
                         net (fo=1, routed)           1.048     5.686    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90_n_1
    SLICE_X102Y40        LUT6 (Prop_lut6_I3_O)        0.299     5.985 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_37/O
                         net (fo=1, routed)           1.380     7.365    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_a[0]
    SLICE_X80Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.489 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry_i_15/O
                         net (fo=1, routed)           0.674     8.163    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q_reg[2]
    SLICE_X80Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.287 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_3/O
                         net (fo=15, routed)          0.977     9.264    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[30]_0[2]
    SLICE_X82Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.388 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_7/O
                         net (fo=1, routed)           0.000     9.388    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[2]
    SLICE_X82Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.768 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000     9.768    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_1
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.885 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.885    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.002    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_1
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.119 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.119    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_1
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.236 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.236    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_1
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.353    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_1
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.585 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=12, routed)          1.554    12.139    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/D[20]
    SLICE_X67Y47         LUT5 (Prop_lut5_I4_O)        0.295    12.434 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_2/O
                         net (fo=3, routed)           0.924    13.357    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[23]
    SLICE_X56Y45         LUT5 (Prop_lut5_I4_O)        0.124    13.481 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=17, routed)          1.795    15.277    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_8
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.401 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20/O
                         net (fo=1, routed)           0.000    15.401    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.975 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_5/CO[2]
                         net (fo=1, routed)           1.149    17.123    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[3].sram_addr_q_reg[3][0]_2[0]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.310    17.433 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=53, routed)          0.592    18.025    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/valid_req_q_reg_1
    SLICE_X42Y44         LUT5 (Prop_lut5_I2_O)        0.124    18.149 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/gen_regs[25].data_q[25]_i_11/O
                         net (fo=1, routed)           0.670    18.819    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[27].data_q[27]_i_11
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.124    18.943 f  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[25].data_q[25]_i_6/O
                         net (fo=7, routed)           1.510    20.453    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/config_reg_q_reg[block_swap_on]_46
    SLICE_X32Y41         LUT4 (Prop_lut4_I0_O)        0.124    20.577 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q[1]_i_6/O
                         net (fo=3, routed)           0.885    21.462    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q[1]_i_6_n_1
    SLICE_X34Y41         LUT6 (Prop_lut6_I0_O)        0.124    21.586 f  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/counter_q[0]_i_9/O
                         net (fo=41, routed)          2.077    23.663    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_full_q_reg_2
    SLICE_X24Y37         LUT2 (Prop_lut2_I1_O)        0.124    23.787 f  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q[2]_i_3/O
                         net (fo=22, routed)          1.853    25.640    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/config_reg_q_reg[block_swap_on]_22
    SLICE_X32Y42         LUT4 (Prop_lut4_I1_O)        0.148    25.788 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/tspi_mosi_o_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.469    26.257    i_croc_soc/i_user/i_user_transparentspi/i_counter/tspi_mosi_o_OBUF_inst_i_1
    SLICE_X32Y42         LUT6 (Prop_lut6_I1_O)        0.328    26.585 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/tspi_mosi_o_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.873    27.459    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/tspi_mosi_o
    SLICE_X33Y42         LUT5 (Prop_lut5_I0_O)        0.152    27.611 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/tspi_mosi_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.449    33.060    tspi_mosi_o_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.780    36.840 r  tspi_mosi_o_OBUF_inst/O
                         net (fo=0)                   0.000    36.840    tspi_mosi_o
    T15                                                               r  tspi_mosi_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            tspi_cs_no
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.100ns  (logic 8.851ns (25.957%)  route 25.249ns (74.043%))
  Logic Levels:           25  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.713    -0.979    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X59Y51         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/Q
                         net (fo=88, routed)          4.820     4.297    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[1]
    SLICE_X106Y41        LUT6 (Prop_lut6_I2_O)        0.124     4.421 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152/O
                         net (fo=1, routed)           0.000     4.421    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152_n_1
    SLICE_X106Y41        MUXF7 (Prop_muxf7_I1_O)      0.217     4.638 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90/O
                         net (fo=1, routed)           1.048     5.686    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90_n_1
    SLICE_X102Y40        LUT6 (Prop_lut6_I3_O)        0.299     5.985 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_37/O
                         net (fo=1, routed)           1.380     7.365    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_a[0]
    SLICE_X80Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.489 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry_i_15/O
                         net (fo=1, routed)           0.674     8.163    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q_reg[2]
    SLICE_X80Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.287 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_3/O
                         net (fo=15, routed)          0.977     9.264    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[30]_0[2]
    SLICE_X82Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.388 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_7/O
                         net (fo=1, routed)           0.000     9.388    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[2]
    SLICE_X82Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.768 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000     9.768    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_1
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.885 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.885    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.002    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_1
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.119 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.119    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_1
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.236 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.236    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_1
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.353    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_1
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.585 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=12, routed)          1.554    12.139    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/D[20]
    SLICE_X67Y47         LUT5 (Prop_lut5_I4_O)        0.295    12.434 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_2/O
                         net (fo=3, routed)           0.924    13.357    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[23]
    SLICE_X56Y45         LUT5 (Prop_lut5_I4_O)        0.124    13.481 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=17, routed)          1.795    15.277    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_8
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.401 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20/O
                         net (fo=1, routed)           0.000    15.401    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.975 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_5/CO[2]
                         net (fo=1, routed)           1.149    17.123    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[3].sram_addr_q_reg[3][0]_2[0]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.310    17.433 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=53, routed)          0.856    18.289    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]_6
    SLICE_X42Y43         LUT4 (Prop_lut4_I2_O)        0.124    18.413 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/cnt_cmd_q[1]_i_29/O
                         net (fo=1, routed)           0.793    19.207    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/new_addr[3]
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124    19.331 f  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q[1]_i_17/O
                         net (fo=2, routed)           1.013    20.343    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q[1]_i_17_n_1
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.124    20.467 f  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q[1]_i_9/O
                         net (fo=2, routed)           0.995    21.462    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q[1]_i_9_n_1
    SLICE_X34Y41         LUT6 (Prop_lut6_I5_O)        0.124    21.586 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q[1]_i_2/O
                         net (fo=36, routed)          1.223    22.809    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q[1]_i_9_0
    SLICE_X28Y44         LUT2 (Prop_lut2_I1_O)        0.118    22.927 f  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/tspi_cs_no_OBUF_inst_i_2/O
                         net (fo=14, routed)          0.894    23.822    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/config_reg_q_reg[block_swap_on]_4
    SLICE_X28Y44         LUT4 (Prop_lut4_I2_O)        0.354    24.176 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/tspi_cs_no_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.154    29.330    tspi_cs_no_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.791    33.121 r  tspi_cs_no_OBUF_inst/O
                         net (fo=0)                   0.000    33.121    tspi_cs_no
    T14                                                               r  tspi_cs_no (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[0].data_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.102ns  (logic 5.314ns (18.260%)  route 23.788ns (81.740%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=7 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.713    -0.979    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X59Y51         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/Q
                         net (fo=88, routed)          4.820     4.297    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[1]
    SLICE_X106Y41        LUT6 (Prop_lut6_I2_O)        0.124     4.421 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152/O
                         net (fo=1, routed)           0.000     4.421    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152_n_1
    SLICE_X106Y41        MUXF7 (Prop_muxf7_I1_O)      0.217     4.638 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90/O
                         net (fo=1, routed)           1.048     5.686    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90_n_1
    SLICE_X102Y40        LUT6 (Prop_lut6_I3_O)        0.299     5.985 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_37/O
                         net (fo=1, routed)           1.380     7.365    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_a[0]
    SLICE_X80Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.489 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry_i_15/O
                         net (fo=1, routed)           0.674     8.163    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q_reg[2]
    SLICE_X80Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.287 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_3/O
                         net (fo=15, routed)          0.977     9.264    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[30]_0[2]
    SLICE_X82Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.388 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_7/O
                         net (fo=1, routed)           0.000     9.388    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[2]
    SLICE_X82Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.768 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000     9.768    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_1
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.885 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.885    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.002    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_1
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.119 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.119    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_1
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.236 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.236    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_1
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.353    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_1
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.585 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=12, routed)          1.554    12.139    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/D[20]
    SLICE_X67Y47         LUT5 (Prop_lut5_I4_O)        0.295    12.434 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_2/O
                         net (fo=3, routed)           0.924    13.357    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[23]
    SLICE_X56Y45         LUT5 (Prop_lut5_I4_O)        0.124    13.481 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=17, routed)          1.795    15.277    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_8
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.401 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20/O
                         net (fo=1, routed)           0.000    15.401    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.975 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_5/CO[2]
                         net (fo=1, routed)           1.149    17.123    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[3].sram_addr_q_reg[3][0]_2[0]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.310    17.433 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=53, routed)          0.592    18.025    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/valid_req_q_reg_1
    SLICE_X42Y44         LUT5 (Prop_lut5_I2_O)        0.124    18.149 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/gen_regs[25].data_q[25]_i_11/O
                         net (fo=1, routed)           0.670    18.819    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[27].data_q[27]_i_11
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.124    18.943 f  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[25].data_q[25]_i_6/O
                         net (fo=7, routed)           1.510    20.453    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/config_reg_q_reg[block_swap_on]_46
    SLICE_X32Y41         LUT4 (Prop_lut4_I0_O)        0.124    20.577 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q[1]_i_6/O
                         net (fo=3, routed)           0.885    21.462    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q[1]_i_6_n_1
    SLICE_X34Y41         LUT6 (Prop_lut6_I0_O)        0.124    21.586 f  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/counter_q[0]_i_9/O
                         net (fo=41, routed)          1.609    23.194    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_full_q_reg_2
    SLICE_X29Y43         LUT2 (Prop_lut2_I1_O)        0.152    23.346 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[31].data_q[31]_i_4/O
                         net (fo=23, routed)          2.103    25.449    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[31].data_q_reg[31]_3
    SLICE_X26Y37         LUT5 (Prop_lut5_I0_O)        0.326    25.775 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_8/O
                         net (fo=1, routed)           0.466    26.241    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[1].data_q_reg[1]
    SLICE_X26Y37         LUT4 (Prop_lut4_I2_O)        0.124    26.365 f  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[0].data_q[0]_i_2/O
                         net (fo=2, routed)           1.634    27.999    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[1].data_q_reg[1]_1
    SLICE_X32Y42         LUT6 (Prop_lut6_I0_O)        0.124    28.123 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[0].data_q[0]_i_1/O
                         net (fo=1, routed)           0.000    28.123    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[0]
    SLICE_X32Y42         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[0].data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[1].data_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.468ns  (logic 5.314ns (18.667%)  route 23.154ns (81.333%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=7 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.713    -0.979    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X59Y51         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/Q
                         net (fo=88, routed)          4.820     4.297    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[1]
    SLICE_X106Y41        LUT6 (Prop_lut6_I2_O)        0.124     4.421 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152/O
                         net (fo=1, routed)           0.000     4.421    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152_n_1
    SLICE_X106Y41        MUXF7 (Prop_muxf7_I1_O)      0.217     4.638 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90/O
                         net (fo=1, routed)           1.048     5.686    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90_n_1
    SLICE_X102Y40        LUT6 (Prop_lut6_I3_O)        0.299     5.985 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_37/O
                         net (fo=1, routed)           1.380     7.365    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_a[0]
    SLICE_X80Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.489 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry_i_15/O
                         net (fo=1, routed)           0.674     8.163    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q_reg[2]
    SLICE_X80Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.287 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_3/O
                         net (fo=15, routed)          0.977     9.264    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[30]_0[2]
    SLICE_X82Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.388 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_7/O
                         net (fo=1, routed)           0.000     9.388    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[2]
    SLICE_X82Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.768 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000     9.768    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_1
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.885 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.885    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.002    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_1
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.119 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.119    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_1
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.236 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.236    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_1
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.353    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_1
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.585 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=12, routed)          1.554    12.139    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/D[20]
    SLICE_X67Y47         LUT5 (Prop_lut5_I4_O)        0.295    12.434 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_2/O
                         net (fo=3, routed)           0.924    13.357    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[23]
    SLICE_X56Y45         LUT5 (Prop_lut5_I4_O)        0.124    13.481 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=17, routed)          1.795    15.277    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_8
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.401 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20/O
                         net (fo=1, routed)           0.000    15.401    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.975 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_5/CO[2]
                         net (fo=1, routed)           1.149    17.123    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[3].sram_addr_q_reg[3][0]_2[0]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.310    17.433 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=53, routed)          0.592    18.025    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/valid_req_q_reg_1
    SLICE_X42Y44         LUT5 (Prop_lut5_I2_O)        0.124    18.149 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/gen_regs[25].data_q[25]_i_11/O
                         net (fo=1, routed)           0.670    18.819    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[27].data_q[27]_i_11
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.124    18.943 f  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[25].data_q[25]_i_6/O
                         net (fo=7, routed)           1.510    20.453    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/config_reg_q_reg[block_swap_on]_46
    SLICE_X32Y41         LUT4 (Prop_lut4_I0_O)        0.124    20.577 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q[1]_i_6/O
                         net (fo=3, routed)           0.885    21.462    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q[1]_i_6_n_1
    SLICE_X34Y41         LUT6 (Prop_lut6_I0_O)        0.124    21.586 f  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/counter_q[0]_i_9/O
                         net (fo=41, routed)          1.609    23.194    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_full_q_reg_2
    SLICE_X29Y43         LUT2 (Prop_lut2_I1_O)        0.152    23.346 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[31].data_q[31]_i_4/O
                         net (fo=23, routed)          2.103    25.449    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[31].data_q_reg[31]_3
    SLICE_X26Y37         LUT5 (Prop_lut5_I0_O)        0.326    25.775 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_8/O
                         net (fo=1, routed)           0.466    26.241    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[1].data_q_reg[1]
    SLICE_X26Y37         LUT4 (Prop_lut4_I2_O)        0.124    26.365 f  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[0].data_q[0]_i_2/O
                         net (fo=2, routed)           1.000    27.365    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[1].data_q_reg[1]_1
    SLICE_X32Y39         LUT6 (Prop_lut6_I2_O)        0.124    27.489 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[1].data_q[1]_i_1/O
                         net (fo=1, routed)           0.000    27.489    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[1]
    SLICE_X32Y39         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[1].data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.352ns  (logic 5.314ns (18.743%)  route 23.038ns (81.257%))
  Logic Levels:           26  (CARRY4=8 LUT3=1 LUT4=2 LUT5=7 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.713    -0.979    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X59Y51         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/Q
                         net (fo=88, routed)          4.820     4.297    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[1]
    SLICE_X106Y41        LUT6 (Prop_lut6_I2_O)        0.124     4.421 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152/O
                         net (fo=1, routed)           0.000     4.421    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152_n_1
    SLICE_X106Y41        MUXF7 (Prop_muxf7_I1_O)      0.217     4.638 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90/O
                         net (fo=1, routed)           1.048     5.686    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90_n_1
    SLICE_X102Y40        LUT6 (Prop_lut6_I3_O)        0.299     5.985 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_37/O
                         net (fo=1, routed)           1.380     7.365    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_a[0]
    SLICE_X80Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.489 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry_i_15/O
                         net (fo=1, routed)           0.674     8.163    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q_reg[2]
    SLICE_X80Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.287 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_3/O
                         net (fo=15, routed)          0.977     9.264    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[30]_0[2]
    SLICE_X82Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.388 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_7/O
                         net (fo=1, routed)           0.000     9.388    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[2]
    SLICE_X82Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.768 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000     9.768    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_1
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.885 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.885    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.002    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_1
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.119 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.119    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_1
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.236 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.236    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_1
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.353    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_1
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.585 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=12, routed)          1.554    12.139    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/D[20]
    SLICE_X67Y47         LUT5 (Prop_lut5_I4_O)        0.295    12.434 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_2/O
                         net (fo=3, routed)           0.924    13.357    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[23]
    SLICE_X56Y45         LUT5 (Prop_lut5_I4_O)        0.124    13.481 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=17, routed)          1.795    15.277    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_8
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.401 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20/O
                         net (fo=1, routed)           0.000    15.401    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.975 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_5/CO[2]
                         net (fo=1, routed)           1.149    17.123    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[3].sram_addr_q_reg[3][0]_2[0]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.310    17.433 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=53, routed)          0.592    18.025    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/valid_req_q_reg_1
    SLICE_X42Y44         LUT5 (Prop_lut5_I2_O)        0.124    18.149 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/gen_regs[25].data_q[25]_i_11/O
                         net (fo=1, routed)           0.670    18.819    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[27].data_q[27]_i_11
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.124    18.943 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[25].data_q[25]_i_6/O
                         net (fo=7, routed)           1.510    20.453    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/config_reg_q_reg[block_swap_on]_46
    SLICE_X32Y41         LUT4 (Prop_lut4_I0_O)        0.124    20.577 f  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q[1]_i_6/O
                         net (fo=3, routed)           0.885    21.462    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q[1]_i_6_n_1
    SLICE_X34Y41         LUT6 (Prop_lut6_I0_O)        0.124    21.586 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/counter_q[0]_i_9/O
                         net (fo=41, routed)          1.291    22.877    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_full_q_reg_2
    SLICE_X34Y46         LUT5 (Prop_lut5_I3_O)        0.150    23.027 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[0].data_q[0]_i_4/O
                         net (fo=7, routed)           1.397    24.424    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q_reg[6]_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.328    24.752 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/counter_q[0]_i_3__0/O
                         net (fo=5, routed)           1.340    26.091    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_q_reg_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.124    26.215 r  i_croc_soc/i_user/i_user_transparentspi/i_counter//cnt_cmd_q[5]_i_2/O
                         net (fo=4, routed)           1.033    27.249    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q_reg[4]_0
    SLICE_X28Y47         LUT4 (Prop_lut4_I2_O)        0.124    27.373 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q[2]_i_1/O
                         net (fo=1, routed)           0.000    27.373    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter_n_9
    SLICE_X28Y47         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.345ns  (logic 5.314ns (18.748%)  route 23.031ns (81.252%))
  Logic Levels:           26  (CARRY4=8 LUT3=1 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.713    -0.979    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X59Y51         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/Q
                         net (fo=88, routed)          4.820     4.297    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[1]
    SLICE_X106Y41        LUT6 (Prop_lut6_I2_O)        0.124     4.421 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152/O
                         net (fo=1, routed)           0.000     4.421    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152_n_1
    SLICE_X106Y41        MUXF7 (Prop_muxf7_I1_O)      0.217     4.638 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90/O
                         net (fo=1, routed)           1.048     5.686    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90_n_1
    SLICE_X102Y40        LUT6 (Prop_lut6_I3_O)        0.299     5.985 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_37/O
                         net (fo=1, routed)           1.380     7.365    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_a[0]
    SLICE_X80Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.489 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry_i_15/O
                         net (fo=1, routed)           0.674     8.163    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q_reg[2]
    SLICE_X80Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.287 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_3/O
                         net (fo=15, routed)          0.977     9.264    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[30]_0[2]
    SLICE_X82Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.388 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_7/O
                         net (fo=1, routed)           0.000     9.388    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[2]
    SLICE_X82Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.768 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000     9.768    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_1
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.885 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.885    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.002    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_1
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.119 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.119    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_1
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.236 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.236    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_1
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.353    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_1
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.585 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=12, routed)          1.554    12.139    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/D[20]
    SLICE_X67Y47         LUT5 (Prop_lut5_I4_O)        0.295    12.434 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_2/O
                         net (fo=3, routed)           0.924    13.357    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[23]
    SLICE_X56Y45         LUT5 (Prop_lut5_I4_O)        0.124    13.481 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=17, routed)          1.795    15.277    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_8
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.401 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20/O
                         net (fo=1, routed)           0.000    15.401    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.975 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_5/CO[2]
                         net (fo=1, routed)           1.149    17.123    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[3].sram_addr_q_reg[3][0]_2[0]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.310    17.433 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=53, routed)          0.592    18.025    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/valid_req_q_reg_1
    SLICE_X42Y44         LUT5 (Prop_lut5_I2_O)        0.124    18.149 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/gen_regs[25].data_q[25]_i_11/O
                         net (fo=1, routed)           0.670    18.819    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[27].data_q[27]_i_11
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.124    18.943 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[25].data_q[25]_i_6/O
                         net (fo=7, routed)           1.510    20.453    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/config_reg_q_reg[block_swap_on]_46
    SLICE_X32Y41         LUT4 (Prop_lut4_I0_O)        0.124    20.577 f  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q[1]_i_6/O
                         net (fo=3, routed)           0.885    21.462    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q[1]_i_6_n_1
    SLICE_X34Y41         LUT6 (Prop_lut6_I0_O)        0.124    21.586 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/counter_q[0]_i_9/O
                         net (fo=41, routed)          1.291    22.877    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_full_q_reg_2
    SLICE_X34Y46         LUT5 (Prop_lut5_I3_O)        0.150    23.027 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[0].data_q[0]_i_4/O
                         net (fo=7, routed)           1.397    24.424    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q_reg[6]_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.328    24.752 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/counter_q[0]_i_3__0/O
                         net (fo=5, routed)           1.340    26.091    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_q_reg_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.124    26.215 r  i_croc_soc/i_user/i_user_transparentspi/i_counter//cnt_cmd_q[5]_i_2/O
                         net (fo=4, routed)           1.026    27.242    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q_reg[4]_0
    SLICE_X28Y47         LUT5 (Prop_lut5_I3_O)        0.124    27.366 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q[3]_i_1/O
                         net (fo=1, routed)           0.000    27.366    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter_n_8
    SLICE_X28Y47         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[29].data_q_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.342ns  (logic 5.084ns (17.938%)  route 23.258ns (82.062%))
  Logic Levels:           26  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=7 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.713    -0.979    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X59Y51         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/Q
                         net (fo=88, routed)          4.820     4.297    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[1]
    SLICE_X106Y41        LUT6 (Prop_lut6_I2_O)        0.124     4.421 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152/O
                         net (fo=1, routed)           0.000     4.421    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152_n_1
    SLICE_X106Y41        MUXF7 (Prop_muxf7_I1_O)      0.217     4.638 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90/O
                         net (fo=1, routed)           1.048     5.686    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90_n_1
    SLICE_X102Y40        LUT6 (Prop_lut6_I3_O)        0.299     5.985 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_37/O
                         net (fo=1, routed)           1.380     7.365    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_a[0]
    SLICE_X80Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.489 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry_i_15/O
                         net (fo=1, routed)           0.674     8.163    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q_reg[2]
    SLICE_X80Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.287 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_3/O
                         net (fo=15, routed)          0.977     9.264    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[30]_0[2]
    SLICE_X82Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.388 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_7/O
                         net (fo=1, routed)           0.000     9.388    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[2]
    SLICE_X82Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.768 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000     9.768    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_1
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.885 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.885    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.002    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_1
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.119 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.119    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_1
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.236 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.236    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_1
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.353    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_1
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.585 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=12, routed)          1.554    12.139    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/D[20]
    SLICE_X67Y47         LUT5 (Prop_lut5_I4_O)        0.295    12.434 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_2/O
                         net (fo=3, routed)           0.924    13.357    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[23]
    SLICE_X56Y45         LUT5 (Prop_lut5_I4_O)        0.124    13.481 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=17, routed)          1.795    15.277    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_8
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.401 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20/O
                         net (fo=1, routed)           0.000    15.401    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.975 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_5/CO[2]
                         net (fo=1, routed)           1.149    17.123    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[3].sram_addr_q_reg[3][0]_2[0]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.310    17.433 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=53, routed)          0.592    18.025    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/valid_req_q_reg_1
    SLICE_X42Y44         LUT5 (Prop_lut5_I2_O)        0.124    18.149 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/gen_regs[25].data_q[25]_i_11/O
                         net (fo=1, routed)           0.670    18.819    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[27].data_q[27]_i_11
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.124    18.943 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[25].data_q[25]_i_6/O
                         net (fo=7, routed)           1.510    20.453    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/config_reg_q_reg[block_swap_on]_46
    SLICE_X32Y41         LUT4 (Prop_lut4_I0_O)        0.124    20.577 f  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q[1]_i_6/O
                         net (fo=3, routed)           0.885    21.462    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q[1]_i_6_n_1
    SLICE_X34Y41         LUT6 (Prop_lut6_I0_O)        0.124    21.586 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/counter_q[0]_i_9/O
                         net (fo=41, routed)          2.077    23.663    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_full_q_reg_2
    SLICE_X24Y37         LUT2 (Prop_lut2_I1_O)        0.124    23.787 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q[2]_i_3/O
                         net (fo=22, routed)          1.853    25.640    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/config_reg_q_reg[block_swap_on]_22
    SLICE_X32Y42         LUT2 (Prop_lut2_I0_O)        0.124    25.764 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[29].data_q[29]_i_5/O
                         net (fo=2, routed)           1.056    26.820    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[29].data_q_reg[29]
    SLICE_X31Y40         LUT6 (Prop_lut6_I4_O)        0.124    26.944 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[29].data_q[29]_i_2/O
                         net (fo=1, routed)           0.295    27.239    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[29].data_q_reg[29]
    SLICE_X31Y42         LUT5 (Prop_lut5_I4_O)        0.124    27.363 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[29].data_q[29]_i_1/O
                         net (fo=1, routed)           0.000    27.363    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[27]
    SLICE_X31Y42         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[29].data_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[26].data_q_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.203ns  (logic 5.084ns (18.026%)  route 23.119ns (81.974%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=7 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.713    -0.979    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X59Y51         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/Q
                         net (fo=88, routed)          4.820     4.297    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[1]
    SLICE_X106Y41        LUT6 (Prop_lut6_I2_O)        0.124     4.421 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152/O
                         net (fo=1, routed)           0.000     4.421    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152_n_1
    SLICE_X106Y41        MUXF7 (Prop_muxf7_I1_O)      0.217     4.638 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90/O
                         net (fo=1, routed)           1.048     5.686    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90_n_1
    SLICE_X102Y40        LUT6 (Prop_lut6_I3_O)        0.299     5.985 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_37/O
                         net (fo=1, routed)           1.380     7.365    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_a[0]
    SLICE_X80Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.489 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry_i_15/O
                         net (fo=1, routed)           0.674     8.163    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q_reg[2]
    SLICE_X80Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.287 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_3/O
                         net (fo=15, routed)          0.977     9.264    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[30]_0[2]
    SLICE_X82Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.388 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_7/O
                         net (fo=1, routed)           0.000     9.388    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[2]
    SLICE_X82Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.768 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000     9.768    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_1
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.885 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.885    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.002    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_1
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.119 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.119    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_1
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.236 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.236    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_1
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.353    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_1
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.585 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=12, routed)          1.554    12.139    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/D[20]
    SLICE_X67Y47         LUT5 (Prop_lut5_I4_O)        0.295    12.434 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_2/O
                         net (fo=3, routed)           0.924    13.357    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[23]
    SLICE_X56Y45         LUT5 (Prop_lut5_I4_O)        0.124    13.481 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=17, routed)          1.795    15.277    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_8
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.401 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20/O
                         net (fo=1, routed)           0.000    15.401    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.975 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_5/CO[2]
                         net (fo=1, routed)           1.149    17.123    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[3].sram_addr_q_reg[3][0]_2[0]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.310    17.433 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=53, routed)          0.592    18.025    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/valid_req_q_reg_1
    SLICE_X42Y44         LUT5 (Prop_lut5_I2_O)        0.124    18.149 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/gen_regs[25].data_q[25]_i_11/O
                         net (fo=1, routed)           0.670    18.819    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[27].data_q[27]_i_11
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.124    18.943 f  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[25].data_q[25]_i_6/O
                         net (fo=7, routed)           1.510    20.453    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/config_reg_q_reg[block_swap_on]_46
    SLICE_X32Y41         LUT4 (Prop_lut4_I0_O)        0.124    20.577 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q[1]_i_6/O
                         net (fo=3, routed)           0.885    21.462    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q[1]_i_6_n_1
    SLICE_X34Y41         LUT6 (Prop_lut6_I0_O)        0.124    21.586 f  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/counter_q[0]_i_9/O
                         net (fo=41, routed)          2.077    23.663    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_full_q_reg_2
    SLICE_X24Y37         LUT2 (Prop_lut2_I1_O)        0.124    23.787 f  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q[2]_i_3/O
                         net (fo=22, routed)          1.474    25.261    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/config_reg_q_reg[block_swap_on]_22
    SLICE_X28Y41         LUT4 (Prop_lut4_I1_O)        0.124    25.385 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[26].data_q[26]_i_4/O
                         net (fo=1, routed)           0.706    26.091    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[26].data_q[26]_i_4_n_1
    SLICE_X29Y41         LUT6 (Prop_lut6_I4_O)        0.124    26.215 f  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[26].data_q[26]_i_2/O
                         net (fo=1, routed)           0.885    27.100    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[26].data_q[26]_i_2_n_1
    SLICE_X32Y41         LUT5 (Prop_lut5_I4_O)        0.124    27.224 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[26].data_q[26]_i_1/O
                         net (fo=1, routed)           0.000    27.224    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[26].data_q_reg[26]_0[1]
    SLICE_X32Y41         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[26].data_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[9].data_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.177ns  (logic 5.084ns (18.043%)  route 23.093ns (81.957%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=7 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.713    -0.979    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X59Y51         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/Q
                         net (fo=88, routed)          4.820     4.297    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[1]
    SLICE_X106Y41        LUT6 (Prop_lut6_I2_O)        0.124     4.421 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152/O
                         net (fo=1, routed)           0.000     4.421    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152_n_1
    SLICE_X106Y41        MUXF7 (Prop_muxf7_I1_O)      0.217     4.638 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90/O
                         net (fo=1, routed)           1.048     5.686    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90_n_1
    SLICE_X102Y40        LUT6 (Prop_lut6_I3_O)        0.299     5.985 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_37/O
                         net (fo=1, routed)           1.380     7.365    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_a[0]
    SLICE_X80Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.489 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry_i_15/O
                         net (fo=1, routed)           0.674     8.163    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q_reg[2]
    SLICE_X80Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.287 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_3/O
                         net (fo=15, routed)          0.977     9.264    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[30]_0[2]
    SLICE_X82Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.388 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_7/O
                         net (fo=1, routed)           0.000     9.388    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[2]
    SLICE_X82Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.768 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000     9.768    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_1
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.885 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.885    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.002    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_1
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.119 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.119    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_1
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.236 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.236    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_1
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.353    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_1
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.585 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=12, routed)          1.554    12.139    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/D[20]
    SLICE_X67Y47         LUT5 (Prop_lut5_I4_O)        0.295    12.434 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_2/O
                         net (fo=3, routed)           0.924    13.357    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[23]
    SLICE_X56Y45         LUT5 (Prop_lut5_I4_O)        0.124    13.481 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=17, routed)          1.795    15.277    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_8
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.401 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20/O
                         net (fo=1, routed)           0.000    15.401    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.975 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_5/CO[2]
                         net (fo=1, routed)           1.149    17.123    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[3].sram_addr_q_reg[3][0]_2[0]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.310    17.433 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=53, routed)          0.592    18.025    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/valid_req_q_reg_1
    SLICE_X42Y44         LUT5 (Prop_lut5_I2_O)        0.124    18.149 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/gen_regs[25].data_q[25]_i_11/O
                         net (fo=1, routed)           0.670    18.819    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[27].data_q[27]_i_11
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.124    18.943 f  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[25].data_q[25]_i_6/O
                         net (fo=7, routed)           1.510    20.453    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/config_reg_q_reg[block_swap_on]_46
    SLICE_X32Y41         LUT4 (Prop_lut4_I0_O)        0.124    20.577 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q[1]_i_6/O
                         net (fo=3, routed)           0.885    21.462    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q[1]_i_6_n_1
    SLICE_X34Y41         LUT6 (Prop_lut6_I0_O)        0.124    21.586 f  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/counter_q[0]_i_9/O
                         net (fo=41, routed)          2.077    23.663    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_full_q_reg_2
    SLICE_X24Y37         LUT2 (Prop_lut2_I1_O)        0.124    23.787 f  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q[2]_i_3/O
                         net (fo=22, routed)          1.163    24.950    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/config_reg_q_reg[block_swap_on]_22
    SLICE_X30Y39         LUT6 (Prop_lut6_I3_O)        0.124    25.074 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[9].data_q[9]_i_5/O
                         net (fo=1, routed)           0.937    26.011    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[9].data_q[9]_i_5_n_1
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.124    26.135 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[9].data_q[9]_i_2/O
                         net (fo=1, routed)           0.939    27.074    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[9].data_q_reg[9]_0
    SLICE_X30Y38         LUT5 (Prop_lut5_I3_O)        0.124    27.198 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/gen_regs[9].data_q[9]_i_1/O
                         net (fo=1, routed)           0.000    27.198    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[8]
    SLICE_X30Y38         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[9].data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.135ns  (logic 5.314ns (18.888%)  route 22.821ns (81.112%))
  Logic Levels:           26  (CARRY4=8 LUT3=1 LUT4=1 LUT5=7 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.713    -0.979    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X59Y51         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[16]/Q
                         net (fo=88, routed)          4.820     4.297    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[1]
    SLICE_X106Y41        LUT6 (Prop_lut6_I2_O)        0.124     4.421 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152/O
                         net (fo=1, routed)           0.000     4.421    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_152_n_1
    SLICE_X106Y41        MUXF7 (Prop_muxf7_I1_O)      0.217     4.638 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90/O
                         net (fo=1, routed)           1.048     5.686    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_90_n_1
    SLICE_X102Y40        LUT6 (Prop_lut6_I3_O)        0.299     5.985 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_37/O
                         net (fo=1, routed)           1.380     7.365    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/rf_rdata_a[0]
    SLICE_X80Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.489 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/adder_result_ext_o_carry_i_15/O
                         net (fo=1, routed)           0.674     8.163    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rdata_q_reg[2]
    SLICE_X80Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.287 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_3/O
                         net (fo=15, routed)          0.977     9.264    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/pc_id_o_reg[30]_0[2]
    SLICE_X82Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.388 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_7/O
                         net (fo=1, routed)           0.000     9.388    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[2]
    SLICE_X82Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.768 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000     9.768    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_1
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.885 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.885    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.002    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_1
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.119 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.119    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_1
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.236 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.236    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_1
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.353    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_1
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.585 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=12, routed)          1.554    12.139    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/D[20]
    SLICE_X67Y47         LUT5 (Prop_lut5_I4_O)        0.295    12.434 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/stored_addr_q[24]_i_2/O
                         net (fo=3, routed)           0.924    13.357    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fetch_addr_n[23]
    SLICE_X56Y45         LUT5 (Prop_lut5_I4_O)        0.124    13.481 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/stored_addr_q[24]_i_1/O
                         net (fo=17, routed)          1.795    15.277    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/valid_req_q_reg_8
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    15.401 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20/O
                         net (fo=1, routed)           0.000    15.401    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q[0][19]_i_20_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.975 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/genblk2[0].sram_addr_q_reg[0][19]_i_5/CO[2]
                         net (fo=1, routed)           1.149    17.123    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[3].sram_addr_q_reg[3][0]_2[0]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.310    17.433 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/genblk2[0].sram_addr_q[0][19]_i_2/O
                         net (fo=53, routed)          0.592    18.025    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/valid_req_q_reg_1
    SLICE_X42Y44         LUT5 (Prop_lut5_I2_O)        0.124    18.149 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/gen_regs[25].data_q[25]_i_11/O
                         net (fo=1, routed)           0.670    18.819    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[27].data_q[27]_i_11
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.124    18.943 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[25].data_q[25]_i_6/O
                         net (fo=7, routed)           1.510    20.453    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/config_reg_q_reg[block_swap_on]_46
    SLICE_X32Y41         LUT4 (Prop_lut4_I0_O)        0.124    20.577 f  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q[1]_i_6/O
                         net (fo=3, routed)           0.885    21.462    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q[1]_i_6_n_1
    SLICE_X34Y41         LUT6 (Prop_lut6_I0_O)        0.124    21.586 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/counter_q[0]_i_9/O
                         net (fo=41, routed)          1.291    22.877    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_full_q_reg_2
    SLICE_X34Y46         LUT5 (Prop_lut5_I3_O)        0.150    23.027 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_regs[0].data_q[0]_i_4/O
                         net (fo=7, routed)           1.397    24.424    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q_reg[6]_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.328    24.752 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/counter_q[0]_i_3__0/O
                         net (fo=5, routed)           1.340    26.091    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_q_reg_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.124    26.215 r  i_croc_soc/i_user/i_user_transparentspi/i_counter//cnt_cmd_q[5]_i_2/O
                         net (fo=4, routed)           0.816    27.032    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q_reg[4]_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I3_O)        0.124    27.156 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q[5]_i_1/O
                         net (fo=1, routed)           0.000    27.156    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter_n_6
    SLICE_X28Y47         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.988ns  (logic 0.467ns (47.275%)  route 0.521ns (52.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.571    -1.574    i_croc_soc/i_user/i_user_transparentspi/i_counter/clk_out1
    SLICE_X28Y44         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.367    -1.207 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/Q
                         net (fo=14, routed)          0.521    -0.686    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q_reg[4]
    SLICE_X28Y47         LUT5 (Prop_lut5_I1_O)        0.100    -0.586 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.586    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter_n_8
    SLICE_X28Y47         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.025ns  (logic 0.467ns (45.579%)  route 0.558ns (54.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.571    -1.574    i_croc_soc/i_user/i_user_transparentspi/i_counter/clk_out1
    SLICE_X28Y44         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.367    -1.207 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/Q
                         net (fo=14, routed)          0.558    -0.649    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q_reg[4]
    SLICE_X29Y45         LUT5 (Prop_lut5_I2_O)        0.100    -0.549 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.549    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter_n_10
    SLICE_X29Y45         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.116ns  (logic 0.467ns (41.849%)  route 0.649ns (58.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.571    -1.574    i_croc_soc/i_user/i_user_transparentspi/i_counter/clk_out1
    SLICE_X28Y44         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.367    -1.207 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/Q
                         net (fo=14, routed)          0.649    -0.558    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q_reg[4]
    SLICE_X28Y48         LUT5 (Prop_lut5_I1_O)        0.100    -0.458 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.458    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter_n_5
    SLICE_X28Y48         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.118ns  (logic 0.467ns (41.774%)  route 0.651ns (58.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.571    -1.574    i_croc_soc/i_user/i_user_transparentspi/i_counter/clk_out1
    SLICE_X28Y44         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.367    -1.207 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/Q
                         net (fo=14, routed)          0.651    -0.556    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q_reg[4]
    SLICE_X28Y48         LUT6 (Prop_lut6_I1_O)        0.100    -0.456 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.456    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter_n_4
    SLICE_X28Y48         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.161ns  (logic 0.467ns (40.238%)  route 0.694ns (59.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.571    -1.574    i_croc_soc/i_user/i_user_transparentspi/i_counter/clk_out1
    SLICE_X28Y44         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.367    -1.207 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/Q
                         net (fo=14, routed)          0.694    -0.513    i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/new_req_q
    SLICE_X29Y45         LUT6 (Prop_lut6_I3_O)        0.100    -0.413 r  i_croc_soc/i_user/i_user_obi_cut/i_reg_a/spill_register_flushable_i/cnt_cmd_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.413    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[1]_17[0]
    SLICE_X29Y45         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.311ns  (logic 0.467ns (35.626%)  route 0.844ns (64.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.496    -1.649    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/clk_out1
    SLICE_X33Y47         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDCE (Prop_fdce_C_Q)         0.367    -1.282 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_q_reg/Q
                         net (fo=8, routed)           0.844    -0.438    i_croc_soc/i_user/i_user_transparentspi/i_counter/data_is_read_q
    SLICE_X36Y47         LUT6 (Prop_lut6_I3_O)        0.100    -0.338 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[6]_1[5]
    SLICE_X36Y47         LDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.268ns  (logic 0.467ns (36.843%)  route 0.801ns (63.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.571    -1.574    i_croc_soc/i_user/i_user_transparentspi/i_counter/clk_out1
    SLICE_X28Y44         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.367    -1.207 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/Q
                         net (fo=14, routed)          0.801    -0.406    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q_reg[4]
    SLICE_X28Y47         LUT6 (Prop_lut6_I0_O)        0.100    -0.306 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter_n_6
    SLICE_X28Y47         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.301ns  (logic 0.467ns (35.902%)  route 0.834ns (64.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.571    -1.574    i_croc_soc/i_user/i_user_transparentspi/i_counter/clk_out1
    SLICE_X28Y44         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.367    -1.207 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/Q
                         net (fo=14, routed)          0.834    -0.373    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q_reg[4]
    SLICE_X28Y47         LUT5 (Prop_lut5_I0_O)        0.100    -0.273 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter_n_7
    SLICE_X28Y47         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.379ns  (logic 0.467ns (33.866%)  route 0.912ns (66.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.571    -1.574    i_croc_soc/i_user/i_user_transparentspi/i_counter/clk_out1
    SLICE_X28Y44         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.367    -1.207 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/Q
                         net (fo=14, routed)          0.912    -0.295    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q_reg[4]
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.100    -0.195 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q[5]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.195    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_d[5]
    SLICE_X32Y48         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.382ns  (logic 0.467ns (33.792%)  route 0.915ns (66.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.571    -1.574    i_croc_soc/i_user/i_user_transparentspi/i_counter/clk_out1
    SLICE_X28Y44         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.367    -1.207 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/Q
                         net (fo=14, routed)          0.915    -0.292    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q_reg[4]
    SLICE_X32Y48         LUT5 (Prop_lut5_I0_O)        0.100    -0.192 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.192    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_d[4]
    SLICE_X32Y48         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_clkwiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    21.475 f  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.760    i_clkwiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    15.001 f  i_clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206    17.207    i_clkwiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.308 f  i_clkwiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.980    19.288    i_clkwiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  i_clkwiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_clkwiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    i_clkwiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  i_clkwiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          1899 Endpoints
Min Delay          1899 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/signal_next_write_data_o_reg/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.382ns  (logic 3.879ns (21.102%)  route 14.503ns (78.898%))
  Logic Levels:           17  (CARRY4=2 LDCE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/signal_next_write_data_o_reg/G
    SLICE_X35Y46         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/signal_next_write_data_o_reg/Q
                         net (fo=6, routed)           1.554     2.321    i_croc_soc/i_user/i_block_swap_ctrl/signal_next_write_data
    SLICE_X37Y31         LUT6 (Prop_lut6_I3_O)        0.124     2.445 f  i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_239/O
                         net (fo=9, routed)           0.511     2.956    i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_239_n_1
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.119     3.075 f  i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_168/O
                         net (fo=9, routed)           1.375     4.450    i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[0]_0
    SLICE_X38Y28         LUT2 (Prop_lut2_I0_O)        0.332     4.782 r  i_croc_soc/i_user/i_block_swap_ctrl/counter_q[0]_i_36/O
                         net (fo=1, routed)           0.000     4.782    i_croc_soc_n_7
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.295 r  i_main_xbar/gen_demux[0].i_addr_decode/i_addr_decode_dync/counter_q_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.295    i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_113_2[0]
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.452 r  i_croc_soc/i_user/i_block_swap_ctrl/i_main_xbar/gen_demux[0].i_addr_decode/i_addr_decode_dync/counter_q_reg[0]_i_8/CO[1]
                         net (fo=7, routed)           1.341     6.793    i_croc_soc/i_user/i_block_swap_ctrl/i_main_xbar/gen_demux[0].i_addr_decode/i_addr_decode_dync/counter_q_reg[0]_i_8_n_3
    SLICE_X36Y27         LUT6 (Prop_lut6_I1_O)        0.332     7.125 r  i_croc_soc/i_user/i_block_swap_ctrl/counter_q[1]_i_8/O
                         net (fo=2, routed)           0.667     7.792    i_croc_soc/i_croc/i_main_xbar/gen_demux[0].i_demux/i_counter/counter_q_reg[1]_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.916 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[0].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2/O
                         net (fo=7, routed)           1.300     9.216    i_croc_soc/i_user/i_block_swap_ctrl/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]
    SLICE_X31Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.340 f  i_croc_soc/i_user/i_block_swap_ctrl/gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1/O
                         net (fo=2, routed)           0.796    10.135    i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/i_rr_arb/sbr_reqs[0][3][req]
    SLICE_X30Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.259 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/i_rr_arb/xpm_memory_base_inst_i_53__0/O
                         net (fo=53, routed)          1.336    11.595    i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][0]_1
    SLICE_X35Y25         LUT4 (Prop_lut4_I2_O)        0.124    11.719 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/counter_q[1]_i_24/O
                         net (fo=1, routed)           0.000    11.719    i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/sbr_rsps[2][3][gnt]
    SLICE_X35Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    11.964 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/counter_q_reg[1]_i_9/O
                         net (fo=1, routed)           0.615    12.579    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_16
    SLICE_X40Y26         LUT6 (Prop_lut6_I2_O)        0.298    12.877 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.592    13.470    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X41Y28         LUT2 (Prop_lut2_I0_O)        0.124    13.594 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           2.107    15.701    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124    15.825 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_6/O
                         net (fo=3, routed)           0.593    16.418    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.124    16.542 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.154    16.696    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X59Y41         LUT5 (Prop_lut5_I4_O)        0.124    16.820 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.562    18.382    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X82Y48         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.563    -1.582    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X82Y48         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[28]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/signal_next_write_data_o_reg/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.382ns  (logic 3.879ns (21.102%)  route 14.503ns (78.898%))
  Logic Levels:           17  (CARRY4=2 LDCE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/signal_next_write_data_o_reg/G
    SLICE_X35Y46         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/signal_next_write_data_o_reg/Q
                         net (fo=6, routed)           1.554     2.321    i_croc_soc/i_user/i_block_swap_ctrl/signal_next_write_data
    SLICE_X37Y31         LUT6 (Prop_lut6_I3_O)        0.124     2.445 f  i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_239/O
                         net (fo=9, routed)           0.511     2.956    i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_239_n_1
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.119     3.075 f  i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_168/O
                         net (fo=9, routed)           1.375     4.450    i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[0]_0
    SLICE_X38Y28         LUT2 (Prop_lut2_I0_O)        0.332     4.782 r  i_croc_soc/i_user/i_block_swap_ctrl/counter_q[0]_i_36/O
                         net (fo=1, routed)           0.000     4.782    i_croc_soc_n_7
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.295 r  i_main_xbar/gen_demux[0].i_addr_decode/i_addr_decode_dync/counter_q_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.295    i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_113_2[0]
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.452 r  i_croc_soc/i_user/i_block_swap_ctrl/i_main_xbar/gen_demux[0].i_addr_decode/i_addr_decode_dync/counter_q_reg[0]_i_8/CO[1]
                         net (fo=7, routed)           1.341     6.793    i_croc_soc/i_user/i_block_swap_ctrl/i_main_xbar/gen_demux[0].i_addr_decode/i_addr_decode_dync/counter_q_reg[0]_i_8_n_3
    SLICE_X36Y27         LUT6 (Prop_lut6_I1_O)        0.332     7.125 r  i_croc_soc/i_user/i_block_swap_ctrl/counter_q[1]_i_8/O
                         net (fo=2, routed)           0.667     7.792    i_croc_soc/i_croc/i_main_xbar/gen_demux[0].i_demux/i_counter/counter_q_reg[1]_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.916 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[0].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2/O
                         net (fo=7, routed)           1.300     9.216    i_croc_soc/i_user/i_block_swap_ctrl/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]
    SLICE_X31Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.340 f  i_croc_soc/i_user/i_block_swap_ctrl/gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1/O
                         net (fo=2, routed)           0.796    10.135    i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/i_rr_arb/sbr_reqs[0][3][req]
    SLICE_X30Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.259 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/i_rr_arb/xpm_memory_base_inst_i_53__0/O
                         net (fo=53, routed)          1.336    11.595    i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][0]_1
    SLICE_X35Y25         LUT4 (Prop_lut4_I2_O)        0.124    11.719 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/counter_q[1]_i_24/O
                         net (fo=1, routed)           0.000    11.719    i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/sbr_rsps[2][3][gnt]
    SLICE_X35Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    11.964 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/counter_q_reg[1]_i_9/O
                         net (fo=1, routed)           0.615    12.579    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_16
    SLICE_X40Y26         LUT6 (Prop_lut6_I2_O)        0.298    12.877 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.592    13.470    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X41Y28         LUT2 (Prop_lut2_I0_O)        0.124    13.594 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           2.107    15.701    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124    15.825 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_6/O
                         net (fo=3, routed)           0.593    16.418    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.124    16.542 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.154    16.696    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X59Y41         LUT5 (Prop_lut5_I4_O)        0.124    16.820 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.562    18.382    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X82Y48         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.563    -1.582    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X82Y48         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[29]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/signal_next_write_data_o_reg/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.382ns  (logic 3.879ns (21.102%)  route 14.503ns (78.898%))
  Logic Levels:           17  (CARRY4=2 LDCE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/signal_next_write_data_o_reg/G
    SLICE_X35Y46         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/signal_next_write_data_o_reg/Q
                         net (fo=6, routed)           1.554     2.321    i_croc_soc/i_user/i_block_swap_ctrl/signal_next_write_data
    SLICE_X37Y31         LUT6 (Prop_lut6_I3_O)        0.124     2.445 f  i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_239/O
                         net (fo=9, routed)           0.511     2.956    i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_239_n_1
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.119     3.075 f  i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_168/O
                         net (fo=9, routed)           1.375     4.450    i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[0]_0
    SLICE_X38Y28         LUT2 (Prop_lut2_I0_O)        0.332     4.782 r  i_croc_soc/i_user/i_block_swap_ctrl/counter_q[0]_i_36/O
                         net (fo=1, routed)           0.000     4.782    i_croc_soc_n_7
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.295 r  i_main_xbar/gen_demux[0].i_addr_decode/i_addr_decode_dync/counter_q_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.295    i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_113_2[0]
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.452 r  i_croc_soc/i_user/i_block_swap_ctrl/i_main_xbar/gen_demux[0].i_addr_decode/i_addr_decode_dync/counter_q_reg[0]_i_8/CO[1]
                         net (fo=7, routed)           1.341     6.793    i_croc_soc/i_user/i_block_swap_ctrl/i_main_xbar/gen_demux[0].i_addr_decode/i_addr_decode_dync/counter_q_reg[0]_i_8_n_3
    SLICE_X36Y27         LUT6 (Prop_lut6_I1_O)        0.332     7.125 r  i_croc_soc/i_user/i_block_swap_ctrl/counter_q[1]_i_8/O
                         net (fo=2, routed)           0.667     7.792    i_croc_soc/i_croc/i_main_xbar/gen_demux[0].i_demux/i_counter/counter_q_reg[1]_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.916 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[0].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2/O
                         net (fo=7, routed)           1.300     9.216    i_croc_soc/i_user/i_block_swap_ctrl/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]
    SLICE_X31Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.340 f  i_croc_soc/i_user/i_block_swap_ctrl/gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1/O
                         net (fo=2, routed)           0.796    10.135    i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/i_rr_arb/sbr_reqs[0][3][req]
    SLICE_X30Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.259 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/i_rr_arb/xpm_memory_base_inst_i_53__0/O
                         net (fo=53, routed)          1.336    11.595    i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][0]_1
    SLICE_X35Y25         LUT4 (Prop_lut4_I2_O)        0.124    11.719 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/counter_q[1]_i_24/O
                         net (fo=1, routed)           0.000    11.719    i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/sbr_rsps[2][3][gnt]
    SLICE_X35Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    11.964 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/counter_q_reg[1]_i_9/O
                         net (fo=1, routed)           0.615    12.579    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_16
    SLICE_X40Y26         LUT6 (Prop_lut6_I2_O)        0.298    12.877 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.592    13.470    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X41Y28         LUT2 (Prop_lut2_I0_O)        0.124    13.594 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           2.107    15.701    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124    15.825 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_6/O
                         net (fo=3, routed)           0.593    16.418    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.124    16.542 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.154    16.696    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X59Y41         LUT5 (Prop_lut5_I4_O)        0.124    16.820 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.562    18.382    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X82Y48         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.563    -1.582    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X82Y48         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[30]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/signal_next_write_data_o_reg/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.382ns  (logic 3.879ns (21.102%)  route 14.503ns (78.898%))
  Logic Levels:           17  (CARRY4=2 LDCE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/signal_next_write_data_o_reg/G
    SLICE_X35Y46         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/signal_next_write_data_o_reg/Q
                         net (fo=6, routed)           1.554     2.321    i_croc_soc/i_user/i_block_swap_ctrl/signal_next_write_data
    SLICE_X37Y31         LUT6 (Prop_lut6_I3_O)        0.124     2.445 f  i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_239/O
                         net (fo=9, routed)           0.511     2.956    i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_239_n_1
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.119     3.075 f  i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_168/O
                         net (fo=9, routed)           1.375     4.450    i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[0]_0
    SLICE_X38Y28         LUT2 (Prop_lut2_I0_O)        0.332     4.782 r  i_croc_soc/i_user/i_block_swap_ctrl/counter_q[0]_i_36/O
                         net (fo=1, routed)           0.000     4.782    i_croc_soc_n_7
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.295 r  i_main_xbar/gen_demux[0].i_addr_decode/i_addr_decode_dync/counter_q_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.295    i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_113_2[0]
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.452 r  i_croc_soc/i_user/i_block_swap_ctrl/i_main_xbar/gen_demux[0].i_addr_decode/i_addr_decode_dync/counter_q_reg[0]_i_8/CO[1]
                         net (fo=7, routed)           1.341     6.793    i_croc_soc/i_user/i_block_swap_ctrl/i_main_xbar/gen_demux[0].i_addr_decode/i_addr_decode_dync/counter_q_reg[0]_i_8_n_3
    SLICE_X36Y27         LUT6 (Prop_lut6_I1_O)        0.332     7.125 r  i_croc_soc/i_user/i_block_swap_ctrl/counter_q[1]_i_8/O
                         net (fo=2, routed)           0.667     7.792    i_croc_soc/i_croc/i_main_xbar/gen_demux[0].i_demux/i_counter/counter_q_reg[1]_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.916 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[0].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2/O
                         net (fo=7, routed)           1.300     9.216    i_croc_soc/i_user/i_block_swap_ctrl/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]
    SLICE_X31Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.340 f  i_croc_soc/i_user/i_block_swap_ctrl/gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1/O
                         net (fo=2, routed)           0.796    10.135    i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/i_rr_arb/sbr_reqs[0][3][req]
    SLICE_X30Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.259 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/i_rr_arb/xpm_memory_base_inst_i_53__0/O
                         net (fo=53, routed)          1.336    11.595    i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][0]_1
    SLICE_X35Y25         LUT4 (Prop_lut4_I2_O)        0.124    11.719 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/counter_q[1]_i_24/O
                         net (fo=1, routed)           0.000    11.719    i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/sbr_rsps[2][3][gnt]
    SLICE_X35Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    11.964 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/counter_q_reg[1]_i_9/O
                         net (fo=1, routed)           0.615    12.579    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_16
    SLICE_X40Y26         LUT6 (Prop_lut6_I2_O)        0.298    12.877 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.592    13.470    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X41Y28         LUT2 (Prop_lut2_I0_O)        0.124    13.594 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           2.107    15.701    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124    15.825 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_6/O
                         net (fo=3, routed)           0.593    16.418    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.124    16.542 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.154    16.696    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X59Y41         LUT5 (Prop_lut5_I4_O)        0.124    16.820 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.562    18.382    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X82Y48         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.563    -1.582    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X82Y48         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[31]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/signal_next_write_data_o_reg/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.154ns  (logic 3.879ns (21.367%)  route 14.275ns (78.633%))
  Logic Levels:           17  (CARRY4=2 LDCE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/signal_next_write_data_o_reg/G
    SLICE_X35Y46         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/signal_next_write_data_o_reg/Q
                         net (fo=6, routed)           1.554     2.321    i_croc_soc/i_user/i_block_swap_ctrl/signal_next_write_data
    SLICE_X37Y31         LUT6 (Prop_lut6_I3_O)        0.124     2.445 f  i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_239/O
                         net (fo=9, routed)           0.511     2.956    i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_239_n_1
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.119     3.075 f  i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_168/O
                         net (fo=9, routed)           1.375     4.450    i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[0]_0
    SLICE_X38Y28         LUT2 (Prop_lut2_I0_O)        0.332     4.782 r  i_croc_soc/i_user/i_block_swap_ctrl/counter_q[0]_i_36/O
                         net (fo=1, routed)           0.000     4.782    i_croc_soc_n_7
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.295 r  i_main_xbar/gen_demux[0].i_addr_decode/i_addr_decode_dync/counter_q_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.295    i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_113_2[0]
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.452 r  i_croc_soc/i_user/i_block_swap_ctrl/i_main_xbar/gen_demux[0].i_addr_decode/i_addr_decode_dync/counter_q_reg[0]_i_8/CO[1]
                         net (fo=7, routed)           1.341     6.793    i_croc_soc/i_user/i_block_swap_ctrl/i_main_xbar/gen_demux[0].i_addr_decode/i_addr_decode_dync/counter_q_reg[0]_i_8_n_3
    SLICE_X36Y27         LUT6 (Prop_lut6_I1_O)        0.332     7.125 r  i_croc_soc/i_user/i_block_swap_ctrl/counter_q[1]_i_8/O
                         net (fo=2, routed)           0.667     7.792    i_croc_soc/i_croc/i_main_xbar/gen_demux[0].i_demux/i_counter/counter_q_reg[1]_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.916 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[0].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2/O
                         net (fo=7, routed)           1.300     9.216    i_croc_soc/i_user/i_block_swap_ctrl/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]
    SLICE_X31Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.340 f  i_croc_soc/i_user/i_block_swap_ctrl/gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1/O
                         net (fo=2, routed)           0.796    10.135    i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/i_rr_arb/sbr_reqs[0][3][req]
    SLICE_X30Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.259 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/i_rr_arb/xpm_memory_base_inst_i_53__0/O
                         net (fo=53, routed)          1.336    11.595    i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][0]_1
    SLICE_X35Y25         LUT4 (Prop_lut4_I2_O)        0.124    11.719 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/counter_q[1]_i_24/O
                         net (fo=1, routed)           0.000    11.719    i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/sbr_rsps[2][3][gnt]
    SLICE_X35Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    11.964 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/counter_q_reg[1]_i_9/O
                         net (fo=1, routed)           0.615    12.579    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_16
    SLICE_X40Y26         LUT6 (Prop_lut6_I2_O)        0.298    12.877 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.592    13.470    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X41Y28         LUT2 (Prop_lut2_I0_O)        0.124    13.594 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           2.107    15.701    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124    15.825 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_6/O
                         net (fo=3, routed)           0.593    16.418    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.124    16.542 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.154    16.696    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X59Y41         LUT5 (Prop_lut5_I4_O)        0.124    16.820 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.334    18.154    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X82Y43         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.562    -1.583    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X82Y43         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[10]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/signal_next_write_data_o_reg/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.154ns  (logic 3.879ns (21.367%)  route 14.275ns (78.633%))
  Logic Levels:           17  (CARRY4=2 LDCE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/signal_next_write_data_o_reg/G
    SLICE_X35Y46         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/signal_next_write_data_o_reg/Q
                         net (fo=6, routed)           1.554     2.321    i_croc_soc/i_user/i_block_swap_ctrl/signal_next_write_data
    SLICE_X37Y31         LUT6 (Prop_lut6_I3_O)        0.124     2.445 f  i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_239/O
                         net (fo=9, routed)           0.511     2.956    i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_239_n_1
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.119     3.075 f  i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_168/O
                         net (fo=9, routed)           1.375     4.450    i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[0]_0
    SLICE_X38Y28         LUT2 (Prop_lut2_I0_O)        0.332     4.782 r  i_croc_soc/i_user/i_block_swap_ctrl/counter_q[0]_i_36/O
                         net (fo=1, routed)           0.000     4.782    i_croc_soc_n_7
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.295 r  i_main_xbar/gen_demux[0].i_addr_decode/i_addr_decode_dync/counter_q_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.295    i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_113_2[0]
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.452 r  i_croc_soc/i_user/i_block_swap_ctrl/i_main_xbar/gen_demux[0].i_addr_decode/i_addr_decode_dync/counter_q_reg[0]_i_8/CO[1]
                         net (fo=7, routed)           1.341     6.793    i_croc_soc/i_user/i_block_swap_ctrl/i_main_xbar/gen_demux[0].i_addr_decode/i_addr_decode_dync/counter_q_reg[0]_i_8_n_3
    SLICE_X36Y27         LUT6 (Prop_lut6_I1_O)        0.332     7.125 r  i_croc_soc/i_user/i_block_swap_ctrl/counter_q[1]_i_8/O
                         net (fo=2, routed)           0.667     7.792    i_croc_soc/i_croc/i_main_xbar/gen_demux[0].i_demux/i_counter/counter_q_reg[1]_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.916 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[0].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2/O
                         net (fo=7, routed)           1.300     9.216    i_croc_soc/i_user/i_block_swap_ctrl/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]
    SLICE_X31Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.340 f  i_croc_soc/i_user/i_block_swap_ctrl/gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1/O
                         net (fo=2, routed)           0.796    10.135    i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/i_rr_arb/sbr_reqs[0][3][req]
    SLICE_X30Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.259 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/i_rr_arb/xpm_memory_base_inst_i_53__0/O
                         net (fo=53, routed)          1.336    11.595    i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][0]_1
    SLICE_X35Y25         LUT4 (Prop_lut4_I2_O)        0.124    11.719 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/counter_q[1]_i_24/O
                         net (fo=1, routed)           0.000    11.719    i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/sbr_rsps[2][3][gnt]
    SLICE_X35Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    11.964 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/counter_q_reg[1]_i_9/O
                         net (fo=1, routed)           0.615    12.579    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_16
    SLICE_X40Y26         LUT6 (Prop_lut6_I2_O)        0.298    12.877 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.592    13.470    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X41Y28         LUT2 (Prop_lut2_I0_O)        0.124    13.594 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           2.107    15.701    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124    15.825 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_6/O
                         net (fo=3, routed)           0.593    16.418    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.124    16.542 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.154    16.696    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X59Y41         LUT5 (Prop_lut5_I4_O)        0.124    16.820 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.334    18.154    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X82Y43         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.562    -1.583    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X82Y43         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[11]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/signal_next_write_data_o_reg/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.154ns  (logic 3.879ns (21.367%)  route 14.275ns (78.633%))
  Logic Levels:           17  (CARRY4=2 LDCE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/signal_next_write_data_o_reg/G
    SLICE_X35Y46         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/signal_next_write_data_o_reg/Q
                         net (fo=6, routed)           1.554     2.321    i_croc_soc/i_user/i_block_swap_ctrl/signal_next_write_data
    SLICE_X37Y31         LUT6 (Prop_lut6_I3_O)        0.124     2.445 f  i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_239/O
                         net (fo=9, routed)           0.511     2.956    i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_239_n_1
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.119     3.075 f  i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_168/O
                         net (fo=9, routed)           1.375     4.450    i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[0]_0
    SLICE_X38Y28         LUT2 (Prop_lut2_I0_O)        0.332     4.782 r  i_croc_soc/i_user/i_block_swap_ctrl/counter_q[0]_i_36/O
                         net (fo=1, routed)           0.000     4.782    i_croc_soc_n_7
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.295 r  i_main_xbar/gen_demux[0].i_addr_decode/i_addr_decode_dync/counter_q_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.295    i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_113_2[0]
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.452 r  i_croc_soc/i_user/i_block_swap_ctrl/i_main_xbar/gen_demux[0].i_addr_decode/i_addr_decode_dync/counter_q_reg[0]_i_8/CO[1]
                         net (fo=7, routed)           1.341     6.793    i_croc_soc/i_user/i_block_swap_ctrl/i_main_xbar/gen_demux[0].i_addr_decode/i_addr_decode_dync/counter_q_reg[0]_i_8_n_3
    SLICE_X36Y27         LUT6 (Prop_lut6_I1_O)        0.332     7.125 r  i_croc_soc/i_user/i_block_swap_ctrl/counter_q[1]_i_8/O
                         net (fo=2, routed)           0.667     7.792    i_croc_soc/i_croc/i_main_xbar/gen_demux[0].i_demux/i_counter/counter_q_reg[1]_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.916 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[0].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2/O
                         net (fo=7, routed)           1.300     9.216    i_croc_soc/i_user/i_block_swap_ctrl/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]
    SLICE_X31Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.340 f  i_croc_soc/i_user/i_block_swap_ctrl/gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1/O
                         net (fo=2, routed)           0.796    10.135    i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/i_rr_arb/sbr_reqs[0][3][req]
    SLICE_X30Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.259 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/i_rr_arb/xpm_memory_base_inst_i_53__0/O
                         net (fo=53, routed)          1.336    11.595    i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][0]_1
    SLICE_X35Y25         LUT4 (Prop_lut4_I2_O)        0.124    11.719 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/counter_q[1]_i_24/O
                         net (fo=1, routed)           0.000    11.719    i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/sbr_rsps[2][3][gnt]
    SLICE_X35Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    11.964 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/counter_q_reg[1]_i_9/O
                         net (fo=1, routed)           0.615    12.579    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_16
    SLICE_X40Y26         LUT6 (Prop_lut6_I2_O)        0.298    12.877 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.592    13.470    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X41Y28         LUT2 (Prop_lut2_I0_O)        0.124    13.594 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           2.107    15.701    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124    15.825 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_6/O
                         net (fo=3, routed)           0.593    16.418    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.124    16.542 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.154    16.696    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X59Y41         LUT5 (Prop_lut5_I4_O)        0.124    16.820 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.334    18.154    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X82Y43         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.562    -1.583    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X82Y43         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[8]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/signal_next_write_data_o_reg/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.154ns  (logic 3.879ns (21.367%)  route 14.275ns (78.633%))
  Logic Levels:           17  (CARRY4=2 LDCE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/signal_next_write_data_o_reg/G
    SLICE_X35Y46         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/signal_next_write_data_o_reg/Q
                         net (fo=6, routed)           1.554     2.321    i_croc_soc/i_user/i_block_swap_ctrl/signal_next_write_data
    SLICE_X37Y31         LUT6 (Prop_lut6_I3_O)        0.124     2.445 f  i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_239/O
                         net (fo=9, routed)           0.511     2.956    i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_239_n_1
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.119     3.075 f  i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_168/O
                         net (fo=9, routed)           1.375     4.450    i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[0]_0
    SLICE_X38Y28         LUT2 (Prop_lut2_I0_O)        0.332     4.782 r  i_croc_soc/i_user/i_block_swap_ctrl/counter_q[0]_i_36/O
                         net (fo=1, routed)           0.000     4.782    i_croc_soc_n_7
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.295 r  i_main_xbar/gen_demux[0].i_addr_decode/i_addr_decode_dync/counter_q_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.295    i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_113_2[0]
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.452 r  i_croc_soc/i_user/i_block_swap_ctrl/i_main_xbar/gen_demux[0].i_addr_decode/i_addr_decode_dync/counter_q_reg[0]_i_8/CO[1]
                         net (fo=7, routed)           1.341     6.793    i_croc_soc/i_user/i_block_swap_ctrl/i_main_xbar/gen_demux[0].i_addr_decode/i_addr_decode_dync/counter_q_reg[0]_i_8_n_3
    SLICE_X36Y27         LUT6 (Prop_lut6_I1_O)        0.332     7.125 r  i_croc_soc/i_user/i_block_swap_ctrl/counter_q[1]_i_8/O
                         net (fo=2, routed)           0.667     7.792    i_croc_soc/i_croc/i_main_xbar/gen_demux[0].i_demux/i_counter/counter_q_reg[1]_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.916 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[0].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2/O
                         net (fo=7, routed)           1.300     9.216    i_croc_soc/i_user/i_block_swap_ctrl/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]
    SLICE_X31Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.340 f  i_croc_soc/i_user/i_block_swap_ctrl/gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1/O
                         net (fo=2, routed)           0.796    10.135    i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/i_rr_arb/sbr_reqs[0][3][req]
    SLICE_X30Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.259 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/i_rr_arb/xpm_memory_base_inst_i_53__0/O
                         net (fo=53, routed)          1.336    11.595    i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][0]_1
    SLICE_X35Y25         LUT4 (Prop_lut4_I2_O)        0.124    11.719 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/counter_q[1]_i_24/O
                         net (fo=1, routed)           0.000    11.719    i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/sbr_rsps[2][3][gnt]
    SLICE_X35Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    11.964 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/counter_q_reg[1]_i_9/O
                         net (fo=1, routed)           0.615    12.579    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_16
    SLICE_X40Y26         LUT6 (Prop_lut6_I2_O)        0.298    12.877 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.592    13.470    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X41Y28         LUT2 (Prop_lut2_I0_O)        0.124    13.594 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           2.107    15.701    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124    15.825 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_6/O
                         net (fo=3, routed)           0.593    16.418    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.124    16.542 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.154    16.696    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X59Y41         LUT5 (Prop_lut5_I4_O)        0.124    16.820 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.334    18.154    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X82Y43         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.562    -1.583    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X82Y43         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[9]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/signal_next_write_data_o_reg/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.086ns  (logic 3.879ns (21.448%)  route 14.207ns (78.552%))
  Logic Levels:           17  (CARRY4=2 LDCE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/signal_next_write_data_o_reg/G
    SLICE_X35Y46         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/signal_next_write_data_o_reg/Q
                         net (fo=6, routed)           1.554     2.321    i_croc_soc/i_user/i_block_swap_ctrl/signal_next_write_data
    SLICE_X37Y31         LUT6 (Prop_lut6_I3_O)        0.124     2.445 f  i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_239/O
                         net (fo=9, routed)           0.511     2.956    i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_239_n_1
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.119     3.075 f  i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_168/O
                         net (fo=9, routed)           1.375     4.450    i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[0]_0
    SLICE_X38Y28         LUT2 (Prop_lut2_I0_O)        0.332     4.782 r  i_croc_soc/i_user/i_block_swap_ctrl/counter_q[0]_i_36/O
                         net (fo=1, routed)           0.000     4.782    i_croc_soc_n_7
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.295 r  i_main_xbar/gen_demux[0].i_addr_decode/i_addr_decode_dync/counter_q_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.295    i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_113_2[0]
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.452 r  i_croc_soc/i_user/i_block_swap_ctrl/i_main_xbar/gen_demux[0].i_addr_decode/i_addr_decode_dync/counter_q_reg[0]_i_8/CO[1]
                         net (fo=7, routed)           1.341     6.793    i_croc_soc/i_user/i_block_swap_ctrl/i_main_xbar/gen_demux[0].i_addr_decode/i_addr_decode_dync/counter_q_reg[0]_i_8_n_3
    SLICE_X36Y27         LUT6 (Prop_lut6_I1_O)        0.332     7.125 r  i_croc_soc/i_user/i_block_swap_ctrl/counter_q[1]_i_8/O
                         net (fo=2, routed)           0.667     7.792    i_croc_soc/i_croc/i_main_xbar/gen_demux[0].i_demux/i_counter/counter_q_reg[1]_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.916 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[0].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2/O
                         net (fo=7, routed)           1.300     9.216    i_croc_soc/i_user/i_block_swap_ctrl/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]
    SLICE_X31Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.340 f  i_croc_soc/i_user/i_block_swap_ctrl/gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1/O
                         net (fo=2, routed)           0.796    10.135    i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/i_rr_arb/sbr_reqs[0][3][req]
    SLICE_X30Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.259 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/i_rr_arb/xpm_memory_base_inst_i_53__0/O
                         net (fo=53, routed)          1.336    11.595    i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][0]_1
    SLICE_X35Y25         LUT4 (Prop_lut4_I2_O)        0.124    11.719 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/counter_q[1]_i_24/O
                         net (fo=1, routed)           0.000    11.719    i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/sbr_rsps[2][3][gnt]
    SLICE_X35Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    11.964 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/counter_q_reg[1]_i_9/O
                         net (fo=1, routed)           0.615    12.579    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_16
    SLICE_X40Y26         LUT6 (Prop_lut6_I2_O)        0.298    12.877 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.592    13.470    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X41Y28         LUT2 (Prop_lut2_I0_O)        0.124    13.594 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           2.107    15.701    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124    15.825 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_6/O
                         net (fo=3, routed)           0.593    16.418    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.124    16.542 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.154    16.696    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X59Y41         LUT5 (Prop_lut5_I4_O)        0.124    16.820 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.266    18.086    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X82Y46         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.562    -1.583    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X82Y46         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[20]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/signal_next_write_data_o_reg/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.086ns  (logic 3.879ns (21.448%)  route 14.207ns (78.552%))
  Logic Levels:           17  (CARRY4=2 LDCE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/signal_next_write_data_o_reg/G
    SLICE_X35Y46         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  i_croc_soc/i_user/i_user_transparentspi/i_cmd_ctrl/signal_next_write_data_o_reg/Q
                         net (fo=6, routed)           1.554     2.321    i_croc_soc/i_user/i_block_swap_ctrl/signal_next_write_data
    SLICE_X37Y31         LUT6 (Prop_lut6_I3_O)        0.124     2.445 f  i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_239/O
                         net (fo=9, routed)           0.511     2.956    i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_239_n_1
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.119     3.075 f  i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_168/O
                         net (fo=9, routed)           1.375     4.450    i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[0]_0
    SLICE_X38Y28         LUT2 (Prop_lut2_I0_O)        0.332     4.782 r  i_croc_soc/i_user/i_block_swap_ctrl/counter_q[0]_i_36/O
                         net (fo=1, routed)           0.000     4.782    i_croc_soc_n_7
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.295 r  i_main_xbar/gen_demux[0].i_addr_decode/i_addr_decode_dync/counter_q_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.295    i_croc_soc/i_user/i_block_swap_ctrl/xpm_memory_base_inst_i_113_2[0]
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.452 r  i_croc_soc/i_user/i_block_swap_ctrl/i_main_xbar/gen_demux[0].i_addr_decode/i_addr_decode_dync/counter_q_reg[0]_i_8/CO[1]
                         net (fo=7, routed)           1.341     6.793    i_croc_soc/i_user/i_block_swap_ctrl/i_main_xbar/gen_demux[0].i_addr_decode/i_addr_decode_dync/counter_q_reg[0]_i_8_n_3
    SLICE_X36Y27         LUT6 (Prop_lut6_I1_O)        0.332     7.125 r  i_croc_soc/i_user/i_block_swap_ctrl/counter_q[1]_i_8/O
                         net (fo=2, routed)           0.667     7.792    i_croc_soc/i_croc/i_main_xbar/gen_demux[0].i_demux/i_counter/counter_q_reg[1]_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.916 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[0].i_demux/i_counter/gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2/O
                         net (fo=7, routed)           1.300     9.216    i_croc_soc/i_user/i_block_swap_ctrl/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]
    SLICE_X31Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.340 f  i_croc_soc/i_user/i_block_swap_ctrl/gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1/O
                         net (fo=2, routed)           0.796    10.135    i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/i_rr_arb/sbr_reqs[0][3][req]
    SLICE_X30Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.259 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/i_rr_arb/xpm_memory_base_inst_i_53__0/O
                         net (fo=53, routed)          1.336    11.595    i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/mem_q_reg[1][0]_1
    SLICE_X35Y25         LUT4 (Prop_lut4_I2_O)        0.124    11.719 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[3].i_mux/gen_no_id_assign.i_fifo/counter_q[1]_i_24/O
                         net (fo=1, routed)           0.000    11.719    i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/sbr_rsps[2][3][gnt]
    SLICE_X35Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    11.964 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[2].i_mux/gen_no_id_assign.i_fifo/counter_q_reg[1]_i_9/O
                         net (fo=1, routed)           0.615    12.579    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q_reg[0]_16
    SLICE_X40Y26         LUT6 (Prop_lut6_I2_O)        0.298    12.877 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/counter_q[1]_i_4__1/O
                         net (fo=6, routed)           0.592    13.470    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/status_cnt_q_reg[0]
    SLICE_X41Y28         LUT2 (Prop_lut2_I0_O)        0.124    13.594 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           2.107    15.701    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124    15.825 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/FSM_sequential_ls_fsm_cs[2]_i_6/O
                         net (fo=3, routed)           0.593    16.418    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.124    16.542 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.154    16.696    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X59Y41         LUT5 (Prop_lut5_I4_O)        0.124    16.820 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.266    18.086    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X82Y46         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        1.562    -1.583    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X82Y46         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_d_reg/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         LDPE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_d_reg/G
    SLICE_X33Y48         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_d_reg/Q
                         net (fo=1, routed)           0.110     0.268    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_d
    SLICE_X33Y47         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.831    -0.884    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/clk_out1
    SLICE_X33Y47         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_q_reg/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.204ns (59.284%)  route 0.140ns (40.716%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[22]/G
    SLICE_X37Y34         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[22]/Q
                         net (fo=1, routed)           0.140     0.298    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[22]
    SLICE_X36Y34         LUT3 (Prop_lut3_I0_O)        0.046     0.344 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[22]_i_1__0/O
                         net (fo=1, routed)           0.000     0.344    i_croc_soc/i_user/i_block_swap_ctrl/D[22]
    SLICE_X36Y34         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.823    -0.892    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X36Y34         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[22]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.203ns (58.982%)  route 0.141ns (41.018%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[20]/G
    SLICE_X37Y35         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[20]/Q
                         net (fo=1, routed)           0.141     0.299    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[20]
    SLICE_X36Y34         LUT3 (Prop_lut3_I0_O)        0.045     0.344 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[20]_i_1__0/O
                         net (fo=1, routed)           0.000     0.344    i_croc_soc/i_user/i_block_swap_ctrl/D[20]
    SLICE_X36Y34         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.823    -0.892    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X36Y34         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[20]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.203ns (58.600%)  route 0.143ns (41.400%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[0]/G
    SLICE_X37Y34         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[0]/Q
                         net (fo=1, routed)           0.143     0.301    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[0]
    SLICE_X37Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.346 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.346    i_croc_soc/i_user/i_block_swap_ctrl/D[0]
    SLICE_X37Y32         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.821    -0.894    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X37Y32         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.207ns (59.073%)  route 0.143ns (40.927%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[15]/G
    SLICE_X35Y38         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[15]/Q
                         net (fo=1, routed)           0.143     0.301    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[15]
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.049     0.350 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[15]_i_1__0/O
                         net (fo=1, routed)           0.000     0.350    i_croc_soc/i_user/i_block_swap_ctrl/D[15]
    SLICE_X35Y36         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.825    -0.890    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X35Y36         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[15]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.203ns (56.215%)  route 0.158ns (43.785%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[24]/G
    SLICE_X35Y30         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[24]/Q
                         net (fo=1, routed)           0.158     0.316    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[24]
    SLICE_X37Y30         LUT3 (Prop_lut3_I0_O)        0.045     0.361 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[24]_i_1__0/O
                         net (fo=1, routed)           0.000     0.361    i_croc_soc/i_user/i_block_swap_ctrl/D[24]
    SLICE_X37Y30         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.819    -0.896    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X37Y30         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[24]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.223ns (61.203%)  route 0.141ns (38.797%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[17]/G
    SLICE_X34Y35         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[17]/Q
                         net (fo=1, routed)           0.141     0.319    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[17]
    SLICE_X33Y34         LUT3 (Prop_lut3_I0_O)        0.045     0.364 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[17]_i_1__0/O
                         net (fo=1, routed)           0.000     0.364    i_croc_soc/i_user/i_block_swap_ctrl/D[17]
    SLICE_X33Y34         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.824    -0.891    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X33Y34         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[17]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.203ns (54.848%)  route 0.167ns (45.152%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[23]/G
    SLICE_X35Y37         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[23]/Q
                         net (fo=1, routed)           0.167     0.325    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[23]
    SLICE_X36Y37         LUT3 (Prop_lut3_I0_O)        0.045     0.370 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[23]_i_1__0/O
                         net (fo=1, routed)           0.000     0.370    i_croc_soc/i_user/i_block_swap_ctrl/D[23]
    SLICE_X36Y37         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.825    -0.890    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X36Y37         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[23]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.204ns (51.886%)  route 0.189ns (48.114%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[16]/G
    SLICE_X35Y35         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[16]/Q
                         net (fo=1, routed)           0.189     0.347    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[16]
    SLICE_X35Y34         LUT3 (Prop_lut3_I0_O)        0.046     0.393 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[16]_i_1__0/O
                         net (fo=1, routed)           0.000     0.393    i_croc_soc/i_user/i_block_swap_ctrl/D[16]
    SLICE_X35Y34         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.824    -0.891    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X35Y34         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[16]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.203ns (50.835%)  route 0.196ns (49.165%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[11]/G
    SLICE_X35Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[11]/Q
                         net (fo=1, routed)           0.196     0.354    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[11]
    SLICE_X36Y37         LUT3 (Prop_lut3_I0_O)        0.045     0.399 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[11]_i_1__0/O
                         net (fo=1, routed)           0.000     0.399    i_croc_soc/i_user/i_block_swap_ctrl/D[11]
    SLICE_X36Y37         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5113, routed)        0.825    -0.890    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X36Y37         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[11]/C





