
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: C:\Microchip\Libero_SoC_v2022.2\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-1NBCJI9

Implementation : synthesis

# Written on Fri Jan 27 13:55:28 2023

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\Constantin\Documents\VHDLSoundchip\designer\soundchip\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                 Requested     Requested     Clock                      Clock                     Clock
Level     Clock                                 Frequency     Period        Type                       Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------
0 -       OSC_0                                 50.0 MHz      20.000        declared                   default_clkgroup          0    
1 .         FCCC_C0_0                           300.0 MHz     3.333         generated (from OSC_0)     default_clkgroup          145  
                                                                                                                                      
0 -       System                                100.0 MHz     10.000        system                     system_clkgroup           0    
                                                                                                                                      
0 -       spi_slave|SPI_DONE_inferred_clock     100.0 MHz     10.000        inferred                   Inferred_clkgroup_0_1     32   
======================================================================================================================================


Clock Load Summary
******************

                                      Clock     Source                                                        Clock Pin                        Non-clock Pin     Non-clock Pin                       
Clock                                 Load      Pin                                                           Seq Example                      Seq Example       Comb Example                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
OSC_0                                 0         OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     -                                -                 -                                   
FCCC_C0_0                             145       FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0(CCC)                         spi_slave_0.MOSI_latched.C       -                 FCCC_C0_0.FCCC_C0_0.GL0_INST.I(BUFG)
                                                                                                                                                                                                     
System                                0         -                                                             -                                -                 -                                   
                                                                                                                                                                                                     
spi_slave|SPI_DONE_inferred_clock     32        spi_slave_0.SPI_DONE.Q[0](dffr)                               data_receiver_0.data[31:0].C     -                 data_receiver_0.dac_reset.I[0](or)  
=====================================================================================================================================================================================================
