/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [16:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_6z ? celloutsig_1_1z : celloutsig_1_4z[8];
  assign celloutsig_0_3z = ~(celloutsig_0_2z & celloutsig_0_1z[3]);
  assign celloutsig_1_3z = ~(celloutsig_1_0z & celloutsig_1_0z);
  assign celloutsig_1_12z = ~(celloutsig_1_6z & celloutsig_1_2z);
  assign celloutsig_0_7z = celloutsig_0_0z[11] | ~(celloutsig_0_4z);
  assign celloutsig_1_2z = in_data[109] | ~(celloutsig_1_0z);
  assign celloutsig_1_5z = celloutsig_1_0z | ~(celloutsig_1_2z);
  assign celloutsig_1_8z = celloutsig_1_7z | ~(in_data[130]);
  assign celloutsig_1_16z = celloutsig_1_10z[6:2] + { in_data[135:133], celloutsig_1_2z, celloutsig_1_13z };
  reg [2:0] _09_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _09_ <= 3'h0;
    else _09_ <= { celloutsig_0_0z[1:0], celloutsig_0_9z };
  assign out_data[34:32] = _09_;
  assign celloutsig_0_6z = celloutsig_0_1z[6:2] == celloutsig_0_0z[10:6];
  assign celloutsig_0_2z = in_data[5:1] == celloutsig_0_0z[4:0];
  assign celloutsig_1_13z = in_data[188:183] == celloutsig_1_10z[7:2];
  assign celloutsig_1_19z = { celloutsig_1_9z[2:0], celloutsig_1_12z, celloutsig_1_18z } === { celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_15z };
  assign celloutsig_0_4z = in_data[95:92] === { in_data[37:36], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_11z = { in_data[128:101], celloutsig_1_0z, celloutsig_1_0z } === { in_data[181:161], celloutsig_1_10z, celloutsig_1_8z };
  assign celloutsig_1_17z = { in_data[157:150], celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_13z } > { celloutsig_1_10z[5:3], celloutsig_1_5z, celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_9z = celloutsig_0_8z[6:0] <= celloutsig_0_0z[11:5];
  assign celloutsig_1_15z = celloutsig_1_9z < { in_data[160:156], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_8z = { celloutsig_0_0z[11:4], celloutsig_0_6z } % { 1'h1, in_data[58:51] };
  assign celloutsig_0_0z = in_data[81:65] * in_data[44:28];
  assign celloutsig_1_4z = in_data[106:97] * { in_data[181:177], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_6z = & { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[180] & in_data[170];
  assign celloutsig_1_14z = celloutsig_1_13z & in_data[182];
  assign celloutsig_0_11z = celloutsig_0_1z[8:4] >>> { celloutsig_0_8z[1], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_1z = in_data[80:72] >>> in_data[28:20];
  assign celloutsig_1_9z = in_data[132:126] >>> { celloutsig_1_4z[9:4], celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_9z, celloutsig_1_6z } >>> { in_data[173:168], celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[180]) | (celloutsig_1_0z & celloutsig_1_0z));
  assign celloutsig_1_18z = ~((celloutsig_1_5z & celloutsig_1_9z[6]) | (celloutsig_1_12z & celloutsig_1_17z));
  assign { out_data[128], out_data[96], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z };
endmodule
