--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 4.748 ns
From           : SRAM_DQ[3]
To             : VIC20:inst|ram0_dout[3]
From Clock     : --
To Clock       : CLOCK_27
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 11.320 ns
From           : VIC20:inst|SRAM_ADDR_OUT[3]
To             : SRAM_ADDR[3]
From Clock     : CLOCK_27
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 5.444 ns
From           : SW[0]
To             : LEDG[4]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -2.608 ns
From           : SW[1]
To             : VIC20:inst|cart_data[7]
From Clock     : --
To Clock       : CLOCK_27
Failed Paths   : 0

Type           : Clock Setup: 'altpll0:inst1|altpll:altpll_component|_clk0'
Slack          : 13.510 ns
Required Time  : 17.00 MHz ( period = 58.821 ns )
Actual Time    : 31.44 MHz ( period = 31.802 ns )
From           : VIC20:inst|T65:cpu|PC[0]
To             : VIC20:inst|VIC20_VIC:vic|O_DATA[3]
From Clock     : altpll0:inst1|altpll:altpll_component|_clk0
To Clock       : altpll0:inst1|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'altpll0:inst1|altpll:altpll_component|_clk0'
Slack          : 0.391 ns
Required Time  : 17.00 MHz ( period = 58.821 ns )
Actual Time    : N/A
From           : VIC20:inst|VIC20_VIC:vic|noise_gen[0]
To             : VIC20:inst|VIC20_VIC:vic|noise_gen[0]
From Clock     : altpll0:inst1|altpll:altpll_component|_clk0
To Clock       : altpll0:inst1|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

