Analysis & Synthesis report for DLX
Mon Mar 11 12:24:50 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DLX|uart_tx:tx_side|tx_state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component
 18. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated
 19. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_jg6:rdptr_g1p
 20. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_fub:wrptr_g1p
 21. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_e761:fifo_ram
 22. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_gd9:rs_brp
 23. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_gd9:rs_bwp
 24. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 25. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13
 26. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 27. Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16
 28. Source assignments for Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated
 29. Source assignments for memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated
 30. Parameter Settings for User Entity Instance: uart_pll:pll_for_uart|altpll:altpll_component
 31. Parameter Settings for User Entity Instance: tx_fifo:fifo_tx|dcfifo:dcfifo_component
 32. Parameter Settings for User Entity Instance: Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component
 34. altpll Parameter Settings by Entity Instance
 35. dcfifo Parameter Settings by Entity Instance
 36. altsyncram Parameter Settings by Entity Instance
 37. Port Connectivity Checks: "execute_stage:execute_order_66"
 38. Port Connectivity Checks: "tx_fifo:fifo_tx"
 39. Port Connectivity Checks: "uart_pll:pll_for_uart"
 40. Post-Synthesis Netlist Statistics for Top Partition
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Mar 11 12:24:50 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; DLX                                         ;
; Top-level Entity Name              ; DLX                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 158                                         ;
;     Total combinational functions  ; 139                                         ;
;     Dedicated logic registers      ; 87                                          ;
; Total registers                    ; 87                                          ;
; Total pins                         ; 55                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08DAF484I7G     ;                    ;
; Top-level entity name                                            ; DLX                ; DLX                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+
; write_back_stage.vhd             ; yes             ; User VHDL File                         ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/write_back_stage.vhd      ;         ;
; uart_tx.vhd                      ; yes             ; User VHDL File                         ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/uart_tx.vhd               ;         ;
; uart_pll.vhd                     ; yes             ; User Wizard-Generated File             ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/uart_pll.vhd              ;         ;
; tx_fifo.vhd                      ; yes             ; User Wizard-Generated File             ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/tx_fifo.vhd               ;         ;
; register_RAM.vhd                 ; yes             ; User VHDL File                         ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/register_RAM.vhd          ;         ;
; memory_stage.vhd                 ; yes             ; User VHDL File                         ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd          ;         ;
; instructions_ROM.vhd             ; yes             ; User Wizard-Generated File             ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd      ;         ;
; Fetch_stage.vhd                  ; yes             ; User VHDL File                         ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd           ;         ;
; execute_stage.vhd                ; yes             ; User VHDL File                         ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/execute_stage.vhd         ;         ;
; dlx_pkg.vhd                      ; yes             ; User VHDL File                         ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/dlx_pkg.vhd               ;         ;
; DLX.vhd                          ; yes             ; User VHDL File                         ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd                   ;         ;
; decode_stage.vhd                 ; yes             ; User VHDL File                         ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/decode_stage.vhd          ;         ;
; data_mem.vhd                     ; yes             ; User Wizard-Generated File             ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd              ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf               ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc           ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc          ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc        ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc        ;         ;
; db/uart_pll_altpll.v             ; yes             ; Auto-Generated Megafunction            ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/uart_pll_altpll.v      ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf               ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc          ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc             ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc        ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc             ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc           ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc              ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc        ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc          ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc      ;         ;
; db/dcfifo_7jj1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/dcfifo_7jj1.tdf        ;         ;
; db/a_gray2bin_kra.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/a_gray2bin_kra.tdf     ;         ;
; db/a_graycounter_jg6.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/a_graycounter_jg6.tdf  ;         ;
; db/a_graycounter_fub.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/a_graycounter_fub.tdf  ;         ;
; db/altsyncram_e761.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_e761.tdf    ;         ;
; db/dffpipe_gd9.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/dffpipe_gd9.tdf        ;         ;
; db/alt_synch_pipe_0ol.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/alt_synch_pipe_0ol.tdf ;         ;
; db/dffpipe_hd9.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/dffpipe_hd9.tdf        ;         ;
; db/alt_synch_pipe_1ol.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/alt_synch_pipe_1ol.tdf ;         ;
; db/dffpipe_id9.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/dffpipe_id9.tdf        ;         ;
; db/cmpr_5h5.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/cmpr_5h5.tdf           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf           ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc    ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc              ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc           ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc            ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc               ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc               ;         ;
; db/altsyncram_p4r3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf    ;         ;
; code.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/code.mif                  ;         ;
; db/altsyncram_bor3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf    ;         ;
; data_fact.mif                    ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_fact.mif             ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                 ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                         ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 158                                                                                           ;
;                                             ;                                                                                               ;
; Total combinational functions               ; 139                                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                               ;
;     -- 4 input functions                    ; 39                                                                                            ;
;     -- 3 input functions                    ; 18                                                                                            ;
;     -- <=2 input functions                  ; 82                                                                                            ;
;                                             ;                                                                                               ;
; Logic elements by mode                      ;                                                                                               ;
;     -- normal mode                          ; 108                                                                                           ;
;     -- arithmetic mode                      ; 31                                                                                            ;
;                                             ;                                                                                               ;
; Total registers                             ; 87                                                                                            ;
;     -- Dedicated logic registers            ; 87                                                                                            ;
;     -- I/O registers                        ; 0                                                                                             ;
;                                             ;                                                                                               ;
; I/O pins                                    ; 55                                                                                            ;
; Total memory bits                           ; 2048                                                                                          ;
;                                             ;                                                                                               ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                             ;
;                                             ;                                                                                               ;
; Total PLLs                                  ; 1                                                                                             ;
;     -- PLLs                                 ; 1                                                                                             ;
;                                             ;                                                                                               ;
; Maximum fan-out node                        ; uart_pll:pll_for_uart|altpll:altpll_component|uart_pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 100                                                                                           ;
; Total fan-out                               ; 845                                                                                           ;
; Average fan-out                             ; 2.45                                                                                          ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                      ; Entity Name        ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |DLX                                      ; 139 (1)             ; 87 (0)                    ; 2048        ; 0          ; 0            ; 0       ; 0         ; 55   ; 0            ; 0          ; |DLX                                                                                                                     ; DLX                ; work         ;
;    |tx_fifo:fifo_tx|                      ; 35 (0)              ; 40 (0)                    ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX|tx_fifo:fifo_tx                                                                                                     ; tx_fifo            ; work         ;
;       |dcfifo:dcfifo_component|           ; 35 (0)              ; 40 (0)                    ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX|tx_fifo:fifo_tx|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;          |dcfifo_7jj1:auto_generated|     ; 35 (3)              ; 40 (9)                    ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated                                                  ; dcfifo_7jj1        ; work         ;
;             |a_graycounter_jg6:rdptr_g1p| ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_jg6:rdptr_g1p                      ; a_graycounter_jg6  ; work         ;
;             |alt_synch_pipe_0ol:rs_dgwp|  ; 9 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                       ; alt_synch_pipe_0ol ; work         ;
;                |dffpipe_hd9:dffpipe13|    ; 9 (9)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13 ; dffpipe_hd9        ; work         ;
;             |altsyncram_e761:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_e761:fifo_ram                         ; altsyncram_e761    ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|    ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|cmpr_5h5:rdempty_eq_comp                         ; cmpr_5h5           ; work         ;
;    |uart_pll:pll_for_uart|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX|uart_pll:pll_for_uart                                                                                               ; uart_pll           ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX|uart_pll:pll_for_uart|altpll:altpll_component                                                                       ; altpll             ; work         ;
;          |uart_pll_altpll:auto_generated| ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX|uart_pll:pll_for_uart|altpll:altpll_component|uart_pll_altpll:auto_generated                                        ; uart_pll_altpll    ; work         ;
;    |uart_tx:tx_side|                      ; 103 (103)           ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DLX|uart_tx:tx_side                                                                                                     ; uart_tx            ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_e761:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                     ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                    ; IP Include File      ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+----------------------+
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |DLX|Fetch_stage:fetcher|instructions_ROM:instruct ; instructions_ROM.vhd ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |DLX|uart_tx:tx_side|tx_state                                                                     ;
+---------------------+--------------+-------------------+---------------------+--------------------+---------------+
; Name                ; tx_state.ERR ; tx_state.SEND_BIT ; tx_state.STORE_DATA ; tx_state.READ_FIFO ; tx_state.IDLE ;
+---------------------+--------------+-------------------+---------------------+--------------------+---------------+
; tx_state.IDLE       ; 0            ; 0                 ; 0                   ; 0                  ; 0             ;
; tx_state.READ_FIFO  ; 0            ; 0                 ; 0                   ; 1                  ; 1             ;
; tx_state.STORE_DATA ; 0            ; 0                 ; 1                   ; 0                  ; 1             ;
; tx_state.SEND_BIT   ; 0            ; 1                 ; 0                   ; 0                  ; 1             ;
; tx_state.ERR        ; 1            ; 0                 ; 0                   ; 0                  ; 1             ;
+---------------------+--------------+-------------------+---------------------+--------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 18                                                                                      ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                                                  ; Reason for Removal                          ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; decode_stage:decoder|sign_extnd_immediate[17..19,21..23,25..27,29..31]                                                         ; Stuck at GND due to stuck port data_in      ;
; memory_stage:remember|ALU_out_regged[0..31]                                                                                    ; Lost fanout                                 ;
; memory_stage:remember|regged_instruct[21..31]                                                                                  ; Lost fanout                                 ;
; execute_stage:execute_order_66|jmp_address[9]                                                                                  ; Lost fanout                                 ;
; execute_stage:execute_order_66|dest_reg_prev1[0]                                                                               ; Lost fanout                                 ;
; execute_stage:execute_order_66|jmp_address[1..8]                                                                               ; Lost fanout                                 ;
; execute_stage:execute_order_66|ALU_out[1..31]                                                                                  ; Lost fanout                                 ;
; execute_stage:execute_order_66|regged_instruct[21..31]                                                                         ; Lost fanout                                 ;
; execute_stage:execute_order_66|reg_1_out[0..31]                                                                                ; Lost fanout                                 ;
; execute_stage:execute_order_66|prev_op_code0[0..5]                                                                             ; Lost fanout                                 ;
; execute_stage:execute_order_66|prev_op_code1[0..5]                                                                             ; Lost fanout                                 ;
; execute_stage:execute_order_66|jmp_address[0]                                                                                  ; Lost fanout                                 ;
; execute_stage:execute_order_66|ALU_out[0]                                                                                      ; Lost fanout                                 ;
; execute_stage:execute_order_66|take_branch                                                                                     ; Lost fanout                                 ;
; execute_stage:execute_order_66|dest_reg_prev1[1..4]                                                                            ; Lost fanout                                 ;
; execute_stage:execute_order_66|dest_reg_prev0[0..4]                                                                            ; Lost fanout                                 ;
; decode_stage:decoder|sign_extnd_immediate[1,2]                                                                                 ; Lost fanout                                 ;
; decode_stage:decoder|regged_nxt_pc[0..9]                                                                                       ; Lost fanout                                 ;
; decode_stage:decoder|regged_instruct[14..31]                                                                                   ; Lost fanout                                 ;
; decode_stage:decoder|sign_extnd_immediate[0]                                                                                   ; Lost fanout                                 ;
; decode_stage:decoder|regged_instruct[0..4,11..13]                                                                              ; Lost fanout                                 ;
; decode_stage:decoder|sign_extnd_immediate[3..16,20,24,28]                                                                      ; Lost fanout                                 ;
; decode_stage:decoder|register_RAM:registers_content|reg1_q[0..31]                                                              ; Lost fanout                                 ;
; decode_stage:decoder|register_RAM:registers_content|reg0_q[0..31]                                                              ; Lost fanout                                 ;
; Fetch_stage:fetcher|pc[1..9]                                                                                                   ; Lost fanout                                 ;
; Fetch_stage:fetcher|reg_branch_sel                                                                                             ; Lost fanout                                 ;
; Fetch_stage:fetcher|prev_dest_reg[0..4]                                                                                        ; Lost fanout                                 ;
; Fetch_stage:fetcher|prev_op_code[0..5]                                                                                         ; Lost fanout                                 ;
; Fetch_stage:fetcher|stopped                                                                                                    ; Lost fanout                                 ;
; Fetch_stage:fetcher|pc[0]                                                                                                      ; Lost fanout                                 ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|wrptr_g[0..8]                                               ; Stuck at GND due to stuck port clock_enable ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|delayed_wrptr_g[0..8]                                       ; Stuck at GND due to stuck port data_in      ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a1                      ; Stuck at GND due to stuck port clock_enable ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a2                      ; Stuck at GND due to stuck port clock_enable ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a3                      ; Stuck at GND due to stuck port clock_enable ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a4                      ; Stuck at GND due to stuck port clock_enable ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a5                      ; Stuck at GND due to stuck port clock_enable ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a6                      ; Stuck at GND due to stuck port clock_enable ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a7                      ; Stuck at GND due to stuck port clock_enable ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a8                      ; Stuck at GND due to stuck port clock_enable ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a0                      ; Stuck at VCC due to stuck port data_in      ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_fub:wrptr_g1p|parity9                         ; Stuck at VCC due to stuck port data_in      ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_fub:wrptr_g1p|sub_parity10a[0..2]             ; Stuck at GND due to stuck port data_in      ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; Lost fanout                                 ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; Lost fanout                                 ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; Lost fanout                                 ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; Lost fanout                                 ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; Lost fanout                                 ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; Lost fanout                                 ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; Lost fanout                                 ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; Lost fanout                                 ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; Lost fanout                                 ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; Lost fanout                                 ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; Lost fanout                                 ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; Lost fanout                                 ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; Lost fanout                                 ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; Lost fanout                                 ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; Lost fanout                                 ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; Lost fanout                                 ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; Lost fanout                                 ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; Lost fanout                                 ;
; Total Number of Removed Registers = 355                                                                                        ;                                             ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                  ; Reason for Removal             ; Registers Removed due to This Register                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; decode_stage:decoder|sign_extnd_immediate[17]                                                                                  ; Stuck at GND                   ; memory_stage:remember|ALU_out_regged[17], memory_stage:remember|ALU_out_regged[30],                                            ;
;                                                                                                                                ; due to stuck port data_in      ; memory_stage:remember|ALU_out_regged[31],                                                                                      ;
;                                                                                                                                ;                                ; execute_stage:execute_order_66|ALU_out[31],                                                                                    ;
;                                                                                                                                ;                                ; execute_stage:execute_order_66|ALU_out[30],                                                                                    ;
;                                                                                                                                ;                                ; execute_stage:execute_order_66|ALU_out[17],                                                                                    ;
;                                                                                                                                ;                                ; execute_stage:execute_order_66|dest_reg_prev0[4],                                                                              ;
;                                                                                                                                ;                                ; decode_stage:decoder|sign_extnd_immediate[28],                                                                                 ;
;                                                                                                                                ;                                ; decode_stage:decoder|register_RAM:registers_content|reg1_q[17],                                                                ;
;                                                                                                                                ;                                ; decode_stage:decoder|register_RAM:registers_content|reg1_q[28],                                                                ;
;                                                                                                                                ;                                ; decode_stage:decoder|register_RAM:registers_content|reg1_q[29],                                                                ;
;                                                                                                                                ;                                ; decode_stage:decoder|register_RAM:registers_content|reg1_q[30],                                                                ;
;                                                                                                                                ;                                ; decode_stage:decoder|register_RAM:registers_content|reg1_q[31],                                                                ;
;                                                                                                                                ;                                ; decode_stage:decoder|register_RAM:registers_content|reg0_q[17],                                                                ;
;                                                                                                                                ;                                ; decode_stage:decoder|register_RAM:registers_content|reg0_q[28],                                                                ;
;                                                                                                                                ;                                ; decode_stage:decoder|register_RAM:registers_content|reg0_q[29],                                                                ;
;                                                                                                                                ;                                ; decode_stage:decoder|register_RAM:registers_content|reg0_q[30],                                                                ;
;                                                                                                                                ;                                ; decode_stage:decoder|register_RAM:registers_content|reg0_q[31]                                                                 ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a1                      ; Stuck at GND                   ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a2,                     ;
;                                                                                                                                ; due to stuck port clock_enable ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a3,                     ;
;                                                                                                                                ;                                ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a4,                     ;
;                                                                                                                                ;                                ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a5,                     ;
;                                                                                                                                ;                                ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a6,                     ;
;                                                                                                                                ;                                ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a7,                     ;
;                                                                                                                                ;                                ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a8                      ;
; decode_stage:decoder|sign_extnd_immediate[2]                                                                                   ; Lost Fanouts                   ; Fetch_stage:fetcher|pc[3], Fetch_stage:fetcher|pc[2], Fetch_stage:fetcher|pc[1],                                               ;
;                                                                                                                                ;                                ; Fetch_stage:fetcher|reg_branch_sel, Fetch_stage:fetcher|stopped,                                                               ;
;                                                                                                                                ;                                ; Fetch_stage:fetcher|pc[0]                                                                                                      ;
; decode_stage:decoder|sign_extnd_immediate[25]                                                                                  ; Stuck at GND                   ; memory_stage:remember|ALU_out_regged[25],                                                                                      ;
;                                                                                                                                ; due to stuck port data_in      ; execute_stage:execute_order_66|ALU_out[25],                                                                                    ;
;                                                                                                                                ;                                ; execute_stage:execute_order_66|prev_op_code1[5],                                                                               ;
;                                                                                                                                ;                                ; execute_stage:execute_order_66|prev_op_code1[4],                                                                               ;
;                                                                                                                                ;                                ; decode_stage:decoder|register_RAM:registers_content|reg1_q[25]                                                                 ;
; decode_stage:decoder|sign_extnd_immediate[18]                                                                                  ; Stuck at GND                   ; memory_stage:remember|ALU_out_regged[18],                                                                                      ;
;                                                                                                                                ; due to stuck port data_in      ; execute_stage:execute_order_66|ALU_out[18],                                                                                    ;
;                                                                                                                                ;                                ; decode_stage:decoder|register_RAM:registers_content|reg1_q[18],                                                                ;
;                                                                                                                                ;                                ; decode_stage:decoder|register_RAM:registers_content|reg0_q[18]                                                                 ;
; decode_stage:decoder|sign_extnd_immediate[19]                                                                                  ; Stuck at GND                   ; memory_stage:remember|ALU_out_regged[19],                                                                                      ;
;                                                                                                                                ; due to stuck port data_in      ; execute_stage:execute_order_66|ALU_out[19],                                                                                    ;
;                                                                                                                                ;                                ; decode_stage:decoder|register_RAM:registers_content|reg1_q[19],                                                                ;
;                                                                                                                                ;                                ; decode_stage:decoder|register_RAM:registers_content|reg0_q[19]                                                                 ;
; decode_stage:decoder|sign_extnd_immediate[21]                                                                                  ; Stuck at GND                   ; memory_stage:remember|ALU_out_regged[21],                                                                                      ;
;                                                                                                                                ; due to stuck port data_in      ; execute_stage:execute_order_66|ALU_out[21],                                                                                    ;
;                                                                                                                                ;                                ; decode_stage:decoder|register_RAM:registers_content|reg1_q[21],                                                                ;
;                                                                                                                                ;                                ; decode_stage:decoder|register_RAM:registers_content|reg0_q[21]                                                                 ;
; decode_stage:decoder|sign_extnd_immediate[22]                                                                                  ; Stuck at GND                   ; memory_stage:remember|ALU_out_regged[22],                                                                                      ;
;                                                                                                                                ; due to stuck port data_in      ; execute_stage:execute_order_66|ALU_out[22],                                                                                    ;
;                                                                                                                                ;                                ; decode_stage:decoder|register_RAM:registers_content|reg1_q[22],                                                                ;
;                                                                                                                                ;                                ; decode_stage:decoder|register_RAM:registers_content|reg0_q[22]                                                                 ;
; decode_stage:decoder|sign_extnd_immediate[23]                                                                                  ; Stuck at GND                   ; memory_stage:remember|ALU_out_regged[23],                                                                                      ;
;                                                                                                                                ; due to stuck port data_in      ; execute_stage:execute_order_66|ALU_out[23],                                                                                    ;
;                                                                                                                                ;                                ; decode_stage:decoder|register_RAM:registers_content|reg1_q[23],                                                                ;
;                                                                                                                                ;                                ; decode_stage:decoder|register_RAM:registers_content|reg0_q[23]                                                                 ;
; decode_stage:decoder|sign_extnd_immediate[26]                                                                                  ; Stuck at GND                   ; memory_stage:remember|ALU_out_regged[26],                                                                                      ;
;                                                                                                                                ; due to stuck port data_in      ; execute_stage:execute_order_66|ALU_out[26],                                                                                    ;
;                                                                                                                                ;                                ; decode_stage:decoder|register_RAM:registers_content|reg1_q[26]                                                                 ;
; decode_stage:decoder|sign_extnd_immediate[27]                                                                                  ; Stuck at GND                   ; memory_stage:remember|ALU_out_regged[27],                                                                                      ;
;                                                                                                                                ; due to stuck port data_in      ; execute_stage:execute_order_66|ALU_out[27],                                                                                    ;
;                                                                                                                                ;                                ; decode_stage:decoder|register_RAM:registers_content|reg1_q[27]                                                                 ;
; memory_stage:remember|regged_instruct[21]                                                                                      ; Lost Fanouts                   ; execute_stage:execute_order_66|regged_instruct[21],                                                                            ;
;                                                                                                                                ;                                ; decode_stage:decoder|regged_instruct[21]                                                                                       ;
; memory_stage:remember|regged_instruct[22]                                                                                      ; Lost Fanouts                   ; execute_stage:execute_order_66|regged_instruct[22],                                                                            ;
;                                                                                                                                ;                                ; decode_stage:decoder|regged_instruct[22]                                                                                       ;
; memory_stage:remember|regged_instruct[23]                                                                                      ; Lost Fanouts                   ; execute_stage:execute_order_66|regged_instruct[23],                                                                            ;
;                                                                                                                                ;                                ; decode_stage:decoder|regged_instruct[23]                                                                                       ;
; memory_stage:remember|regged_instruct[24]                                                                                      ; Lost Fanouts                   ; execute_stage:execute_order_66|regged_instruct[24],                                                                            ;
;                                                                                                                                ;                                ; decode_stage:decoder|regged_instruct[24]                                                                                       ;
; memory_stage:remember|regged_instruct[27]                                                                                      ; Lost Fanouts                   ; execute_stage:execute_order_66|regged_instruct[27],                                                                            ;
;                                                                                                                                ;                                ; decode_stage:decoder|regged_instruct[27]                                                                                       ;
; memory_stage:remember|regged_instruct[25]                                                                                      ; Lost Fanouts                   ; execute_stage:execute_order_66|regged_instruct[25],                                                                            ;
;                                                                                                                                ;                                ; decode_stage:decoder|regged_instruct[25]                                                                                       ;
; memory_stage:remember|regged_instruct[26]                                                                                      ; Lost Fanouts                   ; execute_stage:execute_order_66|regged_instruct[26],                                                                            ;
;                                                                                                                                ;                                ; decode_stage:decoder|regged_instruct[26]                                                                                       ;
; memory_stage:remember|regged_instruct[28]                                                                                      ; Lost Fanouts                   ; execute_stage:execute_order_66|regged_instruct[28],                                                                            ;
;                                                                                                                                ;                                ; decode_stage:decoder|regged_instruct[28]                                                                                       ;
; memory_stage:remember|regged_instruct[29]                                                                                      ; Lost Fanouts                   ; execute_stage:execute_order_66|regged_instruct[29],                                                                            ;
;                                                                                                                                ;                                ; decode_stage:decoder|regged_instruct[29]                                                                                       ;
; memory_stage:remember|regged_instruct[30]                                                                                      ; Lost Fanouts                   ; execute_stage:execute_order_66|regged_instruct[30],                                                                            ;
;                                                                                                                                ;                                ; decode_stage:decoder|regged_instruct[30]                                                                                       ;
; memory_stage:remember|regged_instruct[31]                                                                                      ; Lost Fanouts                   ; execute_stage:execute_order_66|regged_instruct[31],                                                                            ;
;                                                                                                                                ;                                ; decode_stage:decoder|regged_instruct[31]                                                                                       ;
; execute_stage:execute_order_66|jmp_address[9]                                                                                  ; Lost Fanouts                   ; execute_stage:execute_order_66|take_branch,                                                                                    ;
;                                                                                                                                ;                                ; decode_stage:decoder|sign_extnd_immediate[9]                                                                                   ;
; memory_stage:remember|ALU_out_regged[7]                                                                                        ; Lost Fanouts                   ; execute_stage:execute_order_66|ALU_out[7]                                                                                      ;
; memory_stage:remember|ALU_out_regged[8]                                                                                        ; Lost Fanouts                   ; execute_stage:execute_order_66|ALU_out[8]                                                                                      ;
; memory_stage:remember|ALU_out_regged[9]                                                                                        ; Lost Fanouts                   ; execute_stage:execute_order_66|ALU_out[9]                                                                                      ;
; memory_stage:remember|ALU_out_regged[10]                                                                                       ; Lost Fanouts                   ; execute_stage:execute_order_66|ALU_out[10]                                                                                     ;
; memory_stage:remember|ALU_out_regged[11]                                                                                       ; Lost Fanouts                   ; execute_stage:execute_order_66|ALU_out[11]                                                                                     ;
; memory_stage:remember|ALU_out_regged[12]                                                                                       ; Lost Fanouts                   ; execute_stage:execute_order_66|ALU_out[12]                                                                                     ;
; memory_stage:remember|ALU_out_regged[13]                                                                                       ; Lost Fanouts                   ; execute_stage:execute_order_66|ALU_out[13]                                                                                     ;
; memory_stage:remember|ALU_out_regged[14]                                                                                       ; Lost Fanouts                   ; execute_stage:execute_order_66|ALU_out[14]                                                                                     ;
; memory_stage:remember|ALU_out_regged[15]                                                                                       ; Lost Fanouts                   ; execute_stage:execute_order_66|ALU_out[15]                                                                                     ;
; memory_stage:remember|ALU_out_regged[16]                                                                                       ; Lost Fanouts                   ; execute_stage:execute_order_66|ALU_out[16]                                                                                     ;
; memory_stage:remember|ALU_out_regged[20]                                                                                       ; Lost Fanouts                   ; execute_stage:execute_order_66|ALU_out[20]                                                                                     ;
; memory_stage:remember|ALU_out_regged[28]                                                                                       ; Lost Fanouts                   ; execute_stage:execute_order_66|ALU_out[28]                                                                                     ;
; memory_stage:remember|ALU_out_regged[29]                                                                                       ; Lost Fanouts                   ; execute_stage:execute_order_66|ALU_out[29]                                                                                     ;
; memory_stage:remember|ALU_out_regged[24]                                                                                       ; Lost Fanouts                   ; execute_stage:execute_order_66|ALU_out[24]                                                                                     ;
; memory_stage:remember|ALU_out_regged[0]                                                                                        ; Lost Fanouts                   ; execute_stage:execute_order_66|ALU_out[0]                                                                                      ;
; memory_stage:remember|ALU_out_regged[1]                                                                                        ; Lost Fanouts                   ; execute_stage:execute_order_66|ALU_out[1]                                                                                      ;
; memory_stage:remember|ALU_out_regged[2]                                                                                        ; Lost Fanouts                   ; execute_stage:execute_order_66|ALU_out[2]                                                                                      ;
; memory_stage:remember|ALU_out_regged[3]                                                                                        ; Lost Fanouts                   ; execute_stage:execute_order_66|ALU_out[3]                                                                                      ;
; memory_stage:remember|ALU_out_regged[4]                                                                                        ; Lost Fanouts                   ; execute_stage:execute_order_66|ALU_out[4]                                                                                      ;
; execute_stage:execute_order_66|dest_reg_prev1[0]                                                                               ; Lost Fanouts                   ; execute_stage:execute_order_66|dest_reg_prev0[0]                                                                               ;
; execute_stage:execute_order_66|dest_reg_prev1[1]                                                                               ; Lost Fanouts                   ; execute_stage:execute_order_66|dest_reg_prev0[1]                                                                               ;
; execute_stage:execute_order_66|dest_reg_prev1[2]                                                                               ; Lost Fanouts                   ; execute_stage:execute_order_66|dest_reg_prev0[2]                                                                               ;
; execute_stage:execute_order_66|dest_reg_prev1[3]                                                                               ; Lost Fanouts                   ; execute_stage:execute_order_66|dest_reg_prev0[3]                                                                               ;
; memory_stage:remember|ALU_out_regged[5]                                                                                        ; Lost Fanouts                   ; execute_stage:execute_order_66|ALU_out[5]                                                                                      ;
; decode_stage:decoder|regged_nxt_pc[9]                                                                                          ; Lost Fanouts                   ; Fetch_stage:fetcher|pc[9]                                                                                                      ;
; decode_stage:decoder|regged_nxt_pc[8]                                                                                          ; Lost Fanouts                   ; Fetch_stage:fetcher|pc[8]                                                                                                      ;
; decode_stage:decoder|regged_nxt_pc[7]                                                                                          ; Lost Fanouts                   ; Fetch_stage:fetcher|pc[7]                                                                                                      ;
; decode_stage:decoder|regged_nxt_pc[6]                                                                                          ; Lost Fanouts                   ; Fetch_stage:fetcher|pc[6]                                                                                                      ;
; decode_stage:decoder|regged_nxt_pc[5]                                                                                          ; Lost Fanouts                   ; Fetch_stage:fetcher|pc[5]                                                                                                      ;
; decode_stage:decoder|regged_nxt_pc[4]                                                                                          ; Lost Fanouts                   ; Fetch_stage:fetcher|pc[4]                                                                                                      ;
; memory_stage:remember|ALU_out_regged[6]                                                                                        ; Lost Fanouts                   ; execute_stage:execute_order_66|ALU_out[6]                                                                                      ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|wrptr_g[7]                                                  ; Stuck at GND                   ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|delayed_wrptr_g[7]                                          ;
;                                                                                                                                ; due to stuck port clock_enable ;                                                                                                                                ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|wrptr_g[6]                                                  ; Stuck at GND                   ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|delayed_wrptr_g[6]                                          ;
;                                                                                                                                ; due to stuck port clock_enable ;                                                                                                                                ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|wrptr_g[5]                                                  ; Stuck at GND                   ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|delayed_wrptr_g[5]                                          ;
;                                                                                                                                ; due to stuck port clock_enable ;                                                                                                                                ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|wrptr_g[4]                                                  ; Stuck at GND                   ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|delayed_wrptr_g[4]                                          ;
;                                                                                                                                ; due to stuck port clock_enable ;                                                                                                                                ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|wrptr_g[3]                                                  ; Stuck at GND                   ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|delayed_wrptr_g[3]                                          ;
;                                                                                                                                ; due to stuck port clock_enable ;                                                                                                                                ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|wrptr_g[2]                                                  ; Stuck at GND                   ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|delayed_wrptr_g[2]                                          ;
;                                                                                                                                ; due to stuck port clock_enable ;                                                                                                                                ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|wrptr_g[1]                                                  ; Stuck at GND                   ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|delayed_wrptr_g[1]                                          ;
;                                                                                                                                ; due to stuck port clock_enable ;                                                                                                                                ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|wrptr_g[0]                                                  ; Stuck at GND                   ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|delayed_wrptr_g[0]                                          ;
;                                                                                                                                ; due to stuck port clock_enable ;                                                                                                                                ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|wrptr_g[8]                                                  ; Stuck at GND                   ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|delayed_wrptr_g[8]                                          ;
;                                                                                                                                ; due to stuck port clock_enable ;                                                                                                                                ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; Lost Fanouts                   ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; Lost Fanouts                   ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; Lost Fanouts                   ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; Lost Fanouts                   ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; Lost Fanouts                   ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; Lost Fanouts                   ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; Lost Fanouts                   ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; Lost Fanouts                   ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; Lost Fanouts                   ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 87    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 41    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 53    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                        ;
+-----------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                         ; Fan out ;
+-----------------------------------------------------------------------------------------------------------+---------+
; uart_tx:tx_side|tx_wire                                                                                   ; 2       ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_jg6:rdptr_g1p|counter5a0 ; 7       ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_jg6:rdptr_g1p|parity6    ; 4       ;
; Total number of inverted registers = 3                                                                    ;         ;
+-----------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DLX|uart_tx:tx_side|data_stored[0] ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |DLX|uart_tx:tx_side|tx_state       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |DLX|uart_tx:tx_side|tx_state       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+


+----------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------+
; Assignment                      ; Value ; From ; To            ;
+---------------------------------+-------+------+---------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -             ;
+---------------------------------+-------+------+---------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------+
; Assignment                            ; Value ; From ; To                                 ;
+---------------------------------------+-------+------+------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                            ;
+---------------------------------------+-------+------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_jg6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_fub:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_e761:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_pll:pll_for_uart|altpll:altpll_component ;
+-------------------------------+----------------------------+-------------------------------+
; Parameter Name                ; Value                      ; Type                          ;
+-------------------------------+----------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                       ;
; PLL_TYPE                      ; AUTO                       ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=uart_pll ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 100000                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                       ;
; LOCK_HIGH                     ; 1                          ; Untyped                       ;
; LOCK_LOW                      ; 1                          ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                       ;
; SKIP_VCO                      ; OFF                        ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                       ;
; BANDWIDTH                     ; 0                          ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                       ;
; DOWN_SPREAD                   ; 0                          ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 48                         ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 6                          ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 3125                       ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 3125                       ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                       ;
; DPA_DIVIDER                   ; 0                          ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                       ;
; VCO_MIN                       ; 0                          ; Untyped                       ;
; VCO_MAX                       ; 0                          ; Untyped                       ;
; VCO_CENTER                    ; 0                          ; Untyped                       ;
; PFD_MIN                       ; 0                          ; Untyped                       ;
; PFD_MAX                       ; 0                          ; Untyped                       ;
; M_INITIAL                     ; 0                          ; Untyped                       ;
; M                             ; 0                          ; Untyped                       ;
; N                             ; 1                          ; Untyped                       ;
; M2                            ; 1                          ; Untyped                       ;
; N2                            ; 1                          ; Untyped                       ;
; SS                            ; 1                          ; Untyped                       ;
; C0_HIGH                       ; 0                          ; Untyped                       ;
; C1_HIGH                       ; 0                          ; Untyped                       ;
; C2_HIGH                       ; 0                          ; Untyped                       ;
; C3_HIGH                       ; 0                          ; Untyped                       ;
; C4_HIGH                       ; 0                          ; Untyped                       ;
; C5_HIGH                       ; 0                          ; Untyped                       ;
; C6_HIGH                       ; 0                          ; Untyped                       ;
; C7_HIGH                       ; 0                          ; Untyped                       ;
; C8_HIGH                       ; 0                          ; Untyped                       ;
; C9_HIGH                       ; 0                          ; Untyped                       ;
; C0_LOW                        ; 0                          ; Untyped                       ;
; C1_LOW                        ; 0                          ; Untyped                       ;
; C2_LOW                        ; 0                          ; Untyped                       ;
; C3_LOW                        ; 0                          ; Untyped                       ;
; C4_LOW                        ; 0                          ; Untyped                       ;
; C5_LOW                        ; 0                          ; Untyped                       ;
; C6_LOW                        ; 0                          ; Untyped                       ;
; C7_LOW                        ; 0                          ; Untyped                       ;
; C8_LOW                        ; 0                          ; Untyped                       ;
; C9_LOW                        ; 0                          ; Untyped                       ;
; C0_INITIAL                    ; 0                          ; Untyped                       ;
; C1_INITIAL                    ; 0                          ; Untyped                       ;
; C2_INITIAL                    ; 0                          ; Untyped                       ;
; C3_INITIAL                    ; 0                          ; Untyped                       ;
; C4_INITIAL                    ; 0                          ; Untyped                       ;
; C5_INITIAL                    ; 0                          ; Untyped                       ;
; C6_INITIAL                    ; 0                          ; Untyped                       ;
; C7_INITIAL                    ; 0                          ; Untyped                       ;
; C8_INITIAL                    ; 0                          ; Untyped                       ;
; C9_INITIAL                    ; 0                          ; Untyped                       ;
; C0_MODE                       ; BYPASS                     ; Untyped                       ;
; C1_MODE                       ; BYPASS                     ; Untyped                       ;
; C2_MODE                       ; BYPASS                     ; Untyped                       ;
; C3_MODE                       ; BYPASS                     ; Untyped                       ;
; C4_MODE                       ; BYPASS                     ; Untyped                       ;
; C5_MODE                       ; BYPASS                     ; Untyped                       ;
; C6_MODE                       ; BYPASS                     ; Untyped                       ;
; C7_MODE                       ; BYPASS                     ; Untyped                       ;
; C8_MODE                       ; BYPASS                     ; Untyped                       ;
; C9_MODE                       ; BYPASS                     ; Untyped                       ;
; C0_PH                         ; 0                          ; Untyped                       ;
; C1_PH                         ; 0                          ; Untyped                       ;
; C2_PH                         ; 0                          ; Untyped                       ;
; C3_PH                         ; 0                          ; Untyped                       ;
; C4_PH                         ; 0                          ; Untyped                       ;
; C5_PH                         ; 0                          ; Untyped                       ;
; C6_PH                         ; 0                          ; Untyped                       ;
; C7_PH                         ; 0                          ; Untyped                       ;
; C8_PH                         ; 0                          ; Untyped                       ;
; C9_PH                         ; 0                          ; Untyped                       ;
; L0_HIGH                       ; 1                          ; Untyped                       ;
; L1_HIGH                       ; 1                          ; Untyped                       ;
; G0_HIGH                       ; 1                          ; Untyped                       ;
; G1_HIGH                       ; 1                          ; Untyped                       ;
; G2_HIGH                       ; 1                          ; Untyped                       ;
; G3_HIGH                       ; 1                          ; Untyped                       ;
; E0_HIGH                       ; 1                          ; Untyped                       ;
; E1_HIGH                       ; 1                          ; Untyped                       ;
; E2_HIGH                       ; 1                          ; Untyped                       ;
; E3_HIGH                       ; 1                          ; Untyped                       ;
; L0_LOW                        ; 1                          ; Untyped                       ;
; L1_LOW                        ; 1                          ; Untyped                       ;
; G0_LOW                        ; 1                          ; Untyped                       ;
; G1_LOW                        ; 1                          ; Untyped                       ;
; G2_LOW                        ; 1                          ; Untyped                       ;
; G3_LOW                        ; 1                          ; Untyped                       ;
; E0_LOW                        ; 1                          ; Untyped                       ;
; E1_LOW                        ; 1                          ; Untyped                       ;
; E2_LOW                        ; 1                          ; Untyped                       ;
; E3_LOW                        ; 1                          ; Untyped                       ;
; L0_INITIAL                    ; 1                          ; Untyped                       ;
; L1_INITIAL                    ; 1                          ; Untyped                       ;
; G0_INITIAL                    ; 1                          ; Untyped                       ;
; G1_INITIAL                    ; 1                          ; Untyped                       ;
; G2_INITIAL                    ; 1                          ; Untyped                       ;
; G3_INITIAL                    ; 1                          ; Untyped                       ;
; E0_INITIAL                    ; 1                          ; Untyped                       ;
; E1_INITIAL                    ; 1                          ; Untyped                       ;
; E2_INITIAL                    ; 1                          ; Untyped                       ;
; E3_INITIAL                    ; 1                          ; Untyped                       ;
; L0_MODE                       ; BYPASS                     ; Untyped                       ;
; L1_MODE                       ; BYPASS                     ; Untyped                       ;
; G0_MODE                       ; BYPASS                     ; Untyped                       ;
; G1_MODE                       ; BYPASS                     ; Untyped                       ;
; G2_MODE                       ; BYPASS                     ; Untyped                       ;
; G3_MODE                       ; BYPASS                     ; Untyped                       ;
; E0_MODE                       ; BYPASS                     ; Untyped                       ;
; E1_MODE                       ; BYPASS                     ; Untyped                       ;
; E2_MODE                       ; BYPASS                     ; Untyped                       ;
; E3_MODE                       ; BYPASS                     ; Untyped                       ;
; L0_PH                         ; 0                          ; Untyped                       ;
; L1_PH                         ; 0                          ; Untyped                       ;
; G0_PH                         ; 0                          ; Untyped                       ;
; G1_PH                         ; 0                          ; Untyped                       ;
; G2_PH                         ; 0                          ; Untyped                       ;
; G3_PH                         ; 0                          ; Untyped                       ;
; E0_PH                         ; 0                          ; Untyped                       ;
; E1_PH                         ; 0                          ; Untyped                       ;
; E2_PH                         ; 0                          ; Untyped                       ;
; E3_PH                         ; 0                          ; Untyped                       ;
; M_PH                          ; 0                          ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                       ;
; CLK0_COUNTER                  ; G0                         ; Untyped                       ;
; CLK1_COUNTER                  ; G0                         ; Untyped                       ;
; CLK2_COUNTER                  ; G0                         ; Untyped                       ;
; CLK3_COUNTER                  ; G0                         ; Untyped                       ;
; CLK4_COUNTER                  ; G0                         ; Untyped                       ;
; CLK5_COUNTER                  ; G0                         ; Untyped                       ;
; CLK6_COUNTER                  ; E0                         ; Untyped                       ;
; CLK7_COUNTER                  ; E1                         ; Untyped                       ;
; CLK8_COUNTER                  ; E2                         ; Untyped                       ;
; CLK9_COUNTER                  ; E3                         ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                       ;
; M_TIME_DELAY                  ; 0                          ; Untyped                       ;
; N_TIME_DELAY                  ; 0                          ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                       ;
; VCO_POST_SCALE                ; 0                          ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                     ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED                  ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED                  ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                       ;
; CBXI_PARAMETER                ; uart_pll_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                       ;
; DEVICE_FAMILY                 ; MAX 10                     ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE                ;
+-------------------------------+----------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx_fifo:fifo_tx|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------+
; Parameter Name          ; Value       ; Type                                         ;
+-------------------------+-------------+----------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                      ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                               ;
; LPM_WIDTH               ; 8           ; Signed Integer                               ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                               ;
; LPM_WIDTHU              ; 8           ; Signed Integer                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                      ;
; USE_EAB                 ; ON          ; Untyped                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                      ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                      ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                      ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                               ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                      ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                      ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                      ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                      ;
; CBXI_PARAMETER          ; dcfifo_7jj1 ; Untyped                                      ;
+-------------------------+-------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                 ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                 ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; code.mif             ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_p4r3      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; data_fact.mif        ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_bor3      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                  ;
+-------------------------------+-----------------------------------------------+
; Name                          ; Value                                         ;
+-------------------------------+-----------------------------------------------+
; Number of entity instances    ; 1                                             ;
; Entity Instance               ; uart_pll:pll_for_uart|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                        ;
;     -- PLL_TYPE               ; AUTO                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 100000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                             ;
+-------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                         ;
+----------------------------+-----------------------------------------+
; Name                       ; Value                                   ;
+----------------------------+-----------------------------------------+
; Number of entity instances ; 1                                       ;
; Entity Instance            ; tx_fifo:fifo_tx|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                              ;
;     -- LPM_WIDTH           ; 8                                       ;
;     -- LPM_NUMWORDS        ; 256                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                     ;
;     -- USE_EAB             ; ON                                      ;
+----------------------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Name                                      ; Value                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                             ;
; Entity Instance                           ; Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 32                                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 0                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 32                                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 0                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute_stage:execute_order_66"                                                                    ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; jmp_address[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tx_fifo:fifo_tx"                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_pll:pll_for_uart"                                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 55                          ;
; cycloneiii_ff         ; 87                          ;
;     CLR               ; 27                          ;
;     ENA               ; 7                           ;
;     ENA CLR           ; 14                          ;
;     ENA SLD           ; 32                          ;
;     plain             ; 7                           ;
; cycloneiii_lcell_comb ; 141                         ;
;     arith             ; 31                          ;
;         2 data inputs ; 31                          ;
;     normal            ; 110                         ;
;         0 data inputs ; 11                          ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 38                          ;
;         3 data inputs ; 18                          ;
;         4 data inputs ; 39                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 3.23                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Mar 11 12:24:33 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DLX -c DLX
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file dlx_tb.vhd
    Info (12022): Found design unit 1: dlx_tb-behavioral File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/dlx_tb.vhd Line: 10
    Info (12023): Found entity 1: dlx_tb File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/dlx_tb.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file write_back_stage.vhd
    Info (12022): Found design unit 1: write_back_stage-rtl File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/write_back_stage.vhd Line: 23
    Info (12023): Found entity 1: write_back_stage File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/write_back_stage.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file uart_tx.vhd
    Info (12022): Found design unit 1: uart_tx-rtl File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/uart_tx.vhd Line: 18
    Info (12023): Found entity 1: uart_tx File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/uart_tx.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file uart_pll.vhd
    Info (12022): Found design unit 1: uart_pll-SYN File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/uart_pll.vhd Line: 54
    Info (12023): Found entity 1: uart_pll File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/uart_pll.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file tx_fifo.vhd
    Info (12022): Found design unit 1: tx_fifo-SYN File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/tx_fifo.vhd Line: 59
    Info (12023): Found entity 1: tx_fifo File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/tx_fifo.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file register_ram.vhd
    Info (12022): Found design unit 1: register_RAM-rtl File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/register_RAM.vhd Line: 19
    Info (12023): Found entity 1: register_RAM File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/register_RAM.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memory_stage.vhd
    Info (12022): Found design unit 1: memory_stage-rtl File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd Line: 23
    Info (12023): Found entity 1: memory_stage File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file instructions_rom.vhd
    Info (12022): Found design unit 1: instructions_rom-SYN File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd Line: 52
    Info (12023): Found entity 1: instructions_ROM File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fetch_stage.vhd
    Info (12022): Found design unit 1: Fetch_stage-rtl File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 20
    Info (12023): Found entity 1: Fetch_stage File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file execute_stage.vhd
    Info (12022): Found design unit 1: execute_stage-rtl File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/execute_stage.vhd Line: 32
    Info (12023): Found entity 1: execute_stage File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/execute_stage.vhd Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file dlx_pkg.vhd
    Info (12022): Found design unit 1: dlx_pkg File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/dlx_pkg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file dlx.vhd
    Info (12022): Found design unit 1: DLX-rtl File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 22
    Info (12023): Found entity 1: DLX File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file decode_stage.vhd
    Info (12022): Found design unit 1: decode_stage-rtl File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/decode_stage.vhd Line: 32
    Info (12023): Found entity 1: decode_stage File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/decode_stage.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file data_mem.vhd
    Info (12022): Found design unit 1: data_mem-SYN File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd Line: 54
    Info (12023): Found entity 1: data_mem File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd Line: 42
Info (12127): Elaborating entity "DLX" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at DLX.vhd(180): used implicit default value for signal "tx_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 180
Warning (10036): Verilog HDL or VHDL warning at DLX.vhd(184): object "tx_fifo_full" assigned a value but never read File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 184
Warning (10541): VHDL Signal Declaration warning at DLX.vhd(187): used implicit default value for signal "tx_fifo_write" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 187
Warning (10036): Verilog HDL or VHDL warning at DLX.vhd(198): object "rx_clk" assigned a value but never read File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 198
Info (12128): Elaborating entity "uart_pll" for hierarchy "uart_pll:pll_for_uart" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 208
Info (12128): Elaborating entity "altpll" for hierarchy "uart_pll:pll_for_uart|altpll:altpll_component" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/uart_pll.vhd Line: 148
Info (12130): Elaborated megafunction instantiation "uart_pll:pll_for_uart|altpll:altpll_component" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/uart_pll.vhd Line: 148
Info (12133): Instantiated megafunction "uart_pll:pll_for_uart|altpll:altpll_component" with the following parameter: File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/uart_pll.vhd Line: 148
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "3125"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "6"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "3125"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "48"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "100000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=uart_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/uart_pll_altpll.v
    Info (12023): Found entity 1: uart_pll_altpll File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/uart_pll_altpll.v Line: 30
Info (12128): Elaborating entity "uart_pll_altpll" for hierarchy "uart_pll:pll_for_uart|altpll:altpll_component|uart_pll_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "tx_fifo" for hierarchy "tx_fifo:fifo_tx" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 221
Info (12128): Elaborating entity "dcfifo" for hierarchy "tx_fifo:fifo_tx|dcfifo:dcfifo_component" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/tx_fifo.vhd Line: 104
Info (12130): Elaborated megafunction instantiation "tx_fifo:fifo_tx|dcfifo:dcfifo_component" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/tx_fifo.vhd Line: 104
Info (12133): Instantiated megafunction "tx_fifo:fifo_tx|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/tx_fifo.vhd Line: 104
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_7jj1.tdf
    Info (12023): Found entity 1: dcfifo_7jj1 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/dcfifo_7jj1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_7jj1" for hierarchy "tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_kra.tdf
    Info (12023): Found entity 1: a_gray2bin_kra File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/a_gray2bin_kra.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_kra" for hierarchy "tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_gray2bin_kra:rdptr_g_gray2bin" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/dcfifo_7jj1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jg6.tdf
    Info (12023): Found entity 1: a_graycounter_jg6 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/a_graycounter_jg6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_jg6" for hierarchy "tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_jg6:rdptr_g1p" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/dcfifo_7jj1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_fub.tdf
    Info (12023): Found entity 1: a_graycounter_fub File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/a_graycounter_fub.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_fub" for hierarchy "tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_fub:wrptr_g1p" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/dcfifo_7jj1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e761.tdf
    Info (12023): Found entity 1: altsyncram_e761 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_e761.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_e761" for hierarchy "tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_e761:fifo_ram" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/dcfifo_7jj1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/dffpipe_gd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_gd9:rs_brp" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/dcfifo_7jj1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/alt_synch_pipe_0ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/dcfifo_7jj1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/dffpipe_hd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/alt_synch_pipe_0ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/alt_synch_pipe_1ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/dcfifo_7jj1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/dffpipe_id9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/alt_synch_pipe_1ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5h5.tdf
    Info (12023): Found entity 1: cmpr_5h5 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/cmpr_5h5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_5h5" for hierarchy "tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|cmpr_5h5:rdempty_eq_comp" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/dcfifo_7jj1.tdf Line: 72
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:tx_side" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 236
Info (12128): Elaborating entity "Fetch_stage" for hierarchy "Fetch_stage:fetcher" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 256
Warning (10631): VHDL Process Statement warning at Fetch_stage.vhd(60): inferring latch(es) for signal or variable "instruct_storred", which holds its previous value in one or more paths through the process File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (10041): Inferred latch for "instruct_storred[0]" at Fetch_stage.vhd(60) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (10041): Inferred latch for "instruct_storred[1]" at Fetch_stage.vhd(60) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (10041): Inferred latch for "instruct_storred[2]" at Fetch_stage.vhd(60) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (10041): Inferred latch for "instruct_storred[3]" at Fetch_stage.vhd(60) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (10041): Inferred latch for "instruct_storred[4]" at Fetch_stage.vhd(60) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (10041): Inferred latch for "instruct_storred[5]" at Fetch_stage.vhd(60) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (10041): Inferred latch for "instruct_storred[6]" at Fetch_stage.vhd(60) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (10041): Inferred latch for "instruct_storred[7]" at Fetch_stage.vhd(60) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (10041): Inferred latch for "instruct_storred[8]" at Fetch_stage.vhd(60) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (10041): Inferred latch for "instruct_storred[9]" at Fetch_stage.vhd(60) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (10041): Inferred latch for "instruct_storred[10]" at Fetch_stage.vhd(60) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (10041): Inferred latch for "instruct_storred[11]" at Fetch_stage.vhd(60) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (10041): Inferred latch for "instruct_storred[12]" at Fetch_stage.vhd(60) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (10041): Inferred latch for "instruct_storred[13]" at Fetch_stage.vhd(60) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (10041): Inferred latch for "instruct_storred[14]" at Fetch_stage.vhd(60) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (10041): Inferred latch for "instruct_storred[15]" at Fetch_stage.vhd(60) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (10041): Inferred latch for "instruct_storred[16]" at Fetch_stage.vhd(60) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (10041): Inferred latch for "instruct_storred[17]" at Fetch_stage.vhd(60) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (10041): Inferred latch for "instruct_storred[18]" at Fetch_stage.vhd(60) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (10041): Inferred latch for "instruct_storred[19]" at Fetch_stage.vhd(60) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (10041): Inferred latch for "instruct_storred[20]" at Fetch_stage.vhd(60) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (10041): Inferred latch for "instruct_storred[21]" at Fetch_stage.vhd(60) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (10041): Inferred latch for "instruct_storred[22]" at Fetch_stage.vhd(60) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (10041): Inferred latch for "instruct_storred[23]" at Fetch_stage.vhd(60) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (10041): Inferred latch for "instruct_storred[24]" at Fetch_stage.vhd(60) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (10041): Inferred latch for "instruct_storred[25]" at Fetch_stage.vhd(60) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (10041): Inferred latch for "instruct_storred[26]" at Fetch_stage.vhd(60) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (10041): Inferred latch for "instruct_storred[27]" at Fetch_stage.vhd(60) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (10041): Inferred latch for "instruct_storred[28]" at Fetch_stage.vhd(60) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (10041): Inferred latch for "instruct_storred[29]" at Fetch_stage.vhd(60) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (10041): Inferred latch for "instruct_storred[30]" at Fetch_stage.vhd(60) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (10041): Inferred latch for "instruct_storred[31]" at Fetch_stage.vhd(60) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 60
Info (12128): Elaborating entity "instructions_ROM" for hierarchy "Fetch_stage:fetcher|instructions_ROM:instruct" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd Line: 47
Info (12128): Elaborating entity "altsyncram" for hierarchy "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd Line: 59
Info (12133): Instantiated megafunction "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "code.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p4r3.tdf
    Info (12023): Found entity 1: altsyncram_p4r3 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_p4r3" for hierarchy "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "decode_stage" for hierarchy "decode_stage:decoder" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 266
Info (12128): Elaborating entity "register_RAM" for hierarchy "decode_stage:decoder|register_RAM:registers_content" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/decode_stage.vhd Line: 92
Info (12128): Elaborating entity "execute_stage" for hierarchy "execute_stage:execute_order_66" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 287
Info (12128): Elaborating entity "memory_stage" for hierarchy "memory_stage:remember" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 309
Info (12128): Elaborating entity "data_mem" for hierarchy "memory_stage:remember|data_mem:data_mem_inst" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd Line: 44
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd Line: 61
Info (12133): Instantiated megafunction "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "data_fact.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bor3.tdf
    Info (12023): Found entity 1: altsyncram_bor3 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_bor3" for hierarchy "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "write_back_stage" for hierarchy "write_back_stage:writer" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 323
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|q_a[0]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 36
        Warning (14320): Synthesized away node "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|q_a[1]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 60
        Warning (14320): Synthesized away node "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|q_a[2]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 84
        Warning (14320): Synthesized away node "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|q_a[3]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 108
        Warning (14320): Synthesized away node "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|q_a[4]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 132
        Warning (14320): Synthesized away node "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|q_a[5]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 156
        Warning (14320): Synthesized away node "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|q_a[6]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 180
        Warning (14320): Synthesized away node "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|q_a[7]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 204
        Warning (14320): Synthesized away node "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|q_a[8]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 228
        Warning (14320): Synthesized away node "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|q_a[9]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 252
        Warning (14320): Synthesized away node "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|q_a[10]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 276
        Warning (14320): Synthesized away node "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|q_a[11]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 300
        Warning (14320): Synthesized away node "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|q_a[12]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 324
        Warning (14320): Synthesized away node "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|q_a[13]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 348
        Warning (14320): Synthesized away node "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|q_a[14]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 372
        Warning (14320): Synthesized away node "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|q_a[15]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 396
        Warning (14320): Synthesized away node "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|q_a[16]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 420
        Warning (14320): Synthesized away node "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|q_a[17]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 444
        Warning (14320): Synthesized away node "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|q_a[18]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 468
        Warning (14320): Synthesized away node "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|q_a[19]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 492
        Warning (14320): Synthesized away node "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|q_a[20]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 516
        Warning (14320): Synthesized away node "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|q_a[21]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 540
        Warning (14320): Synthesized away node "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|q_a[22]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 564
        Warning (14320): Synthesized away node "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|q_a[23]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 588
        Warning (14320): Synthesized away node "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|q_a[24]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 612
        Warning (14320): Synthesized away node "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|q_a[25]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 636
        Warning (14320): Synthesized away node "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|q_a[26]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 660
        Warning (14320): Synthesized away node "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|q_a[27]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 684
        Warning (14320): Synthesized away node "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|q_a[28]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 708
        Warning (14320): Synthesized away node "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|q_a[29]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 732
        Warning (14320): Synthesized away node "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|q_a[30]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 756
        Warning (14320): Synthesized away node "memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|q_a[31]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf Line: 780
        Warning (14320): Synthesized away node "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|q_a[0]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 34
        Warning (14320): Synthesized away node "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|q_a[1]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 56
        Warning (14320): Synthesized away node "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|q_a[2]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 78
        Warning (14320): Synthesized away node "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|q_a[3]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 100
        Warning (14320): Synthesized away node "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|q_a[4]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 122
        Warning (14320): Synthesized away node "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|q_a[5]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 144
        Warning (14320): Synthesized away node "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|q_a[6]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 166
        Warning (14320): Synthesized away node "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|q_a[7]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 188
        Warning (14320): Synthesized away node "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|q_a[8]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 210
        Warning (14320): Synthesized away node "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|q_a[9]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 232
        Warning (14320): Synthesized away node "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|q_a[10]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 254
        Warning (14320): Synthesized away node "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|q_a[11]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 276
        Warning (14320): Synthesized away node "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|q_a[12]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 298
        Warning (14320): Synthesized away node "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|q_a[13]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 320
        Warning (14320): Synthesized away node "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|q_a[14]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 342
        Warning (14320): Synthesized away node "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|q_a[15]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 364
        Warning (14320): Synthesized away node "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|q_a[16]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 386
        Warning (14320): Synthesized away node "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|q_a[17]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 408
        Warning (14320): Synthesized away node "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|q_a[18]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 430
        Warning (14320): Synthesized away node "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|q_a[19]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 452
        Warning (14320): Synthesized away node "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|q_a[20]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 474
        Warning (14320): Synthesized away node "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|q_a[21]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 496
        Warning (14320): Synthesized away node "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|q_a[22]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 518
        Warning (14320): Synthesized away node "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|q_a[23]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 540
        Warning (14320): Synthesized away node "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|q_a[24]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 562
        Warning (14320): Synthesized away node "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|q_a[25]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 584
        Warning (14320): Synthesized away node "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|q_a[26]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 606
        Warning (14320): Synthesized away node "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|q_a[27]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 628
        Warning (14320): Synthesized away node "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|q_a[28]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 650
        Warning (14320): Synthesized away node "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|q_a[29]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 672
        Warning (14320): Synthesized away node "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|q_a[30]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 694
        Warning (14320): Synthesized away node "Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|q_a[31]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf Line: 716
Info (13000): Registers with preset signals will power-up high File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/a_graycounter_jg6.tdf Line: 32
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 10
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 10
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 10
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 10
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 10
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 10
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 10
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 10
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 11
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 11
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 11
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 11
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 11
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 11
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 11
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 11
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 12
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 12
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 12
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 12
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 12
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 12
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 12
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 12
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 13
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 13
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 13
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 13
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 13
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 13
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 13
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 13
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 14
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 14
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 14
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 14
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 14
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 14
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 14
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 14
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 15
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 15
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 15
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 15
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 15
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 15
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 15
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 15
Info (286030): Timing-Driven Synthesis is running
Info (17049): 312 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "uart_pll:pll_for_uart|altpll:altpll_component|uart_pll_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/uart_pll_altpll.v Line: 50
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 9
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 16
    Warning (15610): No output dependent on input pin "RX" File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd Line: 17
Info (21057): Implemented 222 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 49 output pins
    Info (21061): Implemented 158 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings
    Info: Peak virtual memory: 4820 megabytes
    Info: Processing ended: Mon Mar 11 12:24:50 2024
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:32


