
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.674495                       # Number of seconds simulated
sim_ticks                                1674494906500                       # Number of ticks simulated
final_tick                               6474666914500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1357300                       # Simulator instruction rate (inst/s)
host_op_rate                                  3087651                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1507577954                       # Simulator tick rate (ticks/s)
host_mem_usage                                2327888                       # Number of bytes of host memory used
host_seconds                                  1110.72                       # Real time elapsed on the host
sim_insts                                  1507578621                       # Number of instructions simulated
sim_ops                                    3429511050                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus0.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_10.inst        15552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_10.data        62784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_11.inst         6592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_11.data        41216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_12.inst          640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_12.data        34176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.dtb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.data        22208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_14.inst          832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_14.data        17920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_15.inst          704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_15.data        17984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_16.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_16.data         6784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_17.inst         1984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_17.data        43648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             276736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_10.inst        15552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_11.inst         6592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_12.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_13.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_14.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_15.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_16.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_17.inst         1984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         29824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1440512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1440512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_10.inst          243                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_10.data          981                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_11.inst          103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_11.data          644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_12.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_12.data          534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.data          347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_14.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_14.data          280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_15.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_15.data          281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_16.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_16.data          106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_17.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_17.data          682                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         22508                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              22508                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst           38                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data           76                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_10.inst         9288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_10.data        37494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_11.inst         3937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_11.data        24614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_12.inst          382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_12.data        20410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.dtb.walker           38                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.inst          917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.data        13263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_14.inst          497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_14.data        10702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_15.inst          420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_15.data        10740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_16.inst         1147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_16.data         4051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_17.inst         1185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_17.data        26066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                165265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst           38                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_10.inst         9288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_11.inst         3937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_12.inst          382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_13.inst          917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_14.inst          497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_15.inst          420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_16.inst         1147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_17.inst         1185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            17811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          860267                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               860267                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          860267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst           38                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data           76                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_10.inst         9288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_10.data        37494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_11.inst         3937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_11.data        24614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_12.inst          382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_12.data        20410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.dtb.walker           38                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.inst          917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.data        13263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_14.inst          497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_14.data        10702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_15.inst          420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_15.data        10740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_16.inst         1147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_16.data         4051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_17.inst         1185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_17.data        26066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1025532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        4321                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      22506                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4321                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    22506                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 275712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1439424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  276544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1440384                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     13                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1252                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        21                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1390601528500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4321                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                22506                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     56                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4465                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    384.129003                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   181.304234                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   429.050311                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2321     51.98%     51.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          520     11.65%     63.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          127      2.84%     66.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           64      1.43%     67.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           41      0.92%     68.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           29      0.65%     69.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           18      0.40%     69.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           51      1.14%     71.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1294     28.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4465                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          513                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.387914                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.353006                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             409     79.73%     79.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             14      2.73%     82.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            34      6.63%     89.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31             9      1.75%     90.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            15      2.92%     93.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             4      0.78%     94.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             3      0.58%     95.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             6      1.17%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             4      0.78%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             2      0.39%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             3      0.58%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             3      0.58%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            3      0.58%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            3      0.58%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::248-255            1      0.19%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           513                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          513                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      43.842105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     36.710416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     30.494627                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19            98     19.10%     19.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            30      5.85%     24.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             9      1.75%     26.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            24      4.68%     31.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           145     28.27%     59.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            11      2.14%     61.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            18      3.51%     65.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             9      1.75%     67.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             5      0.97%     68.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             2      0.39%     68.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             2      0.39%     68.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             8      1.56%     70.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67           111     21.64%     92.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             2      0.39%     92.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             6      1.17%     93.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             2      0.39%     93.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             3      0.58%     94.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.19%     94.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.19%     94.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            2      0.39%     95.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            5      0.97%     96.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.19%     96.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            1      0.19%     96.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            7      1.36%     98.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.19%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            1      0.19%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.19%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::180-183            1      0.19%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-187            1      0.19%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::188-191            1      0.19%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-195            3      0.58%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::248-251            1      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           513                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    402971000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               483746000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   21540000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     93540.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               112290.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.59                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2276                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20058                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 52.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.12                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   51835894.01                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 14287140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  7593795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                13323240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               49819680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         684708960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            301593270                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             45904800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1264904100                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1027368000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     400561607580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           403971110565                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            241.249531                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1389840338500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    101424250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     291668000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 1668231265000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2675437000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     395632250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2773903000                       # Time in different power states
system.mem_ctrls_1.actEnergy                 17592960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  9350880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                17435880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               67583340                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         694543200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            340255230                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             44477280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1324094040                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1030420800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     400501911660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           404047665270                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            241.295249                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1213807032500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     96437750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     295744000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 1668012431750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2683373250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     477618750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2903724000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.pwrStateResidencyTicks::OFF  6474666912500                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            19389                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          925.753611                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1064393                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            20372                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            52.247840                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data    29.855711                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus_10.data   895.897900                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.029156                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus_10.data     0.874900                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.904056                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          983                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          977                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.959961                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          2256691                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         2256691                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data         6199                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::switch_cpus_10.data       662908                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         669107                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data         3461                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus_10.data       412615                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        416076                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data            6                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus_10.data          105                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          111                       # number of SoftPFReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data         9660                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::switch_cpus_10.data      1075523                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1085183                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data         9666                       # number of overall hits
system.cpu0.dcache.overall_hits::switch_cpus_10.data      1075628                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1085294                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data           80                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::switch_cpus_10.data        21405                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        21485                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           67                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus_10.data         8479                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         8546                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus_10.data          441                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          441                       # number of SoftPFReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          147                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::switch_cpus_10.data        29884                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         30031                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          147                       # number of overall misses
system.cpu0.dcache.overall_misses::switch_cpus_10.data        30325                       # number of overall misses
system.cpu0.dcache.overall_misses::total        30472                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus_10.data    243420000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    243420000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus_10.data    140362000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    140362000                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus_10.data    383782000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    383782000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus_10.data    383782000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    383782000                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data         6279                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::switch_cpus_10.data       684313                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       690592                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data         3528                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus_10.data       421094                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       424622                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus_10.data          546                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          552                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data         9807                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::switch_cpus_10.data      1105407                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1115214                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data         9813                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus_10.data      1105953                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1115766                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012741                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus_10.data     0.031280                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031111                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.018991                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus_10.data     0.020136                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.020126                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus_10.data     0.807692                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.798913                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.014989                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus_10.data     0.027034                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.026928                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.014980                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus_10.data     0.027420                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.027310                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus_10.data 11372.109320                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 11329.764952                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus_10.data 16554.074773                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 16424.292066                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus_10.data 12842.390577                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 12779.527821                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus_10.data 12655.630668                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 12594.578630                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         8828                       # number of writebacks
system.cpu0.dcache.writebacks::total             8828                       # number of writebacks
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus_10.data            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus_10.data            5                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus_10.data            5                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus_10.data        21405                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        21405                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus_10.data         8474                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         8474                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus_10.data          441                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          441                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus_10.data        29879                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        29879                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus_10.data        30320                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        30320                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus_10.data           23                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total           23                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus_10.data          471                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          471                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus_10.data          494                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          494                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus_10.data    222015000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    222015000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus_10.data    131264500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    131264500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_10.data      4230000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      4230000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus_10.data    353279500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    353279500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus_10.data    357509500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    357509500                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_10.data      3787000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      3787000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus_10.data      3787000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      3787000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus_10.data     0.031280                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.030995                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus_10.data     0.020124                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019957                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_10.data     0.807692                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.798913                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus_10.data     0.027030                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.026792                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus_10.data     0.027415                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.027174                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.data 10372.109320                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10372.109320                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_10.data 15490.264338                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 15490.264338                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_10.data  9591.836735                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  9591.836735                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus_10.data 11823.672144                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11823.672144                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus_10.data 11791.210422                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11791.210422                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_10.data 164652.173913                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 164652.173913                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_10.data  7665.991903                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total  7665.991903                       # average overall mshr uncacheable latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements          305                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse    15.994758                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs          268                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs          321                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs     0.834891                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus0.dtb.walker     0.004876                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus_10.dtb.walker    15.989882                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus0.dtb.walker     0.000305                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus_10.dtb.walker     0.999368                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.999672                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses         1461                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses         1461                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus0.dtb.walker            3                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus_10.dtb.walker          219                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total          222                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus0.dtb.walker            3                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus_10.dtb.walker          219                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total          222                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus0.dtb.walker            3                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus_10.dtb.walker          219                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total          222                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus0.dtb.walker            1                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus_10.dtb.walker          338                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total          339                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus0.dtb.walker            1                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus_10.dtb.walker          338                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total          339                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus0.dtb.walker            1                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus_10.dtb.walker          338                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total          339                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_10.dtb.walker      3285500                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total      3285500                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::switch_cpus_10.dtb.walker      3285500                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total      3285500                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::switch_cpus_10.dtb.walker      3285500                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total      3285500                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus0.dtb.walker            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus_10.dtb.walker          557                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total          561                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus0.dtb.walker            4                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus_10.dtb.walker          557                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total          561                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus0.dtb.walker            4                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus_10.dtb.walker          557                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total          561                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.250000                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_10.dtb.walker     0.606822                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.604278                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus0.dtb.walker     0.250000                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus_10.dtb.walker     0.606822                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.604278                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus0.dtb.walker     0.250000                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus_10.dtb.walker     0.606822                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.604278                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_10.dtb.walker  9720.414201                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total  9691.740413                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_10.dtb.walker  9720.414201                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total  9691.740413                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_10.dtb.walker  9720.414201                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total  9691.740413                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.writebacks::writebacks           27                       # number of writebacks
system.cpu0.dtb_walker_cache.writebacks::total           27                       # number of writebacks
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_10.dtb.walker          338                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total          338                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::switch_cpus_10.dtb.walker          338                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total          338                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::switch_cpus_10.dtb.walker          338                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total          338                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_10.dtb.walker      2947500                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2947500                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_10.dtb.walker      2947500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total      2947500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_10.dtb.walker      2947500                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total      2947500                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_10.dtb.walker     0.606822                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.602496                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_10.dtb.walker     0.606822                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.602496                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_10.dtb.walker     0.606822                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.602496                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.dtb.walker  8720.414201                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8720.414201                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_10.dtb.walker  8720.414201                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total  8720.414201                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_10.dtb.walker  8720.414201                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total  8720.414201                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements            20313                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3116534                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            20825                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           149.653493                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst     0.058199                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus_10.inst   511.941801                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.000114                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus_10.inst     0.999886                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          6155823                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         6155823                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        30471                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::switch_cpus_10.inst      3016971                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3047442                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        30471                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::switch_cpus_10.inst      3016971                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3047442                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        30471                       # number of overall hits
system.cpu0.icache.overall_hits::switch_cpus_10.inst      3016971                       # number of overall hits
system.cpu0.icache.overall_hits::total        3047442                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          210                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::switch_cpus_10.inst        20103                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        20313                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          210                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::switch_cpus_10.inst        20103                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         20313                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          210                       # number of overall misses
system.cpu0.icache.overall_misses::switch_cpus_10.inst        20103                       # number of overall misses
system.cpu0.icache.overall_misses::total        20313                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus_10.inst    299405000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    299405000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus_10.inst    299405000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    299405000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus_10.inst    299405000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    299405000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        30681                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::switch_cpus_10.inst      3037074                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3067755                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        30681                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::switch_cpus_10.inst      3037074                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3067755                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        30681                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus_10.inst      3037074                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3067755                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.006845                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus_10.inst     0.006619                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006621                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.006845                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::switch_cpus_10.inst     0.006619                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006621                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.006845                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::switch_cpus_10.inst     0.006619                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006621                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus_10.inst 14893.548227                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14739.575641                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus_10.inst 14893.548227                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14739.575641                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus_10.inst 14893.548227                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14739.575641                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks        20313                       # number of writebacks
system.cpu0.icache.writebacks::total            20313                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus_10.inst        20103                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        20103                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus_10.inst        20103                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        20103                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus_10.inst        20103                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        20103                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus_10.inst    279302000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    279302000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus_10.inst    279302000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    279302000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus_10.inst    279302000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    279302000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus_10.inst     0.006619                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006553                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus_10.inst     0.006619                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006553                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus_10.inst     0.006619                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006553                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.inst 13893.548227                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13893.548227                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus_10.inst 13893.548227                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13893.548227                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus_10.inst 13893.548227                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13893.548227                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements          267                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse    11.000310                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs           40                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs          278                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs     0.143885                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus0.itb.walker     1.002361                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus_10.itb.walker     9.997950                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus0.itb.walker     0.062648                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus_10.itb.walker     0.624872                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.687519                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses         1045                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses         1045                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus0.itb.walker           18                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus_10.itb.walker           44                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total           62                       # number of ReadReq hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus0.itb.walker           18                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus_10.itb.walker           44                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total           62                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus0.itb.walker           18                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus_10.itb.walker           44                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total           62                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus0.itb.walker           34                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus_10.itb.walker          273                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total          307                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus0.itb.walker           34                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus_10.itb.walker          273                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total          307                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus0.itb.walker           34                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus_10.itb.walker          273                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total          307                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::switch_cpus_10.itb.walker      2200000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total      2200000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::switch_cpus_10.itb.walker      2200000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total      2200000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::switch_cpus_10.itb.walker      2200000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total      2200000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus0.itb.walker           52                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus_10.itb.walker          317                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total          369                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus0.itb.walker           52                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus_10.itb.walker          317                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total          369                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus0.itb.walker           52                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus_10.itb.walker          317                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total          369                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus0.itb.walker     0.653846                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus_10.itb.walker     0.861199                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.831978                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus0.itb.walker     0.653846                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus_10.itb.walker     0.861199                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.831978                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus0.itb.walker     0.653846                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus_10.itb.walker     0.861199                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.831978                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_10.itb.walker  8058.608059                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total  7166.123779                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::switch_cpus_10.itb.walker  8058.608059                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total  7166.123779                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::switch_cpus_10.itb.walker  8058.608059                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total  7166.123779                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.writebacks::writebacks            4                       # number of writebacks
system.cpu0.itb_walker_cache.writebacks::total            4                       # number of writebacks
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_10.itb.walker          273                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total          273                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::switch_cpus_10.itb.walker          273                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total          273                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::switch_cpus_10.itb.walker          273                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total          273                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_10.itb.walker      1927000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total      1927000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_10.itb.walker      1927000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total      1927000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_10.itb.walker      1927000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total      1927000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_10.itb.walker     0.861199                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.739837                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_10.itb.walker     0.861199                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.739837                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_10.itb.walker     0.861199                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.739837                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.itb.walker  7058.608059                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7058.608059                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_10.itb.walker  7058.608059                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total  7058.608059                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_10.itb.walker  7058.608059                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total  7058.608059                       # average overall mshr miss latency
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.pwrStateResidencyTicks::OFF  6474666912500                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            14427                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          854.492629                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             823233                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            15376                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            53.540127                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   236.283743                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus_11.data   618.208886                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.230746                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus_11.data     0.603720                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.834465                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          949                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          930                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.926758                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1767954                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1767954                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus_11.data       530787                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         530787                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus_11.data       317637                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        317637                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus_11.data           91                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           91                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::switch_cpus_11.data       848424                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          848424                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus_11.data       848515                       # number of overall hits
system.cpu1.dcache.overall_hits::total         848515                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus_11.data        20467                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        20467                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus_11.data         3962                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3962                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus_11.data           99                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           99                       # number of SoftPFReq misses
system.cpu1.dcache.demand_misses::switch_cpus_11.data        24429                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         24429                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus_11.data        24528                       # number of overall misses
system.cpu1.dcache.overall_misses::total        24528                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus_11.data    228932000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    228932000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus_11.data     63123000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     63123000                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus_11.data    292055000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    292055000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus_11.data    292055000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    292055000                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus_11.data       551254                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       551254                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus_11.data       321599                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       321599                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus_11.data          190                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          190                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus_11.data       872853                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       872853                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus_11.data       873043                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       873043                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus_11.data     0.037128                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.037128                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus_11.data     0.012320                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.012320                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus_11.data     0.521053                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.521053                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus_11.data     0.027988                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.027988                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus_11.data     0.028095                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.028095                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus_11.data 11185.420433                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11185.420433                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus_11.data 15932.104997                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 15932.104997                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus_11.data 11955.258095                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11955.258095                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus_11.data 11907.004240                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11907.004240                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         5528                       # number of writebacks
system.cpu1.dcache.writebacks::total             5528                       # number of writebacks
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus_11.data            7                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus_11.data            7                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus_11.data            7                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus_11.data        20467                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        20467                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus_11.data         3955                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         3955                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus_11.data           99                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           99                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus_11.data        24422                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        24422                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus_11.data        24521                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        24521                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus_11.data           20                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total           20                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus_11.data          467                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          467                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus_11.data          487                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          487                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus_11.data    208465000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    208465000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus_11.data     58783500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     58783500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_11.data      2385500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      2385500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus_11.data    267248500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    267248500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus_11.data    269634000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    269634000                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_11.data      3387500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      3387500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus_11.data      3387500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      3387500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus_11.data     0.037128                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037128                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus_11.data     0.012298                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.012298                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_11.data     0.521053                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.521053                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus_11.data     0.027980                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.027980                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus_11.data     0.028087                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.028087                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.data 10185.420433                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10185.420433                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_11.data 14863.084703                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 14863.084703                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_11.data 24095.959596                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 24095.959596                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus_11.data 10942.940791                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10942.940791                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus_11.data 10996.044207                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10996.044207                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_11.data       169375                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169375                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_11.data  6955.852156                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total  6955.852156                       # average overall mshr uncacheable latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements          199                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse    15.000838                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs          275                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs          214                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs     1.285047                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus1.dtb.walker     0.023056                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus_11.dtb.walker    14.977782                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus1.dtb.walker     0.001441                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus_11.dtb.walker     0.936111                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.937552                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses          977                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses          977                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.ReadReq_hits::switch_cpus_11.dtb.walker          169                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total          169                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::switch_cpus_11.dtb.walker          169                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total          169                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::switch_cpus_11.dtb.walker          169                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total          169                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::switch_cpus_11.dtb.walker          213                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total          213                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::switch_cpus_11.dtb.walker          213                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total          213                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::switch_cpus_11.dtb.walker          213                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total          213                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_11.dtb.walker      1780000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total      1780000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::switch_cpus_11.dtb.walker      1780000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total      1780000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::switch_cpus_11.dtb.walker      1780000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total      1780000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::switch_cpus_11.dtb.walker          382                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total          382                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::switch_cpus_11.dtb.walker          382                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total          382                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::switch_cpus_11.dtb.walker          382                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total          382                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_11.dtb.walker     0.557592                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.557592                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::switch_cpus_11.dtb.walker     0.557592                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.557592                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::switch_cpus_11.dtb.walker     0.557592                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.557592                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_11.dtb.walker  8356.807512                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total  8356.807512                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_11.dtb.walker  8356.807512                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total  8356.807512                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_11.dtb.walker  8356.807512                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total  8356.807512                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.writebacks::writebacks           30                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total           30                       # number of writebacks
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_11.dtb.walker          213                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total          213                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::switch_cpus_11.dtb.walker          213                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total          213                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::switch_cpus_11.dtb.walker          213                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total          213                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_11.dtb.walker      1567000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total      1567000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_11.dtb.walker      1567000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total      1567000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_11.dtb.walker      1567000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total      1567000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_11.dtb.walker     0.557592                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.557592                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_11.dtb.walker     0.557592                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.557592                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_11.dtb.walker     0.557592                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.557592                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.dtb.walker  7356.807512                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7356.807512                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_11.dtb.walker  7356.807512                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total  7356.807512                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_11.dtb.walker  7356.807512                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total  7356.807512                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements            12122                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2435240                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            12634                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           192.752889                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst     7.433531                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus_11.inst   504.566469                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.014519                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus_11.inst     0.985481                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4831996                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4831996                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus_11.inst      2397815                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2397815                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus_11.inst      2397815                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2397815                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus_11.inst      2397815                       # number of overall hits
system.cpu1.icache.overall_hits::total        2397815                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus_11.inst        12122                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        12122                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus_11.inst        12122                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         12122                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus_11.inst        12122                       # number of overall misses
system.cpu1.icache.overall_misses::total        12122                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus_11.inst    176050000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    176050000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus_11.inst    176050000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    176050000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus_11.inst    176050000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    176050000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus_11.inst      2409937                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2409937                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus_11.inst      2409937                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2409937                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus_11.inst      2409937                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2409937                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus_11.inst     0.005030                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005030                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus_11.inst     0.005030                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005030                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus_11.inst     0.005030                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005030                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus_11.inst 14523.180993                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14523.180993                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus_11.inst 14523.180993                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14523.180993                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus_11.inst 14523.180993                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14523.180993                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks        12122                       # number of writebacks
system.cpu1.icache.writebacks::total            12122                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus_11.inst        12122                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        12122                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus_11.inst        12122                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        12122                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus_11.inst        12122                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        12122                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus_11.inst    163928000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    163928000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus_11.inst    163928000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    163928000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus_11.inst    163928000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    163928000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus_11.inst     0.005030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus_11.inst     0.005030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus_11.inst     0.005030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.inst 13523.180993                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13523.180993                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus_11.inst 13523.180993                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13523.180993                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus_11.inst 13523.180993                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13523.180993                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements          166                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse    12.001149                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs          105                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs          178                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs     0.589888                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus1.itb.walker     2.021909                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus_11.itb.walker     9.979240                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus1.itb.walker     0.126369                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus_11.itb.walker     0.623702                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.750072                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses          618                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses          618                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.ReadReq_hits::switch_cpus_11.itb.walker           18                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total           18                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::switch_cpus_11.itb.walker           18                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total           18                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::switch_cpus_11.itb.walker           18                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total           18                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::switch_cpus_11.itb.walker          194                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total          194                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::switch_cpus_11.itb.walker          194                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total          194                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::switch_cpus_11.itb.walker          194                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total          194                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::switch_cpus_11.itb.walker      1285000                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total      1285000                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::switch_cpus_11.itb.walker      1285000                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total      1285000                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::switch_cpus_11.itb.walker      1285000                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total      1285000                       # number of overall miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::switch_cpus_11.itb.walker          212                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total          212                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::switch_cpus_11.itb.walker          212                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total          212                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::switch_cpus_11.itb.walker          212                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total          212                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::switch_cpus_11.itb.walker     0.915094                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.915094                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::switch_cpus_11.itb.walker     0.915094                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.915094                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::switch_cpus_11.itb.walker     0.915094                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.915094                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_11.itb.walker  6623.711340                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total  6623.711340                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::switch_cpus_11.itb.walker  6623.711340                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total  6623.711340                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::switch_cpus_11.itb.walker  6623.711340                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total  6623.711340                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.writebacks::writebacks            4                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total            4                       # number of writebacks
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_11.itb.walker          194                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total          194                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::switch_cpus_11.itb.walker          194                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total          194                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::switch_cpus_11.itb.walker          194                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total          194                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_11.itb.walker      1091000                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total      1091000                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_11.itb.walker      1091000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total      1091000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_11.itb.walker      1091000                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total      1091000                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_11.itb.walker     0.915094                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.915094                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_11.itb.walker     0.915094                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.915094                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_11.itb.walker     0.915094                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.915094                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.itb.walker  5623.711340                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  5623.711340                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_11.itb.walker  5623.711340                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total  5623.711340                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_11.itb.walker  5623.711340                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total  5623.711340                       # average overall mshr miss latency
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.pwrStateResidencyTicks::OFF  6474666912500                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            15781                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          817.404039                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1257834                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            16671                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            75.450423                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   241.070468                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus_12.data   576.333571                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.235420                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus_12.data     0.562826                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.798246                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          890                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          875                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1894201                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1894201                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus_12.data       567675                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         567675                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus_12.data       340989                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        340989                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus_12.data           77                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           77                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::switch_cpus_12.data       908664                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          908664                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus_12.data       908741                       # number of overall hits
system.cpu2.dcache.overall_hits::total         908741                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus_12.data        22370                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        22370                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus_12.data         4006                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4006                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus_12.data          112                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          112                       # number of SoftPFReq misses
system.cpu2.dcache.demand_misses::switch_cpus_12.data        26376                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         26376                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus_12.data        26488                       # number of overall misses
system.cpu2.dcache.overall_misses::total        26488                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus_12.data    210554000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    210554000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus_12.data     53045498                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     53045498                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus_12.data    263599498                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    263599498                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus_12.data    263599498                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    263599498                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus_12.data       590045                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       590045                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus_12.data       344995                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       344995                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus_12.data          189                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          189                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus_12.data       935040                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       935040                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus_12.data       935229                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       935229                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus_12.data     0.037912                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.037912                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus_12.data     0.011612                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.011612                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus_12.data     0.592593                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.592593                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus_12.data     0.028208                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.028208                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus_12.data     0.028322                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.028322                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus_12.data  9412.337953                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  9412.337953                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus_12.data 13241.512232                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 13241.512232                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus_12.data  9993.914847                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  9993.914847                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus_12.data  9951.657279                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  9951.657279                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          529                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    75.571429                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         5406                       # number of writebacks
system.cpu2.dcache.writebacks::total             5406                       # number of writebacks
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus_12.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus_12.data            1                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus_12.data            1                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus_12.data        22370                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        22370                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus_12.data         4005                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         4005                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus_12.data          112                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          112                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus_12.data        26375                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        26375                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus_12.data        26487                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        26487                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus_12.data           17                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           17                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus_12.data          455                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          455                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus_12.data          472                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          472                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus_12.data    188184000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    188184000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus_12.data     49015498                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     49015498                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_12.data      6236000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      6236000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus_12.data    237199498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    237199498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus_12.data    243435498                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    243435498                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_12.data      2840500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      2840500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus_12.data      2840500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      2840500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus_12.data     0.037912                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.037912                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus_12.data     0.011609                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.011609                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_12.data     0.592593                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.592593                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus_12.data     0.028207                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.028207                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus_12.data     0.028321                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.028321                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.data  8412.337953                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  8412.337953                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_12.data 12238.576280                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 12238.576280                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_12.data 55678.571429                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 55678.571429                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus_12.data  8993.345896                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  8993.345896                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus_12.data  9190.753879                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  9190.753879                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_12.data 167088.235294                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 167088.235294                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_12.data  6018.008475                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total  6018.008475                       # average overall mshr uncacheable latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements           88                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse    14.996296                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs          137                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          103                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     1.330097                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus2.dtb.walker     4.009200                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus_12.dtb.walker    10.987096                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus2.dtb.walker     0.250575                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus_12.dtb.walker     0.686693                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.937268                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses          545                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses          545                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.ReadReq_hits::switch_cpus_12.dtb.walker          124                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total          124                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.demand_hits::switch_cpus_12.dtb.walker          124                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total          124                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::switch_cpus_12.dtb.walker          124                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total          124                       # number of overall hits
system.cpu2.dtb_walker_cache.ReadReq_misses::switch_cpus_12.dtb.walker           99                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total           99                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.demand_misses::switch_cpus_12.dtb.walker           99                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total           99                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::switch_cpus_12.dtb.walker           99                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total           99                       # number of overall misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_12.dtb.walker      1016000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      1016000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::switch_cpus_12.dtb.walker      1016000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      1016000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::switch_cpus_12.dtb.walker      1016000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      1016000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::switch_cpus_12.dtb.walker          223                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total          223                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.demand_accesses::switch_cpus_12.dtb.walker          223                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total          223                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::switch_cpus_12.dtb.walker          223                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total          223                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_12.dtb.walker     0.443946                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.443946                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::switch_cpus_12.dtb.walker     0.443946                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.443946                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::switch_cpus_12.dtb.walker     0.443946                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.443946                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_12.dtb.walker 10262.626263                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 10262.626263                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_12.dtb.walker 10262.626263                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 10262.626263                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_12.dtb.walker 10262.626263                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 10262.626263                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.writebacks::writebacks            9                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total            9                       # number of writebacks
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_12.dtb.walker           99                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total           99                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::switch_cpus_12.dtb.walker           99                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total           99                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::switch_cpus_12.dtb.walker           99                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total           99                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_12.dtb.walker       917000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total       917000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_12.dtb.walker       917000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total       917000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_12.dtb.walker       917000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total       917000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_12.dtb.walker     0.443946                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.443946                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_12.dtb.walker     0.443946                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.443946                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_12.dtb.walker     0.443946                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.443946                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.dtb.walker  9262.626263                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9262.626263                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_12.dtb.walker  9262.626263                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9262.626263                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_12.dtb.walker  9262.626263                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9262.626263                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements            12219                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2643222                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            12731                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           207.620925                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    26.514575                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus_12.inst   485.485425                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.051786                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus_12.inst     0.948214                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5237043                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5237043                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus_12.inst      2600193                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2600193                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus_12.inst      2600193                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2600193                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus_12.inst      2600193                       # number of overall hits
system.cpu2.icache.overall_hits::total        2600193                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus_12.inst        12219                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        12219                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus_12.inst        12219                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         12219                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus_12.inst        12219                       # number of overall misses
system.cpu2.icache.overall_misses::total        12219                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus_12.inst    171036000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    171036000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus_12.inst    171036000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    171036000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus_12.inst    171036000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    171036000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus_12.inst      2612412                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2612412                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus_12.inst      2612412                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2612412                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus_12.inst      2612412                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2612412                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus_12.inst     0.004677                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004677                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus_12.inst     0.004677                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004677                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus_12.inst     0.004677                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004677                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus_12.inst 13997.544807                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 13997.544807                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus_12.inst 13997.544807                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 13997.544807                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus_12.inst 13997.544807                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 13997.544807                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks        12219                       # number of writebacks
system.cpu2.icache.writebacks::total            12219                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus_12.inst        12219                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        12219                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus_12.inst        12219                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        12219                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus_12.inst        12219                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        12219                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus_12.inst    158817000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    158817000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus_12.inst    158817000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    158817000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus_12.inst    158817000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    158817000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus_12.inst     0.004677                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004677                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus_12.inst     0.004677                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004677                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus_12.inst     0.004677                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004677                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.inst 12997.544807                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 12997.544807                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus_12.inst 12997.544807                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 12997.544807                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus_12.inst 12997.544807                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 12997.544807                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements           24                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse     6.997450                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs           17                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs           31                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs     0.548387                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus2.itb.walker     3.002483                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus_12.itb.walker     3.994967                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus2.itb.walker     0.187655                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus_12.itb.walker     0.249685                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.437341                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1024            7                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses          111                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses          111                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.ReadReq_hits::switch_cpus_12.itb.walker            9                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total            9                       # number of ReadReq hits
system.cpu2.itb_walker_cache.demand_hits::switch_cpus_12.itb.walker            9                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total            9                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::switch_cpus_12.itb.walker            9                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total            9                       # number of overall hits
system.cpu2.itb_walker_cache.ReadReq_misses::switch_cpus_12.itb.walker           31                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu2.itb_walker_cache.demand_misses::switch_cpus_12.itb.walker           31                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total           31                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::switch_cpus_12.itb.walker           31                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total           31                       # number of overall misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::switch_cpus_12.itb.walker       204500                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total       204500                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::switch_cpus_12.itb.walker       204500                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total       204500                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::switch_cpus_12.itb.walker       204500                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total       204500                       # number of overall miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::switch_cpus_12.itb.walker           40                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total           40                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.demand_accesses::switch_cpus_12.itb.walker           40                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total           40                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::switch_cpus_12.itb.walker           40                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total           40                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::switch_cpus_12.itb.walker     0.775000                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.775000                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_miss_rate::switch_cpus_12.itb.walker     0.775000                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.775000                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::switch_cpus_12.itb.walker     0.775000                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.775000                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_12.itb.walker  6596.774194                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total  6596.774194                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::switch_cpus_12.itb.walker  6596.774194                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total  6596.774194                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::switch_cpus_12.itb.walker  6596.774194                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total  6596.774194                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_12.itb.walker           31                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::switch_cpus_12.itb.walker           31                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::switch_cpus_12.itb.walker           31                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_12.itb.walker       173500                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total       173500                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_12.itb.walker       173500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total       173500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_12.itb.walker       173500                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total       173500                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_12.itb.walker     0.775000                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.775000                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_12.itb.walker     0.775000                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.775000                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_12.itb.walker     0.775000                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.775000                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.itb.walker  5596.774194                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  5596.774194                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_12.itb.walker  5596.774194                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total  5596.774194                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_12.itb.walker  5596.774194                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total  5596.774194                       # average overall mshr miss latency
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.pwrStateResidencyTicks::OFF  6474666912500                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            16116                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          842.424755                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             834210                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            17031                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            48.981857                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   127.799545                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus_13.data   714.625210                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.124804                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus_13.data     0.697876                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.822680                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          915                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          900                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.893555                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          1887103                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         1887103                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus_13.data       565225                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         565225                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus_13.data       339039                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        339039                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus_13.data           75                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           75                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::switch_cpus_13.data       904264                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          904264                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus_13.data       904339                       # number of overall hits
system.cpu3.dcache.overall_hits::total         904339                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus_13.data        22905                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        22905                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus_13.data         4021                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4021                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus_13.data          130                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          130                       # number of SoftPFReq misses
system.cpu3.dcache.demand_misses::switch_cpus_13.data        26926                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         26926                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus_13.data        27056                       # number of overall misses
system.cpu3.dcache.overall_misses::total        27056                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus_13.data    230290000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    230290000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus_13.data     41400997                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     41400997                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus_13.data    271690997                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    271690997                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus_13.data    271690997                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    271690997                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus_13.data       588130                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       588130                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus_13.data       343060                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       343060                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus_13.data          205                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          205                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus_13.data       931190                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       931190                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus_13.data       931395                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       931395                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus_13.data     0.038945                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038945                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus_13.data     0.011721                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.011721                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus_13.data     0.634146                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.634146                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus_13.data     0.028916                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.028916                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus_13.data     0.029049                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.029049                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus_13.data 10054.136651                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 10054.136651                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus_13.data 10296.194230                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 10296.194230                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus_13.data 10090.284372                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 10090.284372                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus_13.data 10041.802077                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 10041.802077                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          998                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   110.888889                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks         5430                       # number of writebacks
system.cpu3.dcache.writebacks::total             5430                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus_13.data            5                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus_13.data            5                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus_13.data            5                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus_13.data        22900                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        22900                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus_13.data         4021                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         4021                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus_13.data          130                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          130                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus_13.data        26921                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        26921                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus_13.data        27051                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        27051                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus_13.data           16                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total           16                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus_13.data          453                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          453                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus_13.data          469                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          469                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus_13.data    207327000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    207327000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus_13.data     37379997                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     37379997                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_13.data      7557500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      7557500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus_13.data    244706997                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    244706997                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus_13.data    252264497                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    252264497                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_13.data      2708500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      2708500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus_13.data      2708500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      2708500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus_13.data     0.038937                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.038937                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus_13.data     0.011721                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.011721                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_13.data     0.634146                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.634146                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus_13.data     0.028910                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.028910                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus_13.data     0.029044                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.029044                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.data  9053.580786                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  9053.580786                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_13.data  9296.194230                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  9296.194230                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_13.data 58134.615385                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 58134.615385                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus_13.data  9089.818246                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  9089.818246                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus_13.data  9325.514657                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  9325.514657                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_13.data 169281.250000                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 169281.250000                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_13.data  5775.053305                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total  5775.053305                       # average overall mshr uncacheable latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements          100                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse    13.997640                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs          181                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs          114                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs     1.587719                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus3.dtb.walker     2.003249                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus_13.dtb.walker    11.994391                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus3.dtb.walker     0.125203                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus_13.dtb.walker     0.749649                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.874853                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses          560                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses          560                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.ReadReq_hits::switch_cpus_13.dtb.walker          112                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total          112                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.demand_hits::switch_cpus_13.dtb.walker          112                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total          112                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::switch_cpus_13.dtb.walker          112                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total          112                       # number of overall hits
system.cpu3.dtb_walker_cache.ReadReq_misses::switch_cpus_13.dtb.walker          112                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total          112                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.demand_misses::switch_cpus_13.dtb.walker          112                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total          112                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::switch_cpus_13.dtb.walker          112                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total          112                       # number of overall misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_13.dtb.walker      1729500                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total      1729500                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::switch_cpus_13.dtb.walker      1729500                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total      1729500                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::switch_cpus_13.dtb.walker      1729500                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total      1729500                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::switch_cpus_13.dtb.walker          224                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total          224                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.demand_accesses::switch_cpus_13.dtb.walker          224                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total          224                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::switch_cpus_13.dtb.walker          224                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total          224                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_13.dtb.walker     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::switch_cpus_13.dtb.walker     0.500000                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.500000                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::switch_cpus_13.dtb.walker     0.500000                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.500000                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_13.dtb.walker 15441.964286                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total 15441.964286                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_13.dtb.walker 15441.964286                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total 15441.964286                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_13.dtb.walker 15441.964286                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total 15441.964286                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.writebacks::writebacks           10                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total           10                       # number of writebacks
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_13.dtb.walker          112                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total          112                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::switch_cpus_13.dtb.walker          112                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total          112                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::switch_cpus_13.dtb.walker          112                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total          112                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_13.dtb.walker      1617500                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total      1617500                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_13.dtb.walker      1617500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total      1617500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_13.dtb.walker      1617500                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total      1617500                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_13.dtb.walker     0.500000                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_13.dtb.walker     0.500000                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.500000                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_13.dtb.walker     0.500000                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.500000                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.dtb.walker 14441.964286                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 14441.964286                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_13.dtb.walker 14441.964286                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total 14441.964286                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_13.dtb.walker 14441.964286                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total 14441.964286                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements            11920                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2630596                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            12432                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           211.598777                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst    13.293003                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus_13.inst   498.706997                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.025963                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus_13.inst     0.974037                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5199088                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5199088                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus_13.inst      2581664                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2581664                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus_13.inst      2581664                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2581664                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus_13.inst      2581664                       # number of overall hits
system.cpu3.icache.overall_hits::total        2581664                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus_13.inst        11920                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        11920                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus_13.inst        11920                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         11920                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus_13.inst        11920                       # number of overall misses
system.cpu3.icache.overall_misses::total        11920                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus_13.inst    168200500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    168200500                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus_13.inst    168200500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    168200500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus_13.inst    168200500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    168200500                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus_13.inst      2593584                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2593584                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus_13.inst      2593584                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2593584                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus_13.inst      2593584                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2593584                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus_13.inst     0.004596                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004596                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus_13.inst     0.004596                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004596                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus_13.inst     0.004596                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004596                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus_13.inst 14110.780201                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 14110.780201                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus_13.inst 14110.780201                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 14110.780201                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus_13.inst 14110.780201                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 14110.780201                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks        11920                       # number of writebacks
system.cpu3.icache.writebacks::total            11920                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus_13.inst        11920                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        11920                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus_13.inst        11920                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        11920                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus_13.inst        11920                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        11920                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus_13.inst    156280500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    156280500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus_13.inst    156280500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    156280500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus_13.inst    156280500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    156280500                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus_13.inst     0.004596                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004596                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus_13.inst     0.004596                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004596                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus_13.inst     0.004596                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004596                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.inst 13110.780201                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13110.780201                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus_13.inst 13110.780201                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13110.780201                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus_13.inst 13110.780201                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13110.780201                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements           15                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse     6.996133                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs           16                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs           22                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs     0.727273                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus3.itb.walker            3                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus_13.itb.walker     3.996133                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus3.itb.walker     0.187500                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus_13.itb.walker     0.249758                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.437258                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1024            7                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses           80                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses           80                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.ReadReq_hits::switch_cpus_13.itb.walker            7                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total            7                       # number of ReadReq hits
system.cpu3.itb_walker_cache.demand_hits::switch_cpus_13.itb.walker            7                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total            7                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::switch_cpus_13.itb.walker            7                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total            7                       # number of overall hits
system.cpu3.itb_walker_cache.ReadReq_misses::switch_cpus_13.itb.walker           22                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu3.itb_walker_cache.demand_misses::switch_cpus_13.itb.walker           22                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total           22                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::switch_cpus_13.itb.walker           22                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total           22                       # number of overall misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::switch_cpus_13.itb.walker       148500                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total       148500                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::switch_cpus_13.itb.walker       148500                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total       148500                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::switch_cpus_13.itb.walker       148500                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total       148500                       # number of overall miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::switch_cpus_13.itb.walker           29                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total           29                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.demand_accesses::switch_cpus_13.itb.walker           29                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total           29                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::switch_cpus_13.itb.walker           29                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total           29                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::switch_cpus_13.itb.walker     0.758621                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.758621                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_miss_rate::switch_cpus_13.itb.walker     0.758621                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.758621                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::switch_cpus_13.itb.walker     0.758621                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.758621                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_13.itb.walker         6750                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total         6750                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::switch_cpus_13.itb.walker         6750                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total         6750                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::switch_cpus_13.itb.walker         6750                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total         6750                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_13.itb.walker           22                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total           22                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::switch_cpus_13.itb.walker           22                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total           22                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::switch_cpus_13.itb.walker           22                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total           22                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_13.itb.walker       126500                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total       126500                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_13.itb.walker       126500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total       126500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_13.itb.walker       126500                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total       126500                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_13.itb.walker     0.758621                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.758621                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_13.itb.walker     0.758621                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.758621                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_13.itb.walker     0.758621                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.758621                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.itb.walker         5750                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total         5750                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_13.itb.walker         5750                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total         5750                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_13.itb.walker         5750                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total         5750                       # average overall mshr miss latency
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu4.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu4.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu4.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu4.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu4.interrupts.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu4.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu4.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu4.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu4.pwrStateResidencyTicks::OFF  6474666912500                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_vec_insts                           0                       # number of vector instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu4.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           1                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu4.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.replacements            15538                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          753.898429                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             851362                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            16396                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            51.924982                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   224.246289                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus_14.data   529.652140                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.218991                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus_14.data     0.517238                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.736229                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          858                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          845                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          1886682                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         1886682                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.ReadReq_hits::switch_cpus_14.data       566319                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         566319                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus_14.data       338666                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        338666                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::switch_cpus_14.data           62                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total           62                       # number of SoftPFReq hits
system.cpu4.dcache.demand_hits::switch_cpus_14.data       904985                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          904985                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus_14.data       905047                       # number of overall hits
system.cpu4.dcache.overall_hits::total         905047                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus_14.data        22560                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        22560                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus_14.data         3823                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         3823                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::switch_cpus_14.data           66                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total           66                       # number of SoftPFReq misses
system.cpu4.dcache.demand_misses::switch_cpus_14.data        26383                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         26383                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus_14.data        26449                       # number of overall misses
system.cpu4.dcache.overall_misses::total        26449                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus_14.data    225398000                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    225398000                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus_14.data     37886000                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     37886000                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus_14.data    263284000                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    263284000                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus_14.data    263284000                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    263284000                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus_14.data       588879                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       588879                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus_14.data       342489                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       342489                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::switch_cpus_14.data          128                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          128                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus_14.data       931368                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       931368                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus_14.data       931496                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       931496                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus_14.data     0.038310                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.038310                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus_14.data     0.011162                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.011162                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::switch_cpus_14.data     0.515625                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.515625                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus_14.data     0.028327                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.028327                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus_14.data     0.028394                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.028394                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus_14.data  9991.046099                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total  9991.046099                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus_14.data  9910.018310                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total  9910.018310                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus_14.data  9979.304855                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total  9979.304855                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus_14.data  9954.402813                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total  9954.402813                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::writebacks         5241                       # number of writebacks
system.cpu4.dcache.writebacks::total             5241                       # number of writebacks
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus_14.data            2                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus_14.data            2                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus_14.data            2                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus_14.data        22560                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        22560                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus_14.data         3821                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         3821                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::switch_cpus_14.data           66                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total           66                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus_14.data        26381                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        26381                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus_14.data        26447                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        26447                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_uncacheable::switch_cpus_14.data           28                       # number of ReadReq MSHR uncacheable
system.cpu4.dcache.ReadReq_mshr_uncacheable::total           28                       # number of ReadReq MSHR uncacheable
system.cpu4.dcache.WriteReq_mshr_uncacheable::switch_cpus_14.data          482                       # number of WriteReq MSHR uncacheable
system.cpu4.dcache.WriteReq_mshr_uncacheable::total          482                       # number of WriteReq MSHR uncacheable
system.cpu4.dcache.overall_mshr_uncacheable_misses::switch_cpus_14.data          510                       # number of overall MSHR uncacheable misses
system.cpu4.dcache.overall_mshr_uncacheable_misses::total          510                       # number of overall MSHR uncacheable misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus_14.data    202838000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    202838000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus_14.data     34014000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     34014000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_14.data      1224500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      1224500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus_14.data    236852000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    236852000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus_14.data    238076500                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    238076500                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_14.data      4742500                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total      4742500                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::switch_cpus_14.data      4742500                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      4742500                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus_14.data     0.038310                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.038310                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus_14.data     0.011157                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.011157                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_14.data     0.515625                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.515625                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus_14.data     0.028325                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.028325                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus_14.data     0.028392                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.028392                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.data  8991.046099                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total  8991.046099                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_14.data  8901.858152                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total  8901.858152                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_14.data 18553.030303                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 18553.030303                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus_14.data  8978.128198                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total  8978.128198                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus_14.data  9002.022914                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total  9002.022914                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_14.data       169375                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169375                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_14.data  9299.019608                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total  9299.019608                       # average overall mshr uncacheable latency
system.cpu4.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb_walker_cache.tags.replacements           90                       # number of replacements
system.cpu4.dtb_walker_cache.tags.tagsinuse    12.998527                       # Cycle average of tags in use
system.cpu4.dtb_walker_cache.tags.total_refs          122                       # Total number of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.sampled_refs          103                       # Sample count of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.avg_refs     1.184466                       # Average number of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu4.dtb_walker_cache.tags.occ_blocks::switch_cpus4.dtb.walker     3.010359                       # Average occupied blocks per requestor
system.cpu4.dtb_walker_cache.tags.occ_blocks::switch_cpus_14.dtb.walker     9.988168                       # Average occupied blocks per requestor
system.cpu4.dtb_walker_cache.tags.occ_percent::switch_cpus4.dtb.walker     0.188147                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_percent::switch_cpus_14.dtb.walker     0.624261                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_percent::total     0.812408                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.cpu4.dtb_walker_cache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu4.dtb_walker_cache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu4.dtb_walker_cache.tags.tag_accesses          519                       # Number of tag accesses
system.cpu4.dtb_walker_cache.tags.data_accesses          519                       # Number of data accesses
system.cpu4.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb_walker_cache.ReadReq_hits::switch_cpus_14.dtb.walker          111                       # number of ReadReq hits
system.cpu4.dtb_walker_cache.ReadReq_hits::total          111                       # number of ReadReq hits
system.cpu4.dtb_walker_cache.demand_hits::switch_cpus_14.dtb.walker          111                       # number of demand (read+write) hits
system.cpu4.dtb_walker_cache.demand_hits::total          111                       # number of demand (read+write) hits
system.cpu4.dtb_walker_cache.overall_hits::switch_cpus_14.dtb.walker          111                       # number of overall hits
system.cpu4.dtb_walker_cache.overall_hits::total          111                       # number of overall hits
system.cpu4.dtb_walker_cache.ReadReq_misses::switch_cpus_14.dtb.walker           99                       # number of ReadReq misses
system.cpu4.dtb_walker_cache.ReadReq_misses::total           99                       # number of ReadReq misses
system.cpu4.dtb_walker_cache.demand_misses::switch_cpus_14.dtb.walker           99                       # number of demand (read+write) misses
system.cpu4.dtb_walker_cache.demand_misses::total           99                       # number of demand (read+write) misses
system.cpu4.dtb_walker_cache.overall_misses::switch_cpus_14.dtb.walker           99                       # number of overall misses
system.cpu4.dtb_walker_cache.overall_misses::total           99                       # number of overall misses
system.cpu4.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_14.dtb.walker      1003000                       # number of ReadReq miss cycles
system.cpu4.dtb_walker_cache.ReadReq_miss_latency::total      1003000                       # number of ReadReq miss cycles
system.cpu4.dtb_walker_cache.demand_miss_latency::switch_cpus_14.dtb.walker      1003000                       # number of demand (read+write) miss cycles
system.cpu4.dtb_walker_cache.demand_miss_latency::total      1003000                       # number of demand (read+write) miss cycles
system.cpu4.dtb_walker_cache.overall_miss_latency::switch_cpus_14.dtb.walker      1003000                       # number of overall miss cycles
system.cpu4.dtb_walker_cache.overall_miss_latency::total      1003000                       # number of overall miss cycles
system.cpu4.dtb_walker_cache.ReadReq_accesses::switch_cpus_14.dtb.walker          210                       # number of ReadReq accesses(hits+misses)
system.cpu4.dtb_walker_cache.ReadReq_accesses::total          210                       # number of ReadReq accesses(hits+misses)
system.cpu4.dtb_walker_cache.demand_accesses::switch_cpus_14.dtb.walker          210                       # number of demand (read+write) accesses
system.cpu4.dtb_walker_cache.demand_accesses::total          210                       # number of demand (read+write) accesses
system.cpu4.dtb_walker_cache.overall_accesses::switch_cpus_14.dtb.walker          210                       # number of overall (read+write) accesses
system.cpu4.dtb_walker_cache.overall_accesses::total          210                       # number of overall (read+write) accesses
system.cpu4.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_14.dtb.walker     0.471429                       # miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.ReadReq_miss_rate::total     0.471429                       # miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.demand_miss_rate::switch_cpus_14.dtb.walker     0.471429                       # miss rate for demand accesses
system.cpu4.dtb_walker_cache.demand_miss_rate::total     0.471429                       # miss rate for demand accesses
system.cpu4.dtb_walker_cache.overall_miss_rate::switch_cpus_14.dtb.walker     0.471429                       # miss rate for overall accesses
system.cpu4.dtb_walker_cache.overall_miss_rate::total     0.471429                       # miss rate for overall accesses
system.cpu4.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_14.dtb.walker 10131.313131                       # average ReadReq miss latency
system.cpu4.dtb_walker_cache.ReadReq_avg_miss_latency::total 10131.313131                       # average ReadReq miss latency
system.cpu4.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_14.dtb.walker 10131.313131                       # average overall miss latency
system.cpu4.dtb_walker_cache.demand_avg_miss_latency::total 10131.313131                       # average overall miss latency
system.cpu4.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_14.dtb.walker 10131.313131                       # average overall miss latency
system.cpu4.dtb_walker_cache.overall_avg_miss_latency::total 10131.313131                       # average overall miss latency
system.cpu4.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dtb_walker_cache.writebacks::writebacks           10                       # number of writebacks
system.cpu4.dtb_walker_cache.writebacks::total           10                       # number of writebacks
system.cpu4.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_14.dtb.walker           99                       # number of ReadReq MSHR misses
system.cpu4.dtb_walker_cache.ReadReq_mshr_misses::total           99                       # number of ReadReq MSHR misses
system.cpu4.dtb_walker_cache.demand_mshr_misses::switch_cpus_14.dtb.walker           99                       # number of demand (read+write) MSHR misses
system.cpu4.dtb_walker_cache.demand_mshr_misses::total           99                       # number of demand (read+write) MSHR misses
system.cpu4.dtb_walker_cache.overall_mshr_misses::switch_cpus_14.dtb.walker           99                       # number of overall MSHR misses
system.cpu4.dtb_walker_cache.overall_mshr_misses::total           99                       # number of overall MSHR misses
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_14.dtb.walker       904000                       # number of ReadReq MSHR miss cycles
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_latency::total       904000                       # number of ReadReq MSHR miss cycles
system.cpu4.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_14.dtb.walker       904000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dtb_walker_cache.demand_mshr_miss_latency::total       904000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_14.dtb.walker       904000                       # number of overall MSHR miss cycles
system.cpu4.dtb_walker_cache.overall_mshr_miss_latency::total       904000                       # number of overall MSHR miss cycles
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_14.dtb.walker     0.471429                       # mshr miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.471429                       # mshr miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_14.dtb.walker     0.471429                       # mshr miss rate for demand accesses
system.cpu4.dtb_walker_cache.demand_mshr_miss_rate::total     0.471429                       # mshr miss rate for demand accesses
system.cpu4.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_14.dtb.walker     0.471429                       # mshr miss rate for overall accesses
system.cpu4.dtb_walker_cache.overall_mshr_miss_rate::total     0.471429                       # mshr miss rate for overall accesses
system.cpu4.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.dtb.walker  9131.313131                       # average ReadReq mshr miss latency
system.cpu4.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9131.313131                       # average ReadReq mshr miss latency
system.cpu4.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_14.dtb.walker  9131.313131                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9131.313131                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_14.dtb.walker  9131.313131                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9131.313131                       # average overall mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.replacements            13140                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            2617238                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            13652                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           191.710958                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst    12.908927                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus_14.inst   499.091073                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.025213                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus_14.inst     0.974787                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          5206754                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         5206754                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.ReadReq_hits::switch_cpus_14.inst      2583667                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        2583667                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus_14.inst      2583667                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         2583667                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus_14.inst      2583667                       # number of overall hits
system.cpu4.icache.overall_hits::total        2583667                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus_14.inst        13140                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        13140                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus_14.inst        13140                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         13140                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus_14.inst        13140                       # number of overall misses
system.cpu4.icache.overall_misses::total        13140                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus_14.inst    183893000                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    183893000                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus_14.inst    183893000                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    183893000                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus_14.inst    183893000                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    183893000                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus_14.inst      2596807                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      2596807                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus_14.inst      2596807                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      2596807                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus_14.inst      2596807                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      2596807                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus_14.inst     0.005060                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.005060                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus_14.inst     0.005060                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.005060                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus_14.inst     0.005060                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.005060                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus_14.inst 13994.901065                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 13994.901065                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus_14.inst 13994.901065                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 13994.901065                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus_14.inst 13994.901065                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 13994.901065                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::writebacks        13140                       # number of writebacks
system.cpu4.icache.writebacks::total            13140                       # number of writebacks
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus_14.inst        13140                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total        13140                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus_14.inst        13140                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total        13140                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus_14.inst        13140                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total        13140                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus_14.inst    170753000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    170753000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus_14.inst    170753000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    170753000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus_14.inst    170753000                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    170753000                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus_14.inst     0.005060                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.005060                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus_14.inst     0.005060                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.005060                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus_14.inst     0.005060                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.005060                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.inst 12994.901065                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 12994.901065                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus_14.inst 12994.901065                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 12994.901065                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus_14.inst 12994.901065                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 12994.901065                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb_walker_cache.tags.replacements           11                       # number of replacements
system.cpu4.itb_walker_cache.tags.tagsinuse     6.992586                       # Cycle average of tags in use
system.cpu4.itb_walker_cache.tags.total_refs           16                       # Total number of references to valid blocks.
system.cpu4.itb_walker_cache.tags.sampled_refs           18                       # Sample count of references to valid blocks.
system.cpu4.itb_walker_cache.tags.avg_refs     0.888889                       # Average number of references to valid blocks.
system.cpu4.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu4.itb_walker_cache.tags.occ_blocks::switch_cpus4.itb.walker            2                       # Average occupied blocks per requestor
system.cpu4.itb_walker_cache.tags.occ_blocks::switch_cpus_14.itb.walker     4.992586                       # Average occupied blocks per requestor
system.cpu4.itb_walker_cache.tags.occ_percent::switch_cpus4.itb.walker     0.125000                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_percent::switch_cpus_14.itb.walker     0.312037                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_percent::total     0.437037                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_task_id_blocks::1024            7                       # Occupied blocks per task id
system.cpu4.itb_walker_cache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu4.itb_walker_cache.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.cpu4.itb_walker_cache.tags.tag_accesses           68                       # Number of tag accesses
system.cpu4.itb_walker_cache.tags.data_accesses           68                       # Number of data accesses
system.cpu4.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb_walker_cache.ReadReq_hits::switch_cpus_14.itb.walker            7                       # number of ReadReq hits
system.cpu4.itb_walker_cache.ReadReq_hits::total            7                       # number of ReadReq hits
system.cpu4.itb_walker_cache.demand_hits::switch_cpus_14.itb.walker            7                       # number of demand (read+write) hits
system.cpu4.itb_walker_cache.demand_hits::total            7                       # number of demand (read+write) hits
system.cpu4.itb_walker_cache.overall_hits::switch_cpus_14.itb.walker            7                       # number of overall hits
system.cpu4.itb_walker_cache.overall_hits::total            7                       # number of overall hits
system.cpu4.itb_walker_cache.ReadReq_misses::switch_cpus_14.itb.walker           18                       # number of ReadReq misses
system.cpu4.itb_walker_cache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu4.itb_walker_cache.demand_misses::switch_cpus_14.itb.walker           18                       # number of demand (read+write) misses
system.cpu4.itb_walker_cache.demand_misses::total           18                       # number of demand (read+write) misses
system.cpu4.itb_walker_cache.overall_misses::switch_cpus_14.itb.walker           18                       # number of overall misses
system.cpu4.itb_walker_cache.overall_misses::total           18                       # number of overall misses
system.cpu4.itb_walker_cache.ReadReq_miss_latency::switch_cpus_14.itb.walker       132500                       # number of ReadReq miss cycles
system.cpu4.itb_walker_cache.ReadReq_miss_latency::total       132500                       # number of ReadReq miss cycles
system.cpu4.itb_walker_cache.demand_miss_latency::switch_cpus_14.itb.walker       132500                       # number of demand (read+write) miss cycles
system.cpu4.itb_walker_cache.demand_miss_latency::total       132500                       # number of demand (read+write) miss cycles
system.cpu4.itb_walker_cache.overall_miss_latency::switch_cpus_14.itb.walker       132500                       # number of overall miss cycles
system.cpu4.itb_walker_cache.overall_miss_latency::total       132500                       # number of overall miss cycles
system.cpu4.itb_walker_cache.ReadReq_accesses::switch_cpus_14.itb.walker           25                       # number of ReadReq accesses(hits+misses)
system.cpu4.itb_walker_cache.ReadReq_accesses::total           25                       # number of ReadReq accesses(hits+misses)
system.cpu4.itb_walker_cache.demand_accesses::switch_cpus_14.itb.walker           25                       # number of demand (read+write) accesses
system.cpu4.itb_walker_cache.demand_accesses::total           25                       # number of demand (read+write) accesses
system.cpu4.itb_walker_cache.overall_accesses::switch_cpus_14.itb.walker           25                       # number of overall (read+write) accesses
system.cpu4.itb_walker_cache.overall_accesses::total           25                       # number of overall (read+write) accesses
system.cpu4.itb_walker_cache.ReadReq_miss_rate::switch_cpus_14.itb.walker     0.720000                       # miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.ReadReq_miss_rate::total     0.720000                       # miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.demand_miss_rate::switch_cpus_14.itb.walker     0.720000                       # miss rate for demand accesses
system.cpu4.itb_walker_cache.demand_miss_rate::total     0.720000                       # miss rate for demand accesses
system.cpu4.itb_walker_cache.overall_miss_rate::switch_cpus_14.itb.walker     0.720000                       # miss rate for overall accesses
system.cpu4.itb_walker_cache.overall_miss_rate::total     0.720000                       # miss rate for overall accesses
system.cpu4.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_14.itb.walker  7361.111111                       # average ReadReq miss latency
system.cpu4.itb_walker_cache.ReadReq_avg_miss_latency::total  7361.111111                       # average ReadReq miss latency
system.cpu4.itb_walker_cache.demand_avg_miss_latency::switch_cpus_14.itb.walker  7361.111111                       # average overall miss latency
system.cpu4.itb_walker_cache.demand_avg_miss_latency::total  7361.111111                       # average overall miss latency
system.cpu4.itb_walker_cache.overall_avg_miss_latency::switch_cpus_14.itb.walker  7361.111111                       # average overall miss latency
system.cpu4.itb_walker_cache.overall_avg_miss_latency::total  7361.111111                       # average overall miss latency
system.cpu4.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_14.itb.walker           18                       # number of ReadReq MSHR misses
system.cpu4.itb_walker_cache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu4.itb_walker_cache.demand_mshr_misses::switch_cpus_14.itb.walker           18                       # number of demand (read+write) MSHR misses
system.cpu4.itb_walker_cache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu4.itb_walker_cache.overall_mshr_misses::switch_cpus_14.itb.walker           18                       # number of overall MSHR misses
system.cpu4.itb_walker_cache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_14.itb.walker       114500                       # number of ReadReq MSHR miss cycles
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_latency::total       114500                       # number of ReadReq MSHR miss cycles
system.cpu4.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_14.itb.walker       114500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.itb_walker_cache.demand_mshr_miss_latency::total       114500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_14.itb.walker       114500                       # number of overall MSHR miss cycles
system.cpu4.itb_walker_cache.overall_mshr_miss_latency::total       114500                       # number of overall MSHR miss cycles
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_14.itb.walker     0.720000                       # mshr miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.720000                       # mshr miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_14.itb.walker     0.720000                       # mshr miss rate for demand accesses
system.cpu4.itb_walker_cache.demand_mshr_miss_rate::total     0.720000                       # mshr miss rate for demand accesses
system.cpu4.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_14.itb.walker     0.720000                       # mshr miss rate for overall accesses
system.cpu4.itb_walker_cache.overall_mshr_miss_rate::total     0.720000                       # mshr miss rate for overall accesses
system.cpu4.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.itb.walker  6361.111111                       # average ReadReq mshr miss latency
system.cpu4.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  6361.111111                       # average ReadReq mshr miss latency
system.cpu4.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_14.itb.walker  6361.111111                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.demand_avg_mshr_miss_latency::total  6361.111111                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_14.itb.walker  6361.111111                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.overall_avg_mshr_miss_latency::total  6361.111111                       # average overall mshr miss latency
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu5.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu5.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu5.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu5.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu5.interrupts.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu5.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu5.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu5.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu5.pwrStateResidencyTicks::OFF  6474666912500                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_vec_insts                           0                       # number of vector instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu5.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu5.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.replacements            13707                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          870.704200                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             816738                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            14636                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            55.803362                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   291.141486                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus_15.data   579.562715                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.284318                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus_15.data     0.565979                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.850297                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          929                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          905                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.907227                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          1723738                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         1723738                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.ReadReq_hits::switch_cpus_15.data       518962                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         518962                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus_15.data       308712                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        308712                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::switch_cpus_15.data           42                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total           42                       # number of SoftPFReq hits
system.cpu5.dcache.demand_hits::switch_cpus_15.data       827674                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          827674                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus_15.data       827716                       # number of overall hits
system.cpu5.dcache.overall_hits::total         827716                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus_15.data        19971                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        19971                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus_15.data         3603                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         3603                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::switch_cpus_15.data           71                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           71                       # number of SoftPFReq misses
system.cpu5.dcache.demand_misses::switch_cpus_15.data        23574                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         23574                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus_15.data        23645                       # number of overall misses
system.cpu5.dcache.overall_misses::total        23645                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus_15.data    207523000                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    207523000                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus_15.data     37887500                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     37887500                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus_15.data    245410500                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    245410500                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus_15.data    245410500                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    245410500                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus_15.data       538933                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       538933                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus_15.data       312315                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       312315                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::switch_cpus_15.data          113                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          113                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus_15.data       851248                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       851248                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus_15.data       851361                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       851361                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus_15.data     0.037057                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.037057                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus_15.data     0.011536                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.011536                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::switch_cpus_15.data     0.628319                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.628319                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus_15.data     0.027693                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.027693                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus_15.data     0.027773                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.027773                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus_15.data 10391.217265                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 10391.217265                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus_15.data 10515.542603                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 10515.542603                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus_15.data 10410.218885                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 10410.218885                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus_15.data 10378.959611                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 10378.959611                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::writebacks         4855                       # number of writebacks
system.cpu5.dcache.writebacks::total             4855                       # number of writebacks
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus_15.data            1                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus_15.data            1                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus_15.data            1                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus_15.data        19971                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        19971                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus_15.data         3602                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         3602                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::switch_cpus_15.data           71                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           71                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus_15.data        23573                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        23573                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus_15.data        23644                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        23644                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_uncacheable::switch_cpus_15.data           21                       # number of ReadReq MSHR uncacheable
system.cpu5.dcache.ReadReq_mshr_uncacheable::total           21                       # number of ReadReq MSHR uncacheable
system.cpu5.dcache.WriteReq_mshr_uncacheable::switch_cpus_15.data          458                       # number of WriteReq MSHR uncacheable
system.cpu5.dcache.WriteReq_mshr_uncacheable::total          458                       # number of WriteReq MSHR uncacheable
system.cpu5.dcache.overall_mshr_uncacheable_misses::switch_cpus_15.data          479                       # number of overall MSHR uncacheable misses
system.cpu5.dcache.overall_mshr_uncacheable_misses::total          479                       # number of overall MSHR uncacheable misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus_15.data    187552000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    187552000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus_15.data     34242500                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     34242500                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_15.data      1689500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      1689500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus_15.data    221794500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    221794500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus_15.data    223484000                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    223484000                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_15.data      3516000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      3516000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::switch_cpus_15.data      3516000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      3516000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus_15.data     0.037057                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.037057                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus_15.data     0.011533                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.011533                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_15.data     0.628319                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.628319                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus_15.data     0.027692                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.027692                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus_15.data     0.027772                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.027772                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.data  9391.217265                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total  9391.217265                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_15.data  9506.524153                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total  9506.524153                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_15.data 23795.774648                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 23795.774648                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus_15.data  9408.836381                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total  9408.836381                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus_15.data  9452.038572                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total  9452.038572                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_15.data 167428.571429                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total 167428.571429                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_15.data  7340.292276                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total  7340.292276                       # average overall mshr uncacheable latency
system.cpu5.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb_walker_cache.tags.replacements           85                       # number of replacements
system.cpu5.dtb_walker_cache.tags.tagsinuse    12.998324                       # Cycle average of tags in use
system.cpu5.dtb_walker_cache.tags.total_refs          142                       # Total number of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.sampled_refs           98                       # Sample count of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.avg_refs     1.448980                       # Average number of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu5.dtb_walker_cache.tags.occ_blocks::switch_cpus5.dtb.walker     4.009944                       # Average occupied blocks per requestor
system.cpu5.dtb_walker_cache.tags.occ_blocks::switch_cpus_15.dtb.walker     8.988380                       # Average occupied blocks per requestor
system.cpu5.dtb_walker_cache.tags.occ_percent::switch_cpus5.dtb.walker     0.250622                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_percent::switch_cpus_15.dtb.walker     0.561774                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_percent::total     0.812395                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.cpu5.dtb_walker_cache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu5.dtb_walker_cache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu5.dtb_walker_cache.tags.tag_accesses          512                       # Number of tag accesses
system.cpu5.dtb_walker_cache.tags.data_accesses          512                       # Number of data accesses
system.cpu5.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb_walker_cache.ReadReq_hits::switch_cpus_15.dtb.walker          118                       # number of ReadReq hits
system.cpu5.dtb_walker_cache.ReadReq_hits::total          118                       # number of ReadReq hits
system.cpu5.dtb_walker_cache.demand_hits::switch_cpus_15.dtb.walker          118                       # number of demand (read+write) hits
system.cpu5.dtb_walker_cache.demand_hits::total          118                       # number of demand (read+write) hits
system.cpu5.dtb_walker_cache.overall_hits::switch_cpus_15.dtb.walker          118                       # number of overall hits
system.cpu5.dtb_walker_cache.overall_hits::total          118                       # number of overall hits
system.cpu5.dtb_walker_cache.ReadReq_misses::switch_cpus_15.dtb.walker           92                       # number of ReadReq misses
system.cpu5.dtb_walker_cache.ReadReq_misses::total           92                       # number of ReadReq misses
system.cpu5.dtb_walker_cache.demand_misses::switch_cpus_15.dtb.walker           92                       # number of demand (read+write) misses
system.cpu5.dtb_walker_cache.demand_misses::total           92                       # number of demand (read+write) misses
system.cpu5.dtb_walker_cache.overall_misses::switch_cpus_15.dtb.walker           92                       # number of overall misses
system.cpu5.dtb_walker_cache.overall_misses::total           92                       # number of overall misses
system.cpu5.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_15.dtb.walker       914000                       # number of ReadReq miss cycles
system.cpu5.dtb_walker_cache.ReadReq_miss_latency::total       914000                       # number of ReadReq miss cycles
system.cpu5.dtb_walker_cache.demand_miss_latency::switch_cpus_15.dtb.walker       914000                       # number of demand (read+write) miss cycles
system.cpu5.dtb_walker_cache.demand_miss_latency::total       914000                       # number of demand (read+write) miss cycles
system.cpu5.dtb_walker_cache.overall_miss_latency::switch_cpus_15.dtb.walker       914000                       # number of overall miss cycles
system.cpu5.dtb_walker_cache.overall_miss_latency::total       914000                       # number of overall miss cycles
system.cpu5.dtb_walker_cache.ReadReq_accesses::switch_cpus_15.dtb.walker          210                       # number of ReadReq accesses(hits+misses)
system.cpu5.dtb_walker_cache.ReadReq_accesses::total          210                       # number of ReadReq accesses(hits+misses)
system.cpu5.dtb_walker_cache.demand_accesses::switch_cpus_15.dtb.walker          210                       # number of demand (read+write) accesses
system.cpu5.dtb_walker_cache.demand_accesses::total          210                       # number of demand (read+write) accesses
system.cpu5.dtb_walker_cache.overall_accesses::switch_cpus_15.dtb.walker          210                       # number of overall (read+write) accesses
system.cpu5.dtb_walker_cache.overall_accesses::total          210                       # number of overall (read+write) accesses
system.cpu5.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_15.dtb.walker     0.438095                       # miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.ReadReq_miss_rate::total     0.438095                       # miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.demand_miss_rate::switch_cpus_15.dtb.walker     0.438095                       # miss rate for demand accesses
system.cpu5.dtb_walker_cache.demand_miss_rate::total     0.438095                       # miss rate for demand accesses
system.cpu5.dtb_walker_cache.overall_miss_rate::switch_cpus_15.dtb.walker     0.438095                       # miss rate for overall accesses
system.cpu5.dtb_walker_cache.overall_miss_rate::total     0.438095                       # miss rate for overall accesses
system.cpu5.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_15.dtb.walker  9934.782609                       # average ReadReq miss latency
system.cpu5.dtb_walker_cache.ReadReq_avg_miss_latency::total  9934.782609                       # average ReadReq miss latency
system.cpu5.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_15.dtb.walker  9934.782609                       # average overall miss latency
system.cpu5.dtb_walker_cache.demand_avg_miss_latency::total  9934.782609                       # average overall miss latency
system.cpu5.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_15.dtb.walker  9934.782609                       # average overall miss latency
system.cpu5.dtb_walker_cache.overall_avg_miss_latency::total  9934.782609                       # average overall miss latency
system.cpu5.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dtb_walker_cache.writebacks::writebacks           10                       # number of writebacks
system.cpu5.dtb_walker_cache.writebacks::total           10                       # number of writebacks
system.cpu5.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_15.dtb.walker           92                       # number of ReadReq MSHR misses
system.cpu5.dtb_walker_cache.ReadReq_mshr_misses::total           92                       # number of ReadReq MSHR misses
system.cpu5.dtb_walker_cache.demand_mshr_misses::switch_cpus_15.dtb.walker           92                       # number of demand (read+write) MSHR misses
system.cpu5.dtb_walker_cache.demand_mshr_misses::total           92                       # number of demand (read+write) MSHR misses
system.cpu5.dtb_walker_cache.overall_mshr_misses::switch_cpus_15.dtb.walker           92                       # number of overall MSHR misses
system.cpu5.dtb_walker_cache.overall_mshr_misses::total           92                       # number of overall MSHR misses
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_15.dtb.walker       822000                       # number of ReadReq MSHR miss cycles
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_latency::total       822000                       # number of ReadReq MSHR miss cycles
system.cpu5.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_15.dtb.walker       822000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dtb_walker_cache.demand_mshr_miss_latency::total       822000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_15.dtb.walker       822000                       # number of overall MSHR miss cycles
system.cpu5.dtb_walker_cache.overall_mshr_miss_latency::total       822000                       # number of overall MSHR miss cycles
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_15.dtb.walker     0.438095                       # mshr miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.438095                       # mshr miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_15.dtb.walker     0.438095                       # mshr miss rate for demand accesses
system.cpu5.dtb_walker_cache.demand_mshr_miss_rate::total     0.438095                       # mshr miss rate for demand accesses
system.cpu5.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_15.dtb.walker     0.438095                       # mshr miss rate for overall accesses
system.cpu5.dtb_walker_cache.overall_mshr_miss_rate::total     0.438095                       # mshr miss rate for overall accesses
system.cpu5.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  8934.782609                       # average ReadReq mshr miss latency
system.cpu5.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8934.782609                       # average ReadReq mshr miss latency
system.cpu5.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  8934.782609                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.demand_avg_mshr_miss_latency::total  8934.782609                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  8934.782609                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.overall_avg_mshr_miss_latency::total  8934.782609                       # average overall mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.replacements            11359                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            2355458                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            11871                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           198.421195                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst    18.337692                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus_15.inst   493.662308                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.035816                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus_15.inst     0.964184                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses          4701729                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses         4701729                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.ReadReq_hits::switch_cpus_15.inst      2333826                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        2333826                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus_15.inst      2333826                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         2333826                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus_15.inst      2333826                       # number of overall hits
system.cpu5.icache.overall_hits::total        2333826                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus_15.inst        11359                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        11359                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus_15.inst        11359                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         11359                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus_15.inst        11359                       # number of overall misses
system.cpu5.icache.overall_misses::total        11359                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus_15.inst    158264500                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    158264500                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus_15.inst    158264500                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    158264500                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus_15.inst    158264500                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    158264500                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus_15.inst      2345185                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      2345185                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus_15.inst      2345185                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      2345185                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus_15.inst      2345185                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      2345185                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus_15.inst     0.004844                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.004844                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus_15.inst     0.004844                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.004844                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus_15.inst     0.004844                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.004844                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus_15.inst 13932.960648                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 13932.960648                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus_15.inst 13932.960648                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 13932.960648                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus_15.inst 13932.960648                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 13932.960648                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::writebacks        11359                       # number of writebacks
system.cpu5.icache.writebacks::total            11359                       # number of writebacks
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus_15.inst        11359                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total        11359                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus_15.inst        11359                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total        11359                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus_15.inst        11359                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total        11359                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus_15.inst    146905500                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    146905500                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus_15.inst    146905500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    146905500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus_15.inst    146905500                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    146905500                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus_15.inst     0.004844                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.004844                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus_15.inst     0.004844                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.004844                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus_15.inst     0.004844                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.004844                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.inst 12932.960648                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 12932.960648                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus_15.inst 12932.960648                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 12932.960648                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus_15.inst 12932.960648                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 12932.960648                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb_walker_cache.tags.replacements           13                       # number of replacements
system.cpu5.itb_walker_cache.tags.tagsinuse     4.991935                       # Cycle average of tags in use
system.cpu5.itb_walker_cache.tags.total_refs            6                       # Total number of references to valid blocks.
system.cpu5.itb_walker_cache.tags.sampled_refs           18                       # Sample count of references to valid blocks.
system.cpu5.itb_walker_cache.tags.avg_refs     0.333333                       # Average number of references to valid blocks.
system.cpu5.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu5.itb_walker_cache.tags.occ_blocks::switch_cpus_15.itb.walker     4.991935                       # Average occupied blocks per requestor
system.cpu5.itb_walker_cache.tags.occ_percent::switch_cpus_15.itb.walker     0.311996                       # Average percentage of cache occupancy
system.cpu5.itb_walker_cache.tags.occ_percent::total     0.311996                       # Average percentage of cache occupancy
system.cpu5.itb_walker_cache.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.cpu5.itb_walker_cache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu5.itb_walker_cache.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.cpu5.itb_walker_cache.tags.tag_accesses           80                       # Number of tag accesses
system.cpu5.itb_walker_cache.tags.data_accesses           80                       # Number of data accesses
system.cpu5.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb_walker_cache.ReadReq_hits::switch_cpus_15.itb.walker            7                       # number of ReadReq hits
system.cpu5.itb_walker_cache.ReadReq_hits::total            7                       # number of ReadReq hits
system.cpu5.itb_walker_cache.demand_hits::switch_cpus_15.itb.walker            7                       # number of demand (read+write) hits
system.cpu5.itb_walker_cache.demand_hits::total            7                       # number of demand (read+write) hits
system.cpu5.itb_walker_cache.overall_hits::switch_cpus_15.itb.walker            7                       # number of overall hits
system.cpu5.itb_walker_cache.overall_hits::total            7                       # number of overall hits
system.cpu5.itb_walker_cache.ReadReq_misses::switch_cpus_15.itb.walker           22                       # number of ReadReq misses
system.cpu5.itb_walker_cache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu5.itb_walker_cache.demand_misses::switch_cpus_15.itb.walker           22                       # number of demand (read+write) misses
system.cpu5.itb_walker_cache.demand_misses::total           22                       # number of demand (read+write) misses
system.cpu5.itb_walker_cache.overall_misses::switch_cpus_15.itb.walker           22                       # number of overall misses
system.cpu5.itb_walker_cache.overall_misses::total           22                       # number of overall misses
system.cpu5.itb_walker_cache.ReadReq_miss_latency::switch_cpus_15.itb.walker       118500                       # number of ReadReq miss cycles
system.cpu5.itb_walker_cache.ReadReq_miss_latency::total       118500                       # number of ReadReq miss cycles
system.cpu5.itb_walker_cache.demand_miss_latency::switch_cpus_15.itb.walker       118500                       # number of demand (read+write) miss cycles
system.cpu5.itb_walker_cache.demand_miss_latency::total       118500                       # number of demand (read+write) miss cycles
system.cpu5.itb_walker_cache.overall_miss_latency::switch_cpus_15.itb.walker       118500                       # number of overall miss cycles
system.cpu5.itb_walker_cache.overall_miss_latency::total       118500                       # number of overall miss cycles
system.cpu5.itb_walker_cache.ReadReq_accesses::switch_cpus_15.itb.walker           29                       # number of ReadReq accesses(hits+misses)
system.cpu5.itb_walker_cache.ReadReq_accesses::total           29                       # number of ReadReq accesses(hits+misses)
system.cpu5.itb_walker_cache.demand_accesses::switch_cpus_15.itb.walker           29                       # number of demand (read+write) accesses
system.cpu5.itb_walker_cache.demand_accesses::total           29                       # number of demand (read+write) accesses
system.cpu5.itb_walker_cache.overall_accesses::switch_cpus_15.itb.walker           29                       # number of overall (read+write) accesses
system.cpu5.itb_walker_cache.overall_accesses::total           29                       # number of overall (read+write) accesses
system.cpu5.itb_walker_cache.ReadReq_miss_rate::switch_cpus_15.itb.walker     0.758621                       # miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.ReadReq_miss_rate::total     0.758621                       # miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.demand_miss_rate::switch_cpus_15.itb.walker     0.758621                       # miss rate for demand accesses
system.cpu5.itb_walker_cache.demand_miss_rate::total     0.758621                       # miss rate for demand accesses
system.cpu5.itb_walker_cache.overall_miss_rate::switch_cpus_15.itb.walker     0.758621                       # miss rate for overall accesses
system.cpu5.itb_walker_cache.overall_miss_rate::total     0.758621                       # miss rate for overall accesses
system.cpu5.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_15.itb.walker  5386.363636                       # average ReadReq miss latency
system.cpu5.itb_walker_cache.ReadReq_avg_miss_latency::total  5386.363636                       # average ReadReq miss latency
system.cpu5.itb_walker_cache.demand_avg_miss_latency::switch_cpus_15.itb.walker  5386.363636                       # average overall miss latency
system.cpu5.itb_walker_cache.demand_avg_miss_latency::total  5386.363636                       # average overall miss latency
system.cpu5.itb_walker_cache.overall_avg_miss_latency::switch_cpus_15.itb.walker  5386.363636                       # average overall miss latency
system.cpu5.itb_walker_cache.overall_avg_miss_latency::total  5386.363636                       # average overall miss latency
system.cpu5.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_15.itb.walker           22                       # number of ReadReq MSHR misses
system.cpu5.itb_walker_cache.ReadReq_mshr_misses::total           22                       # number of ReadReq MSHR misses
system.cpu5.itb_walker_cache.demand_mshr_misses::switch_cpus_15.itb.walker           22                       # number of demand (read+write) MSHR misses
system.cpu5.itb_walker_cache.demand_mshr_misses::total           22                       # number of demand (read+write) MSHR misses
system.cpu5.itb_walker_cache.overall_mshr_misses::switch_cpus_15.itb.walker           22                       # number of overall MSHR misses
system.cpu5.itb_walker_cache.overall_mshr_misses::total           22                       # number of overall MSHR misses
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_15.itb.walker        96500                       # number of ReadReq MSHR miss cycles
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_latency::total        96500                       # number of ReadReq MSHR miss cycles
system.cpu5.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_15.itb.walker        96500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.itb_walker_cache.demand_mshr_miss_latency::total        96500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_15.itb.walker        96500                       # number of overall MSHR miss cycles
system.cpu5.itb_walker_cache.overall_mshr_miss_latency::total        96500                       # number of overall MSHR miss cycles
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_15.itb.walker     0.758621                       # mshr miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.758621                       # mshr miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_15.itb.walker     0.758621                       # mshr miss rate for demand accesses
system.cpu5.itb_walker_cache.demand_mshr_miss_rate::total     0.758621                       # mshr miss rate for demand accesses
system.cpu5.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_15.itb.walker     0.758621                       # mshr miss rate for overall accesses
system.cpu5.itb_walker_cache.overall_mshr_miss_rate::total     0.758621                       # mshr miss rate for overall accesses
system.cpu5.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.itb.walker  4386.363636                       # average ReadReq mshr miss latency
system.cpu5.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  4386.363636                       # average ReadReq mshr miss latency
system.cpu5.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_15.itb.walker  4386.363636                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.demand_avg_mshr_miss_latency::total  4386.363636                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_15.itb.walker  4386.363636                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.overall_avg_mshr_miss_latency::total  4386.363636                       # average overall mshr miss latency
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu6.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu6.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu6.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu6.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu6.interrupts.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu6.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu6.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu6.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu6.pwrStateResidencyTicks::OFF  6474666912500                       # Cumulative time (in ticks) in various power states
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_vec_insts                           0                       # number of vector instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu6.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu6.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.replacements             1860                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          826.686686                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          333432728                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             2695                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs         123722.719109                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   303.330031                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus_16.data   523.356655                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.296221                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus_16.data     0.511090                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.807311                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          835                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          826                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.815430                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        666923005                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       666923005                       # Number of data accesses
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.ReadReq_hits::switch_cpus_16.data    333338811                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total      333338811                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus_16.data       111737                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        111737                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::switch_cpus_16.data           32                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total           32                       # number of SoftPFReq hits
system.cpu6.dcache.demand_hits::switch_cpus_16.data    333450548                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total       333450548                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus_16.data    333450580                       # number of overall hits
system.cpu6.dcache.overall_hits::total      333450580                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus_16.data         5788                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         5788                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus_16.data         2101                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         2101                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::switch_cpus_16.data           36                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total           36                       # number of SoftPFReq misses
system.cpu6.dcache.demand_misses::switch_cpus_16.data         7889                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          7889                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus_16.data         7925                       # number of overall misses
system.cpu6.dcache.overall_misses::total         7925                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus_16.data     76759500                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total     76759500                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus_16.data     18105500                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     18105500                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus_16.data     94865000                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total     94865000                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus_16.data     94865000                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total     94865000                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus_16.data    333344599                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total    333344599                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus_16.data       113838                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       113838                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::switch_cpus_16.data           68                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total           68                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus_16.data    333458437                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    333458437                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus_16.data    333458505                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    333458505                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus_16.data     0.000017                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus_16.data     0.018456                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.018456                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::switch_cpus_16.data     0.529412                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.529412                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus_16.data     0.000024                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.000024                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus_16.data     0.000024                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.000024                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus_16.data 13261.834831                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 13261.834831                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus_16.data  8617.563065                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total  8617.563065                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus_16.data 12024.971479                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 12024.971479                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus_16.data 11970.347003                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 11970.347003                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::writebacks         1445                       # number of writebacks
system.cpu6.dcache.writebacks::total             1445                       # number of writebacks
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus_16.data            1                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus_16.data            1                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus_16.data            1                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus_16.data         5788                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5788                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus_16.data         2100                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         2100                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::switch_cpus_16.data           36                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total           36                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus_16.data         7888                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         7888                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus_16.data         7924                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         7924                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_uncacheable::switch_cpus_16.data           21                       # number of ReadReq MSHR uncacheable
system.cpu6.dcache.ReadReq_mshr_uncacheable::total           21                       # number of ReadReq MSHR uncacheable
system.cpu6.dcache.WriteReq_mshr_uncacheable::switch_cpus_16.data          459                       # number of WriteReq MSHR uncacheable
system.cpu6.dcache.WriteReq_mshr_uncacheable::total          459                       # number of WriteReq MSHR uncacheable
system.cpu6.dcache.overall_mshr_uncacheable_misses::switch_cpus_16.data          480                       # number of overall MSHR uncacheable misses
system.cpu6.dcache.overall_mshr_uncacheable_misses::total          480                       # number of overall MSHR uncacheable misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus_16.data     70971500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     70971500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus_16.data     15961500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     15961500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_16.data       344000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total       344000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus_16.data     86933000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     86933000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus_16.data     87277000                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     87277000                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_16.data      3521000                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total      3521000                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::switch_cpus_16.data      3521000                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total      3521000                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus_16.data     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus_16.data     0.018447                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.018447                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_16.data     0.529412                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.529412                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus_16.data     0.000024                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus_16.data     0.000024                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.data 12261.834831                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 12261.834831                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_16.data  7600.714286                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total  7600.714286                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_16.data  9555.555556                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total  9555.555556                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus_16.data 11020.917850                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 11020.917850                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus_16.data 11014.260475                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 11014.260475                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_16.data 167666.666667                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total 167666.666667                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_16.data  7335.416667                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total  7335.416667                       # average overall mshr uncacheable latency
system.cpu6.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb_walker_cache.tags.replacements          104                       # number of replacements
system.cpu6.dtb_walker_cache.tags.tagsinuse    14.999467                       # Cycle average of tags in use
system.cpu6.dtb_walker_cache.tags.total_refs          221                       # Total number of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.sampled_refs          119                       # Sample count of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.avg_refs     1.857143                       # Average number of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu6.dtb_walker_cache.tags.occ_blocks::switch_cpus6.dtb.walker     1.009144                       # Average occupied blocks per requestor
system.cpu6.dtb_walker_cache.tags.occ_blocks::switch_cpus_16.dtb.walker    13.990323                       # Average occupied blocks per requestor
system.cpu6.dtb_walker_cache.tags.occ_percent::switch_cpus6.dtb.walker     0.063071                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_percent::switch_cpus_16.dtb.walker     0.874395                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_percent::total     0.937467                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu6.dtb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu6.dtb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu6.dtb_walker_cache.tags.tag_accesses          566                       # Number of tag accesses
system.cpu6.dtb_walker_cache.tags.data_accesses          566                       # Number of data accesses
system.cpu6.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb_walker_cache.ReadReq_hits::switch_cpus_16.dtb.walker          121                       # number of ReadReq hits
system.cpu6.dtb_walker_cache.ReadReq_hits::total          121                       # number of ReadReq hits
system.cpu6.dtb_walker_cache.demand_hits::switch_cpus_16.dtb.walker          121                       # number of demand (read+write) hits
system.cpu6.dtb_walker_cache.demand_hits::total          121                       # number of demand (read+write) hits
system.cpu6.dtb_walker_cache.overall_hits::switch_cpus_16.dtb.walker          121                       # number of overall hits
system.cpu6.dtb_walker_cache.overall_hits::total          121                       # number of overall hits
system.cpu6.dtb_walker_cache.ReadReq_misses::switch_cpus_16.dtb.walker          108                       # number of ReadReq misses
system.cpu6.dtb_walker_cache.ReadReq_misses::total          108                       # number of ReadReq misses
system.cpu6.dtb_walker_cache.demand_misses::switch_cpus_16.dtb.walker          108                       # number of demand (read+write) misses
system.cpu6.dtb_walker_cache.demand_misses::total          108                       # number of demand (read+write) misses
system.cpu6.dtb_walker_cache.overall_misses::switch_cpus_16.dtb.walker          108                       # number of overall misses
system.cpu6.dtb_walker_cache.overall_misses::total          108                       # number of overall misses
system.cpu6.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_16.dtb.walker      1121500                       # number of ReadReq miss cycles
system.cpu6.dtb_walker_cache.ReadReq_miss_latency::total      1121500                       # number of ReadReq miss cycles
system.cpu6.dtb_walker_cache.demand_miss_latency::switch_cpus_16.dtb.walker      1121500                       # number of demand (read+write) miss cycles
system.cpu6.dtb_walker_cache.demand_miss_latency::total      1121500                       # number of demand (read+write) miss cycles
system.cpu6.dtb_walker_cache.overall_miss_latency::switch_cpus_16.dtb.walker      1121500                       # number of overall miss cycles
system.cpu6.dtb_walker_cache.overall_miss_latency::total      1121500                       # number of overall miss cycles
system.cpu6.dtb_walker_cache.ReadReq_accesses::switch_cpus_16.dtb.walker          229                       # number of ReadReq accesses(hits+misses)
system.cpu6.dtb_walker_cache.ReadReq_accesses::total          229                       # number of ReadReq accesses(hits+misses)
system.cpu6.dtb_walker_cache.demand_accesses::switch_cpus_16.dtb.walker          229                       # number of demand (read+write) accesses
system.cpu6.dtb_walker_cache.demand_accesses::total          229                       # number of demand (read+write) accesses
system.cpu6.dtb_walker_cache.overall_accesses::switch_cpus_16.dtb.walker          229                       # number of overall (read+write) accesses
system.cpu6.dtb_walker_cache.overall_accesses::total          229                       # number of overall (read+write) accesses
system.cpu6.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_16.dtb.walker     0.471616                       # miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.ReadReq_miss_rate::total     0.471616                       # miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.demand_miss_rate::switch_cpus_16.dtb.walker     0.471616                       # miss rate for demand accesses
system.cpu6.dtb_walker_cache.demand_miss_rate::total     0.471616                       # miss rate for demand accesses
system.cpu6.dtb_walker_cache.overall_miss_rate::switch_cpus_16.dtb.walker     0.471616                       # miss rate for overall accesses
system.cpu6.dtb_walker_cache.overall_miss_rate::total     0.471616                       # miss rate for overall accesses
system.cpu6.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_16.dtb.walker 10384.259259                       # average ReadReq miss latency
system.cpu6.dtb_walker_cache.ReadReq_avg_miss_latency::total 10384.259259                       # average ReadReq miss latency
system.cpu6.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_16.dtb.walker 10384.259259                       # average overall miss latency
system.cpu6.dtb_walker_cache.demand_avg_miss_latency::total 10384.259259                       # average overall miss latency
system.cpu6.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_16.dtb.walker 10384.259259                       # average overall miss latency
system.cpu6.dtb_walker_cache.overall_avg_miss_latency::total 10384.259259                       # average overall miss latency
system.cpu6.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dtb_walker_cache.writebacks::writebacks           11                       # number of writebacks
system.cpu6.dtb_walker_cache.writebacks::total           11                       # number of writebacks
system.cpu6.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_16.dtb.walker          108                       # number of ReadReq MSHR misses
system.cpu6.dtb_walker_cache.ReadReq_mshr_misses::total          108                       # number of ReadReq MSHR misses
system.cpu6.dtb_walker_cache.demand_mshr_misses::switch_cpus_16.dtb.walker          108                       # number of demand (read+write) MSHR misses
system.cpu6.dtb_walker_cache.demand_mshr_misses::total          108                       # number of demand (read+write) MSHR misses
system.cpu6.dtb_walker_cache.overall_mshr_misses::switch_cpus_16.dtb.walker          108                       # number of overall MSHR misses
system.cpu6.dtb_walker_cache.overall_mshr_misses::total          108                       # number of overall MSHR misses
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_16.dtb.walker      1013500                       # number of ReadReq MSHR miss cycles
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_latency::total      1013500                       # number of ReadReq MSHR miss cycles
system.cpu6.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_16.dtb.walker      1013500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dtb_walker_cache.demand_mshr_miss_latency::total      1013500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_16.dtb.walker      1013500                       # number of overall MSHR miss cycles
system.cpu6.dtb_walker_cache.overall_mshr_miss_latency::total      1013500                       # number of overall MSHR miss cycles
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_16.dtb.walker     0.471616                       # mshr miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.471616                       # mshr miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_16.dtb.walker     0.471616                       # mshr miss rate for demand accesses
system.cpu6.dtb_walker_cache.demand_mshr_miss_rate::total     0.471616                       # mshr miss rate for demand accesses
system.cpu6.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_16.dtb.walker     0.471616                       # mshr miss rate for overall accesses
system.cpu6.dtb_walker_cache.overall_mshr_miss_rate::total     0.471616                       # mshr miss rate for overall accesses
system.cpu6.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.dtb.walker  9384.259259                       # average ReadReq mshr miss latency
system.cpu6.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9384.259259                       # average ReadReq mshr miss latency
system.cpu6.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_16.dtb.walker  9384.259259                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9384.259259                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_16.dtb.walker  9384.259259                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9384.259259                       # average overall mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.replacements             7315                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs         1333370306                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             7827                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         170355.219880                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst    15.146592                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus_16.inst   496.853408                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.029583                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus_16.inst     0.970417                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          506                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses       2666651983                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses      2666651983                       # Number of data accesses
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.ReadReq_hits::switch_cpus_16.inst   1333315019                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total     1333315019                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus_16.inst   1333315019                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total      1333315019                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus_16.inst   1333315019                       # number of overall hits
system.cpu6.icache.overall_hits::total     1333315019                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus_16.inst         7315                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         7315                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus_16.inst         7315                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          7315                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus_16.inst         7315                       # number of overall misses
system.cpu6.icache.overall_misses::total         7315                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus_16.inst    103641500                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total    103641500                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus_16.inst    103641500                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total    103641500                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus_16.inst    103641500                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total    103641500                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus_16.inst   1333322334                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total   1333322334                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus_16.inst   1333322334                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total   1333322334                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus_16.inst   1333322334                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total   1333322334                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus_16.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus_16.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus_16.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus_16.inst 14168.352700                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 14168.352700                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus_16.inst 14168.352700                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 14168.352700                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus_16.inst 14168.352700                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 14168.352700                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.writebacks::writebacks         7315                       # number of writebacks
system.cpu6.icache.writebacks::total             7315                       # number of writebacks
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus_16.inst         7315                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         7315                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus_16.inst         7315                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         7315                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus_16.inst         7315                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         7315                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus_16.inst     96326500                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     96326500                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus_16.inst     96326500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     96326500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus_16.inst     96326500                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     96326500                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus_16.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus_16.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus_16.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.inst 13168.352700                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 13168.352700                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus_16.inst 13168.352700                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 13168.352700                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus_16.inst 13168.352700                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 13168.352700                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb_walker_cache.tags.replacements           56                       # number of replacements
system.cpu6.itb_walker_cache.tags.tagsinuse    11.009055                       # Cycle average of tags in use
system.cpu6.itb_walker_cache.tags.total_refs          149                       # Total number of references to valid blocks.
system.cpu6.itb_walker_cache.tags.sampled_refs           67                       # Sample count of references to valid blocks.
system.cpu6.itb_walker_cache.tags.avg_refs     2.223881                       # Average number of references to valid blocks.
system.cpu6.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu6.itb_walker_cache.tags.occ_blocks::switch_cpus6.itb.walker     6.017620                       # Average occupied blocks per requestor
system.cpu6.itb_walker_cache.tags.occ_blocks::switch_cpus_16.itb.walker     4.991436                       # Average occupied blocks per requestor
system.cpu6.itb_walker_cache.tags.occ_percent::switch_cpus6.itb.walker     0.376101                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_percent::switch_cpus_16.itb.walker     0.311965                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_percent::total     0.688066                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.cpu6.itb_walker_cache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu6.itb_walker_cache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu6.itb_walker_cache.tags.tag_accesses          198                       # Number of tag accesses
system.cpu6.itb_walker_cache.tags.data_accesses          198                       # Number of data accesses
system.cpu6.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb_walker_cache.ReadReq_hits::switch_cpus_16.itb.walker            9                       # number of ReadReq hits
system.cpu6.itb_walker_cache.ReadReq_hits::total            9                       # number of ReadReq hits
system.cpu6.itb_walker_cache.demand_hits::switch_cpus_16.itb.walker            9                       # number of demand (read+write) hits
system.cpu6.itb_walker_cache.demand_hits::total            9                       # number of demand (read+write) hits
system.cpu6.itb_walker_cache.overall_hits::switch_cpus_16.itb.walker            9                       # number of overall hits
system.cpu6.itb_walker_cache.overall_hits::total            9                       # number of overall hits
system.cpu6.itb_walker_cache.ReadReq_misses::switch_cpus_16.itb.walker           60                       # number of ReadReq misses
system.cpu6.itb_walker_cache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu6.itb_walker_cache.demand_misses::switch_cpus_16.itb.walker           60                       # number of demand (read+write) misses
system.cpu6.itb_walker_cache.demand_misses::total           60                       # number of demand (read+write) misses
system.cpu6.itb_walker_cache.overall_misses::switch_cpus_16.itb.walker           60                       # number of overall misses
system.cpu6.itb_walker_cache.overall_misses::total           60                       # number of overall misses
system.cpu6.itb_walker_cache.ReadReq_miss_latency::switch_cpus_16.itb.walker       459500                       # number of ReadReq miss cycles
system.cpu6.itb_walker_cache.ReadReq_miss_latency::total       459500                       # number of ReadReq miss cycles
system.cpu6.itb_walker_cache.demand_miss_latency::switch_cpus_16.itb.walker       459500                       # number of demand (read+write) miss cycles
system.cpu6.itb_walker_cache.demand_miss_latency::total       459500                       # number of demand (read+write) miss cycles
system.cpu6.itb_walker_cache.overall_miss_latency::switch_cpus_16.itb.walker       459500                       # number of overall miss cycles
system.cpu6.itb_walker_cache.overall_miss_latency::total       459500                       # number of overall miss cycles
system.cpu6.itb_walker_cache.ReadReq_accesses::switch_cpus_16.itb.walker           69                       # number of ReadReq accesses(hits+misses)
system.cpu6.itb_walker_cache.ReadReq_accesses::total           69                       # number of ReadReq accesses(hits+misses)
system.cpu6.itb_walker_cache.demand_accesses::switch_cpus_16.itb.walker           69                       # number of demand (read+write) accesses
system.cpu6.itb_walker_cache.demand_accesses::total           69                       # number of demand (read+write) accesses
system.cpu6.itb_walker_cache.overall_accesses::switch_cpus_16.itb.walker           69                       # number of overall (read+write) accesses
system.cpu6.itb_walker_cache.overall_accesses::total           69                       # number of overall (read+write) accesses
system.cpu6.itb_walker_cache.ReadReq_miss_rate::switch_cpus_16.itb.walker     0.869565                       # miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.ReadReq_miss_rate::total     0.869565                       # miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.demand_miss_rate::switch_cpus_16.itb.walker     0.869565                       # miss rate for demand accesses
system.cpu6.itb_walker_cache.demand_miss_rate::total     0.869565                       # miss rate for demand accesses
system.cpu6.itb_walker_cache.overall_miss_rate::switch_cpus_16.itb.walker     0.869565                       # miss rate for overall accesses
system.cpu6.itb_walker_cache.overall_miss_rate::total     0.869565                       # miss rate for overall accesses
system.cpu6.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_16.itb.walker  7658.333333                       # average ReadReq miss latency
system.cpu6.itb_walker_cache.ReadReq_avg_miss_latency::total  7658.333333                       # average ReadReq miss latency
system.cpu6.itb_walker_cache.demand_avg_miss_latency::switch_cpus_16.itb.walker  7658.333333                       # average overall miss latency
system.cpu6.itb_walker_cache.demand_avg_miss_latency::total  7658.333333                       # average overall miss latency
system.cpu6.itb_walker_cache.overall_avg_miss_latency::switch_cpus_16.itb.walker  7658.333333                       # average overall miss latency
system.cpu6.itb_walker_cache.overall_avg_miss_latency::total  7658.333333                       # average overall miss latency
system.cpu6.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.itb_walker_cache.writebacks::writebacks            1                       # number of writebacks
system.cpu6.itb_walker_cache.writebacks::total            1                       # number of writebacks
system.cpu6.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_16.itb.walker           60                       # number of ReadReq MSHR misses
system.cpu6.itb_walker_cache.ReadReq_mshr_misses::total           60                       # number of ReadReq MSHR misses
system.cpu6.itb_walker_cache.demand_mshr_misses::switch_cpus_16.itb.walker           60                       # number of demand (read+write) MSHR misses
system.cpu6.itb_walker_cache.demand_mshr_misses::total           60                       # number of demand (read+write) MSHR misses
system.cpu6.itb_walker_cache.overall_mshr_misses::switch_cpus_16.itb.walker           60                       # number of overall MSHR misses
system.cpu6.itb_walker_cache.overall_mshr_misses::total           60                       # number of overall MSHR misses
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_16.itb.walker       399500                       # number of ReadReq MSHR miss cycles
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_latency::total       399500                       # number of ReadReq MSHR miss cycles
system.cpu6.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_16.itb.walker       399500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.itb_walker_cache.demand_mshr_miss_latency::total       399500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_16.itb.walker       399500                       # number of overall MSHR miss cycles
system.cpu6.itb_walker_cache.overall_mshr_miss_latency::total       399500                       # number of overall MSHR miss cycles
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_16.itb.walker     0.869565                       # mshr miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.869565                       # mshr miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_16.itb.walker     0.869565                       # mshr miss rate for demand accesses
system.cpu6.itb_walker_cache.demand_mshr_miss_rate::total     0.869565                       # mshr miss rate for demand accesses
system.cpu6.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_16.itb.walker     0.869565                       # mshr miss rate for overall accesses
system.cpu6.itb_walker_cache.overall_mshr_miss_rate::total     0.869565                       # mshr miss rate for overall accesses
system.cpu6.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.itb.walker  6658.333333                       # average ReadReq mshr miss latency
system.cpu6.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  6658.333333                       # average ReadReq mshr miss latency
system.cpu6.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_16.itb.walker  6658.333333                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.demand_avg_mshr_miss_latency::total  6658.333333                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_16.itb.walker  6658.333333                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.overall_avg_mshr_miss_latency::total  6658.333333                       # average overall mshr miss latency
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu7.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu7.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu7.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu7.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu7.interrupts.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu7.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu7.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu7.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu7.pwrStateResidencyTicks::OFF  6474666912500                       # Cumulative time (in ticks) in various power states
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_vec_insts                           0                       # number of vector instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu7.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu7.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.replacements            14243                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          805.343064                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             862241                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            15141                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            56.947428                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   316.124687                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus_17.data   489.218377                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.308716                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus_17.data     0.477752                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.786468                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          898                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          883                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          1839281                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         1839281                       # Number of data accesses
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.ReadReq_hits::switch_cpus_17.data       553918                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         553918                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus_17.data       330079                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        330079                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::switch_cpus_17.data           28                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           28                       # number of SoftPFReq hits
system.cpu7.dcache.demand_hits::switch_cpus_17.data       883997                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          883997                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus_17.data       884025                       # number of overall hits
system.cpu7.dcache.overall_hits::total         884025                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus_17.data        20935                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        20935                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus_17.data         3680                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         3680                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::switch_cpus_17.data           22                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           22                       # number of SoftPFReq misses
system.cpu7.dcache.demand_misses::switch_cpus_17.data        24615                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         24615                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus_17.data        24637                       # number of overall misses
system.cpu7.dcache.overall_misses::total        24637                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus_17.data    240860000                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    240860000                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus_17.data     36993000                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     36993000                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus_17.data    277853000                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    277853000                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus_17.data    277853000                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    277853000                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus_17.data       574853                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       574853                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus_17.data       333759                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       333759                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::switch_cpus_17.data           50                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           50                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus_17.data       908612                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       908612                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus_17.data       908662                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       908662                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus_17.data     0.036418                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.036418                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus_17.data     0.011026                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.011026                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::switch_cpus_17.data     0.440000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.440000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus_17.data     0.027091                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.027091                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus_17.data     0.027113                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.027113                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus_17.data 11505.134941                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 11505.134941                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus_17.data 10052.445652                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 10052.445652                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus_17.data 11287.954499                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 11287.954499                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus_17.data 11277.874741                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 11277.874741                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::writebacks         4937                       # number of writebacks
system.cpu7.dcache.writebacks::total             4937                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus_17.data        20935                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        20935                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus_17.data         3680                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total         3680                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::switch_cpus_17.data           22                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           22                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus_17.data        24615                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        24615                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus_17.data        24637                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        24637                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_uncacheable::switch_cpus_17.data           12                       # number of ReadReq MSHR uncacheable
system.cpu7.dcache.ReadReq_mshr_uncacheable::total           12                       # number of ReadReq MSHR uncacheable
system.cpu7.dcache.WriteReq_mshr_uncacheable::switch_cpus_17.data          440                       # number of WriteReq MSHR uncacheable
system.cpu7.dcache.WriteReq_mshr_uncacheable::total          440                       # number of WriteReq MSHR uncacheable
system.cpu7.dcache.overall_mshr_uncacheable_misses::switch_cpus_17.data          452                       # number of overall MSHR uncacheable misses
system.cpu7.dcache.overall_mshr_uncacheable_misses::total          452                       # number of overall MSHR uncacheable misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus_17.data    219925000                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    219925000                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus_17.data     33313000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     33313000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_17.data       129000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       129000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus_17.data    253238000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    253238000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus_17.data    253367000                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    253367000                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_17.data      2031000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total      2031000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::switch_cpus_17.data      2031000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total      2031000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus_17.data     0.036418                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.036418                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus_17.data     0.011026                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.011026                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_17.data     0.440000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.440000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus_17.data     0.027091                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.027091                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus_17.data     0.027113                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.027113                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.data 10505.134941                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 10505.134941                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_17.data  9052.445652                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total  9052.445652                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_17.data  5863.636364                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total  5863.636364                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus_17.data 10287.954499                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 10287.954499                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus_17.data 10284.003734                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 10284.003734                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_17.data       169250                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169250                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_17.data  4493.362832                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total  4493.362832                       # average overall mshr uncacheable latency
system.cpu7.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb_walker_cache.tags.replacements           80                       # number of replacements
system.cpu7.dtb_walker_cache.tags.tagsinuse    14.996569                       # Cycle average of tags in use
system.cpu7.dtb_walker_cache.tags.total_refs          133                       # Total number of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.sampled_refs           95                       # Sample count of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.avg_refs     1.400000                       # Average number of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu7.dtb_walker_cache.tags.occ_blocks::switch_cpus7.dtb.walker     3.006271                       # Average occupied blocks per requestor
system.cpu7.dtb_walker_cache.tags.occ_blocks::switch_cpus_17.dtb.walker    11.990298                       # Average occupied blocks per requestor
system.cpu7.dtb_walker_cache.tags.occ_percent::switch_cpus7.dtb.walker     0.187892                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_percent::switch_cpus_17.dtb.walker     0.749394                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_percent::total     0.937286                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu7.dtb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu7.dtb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu7.dtb_walker_cache.tags.tag_accesses          494                       # Number of tag accesses
system.cpu7.dtb_walker_cache.tags.data_accesses          494                       # Number of data accesses
system.cpu7.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb_walker_cache.ReadReq_hits::switch_cpus_17.dtb.walker          115                       # number of ReadReq hits
system.cpu7.dtb_walker_cache.ReadReq_hits::total          115                       # number of ReadReq hits
system.cpu7.dtb_walker_cache.demand_hits::switch_cpus_17.dtb.walker          115                       # number of demand (read+write) hits
system.cpu7.dtb_walker_cache.demand_hits::total          115                       # number of demand (read+write) hits
system.cpu7.dtb_walker_cache.overall_hits::switch_cpus_17.dtb.walker          115                       # number of overall hits
system.cpu7.dtb_walker_cache.overall_hits::total          115                       # number of overall hits
system.cpu7.dtb_walker_cache.ReadReq_misses::switch_cpus_17.dtb.walker           88                       # number of ReadReq misses
system.cpu7.dtb_walker_cache.ReadReq_misses::total           88                       # number of ReadReq misses
system.cpu7.dtb_walker_cache.demand_misses::switch_cpus_17.dtb.walker           88                       # number of demand (read+write) misses
system.cpu7.dtb_walker_cache.demand_misses::total           88                       # number of demand (read+write) misses
system.cpu7.dtb_walker_cache.overall_misses::switch_cpus_17.dtb.walker           88                       # number of overall misses
system.cpu7.dtb_walker_cache.overall_misses::total           88                       # number of overall misses
system.cpu7.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_17.dtb.walker       957500                       # number of ReadReq miss cycles
system.cpu7.dtb_walker_cache.ReadReq_miss_latency::total       957500                       # number of ReadReq miss cycles
system.cpu7.dtb_walker_cache.demand_miss_latency::switch_cpus_17.dtb.walker       957500                       # number of demand (read+write) miss cycles
system.cpu7.dtb_walker_cache.demand_miss_latency::total       957500                       # number of demand (read+write) miss cycles
system.cpu7.dtb_walker_cache.overall_miss_latency::switch_cpus_17.dtb.walker       957500                       # number of overall miss cycles
system.cpu7.dtb_walker_cache.overall_miss_latency::total       957500                       # number of overall miss cycles
system.cpu7.dtb_walker_cache.ReadReq_accesses::switch_cpus_17.dtb.walker          203                       # number of ReadReq accesses(hits+misses)
system.cpu7.dtb_walker_cache.ReadReq_accesses::total          203                       # number of ReadReq accesses(hits+misses)
system.cpu7.dtb_walker_cache.demand_accesses::switch_cpus_17.dtb.walker          203                       # number of demand (read+write) accesses
system.cpu7.dtb_walker_cache.demand_accesses::total          203                       # number of demand (read+write) accesses
system.cpu7.dtb_walker_cache.overall_accesses::switch_cpus_17.dtb.walker          203                       # number of overall (read+write) accesses
system.cpu7.dtb_walker_cache.overall_accesses::total          203                       # number of overall (read+write) accesses
system.cpu7.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_17.dtb.walker     0.433498                       # miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.ReadReq_miss_rate::total     0.433498                       # miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.demand_miss_rate::switch_cpus_17.dtb.walker     0.433498                       # miss rate for demand accesses
system.cpu7.dtb_walker_cache.demand_miss_rate::total     0.433498                       # miss rate for demand accesses
system.cpu7.dtb_walker_cache.overall_miss_rate::switch_cpus_17.dtb.walker     0.433498                       # miss rate for overall accesses
system.cpu7.dtb_walker_cache.overall_miss_rate::total     0.433498                       # miss rate for overall accesses
system.cpu7.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_17.dtb.walker 10880.681818                       # average ReadReq miss latency
system.cpu7.dtb_walker_cache.ReadReq_avg_miss_latency::total 10880.681818                       # average ReadReq miss latency
system.cpu7.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_17.dtb.walker 10880.681818                       # average overall miss latency
system.cpu7.dtb_walker_cache.demand_avg_miss_latency::total 10880.681818                       # average overall miss latency
system.cpu7.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_17.dtb.walker 10880.681818                       # average overall miss latency
system.cpu7.dtb_walker_cache.overall_avg_miss_latency::total 10880.681818                       # average overall miss latency
system.cpu7.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dtb_walker_cache.writebacks::writebacks           11                       # number of writebacks
system.cpu7.dtb_walker_cache.writebacks::total           11                       # number of writebacks
system.cpu7.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_17.dtb.walker           88                       # number of ReadReq MSHR misses
system.cpu7.dtb_walker_cache.ReadReq_mshr_misses::total           88                       # number of ReadReq MSHR misses
system.cpu7.dtb_walker_cache.demand_mshr_misses::switch_cpus_17.dtb.walker           88                       # number of demand (read+write) MSHR misses
system.cpu7.dtb_walker_cache.demand_mshr_misses::total           88                       # number of demand (read+write) MSHR misses
system.cpu7.dtb_walker_cache.overall_mshr_misses::switch_cpus_17.dtb.walker           88                       # number of overall MSHR misses
system.cpu7.dtb_walker_cache.overall_mshr_misses::total           88                       # number of overall MSHR misses
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_17.dtb.walker       869500                       # number of ReadReq MSHR miss cycles
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_latency::total       869500                       # number of ReadReq MSHR miss cycles
system.cpu7.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_17.dtb.walker       869500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dtb_walker_cache.demand_mshr_miss_latency::total       869500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_17.dtb.walker       869500                       # number of overall MSHR miss cycles
system.cpu7.dtb_walker_cache.overall_mshr_miss_latency::total       869500                       # number of overall MSHR miss cycles
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_17.dtb.walker     0.433498                       # mshr miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.433498                       # mshr miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_17.dtb.walker     0.433498                       # mshr miss rate for demand accesses
system.cpu7.dtb_walker_cache.demand_mshr_miss_rate::total     0.433498                       # mshr miss rate for demand accesses
system.cpu7.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_17.dtb.walker     0.433498                       # mshr miss rate for overall accesses
system.cpu7.dtb_walker_cache.overall_mshr_miss_rate::total     0.433498                       # mshr miss rate for overall accesses
system.cpu7.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.dtb.walker  9880.681818                       # average ReadReq mshr miss latency
system.cpu7.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9880.681818                       # average ReadReq mshr miss latency
system.cpu7.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_17.dtb.walker  9880.681818                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9880.681818                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_17.dtb.walker  9880.681818                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9880.681818                       # average overall mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.replacements            11371                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            2542709                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            11883                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           213.978709                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst    27.779459                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus_17.inst   484.220541                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.054257                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus_17.inst     0.945743                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses          5057047                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses         5057047                       # Number of data accesses
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.ReadReq_hits::switch_cpus_17.inst      2511467                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        2511467                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus_17.inst      2511467                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         2511467                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus_17.inst      2511467                       # number of overall hits
system.cpu7.icache.overall_hits::total        2511467                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus_17.inst        11371                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        11371                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus_17.inst        11371                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         11371                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus_17.inst        11371                       # number of overall misses
system.cpu7.icache.overall_misses::total        11371                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus_17.inst    161607000                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total    161607000                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus_17.inst    161607000                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total    161607000                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus_17.inst    161607000                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total    161607000                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus_17.inst      2522838                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      2522838                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus_17.inst      2522838                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      2522838                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus_17.inst      2522838                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      2522838                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus_17.inst     0.004507                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.004507                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus_17.inst     0.004507                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.004507                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus_17.inst     0.004507                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.004507                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus_17.inst 14212.206490                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 14212.206490                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus_17.inst 14212.206490                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 14212.206490                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus_17.inst 14212.206490                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 14212.206490                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.writebacks::writebacks        11371                       # number of writebacks
system.cpu7.icache.writebacks::total            11371                       # number of writebacks
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus_17.inst        11371                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total        11371                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus_17.inst        11371                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total        11371                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus_17.inst        11371                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total        11371                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus_17.inst    150236000                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total    150236000                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus_17.inst    150236000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total    150236000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus_17.inst    150236000                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total    150236000                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus_17.inst     0.004507                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.004507                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus_17.inst     0.004507                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.004507                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus_17.inst     0.004507                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.004507                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.inst 13212.206490                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 13212.206490                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus_17.inst 13212.206490                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 13212.206490                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus_17.inst 13212.206490                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 13212.206490                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb_walker_cache.tags.replacements           10                       # number of replacements
system.cpu7.itb_walker_cache.tags.tagsinuse     4.994780                       # Cycle average of tags in use
system.cpu7.itb_walker_cache.tags.total_refs           16                       # Total number of references to valid blocks.
system.cpu7.itb_walker_cache.tags.sampled_refs           15                       # Sample count of references to valid blocks.
system.cpu7.itb_walker_cache.tags.avg_refs     1.066667                       # Average number of references to valid blocks.
system.cpu7.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu7.itb_walker_cache.tags.occ_blocks::switch_cpus7.itb.walker            1                       # Average occupied blocks per requestor
system.cpu7.itb_walker_cache.tags.occ_blocks::switch_cpus_17.itb.walker     3.994780                       # Average occupied blocks per requestor
system.cpu7.itb_walker_cache.tags.occ_percent::switch_cpus7.itb.walker     0.062500                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_percent::switch_cpus_17.itb.walker     0.249674                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_percent::total     0.312174                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.cpu7.itb_walker_cache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu7.itb_walker_cache.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.cpu7.itb_walker_cache.tags.tag_accesses           68                       # Number of tag accesses
system.cpu7.itb_walker_cache.tags.data_accesses           68                       # Number of data accesses
system.cpu7.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb_walker_cache.ReadReq_hits::switch_cpus_17.itb.walker            7                       # number of ReadReq hits
system.cpu7.itb_walker_cache.ReadReq_hits::total            7                       # number of ReadReq hits
system.cpu7.itb_walker_cache.demand_hits::switch_cpus_17.itb.walker            7                       # number of demand (read+write) hits
system.cpu7.itb_walker_cache.demand_hits::total            7                       # number of demand (read+write) hits
system.cpu7.itb_walker_cache.overall_hits::switch_cpus_17.itb.walker            7                       # number of overall hits
system.cpu7.itb_walker_cache.overall_hits::total            7                       # number of overall hits
system.cpu7.itb_walker_cache.ReadReq_misses::switch_cpus_17.itb.walker           18                       # number of ReadReq misses
system.cpu7.itb_walker_cache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu7.itb_walker_cache.demand_misses::switch_cpus_17.itb.walker           18                       # number of demand (read+write) misses
system.cpu7.itb_walker_cache.demand_misses::total           18                       # number of demand (read+write) misses
system.cpu7.itb_walker_cache.overall_misses::switch_cpus_17.itb.walker           18                       # number of overall misses
system.cpu7.itb_walker_cache.overall_misses::total           18                       # number of overall misses
system.cpu7.itb_walker_cache.ReadReq_miss_latency::switch_cpus_17.itb.walker        92000                       # number of ReadReq miss cycles
system.cpu7.itb_walker_cache.ReadReq_miss_latency::total        92000                       # number of ReadReq miss cycles
system.cpu7.itb_walker_cache.demand_miss_latency::switch_cpus_17.itb.walker        92000                       # number of demand (read+write) miss cycles
system.cpu7.itb_walker_cache.demand_miss_latency::total        92000                       # number of demand (read+write) miss cycles
system.cpu7.itb_walker_cache.overall_miss_latency::switch_cpus_17.itb.walker        92000                       # number of overall miss cycles
system.cpu7.itb_walker_cache.overall_miss_latency::total        92000                       # number of overall miss cycles
system.cpu7.itb_walker_cache.ReadReq_accesses::switch_cpus_17.itb.walker           25                       # number of ReadReq accesses(hits+misses)
system.cpu7.itb_walker_cache.ReadReq_accesses::total           25                       # number of ReadReq accesses(hits+misses)
system.cpu7.itb_walker_cache.demand_accesses::switch_cpus_17.itb.walker           25                       # number of demand (read+write) accesses
system.cpu7.itb_walker_cache.demand_accesses::total           25                       # number of demand (read+write) accesses
system.cpu7.itb_walker_cache.overall_accesses::switch_cpus_17.itb.walker           25                       # number of overall (read+write) accesses
system.cpu7.itb_walker_cache.overall_accesses::total           25                       # number of overall (read+write) accesses
system.cpu7.itb_walker_cache.ReadReq_miss_rate::switch_cpus_17.itb.walker     0.720000                       # miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.ReadReq_miss_rate::total     0.720000                       # miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.demand_miss_rate::switch_cpus_17.itb.walker     0.720000                       # miss rate for demand accesses
system.cpu7.itb_walker_cache.demand_miss_rate::total     0.720000                       # miss rate for demand accesses
system.cpu7.itb_walker_cache.overall_miss_rate::switch_cpus_17.itb.walker     0.720000                       # miss rate for overall accesses
system.cpu7.itb_walker_cache.overall_miss_rate::total     0.720000                       # miss rate for overall accesses
system.cpu7.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_17.itb.walker  5111.111111                       # average ReadReq miss latency
system.cpu7.itb_walker_cache.ReadReq_avg_miss_latency::total  5111.111111                       # average ReadReq miss latency
system.cpu7.itb_walker_cache.demand_avg_miss_latency::switch_cpus_17.itb.walker  5111.111111                       # average overall miss latency
system.cpu7.itb_walker_cache.demand_avg_miss_latency::total  5111.111111                       # average overall miss latency
system.cpu7.itb_walker_cache.overall_avg_miss_latency::switch_cpus_17.itb.walker  5111.111111                       # average overall miss latency
system.cpu7.itb_walker_cache.overall_avg_miss_latency::total  5111.111111                       # average overall miss latency
system.cpu7.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_17.itb.walker           18                       # number of ReadReq MSHR misses
system.cpu7.itb_walker_cache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu7.itb_walker_cache.demand_mshr_misses::switch_cpus_17.itb.walker           18                       # number of demand (read+write) MSHR misses
system.cpu7.itb_walker_cache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu7.itb_walker_cache.overall_mshr_misses::switch_cpus_17.itb.walker           18                       # number of overall MSHR misses
system.cpu7.itb_walker_cache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_17.itb.walker        74000                       # number of ReadReq MSHR miss cycles
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_latency::total        74000                       # number of ReadReq MSHR miss cycles
system.cpu7.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_17.itb.walker        74000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.itb_walker_cache.demand_mshr_miss_latency::total        74000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_17.itb.walker        74000                       # number of overall MSHR miss cycles
system.cpu7.itb_walker_cache.overall_mshr_miss_latency::total        74000                       # number of overall MSHR miss cycles
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_17.itb.walker     0.720000                       # mshr miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.720000                       # mshr miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_17.itb.walker     0.720000                       # mshr miss rate for demand accesses
system.cpu7.itb_walker_cache.demand_mshr_miss_rate::total     0.720000                       # mshr miss rate for demand accesses
system.cpu7.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_17.itb.walker     0.720000                       # mshr miss rate for overall accesses
system.cpu7.itb_walker_cache.overall_mshr_miss_rate::total     0.720000                       # mshr miss rate for overall accesses
system.cpu7.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.itb.walker  4111.111111                       # average ReadReq mshr miss latency
system.cpu7.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  4111.111111                       # average ReadReq mshr miss latency
system.cpu7.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_17.itb.walker  4111.111111                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.demand_avg_mshr_miss_latency::total  4111.111111                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_17.itb.walker  4111.111111                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.overall_avg_mshr_miss_latency::total  4111.111111                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  282                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 282                       # Transaction distribution
system.iobus.trans_dist::WriteReq               21085                       # Transaction distribution
system.iobus.trans_dist::WriteResp              21085                       # Transaction distribution
system.iobus.trans_dist::MessageReq                19                       # Transaction distribution
system.iobus.trans_dist::MessageResp               19                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio          874                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          874                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side        41860                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total        41860                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           38                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           38                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   42772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio          494                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          494                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side      1332240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total      1332240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           76                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total           76                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1332810                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                38000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy               788000                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy           107852592                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              589000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            21060000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               19000                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                20930                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                20946                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               188370                       # Number of tag accesses
system.iocache.tags.data_accesses              188370                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::pc.south_bridge.ide          130                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              130                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::pc.south_bridge.ide        20800                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        20800                       # number of WriteLineReq misses
system.iocache.demand_misses::pc.south_bridge.ide        20930                       # number of demand (read+write) misses
system.iocache.demand_misses::total             20930                       # number of demand (read+write) misses
system.iocache.overall_misses::pc.south_bridge.ide        20930                       # number of overall misses
system.iocache.overall_misses::total            20930                       # number of overall misses
system.iocache.ReadReq_miss_latency::pc.south_bridge.ide     15430481                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     15430481                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::pc.south_bridge.ide   2519722111                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2519722111                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::pc.south_bridge.ide   2535152592                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2535152592                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::pc.south_bridge.ide   2535152592                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2535152592                       # number of overall miss cycles
system.iocache.ReadReq_accesses::pc.south_bridge.ide          130                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            130                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::pc.south_bridge.ide        20800                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        20800                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::pc.south_bridge.ide        20930                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           20930                       # number of demand (read+write) accesses
system.iocache.overall_accesses::pc.south_bridge.ide        20930                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          20930                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 118696.007692                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118696.007692                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::pc.south_bridge.ide 121140.486106                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 121140.486106                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 121125.303010                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 121125.303010                       # average overall miss latency
system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 121125.303010                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 121125.303010                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           20800                       # number of writebacks
system.iocache.writebacks::total                20800                       # number of writebacks
system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide          130                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          130                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::pc.south_bridge.ide        20800                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        20800                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::pc.south_bridge.ide        20930                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        20930                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::pc.south_bridge.ide        20930                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        20930                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide      8930481                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      8930481                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::pc.south_bridge.ide   1478593215                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1478593215                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide   1487523696                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1487523696                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide   1487523696                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1487523696                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 68696.007692                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68696.007692                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::pc.south_bridge.ide 71086.212260                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 71086.212260                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 71071.366269                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 71071.366269                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 71071.366269                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 71071.366269                       # average overall mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued           173304                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              256392                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                83088                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     0                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      2837                       # number of replacements
system.l2.tags.tagsinuse                 28897.530588                       # Cycle average of tags in use
system.l2.tags.total_refs                     2529116                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     32432                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     77.982116                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1735.504947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker            3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst  1403.166465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  3020.168029                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   855.399337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1683.250028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   156.451210                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   375.457063                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.dtb.walker     0.694797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   533.599707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  3032.429564                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.dtb.walker     3.099637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst  1181.578597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data  2900.482962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.dtb.walker            4                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst   650.631549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data  2409.289078                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst  1167.947347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data  3106.010228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst   344.943900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data  1384.155345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_10.inst   229.076498                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_10.data   754.881949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_11.inst    98.677107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_11.data   433.344439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_12.inst     6.855913                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_12.data   388.164205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.dtb.walker     0.999698                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.inst    23.931238                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.data   234.476313                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_14.inst    12.971556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_14.data   162.738520                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_15.inst    10.700377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_15.data   167.657936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_16.inst    29.805417                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_16.data    78.973914                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_17.inst    20.718948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_17.data   292.296772                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.052963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.042821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.092168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.026105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.051369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.004775                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.011458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.dtb.walker     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.016284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.092542                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.dtb.walker     0.000095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.036059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.088516                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.dtb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.019856                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.073526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.035643                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.094788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.010527                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.042241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_10.inst     0.006991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_10.data     0.023037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_11.inst     0.003011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_11.data     0.013225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_12.inst     0.000209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_12.data     0.011846                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.dtb.walker     0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.inst     0.000730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.data     0.007156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_14.inst     0.000396                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_14.data     0.004966                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_15.inst     0.000327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_15.data     0.005117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_16.inst     0.000910                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_16.data     0.002410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_17.inst     0.000632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_17.data     0.008920                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.881883                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         29595                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29595                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.903168                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1960940                       # Number of tag accesses
system.l2.tags.data_accesses                  1960940                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        41797                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            41797                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        21264                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            21264                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_10.data         3568                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_11.data         1288                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_12.data         1235                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_13.data         1231                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_14.data         1240                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_15.data         1232                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_16.data          744                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_17.data         1239                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                11803                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data           32                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_10.data         2007                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_11.data          548                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_12.data          572                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_13.data          779                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_14.data          551                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_15.data          519                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_16.data           80                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_17.data          510                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5598                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          209                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_10.inst        19860                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_11.inst        12019                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_12.inst        12209                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_13.inst        11896                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_14.inst        13127                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_15.inst        11348                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_16.inst         7285                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_17.inst        11340                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              99293                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.dtb.walker            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           72                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.dtb.walker          196                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.itb.walker          111                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.data         9193                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.dtb.walker           96                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.itb.walker           51                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.data         8132                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.dtb.walker           63                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.itb.walker            8                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.data         7828                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.dtb.walker           68                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.itb.walker            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.data         8240                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.dtb.walker           62                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.itb.walker            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.data         7943                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.dtb.walker           56                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.itb.walker            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.data         7194                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.dtb.walker           70                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.itb.walker           22                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.data         1165                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.dtb.walker           62                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.itb.walker            2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.data         7062                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             57712                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst          209                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          104                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.dtb.walker          196                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.itb.walker          111                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.inst        19860                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.data        11200                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.dtb.walker           96                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.itb.walker           51                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.inst        12019                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.data         8680                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.dtb.walker           63                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.itb.walker            8                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.inst        12209                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.data         8400                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.dtb.walker           68                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.itb.walker            6                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.inst        11896                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.data         9019                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.dtb.walker           62                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.itb.walker            6                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.inst        13127                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.data         8494                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.dtb.walker           56                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.itb.walker            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.inst        11348                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.data         7713                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.dtb.walker           70                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.itb.walker           22                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.inst         7285                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.data         1245                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.dtb.walker           62                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.itb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.inst        11340                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.data         7572                       # number of demand (read+write) hits
system.l2.demand_hits::total                   162603                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst          209                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          104                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.dtb.walker          196                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.itb.walker          111                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.inst        19860                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.data        11200                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.dtb.walker           96                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.itb.walker           51                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.inst        12019                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.data         8680                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.dtb.walker           63                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.itb.walker            8                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.inst        12209                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.data         8400                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.dtb.walker           68                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.itb.walker            6                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.inst        11896                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.data         9019                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.dtb.walker           62                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.itb.walker            6                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.inst        13127                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.data         8494                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.dtb.walker           56                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.itb.walker            3                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.inst        11348                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.data         7713                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.dtb.walker           70                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.itb.walker           22                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.inst         7285                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.data         1245                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.dtb.walker           62                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.itb.walker            2                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.inst        11340                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.data         7572                       # number of overall hits
system.l2.overall_hits::total                  162603                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus_10.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_11.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_12.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_13.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_14.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_15.data           45                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_16.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_17.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 98                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_10.data          613                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_11.data          292                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_12.data          222                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_13.data           55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_14.data           39                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_15.data           35                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_16.data           17                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_17.data           52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1327                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_10.inst          243                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_11.inst          103                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_12.inst           10                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_13.inst           24                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_14.inst           13                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_15.inst           11                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_16.inst           30                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_17.inst           31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              466                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus_10.data          368                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_11.data          354                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_12.data          313                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_13.dtb.walker            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_13.data          294                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_14.data          244                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_15.data          248                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_16.data           90                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_17.data          630                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2542                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_10.inst          243                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_10.data          981                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_11.inst          103                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_11.data          646                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_12.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_12.data          535                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.inst           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.data          349                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_14.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_14.data          283                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_15.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_15.data          283                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_16.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_16.data          107                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_17.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_17.data          682                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4335                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data            2                       # number of overall misses
system.l2.overall_misses::switch_cpus_10.inst          243                       # number of overall misses
system.l2.overall_misses::switch_cpus_10.data          981                       # number of overall misses
system.l2.overall_misses::switch_cpus_11.inst          103                       # number of overall misses
system.l2.overall_misses::switch_cpus_11.data          646                       # number of overall misses
system.l2.overall_misses::switch_cpus_12.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus_12.data          535                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.inst           24                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.data          349                       # number of overall misses
system.l2.overall_misses::switch_cpus_14.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus_14.data          283                       # number of overall misses
system.l2.overall_misses::switch_cpus_15.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus_15.data          283                       # number of overall misses
system.l2.overall_misses::switch_cpus_16.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus_16.data          107                       # number of overall misses
system.l2.overall_misses::switch_cpus_17.inst           31                       # number of overall misses
system.l2.overall_misses::switch_cpus_17.data          682                       # number of overall misses
system.l2.overall_misses::total                  4335                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus_10.data       174000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_11.data       202500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_12.data        87500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_13.data       121000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_14.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_15.data       186000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_16.data       176000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_17.data       145500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1122000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_10.data     53088500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_11.data     29648500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_12.data     19951000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_13.data      6184500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_14.data      5080000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_15.data      4840500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_16.data      1309500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_17.data      5464000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     125566500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_10.inst     26209000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_11.inst      9428500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_12.inst      1930500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_13.inst      3233500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_14.inst      2155000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_15.inst       902000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_16.inst      5054000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_17.inst      4166500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53079000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_10.data     74710500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_11.data     73129500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_12.data     53422500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_13.dtb.walker       613500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_13.data     68017000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_14.data     60642000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_15.data     60702500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_16.data     43089500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_17.data     91278000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    525605000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus_10.inst     26209000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_10.data    127799000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_11.inst      9428500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_11.data    102778000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_12.inst      1930500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_12.data     73373500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.dtb.walker       613500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.inst      3233500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.data     74201500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_14.inst      2155000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_14.data     65722000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_15.inst       902000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_15.data     65543000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_16.inst      5054000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_16.data     44399000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_17.inst      4166500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_17.data     96742000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        704250500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus_10.inst     26209000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_10.data    127799000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_11.inst      9428500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_11.data    102778000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_12.inst      1930500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_12.data     73373500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.dtb.walker       613500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.inst      3233500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.data     74201500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_14.inst      2155000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_14.data     65722000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_15.inst       902000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_15.data     65543000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_16.inst      5054000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_16.data     44399000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_17.inst      4166500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_17.data     96742000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       704250500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        41797                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        41797                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        21264                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        21264                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_10.data         3577                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_11.data         1298                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_12.data         1242                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_13.data         1238                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_14.data         1245                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_15.data         1277                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_16.data          751                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_17.data         1247                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            11901                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           34                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_10.data         2620                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_11.data          840                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_12.data          794                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_13.data          834                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_14.data          590                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_15.data          554                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_16.data           97                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_17.data          562                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6925                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst          210                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_10.inst        20103                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_11.inst        12122                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_12.inst        12219                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_13.inst        11920                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_14.inst        13140                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_15.inst        11359                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_16.inst         7315                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_17.inst        11371                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          99759                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.dtb.walker            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data           72                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.dtb.walker          196                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.itb.walker          111                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.data         9561                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.dtb.walker           96                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.itb.walker           51                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.data         8486                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.dtb.walker           63                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.itb.walker            8                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.data         8141                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.dtb.walker           69                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.itb.walker            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.data         8534                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.dtb.walker           62                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.itb.walker            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.data         8187                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.dtb.walker           56                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.data         7442                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.dtb.walker           70                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.itb.walker           22                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.data         1255                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.dtb.walker           62                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.itb.walker            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.data         7692                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         60254                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst          210                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          106                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.dtb.walker          196                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.itb.walker          111                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.inst        20103                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.data        12181                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.dtb.walker           96                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.itb.walker           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.inst        12122                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.data         9326                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.dtb.walker           63                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.itb.walker            8                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.inst        12219                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.data         8935                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.dtb.walker           69                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.itb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.inst        11920                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.data         9368                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.dtb.walker           62                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.itb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.inst        13140                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.data         8777                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.dtb.walker           56                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.itb.walker            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.inst        11359                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.data         7996                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.dtb.walker           70                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.itb.walker           22                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.inst         7315                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.data         1352                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.dtb.walker           62                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.itb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.inst        11371                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.data         8254                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               166938                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          210                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          106                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.dtb.walker          196                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.itb.walker          111                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.inst        20103                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.data        12181                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.dtb.walker           96                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.itb.walker           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.inst        12122                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.data         9326                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.dtb.walker           63                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.itb.walker            8                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.inst        12219                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.data         8935                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.dtb.walker           69                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.itb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.inst        11920                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.data         9368                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.dtb.walker           62                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.itb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.inst        13140                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.data         8777                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.dtb.walker           56                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.itb.walker            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.inst        11359                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.data         7996                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.dtb.walker           70                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.itb.walker           22                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.inst         7315                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.data         1352                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.dtb.walker           62                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.itb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.inst        11371                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.data         8254                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              166938                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_10.data     0.002516                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_11.data     0.007704                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_12.data     0.005636                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_13.data     0.005654                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_14.data     0.004016                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_15.data     0.035239                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_16.data     0.009321                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_17.data     0.006415                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.008235                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.058824                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_10.data     0.233969                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_11.data     0.347619                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_12.data     0.279597                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_13.data     0.065947                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_14.data     0.066102                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_15.data     0.063177                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_16.data     0.175258                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_17.data     0.092527                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.191625                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.004762                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_10.inst     0.012088                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_11.inst     0.008497                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_12.inst     0.000818                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_13.inst     0.002013                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_14.inst     0.000989                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_15.inst     0.000968                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_16.inst     0.004101                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_17.inst     0.002726                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004671                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_10.data     0.038490                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_11.data     0.041716                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_12.data     0.038447                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_13.dtb.walker     0.014493                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_13.data     0.034450                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_14.data     0.029803                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_15.data     0.033324                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_16.data     0.071713                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_17.data     0.081903                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.042188                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.004762                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.018868                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_10.inst     0.012088                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_10.data     0.080535                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_11.inst     0.008497                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_11.data     0.069269                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_12.inst     0.000818                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_12.data     0.059877                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.dtb.walker     0.014493                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.inst     0.002013                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.data     0.037254                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_14.inst     0.000989                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_14.data     0.032243                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_15.inst     0.000968                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_15.data     0.035393                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_16.inst     0.004101                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_16.data     0.079142                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_17.inst     0.002726                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_17.data     0.082627                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.025968                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.004762                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.018868                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_10.inst     0.012088                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_10.data     0.080535                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_11.inst     0.008497                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_11.data     0.069269                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_12.inst     0.000818                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_12.data     0.059877                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.dtb.walker     0.014493                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.inst     0.002013                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.data     0.037254                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_14.inst     0.000989                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_14.data     0.032243                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_15.inst     0.000968                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_15.data     0.035393                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_16.inst     0.004101                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_16.data     0.079142                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_17.inst     0.002726                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_17.data     0.082627                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.025968                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_10.data 19333.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_11.data        20250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_12.data        12500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_13.data 17285.714286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_14.data         5900                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_15.data  4133.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_16.data 25142.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_17.data 18187.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 11448.979592                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_10.data 86604.404568                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_11.data 101535.958904                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_12.data 89869.369369                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_13.data 112445.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_14.data 130256.410256                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_15.data       138300                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_16.data 77029.411765                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_17.data 105076.923077                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94624.340618                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_10.inst 107855.967078                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_11.inst 91538.834951                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_12.inst       193050                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_13.inst 134729.166667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_14.inst 165769.230769                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_15.inst        82000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_16.inst 168466.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_17.inst 134403.225806                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 113903.433476                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_10.data 203017.663043                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_11.data 206580.508475                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_12.data 170678.913738                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_13.dtb.walker       613500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_13.data 231350.340136                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_14.data 248532.786885                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_15.data 244768.145161                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_16.data 478772.222222                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_17.data 144885.714286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 206768.292683                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus_10.inst 107855.967078                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_10.data 130274.209990                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_11.inst 91538.834951                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_11.data 159099.071207                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_12.inst       193050                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_12.data 137146.728972                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.dtb.walker       613500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.inst 134729.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.data 212611.747851                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_14.inst 165769.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_14.data 232233.215548                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_15.inst        82000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_15.data 231600.706714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_16.inst 168466.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_16.data 414943.925234                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_17.inst 134403.225806                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_17.data 141850.439883                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 162456.862745                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_10.inst 107855.967078                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_10.data 130274.209990                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_11.inst 91538.834951                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_11.data 159099.071207                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_12.inst       193050                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_12.data 137146.728972                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.dtb.walker       613500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.inst 134729.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.data 212611.747851                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_14.inst 165769.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_14.data 232233.215548                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_15.inst        82000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_15.data 231600.706714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_16.inst 168466.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_16.data 414943.925234                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_17.inst 134403.225806                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_17.data 141850.439883                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 162456.862745                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 1708                       # number of writebacks
system.l2.writebacks::total                      1708                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          141                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           141                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_10.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_11.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_12.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_13.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_14.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_15.data           45                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_16.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_17.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            98                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_10.data          613                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_11.data          292                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_12.data          222                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_13.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_14.data           39                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_15.data           35                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_16.data           17                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_17.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1325                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_10.inst          243                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_11.inst          103                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_12.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_13.inst           24                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_14.inst           13                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_15.inst           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_16.inst           30                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_17.inst           31                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          465                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_10.data          368                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_11.data          354                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_12.data          313                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_13.dtb.walker            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_13.data          294                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_14.data          244                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_15.data          248                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_16.data           90                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_17.data          630                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2542                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus_10.inst          243                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_10.data          981                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_11.inst          103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_11.data          646                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_12.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_12.data          535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.data          349                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_14.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_14.data          283                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_15.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_15.data          283                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_16.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_16.data          107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_17.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_17.data          682                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4332                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus_10.inst          243                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_10.data          981                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_11.inst          103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_11.data          646                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_12.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_12.data          535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.data          349                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_14.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_14.data          283                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_15.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_15.data          283                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_16.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_16.data          107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_17.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_17.data          682                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4332                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus_10.data           23                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_11.data           20                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_12.data           17                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_13.data           16                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_14.data           28                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_15.data           21                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_16.data           21                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_17.data           12                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          158                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_10.data          471                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_11.data          467                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_12.data          455                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_13.data          453                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_14.data          482                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_15.data          458                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_16.data          459                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_17.data          440                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         3685                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus_10.data          494                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_11.data          487                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_12.data          472                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_13.data          469                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_14.data          510                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_15.data          479                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_16.data          480                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_17.data          452                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         3843                       # number of overall MSHR uncacheable misses
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_10.data       172500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_11.data       192000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_12.data       138500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_13.data       141500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_14.data        99500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_15.data       887500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_16.data       135500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_17.data       153000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1920000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_10.data     46958500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_11.data     26728500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_12.data     17731000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_13.data      5634500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_14.data      4690000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_15.data      4490500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_16.data      1139500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_17.data      4944000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    112316500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_10.inst     23779000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_11.inst      8398500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_12.inst      1830500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_13.inst      2993500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_14.inst      2025000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_15.inst       792000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_16.inst      4754000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_17.inst      3856500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     48429000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_10.data     71030500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_11.data     69589500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_12.data     50292500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_13.data     65077000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_14.data     58202000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_15.data     58222500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_16.data     42189500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_17.data     84978000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    500185000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_10.inst     23779000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_10.data    117989000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_11.inst      8398500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_11.data     96318000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_12.inst      1830500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_12.data     68023500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.inst      2993500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.data     70711500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_14.inst      2025000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_14.data     62892000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_15.inst       792000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_15.data     62713000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_16.inst      4754000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_16.data     43329000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_17.inst      3856500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_17.data     89922000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    660930500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_10.inst     23779000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_10.data    117989000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_11.inst      8398500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_11.data     96318000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_12.inst      1830500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_12.data     68023500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.inst      2993500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.data     70711500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_14.inst      2025000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_14.data     62892000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_15.inst       792000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_15.data     62713000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_16.inst      4754000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_16.data     43329000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_17.inst      3856500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_17.data     89922000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    660930500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_10.data      3499500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_11.data      3137500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_12.data      2628000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_13.data      2508500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_14.data      4392500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_15.data      3253500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_16.data      3256500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_17.data      1881000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     24557000                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_10.data      3499500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_11.data      3137500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_12.data      2628000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_13.data      2508500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_14.data      4392500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_15.data      3253500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_16.data      3256500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_17.data      1881000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     24557000                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_10.data     0.002516                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_11.data     0.007704                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_12.data     0.005636                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_13.data     0.005654                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_14.data     0.004016                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_15.data     0.035239                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_16.data     0.009321                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_17.data     0.006415                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.008235                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_10.data     0.233969                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_11.data     0.347619                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_12.data     0.279597                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_13.data     0.065947                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_14.data     0.066102                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_15.data     0.063177                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_16.data     0.175258                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_17.data     0.092527                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.191336                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_10.inst     0.012088                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_11.inst     0.008497                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_12.inst     0.000818                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_13.inst     0.002013                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_14.inst     0.000989                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_15.inst     0.000968                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_16.inst     0.004101                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_17.inst     0.002726                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004661                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_10.data     0.038490                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_11.data     0.041716                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_12.data     0.038447                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_13.dtb.walker     0.014493                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_13.data     0.034450                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_14.data     0.029803                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_15.data     0.033324                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_16.data     0.071713                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_17.data     0.081903                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.042188                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus_10.inst     0.012088                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_10.data     0.080535                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_11.inst     0.008497                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_11.data     0.069269                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_12.inst     0.000818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_12.data     0.059877                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.dtb.walker     0.014493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.inst     0.002013                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.data     0.037254                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_14.inst     0.000989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_14.data     0.032243                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_15.inst     0.000968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_15.data     0.035393                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_16.inst     0.004101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_16.data     0.079142                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_17.inst     0.002726                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_17.data     0.082627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.025950                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus_10.inst     0.012088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_10.data     0.080535                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_11.inst     0.008497                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_11.data     0.069269                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_12.inst     0.000818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_12.data     0.059877                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.dtb.walker     0.014493                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.inst     0.002013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.data     0.037254                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_14.inst     0.000989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_14.data     0.032243                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_15.inst     0.000968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_15.data     0.035393                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_16.inst     0.004101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_16.data     0.079142                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_17.inst     0.002726                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_17.data     0.082627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.025950                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_10.data 19166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_11.data        19200                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_12.data 19785.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_13.data 20214.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_14.data        19900                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_15.data 19722.222222                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_16.data 19357.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_17.data        19125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19591.836735                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_10.data 76604.404568                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_11.data 91535.958904                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_12.data 79869.369369                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_13.data 102445.454545                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_14.data 120256.410256                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_15.data       128300                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_16.data 67029.411765                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_17.data 95076.923077                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84767.169811                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_10.inst 97855.967078                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_11.inst 81538.834951                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_12.inst       183050                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_13.inst 124729.166667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_14.inst 155769.230769                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_15.inst        72000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_16.inst 158466.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_17.inst 124403.225806                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 104148.387097                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_10.data 193017.663043                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_11.data 196580.508475                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_12.data 160678.913738                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_13.data 221350.340136                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_14.data 238532.786885                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_15.data 234768.145161                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_16.data 468772.222222                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_17.data 134885.714286                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 196768.292683                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_10.inst 97855.967078                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_10.data 120274.209990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_11.inst 81538.834951                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_11.data 149099.071207                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_12.inst       183050                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_12.data 127146.728972                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.inst 124729.166667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.data 202611.747851                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_14.inst 155769.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_14.data 222233.215548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_15.inst        72000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_15.data 221600.706714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_16.inst 158466.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_16.data 404943.925234                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_17.inst 124403.225806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_17.data 131850.439883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 152569.367498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_10.inst 97855.967078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_10.data 120274.209990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_11.inst 81538.834951                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_11.data 149099.071207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_12.inst       183050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_12.data 127146.728972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.inst 124729.166667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.data 202611.747851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_14.inst 155769.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_14.data 222233.215548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_15.inst        72000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_15.data 221600.706714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_16.inst 158466.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_16.data 404943.925234                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_17.inst 124403.225806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_17.data 131850.439883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 152569.367498                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_10.data 152152.173913                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_11.data       156875                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_12.data 154588.235294                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_13.data 156781.250000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_14.data       156875                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_15.data 154928.571429                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_16.data 155071.428571                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_17.data       156750                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 155424.050633                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_10.data  7084.008097                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_11.data  6442.505133                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_12.data  5567.796610                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_13.data  5348.614072                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_14.data  8612.745098                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_15.data  6792.275574                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_16.data  6784.375000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_17.data  4161.504425                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total  6390.059849                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         60723                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        40656                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          130                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 158                       # Transaction distribution
system.membus.trans_dist::ReadResp               3296                       # Transaction distribution
system.membus.trans_dist::WriteReq               3685                       # Transaction distribution
system.membus.trans_dist::WriteResp              3685                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        22508                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1002                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            11645                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1609                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1316                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3138                       # Transaction distribution
system.membus.trans_dist::MessageReq               38                       # Transaction distribution
system.membus.trans_dist::MessageResp              38                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         20800                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         5158                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu0.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu1.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu2.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu3.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu4.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu5.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu6.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu7.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        41860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        41860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu0.interrupts.pio          862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu1.interrupts.pio          848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu2.interrupts.pio          852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu3.interrupts.pio          846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu4.interrupts.pio          848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu5.interrupts.pio          854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu6.interrupts.pio          856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu7.interrupts.pio          846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        23166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        30852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu1.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu4.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu5.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu6.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu7.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::total           14                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::system.cpu0.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::system.cpu1.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::total            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.interrupts.int_master::system.cpu2.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.interrupts.int_master::system.cpu3.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.interrupts.int_master::system.cpu4.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.interrupts.int_master::total            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu0.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu1.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu2.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu3.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu4.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu5.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu7.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::total           14                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  72788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu0.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu1.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu2.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu3.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu4.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu5.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu6.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu7.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total           76                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1331200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1331200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          494                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu0.interrupts.pio         1724                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu1.interrupts.pio         1696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu2.interrupts.pio         1704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu3.interrupts.pio         1692                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu4.interrupts.pio         1696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu5.interrupts.pio         1708                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu6.interrupts.pio         1712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu7.interrupts.pio         1692                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       386048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       400166                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu1.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu4.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu5.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu6.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu7.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::total           28                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::system.cpu0.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::system.cpu1.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.interrupts.int_master::system.cpu2.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.interrupts.int_master::system.cpu3.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.interrupts.int_master::system.cpu4.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.interrupts.int_master::total           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu0.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu1.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu2.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu3.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu4.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu5.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu7.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::total           28                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1731518                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            17114                       # Total snoops (count)
system.membus.snoopTraffic                       8320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             41073                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.128746                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.334923                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35785     87.13%     87.13% # Request fanout histogram
system.membus.snoop_fanout::1                    5288     12.87%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               41073                       # Request fanout histogram
system.membus.reqLayer0.occupancy              788000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1069500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy             1058500                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy               11998                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy             1062500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer6.occupancy                8998                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             1056000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer8.occupancy                9996                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer9.occupancy             1058000                       # Layer occupancy (ticks)
system.membus.reqLayer9.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer10.occupancy              14993                       # Layer occupancy (ticks)
system.membus.reqLayer10.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer11.occupancy            1064500                       # Layer occupancy (ticks)
system.membus.reqLayer11.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer12.occupancy              11993                       # Layer occupancy (ticks)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer13.occupancy             861500                       # Layer occupancy (ticks)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer14.occupancy              12997                       # Layer occupancy (ticks)
system.membus.reqLayer14.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer15.occupancy            1055000                       # Layer occupancy (ticks)
system.membus.reqLayer15.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer16.occupancy               9990                       # Layer occupancy (ticks)
system.membus.reqLayer16.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer17.occupancy          139337220                       # Layer occupancy (ticks)
system.membus.reqLayer17.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              19000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            6133756                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           27299000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy               7000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy               2000                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer9.occupancy               3000                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer10.occupancy              7000                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages          325                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes      1331200                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs          325                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.rdAccesses               6285                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses               3528                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                    1                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses              30687                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus0.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus0.pwrStateResidencyTicks::ON    134891000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 1674469329500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                   51791                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.committedInsts              23043                       # Number of instructions committed
system.switch_cpus0.committedOps                44141                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses        43460                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_func_calls               1240                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         3275                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts               43460                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_int_register_reads        85733                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        35214                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.num_cc_register_reads        22813                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes        15567                       # number of times the CC registers were written
system.switch_cpus0.num_mem_refs                 9808                       # number of memory refs
system.switch_cpus0.num_load_insts               6285                       # Number of load instructions
system.switch_cpus0.num_store_insts              3523                       # Number of store instructions
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles             51791                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.Branches                     4821                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          101      0.23%      0.23% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            34222     77.53%     77.76% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              10      0.02%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus0.op_class::MemRead            6285     14.24%     92.02% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite           3523      7.98%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total             44141                       # Class of executed instruction
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean    556863000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value    556863000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    556863000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED    556863000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 1674469329500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.committedInsts                  0                       # Number of instructions committed
system.switch_cpus1.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                   0                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.num_mem_refs                    0                       # number of memory refs
system.switch_cpus1.num_load_insts                  0                       # Number of load instructions
system.switch_cpus1.num_store_insts                 0                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus1.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus1.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus1.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus1.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus1.op_class::total                 0                       # Class of executed instruction
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean    838828500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value    838828500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    838828500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED    838828500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 1674469329500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.committedInsts                  0                       # Number of instructions committed
system.switch_cpus2.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                   0                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.num_mem_refs                    0                       # number of memory refs
system.switch_cpus2.num_load_insts                  0                       # Number of load instructions
system.switch_cpus2.num_store_insts                 0                       # Number of store instructions
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus2.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus2.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus2.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus2.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus2.op_class::total                 0                       # Class of executed instruction
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean    171045500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value    171045500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    171045500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED    171045500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 1674469329500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.committedInsts                  0                       # Number of instructions committed
system.switch_cpus3.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                   0                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.num_mem_refs                    0                       # number of memory refs
system.switch_cpus3.num_load_insts                  0                       # Number of load instructions
system.switch_cpus3.num_store_insts                 0                       # Number of store instructions
system.switch_cpus3.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus3.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus3.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus3.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus3.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus3.op_class::total                 0                       # Class of executed instruction
system.switch_cpus4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus4.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus4.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus4.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus4.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus4.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus4.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus4.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus4.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus4.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::mean    413983000                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::min_value    413983000                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::max_value    413983000                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateResidencyTicks::CLK_GATED    413983000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::OFF 1674469329500                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.committedInsts                  0                       # Number of instructions committed
system.switch_cpus4.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus4.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus4.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts                   0                       # number of integer instructions
system.switch_cpus4.num_fp_insts                    0                       # number of float instructions
system.switch_cpus4.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus4.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus4.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus4.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus4.num_mem_refs                    0                       # number of memory refs
system.switch_cpus4.num_load_insts                  0                       # Number of load instructions
system.switch_cpus4.num_store_insts                 0                       # Number of store instructions
system.switch_cpus4.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus4.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus4.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus4.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus4.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus4.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus4.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus4.op_class::total                 0                       # Class of executed instruction
system.switch_cpus5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus5.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus5.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus5.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus5.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus5.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus5.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus5.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus5.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus5.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::mean    362301000                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::min_value    362301000                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::max_value    362301000                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateResidencyTicks::CLK_GATED    362301000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::OFF 1674469329500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.committedInsts                  0                       # Number of instructions committed
system.switch_cpus5.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus5.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts                   0                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus5.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus5.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus5.num_mem_refs                    0                       # number of memory refs
system.switch_cpus5.num_load_insts                  0                       # Number of load instructions
system.switch_cpus5.num_store_insts                 0                       # Number of store instructions
system.switch_cpus5.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus5.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus5.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus5.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus5.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus5.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus5.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus5.op_class::total                 0                       # Class of executed instruction
system.switch_cpus6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus6.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus6.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus6.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus6.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus6.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus6.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus6.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus6.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus6.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::mean    147274500                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::min_value    147274500                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::max_value    147274500                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateResidencyTicks::CLK_GATED    147274500                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::OFF 1674469329500                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.committedInsts                  0                       # Number of instructions committed
system.switch_cpus6.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus6.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts                   0                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus6.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus6.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus6.num_mem_refs                    0                       # number of memory refs
system.switch_cpus6.num_load_insts                  0                       # Number of load instructions
system.switch_cpus6.num_store_insts                 0                       # Number of store instructions
system.switch_cpus6.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus6.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus6.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus6.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus6.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus6.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus6.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus6.op_class::total                 0                       # Class of executed instruction
system.switch_cpus7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus7.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus7.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus7.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus7.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus7.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus7.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus7.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus7.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus7.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::mean    101632500                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::min_value    101632500                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::max_value    101632500                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateResidencyTicks::CLK_GATED    101632500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::OFF 1674469329500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.committedInsts                  0                       # Number of instructions committed
system.switch_cpus7.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus7.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                   0                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus7.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus7.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus7.num_mem_refs                    0                       # number of memory refs
system.switch_cpus7.num_load_insts                  0                       # Number of load instructions
system.switch_cpus7.num_store_insts                 0                       # Number of store instructions
system.switch_cpus7.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus7.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus7.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus7.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus7.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus7.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus7.op_class::total                 0                       # Class of executed instruction
system.switch_cpus_10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.dtb.rdAccesses           684978                       # TLB accesses on read requests
system.switch_cpus_10.dtb.wrAccesses           421560                       # TLB accesses on write requests
system.switch_cpus_10.dtb.rdMisses                116                       # TLB misses on read requests
system.switch_cpus_10.dtb.wrMisses                 28                       # TLB misses on write requests
system.switch_cpus_10.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_10.itb.wrAccesses          3037154                       # TLB accesses on write requests
system.switch_cpus_10.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_10.itb.wrMisses                 80                       # TLB misses on write requests
system.switch_cpus_10.numPwrStateTransitions          845                       # Number of power state transitions
system.switch_cpus_10.pwrStateClkGateDist::samples          423                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::mean 3947088985.815603                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::stdev 360429208.093804                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::1000-5e+10          423    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::min_value     48519000                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::max_value   3990683500                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::total          423                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateResidencyTicks::ON   4676351000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.pwrStateResidencyTicks::CLK_GATED 1669618641000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.pwrStateResidencyTicks::OFF 4800371922500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.numCycles            3341155513                       # number of cpu cycles simulated
system.switch_cpus_10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_10.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_10.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_10.committedInsts          2279460                       # Number of instructions committed
system.switch_cpus_10.committedOps            4813714                       # Number of ops (including micro ops) committed
system.switch_cpus_10.num_int_alu_accesses      4704935                       # Number of integer alu accesses
system.switch_cpus_10.num_fp_alu_accesses         4795                       # Number of float alu accesses
system.switch_cpus_10.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_10.num_func_calls           129559                       # number of times a function call or return occured
system.switch_cpus_10.num_conditional_control_insts       341553                       # number of instructions that are conditional controls
system.switch_cpus_10.num_int_insts           4704935                       # number of integer instructions
system.switch_cpus_10.num_fp_insts               4795                       # number of float instructions
system.switch_cpus_10.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_10.num_int_register_reads      9604627                       # number of times the integer registers were read
system.switch_cpus_10.num_int_register_writes      3930683                       # number of times the integer registers were written
system.switch_cpus_10.num_fp_register_reads         8077                       # number of times the floating registers were read
system.switch_cpus_10.num_fp_register_writes         3643                       # number of times the floating registers were written
system.switch_cpus_10.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_10.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_10.num_cc_register_reads      2778806                       # number of times the CC registers were read
system.switch_cpus_10.num_cc_register_writes      1498726                       # number of times the CC registers were written
system.switch_cpus_10.num_mem_refs            1106461                       # number of memory refs
system.switch_cpus_10.num_load_insts           684886                       # Number of load instructions
system.switch_cpus_10.num_store_insts          421575                       # Number of store instructions
system.switch_cpus_10.num_idle_cycles    3331476830.454774                       # Number of idle cycles
system.switch_cpus_10.num_busy_cycles    9678682.545226                       # Number of busy cycles
system.switch_cpus_10.not_idle_fraction      0.002897                       # Percentage of non-idle cycles
system.switch_cpus_10.idle_fraction          0.997103                       # Percentage of idle cycles
system.switch_cpus_10.Branches                 512298                       # Number of branches fetched
system.switch_cpus_10.op_class::No_OpClass        83246      1.73%      1.73% # Class of executed instruction
system.switch_cpus_10.op_class::IntAlu        3569517     74.15%     75.88% # Class of executed instruction
system.switch_cpus_10.op_class::IntMult          8481      0.18%     76.06% # Class of executed instruction
system.switch_cpus_10.op_class::IntDiv          43379      0.90%     76.96% # Class of executed instruction
system.switch_cpus_10.op_class::FloatAdd         3494      0.07%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::FloatCmp            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::FloatCvt            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMult            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMultAcc            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::FloatDiv            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMisc            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::FloatSqrt            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAdd             0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAddAcc            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAlu             0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdCmp             0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdCvt             0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMisc            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMult            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMultAcc            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdShift            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdShiftAcc            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdSqrt            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatAdd            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatAlu            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatCmp            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatCvt            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatDiv            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMisc            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMult            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMultAcc            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatSqrt            0      0.00%     77.03% # Class of executed instruction
system.switch_cpus_10.op_class::MemRead        683399     14.20%     91.23% # Class of executed instruction
system.switch_cpus_10.op_class::MemWrite       421575      8.76%     99.99% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMemRead          642      0.01%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::total         4813733                       # Class of executed instruction
system.switch_cpus_11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.dtb.rdAccesses           551523                       # TLB accesses on read requests
system.switch_cpus_11.dtb.wrAccesses           322054                       # TLB accesses on write requests
system.switch_cpus_11.dtb.rdMisses                 78                       # TLB misses on read requests
system.switch_cpus_11.dtb.wrMisses                 22                       # TLB misses on write requests
system.switch_cpus_11.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_11.itb.wrAccesses          2409991                       # TLB accesses on write requests
system.switch_cpus_11.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_11.itb.wrMisses                 54                       # TLB misses on write requests
system.switch_cpus_11.numPwrStateTransitions          848                       # Number of power state transitions
system.switch_cpus_11.pwrStateClkGateDist::samples          424                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::mean 3934997584.910378                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::stdev 423772985.146680                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::1000-5e+10          424    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::min_value     57514001                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::max_value   3995969500                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::total          424                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateResidencyTicks::ON   3785562498                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.pwrStateResidencyTicks::CLK_GATED 1668438976002                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.pwrStateResidencyTicks::OFF 4802442376000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.numCycles            3347971982                       # number of cpu cycles simulated
system.switch_cpus_11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_11.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_11.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_11.committedInsts          1806580                       # Number of instructions committed
system.switch_cpus_11.committedOps            3796964                       # Number of ops (including micro ops) committed
system.switch_cpus_11.num_int_alu_accesses      3713362                       # Number of integer alu accesses
system.switch_cpus_11.num_fp_alu_accesses          165                       # Number of float alu accesses
system.switch_cpus_11.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_11.num_func_calls            98439                       # number of times a function call or return occured
system.switch_cpus_11.num_conditional_control_insts       275834                       # number of instructions that are conditional controls
system.switch_cpus_11.num_int_insts           3713362                       # number of integer instructions
system.switch_cpus_11.num_fp_insts                165                       # number of float instructions
system.switch_cpus_11.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_11.num_int_register_reads      7565651                       # number of times the integer registers were read
system.switch_cpus_11.num_int_register_writes      3120115                       # number of times the integer registers were written
system.switch_cpus_11.num_fp_register_reads          262                       # number of times the floating registers were read
system.switch_cpus_11.num_fp_register_writes          126                       # number of times the floating registers were written
system.switch_cpus_11.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_11.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_11.num_cc_register_reads      2201984                       # number of times the CC registers were read
system.switch_cpus_11.num_cc_register_writes      1176969                       # number of times the CC registers were written
system.switch_cpus_11.num_mem_refs             873544                       # number of memory refs
system.switch_cpus_11.num_load_insts           551468                       # Number of load instructions
system.switch_cpus_11.num_store_insts          322076                       # Number of store instructions
system.switch_cpus_11.num_idle_cycles    3340403158.033914                       # Number of idle cycles
system.switch_cpus_11.num_busy_cycles    7568823.966086                       # Number of busy cycles
system.switch_cpus_11.not_idle_fraction      0.002261                       # Percentage of non-idle cycles
system.switch_cpus_11.idle_fraction          0.997739                       # Percentage of idle cycles
system.switch_cpus_11.Branches                 407727                       # Number of branches fetched
system.switch_cpus_11.op_class::No_OpClass        66921      1.76%      1.76% # Class of executed instruction
system.switch_cpus_11.op_class::IntAlu        2811423     74.04%     75.81% # Class of executed instruction
system.switch_cpus_11.op_class::IntMult          7940      0.21%     76.02% # Class of executed instruction
system.switch_cpus_11.op_class::IntDiv          37884      1.00%     77.01% # Class of executed instruction
system.switch_cpus_11.op_class::FloatAdd          112      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::FloatCmp            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::FloatCvt            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMult            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMultAcc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::FloatDiv            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMisc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::FloatSqrt            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAdd             0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAddAcc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAlu             0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdCmp             0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdCvt             0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMisc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMult            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMultAcc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdShift            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdShiftAcc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdSqrt            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatAdd            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatAlu            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatCmp            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatCvt            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatDiv            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMisc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMult            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMultAcc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatSqrt            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::MemRead        550587     14.50%     91.52% # Class of executed instruction
system.switch_cpus_11.op_class::MemWrite       322076      8.48%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMemRead           33      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::total         3796976                       # Class of executed instruction
system.switch_cpus_12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.dtb.rdAccesses           590287                       # TLB accesses on read requests
system.switch_cpus_12.dtb.wrAccesses           345430                       # TLB accesses on write requests
system.switch_cpus_12.dtb.rdMisses                 52                       # TLB misses on read requests
system.switch_cpus_12.dtb.wrMisses                  7                       # TLB misses on write requests
system.switch_cpus_12.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_12.itb.wrAccesses          2612423                       # TLB accesses on write requests
system.switch_cpus_12.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_12.itb.wrMisses                 11                       # TLB misses on write requests
system.switch_cpus_12.numPwrStateTransitions          846                       # Number of power state transitions
system.switch_cpus_12.pwrStateClkGateDist::samples          423                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::mean 3945874091.021276                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::stdev 352941038.406782                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::1000-5e+10          423    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::min_value    369867500                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::max_value   3991549000                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::total          423                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateResidencyTicks::ON   4010413998                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.pwrStateResidencyTicks::CLK_GATED 1669104740502                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.pwrStateResidencyTicks::OFF 4801551760000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.numCycles            3346190594                       # number of cpu cycles simulated
system.switch_cpus_12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_12.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_12.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_12.committedInsts          1956734                       # Number of instructions committed
system.switch_cpus_12.committedOps            4100215                       # Number of ops (including micro ops) committed
system.switch_cpus_12.num_int_alu_accesses      4008224                       # Number of integer alu accesses
system.switch_cpus_12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_12.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_12.num_func_calls           104004                       # number of times a function call or return occured
system.switch_cpus_12.num_conditional_control_insts       301965                       # number of instructions that are conditional controls
system.switch_cpus_12.num_int_insts           4008224                       # number of integer instructions
system.switch_cpus_12.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_12.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_12.num_int_register_reads      8179359                       # number of times the integer registers were read
system.switch_cpus_12.num_int_register_writes      3375840                       # number of times the integer registers were written
system.switch_cpus_12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_12.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_12.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_12.num_cc_register_reads      2419053                       # number of times the CC registers were read
system.switch_cpus_12.num_cc_register_writes      1283315                       # number of times the CC registers were written
system.switch_cpus_12.num_mem_refs             935705                       # number of memory refs
system.switch_cpus_12.num_load_insts           590251                       # Number of load instructions
system.switch_cpus_12.num_store_insts          345454                       # Number of store instructions
system.switch_cpus_12.num_idle_cycles    3338176470.131331                       # Number of idle cycles
system.switch_cpus_12.num_busy_cycles    8014123.868669                       # Number of busy cycles
system.switch_cpus_12.not_idle_fraction      0.002395                       # Percentage of non-idle cycles
system.switch_cpus_12.idle_fraction          0.997605                       # Percentage of idle cycles
system.switch_cpus_12.Branches                 441673                       # Number of branches fetched
system.switch_cpus_12.op_class::No_OpClass        76267      1.86%      1.86% # Class of executed instruction
system.switch_cpus_12.op_class::IntAlu        3037827     74.09%     75.95% # Class of executed instruction
system.switch_cpus_12.op_class::IntMult          8105      0.20%     76.15% # Class of executed instruction
system.switch_cpus_12.op_class::IntDiv          43159      1.05%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::FloatAdd            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::FloatCmp            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::FloatCvt            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMult            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMultAcc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::FloatDiv            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMisc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::FloatSqrt            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAdd             0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAddAcc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAlu             0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdCmp             0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdCvt             0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMisc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMult            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMultAcc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdShift            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdShiftAcc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdSqrt            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatAdd            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatAlu            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatCmp            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatCvt            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatDiv            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMisc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMult            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMultAcc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatSqrt            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_12.op_class::MemRead        589405     14.37%     91.57% # Class of executed instruction
system.switch_cpus_12.op_class::MemWrite       345454      8.43%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::total         4100217                       # Class of executed instruction
system.switch_cpus_13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.dtb.rdAccesses           588385                       # TLB accesses on read requests
system.switch_cpus_13.dtb.wrAccesses           343496                       # TLB accesses on write requests
system.switch_cpus_13.dtb.rdMisses                 50                       # TLB misses on read requests
system.switch_cpus_13.dtb.wrMisses                 11                       # TLB misses on write requests
system.switch_cpus_13.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_13.itb.wrAccesses          2593592                       # TLB accesses on write requests
system.switch_cpus_13.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_13.itb.wrMisses                  8                       # TLB misses on write requests
system.switch_cpus_13.numPwrStateTransitions          846                       # Number of power state transitions
system.switch_cpus_13.pwrStateClkGateDist::samples          423                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::mean 3948009096.936170                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::stdev 358895835.833374                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::1000-5e+10          423    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::min_value     96274500                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::max_value   3991556000                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::total          423                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateResidencyTicks::ON   3993202496                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.pwrStateResidencyTicks::CLK_GATED 1670007848004                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.pwrStateResidencyTicks::OFF 4800665864000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.numCycles            3344419002                       # number of cpu cycles simulated
system.switch_cpus_13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_13.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_13.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_13.committedInsts          1942241                       # Number of instructions committed
system.switch_cpus_13.committedOps            4081541                       # Number of ops (including micro ops) committed
system.switch_cpus_13.num_int_alu_accesses      3989709                       # Number of integer alu accesses
system.switch_cpus_13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_13.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_13.num_func_calls           103985                       # number of times a function call or return occured
system.switch_cpus_13.num_conditional_control_insts       301555                       # number of instructions that are conditional controls
system.switch_cpus_13.num_int_insts           3989709                       # number of integer instructions
system.switch_cpus_13.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_13.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_13.num_int_register_reads      8135382                       # number of times the integer registers were read
system.switch_cpus_13.num_int_register_writes      3359657                       # number of times the integer registers were written
system.switch_cpus_13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_13.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_13.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_13.num_cc_register_reads      2413246                       # number of times the CC registers were read
system.switch_cpus_13.num_cc_register_writes      1270304                       # number of times the CC registers were written
system.switch_cpus_13.num_mem_refs             931871                       # number of memory refs
system.switch_cpus_13.num_load_insts           588353                       # Number of load instructions
system.switch_cpus_13.num_store_insts          343518                       # Number of store instructions
system.switch_cpus_13.num_idle_cycles    3336443497.115149                       # Number of idle cycles
system.switch_cpus_13.num_busy_cycles    7975504.884851                       # Number of busy cycles
system.switch_cpus_13.not_idle_fraction      0.002385                       # Percentage of non-idle cycles
system.switch_cpus_13.idle_fraction          0.997615                       # Percentage of idle cycles
system.switch_cpus_13.Branches                 441155                       # Number of branches fetched
system.switch_cpus_13.op_class::No_OpClass        76180      1.87%      1.87% # Class of executed instruction
system.switch_cpus_13.op_class::IntAlu        3023086     74.07%     75.93% # Class of executed instruction
system.switch_cpus_13.op_class::IntMult          8107      0.20%     76.13% # Class of executed instruction
system.switch_cpus_13.op_class::IntDiv          43148      1.06%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::FloatAdd            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::FloatCmp            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::FloatCvt            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMult            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMultAcc            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::FloatDiv            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMisc            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::FloatSqrt            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAdd             0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAddAcc            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAlu             0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdCmp             0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdCvt             0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMisc            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMult            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMultAcc            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdShift            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdShiftAcc            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdSqrt            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatAdd            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatAlu            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatCmp            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatCvt            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatDiv            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMisc            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMult            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMultAcc            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatSqrt            0      0.00%     77.19% # Class of executed instruction
system.switch_cpus_13.op_class::MemRead        587507     14.39%     91.58% # Class of executed instruction
system.switch_cpus_13.op_class::MemWrite       343518      8.42%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::total         4081546                       # Class of executed instruction
system.switch_cpus_14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.dtb.rdAccesses           589061                       # TLB accesses on read requests
system.switch_cpus_14.dtb.wrAccesses           342917                       # TLB accesses on write requests
system.switch_cpus_14.dtb.rdMisses                 54                       # TLB misses on read requests
system.switch_cpus_14.dtb.wrMisses                  2                       # TLB misses on write requests
system.switch_cpus_14.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_14.itb.wrAccesses          2596814                       # TLB accesses on write requests
system.switch_cpus_14.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_14.itb.wrMisses                  7                       # TLB misses on write requests
system.switch_cpus_14.numPwrStateTransitions          848                       # Number of power state transitions
system.switch_cpus_14.pwrStateClkGateDist::samples          424                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::mean 3934188996.478774                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::stdev 439959944.245118                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::1000-5e+10          424    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::min_value     31317004                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::max_value   3991538000                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::total          424                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateResidencyTicks::ON   4008907993                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.pwrStateResidencyTicks::CLK_GATED 1668096134507                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.pwrStateResidencyTicks::OFF 4802561872000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.numCycles            3342644116                       # number of cpu cycles simulated
system.switch_cpus_14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_14.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_14.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_14.committedInsts          1944865                       # Number of instructions committed
system.switch_cpus_14.committedOps            4092810                       # Number of ops (including micro ops) committed
system.switch_cpus_14.num_int_alu_accesses      3999386                       # Number of integer alu accesses
system.switch_cpus_14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_14.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_14.num_func_calls           104604                       # number of times a function call or return occured
system.switch_cpus_14.num_conditional_control_insts       302691                       # number of instructions that are conditional controls
system.switch_cpus_14.num_int_insts           3999386                       # number of integer instructions
system.switch_cpus_14.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_14.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_14.num_int_register_reads      8150899                       # number of times the integer registers were read
system.switch_cpus_14.num_int_register_writes      3368516                       # number of times the integer registers were written
system.switch_cpus_14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_14.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_14.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_14.num_cc_register_reads      2421190                       # number of times the CC registers were read
system.switch_cpus_14.num_cc_register_writes      1272512                       # number of times the CC registers were written
system.switch_cpus_14.num_mem_refs             932011                       # number of memory refs
system.switch_cpus_14.num_load_insts           589038                       # Number of load instructions
system.switch_cpus_14.num_store_insts          342973                       # Number of store instructions
system.switch_cpus_14.num_idle_cycles    3334641492.246197                       # Number of idle cycles
system.switch_cpus_14.num_busy_cycles    8002623.753803                       # Number of busy cycles
system.switch_cpus_14.not_idle_fraction      0.002394                       # Percentage of non-idle cycles
system.switch_cpus_14.idle_fraction          0.997606                       # Percentage of idle cycles
system.switch_cpus_14.Branches                 443057                       # Number of branches fetched
system.switch_cpus_14.op_class::No_OpClass        76598      1.87%      1.87% # Class of executed instruction
system.switch_cpus_14.op_class::IntAlu        3033796     74.12%     76.00% # Class of executed instruction
system.switch_cpus_14.op_class::IntMult          7954      0.19%     76.19% # Class of executed instruction
system.switch_cpus_14.op_class::IntDiv          43302      1.06%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::FloatAdd            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::FloatCmp            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::FloatCvt            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMult            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMultAcc            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::FloatDiv            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMisc            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::FloatSqrt            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAdd             0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAddAcc            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAlu             0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdCmp             0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdCvt             0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMisc            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMult            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMultAcc            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdShift            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdShiftAcc            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdSqrt            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatAdd            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatAlu            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatCmp            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatCvt            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatDiv            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMisc            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMult            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMultAcc            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatSqrt            0      0.00%     77.25% # Class of executed instruction
system.switch_cpus_14.op_class::MemRead        588190     14.37%     91.62% # Class of executed instruction
system.switch_cpus_14.op_class::MemWrite       342973      8.38%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::total         4092813                       # Class of executed instruction
system.switch_cpus_15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.dtb.rdAccesses           539100                       # TLB accesses on read requests
system.switch_cpus_15.dtb.wrAccesses           312747                       # TLB accesses on write requests
system.switch_cpus_15.dtb.rdMisses                 53                       # TLB misses on read requests
system.switch_cpus_15.dtb.wrMisses                  4                       # TLB misses on write requests
system.switch_cpus_15.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_15.itb.wrAccesses          2345193                       # TLB accesses on write requests
system.switch_cpus_15.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_15.itb.wrMisses                  8                       # TLB misses on write requests
system.switch_cpus_15.numPwrStateTransitions          848                       # Number of power state transitions
system.switch_cpus_15.pwrStateClkGateDist::samples          424                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::mean 3934962641.525943                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::stdev 428939711.090591                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::1000-5e+10          424    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::min_value     23535500                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::max_value   3995959500                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::total          424                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateResidencyTicks::ON   3632751493                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.pwrStateResidencyTicks::CLK_GATED 1668424160007                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.pwrStateResidencyTicks::OFF 4802610003000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.numCycles            3348870942                       # number of cpu cycles simulated
system.switch_cpus_15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_15.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_15.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_15.committedInsts          1756926                       # Number of instructions committed
system.switch_cpus_15.committedOps            3707125                       # Number of ops (including micro ops) committed
system.switch_cpus_15.num_int_alu_accesses      3625262                       # Number of integer alu accesses
system.switch_cpus_15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_15.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_15.num_func_calls            96213                       # number of times a function call or return occured
system.switch_cpus_15.num_conditional_control_insts       269885                       # number of instructions that are conditional controls
system.switch_cpus_15.num_int_insts           3625262                       # number of integer instructions
system.switch_cpus_15.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_15.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_15.num_int_register_reads      7383810                       # number of times the integer registers were read
system.switch_cpus_15.num_int_register_writes      3050232                       # number of times the integer registers were written
system.switch_cpus_15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_15.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_15.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_15.num_cc_register_reads      2161334                       # number of times the CC registers were read
system.switch_cpus_15.num_cc_register_writes      1147386                       # number of times the CC registers were written
system.switch_cpus_15.num_mem_refs             851843                       # number of memory refs
system.switch_cpus_15.num_load_insts           539068                       # Number of load instructions
system.switch_cpus_15.num_store_insts          312775                       # Number of store instructions
system.switch_cpus_15.num_idle_cycles    3341605696.900010                       # Number of idle cycles
system.switch_cpus_15.num_busy_cycles    7265245.099990                       # Number of busy cycles
system.switch_cpus_15.not_idle_fraction      0.002169                       # Percentage of non-idle cycles
system.switch_cpus_15.idle_fraction          0.997831                       # Percentage of idle cycles
system.switch_cpus_15.Branches                 398747                       # Number of branches fetched
system.switch_cpus_15.op_class::No_OpClass        66658      1.80%      1.80% # Class of executed instruction
system.switch_cpus_15.op_class::IntAlu        2743736     74.01%     75.81% # Class of executed instruction
system.switch_cpus_15.op_class::IntMult          7609      0.21%     76.02% # Class of executed instruction
system.switch_cpus_15.op_class::IntDiv          38129      1.03%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::FloatAdd            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::FloatCmp            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::FloatCvt            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMult            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMultAcc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::FloatDiv            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMisc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::FloatSqrt            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAdd             0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAddAcc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAlu             0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdCmp             0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdCvt             0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMisc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMult            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMultAcc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdShift            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdShiftAcc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdSqrt            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatAdd            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatAlu            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatCmp            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatCvt            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatDiv            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMisc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMult            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMultAcc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatSqrt            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::MemRead        538220     14.52%     91.56% # Class of executed instruction
system.switch_cpus_15.op_class::MemWrite       312775      8.44%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::total         3707127                       # Class of executed instruction
system.switch_cpus_16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.dtb.rdAccesses        333344726                       # TLB accesses on read requests
system.switch_cpus_16.dtb.wrAccesses           114270                       # TLB accesses on write requests
system.switch_cpus_16.dtb.rdMisses                 57                       # TLB misses on read requests
system.switch_cpus_16.dtb.wrMisses                  4                       # TLB misses on write requests
system.switch_cpus_16.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_16.itb.wrAccesses       1333322352                       # TLB accesses on write requests
system.switch_cpus_16.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_16.itb.wrMisses                 18                       # TLB misses on write requests
system.switch_cpus_16.numPwrStateTransitions           13                       # Number of power state transitions
system.switch_cpus_16.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::mean 1220409250.500000                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::stdev 781108211.653860                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::min_value    152756503                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::max_value   2172550000                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::total            6                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateResidencyTicks::ON 1667032082997                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.pwrStateResidencyTicks::CLK_GATED   7322455503                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.pwrStateResidencyTicks::OFF 4800312376000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.numCycles            3348938659                       # number of cpu cycles simulated
system.switch_cpus_16.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_16.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_16.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_16.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_16.committedInsts       1000000001                       # Number of instructions committed
system.switch_cpus_16.committedOps         2333207963                       # Number of ops (including micro ops) committed
system.switch_cpus_16.num_int_alu_accesses   2000059193                       # Number of integer alu accesses
system.switch_cpus_16.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_16.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_16.num_func_calls            38121                       # number of times a function call or return occured
system.switch_cpus_16.num_conditional_control_insts    333209088                       # number of instructions that are conditional controls
system.switch_cpus_16.num_int_insts        2000059193                       # number of integer instructions
system.switch_cpus_16.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_16.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_16.num_int_register_reads   4000143410                       # number of times the integer registers were read
system.switch_cpus_16.num_int_register_writes   1666702122                       # number of times the integer registers were written
system.switch_cpus_16.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_16.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_16.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_16.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_16.num_cc_register_reads   1666235206                       # number of times the CC registers were read
system.switch_cpus_16.num_cc_register_writes    666645411                       # number of times the CC registers were written
system.switch_cpus_16.num_mem_refs          333458981                       # number of memory refs
system.switch_cpus_16.num_load_insts        333344684                       # Number of load instructions
system.switch_cpus_16.num_store_insts          114297                       # Number of store instructions
system.switch_cpus_16.num_idle_cycles    14925419.024842                       # Number of idle cycles
system.switch_cpus_16.num_busy_cycles    3334013239.975158                       # Number of busy cycles
system.switch_cpus_16.not_idle_fraction      0.995543                       # Percentage of non-idle cycles
system.switch_cpus_16.idle_fraction          0.004457                       # Percentage of idle cycles
system.switch_cpus_16.Branches              333257383                       # Number of branches fetched
system.switch_cpus_16.op_class::No_OpClass         9190      0.00%      0.00% # Class of executed instruction
system.switch_cpus_16.op_class::IntAlu     1999733379     85.71%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::IntMult          5692      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::IntDiv            735      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatAdd            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatCmp            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatCvt            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMult            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMultAcc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatDiv            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMisc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatSqrt            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAdd             0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAddAcc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAlu             0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdCmp             0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdCvt             0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMisc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMult            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMultAcc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdShift            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdShiftAcc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdSqrt            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatAdd            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatAlu            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatCmp            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatCvt            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatDiv            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMisc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMult            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMultAcc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatSqrt            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::MemRead     333344672     14.29%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::MemWrite       114297      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::total      2333207965                       # Class of executed instruction
system.switch_cpus_17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.dtb.rdAccesses           574954                       # TLB accesses on read requests
system.switch_cpus_17.dtb.wrAccesses           334187                       # TLB accesses on write requests
system.switch_cpus_17.dtb.rdMisses                 51                       # TLB misses on read requests
system.switch_cpus_17.dtb.wrMisses                  4                       # TLB misses on write requests
system.switch_cpus_17.itb.walker.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_17.itb.wrAccesses          2522845                       # TLB accesses on write requests
system.switch_cpus_17.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_17.itb.wrMisses                  7                       # TLB misses on write requests
system.switch_cpus_17.numPwrStateTransitions          846                       # Number of power state transitions
system.switch_cpus_17.pwrStateClkGateDist::samples          423                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::mean 3947150066.217494                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::stdev 347222873.298813                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::1000-5e+10          423    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::min_value    115354504                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::max_value   3991542000                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::total          423                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateResidencyTicks::ON   3897988490                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.pwrStateResidencyTicks::CLK_GATED 1669644478010                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.pwrStateResidencyTicks::OFF 4801124448000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.numCycles            3345336056                       # number of cpu cycles simulated
system.switch_cpus_17.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_17.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_17.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_17.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_17.committedInsts          1888413                       # Number of instructions committed
system.switch_cpus_17.committedOps            3989181                       # Number of ops (including micro ops) committed
system.switch_cpus_17.num_int_alu_accesses      3898638                       # Number of integer alu accesses
system.switch_cpus_17.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_17.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_17.num_func_calls           101787                       # number of times a function call or return occured
system.switch_cpus_17.num_conditional_control_insts       295598                       # number of instructions that are conditional controls
system.switch_cpus_17.num_int_insts           3898638                       # number of integer instructions
system.switch_cpus_17.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_17.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_17.num_int_register_reads      7943472                       # number of times the integer registers were read
system.switch_cpus_17.num_int_register_writes      3286308                       # number of times the integer registers were written
system.switch_cpus_17.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_17.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_17.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_17.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_17.num_cc_register_reads      2369266                       # number of times the CC registers were read
system.switch_cpus_17.num_cc_register_writes      1235482                       # number of times the CC registers were written
system.switch_cpus_17.num_mem_refs             909116                       # number of memory refs
system.switch_cpus_17.num_load_insts           574916                       # Number of load instructions
system.switch_cpus_17.num_store_insts          334200                       # Number of store instructions
system.switch_cpus_17.num_idle_cycles    3337548584.452106                       # Number of idle cycles
system.switch_cpus_17.num_busy_cycles    7787471.547894                       # Number of busy cycles
system.switch_cpus_17.not_idle_fraction      0.002328                       # Percentage of non-idle cycles
system.switch_cpus_17.idle_fraction          0.997672                       # Percentage of idle cycles
system.switch_cpus_17.Branches                 432768                       # Number of branches fetched
system.switch_cpus_17.op_class::No_OpClass        75899      1.90%      1.90% # Class of executed instruction
system.switch_cpus_17.op_class::IntAlu        2953911     74.05%     75.95% # Class of executed instruction
system.switch_cpus_17.op_class::IntMult          7709      0.19%     76.14% # Class of executed instruction
system.switch_cpus_17.op_class::IntDiv          43393      1.09%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::FloatAdd            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::FloatCmp            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::FloatCvt            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMult            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMultAcc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::FloatDiv            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMisc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::FloatSqrt            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAdd             0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAddAcc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAlu             0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdCmp             0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdCvt             0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMisc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMult            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMultAcc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdShift            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdShiftAcc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdSqrt            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatAdd            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatAlu            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatCmp            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatCvt            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatDiv            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMisc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMult            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMultAcc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatSqrt            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_17.op_class::MemRead        574070     14.39%     91.62% # Class of executed instruction
system.switch_cpus_17.op_class::MemWrite       334200      8.38%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::total         3989182                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       505192                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       135215                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       310167                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            686                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          594                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           92                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6474666914500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                158                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            259290                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3685                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3685                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        43503                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        99759                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           72004                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           23437                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          23437                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10288                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10288                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         99759                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       159405                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         5158                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          129                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        60939                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        66753                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side          719                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side          841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        36366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        50574                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side          411                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side          508                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        36657                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        53398                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side           63                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        35760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        54727                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side           43                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side          281                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        39420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        53154                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb_walker_cache.mem_side::system.l2.cpu_side           35                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb_walker_cache.mem_side::system.l2.cpu_side          251                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        34077                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side        47619                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb_walker_cache.mem_side::system.l2.cpu_side           38                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb_walker_cache.mem_side::system.l2.cpu_side          233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        21945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        12850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb_walker_cache.mem_side::system.l2.cpu_side          138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb_walker_cache.mem_side::system.l2.cpu_side          282                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side        34113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side        49288                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb_walker_cache.mem_side::system.l2.cpu_side           30                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb_walker_cache.mem_side::system.l2.cpu_side          230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                691993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2600064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1354180                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side         9536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side        14336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1551616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       953704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side         8064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1564032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       920156                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         4608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1525760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       949840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side         5056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      1681920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       901122                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb_walker_cache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb_walker_cache.mem_side::system.l2.cpu_side         4608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      1453952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       824806                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb_walker_cache.mem_side::system.l2.cpu_side          192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb_walker_cache.mem_side::system.l2.cpu_side         4224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       936320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side       180970                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb_walker_cache.mem_side::system.l2.cpu_side         1472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb_walker_cache.mem_side::system.l2.cpu_side         5184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      1455488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side       846140                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb_walker_cache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb_walker_cache.mem_side::system.l2.cpu_side         4672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               19766950                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          122223                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6665216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           304727                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.784850                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.814191                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  74336     24.39%     24.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  86234     28.30%     52.69% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  32854     10.78%     63.47% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   8158      2.68%     66.15% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   6107      2.00%     68.16% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   4550      1.49%     69.65% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  26132      8.58%     78.22% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  65755     21.58%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::8                     63      0.02%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::9                     21      0.01%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::10                    92      0.03%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::11                    20      0.01%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::12                    39      0.01%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::13                    65      0.02%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::14                    77      0.03%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::15                    76      0.02%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::16                    14      0.00%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::17                    52      0.02%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::18                    82      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             18                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             304727                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          397242000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           223476                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          30157993                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          40461496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            409500                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy            507000                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          18185994                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          34383497                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy            291000                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy            319500                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          18328500                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          37231000                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy            46500                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           148500                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy         17880998                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy         38081000                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy            33000                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy           168000                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy         19710998                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy         37182999                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy            27000                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy           148500                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy         17038999                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy         33088499                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy            33000                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy           138000                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy         10973498                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy         10207999                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy            90000                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy           162000                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy         17057498                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy         34507500                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy            27000                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy           132000                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
