# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sqrt.srcs/sources_1/new/CAS.vhd" \
"../../../../sqrt.srcs/sources_1/new/FA.vhd" \
"../../../../sqrt.srcs/sim_1/new/CAStb.vhd" \

# Do not sort compile order
nosort
