#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: byte_controller.bit_controller.c_state[14].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : sda_padoen_o.D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.c_state[14].C[0] (dffrn)                                                 1.338     1.338
byte_controller.bit_controller.c_state[14].Q[0] (dffrn) [clock-to-output]                               0.124     1.462
$abc$3685$new_n354.in[0] (.names)                                                                       1.338     2.800
$abc$3685$new_n354.out[0] (.names)                                                                      0.261     3.061
$abc$3685$new_n371.in[0] (.names)                                                                       1.338     4.398
$abc$3685$new_n371.out[0] (.names)                                                                      0.261     4.659
$abc$3685$new_n542.in[2] (.names)                                                                       1.338     5.997
$abc$3685$new_n542.out[0] (.names)                                                                      0.261     6.258
$abc$3685$flatten\byte_controller.\bit_controller.$0\sda_oen[0:0].in[2] (.names)                        1.338     7.596
$abc$3685$flatten\byte_controller.\bit_controller.$0\sda_oen[0:0].out[0] (.names)                       0.261     7.857
sda_padoen_o.D[0] (dffsn)                                                                               1.338     9.195
data arrival time                                                                                                 9.195

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
sda_padoen_o.C[0] (dffsn)                                                                               1.338     1.338
clock uncertainty                                                                                       0.000     1.338
cell setup time                                                                                        -0.066     1.272
data required time                                                                                                1.272
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                1.272
data arrival time                                                                                                -9.195
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -7.923


#Path 2
Startpoint: byte_controller.bit_controller.c_state[14].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[16].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[14].C[0] (dffrn)                                                      1.338     1.338
byte_controller.bit_controller.c_state[14].Q[0] (dffrn) [clock-to-output]                                    0.124     1.462
$abc$3685$new_n354.in[0] (.names)                                                                            1.338     2.800
$abc$3685$new_n354.out[0] (.names)                                                                           0.261     3.061
$abc$3685$new_n371.in[0] (.names)                                                                            1.338     4.398
$abc$3685$new_n371.out[0] (.names)                                                                           0.261     4.659
$abc$3685$new_n367.in[0] (.names)                                                                            1.338     5.997
$abc$3685$new_n367.out[0] (.names)                                                                           0.261     6.258
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][16].in[5] (.names)                        1.338     7.596
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][16].out[0] (.names)                       0.261     7.857
byte_controller.bit_controller.c_state[16].D[0] (dffrn)                                                      1.338     9.195
data arrival time                                                                                                      9.195

clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[16].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                            0.000     1.338
cell setup time                                                                                             -0.066     1.272
data required time                                                                                                     1.272
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     1.272
data arrival time                                                                                                     -9.195
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -7.923


#Path 3
Startpoint: byte_controller.bit_controller.c_state[14].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[12].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[14].C[0] (dffrn)                                                      1.338     1.338
byte_controller.bit_controller.c_state[14].Q[0] (dffrn) [clock-to-output]                                    0.124     1.462
$abc$3685$new_n354.in[0] (.names)                                                                            1.338     2.800
$abc$3685$new_n354.out[0] (.names)                                                                           0.261     3.061
$abc$3685$new_n371.in[0] (.names)                                                                            1.338     4.398
$abc$3685$new_n371.out[0] (.names)                                                                           0.261     4.659
$abc$3685$new_n367.in[0] (.names)                                                                            1.338     5.997
$abc$3685$new_n367.out[0] (.names)                                                                           0.261     6.258
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][12].in[3] (.names)                        1.338     7.596
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][12].out[0] (.names)                       0.235     7.831
byte_controller.bit_controller.c_state[12].D[0] (dffrn)                                                      1.338     9.169
data arrival time                                                                                                      9.169

clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[12].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                            0.000     1.338
cell setup time                                                                                             -0.066     1.272
data required time                                                                                                     1.272
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     1.272
data arrival time                                                                                                     -9.169
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -7.897


#Path 4
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[13].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                       1.338     1.338
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                     0.124     1.462
$abc$3685$new_n438.in[0] (.names)                                                                        1.338     2.800
$abc$3685$new_n438.out[0] (.names)                                                                       0.261     3.061
$abc$3685$new_n437.in[0] (.names)                                                                        1.338     4.398
$abc$3685$new_n437.out[0] (.names)                                                                       0.261     4.659
$abc$3685$new_n436.in[0] (.names)                                                                        1.338     5.997
$abc$3685$new_n436.out[0] (.names)                                                                       0.235     6.232
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][13].in[4] (.names)                        1.338     7.570
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][13].out[0] (.names)                       0.261     7.831
byte_controller.bit_controller.cnt[13].D[0] (dffrn)                                                      1.338     9.169
data arrival time                                                                                                  9.169

clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[13].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                        0.000     1.338
cell setup time                                                                                         -0.066     1.272
data required time                                                                                                 1.272
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 1.272
data arrival time                                                                                                 -9.169
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -7.897


#Path 5
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[12].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                       1.338     1.338
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                     0.124     1.462
$abc$3685$new_n438.in[0] (.names)                                                                        1.338     2.800
$abc$3685$new_n438.out[0] (.names)                                                                       0.261     3.061
$abc$3685$new_n437.in[0] (.names)                                                                        1.338     4.398
$abc$3685$new_n437.out[0] (.names)                                                                       0.261     4.659
$abc$3685$new_n436.in[0] (.names)                                                                        1.338     5.997
$abc$3685$new_n436.out[0] (.names)                                                                       0.235     6.232
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][12].in[4] (.names)                        1.338     7.570
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][12].out[0] (.names)                       0.261     7.831
byte_controller.bit_controller.cnt[12].D[0] (dffrn)                                                      1.338     9.169
data arrival time                                                                                                  9.169

clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[12].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                        0.000     1.338
cell setup time                                                                                         -0.066     1.272
data required time                                                                                                 1.272
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 1.272
data arrival time                                                                                                 -9.169
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -7.897


#Path 6
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[11].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                       1.338     1.338
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                     0.124     1.462
$abc$3685$new_n438.in[0] (.names)                                                                        1.338     2.800
$abc$3685$new_n438.out[0] (.names)                                                                       0.261     3.061
$abc$3685$new_n437.in[0] (.names)                                                                        1.338     4.398
$abc$3685$new_n437.out[0] (.names)                                                                       0.261     4.659
$abc$3685$new_n436.in[0] (.names)                                                                        1.338     5.997
$abc$3685$new_n436.out[0] (.names)                                                                       0.235     6.232
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][11].in[4] (.names)                        1.338     7.570
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][11].out[0] (.names)                       0.261     7.831
byte_controller.bit_controller.cnt[11].D[0] (dffrn)                                                      1.338     9.169
data arrival time                                                                                                  9.169

clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[11].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                        0.000     1.338
cell setup time                                                                                         -0.066     1.272
data required time                                                                                                 1.272
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 1.272
data arrival time                                                                                                 -9.169
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -7.897


#Path 7
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[15].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                       1.338     1.338
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                     0.124     1.462
$abc$3685$new_n438.in[0] (.names)                                                                        1.338     2.800
$abc$3685$new_n438.out[0] (.names)                                                                       0.261     3.061
$abc$3685$new_n437.in[0] (.names)                                                                        1.338     4.398
$abc$3685$new_n437.out[0] (.names)                                                                       0.261     4.659
$abc$3685$new_n436.in[0] (.names)                                                                        1.338     5.997
$abc$3685$new_n436.out[0] (.names)                                                                       0.235     6.232
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][15].in[5] (.names)                        1.338     7.570
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][15].out[0] (.names)                       0.261     7.831
byte_controller.bit_controller.cnt[15].D[0] (dffrn)                                                      1.338     9.169
data arrival time                                                                                                  9.169

clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[15].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                        0.000     1.338
cell setup time                                                                                         -0.066     1.272
data required time                                                                                                 1.272
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 1.272
data arrival time                                                                                                 -9.169
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -7.897


#Path 8
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[10].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                       1.338     1.338
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                     0.124     1.462
$abc$3685$new_n438.in[0] (.names)                                                                        1.338     2.800
$abc$3685$new_n438.out[0] (.names)                                                                       0.261     3.061
$abc$3685$new_n437.in[0] (.names)                                                                        1.338     4.398
$abc$3685$new_n437.out[0] (.names)                                                                       0.261     4.659
$abc$3685$new_n436.in[0] (.names)                                                                        1.338     5.997
$abc$3685$new_n436.out[0] (.names)                                                                       0.235     6.232
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][10].in[4] (.names)                        1.338     7.570
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][10].out[0] (.names)                       0.261     7.831
byte_controller.bit_controller.cnt[10].D[0] (dffrn)                                                      1.338     9.169
data arrival time                                                                                                  9.169

clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[10].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                        0.000     1.338
cell setup time                                                                                         -0.066     1.272
data required time                                                                                                 1.272
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 1.272
data arrival time                                                                                                 -9.169
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -7.897


#Path 9
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[9].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                      1.338     1.338
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                    0.124     1.462
$abc$3685$new_n438.in[0] (.names)                                                                       1.338     2.800
$abc$3685$new_n438.out[0] (.names)                                                                      0.261     3.061
$abc$3685$new_n437.in[0] (.names)                                                                       1.338     4.398
$abc$3685$new_n437.out[0] (.names)                                                                      0.261     4.659
$abc$3685$new_n436.in[0] (.names)                                                                       1.338     5.997
$abc$3685$new_n436.out[0] (.names)                                                                      0.235     6.232
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][9].in[4] (.names)                        1.338     7.570
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][9].out[0] (.names)                       0.261     7.831
byte_controller.bit_controller.cnt[9].D[0] (dffrn)                                                      1.338     9.169
data arrival time                                                                                                 9.169

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[9].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                       0.000     1.338
cell setup time                                                                                        -0.066     1.272
data required time                                                                                                1.272
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                1.272
data arrival time                                                                                                -9.169
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -7.897


#Path 10
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[8].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                      1.338     1.338
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                    0.124     1.462
$abc$3685$new_n438.in[0] (.names)                                                                       1.338     2.800
$abc$3685$new_n438.out[0] (.names)                                                                      0.261     3.061
$abc$3685$new_n437.in[0] (.names)                                                                       1.338     4.398
$abc$3685$new_n437.out[0] (.names)                                                                      0.261     4.659
$abc$3685$new_n436.in[0] (.names)                                                                       1.338     5.997
$abc$3685$new_n436.out[0] (.names)                                                                      0.235     6.232
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][8].in[4] (.names)                        1.338     7.570
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][8].out[0] (.names)                       0.261     7.831
byte_controller.bit_controller.cnt[8].D[0] (dffrn)                                                      1.338     9.169
data arrival time                                                                                                 9.169

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[8].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                       0.000     1.338
cell setup time                                                                                        -0.066     1.272
data required time                                                                                                1.272
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                1.272
data arrival time                                                                                                -9.169
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -7.897


#Path 11
Startpoint: byte_controller.bit_controller.c_state[14].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[4].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[14].C[0] (dffrn)                                                     1.338     1.338
byte_controller.bit_controller.c_state[14].Q[0] (dffrn) [clock-to-output]                                   0.124     1.462
$abc$3685$new_n354.in[0] (.names)                                                                           1.338     2.800
$abc$3685$new_n354.out[0] (.names)                                                                          0.261     3.061
$abc$3685$new_n371.in[0] (.names)                                                                           1.338     4.398
$abc$3685$new_n371.out[0] (.names)                                                                          0.261     4.659
$abc$3685$new_n367.in[0] (.names)                                                                           1.338     5.997
$abc$3685$new_n367.out[0] (.names)                                                                          0.261     6.258
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][4].in[3] (.names)                        1.338     7.596
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][4].out[0] (.names)                       0.235     7.831
byte_controller.bit_controller.c_state[4].D[0] (dffrn)                                                      1.338     9.169
data arrival time                                                                                                     9.169

clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[4].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                           0.000     1.338
cell setup time                                                                                            -0.066     1.272
data required time                                                                                                    1.272
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    1.272
data arrival time                                                                                                    -9.169
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -7.897


#Path 12
Startpoint: byte_controller.bit_controller.c_state[14].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[8].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[14].C[0] (dffrn)                                                     1.338     1.338
byte_controller.bit_controller.c_state[14].Q[0] (dffrn) [clock-to-output]                                   0.124     1.462
$abc$3685$new_n354.in[0] (.names)                                                                           1.338     2.800
$abc$3685$new_n354.out[0] (.names)                                                                          0.261     3.061
$abc$3685$new_n371.in[0] (.names)                                                                           1.338     4.398
$abc$3685$new_n371.out[0] (.names)                                                                          0.261     4.659
$abc$3685$new_n367.in[0] (.names)                                                                           1.338     5.997
$abc$3685$new_n367.out[0] (.names)                                                                          0.261     6.258
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][8].in[4] (.names)                        1.338     7.596
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][8].out[0] (.names)                       0.235     7.831
byte_controller.bit_controller.c_state[8].D[0] (dffrn)                                                      1.338     9.169
data arrival time                                                                                                     9.169

clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[8].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                           0.000     1.338
cell setup time                                                                                            -0.066     1.272
data required time                                                                                                    1.272
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    1.272
data arrival time                                                                                                    -9.169
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -7.897


#Path 13
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[7].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                      1.338     1.338
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                    0.124     1.462
$abc$3685$new_n438.in[0] (.names)                                                                       1.338     2.800
$abc$3685$new_n438.out[0] (.names)                                                                      0.261     3.061
$abc$3685$new_n437.in[0] (.names)                                                                       1.338     4.398
$abc$3685$new_n437.out[0] (.names)                                                                      0.261     4.659
$abc$3685$new_n436.in[0] (.names)                                                                       1.338     5.997
$abc$3685$new_n436.out[0] (.names)                                                                      0.235     6.232
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][7].in[4] (.names)                        1.338     7.570
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][7].out[0] (.names)                       0.261     7.831
byte_controller.bit_controller.cnt[7].D[0] (dffrn)                                                      1.338     9.169
data arrival time                                                                                                 9.169

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[7].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                       0.000     1.338
cell setup time                                                                                        -0.066     1.272
data required time                                                                                                1.272
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                1.272
data arrival time                                                                                                -9.169
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -7.897


#Path 14
Startpoint: byte_controller.bit_controller.c_state[14].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[10].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[14].C[0] (dffrn)                                                      1.338     1.338
byte_controller.bit_controller.c_state[14].Q[0] (dffrn) [clock-to-output]                                    0.124     1.462
$abc$3685$new_n354.in[0] (.names)                                                                            1.338     2.800
$abc$3685$new_n354.out[0] (.names)                                                                           0.261     3.061
$abc$3685$new_n371.in[0] (.names)                                                                            1.338     4.398
$abc$3685$new_n371.out[0] (.names)                                                                           0.261     4.659
$abc$3685$new_n367.in[0] (.names)                                                                            1.338     5.997
$abc$3685$new_n367.out[0] (.names)                                                                           0.261     6.258
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][10].in[4] (.names)                        1.338     7.596
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][10].out[0] (.names)                       0.235     7.831
byte_controller.bit_controller.c_state[10].D[0] (dffrn)                                                      1.338     9.169
data arrival time                                                                                                      9.169

clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[10].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                            0.000     1.338
cell setup time                                                                                             -0.066     1.272
data required time                                                                                                     1.272
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     1.272
data arrival time                                                                                                     -9.169
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -7.897


#Path 15
Startpoint: byte_controller.bit_controller.c_state[14].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[11].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[14].C[0] (dffrn)                                                      1.338     1.338
byte_controller.bit_controller.c_state[14].Q[0] (dffrn) [clock-to-output]                                    0.124     1.462
$abc$3685$new_n354.in[0] (.names)                                                                            1.338     2.800
$abc$3685$new_n354.out[0] (.names)                                                                           0.261     3.061
$abc$3685$new_n371.in[0] (.names)                                                                            1.338     4.398
$abc$3685$new_n371.out[0] (.names)                                                                           0.261     4.659
$abc$3685$new_n367.in[0] (.names)                                                                            1.338     5.997
$abc$3685$new_n367.out[0] (.names)                                                                           0.261     6.258
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][11].in[2] (.names)                        1.338     7.596
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][11].out[0] (.names)                       0.235     7.831
byte_controller.bit_controller.c_state[11].D[0] (dffrn)                                                      1.338     9.169
data arrival time                                                                                                      9.169

clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[11].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                            0.000     1.338
cell setup time                                                                                             -0.066     1.272
data required time                                                                                                     1.272
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     1.272
data arrival time                                                                                                     -9.169
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -7.897


#Path 16
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[6].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                      1.338     1.338
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                    0.124     1.462
$abc$3685$new_n438.in[0] (.names)                                                                       1.338     2.800
$abc$3685$new_n438.out[0] (.names)                                                                      0.261     3.061
$abc$3685$new_n437.in[0] (.names)                                                                       1.338     4.398
$abc$3685$new_n437.out[0] (.names)                                                                      0.261     4.659
$abc$3685$new_n436.in[0] (.names)                                                                       1.338     5.997
$abc$3685$new_n436.out[0] (.names)                                                                      0.235     6.232
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][6].in[4] (.names)                        1.338     7.570
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][6].out[0] (.names)                       0.261     7.831
byte_controller.bit_controller.cnt[6].D[0] (dffrn)                                                      1.338     9.169
data arrival time                                                                                                 9.169

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[6].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                       0.000     1.338
cell setup time                                                                                        -0.066     1.272
data required time                                                                                                1.272
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                1.272
data arrival time                                                                                                -9.169
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -7.897


#Path 17
Startpoint: byte_controller.bit_controller.c_state[14].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.sda_chk.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.c_state[14].C[0] (dffrn)                                                 1.338     1.338
byte_controller.bit_controller.c_state[14].Q[0] (dffrn) [clock-to-output]                               0.124     1.462
$abc$3685$new_n354.in[0] (.names)                                                                       1.338     2.800
$abc$3685$new_n354.out[0] (.names)                                                                      0.261     3.061
$abc$3685$new_n364.in[0] (.names)                                                                       1.338     4.398
$abc$3685$new_n364.out[0] (.names)                                                                      0.261     4.659
$abc$3685$new_n357.in[0] (.names)                                                                       1.338     5.997
$abc$3685$new_n357.out[0] (.names)                                                                      0.261     6.258
$abc$3685$flatten\byte_controller.\bit_controller.$0\sda_chk[0:0].in[3] (.names)                        1.338     7.596
$abc$3685$flatten\byte_controller.\bit_controller.$0\sda_chk[0:0].out[0] (.names)                       0.235     7.831
byte_controller.bit_controller.sda_chk.D[0] (dffrn)                                                     1.338     9.169
data arrival time                                                                                                 9.169

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.sda_chk.C[0] (dffrn)                                                     1.338     1.338
clock uncertainty                                                                                       0.000     1.338
cell setup time                                                                                        -0.066     1.272
data required time                                                                                                1.272
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                1.272
data arrival time                                                                                                -9.169
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -7.897


#Path 18
Startpoint: byte_controller.bit_controller.c_state[14].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : scl_padoen_o.D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.c_state[14].C[0] (dffrn)                                                 1.338     1.338
byte_controller.bit_controller.c_state[14].Q[0] (dffrn) [clock-to-output]                               0.124     1.462
$abc$3685$new_n354.in[0] (.names)                                                                       1.338     2.800
$abc$3685$new_n354.out[0] (.names)                                                                      0.261     3.061
$abc$3685$new_n371.in[0] (.names)                                                                       1.338     4.398
$abc$3685$new_n371.out[0] (.names)                                                                      0.261     4.659
$abc$3685$new_n423.in[0] (.names)                                                                       1.338     5.997
$abc$3685$new_n423.out[0] (.names)                                                                      0.235     6.232
$abc$3685$flatten\byte_controller.\bit_controller.$0\scl_oen[0:0].in[3] (.names)                        1.338     7.570
$abc$3685$flatten\byte_controller.\bit_controller.$0\scl_oen[0:0].out[0] (.names)                       0.261     7.831
scl_padoen_o.D[0] (dffsn)                                                                               1.338     9.169
data arrival time                                                                                                 9.169

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
scl_padoen_o.C[0] (dffsn)                                                                               1.338     1.338
clock uncertainty                                                                                       0.000     1.338
cell setup time                                                                                        -0.066     1.272
data required time                                                                                                1.272
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                1.272
data arrival time                                                                                                -9.169
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -7.897


#Path 19
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[5].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                      1.338     1.338
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                    0.124     1.462
$abc$3685$new_n438.in[0] (.names)                                                                       1.338     2.800
$abc$3685$new_n438.out[0] (.names)                                                                      0.261     3.061
$abc$3685$new_n437.in[0] (.names)                                                                       1.338     4.398
$abc$3685$new_n437.out[0] (.names)                                                                      0.261     4.659
$abc$3685$new_n436.in[0] (.names)                                                                       1.338     5.997
$abc$3685$new_n436.out[0] (.names)                                                                      0.235     6.232
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][5].in[4] (.names)                        1.338     7.570
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][5].out[0] (.names)                       0.261     7.831
byte_controller.bit_controller.cnt[5].D[0] (dffrn)                                                      1.338     9.169
data arrival time                                                                                                 9.169

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                       0.000     1.338
cell setup time                                                                                        -0.066     1.272
data required time                                                                                                1.272
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                1.272
data arrival time                                                                                                -9.169
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -7.897


#Path 20
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[4].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                      1.338     1.338
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                    0.124     1.462
$abc$3685$new_n438.in[0] (.names)                                                                       1.338     2.800
$abc$3685$new_n438.out[0] (.names)                                                                      0.261     3.061
$abc$3685$new_n437.in[0] (.names)                                                                       1.338     4.398
$abc$3685$new_n437.out[0] (.names)                                                                      0.261     4.659
$abc$3685$new_n436.in[0] (.names)                                                                       1.338     5.997
$abc$3685$new_n436.out[0] (.names)                                                                      0.235     6.232
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][4].in[4] (.names)                        1.338     7.570
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][4].out[0] (.names)                       0.261     7.831
byte_controller.bit_controller.cnt[4].D[0] (dffrn)                                                      1.338     9.169
data arrival time                                                                                                 9.169

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[4].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                       0.000     1.338
cell setup time                                                                                        -0.066     1.272
data required time                                                                                                1.272
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                1.272
data arrival time                                                                                                -9.169
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -7.897


#Path 21
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[3].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                      1.338     1.338
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                    0.124     1.462
$abc$3685$new_n438.in[0] (.names)                                                                       1.338     2.800
$abc$3685$new_n438.out[0] (.names)                                                                      0.261     3.061
$abc$3685$new_n437.in[0] (.names)                                                                       1.338     4.398
$abc$3685$new_n437.out[0] (.names)                                                                      0.261     4.659
$abc$3685$new_n436.in[0] (.names)                                                                       1.338     5.997
$abc$3685$new_n436.out[0] (.names)                                                                      0.235     6.232
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][3].in[4] (.names)                        1.338     7.570
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][3].out[0] (.names)                       0.261     7.831
byte_controller.bit_controller.cnt[3].D[0] (dffrn)                                                      1.338     9.169
data arrival time                                                                                                 9.169

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[3].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                       0.000     1.338
cell setup time                                                                                        -0.066     1.272
data required time                                                                                                1.272
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                1.272
data arrival time                                                                                                -9.169
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -7.897


#Path 22
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[2].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                      1.338     1.338
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                    0.124     1.462
$abc$3685$new_n438.in[0] (.names)                                                                       1.338     2.800
$abc$3685$new_n438.out[0] (.names)                                                                      0.261     3.061
$abc$3685$new_n437.in[0] (.names)                                                                       1.338     4.398
$abc$3685$new_n437.out[0] (.names)                                                                      0.261     4.659
$abc$3685$new_n436.in[0] (.names)                                                                       1.338     5.997
$abc$3685$new_n436.out[0] (.names)                                                                      0.235     6.232
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][2].in[4] (.names)                        1.338     7.570
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][2].out[0] (.names)                       0.261     7.831
byte_controller.bit_controller.cnt[2].D[0] (dffrn)                                                      1.338     9.169
data arrival time                                                                                                 9.169

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[2].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                       0.000     1.338
cell setup time                                                                                        -0.066     1.272
data required time                                                                                                1.272
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                1.272
data arrival time                                                                                                -9.169
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -7.897


#Path 23
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[1].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                      1.338     1.338
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                    0.124     1.462
$abc$3685$new_n438.in[0] (.names)                                                                       1.338     2.800
$abc$3685$new_n438.out[0] (.names)                                                                      0.261     3.061
$abc$3685$new_n437.in[0] (.names)                                                                       1.338     4.398
$abc$3685$new_n437.out[0] (.names)                                                                      0.261     4.659
$abc$3685$new_n436.in[0] (.names)                                                                       1.338     5.997
$abc$3685$new_n436.out[0] (.names)                                                                      0.235     6.232
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][1].in[4] (.names)                        1.338     7.570
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][1].out[0] (.names)                       0.261     7.831
byte_controller.bit_controller.cnt[1].D[0] (dffrn)                                                      1.338     9.169
data arrival time                                                                                                 9.169

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[1].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                       0.000     1.338
cell setup time                                                                                        -0.066     1.272
data required time                                                                                                1.272
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                1.272
data arrival time                                                                                                -9.169
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -7.897


#Path 24
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[0].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                      1.338     1.338
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                    0.124     1.462
$abc$3685$new_n438.in[0] (.names)                                                                       1.338     2.800
$abc$3685$new_n438.out[0] (.names)                                                                      0.261     3.061
$abc$3685$new_n437.in[0] (.names)                                                                       1.338     4.398
$abc$3685$new_n437.out[0] (.names)                                                                      0.261     4.659
$abc$3685$new_n436.in[0] (.names)                                                                       1.338     5.997
$abc$3685$new_n436.out[0] (.names)                                                                      0.235     6.232
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][0].in[4] (.names)                        1.338     7.570
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][0].out[0] (.names)                       0.261     7.831
byte_controller.bit_controller.cnt[0].D[0] (dffrn)                                                      1.338     9.169
data arrival time                                                                                                 9.169

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[0].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                       0.000     1.338
cell setup time                                                                                        -0.066     1.272
data required time                                                                                                1.272
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                1.272
data arrival time                                                                                                -9.169
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -7.897


#Path 25
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_en.D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                   0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                             0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                     1.338     1.338
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                   0.124     1.462
$abc$3685$new_n438.in[0] (.names)                                                                      1.338     2.800
$abc$3685$new_n438.out[0] (.names)                                                                     0.261     3.061
$abc$3685$new_n437.in[0] (.names)                                                                      1.338     4.398
$abc$3685$new_n437.out[0] (.names)                                                                     0.261     4.659
$abc$3685$new_n436.in[0] (.names)                                                                      1.338     5.997
$abc$3685$new_n436.out[0] (.names)                                                                     0.235     6.232
$abc$3685$flatten\byte_controller.\bit_controller.$0\clk_en[0:0].in[3] (.names)                        1.338     7.570
$abc$3685$flatten\byte_controller.\bit_controller.$0\clk_en[0:0].out[0] (.names)                       0.235     7.805
byte_controller.bit_controller.clk_en.D[0] (dffsn)                                                     1.338     9.143
data arrival time                                                                                                9.143

clock wb_clk_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                   0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                             0.000     0.000
byte_controller.bit_controller.clk_en.C[0] (dffsn)                                                     1.338     1.338
clock uncertainty                                                                                      0.000     1.338
cell setup time                                                                                       -0.066     1.272
data required time                                                                                               1.272
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.272
data arrival time                                                                                               -9.143
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -7.871


#Path 26
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[14].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                       1.338     1.338
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                     0.124     1.462
$abc$3685$new_n438.in[0] (.names)                                                                        1.338     2.800
$abc$3685$new_n438.out[0] (.names)                                                                       0.261     3.061
$abc$3685$new_n437.in[0] (.names)                                                                        1.338     4.398
$abc$3685$new_n437.out[0] (.names)                                                                       0.261     4.659
$abc$3685$new_n482.in[0] (.names)                                                                        1.338     5.997
$abc$3685$new_n482.out[0] (.names)                                                                       0.195     6.192
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][14].in[2] (.names)                        1.338     7.530
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][14].out[0] (.names)                       0.261     7.791
byte_controller.bit_controller.cnt[14].D[0] (dffrn)                                                      1.338     9.129
data arrival time                                                                                                  9.129

clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[14].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                        0.000     1.338
cell setup time                                                                                         -0.066     1.272
data required time                                                                                                 1.272
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 1.272
data arrival time                                                                                                 -9.129
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -7.857


#Path 27
Startpoint: byte_controller.bit_controller.c_state[14].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[9].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[14].C[0] (dffrn)                                                     1.338     1.338
byte_controller.bit_controller.c_state[14].Q[0] (dffrn) [clock-to-output]                                   0.124     1.462
$abc$3685$new_n354.in[0] (.names)                                                                           1.338     2.800
$abc$3685$new_n354.out[0] (.names)                                                                          0.261     3.061
$abc$3685$new_n371.in[0] (.names)                                                                           1.338     4.398
$abc$3685$new_n371.out[0] (.names)                                                                          0.261     4.659
$abc$3685$new_n367.in[0] (.names)                                                                           1.338     5.997
$abc$3685$new_n367.out[0] (.names)                                                                          0.261     6.258
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][9].in[3] (.names)                        1.338     7.596
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][9].out[0] (.names)                       0.195     7.791
byte_controller.bit_controller.c_state[9].D[0] (dffrn)                                                      1.338     9.129
data arrival time                                                                                                     9.129

clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[9].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                           0.000     1.338
cell setup time                                                                                            -0.066     1.272
data required time                                                                                                    1.272
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    1.272
data arrival time                                                                                                    -9.129
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -7.857


#Path 28
Startpoint: byte_controller.bit_controller.c_state[14].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[13].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[14].C[0] (dffrn)                                                      1.338     1.338
byte_controller.bit_controller.c_state[14].Q[0] (dffrn) [clock-to-output]                                    0.124     1.462
$abc$3685$new_n354.in[0] (.names)                                                                            1.338     2.800
$abc$3685$new_n354.out[0] (.names)                                                                           0.261     3.061
$abc$3685$new_n371.in[0] (.names)                                                                            1.338     4.398
$abc$3685$new_n371.out[0] (.names)                                                                           0.261     4.659
$abc$3685$new_n367.in[0] (.names)                                                                            1.338     5.997
$abc$3685$new_n367.out[0] (.names)                                                                           0.261     6.258
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][13].in[3] (.names)                        1.338     7.596
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][13].out[0] (.names)                       0.195     7.791
byte_controller.bit_controller.c_state[13].D[0] (dffrn)                                                      1.338     9.129
data arrival time                                                                                                      9.129

clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[13].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                            0.000     1.338
cell setup time                                                                                             -0.066     1.272
data required time                                                                                                     1.272
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     1.272
data arrival time                                                                                                     -9.129
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -7.857


#Path 29
Startpoint: byte_controller.c_state[2].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cmd[3].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                  0.000     0.000
byte_controller.c_state[2].C[0] (dffrn)                                                     1.338     1.338
byte_controller.c_state[2].Q[0] (dffrn) [clock-to-output]                                   0.124     1.462
$abc$3685$new_n509.in[0] (.names)                                                           1.338     2.800
$abc$3685$new_n509.out[0] (.names)                                                          0.235     3.035
$abc$3685$new_n518.in[1] (.names)                                                           1.338     4.372
$abc$3685$new_n518.out[0] (.names)                                                          0.235     4.607
$abc$3685$new_n517.in[2] (.names)                                                           1.338     5.945
$abc$3685$new_n517.out[0] (.names)                                                          0.261     6.206
$abc$3685$flatten\byte_controller.$0\core_cmd[3:0][3].in[1] (.names)                        1.338     7.544
$abc$3685$flatten\byte_controller.$0\core_cmd[3:0][3].out[0] (.names)                       0.235     7.779
byte_controller.bit_controller.cmd[3].D[0] (dffrn)                                          1.338     9.117
data arrival time                                                                                     9.117

clock wb_clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                  0.000     0.000
byte_controller.bit_controller.cmd[3].C[0] (dffrn)                                          1.338     1.338
clock uncertainty                                                                           0.000     1.338
cell setup time                                                                            -0.066     1.272
data required time                                                                                    1.272
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.272
data arrival time                                                                                    -9.117
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -7.845


#Path 30
Startpoint: byte_controller.bit_controller.c_state[14].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[0].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[14].C[0] (dffrn)                                                     1.338     1.338
byte_controller.bit_controller.c_state[14].Q[0] (dffrn) [clock-to-output]                                   0.124     1.462
$abc$3685$new_n354.in[0] (.names)                                                                           1.338     2.800
$abc$3685$new_n354.out[0] (.names)                                                                          0.261     3.061
$abc$3685$new_n358.in[1] (.names)                                                                           1.338     4.398
$abc$3685$new_n358.out[0] (.names)                                                                          0.195     4.593
$abc$3685$new_n378.in[1] (.names)                                                                           1.338     5.931
$abc$3685$new_n378.out[0] (.names)                                                                          0.235     6.166
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][0].in[5] (.names)                        1.338     7.504
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][0].out[0] (.names)                       0.261     7.765
byte_controller.bit_controller.c_state[0].D[0] (dffrn)                                                      1.338     9.103
data arrival time                                                                                                     9.103

clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[0].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                           0.000     1.338
cell setup time                                                                                            -0.066     1.272
data required time                                                                                                    1.272
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    1.272
data arrival time                                                                                                    -9.103
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -7.831


#Path 31
Startpoint: byte_controller.bit_controller.c_state[9].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[7].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[9].C[0] (dffrn)                                                      1.338     1.338
byte_controller.bit_controller.c_state[9].Q[0] (dffrn) [clock-to-output]                                    0.124     1.462
$abc$3685$new_n353.in[0] (.names)                                                                           1.338     2.800
$abc$3685$new_n353.out[0] (.names)                                                                          0.261     3.061
$abc$3685$new_n359.in[0] (.names)                                                                           1.338     4.398
$abc$3685$new_n359.out[0] (.names)                                                                          0.261     4.659
$abc$3685$new_n386.in[0] (.names)                                                                           1.338     5.997
$abc$3685$new_n386.out[0] (.names)                                                                          0.195     6.192
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][7].in[3] (.names)                        1.338     7.530
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][7].out[0] (.names)                       0.235     7.765
byte_controller.bit_controller.c_state[7].D[0] (dffrn)                                                      1.338     9.103
data arrival time                                                                                                     9.103

clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[7].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                           0.000     1.338
cell setup time                                                                                            -0.066     1.272
data required time                                                                                                    1.272
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    1.272
data arrival time                                                                                                    -9.103
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -7.831


#Path 32
Startpoint: byte_controller.bit_controller.c_state[9].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[14].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[9].C[0] (dffrn)                                                       1.338     1.338
byte_controller.bit_controller.c_state[9].Q[0] (dffrn) [clock-to-output]                                     0.124     1.462
$abc$3685$new_n353.in[0] (.names)                                                                            1.338     2.800
$abc$3685$new_n353.out[0] (.names)                                                                           0.261     3.061
$abc$3685$new_n359.in[0] (.names)                                                                            1.338     4.398
$abc$3685$new_n359.out[0] (.names)                                                                           0.261     4.659
$abc$3685$new_n386.in[0] (.names)                                                                            1.338     5.997
$abc$3685$new_n386.out[0] (.names)                                                                           0.195     6.192
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][14].in[4] (.names)                        1.338     7.530
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][14].out[0] (.names)                       0.235     7.765
byte_controller.bit_controller.c_state[14].D[0] (dffrn)                                                      1.338     9.103
data arrival time                                                                                                      9.103

clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[14].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                            0.000     1.338
cell setup time                                                                                             -0.066     1.272
data required time                                                                                                     1.272
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     1.272
data arrival time                                                                                                     -9.103
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -7.831


#Path 33
Startpoint: byte_controller.bit_controller.c_state[9].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[15].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[9].C[0] (dffrn)                                                       1.338     1.338
byte_controller.bit_controller.c_state[9].Q[0] (dffrn) [clock-to-output]                                     0.124     1.462
$abc$3685$new_n353.in[0] (.names)                                                                            1.338     2.800
$abc$3685$new_n353.out[0] (.names)                                                                           0.261     3.061
$abc$3685$new_n359.in[0] (.names)                                                                            1.338     4.398
$abc$3685$new_n359.out[0] (.names)                                                                           0.261     4.659
$abc$3685$new_n386.in[0] (.names)                                                                            1.338     5.997
$abc$3685$new_n386.out[0] (.names)                                                                           0.195     6.192
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][15].in[3] (.names)                        1.338     7.530
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][15].out[0] (.names)                       0.235     7.765
byte_controller.bit_controller.c_state[15].D[0] (dffrn)                                                      1.338     9.103
data arrival time                                                                                                      9.103

clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[15].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                            0.000     1.338
cell setup time                                                                                             -0.066     1.272
data required time                                                                                                     1.272
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     1.272
data arrival time                                                                                                     -9.103
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -7.831


#Path 34
Startpoint: byte_controller.cmd_ack.Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cmd[1].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                  0.000     0.000
byte_controller.cmd_ack.C[0] (dffrn)                                                        1.338     1.338
byte_controller.cmd_ack.Q[0] (dffrn) [clock-to-output]                                      0.124     1.462
$abc$3685$new_n502.in[0] (.names)                                                           1.338     2.800
$abc$3685$new_n502.out[0] (.names)                                                          0.235     3.035
$abc$3685$new_n500.in[0] (.names)                                                           1.338     4.372
$abc$3685$new_n500.out[0] (.names)                                                          0.195     4.567
$abc$3685$new_n508.in[0] (.names)                                                           1.338     5.905
$abc$3685$new_n508.out[0] (.names)                                                          0.261     6.166
$abc$3685$flatten\byte_controller.$0\core_cmd[3:0][1].in[1] (.names)                        1.338     7.504
$abc$3685$flatten\byte_controller.$0\core_cmd[3:0][1].out[0] (.names)                       0.261     7.765
byte_controller.bit_controller.cmd[1].D[0] (dffrn)                                          1.338     9.103
data arrival time                                                                                     9.103

clock wb_clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                  0.000     0.000
byte_controller.bit_controller.cmd[1].C[0] (dffrn)                                          1.338     1.338
clock uncertainty                                                                           0.000     1.338
cell setup time                                                                            -0.066     1.272
data required time                                                                                    1.272
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.272
data arrival time                                                                                    -9.103
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -7.831


#Path 35
Startpoint: byte_controller.cmd_ack.Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cmd[2].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                  0.000     0.000
byte_controller.cmd_ack.C[0] (dffrn)                                                        1.338     1.338
byte_controller.cmd_ack.Q[0] (dffrn) [clock-to-output]                                      0.124     1.462
$abc$3685$new_n502.in[0] (.names)                                                           1.338     2.800
$abc$3685$new_n502.out[0] (.names)                                                          0.235     3.035
$abc$3685$new_n500.in[0] (.names)                                                           1.338     4.372
$abc$3685$new_n500.out[0] (.names)                                                          0.195     4.567
$abc$3685$new_n511.in[1] (.names)                                                           1.338     5.905
$abc$3685$new_n511.out[0] (.names)                                                          0.261     6.166
$abc$3685$flatten\byte_controller.$0\core_cmd[3:0][2].in[1] (.names)                        1.338     7.504
$abc$3685$flatten\byte_controller.$0\core_cmd[3:0][2].out[0] (.names)                       0.261     7.765
byte_controller.bit_controller.cmd[2].D[0] (dffrn)                                          1.338     9.103
data arrival time                                                                                     9.103

clock wb_clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                  0.000     0.000
byte_controller.bit_controller.cmd[2].C[0] (dffrn)                                          1.338     1.338
clock uncertainty                                                                           0.000     1.338
cell setup time                                                                            -0.066     1.272
data required time                                                                                    1.272
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.272
data arrival time                                                                                    -9.103
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -7.831


#Path 36
Startpoint: byte_controller.bit_controller.c_state[14].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[5].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[14].C[0] (dffrn)                                                     1.338     1.338
byte_controller.bit_controller.c_state[14].Q[0] (dffrn) [clock-to-output]                                   0.124     1.462
$abc$3685$new_n354.in[0] (.names)                                                                           1.338     2.800
$abc$3685$new_n354.out[0] (.names)                                                                          0.261     3.061
$abc$3685$new_n358.in[1] (.names)                                                                           1.338     4.398
$abc$3685$new_n358.out[0] (.names)                                                                          0.195     4.593
$abc$3685$new_n389.in[2] (.names)                                                                           1.338     5.931
$abc$3685$new_n389.out[0] (.names)                                                                          0.261     6.192
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][5].in[1] (.names)                        1.338     7.530
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][5].out[0] (.names)                       0.195     7.725
byte_controller.bit_controller.c_state[5].D[0] (dffrn)                                                      1.338     9.063
data arrival time                                                                                                     9.063

clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[5].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                           0.000     1.338
cell setup time                                                                                            -0.066     1.272
data required time                                                                                                    1.272
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    1.272
data arrival time                                                                                                    -9.063
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -7.791


#Path 37
Startpoint: byte_controller.bit_controller.c_state[14].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.al.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
byte_controller.bit_controller.c_state[14].C[0] (dffrn)                                            1.338     1.338
byte_controller.bit_controller.c_state[14].Q[0] (dffrn) [clock-to-output]                          0.124     1.462
$abc$3685$new_n354.in[0] (.names)                                                                  1.338     2.800
$abc$3685$new_n354.out[0] (.names)                                                                 0.261     3.061
$abc$3685$new_n358.in[1] (.names)                                                                  1.338     4.398
$abc$3685$new_n358.out[0] (.names)                                                                 0.195     4.593
$abc$3685$new_n426.in[2] (.names)                                                                  1.338     5.931
$abc$3685$new_n426.out[0] (.names)                                                                 0.195     6.126
$abc$3685$flatten\byte_controller.\bit_controller.$0\al[0:0].in[1] (.names)                        1.338     7.464
$abc$3685$flatten\byte_controller.\bit_controller.$0\al[0:0].out[0] (.names)                       0.235     7.699
byte_controller.bit_controller.al.D[0] (dffrn)                                                     1.338     9.037
data arrival time                                                                                            9.037

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
byte_controller.bit_controller.al.C[0] (dffrn)                                                     1.338     1.338
clock uncertainty                                                                                  0.000     1.338
cell setup time                                                                                   -0.066     1.272
data required time                                                                                           1.272
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.272
data arrival time                                                                                           -9.037
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -7.765


#Path 38
Startpoint: byte_controller.c_state[3].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.c_state[3].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                 0.000     0.000
byte_controller.c_state[3].C[0] (dffrn)                                                    1.338     1.338
byte_controller.c_state[3].Q[0] (dffrn) [clock-to-output]                                  0.124     1.462
$abc$3685$new_n498.in[0] (.names)                                                          1.338     2.800
$abc$3685$new_n498.out[0] (.names)                                                         0.235     3.035
$abc$3685$new_n497.in[1] (.names)                                                          1.338     4.372
$abc$3685$new_n497.out[0] (.names)                                                         0.195     4.567
$abc$3685$new_n530.in[2] (.names)                                                          1.338     5.905
$abc$3685$new_n530.out[0] (.names)                                                         0.261     6.166
$abc$3685$flatten\byte_controller.$0\c_state[4:0][3].in[1] (.names)                        1.338     7.504
$abc$3685$flatten\byte_controller.$0\c_state[4:0][3].out[0] (.names)                       0.195     7.699
byte_controller.c_state[3].D[0] (dffrn)                                                    1.338     9.037
data arrival time                                                                                    9.037

clock wb_clk_i (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                 0.000     0.000
byte_controller.c_state[3].C[0] (dffrn)                                                    1.338     1.338
clock uncertainty                                                                          0.000     1.338
cell setup time                                                                           -0.066     1.272
data required time                                                                                   1.272
----------------------------------------------------------------------------------------------------------
data required time                                                                                   1.272
data arrival time                                                                                   -9.037
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -7.765


#Path 39
Startpoint: byte_controller.cmd_ack.Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.c_state[2].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                 0.000     0.000
byte_controller.cmd_ack.C[0] (dffrn)                                                       1.338     1.338
byte_controller.cmd_ack.Q[0] (dffrn) [clock-to-output]                                     0.124     1.462
$abc$3685$new_n502.in[0] (.names)                                                          1.338     2.800
$abc$3685$new_n502.out[0] (.names)                                                         0.235     3.035
$abc$3685$new_n525.in[1] (.names)                                                          1.338     4.372
$abc$3685$new_n525.out[0] (.names)                                                         0.195     4.567
$abc$3685$new_n528.in[3] (.names)                                                          1.338     5.905
$abc$3685$new_n528.out[0] (.names)                                                         0.261     6.166
$abc$3685$flatten\byte_controller.$0\c_state[4:0][2].in[1] (.names)                        1.338     7.504
$abc$3685$flatten\byte_controller.$0\c_state[4:0][2].out[0] (.names)                       0.195     7.699
byte_controller.c_state[2].D[0] (dffrn)                                                    1.338     9.037
data arrival time                                                                                    9.037

clock wb_clk_i (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                 0.000     0.000
byte_controller.c_state[2].C[0] (dffrn)                                                    1.338     1.338
clock uncertainty                                                                          0.000     1.338
cell setup time                                                                           -0.066     1.272
data required time                                                                                   1.272
----------------------------------------------------------------------------------------------------------
data required time                                                                                   1.272
data arrival time                                                                                   -9.037
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -7.765


#Path 40
Startpoint: byte_controller.c_state[3].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.c_state[4].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                 0.000     0.000
byte_controller.c_state[3].C[0] (dffrn)                                                    1.338     1.338
byte_controller.c_state[3].Q[0] (dffrn) [clock-to-output]                                  0.124     1.462
$abc$3685$new_n498.in[0] (.names)                                                          1.338     2.800
$abc$3685$new_n498.out[0] (.names)                                                         0.235     3.035
$abc$3685$new_n506.in[0] (.names)                                                          1.338     4.372
$abc$3685$new_n506.out[0] (.names)                                                         0.195     4.567
$abc$3685$new_n505.in[0] (.names)                                                          1.338     5.905
$abc$3685$new_n505.out[0] (.names)                                                         0.195     6.100
$abc$3685$flatten\byte_controller.$0\c_state[4:0][4].in[2] (.names)                        1.338     7.438
$abc$3685$flatten\byte_controller.$0\c_state[4:0][4].out[0] (.names)                       0.235     7.673
byte_controller.c_state[4].D[0] (dffrn)                                                    1.338     9.011
data arrival time                                                                                    9.011

clock wb_clk_i (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                 0.000     0.000
byte_controller.c_state[4].C[0] (dffrn)                                                    1.338     1.338
clock uncertainty                                                                          0.000     1.338
cell setup time                                                                           -0.066     1.272
data required time                                                                                   1.272
----------------------------------------------------------------------------------------------------------
data required time                                                                                   1.272
data arrival time                                                                                   -9.011
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -7.739


#Path 41
Startpoint: byte_controller.bit_controller.c_state[14].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cmd_ack.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.c_state[14].C[0] (dffrn)                                                 1.338     1.338
byte_controller.bit_controller.c_state[14].Q[0] (dffrn) [clock-to-output]                               0.124     1.462
$abc$3685$new_n354.in[0] (.names)                                                                       1.338     2.800
$abc$3685$new_n354.out[0] (.names)                                                                      0.261     3.061
$abc$3685$new_n371.in[0] (.names)                                                                       1.338     4.398
$abc$3685$new_n371.out[0] (.names)                                                                      0.261     4.659
$abc$3685$flatten\byte_controller.\bit_controller.$0\cmd_ack[0:0].in[2] (.names)                        1.338     5.997
$abc$3685$flatten\byte_controller.\bit_controller.$0\cmd_ack[0:0].out[0] (.names)                       0.235     6.232
byte_controller.bit_controller.cmd_ack.D[0] (dffrn)                                                     1.338     7.570
data arrival time                                                                                                 7.570

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cmd_ack.C[0] (dffrn)                                                     1.338     1.338
clock uncertainty                                                                                       0.000     1.338
cell setup time                                                                                        -0.066     1.272
data required time                                                                                                1.272
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                1.272
data arrival time                                                                                                -7.570
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -6.298


#Path 42
Startpoint: byte_controller.bit_controller.c_state[9].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[2].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[9].C[0] (dffrn)                                                      1.338     1.338
byte_controller.bit_controller.c_state[9].Q[0] (dffrn) [clock-to-output]                                    0.124     1.462
$abc$3685$new_n353.in[0] (.names)                                                                           1.338     2.800
$abc$3685$new_n353.out[0] (.names)                                                                          0.261     3.061
$abc$3685$new_n362.in[2] (.names)                                                                           1.338     4.398
$abc$3685$new_n362.out[0] (.names)                                                                          0.235     4.633
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][2].in[3] (.names)                        1.338     5.971
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][2].out[0] (.names)                       0.235     6.206
byte_controller.bit_controller.c_state[2].D[0] (dffrn)                                                      1.338     7.544
data arrival time                                                                                                     7.544

clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[2].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                           0.000     1.338
cell setup time                                                                                            -0.066     1.272
data required time                                                                                                    1.272
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    1.272
data arrival time                                                                                                    -7.544
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -6.272


#Path 43
Startpoint: byte_controller.cmd_ack.Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.c_state[1].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                 0.000     0.000
byte_controller.cmd_ack.C[0] (dffrn)                                                       1.338     1.338
byte_controller.cmd_ack.Q[0] (dffrn) [clock-to-output]                                     0.124     1.462
$abc$3685$new_n502.in[0] (.names)                                                          1.338     2.800
$abc$3685$new_n502.out[0] (.names)                                                         0.235     3.035
$abc$3685$new_n525.in[1] (.names)                                                          1.338     4.372
$abc$3685$new_n525.out[0] (.names)                                                         0.195     4.567
$abc$3685$flatten\byte_controller.$0\c_state[4:0][1].in[5] (.names)                        1.338     5.905
$abc$3685$flatten\byte_controller.$0\c_state[4:0][1].out[0] (.names)                       0.261     6.166
byte_controller.c_state[1].D[0] (dffrn)                                                    1.338     7.504
data arrival time                                                                                    7.504

clock wb_clk_i (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                 0.000     0.000
byte_controller.c_state[1].C[0] (dffrn)                                                    1.338     1.338
clock uncertainty                                                                          0.000     1.338
cell setup time                                                                           -0.066     1.272
data required time                                                                                   1.272
----------------------------------------------------------------------------------------------------------
data required time                                                                                   1.272
data arrival time                                                                                   -7.504
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -6.232


#Path 44
Startpoint: byte_controller.bit_controller.c_state[14].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[1].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[14].C[0] (dffrn)                                                     1.338     1.338
byte_controller.bit_controller.c_state[14].Q[0] (dffrn) [clock-to-output]                                   0.124     1.462
$abc$3685$new_n354.in[0] (.names)                                                                           1.338     2.800
$abc$3685$new_n354.out[0] (.names)                                                                          0.261     3.061
$abc$3685$new_n380.in[0] (.names)                                                                           1.338     4.398
$abc$3685$new_n380.out[0] (.names)                                                                          0.195     4.593
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][1].in[2] (.names)                        1.338     5.931
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][1].out[0] (.names)                       0.235     6.166
byte_controller.bit_controller.c_state[1].D[0] (dffrn)                                                      1.338     7.504
data arrival time                                                                                                     7.504

clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[1].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                           0.000     1.338
cell setup time                                                                                            -0.066     1.272
data required time                                                                                                    1.272
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    1.272
data arrival time                                                                                                    -7.504
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -6.232


#Path 45
Startpoint: byte_controller.bit_controller.c_state[9].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[3].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[9].C[0] (dffrn)                                                      1.338     1.338
byte_controller.bit_controller.c_state[9].Q[0] (dffrn) [clock-to-output]                                    0.124     1.462
$abc$3685$new_n353.in[0] (.names)                                                                           1.338     2.800
$abc$3685$new_n353.out[0] (.names)                                                                          0.261     3.061
$abc$3685$new_n362.in[2] (.names)                                                                           1.338     4.398
$abc$3685$new_n362.out[0] (.names)                                                                          0.235     4.633
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][3].in[3] (.names)                        1.338     5.971
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][3].out[0] (.names)                       0.195     6.166
byte_controller.bit_controller.c_state[3].D[0] (dffrn)                                                      1.338     7.504
data arrival time                                                                                                     7.504

clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[3].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                           0.000     1.338
cell setup time                                                                                            -0.066     1.272
data required time                                                                                                    1.272
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    1.272
data arrival time                                                                                                    -7.504
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -6.232


#Path 46
Startpoint: byte_controller.bit_controller.c_state[14].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[6].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[14].C[0] (dffrn)                                                     1.338     1.338
byte_controller.bit_controller.c_state[14].Q[0] (dffrn) [clock-to-output]                                   0.124     1.462
$abc$3685$new_n354.in[0] (.names)                                                                           1.338     2.800
$abc$3685$new_n354.out[0] (.names)                                                                          0.261     3.061
$abc$3685$new_n391.in[1] (.names)                                                                           1.338     4.398
$abc$3685$new_n391.out[0] (.names)                                                                          0.195     4.593
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][6].in[1] (.names)                        1.338     5.931
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][6].out[0] (.names)                       0.235     6.166
byte_controller.bit_controller.c_state[6].D[0] (dffrn)                                                      1.338     7.504
data arrival time                                                                                                     7.504

clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[6].C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                                                           0.000     1.338
cell setup time                                                                                            -0.066     1.272
data required time                                                                                                    1.272
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    1.272
data arrival time                                                                                                    -7.504
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -6.232


#Path 47
Startpoint: byte_controller.cmd_ack.Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cmd[0].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                  0.000     0.000
byte_controller.cmd_ack.C[0] (dffrn)                                                        1.338     1.338
byte_controller.cmd_ack.Q[0] (dffrn) [clock-to-output]                                      0.124     1.462
$abc$3685$new_n502.in[0] (.names)                                                           1.338     2.800
$abc$3685$new_n502.out[0] (.names)                                                          0.235     3.035
$abc$3685$new_n500.in[0] (.names)                                                           1.338     4.372
$abc$3685$new_n500.out[0] (.names)                                                          0.195     4.567
$abc$3685$flatten\byte_controller.$0\core_cmd[3:0][0].in[2] (.names)                        1.338     5.905
$abc$3685$flatten\byte_controller.$0\core_cmd[3:0][0].out[0] (.names)                       0.261     6.166
byte_controller.bit_controller.cmd[0].D[0] (dffrn)                                          1.338     7.504
data arrival time                                                                                     7.504

clock wb_clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                  0.000     0.000
byte_controller.bit_controller.cmd[0].C[0] (dffrn)                                          1.338     1.338
clock uncertainty                                                                           0.000     1.338
cell setup time                                                                            -0.066     1.272
data required time                                                                                    1.272
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.272
data arrival time                                                                                    -7.504
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -6.232


#Path 48
Startpoint: byte_controller.cmd_ack.Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.c_state[0].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                 0.000     0.000
byte_controller.cmd_ack.C[0] (dffrn)                                                       1.338     1.338
byte_controller.cmd_ack.Q[0] (dffrn) [clock-to-output]                                     0.124     1.462
$abc$3685$new_n502.in[0] (.names)                                                          1.338     2.800
$abc$3685$new_n502.out[0] (.names)                                                         0.235     3.035
$abc$3685$new_n500.in[0] (.names)                                                          1.338     4.372
$abc$3685$new_n500.out[0] (.names)                                                         0.195     4.567
$abc$3685$flatten\byte_controller.$0\c_state[4:0][0].in[2] (.names)                        1.338     5.905
$abc$3685$flatten\byte_controller.$0\c_state[4:0][0].out[0] (.names)                       0.261     6.166
byte_controller.c_state[0].D[0] (dffrn)                                                    1.338     7.504
data arrival time                                                                                    7.504

clock wb_clk_i (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                 0.000     0.000
byte_controller.c_state[0].C[0] (dffrn)                                                    1.338     1.338
clock uncertainty                                                                          0.000     1.338
cell setup time                                                                           -0.066     1.272
data required time                                                                                   1.272
----------------------------------------------------------------------------------------------------------
data required time                                                                                   1.272
data arrival time                                                                                   -7.504
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -6.232


#Path 49
Startpoint: byte_controller.c_state[3].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.ack_out.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                              0.000     0.000
clock source latency                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                              0.000     0.000
byte_controller.c_state[3].C[0] (dffrn)                                                 1.338     1.338
byte_controller.c_state[3].Q[0] (dffrn) [clock-to-output]                               0.124     1.462
$abc$3685$new_n498.in[0] (.names)                                                       1.338     2.800
$abc$3685$new_n498.out[0] (.names)                                                      0.235     3.035
$abc$3685$new_n497.in[1] (.names)                                                       1.338     4.372
$abc$3685$new_n497.out[0] (.names)                                                      0.195     4.567
$abc$3685$flatten\byte_controller.$0\ack_out[0:0].in[1] (.names)                        1.338     5.905
$abc$3685$flatten\byte_controller.$0\ack_out[0:0].out[0] (.names)                       0.195     6.100
byte_controller.ack_out.D[0] (dffrn)                                                    1.338     7.438
data arrival time                                                                                 7.438

clock wb_clk_i (rise edge)                                                              0.000     0.000
clock source latency                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                              0.000     0.000
byte_controller.ack_out.C[0] (dffrn)                                                    1.338     1.338
clock uncertainty                                                                       0.000     1.338
cell setup time                                                                        -0.066     1.272
data required time                                                                                1.272
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.272
data arrival time                                                                                -7.438
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -6.166


#Path 50
Startpoint: byte_controller.cmd_ack.Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.ld.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                         0.000     0.000
clock source latency                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                         0.000     0.000
byte_controller.cmd_ack.C[0] (dffrn)                                               1.338     1.338
byte_controller.cmd_ack.Q[0] (dffrn) [clock-to-output]                             0.124     1.462
$abc$3685$new_n502.in[0] (.names)                                                  1.338     2.800
$abc$3685$new_n502.out[0] (.names)                                                 0.235     3.035
$abc$3685$new_n500.in[0] (.names)                                                  1.338     4.372
$abc$3685$new_n500.out[0] (.names)                                                 0.195     4.567
$abc$3685$flatten\byte_controller.$0\ld[0:0].in[1] (.names)                        1.338     5.905
$abc$3685$flatten\byte_controller.$0\ld[0:0].out[0] (.names)                       0.195     6.100
byte_controller.ld.D[0] (dffrn)                                                    1.338     7.438
data arrival time                                                                            7.438

clock wb_clk_i (rise edge)                                                         0.000     0.000
clock source latency                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                         0.000     0.000
byte_controller.ld.C[0] (dffrn)                                                    1.338     1.338
clock uncertainty                                                                  0.000     1.338
cell setup time                                                                   -0.066     1.272
data required time                                                                           1.272
--------------------------------------------------------------------------------------------------
data required time                                                                           1.272
data arrival time                                                                           -7.438
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -6.166


#Path 51
Startpoint: byte_controller.bit_controller.ena.Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : ack.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                            0.000     0.000
clock source latency                                                  0.000     0.000
wb_clk_i.inpad[0] (.input)                                            0.000     0.000
byte_controller.bit_controller.ena.C[0] (dffrn)                       1.338     1.338
byte_controller.bit_controller.ena.Q[0] (dffrn) [clock-to-output]     0.124     1.462
$abc$3685$new_n274.in[0] (.names)                                     1.338     2.800
$abc$3685$new_n274.out[0] (.names)                                    0.195     2.995
$abc$3685$new_n273.in[0] (.names)                                     1.338     4.332
$abc$3685$new_n273.out[0] (.names)                                    0.195     4.527
$0\cr[7:0][3].in[0] (.names)                                          1.338     5.865
$0\cr[7:0][3].out[0] (.names)                                         0.195     6.060
ack.D[0] (dffrn)                                                      1.338     7.398
data arrival time                                                               7.398

clock wb_clk_i (rise edge)                                            0.000     0.000
clock source latency                                                  0.000     0.000
wb_clk_i.inpad[0] (.input)                                            0.000     0.000
ack.C[0] (dffrn)                                                      1.338     1.338
clock uncertainty                                                     0.000     1.338
cell setup time                                                      -0.066     1.272
data required time                                                              1.272
-------------------------------------------------------------------------------------
data required time                                                              1.272
data arrival time                                                              -7.398
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -6.126


#Path 52
Startpoint: byte_controller.bit_controller.ena.Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.start.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                            0.000     0.000
clock source latency                                                  0.000     0.000
wb_clk_i.inpad[0] (.input)                                            0.000     0.000
byte_controller.bit_controller.ena.C[0] (dffrn)                       1.338     1.338
byte_controller.bit_controller.ena.Q[0] (dffrn) [clock-to-output]     0.124     1.462
$abc$3685$new_n274.in[0] (.names)                                     1.338     2.800
$abc$3685$new_n274.out[0] (.names)                                    0.195     2.995
$abc$3685$new_n273.in[0] (.names)                                     1.338     4.332
$abc$3685$new_n273.out[0] (.names)                                    0.195     4.527
$0\cr[7:0][7].in[0] (.names)                                          1.338     5.865
$0\cr[7:0][7].out[0] (.names)                                         0.195     6.060
byte_controller.start.D[0] (dffrn)                                    1.338     7.398
data arrival time                                                               7.398

clock wb_clk_i (rise edge)                                            0.000     0.000
clock source latency                                                  0.000     0.000
wb_clk_i.inpad[0] (.input)                                            0.000     0.000
byte_controller.start.C[0] (dffrn)                                    1.338     1.338
clock uncertainty                                                     0.000     1.338
cell setup time                                                      -0.066     1.272
data required time                                                              1.272
-------------------------------------------------------------------------------------
data required time                                                              1.272
data arrival time                                                              -7.398
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -6.126


#Path 53
Startpoint: byte_controller.bit_controller.ena.Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.stop.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                            0.000     0.000
clock source latency                                                  0.000     0.000
wb_clk_i.inpad[0] (.input)                                            0.000     0.000
byte_controller.bit_controller.ena.C[0] (dffrn)                       1.338     1.338
byte_controller.bit_controller.ena.Q[0] (dffrn) [clock-to-output]     0.124     1.462
$abc$3685$new_n274.in[0] (.names)                                     1.338     2.800
$abc$3685$new_n274.out[0] (.names)                                    0.195     2.995
$abc$3685$new_n273.in[0] (.names)                                     1.338     4.332
$abc$3685$new_n273.out[0] (.names)                                    0.195     4.527
$0\cr[7:0][6].in[0] (.names)                                          1.338     5.865
$0\cr[7:0][6].out[0] (.names)                                         0.195     6.060
byte_controller.stop.D[0] (dffrn)                                     1.338     7.398
data arrival time                                                               7.398

clock wb_clk_i (rise edge)                                            0.000     0.000
clock source latency                                                  0.000     0.000
wb_clk_i.inpad[0] (.input)                                            0.000     0.000
byte_controller.stop.C[0] (dffrn)                                     1.338     1.338
clock uncertainty                                                     0.000     1.338
cell setup time                                                      -0.066     1.272
data required time                                                              1.272
-------------------------------------------------------------------------------------
data required time                                                              1.272
data arrival time                                                              -7.398
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -6.126


#Path 54
Startpoint: byte_controller.bit_controller.ena.Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.read.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                            0.000     0.000
clock source latency                                                  0.000     0.000
wb_clk_i.inpad[0] (.input)                                            0.000     0.000
byte_controller.bit_controller.ena.C[0] (dffrn)                       1.338     1.338
byte_controller.bit_controller.ena.Q[0] (dffrn) [clock-to-output]     0.124     1.462
$abc$3685$new_n274.in[0] (.names)                                     1.338     2.800
$abc$3685$new_n274.out[0] (.names)                                    0.195     2.995
$abc$3685$new_n273.in[0] (.names)                                     1.338     4.332
$abc$3685$new_n273.out[0] (.names)                                    0.195     4.527
$0\cr[7:0][5].in[0] (.names)                                          1.338     5.865
$0\cr[7:0][5].out[0] (.names)                                         0.195     6.060
byte_controller.read.D[0] (dffrn)                                     1.338     7.398
data arrival time                                                               7.398

clock wb_clk_i (rise edge)                                            0.000     0.000
clock source latency                                                  0.000     0.000
wb_clk_i.inpad[0] (.input)                                            0.000     0.000
byte_controller.read.C[0] (dffrn)                                     1.338     1.338
clock uncertainty                                                     0.000     1.338
cell setup time                                                      -0.066     1.272
data required time                                                              1.272
-------------------------------------------------------------------------------------
data required time                                                              1.272
data arrival time                                                              -7.398
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -6.126


#Path 55
Startpoint: byte_controller.bit_controller.ena.Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.write.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                            0.000     0.000
clock source latency                                                  0.000     0.000
wb_clk_i.inpad[0] (.input)                                            0.000     0.000
byte_controller.bit_controller.ena.C[0] (dffrn)                       1.338     1.338
byte_controller.bit_controller.ena.Q[0] (dffrn) [clock-to-output]     0.124     1.462
$abc$3685$new_n274.in[0] (.names)                                     1.338     2.800
$abc$3685$new_n274.out[0] (.names)                                    0.195     2.995
$abc$3685$new_n273.in[0] (.names)                                     1.338     4.332
$abc$3685$new_n273.out[0] (.names)                                    0.195     4.527
$0\cr[7:0][4].in[0] (.names)                                          1.338     5.865
$0\cr[7:0][4].out[0] (.names)                                         0.195     6.060
byte_controller.write.D[0] (dffrn)                                    1.338     7.398
data arrival time                                                               7.398

clock wb_clk_i (rise edge)                                            0.000     0.000
clock source latency                                                  0.000     0.000
wb_clk_i.inpad[0] (.input)                                            0.000     0.000
byte_controller.write.C[0] (dffrn)                                    1.338     1.338
clock uncertainty                                                     0.000     1.338
cell setup time                                                      -0.066     1.272
data required time                                                              1.272
-------------------------------------------------------------------------------------
data required time                                                              1.272
data arrival time                                                              -7.398
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -6.126


#Path 56
Startpoint: byte_controller.dout[4].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : wb_dat_o[4].D[0] (dff clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.dout[4].C[0] (dffrn)                             1.338     1.338
byte_controller.dout[4].Q[0] (dffrn) [clock-to-output]           0.124     1.462
$abc$3685$new_n540.in[2] (.names)                                1.338     2.800
$abc$3685$new_n540.out[0] (.names)                               0.261     3.061
$0\wb_dat_o[7:0][4].in[3] (.names)                               1.338     4.398
$0\wb_dat_o[7:0][4].out[0] (.names)                              0.261     4.659
wb_dat_o[4].D[0] (dff)                                           1.338     5.997
data arrival time                                                          5.997

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
wb_dat_o[4].C[0] (dff)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 57
Startpoint: byte_controller.bit_controller.clk_cnt[3].Q[0] (dffsn clocked by wb_clk_i)
Endpoint  : wb_dat_o[3].D[0] (dff clocked by wb_clk_i)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                   0.000     0.000
byte_controller.bit_controller.clk_cnt[3].C[0] (dffsn)                       1.338     1.338
byte_controller.bit_controller.clk_cnt[3].Q[0] (dffsn) [clock-to-output]     0.124     1.462
$abc$3685$new_n328.in[2] (.names)                                            1.338     2.800
$abc$3685$new_n328.out[0] (.names)                                           0.261     3.061
$0\wb_dat_o[7:0][3].in[3] (.names)                                           1.338     4.398
$0\wb_dat_o[7:0][3].out[0] (.names)                                          0.261     4.659
wb_dat_o[3].D[0] (dff)                                                       1.338     5.997
data arrival time                                                                      5.997

clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                   0.000     0.000
wb_dat_o[3].C[0] (dff)                                                       1.338     1.338
clock uncertainty                                                            0.000     1.338
cell setup time                                                             -0.066     1.272
data required time                                                                     1.272
--------------------------------------------------------------------------------------------
data required time                                                                     1.272
data arrival time                                                                     -5.997
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.725


#Path 58
Startpoint: byte_controller.dout[2].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : wb_dat_o[2].D[0] (dff clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.dout[2].C[0] (dffrn)                             1.338     1.338
byte_controller.dout[2].Q[0] (dffrn) [clock-to-output]           0.124     1.462
$abc$3685$new_n538.in[2] (.names)                                1.338     2.800
$abc$3685$new_n538.out[0] (.names)                               0.261     3.061
$0\wb_dat_o[7:0][2].in[3] (.names)                               1.338     4.398
$0\wb_dat_o[7:0][2].out[0] (.names)                              0.261     4.659
wb_dat_o[2].D[0] (dff)                                           1.338     5.997
data arrival time                                                          5.997

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
wb_dat_o[2].C[0] (dff)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 59
Startpoint: byte_controller.din[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : wb_dat_o[5].D[0] (dff clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.din[5].C[0] (dffrn)                              1.338     1.338
byte_controller.din[5].Q[0] (dffrn) [clock-to-output]            0.124     1.462
$abc$3685$new_n335.in[3] (.names)                                1.338     2.800
$abc$3685$new_n335.out[0] (.names)                               0.261     3.061
$0\wb_dat_o[7:0][5].in[0] (.names)                               1.338     4.398
$0\wb_dat_o[7:0][5].out[0] (.names)                              0.235     4.633
wb_dat_o[5].D[0] (dff)                                           1.338     5.971
data arrival time                                                          5.971

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
wb_dat_o[5].C[0] (dff)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.971
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.699


#Path 60
Startpoint: byte_controller.c_state[3].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.din.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                               0.000     0.000
clock source latency                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                               0.000     0.000
byte_controller.c_state[3].C[0] (dffrn)                                                  1.338     1.338
byte_controller.c_state[3].Q[0] (dffrn) [clock-to-output]                                0.124     1.462
$abc$3685$new_n498.in[0] (.names)                                                        1.338     2.800
$abc$3685$new_n498.out[0] (.names)                                                       0.235     3.035
$abc$3685$flatten\byte_controller.$0\core_txd[0:0].in[2] (.names)                        1.338     4.372
$abc$3685$flatten\byte_controller.$0\core_txd[0:0].out[0] (.names)                       0.261     4.633
byte_controller.bit_controller.din.D[0] (dffrn)                                          1.338     5.971
data arrival time                                                                                  5.971

clock wb_clk_i (rise edge)                                                               0.000     0.000
clock source latency                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                               0.000     0.000
byte_controller.bit_controller.din.C[0] (dffrn)                                          1.338     1.338
clock uncertainty                                                                        0.000     1.338
cell setup time                                                                         -0.066     1.272
data required time                                                                                 1.272
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.272
data arrival time                                                                                 -5.971
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -4.699


#Path 61
Startpoint: byte_controller.c_state[3].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.cmd_ack.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                              0.000     0.000
clock source latency                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                              0.000     0.000
byte_controller.c_state[3].C[0] (dffrn)                                                 1.338     1.338
byte_controller.c_state[3].Q[0] (dffrn) [clock-to-output]                               0.124     1.462
$abc$3685$new_n498.in[0] (.names)                                                       1.338     2.800
$abc$3685$new_n498.out[0] (.names)                                                      0.235     3.035
$abc$3685$flatten\byte_controller.$0\cmd_ack[0:0].in[2] (.names)                        1.338     4.372
$abc$3685$flatten\byte_controller.$0\cmd_ack[0:0].out[0] (.names)                       0.261     4.633
byte_controller.cmd_ack.D[0] (dffrn)                                                    1.338     5.971
data arrival time                                                                                 5.971

clock wb_clk_i (rise edge)                                                              0.000     0.000
clock source latency                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                              0.000     0.000
byte_controller.cmd_ack.C[0] (dffrn)                                                    1.338     1.338
clock uncertainty                                                                       0.000     1.338
cell setup time                                                                        -0.066     1.272
data required time                                                                                1.272
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.272
data arrival time                                                                                -5.971
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -4.699


#Path 62
Startpoint: byte_controller.din[6].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : wb_dat_o[6].D[0] (dff clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.din[6].C[0] (dffrn)                              1.338     1.338
byte_controller.din[6].Q[0] (dffrn) [clock-to-output]            0.124     1.462
$abc$3685$new_n338.in[3] (.names)                                1.338     2.800
$abc$3685$new_n338.out[0] (.names)                               0.261     3.061
$0\wb_dat_o[7:0][6].in[0] (.names)                               1.338     4.398
$0\wb_dat_o[7:0][6].out[0] (.names)                              0.235     4.633
wb_dat_o[6].D[0] (dff)                                           1.338     5.971
data arrival time                                                          5.971

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
wb_dat_o[6].C[0] (dff)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.971
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.699


#Path 63
Startpoint: byte_controller.bit_controller.clk_cnt[15].Q[0] (dffsn clocked by wb_clk_i)
Endpoint  : wb_dat_o[7].D[0] (dff clocked by wb_clk_i)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
wb_clk_i.inpad[0] (.input)                                                    0.000     0.000
byte_controller.bit_controller.clk_cnt[15].C[0] (dffsn)                       1.338     1.338
byte_controller.bit_controller.clk_cnt[15].Q[0] (dffsn) [clock-to-output]     0.124     1.462
$abc$3685$new_n340.in[2] (.names)                                             1.338     2.800
$abc$3685$new_n340.out[0] (.names)                                            0.235     3.035
$0\wb_dat_o[7:0][7].in[1] (.names)                                            1.338     4.372
$0\wb_dat_o[7:0][7].out[0] (.names)                                           0.261     4.633
wb_dat_o[7].D[0] (dff)                                                        1.338     5.971
data arrival time                                                                       5.971

clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
wb_clk_i.inpad[0] (.input)                                                    0.000     0.000
wb_dat_o[7].C[0] (dff)                                                        1.338     1.338
clock uncertainty                                                             0.000     1.338
cell setup time                                                              -0.066     1.272
data required time                                                                      1.272
---------------------------------------------------------------------------------------------
data required time                                                                      1.272
data arrival time                                                                      -5.971
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -4.699


#Path 64
Startpoint: byte_controller.din[1].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : wb_dat_o[1].D[0] (dff clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.din[1].C[0] (dffrn)                              1.338     1.338
byte_controller.din[1].Q[0] (dffrn) [clock-to-output]            0.124     1.462
$abc$3685$new_n323.in[3] (.names)                                1.338     2.800
$abc$3685$new_n323.out[0] (.names)                               0.261     3.061
$0\wb_dat_o[7:0][1].in[0] (.names)                               1.338     4.398
$0\wb_dat_o[7:0][1].out[0] (.names)                              0.235     4.633
wb_dat_o[1].D[0] (dff)                                           1.338     5.971
data arrival time                                                          5.971

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
wb_dat_o[1].C[0] (dff)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.971
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.699


#Path 65
Startpoint: byte_controller.din[0].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : wb_dat_o[0].D[0] (dff clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.din[0].C[0] (dffrn)                              1.338     1.338
byte_controller.din[0].Q[0] (dffrn) [clock-to-output]            0.124     1.462
$abc$3685$new_n320.in[3] (.names)                                1.338     2.800
$abc$3685$new_n320.out[0] (.names)                               0.261     3.061
$0\wb_dat_o[7:0][0].in[0] (.names)                               1.338     4.398
$0\wb_dat_o[7:0][0].out[0] (.names)                              0.235     4.633
wb_dat_o[0].D[0] (dff)                                           1.338     5.971
data arrival time                                                          5.971

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
wb_dat_o[0].C[0] (dff)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.971
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.699


#Path 66
Startpoint: byte_controller.c_state[1].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.shift.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                            0.000     0.000
clock source latency                                                                  0.000     0.000
wb_clk_i.inpad[0] (.input)                                                            0.000     0.000
byte_controller.c_state[1].C[0] (dffrn)                                               1.338     1.338
byte_controller.c_state[1].Q[0] (dffrn) [clock-to-output]                             0.124     1.462
$abc$3685$new_n507.in[0] (.names)                                                     1.338     2.800
$abc$3685$new_n507.out[0] (.names)                                                    0.235     3.035
$abc$3685$flatten\byte_controller.$0\shift[0:0].in[2] (.names)                        1.338     4.372
$abc$3685$flatten\byte_controller.$0\shift[0:0].out[0] (.names)                       0.235     4.607
byte_controller.shift.D[0] (dffrn)                                                    1.338     5.945
data arrival time                                                                               5.945

clock wb_clk_i (rise edge)                                                            0.000     0.000
clock source latency                                                                  0.000     0.000
wb_clk_i.inpad[0] (.input)                                                            0.000     0.000
byte_controller.shift.C[0] (dffrn)                                                    1.338     1.338
clock uncertainty                                                                     0.000     1.338
cell setup time                                                                      -0.066     1.272
data required time                                                                              1.272
-----------------------------------------------------------------------------------------------------
data required time                                                                              1.272
data arrival time                                                                              -5.945
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -4.673


#Path 67
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : ctr[1].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3685$new_n272.in[0] (.names)                                1.338     1.338
$abc$3685$new_n272.out[0] (.names)                               0.195     1.533
$abc$3685$new_n301.in[1] (.names)                                1.338     2.871
$abc$3685$new_n301.out[0] (.names)                               0.195     3.066
$0\ctr[7:0][1].in[0] (.names)                                    1.338     4.403
$0\ctr[7:0][1].out[0] (.names)                                   0.195     4.598
ctr[1].D[0] (dffrn)                                              1.338     5.936
data arrival time                                                          5.936

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
ctr[1].C[0] (dffrn)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.936
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.664


#Path 68
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[8].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
wb_we_i.inpad[0] (.input)                                                    0.000     0.000
$abc$3685$new_n272.in[0] (.names)                                            1.338     1.338
$abc$3685$new_n272.out[0] (.names)                                           0.195     1.533
$abc$3685$new_n283.in[1] (.names)                                            1.338     2.871
$abc$3685$new_n283.out[0] (.names)                                           0.195     3.066
$0\prer[15:0][8].in[0] (.names)                                              1.338     4.403
$0\prer[15:0][8].out[0] (.names)                                             0.195     4.598
byte_controller.bit_controller.clk_cnt[8].D[0] (dffsn)                       1.338     5.936
data arrival time                                                                      5.936

clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                   0.000     0.000
byte_controller.bit_controller.clk_cnt[8].C[0] (dffsn)                       1.338     1.338
clock uncertainty                                                            0.000     1.338
cell setup time                                                             -0.066     1.272
data required time                                                                     1.272
--------------------------------------------------------------------------------------------
data required time                                                                     1.272
data arrival time                                                                     -5.936
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.664


#Path 69
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[9].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
wb_we_i.inpad[0] (.input)                                                    0.000     0.000
$abc$3685$new_n272.in[0] (.names)                                            1.338     1.338
$abc$3685$new_n272.out[0] (.names)                                           0.195     1.533
$abc$3685$new_n283.in[1] (.names)                                            1.338     2.871
$abc$3685$new_n283.out[0] (.names)                                           0.195     3.066
$0\prer[15:0][9].in[0] (.names)                                              1.338     4.403
$0\prer[15:0][9].out[0] (.names)                                             0.195     4.598
byte_controller.bit_controller.clk_cnt[9].D[0] (dffsn)                       1.338     5.936
data arrival time                                                                      5.936

clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                   0.000     0.000
byte_controller.bit_controller.clk_cnt[9].C[0] (dffsn)                       1.338     1.338
clock uncertainty                                                            0.000     1.338
cell setup time                                                             -0.066     1.272
data required time                                                                     1.272
--------------------------------------------------------------------------------------------
data required time                                                                     1.272
data arrival time                                                                     -5.936
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.664


#Path 70
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[10].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
wb_we_i.inpad[0] (.input)                                                     0.000     0.000
$abc$3685$new_n272.in[0] (.names)                                             1.338     1.338
$abc$3685$new_n272.out[0] (.names)                                            0.195     1.533
$abc$3685$new_n283.in[1] (.names)                                             1.338     2.871
$abc$3685$new_n283.out[0] (.names)                                            0.195     3.066
$0\prer[15:0][10].in[0] (.names)                                              1.338     4.403
$0\prer[15:0][10].out[0] (.names)                                             0.195     4.598
byte_controller.bit_controller.clk_cnt[10].D[0] (dffsn)                       1.338     5.936
data arrival time                                                                       5.936

clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
wb_clk_i.inpad[0] (.input)                                                    0.000     0.000
byte_controller.bit_controller.clk_cnt[10].C[0] (dffsn)                       1.338     1.338
clock uncertainty                                                             0.000     1.338
cell setup time                                                              -0.066     1.272
data required time                                                                      1.272
---------------------------------------------------------------------------------------------
data required time                                                                      1.272
data arrival time                                                                      -5.936
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -4.664


#Path 71
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[11].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
wb_we_i.inpad[0] (.input)                                                     0.000     0.000
$abc$3685$new_n272.in[0] (.names)                                             1.338     1.338
$abc$3685$new_n272.out[0] (.names)                                            0.195     1.533
$abc$3685$new_n283.in[1] (.names)                                             1.338     2.871
$abc$3685$new_n283.out[0] (.names)                                            0.195     3.066
$0\prer[15:0][11].in[0] (.names)                                              1.338     4.403
$0\prer[15:0][11].out[0] (.names)                                             0.195     4.598
byte_controller.bit_controller.clk_cnt[11].D[0] (dffsn)                       1.338     5.936
data arrival time                                                                       5.936

clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
wb_clk_i.inpad[0] (.input)                                                    0.000     0.000
byte_controller.bit_controller.clk_cnt[11].C[0] (dffsn)                       1.338     1.338
clock uncertainty                                                             0.000     1.338
cell setup time                                                              -0.066     1.272
data required time                                                                      1.272
---------------------------------------------------------------------------------------------
data required time                                                                      1.272
data arrival time                                                                      -5.936
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -4.664


#Path 72
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[12].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
wb_we_i.inpad[0] (.input)                                                     0.000     0.000
$abc$3685$new_n272.in[0] (.names)                                             1.338     1.338
$abc$3685$new_n272.out[0] (.names)                                            0.195     1.533
$abc$3685$new_n283.in[1] (.names)                                             1.338     2.871
$abc$3685$new_n283.out[0] (.names)                                            0.195     3.066
$0\prer[15:0][12].in[0] (.names)                                              1.338     4.403
$0\prer[15:0][12].out[0] (.names)                                             0.195     4.598
byte_controller.bit_controller.clk_cnt[12].D[0] (dffsn)                       1.338     5.936
data arrival time                                                                       5.936

clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
wb_clk_i.inpad[0] (.input)                                                    0.000     0.000
byte_controller.bit_controller.clk_cnt[12].C[0] (dffsn)                       1.338     1.338
clock uncertainty                                                             0.000     1.338
cell setup time                                                              -0.066     1.272
data required time                                                                      1.272
---------------------------------------------------------------------------------------------
data required time                                                                      1.272
data arrival time                                                                      -5.936
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -4.664


#Path 73
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[13].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
wb_we_i.inpad[0] (.input)                                                     0.000     0.000
$abc$3685$new_n272.in[0] (.names)                                             1.338     1.338
$abc$3685$new_n272.out[0] (.names)                                            0.195     1.533
$abc$3685$new_n283.in[1] (.names)                                             1.338     2.871
$abc$3685$new_n283.out[0] (.names)                                            0.195     3.066
$0\prer[15:0][13].in[0] (.names)                                              1.338     4.403
$0\prer[15:0][13].out[0] (.names)                                             0.195     4.598
byte_controller.bit_controller.clk_cnt[13].D[0] (dffsn)                       1.338     5.936
data arrival time                                                                       5.936

clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
wb_clk_i.inpad[0] (.input)                                                    0.000     0.000
byte_controller.bit_controller.clk_cnt[13].C[0] (dffsn)                       1.338     1.338
clock uncertainty                                                             0.000     1.338
cell setup time                                                              -0.066     1.272
data required time                                                                      1.272
---------------------------------------------------------------------------------------------
data required time                                                                      1.272
data arrival time                                                                      -5.936
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -4.664


#Path 74
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[14].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
wb_we_i.inpad[0] (.input)                                                     0.000     0.000
$abc$3685$new_n272.in[0] (.names)                                             1.338     1.338
$abc$3685$new_n272.out[0] (.names)                                            0.195     1.533
$abc$3685$new_n283.in[1] (.names)                                             1.338     2.871
$abc$3685$new_n283.out[0] (.names)                                            0.195     3.066
$0\prer[15:0][14].in[0] (.names)                                              1.338     4.403
$0\prer[15:0][14].out[0] (.names)                                             0.195     4.598
byte_controller.bit_controller.clk_cnt[14].D[0] (dffsn)                       1.338     5.936
data arrival time                                                                       5.936

clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
wb_clk_i.inpad[0] (.input)                                                    0.000     0.000
byte_controller.bit_controller.clk_cnt[14].C[0] (dffsn)                       1.338     1.338
clock uncertainty                                                             0.000     1.338
cell setup time                                                              -0.066     1.272
data required time                                                                      1.272
---------------------------------------------------------------------------------------------
data required time                                                                      1.272
data arrival time                                                                      -5.936
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -4.664


#Path 75
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[15].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
wb_we_i.inpad[0] (.input)                                                     0.000     0.000
$abc$3685$new_n272.in[0] (.names)                                             1.338     1.338
$abc$3685$new_n272.out[0] (.names)                                            0.195     1.533
$abc$3685$new_n283.in[1] (.names)                                             1.338     2.871
$abc$3685$new_n283.out[0] (.names)                                            0.195     3.066
$0\prer[15:0][15].in[0] (.names)                                              1.338     4.403
$0\prer[15:0][15].out[0] (.names)                                             0.195     4.598
byte_controller.bit_controller.clk_cnt[15].D[0] (dffsn)                       1.338     5.936
data arrival time                                                                       5.936

clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
wb_clk_i.inpad[0] (.input)                                                    0.000     0.000
byte_controller.bit_controller.clk_cnt[15].C[0] (dffsn)                       1.338     1.338
clock uncertainty                                                             0.000     1.338
cell setup time                                                              -0.066     1.272
data required time                                                                      1.272
---------------------------------------------------------------------------------------------
data required time                                                                      1.272
data arrival time                                                                      -5.936
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -4.664


#Path 76
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[0].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
wb_we_i.inpad[0] (.input)                                                    0.000     0.000
$abc$3685$new_n272.in[0] (.names)                                            1.338     1.338
$abc$3685$new_n272.out[0] (.names)                                           0.195     1.533
$abc$3685$new_n292.in[0] (.names)                                            1.338     2.871
$abc$3685$new_n292.out[0] (.names)                                           0.195     3.066
$0\prer[15:0][0].in[0] (.names)                                              1.338     4.403
$0\prer[15:0][0].out[0] (.names)                                             0.195     4.598
byte_controller.bit_controller.clk_cnt[0].D[0] (dffsn)                       1.338     5.936
data arrival time                                                                      5.936

clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                   0.000     0.000
byte_controller.bit_controller.clk_cnt[0].C[0] (dffsn)                       1.338     1.338
clock uncertainty                                                            0.000     1.338
cell setup time                                                             -0.066     1.272
data required time                                                                     1.272
--------------------------------------------------------------------------------------------
data required time                                                                     1.272
data arrival time                                                                     -5.936
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.664


#Path 77
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[1].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
wb_we_i.inpad[0] (.input)                                                    0.000     0.000
$abc$3685$new_n272.in[0] (.names)                                            1.338     1.338
$abc$3685$new_n272.out[0] (.names)                                           0.195     1.533
$abc$3685$new_n292.in[0] (.names)                                            1.338     2.871
$abc$3685$new_n292.out[0] (.names)                                           0.195     3.066
$0\prer[15:0][1].in[0] (.names)                                              1.338     4.403
$0\prer[15:0][1].out[0] (.names)                                             0.195     4.598
byte_controller.bit_controller.clk_cnt[1].D[0] (dffsn)                       1.338     5.936
data arrival time                                                                      5.936

clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                   0.000     0.000
byte_controller.bit_controller.clk_cnt[1].C[0] (dffsn)                       1.338     1.338
clock uncertainty                                                            0.000     1.338
cell setup time                                                             -0.066     1.272
data required time                                                                     1.272
--------------------------------------------------------------------------------------------
data required time                                                                     1.272
data arrival time                                                                     -5.936
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.664


#Path 78
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.din[0].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3685$new_n272.in[0] (.names)                                1.338     1.338
$abc$3685$new_n272.out[0] (.names)                               0.195     1.533
$abc$3685$new_n310.in[1] (.names)                                1.338     2.871
$abc$3685$new_n310.out[0] (.names)                               0.195     3.066
$0\txr[7:0][0].in[0] (.names)                                    1.338     4.403
$0\txr[7:0][0].out[0] (.names)                                   0.195     4.598
byte_controller.din[0].D[0] (dffrn)                              1.338     5.936
data arrival time                                                          5.936

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.din[0].C[0] (dffrn)                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.936
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.664


#Path 79
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[2].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
wb_we_i.inpad[0] (.input)                                                    0.000     0.000
$abc$3685$new_n272.in[0] (.names)                                            1.338     1.338
$abc$3685$new_n272.out[0] (.names)                                           0.195     1.533
$abc$3685$new_n292.in[0] (.names)                                            1.338     2.871
$abc$3685$new_n292.out[0] (.names)                                           0.195     3.066
$0\prer[15:0][2].in[0] (.names)                                              1.338     4.403
$0\prer[15:0][2].out[0] (.names)                                             0.195     4.598
byte_controller.bit_controller.clk_cnt[2].D[0] (dffsn)                       1.338     5.936
data arrival time                                                                      5.936

clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                   0.000     0.000
byte_controller.bit_controller.clk_cnt[2].C[0] (dffsn)                       1.338     1.338
clock uncertainty                                                            0.000     1.338
cell setup time                                                             -0.066     1.272
data required time                                                                     1.272
--------------------------------------------------------------------------------------------
data required time                                                                     1.272
data arrival time                                                                     -5.936
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.664


#Path 80
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.din[7].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3685$new_n272.in[0] (.names)                                1.338     1.338
$abc$3685$new_n272.out[0] (.names)                               0.195     1.533
$abc$3685$new_n310.in[1] (.names)                                1.338     2.871
$abc$3685$new_n310.out[0] (.names)                               0.195     3.066
$0\txr[7:0][7].in[0] (.names)                                    1.338     4.403
$0\txr[7:0][7].out[0] (.names)                                   0.195     4.598
byte_controller.din[7].D[0] (dffrn)                              1.338     5.936
data arrival time                                                          5.936

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.din[7].C[0] (dffrn)                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.936
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.664


#Path 81
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.din[6].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3685$new_n272.in[0] (.names)                                1.338     1.338
$abc$3685$new_n272.out[0] (.names)                               0.195     1.533
$abc$3685$new_n310.in[1] (.names)                                1.338     2.871
$abc$3685$new_n310.out[0] (.names)                               0.195     3.066
$0\txr[7:0][6].in[0] (.names)                                    1.338     4.403
$0\txr[7:0][6].out[0] (.names)                                   0.195     4.598
byte_controller.din[6].D[0] (dffrn)                              1.338     5.936
data arrival time                                                          5.936

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.din[6].C[0] (dffrn)                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.936
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.664


#Path 82
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.din[5].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3685$new_n272.in[0] (.names)                                1.338     1.338
$abc$3685$new_n272.out[0] (.names)                               0.195     1.533
$abc$3685$new_n310.in[1] (.names)                                1.338     2.871
$abc$3685$new_n310.out[0] (.names)                               0.195     3.066
$0\txr[7:0][5].in[0] (.names)                                    1.338     4.403
$0\txr[7:0][5].out[0] (.names)                                   0.195     4.598
byte_controller.din[5].D[0] (dffrn)                              1.338     5.936
data arrival time                                                          5.936

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.din[5].C[0] (dffrn)                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.936
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.664


#Path 83
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.din[4].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3685$new_n272.in[0] (.names)                                1.338     1.338
$abc$3685$new_n272.out[0] (.names)                               0.195     1.533
$abc$3685$new_n310.in[1] (.names)                                1.338     2.871
$abc$3685$new_n310.out[0] (.names)                               0.195     3.066
$0\txr[7:0][4].in[0] (.names)                                    1.338     4.403
$0\txr[7:0][4].out[0] (.names)                                   0.195     4.598
byte_controller.din[4].D[0] (dffrn)                              1.338     5.936
data arrival time                                                          5.936

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.din[4].C[0] (dffrn)                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.936
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.664


#Path 84
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.din[3].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3685$new_n272.in[0] (.names)                                1.338     1.338
$abc$3685$new_n272.out[0] (.names)                               0.195     1.533
$abc$3685$new_n310.in[1] (.names)                                1.338     2.871
$abc$3685$new_n310.out[0] (.names)                               0.195     3.066
$0\txr[7:0][3].in[0] (.names)                                    1.338     4.403
$0\txr[7:0][3].out[0] (.names)                                   0.195     4.598
byte_controller.din[3].D[0] (dffrn)                              1.338     5.936
data arrival time                                                          5.936

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.din[3].C[0] (dffrn)                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.936
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.664


#Path 85
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.din[2].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3685$new_n272.in[0] (.names)                                1.338     1.338
$abc$3685$new_n272.out[0] (.names)                               0.195     1.533
$abc$3685$new_n310.in[1] (.names)                                1.338     2.871
$abc$3685$new_n310.out[0] (.names)                               0.195     3.066
$0\txr[7:0][2].in[0] (.names)                                    1.338     4.403
$0\txr[7:0][2].out[0] (.names)                                   0.195     4.598
byte_controller.din[2].D[0] (dffrn)                              1.338     5.936
data arrival time                                                          5.936

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.din[2].C[0] (dffrn)                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.936
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.664


#Path 86
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.din[1].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3685$new_n272.in[0] (.names)                                1.338     1.338
$abc$3685$new_n272.out[0] (.names)                               0.195     1.533
$abc$3685$new_n310.in[1] (.names)                                1.338     2.871
$abc$3685$new_n310.out[0] (.names)                               0.195     3.066
$0\txr[7:0][1].in[0] (.names)                                    1.338     4.403
$0\txr[7:0][1].out[0] (.names)                                   0.195     4.598
byte_controller.din[1].D[0] (dffrn)                              1.338     5.936
data arrival time                                                          5.936

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.din[1].C[0] (dffrn)                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.936
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.664


#Path 87
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.ena.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                            0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
wb_we_i.inpad[0] (.input)                                             0.000     0.000
$abc$3685$new_n272.in[0] (.names)                                     1.338     1.338
$abc$3685$new_n272.out[0] (.names)                                    0.195     1.533
$abc$3685$new_n301.in[1] (.names)                                     1.338     2.871
$abc$3685$new_n301.out[0] (.names)                                    0.195     3.066
$0\ctr[7:0][7].in[0] (.names)                                         1.338     4.403
$0\ctr[7:0][7].out[0] (.names)                                        0.195     4.598
byte_controller.bit_controller.ena.D[0] (dffrn)                       1.338     5.936
data arrival time                                                               5.936

clock wb_clk_i (rise edge)                                            0.000     0.000
clock source latency                                                  0.000     0.000
wb_clk_i.inpad[0] (.input)                                            0.000     0.000
byte_controller.bit_controller.ena.C[0] (dffrn)                       1.338     1.338
clock uncertainty                                                     0.000     1.338
cell setup time                                                      -0.066     1.272
data required time                                                              1.272
-------------------------------------------------------------------------------------
data required time                                                              1.272
data arrival time                                                              -5.936
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -4.664


#Path 88
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : ien.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3685$new_n272.in[0] (.names)                                1.338     1.338
$abc$3685$new_n272.out[0] (.names)                               0.195     1.533
$abc$3685$new_n301.in[1] (.names)                                1.338     2.871
$abc$3685$new_n301.out[0] (.names)                               0.195     3.066
$0\ctr[7:0][6].in[0] (.names)                                    1.338     4.403
$0\ctr[7:0][6].out[0] (.names)                                   0.195     4.598
ien.D[0] (dffrn)                                                 1.338     5.936
data arrival time                                                          5.936

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
ien.C[0] (dffrn)                                                 1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.936
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.664


#Path 89
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[6].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
wb_we_i.inpad[0] (.input)                                                    0.000     0.000
$abc$3685$new_n272.in[0] (.names)                                            1.338     1.338
$abc$3685$new_n272.out[0] (.names)                                           0.195     1.533
$abc$3685$new_n292.in[0] (.names)                                            1.338     2.871
$abc$3685$new_n292.out[0] (.names)                                           0.195     3.066
$0\prer[15:0][6].in[0] (.names)                                              1.338     4.403
$0\prer[15:0][6].out[0] (.names)                                             0.195     4.598
byte_controller.bit_controller.clk_cnt[6].D[0] (dffsn)                       1.338     5.936
data arrival time                                                                      5.936

clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                   0.000     0.000
byte_controller.bit_controller.clk_cnt[6].C[0] (dffsn)                       1.338     1.338
clock uncertainty                                                            0.000     1.338
cell setup time                                                             -0.066     1.272
data required time                                                                     1.272
--------------------------------------------------------------------------------------------
data required time                                                                     1.272
data arrival time                                                                     -5.936
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.664


#Path 90
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[3].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
wb_we_i.inpad[0] (.input)                                                    0.000     0.000
$abc$3685$new_n272.in[0] (.names)                                            1.338     1.338
$abc$3685$new_n272.out[0] (.names)                                           0.195     1.533
$abc$3685$new_n292.in[0] (.names)                                            1.338     2.871
$abc$3685$new_n292.out[0] (.names)                                           0.195     3.066
$0\prer[15:0][3].in[0] (.names)                                              1.338     4.403
$0\prer[15:0][3].out[0] (.names)                                             0.195     4.598
byte_controller.bit_controller.clk_cnt[3].D[0] (dffsn)                       1.338     5.936
data arrival time                                                                      5.936

clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                   0.000     0.000
byte_controller.bit_controller.clk_cnt[3].C[0] (dffsn)                       1.338     1.338
clock uncertainty                                                            0.000     1.338
cell setup time                                                             -0.066     1.272
data required time                                                                     1.272
--------------------------------------------------------------------------------------------
data required time                                                                     1.272
data arrival time                                                                     -5.936
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.664


#Path 91
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[4].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
wb_we_i.inpad[0] (.input)                                                    0.000     0.000
$abc$3685$new_n272.in[0] (.names)                                            1.338     1.338
$abc$3685$new_n272.out[0] (.names)                                           0.195     1.533
$abc$3685$new_n292.in[0] (.names)                                            1.338     2.871
$abc$3685$new_n292.out[0] (.names)                                           0.195     3.066
$0\prer[15:0][4].in[0] (.names)                                              1.338     4.403
$0\prer[15:0][4].out[0] (.names)                                             0.195     4.598
byte_controller.bit_controller.clk_cnt[4].D[0] (dffsn)                       1.338     5.936
data arrival time                                                                      5.936

clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                   0.000     0.000
byte_controller.bit_controller.clk_cnt[4].C[0] (dffsn)                       1.338     1.338
clock uncertainty                                                            0.000     1.338
cell setup time                                                             -0.066     1.272
data required time                                                                     1.272
--------------------------------------------------------------------------------------------
data required time                                                                     1.272
data arrival time                                                                     -5.936
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.664


#Path 92
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[5].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
wb_we_i.inpad[0] (.input)                                                    0.000     0.000
$abc$3685$new_n272.in[0] (.names)                                            1.338     1.338
$abc$3685$new_n272.out[0] (.names)                                           0.195     1.533
$abc$3685$new_n292.in[0] (.names)                                            1.338     2.871
$abc$3685$new_n292.out[0] (.names)                                           0.195     3.066
$0\prer[15:0][5].in[0] (.names)                                              1.338     4.403
$0\prer[15:0][5].out[0] (.names)                                             0.195     4.598
byte_controller.bit_controller.clk_cnt[5].D[0] (dffsn)                       1.338     5.936
data arrival time                                                                      5.936

clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                   0.000     0.000
byte_controller.bit_controller.clk_cnt[5].C[0] (dffsn)                       1.338     1.338
clock uncertainty                                                            0.000     1.338
cell setup time                                                             -0.066     1.272
data required time                                                                     1.272
--------------------------------------------------------------------------------------------
data required time                                                                     1.272
data arrival time                                                                     -5.936
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.664


#Path 93
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : ctr[5].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3685$new_n272.in[0] (.names)                                1.338     1.338
$abc$3685$new_n272.out[0] (.names)                               0.195     1.533
$abc$3685$new_n301.in[1] (.names)                                1.338     2.871
$abc$3685$new_n301.out[0] (.names)                               0.195     3.066
$0\ctr[7:0][5].in[0] (.names)                                    1.338     4.403
$0\ctr[7:0][5].out[0] (.names)                                   0.195     4.598
ctr[5].D[0] (dffrn)                                              1.338     5.936
data arrival time                                                          5.936

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
ctr[5].C[0] (dffrn)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.936
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.664


#Path 94
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[7].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
wb_we_i.inpad[0] (.input)                                                    0.000     0.000
$abc$3685$new_n272.in[0] (.names)                                            1.338     1.338
$abc$3685$new_n272.out[0] (.names)                                           0.195     1.533
$abc$3685$new_n292.in[0] (.names)                                            1.338     2.871
$abc$3685$new_n292.out[0] (.names)                                           0.195     3.066
$0\prer[15:0][7].in[0] (.names)                                              1.338     4.403
$0\prer[15:0][7].out[0] (.names)                                             0.195     4.598
byte_controller.bit_controller.clk_cnt[7].D[0] (dffsn)                       1.338     5.936
data arrival time                                                                      5.936

clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                   0.000     0.000
byte_controller.bit_controller.clk_cnt[7].C[0] (dffsn)                       1.338     1.338
clock uncertainty                                                            0.000     1.338
cell setup time                                                             -0.066     1.272
data required time                                                                     1.272
--------------------------------------------------------------------------------------------
data required time                                                                     1.272
data arrival time                                                                     -5.936
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.664


#Path 95
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : ctr[0].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3685$new_n272.in[0] (.names)                                1.338     1.338
$abc$3685$new_n272.out[0] (.names)                               0.195     1.533
$abc$3685$new_n301.in[1] (.names)                                1.338     2.871
$abc$3685$new_n301.out[0] (.names)                               0.195     3.066
$0\ctr[7:0][0].in[0] (.names)                                    1.338     4.403
$0\ctr[7:0][0].out[0] (.names)                                   0.195     4.598
ctr[0].D[0] (dffrn)                                              1.338     5.936
data arrival time                                                          5.936

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
ctr[0].C[0] (dffrn)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.936
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.664


#Path 96
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : ctr[2].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3685$new_n272.in[0] (.names)                                1.338     1.338
$abc$3685$new_n272.out[0] (.names)                               0.195     1.533
$abc$3685$new_n301.in[1] (.names)                                1.338     2.871
$abc$3685$new_n301.out[0] (.names)                               0.195     3.066
$0\ctr[7:0][2].in[0] (.names)                                    1.338     4.403
$0\ctr[7:0][2].out[0] (.names)                                   0.195     4.598
ctr[2].D[0] (dffrn)                                              1.338     5.936
data arrival time                                                          5.936

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
ctr[2].C[0] (dffrn)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.936
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.664


#Path 97
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : ctr[3].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3685$new_n272.in[0] (.names)                                1.338     1.338
$abc$3685$new_n272.out[0] (.names)                               0.195     1.533
$abc$3685$new_n301.in[1] (.names)                                1.338     2.871
$abc$3685$new_n301.out[0] (.names)                               0.195     3.066
$0\ctr[7:0][3].in[0] (.names)                                    1.338     4.403
$0\ctr[7:0][3].out[0] (.names)                                   0.195     4.598
ctr[3].D[0] (dffrn)                                              1.338     5.936
data arrival time                                                          5.936

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
ctr[3].C[0] (dffrn)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.936
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.664


#Path 98
Startpoint: wb_we_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : ctr[4].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_we_i.inpad[0] (.input)                                        0.000     0.000
$abc$3685$new_n272.in[0] (.names)                                1.338     1.338
$abc$3685$new_n272.out[0] (.names)                               0.195     1.533
$abc$3685$new_n301.in[1] (.names)                                1.338     2.871
$abc$3685$new_n301.out[0] (.names)                               0.195     3.066
$0\ctr[7:0][4].in[0] (.names)                                    1.338     4.403
$0\ctr[7:0][4].out[0] (.names)                                   0.195     4.598
ctr[4].D[0] (dffrn)                                              1.338     5.936
data arrival time                                                          5.936

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
ctr[4].C[0] (dffrn)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.936
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.664


#Path 99
Startpoint: byte_controller.bit_controller.cmd[2].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cmd_stop.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cmd[2].C[0] (dffrn)                                                       1.338     1.338
byte_controller.bit_controller.cmd[2].Q[0] (dffrn) [clock-to-output]                                     0.124     1.462
$abc$3685$new_n379.in[0] (.names)                                                                        1.338     2.800
$abc$3685$new_n379.out[0] (.names)                                                                       0.195     2.995
$abc$3685$flatten\byte_controller.\bit_controller.$0\cmd_stop[0:0].in[3] (.names)                        1.338     4.332
$abc$3685$flatten\byte_controller.\bit_controller.$0\cmd_stop[0:0].out[0] (.names)                       0.261     4.593
byte_controller.bit_controller.cmd_stop.D[0] (dffrn)                                                     1.338     5.931
data arrival time                                                                                                  5.931

clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cmd_stop.C[0] (dffrn)                                                     1.338     1.338
clock uncertainty                                                                                        0.000     1.338
cell setup time                                                                                         -0.066     1.272
data required time                                                                                                 1.272
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 1.272
data arrival time                                                                                                 -5.931
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.659


#Path 100
Startpoint: byte_controller.bit_controller.ena.Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : iack.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                            0.000     0.000
clock source latency                                                  0.000     0.000
wb_clk_i.inpad[0] (.input)                                            0.000     0.000
byte_controller.bit_controller.ena.C[0] (dffrn)                       1.338     1.338
byte_controller.bit_controller.ena.Q[0] (dffrn) [clock-to-output]     0.124     1.462
$abc$3685$new_n274.in[0] (.names)                                     1.338     2.800
$abc$3685$new_n274.out[0] (.names)                                    0.195     2.995
$0\cr[7:0][0].in[1] (.names)                                          1.338     4.332
$0\cr[7:0][0].out[0] (.names)                                         0.235     4.567
iack.D[0] (dffrn)                                                     1.338     5.905
data arrival time                                                               5.905

clock wb_clk_i (rise edge)                                            0.000     0.000
clock source latency                                                  0.000     0.000
wb_clk_i.inpad[0] (.input)                                            0.000     0.000
iack.C[0] (dffrn)                                                     1.338     1.338
clock uncertainty                                                     0.000     1.338
cell setup time                                                      -0.066     1.272
data required time                                                              1.272
-------------------------------------------------------------------------------------
data required time                                                              1.272
data arrival time                                                              -5.905
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -4.633


#End of timing report
