#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Nov 22 21:33:17 2015
# Process ID: 3232
# Log file: F:/CEC330/Final_Project_accel/Final_Project_accel.runs/synth_1/Final_top.vds
# Journal file: F:/CEC330/Final_Project_accel/Final_Project_accel.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Final_top.tcl -notrace
Command: synth_design -top Final_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 244.680 ; gain = 68.469
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Final_top' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Final_top.vhd:47]
INFO: [Synth 8-3491] module 'Divider' declared at 'F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Divider.vhd:35' bound to instance 'divider_map' of component 'Divider' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Final_top.vhd:203]
INFO: [Synth 8-638] synthesizing module 'Divider' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Divider.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Divider' (1#1) [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Divider.vhd:48]
INFO: [Synth 8-3491] module 'SPI_TX' declared at 'F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/SPI_TX.vhd:36' bound to instance 'SPI_TX_map' of component 'SPI_TX' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Final_top.vhd:215]
INFO: [Synth 8-638] synthesizing module 'SPI_TX' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/SPI_TX.vhd:45]
WARNING: [Synth 8-614] signal 'TX_DATA' is read in the process but is not in the sensitivity list [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/SPI_TX.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'SPI_TX' (2#1) [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/SPI_TX.vhd:45]
INFO: [Synth 8-3491] module 'SPI_RX' declared at 'F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/SPI_RX.vhd:36' bound to instance 'SPI_RX_map' of component 'SPI_RX' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Final_top.vhd:223]
INFO: [Synth 8-638] synthesizing module 'SPI_RX' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/SPI_RX.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'SPI_RX' (3#1) [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/SPI_RX.vhd:44]
INFO: [Synth 8-3491] module 'SPI_state_clk' declared at 'F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/SPI_state_clk.vhd:34' bound to instance 'SPI_state_clk_map' of component 'SPI_state_clk' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Final_top.vhd:230]
INFO: [Synth 8-638] synthesizing module 'SPI_state_clk' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/SPI_state_clk.vhd:42]
WARNING: [Synth 8-614] signal 'CLK_EN' is read in the process but is not in the sensitivity list [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/SPI_state_clk.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'SPI_state_clk' (4#1) [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/SPI_state_clk.vhd:42]
INFO: [Synth 8-3491] module 'Config_fsm' declared at 'F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Config_fsm.vhd:34' bound to instance 'Config_map' of component 'Config_fsm' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Final_top.vhd:237]
INFO: [Synth 8-638] synthesizing module 'Config_fsm' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Config_fsm.vhd:47]
WARNING: [Synth 8-614] signal 'CONFIG_EN' is read in the process but is not in the sensitivity list [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Config_fsm.vhd:321]
WARNING: [Synth 8-614] signal 'ADDR_DONE' is read in the process but is not in the sensitivity list [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Config_fsm.vhd:321]
INFO: [Synth 8-256] done synthesizing module 'Config_fsm' (5#1) [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Config_fsm.vhd:47]
INFO: [Synth 8-3491] module 'ADXL362_com_fsm' declared at 'F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/ADXL362_com_fsm.vhd:34' bound to instance 'ADXL_com_map' of component 'ADXL362_com_fsm' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Final_top.vhd:248]
INFO: [Synth 8-638] synthesizing module 'ADXL362_com_fsm' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/ADXL362_com_fsm.vhd:48]
WARNING: [Synth 8-614] signal 'CMD' is read in the process but is not in the sensitivity list [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/ADXL362_com_fsm.vhd:77]
WARNING: [Synth 8-614] signal 'ADDR' is read in the process but is not in the sensitivity list [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/ADXL362_com_fsm.vhd:77]
WARNING: [Synth 8-614] signal 'DATA' is read in the process but is not in the sensitivity list [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/ADXL362_com_fsm.vhd:77]
WARNING: [Synth 8-614] signal 'START' is read in the process but is not in the sensitivity list [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/ADXL362_com_fsm.vhd:176]
WARNING: [Synth 8-614] signal 'TX_DONE' is read in the process but is not in the sensitivity list [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/ADXL362_com_fsm.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'ADXL362_com_fsm' (6#1) [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/ADXL362_com_fsm.vhd:48]
INFO: [Synth 8-3491] module 'Read_accel_fsm' declared at 'F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Read_accel_fsm.vhd:34' bound to instance 'Read_fsm_map' of component 'Read_accel_fsm' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Final_top.vhd:264]
INFO: [Synth 8-638] synthesizing module 'Read_accel_fsm' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Read_accel_fsm.vhd:46]
WARNING: [Synth 8-614] signal 'RX_DATA' is read in the process but is not in the sensitivity list [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Read_accel_fsm.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'Read_accel_fsm' (7#1) [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Read_accel_fsm.vhd:46]
WARNING: [Synth 8-614] signal 'read_accel' is read in the process but is not in the sensitivity list [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Final_top.vhd:278]
WARNING: [Synth 8-614] signal 'configure_accel' is read in the process but is not in the sensitivity list [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Final_top.vhd:278]
WARNING: [Synth 8-614] signal 'config_data' is read in the process but is not in the sensitivity list [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Final_top.vhd:278]
WARNING: [Synth 8-614] signal 'config_addr' is read in the process but is not in the sensitivity list [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Final_top.vhd:278]
WARNING: [Synth 8-614] signal 'config_cmd' is read in the process but is not in the sensitivity list [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Final_top.vhd:278]
WARNING: [Synth 8-614] signal 'config_start' is read in the process but is not in the sensitivity list [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Final_top.vhd:278]
WARNING: [Synth 8-614] signal 'read_data' is read in the process but is not in the sensitivity list [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Final_top.vhd:278]
WARNING: [Synth 8-614] signal 'read_addr' is read in the process but is not in the sensitivity list [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Final_top.vhd:278]
WARNING: [Synth 8-614] signal 'read_cmd' is read in the process but is not in the sensitivity list [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Final_top.vhd:278]
WARNING: [Synth 8-614] signal 'read_start' is read in the process but is not in the sensitivity list [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Final_top.vhd:278]
WARNING: [Synth 8-3848] Net LED in module/entity Final_top does not have driver. [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Final_top.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Final_top' (8#1) [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Final_top.vhd:47]
WARNING: [Synth 8-3331] design Final_top has unconnected port LED[15]
WARNING: [Synth 8-3331] design Final_top has unconnected port LED[14]
WARNING: [Synth 8-3331] design Final_top has unconnected port LED[13]
WARNING: [Synth 8-3331] design Final_top has unconnected port LED[12]
WARNING: [Synth 8-3331] design Final_top has unconnected port LED[11]
WARNING: [Synth 8-3331] design Final_top has unconnected port LED[10]
WARNING: [Synth 8-3331] design Final_top has unconnected port LED[9]
WARNING: [Synth 8-3331] design Final_top has unconnected port LED[8]
WARNING: [Synth 8-3331] design Final_top has unconnected port LED[7]
WARNING: [Synth 8-3331] design Final_top has unconnected port LED[6]
WARNING: [Synth 8-3331] design Final_top has unconnected port LED[5]
WARNING: [Synth 8-3331] design Final_top has unconnected port LED[4]
WARNING: [Synth 8-3331] design Final_top has unconnected port LED[3]
WARNING: [Synth 8-3331] design Final_top has unconnected port LED[2]
WARNING: [Synth 8-3331] design Final_top has unconnected port LED[1]
WARNING: [Synth 8-3331] design Final_top has unconnected port LED[0]
WARNING: [Synth 8-3917] design Final_top has port ACL_INT[2] driven by constant 0
WARNING: [Synth 8-3917] design Final_top has port ACL_INT[1] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 278.949 ; gain = 102.738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 278.949 ; gain = 102.738
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc]
Finished Parsing XDC File [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 581.898 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 581.898 ; gain = 405.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 581.898 ; gain = 405.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 3 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 3 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 27 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 27 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 28 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 28 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 29 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 29 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 30 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 30 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 31 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 31 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 32 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 32 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 33 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 33 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 34 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 34 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 35 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 35 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 36 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 36 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 37 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 37 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 38 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 38 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 39 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 39 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 40 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 40 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 41 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 41 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 42 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 42 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 68 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 68 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 100 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 100 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 101 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 101 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 102 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 102 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 103 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 103 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 104 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 104 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 105 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 105 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 581.898 ; gain = 405.688
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SPI_state_clk'
INFO: [Synth 8-5546] ROM "SPI_CLK" won't be mapped to RAM because it is too sparse
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Config_fsm'
INFO: [Synth 8-5546] ROM "CONFIG_DONE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ADXL362_com_fsm'
INFO: [Synth 8-5544] ROM "CS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TX_DATA" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Read_accel_fsm'
INFO: [Synth 8-5544] ROM "START" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TX_CMD" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'TX_DONE_reg' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/SPI_state_clk.vhd:81]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                st1_wait |                            00000 |                            00000
                st2_high |                            00001 |                            00001
                 st2_low |                            00010 |                            00010
                st3_high |                            00011 |                            00011
                 st3_low |                            00100 |                            00100
                st4_high |                            00101 |                            00101
                 st4_low |                            00110 |                            00110
                st5_high |                            00111 |                            00111
                 st5_low |                            01000 |                            01000
                st6_high |                            01001 |                            01001
                 st6_low |                            01010 |                            01010
                st7_high |                            01011 |                            01011
                 st7_low |                            01100 |                            01100
                st8_high |                            01101 |                            01101
                 st8_low |                            01110 |                            01110
                st9_high |                            01111 |                            01111
                 st9_low |                            10000 |                            10000
               st10_done |                            10001 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'SPI_state_clk'
WARNING: [Synth 8-327] inferring latch for variable 'SPI_CLK_reg' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/SPI_state_clk.vhd:80]
WARNING: [Synth 8-327] inferring latch for variable 'CONFIG_DONE_reg' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Config_fsm.vhd:89]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                st1_wait |                            00000 |                            00000
            st2_prep_x20 |                            00001 |                            00001
            st2_send_x20 |                            00010 |                            00010
            st3_prep_x21 |                            00011 |                            00011
            st3_send_x21 |                            00100 |                            00100
            st4_prep_x22 |                            00101 |                            00101
            st4_send_x22 |                            00110 |                            00110
            st5_prep_x23 |                            00111 |                            00111
            st5_send_x23 |                            01000 |                            01000
            st6_prep_x24 |                            01001 |                            01001
            st6_send_x24 |                            01010 |                            01010
            st7_prep_x25 |                            01011 |                            01011
            st7_send_x25 |                            01100 |                            01100
            st8_prep_x26 |                            01101 |                            01101
            st8_send_x26 |                            01110 |                            01110
            st9_prep_x27 |                            01111 |                            01111
            st9_send_x27 |                            10000 |                            10000
           st10_prep_x28 |                            10001 |                            10001
           st10_send_x28 |                            10010 |                            10010
           st11_prep_x29 |                            10011 |                            10011
           st11_send_x29 |                            10100 |                            10100
           st12_prep_x2a |                            10101 |                            10101
           st12_send_x2a |                            10110 |                            10110
           st13_prep_x2b |                            10111 |                            10111
           st13_send_x2b |                            11000 |                            11000
           st14_prep_x2c |                            11001 |                            11001
           st14_send_x2c |                            11010 |                            11010
           st15_prep_x2d |                            11011 |                            11011
           st15_send_x2d |                            11100 |                            11100
             st16_buffer |                            11101 |                            11101
        st17_config_done |                            11110 |                            11110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Config_fsm'
WARNING: [Synth 8-327] inferring latch for variable 'TX_DATA_reg' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Config_fsm.vhd:100]
WARNING: [Synth 8-327] inferring latch for variable 'TX_ADDR_reg' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Config_fsm.vhd:99]
WARNING: [Synth 8-327] inferring latch for variable 'TX_CMD_reg' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Config_fsm.vhd:98]
WARNING: [Synth 8-327] inferring latch for variable 'START_reg' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Config_fsm.vhd:90]
WARNING: [Synth 8-327] inferring latch for variable 'DONE_reg' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/ADXL362_com_fsm.vhd:83]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                st1_wait |                             0000 |                             0000
            st2_prep_cmd |                             0001 |                             0001
            st2_load_cmd |                             0010 |                             0010
            st2_send_cmd |                             0011 |                             0011
           st3_prep_addr |                             0100 |                             0100
           st3_load_addr |                             0101 |                             0101
           st3_send_addr |                             0110 |                             0110
           st4_prep_data |                             0111 |                             0111
           st4_load_data |                             1000 |                             1000
           st4_send_data |                             1001 |                             1001
              st5_buffer |                             1010 |                             1010
             st6_tx_done |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ADXL362_com_fsm'
WARNING: [Synth 8-327] inferring latch for variable 'TX_ENABLE_reg' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/ADXL362_com_fsm.vhd:84]
WARNING: [Synth 8-327] inferring latch for variable 'LOAD_ENABLE_reg' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/ADXL362_com_fsm.vhd:85]
WARNING: [Synth 8-327] inferring latch for variable 'TX_DATA_reg' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/ADXL362_com_fsm.vhd:94]
WARNING: [Synth 8-327] inferring latch for variable 'CS_reg' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/ADXL362_com_fsm.vhd:82]
WARNING: [Synth 8-327] inferring latch for variable 'TX_ADDR_reg' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Read_accel_fsm.vhd:89]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                st1_wait |                             0000 |                             0000
                st2_prep |                             0001 |                             0001
               st2_start |                             0010 |                             0010
              st2_read_x |                             0011 |                             0011
                st3_prep |                             0100 |                             0100
               st3_start |                             0101 |                             0101
              st3_read_y |                             0110 |                             0110
                st4_prep |                             0111 |                             0111
               st4_start |                             1000 |                             1000
              st4_read_z |                             1001 |                             1001
                st5_prep |                             1010 |                             1010
               st5_start |                             1011 |                             1011
           st5_read_temp |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Read_accel_fsm'
WARNING: [Synth 8-327] inferring latch for variable 'TX_CMD_reg' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Read_accel_fsm.vhd:88]
WARNING: [Synth 8-327] inferring latch for variable 'START_reg' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Read_accel_fsm.vhd:82]
WARNING: [Synth 8-327] inferring latch for variable 'adxl_cmd_reg' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Final_top.vhd:251]
WARNING: [Synth 8-327] inferring latch for variable 'adxl_addr_reg' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Final_top.vhd:252]
WARNING: [Synth 8-327] inferring latch for variable 'adxl_data_reg' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Final_top.vhd:253]
WARNING: [Synth 8-327] inferring latch for variable 'adxl_start_reg' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Final_top.vhd:254]
WARNING: [Synth 8-327] inferring latch for variable 'read_accel_reg' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Final_top.vhd:309]
WARNING: [Synth 8-327] inferring latch for variable 'configure_accel_reg' [F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/sources_1/new/Final_top.vhd:308]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 581.898 ; gain = 405.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	  31 Input      8 Bit        Muxes := 2     
	  12 Input      8 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	  31 Input      5 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 4     
	  31 Input      1 Bit        Muxes := 4     
	  12 Input      1 Bit        Muxes := 7     
	  13 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Final_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module Divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SPI_TX 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SPI_RX 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SPI_state_clk 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input      5 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 4     
Module Config_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	  31 Input      8 Bit        Muxes := 2     
	  31 Input      5 Bit        Muxes := 1     
	  31 Input      1 Bit        Muxes := 4     
Module ADXL362_com_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input      8 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 7     
Module Read_accel_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 581.898 ; gain = 405.688
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design Final_top has unconnected port LED[15]
WARNING: [Synth 8-3331] design Final_top has unconnected port LED[14]
WARNING: [Synth 8-3331] design Final_top has unconnected port LED[13]
WARNING: [Synth 8-3331] design Final_top has unconnected port LED[12]
WARNING: [Synth 8-3331] design Final_top has unconnected port LED[11]
WARNING: [Synth 8-3331] design Final_top has unconnected port LED[10]
WARNING: [Synth 8-3331] design Final_top has unconnected port LED[9]
WARNING: [Synth 8-3331] design Final_top has unconnected port LED[8]
WARNING: [Synth 8-3331] design Final_top has unconnected port LED[7]
WARNING: [Synth 8-3331] design Final_top has unconnected port LED[6]
WARNING: [Synth 8-3331] design Final_top has unconnected port LED[5]
WARNING: [Synth 8-3331] design Final_top has unconnected port LED[4]
WARNING: [Synth 8-3331] design Final_top has unconnected port LED[3]
WARNING: [Synth 8-3331] design Final_top has unconnected port LED[2]
WARNING: [Synth 8-3331] design Final_top has unconnected port LED[1]
WARNING: [Synth 8-3331] design Final_top has unconnected port LED[0]
WARNING: [Synth 8-3917] design Final_top has port ACL_INT[2] driven by constant 0
WARNING: [Synth 8-3917] design Final_top has port ACL_INT[1] driven by constant 0
WARNING: [Synth 8-3331] design Final_top has unconnected port ACL_MISO
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 581.898 ; gain = 405.688
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 581.898 ; gain = 405.688

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|Final_top   | rom        | 32x8          | LUT            | 
|Final_top   | rom__1     | 32x8          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Config_map/TX_CMD_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Read_fsm_map/TX_CMD_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Config_map/CONFIG_DONE_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\divider_map/clk_out400Hz_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Config_map/TX_CMD_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Read_fsm_map/TX_CMD_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\adxl_cmd_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adxl_cmd_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ADXL_com_map/TX_DATA_reg[7] )
WARNING: [Synth 8-3332] Sequential element (\Config_map/CONFIG_DONE_reg ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\Config_map/TX_CMD_reg[3] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\Config_map/TX_CMD_reg[1] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\Config_map/TX_CMD_reg[7] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\Config_map/TX_DATA_reg[0] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\Config_map/TX_CMD_reg[0] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\Config_map/TX_CMD_reg[2] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\Config_map/TX_DATA_reg[4] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\Config_map/TX_ADDR_reg[4] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\Config_map/TX_CMD_reg[4] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\Config_map/TX_CMD_reg[5] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\Config_map/TX_ADDR_reg[6] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\Config_map/TX_CMD_reg[6] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\Config_map/TX_DATA_reg[7] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\Config_map/TX_ADDR_reg[7] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\ADXL_com_map/TX_DATA_reg[7] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\ADXL_com_map/TX_DATA_reg[4] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\Read_fsm_map/TX_CMD_reg[3] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\Read_fsm_map/TX_CMD_reg[2] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\Read_fsm_map/TX_CMD_reg[0] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\Read_fsm_map/TX_CMD_reg[7] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\Read_fsm_map/TX_ADDR_reg[0] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\Read_fsm_map/TX_ADDR_reg[1] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\Read_fsm_map/TX_CMD_reg[1] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\Read_fsm_map/TX_ADDR_reg[2] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\Read_fsm_map/TX_ADDR_reg[3] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\Read_fsm_map/TX_ADDR_reg[4] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\Read_fsm_map/TX_CMD_reg[4] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\Read_fsm_map/TX_ADDR_reg[5] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\Read_fsm_map/TX_CMD_reg[5] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\Read_fsm_map/TX_ADDR_reg[6] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\Read_fsm_map/TX_CMD_reg[6] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\Read_fsm_map/TX_ADDR_reg[7] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\adxl_cmd_reg[3] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\adxl_cmd_reg[0] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\adxl_data_reg[4] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\adxl_data_reg[0] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[0] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[1] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[2] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[3] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[4] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[5] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[6] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[7] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[8] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[9] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[10] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[11] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[12] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[13] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[14] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[15] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[16] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[17] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[18] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[19] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[20] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[21] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[22] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[23] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[24] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[25] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter1Hz_reg[26] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[0] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[1] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[2] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[3] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[4] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[5] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[6] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[7] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[8] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[9] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[10] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[11] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[12] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[13] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[14] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[15] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[16] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[17] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[18] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[19] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[20] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[21] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[22] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter16Hz_reg[23] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter50Hz_reg[0] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter50Hz_reg[1] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter50Hz_reg[2] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter50Hz_reg[3] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter50Hz_reg[4] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter50Hz_reg[5] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter50Hz_reg[6] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter50Hz_reg[7] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter50Hz_reg[8] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter50Hz_reg[9] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter50Hz_reg[10] ) is unused and will be removed from module Final_top.
WARNING: [Synth 8-3332] Sequential element (\divider_map/counter50Hz_reg[11] ) is unused and will be removed from module Final_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPI_TX_map/serial_register_reg[0]_C )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 581.898 ; gain = 405.688
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 581.898 ; gain = 405.688

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 581.898 ; gain = 405.688
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 3 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 3 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 27 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 27 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 28 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 28 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 29 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 29 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 30 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 30 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 31 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 31 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 32 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 32 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 33 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 33 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 34 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 34 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 35 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 35 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 36 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 36 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 37 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 37 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 38 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 38 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 39 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 39 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 40 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 40 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 41 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 41 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 42 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 42 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 68 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 68 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 100 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 100 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 101 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 101 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 102 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 102 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 103 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 103 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 104 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 104 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 105 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
incorrect set of required parameters for "set_property" at line 105 of file F:/CEC330/Final_Project_accel/Final_Project_accel.srcs/constrs_1/new/Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 581.898 ; gain = 405.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 581.898 ; gain = 405.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 581.898 ; gain = 405.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 581.898 ; gain = 405.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 581.898 ; gain = 405.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 581.898 ; gain = 405.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 581.898 ; gain = 405.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 581.898 ; gain = 405.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |    19|
|3     |LUT3  |    22|
|4     |LUT4  |    26|
|5     |LUT5  |    17|
|6     |LUT6  |     4|
|7     |FDCE  |     7|
|8     |FDPE  |     6|
|9     |FDRE  |    20|
|10    |LD    |    39|
|11    |LDC   |     6|
|12    |IBUF  |     2|
|13    |OBUF  |     5|
|14    |OBUFT |    16|
+------+------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |   190|
|2     |  ADXL_com_map      |ADXL362_com_fsm |    43|
|3     |  Config_map        |Config_fsm      |    47|
|4     |  Read_fsm_map      |Read_accel_fsm  |    12|
|5     |  SPI_TX_map        |SPI_TX          |    25|
|6     |  SPI_state_clk_map |SPI_state_clk   |    16|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 581.898 ; gain = 405.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 188 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 581.898 ; gain = 87.289
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 581.898 ; gain = 405.688
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 45 instances were transformed.
  LD => LDCE: 39 instances
  LDC => LDCE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 179 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 581.898 ; gain = 391.641
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 581.898 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov 22 21:33:40 2015...
