INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 13:56:02 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.294ns  (required time - arrival time)
  Source:                 buffer39/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Destination:            buffer28/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.200ns  (clk rise@10.200ns - clk rise@0.000ns)
  Data Path Delay:        7.653ns  (logic 1.385ns (18.097%)  route 6.268ns (81.903%))
  Logic Levels:           20  (CARRY4=4 LUT3=2 LUT5=1 LUT6=13)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.683 - 10.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1652, unset)         0.508     0.508    buffer39/control/clk
                         FDRE                                         r  buffer39/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer39/control/outputValid_reg/Q
                         net (fo=93, unplaced)        0.599     1.333    buffer39/control/outputValid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.119     1.452 r  buffer39/control/n_ready_INST_0_i_5/O
                         net (fo=3, unplaced)         0.262     1.714    control_merge0/tehb/control/index_tehb
                         LUT3 (Prop_lut3_I2_O)        0.043     1.757 r  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=8, unplaced)         0.260     2.017    control_merge0/tehb/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I0_O)        0.043     2.060 r  control_merge0/tehb/control/dataReg[31]_i_5/O
                         net (fo=71, unplaced)        0.335     2.395    control_merge0/tehb/control/outs_reg[0]
                         LUT6 (Prop_lut6_I2_O)        0.043     2.438 r  control_merge0/tehb/control/outs[3]_i_2/O
                         net (fo=5, unplaced)         0.272     2.710    cmpi0/buffer13_outs[3]
                         LUT6 (Prop_lut6_I5_O)        0.043     2.753 r  cmpi0/fullReg_i_44/O
                         net (fo=1, unplaced)         0.459     3.212    cmpi0/fullReg_i_44_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     3.457 r  cmpi0/fullReg_reg_i_29/CO[3]
                         net (fo=1, unplaced)         0.007     3.464    cmpi0/fullReg_reg_i_29_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.514 r  cmpi0/fullReg_reg_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     3.514    cmpi0/fullReg_reg_i_16_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.564 r  cmpi0/fullReg_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     3.564    cmpi0/fullReg_reg_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.614 f  cmpi0/fullReg_reg_i_3/CO[3]
                         net (fo=41, unplaced)        0.665     4.279    fork37/generateBlocks[0].regblock/result[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     4.322 r  fork37/generateBlocks[0].regblock/fullReg_i_9__0/O
                         net (fo=6, unplaced)         0.409     4.731    buffer101/fifo/Head[0]_i_2__0_0
                         LUT6 (Prop_lut6_I3_O)        0.043     4.774 r  buffer101/fifo/a_loadEn_INST_0_i_7/O
                         net (fo=4, unplaced)         0.401     5.175    buffer47/Head_reg[0]_0
                         LUT6 (Prop_lut6_I2_O)        0.043     5.218 f  buffer47/Head[0]_i_2__0/O
                         net (fo=5, unplaced)         0.272     5.490    fork27/control/generateBlocks[0].regblock/transmitValue_reg_2
                         LUT3 (Prop_lut3_I1_O)        0.043     5.533 r  fork27/control/generateBlocks[0].regblock/transmitValue_i_2__63/O
                         net (fo=4, unplaced)         0.246     5.779    fork27/control/generateBlocks[0].regblock/transmitValue_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.043     5.822 f  fork27/control/generateBlocks[0].regblock/join_inputs/i___0_i_2/O
                         net (fo=1, unplaced)         0.244     6.066    fork26/control/generateBlocks[1].regblock/addi12_result_ready
                         LUT6 (Prop_lut6_I4_O)        0.043     6.109 f  fork26/control/generateBlocks[1].regblock/i___0_i_1/O
                         net (fo=10, unplaced)        0.287     6.396    fork22/control/generateBlocks[3].regblock/transmitValue_reg_1
                         LUT6 (Prop_lut6_I3_O)        0.043     6.439 f  fork22/control/generateBlocks[3].regblock/join_inputs//i___0/O
                         net (fo=4, unplaced)         0.268     6.707    fork19/control/generateBlocks[2].regblock/addi7_result_ready
                         LUT6 (Prop_lut6_I1_O)        0.043     6.750 f  fork19/control/generateBlocks[2].regblock/transmitValue_i_2__42/O
                         net (fo=7, unplaced)         0.279     7.029    fork15/control/generateBlocks[8].regblock/transmitValue_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.043     7.072 r  fork15/control/generateBlocks[8].regblock/fullReg_i_5__2/O
                         net (fo=1, unplaced)         0.377     7.449    fork15/control/generateBlocks[8].regblock/fullReg_i_5__2_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     7.492 f  fork15/control/generateBlocks[8].regblock/fullReg_i_2__22/O
                         net (fo=25, unplaced)        0.309     7.801    fork12/control/generateBlocks[0].regblock/transmitValue_reg_1
                         LUT6 (Prop_lut6_I3_O)        0.043     7.844 r  fork12/control/generateBlocks[0].regblock/dataReg[31]_i_1__1/O
                         net (fo=32, unplaced)        0.317     8.161    buffer28/dataReg_reg[0]_0[0]
                         FDRE                                         r  buffer28/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.200    10.200 r  
                                                      0.000    10.200 r  clk (IN)
                         net (fo=1652, unset)         0.483    10.683    buffer28/clk
                         FDRE                                         r  buffer28/dataReg_reg[0]/C
                         clock pessimism              0.000    10.683    
                         clock uncertainty           -0.035    10.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    10.455    buffer28/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.455    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  2.294    




