// Seed: 1047972
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input wire id_0,
    output logic id_1,
    output tri1 id_2,
    output tri1 id_3,
    output tri1 id_4,
    input tri id_5,
    output uwire id_6,
    input wor id_7,
    output wire id_8,
    output wand id_9,
    output uwire id_10,
    input wire id_11,
    input supply0 id_12,
    input supply1 id_13,
    input tri id_14,
    input tri id_15,
    input logic id_16,
    output tri0 id_17
);
  assign id_1 = -1;
  logic [7:0][""] id_19, id_20;
  always begin : LABEL_0
    if (id_12);
    begin : LABEL_0
      id_1.id_16 <= id_16;
    end
  end
  supply0 id_21;
  wire id_22;
  wire id_23;
  wire id_24;
  wire id_25, id_26, id_27, id_28;
  module_0 modCall_1 (
      id_23,
      id_26,
      id_26,
      id_19,
      id_19,
      id_22,
      id_19,
      id_21,
      id_28,
      id_27,
      id_25,
      id_24,
      id_20,
      id_26,
      id_20,
      id_25,
      id_28,
      id_21,
      id_20,
      id_20
  );
  assign id_27 = - -1;
  wire id_29;
  assign id_10 = -1;
  wire id_30;
  assign id_21 = 1 - -1;
endmodule
