.ALIASES
V_V1            V1(+=VCC -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS7432@SOURCE.VDC.Normal(chips)
V_V2            V2(+=VSS -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS7458@SOURCE.VDC.Normal(chips)
V_V3            V3(+=N54074 -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS26887@SOURCE.VDC.Normal(chips)
V_V4            V4(+=N28616 -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS28590@SOURCE.VDC.Normal(chips)
C_C1            C1(1=0 2=N28732 ) CN @TEST.SCHEMATIC1(sch_1):INS28716@ANALOG.C.Normal(chips)
R_R2            R2(1=N32314 2=N29345 ) CN @TEST.SCHEMATIC1(sch_1):INS29329@ANALOG.R.Normal(chips)
X_U1            U1(IN+=N28732 IN-=N28616 LEHY=N30371 SHDN=VCC VCCI=VCC VCCO=VCC VEE=0 OUT+=N30724 OUT-=N77265 ) CN
+@TEST.SCHEMATIC1(sch_1):INS30102@TLV3605.TLV3605.Normal(chips)
X_Q2            Q2(c=N32846 b=N30724 e=N54074 ) CN @TEST.SCHEMATIC1(sch_1):INS32663@PHIL_RF.BFG425W/PLP.Normal(chips)
R_R4            R4(1=N32846 2=VCC ) CN @TEST.SCHEMATIC1(sch_1):INS32825@ANALOG.R.Normal(chips)
X_D1            D1(1=N32314 2=N28732 ) CN @TEST.SCHEMATIC1(sch_1):INS34218@INFINEON.BAT14-03w/INF.Normal(chips)
V_V10           V10(+=N40704 -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS40575@SOURCE.VPULSE.Normal(chips)
X_U2            U2(INA=N40704 GND=0 INB=N40798 OUTB=N40802 VDD=N40929 OUTA=N76550 ) CN
+@TEST.SCHEMATIC1(sch_1):INS40638@UCC3895.UCCx7324.Normal(chips)
C_C2            C2(1=0 2=N40929 ) CN @TEST.SCHEMATIC1(sch_1):INS41073@ANALOG.C.Normal(chips)
C_C3            C3(1=0 2=N40929 ) CN @TEST.SCHEMATIC1(sch_1):INS41089@ANALOG.C.Normal(chips)
I_I3            I3(+=VCC -=N28732 ) CN @TEST.SCHEMATIC1(sch_1):INS61767@SOURCE.IDC.Normal(chips)
X_U3            U3(VIN=VCC TEMP=N64950 GND=0 TRIMN=N65048 VOUT=N65052 ) CN
+@TEST.SCHEMATIC1(sch_1):INS64867@REF5045.REF5045.Normal(chips)
C_C4            C4(1=0 2=N65048 ) CN @TEST.SCHEMATIC1(sch_1):INS65065@ANALOG.C.Normal(chips)
V_V12           V12(+=VDD -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS67039@SOURCE.VDC.Normal(chips)
V_V13           V13(+=VEE -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS67219@SOURCE.VDC.Normal(chips)
C_C5            C5(1=0 2=VCC ) CN @TEST.SCHEMATIC1(sch_1):INS67731@ANALOG.C.Normal(chips)
C_C6            C6(1=0 2=N65052 ) CN @TEST.SCHEMATIC1(sch_1):INS67911@ANALOG.C.Normal(chips)
R_R6            R6(1=N40929 2=VDD ) CN @TEST.SCHEMATIC1(sch_1):INS73773@ANALOG.R.Normal(chips)
R_R7            R7(1=0 2=N40929 ) CN @TEST.SCHEMATIC1(sch_1):INS73789@ANALOG.R.Normal(chips)
V_V14           V14(+=N40798 -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS75014@SOURCE.VPULSE.Normal(chips)
X_B1            B1(d=N76550 g=N32846 s=N29345 ) CN @TEST.SCHEMATIC1(sch_1):INS76532@CEL.NE325S01/CEL.Normal(chips)
X_Q3            Q3(c=N29345 b=N30724 e=N54074 ) CN @TEST.SCHEMATIC1(sch_1):INS77280@PHIL_RF.BFG425W/PLP.Normal(chips)
_    _(VCC=VCC)
_    _(VDD=VDD)
_    _(VEE=VEE)
_    _(VSS=VSS)
.ENDALIASES
