<html>
<head>
<title>vhdl.js</title>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<style type="text/css">
.s0 { color: #7a7e85;}
.s1 { color: #bcbec4;}
.s2 { color: #cf8e6d;}
.s3 { color: #bcbec4;}
.s4 { color: #6aab73;}
.s5 { color: #42c3d4;}
.s6 { color: #2aacb8;}
</style>
</head>
<body bgcolor="#1e1f22">
<table CELLSPACING=0 CELLPADDING=5 COLS=1 WIDTH="100%" BGCOLOR="#606060" >
<tr><td><center>
<font face="Arial, Helvetica" color="#000000">
vhdl.js</font>
</center></td></tr></table>
<pre><span class="s0">/* 
Language: VHDL 
Author: Igor Kalnitsky &lt;igor@kalnitsky.org&gt; 
Contributors: Daniel C.K. Kho &lt;daniel.kho@tauhop.com&gt;, Guillaume Savaton &lt;guillaume.savaton@eseo.fr&gt; 
Description: VHDL is a hardware description language used in electronic design automation to describe digital and mixed-signal systems. 
Website: https://en.wikipedia.org/wiki/VHDL 
*/</span>

<span class="s2">function </span><span class="s1">vhdl</span><span class="s3">(</span><span class="s1">hljs</span><span class="s3">) {</span>
  <span class="s0">// Regular expression for VHDL numeric literals.</span>

  <span class="s0">// Decimal literal:</span>
  <span class="s2">const </span><span class="s1">INTEGER_RE </span><span class="s3">= </span><span class="s4">'</span><span class="s2">\\</span><span class="s4">d(_|</span><span class="s2">\\</span><span class="s4">d)*'</span><span class="s3">;</span>
  <span class="s2">const </span><span class="s1">EXPONENT_RE </span><span class="s3">= </span><span class="s4">'[eE][-+]?' </span><span class="s3">+ </span><span class="s1">INTEGER_RE</span><span class="s3">;</span>
  <span class="s2">const </span><span class="s1">DECIMAL_LITERAL_RE </span><span class="s3">= </span><span class="s1">INTEGER_RE </span><span class="s3">+ </span><span class="s4">'(</span><span class="s2">\\</span><span class="s4">.' </span><span class="s3">+ </span><span class="s1">INTEGER_RE </span><span class="s3">+ </span><span class="s4">')?' </span><span class="s3">+ </span><span class="s4">'(' </span><span class="s3">+ </span><span class="s1">EXPONENT_RE </span><span class="s3">+ </span><span class="s4">')?'</span><span class="s3">;</span>
  <span class="s0">// Based literal:</span>
  <span class="s2">const </span><span class="s1">BASED_INTEGER_RE </span><span class="s3">= </span><span class="s4">'</span><span class="s2">\\</span><span class="s4">w+'</span><span class="s3">;</span>
  <span class="s2">const </span><span class="s1">BASED_LITERAL_RE </span><span class="s3">= </span><span class="s1">INTEGER_RE </span><span class="s3">+ </span><span class="s4">'#' </span><span class="s3">+ </span><span class="s1">BASED_INTEGER_RE </span><span class="s3">+ </span><span class="s4">'(</span><span class="s2">\\</span><span class="s4">.' </span><span class="s3">+ </span><span class="s1">BASED_INTEGER_RE </span><span class="s3">+ </span><span class="s4">')?' </span><span class="s3">+ </span><span class="s4">'#' </span><span class="s3">+ </span><span class="s4">'(' </span><span class="s3">+ </span><span class="s1">EXPONENT_RE </span><span class="s3">+ </span><span class="s4">')?'</span><span class="s3">;</span>

  <span class="s2">const </span><span class="s1">NUMBER_RE </span><span class="s3">= </span><span class="s4">'</span><span class="s2">\\</span><span class="s4">b(' </span><span class="s3">+ </span><span class="s1">BASED_LITERAL_RE </span><span class="s3">+ </span><span class="s4">'|' </span><span class="s3">+ </span><span class="s1">DECIMAL_LITERAL_RE </span><span class="s3">+ </span><span class="s4">')'</span><span class="s3">;</span>

  <span class="s2">return </span><span class="s3">{</span>
    <span class="s1">name</span><span class="s3">: </span><span class="s4">'VHDL'</span><span class="s3">,</span>
    <span class="s1">case_insensitive</span><span class="s3">: </span><span class="s2">true</span><span class="s3">,</span>
    <span class="s1">keywords</span><span class="s3">: {</span>
      <span class="s1">keyword</span><span class="s3">:</span>
        <span class="s4">'abs access after alias all and architecture array assert assume assume_guarantee attribute ' </span><span class="s3">+</span>
        <span class="s4">'begin block body buffer bus case component configuration constant context cover disconnect ' </span><span class="s3">+</span>
        <span class="s4">'downto default else elsif end entity exit fairness file for force function generate ' </span><span class="s3">+</span>
        <span class="s4">'generic group guarded if impure in inertial inout is label library linkage literal ' </span><span class="s3">+</span>
        <span class="s4">'loop map mod nand new next nor not null of on open or others out package parameter port ' </span><span class="s3">+</span>
        <span class="s4">'postponed procedure process property protected pure range record register reject ' </span><span class="s3">+</span>
        <span class="s4">'release rem report restrict restrict_guarantee return rol ror select sequence ' </span><span class="s3">+</span>
        <span class="s4">'severity shared signal sla sll sra srl strong subtype then to transport type ' </span><span class="s3">+</span>
        <span class="s4">'unaffected units until use variable view vmode vprop vunit wait when while with xnor xor'</span><span class="s3">,</span>
      <span class="s1">built_in</span><span class="s3">:</span>
        <span class="s4">'boolean bit character ' </span><span class="s3">+</span>
        <span class="s4">'integer time delay_length natural positive ' </span><span class="s3">+</span>
        <span class="s4">'string bit_vector file_open_kind file_open_status ' </span><span class="s3">+</span>
        <span class="s4">'std_logic std_logic_vector unsigned signed boolean_vector integer_vector ' </span><span class="s3">+</span>
        <span class="s4">'std_ulogic std_ulogic_vector unresolved_unsigned u_unsigned unresolved_signed u_signed ' </span><span class="s3">+</span>
        <span class="s4">'real_vector time_vector'</span><span class="s3">,</span>
      <span class="s1">literal</span><span class="s3">:</span>
        <span class="s4">'false true note warning error failure ' </span><span class="s3">+ </span><span class="s0">// severity_level</span>
        <span class="s4">'line text side width' </span><span class="s0">// textio</span>
    <span class="s3">},</span>
    <span class="s1">illegal</span><span class="s3">: </span><span class="s5">/\{/</span><span class="s3">,</span>
    <span class="s1">contains</span><span class="s3">: [</span>
      <span class="s1">hljs</span><span class="s3">.</span><span class="s1">C_BLOCK_COMMENT_MODE</span><span class="s3">, </span><span class="s0">// VHDL-2008 block commenting.</span>
      <span class="s1">hljs</span><span class="s3">.</span><span class="s1">COMMENT</span><span class="s3">(</span><span class="s4">'--'</span><span class="s3">, </span><span class="s4">'$'</span><span class="s3">),</span>
      <span class="s1">hljs</span><span class="s3">.</span><span class="s1">QUOTE_STRING_MODE</span><span class="s3">,</span>
      <span class="s3">{</span>
        <span class="s1">className</span><span class="s3">: </span><span class="s4">'number'</span><span class="s3">,</span>
        <span class="s1">begin</span><span class="s3">: </span><span class="s1">NUMBER_RE</span><span class="s3">,</span>
        <span class="s1">relevance</span><span class="s3">: </span><span class="s6">0</span>
      <span class="s3">},</span>
      <span class="s3">{</span>
        <span class="s1">className</span><span class="s3">: </span><span class="s4">'string'</span><span class="s3">,</span>
        <span class="s1">begin</span><span class="s3">: </span><span class="s4">'</span><span class="s2">\'</span><span class="s4">(U|X|0|1|Z|W|L|H|-)</span><span class="s2">\'</span><span class="s4">'</span><span class="s3">,</span>
        <span class="s1">contains</span><span class="s3">: [ </span><span class="s1">hljs</span><span class="s3">.</span><span class="s1">BACKSLASH_ESCAPE </span><span class="s3">]</span>
      <span class="s3">},</span>
      <span class="s3">{</span>
        <span class="s1">className</span><span class="s3">: </span><span class="s4">'symbol'</span><span class="s3">,</span>
        <span class="s1">begin</span><span class="s3">: </span><span class="s4">'</span><span class="s2">\'</span><span class="s4">[A-Za-z](_?[A-Za-z0-9])*'</span><span class="s3">,</span>
        <span class="s1">contains</span><span class="s3">: [ </span><span class="s1">hljs</span><span class="s3">.</span><span class="s1">BACKSLASH_ESCAPE </span><span class="s3">]</span>
      <span class="s3">}</span>
    <span class="s3">]</span>
  <span class="s3">};</span>
<span class="s3">}</span>

<span class="s1">module</span><span class="s3">.</span><span class="s1">exports </span><span class="s3">= </span><span class="s1">vhdl</span><span class="s3">;</span>
</pre>
</body>
</html>