Konstantin Andreev , Harald Räcke, Balanced graph partitioning, Proceedings of the sixteenth annual ACM symposium on Parallelism in algorithms and architectures, June 27-30, 2004, Barcelona, Spain[doi>10.1145/1007912.1007931]
Gruia Calinescu , Minming Li, Register loading via linear programming, Proceedings of the 12th international conference on Algorithms and data structures, p.171-182, August 15-17, 2011, New York, NY
Capitanio, A., Dutt, N., and Nicolau, A. 1992. Partitioned register files for vliws: A preliminary analysis of tradeoffs. In Proceedings of the 25th Annual International Symposium on Microarchitecture. 292--300.
Ehrig, H., Engels, G., and Kreowski, H. J. 1997. Handbook of Graph Grammars and Computing by Graph Transformation: Applications, Languages and Tools. World Scientific.
Freescale68HC11E. 2005. http://cache.freescale.com/files/microcontrollers/doc/data_sheet/M68HC11E.pdf.
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Haier. 2011. Hr6p90/90h/91/91h/92/92h data sheet. http://www.ichaier.com/uploadfile/2011/0412/20110412035633586.pdf.
Mahmut T. Kandemir , Ibrahim Kolcu , Ismail Kadayif, Influence of Loop Optimizations on Energy Consumption of Multi-bank Memory Systems, Proceedings of the 11th International Conference on Compiler Construction, p.276-292, April 08-12, 2002
Karypis, G. and Kumar, V. 2011. Metis: A hypergraph partitioning package version 5.0. http://www.cs. unn.edu/nmetis.
Taeho Kgil , David Roberts , Trevor Mudge, Improving NAND Flash Based Disk Caches, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.327-338, June 21-25, 2008[doi>10.1109/ISCA.2008.32]
Robert Krauthgamer , Joseph (Seffi) Naor , Roy Schwartz, Partitioning graphs into balanced components, Proceedings of the twentieth Annual ACM-SIAM Symposium on Discrete Algorithms, p.942-949, January 04-06, 2009, New York, New York
Je-Hyung Lee , Soo-Mook Moon , Hyung-Kyu Choi, Comparison of Bank Change Mechanisms for Banked Reduced Encoding Architectures, Proceedings of the 2009 International Conference on Computational Science and Engineering, p.334-341, August 29-31, 2009[doi>10.1109/CSE.2009.358]
Je-Hyung Lee , Jinpyo Park , Soo-Mook Moon, Securing More Registers with Reduced Instruction Encoding Architectures, Proceedings of the 13th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, p.417-425, August 21-24, 2007[doi>10.1109/RTCSA.2007.66]
Minming Li , Chun Jason Xue , Tiantian Liu , Yingchao Zhao, Analysis and approximation for bank selection instruction minimization on partitioned memory architecture, Proceedings of the ACM SIGPLAN/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems, April 13-15, 2010, Stockholm, Sweden[doi>10.1145/1755888.1755890]
Tiantian Liu , Minming Li , Chun Jason Xue, Joint variable partitioning and bank selection instruction optimization on embedded systems with multiple memory banks, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
MiBench. 2002. http://www.eecs.umich.edu/mibench/.
MOS6502. 1976. Mos mcs6500 family programming manual. http://archive.6502.org/books/mcs6500_family_programming_manual.pdf.
Patney, A., Tarjan, D., Owens, J. D., and Dally, W. J. 2010. Architecture and compilation for large, multi-banked register files. Tech. Rep. ECE-CE-2010-2, University of California, Davis. http://idav. ucdavis.edu/∼anjul/aligned-reg10-techreport.pdf.
Payne, W. H. 1990. Embedded Controller FORTH for the 8051 Family. Academic Press, Boston, MA.
PIC16F877A. 2003. http://ww1.microchip.com/downloads/en/devicedoc/39582b.pdf.
Moinuddin K. Qureshi , Vijayalakshmi Srinivasan , Jude A. Rivers, Scalable high performance main memory system using phase-change memory technology, ACM SIGARCH Computer Architecture News, v.37 n.3, June 2009[doi>10.1145/1555815.1555760]
Mazen A. R. Saghir , Paul Chow , Corinna G. Lee, Exploiting dual data-memory banks in digital signal processors, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, p.234-243, October 01-04, 1996, Cambridge, Massachusetts, USA[doi>10.1145/237090.237193]
Samsung Corp. 1999. Calmrisc8 specification.
Bernhard Scholz , Bernd Burgstaller , Jingling Xue, Minimizing bank selection instructions for partitioned memory architecture, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176786]
Bernhard Scholz , Bernd Burgstaller , Jingling Xue, Minimal placement of bank selection instructions for partitioned memory architectures, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.2, p.1-32, February 2008[doi>10.1145/1331331.1331336]
SimpleScalar. 2008. http://www.simplescalar.com/.
Technology Inc. Microchip. 2008. Hi-tech for pic10/12/16 users guide. http://ww1.microchip.com/downloads/en/DeviceDoc/manual_9_71.pdf.
Zhong Wang , Xiaobo Sharon Hu, Energy-aware variable partitioning and instruction scheduling for multibank memory architectures, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.2, p.369-388, April 2005[doi>10.1145/1059876.1059885]
Xue, C. J., Liu, T., Shao, Z., and et al, J. H. 2008. Address assignment sensitive variable partitioning and scheduling for dsps with multiple memory banks. In Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing. 1453--1457.
Yuan Mengting , Wu Guoqing , Yu Chao, Optimizing Bank Selection Instructions by Using Shared Memory, Proceedings of the 2008 International Conference on Embedded Software and Systems, p.447-450, July 29-31, 2008[doi>10.1109/ICESS.2008.66]
Feng Zhou , Junchao Zhang , Chengyong Wu , Zhaoqing Zhang, A register allocation framework for banked register files with access constraints, Proceedings of the 10th Asia-Pacific conference on Advances in Computer Systems Architecture, October 24-26, 2005, Singapore[doi>10.1007/11572961_22]
Qingfeng Zhuge , Bin Xiao , Edwin Hsing-Mean Sha, Variable Partitioning and Scheduling of Multiple Memory Architectures for DSP, Proceedings of the 16th International Parallel and Distributed Processing Symposium, p.332, April 15-19, 2002
Zilog. 2004. http://www.zilog.com/docs/z80/um0080.pdf.
Zivojnovic, V., Martinez, J., Schläger, C., and Meyr, H. 1994. Dspstone: A dsp-oriented benchmarking methodology. In Proceedings of the International Conference on Signal Processing and Technology (ICSPAT'94). 715--722.
