{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1621180077036 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1621180077036 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MiniProject 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"MiniProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1621180077081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621180077137 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621180077137 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1621180077579 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1621180077605 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1621180077979 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1621180089197 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 76 global CLKCTRL_G6 " "clk~inputCLKENA0 with 76 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621180089386 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PS2_clk~inputCLKENA0 56 global CLKCTRL_G7 " "PS2_clk~inputCLKENA0 with 56 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1621180089386 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621180089386 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rst~inputCLKENA0 268 global CLKCTRL_G4 " "rst~inputCLKENA0 with 268 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1621180089386 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621180089386 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1621180089386 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver rst~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver rst~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad rst PIN_AB12 " "Refclk input I/O pad rst is placed onto PIN_AB12" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1621180089386 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1621180089386 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver PS2_clk~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver PS2_clk~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad PS2_clk PIN_AD7 " "Refclk input I/O pad PS2_clk is placed onto PIN_AD7" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1621180089386 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1621180089386 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1621180089386 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621180089387 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1621180089434 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621180089435 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621180089438 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1621180089442 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1621180089442 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1621180089443 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1621180090189 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiniProject.sdc " "Synopsys Design Constraints File file not found: 'MiniProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1621180090194 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1621180090194 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~13  from: cin  to: sumout " "Cell: display\|Add21~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~17  from: cin  to: sumout " "Cell: display\|Add21~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~1  from: cin  to: sumout " "Cell: display\|Add21~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~21  from: cin  to: sumout " "Cell: display\|Add21~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~21  from: sharein  to: sumout " "Cell: display\|Add21~21  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~25  from: cin  to: sumout " "Cell: display\|Add21~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~25  from: datac  to: sumout " "Cell: display\|Add21~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~25  from: sharein  to: sumout " "Cell: display\|Add21~25  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~29  from: cin  to: sumout " "Cell: display\|Add21~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~29  from: datac  to: sumout " "Cell: display\|Add21~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~29  from: sharein  to: sumout " "Cell: display\|Add21~29  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~33  from: cin  to: sumout " "Cell: display\|Add21~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~33  from: datac  to: sumout " "Cell: display\|Add21~33  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~33  from: sharein  to: sumout " "Cell: display\|Add21~33  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~37  from: cin  to: sumout " "Cell: display\|Add21~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~37  from: datac  to: sumout " "Cell: display\|Add21~37  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~37  from: sharein  to: sumout " "Cell: display\|Add21~37  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~41  from: cin  to: sumout " "Cell: display\|Add21~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~45  from: cin  to: sumout " "Cell: display\|Add21~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~49  from: cin  to: sumout " "Cell: display\|Add21~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~53  from: cin  to: sumout " "Cell: display\|Add21~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~57  from: cin  to: sumout " "Cell: display\|Add21~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~5  from: cin  to: sumout " "Cell: display\|Add21~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~62  from: datac  to: cout " "Cell: display\|Add21~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~66  from: datac  to: cout " "Cell: display\|Add21~66  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add21~9  from: cin  to: sumout " "Cell: display\|Add21~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~13  from: cin  to: sumout " "Cell: display\|Add23~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~17  from: cin  to: sumout " "Cell: display\|Add23~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~1  from: cin  to: sumout " "Cell: display\|Add23~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~21  from: cin  to: sumout " "Cell: display\|Add23~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~25  from: cin  to: sumout " "Cell: display\|Add23~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~29  from: cin  to: sumout " "Cell: display\|Add23~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~33  from: cin  to: sumout " "Cell: display\|Add23~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~37  from: cin  to: sumout " "Cell: display\|Add23~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~41  from: cin  to: sumout " "Cell: display\|Add23~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~45  from: cin  to: sumout " "Cell: display\|Add23~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~49  from: cin  to: sumout " "Cell: display\|Add23~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~49  from: sharein  to: sumout " "Cell: display\|Add23~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~53  from: cin  to: sumout " "Cell: display\|Add23~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~53  from: datac  to: cout " "Cell: display\|Add23~53  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~53  from: sharein  to: sumout " "Cell: display\|Add23~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~57  from: cin  to: sumout " "Cell: display\|Add23~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~57  from: datac  to: cout " "Cell: display\|Add23~57  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~57  from: sharein  to: sumout " "Cell: display\|Add23~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~5  from: cin  to: sumout " "Cell: display\|Add23~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~61  from: cin  to: sumout " "Cell: display\|Add23~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~61  from: datac  to: sumout " "Cell: display\|Add23~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~61  from: sharein  to: sumout " "Cell: display\|Add23~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~65  from: cin  to: sumout " "Cell: display\|Add23~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~65  from: datac  to: cout " "Cell: display\|Add23~65  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~65  from: sharein  to: sumout " "Cell: display\|Add23~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~70  from: datac  to: cout " "Cell: display\|Add23~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~74  from: datac  to: cout " "Cell: display\|Add23~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add23~9  from: cin  to: sumout " "Cell: display\|Add23~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~13  from: cin  to: sumout " "Cell: display\|Add30~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~17  from: cin  to: sumout " "Cell: display\|Add30~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~1  from: cin  to: sumout " "Cell: display\|Add30~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~21  from: cin  to: sumout " "Cell: display\|Add30~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~21  from: sharein  to: sumout " "Cell: display\|Add30~21  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~25  from: cin  to: sumout " "Cell: display\|Add30~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~25  from: datac  to: sumout " "Cell: display\|Add30~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~25  from: sharein  to: sumout " "Cell: display\|Add30~25  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~29  from: cin  to: sumout " "Cell: display\|Add30~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~29  from: datac  to: cout " "Cell: display\|Add30~29  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~29  from: sharein  to: sumout " "Cell: display\|Add30~29  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~33  from: cin  to: sumout " "Cell: display\|Add30~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~33  from: datac  to: sumout " "Cell: display\|Add30~33  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~33  from: sharein  to: sumout " "Cell: display\|Add30~33  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~37  from: cin  to: sumout " "Cell: display\|Add30~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~37  from: datac  to: cout " "Cell: display\|Add30~37  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~37  from: sharein  to: sumout " "Cell: display\|Add30~37  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~41  from: cin  to: sumout " "Cell: display\|Add30~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~45  from: cin  to: sumout " "Cell: display\|Add30~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~49  from: cin  to: sumout " "Cell: display\|Add30~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~53  from: cin  to: sumout " "Cell: display\|Add30~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~57  from: cin  to: sumout " "Cell: display\|Add30~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~5  from: cin  to: sumout " "Cell: display\|Add30~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~62  from: datac  to: cout " "Cell: display\|Add30~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~66  from: datac  to: cout " "Cell: display\|Add30~66  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add30~9  from: cin  to: sumout " "Cell: display\|Add30~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~13  from: cin  to: sumout " "Cell: display\|Add32~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~17  from: cin  to: sumout " "Cell: display\|Add32~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~1  from: cin  to: sumout " "Cell: display\|Add32~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~21  from: cin  to: sumout " "Cell: display\|Add32~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~25  from: cin  to: sumout " "Cell: display\|Add32~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~29  from: cin  to: sumout " "Cell: display\|Add32~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~33  from: cin  to: sumout " "Cell: display\|Add32~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~37  from: cin  to: sumout " "Cell: display\|Add32~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~41  from: cin  to: sumout " "Cell: display\|Add32~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~45  from: cin  to: sumout " "Cell: display\|Add32~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~49  from: cin  to: sumout " "Cell: display\|Add32~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~49  from: sharein  to: sumout " "Cell: display\|Add32~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~53  from: cin  to: sumout " "Cell: display\|Add32~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~53  from: datac  to: cout " "Cell: display\|Add32~53  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~53  from: sharein  to: sumout " "Cell: display\|Add32~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~57  from: cin  to: sumout " "Cell: display\|Add32~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~57  from: datac  to: sumout " "Cell: display\|Add32~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~57  from: sharein  to: sumout " "Cell: display\|Add32~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~5  from: cin  to: sumout " "Cell: display\|Add32~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~61  from: cin  to: sumout " "Cell: display\|Add32~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~61  from: datac  to: sumout " "Cell: display\|Add32~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~61  from: sharein  to: sumout " "Cell: display\|Add32~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~65  from: cin  to: sumout " "Cell: display\|Add32~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~65  from: datac  to: cout " "Cell: display\|Add32~65  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~65  from: sharein  to: sumout " "Cell: display\|Add32~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~70  from: datac  to: cout " "Cell: display\|Add32~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~74  from: datac  to: cout " "Cell: display\|Add32~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add32~9  from: cin  to: sumout " "Cell: display\|Add32~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~13  from: cin  to: sumout " "Cell: display\|Add39~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~17  from: cin  to: sumout " "Cell: display\|Add39~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~1  from: cin  to: sumout " "Cell: display\|Add39~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~21  from: cin  to: sumout " "Cell: display\|Add39~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~21  from: sharein  to: sumout " "Cell: display\|Add39~21  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~25  from: cin  to: sumout " "Cell: display\|Add39~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~25  from: datac  to: sumout " "Cell: display\|Add39~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~25  from: sharein  to: sumout " "Cell: display\|Add39~25  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~29  from: cin  to: sumout " "Cell: display\|Add39~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~29  from: datac  to: sumout " "Cell: display\|Add39~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~29  from: sharein  to: sumout " "Cell: display\|Add39~29  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~33  from: cin  to: sumout " "Cell: display\|Add39~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~33  from: datac  to: sumout " "Cell: display\|Add39~33  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~33  from: sharein  to: sumout " "Cell: display\|Add39~33  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~37  from: cin  to: sumout " "Cell: display\|Add39~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~37  from: datac  to: sumout " "Cell: display\|Add39~37  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~37  from: sharein  to: sumout " "Cell: display\|Add39~37  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~41  from: cin  to: sumout " "Cell: display\|Add39~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~45  from: cin  to: sumout " "Cell: display\|Add39~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~49  from: cin  to: sumout " "Cell: display\|Add39~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~53  from: cin  to: sumout " "Cell: display\|Add39~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~57  from: cin  to: sumout " "Cell: display\|Add39~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~5  from: cin  to: sumout " "Cell: display\|Add39~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~62  from: datac  to: cout " "Cell: display\|Add39~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~66  from: datac  to: cout " "Cell: display\|Add39~66  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add39~9  from: cin  to: sumout " "Cell: display\|Add39~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~13  from: cin  to: sumout " "Cell: display\|Add41~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~17  from: cin  to: sumout " "Cell: display\|Add41~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~1  from: cin  to: sumout " "Cell: display\|Add41~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~21  from: cin  to: sumout " "Cell: display\|Add41~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~25  from: cin  to: sumout " "Cell: display\|Add41~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~29  from: cin  to: sumout " "Cell: display\|Add41~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~33  from: cin  to: sumout " "Cell: display\|Add41~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~37  from: cin  to: sumout " "Cell: display\|Add41~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~41  from: cin  to: sumout " "Cell: display\|Add41~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~45  from: cin  to: sumout " "Cell: display\|Add41~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~49  from: cin  to: sumout " "Cell: display\|Add41~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~49  from: sharein  to: sumout " "Cell: display\|Add41~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~53  from: cin  to: sumout " "Cell: display\|Add41~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~53  from: datac  to: cout " "Cell: display\|Add41~53  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~53  from: sharein  to: sumout " "Cell: display\|Add41~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~57  from: cin  to: sumout " "Cell: display\|Add41~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~57  from: datac  to: cout " "Cell: display\|Add41~57  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~57  from: sharein  to: sumout " "Cell: display\|Add41~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~5  from: cin  to: sumout " "Cell: display\|Add41~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~61  from: cin  to: sumout " "Cell: display\|Add41~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~61  from: datac  to: sumout " "Cell: display\|Add41~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~61  from: sharein  to: sumout " "Cell: display\|Add41~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~65  from: cin  to: sumout " "Cell: display\|Add41~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~65  from: datac  to: cout " "Cell: display\|Add41~65  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~65  from: sharein  to: sumout " "Cell: display\|Add41~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~70  from: datac  to: cout " "Cell: display\|Add41~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~74  from: datac  to: cout " "Cell: display\|Add41~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add41~9  from: cin  to: sumout " "Cell: display\|Add41~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~13  from: cin  to: sumout " "Cell: display\|Add48~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~17  from: cin  to: sumout " "Cell: display\|Add48~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~1  from: cin  to: sumout " "Cell: display\|Add48~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~21  from: cin  to: sumout " "Cell: display\|Add48~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~21  from: sharein  to: sumout " "Cell: display\|Add48~21  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~25  from: cin  to: sumout " "Cell: display\|Add48~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~25  from: datac  to: sumout " "Cell: display\|Add48~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~25  from: sharein  to: sumout " "Cell: display\|Add48~25  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~29  from: cin  to: sumout " "Cell: display\|Add48~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~29  from: datac  to: cout " "Cell: display\|Add48~29  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~29  from: sharein  to: sumout " "Cell: display\|Add48~29  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~33  from: cin  to: sumout " "Cell: display\|Add48~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~33  from: datac  to: sumout " "Cell: display\|Add48~33  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~33  from: sharein  to: sumout " "Cell: display\|Add48~33  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~37  from: cin  to: sumout " "Cell: display\|Add48~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~37  from: datac  to: cout " "Cell: display\|Add48~37  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~37  from: sharein  to: sumout " "Cell: display\|Add48~37  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~41  from: cin  to: sumout " "Cell: display\|Add48~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~45  from: cin  to: sumout " "Cell: display\|Add48~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~49  from: cin  to: sumout " "Cell: display\|Add48~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~53  from: cin  to: sumout " "Cell: display\|Add48~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~57  from: cin  to: sumout " "Cell: display\|Add48~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~5  from: cin  to: sumout " "Cell: display\|Add48~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~62  from: datac  to: cout " "Cell: display\|Add48~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~66  from: datac  to: cout " "Cell: display\|Add48~66  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add48~9  from: cin  to: sumout " "Cell: display\|Add48~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~13  from: cin  to: sumout " "Cell: display\|Add51~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~17  from: cin  to: sumout " "Cell: display\|Add51~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~1  from: cin  to: sumout " "Cell: display\|Add51~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~21  from: cin  to: sumout " "Cell: display\|Add51~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~25  from: cin  to: sumout " "Cell: display\|Add51~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~29  from: cin  to: sumout " "Cell: display\|Add51~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~33  from: cin  to: sumout " "Cell: display\|Add51~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~37  from: cin  to: sumout " "Cell: display\|Add51~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~41  from: cin  to: sumout " "Cell: display\|Add51~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~45  from: cin  to: sumout " "Cell: display\|Add51~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~49  from: cin  to: sumout " "Cell: display\|Add51~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~49  from: sharein  to: sumout " "Cell: display\|Add51~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: cin  to: sumout " "Cell: display\|Add51~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: datac  to: cout " "Cell: display\|Add51~53  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~53  from: sharein  to: sumout " "Cell: display\|Add51~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: cin  to: sumout " "Cell: display\|Add51~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: datac  to: sumout " "Cell: display\|Add51~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~57  from: sharein  to: sumout " "Cell: display\|Add51~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~5  from: cin  to: sumout " "Cell: display\|Add51~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~61  from: cin  to: sumout " "Cell: display\|Add51~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~61  from: datac  to: sumout " "Cell: display\|Add51~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~61  from: sharein  to: sumout " "Cell: display\|Add51~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~65  from: cin  to: sumout " "Cell: display\|Add51~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~65  from: datac  to: cout " "Cell: display\|Add51~65  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~65  from: sharein  to: sumout " "Cell: display\|Add51~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~70  from: datac  to: cout " "Cell: display\|Add51~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~74  from: datac  to: cout " "Cell: display\|Add51~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add51~9  from: cin  to: sumout " "Cell: display\|Add51~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[0\]~72  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[0\]~72  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[1\]~92  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[1\]~92  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[2\]~82  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[2\]~82  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[3\]~22  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[3\]~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[4\]~26  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[4\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[5\]~14  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[5\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[6\]~18  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[6\]~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[0\]~74  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[0\]~74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[1\]~94  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[1\]~94  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[2\]~84  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[2\]~84  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[3\]~38  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[3\]~38  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[4\]~40  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[4\]~40  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[5\]~34  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[5\]~34  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[6\]~36  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[6\]~36  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[0\]~76  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[0\]~76  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[1\]~96  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[1\]~96  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[2\]~86  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[2\]~86  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[3\]~52  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[3\]~52  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[4\]~54  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[4\]~54  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[5\]~48  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[5\]~48  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[6\]~50  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[6\]~50  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[0\]~78  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[0\]~78  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[1\]~98  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[1\]~98  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[2\]~88  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[2\]~88  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[3\]~66  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[3\]~66  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[4\]~68  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[4\]~68  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[5\]~62  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[5\]~62  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[6\]~64  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[6\]~64  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621180090231 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1621180090231 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1621180090262 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1621180090263 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1621180090264 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1621180090761 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1621180090763 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1621180090763 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13