// Seed: 628137104
module module_0 (
    input tri1 id_0,
    output tri id_1,
    output wand id_2,
    output tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    input wand id_7,
    input wor id_8
    , id_14,
    output supply1 id_9,
    output wand id_10,
    output wire id_11,
    input wand id_12
);
  wire id_15;
endmodule
module module_1 (
    input wand id_0,
    output tri id_1,
    output tri1 id_2,
    output wor id_3,
    output wire id_4,
    input wire id_5,
    input tri0 id_6,
    input supply1 id_7,
    input wand id_8,
    input supply1 id_9,
    output tri1 id_10,
    output wire id_11,
    input wire id_12,
    output supply1 id_13,
    output tri id_14,
    input tri id_15,
    input supply0 id_16,
    input uwire id_17,
    input supply0 id_18,
    output supply0 id_19,
    input supply1 id_20,
    input tri0 id_21,
    input tri0 id_22,
    input tri1 id_23,
    input tri0 id_24,
    input tri id_25,
    input tri id_26,
    input uwire id_27,
    input uwire id_28,
    input wire id_29,
    input supply1 id_30,
    input supply1 id_31,
    input supply0 id_32
    , id_48,
    input supply0 id_33,
    input logic id_34,
    output wire id_35,
    input supply1 id_36,
    input wor id_37,
    input tri0 id_38,
    output uwire id_39,
    input wor id_40,
    input uwire id_41,
    output uwire id_42,
    input wor id_43,
    input wor id_44,
    input uwire id_45,
    output uwire id_46
);
  module_0(
      id_43, id_11, id_35, id_4, id_21, id_17, id_2, id_40, id_31, id_19, id_35, id_2, id_21
  );
  wire id_49;
  final begin
    return id_34;
  end
endmodule
