<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3418' type='unsigned int llvm::TargetLowering::ComputeNumSignBitsForTargetNode(llvm::SDValue Op, const llvm::APInt &amp; DemandedElts, const llvm::SelectionDAG &amp; DAG, unsigned int Depth = 0) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3414'>/// This method can be implemented by targets that want to expose additional
  /// information about sign bits to the DAG Combiner. The DemandedElts
  /// argument allows us to only collect the minimum sign bits that are shared
  /// by the requested vector elements.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='4053' u='c' c='_ZNK4llvm12SelectionDAG18ComputeNumSignBitsENS_7SDValueERKNS_5APIntEj'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='2953' ll='2964' type='unsigned int llvm::TargetLowering::ComputeNumSignBitsForTargetNode(llvm::SDValue Op, const llvm::APInt &amp; , const llvm::SelectionDAG &amp; , unsigned int Depth = 0) const'/>
<doc f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='2951'>/// This method can be implemented by targets that want to expose additional
/// information about sign bits to the DAG Combiner.</doc>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4541' c='_ZNK4llvm20AMDGPUTargetLowering31ComputeNumSignBitsForTargetNodeENS_7SDValueERKNS_5APIntERKNS_12SelectionDAGEj'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='2416' c='_ZNK4llvm19RISCVTargetLowering31ComputeNumSignBitsForTargetNodeENS_7SDValueERKNS_5APIntERKNS_12SelectionDAGEj'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='6948' c='_ZNK4llvm21SystemZTargetLowering31ComputeNumSignBitsForTargetNodeENS_7SDValueERKNS_5APIntERKNS_12SelectionDAGEj'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='34564' c='_ZNK4llvm17X86TargetLowering31ComputeNumSignBitsForTargetNodeENS_7SDValueERKNS_5APIntERKNS_12SelectionDAGEj'/>
