<stg><name>convolution1</name>


<trans_list>

<trans id="883" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="2" to="147">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="146" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:0  %input_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %input_offset)

]]></Node>
<StgValue><ssdm name="input_offset_read"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(float* %input_r, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1024, [11 x i8]* @p_str8, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="30">
<![CDATA[
:2  %zext_ln18 = zext i30 %input_offset_read to i64

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader2:0  %indvar_flatten61 = phi i13 [ 0, %0 ], [ %add_ln9, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten61"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader2:1  %co_0 = phi i3 [ 0, %0 ], [ %select_ln15_1, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="co_0"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader2:2  %indvar_flatten = phi i10 [ 0, %0 ], [ %select_ln10, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2:3  %h_0 = phi i5 [ 0, %0 ], [ %select_ln22_1, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="h_0"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2:4  %w_0 = phi i5 [ 0, %0 ], [ %w, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="w_0"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader2:5  %icmp_ln9 = icmp eq i13 %indvar_flatten61, -3488

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader2:6  %add_ln9 = add i13 %indvar_flatten61, 1

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:7  br i1 %icmp_ln9, label %1, label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_0:0  %co = add i3 1, %co_0

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:2  %icmp_ln10 = icmp eq i10 %indvar_flatten, -240

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:3  %select_ln15 = select i1 %icmp_ln10, i5 0, i5 %h_0

]]></Node>
<StgValue><ssdm name="select_ln15"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_0:4  %select_ln15_1 = select i1 %icmp_ln10, i3 %co, i3 %co_0

]]></Node>
<StgValue><ssdm name="select_ln15_1"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="3">
<![CDATA[
hls_label_0:5  %zext_ln15 = zext i3 %select_ln15_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="3">
<![CDATA[
hls_label_0:6  %zext_ln18_1 = zext i3 %select_ln15_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:7  %mul_ln18 = mul i9 25, %zext_ln18_1

]]></Node>
<StgValue><ssdm name="mul_ln18"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="9">
<![CDATA[
hls_label_0:8  %trunc_ln18 = trunc i9 %mul_ln18 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:89  %xor_ln15 = xor i1 %icmp_ln10, true

]]></Node>
<StgValue><ssdm name="xor_ln15"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:90  %icmp_ln11 = icmp eq i5 %w_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:91  %and_ln15 = and i1 %icmp_ln11, %xor_ln15

]]></Node>
<StgValue><ssdm name="and_ln15"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:92  %add_ln17 = add i5 1, %select_ln15

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:93  %or_ln22 = or i1 %and_ln15, %icmp_ln10

]]></Node>
<StgValue><ssdm name="or_ln22"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:94  %select_ln22 = select i1 %or_ln22, i5 0, i5 %w_0

]]></Node>
<StgValue><ssdm name="select_ln22"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:95  %select_ln22_1 = select i1 %and_ln15, i5 %add_ln17, i5 %select_ln15

]]></Node>
<StgValue><ssdm name="select_ln22_1"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:122  %tmp_41 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln22_1, i5 %select_ln22)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:123  %zext_ln18_28 = zext i10 %tmp_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_28"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:124  %add_ln18_24 = add i64 %zext_ln18, %zext_ln18_28

]]></Node>
<StgValue><ssdm name="add_ln18_24"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_0:125  %input_addr = getelementptr float* %input_r, i64 %add_ln18_24

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:145  %bias_addr = getelementptr [6 x float]* %bias, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="bias_addr"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="3">
<![CDATA[
hls_label_0:146  %bias_load = load float* %bias_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="9">
<![CDATA[
hls_label_0:9  %zext_ln18_2 = zext i9 %mul_ln18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_2"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:10  %weights_0_addr = getelementptr [150 x float]* %weights_0, i64 0, i64 %zext_ln18_2

]]></Node>
<StgValue><ssdm name="weights_0_addr"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:11  %add_ln18 = add i8 1, %trunc_ln18

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="8">
<![CDATA[
hls_label_0:12  %zext_ln18_3 = zext i8 %add_ln18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_3"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:13  %weights_0_addr_1 = getelementptr [150 x float]* %weights_0, i64 0, i64 %zext_ln18_3

]]></Node>
<StgValue><ssdm name="weights_0_addr_1"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="3">
<![CDATA[
hls_label_0:146  %bias_load = load float* %bias_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:147  %weights_0_load = load float* %weights_0_addr, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:148  %input_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_req"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:152  %w = add i5 1, %select_ln22

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:153  %weights_0_load_1 = load float* %weights_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_1"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:154  %tmp_46 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln22_1, i5 %w)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:155  %zext_ln18_33 = zext i10 %tmp_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_33"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:156  %add_ln18_29 = add i64 %zext_ln18, %zext_ln18_33

]]></Node>
<StgValue><ssdm name="add_ln18_29"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_0:157  %input_addr_233 = getelementptr float* %input_r, i64 %add_ln18_29

]]></Node>
<StgValue><ssdm name="input_addr_233"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="195" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:14  %add_ln18_1 = add i8 2, %trunc_ln18

]]></Node>
<StgValue><ssdm name="add_ln18_1"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="8">
<![CDATA[
hls_label_0:15  %zext_ln18_4 = zext i8 %add_ln18_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_4"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:16  %weights_0_addr_2 = getelementptr [150 x float]* %weights_0, i64 0, i64 %zext_ln18_4

]]></Node>
<StgValue><ssdm name="weights_0_addr_2"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:17  %add_ln18_2 = add i8 3, %trunc_ln18

]]></Node>
<StgValue><ssdm name="add_ln18_2"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="8">
<![CDATA[
hls_label_0:18  %zext_ln18_5 = zext i8 %add_ln18_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_5"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:19  %weights_0_addr_3 = getelementptr [150 x float]* %weights_0, i64 0, i64 %zext_ln18_5

]]></Node>
<StgValue><ssdm name="weights_0_addr_3"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:147  %weights_0_load = load float* %weights_0_addr, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:148  %input_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_req"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:153  %weights_0_load_1 = load float* %weights_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_1"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:174  %input_load_229_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_233, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_229_req"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:178  %add_ln17_1 = add i5 2, %select_ln22

]]></Node>
<StgValue><ssdm name="add_ln17_1"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:179  %weights_0_load_2 = load float* %weights_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_2"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:180  %tmp_51 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln22_1, i5 %add_ln17_1)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:181  %zext_ln18_38 = zext i10 %tmp_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_38"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:182  %add_ln18_34 = add i64 %zext_ln18, %zext_ln18_38

]]></Node>
<StgValue><ssdm name="add_ln18_34"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_0:183  %input_addr_238 = getelementptr float* %input_r, i64 %add_ln18_34

]]></Node>
<StgValue><ssdm name="input_addr_238"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:205  %weights_0_load_3 = load float* %weights_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="212" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:20  %add_ln18_3 = add i8 4, %trunc_ln18

]]></Node>
<StgValue><ssdm name="add_ln18_3"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="8">
<![CDATA[
hls_label_0:21  %zext_ln18_6 = zext i8 %add_ln18_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_6"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:22  %weights_0_addr_4 = getelementptr [150 x float]* %weights_0, i64 0, i64 %zext_ln18_6

]]></Node>
<StgValue><ssdm name="weights_0_addr_4"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:23  %add_ln18_4 = add i8 5, %trunc_ln18

]]></Node>
<StgValue><ssdm name="add_ln18_4"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="8">
<![CDATA[
hls_label_0:24  %zext_ln18_7 = zext i8 %add_ln18_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_7"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:25  %weights_0_addr_5 = getelementptr [150 x float]* %weights_0, i64 0, i64 %zext_ln18_7

]]></Node>
<StgValue><ssdm name="weights_0_addr_5"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:148  %input_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_req"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:174  %input_load_229_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_233, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_229_req"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:179  %weights_0_load_2 = load float* %weights_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_2"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:200  %input_load_230_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_238, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_230_req"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:204  %add_ln17_5 = add i5 3, %select_ln22

]]></Node>
<StgValue><ssdm name="add_ln17_5"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:205  %weights_0_load_3 = load float* %weights_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_3"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:206  %tmp_56 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln22_1, i5 %add_ln17_5)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:207  %zext_ln18_43 = zext i10 %tmp_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_43"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:208  %add_ln18_39 = add i64 %zext_ln18, %zext_ln18_43

]]></Node>
<StgValue><ssdm name="add_ln18_39"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_0:209  %input_addr_243 = getelementptr float* %input_r, i64 %add_ln18_39

]]></Node>
<StgValue><ssdm name="input_addr_243"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:231  %weights_0_load_4 = load float* %weights_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_4"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:256  %weights_0_load_5 = load float* %weights_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="230" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:26  %add_ln18_5 = add i8 6, %trunc_ln18

]]></Node>
<StgValue><ssdm name="add_ln18_5"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="8">
<![CDATA[
hls_label_0:27  %zext_ln18_8 = zext i8 %add_ln18_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_8"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:28  %weights_0_addr_6 = getelementptr [150 x float]* %weights_0, i64 0, i64 %zext_ln18_8

]]></Node>
<StgValue><ssdm name="weights_0_addr_6"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:29  %add_ln18_6 = add i8 7, %trunc_ln18

]]></Node>
<StgValue><ssdm name="add_ln18_6"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="8">
<![CDATA[
hls_label_0:30  %zext_ln18_9 = zext i8 %add_ln18_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_9"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:31  %weights_0_addr_7 = getelementptr [150 x float]* %weights_0, i64 0, i64 %zext_ln18_9

]]></Node>
<StgValue><ssdm name="weights_0_addr_7"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:148  %input_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_req"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:174  %input_load_229_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_233, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_229_req"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:200  %input_load_230_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_238, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_230_req"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:226  %input_load_231_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_243, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_231_req"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:230  %add_ln17_6 = add i5 4, %select_ln22

]]></Node>
<StgValue><ssdm name="add_ln17_6"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:231  %weights_0_load_4 = load float* %weights_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_4"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:232  %tmp_61 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln22_1, i5 %add_ln17_6)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:233  %zext_ln18_48 = zext i10 %tmp_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_48"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:234  %add_ln18_44 = add i64 %zext_ln18, %zext_ln18_48

]]></Node>
<StgValue><ssdm name="add_ln18_44"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_0:235  %input_addr_248 = getelementptr float* %input_r, i64 %add_ln18_44

]]></Node>
<StgValue><ssdm name="input_addr_248"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:256  %weights_0_load_5 = load float* %weights_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_5"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:261  %weights_0_load_6 = load float* %weights_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_6"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:266  %weights_0_load_7 = load float* %weights_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="249" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:32  %add_ln18_7 = add i8 8, %trunc_ln18

]]></Node>
<StgValue><ssdm name="add_ln18_7"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="8">
<![CDATA[
hls_label_0:33  %zext_ln18_10 = zext i8 %add_ln18_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_10"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:34  %weights_0_addr_8 = getelementptr [150 x float]* %weights_0, i64 0, i64 %zext_ln18_10

]]></Node>
<StgValue><ssdm name="weights_0_addr_8"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:35  %add_ln18_8 = add i8 9, %trunc_ln18

]]></Node>
<StgValue><ssdm name="add_ln18_8"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="8">
<![CDATA[
hls_label_0:36  %zext_ln18_11 = zext i8 %add_ln18_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_11"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:37  %weights_0_addr_9 = getelementptr [150 x float]* %weights_0, i64 0, i64 %zext_ln18_11

]]></Node>
<StgValue><ssdm name="weights_0_addr_9"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:103  %add_ln17_2 = add i5 2, %select_ln15

]]></Node>
<StgValue><ssdm name="add_ln17_2"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln10" val="0"/>
<literal name="and_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:104  %add_ln17_3 = add i5 1, %h_0

]]></Node>
<StgValue><ssdm name="add_ln17_3"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:105  %select_ln15_2 = select i1 %icmp_ln10, i5 1, i5 %add_ln17_3

]]></Node>
<StgValue><ssdm name="select_ln15_2"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:106  %select_ln22_2 = select i1 %and_ln15, i5 %add_ln17_2, i5 %select_ln15_2

]]></Node>
<StgValue><ssdm name="select_ln22_2"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:126  %tmp_42 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln22_2, i5 %select_ln22)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:127  %zext_ln18_29 = zext i10 %tmp_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_29"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:128  %add_ln18_25 = add i64 %zext_ln18, %zext_ln18_29

]]></Node>
<StgValue><ssdm name="add_ln18_25"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_0:129  %input_addr_229 = getelementptr float* %input_r, i64 %add_ln18_25

]]></Node>
<StgValue><ssdm name="input_addr_229"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:148  %input_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_req"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:174  %input_load_229_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_233, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_229_req"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:200  %input_load_230_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_238, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_230_req"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:226  %input_load_231_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_243, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_231_req"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:252  %input_load_232_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_248, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_232_req"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:261  %weights_0_load_6 = load float* %weights_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_6"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:266  %weights_0_load_7 = load float* %weights_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_7"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:271  %weights_0_load_8 = load float* %weights_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_8"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:276  %weights_0_load_9 = load float* %weights_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="272" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:38  %add_ln18_9 = add i8 10, %trunc_ln18

]]></Node>
<StgValue><ssdm name="add_ln18_9"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="8">
<![CDATA[
hls_label_0:39  %zext_ln18_12 = zext i8 %add_ln18_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_12"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:40  %weights_0_addr_10 = getelementptr [150 x float]* %weights_0, i64 0, i64 %zext_ln18_12

]]></Node>
<StgValue><ssdm name="weights_0_addr_10"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:41  %add_ln18_10 = add i8 11, %trunc_ln18

]]></Node>
<StgValue><ssdm name="add_ln18_10"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="8">
<![CDATA[
hls_label_0:42  %zext_ln18_13 = zext i8 %add_ln18_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_13"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:43  %weights_0_addr_11 = getelementptr [150 x float]* %weights_0, i64 0, i64 %zext_ln18_13

]]></Node>
<StgValue><ssdm name="weights_0_addr_11"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:148  %input_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_req"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:158  %tmp_47 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln22_2, i5 %w)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:159  %zext_ln18_34 = zext i10 %tmp_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_34"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:160  %add_ln18_30 = add i64 %zext_ln18, %zext_ln18_34

]]></Node>
<StgValue><ssdm name="add_ln18_30"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_0:161  %input_addr_234 = getelementptr float* %input_r, i64 %add_ln18_30

]]></Node>
<StgValue><ssdm name="input_addr_234"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:174  %input_load_229_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_233, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_229_req"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:200  %input_load_230_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_238, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_230_req"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:226  %input_load_231_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_243, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_231_req"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:252  %input_load_232_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_248, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_232_req"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:257  %input_load_233_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_229, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_233_req"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:271  %weights_0_load_8 = load float* %weights_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_8"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:276  %weights_0_load_9 = load float* %weights_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_9"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:281  %weights_0_load_10 = load float* %weights_0_addr_10, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_10"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:286  %weights_0_load_11 = load float* %weights_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_11"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="292" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:44  %add_ln18_11 = add i8 12, %trunc_ln18

]]></Node>
<StgValue><ssdm name="add_ln18_11"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="8">
<![CDATA[
hls_label_0:45  %zext_ln18_14 = zext i8 %add_ln18_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_14"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:46  %weights_0_addr_12 = getelementptr [150 x float]* %weights_0, i64 0, i64 %zext_ln18_14

]]></Node>
<StgValue><ssdm name="weights_0_addr_12"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:47  %add_ln18_12 = add i8 13, %trunc_ln18

]]></Node>
<StgValue><ssdm name="add_ln18_12"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="8">
<![CDATA[
hls_label_0:48  %zext_ln18_15 = zext i8 %add_ln18_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_15"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:49  %weights_0_addr_13 = getelementptr [150 x float]* %weights_0, i64 0, i64 %zext_ln18_15

]]></Node>
<StgValue><ssdm name="weights_0_addr_13"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:148  %input_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_req"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:174  %input_load_229_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_233, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_229_req"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:184  %tmp_52 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln22_2, i5 %add_ln17_1)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:185  %zext_ln18_39 = zext i10 %tmp_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_39"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:186  %add_ln18_35 = add i64 %zext_ln18, %zext_ln18_39

]]></Node>
<StgValue><ssdm name="add_ln18_35"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_0:187  %input_addr_239 = getelementptr float* %input_r, i64 %add_ln18_35

]]></Node>
<StgValue><ssdm name="input_addr_239"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:200  %input_load_230_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_238, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_230_req"/></StgValue>
</operation>

<operation id="305" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:226  %input_load_231_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_243, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_231_req"/></StgValue>
</operation>

<operation id="306" st_id="9" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:252  %input_load_232_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_248, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_232_req"/></StgValue>
</operation>

<operation id="307" st_id="9" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:257  %input_load_233_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_229, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_233_req"/></StgValue>
</operation>

<operation id="308" st_id="9" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:262  %input_load_234_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_234, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_234_req"/></StgValue>
</operation>

<operation id="309" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:281  %weights_0_load_10 = load float* %weights_0_addr_10, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_10"/></StgValue>
</operation>

<operation id="310" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:286  %weights_0_load_11 = load float* %weights_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_11"/></StgValue>
</operation>

<operation id="311" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:291  %weights_0_load_12 = load float* %weights_0_addr_12, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_12"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:296  %weights_0_load_13 = load float* %weights_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_13"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="313" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:50  %add_ln18_13 = add i8 14, %trunc_ln18

]]></Node>
<StgValue><ssdm name="add_ln18_13"/></StgValue>
</operation>

<operation id="314" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="8">
<![CDATA[
hls_label_0:51  %zext_ln18_16 = zext i8 %add_ln18_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_16"/></StgValue>
</operation>

<operation id="315" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:52  %weights_0_addr_14 = getelementptr [150 x float]* %weights_0, i64 0, i64 %zext_ln18_16

]]></Node>
<StgValue><ssdm name="weights_0_addr_14"/></StgValue>
</operation>

<operation id="316" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:53  %add_ln18_14 = add i8 15, %trunc_ln18

]]></Node>
<StgValue><ssdm name="add_ln18_14"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="8">
<![CDATA[
hls_label_0:54  %zext_ln18_17 = zext i8 %add_ln18_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_17"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:55  %weights_0_addr_15 = getelementptr [150 x float]* %weights_0, i64 0, i64 %zext_ln18_17

]]></Node>
<StgValue><ssdm name="weights_0_addr_15"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_0:149  %input_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %input_addr)

]]></Node>
<StgValue><ssdm name="input_addr_read"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:174  %input_load_229_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_233, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_229_req"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:200  %input_load_230_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_238, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_230_req"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:210  %tmp_57 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln22_2, i5 %add_ln17_5)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:211  %zext_ln18_44 = zext i10 %tmp_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_44"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:212  %add_ln18_40 = add i64 %zext_ln18, %zext_ln18_44

]]></Node>
<StgValue><ssdm name="add_ln18_40"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_0:213  %input_addr_244 = getelementptr float* %input_r, i64 %add_ln18_40

]]></Node>
<StgValue><ssdm name="input_addr_244"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:226  %input_load_231_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_243, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_231_req"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:252  %input_load_232_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_248, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_232_req"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:257  %input_load_233_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_229, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_233_req"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:262  %input_load_234_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_234, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_234_req"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:267  %input_load_235_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_239, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_235_req"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:291  %weights_0_load_12 = load float* %weights_0_addr_12, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_12"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:296  %weights_0_load_13 = load float* %weights_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_13"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:301  %weights_0_load_14 = load float* %weights_0_addr_14, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_14"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:306  %weights_0_load_15 = load float* %weights_0_addr_15, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_15"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="335" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:56  %add_ln18_15 = add i8 16, %trunc_ln18

]]></Node>
<StgValue><ssdm name="add_ln18_15"/></StgValue>
</operation>

<operation id="336" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="8">
<![CDATA[
hls_label_0:57  %zext_ln18_18 = zext i8 %add_ln18_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_18"/></StgValue>
</operation>

<operation id="337" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:58  %weights_0_addr_16 = getelementptr [150 x float]* %weights_0, i64 0, i64 %zext_ln18_18

]]></Node>
<StgValue><ssdm name="weights_0_addr_16"/></StgValue>
</operation>

<operation id="338" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:59  %add_ln18_16 = add i8 17, %trunc_ln18

]]></Node>
<StgValue><ssdm name="add_ln18_16"/></StgValue>
</operation>

<operation id="339" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="8">
<![CDATA[
hls_label_0:60  %zext_ln18_19 = zext i8 %add_ln18_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_19"/></StgValue>
</operation>

<operation id="340" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:61  %weights_0_addr_17 = getelementptr [150 x float]* %weights_0, i64 0, i64 %zext_ln18_19

]]></Node>
<StgValue><ssdm name="weights_0_addr_17"/></StgValue>
</operation>

<operation id="341" st_id="11" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:150  %tmp2 = fmul float %weights_0_load, %input_addr_read

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="342" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
hls_label_0:175  %input_addr_233_read = call float @_ssdm_op_Read.m_axi.floatP(float* %input_addr_233)

]]></Node>
<StgValue><ssdm name="input_addr_233_read"/></StgValue>
</operation>

<operation id="343" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:200  %input_load_230_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_238, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_230_req"/></StgValue>
</operation>

<operation id="344" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:226  %input_load_231_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_243, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_231_req"/></StgValue>
</operation>

<operation id="345" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:236  %tmp_62 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln22_2, i5 %add_ln17_6)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="346" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:237  %zext_ln18_49 = zext i10 %tmp_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_49"/></StgValue>
</operation>

<operation id="347" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:238  %add_ln18_45 = add i64 %zext_ln18, %zext_ln18_49

]]></Node>
<StgValue><ssdm name="add_ln18_45"/></StgValue>
</operation>

<operation id="348" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_0:239  %input_addr_249 = getelementptr float* %input_r, i64 %add_ln18_45

]]></Node>
<StgValue><ssdm name="input_addr_249"/></StgValue>
</operation>

<operation id="349" st_id="11" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:252  %input_load_232_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_248, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_232_req"/></StgValue>
</operation>

<operation id="350" st_id="11" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:257  %input_load_233_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_229, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_233_req"/></StgValue>
</operation>

<operation id="351" st_id="11" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:262  %input_load_234_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_234, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_234_req"/></StgValue>
</operation>

<operation id="352" st_id="11" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:267  %input_load_235_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_239, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_235_req"/></StgValue>
</operation>

<operation id="353" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:272  %input_load_236_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_244, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_236_req"/></StgValue>
</operation>

<operation id="354" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:301  %weights_0_load_14 = load float* %weights_0_addr_14, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_14"/></StgValue>
</operation>

<operation id="355" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:306  %weights_0_load_15 = load float* %weights_0_addr_15, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_15"/></StgValue>
</operation>

<operation id="356" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:311  %weights_0_load_16 = load float* %weights_0_addr_16, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_16"/></StgValue>
</operation>

<operation id="357" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:316  %weights_0_load_17 = load float* %weights_0_addr_17, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_17"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="358" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:62  %add_ln18_17 = add i8 18, %trunc_ln18

]]></Node>
<StgValue><ssdm name="add_ln18_17"/></StgValue>
</operation>

<operation id="359" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="8">
<![CDATA[
hls_label_0:63  %zext_ln18_20 = zext i8 %add_ln18_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_20"/></StgValue>
</operation>

<operation id="360" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:64  %weights_0_addr_18 = getelementptr [150 x float]* %weights_0, i64 0, i64 %zext_ln18_20

]]></Node>
<StgValue><ssdm name="weights_0_addr_18"/></StgValue>
</operation>

<operation id="361" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:65  %add_ln18_18 = add i8 19, %trunc_ln18

]]></Node>
<StgValue><ssdm name="add_ln18_18"/></StgValue>
</operation>

<operation id="362" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="8">
<![CDATA[
hls_label_0:66  %zext_ln18_21 = zext i8 %add_ln18_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_21"/></StgValue>
</operation>

<operation id="363" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:67  %weights_0_addr_19 = getelementptr [150 x float]* %weights_0, i64 0, i64 %zext_ln18_21

]]></Node>
<StgValue><ssdm name="weights_0_addr_19"/></StgValue>
</operation>

<operation id="364" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:107  %add_ln17_4 = add i5 3, %select_ln15

]]></Node>
<StgValue><ssdm name="add_ln17_4"/></StgValue>
</operation>

<operation id="365" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln10" val="0"/>
<literal name="and_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:108  %add_ln17_7 = add i5 2, %h_0

]]></Node>
<StgValue><ssdm name="add_ln17_7"/></StgValue>
</operation>

<operation id="366" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:109  %select_ln15_3 = select i1 %icmp_ln10, i5 2, i5 %add_ln17_7

]]></Node>
<StgValue><ssdm name="select_ln15_3"/></StgValue>
</operation>

<operation id="367" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:110  %select_ln22_3 = select i1 %and_ln15, i5 %add_ln17_4, i5 %select_ln15_3

]]></Node>
<StgValue><ssdm name="select_ln22_3"/></StgValue>
</operation>

<operation id="368" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:130  %tmp_43 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln22_3, i5 %select_ln22)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="369" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:131  %zext_ln18_30 = zext i10 %tmp_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_30"/></StgValue>
</operation>

<operation id="370" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:132  %add_ln18_26 = add i64 %zext_ln18, %zext_ln18_30

]]></Node>
<StgValue><ssdm name="add_ln18_26"/></StgValue>
</operation>

<operation id="371" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_0:133  %input_addr_230 = getelementptr float* %input_r, i64 %add_ln18_26

]]></Node>
<StgValue><ssdm name="input_addr_230"/></StgValue>
</operation>

<operation id="372" st_id="12" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:150  %tmp2 = fmul float %weights_0_load, %input_addr_read

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="373" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:176  %tmp_0_1 = fmul float %weights_0_load_1, %input_addr_233_read

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="374" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
hls_label_0:201  %input_addr_238_read = call float @_ssdm_op_Read.m_axi.floatP(float* %input_addr_238)

]]></Node>
<StgValue><ssdm name="input_addr_238_read"/></StgValue>
</operation>

<operation id="375" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:226  %input_load_231_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_243, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_231_req"/></StgValue>
</operation>

<operation id="376" st_id="12" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:252  %input_load_232_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_248, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_232_req"/></StgValue>
</operation>

<operation id="377" st_id="12" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:257  %input_load_233_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_229, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_233_req"/></StgValue>
</operation>

<operation id="378" st_id="12" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:262  %input_load_234_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_234, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_234_req"/></StgValue>
</operation>

<operation id="379" st_id="12" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:267  %input_load_235_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_239, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_235_req"/></StgValue>
</operation>

<operation id="380" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:272  %input_load_236_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_244, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_236_req"/></StgValue>
</operation>

<operation id="381" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:277  %input_load_237_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_249, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_237_req"/></StgValue>
</operation>

<operation id="382" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:311  %weights_0_load_16 = load float* %weights_0_addr_16, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_16"/></StgValue>
</operation>

<operation id="383" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:316  %weights_0_load_17 = load float* %weights_0_addr_17, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_17"/></StgValue>
</operation>

<operation id="384" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:321  %weights_0_load_18 = load float* %weights_0_addr_18, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_18"/></StgValue>
</operation>

<operation id="385" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:326  %weights_0_load_19 = load float* %weights_0_addr_19, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_19"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="386" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:68  %add_ln18_19 = add i8 20, %trunc_ln18

]]></Node>
<StgValue><ssdm name="add_ln18_19"/></StgValue>
</operation>

<operation id="387" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="8">
<![CDATA[
hls_label_0:69  %zext_ln18_22 = zext i8 %add_ln18_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_22"/></StgValue>
</operation>

<operation id="388" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:70  %weights_0_addr_20 = getelementptr [150 x float]* %weights_0, i64 0, i64 %zext_ln18_22

]]></Node>
<StgValue><ssdm name="weights_0_addr_20"/></StgValue>
</operation>

<operation id="389" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:71  %add_ln18_20 = add i8 21, %trunc_ln18

]]></Node>
<StgValue><ssdm name="add_ln18_20"/></StgValue>
</operation>

<operation id="390" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="8">
<![CDATA[
hls_label_0:72  %zext_ln18_23 = zext i8 %add_ln18_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_23"/></StgValue>
</operation>

<operation id="391" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:73  %weights_0_addr_21 = getelementptr [150 x float]* %weights_0, i64 0, i64 %zext_ln18_23

]]></Node>
<StgValue><ssdm name="weights_0_addr_21"/></StgValue>
</operation>

<operation id="392" st_id="13" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:150  %tmp2 = fmul float %weights_0_load, %input_addr_read

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="393" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:162  %tmp_48 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln22_3, i5 %w)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="394" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:163  %zext_ln18_35 = zext i10 %tmp_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_35"/></StgValue>
</operation>

<operation id="395" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:164  %add_ln18_31 = add i64 %zext_ln18, %zext_ln18_35

]]></Node>
<StgValue><ssdm name="add_ln18_31"/></StgValue>
</operation>

<operation id="396" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_0:165  %input_addr_235 = getelementptr float* %input_r, i64 %add_ln18_31

]]></Node>
<StgValue><ssdm name="input_addr_235"/></StgValue>
</operation>

<operation id="397" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:176  %tmp_0_1 = fmul float %weights_0_load_1, %input_addr_233_read

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="398" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:202  %tmp_0_2 = fmul float %weights_0_load_2, %input_addr_238_read

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="399" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
hls_label_0:227  %input_addr_243_read = call float @_ssdm_op_Read.m_axi.floatP(float* %input_addr_243)

]]></Node>
<StgValue><ssdm name="input_addr_243_read"/></StgValue>
</operation>

<operation id="400" st_id="13" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:252  %input_load_232_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_248, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_232_req"/></StgValue>
</operation>

<operation id="401" st_id="13" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:257  %input_load_233_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_229, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_233_req"/></StgValue>
</operation>

<operation id="402" st_id="13" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:262  %input_load_234_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_234, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_234_req"/></StgValue>
</operation>

<operation id="403" st_id="13" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:267  %input_load_235_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_239, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_235_req"/></StgValue>
</operation>

<operation id="404" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:272  %input_load_236_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_244, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_236_req"/></StgValue>
</operation>

<operation id="405" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:277  %input_load_237_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_249, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_237_req"/></StgValue>
</operation>

<operation id="406" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:282  %input_load_238_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_230, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_238_req"/></StgValue>
</operation>

<operation id="407" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:321  %weights_0_load_18 = load float* %weights_0_addr_18, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_18"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:326  %weights_0_load_19 = load float* %weights_0_addr_19, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_19"/></StgValue>
</operation>

<operation id="409" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:331  %weights_0_load_20 = load float* %weights_0_addr_20, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_20"/></StgValue>
</operation>

<operation id="410" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:336  %weights_0_load_21 = load float* %weights_0_addr_21, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_21"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="411" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:74  %add_ln18_21 = add i8 22, %trunc_ln18

]]></Node>
<StgValue><ssdm name="add_ln18_21"/></StgValue>
</operation>

<operation id="412" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="8">
<![CDATA[
hls_label_0:75  %zext_ln18_24 = zext i8 %add_ln18_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_24"/></StgValue>
</operation>

<operation id="413" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:76  %weights_0_addr_22 = getelementptr [150 x float]* %weights_0, i64 0, i64 %zext_ln18_24

]]></Node>
<StgValue><ssdm name="weights_0_addr_22"/></StgValue>
</operation>

<operation id="414" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:77  %add_ln18_22 = add i8 23, %trunc_ln18

]]></Node>
<StgValue><ssdm name="add_ln18_22"/></StgValue>
</operation>

<operation id="415" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="8">
<![CDATA[
hls_label_0:78  %zext_ln18_25 = zext i8 %add_ln18_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_25"/></StgValue>
</operation>

<operation id="416" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:79  %weights_0_addr_23 = getelementptr [150 x float]* %weights_0, i64 0, i64 %zext_ln18_25

]]></Node>
<StgValue><ssdm name="weights_0_addr_23"/></StgValue>
</operation>

<operation id="417" st_id="14" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:150  %tmp2 = fmul float %weights_0_load, %input_addr_read

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="418" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:176  %tmp_0_1 = fmul float %weights_0_load_1, %input_addr_233_read

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="419" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:188  %tmp_53 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln22_3, i5 %add_ln17_1)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="420" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:189  %zext_ln18_40 = zext i10 %tmp_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_40"/></StgValue>
</operation>

<operation id="421" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:190  %add_ln18_36 = add i64 %zext_ln18, %zext_ln18_40

]]></Node>
<StgValue><ssdm name="add_ln18_36"/></StgValue>
</operation>

<operation id="422" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_0:191  %input_addr_240 = getelementptr float* %input_r, i64 %add_ln18_36

]]></Node>
<StgValue><ssdm name="input_addr_240"/></StgValue>
</operation>

<operation id="423" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:202  %tmp_0_2 = fmul float %weights_0_load_2, %input_addr_238_read

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="424" st_id="14" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:228  %tmp_0_3 = fmul float %weights_0_load_3, %input_addr_243_read

]]></Node>
<StgValue><ssdm name="tmp_0_3"/></StgValue>
</operation>

<operation id="425" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
hls_label_0:253  %input_addr_248_read = call float @_ssdm_op_Read.m_axi.floatP(float* %input_addr_248)

]]></Node>
<StgValue><ssdm name="input_addr_248_read"/></StgValue>
</operation>

<operation id="426" st_id="14" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:257  %input_load_233_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_229, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_233_req"/></StgValue>
</operation>

<operation id="427" st_id="14" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:262  %input_load_234_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_234, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_234_req"/></StgValue>
</operation>

<operation id="428" st_id="14" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:267  %input_load_235_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_239, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_235_req"/></StgValue>
</operation>

<operation id="429" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:272  %input_load_236_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_244, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_236_req"/></StgValue>
</operation>

<operation id="430" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:277  %input_load_237_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_249, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_237_req"/></StgValue>
</operation>

<operation id="431" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:282  %input_load_238_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_230, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_238_req"/></StgValue>
</operation>

<operation id="432" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:287  %input_load_239_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_235, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_239_req"/></StgValue>
</operation>

<operation id="433" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:331  %weights_0_load_20 = load float* %weights_0_addr_20, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_20"/></StgValue>
</operation>

<operation id="434" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:336  %weights_0_load_21 = load float* %weights_0_addr_21, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_21"/></StgValue>
</operation>

<operation id="435" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:341  %weights_0_load_22 = load float* %weights_0_addr_22, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_22"/></StgValue>
</operation>

<operation id="436" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:346  %weights_0_load_23 = load float* %weights_0_addr_23, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_23"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="437" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:80  %add_ln18_23 = add i8 24, %trunc_ln18

]]></Node>
<StgValue><ssdm name="add_ln18_23"/></StgValue>
</operation>

<operation id="438" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="8">
<![CDATA[
hls_label_0:81  %zext_ln18_26 = zext i8 %add_ln18_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_26"/></StgValue>
</operation>

<operation id="439" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:82  %weights_0_addr_24 = getelementptr [150 x float]* %weights_0, i64 0, i64 %zext_ln18_26

]]></Node>
<StgValue><ssdm name="weights_0_addr_24"/></StgValue>
</operation>

<operation id="440" st_id="15" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:151  %sum_8 = fadd float %bias_load, %tmp2

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="441" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:176  %tmp_0_1 = fmul float %weights_0_load_1, %input_addr_233_read

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="442" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:202  %tmp_0_2 = fmul float %weights_0_load_2, %input_addr_238_read

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="443" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:214  %tmp_58 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln22_3, i5 %add_ln17_5)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="444" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:215  %zext_ln18_45 = zext i10 %tmp_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_45"/></StgValue>
</operation>

<operation id="445" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:216  %add_ln18_41 = add i64 %zext_ln18, %zext_ln18_45

]]></Node>
<StgValue><ssdm name="add_ln18_41"/></StgValue>
</operation>

<operation id="446" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_0:217  %input_addr_245 = getelementptr float* %input_r, i64 %add_ln18_41

]]></Node>
<StgValue><ssdm name="input_addr_245"/></StgValue>
</operation>

<operation id="447" st_id="15" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:228  %tmp_0_3 = fmul float %weights_0_load_3, %input_addr_243_read

]]></Node>
<StgValue><ssdm name="tmp_0_3"/></StgValue>
</operation>

<operation id="448" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:254  %tmp_0_4 = fmul float %weights_0_load_4, %input_addr_248_read

]]></Node>
<StgValue><ssdm name="tmp_0_4"/></StgValue>
</operation>

<operation id="449" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
hls_label_0:258  %input_addr_229_read = call float @_ssdm_op_Read.m_axi.floatP(float* %input_addr_229)

]]></Node>
<StgValue><ssdm name="input_addr_229_read"/></StgValue>
</operation>

<operation id="450" st_id="15" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:262  %input_load_234_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_234, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_234_req"/></StgValue>
</operation>

<operation id="451" st_id="15" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:267  %input_load_235_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_239, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_235_req"/></StgValue>
</operation>

<operation id="452" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:272  %input_load_236_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_244, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_236_req"/></StgValue>
</operation>

<operation id="453" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:277  %input_load_237_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_249, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_237_req"/></StgValue>
</operation>

<operation id="454" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:282  %input_load_238_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_230, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_238_req"/></StgValue>
</operation>

<operation id="455" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:287  %input_load_239_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_235, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_239_req"/></StgValue>
</operation>

<operation id="456" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:292  %input_load_240_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_240, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_240_req"/></StgValue>
</operation>

<operation id="457" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:341  %weights_0_load_22 = load float* %weights_0_addr_22, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_22"/></StgValue>
</operation>

<operation id="458" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:346  %weights_0_load_23 = load float* %weights_0_addr_23, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_23"/></StgValue>
</operation>

<operation id="459" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:351  %weights_0_load_24 = load float* %weights_0_addr_24, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_24"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="460" st_id="16" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:151  %sum_8 = fadd float %bias_load, %tmp2

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="461" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:202  %tmp_0_2 = fmul float %weights_0_load_2, %input_addr_238_read

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="462" st_id="16" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:228  %tmp_0_3 = fmul float %weights_0_load_3, %input_addr_243_read

]]></Node>
<StgValue><ssdm name="tmp_0_3"/></StgValue>
</operation>

<operation id="463" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:240  %tmp_63 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln22_3, i5 %add_ln17_6)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="464" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:241  %zext_ln18_50 = zext i10 %tmp_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_50"/></StgValue>
</operation>

<operation id="465" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:242  %add_ln18_46 = add i64 %zext_ln18, %zext_ln18_50

]]></Node>
<StgValue><ssdm name="add_ln18_46"/></StgValue>
</operation>

<operation id="466" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_0:243  %input_addr_250 = getelementptr float* %input_r, i64 %add_ln18_46

]]></Node>
<StgValue><ssdm name="input_addr_250"/></StgValue>
</operation>

<operation id="467" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:254  %tmp_0_4 = fmul float %weights_0_load_4, %input_addr_248_read

]]></Node>
<StgValue><ssdm name="tmp_0_4"/></StgValue>
</operation>

<operation id="468" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:259  %tmp_1 = fmul float %weights_0_load_5, %input_addr_229_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="469" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
hls_label_0:263  %input_addr_234_read = call float @_ssdm_op_Read.m_axi.floatP(float* %input_addr_234)

]]></Node>
<StgValue><ssdm name="input_addr_234_read"/></StgValue>
</operation>

<operation id="470" st_id="16" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:267  %input_load_235_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_239, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_235_req"/></StgValue>
</operation>

<operation id="471" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:272  %input_load_236_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_244, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_236_req"/></StgValue>
</operation>

<operation id="472" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:277  %input_load_237_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_249, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_237_req"/></StgValue>
</operation>

<operation id="473" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:282  %input_load_238_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_230, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_238_req"/></StgValue>
</operation>

<operation id="474" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:287  %input_load_239_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_235, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_239_req"/></StgValue>
</operation>

<operation id="475" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:292  %input_load_240_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_240, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_240_req"/></StgValue>
</operation>

<operation id="476" st_id="16" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:297  %input_load_241_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_245, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_241_req"/></StgValue>
</operation>

<operation id="477" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0:351  %weights_0_load_24 = load float* %weights_0_addr_24, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_24"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="478" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:111  %add_ln17_8 = add i5 4, %select_ln15

]]></Node>
<StgValue><ssdm name="add_ln17_8"/></StgValue>
</operation>

<operation id="479" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln10" val="0"/>
<literal name="and_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:112  %add_ln17_9 = add i5 3, %h_0

]]></Node>
<StgValue><ssdm name="add_ln17_9"/></StgValue>
</operation>

<operation id="480" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:113  %select_ln15_4 = select i1 %icmp_ln10, i5 3, i5 %add_ln17_9

]]></Node>
<StgValue><ssdm name="select_ln15_4"/></StgValue>
</operation>

<operation id="481" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:114  %select_ln22_4 = select i1 %and_ln15, i5 %add_ln17_8, i5 %select_ln15_4

]]></Node>
<StgValue><ssdm name="select_ln22_4"/></StgValue>
</operation>

<operation id="482" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln10" val="0"/>
<literal name="and_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:116  %add_ln17_11 = add i5 4, %h_0

]]></Node>
<StgValue><ssdm name="add_ln17_11"/></StgValue>
</operation>

<operation id="483" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:134  %tmp_44 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln22_4, i5 %select_ln22)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="484" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:135  %zext_ln18_31 = zext i10 %tmp_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_31"/></StgValue>
</operation>

<operation id="485" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:136  %add_ln18_27 = add i64 %zext_ln18, %zext_ln18_31

]]></Node>
<StgValue><ssdm name="add_ln18_27"/></StgValue>
</operation>

<operation id="486" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_0:137  %input_addr_231 = getelementptr float* %input_r, i64 %add_ln18_27

]]></Node>
<StgValue><ssdm name="input_addr_231"/></StgValue>
</operation>

<operation id="487" st_id="17" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:151  %sum_8 = fadd float %bias_load, %tmp2

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="488" st_id="17" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:228  %tmp_0_3 = fmul float %weights_0_load_3, %input_addr_243_read

]]></Node>
<StgValue><ssdm name="tmp_0_3"/></StgValue>
</operation>

<operation id="489" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:254  %tmp_0_4 = fmul float %weights_0_load_4, %input_addr_248_read

]]></Node>
<StgValue><ssdm name="tmp_0_4"/></StgValue>
</operation>

<operation id="490" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:259  %tmp_1 = fmul float %weights_0_load_5, %input_addr_229_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="491" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:264  %tmp_1_1 = fmul float %weights_0_load_6, %input_addr_234_read

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="492" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
hls_label_0:268  %input_addr_239_read = call float @_ssdm_op_Read.m_axi.floatP(float* %input_addr_239)

]]></Node>
<StgValue><ssdm name="input_addr_239_read"/></StgValue>
</operation>

<operation id="493" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:272  %input_load_236_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_244, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_236_req"/></StgValue>
</operation>

<operation id="494" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:277  %input_load_237_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_249, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_237_req"/></StgValue>
</operation>

<operation id="495" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:282  %input_load_238_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_230, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_238_req"/></StgValue>
</operation>

<operation id="496" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:287  %input_load_239_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_235, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_239_req"/></StgValue>
</operation>

<operation id="497" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:292  %input_load_240_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_240, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_240_req"/></StgValue>
</operation>

<operation id="498" st_id="17" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:297  %input_load_241_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_245, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_241_req"/></StgValue>
</operation>

<operation id="499" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:302  %input_load_242_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_250, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_242_req"/></StgValue>
</operation>

<operation id="500" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:367  %add_ln10 = add i10 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="501" st_id="18" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:151  %sum_8 = fadd float %bias_load, %tmp2

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="502" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:166  %tmp_49 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln22_4, i5 %w)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="503" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:167  %zext_ln18_36 = zext i10 %tmp_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_36"/></StgValue>
</operation>

<operation id="504" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:168  %add_ln18_32 = add i64 %zext_ln18, %zext_ln18_36

]]></Node>
<StgValue><ssdm name="add_ln18_32"/></StgValue>
</operation>

<operation id="505" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_0:169  %input_addr_236 = getelementptr float* %input_r, i64 %add_ln18_32

]]></Node>
<StgValue><ssdm name="input_addr_236"/></StgValue>
</operation>

<operation id="506" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:254  %tmp_0_4 = fmul float %weights_0_load_4, %input_addr_248_read

]]></Node>
<StgValue><ssdm name="tmp_0_4"/></StgValue>
</operation>

<operation id="507" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:259  %tmp_1 = fmul float %weights_0_load_5, %input_addr_229_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="508" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:264  %tmp_1_1 = fmul float %weights_0_load_6, %input_addr_234_read

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="509" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:269  %tmp_1_2 = fmul float %weights_0_load_7, %input_addr_239_read

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="510" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
hls_label_0:273  %input_addr_244_read = call float @_ssdm_op_Read.m_axi.floatP(float* %input_addr_244)

]]></Node>
<StgValue><ssdm name="input_addr_244_read"/></StgValue>
</operation>

<operation id="511" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:277  %input_load_237_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_249, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_237_req"/></StgValue>
</operation>

<operation id="512" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:282  %input_load_238_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_230, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_238_req"/></StgValue>
</operation>

<operation id="513" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:287  %input_load_239_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_235, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_239_req"/></StgValue>
</operation>

<operation id="514" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:292  %input_load_240_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_240, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_240_req"/></StgValue>
</operation>

<operation id="515" st_id="18" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:297  %input_load_241_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_245, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_241_req"/></StgValue>
</operation>

<operation id="516" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:302  %input_load_242_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_250, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_242_req"/></StgValue>
</operation>

<operation id="517" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:307  %input_load_243_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_231, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_243_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="518" st_id="19" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:151  %sum_8 = fadd float %bias_load, %tmp2

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="519" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:192  %tmp_54 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln22_4, i5 %add_ln17_1)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="520" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:193  %zext_ln18_41 = zext i10 %tmp_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_41"/></StgValue>
</operation>

<operation id="521" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:194  %add_ln18_37 = add i64 %zext_ln18, %zext_ln18_41

]]></Node>
<StgValue><ssdm name="add_ln18_37"/></StgValue>
</operation>

<operation id="522" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_0:195  %input_addr_241 = getelementptr float* %input_r, i64 %add_ln18_37

]]></Node>
<StgValue><ssdm name="input_addr_241"/></StgValue>
</operation>

<operation id="523" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:259  %tmp_1 = fmul float %weights_0_load_5, %input_addr_229_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="524" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:264  %tmp_1_1 = fmul float %weights_0_load_6, %input_addr_234_read

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="525" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:269  %tmp_1_2 = fmul float %weights_0_load_7, %input_addr_239_read

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="526" st_id="19" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:274  %tmp_1_3 = fmul float %weights_0_load_8, %input_addr_244_read

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="527" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
hls_label_0:278  %input_addr_249_read = call float @_ssdm_op_Read.m_axi.floatP(float* %input_addr_249)

]]></Node>
<StgValue><ssdm name="input_addr_249_read"/></StgValue>
</operation>

<operation id="528" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:282  %input_load_238_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_230, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_238_req"/></StgValue>
</operation>

<operation id="529" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:287  %input_load_239_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_235, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_239_req"/></StgValue>
</operation>

<operation id="530" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:292  %input_load_240_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_240, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_240_req"/></StgValue>
</operation>

<operation id="531" st_id="19" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:297  %input_load_241_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_245, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_241_req"/></StgValue>
</operation>

<operation id="532" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:302  %input_load_242_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_250, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_242_req"/></StgValue>
</operation>

<operation id="533" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:307  %input_load_243_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_231, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_243_req"/></StgValue>
</operation>

<operation id="534" st_id="19" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:312  %input_load_244_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_236, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_244_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="535" st_id="20" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:177  %sum_8_0_1 = fadd float %sum_8, %tmp_0_1

]]></Node>
<StgValue><ssdm name="sum_8_0_1"/></StgValue>
</operation>

<operation id="536" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:218  %tmp_59 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln22_4, i5 %add_ln17_5)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="537" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:219  %zext_ln18_46 = zext i10 %tmp_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_46"/></StgValue>
</operation>

<operation id="538" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:220  %add_ln18_42 = add i64 %zext_ln18, %zext_ln18_46

]]></Node>
<StgValue><ssdm name="add_ln18_42"/></StgValue>
</operation>

<operation id="539" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_0:221  %input_addr_246 = getelementptr float* %input_r, i64 %add_ln18_42

]]></Node>
<StgValue><ssdm name="input_addr_246"/></StgValue>
</operation>

<operation id="540" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:264  %tmp_1_1 = fmul float %weights_0_load_6, %input_addr_234_read

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="541" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:269  %tmp_1_2 = fmul float %weights_0_load_7, %input_addr_239_read

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="542" st_id="20" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:274  %tmp_1_3 = fmul float %weights_0_load_8, %input_addr_244_read

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="543" st_id="20" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:279  %tmp_1_4 = fmul float %weights_0_load_9, %input_addr_249_read

]]></Node>
<StgValue><ssdm name="tmp_1_4"/></StgValue>
</operation>

<operation id="544" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
hls_label_0:283  %input_addr_230_read = call float @_ssdm_op_Read.m_axi.floatP(float* %input_addr_230)

]]></Node>
<StgValue><ssdm name="input_addr_230_read"/></StgValue>
</operation>

<operation id="545" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:287  %input_load_239_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_235, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_239_req"/></StgValue>
</operation>

<operation id="546" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:292  %input_load_240_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_240, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_240_req"/></StgValue>
</operation>

<operation id="547" st_id="20" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:297  %input_load_241_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_245, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_241_req"/></StgValue>
</operation>

<operation id="548" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:302  %input_load_242_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_250, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_242_req"/></StgValue>
</operation>

<operation id="549" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:307  %input_load_243_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_231, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_243_req"/></StgValue>
</operation>

<operation id="550" st_id="20" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:312  %input_load_244_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_236, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_244_req"/></StgValue>
</operation>

<operation id="551" st_id="20" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:317  %input_load_245_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_241, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_245_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="552" st_id="21" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:177  %sum_8_0_1 = fadd float %sum_8, %tmp_0_1

]]></Node>
<StgValue><ssdm name="sum_8_0_1"/></StgValue>
</operation>

<operation id="553" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:244  %tmp_64 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln22_4, i5 %add_ln17_6)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="554" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:245  %zext_ln18_51 = zext i10 %tmp_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_51"/></StgValue>
</operation>

<operation id="555" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:246  %add_ln18_47 = add i64 %zext_ln18, %zext_ln18_51

]]></Node>
<StgValue><ssdm name="add_ln18_47"/></StgValue>
</operation>

<operation id="556" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_0:247  %input_addr_251 = getelementptr float* %input_r, i64 %add_ln18_47

]]></Node>
<StgValue><ssdm name="input_addr_251"/></StgValue>
</operation>

<operation id="557" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:269  %tmp_1_2 = fmul float %weights_0_load_7, %input_addr_239_read

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="558" st_id="21" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:274  %tmp_1_3 = fmul float %weights_0_load_8, %input_addr_244_read

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="559" st_id="21" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:279  %tmp_1_4 = fmul float %weights_0_load_9, %input_addr_249_read

]]></Node>
<StgValue><ssdm name="tmp_1_4"/></StgValue>
</operation>

<operation id="560" st_id="21" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:284  %tmp_2 = fmul float %weights_0_load_10, %input_addr_230_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="561" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
hls_label_0:288  %input_addr_235_read = call float @_ssdm_op_Read.m_axi.floatP(float* %input_addr_235)

]]></Node>
<StgValue><ssdm name="input_addr_235_read"/></StgValue>
</operation>

<operation id="562" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:292  %input_load_240_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_240, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_240_req"/></StgValue>
</operation>

<operation id="563" st_id="21" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:297  %input_load_241_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_245, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_241_req"/></StgValue>
</operation>

<operation id="564" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:302  %input_load_242_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_250, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_242_req"/></StgValue>
</operation>

<operation id="565" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:307  %input_load_243_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_231, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_243_req"/></StgValue>
</operation>

<operation id="566" st_id="21" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:312  %input_load_244_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_236, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_244_req"/></StgValue>
</operation>

<operation id="567" st_id="21" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:317  %input_load_245_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_241, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_245_req"/></StgValue>
</operation>

<operation id="568" st_id="21" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:322  %input_load_246_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_246, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_246_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="569" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:115  %add_ln17_10 = add i5 5, %select_ln15

]]></Node>
<StgValue><ssdm name="add_ln17_10"/></StgValue>
</operation>

<operation id="570" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:117  %select_ln15_5 = select i1 %icmp_ln10, i5 4, i5 %add_ln17_11

]]></Node>
<StgValue><ssdm name="select_ln15_5"/></StgValue>
</operation>

<operation id="571" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:118  %select_ln22_5 = select i1 %and_ln15, i5 %add_ln17_10, i5 %select_ln15_5

]]></Node>
<StgValue><ssdm name="select_ln22_5"/></StgValue>
</operation>

<operation id="572" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:138  %tmp_45 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln22_5, i5 %select_ln22)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="573" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:139  %zext_ln18_32 = zext i10 %tmp_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_32"/></StgValue>
</operation>

<operation id="574" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:140  %add_ln18_28 = add i64 %zext_ln18, %zext_ln18_32

]]></Node>
<StgValue><ssdm name="add_ln18_28"/></StgValue>
</operation>

<operation id="575" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_0:141  %input_addr_232 = getelementptr float* %input_r, i64 %add_ln18_28

]]></Node>
<StgValue><ssdm name="input_addr_232"/></StgValue>
</operation>

<operation id="576" st_id="22" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:177  %sum_8_0_1 = fadd float %sum_8, %tmp_0_1

]]></Node>
<StgValue><ssdm name="sum_8_0_1"/></StgValue>
</operation>

<operation id="577" st_id="22" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:274  %tmp_1_3 = fmul float %weights_0_load_8, %input_addr_244_read

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="578" st_id="22" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:279  %tmp_1_4 = fmul float %weights_0_load_9, %input_addr_249_read

]]></Node>
<StgValue><ssdm name="tmp_1_4"/></StgValue>
</operation>

<operation id="579" st_id="22" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:284  %tmp_2 = fmul float %weights_0_load_10, %input_addr_230_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="580" st_id="22" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:289  %tmp_2_1 = fmul float %weights_0_load_11, %input_addr_235_read

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="581" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
hls_label_0:293  %input_addr_240_read = call float @_ssdm_op_Read.m_axi.floatP(float* %input_addr_240)

]]></Node>
<StgValue><ssdm name="input_addr_240_read"/></StgValue>
</operation>

<operation id="582" st_id="22" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:297  %input_load_241_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_245, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_241_req"/></StgValue>
</operation>

<operation id="583" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:302  %input_load_242_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_250, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_242_req"/></StgValue>
</operation>

<operation id="584" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:307  %input_load_243_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_231, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_243_req"/></StgValue>
</operation>

<operation id="585" st_id="22" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:312  %input_load_244_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_236, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_244_req"/></StgValue>
</operation>

<operation id="586" st_id="22" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:317  %input_load_245_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_241, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_245_req"/></StgValue>
</operation>

<operation id="587" st_id="22" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:322  %input_load_246_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_246, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_246_req"/></StgValue>
</operation>

<operation id="588" st_id="22" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:327  %input_load_247_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_251, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_247_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="589" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:170  %tmp_50 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln22_5, i5 %w)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="590" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:171  %zext_ln18_37 = zext i10 %tmp_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_37"/></StgValue>
</operation>

<operation id="591" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:172  %add_ln18_33 = add i64 %zext_ln18, %zext_ln18_37

]]></Node>
<StgValue><ssdm name="add_ln18_33"/></StgValue>
</operation>

<operation id="592" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_0:173  %input_addr_237 = getelementptr float* %input_r, i64 %add_ln18_33

]]></Node>
<StgValue><ssdm name="input_addr_237"/></StgValue>
</operation>

<operation id="593" st_id="23" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:177  %sum_8_0_1 = fadd float %sum_8, %tmp_0_1

]]></Node>
<StgValue><ssdm name="sum_8_0_1"/></StgValue>
</operation>

<operation id="594" st_id="23" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:279  %tmp_1_4 = fmul float %weights_0_load_9, %input_addr_249_read

]]></Node>
<StgValue><ssdm name="tmp_1_4"/></StgValue>
</operation>

<operation id="595" st_id="23" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:284  %tmp_2 = fmul float %weights_0_load_10, %input_addr_230_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="596" st_id="23" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:289  %tmp_2_1 = fmul float %weights_0_load_11, %input_addr_235_read

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="597" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:294  %tmp_2_2 = fmul float %weights_0_load_12, %input_addr_240_read

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="598" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
hls_label_0:298  %input_addr_245_read = call float @_ssdm_op_Read.m_axi.floatP(float* %input_addr_245)

]]></Node>
<StgValue><ssdm name="input_addr_245_read"/></StgValue>
</operation>

<operation id="599" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:302  %input_load_242_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_250, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_242_req"/></StgValue>
</operation>

<operation id="600" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:307  %input_load_243_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_231, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_243_req"/></StgValue>
</operation>

<operation id="601" st_id="23" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:312  %input_load_244_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_236, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_244_req"/></StgValue>
</operation>

<operation id="602" st_id="23" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:317  %input_load_245_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_241, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_245_req"/></StgValue>
</operation>

<operation id="603" st_id="23" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:322  %input_load_246_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_246, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_246_req"/></StgValue>
</operation>

<operation id="604" st_id="23" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:327  %input_load_247_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_251, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_247_req"/></StgValue>
</operation>

<operation id="605" st_id="23" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:332  %input_load_248_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_232, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_248_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="606" st_id="24" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:177  %sum_8_0_1 = fadd float %sum_8, %tmp_0_1

]]></Node>
<StgValue><ssdm name="sum_8_0_1"/></StgValue>
</operation>

<operation id="607" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:196  %tmp_55 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln22_5, i5 %add_ln17_1)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="608" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:197  %zext_ln18_42 = zext i10 %tmp_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_42"/></StgValue>
</operation>

<operation id="609" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:198  %add_ln18_38 = add i64 %zext_ln18, %zext_ln18_42

]]></Node>
<StgValue><ssdm name="add_ln18_38"/></StgValue>
</operation>

<operation id="610" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_0:199  %input_addr_242 = getelementptr float* %input_r, i64 %add_ln18_38

]]></Node>
<StgValue><ssdm name="input_addr_242"/></StgValue>
</operation>

<operation id="611" st_id="24" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:284  %tmp_2 = fmul float %weights_0_load_10, %input_addr_230_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="612" st_id="24" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:289  %tmp_2_1 = fmul float %weights_0_load_11, %input_addr_235_read

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="613" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:294  %tmp_2_2 = fmul float %weights_0_load_12, %input_addr_240_read

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="614" st_id="24" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:299  %tmp_2_3 = fmul float %weights_0_load_13, %input_addr_245_read

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="615" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
hls_label_0:303  %input_addr_250_read = call float @_ssdm_op_Read.m_axi.floatP(float* %input_addr_250)

]]></Node>
<StgValue><ssdm name="input_addr_250_read"/></StgValue>
</operation>

<operation id="616" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:307  %input_load_243_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_231, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_243_req"/></StgValue>
</operation>

<operation id="617" st_id="24" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:312  %input_load_244_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_236, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_244_req"/></StgValue>
</operation>

<operation id="618" st_id="24" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:317  %input_load_245_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_241, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_245_req"/></StgValue>
</operation>

<operation id="619" st_id="24" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:322  %input_load_246_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_246, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_246_req"/></StgValue>
</operation>

<operation id="620" st_id="24" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:327  %input_load_247_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_251, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_247_req"/></StgValue>
</operation>

<operation id="621" st_id="24" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:332  %input_load_248_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_232, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_248_req"/></StgValue>
</operation>

<operation id="622" st_id="24" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:337  %input_load_249_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_237, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_249_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="623" st_id="25" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:203  %sum_8_0_2 = fadd float %sum_8_0_1, %tmp_0_2

]]></Node>
<StgValue><ssdm name="sum_8_0_2"/></StgValue>
</operation>

<operation id="624" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:222  %tmp_60 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln22_5, i5 %add_ln17_5)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="625" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:223  %zext_ln18_47 = zext i10 %tmp_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_47"/></StgValue>
</operation>

<operation id="626" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:224  %add_ln18_43 = add i64 %zext_ln18, %zext_ln18_47

]]></Node>
<StgValue><ssdm name="add_ln18_43"/></StgValue>
</operation>

<operation id="627" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_0:225  %input_addr_247 = getelementptr float* %input_r, i64 %add_ln18_43

]]></Node>
<StgValue><ssdm name="input_addr_247"/></StgValue>
</operation>

<operation id="628" st_id="25" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:289  %tmp_2_1 = fmul float %weights_0_load_11, %input_addr_235_read

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="629" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:294  %tmp_2_2 = fmul float %weights_0_load_12, %input_addr_240_read

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="630" st_id="25" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:299  %tmp_2_3 = fmul float %weights_0_load_13, %input_addr_245_read

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="631" st_id="25" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:304  %tmp_2_4 = fmul float %weights_0_load_14, %input_addr_250_read

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="632" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
hls_label_0:308  %input_addr_231_read = call float @_ssdm_op_Read.m_axi.floatP(float* %input_addr_231)

]]></Node>
<StgValue><ssdm name="input_addr_231_read"/></StgValue>
</operation>

<operation id="633" st_id="25" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:312  %input_load_244_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_236, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_244_req"/></StgValue>
</operation>

<operation id="634" st_id="25" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:317  %input_load_245_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_241, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_245_req"/></StgValue>
</operation>

<operation id="635" st_id="25" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:322  %input_load_246_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_246, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_246_req"/></StgValue>
</operation>

<operation id="636" st_id="25" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:327  %input_load_247_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_251, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_247_req"/></StgValue>
</operation>

<operation id="637" st_id="25" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:332  %input_load_248_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_232, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_248_req"/></StgValue>
</operation>

<operation id="638" st_id="25" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:337  %input_load_249_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_237, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_249_req"/></StgValue>
</operation>

<operation id="639" st_id="25" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:342  %input_load_250_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_242, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_250_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="640" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
hls_label_0:83  %tmp_27 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %select_ln15_1, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="641" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="8">
<![CDATA[
hls_label_0:84  %zext_ln22 = zext i8 %tmp_27 to i9

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="642" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
hls_label_0:85  %tmp_28 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln15_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="643" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="5">
<![CDATA[
hls_label_0:86  %zext_ln22_1 = zext i5 %tmp_28 to i9

]]></Node>
<StgValue><ssdm name="zext_ln22_1"/></StgValue>
</operation>

<operation id="644" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:87  %sub_ln22 = sub i9 %zext_ln22, %zext_ln22_1

]]></Node>
<StgValue><ssdm name="sub_ln22"/></StgValue>
</operation>

<operation id="645" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="9">
<![CDATA[
hls_label_0:88  %sext_ln22 = sext i9 %sub_ln22 to i10

]]></Node>
<StgValue><ssdm name="sext_ln22"/></StgValue>
</operation>

<operation id="646" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="5">
<![CDATA[
hls_label_0:96  %zext_ln22_2 = zext i5 %select_ln22_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln22_2"/></StgValue>
</operation>

<operation id="647" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:97  %add_ln22 = add i10 %sext_ln22, %zext_ln22_2

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>

<operation id="648" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="10">
<![CDATA[
hls_label_0:98  %trunc_ln22 = trunc i10 %add_ln22 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln22"/></StgValue>
</operation>

<operation id="649" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
hls_label_0:99  %p_shl_cast = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %trunc_ln22, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="650" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_0:100  %tmp_40 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %add_ln22, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="651" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="12">
<![CDATA[
hls_label_0:101  %sext_ln22_1 = sext i12 %tmp_40 to i14

]]></Node>
<StgValue><ssdm name="sext_ln22_1"/></StgValue>
</operation>

<operation id="652" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:102  %sub_ln22_1 = sub i14 %p_shl_cast, %sext_ln22_1

]]></Node>
<StgValue><ssdm name="sub_ln22_1"/></StgValue>
</operation>

<operation id="653" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="14" op_0_bw="5">
<![CDATA[
hls_label_0:121  %zext_ln18_27 = zext i5 %select_ln22 to i14

]]></Node>
<StgValue><ssdm name="zext_ln18_27"/></StgValue>
</operation>

<operation id="654" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:142  %add_ln22_1 = add i14 %sub_ln22_1, %zext_ln18_27

]]></Node>
<StgValue><ssdm name="add_ln22_1"/></StgValue>
</operation>

<operation id="655" st_id="26" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:203  %sum_8_0_2 = fadd float %sum_8_0_1, %tmp_0_2

]]></Node>
<StgValue><ssdm name="sum_8_0_2"/></StgValue>
</operation>

<operation id="656" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:248  %tmp_65 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln22_5, i5 %add_ln17_6)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="657" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:249  %zext_ln18_52 = zext i10 %tmp_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_52"/></StgValue>
</operation>

<operation id="658" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:250  %add_ln18_48 = add i64 %zext_ln18, %zext_ln18_52

]]></Node>
<StgValue><ssdm name="add_ln18_48"/></StgValue>
</operation>

<operation id="659" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_0:251  %input_addr_252 = getelementptr float* %input_r, i64 %add_ln18_48

]]></Node>
<StgValue><ssdm name="input_addr_252"/></StgValue>
</operation>

<operation id="660" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:294  %tmp_2_2 = fmul float %weights_0_load_12, %input_addr_240_read

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="661" st_id="26" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:299  %tmp_2_3 = fmul float %weights_0_load_13, %input_addr_245_read

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="662" st_id="26" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:304  %tmp_2_4 = fmul float %weights_0_load_14, %input_addr_250_read

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="663" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:309  %tmp_3 = fmul float %weights_0_load_15, %input_addr_231_read

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="664" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
hls_label_0:313  %input_addr_236_read = call float @_ssdm_op_Read.m_axi.floatP(float* %input_addr_236)

]]></Node>
<StgValue><ssdm name="input_addr_236_read"/></StgValue>
</operation>

<operation id="665" st_id="26" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:317  %input_load_245_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_241, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_245_req"/></StgValue>
</operation>

<operation id="666" st_id="26" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:322  %input_load_246_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_246, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_246_req"/></StgValue>
</operation>

<operation id="667" st_id="26" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:327  %input_load_247_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_251, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_247_req"/></StgValue>
</operation>

<operation id="668" st_id="26" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:332  %input_load_248_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_232, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_248_req"/></StgValue>
</operation>

<operation id="669" st_id="26" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:337  %input_load_249_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_237, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_249_req"/></StgValue>
</operation>

<operation id="670" st_id="26" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:342  %input_load_250_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_242, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_250_req"/></StgValue>
</operation>

<operation id="671" st_id="26" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:347  %input_load_251_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_247, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_251_req"/></StgValue>
</operation>

<operation id="672" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_0:368  %select_ln10 = select i1 %icmp_ln10, i10 1, i10 %add_ln10

]]></Node>
<StgValue><ssdm name="select_ln10"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="673" st_id="27" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:203  %sum_8_0_2 = fadd float %sum_8_0_1, %tmp_0_2

]]></Node>
<StgValue><ssdm name="sum_8_0_2"/></StgValue>
</operation>

<operation id="674" st_id="27" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:299  %tmp_2_3 = fmul float %weights_0_load_13, %input_addr_245_read

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="675" st_id="27" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:304  %tmp_2_4 = fmul float %weights_0_load_14, %input_addr_250_read

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="676" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:309  %tmp_3 = fmul float %weights_0_load_15, %input_addr_231_read

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="677" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:314  %tmp_3_1 = fmul float %weights_0_load_16, %input_addr_236_read

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="678" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
hls_label_0:318  %input_addr_241_read = call float @_ssdm_op_Read.m_axi.floatP(float* %input_addr_241)

]]></Node>
<StgValue><ssdm name="input_addr_241_read"/></StgValue>
</operation>

<operation id="679" st_id="27" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:322  %input_load_246_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_246, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_246_req"/></StgValue>
</operation>

<operation id="680" st_id="27" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:327  %input_load_247_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_251, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_247_req"/></StgValue>
</operation>

<operation id="681" st_id="27" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:332  %input_load_248_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_232, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_248_req"/></StgValue>
</operation>

<operation id="682" st_id="27" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:337  %input_load_249_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_237, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_249_req"/></StgValue>
</operation>

<operation id="683" st_id="27" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:342  %input_load_250_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_242, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_250_req"/></StgValue>
</operation>

<operation id="684" st_id="27" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:347  %input_load_251_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_247, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_251_req"/></StgValue>
</operation>

<operation id="685" st_id="27" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:352  %input_load_252_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_252, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_252_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="686" st_id="28" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:203  %sum_8_0_2 = fadd float %sum_8_0_1, %tmp_0_2

]]></Node>
<StgValue><ssdm name="sum_8_0_2"/></StgValue>
</operation>

<operation id="687" st_id="28" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:304  %tmp_2_4 = fmul float %weights_0_load_14, %input_addr_250_read

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="688" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:309  %tmp_3 = fmul float %weights_0_load_15, %input_addr_231_read

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="689" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:314  %tmp_3_1 = fmul float %weights_0_load_16, %input_addr_236_read

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="690" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:319  %tmp_3_2 = fmul float %weights_0_load_17, %input_addr_241_read

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="691" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
hls_label_0:323  %input_addr_246_read = call float @_ssdm_op_Read.m_axi.floatP(float* %input_addr_246)

]]></Node>
<StgValue><ssdm name="input_addr_246_read"/></StgValue>
</operation>

<operation id="692" st_id="28" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:327  %input_load_247_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_251, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_247_req"/></StgValue>
</operation>

<operation id="693" st_id="28" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:332  %input_load_248_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_232, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_248_req"/></StgValue>
</operation>

<operation id="694" st_id="28" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:337  %input_load_249_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_237, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_249_req"/></StgValue>
</operation>

<operation id="695" st_id="28" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:342  %input_load_250_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_242, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_250_req"/></StgValue>
</operation>

<operation id="696" st_id="28" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:347  %input_load_251_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_247, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_251_req"/></StgValue>
</operation>

<operation id="697" st_id="28" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:352  %input_load_252_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_252, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_252_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="698" st_id="29" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:203  %sum_8_0_2 = fadd float %sum_8_0_1, %tmp_0_2

]]></Node>
<StgValue><ssdm name="sum_8_0_2"/></StgValue>
</operation>

<operation id="699" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:309  %tmp_3 = fmul float %weights_0_load_15, %input_addr_231_read

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="700" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:314  %tmp_3_1 = fmul float %weights_0_load_16, %input_addr_236_read

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="701" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:319  %tmp_3_2 = fmul float %weights_0_load_17, %input_addr_241_read

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="702" st_id="29" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:324  %tmp_3_3 = fmul float %weights_0_load_18, %input_addr_246_read

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="703" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
hls_label_0:328  %input_addr_251_read = call float @_ssdm_op_Read.m_axi.floatP(float* %input_addr_251)

]]></Node>
<StgValue><ssdm name="input_addr_251_read"/></StgValue>
</operation>

<operation id="704" st_id="29" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:332  %input_load_248_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_232, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_248_req"/></StgValue>
</operation>

<operation id="705" st_id="29" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:337  %input_load_249_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_237, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_249_req"/></StgValue>
</operation>

<operation id="706" st_id="29" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:342  %input_load_250_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_242, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_250_req"/></StgValue>
</operation>

<operation id="707" st_id="29" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:347  %input_load_251_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_247, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_251_req"/></StgValue>
</operation>

<operation id="708" st_id="29" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:352  %input_load_252_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_252, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_252_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="709" st_id="30" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:229  %sum_8_0_3 = fadd float %sum_8_0_2, %tmp_0_3

]]></Node>
<StgValue><ssdm name="sum_8_0_3"/></StgValue>
</operation>

<operation id="710" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:314  %tmp_3_1 = fmul float %weights_0_load_16, %input_addr_236_read

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="711" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:319  %tmp_3_2 = fmul float %weights_0_load_17, %input_addr_241_read

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="712" st_id="30" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:324  %tmp_3_3 = fmul float %weights_0_load_18, %input_addr_246_read

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="713" st_id="30" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:329  %tmp_3_4 = fmul float %weights_0_load_19, %input_addr_251_read

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="714" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
hls_label_0:333  %input_addr_232_read = call float @_ssdm_op_Read.m_axi.floatP(float* %input_addr_232)

]]></Node>
<StgValue><ssdm name="input_addr_232_read"/></StgValue>
</operation>

<operation id="715" st_id="30" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:337  %input_load_249_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_237, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_249_req"/></StgValue>
</operation>

<operation id="716" st_id="30" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:342  %input_load_250_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_242, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_250_req"/></StgValue>
</operation>

<operation id="717" st_id="30" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:347  %input_load_251_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_247, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_251_req"/></StgValue>
</operation>

<operation id="718" st_id="30" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:352  %input_load_252_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_252, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_252_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="719" st_id="31" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:229  %sum_8_0_3 = fadd float %sum_8_0_2, %tmp_0_3

]]></Node>
<StgValue><ssdm name="sum_8_0_3"/></StgValue>
</operation>

<operation id="720" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:319  %tmp_3_2 = fmul float %weights_0_load_17, %input_addr_241_read

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="721" st_id="31" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:324  %tmp_3_3 = fmul float %weights_0_load_18, %input_addr_246_read

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="722" st_id="31" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:329  %tmp_3_4 = fmul float %weights_0_load_19, %input_addr_251_read

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="723" st_id="31" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:334  %tmp_4 = fmul float %weights_0_load_20, %input_addr_232_read

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="724" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
hls_label_0:338  %input_addr_237_read = call float @_ssdm_op_Read.m_axi.floatP(float* %input_addr_237)

]]></Node>
<StgValue><ssdm name="input_addr_237_read"/></StgValue>
</operation>

<operation id="725" st_id="31" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:342  %input_load_250_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_242, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_250_req"/></StgValue>
</operation>

<operation id="726" st_id="31" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:347  %input_load_251_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_247, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_251_req"/></StgValue>
</operation>

<operation id="727" st_id="31" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:352  %input_load_252_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_252, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_252_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="728" st_id="32" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:229  %sum_8_0_3 = fadd float %sum_8_0_2, %tmp_0_3

]]></Node>
<StgValue><ssdm name="sum_8_0_3"/></StgValue>
</operation>

<operation id="729" st_id="32" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:324  %tmp_3_3 = fmul float %weights_0_load_18, %input_addr_246_read

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="730" st_id="32" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:329  %tmp_3_4 = fmul float %weights_0_load_19, %input_addr_251_read

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="731" st_id="32" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:334  %tmp_4 = fmul float %weights_0_load_20, %input_addr_232_read

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="732" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:339  %tmp_4_1 = fmul float %weights_0_load_21, %input_addr_237_read

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="733" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
hls_label_0:343  %input_addr_242_read = call float @_ssdm_op_Read.m_axi.floatP(float* %input_addr_242)

]]></Node>
<StgValue><ssdm name="input_addr_242_read"/></StgValue>
</operation>

<operation id="734" st_id="32" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:347  %input_load_251_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_247, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_251_req"/></StgValue>
</operation>

<operation id="735" st_id="32" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:352  %input_load_252_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_252, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_252_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="736" st_id="33" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:229  %sum_8_0_3 = fadd float %sum_8_0_2, %tmp_0_3

]]></Node>
<StgValue><ssdm name="sum_8_0_3"/></StgValue>
</operation>

<operation id="737" st_id="33" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:329  %tmp_3_4 = fmul float %weights_0_load_19, %input_addr_251_read

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="738" st_id="33" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:334  %tmp_4 = fmul float %weights_0_load_20, %input_addr_232_read

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="739" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:339  %tmp_4_1 = fmul float %weights_0_load_21, %input_addr_237_read

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="740" st_id="33" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:344  %tmp_4_2 = fmul float %weights_0_load_22, %input_addr_242_read

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="741" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
hls_label_0:348  %input_addr_247_read = call float @_ssdm_op_Read.m_axi.floatP(float* %input_addr_247)

]]></Node>
<StgValue><ssdm name="input_addr_247_read"/></StgValue>
</operation>

<operation id="742" st_id="33" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
hls_label_0:352  %input_load_252_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_addr_252, i32 1)

]]></Node>
<StgValue><ssdm name="input_load_252_req"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="743" st_id="34" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:229  %sum_8_0_3 = fadd float %sum_8_0_2, %tmp_0_3

]]></Node>
<StgValue><ssdm name="sum_8_0_3"/></StgValue>
</operation>

<operation id="744" st_id="34" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:334  %tmp_4 = fmul float %weights_0_load_20, %input_addr_232_read

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="745" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:339  %tmp_4_1 = fmul float %weights_0_load_21, %input_addr_237_read

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="746" st_id="34" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:344  %tmp_4_2 = fmul float %weights_0_load_22, %input_addr_242_read

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="747" st_id="34" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:349  %tmp_4_3 = fmul float %weights_0_load_23, %input_addr_247_read

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="748" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
hls_label_0:353  %input_addr_252_read = call float @_ssdm_op_Read.m_axi.floatP(float* %input_addr_252)

]]></Node>
<StgValue><ssdm name="input_addr_252_read"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="749" st_id="35" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:255  %sum_8_0_4 = fadd float %sum_8_0_3, %tmp_0_4

]]></Node>
<StgValue><ssdm name="sum_8_0_4"/></StgValue>
</operation>

<operation id="750" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:339  %tmp_4_1 = fmul float %weights_0_load_21, %input_addr_237_read

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="751" st_id="35" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:344  %tmp_4_2 = fmul float %weights_0_load_22, %input_addr_242_read

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="752" st_id="35" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:349  %tmp_4_3 = fmul float %weights_0_load_23, %input_addr_247_read

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="753" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:354  %tmp_4_4 = fmul float %weights_0_load_24, %input_addr_252_read

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="754" st_id="36" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:255  %sum_8_0_4 = fadd float %sum_8_0_3, %tmp_0_4

]]></Node>
<StgValue><ssdm name="sum_8_0_4"/></StgValue>
</operation>

<operation id="755" st_id="36" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:344  %tmp_4_2 = fmul float %weights_0_load_22, %input_addr_242_read

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="756" st_id="36" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:349  %tmp_4_3 = fmul float %weights_0_load_23, %input_addr_247_read

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="757" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:354  %tmp_4_4 = fmul float %weights_0_load_24, %input_addr_252_read

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="758" st_id="37" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:255  %sum_8_0_4 = fadd float %sum_8_0_3, %tmp_0_4

]]></Node>
<StgValue><ssdm name="sum_8_0_4"/></StgValue>
</operation>

<operation id="759" st_id="37" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:349  %tmp_4_3 = fmul float %weights_0_load_23, %input_addr_247_read

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="760" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:354  %tmp_4_4 = fmul float %weights_0_load_24, %input_addr_252_read

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="761" st_id="38" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:255  %sum_8_0_4 = fadd float %sum_8_0_3, %tmp_0_4

]]></Node>
<StgValue><ssdm name="sum_8_0_4"/></StgValue>
</operation>

<operation id="762" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:354  %tmp_4_4 = fmul float %weights_0_load_24, %input_addr_252_read

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="763" st_id="39" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:255  %sum_8_0_4 = fadd float %sum_8_0_3, %tmp_0_4

]]></Node>
<StgValue><ssdm name="sum_8_0_4"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">
</state>

<state id="41" st_id="41">

<operation id="764" st_id="41" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:260  %sum_8_1 = fadd float %sum_8_0_4, %tmp_1

]]></Node>
<StgValue><ssdm name="sum_8_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="765" st_id="42" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:260  %sum_8_1 = fadd float %sum_8_0_4, %tmp_1

]]></Node>
<StgValue><ssdm name="sum_8_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="766" st_id="43" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:260  %sum_8_1 = fadd float %sum_8_0_4, %tmp_1

]]></Node>
<StgValue><ssdm name="sum_8_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="767" st_id="44" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:260  %sum_8_1 = fadd float %sum_8_0_4, %tmp_1

]]></Node>
<StgValue><ssdm name="sum_8_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="768" st_id="45" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:260  %sum_8_1 = fadd float %sum_8_0_4, %tmp_1

]]></Node>
<StgValue><ssdm name="sum_8_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="769" st_id="46" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:265  %sum_8_1_1 = fadd float %sum_8_1, %tmp_1_1

]]></Node>
<StgValue><ssdm name="sum_8_1_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="770" st_id="47" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:265  %sum_8_1_1 = fadd float %sum_8_1, %tmp_1_1

]]></Node>
<StgValue><ssdm name="sum_8_1_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="771" st_id="48" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:265  %sum_8_1_1 = fadd float %sum_8_1, %tmp_1_1

]]></Node>
<StgValue><ssdm name="sum_8_1_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="772" st_id="49" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:265  %sum_8_1_1 = fadd float %sum_8_1, %tmp_1_1

]]></Node>
<StgValue><ssdm name="sum_8_1_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="773" st_id="50" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:265  %sum_8_1_1 = fadd float %sum_8_1, %tmp_1_1

]]></Node>
<StgValue><ssdm name="sum_8_1_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="774" st_id="51" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:270  %sum_8_1_2 = fadd float %sum_8_1_1, %tmp_1_2

]]></Node>
<StgValue><ssdm name="sum_8_1_2"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="775" st_id="52" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:270  %sum_8_1_2 = fadd float %sum_8_1_1, %tmp_1_2

]]></Node>
<StgValue><ssdm name="sum_8_1_2"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="776" st_id="53" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:270  %sum_8_1_2 = fadd float %sum_8_1_1, %tmp_1_2

]]></Node>
<StgValue><ssdm name="sum_8_1_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="777" st_id="54" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:270  %sum_8_1_2 = fadd float %sum_8_1_1, %tmp_1_2

]]></Node>
<StgValue><ssdm name="sum_8_1_2"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="778" st_id="55" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:270  %sum_8_1_2 = fadd float %sum_8_1_1, %tmp_1_2

]]></Node>
<StgValue><ssdm name="sum_8_1_2"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="779" st_id="56" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:275  %sum_8_1_3 = fadd float %sum_8_1_2, %tmp_1_3

]]></Node>
<StgValue><ssdm name="sum_8_1_3"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="780" st_id="57" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:275  %sum_8_1_3 = fadd float %sum_8_1_2, %tmp_1_3

]]></Node>
<StgValue><ssdm name="sum_8_1_3"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="781" st_id="58" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:275  %sum_8_1_3 = fadd float %sum_8_1_2, %tmp_1_3

]]></Node>
<StgValue><ssdm name="sum_8_1_3"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="782" st_id="59" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:275  %sum_8_1_3 = fadd float %sum_8_1_2, %tmp_1_3

]]></Node>
<StgValue><ssdm name="sum_8_1_3"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="783" st_id="60" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:275  %sum_8_1_3 = fadd float %sum_8_1_2, %tmp_1_3

]]></Node>
<StgValue><ssdm name="sum_8_1_3"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="784" st_id="61" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:280  %sum_8_1_4 = fadd float %sum_8_1_3, %tmp_1_4

]]></Node>
<StgValue><ssdm name="sum_8_1_4"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="785" st_id="62" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:280  %sum_8_1_4 = fadd float %sum_8_1_3, %tmp_1_4

]]></Node>
<StgValue><ssdm name="sum_8_1_4"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="786" st_id="63" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:280  %sum_8_1_4 = fadd float %sum_8_1_3, %tmp_1_4

]]></Node>
<StgValue><ssdm name="sum_8_1_4"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="787" st_id="64" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:280  %sum_8_1_4 = fadd float %sum_8_1_3, %tmp_1_4

]]></Node>
<StgValue><ssdm name="sum_8_1_4"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="788" st_id="65" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:280  %sum_8_1_4 = fadd float %sum_8_1_3, %tmp_1_4

]]></Node>
<StgValue><ssdm name="sum_8_1_4"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">
</state>

<state id="67" st_id="67">

<operation id="789" st_id="67" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:285  %sum_8_2 = fadd float %sum_8_1_4, %tmp_2

]]></Node>
<StgValue><ssdm name="sum_8_2"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="790" st_id="68" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:285  %sum_8_2 = fadd float %sum_8_1_4, %tmp_2

]]></Node>
<StgValue><ssdm name="sum_8_2"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="791" st_id="69" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:285  %sum_8_2 = fadd float %sum_8_1_4, %tmp_2

]]></Node>
<StgValue><ssdm name="sum_8_2"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="792" st_id="70" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:285  %sum_8_2 = fadd float %sum_8_1_4, %tmp_2

]]></Node>
<StgValue><ssdm name="sum_8_2"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="793" st_id="71" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:285  %sum_8_2 = fadd float %sum_8_1_4, %tmp_2

]]></Node>
<StgValue><ssdm name="sum_8_2"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="794" st_id="72" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:290  %sum_8_2_1 = fadd float %sum_8_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="sum_8_2_1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="795" st_id="73" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:290  %sum_8_2_1 = fadd float %sum_8_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="sum_8_2_1"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="796" st_id="74" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:290  %sum_8_2_1 = fadd float %sum_8_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="sum_8_2_1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="797" st_id="75" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:290  %sum_8_2_1 = fadd float %sum_8_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="sum_8_2_1"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="798" st_id="76" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:290  %sum_8_2_1 = fadd float %sum_8_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="sum_8_2_1"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="799" st_id="77" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:295  %sum_8_2_2 = fadd float %sum_8_2_1, %tmp_2_2

]]></Node>
<StgValue><ssdm name="sum_8_2_2"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="800" st_id="78" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:295  %sum_8_2_2 = fadd float %sum_8_2_1, %tmp_2_2

]]></Node>
<StgValue><ssdm name="sum_8_2_2"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="801" st_id="79" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:295  %sum_8_2_2 = fadd float %sum_8_2_1, %tmp_2_2

]]></Node>
<StgValue><ssdm name="sum_8_2_2"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="802" st_id="80" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:295  %sum_8_2_2 = fadd float %sum_8_2_1, %tmp_2_2

]]></Node>
<StgValue><ssdm name="sum_8_2_2"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="803" st_id="81" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:295  %sum_8_2_2 = fadd float %sum_8_2_1, %tmp_2_2

]]></Node>
<StgValue><ssdm name="sum_8_2_2"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="804" st_id="82" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:300  %sum_8_2_3 = fadd float %sum_8_2_2, %tmp_2_3

]]></Node>
<StgValue><ssdm name="sum_8_2_3"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="805" st_id="83" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:300  %sum_8_2_3 = fadd float %sum_8_2_2, %tmp_2_3

]]></Node>
<StgValue><ssdm name="sum_8_2_3"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="806" st_id="84" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:300  %sum_8_2_3 = fadd float %sum_8_2_2, %tmp_2_3

]]></Node>
<StgValue><ssdm name="sum_8_2_3"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="807" st_id="85" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:300  %sum_8_2_3 = fadd float %sum_8_2_2, %tmp_2_3

]]></Node>
<StgValue><ssdm name="sum_8_2_3"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="808" st_id="86" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:300  %sum_8_2_3 = fadd float %sum_8_2_2, %tmp_2_3

]]></Node>
<StgValue><ssdm name="sum_8_2_3"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="809" st_id="87" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:305  %sum_8_2_4 = fadd float %sum_8_2_3, %tmp_2_4

]]></Node>
<StgValue><ssdm name="sum_8_2_4"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="810" st_id="88" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:305  %sum_8_2_4 = fadd float %sum_8_2_3, %tmp_2_4

]]></Node>
<StgValue><ssdm name="sum_8_2_4"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="811" st_id="89" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:305  %sum_8_2_4 = fadd float %sum_8_2_3, %tmp_2_4

]]></Node>
<StgValue><ssdm name="sum_8_2_4"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="812" st_id="90" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:305  %sum_8_2_4 = fadd float %sum_8_2_3, %tmp_2_4

]]></Node>
<StgValue><ssdm name="sum_8_2_4"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="813" st_id="91" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:305  %sum_8_2_4 = fadd float %sum_8_2_3, %tmp_2_4

]]></Node>
<StgValue><ssdm name="sum_8_2_4"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">
</state>

<state id="93" st_id="93">

<operation id="814" st_id="93" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:310  %sum_8_3 = fadd float %sum_8_2_4, %tmp_3

]]></Node>
<StgValue><ssdm name="sum_8_3"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="815" st_id="94" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:310  %sum_8_3 = fadd float %sum_8_2_4, %tmp_3

]]></Node>
<StgValue><ssdm name="sum_8_3"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="816" st_id="95" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:310  %sum_8_3 = fadd float %sum_8_2_4, %tmp_3

]]></Node>
<StgValue><ssdm name="sum_8_3"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="817" st_id="96" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:310  %sum_8_3 = fadd float %sum_8_2_4, %tmp_3

]]></Node>
<StgValue><ssdm name="sum_8_3"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="818" st_id="97" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:310  %sum_8_3 = fadd float %sum_8_2_4, %tmp_3

]]></Node>
<StgValue><ssdm name="sum_8_3"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="819" st_id="98" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:315  %sum_8_3_1 = fadd float %sum_8_3, %tmp_3_1

]]></Node>
<StgValue><ssdm name="sum_8_3_1"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="820" st_id="99" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:315  %sum_8_3_1 = fadd float %sum_8_3, %tmp_3_1

]]></Node>
<StgValue><ssdm name="sum_8_3_1"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="821" st_id="100" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:315  %sum_8_3_1 = fadd float %sum_8_3, %tmp_3_1

]]></Node>
<StgValue><ssdm name="sum_8_3_1"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="822" st_id="101" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:315  %sum_8_3_1 = fadd float %sum_8_3, %tmp_3_1

]]></Node>
<StgValue><ssdm name="sum_8_3_1"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="823" st_id="102" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:315  %sum_8_3_1 = fadd float %sum_8_3, %tmp_3_1

]]></Node>
<StgValue><ssdm name="sum_8_3_1"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="824" st_id="103" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:320  %sum_8_3_2 = fadd float %sum_8_3_1, %tmp_3_2

]]></Node>
<StgValue><ssdm name="sum_8_3_2"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="825" st_id="104" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:320  %sum_8_3_2 = fadd float %sum_8_3_1, %tmp_3_2

]]></Node>
<StgValue><ssdm name="sum_8_3_2"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="826" st_id="105" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:320  %sum_8_3_2 = fadd float %sum_8_3_1, %tmp_3_2

]]></Node>
<StgValue><ssdm name="sum_8_3_2"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="827" st_id="106" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:320  %sum_8_3_2 = fadd float %sum_8_3_1, %tmp_3_2

]]></Node>
<StgValue><ssdm name="sum_8_3_2"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="828" st_id="107" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:320  %sum_8_3_2 = fadd float %sum_8_3_1, %tmp_3_2

]]></Node>
<StgValue><ssdm name="sum_8_3_2"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="829" st_id="108" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:325  %sum_8_3_3 = fadd float %sum_8_3_2, %tmp_3_3

]]></Node>
<StgValue><ssdm name="sum_8_3_3"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="830" st_id="109" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:325  %sum_8_3_3 = fadd float %sum_8_3_2, %tmp_3_3

]]></Node>
<StgValue><ssdm name="sum_8_3_3"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="831" st_id="110" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:325  %sum_8_3_3 = fadd float %sum_8_3_2, %tmp_3_3

]]></Node>
<StgValue><ssdm name="sum_8_3_3"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="832" st_id="111" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:325  %sum_8_3_3 = fadd float %sum_8_3_2, %tmp_3_3

]]></Node>
<StgValue><ssdm name="sum_8_3_3"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="833" st_id="112" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:325  %sum_8_3_3 = fadd float %sum_8_3_2, %tmp_3_3

]]></Node>
<StgValue><ssdm name="sum_8_3_3"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="834" st_id="113" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:330  %sum_8_3_4 = fadd float %sum_8_3_3, %tmp_3_4

]]></Node>
<StgValue><ssdm name="sum_8_3_4"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="835" st_id="114" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:330  %sum_8_3_4 = fadd float %sum_8_3_3, %tmp_3_4

]]></Node>
<StgValue><ssdm name="sum_8_3_4"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="836" st_id="115" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:330  %sum_8_3_4 = fadd float %sum_8_3_3, %tmp_3_4

]]></Node>
<StgValue><ssdm name="sum_8_3_4"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="837" st_id="116" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:330  %sum_8_3_4 = fadd float %sum_8_3_3, %tmp_3_4

]]></Node>
<StgValue><ssdm name="sum_8_3_4"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="838" st_id="117" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:330  %sum_8_3_4 = fadd float %sum_8_3_3, %tmp_3_4

]]></Node>
<StgValue><ssdm name="sum_8_3_4"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">
</state>

<state id="119" st_id="119">

<operation id="839" st_id="119" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:335  %sum_8_4 = fadd float %sum_8_3_4, %tmp_4

]]></Node>
<StgValue><ssdm name="sum_8_4"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="840" st_id="120" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:335  %sum_8_4 = fadd float %sum_8_3_4, %tmp_4

]]></Node>
<StgValue><ssdm name="sum_8_4"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="841" st_id="121" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:335  %sum_8_4 = fadd float %sum_8_3_4, %tmp_4

]]></Node>
<StgValue><ssdm name="sum_8_4"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="842" st_id="122" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:335  %sum_8_4 = fadd float %sum_8_3_4, %tmp_4

]]></Node>
<StgValue><ssdm name="sum_8_4"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="843" st_id="123" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:335  %sum_8_4 = fadd float %sum_8_3_4, %tmp_4

]]></Node>
<StgValue><ssdm name="sum_8_4"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="844" st_id="124" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:340  %sum_8_4_1 = fadd float %sum_8_4, %tmp_4_1

]]></Node>
<StgValue><ssdm name="sum_8_4_1"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="845" st_id="125" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:340  %sum_8_4_1 = fadd float %sum_8_4, %tmp_4_1

]]></Node>
<StgValue><ssdm name="sum_8_4_1"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="846" st_id="126" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:340  %sum_8_4_1 = fadd float %sum_8_4, %tmp_4_1

]]></Node>
<StgValue><ssdm name="sum_8_4_1"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="847" st_id="127" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:340  %sum_8_4_1 = fadd float %sum_8_4, %tmp_4_1

]]></Node>
<StgValue><ssdm name="sum_8_4_1"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="848" st_id="128" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:340  %sum_8_4_1 = fadd float %sum_8_4, %tmp_4_1

]]></Node>
<StgValue><ssdm name="sum_8_4_1"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="849" st_id="129" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:345  %sum_8_4_2 = fadd float %sum_8_4_1, %tmp_4_2

]]></Node>
<StgValue><ssdm name="sum_8_4_2"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="850" st_id="130" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:345  %sum_8_4_2 = fadd float %sum_8_4_1, %tmp_4_2

]]></Node>
<StgValue><ssdm name="sum_8_4_2"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="851" st_id="131" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:345  %sum_8_4_2 = fadd float %sum_8_4_1, %tmp_4_2

]]></Node>
<StgValue><ssdm name="sum_8_4_2"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="852" st_id="132" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:345  %sum_8_4_2 = fadd float %sum_8_4_1, %tmp_4_2

]]></Node>
<StgValue><ssdm name="sum_8_4_2"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="853" st_id="133" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:345  %sum_8_4_2 = fadd float %sum_8_4_1, %tmp_4_2

]]></Node>
<StgValue><ssdm name="sum_8_4_2"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="854" st_id="134" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:350  %sum_8_4_3 = fadd float %sum_8_4_2, %tmp_4_3

]]></Node>
<StgValue><ssdm name="sum_8_4_3"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="855" st_id="135" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:350  %sum_8_4_3 = fadd float %sum_8_4_2, %tmp_4_3

]]></Node>
<StgValue><ssdm name="sum_8_4_3"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="856" st_id="136" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:350  %sum_8_4_3 = fadd float %sum_8_4_2, %tmp_4_3

]]></Node>
<StgValue><ssdm name="sum_8_4_3"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="857" st_id="137" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:350  %sum_8_4_3 = fadd float %sum_8_4_2, %tmp_4_3

]]></Node>
<StgValue><ssdm name="sum_8_4_3"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="858" st_id="138" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:350  %sum_8_4_3 = fadd float %sum_8_4_2, %tmp_4_3

]]></Node>
<StgValue><ssdm name="sum_8_4_3"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="859" st_id="139" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:355  %input_assign = fadd float %sum_8_4_3, %tmp_4_4

]]></Node>
<StgValue><ssdm name="input_assign"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="860" st_id="140" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:355  %input_assign = fadd float %sum_8_4_3, %tmp_4_4

]]></Node>
<StgValue><ssdm name="input_assign"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="861" st_id="141" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:355  %input_assign = fadd float %sum_8_4_3, %tmp_4_4

]]></Node>
<StgValue><ssdm name="input_assign"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="862" st_id="142" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:355  %input_assign = fadd float %sum_8_4_3, %tmp_4_4

]]></Node>
<StgValue><ssdm name="input_assign"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="863" st_id="143" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:355  %input_assign = fadd float %sum_8_4_3, %tmp_4_4

]]></Node>
<StgValue><ssdm name="input_assign"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="864" st_id="144" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:362  %tmp_7 = fcmp ogt float %input_assign, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="865" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:356  %bitcast_ln5 = bitcast float %input_assign to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln5"/></StgValue>
</operation>

<operation id="866" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:357  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln5, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="867" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="23" op_0_bw="32">
<![CDATA[
hls_label_0:358  %trunc_ln5 = trunc i32 %bitcast_ln5 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="868" st_id="145" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:359  %icmp_ln5 = icmp ne i8 %tmp_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln5"/></StgValue>
</operation>

<operation id="869" st_id="145" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_0:360  %icmp_ln5_5 = icmp eq i23 %trunc_ln5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln5_5"/></StgValue>
</operation>

<operation id="870" st_id="145" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:361  %or_ln5 = or i1 %icmp_ln5_5, %icmp_ln5

]]></Node>
<StgValue><ssdm name="or_ln5"/></StgValue>
</operation>

<operation id="871" st_id="145" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:362  %tmp_7 = fcmp ogt float %input_assign, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="872" st_id="145" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:363  %and_ln5 = and i1 %or_ln5, %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln5"/></StgValue>
</operation>

<operation id="873" st_id="145" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:364  %select_ln5 = select i1 %and_ln5, float %input_assign, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="select_ln5"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="874" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_0:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4704, i64 4704, i64 4704)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="875" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:119  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="876" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0:120  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln12"/></StgValue>
</operation>

<operation id="877" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:143  %zext_ln22_3 = zext i14 %add_ln22_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_3"/></StgValue>
</operation>

<operation id="878" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:144  %output_addr = getelementptr [4704 x float]* %output_r, i64 0, i64 %zext_ln22_3

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="879" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
hls_label_0:365  store float %select_ln5, float* %output_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="880" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:366  %empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="881" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:369  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="882" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln29"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
