# CA_Project
This software simulation was devoloped by Amr Mohamed Alaa & Zeyad Khalil.		
It is a software to show the stages of Computer Architecure with no pipelining 
Instruction fetch cycle (IF).
Instruction decode/Register fetch cycle (ID).
Execution/Effective address cycle (EX).
Memory access (MEM).
Write-back cycle (WB).
