#-----------------------------------------------------------
# Vivado v2017.4.1 (64-bit)
# SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
# IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
# Start of session at: Thu Nov 29 23:44:52 2018
# Process ID: 26564
# Current directory: C:/Users/Daniel/Documents/ProgH-Practica/Practicum03-ALU/Practicum03-ALU.runs/synth_1
# Command line: vivado.exe -log ALUOnBoard.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALUOnBoard.tcl
# Log file: C:/Users/Daniel/Documents/ProgH-Practica/Practicum03-ALU/Practicum03-ALU.runs/synth_1/ALUOnBoard.vds
# Journal file: C:/Users/Daniel/Documents/ProgH-Practica/Practicum03-ALU/Practicum03-ALU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ALUOnBoard.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 231.707 ; gain = 5.395
Command: synth_design -top ALUOnBoard -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26188 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 345.141 ; gain = 100.621
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALUOnBoard' [C:/Users/Daniel/Documents/ProgH-Practica/Practicum03-ALU/Practicum03-ALU.srcs/sources_1/new/ALUOnBoard.vhd:45]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Daniel/Documents/ProgH-Practica/Practicum03-ALU/Practicum03-ALU.srcs/sources_1/new/ALU.vhd:35' bound to instance 'ALUComp' of component 'ALU' [C:/Users/Daniel/Documents/ProgH-Practica/Practicum03-ALU/Practicum03-ALU.srcs/sources_1/new/ALUOnBoard.vhd:97]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Daniel/Documents/ProgH-Practica/Practicum03-ALU/Practicum03-ALU.srcs/sources_1/new/ALU.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [C:/Users/Daniel/Documents/ProgH-Practica/Practicum03-ALU/Practicum03-ALU.srcs/sources_1/new/ALU.vhd:43]
INFO: [Synth 8-3491] module 'BinToBCD' declared at 'C:/Users/Daniel/Documents/ProgH-Practica/Practicum03-ALU/Practicum03-ALU.srcs/sources_1/new/BinToBCD.vhd:35' bound to instance 'BTBComp' of component 'BinToBCD' [C:/Users/Daniel/Documents/ProgH-Practica/Practicum03-ALU/Practicum03-ALU.srcs/sources_1/new/ALUOnBoard.vhd:98]
INFO: [Synth 8-638] synthesizing module 'BinToBCD' [C:/Users/Daniel/Documents/ProgH-Practica/Practicum03-ALU/Practicum03-ALU.srcs/sources_1/new/BinToBCD.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'BinToBCD' (2#1) [C:/Users/Daniel/Documents/ProgH-Practica/Practicum03-ALU/Practicum03-ALU.srcs/sources_1/new/BinToBCD.vhd:42]
INFO: [Synth 8-3491] module 'Segmentdriver' declared at 'C:/Users/Daniel/Documents/ProgH-Practica/Practicum03-ALU/Practicum03-ALU.srcs/sources_1/new/Segmentdriver.vhd:36' bound to instance 'SDrvComp' of component 'Segmentdriver' [C:/Users/Daniel/Documents/ProgH-Practica/Practicum03-ALU/Practicum03-ALU.srcs/sources_1/new/ALUOnBoard.vhd:99]
INFO: [Synth 8-638] synthesizing module 'Segmentdriver' [C:/Users/Daniel/Documents/ProgH-Practica/Practicum03-ALU/Practicum03-ALU.srcs/sources_1/new/Segmentdriver.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element tempBCD_reg was removed.  [C:/Users/Daniel/Documents/ProgH-Practica/Practicum03-ALU/Practicum03-ALU.srcs/sources_1/new/Segmentdriver.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element tempSegm_reg was removed.  [C:/Users/Daniel/Documents/ProgH-Practica/Practicum03-ALU/Practicum03-ALU.srcs/sources_1/new/Segmentdriver.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'Segmentdriver' (3#1) [C:/Users/Daniel/Documents/ProgH-Practica/Practicum03-ALU/Practicum03-ALU.srcs/sources_1/new/Segmentdriver.vhd:48]
WARNING: [Synth 8-5787] Register OpSig_reg in module ALUOnBoard is clocked by two different clocks in the same process. This may cause simulation mismatches and synthesis errors. Consider using different process statements  [C:/Users/Daniel/Documents/ProgH-Practica/Practicum03-ALU/Practicum03-ALU.srcs/sources_1/new/ALUOnBoard.vhd:83]
WARNING: [Synth 8-5787] Register OpSig_reg in module ALUOnBoard is clocked by two different clocks in the same process. This may cause simulation mismatches and synthesis errors. Consider using different process statements  [C:/Users/Daniel/Documents/ProgH-Practica/Practicum03-ALU/Practicum03-ALU.srcs/sources_1/new/ALUOnBoard.vhd:83]
WARNING: [Synth 8-5787] Register OpSig_reg in module ALUOnBoard is clocked by two different clocks in the same process. This may cause simulation mismatches and synthesis errors. Consider using different process statements  [C:/Users/Daniel/Documents/ProgH-Practica/Practicum03-ALU/Practicum03-ALU.srcs/sources_1/new/ALUOnBoard.vhd:83]
WARNING: [Synth 8-5787] Register OpSig_reg in module ALUOnBoard is clocked by two different clocks in the same process. This may cause simulation mismatches and synthesis errors. Consider using different process statements  [C:/Users/Daniel/Documents/ProgH-Practica/Practicum03-ALU/Practicum03-ALU.srcs/sources_1/new/ALUOnBoard.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'ALUOnBoard' (4#1) [C:/Users/Daniel/Documents/ProgH-Practica/Practicum03-ALU/Practicum03-ALU.srcs/sources_1/new/ALUOnBoard.vhd:45]
WARNING: [Synth 8-3331] design Segmentdriver has unconnected port hundredsin[3]
WARNING: [Synth 8-3331] design Segmentdriver has unconnected port hundredsin[2]
WARNING: [Synth 8-3331] design Segmentdriver has unconnected port hundredsin[1]
WARNING: [Synth 8-3331] design Segmentdriver has unconnected port hundredsin[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 397.113 ; gain = 152.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 397.113 ; gain = 152.594
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Daniel/Documents/ProgH-Practica/Practicum03-ALU/Practicum03-ALU.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [C:/Users/Daniel/Documents/ProgH-Practica/Practicum03-ALU/Practicum03-ALU.srcs/constrs_1/new/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Daniel/Documents/ProgH-Practica/Practicum03-ALU/Practicum03-ALU.srcs/constrs_1/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ALUOnBoard_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ALUOnBoard_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 726.461 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:01:31 . Memory (MB): peak = 726.461 ; gain = 481.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:01:31 . Memory (MB): peak = 726.461 ; gain = 481.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:01:32 . Memory (MB): peak = 726.461 ; gain = 481.941
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <unary minus> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Daniel/Documents/ProgH-Practica/Practicum03-ALU/Practicum03-ALU.srcs/sources_1/new/ALU.vhd:62]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Daniel/Documents/ProgH-Practica/Practicum03-ALU/Practicum03-ALU.srcs/sources_1/new/ALU.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element divCnt_reg was removed.  [C:/Users/Daniel/Documents/ProgH-Practica/Practicum03-ALU/Practicum03-ALU.srcs/sources_1/new/Segmentdriver.vhd:60]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:01:32 . Memory (MB): peak = 726.461 ; gain = 481.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 11    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 1     
+---Muxes : 
	  14 Input      9 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALUOnBoard 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Muxes : 
	  14 Input      9 Bit        Muxes := 3     
Module BinToBCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 11    
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
Module Segmentdriver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element SDrvComp/divCnt_reg was removed.  [C:/Users/Daniel/Documents/ProgH-Practica/Practicum03-ALU/Practicum03-ALU.srcs/sources_1/new/Segmentdriver.vhd:60]
WARNING: [Synth 8-3332] Sequential element (OpSig_reg[3]__0) is unused and will be removed from module ALUOnBoard.
WARNING: [Synth 8-3332] Sequential element (OpSig_reg[2]__0) is unused and will be removed from module ALUOnBoard.
WARNING: [Synth 8-3332] Sequential element (OpSig_reg[1]__0) is unused and will be removed from module ALUOnBoard.
WARNING: [Synth 8-3332] Sequential element (OpSig_reg[3]__1) is unused and will be removed from module ALUOnBoard.
WARNING: [Synth 8-3332] Sequential element (OpSig_reg[2]__1) is unused and will be removed from module ALUOnBoard.
WARNING: [Synth 8-3332] Sequential element (OpSig_reg[3]__2) is unused and will be removed from module ALUOnBoard.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:01:37 . Memory (MB): peak = 726.461 ; gain = 481.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:01:53 . Memory (MB): peak = 738.965 ; gain = 494.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:01:53 . Memory (MB): peak = 739.039 ; gain = 494.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:01:53 . Memory (MB): peak = 762.719 ; gain = 518.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:01:54 . Memory (MB): peak = 762.719 ; gain = 518.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:01:54 . Memory (MB): peak = 762.719 ; gain = 518.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:01:54 . Memory (MB): peak = 762.719 ; gain = 518.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:01:54 . Memory (MB): peak = 762.719 ; gain = 518.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:01:54 . Memory (MB): peak = 762.719 ; gain = 518.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:01:54 . Memory (MB): peak = 762.719 ; gain = 518.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     5|
|2     |CARRY4 |    22|
|3     |LUT1   |     6|
|4     |LUT2   |    35|
|5     |LUT3   |    12|
|6     |LUT4   |    13|
|7     |LUT5   |    28|
|8     |LUT6   |    19|
|9     |MUXF7  |     4|
|10    |FDRE   |    52|
|11    |FDSE   |     3|
|12    |IBUF   |    21|
|13    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+-----------+--------------+------+
|      |Instance   |Module        |Cells |
+------+-----------+--------------+------+
|1     |top        |              |   236|
|2     |  ALUComp  |ALU           |    51|
|3     |  SDrvComp |Segmentdriver |   126|
+------+-----------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:01:54 . Memory (MB): peak = 762.719 ; gain = 518.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 762.719 ; gain = 188.852
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:01:55 . Memory (MB): peak = 762.719 ; gain = 518.199
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:02:23 . Memory (MB): peak = 762.719 ; gain = 531.012
INFO: [Common 17-1381] The checkpoint 'C:/Users/Daniel/Documents/ProgH-Practica/Practicum03-ALU/Practicum03-ALU.runs/synth_1/ALUOnBoard.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ALUOnBoard_utilization_synth.rpt -pb ALUOnBoard_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 762.719 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 29 23:50:51 2018...
