#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026a0a285900 .scope module, "conv1d_residual_tb" "conv1d_residual_tb" 2 1;
 .timescale 0 0;
P_0000026a0a26f6a0 .param/l "DATA_WIDTH" 0 2 3, +C4<00000000000000000000000000010000>;
v0000026a0a271490_0 .var "clk", 0 0;
v0000026a0a271990_0 .var/s "input_data_0", 15 0;
v0000026a0a2713f0_0 .var/s "input_data_1", 15 0;
v0000026a0a270b30 .array/s "input_mem_0", 3 0, 15 0;
v0000026a0a270f90 .array/s "input_mem_1", 3 0, 15 0;
v0000026a0a2ed700_0 .net/s "output_data_0", 15 0, v0000026a0a270bd0_0;  1 drivers
v0000026a0a2ed7a0_0 .net/s "output_data_1", 15 0, v0000026a0a271850_0;  1 drivers
v0000026a0a2edca0_0 .var "rst", 0 0;
v0000026a0a2ec620_0 .var/s "skip_data_0", 15 0;
v0000026a0a2ec120_0 .var/s "skip_data_1", 15 0;
v0000026a0a2ec580 .array/s "skip_mem_0", 3 0, 15 0;
v0000026a0a2eda20 .array/s "skip_mem_1", 3 0, 15 0;
v0000026a0a2ed660_0 .var/i "t", 31 0;
S_0000026a0a285a90 .scope module, "dut" "conv1d_residual" 2 14, 3 1 0, S_0000026a0a285900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "input_data_0";
    .port_info 3 /INPUT 16 "input_data_1";
    .port_info 4 /INPUT 16 "skip_data_0";
    .port_info 5 /INPUT 16 "skip_data_1";
    .port_info 6 /OUTPUT 16 "output_data_0";
    .port_info 7 /OUTPUT 16 "output_data_1";
P_0000026a0a285c20 .param/l "DATA_WIDTH" 0 3 5, +C4<00000000000000000000000000010000>;
P_0000026a0a285c58 .param/l "INPUT_CHANNELS" 0 3 2, +C4<00000000000000000000000000000010>;
P_0000026a0a285c90 .param/l "KERNEL_SIZE" 0 3 4, +C4<00000000000000000000000000000011>;
P_0000026a0a285cc8 .param/l "OUTPUT_CHANNELS" 0 3 3, +C4<00000000000000000000000000000010>;
L_0000026a0a28fcc0 .functor BUFZ 16, v0000026a0a271990_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000026a0a290510 .functor BUFZ 16, v0000026a0a2713f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000026a0a2900b0 .functor BUFZ 16, v0000026a0a2ec620_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000026a0a28f940 .functor BUFZ 16, v0000026a0a2ec120_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000026a0a271a30_0 .net "clk", 0 0, v0000026a0a271490_0;  1 drivers
v0000026a0a270d10_0 .var/i "i", 31 0;
v0000026a0a271170 .array "input_data", 1 0;
v0000026a0a271170_0 .net/s v0000026a0a271170 0, 15 0, L_0000026a0a28fcc0; 1 drivers
v0000026a0a271170_1 .net/s v0000026a0a271170 1, 15 0, L_0000026a0a290510; 1 drivers
v0000026a0a271210_0 .net/s "input_data_0", 15 0, v0000026a0a271990_0;  1 drivers
v0000026a0a2715d0_0 .net/s "input_data_1", 15 0, v0000026a0a2713f0_0;  1 drivers
v0000026a0a271670_0 .var/i "k", 31 0;
v0000026a0a271710 .array/s "mac_result", 1 0, 31 0;
v0000026a0a270db0_0 .var/i "o", 31 0;
v0000026a0a270bd0_0 .var/s "output_data_0", 15 0;
v0000026a0a271850_0 .var/s "output_data_1", 15 0;
v0000026a0a2712b0 .array/s "result", 1 0, 31 0;
v0000026a0a270c70_0 .net "rst", 0 0, v0000026a0a2edca0_0;  1 drivers
v0000026a0a271350 .array "skip_data", 1 0;
v0000026a0a271350_0 .net/s v0000026a0a271350 0, 15 0, L_0000026a0a2900b0; 1 drivers
v0000026a0a271350_1 .net/s v0000026a0a271350 1, 15 0, L_0000026a0a28f940; 1 drivers
v0000026a0a270e50_0 .net/s "skip_data_0", 15 0, v0000026a0a2ec620_0;  1 drivers
v0000026a0a270ef0_0 .net/s "skip_data_1", 15 0, v0000026a0a2ec120_0;  1 drivers
v0000026a0a2718f0 .array/s "weights", 11 0, 15 0;
v0000026a0a271030 .array/s "window", 5 0, 15 0;
E_0000026a0a26f420 .event posedge, v0000026a0a271a30_0;
v0000026a0a271710_0 .array/port v0000026a0a271710, 0;
v0000026a0a271710_1 .array/port v0000026a0a271710, 1;
v0000026a0a271030_0 .array/port v0000026a0a271030, 0;
v0000026a0a271030_1 .array/port v0000026a0a271030, 1;
E_0000026a0a26ebe0/0 .event anyedge, v0000026a0a271710_0, v0000026a0a271710_1, v0000026a0a271030_0, v0000026a0a271030_1;
v0000026a0a271030_2 .array/port v0000026a0a271030, 2;
v0000026a0a271030_3 .array/port v0000026a0a271030, 3;
v0000026a0a271030_4 .array/port v0000026a0a271030, 4;
v0000026a0a271030_5 .array/port v0000026a0a271030, 5;
E_0000026a0a26ebe0/1 .event anyedge, v0000026a0a271030_2, v0000026a0a271030_3, v0000026a0a271030_4, v0000026a0a271030_5;
v0000026a0a2718f0_0 .array/port v0000026a0a2718f0, 0;
v0000026a0a2718f0_1 .array/port v0000026a0a2718f0, 1;
v0000026a0a2718f0_2 .array/port v0000026a0a2718f0, 2;
v0000026a0a2718f0_3 .array/port v0000026a0a2718f0, 3;
E_0000026a0a26ebe0/2 .event anyedge, v0000026a0a2718f0_0, v0000026a0a2718f0_1, v0000026a0a2718f0_2, v0000026a0a2718f0_3;
v0000026a0a2718f0_4 .array/port v0000026a0a2718f0, 4;
v0000026a0a2718f0_5 .array/port v0000026a0a2718f0, 5;
v0000026a0a2718f0_6 .array/port v0000026a0a2718f0, 6;
v0000026a0a2718f0_7 .array/port v0000026a0a2718f0, 7;
E_0000026a0a26ebe0/3 .event anyedge, v0000026a0a2718f0_4, v0000026a0a2718f0_5, v0000026a0a2718f0_6, v0000026a0a2718f0_7;
v0000026a0a2718f0_8 .array/port v0000026a0a2718f0, 8;
v0000026a0a2718f0_9 .array/port v0000026a0a2718f0, 9;
v0000026a0a2718f0_10 .array/port v0000026a0a2718f0, 10;
v0000026a0a2718f0_11 .array/port v0000026a0a2718f0, 11;
E_0000026a0a26ebe0/4 .event anyedge, v0000026a0a2718f0_8, v0000026a0a2718f0_9, v0000026a0a2718f0_10, v0000026a0a2718f0_11;
E_0000026a0a26ebe0 .event/or E_0000026a0a26ebe0/0, E_0000026a0a26ebe0/1, E_0000026a0a26ebe0/2, E_0000026a0a26ebe0/3, E_0000026a0a26ebe0/4;
E_0000026a0a26e820 .event posedge, v0000026a0a270c70_0, v0000026a0a271a30_0;
    .scope S_0000026a0a285a90;
T_0 ;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a0a2718f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a0a2718f0, 4, 0;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a0a2718f0, 4, 0;
    %pushi/vec4 2, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a0a2718f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a0a2718f0, 4, 0;
    %pushi/vec4 65534, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a0a2718f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a0a2718f0, 4, 0;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a0a2718f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a0a2718f0, 4, 0;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a0a2718f0, 4, 0;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a0a2718f0, 4, 0;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a0a2718f0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0000026a0a285a90;
T_1 ;
    %wait E_0000026a0a26e820;
    %load/vec4 v0000026a0a270c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a0a270d10_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000026a0a270d10_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a0a271670_0, 0, 32;
T_1.4 ;
    %load/vec4 v0000026a0a271670_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_1.5, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000026a0a270d10_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 37;
    %load/vec4 v0000026a0a271670_0;
    %pad/s 37;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a0a271030, 0, 4;
    %load/vec4 v0000026a0a271670_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026a0a271670_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %load/vec4 v0000026a0a270d10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026a0a270d10_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a0a270d10_0, 0, 32;
T_1.6 ;
    %load/vec4 v0000026a0a270d10_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.7, 5;
    %load/vec4 v0000026a0a270d10_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 37;
    %pushi/vec4 1, 0, 2;
    %pad/s 37;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000026a0a271030, 4;
    %load/vec4 v0000026a0a270d10_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 37;
    %pushi/vec4 2, 0, 3;
    %pad/s 37;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a0a271030, 0, 4;
    %load/vec4 v0000026a0a270d10_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %ix/vec4/s 4;
    %load/vec4a v0000026a0a271030, 4;
    %load/vec4 v0000026a0a270d10_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 37;
    %pushi/vec4 1, 0, 2;
    %pad/s 37;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a0a271030, 0, 4;
    %ix/getv/s 4, v0000026a0a270d10_0;
    %load/vec4a v0000026a0a271170, 4;
    %load/vec4 v0000026a0a270d10_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a0a271030, 0, 4;
    %load/vec4 v0000026a0a270d10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026a0a270d10_0, 0, 32;
    %jmp T_1.6;
T_1.7 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026a0a285a90;
T_2 ;
    %wait E_0000026a0a26ebe0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a0a270db0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000026a0a270db0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000026a0a270db0_0;
    %store/vec4a v0000026a0a271710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a0a270d10_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000026a0a270d10_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a0a271670_0, 0, 32;
T_2.4 ;
    %load/vec4 v0000026a0a271670_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_2.5, 5;
    %ix/getv/s 4, v0000026a0a270db0_0;
    %load/vec4a v0000026a0a271710, 4;
    %load/vec4 v0000026a0a270d10_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 37;
    %load/vec4 v0000026a0a271670_0;
    %pad/s 37;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000026a0a271030, 4;
    %pad/s 32;
    %load/vec4 v0000026a0a270db0_0;
    %pad/s 35;
    %pad/s 38;
    %muli 6, 0, 38;
    %pad/s 39;
    %load/vec4 v0000026a0a270d10_0;
    %pad/s 34;
    %pad/s 36;
    %muli 3, 0, 36;
    %pad/s 39;
    %add;
    %pad/s 40;
    %load/vec4 v0000026a0a271670_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000026a0a2718f0, 4;
    %pad/s 32;
    %mul;
    %add;
    %ix/getv/s 4, v0000026a0a270db0_0;
    %store/vec4a v0000026a0a271710, 4, 0;
    %load/vec4 v0000026a0a271670_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026a0a271670_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %load/vec4 v0000026a0a270d10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026a0a270d10_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %load/vec4 v0000026a0a270db0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026a0a270db0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000026a0a285a90;
T_3 ;
    %wait E_0000026a0a26f420;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a0a270db0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000026a0a270db0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_3.1, 5;
    %ix/getv/s 4, v0000026a0a270db0_0;
    %load/vec4a v0000026a0a271710, 4;
    %ix/getv/s 4, v0000026a0a270db0_0;
    %load/vec4a v0000026a0a271350, 4;
    %pad/s 32;
    %add;
    %ix/getv/s 4, v0000026a0a270db0_0;
    %store/vec4a v0000026a0a2712b0, 4, 0;
    %ix/getv/s 4, v0000026a0a270db0_0;
    %load/vec4a v0000026a0a2712b0, 4;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.2, 5;
    %load/vec4 v0000026a0a270db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.4 ;
    %ix/getv/s 4, v0000026a0a270db0_0;
    %load/vec4a v0000026a0a2712b0, 4;
    %parti/s 16, 0, 2;
    %assign/vec4 v0000026a0a270bd0_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %ix/getv/s 4, v0000026a0a270db0_0;
    %load/vec4a v0000026a0a2712b0, 4;
    %parti/s 16, 0, 2;
    %assign/vec4 v0000026a0a271850_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000026a0a270db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %jmp T_3.9;
T_3.7 ;
    %ix/getv/s 4, v0000026a0a270db0_0;
    %load/vec4a v0000026a0a2712b0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 16;
    %assign/vec4 v0000026a0a270bd0_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %ix/getv/s 4, v0000026a0a270db0_0;
    %load/vec4a v0000026a0a2712b0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 16;
    %assign/vec4 v0000026a0a271850_0, 0;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
T_3.3 ;
    %load/vec4 v0000026a0a270db0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026a0a270db0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000026a0a285900;
T_4 ;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a0a270b30, 4, 0;
    %pushi/vec4 5, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a0a270f90, 4, 0;
    %pushi/vec4 2, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a0a270b30, 4, 0;
    %pushi/vec4 6, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a0a270f90, 4, 0;
    %pushi/vec4 3, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a0a270b30, 4, 0;
    %pushi/vec4 7, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a0a270f90, 4, 0;
    %pushi/vec4 4, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a0a270b30, 4, 0;
    %pushi/vec4 8, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a0a270f90, 4, 0;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a0a2ec580, 4, 0;
    %pushi/vec4 5, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a0a2eda20, 4, 0;
    %pushi/vec4 2, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a0a2ec580, 4, 0;
    %pushi/vec4 6, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a0a2eda20, 4, 0;
    %pushi/vec4 3, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a0a2ec580, 4, 0;
    %pushi/vec4 7, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a0a2eda20, 4, 0;
    %pushi/vec4 4, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a0a2ec580, 4, 0;
    %pushi/vec4 8, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026a0a2eda20, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026a0a271490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026a0a2edca0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000026a0a271990_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000026a0a2713f0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000026a0a2ec620_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000026a0a2ec120_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026a0a2edca0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a0a2ed660_0, 0, 32;
T_4.0 ;
    %load/vec4 v0000026a0a2ed660_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.1, 5;
    %ix/getv/s 4, v0000026a0a2ed660_0;
    %load/vec4a v0000026a0a270b30, 4;
    %store/vec4 v0000026a0a271990_0, 0, 16;
    %ix/getv/s 4, v0000026a0a2ed660_0;
    %load/vec4a v0000026a0a270f90, 4;
    %store/vec4 v0000026a0a2713f0_0, 0, 16;
    %ix/getv/s 4, v0000026a0a2ed660_0;
    %load/vec4a v0000026a0a2ec580, 4;
    %store/vec4 v0000026a0a2ec620_0, 0, 16;
    %ix/getv/s 4, v0000026a0a2ed660_0;
    %load/vec4a v0000026a0a2eda20, 4;
    %store/vec4 v0000026a0a2ec120_0, 0, 16;
    %delay 10, 0;
    %load/vec4 v0000026a0a2ed660_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026a0a2ed660_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000026a0a285900;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0000026a0a271490_0;
    %inv;
    %store/vec4 v0000026a0a271490_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000026a0a285900;
T_6 ;
    %wait E_0000026a0a26f420;
    %vpi_call 2 68 "$display", "Time %0t: output_data_0=%0d, output_data_1=%0d", $time, v0000026a0a2ed700_0, v0000026a0a2ed7a0_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "conv1d_residual_tb.v";
    "conv1d_residual.v";
