# do /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/5-Repositorios/Z01/Projetos/G-Computador/Z01-Simulator-RTL/do/sim.do
# 1
# 1
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:40 on Apr 23,2018
# vcom -reportprogress 300 -work work ../../C-LogicaCombinacional/src/rtl/And16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd ../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux16.vhd ../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd ../../C-LogicaCombinacional/src/rtl/Nand.vhd ../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd ../../C-LogicaCombinacional/src/rtl/Not16.vhd ../../C-LogicaCombinacional/src/rtl/Or16.vhd ../../C-LogicaCombinacional/src/rtl/Or8Way.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity And16
# -- Compiling entity BarrelShifter16
# -- Compiling entity BarrelShifter8
# -- Compiling entity DMux2Way
# ** Error: ../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd(1): near "library": (vcom-1576) expecting ';'.
# ** Error: ../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd(1): VHDL Compiler exiting
# End time: 19:34:40 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /mnt/Dados/opt/altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/5-Repositorios/Z01/Projetos/G-Computador/Z01-Simulator-RTL/do/load.do line 3
# /mnt/Dados/opt/altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work ../../C-LogicaCombinacional/src/rtl/*.vhd"
vcom -reportprogress 300 -work work /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/5-Repositorios/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:08 on Apr 23,2018
# vcom -reportprogress 300 -work work /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/5-Repositorios/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DMux4Way
# End time: 19:35:08 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/5-Repositorios/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:03 on Apr 23,2018
# vcom -reportprogress 300 -work work /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/5-Repositorios/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DMux8Way
# End time: 19:36:03 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/5-Repositorios/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:05 on Apr 23,2018
# vcom -reportprogress 300 -work work /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/5-Repositorios/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DMux2Way
# ** Error: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/5-Repositorios/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd(11): near "EOF": (vcom-1576) expecting ';'.
# End time: 19:36:05 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/5-Repositorios/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:06 on Apr 23,2018
# vcom -reportprogress 300 -work work /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/5-Repositorios/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DMux2Way
# ** Error: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/5-Repositorios/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd(11): near "EOF": (vcom-1576) expecting ';'.
# End time: 19:36:06 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/5-Repositorios/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:37 on Apr 23,2018
# vcom -reportprogress 300 -work work /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/5-Repositorios/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DMux2Way
# ** Error: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/5-Repositorios/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd(11): near "EOF": (vcom-1576) expecting ';'.
# End time: 19:36:37 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/5-Repositorios/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:48 on Apr 23,2018
# vcom -reportprogress 300 -work work /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/5-Repositorios/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DMux2Way
# End time: 19:36:48 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
