
<!DOCTYPE html>

<html lang="en" data-content_root="./">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>Syntax of AMDGPU Instruction Modifiers &#8212; LLVM 21.1.0 documentation</title>
    <link rel="stylesheet" type="text/css" href="_static/pygments.css?v=649a27d8" />
    <link rel="stylesheet" type="text/css" href="_static/llvm-theme.css?v=96924833" />
    <script src="_static/documentation_options.js?v=c54a4614"></script>
    <script src="_static/doctools.js?v=888ff710"></script>
    <script src="_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="Syntax of AMDGPU Instruction Operands" href="AMDGPUOperandSyntax.html" />
    <link rel="prev" title="waitcnt_depctr" href="AMDGPU/gfx11_waitcnt_depctr.html" />
<style type="text/css">
  table.right { float: right; margin-left: 20px; }
  table.right td { border: 1px solid #ccc; }
</style>

  </head><body>
<div class="logo">
  <a href="index.html">
    <img src="_static/logo.png"
         alt="LLVM Logo" width="250" height="88"/></a>
</div>

    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="genindex.html" title="General Index"
             accesskey="I">index</a></li>
        <li class="right" >
          <a href="AMDGPUOperandSyntax.html" title="Syntax of AMDGPU Instruction Operands"
             accesskey="N">next</a> |</li>
        <li class="right" >
          <a href="AMDGPU/gfx11_waitcnt_depctr.html" title="waitcnt_depctr"
             accesskey="P">previous</a> |</li>
  <li><a href="https://llvm.org/">LLVM Home</a>&nbsp;|&nbsp;</li>
  <li><a href="index.html">Documentation</a>&raquo;</li>

          <li class="nav-item nav-item-1"><a href="UserGuides.html" >User Guides</a> &#187;</li>
          <li class="nav-item nav-item-2"><a href="AMDGPUUsage.html" accesskey="U">User Guide for AMDGPU Backend</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">Syntax of AMDGPU Instruction Modifiers</a></li> 
      </ul>
    </div>

      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">

<h3>Documentation</h3>

<ul class="want-points">
    <li><a href="https://llvm.org/docs/GettingStartedTutorials.html">Getting Started/Tutorials</a></li>
    <li><a href="https://llvm.org/docs/UserGuides.html">User Guides</a></li>
    <li><a href="https://llvm.org/docs/Reference.html">Reference</a></li>
</ul>

<h3>Getting Involved</h3>

<ul class="want-points">
    <li><a href="https://llvm.org/docs/Contributing.html">Contributing to LLVM</a></li>
    <li><a href="https://llvm.org/docs/HowToSubmitABug.html">Submitting Bug Reports</a></li>
    <li><a href="https://llvm.org/docs/GettingInvolved.html#mailing-lists">Mailing Lists</a></li>
    <li><a href="https://llvm.org/docs/GettingInvolved.html#discord">Discord</a></li>
    <li><a href="https://llvm.org/docs/GettingInvolved.html#meetups-and-social-events">Meetups and Social Events</a></li>
</ul>

<h3>Additional Links</h3>

<ul class="want-points">
    <li><a href="https://llvm.org/docs/FAQ.html">FAQ</a></li>
    <li><a href="https://llvm.org/docs/Lexicon.html">Glossary</a></li>
    <li><a href="https://llvm.org/pubs">Publications</a></li>
    <li><a href="https://github.com/llvm/llvm-project/">Github Repository</a></li>
</ul>
  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="_sources/AMDGPUModifierSyntax.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script>
        </div>
      </div>

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <section id="syntax-of-amdgpu-instruction-modifiers">
<h1>Syntax of AMDGPU Instruction Modifiers<a class="headerlink" href="#syntax-of-amdgpu-instruction-modifiers" title="Link to this heading">Â¶</a></h1>
<nav class="contents local" id="contents">
<ul class="simple">
<li><p><a class="reference internal" href="#conventions" id="id35">Conventions</a></p></li>
<li><p><a class="reference internal" href="#modifiers" id="id36">Modifiers</a></p>
<ul>
<li><p><a class="reference internal" href="#ds-modifiers" id="id37">DS Modifiers</a></p>
<ul>
<li><p><a class="reference internal" href="#offset0" id="id38">offset0</a></p></li>
<li><p><a class="reference internal" href="#offset1" id="id39">offset1</a></p></li>
<li><p><a class="reference internal" href="#offset" id="id40">offset</a></p></li>
<li><p><a class="reference internal" href="#swizzle-pattern" id="id41">swizzle pattern</a></p></li>
<li><p><a class="reference internal" href="#gds" id="id42">gds</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#exp-modifiers" id="id43">EXP Modifiers</a></p>
<ul>
<li><p><a class="reference internal" href="#done" id="id44">done</a></p></li>
<li><p><a class="reference internal" href="#compr" id="id45">compr</a></p></li>
<li><p><a class="reference internal" href="#vm" id="id46">vm</a></p></li>
<li><p><a class="reference internal" href="#row-en" id="id47">row_en</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#flat-modifiers" id="id48">FLAT Modifiers</a></p>
<ul>
<li><p><a class="reference internal" href="#offset12" id="id49">offset12</a></p></li>
<li><p><a class="reference internal" href="#offset13s" id="id50">offset13s</a></p></li>
<li><p><a class="reference internal" href="#offset12s" id="id51">offset12s</a></p></li>
<li><p><a class="reference internal" href="#offset11" id="id52">offset11</a></p></li>
<li><p><a class="reference internal" href="#dlc" id="id53">dlc</a></p></li>
<li><p><a class="reference internal" href="#glc" id="id54">glc</a></p></li>
<li><p><a class="reference internal" href="#lds" id="id55">lds</a></p></li>
<li><p><a class="reference internal" href="#slc" id="id56">slc</a></p></li>
<li><p><a class="reference internal" href="#tfe" id="id57">tfe</a></p></li>
<li><p><a class="reference internal" href="#nv" id="id58">nv</a></p></li>
<li><p><a class="reference internal" href="#sc0" id="id59">sc0</a></p></li>
<li><p><a class="reference internal" href="#sc1" id="id60">sc1</a></p></li>
<li><p><a class="reference internal" href="#nt" id="id61">nt</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#mimg-modifiers" id="id62">MIMG Modifiers</a></p>
<ul>
<li><p><a class="reference internal" href="#dmask" id="id63">dmask</a></p></li>
<li><p><a class="reference internal" href="#unorm" id="id64">unorm</a></p></li>
<li><p><a class="reference internal" href="#id1" id="id65">glc</a></p></li>
<li><p><a class="reference internal" href="#id2" id="id66">slc</a></p></li>
<li><p><a class="reference internal" href="#r128" id="id67">r128</a></p></li>
<li><p><a class="reference internal" href="#id3" id="id68">tfe</a></p></li>
<li><p><a class="reference internal" href="#lwe" id="id69">lwe</a></p></li>
<li><p><a class="reference internal" href="#da" id="id70">da</a></p></li>
<li><p><a class="reference internal" href="#d16" id="id71">d16</a></p></li>
<li><p><a class="reference internal" href="#a16" id="id72">a16</a></p></li>
<li><p><a class="reference internal" href="#dim" id="id73">dim</a></p></li>
<li><p><a class="reference internal" href="#id4" id="id74">dlc</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#miscellaneous-modifiers" id="id75">Miscellaneous Modifiers</a></p>
<ul>
<li><p><a class="reference internal" href="#amdgpu-synid-dlc" id="id76">dlc</a></p></li>
<li><p><a class="reference internal" href="#amdgpu-synid-glc" id="id77">glc</a></p></li>
<li><p><a class="reference internal" href="#amdgpu-synid-lds" id="id78">lds</a></p></li>
<li><p><a class="reference internal" href="#amdgpu-synid-nv" id="id79">nv</a></p></li>
<li><p><a class="reference internal" href="#amdgpu-synid-slc" id="id80">slc</a></p></li>
<li><p><a class="reference internal" href="#amdgpu-synid-tfe" id="id81">tfe</a></p></li>
<li><p><a class="reference internal" href="#amdgpu-synid-sc0" id="id82">sc0</a></p></li>
<li><p><a class="reference internal" href="#amdgpu-synid-sc1" id="id83">sc1</a></p></li>
<li><p><a class="reference internal" href="#amdgpu-synid-nt" id="id84">nt</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#mubuf-mtbuf-modifiers" id="id85">MUBUF/MTBUF Modifiers</a></p>
<ul>
<li><p><a class="reference internal" href="#amdgpu-synid-idxen" id="id86">idxen</a></p></li>
<li><p><a class="reference internal" href="#offen" id="id87">offen</a></p></li>
<li><p><a class="reference internal" href="#addr64" id="id88">addr64</a></p></li>
<li><p><a class="reference internal" href="#amdgpu-synid-buf-offset12" id="id89">offset12</a></p></li>
<li><p><a class="reference internal" href="#id15" id="id90">glc</a></p></li>
<li><p><a class="reference internal" href="#id16" id="id91">slc</a></p></li>
<li><p><a class="reference internal" href="#id17" id="id92">lds</a></p></li>
<li><p><a class="reference internal" href="#id18" id="id93">dlc</a></p></li>
<li><p><a class="reference internal" href="#id19" id="id94">tfe</a></p></li>
<li><p><a class="reference internal" href="#fmt" id="id95">fmt</a></p></li>
<li><p><a class="reference internal" href="#ufmt" id="id96">ufmt</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#smrd-smem-modifiers" id="id97">SMRD/SMEM Modifiers</a></p>
<ul>
<li><p><a class="reference internal" href="#id20" id="id98">glc</a></p></li>
<li><p><a class="reference internal" href="#id21" id="id99">nv</a></p></li>
<li><p><a class="reference internal" href="#id22" id="id100">dlc</a></p></li>
<li><p><a class="reference internal" href="#offset20u" id="id101">offset20u</a></p></li>
<li><p><a class="reference internal" href="#offset21s" id="id102">offset21s</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#vintrp-vinterp-ldsdir-modifiers" id="id103">VINTRP/VINTERP/LDSDIR Modifiers</a></p>
<ul>
<li><p><a class="reference internal" href="#high" id="id104">high</a></p></li>
<li><p><a class="reference internal" href="#neg" id="id105">neg</a></p></li>
<li><p><a class="reference internal" href="#wait-exp" id="id106">wait_exp</a></p></li>
<li><p><a class="reference internal" href="#wait-vdst" id="id107">wait_vdst</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#dpp8-modifiers" id="id108">DPP8 Modifiers</a></p>
<ul>
<li><p><a class="reference internal" href="#dpp8-sel" id="id109">dpp8_sel</a></p></li>
<li><p><a class="reference internal" href="#fi" id="id110">fi</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#dpp-modifiers" id="id111">DPP Modifiers</a></p>
<ul>
<li><p><a class="reference internal" href="#dpp-ctrl" id="id112">dpp_ctrl</a></p></li>
<li><p><a class="reference internal" href="#dpp16-ctrl" id="id113">dpp16_ctrl</a></p></li>
<li><p><a class="reference internal" href="#dpp32-ctrl" id="id114">dpp32_ctrl</a></p></li>
<li><p><a class="reference internal" href="#dpp64-ctrl" id="id115">dpp64_ctrl</a></p></li>
<li><p><a class="reference internal" href="#row-mask" id="id116">row_mask</a></p></li>
<li><p><a class="reference internal" href="#bank-mask" id="id117">bank_mask</a></p></li>
<li><p><a class="reference internal" href="#bound-ctrl" id="id118">bound_ctrl</a></p></li>
<li><p><a class="reference internal" href="#amdgpu-synid-fi16" id="id119">fi</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#sdwa-modifiers" id="id120">SDWA Modifiers</a></p>
<ul>
<li><p><a class="reference internal" href="#clamp" id="id121">clamp</a></p></li>
<li><p><a class="reference internal" href="#omod" id="id122">omod</a></p></li>
<li><p><a class="reference internal" href="#dst-sel" id="id123">dst_sel</a></p></li>
<li><p><a class="reference internal" href="#dst-unused" id="id124">dst_unused</a></p></li>
<li><p><a class="reference internal" href="#src0-sel" id="id125">src0_sel</a></p></li>
<li><p><a class="reference internal" href="#src1-sel" id="id126">src1_sel</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#sdwa-operand-modifiers" id="id127">SDWA Operand Modifiers</a></p>
<ul>
<li><p><a class="reference internal" href="#abs" id="id128">abs</a></p></li>
<li><p><a class="reference internal" href="#id24" id="id129">neg</a></p></li>
<li><p><a class="reference internal" href="#sext" id="id130">sext</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#vop3-modifiers" id="id131">VOP3 Modifiers</a></p>
<ul>
<li><p><a class="reference internal" href="#op-sel" id="id132">op_sel</a></p></li>
<li><p><a class="reference internal" href="#dpp-op-sel" id="id133">dpp_op_sel</a></p></li>
<li><p><a class="reference internal" href="#amdgpu-synid-clamp" id="id134">clamp</a></p></li>
<li><p><a class="reference internal" href="#amdgpu-synid-omod" id="id135">omod</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#vop3-operand-modifiers" id="id136">VOP3 Operand Modifiers</a></p>
<ul>
<li><p><a class="reference internal" href="#amdgpu-synid-abs" id="id137">abs</a></p></li>
<li><p><a class="reference internal" href="#amdgpu-synid-neg" id="id138">neg</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#vop3p-modifiers" id="id139">VOP3P Modifiers</a></p>
<ul>
<li><p><a class="reference internal" href="#amdgpu-synid-op-sel" id="id140">op_sel</a></p></li>
<li><p><a class="reference internal" href="#op-sel-hi" id="id141">op_sel_hi</a></p></li>
<li><p><a class="reference internal" href="#neg-lo" id="id142">neg_lo</a></p></li>
<li><p><a class="reference internal" href="#neg-hi" id="id143">neg_hi</a></p></li>
<li><p><a class="reference internal" href="#id30" id="id144">clamp</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#vop3p-mad-mix-fma-mix-modifiers" id="id145">VOP3P MAD_MIX/FMA_MIX Modifiers</a></p>
<ul>
<li><p><a class="reference internal" href="#m-op-sel" id="id146">m_op_sel</a></p></li>
<li><p><a class="reference internal" href="#m-op-sel-hi" id="id147">m_op_sel_hi</a></p></li>
<li><p><a class="reference internal" href="#id31" id="id148">abs</a></p></li>
<li><p><a class="reference internal" href="#id32" id="id149">neg</a></p></li>
<li><p><a class="reference internal" href="#id33" id="id150">clamp</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#vop3p-mfma-modifiers" id="id151">VOP3P MFMA Modifiers</a></p>
<ul>
<li><p><a class="reference internal" href="#cbsz" id="id152">cbsz</a></p></li>
<li><p><a class="reference internal" href="#abid" id="id153">abid</a></p></li>
<li><p><a class="reference internal" href="#blgp" id="id154">blgp</a></p></li>
<li><p><a class="reference internal" href="#amdgpu-synid-mfma-neg" id="id155">neg</a></p></li>
</ul>
</li>
</ul>
</li>
</ul>
</nav>
<section id="conventions">
<h2><a class="toc-backref" href="#id35" role="doc-backlink">Conventions</a><a class="headerlink" href="#conventions" title="Link to this heading">Â¶</a></h2>
<p>The following notation is used throughout this document:</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Notation</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>{0..N}</p></td>
<td><p>Any integer value in the range from 0 to N (inclusive).</p></td>
</tr>
<tr class="row-odd"><td><p>&lt;x&gt;</p></td>
<td><p>Syntax and meaning of <em>x</em> are explained elsewhere.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
<section id="modifiers">
<span id="amdgpu-syn-modifiers"></span><h2><a class="toc-backref" href="#id36" role="doc-backlink">Modifiers</a><a class="headerlink" href="#modifiers" title="Link to this heading">Â¶</a></h2>
<section id="ds-modifiers">
<h3><a class="toc-backref" href="#id37" role="doc-backlink">DS Modifiers</a><a class="headerlink" href="#ds-modifiers" title="Link to this heading">Â¶</a></h3>
<section id="offset0">
<span id="amdgpu-synid-ds-offset80"></span><h4><a class="toc-backref" href="#id38" role="doc-backlink">offset0</a><a class="headerlink" href="#offset0" title="Link to this heading">Â¶</a></h4>
<p>Specifies the first 8-bit offset, in bytes. The default value is 0.</p>
<p>Used with DS instructions that expect two addresses.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>offset0:{0..0xFF}</p></td>
<td><p>Specifies an unsigned 8-bit offset as a positive
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer number</span></a>
or an <a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expression</span></a>.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">offset0</span><span class="p">:</span><span class="mh">0xff</span>
<span class="n">offset0</span><span class="p">:</span><span class="mi">2</span><span class="o">-</span><span class="n">x</span>
<span class="n">offset0</span><span class="p">:</span><span class="o">-</span><span class="n">x</span><span class="o">-</span><span class="n">y</span>
</pre></div>
</div>
</section>
<section id="offset1">
<span id="amdgpu-synid-ds-offset81"></span><h4><a class="toc-backref" href="#id39" role="doc-backlink">offset1</a><a class="headerlink" href="#offset1" title="Link to this heading">Â¶</a></h4>
<p>Specifies the second 8-bit offset, in bytes. The default value is 0.</p>
<p>Used with DS instructions that expect two addresses.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>offset1:{0..0xFF}</p></td>
<td><p>Specifies an unsigned 8-bit offset as a positive
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer number</span></a>
or an <a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expression</span></a>.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">offset1</span><span class="p">:</span><span class="mh">0xff</span>
<span class="n">offset1</span><span class="p">:</span><span class="mi">2</span><span class="o">-</span><span class="n">x</span>
<span class="n">offset1</span><span class="p">:</span><span class="o">-</span><span class="n">x</span><span class="o">-</span><span class="n">y</span>
</pre></div>
</div>
</section>
<section id="offset">
<span id="amdgpu-synid-ds-offset16"></span><h4><a class="toc-backref" href="#id40" role="doc-backlink">offset</a><a class="headerlink" href="#offset" title="Link to this heading">Â¶</a></h4>
<p>Specifies a 16-bit offset, in bytes. The default value is 0.</p>
<p>Used with DS instructions that expect a single address.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>offset:{0..0xFFFF}</p></td>
<td><p>Specifies an unsigned 16-bit offset as a positive
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer number</span></a>
or an <a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expression</span></a>.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">offset</span><span class="p">:</span><span class="mi">65535</span>
<span class="n">offset</span><span class="p">:</span><span class="mh">0xffff</span>
<span class="n">offset</span><span class="p">:</span><span class="o">-</span><span class="n">x</span><span class="o">-</span><span class="n">y</span>
</pre></div>
</div>
</section>
<section id="swizzle-pattern">
<span id="amdgpu-synid-sw-offset16"></span><h4><a class="toc-backref" href="#id41" role="doc-backlink">swizzle pattern</a><a class="headerlink" href="#swizzle-pattern" title="Link to this heading">Â¶</a></h4>
<p>This is a special modifier that may be used with <em>ds_swizzle_b32</em> instruction only.
It specifies a swizzle pattern in numeric or symbolic form. The default value is 0.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>offset:{0..0xFFFF}</p></td>
<td><p>Specifies a 16-bit swizzle pattern.</p></td>
</tr>
<tr class="row-odd"><td><p>offset:swizzle(QUAD_PERM,{0..3},{0..3},{0..3},{0..3})</p></td>
<td><p>Specifies a quad permute mode pattern</p>
<p>Each number is a lane <em>id</em>.</p>
</td>
</tr>
<tr class="row-even"><td><p>offset:swizzle(BITMASK_PERM, â&lt;mask&gt;â)</p></td>
<td><p>Specifies a bitmask permute mode pattern.</p>
<p>The pattern converts a 5-bit lane <em>id</em> to another
lane <em>id</em> with which the lane interacts.</p>
<p>The <em>mask</em> is a 5-character sequence which
specifies how to transform the bits of the
lane <em>id</em>.</p>
<p>The following characters are allowed:</p>
<ul class="simple">
<li><p>â0â - set bit to 0.</p></li>
<li><p>â1â - set bit to 1.</p></li>
<li><p>âpâ - preserve bit.</p></li>
<li><p>âiâ - inverse bit.</p></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>offset:swizzle(BROADCAST,{2..32},{0..N})</p></td>
<td><p>Specifies a broadcast mode.</p>
<p>Broadcasts the value of any particular lane to
all lanes in its group.</p>
<p>The first numeric parameter is a group
size and must be equal to 2, 4, 8, 16 or 32.</p>
<p>The second numeric parameter is an index of the
lane being broadcast.</p>
<p>The index must not exceed group size.</p>
</td>
</tr>
<tr class="row-even"><td><p>offset:swizzle(SWAP,{1..16})</p></td>
<td><p>Specifies a swap mode.</p>
<p>Swaps the neighboring groups of
1, 2, 4, 8 or 16 lanes.</p>
</td>
</tr>
<tr class="row-odd"><td><p>offset:swizzle(REVERSE,{2..32})</p></td>
<td><p>Specifies a reverse mode.</p>
<p>Reverses the lanes for groups of 2, 4, 8, 16 or 32 lanes.</p>
</td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Note: numeric values may be specified as either
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer numbers</span></a> or
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expressions</span></a>.</p>
<p>Examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">offset</span><span class="p">:</span><span class="mi">255</span>
<span class="n">offset</span><span class="p">:</span><span class="mh">0xffff</span>
<span class="n">offset</span><span class="p">:</span><span class="n">swizzle</span><span class="p">(</span><span class="n">QUAD_PERM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">)</span>
<span class="n">offset</span><span class="p">:</span><span class="n">swizzle</span><span class="p">(</span><span class="n">BITMASK_PERM</span><span class="p">,</span> <span class="s2">&quot;01pi0&quot;</span><span class="p">)</span>
<span class="n">offset</span><span class="p">:</span><span class="n">swizzle</span><span class="p">(</span><span class="n">BROADCAST</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span>
<span class="n">offset</span><span class="p">:</span><span class="n">swizzle</span><span class="p">(</span><span class="n">SWAP</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span>
<span class="n">offset</span><span class="p">:</span><span class="n">swizzle</span><span class="p">(</span><span class="n">REVERSE</span><span class="p">,</span> <span class="mi">30</span> <span class="o">+</span> <span class="mi">2</span><span class="p">)</span>
</pre></div>
</div>
</section>
<section id="gds">
<span id="amdgpu-synid-gds"></span><h4><a class="toc-backref" href="#id42" role="doc-backlink">gds</a><a class="headerlink" href="#gds" title="Link to this heading">Â¶</a></h4>
<p>Specifies whether to use GDS or LDS memory (LDS is the default).</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>gds</p></td>
<td><p>Use GDS memory.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
</section>
<section id="exp-modifiers">
<h3><a class="toc-backref" href="#id43" role="doc-backlink">EXP Modifiers</a><a class="headerlink" href="#exp-modifiers" title="Link to this heading">Â¶</a></h3>
<section id="done">
<span id="amdgpu-synid-done"></span><h4><a class="toc-backref" href="#id44" role="doc-backlink">done</a><a class="headerlink" href="#done" title="Link to this heading">Â¶</a></h4>
<p>Specifies if this is the last export from the shader to the target. By default,
an <em>export</em> instruction does not finish an export sequence.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>done</p></td>
<td><p>Indicates the last export operation.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
<section id="compr">
<span id="amdgpu-synid-compr"></span><h4><a class="toc-backref" href="#id45" role="doc-backlink">compr</a><a class="headerlink" href="#compr" title="Link to this heading">Â¶</a></h4>
<p>Indicates if the data is compressed (data is not compressed by default).</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>compr</p></td>
<td><p>Data is compressed.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
<section id="vm">
<span id="amdgpu-synid-vm"></span><h4><a class="toc-backref" href="#id46" role="doc-backlink">vm</a><a class="headerlink" href="#vm" title="Link to this heading">Â¶</a></h4>
<p>Specifies if the <a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-exec"><span class="std std-ref">exec</span></a> mask is valid for this <em>export</em> instruction
(the mask is not valid by default).</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>vm</p></td>
<td><p>Set the flag indicating a valid
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-exec"><span class="std std-ref">exec</span></a> mask.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
<section id="row-en">
<span id="amdgpu-synid-row-en"></span><h4><a class="toc-backref" href="#id47" role="doc-backlink">row_en</a><a class="headerlink" href="#row-en" title="Link to this heading">Â¶</a></h4>
<p>Specifies whether to export one row or multiple rows of data.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>row_en</p></td>
<td><p>Export multiple rows using row index from M0.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
</section>
<section id="flat-modifiers">
<h3><a class="toc-backref" href="#id48" role="doc-backlink">FLAT Modifiers</a><a class="headerlink" href="#flat-modifiers" title="Link to this heading">Â¶</a></h3>
<section id="offset12">
<span id="amdgpu-synid-flat-offset12"></span><h4><a class="toc-backref" href="#id49" role="doc-backlink">offset12</a><a class="headerlink" href="#offset12" title="Link to this heading">Â¶</a></h4>
<p>Specifies an immediate unsigned 12-bit offset, in bytes. The default value is 0.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>offset:{0..4095}</p></td>
<td><p>Specifies a 12-bit unsigned offset as a positive
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer number</span></a>
or an <a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expression</span></a>.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">offset</span><span class="p">:</span><span class="mi">4095</span>
<span class="n">offset</span><span class="p">:</span><span class="n">x</span><span class="o">-</span><span class="mh">0xff</span>
</pre></div>
</div>
</section>
<section id="offset13s">
<span id="amdgpu-synid-flat-offset13s"></span><h4><a class="toc-backref" href="#id50" role="doc-backlink">offset13s</a><a class="headerlink" href="#offset13s" title="Link to this heading">Â¶</a></h4>
<p>Specifies an immediate signed 13-bit offset, in bytes. The default value is 0.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>offset:{-4096..4095}</p></td>
<td><p>Specifies a 13-bit signed offset as an
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer number</span></a>
or an <a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expression</span></a>.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">offset</span><span class="p">:</span><span class="o">-</span><span class="mi">4000</span>
<span class="n">offset</span><span class="p">:</span><span class="mh">0x10</span>
<span class="n">offset</span><span class="p">:</span><span class="o">-</span><span class="n">x</span>
</pre></div>
</div>
</section>
<section id="offset12s">
<span id="amdgpu-synid-flat-offset12s"></span><h4><a class="toc-backref" href="#id51" role="doc-backlink">offset12s</a><a class="headerlink" href="#offset12s" title="Link to this heading">Â¶</a></h4>
<p>Specifies an immediate signed 12-bit offset, in bytes. The default value is 0.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>offset:{-2048..2047}</p></td>
<td><p>Specifies a 12-bit signed offset as an
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer number</span></a>
or an <a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expression</span></a>.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">offset</span><span class="p">:</span><span class="o">-</span><span class="mi">2000</span>
<span class="n">offset</span><span class="p">:</span><span class="mh">0x10</span>
<span class="n">offset</span><span class="p">:</span><span class="o">-</span><span class="n">x</span><span class="o">+</span><span class="n">y</span>
</pre></div>
</div>
</section>
<section id="offset11">
<span id="amdgpu-synid-flat-offset11"></span><h4><a class="toc-backref" href="#id52" role="doc-backlink">offset11</a><a class="headerlink" href="#offset11" title="Link to this heading">Â¶</a></h4>
<p>Specifies an immediate unsigned 11-bit offset, in bytes. The default value is 0.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>offset:{0..2047}</p></td>
<td><p>Specifies an 11-bit unsigned offset as a positive
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer number</span></a>
or an <a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expression</span></a>.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">offset</span><span class="p">:</span><span class="mi">2047</span>
<span class="n">offset</span><span class="p">:</span><span class="n">x</span><span class="o">+</span><span class="mh">0xff</span>
</pre></div>
</div>
</section>
<section id="dlc">
<h4><a class="toc-backref" href="#id53" role="doc-backlink">dlc</a><a class="headerlink" href="#dlc" title="Link to this heading">Â¶</a></h4>
<p>See a description <a class="reference internal" href="#amdgpu-synid-dlc"><span class="std std-ref">here</span></a>.</p>
</section>
<section id="glc">
<h4><a class="toc-backref" href="#id54" role="doc-backlink">glc</a><a class="headerlink" href="#glc" title="Link to this heading">Â¶</a></h4>
<p>See a description <a class="reference internal" href="#amdgpu-synid-glc"><span class="std std-ref">here</span></a>.</p>
</section>
<section id="lds">
<h4><a class="toc-backref" href="#id55" role="doc-backlink">lds</a><a class="headerlink" href="#lds" title="Link to this heading">Â¶</a></h4>
<p>See a description <a class="reference internal" href="#amdgpu-synid-lds"><span class="std std-ref">here</span></a>.</p>
</section>
<section id="slc">
<h4><a class="toc-backref" href="#id56" role="doc-backlink">slc</a><a class="headerlink" href="#slc" title="Link to this heading">Â¶</a></h4>
<p>See a description <a class="reference internal" href="#amdgpu-synid-slc"><span class="std std-ref">here</span></a>.</p>
</section>
<section id="tfe">
<h4><a class="toc-backref" href="#id57" role="doc-backlink">tfe</a><a class="headerlink" href="#tfe" title="Link to this heading">Â¶</a></h4>
<p>See a description <a class="reference internal" href="#amdgpu-synid-tfe"><span class="std std-ref">here</span></a>.</p>
</section>
<section id="nv">
<h4><a class="toc-backref" href="#id58" role="doc-backlink">nv</a><a class="headerlink" href="#nv" title="Link to this heading">Â¶</a></h4>
<p>See a description <a class="reference internal" href="#amdgpu-synid-nv"><span class="std std-ref">here</span></a>.</p>
</section>
<section id="sc0">
<h4><a class="toc-backref" href="#id59" role="doc-backlink">sc0</a><a class="headerlink" href="#sc0" title="Link to this heading">Â¶</a></h4>
<p>See a description <a class="reference internal" href="#amdgpu-synid-sc0"><span class="std std-ref">here</span></a>.</p>
</section>
<section id="sc1">
<h4><a class="toc-backref" href="#id60" role="doc-backlink">sc1</a><a class="headerlink" href="#sc1" title="Link to this heading">Â¶</a></h4>
<p>See a description <a class="reference internal" href="#amdgpu-synid-sc1"><span class="std std-ref">here</span></a>.</p>
</section>
<section id="nt">
<h4><a class="toc-backref" href="#id61" role="doc-backlink">nt</a><a class="headerlink" href="#nt" title="Link to this heading">Â¶</a></h4>
<p>See a description <a class="reference internal" href="#amdgpu-synid-nt"><span class="std std-ref">here</span></a>.</p>
</section>
</section>
<section id="mimg-modifiers">
<h3><a class="toc-backref" href="#id62" role="doc-backlink">MIMG Modifiers</a><a class="headerlink" href="#mimg-modifiers" title="Link to this heading">Â¶</a></h3>
<section id="dmask">
<span id="amdgpu-synid-dmask"></span><h4><a class="toc-backref" href="#id63" role="doc-backlink">dmask</a><a class="headerlink" href="#dmask" title="Link to this heading">Â¶</a></h4>
<p>Specifies which channels (image components) are used by the operation.
By default, no channels are used.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>dmask:{0..15}</p></td>
<td><p>Specifies image channels as a positive
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer number</span></a>
or an <a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expression</span></a>.</p>
<p>Each bit corresponds to one of 4 image components (RGBA).</p>
<p>If the specified bit value is 0, the image component is not used,
while value 1 means that the component is used.</p>
</td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>This modifier has some limitations depending on the instruction kind:</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Instruction Kind</p></th>
<th class="head"><p>Valid dmask Values</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>32-bit atomic <em>cmpswap</em></p></td>
<td><p>0x3</p></td>
</tr>
<tr class="row-odd"><td><p>32-bit atomic instructions except for <em>cmpswap</em></p></td>
<td><p>0x1</p></td>
</tr>
<tr class="row-even"><td><p>64-bit atomic <em>cmpswap</em></p></td>
<td><p>0xF</p></td>
</tr>
<tr class="row-odd"><td><p>64-bit atomic instructions except for <em>cmpswap</em></p></td>
<td><p>0x3</p></td>
</tr>
<tr class="row-even"><td><p><em>gather4</em></p></td>
<td><p>0x1, 0x2, 0x4, 0x8</p></td>
</tr>
<tr class="row-odd"><td><p>GFX11+ <em>msaa_load</em></p></td>
<td><p>0x1, 0x2, 0x4, 0x8</p></td>
</tr>
<tr class="row-even"><td><p>Other instructions</p></td>
<td><p>any value</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">dmask</span><span class="p">:</span><span class="mh">0xf</span>
<span class="n">dmask</span><span class="p">:</span><span class="mb">0b1111</span>
<span class="n">dmask</span><span class="p">:</span><span class="n">x</span><span class="o">|</span><span class="n">y</span><span class="o">|</span><span class="n">z</span>
</pre></div>
</div>
</section>
<section id="unorm">
<span id="amdgpu-synid-unorm"></span><h4><a class="toc-backref" href="#id64" role="doc-backlink">unorm</a><a class="headerlink" href="#unorm" title="Link to this heading">Â¶</a></h4>
<p>Specifies whether the address is normalized or not (the address is normalized by default).</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>unorm</p></td>
<td><p>Force the address to be not normalized.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
<section id="id1">
<h4><a class="toc-backref" href="#id65" role="doc-backlink">glc</a><a class="headerlink" href="#id1" title="Link to this heading">Â¶</a></h4>
<p>See a description <a class="reference internal" href="#amdgpu-synid-glc"><span class="std std-ref">here</span></a>.</p>
</section>
<section id="id2">
<h4><a class="toc-backref" href="#id66" role="doc-backlink">slc</a><a class="headerlink" href="#id2" title="Link to this heading">Â¶</a></h4>
<p>See a description <a class="reference internal" href="#amdgpu-synid-slc"><span class="std std-ref">here</span></a>.</p>
</section>
<section id="r128">
<span id="amdgpu-synid-r128"></span><h4><a class="toc-backref" href="#id67" role="doc-backlink">r128</a><a class="headerlink" href="#r128" title="Link to this heading">Â¶</a></h4>
<p>Specifies texture resource size. The default size is 256 bits.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>r128</p></td>
<td><p>Specifies 128 bits texture resource size.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<div class="admonition warning">
<p class="admonition-title">Warning</p>
<p>Using this modifier shall decrease <em>rsrc</em> operand size from 8 to 4 dwords, but assembler does not currently support this feature.</p>
</div>
</section>
<section id="id3">
<h4><a class="toc-backref" href="#id68" role="doc-backlink">tfe</a><a class="headerlink" href="#id3" title="Link to this heading">Â¶</a></h4>
<p>See a description <a class="reference internal" href="#amdgpu-synid-tfe"><span class="std std-ref">here</span></a>.</p>
</section>
<section id="lwe">
<span id="amdgpu-synid-lwe"></span><h4><a class="toc-backref" href="#id69" role="doc-backlink">lwe</a><a class="headerlink" href="#lwe" title="Link to this heading">Â¶</a></h4>
<p>Specifies LOD warning status (LOD warning is disabled by default).</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>lwe</p></td>
<td><p>Enables LOD warning.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
<section id="da">
<span id="amdgpu-synid-da"></span><h4><a class="toc-backref" href="#id70" role="doc-backlink">da</a><a class="headerlink" href="#da" title="Link to this heading">Â¶</a></h4>
<p>Specifies if an array index must be sent to TA. By default, the array index is not sent.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>da</p></td>
<td><p>Send an array index to TA.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
<section id="d16">
<span id="amdgpu-synid-d16"></span><h4><a class="toc-backref" href="#id71" role="doc-backlink">d16</a><a class="headerlink" href="#d16" title="Link to this heading">Â¶</a></h4>
<p>Specifies data size: 16 or 32 bits (32 bits by default).</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>d16</p></td>
<td><p>Enables 16-bits data mode.</p>
<p>On loads, convert data in memory to 16-bit
format before storing it in VGPRs.</p>
<p>For stores, convert 16-bit data in VGPRs to
32 bits before writing the values to memory.</p>
<p>Note that GFX8.0 does not support data packing.
Each 16-bit data element occupies 1 VGPR.</p>
<p>GFX8.1 and GFX9+ support data packing.
Each pair of 16-bit data elements
occupies 1 VGPR.</p>
</td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
<section id="a16">
<span id="amdgpu-synid-a16"></span><h4><a class="toc-backref" href="#id72" role="doc-backlink">a16</a><a class="headerlink" href="#a16" title="Link to this heading">Â¶</a></h4>
<p>Specifies the size of image address components: 16 or 32 bits (32 bits by default).</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>a16</p></td>
<td><p>Enables 16-bits image address components.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
<section id="dim">
<span id="amdgpu-synid-dim"></span><h4><a class="toc-backref" href="#id73" role="doc-backlink">dim</a><a class="headerlink" href="#dim" title="Link to this heading">Â¶</a></h4>
<p>Specifies surface dimension. This is a mandatory modifier. There is no default value.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>dim:1D</p></td>
<td><p>One-dimensional image.</p></td>
</tr>
<tr class="row-odd"><td><p>dim:2D</p></td>
<td><p>Two-dimensional image.</p></td>
</tr>
<tr class="row-even"><td><p>dim:3D</p></td>
<td><p>Three-dimensional image.</p></td>
</tr>
<tr class="row-odd"><td><p>dim:CUBE</p></td>
<td><p>Cubemap array.</p></td>
</tr>
<tr class="row-even"><td><p>dim:1D_ARRAY</p></td>
<td><p>One-dimensional image array.</p></td>
</tr>
<tr class="row-odd"><td><p>dim:2D_ARRAY</p></td>
<td><p>Two-dimensional image array.</p></td>
</tr>
<tr class="row-even"><td><p>dim:2D_MSAA</p></td>
<td><p>Two-dimensional multi-sample auto-aliasing image.</p></td>
</tr>
<tr class="row-odd"><td><p>dim:2D_MSAA_ARRAY</p></td>
<td><p>Two-dimensional multi-sample auto-aliasing image array.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>The following table defines an alternative syntax which is supported
for compatibility with SP3 assembler:</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>dim:SQ_RSRC_IMG_1D</p></td>
<td><p>One-dimensional image.</p></td>
</tr>
<tr class="row-odd"><td><p>dim:SQ_RSRC_IMG_2D</p></td>
<td><p>Two-dimensional image.</p></td>
</tr>
<tr class="row-even"><td><p>dim:SQ_RSRC_IMG_3D</p></td>
<td><p>Three-dimensional image.</p></td>
</tr>
<tr class="row-odd"><td><p>dim:SQ_RSRC_IMG_CUBE</p></td>
<td><p>Cubemap array.</p></td>
</tr>
<tr class="row-even"><td><p>dim:SQ_RSRC_IMG_1D_ARRAY</p></td>
<td><p>One-dimensional image array.</p></td>
</tr>
<tr class="row-odd"><td><p>dim:SQ_RSRC_IMG_2D_ARRAY</p></td>
<td><p>Two-dimensional image array.</p></td>
</tr>
<tr class="row-even"><td><p>dim:SQ_RSRC_IMG_2D_MSAA</p></td>
<td><p>Two-dimensional multi-sample auto-aliasing image.</p></td>
</tr>
<tr class="row-odd"><td><p>dim:SQ_RSRC_IMG_2D_MSAA_ARRAY</p></td>
<td><p>Two-dimensional multi-sample auto-aliasing image array.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
<section id="id4">
<h4><a class="toc-backref" href="#id74" role="doc-backlink">dlc</a><a class="headerlink" href="#id4" title="Link to this heading">Â¶</a></h4>
<p>See a description <a class="reference internal" href="#amdgpu-synid-dlc"><span class="std std-ref">here</span></a>.</p>
</section>
</section>
<section id="miscellaneous-modifiers">
<h3><a class="toc-backref" href="#id75" role="doc-backlink">Miscellaneous Modifiers</a><a class="headerlink" href="#miscellaneous-modifiers" title="Link to this heading">Â¶</a></h3>
<section id="amdgpu-synid-dlc">
<span id="id5"></span><h4><a class="toc-backref" href="#id76" role="doc-backlink">dlc</a><a class="headerlink" href="#amdgpu-synid-dlc" title="Link to this heading">Â¶</a></h4>
<p>Controls device level cache policy for memory operations. Used for synchronization.
When specified, forces operation to bypass device level cache, making the operation device
level coherent. By default, instructions use device level cache.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>dlc</p></td>
<td><p>Bypass device level cache.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
<section id="amdgpu-synid-glc">
<span id="id6"></span><h4><a class="toc-backref" href="#id77" role="doc-backlink">glc</a><a class="headerlink" href="#amdgpu-synid-glc" title="Link to this heading">Â¶</a></h4>
<p>For atomic opcodes, this modifier indicates that the instruction returns the value from memory
before the operation. For other opcodes, it is used together with <a class="reference internal" href="#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
to specify cache policy.</p>
<p>The default value is off (0).</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>glc</p></td>
<td><p>Set glc bit to 1.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
<section id="amdgpu-synid-lds">
<span id="id7"></span><h4><a class="toc-backref" href="#id78" role="doc-backlink">lds</a><a class="headerlink" href="#amdgpu-synid-lds" title="Link to this heading">Â¶</a></h4>
<p>Specifies where to store the result: VGPRs or LDS (VGPRs by default).</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>lds</p></td>
<td><p>Store the result in LDS.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
<section id="amdgpu-synid-nv">
<span id="id8"></span><h4><a class="toc-backref" href="#id79" role="doc-backlink">nv</a><a class="headerlink" href="#amdgpu-synid-nv" title="Link to this heading">Â¶</a></h4>
<p>Specifies if the instruction is operating on non-volatile memory.
By default, memory is volatile.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>nv</p></td>
<td><p>Indicates that the instruction operates on
non-volatile memory.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
<section id="amdgpu-synid-slc">
<span id="id9"></span><h4><a class="toc-backref" href="#id80" role="doc-backlink">slc</a><a class="headerlink" href="#amdgpu-synid-slc" title="Link to this heading">Â¶</a></h4>
<p>Controls behavior of L2 cache. The default value is off (0).</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>slc</p></td>
<td><p>Set slc bit to 1.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
<section id="amdgpu-synid-tfe">
<span id="id10"></span><h4><a class="toc-backref" href="#id81" role="doc-backlink">tfe</a><a class="headerlink" href="#amdgpu-synid-tfe" title="Link to this heading">Â¶</a></h4>
<p>Controls access to partially resident textures. The default value is off (0).</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>tfe</p></td>
<td><p>Set tfe bit to 1.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
<section id="amdgpu-synid-sc0">
<span id="id11"></span><h4><a class="toc-backref" href="#id82" role="doc-backlink">sc0</a><a class="headerlink" href="#amdgpu-synid-sc0" title="Link to this heading">Â¶</a></h4>
<p>For atomic opcodes, this modifier indicates that the instruction returns the value from memory
before the operation. For other opcodes, it is used together with <a class="reference internal" href="#amdgpu-synid-sc1"><span class="std std-ref">sc1</span></a>
to specify cache policy.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>sc0</p></td>
<td><p>Set sc0 bit to 1.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
<section id="amdgpu-synid-sc1">
<span id="id12"></span><h4><a class="toc-backref" href="#id83" role="doc-backlink">sc1</a><a class="headerlink" href="#amdgpu-synid-sc1" title="Link to this heading">Â¶</a></h4>
<p>This modifier is used together with <a class="reference internal" href="#amdgpu-synid-sc0"><span class="std std-ref">sc0</span></a> to specify cache
policy.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>sc1</p></td>
<td><p>Set sc1 bit to 1.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
<section id="amdgpu-synid-nt">
<span id="id13"></span><h4><a class="toc-backref" href="#id84" role="doc-backlink">nt</a><a class="headerlink" href="#amdgpu-synid-nt" title="Link to this heading">Â¶</a></h4>
<p>Indicates an operation with non-temporal data.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>nt</p></td>
<td><p>Set nt bit to 1.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
</section>
<section id="mubuf-mtbuf-modifiers">
<h3><a class="toc-backref" href="#id85" role="doc-backlink">MUBUF/MTBUF Modifiers</a><a class="headerlink" href="#mubuf-mtbuf-modifiers" title="Link to this heading">Â¶</a></h3>
<section id="amdgpu-synid-idxen">
<span id="idxen"></span><h4><a class="toc-backref" href="#id86" role="doc-backlink">idxen</a><a class="headerlink" href="#amdgpu-synid-idxen" title="Link to this heading">Â¶</a></h4>
<p>Specifies whether address components include an index. By default, the index is not used.</p>
<p>May be used together with <a class="reference internal" href="#amdgpu-synid-offen"><span class="std std-ref">offen</span></a>.</p>
<p>Cannot be used with <a class="reference internal" href="#amdgpu-synid-addr64"><span class="std std-ref">addr64</span></a>.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>idxen</p></td>
<td><p>Address components include an index.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
<section id="offen">
<span id="amdgpu-synid-offen"></span><h4><a class="toc-backref" href="#id87" role="doc-backlink">offen</a><a class="headerlink" href="#offen" title="Link to this heading">Â¶</a></h4>
<p>Specifies whether address components include an offset. By default, the offset is not used.</p>
<p>May be used together with <a class="reference internal" href="#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a>.</p>
<p>Cannot be used with <a class="reference internal" href="#amdgpu-synid-addr64"><span class="std std-ref">addr64</span></a>.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>offen</p></td>
<td><p>Address components include an offset.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
<section id="addr64">
<span id="amdgpu-synid-addr64"></span><h4><a class="toc-backref" href="#id88" role="doc-backlink">addr64</a><a class="headerlink" href="#addr64" title="Link to this heading">Â¶</a></h4>
<p>Specifies whether a 64-bit address is used. By default, no address is used.</p>
<p>Cannot be used with <a class="reference internal" href="#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> and
<a class="reference internal" href="#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> modifiers.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>addr64</p></td>
<td><p>A 64-bit address is used.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
<section id="amdgpu-synid-buf-offset12">
<span id="id14"></span><h4><a class="toc-backref" href="#id89" role="doc-backlink">offset12</a><a class="headerlink" href="#amdgpu-synid-buf-offset12" title="Link to this heading">Â¶</a></h4>
<p>Specifies an immediate unsigned 12-bit offset, in bytes. The default value is 0.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>offset:{0..0xFFF}</p></td>
<td><p>Specifies a 12-bit unsigned offset as a positive
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer number</span></a>
or an <a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expression</span></a>.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">offset</span><span class="p">:</span><span class="n">x</span><span class="o">+</span><span class="n">y</span>
<span class="n">offset</span><span class="p">:</span><span class="mh">0x10</span>
</pre></div>
</div>
</section>
<section id="id15">
<h4><a class="toc-backref" href="#id90" role="doc-backlink">glc</a><a class="headerlink" href="#id15" title="Link to this heading">Â¶</a></h4>
<p>See a description <a class="reference internal" href="#amdgpu-synid-glc"><span class="std std-ref">here</span></a>.</p>
</section>
<section id="id16">
<h4><a class="toc-backref" href="#id91" role="doc-backlink">slc</a><a class="headerlink" href="#id16" title="Link to this heading">Â¶</a></h4>
<p>See a description <a class="reference internal" href="#amdgpu-synid-slc"><span class="std std-ref">here</span></a>.</p>
</section>
<section id="id17">
<h4><a class="toc-backref" href="#id92" role="doc-backlink">lds</a><a class="headerlink" href="#id17" title="Link to this heading">Â¶</a></h4>
<p>See a description <a class="reference internal" href="#amdgpu-synid-lds"><span class="std std-ref">here</span></a>.</p>
</section>
<section id="id18">
<h4><a class="toc-backref" href="#id93" role="doc-backlink">dlc</a><a class="headerlink" href="#id18" title="Link to this heading">Â¶</a></h4>
<p>See a description <a class="reference internal" href="#amdgpu-synid-dlc"><span class="std std-ref">here</span></a>.</p>
</section>
<section id="id19">
<h4><a class="toc-backref" href="#id94" role="doc-backlink">tfe</a><a class="headerlink" href="#id19" title="Link to this heading">Â¶</a></h4>
<p>See a description <a class="reference internal" href="#amdgpu-synid-tfe"><span class="std std-ref">here</span></a>.</p>
</section>
<section id="fmt">
<span id="amdgpu-synid-fmt"></span><h4><a class="toc-backref" href="#id95" role="doc-backlink">fmt</a><a class="headerlink" href="#fmt" title="Link to this heading">Â¶</a></h4>
<p>Specifies data and numeric formats used by the operation.
The default numeric format is BUF_NUM_FORMAT_UNORM.
The default data format is BUF_DATA_FORMAT_8.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>format:{0..127}</p></td>
<td><p>Use a format specified as either an
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer number</span></a> or an
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expression</span></a>.</p></td>
</tr>
<tr class="row-odd"><td><p>format:[&lt;data format&gt;]</p></td>
<td><p>Use the specified data format and
default numeric format.</p></td>
</tr>
<tr class="row-even"><td><p>format:[&lt;numeric format&gt;]</p></td>
<td><p>Use the specified numeric format and
default data format.</p></td>
</tr>
<tr class="row-odd"><td><p>format:[&lt;data format&gt;,&lt;numeric format&gt;]</p></td>
<td><p>Use the specified data and numeric formats.</p></td>
</tr>
<tr class="row-even"><td><p>format:[&lt;numeric format&gt;,&lt;data format&gt;]</p></td>
<td><p>Use the specified data and numeric formats.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p id="amdgpu-synid-format-data">Supported data formats are defined in the following table:</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Note</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>BUF_DATA_FORMAT_INVALID</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_DATA_FORMAT_8</p></td>
<td><p>The default value.</p></td>
</tr>
<tr class="row-even"><td><p>BUF_DATA_FORMAT_16</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_DATA_FORMAT_8_8</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_DATA_FORMAT_32</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_DATA_FORMAT_16_16</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_DATA_FORMAT_10_11_11</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_DATA_FORMAT_11_11_10</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_DATA_FORMAT_10_10_10_2</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_DATA_FORMAT_2_10_10_10</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_DATA_FORMAT_8_8_8_8</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_DATA_FORMAT_32_32</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_DATA_FORMAT_16_16_16_16</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_DATA_FORMAT_32_32_32</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_DATA_FORMAT_32_32_32_32</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_DATA_FORMAT_RESERVED_15</p></td>
<td></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p id="amdgpu-synid-format-num">Supported numeric formats are defined below:</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Note</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>BUF_NUM_FORMAT_UNORM</p></td>
<td><p>The default value.</p></td>
</tr>
<tr class="row-odd"><td><p>BUF_NUM_FORMAT_SNORM</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_NUM_FORMAT_USCALED</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_NUM_FORMAT_SSCALED</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_NUM_FORMAT_UINT</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_NUM_FORMAT_SINT</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_NUM_FORMAT_SNORM_OGL</p></td>
<td><p>GFX7 only.</p></td>
</tr>
<tr class="row-odd"><td><p>BUF_NUM_FORMAT_RESERVED_6</p></td>
<td><p>GFX8 and GFX9 only.</p></td>
</tr>
<tr class="row-even"><td><p>BUF_NUM_FORMAT_FLOAT</p></td>
<td></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="nb">format</span><span class="p">:</span><span class="mi">0</span>
<span class="nb">format</span><span class="p">:</span><span class="mi">127</span>
<span class="nb">format</span><span class="p">:[</span><span class="n">BUF_DATA_FORMAT_16</span><span class="p">]</span>
<span class="nb">format</span><span class="p">:[</span><span class="n">BUF_DATA_FORMAT_16</span><span class="p">,</span><span class="n">BUF_NUM_FORMAT_SSCALED</span><span class="p">]</span>
<span class="nb">format</span><span class="p">:[</span><span class="n">BUF_NUM_FORMAT_FLOAT</span><span class="p">]</span>
</pre></div>
</div>
</section>
<section id="ufmt">
<span id="amdgpu-synid-ufmt"></span><h4><a class="toc-backref" href="#id96" role="doc-backlink">ufmt</a><a class="headerlink" href="#ufmt" title="Link to this heading">Â¶</a></h4>
<p>Specifies a unified format used by the operation.
The default format is BUF_FMT_8_UNORM.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>format:{0..127}</p></td>
<td><p>Use a unified format specified as either an
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer number</span></a> or an
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expression</span></a>.
Note that unified format numbers are incompatible with
format numbers used for pre-GFX10 ISA.</p></td>
</tr>
<tr class="row-odd"><td><p>format:[&lt;unified format&gt;]</p></td>
<td><p>Use the specified unified format.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Unified format is a replacement for <a class="reference internal" href="#amdgpu-synid-format-data"><span class="std std-ref">data</span></a>
and <a class="reference internal" href="#amdgpu-synid-format-num"><span class="std std-ref">numeric</span></a> formats. For compatibility with older ISA,
<a class="reference internal" href="#amdgpu-synid-fmt"><span class="std std-ref">the syntax with data and numeric formats</span></a> is still accepted
provided that the combination of formats can be mapped to a unified format.</p>
<p>Supported unified formats and equivalent combinations of data and numeric formats
are defined below:</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Unified Format Syntax</p></th>
<th class="head"><p>Equivalent Data Format</p></th>
<th class="head"><p>Equivalent Numeric Format</p></th>
<th class="head"><p>Note</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>BUF_FMT_INVALID</p></td>
<td><p>BUF_DATA_FORMAT_INVALID</p></td>
<td><p>BUF_NUM_FORMAT_UNORM</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_8_UNORM</p></td>
<td><p>BUF_DATA_FORMAT_8</p></td>
<td><p>BUF_NUM_FORMAT_UNORM</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_8_SNORM</p></td>
<td><p>BUF_DATA_FORMAT_8</p></td>
<td><p>BUF_NUM_FORMAT_SNORM</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_8_USCALED</p></td>
<td><p>BUF_DATA_FORMAT_8</p></td>
<td><p>BUF_NUM_FORMAT_USCALED</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_8_SSCALED</p></td>
<td><p>BUF_DATA_FORMAT_8</p></td>
<td><p>BUF_NUM_FORMAT_SSCALED</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_8_UINT</p></td>
<td><p>BUF_DATA_FORMAT_8</p></td>
<td><p>BUF_NUM_FORMAT_UINT</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_8_SINT</p></td>
<td><p>BUF_DATA_FORMAT_8</p></td>
<td><p>BUF_NUM_FORMAT_SINT</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_16_UNORM</p></td>
<td><p>BUF_DATA_FORMAT_16</p></td>
<td><p>BUF_NUM_FORMAT_UNORM</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_16_SNORM</p></td>
<td><p>BUF_DATA_FORMAT_16</p></td>
<td><p>BUF_NUM_FORMAT_SNORM</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_16_USCALED</p></td>
<td><p>BUF_DATA_FORMAT_16</p></td>
<td><p>BUF_NUM_FORMAT_USCALED</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_16_SSCALED</p></td>
<td><p>BUF_DATA_FORMAT_16</p></td>
<td><p>BUF_NUM_FORMAT_SSCALED</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_16_UINT</p></td>
<td><p>BUF_DATA_FORMAT_16</p></td>
<td><p>BUF_NUM_FORMAT_UINT</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_16_SINT</p></td>
<td><p>BUF_DATA_FORMAT_16</p></td>
<td><p>BUF_NUM_FORMAT_SINT</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_16_FLOAT</p></td>
<td><p>BUF_DATA_FORMAT_16</p></td>
<td><p>BUF_NUM_FORMAT_FLOAT</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_8_8_UNORM</p></td>
<td><p>BUF_DATA_FORMAT_8_8</p></td>
<td><p>BUF_NUM_FORMAT_UNORM</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_8_8_SNORM</p></td>
<td><p>BUF_DATA_FORMAT_8_8</p></td>
<td><p>BUF_NUM_FORMAT_SNORM</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_8_8_USCALED</p></td>
<td><p>BUF_DATA_FORMAT_8_8</p></td>
<td><p>BUF_NUM_FORMAT_USCALED</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_8_8_SSCALED</p></td>
<td><p>BUF_DATA_FORMAT_8_8</p></td>
<td><p>BUF_NUM_FORMAT_SSCALED</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_8_8_UINT</p></td>
<td><p>BUF_DATA_FORMAT_8_8</p></td>
<td><p>BUF_NUM_FORMAT_UINT</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_8_8_SINT</p></td>
<td><p>BUF_DATA_FORMAT_8_8</p></td>
<td><p>BUF_NUM_FORMAT_SINT</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_32_UINT</p></td>
<td><p>BUF_DATA_FORMAT_32</p></td>
<td><p>BUF_NUM_FORMAT_UINT</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_32_SINT</p></td>
<td><p>BUF_DATA_FORMAT_32</p></td>
<td><p>BUF_NUM_FORMAT_SINT</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_32_FLOAT</p></td>
<td><p>BUF_DATA_FORMAT_32</p></td>
<td><p>BUF_NUM_FORMAT_FLOAT</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_16_16_UNORM</p></td>
<td><p>BUF_DATA_FORMAT_16_16</p></td>
<td><p>BUF_NUM_FORMAT_UNORM</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_16_16_SNORM</p></td>
<td><p>BUF_DATA_FORMAT_16_16</p></td>
<td><p>BUF_NUM_FORMAT_SNORM</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_16_16_USCALED</p></td>
<td><p>BUF_DATA_FORMAT_16_16</p></td>
<td><p>BUF_NUM_FORMAT_USCALED</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_16_16_SSCALED</p></td>
<td><p>BUF_DATA_FORMAT_16_16</p></td>
<td><p>BUF_NUM_FORMAT_SSCALED</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_16_16_UINT</p></td>
<td><p>BUF_DATA_FORMAT_16_16</p></td>
<td><p>BUF_NUM_FORMAT_UINT</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_16_16_SINT</p></td>
<td><p>BUF_DATA_FORMAT_16_16</p></td>
<td><p>BUF_NUM_FORMAT_SINT</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_16_16_FLOAT</p></td>
<td><p>BUF_DATA_FORMAT_16_16</p></td>
<td><p>BUF_NUM_FORMAT_FLOAT</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_10_11_11_UNORM</p></td>
<td><p>BUF_DATA_FORMAT_10_11_11</p></td>
<td><p>BUF_NUM_FORMAT_UNORM</p></td>
<td><p>GFX10 only</p></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_10_11_11_SNORM</p></td>
<td><p>BUF_DATA_FORMAT_10_11_11</p></td>
<td><p>BUF_NUM_FORMAT_SNORM</p></td>
<td><p>GFX10 only</p></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_10_11_11_USCALED</p></td>
<td><p>BUF_DATA_FORMAT_10_11_11</p></td>
<td><p>BUF_NUM_FORMAT_USCALED</p></td>
<td><p>GFX10 only</p></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_10_11_11_SSCALED</p></td>
<td><p>BUF_DATA_FORMAT_10_11_11</p></td>
<td><p>BUF_NUM_FORMAT_SSCALED</p></td>
<td><p>GFX10 only</p></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_10_11_11_UINT</p></td>
<td><p>BUF_DATA_FORMAT_10_11_11</p></td>
<td><p>BUF_NUM_FORMAT_UINT</p></td>
<td><p>GFX10 only</p></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_10_11_11_SINT</p></td>
<td><p>BUF_DATA_FORMAT_10_11_11</p></td>
<td><p>BUF_NUM_FORMAT_SINT</p></td>
<td><p>GFX10 only</p></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_10_11_11_FLOAT</p></td>
<td><p>BUF_DATA_FORMAT_10_11_11</p></td>
<td><p>BUF_NUM_FORMAT_FLOAT</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_11_11_10_UNORM</p></td>
<td><p>BUF_DATA_FORMAT_11_11_10</p></td>
<td><p>BUF_NUM_FORMAT_UNORM</p></td>
<td><p>GFX10 only</p></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_11_11_10_SNORM</p></td>
<td><p>BUF_DATA_FORMAT_11_11_10</p></td>
<td><p>BUF_NUM_FORMAT_SNORM</p></td>
<td><p>GFX10 only</p></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_11_11_10_USCALED</p></td>
<td><p>BUF_DATA_FORMAT_11_11_10</p></td>
<td><p>BUF_NUM_FORMAT_USCALED</p></td>
<td><p>GFX10 only</p></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_11_11_10_SSCALED</p></td>
<td><p>BUF_DATA_FORMAT_11_11_10</p></td>
<td><p>BUF_NUM_FORMAT_SSCALED</p></td>
<td><p>GFX10 only</p></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_11_11_10_UINT</p></td>
<td><p>BUF_DATA_FORMAT_11_11_10</p></td>
<td><p>BUF_NUM_FORMAT_UINT</p></td>
<td><p>GFX10 only</p></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_11_11_10_SINT</p></td>
<td><p>BUF_DATA_FORMAT_11_11_10</p></td>
<td><p>BUF_NUM_FORMAT_SINT</p></td>
<td><p>GFX10 only</p></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_11_11_10_FLOAT</p></td>
<td><p>BUF_DATA_FORMAT_11_11_10</p></td>
<td><p>BUF_NUM_FORMAT_FLOAT</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_10_10_10_2_UNORM</p></td>
<td><p>BUF_DATA_FORMAT_10_10_10_2</p></td>
<td><p>BUF_NUM_FORMAT_UNORM</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_10_10_10_2_SNORM</p></td>
<td><p>BUF_DATA_FORMAT_10_10_10_2</p></td>
<td><p>BUF_NUM_FORMAT_SNORM</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_10_10_10_2_USCALED</p></td>
<td><p>BUF_DATA_FORMAT_10_10_10_2</p></td>
<td><p>BUF_NUM_FORMAT_USCALED</p></td>
<td><p>GFX10 only</p></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_10_10_10_2_SSCALED</p></td>
<td><p>BUF_DATA_FORMAT_10_10_10_2</p></td>
<td><p>BUF_NUM_FORMAT_SSCALED</p></td>
<td><p>GFX10 only</p></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_10_10_10_2_UINT</p></td>
<td><p>BUF_DATA_FORMAT_10_10_10_2</p></td>
<td><p>BUF_NUM_FORMAT_UINT</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_10_10_10_2_SINT</p></td>
<td><p>BUF_DATA_FORMAT_10_10_10_2</p></td>
<td><p>BUF_NUM_FORMAT_SINT</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_2_10_10_10_UNORM</p></td>
<td><p>BUF_DATA_FORMAT_2_10_10_10</p></td>
<td><p>BUF_NUM_FORMAT_UNORM</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_2_10_10_10_SNORM</p></td>
<td><p>BUF_DATA_FORMAT_2_10_10_10</p></td>
<td><p>BUF_NUM_FORMAT_SNORM</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_2_10_10_10_USCALED</p></td>
<td><p>BUF_DATA_FORMAT_2_10_10_10</p></td>
<td><p>BUF_NUM_FORMAT_USCALED</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_2_10_10_10_SSCALED</p></td>
<td><p>BUF_DATA_FORMAT_2_10_10_10</p></td>
<td><p>BUF_NUM_FORMAT_SSCALED</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_2_10_10_10_UINT</p></td>
<td><p>BUF_DATA_FORMAT_2_10_10_10</p></td>
<td><p>BUF_NUM_FORMAT_UINT</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_2_10_10_10_SINT</p></td>
<td><p>BUF_DATA_FORMAT_2_10_10_10</p></td>
<td><p>BUF_NUM_FORMAT_SINT</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_8_8_8_8_UNORM</p></td>
<td><p>BUF_DATA_FORMAT_8_8_8_8</p></td>
<td><p>BUF_NUM_FORMAT_UNORM</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_8_8_8_8_SNORM</p></td>
<td><p>BUF_DATA_FORMAT_8_8_8_8</p></td>
<td><p>BUF_NUM_FORMAT_SNORM</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_8_8_8_8_USCALED</p></td>
<td><p>BUF_DATA_FORMAT_8_8_8_8</p></td>
<td><p>BUF_NUM_FORMAT_USCALED</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_8_8_8_8_SSCALED</p></td>
<td><p>BUF_DATA_FORMAT_8_8_8_8</p></td>
<td><p>BUF_NUM_FORMAT_SSCALED</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_8_8_8_8_UINT</p></td>
<td><p>BUF_DATA_FORMAT_8_8_8_8</p></td>
<td><p>BUF_NUM_FORMAT_UINT</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_8_8_8_8_SINT</p></td>
<td><p>BUF_DATA_FORMAT_8_8_8_8</p></td>
<td><p>BUF_NUM_FORMAT_SINT</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_32_32_UINT</p></td>
<td><p>BUF_DATA_FORMAT_32_32</p></td>
<td><p>BUF_NUM_FORMAT_UINT</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_32_32_SINT</p></td>
<td><p>BUF_DATA_FORMAT_32_32</p></td>
<td><p>BUF_NUM_FORMAT_SINT</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_32_32_FLOAT</p></td>
<td><p>BUF_DATA_FORMAT_32_32</p></td>
<td><p>BUF_NUM_FORMAT_FLOAT</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_16_16_16_16_UNORM</p></td>
<td><p>BUF_DATA_FORMAT_16_16_16_16</p></td>
<td><p>BUF_NUM_FORMAT_UNORM</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_16_16_16_16_SNORM</p></td>
<td><p>BUF_DATA_FORMAT_16_16_16_16</p></td>
<td><p>BUF_NUM_FORMAT_SNORM</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_16_16_16_16_USCALED</p></td>
<td><p>BUF_DATA_FORMAT_16_16_16_16</p></td>
<td><p>BUF_NUM_FORMAT_USCALED</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_16_16_16_16_SSCALED</p></td>
<td><p>BUF_DATA_FORMAT_16_16_16_16</p></td>
<td><p>BUF_NUM_FORMAT_SSCALED</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_16_16_16_16_UINT</p></td>
<td><p>BUF_DATA_FORMAT_16_16_16_16</p></td>
<td><p>BUF_NUM_FORMAT_UINT</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_16_16_16_16_SINT</p></td>
<td><p>BUF_DATA_FORMAT_16_16_16_16</p></td>
<td><p>BUF_NUM_FORMAT_SINT</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_16_16_16_16_FLOAT</p></td>
<td><p>BUF_DATA_FORMAT_16_16_16_16</p></td>
<td><p>BUF_NUM_FORMAT_FLOAT</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_32_32_32_UINT</p></td>
<td><p>BUF_DATA_FORMAT_32_32_32</p></td>
<td><p>BUF_NUM_FORMAT_UINT</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_32_32_32_SINT</p></td>
<td><p>BUF_DATA_FORMAT_32_32_32</p></td>
<td><p>BUF_NUM_FORMAT_SINT</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_32_32_32_FLOAT</p></td>
<td><p>BUF_DATA_FORMAT_32_32_32</p></td>
<td><p>BUF_NUM_FORMAT_FLOAT</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_32_32_32_32_UINT</p></td>
<td><p>BUF_DATA_FORMAT_32_32_32_32</p></td>
<td><p>BUF_NUM_FORMAT_UINT</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>BUF_FMT_32_32_32_32_SINT</p></td>
<td><p>BUF_DATA_FORMAT_32_32_32_32</p></td>
<td><p>BUF_NUM_FORMAT_SINT</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>BUF_FMT_32_32_32_32_FLOAT</p></td>
<td><p>BUF_DATA_FORMAT_32_32_32_32</p></td>
<td><p>BUF_NUM_FORMAT_FLOAT</p></td>
<td></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="nb">format</span><span class="p">:</span><span class="mi">0</span>
<span class="nb">format</span><span class="p">:[</span><span class="n">BUF_FMT_32_UINT</span><span class="p">]</span>
</pre></div>
</div>
</section>
</section>
<section id="smrd-smem-modifiers">
<h3><a class="toc-backref" href="#id97" role="doc-backlink">SMRD/SMEM Modifiers</a><a class="headerlink" href="#smrd-smem-modifiers" title="Link to this heading">Â¶</a></h3>
<section id="id20">
<h4><a class="toc-backref" href="#id98" role="doc-backlink">glc</a><a class="headerlink" href="#id20" title="Link to this heading">Â¶</a></h4>
<p>See a description <a class="reference internal" href="#amdgpu-synid-glc"><span class="std std-ref">here</span></a>.</p>
</section>
<section id="id21">
<h4><a class="toc-backref" href="#id99" role="doc-backlink">nv</a><a class="headerlink" href="#id21" title="Link to this heading">Â¶</a></h4>
<p>See a description <a class="reference internal" href="#amdgpu-synid-nv"><span class="std std-ref">here</span></a>.</p>
</section>
<section id="id22">
<h4><a class="toc-backref" href="#id100" role="doc-backlink">dlc</a><a class="headerlink" href="#id22" title="Link to this heading">Â¶</a></h4>
<p>See a description <a class="reference internal" href="#amdgpu-synid-dlc"><span class="std std-ref">here</span></a>.</p>
</section>
<section id="offset20u">
<span id="amdgpu-synid-smem-offset20u"></span><h4><a class="toc-backref" href="#id101" role="doc-backlink">offset20u</a><a class="headerlink" href="#offset20u" title="Link to this heading">Â¶</a></h4>
<p>Specifies an unsigned 20-bit offset, in bytes. The default value is 0.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>offset:{0..0xFFFFF}</p></td>
<td><p>Specifies an offset as a positive
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer number</span></a>
or an <a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expression</span></a>.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">offset</span><span class="p">:</span><span class="mi">1</span>
<span class="n">offset</span><span class="p">:</span><span class="mh">0xfffff</span>
<span class="n">offset</span><span class="p">:</span><span class="n">x</span><span class="o">-</span><span class="n">y</span>
</pre></div>
</div>
</section>
<section id="offset21s">
<span id="amdgpu-synid-smem-offset21s"></span><h4><a class="toc-backref" href="#id102" role="doc-backlink">offset21s</a><a class="headerlink" href="#offset21s" title="Link to this heading">Â¶</a></h4>
<p>Specifies a signed 21-bit offset, in bytes. The default value is 0.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>offset:{-0x100000..0xFFFFF}</p></td>
<td><p>Specifies an offset as an
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer number</span></a>
or an <a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expression</span></a>.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">offset</span><span class="p">:</span><span class="o">-</span><span class="mi">1</span>
<span class="n">offset</span><span class="p">:</span><span class="mh">0xfffff</span>
<span class="n">offset</span><span class="p">:</span><span class="o">-</span><span class="n">x</span>
</pre></div>
</div>
</section>
</section>
<section id="vintrp-vinterp-ldsdir-modifiers">
<h3><a class="toc-backref" href="#id103" role="doc-backlink">VINTRP/VINTERP/LDSDIR Modifiers</a><a class="headerlink" href="#vintrp-vinterp-ldsdir-modifiers" title="Link to this heading">Â¶</a></h3>
<section id="high">
<span id="amdgpu-synid-high"></span><h4><a class="toc-backref" href="#id104" role="doc-backlink">high</a><a class="headerlink" href="#high" title="Link to this heading">Â¶</a></h4>
<p>Specifies which half of the LDS word to use. Low half of LDS word is used by default.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>high</p></td>
<td><p>Use the high half of LDS word.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
<section id="neg">
<h4><a class="toc-backref" href="#id105" role="doc-backlink">neg</a><a class="headerlink" href="#neg" title="Link to this heading">Â¶</a></h4>
<p>See a description <a class="reference internal" href="#amdgpu-synid-neg"><span class="std std-ref">here</span></a>.</p>
</section>
<section id="wait-exp">
<span id="amdgpu-synid-wait-exp"></span><h4><a class="toc-backref" href="#id106" role="doc-backlink">wait_exp</a><a class="headerlink" href="#wait-exp" title="Link to this heading">Â¶</a></h4>
<p>Specifies a wait on the EXP counter before issuing the current instruction.
The counter must be less than or equal to this value before the instruction is issued.
If set to 7, no wait is performed.</p>
<p>The default value is zero. This is a safe value, but it may be suboptimal.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>wait_exp:{0..7}</p></td>
<td><p>An additional wait on the EXP counter before
issuing this instruction.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
<section id="wait-vdst">
<span id="amdgpu-synid-wait-vdst"></span><h4><a class="toc-backref" href="#id107" role="doc-backlink">wait_vdst</a><a class="headerlink" href="#wait-vdst" title="Link to this heading">Â¶</a></h4>
<p>Specifies a wait on the VA_VDST counter before issuing the current instruction.
The counter must be less than or equal to this value before the instruction is issued.
If set to 15, no wait is performed.</p>
<p>The default value is zero. This is a safe value, but it may be suboptimal.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>wait_vdst:{0..15}</p></td>
<td><p>An additional wait on the VA_VDST counter before
issuing this instruction.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
</section>
<section id="dpp8-modifiers">
<h3><a class="toc-backref" href="#id108" role="doc-backlink">DPP8 Modifiers</a><a class="headerlink" href="#dpp8-modifiers" title="Link to this heading">Â¶</a></h3>
<section id="dpp8-sel">
<span id="amdgpu-synid-dpp8-sel"></span><h4><a class="toc-backref" href="#id109" role="doc-backlink">dpp8_sel</a><a class="headerlink" href="#dpp8-sel" title="Link to this heading">Â¶</a></h4>
<p>Selects which lanes to pull data from, within a group of 8 lanes. This is a mandatory modifier.
There is no default value.</p>
<p>The <em>dpp8_sel</em> modifier must specify exactly 8 values.
The first value selects which lane to read from to supply data into lane 0.
The second value controls lane 1 and so on.</p>
<p>Each value may be specified as either
an <a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer number</span></a> or
an <a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expression</span></a>.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>dpp8:[{0..7},{0..7},{0..7},{0..7},{0..7},{0..7},{0..7},{0..7}]</p></td>
<td><p>Select lanes to read from.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">dpp8</span><span class="p">:[</span><span class="mi">7</span><span class="p">,</span><span class="mi">6</span><span class="p">,</span><span class="mi">5</span><span class="p">,</span><span class="mi">4</span><span class="p">,</span><span class="mi">3</span><span class="p">,</span><span class="mi">2</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">]</span>
<span class="n">dpp8</span><span class="p">:[</span><span class="mi">0</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">1</span><span class="p">]</span>
</pre></div>
</div>
</section>
<section id="fi">
<span id="amdgpu-synid-fi8"></span><h4><a class="toc-backref" href="#id110" role="doc-backlink">fi</a><a class="headerlink" href="#fi" title="Link to this heading">Â¶</a></h4>
<p>Controls interaction with inactive lanes for <em>dpp8</em> instructions. The default value is zero.</p>
<p>Note: <em>inactive</em> lanes are those whose <a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-exec"><span class="std std-ref">exec</span></a> mask bit is zero.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>fi:0</p></td>
<td><p>Fetch zero when accessing data from inactive lanes.</p></td>
</tr>
<tr class="row-odd"><td><p>fi:1</p></td>
<td><p>Fetch pre-existing values from inactive lanes.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Note: numeric values may be specified as either
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer numbers</span></a> or
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expressions</span></a>.</p>
</section>
</section>
<section id="dpp-modifiers">
<h3><a class="toc-backref" href="#id111" role="doc-backlink">DPP Modifiers</a><a class="headerlink" href="#dpp-modifiers" title="Link to this heading">Â¶</a></h3>
<section id="dpp-ctrl">
<span id="amdgpu-synid-dpp-ctrl"></span><h4><a class="toc-backref" href="#id112" role="doc-backlink">dpp_ctrl</a><a class="headerlink" href="#dpp-ctrl" title="Link to this heading">Â¶</a></h4>
<p>Specifies how data is shared between threads. This is a mandatory modifier.
There is no default value.</p>
<p>Note: the lanes of a wavefront are organized in four <em>rows</em> and four <em>banks</em>.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>quad_perm:[{0..3},{0..3},{0..3},{0..3}]</p></td>
<td><p>Full permute of 4 threads.</p></td>
</tr>
<tr class="row-odd"><td><p>row_mirror</p></td>
<td><p>Mirror threads within row.</p></td>
</tr>
<tr class="row-even"><td><p>row_half_mirror</p></td>
<td><p>Mirror threads within 1/2 row (8 threads).</p></td>
</tr>
<tr class="row-odd"><td><p>row_bcast:15</p></td>
<td><p>Broadcast the 15th thread of each row to the next row.</p></td>
</tr>
<tr class="row-even"><td><p>row_bcast:31</p></td>
<td><p>Broadcast thread 31 to rows 2 and 3.</p></td>
</tr>
<tr class="row-odd"><td><p>wave_shl:1</p></td>
<td><p>Wavefront left shift by 1 thread.</p></td>
</tr>
<tr class="row-even"><td><p>wave_rol:1</p></td>
<td><p>Wavefront left rotate by 1 thread.</p></td>
</tr>
<tr class="row-odd"><td><p>wave_shr:1</p></td>
<td><p>Wavefront right shift by 1 thread.</p></td>
</tr>
<tr class="row-even"><td><p>wave_ror:1</p></td>
<td><p>Wavefront right rotate by 1 thread.</p></td>
</tr>
<tr class="row-odd"><td><p>row_shl:{1..15}</p></td>
<td><p>Row shift left by 1-15 threads.</p></td>
</tr>
<tr class="row-even"><td><p>row_shr:{1..15}</p></td>
<td><p>Row shift right by 1-15 threads.</p></td>
</tr>
<tr class="row-odd"><td><p>row_ror:{1..15}</p></td>
<td><p>Row rotate right by 1-15 threads.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Note: numeric values may be specified as either
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer numbers</span></a> or
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expressions</span></a>.</p>
<p>Examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">quad_perm</span><span class="p">:[</span><span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">]</span>
<span class="n">row_shl</span><span class="p">:</span><span class="mi">3</span>
</pre></div>
</div>
</section>
<section id="dpp16-ctrl">
<span id="amdgpu-synid-dpp16-ctrl"></span><h4><a class="toc-backref" href="#id113" role="doc-backlink">dpp16_ctrl</a><a class="headerlink" href="#dpp16-ctrl" title="Link to this heading">Â¶</a></h4>
<p>Specifies how data is shared between threads. This is a mandatory modifier.
There is no default value.</p>
<p>Note: the lanes of a wavefront are organized in four <em>rows</em> and four <em>banks</em>.
(There are only two rows in <em>wave32</em> mode.)</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>quad_perm:[{0..3},{0..3},{0..3},{0..3}]</p></td>
<td><p>Full permute of 4 threads.</p></td>
</tr>
<tr class="row-odd"><td><p>row_mirror</p></td>
<td><p>Mirror threads within row.</p></td>
</tr>
<tr class="row-even"><td><p>row_half_mirror</p></td>
<td><p>Mirror threads within 1/2 row (8 threads).</p></td>
</tr>
<tr class="row-odd"><td><p>row_share:{0..15}</p></td>
<td><p>Share the value from the specified lane with other
lanes in the row.</p></td>
</tr>
<tr class="row-even"><td><p>row_xmask:{0..15}</p></td>
<td><p>Fetch from XOR(&lt;current lane id&gt;,&lt;specified lane id&gt;).</p></td>
</tr>
<tr class="row-odd"><td><p>row_shl:{1..15}</p></td>
<td><p>Row shift left by 1-15 threads.</p></td>
</tr>
<tr class="row-even"><td><p>row_shr:{1..15}</p></td>
<td><p>Row shift right by 1-15 threads.</p></td>
</tr>
<tr class="row-odd"><td><p>row_ror:{1..15}</p></td>
<td><p>Row rotate right by 1-15 threads.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Note: numeric values may be specified as either
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer numbers</span></a> or
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expressions</span></a>.</p>
<p>Examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">quad_perm</span><span class="p">:[</span><span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">]</span>
<span class="n">row_shl</span><span class="p">:</span><span class="mi">3</span>
</pre></div>
</div>
</section>
<section id="dpp32-ctrl">
<span id="amdgpu-synid-dpp32-ctrl"></span><h4><a class="toc-backref" href="#id114" role="doc-backlink">dpp32_ctrl</a><a class="headerlink" href="#dpp32-ctrl" title="Link to this heading">Â¶</a></h4>
<p>Specifies how data is shared between threads. This is a mandatory modifier.
There is no default value.</p>
<p>Note: the lanes of a wavefront are organized in four <em>rows</em> and four <em>banks</em>.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>quad_perm:[{0..3},{0..3},{0..3},{0..3}]</p></td>
<td><p>Full permute of 4 threads.</p></td>
</tr>
<tr class="row-odd"><td><p>row_mirror</p></td>
<td><p>Mirror threads within row.</p></td>
</tr>
<tr class="row-even"><td><p>row_half_mirror</p></td>
<td><p>Mirror threads within 1/2 row (8 threads).</p></td>
</tr>
<tr class="row-odd"><td><p>row_bcast:15</p></td>
<td><p>Broadcast the 15th thread of each row to the next row.</p></td>
</tr>
<tr class="row-even"><td><p>row_bcast:31</p></td>
<td><p>Broadcast thread 31 to rows 2 and 3.</p></td>
</tr>
<tr class="row-odd"><td><p>wave_shl:1</p></td>
<td><p>Wavefront left shift by 1 thread.</p></td>
</tr>
<tr class="row-even"><td><p>wave_rol:1</p></td>
<td><p>Wavefront left rotate by 1 thread.</p></td>
</tr>
<tr class="row-odd"><td><p>wave_shr:1</p></td>
<td><p>Wavefront right shift by 1 thread.</p></td>
</tr>
<tr class="row-even"><td><p>wave_ror:1</p></td>
<td><p>Wavefront right rotate by 1 thread.</p></td>
</tr>
<tr class="row-odd"><td><p>row_shl:{1..15}</p></td>
<td><p>Row shift left by 1-15 threads.</p></td>
</tr>
<tr class="row-even"><td><p>row_shr:{1..15}</p></td>
<td><p>Row shift right by 1-15 threads.</p></td>
</tr>
<tr class="row-odd"><td><p>row_ror:{1..15}</p></td>
<td><p>Row rotate right by 1-15 threads.</p></td>
</tr>
<tr class="row-even"><td><p>row_newbcast:{1..15}</p></td>
<td><p>Broadcast a thread within a row to the whole row.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Note: numeric values may be specified as either
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer numbers</span></a> or
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expressions</span></a>.</p>
<p>Examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">quad_perm</span><span class="p">:[</span><span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">]</span>
<span class="n">row_shl</span><span class="p">:</span><span class="mi">3</span>
</pre></div>
</div>
</section>
<section id="dpp64-ctrl">
<span id="amdgpu-synid-dpp64-ctrl"></span><h4><a class="toc-backref" href="#id115" role="doc-backlink">dpp64_ctrl</a><a class="headerlink" href="#dpp64-ctrl" title="Link to this heading">Â¶</a></h4>
<p>Specifies how data is shared between threads. This is a mandatory modifier.
There is no default value.</p>
<p>Note: the lanes of a wavefront are organized in four <em>rows</em> and four <em>banks</em>.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>row_newbcast:{1..15}</p></td>
<td><p>Broadcast a thread within a row to the whole row.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Note: numeric values may be specified as either
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer numbers</span></a> or
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expressions</span></a>.</p>
<p>Examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">row_newbcast</span><span class="p">:</span><span class="mi">3</span>
</pre></div>
</div>
</section>
<section id="row-mask">
<span id="amdgpu-synid-row-mask"></span><h4><a class="toc-backref" href="#id116" role="doc-backlink">row_mask</a><a class="headerlink" href="#row-mask" title="Link to this heading">Â¶</a></h4>
<p>Controls which rows are enabled for data sharing. By default, all rows are enabled.</p>
<p>Note: the lanes of a wavefront are organized in four <em>rows</em> and four <em>banks</em>.
(There are only two rows in <em>wave32</em> mode.)</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>row_mask:{0..15}</p></td>
<td><p>Specifies a <em>row mask</em> as a positive
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer number</span></a>
or an <a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expression</span></a>.</p>
<p>Each of the 4 bits in the mask controls one row
(0 - disabled, 1 - enabled).</p>
<p>In <em>wave32</em> mode, the values shall be limited to {0..7}.</p>
</td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">row_mask</span><span class="p">:</span><span class="mh">0xf</span>
<span class="n">row_mask</span><span class="p">:</span><span class="mb">0b1010</span>
<span class="n">row_mask</span><span class="p">:</span><span class="n">x</span><span class="o">|</span><span class="n">y</span>
</pre></div>
</div>
</section>
<section id="bank-mask">
<span id="amdgpu-synid-bank-mask"></span><h4><a class="toc-backref" href="#id117" role="doc-backlink">bank_mask</a><a class="headerlink" href="#bank-mask" title="Link to this heading">Â¶</a></h4>
<p>Controls which banks are enabled for data sharing. By default, all banks are enabled.</p>
<p>Note: the lanes of a wavefront are organized in four <em>rows</em> and four <em>banks</em>.
(There are only two rows in <em>wave32</em> mode.)</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>bank_mask:{0..15}</p></td>
<td><p>Specifies a <em>bank mask</em> as a positive
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer number</span></a>
or an <a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expression</span></a>.</p>
<p>Each of the 4 bits in the mask controls one bank
(0 - disabled, 1 - enabled).</p>
</td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">bank_mask</span><span class="p">:</span><span class="mh">0x3</span>
<span class="n">bank_mask</span><span class="p">:</span><span class="mb">0b0011</span>
<span class="n">bank_mask</span><span class="p">:</span><span class="n">x</span><span class="o">&amp;</span><span class="n">y</span>
</pre></div>
</div>
</section>
<section id="bound-ctrl">
<span id="amdgpu-synid-bound-ctrl"></span><h4><a class="toc-backref" href="#id118" role="doc-backlink">bound_ctrl</a><a class="headerlink" href="#bound-ctrl" title="Link to this heading">Â¶</a></h4>
<p>Controls data sharing when accessing an invalid lane. By default, data sharing with
invalid lanes is disabled.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>bound_ctrl:1</p></td>
<td><p>Enables data sharing with invalid lanes.</p>
<p>Accessing data from an invalid lane will
return zero.</p>
</td>
</tr>
<tr class="row-odd"><td><p>bound_ctrl:0 (GFX11+)</p></td>
<td><p>Disables data sharing with invalid lanes.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<div class="admonition warning">
<p class="admonition-title">Warning</p>
<p>For historical reasons, <em>bound_ctrl:0</em> has the same meaning as <em>bound_ctrl:1</em> for older architectures.</p>
</div>
</section>
<section id="amdgpu-synid-fi16">
<span id="id23"></span><h4><a class="toc-backref" href="#id119" role="doc-backlink">fi</a><a class="headerlink" href="#amdgpu-synid-fi16" title="Link to this heading">Â¶</a></h4>
<p>Controls interaction with <em>inactive</em> lanes for <em>dpp16</em> instructions. The default value is zero.</p>
<p>Note: <em>inactive</em> lanes are those whose <a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-exec"><span class="std std-ref">exec</span></a> mask bit is zero.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>fi:0</p></td>
<td><p>Interaction with inactive lanes is controlled by
<a class="reference internal" href="#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a>.</p></td>
</tr>
<tr class="row-odd"><td><p>fi:1</p></td>
<td><p>Fetch pre-existing values from inactive lanes.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Note: numeric values may be specified as either
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer numbers</span></a> or
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expressions</span></a>.</p>
</section>
</section>
<section id="sdwa-modifiers">
<h3><a class="toc-backref" href="#id120" role="doc-backlink">SDWA Modifiers</a><a class="headerlink" href="#sdwa-modifiers" title="Link to this heading">Â¶</a></h3>
<section id="clamp">
<h4><a class="toc-backref" href="#id121" role="doc-backlink">clamp</a><a class="headerlink" href="#clamp" title="Link to this heading">Â¶</a></h4>
<p>See a description <a class="reference internal" href="#amdgpu-synid-clamp"><span class="std std-ref">here</span></a>.</p>
</section>
<section id="omod">
<h4><a class="toc-backref" href="#id122" role="doc-backlink">omod</a><a class="headerlink" href="#omod" title="Link to this heading">Â¶</a></h4>
<p>See a description <a class="reference internal" href="#amdgpu-synid-omod"><span class="std std-ref">here</span></a>.</p>
</section>
<section id="dst-sel">
<span id="amdgpu-synid-dst-sel"></span><h4><a class="toc-backref" href="#id123" role="doc-backlink">dst_sel</a><a class="headerlink" href="#dst-sel" title="Link to this heading">Â¶</a></h4>
<p>Selects which bits in the destination are affected. By default, all bits are affected.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>dst_sel:DWORD</p></td>
<td><p>Use bits 31:0.</p></td>
</tr>
<tr class="row-odd"><td><p>dst_sel:BYTE_0</p></td>
<td><p>Use bits 7:0.</p></td>
</tr>
<tr class="row-even"><td><p>dst_sel:BYTE_1</p></td>
<td><p>Use bits 15:8.</p></td>
</tr>
<tr class="row-odd"><td><p>dst_sel:BYTE_2</p></td>
<td><p>Use bits 23:16.</p></td>
</tr>
<tr class="row-even"><td><p>dst_sel:BYTE_3</p></td>
<td><p>Use bits 31:24.</p></td>
</tr>
<tr class="row-odd"><td><p>dst_sel:WORD_0</p></td>
<td><p>Use bits 15:0.</p></td>
</tr>
<tr class="row-even"><td><p>dst_sel:WORD_1</p></td>
<td><p>Use bits 31:16.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
<section id="dst-unused">
<span id="amdgpu-synid-dst-unused"></span><h4><a class="toc-backref" href="#id124" role="doc-backlink">dst_unused</a><a class="headerlink" href="#dst-unused" title="Link to this heading">Â¶</a></h4>
<p>Controls what to do with the bits in the destination which are not selected
by <a class="reference internal" href="#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a>.
By default, unused bits are preserved.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>dst_unused:UNUSED_PAD</p></td>
<td><p>Pad with zeros.</p></td>
</tr>
<tr class="row-odd"><td><p>dst_unused:UNUSED_SEXT</p></td>
<td><p>Sign-extend upper bits, zero lower bits.</p></td>
</tr>
<tr class="row-even"><td><p>dst_unused:UNUSED_PRESERVE</p></td>
<td><p>Preserve bits.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
<section id="src0-sel">
<span id="amdgpu-synid-src0-sel"></span><h4><a class="toc-backref" href="#id125" role="doc-backlink">src0_sel</a><a class="headerlink" href="#src0-sel" title="Link to this heading">Â¶</a></h4>
<p>Controls which bits in the src0 are used. By default, all bits are used.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>src0_sel:DWORD</p></td>
<td><p>Use bits 31:0.</p></td>
</tr>
<tr class="row-odd"><td><p>src0_sel:BYTE_0</p></td>
<td><p>Use bits 7:0.</p></td>
</tr>
<tr class="row-even"><td><p>src0_sel:BYTE_1</p></td>
<td><p>Use bits 15:8.</p></td>
</tr>
<tr class="row-odd"><td><p>src0_sel:BYTE_2</p></td>
<td><p>Use bits 23:16.</p></td>
</tr>
<tr class="row-even"><td><p>src0_sel:BYTE_3</p></td>
<td><p>Use bits 31:24.</p></td>
</tr>
<tr class="row-odd"><td><p>src0_sel:WORD_0</p></td>
<td><p>Use bits 15:0.</p></td>
</tr>
<tr class="row-even"><td><p>src0_sel:WORD_1</p></td>
<td><p>Use bits 31:16.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
<section id="src1-sel">
<span id="amdgpu-synid-src1-sel"></span><h4><a class="toc-backref" href="#id126" role="doc-backlink">src1_sel</a><a class="headerlink" href="#src1-sel" title="Link to this heading">Â¶</a></h4>
<p>Controls which bits in the src1 are used. By default, all bits are used.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>src1_sel:DWORD</p></td>
<td><p>Use bits 31:0.</p></td>
</tr>
<tr class="row-odd"><td><p>src1_sel:BYTE_0</p></td>
<td><p>Use bits 7:0.</p></td>
</tr>
<tr class="row-even"><td><p>src1_sel:BYTE_1</p></td>
<td><p>Use bits 15:8.</p></td>
</tr>
<tr class="row-odd"><td><p>src1_sel:BYTE_2</p></td>
<td><p>Use bits 23:16.</p></td>
</tr>
<tr class="row-even"><td><p>src1_sel:BYTE_3</p></td>
<td><p>Use bits 31:24.</p></td>
</tr>
<tr class="row-odd"><td><p>src1_sel:WORD_0</p></td>
<td><p>Use bits 15:0.</p></td>
</tr>
<tr class="row-even"><td><p>src1_sel:WORD_1</p></td>
<td><p>Use bits 31:16.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
</section>
<section id="sdwa-operand-modifiers">
<span id="amdgpu-synid-sdwa-operand-modifiers"></span><h3><a class="toc-backref" href="#id127" role="doc-backlink">SDWA Operand Modifiers</a><a class="headerlink" href="#sdwa-operand-modifiers" title="Link to this heading">Â¶</a></h3>
<p>Operand modifiers are not used separately. They are applied to source operands.</p>
<section id="abs">
<h4><a class="toc-backref" href="#id128" role="doc-backlink">abs</a><a class="headerlink" href="#abs" title="Link to this heading">Â¶</a></h4>
<p>See a description <a class="reference internal" href="#amdgpu-synid-abs"><span class="std std-ref">here</span></a>.</p>
</section>
<section id="id24">
<h4><a class="toc-backref" href="#id129" role="doc-backlink">neg</a><a class="headerlink" href="#id24" title="Link to this heading">Â¶</a></h4>
<p>See a description <a class="reference internal" href="#amdgpu-synid-neg"><span class="std std-ref">here</span></a>.</p>
</section>
<section id="sext">
<span id="amdgpu-synid-sext"></span><h4><a class="toc-backref" href="#id130" role="doc-backlink">sext</a><a class="headerlink" href="#sext" title="Link to this heading">Â¶</a></h4>
<p>Sign-extends the value of a (sub-dword) integer operand to fill all 32 bits.</p>
<p>Valid for integer operands only.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>sext(&lt;operand&gt;)</p></td>
<td><p>Sign-extend operand value.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">sext</span><span class="p">(</span><span class="n">v4</span><span class="p">)</span>
<span class="n">sext</span><span class="p">(</span><span class="n">v255</span><span class="p">)</span>
</pre></div>
</div>
</section>
</section>
<section id="vop3-modifiers">
<h3><a class="toc-backref" href="#id131" role="doc-backlink">VOP3 Modifiers</a><a class="headerlink" href="#vop3-modifiers" title="Link to this heading">Â¶</a></h3>
<section id="op-sel">
<span id="amdgpu-synid-vop3-op-sel"></span><h4><a class="toc-backref" href="#id132" role="doc-backlink">op_sel</a><a class="headerlink" href="#op-sel" title="Link to this heading">Â¶</a></h4>
<p>Selects the low [15:0] or high [31:16] operand bits for source and destination operands.
By default, low bits are used for all operands.</p>
<p>The number of values specified with the op_sel modifier must match the number of instruction
operands (both source and destination). The first value controls src0, the second value controls src1
and so on, except that the last value controls destination.
The value 0 selects the low bits, while 1 selects the high bits.</p>
<p>Note: op_sel modifier affects 16-bit operands only. For 32-bit operands, the value specified
by op_sel must be 0.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>op_sel:[{0..1},{0..1}]</p></td>
<td><p>Select operand bits for instructions with 1 source operand.</p></td>
</tr>
<tr class="row-odd"><td><p>op_sel:[{0..1},{0..1},{0..1}]</p></td>
<td><p>Select operand bits for instructions with 2 source operands.</p></td>
</tr>
<tr class="row-even"><td><p>op_sel:[{0..1},{0..1},{0..1},{0..1}]</p></td>
<td><p>Select operand bits for instructions with 3 source operands.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Note: numeric values may be specified as either
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer numbers</span></a> or
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expressions</span></a>.</p>
<p>Examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">op_sel</span><span class="p">:[</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">]</span>
<span class="n">op_sel</span><span class="p">:[</span><span class="mi">0</span><span class="p">,</span><span class="mi">1</span><span class="p">]</span>
</pre></div>
</div>
</section>
<section id="dpp-op-sel">
<span id="amdgpu-synid-dpp-op-sel"></span><h4><a class="toc-backref" href="#id133" role="doc-backlink">dpp_op_sel</a><a class="headerlink" href="#dpp-op-sel" title="Link to this heading">Â¶</a></h4>
<p>This is a special version of <em>op_sel</em> used for <em>permlane</em> opcodes to specify
dpp-like mode bits - <a class="reference internal" href="#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a> and
<a class="reference internal" href="#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a>.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>op_sel:[{0..1},{0..1}]</p></td>
<td><p>The first bit specifies <a class="reference internal" href="#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>, the second
bit specifies <a class="reference internal" href="#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a>.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Note: numeric values may be specified as either
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer numbers</span></a> or
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expressions</span></a>.</p>
<p>Examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">op_sel</span><span class="p">:[</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">]</span>
</pre></div>
</div>
</section>
<section id="amdgpu-synid-clamp">
<span id="id25"></span><h4><a class="toc-backref" href="#id134" role="doc-backlink">clamp</a><a class="headerlink" href="#amdgpu-synid-clamp" title="Link to this heading">Â¶</a></h4>
<p>Clamp meaning depends on instruction.</p>
<p>For <em>v_cmp</em> instructions, clamp modifier indicates that the compare signals
if a floating-point exception occurs. By default, signaling is disabled.</p>
<p>For integer operations, clamp modifier indicates that the result must be clamped
to the largest and smallest representable value. By default, there is no clamping.</p>
<p>For floating-point operations, clamp modifier indicates that the result must be clamped
to the range [0.0, 1.0]. By default, there is no clamping.</p>
<p>Note: clamp modifier is applied after <a class="reference internal" href="#amdgpu-synid-omod"><span class="std std-ref">output modifiers</span></a> (if any).</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>clamp</p></td>
<td><p>Enables clamping (or signaling).</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
<section id="amdgpu-synid-omod">
<span id="id26"></span><h4><a class="toc-backref" href="#id135" role="doc-backlink">omod</a><a class="headerlink" href="#amdgpu-synid-omod" title="Link to this heading">Â¶</a></h4>
<p>Specifies if an output modifier must be applied to the result.
It is assumed that the result is a floating-point number.</p>
<p>By default, no output modifiers are applied.</p>
<p>Note: output modifiers are applied before <a class="reference internal" href="#amdgpu-synid-clamp"><span class="std std-ref">clamping</span></a> (if any).</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>mul:2</p></td>
<td><p>Multiply the result by 2.</p></td>
</tr>
<tr class="row-odd"><td><p>mul:4</p></td>
<td><p>Multiply the result by 4.</p></td>
</tr>
<tr class="row-even"><td><p>div:2</p></td>
<td><p>Multiply the result by 0.5.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Note: numeric values may be specified as either
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer numbers</span></a> or
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expressions</span></a>.</p>
<p>Examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">mul</span><span class="p">:</span><span class="mi">2</span>
<span class="n">mul</span><span class="p">:</span><span class="n">x</span>      <span class="o">//</span> <span class="n">x</span> <span class="n">must</span> <span class="n">be</span> <span class="n">equal</span> <span class="n">to</span> <span class="mi">2</span> <span class="ow">or</span> <span class="mi">4</span>
</pre></div>
</div>
</section>
</section>
<section id="vop3-operand-modifiers">
<span id="amdgpu-synid-vop3-operand-modifiers"></span><h3><a class="toc-backref" href="#id136" role="doc-backlink">VOP3 Operand Modifiers</a><a class="headerlink" href="#vop3-operand-modifiers" title="Link to this heading">Â¶</a></h3>
<p>Operand modifiers are not used separately. They are applied to source operands.</p>
<section id="amdgpu-synid-abs">
<span id="id27"></span><h4><a class="toc-backref" href="#id137" role="doc-backlink">abs</a><a class="headerlink" href="#amdgpu-synid-abs" title="Link to this heading">Â¶</a></h4>
<p>Computes the absolute value of its operand. Must be applied before <a class="reference internal" href="#amdgpu-synid-neg"><span class="std std-ref">neg</span></a>
(if any). Valid for floating-point operands only.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>abs(&lt;operand&gt;)</p></td>
<td><p>Get the absolute value of a floating-point operand.</p></td>
</tr>
<tr class="row-odd"><td><p>|&lt;operand&gt;|</p></td>
<td><p>The same as above (an SP3 syntax).</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Note: avoid using SP3 syntax with operands specified as expressions because the trailing â|â
may be misinterpreted. Such operands should be enclosed into additional parentheses, as shown
in examples below.</p>
<p>Examples:</p>
<pre class="literal-block">abs(v36)
|v36|
abs(x|y)     // ok
|(x|y)|      // additional parentheses are required</pre>
</section>
<section id="amdgpu-synid-neg">
<span id="id28"></span><h4><a class="toc-backref" href="#id138" role="doc-backlink">neg</a><a class="headerlink" href="#amdgpu-synid-neg" title="Link to this heading">Â¶</a></h4>
<p>Computes the negative value of its operand. Must be applied after <a class="reference internal" href="#amdgpu-synid-abs"><span class="std std-ref">abs</span></a>
(if any). Valid for floating-point operands only.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>neg(&lt;operand&gt;)</p></td>
<td><p>Get the negative value of a floating-point operand.
An optional <a class="reference internal" href="#amdgpu-synid-abs"><span class="std std-ref">abs</span></a> modifier
may be applied to the operand before negation.</p></td>
</tr>
<tr class="row-odd"><td><p>-&lt;operand&gt;</p></td>
<td><p>The same as above (an SP3 syntax).</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Note: SP3 syntax is supported with limitations because of a potential ambiguity.
Currently, it is allowed in the following cases:</p>
<ul class="simple">
<li><p>Before a register.</p></li>
<li><p>Before an <a class="reference internal" href="#amdgpu-synid-abs"><span class="std std-ref">abs</span></a> modifier.</p></li>
<li><p>Before an SP3 <a class="reference internal" href="#amdgpu-synid-abs"><span class="std std-ref">abs</span></a> modifier.</p></li>
</ul>
<p>In all other cases, â-â is handled as a part of an expression that follows the sign.</p>
<p>Examples:</p>
<pre class="literal-block">// Operands with negate modifiers
neg(v[0])
neg(1.0)
neg(abs(v0))
-v5
-abs(v5)
-|v5|

// Expressions where &quot;-&quot; has a different meaning
-1
-x+y</pre>
</section>
</section>
<section id="vop3p-modifiers">
<h3><a class="toc-backref" href="#id139" role="doc-backlink">VOP3P Modifiers</a><a class="headerlink" href="#vop3p-modifiers" title="Link to this heading">Â¶</a></h3>
<p>This section describes modifiers of <em>regular</em> VOP3P instructions.</p>
<p><em>v_mad_mix*</em> and <em>v_fma_mix*</em>
instructions use these modifiers <a class="reference internal" href="#amdgpu-synid-mad-mix"><span class="std std-ref">in a special manner</span></a>.</p>
<section id="amdgpu-synid-op-sel">
<span id="id29"></span><h4><a class="toc-backref" href="#id140" role="doc-backlink">op_sel</a><a class="headerlink" href="#amdgpu-synid-op-sel" title="Link to this heading">Â¶</a></h4>
<p>Selects the low [15:0] or high [31:16] operand bits as input to the operation,
which results in the lower-half of the destination.
By default, low 16 bits are used for all operands.</p>
<p>The number of values specified by the <em>op_sel</em> modifier must match the number of source
operands. The first value controls src0, the second value controls src1 and so on.</p>
<p>The value 0 selects the low bits, while 1 selects the high bits.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>op_sel:[{0..1}]</p></td>
<td><p>Select operand bits for instructions with 1 source operand.</p></td>
</tr>
<tr class="row-odd"><td><p>op_sel:[{0..1},{0..1}]</p></td>
<td><p>Select operand bits for instructions with 2 source operands.</p></td>
</tr>
<tr class="row-even"><td><p>op_sel:[{0..1},{0..1},{0..1}]</p></td>
<td><p>Select operand bits for instructions with 3 source operands.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Note: numeric values may be specified as either
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer numbers</span></a> or
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expressions</span></a>.</p>
<p>Examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">op_sel</span><span class="p">:[</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">]</span>
<span class="n">op_sel</span><span class="p">:[</span><span class="mi">0</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">]</span>
</pre></div>
</div>
</section>
<section id="op-sel-hi">
<span id="amdgpu-synid-op-sel-hi"></span><h4><a class="toc-backref" href="#id141" role="doc-backlink">op_sel_hi</a><a class="headerlink" href="#op-sel-hi" title="Link to this heading">Â¶</a></h4>
<p>Selects the low [15:0] or high [31:16] operand bits as input to the operation,
which results in the upper-half of the destination.
By default, high 16 bits are used for all operands.</p>
<p>The number of values specified by the <em>op_sel_hi</em> modifier must match the number of source
operands. The first value controls src0, the second value controls src1 and so on.</p>
<p>The value 0 selects the low bits, while 1 selects the high bits.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>op_sel_hi:[{0..1}]</p></td>
<td><p>Select operand bits for instructions with 1 source operand.</p></td>
</tr>
<tr class="row-odd"><td><p>op_sel_hi:[{0..1},{0..1}]</p></td>
<td><p>Select operand bits for instructions with 2 source operands.</p></td>
</tr>
<tr class="row-even"><td><p>op_sel_hi:[{0..1},{0..1},{0..1}]</p></td>
<td><p>Select operand bits for instructions with 3 source operands.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Note: numeric values may be specified as either
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer numbers</span></a> or
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expressions</span></a>.</p>
<p>Examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">op_sel_hi</span><span class="p">:[</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">]</span>
<span class="n">op_sel_hi</span><span class="p">:[</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="mi">1</span><span class="p">]</span>
</pre></div>
</div>
</section>
<section id="neg-lo">
<span id="amdgpu-synid-neg-lo"></span><h4><a class="toc-backref" href="#id142" role="doc-backlink">neg_lo</a><a class="headerlink" href="#neg-lo" title="Link to this heading">Â¶</a></h4>
<p>Specifies whether to change the sign of operand values selected by
<a class="reference internal" href="#amdgpu-synid-op-sel"><span class="std std-ref">op_sel</span></a>. These values are then used
as input to the operation, which results in the upper-half of the destination.</p>
<p>The number of values specified by this modifier must match the number of source
operands. The first value controls src0, the second value controls src1 and so on.</p>
<p>The value 0 indicates that the corresponding operand value is used unmodified,
the value 1 indicates that the negative value of the operand must be used.</p>
<p>By default, operand values are used unmodified.</p>
<p>This modifier is valid for floating-point operands only.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>neg_lo:[{0..1}]</p></td>
<td><p>Select affected operands for instructions with 1 source operand.</p></td>
</tr>
<tr class="row-odd"><td><p>neg_lo:[{0..1},{0..1}]</p></td>
<td><p>Select affected operands for instructions with 2 source operands.</p></td>
</tr>
<tr class="row-even"><td><p>neg_lo:[{0..1},{0..1},{0..1}]</p></td>
<td><p>Select affected operands for instructions with 3 source operands.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Note: numeric values may be specified as either
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer numbers</span></a> or
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expressions</span></a>.</p>
<p>Examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">neg_lo</span><span class="p">:[</span><span class="mi">0</span><span class="p">]</span>
<span class="n">neg_lo</span><span class="p">:[</span><span class="mi">0</span><span class="p">,</span><span class="mi">1</span><span class="p">]</span>
</pre></div>
</div>
</section>
<section id="neg-hi">
<span id="amdgpu-synid-neg-hi"></span><h4><a class="toc-backref" href="#id143" role="doc-backlink">neg_hi</a><a class="headerlink" href="#neg-hi" title="Link to this heading">Â¶</a></h4>
<p>Specifies whether to change sign of operand values selected by
<a class="reference internal" href="#amdgpu-synid-op-sel-hi"><span class="std std-ref">op_sel_hi</span></a>. These values are then used
as input to the operation, which results in the upper-half of the destination.</p>
<p>The number of values specified by this modifier must match the number of source
operands. The first value controls src0, the second value controls src1 and so on.</p>
<p>The value 0 indicates that the corresponding operand value is used unmodified,
the value 1 indicates that the negative value of the operand must be used.</p>
<p>By default, operand values are used unmodified.</p>
<p>This modifier is valid for floating-point operands only.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>neg_hi:[{0..1}]</p></td>
<td><p>Select affected operands for instructions with 1 source operand.</p></td>
</tr>
<tr class="row-odd"><td><p>neg_hi:[{0..1},{0..1}]</p></td>
<td><p>Select affected operands for instructions with 2 source operands.</p></td>
</tr>
<tr class="row-even"><td><p>neg_hi:[{0..1},{0..1},{0..1}]</p></td>
<td><p>Select affected operands for instructions with 3 source operands.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Note: numeric values may be specified as either
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer numbers</span></a> or
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expressions</span></a>.</p>
<p>Examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">neg_hi</span><span class="p">:[</span><span class="mi">1</span><span class="p">,</span><span class="mi">0</span><span class="p">]</span>
<span class="n">neg_hi</span><span class="p">:[</span><span class="mi">0</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">]</span>
</pre></div>
</div>
</section>
<section id="id30">
<h4><a class="toc-backref" href="#id144" role="doc-backlink">clamp</a><a class="headerlink" href="#id30" title="Link to this heading">Â¶</a></h4>
<p>See a description <a class="reference internal" href="#amdgpu-synid-clamp"><span class="std std-ref">here</span></a>.</p>
</section>
</section>
<section id="vop3p-mad-mix-fma-mix-modifiers">
<span id="amdgpu-synid-mad-mix"></span><h3><a class="toc-backref" href="#id145" role="doc-backlink">VOP3P MAD_MIX/FMA_MIX Modifiers</a><a class="headerlink" href="#vop3p-mad-mix-fma-mix-modifiers" title="Link to this heading">Â¶</a></h3>
<p><em>v_mad_mix*</em> and <em>v_fma_mix*</em>
instructions use <em>op_sel</em> and <em>op_sel_hi</em> modifiers
in a manner different from <em>regular</em> VOP3P instructions.</p>
<p>See a description below.</p>
<section id="m-op-sel">
<span id="amdgpu-synid-mad-mix-op-sel"></span><h4><a class="toc-backref" href="#id146" role="doc-backlink">m_op_sel</a><a class="headerlink" href="#m-op-sel" title="Link to this heading">Â¶</a></h4>
<p>This operand has meaning only for 16-bit source operands, as indicated by
<a class="reference internal" href="#amdgpu-synid-mad-mix-op-sel-hi"><span class="std std-ref">m_op_sel_hi</span></a>.
It specifies to select either the low [15:0] or high [31:16] operand bits
as input to the operation.</p>
<p>The number of values specified by the <em>op_sel</em> modifier must match the number of source
operands. The first value controls src0, the second value controls src1 and so on.</p>
<p>The value 0 indicates the low bits, the value 1 indicates the high 16 bits.</p>
<p>By default, low bits are used for all operands.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>op_sel:[{0..1},{0..1},{0..1}]</p></td>
<td><p>Select the location of each 16-bit source operand.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Note: numeric values may be specified as either
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer numbers</span></a> or
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expressions</span></a>.</p>
<p>Examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">op_sel</span><span class="p">:[</span><span class="mi">0</span><span class="p">,</span><span class="mi">1</span><span class="p">]</span>
</pre></div>
</div>
</section>
<section id="m-op-sel-hi">
<span id="amdgpu-synid-mad-mix-op-sel-hi"></span><h4><a class="toc-backref" href="#id147" role="doc-backlink">m_op_sel_hi</a><a class="headerlink" href="#m-op-sel-hi" title="Link to this heading">Â¶</a></h4>
<p>Selects the size of source operands: either 32 bits or 16 bits.
By default, 32 bits are used for all source operands.</p>
<p>The number of values specified by the <em>op_sel_hi</em> modifier must match the number of source
operands. The first value controls src0, the second value controls src1 and so on.</p>
<p>The value 0 indicates 32 bits, the value 1 indicates 16 bits.</p>
<p>The location of 16 bits in the operand may be specified by
<a class="reference internal" href="#amdgpu-synid-mad-mix-op-sel"><span class="std std-ref">m_op_sel</span></a>.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>op_sel_hi:[{0..1},{0..1},{0..1}]</p></td>
<td><p>Select the size of each source operand.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Note: numeric values may be specified as either
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer numbers</span></a> or
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expressions</span></a>.</p>
<p>Examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">op_sel_hi</span><span class="p">:[</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">]</span>
</pre></div>
</div>
</section>
<section id="id31">
<h4><a class="toc-backref" href="#id148" role="doc-backlink">abs</a><a class="headerlink" href="#id31" title="Link to this heading">Â¶</a></h4>
<p>See a description <a class="reference internal" href="#amdgpu-synid-abs"><span class="std std-ref">here</span></a>.</p>
</section>
<section id="id32">
<h4><a class="toc-backref" href="#id149" role="doc-backlink">neg</a><a class="headerlink" href="#id32" title="Link to this heading">Â¶</a></h4>
<p>See a description <a class="reference internal" href="#amdgpu-synid-neg"><span class="std std-ref">here</span></a>.</p>
</section>
<section id="id33">
<h4><a class="toc-backref" href="#id150" role="doc-backlink">clamp</a><a class="headerlink" href="#id33" title="Link to this heading">Â¶</a></h4>
<p>See a description <a class="reference internal" href="#amdgpu-synid-clamp"><span class="std std-ref">here</span></a>.</p>
</section>
</section>
<section id="vop3p-mfma-modifiers">
<h3><a class="toc-backref" href="#id151" role="doc-backlink">VOP3P MFMA Modifiers</a><a class="headerlink" href="#vop3p-mfma-modifiers" title="Link to this heading">Â¶</a></h3>
<section id="cbsz">
<span id="amdgpu-synid-cbsz"></span><h4><a class="toc-backref" href="#id152" role="doc-backlink">cbsz</a><a class="headerlink" href="#cbsz" title="Link to this heading">Â¶</a></h4>
<p>Specifies a broadcast mode.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>cbsz:[{0..7}]</p></td>
<td><p>A broadcast mode.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Note: numeric value may be specified as either
an <a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer number</span></a> or
an <a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expression</span></a>.</p>
</section>
<section id="abid">
<span id="amdgpu-synid-abid"></span><h4><a class="toc-backref" href="#id153" role="doc-backlink">abid</a><a class="headerlink" href="#abid" title="Link to this heading">Â¶</a></h4>
<p>Specifies matrix A group select.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>abid:[{0..15}]</p></td>
<td><p>Matrix A group select id.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Note: numeric value may be specified as either
an <a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer number</span></a> or
an <a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expression</span></a>.</p>
</section>
<section id="blgp">
<span id="amdgpu-synid-blgp"></span><h4><a class="toc-backref" href="#id154" role="doc-backlink">blgp</a><a class="headerlink" href="#blgp" title="Link to this heading">Â¶</a></h4>
<p>Specifies matrix B lane group pattern.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>blgp:[{0..7}]</p></td>
<td><p>Matrix B lane group pattern.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Note: numeric value may be specified as either
an <a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer number</span></a> or
an <a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expression</span></a>.</p>
</section>
<section id="amdgpu-synid-mfma-neg">
<span id="id34"></span><h4><a class="toc-backref" href="#id155" role="doc-backlink">neg</a><a class="headerlink" href="#amdgpu-synid-mfma-neg" title="Link to this heading">Â¶</a></h4>
<p>Indicates operands that must be negated before the operation.
The number of values specified by this modifier must match the number of source
operands. The first value controls src0, the second value controls src1 and so on.</p>
<p>The value 0 indicates that the corresponding operand value is used unmodified,
the value 1 indicates that the operand value must be negated before the operation.</p>
<p>By default, operand values are used unmodified.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>neg:[{0..1},{0..1},{0..1}]</p></td>
<td><p>Select operands which must be negated before the operation.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Note: numeric values may be specified as either
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer numbers</span></a> or
<a class="reference internal" href="AMDGPUOperandSyntax.html#amdgpu-synid-absolute-expression"><span class="std std-ref">absolute expressions</span></a>.</p>
<p>Examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">neg</span><span class="p">:[</span><span class="mi">0</span><span class="p">,</span><span class="mi">1</span><span class="p">,</span><span class="mi">1</span><span class="p">]</span>
</pre></div>
</div>
</section>
</section>
</section>
</section>


            <div class="clearer"></div>
          </div>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="genindex.html" title="General Index"
             >index</a></li>
        <li class="right" >
          <a href="AMDGPUOperandSyntax.html" title="Syntax of AMDGPU Instruction Operands"
             >next</a> |</li>
        <li class="right" >
          <a href="AMDGPU/gfx11_waitcnt_depctr.html" title="waitcnt_depctr"
             >previous</a> |</li>
  <li><a href="https://llvm.org/">LLVM Home</a>&nbsp;|&nbsp;</li>
  <li><a href="index.html">Documentation</a>&raquo;</li>

          <li class="nav-item nav-item-1"><a href="UserGuides.html" >User Guides</a> &#187;</li>
          <li class="nav-item nav-item-2"><a href="AMDGPUUsage.html" >User Guide for AMDGPU Backend</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">Syntax of AMDGPU Instruction Modifiers</a></li> 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
    &#169; Copyright 2003-2025, LLVM Project.
      Last updated on 2025-08-26.
      Created using <a href="https://www.sphinx-doc.org/">Sphinx</a> 7.2.6.
    </div>
  </body>
</html>