## This is README file for CVSD final project
## Members:
Min-Hsin Liu r12943106
Chu-Yun Hsiao R12k41017

## DIRECTORY:

#### 01_RTL/: 
Contains verilog code

#### 02_SYN/: 
Contains basic information after synthesis

#### 03_GATE/: 
Contains files for gate-level simulation

#### 05_POST/: 
Contains files for simulation after APR

## Note: 
Directory "04_APR" is too large. If needed, please contact sam20000927@gmail.com
