<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>infix FFI Library: src/arch/aarch64/abi_arm64_emitters.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">infix FFI Library<span id="projectnumber">&#160;0.1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_70d5e250c66d001b18da37689179cade.html">arch</a></li><li class="navelem"><a class="el" href="dir_49610b2200846401e1c49e6871f5269a.html">aarch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">abi_arm64_emitters.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Declares the internal helper functions for emitting AArch64 machine code.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;common/infix_internals.h&quot;</code><br />
<code>#include &lt;<a class="el" href="abi__arm64__common_8h_source.html">abi_arm64_common.h</a>&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for abi_arm64_emitters.h:</div>
<div class="dyncontent">
<div class="center"><img src="abi__arm64__emitters_8h__incl.png" border="0" usemap="#asrc_2arch_2aarch64_2abi__arm64__emitters_8h" alt=""/></div>
<map name="asrc_2arch_2aarch64_2abi__arm64__emitters_8h" id="asrc_2arch_2aarch64_2abi__arm64__emitters_8h">
<area shape="rect" title="Declares the internal helper functions for emitting AArch64 machine code." alt="" coords="211,5,364,45"/>
<area shape="rect" href="infix__internals_8h_source.html" title=" " alt="" coords="94,93,281,119"/>
<area shape="poly" title=" " alt="" coords="265,48,215,87,212,82,261,43"/>
<area shape="rect" href="abi__arm64__common_8h.html" title="Common definitions for the AArch64 (ARM64) architecture." alt="" coords="305,93,472,119"/>
<area shape="poly" title=" " alt="" coords="313,43,364,82,361,87,310,48"/>
<area shape="rect" href="infix__config_8h.html" title="Internal&#45;only header for platform, architecture, and ABI detection." alt="" coords="5,167,175,192"/>
<area shape="poly" title=" " alt="" coords="173,121,119,160,116,156,170,117"/>
<area shape="rect" href="infix_8h.html" title="The main public header for the infix FFI library." alt="" coords="199,167,293,192"/>
<area shape="poly" title=" " alt="" coords="199,117,230,155,226,158,195,121"/>
<area shape="rect" title=" " alt="" coords="91,313,174,339"/>
<area shape="poly" title=" " alt="" coords="201,195,135,216,108,228,92,242,87,256,91,272,111,302,107,305,86,274,82,256,88,238,105,224,133,211,199,189"/>
<area shape="rect" title=" " alt="" coords="209,313,283,339"/>
<area shape="poly" title=" " alt="" coords="261,191,285,223,293,244,291,266,281,287,269,305,264,301,277,284,286,265,287,245,280,226,256,194"/>
<area shape="rect" title=" " alt="" coords="353,240,424,265"/>
<area shape="poly" title=" " alt="" coords="270,190,354,231,352,236,268,194"/>
<area shape="rect" href="compat__c23_8h.html" title="Provides compatibility shims for C23 features in a C17/C11 project." alt="" coords="103,240,277,265"/>
<area shape="poly" title=" " alt="" coords="239,194,210,231,205,228,235,191"/>
<area shape="poly" title=" " alt="" coords="183,267,153,304,149,301,178,264"/>
<area shape="poly" title=" " alt="" coords="201,264,231,301,226,304,197,267"/>
<area shape="poly" title=" " alt="" coords="391,119,391,226,386,226,386,119"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="abi__arm64__emitters_8h__dep__incl.png" border="0" usemap="#asrc_2arch_2aarch64_2abi__arm64__emitters_8hdep" alt=""/></div>
<map name="asrc_2arch_2aarch64_2abi__arm64__emitters_8hdep" id="asrc_2arch_2aarch64_2abi__arm64__emitters_8hdep">
<area shape="rect" title="Declares the internal helper functions for emitting AArch64 machine code." alt="" coords="93,5,247,45"/>
<area shape="rect" href="abi__arm64_8c.html" title="Implements the FFI logic for the AArch64 (ARM64) architecture following the AAPCS64 calling conventio..." alt="" coords="5,93,159,133"/>
<area shape="poly" title=" " alt="" coords="142,57,103,95,100,91,139,53"/>
<area shape="rect" href="abi__arm64__emitters_8c.html" title="Implements the internal helper functions for emitting AArch64 machine code." alt="" coords="183,93,336,133"/>
<area shape="poly" title=" " alt="" coords="202,53,241,91,238,95,198,57"/>
</map>
</div>
</div>
<p><a href="abi__arm64__emitters_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a1859924feee26110a597f8fdb40f641a" id="r_a1859924feee26110a597f8fdb40f641a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="abi__arm64__emitters_8h.html#a1859924feee26110a597f8fdb40f641a">emit_arm64_ldr_imm</a> (<a class="el" href="structcode__buffer.html">code_buffer</a> *buf, bool is64, <a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a> dest, <a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a> base, int32_t offset)</td></tr>
<tr class="memdesc:a1859924feee26110a597f8fdb40f641a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emits an ARM64 <code>LDR &lt;Wt/Xt&gt;, [Xn, #imm]</code> instruction (load GPR from memory).  <br /></td></tr>
<tr class="separator:a1859924feee26110a597f8fdb40f641a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadef894fddbb4159a515f76280c3e8a6" id="r_aadef894fddbb4159a515f76280c3e8a6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="abi__arm64__emitters_8h.html#aadef894fddbb4159a515f76280c3e8a6">emit_arm64_ldrsw_imm</a> (<a class="el" href="structcode__buffer.html">code_buffer</a> *buf, <a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a> dest, <a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a> base, int32_t offset)</td></tr>
<tr class="memdesc:aadef894fddbb4159a515f76280c3e8a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emits an ARM64 <code>LDRSW &lt;Xt&gt;, [Xn, #imm]</code> instruction (load 32-bit value and sign-extend to 64-bit).  <br /></td></tr>
<tr class="separator:aadef894fddbb4159a515f76280c3e8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a889ea2650a40f3b7c4845df0c75882d9" id="r_a889ea2650a40f3b7c4845df0c75882d9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="abi__arm64__emitters_8h.html#a889ea2650a40f3b7c4845df0c75882d9">emit_arm64_str_imm</a> (<a class="el" href="structcode__buffer.html">code_buffer</a> *buf, bool is64, <a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a> src, <a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a> base, int32_t offset)</td></tr>
<tr class="memdesc:a889ea2650a40f3b7c4845df0c75882d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emits an ARM64 <code>STR &lt;Wt/Xt&gt;, [Xn, #imm]</code> instruction (store GPR to memory).  <br /></td></tr>
<tr class="separator:a889ea2650a40f3b7c4845df0c75882d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3cc813449472a19651a5267fb9f8094" id="r_ac3cc813449472a19651a5267fb9f8094"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="abi__arm64__emitters_8h.html#ac3cc813449472a19651a5267fb9f8094">emit_arm64_strb_imm</a> (<a class="el" href="structcode__buffer.html">code_buffer</a> *buf, <a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a> src, <a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a> base, int32_t offset)</td></tr>
<tr class="memdesc:ac3cc813449472a19651a5267fb9f8094"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emits an ARM64 <code>STRB &lt;Wt&gt;, [Xn, #imm]</code> instruction (store byte to memory).  <br /></td></tr>
<tr class="separator:ac3cc813449472a19651a5267fb9f8094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad87392f8262a82657763d0f145796f3e" id="r_ad87392f8262a82657763d0f145796f3e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="abi__arm64__emitters_8h.html#ad87392f8262a82657763d0f145796f3e">emit_arm64_strh_imm</a> (<a class="el" href="structcode__buffer.html">code_buffer</a> *buf, <a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a> src, <a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a> base, int32_t offset)</td></tr>
<tr class="memdesc:ad87392f8262a82657763d0f145796f3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emits an ARM64 <code>STRH &lt;Wt&gt;, [Xn, #imm]</code> instruction (store half-word to memory).  <br /></td></tr>
<tr class="separator:ad87392f8262a82657763d0f145796f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaed516447368c493b87bee33576930f8" id="r_aaed516447368c493b87bee33576930f8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="abi__arm64__emitters_8h.html#aaed516447368c493b87bee33576930f8">emit_arm64_ldr_vpr</a> (<a class="el" href="structcode__buffer.html">code_buffer</a> *buf, bool is64, <a class="el" href="abi__arm64__common_8h.html#a84639a49e91a2455fb857495a718e3be">arm64_vpr</a> dest, <a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a> base, int32_t offset)</td></tr>
<tr class="memdesc:aaed516447368c493b87bee33576930f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emits an ARM64 <code>LDR &lt;St/Dt&gt;, [Xn, #imm]</code> instruction (load SIMD&amp;FP register from memory).  <br /></td></tr>
<tr class="separator:aaed516447368c493b87bee33576930f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa691c5501861dfccc30b87cbe4b9c5da" id="r_aa691c5501861dfccc30b87cbe4b9c5da"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="abi__arm64__emitters_8h.html#aa691c5501861dfccc30b87cbe4b9c5da">emit_arm64_str_vpr</a> (<a class="el" href="structcode__buffer.html">code_buffer</a> *buf, bool is64, <a class="el" href="abi__arm64__common_8h.html#a84639a49e91a2455fb857495a718e3be">arm64_vpr</a> src, <a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a> base, int32_t offset)</td></tr>
<tr class="memdesc:aa691c5501861dfccc30b87cbe4b9c5da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emits an ARM64 <code>STR &lt;St/Dt&gt;, [Xn, #imm]</code> instruction (store SIMD&amp;FP register to memory).  <br /></td></tr>
<tr class="separator:aa691c5501861dfccc30b87cbe4b9c5da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a230cdc983d0ea859c80655bd3969ffb4" id="r_a230cdc983d0ea859c80655bd3969ffb4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="abi__arm64__emitters_8h.html#a230cdc983d0ea859c80655bd3969ffb4">emit_arm64_add_imm</a> (<a class="el" href="structcode__buffer.html">code_buffer</a> *buf, bool is64, bool set_flags, <a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a> dest, <a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a> base, uint32_t imm)</td></tr>
<tr class="memdesc:a230cdc983d0ea859c80655bd3969ffb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emits an ARM64 <code>ADD(S) &lt;Xd/Wd&gt;, &lt;Xn/Wn&gt;, #imm</code> instruction (add immediate to GPR).  <br /></td></tr>
<tr class="separator:a230cdc983d0ea859c80655bd3969ffb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37a62baf0afa71286f3a4aa5269003b6" id="r_a37a62baf0afa71286f3a4aa5269003b6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="abi__arm64__emitters_8h.html#a37a62baf0afa71286f3a4aa5269003b6">emit_arm64_sub_imm</a> (<a class="el" href="structcode__buffer.html">code_buffer</a> *buf, bool is64, bool set_flags, <a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a> dest, <a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a> base, uint32_t imm)</td></tr>
<tr class="memdesc:a37a62baf0afa71286f3a4aa5269003b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emits an ARM64 <code>SUB(S) &lt;Xd/Wd&gt;, &lt;Xn/Wn&gt;, #imm</code> instruction (subtract immediate from GPR).  <br /></td></tr>
<tr class="separator:a37a62baf0afa71286f3a4aa5269003b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba20e09949a91f2d9a5ead5ffd89261e" id="r_aba20e09949a91f2d9a5ead5ffd89261e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="abi__arm64__emitters_8h.html#aba20e09949a91f2d9a5ead5ffd89261e">emit_arm64_load_u64_immediate</a> (<a class="el" href="structcode__buffer.html">code_buffer</a> *buf, <a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a> dest, uint64_t value)</td></tr>
<tr class="memdesc:aba20e09949a91f2d9a5ead5ffd89261e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emits an instruction sequence (<code>MOVZ</code>/<code>MOVK</code>) to load an arbitrary 64-bit immediate into a GPR.  <br /></td></tr>
<tr class="separator:aba20e09949a91f2d9a5ead5ffd89261e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa70916450b63c970b33498cd54771a14" id="r_aa70916450b63c970b33498cd54771a14"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="abi__arm64__emitters_8h.html#aa70916450b63c970b33498cd54771a14">emit_arm64_ldr_q_imm</a> (<a class="el" href="structcode__buffer.html">code_buffer</a> *buf, <a class="el" href="abi__arm64__common_8h.html#a84639a49e91a2455fb857495a718e3be">arm64_vpr</a> dest, <a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a> base, int32_t offset)</td></tr>
<tr class="memdesc:aa70916450b63c970b33498cd54771a14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emits an AArch64 <code>LDR &lt;Qt&gt;, [Xn, #imm]</code> for a 128-bit load into a SIMD&amp;FP register.  <br /></td></tr>
<tr class="separator:aa70916450b63c970b33498cd54771a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51f958133d7a2ce1298a59599b107460" id="r_a51f958133d7a2ce1298a59599b107460"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="abi__arm64__emitters_8h.html#a51f958133d7a2ce1298a59599b107460">emit_arm64_str_q_imm</a> (<a class="el" href="structcode__buffer.html">code_buffer</a> *buf, <a class="el" href="abi__arm64__common_8h.html#a84639a49e91a2455fb857495a718e3be">arm64_vpr</a> src, <a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a> base, int32_t offset)</td></tr>
<tr class="memdesc:a51f958133d7a2ce1298a59599b107460"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emits an AArch64 <code>STR &lt;Qt&gt;, [Xn, #imm]</code> for a 128-bit store from a SIMD&amp;FP register.  <br /></td></tr>
<tr class="separator:a51f958133d7a2ce1298a59599b107460"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Declares the internal helper functions for emitting AArch64 machine code. </p>
<p>Copyright (c) 2025 Sanko Robinson</p>
<p>This source code is dual-licensed under the Artistic License 2.0 or the MIT License. You may choose to use this code under the terms of either license.</p>
<p>SPDX-License-Identifier: (Artistic-2.0 OR MIT)</p>
<p>The documentation blocks within this file are licensed under the Creative Commons Attribution 4.0 International License (CC BY 4.0).</p>
<p>SPDX-License-Identifier: CC-BY-4.0</p>
<p>This is a non-public, internal-only header. It provides the function prototypes for all low-level AArch64 instruction emitters. These functions are the fundamental building blocks used by <code><a class="el" href="abi__arm64_8c.html" title="Implements the FFI logic for the AArch64 (ARM64) architecture following the AAPCS64 calling conventio...">abi_arm64.c</a></code> to generate the machine code for both forward and reverse trampolines.</p>
<p>This module was created to cleanly separate the low-level, bit-twiddling details of AArch64 instruction set encoding from the higher-level logic of applying the AAPCS64 ABI rules (like argument classification and stack layout). </p>
</div><h2 class="groupheader">Function Documentation</h2>
<a id="a230cdc983d0ea859c80655bd3969ffb4" name="a230cdc983d0ea859c80655bd3969ffb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a230cdc983d0ea859c80655bd3969ffb4">&#9670;&#160;</a></span>emit_arm64_add_imm()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void emit_arm64_add_imm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcode__buffer.html">code_buffer</a> *&#160;</td>
          <td class="paramname"><em>buf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is64</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>set_flags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a>&#160;</td>
          <td class="paramname"><em>dest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a>&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Emits an ARM64 <code>ADD(S) &lt;Xd/Wd&gt;, &lt;Xn/Wn&gt;, #imm</code> instruction (add immediate to GPR). </p>
<p>Emits an ARM64 <code>ADD(S) &lt;Xd/Wd&gt;, &lt;Xn/Wn&gt;, #imm</code> instruction (add immediate to GPR).</p>
<p>Encodes <code>ADD(S) &lt;Wd|Xd&gt;, &lt;Wn|Xn&gt;, #imm</code>. Adds an immediate value to a register. This function automatically handles large immediates by generating a multi-instruction sequence if necessary.</p>
<ul>
<li>Opcode (64-bit): <code>10_0_10001_...</code> (0x91...)</li>
<li>Opcode (32-bit): <code>00_0_10001_...</code> (0x11...)</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">buf</td><td>The code buffer. </td></tr>
    <tr><td class="paramname">is64</td><td>True for 64-bit operation (operands are X registers). </td></tr>
    <tr><td class="paramname">set_flags</td><td>True to update condition flags (emits <code>ADDS</code>). </td></tr>
    <tr><td class="paramname">dest</td><td>The destination GPR. </td></tr>
    <tr><td class="paramname">base</td><td>The source GPR. </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate value. Can be larger than 12 bits. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1859924feee26110a597f8fdb40f641a" name="a1859924feee26110a597f8fdb40f641a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1859924feee26110a597f8fdb40f641a">&#9670;&#160;</a></span>emit_arm64_ldr_imm()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void emit_arm64_ldr_imm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcode__buffer.html">code_buffer</a> *&#160;</td>
          <td class="paramname"><em>buf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is64</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a>&#160;</td>
          <td class="paramname"><em>dest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a>&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Emits an ARM64 <code>LDR &lt;Wt/Xt&gt;, [Xn, #imm]</code> instruction (load GPR from memory). </p>
<p>Emits an ARM64 <code>LDR &lt;Wt/Xt&gt;, [Xn, #imm]</code> instruction (load GPR from memory).</p>
<p>Encodes the <code>LDR &lt;Wt|Xt&gt;, [&lt;Xn|SP&gt;, #pimm]</code> instruction. This loads a 32-bit or 64-bit value from memory at the address <code>base + offset</code> into the destination register.</p>
<ul>
<li>Opcode (64-bit): <code>11_111_00_1_01_...</code> (base 0xB9400000)</li>
<li>Opcode (32-bit): <code>10_111_00_1_01_...</code> (base 0x79400000)</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">buf</td><td>The code buffer to write the instruction to. </td></tr>
    <tr><td class="paramname">is64</td><td>True for a 64-bit load (LDR Xt), false for 32-bit (LDR Wt). </td></tr>
    <tr><td class="paramname">dest</td><td>The destination general-purpose register (X0-X30 or W0-W30). </td></tr>
    <tr><td class="paramname">base</td><td>The base general-purpose register (Xn or SP) for the memory address. </td></tr>
    <tr><td class="paramname">offset</td><td>The 12-bit scaled immediate offset. Must be positive and a multiple of the access size (4 or 8). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa70916450b63c970b33498cd54771a14" name="aa70916450b63c970b33498cd54771a14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa70916450b63c970b33498cd54771a14">&#9670;&#160;</a></span>emit_arm64_ldr_q_imm()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void emit_arm64_ldr_q_imm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcode__buffer.html">code_buffer</a> *&#160;</td>
          <td class="paramname"><em>buf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="abi__arm64__common_8h.html#a84639a49e91a2455fb857495a718e3be">arm64_vpr</a>&#160;</td>
          <td class="paramname"><em>dest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a>&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Emits an AArch64 <code>LDR &lt;Qt&gt;, [Xn, #imm]</code> for a 128-bit load into a SIMD&amp;FP register. </p>
<p>Emits an AArch64 <code>LDR &lt;Qt&gt;, [Xn, #imm]</code> for a 128-bit load into a SIMD&amp;FP register.</p>
<p>This instruction is used for loading 128-bit values, such as the <code>long double</code> type on Linux AArch64, from memory into a full 128-bit Q-register (which is the full width of a V-register).</p>
<ul>
<li>Opcode: <code>00_111_10_1_01...</code> (base 0x3DC00000)</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">buf</td><td>The code buffer. </td></tr>
    <tr><td class="paramname">dest</td><td>The destination V-register (V0-V31). </td></tr>
    <tr><td class="paramname">base</td><td>The base GPR for the memory address. </td></tr>
    <tr><td class="paramname">offset</td><td>The byte offset from the base register. Must be a multiple of 16. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aaed516447368c493b87bee33576930f8" name="aaed516447368c493b87bee33576930f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaed516447368c493b87bee33576930f8">&#9670;&#160;</a></span>emit_arm64_ldr_vpr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void emit_arm64_ldr_vpr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcode__buffer.html">code_buffer</a> *&#160;</td>
          <td class="paramname"><em>buf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is64</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="abi__arm64__common_8h.html#a84639a49e91a2455fb857495a718e3be">arm64_vpr</a>&#160;</td>
          <td class="paramname"><em>dest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a>&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Emits an ARM64 <code>LDR &lt;St/Dt&gt;, [Xn, #imm]</code> instruction (load SIMD&amp;FP register from memory). </p>
<p>Emits an ARM64 <code>LDR &lt;St/Dt&gt;, [Xn, #imm]</code> instruction (load SIMD&amp;FP register from memory).</p>
<p>Encodes <code>LDR &lt;St|Dt&gt;, [&lt;Xn|SP&gt;, #imm]</code>. This loads a 32-bit (single-precision) or 64-bit (double-precision) value from memory into a V-register.</p>
<ul>
<li>Opcode (64-bit): <code>11_111_10_1_01_...</code> (base 0xBD400000)</li>
<li>Opcode (32-bit): <code>10_111_10_1_01_...</code> (base 0x7D400000)</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">buf</td><td>The code buffer. </td></tr>
    <tr><td class="paramname">is64</td><td>True for 64-bit (D register), false for 32-bit (S register). </td></tr>
    <tr><td class="paramname">dest</td><td>The destination V-register (V0-V31). </td></tr>
    <tr><td class="paramname">base</td><td>The base GPR for the memory address. </td></tr>
    <tr><td class="paramname">offset</td><td>The 12-bit scaled immediate offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aadef894fddbb4159a515f76280c3e8a6" name="aadef894fddbb4159a515f76280c3e8a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadef894fddbb4159a515f76280c3e8a6">&#9670;&#160;</a></span>emit_arm64_ldrsw_imm()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void emit_arm64_ldrsw_imm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcode__buffer.html">code_buffer</a> *&#160;</td>
          <td class="paramname"><em>buf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a>&#160;</td>
          <td class="paramname"><em>dest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a>&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Emits an ARM64 <code>LDRSW &lt;Xt&gt;, [Xn, #imm]</code> instruction (load 32-bit value and sign-extend to 64-bit). </p>
<p>Emits an ARM64 <code>LDRSW &lt;Xt&gt;, [Xn, #imm]</code> instruction (load 32-bit value and sign-extend to 64-bit).</p>
<p>Encodes the <code>LDRSW &lt;Xt&gt;, [&lt;Xn|SP&gt;, #pimm]</code> instruction. This loads a 32-bit word from memory, sign-extends it to 64 bits, and writes it to a 64-bit general-purpose register.</p>
<ul>
<li>Opcode: <code>10_111_00_1_10_...</code> (base 0xB9800000)</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">buf</td><td>The code buffer. </td></tr>
    <tr><td class="paramname">dest</td><td>The 64-bit destination GPR (Xt). </td></tr>
    <tr><td class="paramname">base</td><td>The base GPR for the memory address. </td></tr>
    <tr><td class="paramname">offset</td><td>The 12-bit scaled immediate offset (must be a multiple of 4). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aba20e09949a91f2d9a5ead5ffd89261e" name="aba20e09949a91f2d9a5ead5ffd89261e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba20e09949a91f2d9a5ead5ffd89261e">&#9670;&#160;</a></span>emit_arm64_load_u64_immediate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void emit_arm64_load_u64_immediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcode__buffer.html">code_buffer</a> *&#160;</td>
          <td class="paramname"><em>buf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a>&#160;</td>
          <td class="paramname"><em>dest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Emits an instruction sequence (<code>MOVZ</code>/<code>MOVK</code>) to load an arbitrary 64-bit immediate into a GPR. </p>
<p>Emits an instruction sequence (<code>MOVZ</code>/<code>MOVK</code>) to load an arbitrary 64-bit immediate into a GPR.</p>
<p>This is achieved by emitting a sequence of up to four "move wide" instructions: one <code>MOVZ</code> for the first 16-bit chunk (to zero the register) followed by up to three <code>MOVK</code> instructions for the remaining chunks. This is the standard AArch64 pattern for materializing a 64-bit constant.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">buf</td><td>The code buffer. </td></tr>
    <tr><td class="paramname">dest</td><td>The destination GPR. </td></tr>
    <tr><td class="paramname">value</td><td>The 64-bit immediate value to load. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a889ea2650a40f3b7c4845df0c75882d9" name="a889ea2650a40f3b7c4845df0c75882d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a889ea2650a40f3b7c4845df0c75882d9">&#9670;&#160;</a></span>emit_arm64_str_imm()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void emit_arm64_str_imm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcode__buffer.html">code_buffer</a> *&#160;</td>
          <td class="paramname"><em>buf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is64</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a>&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a>&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Emits an ARM64 <code>STR &lt;Wt/Xt&gt;, [Xn, #imm]</code> instruction (store GPR to memory). </p>
<p>Emits an ARM64 <code>STR &lt;Wt/Xt&gt;, [Xn, #imm]</code> instruction (store GPR to memory).</p>
<p>Encodes the <code>STR &lt;Wt|Xt&gt;, [&lt;Xn|SP&gt;, #pimm]</code> instruction. This stores a 32-bit or 64-bit value from a GPR to memory at <code>base + offset</code>.</p>
<ul>
<li>Opcode (64-bit): <code>11_111_00_1_00_...</code> (base 0xB9000000)</li>
<li>Opcode (32-bit): <code>10_111_00_1_00_...</code> (base 0x79000000)</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">buf</td><td>The code buffer. </td></tr>
    <tr><td class="paramname">is64</td><td>True for a 64-bit store (STR Xt), false for 32-bit (STR Wt). </td></tr>
    <tr><td class="paramname">src</td><td>The source GPR. </td></tr>
    <tr><td class="paramname">base</td><td>The base GPR for the memory address. </td></tr>
    <tr><td class="paramname">offset</td><td>The 12-bit scaled immediate offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a51f958133d7a2ce1298a59599b107460" name="a51f958133d7a2ce1298a59599b107460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51f958133d7a2ce1298a59599b107460">&#9670;&#160;</a></span>emit_arm64_str_q_imm()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void emit_arm64_str_q_imm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcode__buffer.html">code_buffer</a> *&#160;</td>
          <td class="paramname"><em>buf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="abi__arm64__common_8h.html#a84639a49e91a2455fb857495a718e3be">arm64_vpr</a>&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a>&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Emits an AArch64 <code>STR &lt;Qt&gt;, [Xn, #imm]</code> for a 128-bit store from a SIMD&amp;FP register. </p>
<p>Emits an AArch64 <code>STR &lt;Qt&gt;, [Xn, #imm]</code> for a 128-bit store from a SIMD&amp;FP register.</p>
<p>This instruction is used for storing 128-bit values from a Q-register to memory.</p>
<ul>
<li>Opcode: <code>00_111_10_1_00...</code> (base 0x3D800000)</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">buf</td><td>The code buffer. </td></tr>
    <tr><td class="paramname">src</td><td>The source V-register (V0-V31). </td></tr>
    <tr><td class="paramname">base</td><td>The base GPR for the memory address. </td></tr>
    <tr><td class="paramname">offset</td><td>The byte offset. Must be a multiple of 16. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa691c5501861dfccc30b87cbe4b9c5da" name="aa691c5501861dfccc30b87cbe4b9c5da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa691c5501861dfccc30b87cbe4b9c5da">&#9670;&#160;</a></span>emit_arm64_str_vpr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void emit_arm64_str_vpr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcode__buffer.html">code_buffer</a> *&#160;</td>
          <td class="paramname"><em>buf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is64</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="abi__arm64__common_8h.html#a84639a49e91a2455fb857495a718e3be">arm64_vpr</a>&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a>&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Emits an ARM64 <code>STR &lt;St/Dt&gt;, [Xn, #imm]</code> instruction (store SIMD&amp;FP register to memory). </p>
<p>Emits an ARM64 <code>STR &lt;St/Dt&gt;, [Xn, #imm]</code> instruction (store SIMD&amp;FP register to memory).</p>
<p>Encodes <code>STR &lt;St|Dt&gt;, [&lt;Xn|SP&gt;, #imm]</code>. This stores a 32-bit or 64-bit value from a V-register to memory.</p>
<ul>
<li>Opcode (64-bit): <code>11_111_10_1_00_...</code> (base 0xBD000000)</li>
<li>Opcode (32-bit): <code>10_111_10_1_00_...</code> (base 0x7D000000)</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">buf</td><td>The code buffer. </td></tr>
    <tr><td class="paramname">is64</td><td>True for 64-bit (D register), false for 32-bit (S register). </td></tr>
    <tr><td class="paramname">src</td><td>The source V-register. </td></tr>
    <tr><td class="paramname">base</td><td>The base GPR for the memory address. </td></tr>
    <tr><td class="paramname">offset</td><td>The 12-bit scaled immediate offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac3cc813449472a19651a5267fb9f8094" name="ac3cc813449472a19651a5267fb9f8094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3cc813449472a19651a5267fb9f8094">&#9670;&#160;</a></span>emit_arm64_strb_imm()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void emit_arm64_strb_imm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcode__buffer.html">code_buffer</a> *&#160;</td>
          <td class="paramname"><em>buf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a>&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a>&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Emits an ARM64 <code>STRB &lt;Wt&gt;, [Xn, #imm]</code> instruction (store byte to memory). </p>
<p>Emits an ARM64 <code>STRB &lt;Wt&gt;, [Xn, #imm]</code> instruction (store byte to memory).</p>
<p>Encodes <code>STRB &lt;Wt&gt;, [&lt;Xn|SP&gt;, #imm]</code>. This stores the low byte (8 bits) from a GPR to memory.</p>
<ul>
<li>Opcode: <code>00_111_00_1_00_...</code> (base 0x39000000)</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">buf</td><td>The code buffer. </td></tr>
    <tr><td class="paramname">src</td><td>The source GPR (Wt). The low 8 bits are used. </td></tr>
    <tr><td class="paramname">base</td><td>The base GPR for the memory address (Xn). </td></tr>
    <tr><td class="paramname">offset</td><td>The 12-bit immediate offset (unscaled). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad87392f8262a82657763d0f145796f3e" name="ad87392f8262a82657763d0f145796f3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad87392f8262a82657763d0f145796f3e">&#9670;&#160;</a></span>emit_arm64_strh_imm()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void emit_arm64_strh_imm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcode__buffer.html">code_buffer</a> *&#160;</td>
          <td class="paramname"><em>buf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a>&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a>&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Emits an ARM64 <code>STRH &lt;Wt&gt;, [Xn, #imm]</code> instruction (store half-word to memory). </p>
<p>Emits an ARM64 <code>STRH &lt;Wt&gt;, [Xn, #imm]</code> instruction (store half-word to memory).</p>
<p>Encodes <code>STRH &lt;Wt&gt;, [&lt;Xn|SP&gt;, #imm]</code>. This stores a half-word (16 bits) from a GPR to memory.</p>
<ul>
<li>Opcode: <code>01_111_00_1_00_...</code> (base 0x79000000)</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">buf</td><td>The code buffer. </td></tr>
    <tr><td class="paramname">src</td><td>The source GPR (Wt). The low 16 bits are used. </td></tr>
    <tr><td class="paramname">base</td><td>The base GPR for the memory address (Xn). </td></tr>
    <tr><td class="paramname">offset</td><td>The 12-bit scaled immediate offset (must be a multiple of 2). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a37a62baf0afa71286f3a4aa5269003b6" name="a37a62baf0afa71286f3a4aa5269003b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37a62baf0afa71286f3a4aa5269003b6">&#9670;&#160;</a></span>emit_arm64_sub_imm()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void emit_arm64_sub_imm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcode__buffer.html">code_buffer</a> *&#160;</td>
          <td class="paramname"><em>buf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is64</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>set_flags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a>&#160;</td>
          <td class="paramname"><em>dest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="abi__arm64__common_8h.html#a7c1f154648630ca0306ce870180092b1">arm64_gpr</a>&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Emits an ARM64 <code>SUB(S) &lt;Xd/Wd&gt;, &lt;Xn/Wn&gt;, #imm</code> instruction (subtract immediate from GPR). </p>
<p>Emits an ARM64 <code>SUB(S) &lt;Xd/Wd&gt;, &lt;Xn/Wn&gt;, #imm</code> instruction (subtract immediate from GPR).</p>
<p>Encodes <code>SUB(S) &lt;Wd|Xd&gt;, &lt;Wn|Xn&gt;, #imm</code>. Subtracts an immediate value from a register. This function automatically handles large immediates.</p>
<ul>
<li>Opcode (64-bit): <code>11_0_10001_...</code> (0xD1...)</li>
<li>Opcode (32-bit): <code>01_0_10001_...</code> (0x51...)</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">buf</td><td>The code buffer. </td></tr>
    <tr><td class="paramname">is64</td><td>True for 64-bit operation. </td></tr>
    <tr><td class="paramname">set_flags</td><td>True to update condition flags (emits <code>SUBS</code>). </td></tr>
    <tr><td class="paramname">dest</td><td>The destination GPR. </td></tr>
    <tr><td class="paramname">base</td><td>The source GPR. </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
