Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec  8 20:46:43 2024
| Host         : DESKTOP-268GC47 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     24          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-16  Warning           Large setup violation           89          
TIMING-18  Warning           Missing input or output delay   25          
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (70)
5. checking no_input_delay (8)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: P_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: P_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: P_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (70)
-------------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.806     -672.430                     89                 1912        0.051        0.000                      0                 1912        9.500        0.000                       0                   619  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -8.806     -672.430                     89                 1912        0.051        0.000                      0                 1912        9.500        0.000                       0                   619  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           89  Failing Endpoints,  Worst Slack       -8.806ns,  Total Violation     -672.430ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.806ns  (required time - arrival time)
  Source:                 total_amount_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            refund_valid_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.663ns  (logic 12.419ns (43.328%)  route 16.244ns (56.672%))
  Logic Levels:           46  (CARRY4=18 LUT2=3 LUT4=2 LUT5=5 LUT6=18)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 24.804 - 20.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.569     5.121    clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  total_amount_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  total_amount_reg[1]_replica/Q
                         net (fo=1, routed)           0.405     5.982    total_amount_reg_n_0_[1]_repN
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.106 r  ret_coin_hundred[2]_i_65/O
                         net (fo=1, routed)           0.000     6.106    ret_coin_hundred[2]_i_65_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.656 r  ret_coin_hundred_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.656    ret_coin_hundred_reg[2]_i_32_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.878 r  ret_coin_hundred_reg[2]_i_16/O[0]
                         net (fo=10, routed)          0.692     7.570    ret_coin_hundred_reg[2]_i_16_n_7
    SLICE_X44Y49         LUT2 (Prop_lut2_I1_O)        0.299     7.869 r  ret_coin_hundred[2]_i_53/O
                         net (fo=1, routed)           0.000     7.869    ret_coin_hundred[2]_i_53_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.419 r  ret_coin_hundred_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.001     8.420    ret_coin_hundred_reg[2]_i_26_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.642 r  ret_coin_hundred_reg[2]_i_10/O[0]
                         net (fo=22, routed)          0.886     9.528    ret_coin_hundred_reg[2]_i_10_n_7
    SLICE_X45Y48         LUT4 (Prop_lut4_I1_O)        0.299     9.827 r  ret_coin_hundred[2]_i_83/O
                         net (fo=1, routed)           0.000     9.827    ret_coin_hundred[2]_i_83_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.377 r  ret_coin_hundred_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000    10.377    ret_coin_hundred_reg[2]_i_55_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.605 r  ret_coin_hundred_reg[2]_i_27/CO[2]
                         net (fo=4, routed)           0.491    11.096    ret_coin_hundred_reg[2]_i_27_n_1
    SLICE_X42Y47         LUT5 (Prop_lut5_I0_O)        0.313    11.409 f  ret_coin_hundred[2]_i_28/O
                         net (fo=1, routed)           0.452    11.861    ret_coin_hundred[2]_i_28_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.985 r  ret_coin_hundred[2]_i_13/O
                         net (fo=3, routed)           0.330    12.315    ret_coin_hundred[2]_i_13_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.439 r  ret_coin_hundred[1]_i_3/O
                         net (fo=7, routed)           0.644    13.083    ret_coin_hundred[1]_i_3_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I2_O)        0.124    13.207 r  ret_coin_ten[0]_i_23/O
                         net (fo=1, routed)           0.190    13.397    ret_coin_ten[0]_i_23_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    13.934 r  ret_coin_ten_reg[0]_i_21/O[2]
                         net (fo=2, routed)           0.610    14.543    refund1[7]
    SLICE_X46Y48         LUT6 (Prop_lut6_I5_O)        0.302    14.845 r  ret_coin_ten[0]_i_16/O
                         net (fo=1, routed)           0.000    14.845    ret_coin_ten[0]_i_16_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.221 r  ret_coin_ten_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.221    ret_coin_ten_reg[0]_i_7_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.440 f  ret_coin_ten_reg[0]_i_8/O[0]
                         net (fo=9, routed)           0.550    15.990    ret_coin_ten_reg[0]_i_8_n_7
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.295    16.285 r  mach_coin_ten[3]_i_15/O
                         net (fo=3, routed)           0.622    16.907    mach_coin_ten[3]_i_15_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I4_O)        0.124    17.031 r  mach_coin_ten[3]_i_18/O
                         net (fo=1, routed)           0.600    17.631    mach_coin_ten[3]_i_18_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I1_O)        0.124    17.755 r  mach_coin_ten[3]_i_13/O
                         net (fo=17, routed)          0.386    18.140    mach_coin_ten[3]_i_13_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I0_O)        0.124    18.264 r  mach_coin_ten[1]_i_4/O
                         net (fo=14, routed)          0.872    19.137    mach_coin_ten[1]_i_4_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    19.261 r  ret_coin_hundred[2]_i_86/O
                         net (fo=1, routed)           0.592    19.853    ret_coin_hundred[2]_i_86_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124    19.977 r  ret_coin_hundred[2]_i_85/O
                         net (fo=2, routed)           0.725    20.702    ret_coin_hundred[2]_i_85_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.124    20.826 r  ret_coin_hundred[2]_i_41_comp/O
                         net (fo=1, routed)           0.000    20.826    ret_coin_hundred[2]_i_41_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.224 r  ret_coin_hundred_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.224    ret_coin_hundred_reg[2]_i_19_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.446 r  ret_coin_five_reg[3]_i_10/O[0]
                         net (fo=10, routed)          0.634    22.080    ret_coin_five_reg[3]_i_10_n_7
    SLICE_X45Y53         LUT5 (Prop_lut5_I1_O)        0.299    22.379 r  ret_coin_five[2]_i_5/O
                         net (fo=1, routed)           0.580    22.959    ret_coin_five[2]_i_5_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I0_O)        0.124    23.083 r  ret_coin_five[2]_i_4/O
                         net (fo=6, routed)           0.185    23.268    ret_coin_five[2]_i_4_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.392 f  ret_coin_five[1]_i_3/O
                         net (fo=4, routed)           0.363    23.755    ret_coin_five[1]_i_3_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.879 r  ret_coin_five[0]_i_3/O
                         net (fo=4, routed)           0.328    24.207    ret_coin_five[0]_i_3_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124    24.331 r  ret_coin_five[3]_i_19/O
                         net (fo=1, routed)           0.189    24.520    ret_coin_five[3]_i_19_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.070 r  ret_coin_five_reg[3]_i_9/CO[3]
                         net (fo=6, routed)           0.786    25.855    ret_coin_five_reg[3]_i_9_n_0
    SLICE_X40Y51         LUT4 (Prop_lut4_I1_O)        0.124    25.979 r  ret_coin_five[0]_i_2/O
                         net (fo=6, routed)           0.874    26.853    ret_coin_five[0]_i_2_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124    26.977 r  ret_coin_hundred[2]_i_22/O
                         net (fo=1, routed)           0.000    26.977    ret_coin_hundred[2]_i_22_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.617 f  ret_coin_hundred_reg[2]_i_7/O[3]
                         net (fo=5, routed)           0.657    28.274    refund[7]
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.306    28.580 r  ret_coin_one[2]_i_20/O
                         net (fo=1, routed)           0.000    28.580    ret_coin_one[2]_i_20_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.981 r  ret_coin_one_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.981    ret_coin_one_reg[2]_i_11_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.252 f  ret_coin_one_reg[2]_i_4/CO[0]
                         net (fo=8, routed)           0.558    29.810    ret_coin_one_reg[2]_i_4_n_3
    SLICE_X39Y54         LUT6 (Prop_lut6_I1_O)        0.373    30.183 r  ret_coin_hundred[2]_i_72/O
                         net (fo=1, routed)           0.000    30.183    ret_coin_hundred[2]_i_72_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.733 r  ret_coin_hundred_reg[2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    30.733    ret_coin_hundred_reg[2]_i_44_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.847 r  ret_coin_hundred_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.847    ret_coin_hundred_reg[2]_i_25_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.069 r  ret_coin_hundred_reg[2]_i_45/O[0]
                         net (fo=1, routed)           0.611    31.680    refund0[8]
    SLICE_X38Y55         LUT6 (Prop_lut6_I1_O)        0.299    31.979 f  ret_coin_hundred[2]_i_24_comp_1/O
                         net (fo=3, routed)           0.447    32.426    ret_coin_hundred[2]_i_24_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I4_O)        0.124    32.550 f  ret_coin_hundred[2]_i_4_comp/O
                         net (fo=2, routed)           0.315    32.865    ret_coin_hundred[2]_i_4_n_0
    SLICE_X38Y53         LUT5 (Prop_lut5_I4_O)        0.124    32.989 f  mach_coin_ten[3]_i_1/O
                         net (fo=49, routed)          0.671    33.660    coke_num
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124    33.784 r  refund_valid[0]_i_1/O
                         net (fo=1, routed)           0.000    33.784    refund_valid[0]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  refund_valid_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.433    24.804    clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  refund_valid_reg[0]/C
                         clock pessimism              0.180    24.984    
                         clock uncertainty           -0.035    24.949    
    SLICE_X37Y50         FDRE (Setup_fdre_C_D)        0.029    24.978    refund_valid_reg[0]
  -------------------------------------------------------------------
                         required time                         24.978    
                         arrival time                         -33.784    
  -------------------------------------------------------------------
                         slack                                 -8.806    

Slack (VIOLATED) :        -8.805ns  (required time - arrival time)
  Source:                 total_amount_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ret_coin_five_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.203ns  (logic 12.171ns (43.155%)  route 16.032ns (56.845%))
  Logic Levels:           44  (CARRY4=18 LUT2=3 LUT4=2 LUT5=3 LUT6=18)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 24.803 - 20.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.569     5.121    clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  total_amount_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  total_amount_reg[1]_replica/Q
                         net (fo=1, routed)           0.405     5.982    total_amount_reg_n_0_[1]_repN
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.106 r  ret_coin_hundred[2]_i_65/O
                         net (fo=1, routed)           0.000     6.106    ret_coin_hundred[2]_i_65_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.656 r  ret_coin_hundred_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.656    ret_coin_hundred_reg[2]_i_32_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.878 r  ret_coin_hundred_reg[2]_i_16/O[0]
                         net (fo=10, routed)          0.692     7.570    ret_coin_hundred_reg[2]_i_16_n_7
    SLICE_X44Y49         LUT2 (Prop_lut2_I1_O)        0.299     7.869 r  ret_coin_hundred[2]_i_53/O
                         net (fo=1, routed)           0.000     7.869    ret_coin_hundred[2]_i_53_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.419 r  ret_coin_hundred_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.001     8.420    ret_coin_hundred_reg[2]_i_26_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.642 r  ret_coin_hundred_reg[2]_i_10/O[0]
                         net (fo=22, routed)          0.886     9.528    ret_coin_hundred_reg[2]_i_10_n_7
    SLICE_X45Y48         LUT4 (Prop_lut4_I1_O)        0.299     9.827 r  ret_coin_hundred[2]_i_83/O
                         net (fo=1, routed)           0.000     9.827    ret_coin_hundred[2]_i_83_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.377 r  ret_coin_hundred_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000    10.377    ret_coin_hundred_reg[2]_i_55_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.605 r  ret_coin_hundred_reg[2]_i_27/CO[2]
                         net (fo=4, routed)           0.491    11.096    ret_coin_hundred_reg[2]_i_27_n_1
    SLICE_X42Y47         LUT5 (Prop_lut5_I0_O)        0.313    11.409 f  ret_coin_hundred[2]_i_28/O
                         net (fo=1, routed)           0.452    11.861    ret_coin_hundred[2]_i_28_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.985 r  ret_coin_hundred[2]_i_13/O
                         net (fo=3, routed)           0.330    12.315    ret_coin_hundred[2]_i_13_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.439 r  ret_coin_hundred[1]_i_3/O
                         net (fo=7, routed)           0.644    13.083    ret_coin_hundred[1]_i_3_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I2_O)        0.124    13.207 r  ret_coin_ten[0]_i_23/O
                         net (fo=1, routed)           0.190    13.397    ret_coin_ten[0]_i_23_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    13.934 r  ret_coin_ten_reg[0]_i_21/O[2]
                         net (fo=2, routed)           0.610    14.543    refund1[7]
    SLICE_X46Y48         LUT6 (Prop_lut6_I5_O)        0.302    14.845 r  ret_coin_ten[0]_i_16/O
                         net (fo=1, routed)           0.000    14.845    ret_coin_ten[0]_i_16_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.221 r  ret_coin_ten_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.221    ret_coin_ten_reg[0]_i_7_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.440 f  ret_coin_ten_reg[0]_i_8/O[0]
                         net (fo=9, routed)           0.550    15.990    ret_coin_ten_reg[0]_i_8_n_7
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.295    16.285 r  mach_coin_ten[3]_i_15/O
                         net (fo=3, routed)           0.622    16.907    mach_coin_ten[3]_i_15_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I4_O)        0.124    17.031 r  mach_coin_ten[3]_i_18/O
                         net (fo=1, routed)           0.600    17.631    mach_coin_ten[3]_i_18_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I1_O)        0.124    17.755 r  mach_coin_ten[3]_i_13/O
                         net (fo=17, routed)          0.386    18.140    mach_coin_ten[3]_i_13_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I0_O)        0.124    18.264 r  mach_coin_ten[1]_i_4/O
                         net (fo=14, routed)          0.872    19.137    mach_coin_ten[1]_i_4_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    19.261 r  ret_coin_hundred[2]_i_86/O
                         net (fo=1, routed)           0.592    19.853    ret_coin_hundred[2]_i_86_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124    19.977 r  ret_coin_hundred[2]_i_85/O
                         net (fo=2, routed)           0.725    20.702    ret_coin_hundred[2]_i_85_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.124    20.826 r  ret_coin_hundred[2]_i_41_comp/O
                         net (fo=1, routed)           0.000    20.826    ret_coin_hundred[2]_i_41_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.224 r  ret_coin_hundred_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.224    ret_coin_hundred_reg[2]_i_19_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.446 r  ret_coin_five_reg[3]_i_10/O[0]
                         net (fo=10, routed)          0.634    22.080    ret_coin_five_reg[3]_i_10_n_7
    SLICE_X45Y53         LUT5 (Prop_lut5_I1_O)        0.299    22.379 r  ret_coin_five[2]_i_5/O
                         net (fo=1, routed)           0.580    22.959    ret_coin_five[2]_i_5_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I0_O)        0.124    23.083 r  ret_coin_five[2]_i_4/O
                         net (fo=6, routed)           0.185    23.268    ret_coin_five[2]_i_4_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.392 f  ret_coin_five[1]_i_3/O
                         net (fo=4, routed)           0.363    23.755    ret_coin_five[1]_i_3_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.879 r  ret_coin_five[0]_i_3/O
                         net (fo=4, routed)           0.328    24.207    ret_coin_five[0]_i_3_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124    24.331 r  ret_coin_five[3]_i_19/O
                         net (fo=1, routed)           0.189    24.520    ret_coin_five[3]_i_19_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.070 r  ret_coin_five_reg[3]_i_9/CO[3]
                         net (fo=6, routed)           0.786    25.855    ret_coin_five_reg[3]_i_9_n_0
    SLICE_X40Y51         LUT4 (Prop_lut4_I1_O)        0.124    25.979 r  ret_coin_five[0]_i_2/O
                         net (fo=6, routed)           0.874    26.853    ret_coin_five[0]_i_2_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124    26.977 r  ret_coin_hundred[2]_i_22/O
                         net (fo=1, routed)           0.000    26.977    ret_coin_hundred[2]_i_22_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.617 f  ret_coin_hundred_reg[2]_i_7/O[3]
                         net (fo=5, routed)           0.657    28.274    refund[7]
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.306    28.580 r  ret_coin_one[2]_i_20/O
                         net (fo=1, routed)           0.000    28.580    ret_coin_one[2]_i_20_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.981 r  ret_coin_one_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.981    ret_coin_one_reg[2]_i_11_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.252 f  ret_coin_one_reg[2]_i_4/CO[0]
                         net (fo=8, routed)           0.558    29.810    ret_coin_one_reg[2]_i_4_n_3
    SLICE_X39Y54         LUT6 (Prop_lut6_I1_O)        0.373    30.183 r  ret_coin_hundred[2]_i_72/O
                         net (fo=1, routed)           0.000    30.183    ret_coin_hundred[2]_i_72_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.733 r  ret_coin_hundred_reg[2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    30.733    ret_coin_hundred_reg[2]_i_44_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.847 r  ret_coin_hundred_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.847    ret_coin_hundred_reg[2]_i_25_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.069 r  ret_coin_hundred_reg[2]_i_45/O[0]
                         net (fo=1, routed)           0.611    31.680    refund0[8]
    SLICE_X38Y55         LUT6 (Prop_lut6_I1_O)        0.299    31.979 f  ret_coin_hundred[2]_i_24_comp_1/O
                         net (fo=3, routed)           0.575    32.554    ret_coin_hundred[2]_i_24_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I3_O)        0.124    32.678 r  ret_coin_hundred[2]_i_1_comp/O
                         net (fo=13, routed)          0.646    33.324    ret_coin_hundred[2]_i_1_n_0
    SLICE_X36Y54         FDRE                                         r  ret_coin_five_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.432    24.803    clk_IBUF_BUFG
    SLICE_X36Y54         FDRE                                         r  ret_coin_five_reg[1]/C
                         clock pessimism              0.180    24.983    
                         clock uncertainty           -0.035    24.948    
    SLICE_X36Y54         FDRE (Setup_fdre_C_R)       -0.429    24.519    ret_coin_five_reg[1]
  -------------------------------------------------------------------
                         required time                         24.519    
                         arrival time                         -33.324    
  -------------------------------------------------------------------
                         slack                                 -8.805    

Slack (VIOLATED) :        -8.805ns  (required time - arrival time)
  Source:                 total_amount_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ret_coin_five_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.203ns  (logic 12.171ns (43.155%)  route 16.032ns (56.845%))
  Logic Levels:           44  (CARRY4=18 LUT2=3 LUT4=2 LUT5=3 LUT6=18)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 24.803 - 20.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.569     5.121    clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  total_amount_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  total_amount_reg[1]_replica/Q
                         net (fo=1, routed)           0.405     5.982    total_amount_reg_n_0_[1]_repN
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.106 r  ret_coin_hundred[2]_i_65/O
                         net (fo=1, routed)           0.000     6.106    ret_coin_hundred[2]_i_65_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.656 r  ret_coin_hundred_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.656    ret_coin_hundred_reg[2]_i_32_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.878 r  ret_coin_hundred_reg[2]_i_16/O[0]
                         net (fo=10, routed)          0.692     7.570    ret_coin_hundred_reg[2]_i_16_n_7
    SLICE_X44Y49         LUT2 (Prop_lut2_I1_O)        0.299     7.869 r  ret_coin_hundred[2]_i_53/O
                         net (fo=1, routed)           0.000     7.869    ret_coin_hundred[2]_i_53_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.419 r  ret_coin_hundred_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.001     8.420    ret_coin_hundred_reg[2]_i_26_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.642 r  ret_coin_hundred_reg[2]_i_10/O[0]
                         net (fo=22, routed)          0.886     9.528    ret_coin_hundred_reg[2]_i_10_n_7
    SLICE_X45Y48         LUT4 (Prop_lut4_I1_O)        0.299     9.827 r  ret_coin_hundred[2]_i_83/O
                         net (fo=1, routed)           0.000     9.827    ret_coin_hundred[2]_i_83_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.377 r  ret_coin_hundred_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000    10.377    ret_coin_hundred_reg[2]_i_55_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.605 r  ret_coin_hundred_reg[2]_i_27/CO[2]
                         net (fo=4, routed)           0.491    11.096    ret_coin_hundred_reg[2]_i_27_n_1
    SLICE_X42Y47         LUT5 (Prop_lut5_I0_O)        0.313    11.409 f  ret_coin_hundred[2]_i_28/O
                         net (fo=1, routed)           0.452    11.861    ret_coin_hundred[2]_i_28_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.985 r  ret_coin_hundred[2]_i_13/O
                         net (fo=3, routed)           0.330    12.315    ret_coin_hundred[2]_i_13_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.439 r  ret_coin_hundred[1]_i_3/O
                         net (fo=7, routed)           0.644    13.083    ret_coin_hundred[1]_i_3_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I2_O)        0.124    13.207 r  ret_coin_ten[0]_i_23/O
                         net (fo=1, routed)           0.190    13.397    ret_coin_ten[0]_i_23_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    13.934 r  ret_coin_ten_reg[0]_i_21/O[2]
                         net (fo=2, routed)           0.610    14.543    refund1[7]
    SLICE_X46Y48         LUT6 (Prop_lut6_I5_O)        0.302    14.845 r  ret_coin_ten[0]_i_16/O
                         net (fo=1, routed)           0.000    14.845    ret_coin_ten[0]_i_16_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.221 r  ret_coin_ten_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.221    ret_coin_ten_reg[0]_i_7_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.440 f  ret_coin_ten_reg[0]_i_8/O[0]
                         net (fo=9, routed)           0.550    15.990    ret_coin_ten_reg[0]_i_8_n_7
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.295    16.285 r  mach_coin_ten[3]_i_15/O
                         net (fo=3, routed)           0.622    16.907    mach_coin_ten[3]_i_15_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I4_O)        0.124    17.031 r  mach_coin_ten[3]_i_18/O
                         net (fo=1, routed)           0.600    17.631    mach_coin_ten[3]_i_18_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I1_O)        0.124    17.755 r  mach_coin_ten[3]_i_13/O
                         net (fo=17, routed)          0.386    18.140    mach_coin_ten[3]_i_13_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I0_O)        0.124    18.264 r  mach_coin_ten[1]_i_4/O
                         net (fo=14, routed)          0.872    19.137    mach_coin_ten[1]_i_4_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    19.261 r  ret_coin_hundred[2]_i_86/O
                         net (fo=1, routed)           0.592    19.853    ret_coin_hundred[2]_i_86_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124    19.977 r  ret_coin_hundred[2]_i_85/O
                         net (fo=2, routed)           0.725    20.702    ret_coin_hundred[2]_i_85_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.124    20.826 r  ret_coin_hundred[2]_i_41_comp/O
                         net (fo=1, routed)           0.000    20.826    ret_coin_hundred[2]_i_41_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.224 r  ret_coin_hundred_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.224    ret_coin_hundred_reg[2]_i_19_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.446 r  ret_coin_five_reg[3]_i_10/O[0]
                         net (fo=10, routed)          0.634    22.080    ret_coin_five_reg[3]_i_10_n_7
    SLICE_X45Y53         LUT5 (Prop_lut5_I1_O)        0.299    22.379 r  ret_coin_five[2]_i_5/O
                         net (fo=1, routed)           0.580    22.959    ret_coin_five[2]_i_5_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I0_O)        0.124    23.083 r  ret_coin_five[2]_i_4/O
                         net (fo=6, routed)           0.185    23.268    ret_coin_five[2]_i_4_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.392 f  ret_coin_five[1]_i_3/O
                         net (fo=4, routed)           0.363    23.755    ret_coin_five[1]_i_3_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.879 r  ret_coin_five[0]_i_3/O
                         net (fo=4, routed)           0.328    24.207    ret_coin_five[0]_i_3_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124    24.331 r  ret_coin_five[3]_i_19/O
                         net (fo=1, routed)           0.189    24.520    ret_coin_five[3]_i_19_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.070 r  ret_coin_five_reg[3]_i_9/CO[3]
                         net (fo=6, routed)           0.786    25.855    ret_coin_five_reg[3]_i_9_n_0
    SLICE_X40Y51         LUT4 (Prop_lut4_I1_O)        0.124    25.979 r  ret_coin_five[0]_i_2/O
                         net (fo=6, routed)           0.874    26.853    ret_coin_five[0]_i_2_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124    26.977 r  ret_coin_hundred[2]_i_22/O
                         net (fo=1, routed)           0.000    26.977    ret_coin_hundred[2]_i_22_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.617 f  ret_coin_hundred_reg[2]_i_7/O[3]
                         net (fo=5, routed)           0.657    28.274    refund[7]
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.306    28.580 r  ret_coin_one[2]_i_20/O
                         net (fo=1, routed)           0.000    28.580    ret_coin_one[2]_i_20_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.981 r  ret_coin_one_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.981    ret_coin_one_reg[2]_i_11_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.252 f  ret_coin_one_reg[2]_i_4/CO[0]
                         net (fo=8, routed)           0.558    29.810    ret_coin_one_reg[2]_i_4_n_3
    SLICE_X39Y54         LUT6 (Prop_lut6_I1_O)        0.373    30.183 r  ret_coin_hundred[2]_i_72/O
                         net (fo=1, routed)           0.000    30.183    ret_coin_hundred[2]_i_72_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.733 r  ret_coin_hundred_reg[2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    30.733    ret_coin_hundred_reg[2]_i_44_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.847 r  ret_coin_hundred_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.847    ret_coin_hundred_reg[2]_i_25_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.069 r  ret_coin_hundred_reg[2]_i_45/O[0]
                         net (fo=1, routed)           0.611    31.680    refund0[8]
    SLICE_X38Y55         LUT6 (Prop_lut6_I1_O)        0.299    31.979 f  ret_coin_hundred[2]_i_24_comp_1/O
                         net (fo=3, routed)           0.575    32.554    ret_coin_hundred[2]_i_24_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I3_O)        0.124    32.678 r  ret_coin_hundred[2]_i_1_comp/O
                         net (fo=13, routed)          0.646    33.324    ret_coin_hundred[2]_i_1_n_0
    SLICE_X36Y54         FDRE                                         r  ret_coin_five_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.432    24.803    clk_IBUF_BUFG
    SLICE_X36Y54         FDRE                                         r  ret_coin_five_reg[2]/C
                         clock pessimism              0.180    24.983    
                         clock uncertainty           -0.035    24.948    
    SLICE_X36Y54         FDRE (Setup_fdre_C_R)       -0.429    24.519    ret_coin_five_reg[2]
  -------------------------------------------------------------------
                         required time                         24.519    
                         arrival time                         -33.324    
  -------------------------------------------------------------------
                         slack                                 -8.805    

Slack (VIOLATED) :        -8.805ns  (required time - arrival time)
  Source:                 total_amount_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ret_coin_one_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.203ns  (logic 12.171ns (43.155%)  route 16.032ns (56.845%))
  Logic Levels:           44  (CARRY4=18 LUT2=3 LUT4=2 LUT5=3 LUT6=18)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 24.803 - 20.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.569     5.121    clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  total_amount_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  total_amount_reg[1]_replica/Q
                         net (fo=1, routed)           0.405     5.982    total_amount_reg_n_0_[1]_repN
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.106 r  ret_coin_hundred[2]_i_65/O
                         net (fo=1, routed)           0.000     6.106    ret_coin_hundred[2]_i_65_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.656 r  ret_coin_hundred_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.656    ret_coin_hundred_reg[2]_i_32_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.878 r  ret_coin_hundred_reg[2]_i_16/O[0]
                         net (fo=10, routed)          0.692     7.570    ret_coin_hundred_reg[2]_i_16_n_7
    SLICE_X44Y49         LUT2 (Prop_lut2_I1_O)        0.299     7.869 r  ret_coin_hundred[2]_i_53/O
                         net (fo=1, routed)           0.000     7.869    ret_coin_hundred[2]_i_53_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.419 r  ret_coin_hundred_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.001     8.420    ret_coin_hundred_reg[2]_i_26_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.642 r  ret_coin_hundred_reg[2]_i_10/O[0]
                         net (fo=22, routed)          0.886     9.528    ret_coin_hundred_reg[2]_i_10_n_7
    SLICE_X45Y48         LUT4 (Prop_lut4_I1_O)        0.299     9.827 r  ret_coin_hundred[2]_i_83/O
                         net (fo=1, routed)           0.000     9.827    ret_coin_hundred[2]_i_83_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.377 r  ret_coin_hundred_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000    10.377    ret_coin_hundred_reg[2]_i_55_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.605 r  ret_coin_hundred_reg[2]_i_27/CO[2]
                         net (fo=4, routed)           0.491    11.096    ret_coin_hundred_reg[2]_i_27_n_1
    SLICE_X42Y47         LUT5 (Prop_lut5_I0_O)        0.313    11.409 f  ret_coin_hundred[2]_i_28/O
                         net (fo=1, routed)           0.452    11.861    ret_coin_hundred[2]_i_28_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.985 r  ret_coin_hundred[2]_i_13/O
                         net (fo=3, routed)           0.330    12.315    ret_coin_hundred[2]_i_13_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.439 r  ret_coin_hundred[1]_i_3/O
                         net (fo=7, routed)           0.644    13.083    ret_coin_hundred[1]_i_3_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I2_O)        0.124    13.207 r  ret_coin_ten[0]_i_23/O
                         net (fo=1, routed)           0.190    13.397    ret_coin_ten[0]_i_23_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    13.934 r  ret_coin_ten_reg[0]_i_21/O[2]
                         net (fo=2, routed)           0.610    14.543    refund1[7]
    SLICE_X46Y48         LUT6 (Prop_lut6_I5_O)        0.302    14.845 r  ret_coin_ten[0]_i_16/O
                         net (fo=1, routed)           0.000    14.845    ret_coin_ten[0]_i_16_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.221 r  ret_coin_ten_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.221    ret_coin_ten_reg[0]_i_7_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.440 f  ret_coin_ten_reg[0]_i_8/O[0]
                         net (fo=9, routed)           0.550    15.990    ret_coin_ten_reg[0]_i_8_n_7
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.295    16.285 r  mach_coin_ten[3]_i_15/O
                         net (fo=3, routed)           0.622    16.907    mach_coin_ten[3]_i_15_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I4_O)        0.124    17.031 r  mach_coin_ten[3]_i_18/O
                         net (fo=1, routed)           0.600    17.631    mach_coin_ten[3]_i_18_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I1_O)        0.124    17.755 r  mach_coin_ten[3]_i_13/O
                         net (fo=17, routed)          0.386    18.140    mach_coin_ten[3]_i_13_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I0_O)        0.124    18.264 r  mach_coin_ten[1]_i_4/O
                         net (fo=14, routed)          0.872    19.137    mach_coin_ten[1]_i_4_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    19.261 r  ret_coin_hundred[2]_i_86/O
                         net (fo=1, routed)           0.592    19.853    ret_coin_hundred[2]_i_86_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124    19.977 r  ret_coin_hundred[2]_i_85/O
                         net (fo=2, routed)           0.725    20.702    ret_coin_hundred[2]_i_85_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.124    20.826 r  ret_coin_hundred[2]_i_41_comp/O
                         net (fo=1, routed)           0.000    20.826    ret_coin_hundred[2]_i_41_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.224 r  ret_coin_hundred_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.224    ret_coin_hundred_reg[2]_i_19_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.446 r  ret_coin_five_reg[3]_i_10/O[0]
                         net (fo=10, routed)          0.634    22.080    ret_coin_five_reg[3]_i_10_n_7
    SLICE_X45Y53         LUT5 (Prop_lut5_I1_O)        0.299    22.379 r  ret_coin_five[2]_i_5/O
                         net (fo=1, routed)           0.580    22.959    ret_coin_five[2]_i_5_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I0_O)        0.124    23.083 r  ret_coin_five[2]_i_4/O
                         net (fo=6, routed)           0.185    23.268    ret_coin_five[2]_i_4_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.392 f  ret_coin_five[1]_i_3/O
                         net (fo=4, routed)           0.363    23.755    ret_coin_five[1]_i_3_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.879 r  ret_coin_five[0]_i_3/O
                         net (fo=4, routed)           0.328    24.207    ret_coin_five[0]_i_3_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124    24.331 r  ret_coin_five[3]_i_19/O
                         net (fo=1, routed)           0.189    24.520    ret_coin_five[3]_i_19_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.070 r  ret_coin_five_reg[3]_i_9/CO[3]
                         net (fo=6, routed)           0.786    25.855    ret_coin_five_reg[3]_i_9_n_0
    SLICE_X40Y51         LUT4 (Prop_lut4_I1_O)        0.124    25.979 r  ret_coin_five[0]_i_2/O
                         net (fo=6, routed)           0.874    26.853    ret_coin_five[0]_i_2_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124    26.977 r  ret_coin_hundred[2]_i_22/O
                         net (fo=1, routed)           0.000    26.977    ret_coin_hundred[2]_i_22_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.617 f  ret_coin_hundred_reg[2]_i_7/O[3]
                         net (fo=5, routed)           0.657    28.274    refund[7]
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.306    28.580 r  ret_coin_one[2]_i_20/O
                         net (fo=1, routed)           0.000    28.580    ret_coin_one[2]_i_20_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.981 r  ret_coin_one_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.981    ret_coin_one_reg[2]_i_11_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.252 f  ret_coin_one_reg[2]_i_4/CO[0]
                         net (fo=8, routed)           0.558    29.810    ret_coin_one_reg[2]_i_4_n_3
    SLICE_X39Y54         LUT6 (Prop_lut6_I1_O)        0.373    30.183 r  ret_coin_hundred[2]_i_72/O
                         net (fo=1, routed)           0.000    30.183    ret_coin_hundred[2]_i_72_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.733 r  ret_coin_hundred_reg[2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    30.733    ret_coin_hundred_reg[2]_i_44_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.847 r  ret_coin_hundred_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.847    ret_coin_hundred_reg[2]_i_25_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.069 r  ret_coin_hundred_reg[2]_i_45/O[0]
                         net (fo=1, routed)           0.611    31.680    refund0[8]
    SLICE_X38Y55         LUT6 (Prop_lut6_I1_O)        0.299    31.979 f  ret_coin_hundred[2]_i_24_comp_1/O
                         net (fo=3, routed)           0.575    32.554    ret_coin_hundred[2]_i_24_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I3_O)        0.124    32.678 r  ret_coin_hundred[2]_i_1_comp/O
                         net (fo=13, routed)          0.646    33.324    ret_coin_hundred[2]_i_1_n_0
    SLICE_X36Y54         FDRE                                         r  ret_coin_one_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.432    24.803    clk_IBUF_BUFG
    SLICE_X36Y54         FDRE                                         r  ret_coin_one_reg[0]/C
                         clock pessimism              0.180    24.983    
                         clock uncertainty           -0.035    24.948    
    SLICE_X36Y54         FDRE (Setup_fdre_C_R)       -0.429    24.519    ret_coin_one_reg[0]
  -------------------------------------------------------------------
                         required time                         24.519    
                         arrival time                         -33.324    
  -------------------------------------------------------------------
                         slack                                 -8.805    

Slack (VIOLATED) :        -8.805ns  (required time - arrival time)
  Source:                 total_amount_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ret_coin_one_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.203ns  (logic 12.171ns (43.155%)  route 16.032ns (56.845%))
  Logic Levels:           44  (CARRY4=18 LUT2=3 LUT4=2 LUT5=3 LUT6=18)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 24.803 - 20.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.569     5.121    clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  total_amount_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  total_amount_reg[1]_replica/Q
                         net (fo=1, routed)           0.405     5.982    total_amount_reg_n_0_[1]_repN
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.106 r  ret_coin_hundred[2]_i_65/O
                         net (fo=1, routed)           0.000     6.106    ret_coin_hundred[2]_i_65_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.656 r  ret_coin_hundred_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.656    ret_coin_hundred_reg[2]_i_32_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.878 r  ret_coin_hundred_reg[2]_i_16/O[0]
                         net (fo=10, routed)          0.692     7.570    ret_coin_hundred_reg[2]_i_16_n_7
    SLICE_X44Y49         LUT2 (Prop_lut2_I1_O)        0.299     7.869 r  ret_coin_hundred[2]_i_53/O
                         net (fo=1, routed)           0.000     7.869    ret_coin_hundred[2]_i_53_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.419 r  ret_coin_hundred_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.001     8.420    ret_coin_hundred_reg[2]_i_26_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.642 r  ret_coin_hundred_reg[2]_i_10/O[0]
                         net (fo=22, routed)          0.886     9.528    ret_coin_hundred_reg[2]_i_10_n_7
    SLICE_X45Y48         LUT4 (Prop_lut4_I1_O)        0.299     9.827 r  ret_coin_hundred[2]_i_83/O
                         net (fo=1, routed)           0.000     9.827    ret_coin_hundred[2]_i_83_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.377 r  ret_coin_hundred_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000    10.377    ret_coin_hundred_reg[2]_i_55_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.605 r  ret_coin_hundred_reg[2]_i_27/CO[2]
                         net (fo=4, routed)           0.491    11.096    ret_coin_hundred_reg[2]_i_27_n_1
    SLICE_X42Y47         LUT5 (Prop_lut5_I0_O)        0.313    11.409 f  ret_coin_hundred[2]_i_28/O
                         net (fo=1, routed)           0.452    11.861    ret_coin_hundred[2]_i_28_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.985 r  ret_coin_hundred[2]_i_13/O
                         net (fo=3, routed)           0.330    12.315    ret_coin_hundred[2]_i_13_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.439 r  ret_coin_hundred[1]_i_3/O
                         net (fo=7, routed)           0.644    13.083    ret_coin_hundred[1]_i_3_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I2_O)        0.124    13.207 r  ret_coin_ten[0]_i_23/O
                         net (fo=1, routed)           0.190    13.397    ret_coin_ten[0]_i_23_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    13.934 r  ret_coin_ten_reg[0]_i_21/O[2]
                         net (fo=2, routed)           0.610    14.543    refund1[7]
    SLICE_X46Y48         LUT6 (Prop_lut6_I5_O)        0.302    14.845 r  ret_coin_ten[0]_i_16/O
                         net (fo=1, routed)           0.000    14.845    ret_coin_ten[0]_i_16_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.221 r  ret_coin_ten_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.221    ret_coin_ten_reg[0]_i_7_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.440 f  ret_coin_ten_reg[0]_i_8/O[0]
                         net (fo=9, routed)           0.550    15.990    ret_coin_ten_reg[0]_i_8_n_7
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.295    16.285 r  mach_coin_ten[3]_i_15/O
                         net (fo=3, routed)           0.622    16.907    mach_coin_ten[3]_i_15_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I4_O)        0.124    17.031 r  mach_coin_ten[3]_i_18/O
                         net (fo=1, routed)           0.600    17.631    mach_coin_ten[3]_i_18_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I1_O)        0.124    17.755 r  mach_coin_ten[3]_i_13/O
                         net (fo=17, routed)          0.386    18.140    mach_coin_ten[3]_i_13_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I0_O)        0.124    18.264 r  mach_coin_ten[1]_i_4/O
                         net (fo=14, routed)          0.872    19.137    mach_coin_ten[1]_i_4_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    19.261 r  ret_coin_hundred[2]_i_86/O
                         net (fo=1, routed)           0.592    19.853    ret_coin_hundred[2]_i_86_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124    19.977 r  ret_coin_hundred[2]_i_85/O
                         net (fo=2, routed)           0.725    20.702    ret_coin_hundred[2]_i_85_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.124    20.826 r  ret_coin_hundred[2]_i_41_comp/O
                         net (fo=1, routed)           0.000    20.826    ret_coin_hundred[2]_i_41_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.224 r  ret_coin_hundred_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.224    ret_coin_hundred_reg[2]_i_19_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.446 r  ret_coin_five_reg[3]_i_10/O[0]
                         net (fo=10, routed)          0.634    22.080    ret_coin_five_reg[3]_i_10_n_7
    SLICE_X45Y53         LUT5 (Prop_lut5_I1_O)        0.299    22.379 r  ret_coin_five[2]_i_5/O
                         net (fo=1, routed)           0.580    22.959    ret_coin_five[2]_i_5_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I0_O)        0.124    23.083 r  ret_coin_five[2]_i_4/O
                         net (fo=6, routed)           0.185    23.268    ret_coin_five[2]_i_4_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.392 f  ret_coin_five[1]_i_3/O
                         net (fo=4, routed)           0.363    23.755    ret_coin_five[1]_i_3_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.879 r  ret_coin_five[0]_i_3/O
                         net (fo=4, routed)           0.328    24.207    ret_coin_five[0]_i_3_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124    24.331 r  ret_coin_five[3]_i_19/O
                         net (fo=1, routed)           0.189    24.520    ret_coin_five[3]_i_19_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.070 r  ret_coin_five_reg[3]_i_9/CO[3]
                         net (fo=6, routed)           0.786    25.855    ret_coin_five_reg[3]_i_9_n_0
    SLICE_X40Y51         LUT4 (Prop_lut4_I1_O)        0.124    25.979 r  ret_coin_five[0]_i_2/O
                         net (fo=6, routed)           0.874    26.853    ret_coin_five[0]_i_2_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124    26.977 r  ret_coin_hundred[2]_i_22/O
                         net (fo=1, routed)           0.000    26.977    ret_coin_hundred[2]_i_22_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.617 f  ret_coin_hundred_reg[2]_i_7/O[3]
                         net (fo=5, routed)           0.657    28.274    refund[7]
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.306    28.580 r  ret_coin_one[2]_i_20/O
                         net (fo=1, routed)           0.000    28.580    ret_coin_one[2]_i_20_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.981 r  ret_coin_one_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.981    ret_coin_one_reg[2]_i_11_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.252 f  ret_coin_one_reg[2]_i_4/CO[0]
                         net (fo=8, routed)           0.558    29.810    ret_coin_one_reg[2]_i_4_n_3
    SLICE_X39Y54         LUT6 (Prop_lut6_I1_O)        0.373    30.183 r  ret_coin_hundred[2]_i_72/O
                         net (fo=1, routed)           0.000    30.183    ret_coin_hundred[2]_i_72_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.733 r  ret_coin_hundred_reg[2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    30.733    ret_coin_hundred_reg[2]_i_44_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.847 r  ret_coin_hundred_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.847    ret_coin_hundred_reg[2]_i_25_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.069 r  ret_coin_hundred_reg[2]_i_45/O[0]
                         net (fo=1, routed)           0.611    31.680    refund0[8]
    SLICE_X38Y55         LUT6 (Prop_lut6_I1_O)        0.299    31.979 f  ret_coin_hundred[2]_i_24_comp_1/O
                         net (fo=3, routed)           0.575    32.554    ret_coin_hundred[2]_i_24_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I3_O)        0.124    32.678 r  ret_coin_hundred[2]_i_1_comp/O
                         net (fo=13, routed)          0.646    33.324    ret_coin_hundred[2]_i_1_n_0
    SLICE_X36Y54         FDRE                                         r  ret_coin_one_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.432    24.803    clk_IBUF_BUFG
    SLICE_X36Y54         FDRE                                         r  ret_coin_one_reg[1]/C
                         clock pessimism              0.180    24.983    
                         clock uncertainty           -0.035    24.948    
    SLICE_X36Y54         FDRE (Setup_fdre_C_R)       -0.429    24.519    ret_coin_one_reg[1]
  -------------------------------------------------------------------
                         required time                         24.519    
                         arrival time                         -33.324    
  -------------------------------------------------------------------
                         slack                                 -8.805    

Slack (VIOLATED) :        -8.805ns  (required time - arrival time)
  Source:                 total_amount_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ret_coin_ten_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.203ns  (logic 12.171ns (43.155%)  route 16.032ns (56.845%))
  Logic Levels:           44  (CARRY4=18 LUT2=3 LUT4=2 LUT5=3 LUT6=18)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 24.803 - 20.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.569     5.121    clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  total_amount_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  total_amount_reg[1]_replica/Q
                         net (fo=1, routed)           0.405     5.982    total_amount_reg_n_0_[1]_repN
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.106 r  ret_coin_hundred[2]_i_65/O
                         net (fo=1, routed)           0.000     6.106    ret_coin_hundred[2]_i_65_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.656 r  ret_coin_hundred_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.656    ret_coin_hundred_reg[2]_i_32_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.878 r  ret_coin_hundred_reg[2]_i_16/O[0]
                         net (fo=10, routed)          0.692     7.570    ret_coin_hundred_reg[2]_i_16_n_7
    SLICE_X44Y49         LUT2 (Prop_lut2_I1_O)        0.299     7.869 r  ret_coin_hundred[2]_i_53/O
                         net (fo=1, routed)           0.000     7.869    ret_coin_hundred[2]_i_53_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.419 r  ret_coin_hundred_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.001     8.420    ret_coin_hundred_reg[2]_i_26_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.642 r  ret_coin_hundred_reg[2]_i_10/O[0]
                         net (fo=22, routed)          0.886     9.528    ret_coin_hundred_reg[2]_i_10_n_7
    SLICE_X45Y48         LUT4 (Prop_lut4_I1_O)        0.299     9.827 r  ret_coin_hundred[2]_i_83/O
                         net (fo=1, routed)           0.000     9.827    ret_coin_hundred[2]_i_83_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.377 r  ret_coin_hundred_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000    10.377    ret_coin_hundred_reg[2]_i_55_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.605 r  ret_coin_hundred_reg[2]_i_27/CO[2]
                         net (fo=4, routed)           0.491    11.096    ret_coin_hundred_reg[2]_i_27_n_1
    SLICE_X42Y47         LUT5 (Prop_lut5_I0_O)        0.313    11.409 f  ret_coin_hundred[2]_i_28/O
                         net (fo=1, routed)           0.452    11.861    ret_coin_hundred[2]_i_28_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.985 r  ret_coin_hundred[2]_i_13/O
                         net (fo=3, routed)           0.330    12.315    ret_coin_hundred[2]_i_13_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.439 r  ret_coin_hundred[1]_i_3/O
                         net (fo=7, routed)           0.644    13.083    ret_coin_hundred[1]_i_3_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I2_O)        0.124    13.207 r  ret_coin_ten[0]_i_23/O
                         net (fo=1, routed)           0.190    13.397    ret_coin_ten[0]_i_23_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    13.934 r  ret_coin_ten_reg[0]_i_21/O[2]
                         net (fo=2, routed)           0.610    14.543    refund1[7]
    SLICE_X46Y48         LUT6 (Prop_lut6_I5_O)        0.302    14.845 r  ret_coin_ten[0]_i_16/O
                         net (fo=1, routed)           0.000    14.845    ret_coin_ten[0]_i_16_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.221 r  ret_coin_ten_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.221    ret_coin_ten_reg[0]_i_7_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.440 f  ret_coin_ten_reg[0]_i_8/O[0]
                         net (fo=9, routed)           0.550    15.990    ret_coin_ten_reg[0]_i_8_n_7
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.295    16.285 r  mach_coin_ten[3]_i_15/O
                         net (fo=3, routed)           0.622    16.907    mach_coin_ten[3]_i_15_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I4_O)        0.124    17.031 r  mach_coin_ten[3]_i_18/O
                         net (fo=1, routed)           0.600    17.631    mach_coin_ten[3]_i_18_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I1_O)        0.124    17.755 r  mach_coin_ten[3]_i_13/O
                         net (fo=17, routed)          0.386    18.140    mach_coin_ten[3]_i_13_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I0_O)        0.124    18.264 r  mach_coin_ten[1]_i_4/O
                         net (fo=14, routed)          0.872    19.137    mach_coin_ten[1]_i_4_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    19.261 r  ret_coin_hundred[2]_i_86/O
                         net (fo=1, routed)           0.592    19.853    ret_coin_hundred[2]_i_86_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124    19.977 r  ret_coin_hundred[2]_i_85/O
                         net (fo=2, routed)           0.725    20.702    ret_coin_hundred[2]_i_85_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.124    20.826 r  ret_coin_hundred[2]_i_41_comp/O
                         net (fo=1, routed)           0.000    20.826    ret_coin_hundred[2]_i_41_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.224 r  ret_coin_hundred_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.224    ret_coin_hundred_reg[2]_i_19_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.446 r  ret_coin_five_reg[3]_i_10/O[0]
                         net (fo=10, routed)          0.634    22.080    ret_coin_five_reg[3]_i_10_n_7
    SLICE_X45Y53         LUT5 (Prop_lut5_I1_O)        0.299    22.379 r  ret_coin_five[2]_i_5/O
                         net (fo=1, routed)           0.580    22.959    ret_coin_five[2]_i_5_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I0_O)        0.124    23.083 r  ret_coin_five[2]_i_4/O
                         net (fo=6, routed)           0.185    23.268    ret_coin_five[2]_i_4_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.392 f  ret_coin_five[1]_i_3/O
                         net (fo=4, routed)           0.363    23.755    ret_coin_five[1]_i_3_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.879 r  ret_coin_five[0]_i_3/O
                         net (fo=4, routed)           0.328    24.207    ret_coin_five[0]_i_3_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124    24.331 r  ret_coin_five[3]_i_19/O
                         net (fo=1, routed)           0.189    24.520    ret_coin_five[3]_i_19_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.070 r  ret_coin_five_reg[3]_i_9/CO[3]
                         net (fo=6, routed)           0.786    25.855    ret_coin_five_reg[3]_i_9_n_0
    SLICE_X40Y51         LUT4 (Prop_lut4_I1_O)        0.124    25.979 r  ret_coin_five[0]_i_2/O
                         net (fo=6, routed)           0.874    26.853    ret_coin_five[0]_i_2_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124    26.977 r  ret_coin_hundred[2]_i_22/O
                         net (fo=1, routed)           0.000    26.977    ret_coin_hundred[2]_i_22_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.617 f  ret_coin_hundred_reg[2]_i_7/O[3]
                         net (fo=5, routed)           0.657    28.274    refund[7]
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.306    28.580 r  ret_coin_one[2]_i_20/O
                         net (fo=1, routed)           0.000    28.580    ret_coin_one[2]_i_20_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.981 r  ret_coin_one_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.981    ret_coin_one_reg[2]_i_11_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.252 f  ret_coin_one_reg[2]_i_4/CO[0]
                         net (fo=8, routed)           0.558    29.810    ret_coin_one_reg[2]_i_4_n_3
    SLICE_X39Y54         LUT6 (Prop_lut6_I1_O)        0.373    30.183 r  ret_coin_hundred[2]_i_72/O
                         net (fo=1, routed)           0.000    30.183    ret_coin_hundred[2]_i_72_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.733 r  ret_coin_hundred_reg[2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    30.733    ret_coin_hundred_reg[2]_i_44_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.847 r  ret_coin_hundred_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.847    ret_coin_hundred_reg[2]_i_25_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.069 r  ret_coin_hundred_reg[2]_i_45/O[0]
                         net (fo=1, routed)           0.611    31.680    refund0[8]
    SLICE_X38Y55         LUT6 (Prop_lut6_I1_O)        0.299    31.979 f  ret_coin_hundred[2]_i_24_comp_1/O
                         net (fo=3, routed)           0.575    32.554    ret_coin_hundred[2]_i_24_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I3_O)        0.124    32.678 r  ret_coin_hundred[2]_i_1_comp/O
                         net (fo=13, routed)          0.646    33.324    ret_coin_hundred[2]_i_1_n_0
    SLICE_X36Y54         FDRE                                         r  ret_coin_ten_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.432    24.803    clk_IBUF_BUFG
    SLICE_X36Y54         FDRE                                         r  ret_coin_ten_reg[2]/C
                         clock pessimism              0.180    24.983    
                         clock uncertainty           -0.035    24.948    
    SLICE_X36Y54         FDRE (Setup_fdre_C_R)       -0.429    24.519    ret_coin_ten_reg[2]
  -------------------------------------------------------------------
                         required time                         24.519    
                         arrival time                         -33.324    
  -------------------------------------------------------------------
                         slack                                 -8.805    

Slack (VIOLATED) :        -8.796ns  (required time - arrival time)
  Source:                 total_amount_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_one_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.453ns  (logic 12.295ns (43.211%)  route 16.159ns (56.789%))
  Logic Levels:           45  (CARRY4=18 LUT2=3 LUT4=2 LUT5=4 LUT6=18)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 24.803 - 20.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.569     5.121    clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  total_amount_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  total_amount_reg[1]_replica/Q
                         net (fo=1, routed)           0.405     5.982    total_amount_reg_n_0_[1]_repN
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.106 r  ret_coin_hundred[2]_i_65/O
                         net (fo=1, routed)           0.000     6.106    ret_coin_hundred[2]_i_65_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.656 r  ret_coin_hundred_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.656    ret_coin_hundred_reg[2]_i_32_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.878 r  ret_coin_hundred_reg[2]_i_16/O[0]
                         net (fo=10, routed)          0.692     7.570    ret_coin_hundred_reg[2]_i_16_n_7
    SLICE_X44Y49         LUT2 (Prop_lut2_I1_O)        0.299     7.869 r  ret_coin_hundred[2]_i_53/O
                         net (fo=1, routed)           0.000     7.869    ret_coin_hundred[2]_i_53_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.419 r  ret_coin_hundred_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.001     8.420    ret_coin_hundred_reg[2]_i_26_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.642 r  ret_coin_hundred_reg[2]_i_10/O[0]
                         net (fo=22, routed)          0.886     9.528    ret_coin_hundred_reg[2]_i_10_n_7
    SLICE_X45Y48         LUT4 (Prop_lut4_I1_O)        0.299     9.827 r  ret_coin_hundred[2]_i_83/O
                         net (fo=1, routed)           0.000     9.827    ret_coin_hundred[2]_i_83_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.377 r  ret_coin_hundred_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000    10.377    ret_coin_hundred_reg[2]_i_55_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.605 r  ret_coin_hundred_reg[2]_i_27/CO[2]
                         net (fo=4, routed)           0.491    11.096    ret_coin_hundred_reg[2]_i_27_n_1
    SLICE_X42Y47         LUT5 (Prop_lut5_I0_O)        0.313    11.409 f  ret_coin_hundred[2]_i_28/O
                         net (fo=1, routed)           0.452    11.861    ret_coin_hundred[2]_i_28_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.985 r  ret_coin_hundred[2]_i_13/O
                         net (fo=3, routed)           0.330    12.315    ret_coin_hundred[2]_i_13_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.439 r  ret_coin_hundred[1]_i_3/O
                         net (fo=7, routed)           0.644    13.083    ret_coin_hundred[1]_i_3_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I2_O)        0.124    13.207 r  ret_coin_ten[0]_i_23/O
                         net (fo=1, routed)           0.190    13.397    ret_coin_ten[0]_i_23_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    13.934 r  ret_coin_ten_reg[0]_i_21/O[2]
                         net (fo=2, routed)           0.610    14.543    refund1[7]
    SLICE_X46Y48         LUT6 (Prop_lut6_I5_O)        0.302    14.845 r  ret_coin_ten[0]_i_16/O
                         net (fo=1, routed)           0.000    14.845    ret_coin_ten[0]_i_16_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.221 r  ret_coin_ten_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.221    ret_coin_ten_reg[0]_i_7_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.440 f  ret_coin_ten_reg[0]_i_8/O[0]
                         net (fo=9, routed)           0.550    15.990    ret_coin_ten_reg[0]_i_8_n_7
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.295    16.285 r  mach_coin_ten[3]_i_15/O
                         net (fo=3, routed)           0.622    16.907    mach_coin_ten[3]_i_15_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I4_O)        0.124    17.031 r  mach_coin_ten[3]_i_18/O
                         net (fo=1, routed)           0.600    17.631    mach_coin_ten[3]_i_18_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I1_O)        0.124    17.755 r  mach_coin_ten[3]_i_13/O
                         net (fo=17, routed)          0.386    18.140    mach_coin_ten[3]_i_13_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I0_O)        0.124    18.264 r  mach_coin_ten[1]_i_4/O
                         net (fo=14, routed)          0.872    19.137    mach_coin_ten[1]_i_4_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    19.261 r  ret_coin_hundred[2]_i_86/O
                         net (fo=1, routed)           0.592    19.853    ret_coin_hundred[2]_i_86_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124    19.977 r  ret_coin_hundred[2]_i_85/O
                         net (fo=2, routed)           0.725    20.702    ret_coin_hundred[2]_i_85_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.124    20.826 r  ret_coin_hundred[2]_i_41_comp/O
                         net (fo=1, routed)           0.000    20.826    ret_coin_hundred[2]_i_41_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.224 r  ret_coin_hundred_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.224    ret_coin_hundred_reg[2]_i_19_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.446 r  ret_coin_five_reg[3]_i_10/O[0]
                         net (fo=10, routed)          0.634    22.080    ret_coin_five_reg[3]_i_10_n_7
    SLICE_X45Y53         LUT5 (Prop_lut5_I1_O)        0.299    22.379 r  ret_coin_five[2]_i_5/O
                         net (fo=1, routed)           0.580    22.959    ret_coin_five[2]_i_5_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I0_O)        0.124    23.083 r  ret_coin_five[2]_i_4/O
                         net (fo=6, routed)           0.185    23.268    ret_coin_five[2]_i_4_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.392 f  ret_coin_five[1]_i_3/O
                         net (fo=4, routed)           0.363    23.755    ret_coin_five[1]_i_3_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.879 r  ret_coin_five[0]_i_3/O
                         net (fo=4, routed)           0.328    24.207    ret_coin_five[0]_i_3_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124    24.331 r  ret_coin_five[3]_i_19/O
                         net (fo=1, routed)           0.189    24.520    ret_coin_five[3]_i_19_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.070 r  ret_coin_five_reg[3]_i_9/CO[3]
                         net (fo=6, routed)           0.786    25.855    ret_coin_five_reg[3]_i_9_n_0
    SLICE_X40Y51         LUT4 (Prop_lut4_I1_O)        0.124    25.979 r  ret_coin_five[0]_i_2/O
                         net (fo=6, routed)           0.874    26.853    ret_coin_five[0]_i_2_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124    26.977 r  ret_coin_hundred[2]_i_22/O
                         net (fo=1, routed)           0.000    26.977    ret_coin_hundred[2]_i_22_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.617 f  ret_coin_hundred_reg[2]_i_7/O[3]
                         net (fo=5, routed)           0.657    28.274    refund[7]
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.306    28.580 r  ret_coin_one[2]_i_20/O
                         net (fo=1, routed)           0.000    28.580    ret_coin_one[2]_i_20_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.981 r  ret_coin_one_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.981    ret_coin_one_reg[2]_i_11_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.252 f  ret_coin_one_reg[2]_i_4/CO[0]
                         net (fo=8, routed)           0.558    29.810    ret_coin_one_reg[2]_i_4_n_3
    SLICE_X39Y54         LUT6 (Prop_lut6_I1_O)        0.373    30.183 r  ret_coin_hundred[2]_i_72/O
                         net (fo=1, routed)           0.000    30.183    ret_coin_hundred[2]_i_72_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.733 r  ret_coin_hundred_reg[2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    30.733    ret_coin_hundred_reg[2]_i_44_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.847 r  ret_coin_hundred_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.847    ret_coin_hundred_reg[2]_i_25_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.069 f  ret_coin_hundred_reg[2]_i_45/O[0]
                         net (fo=1, routed)           0.611    31.680    refund0[8]
    SLICE_X38Y55         LUT6 (Prop_lut6_I1_O)        0.299    31.979 r  ret_coin_hundred[2]_i_24_comp_1/O
                         net (fo=3, routed)           0.447    32.426    ret_coin_hundred[2]_i_24_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I4_O)        0.124    32.550 r  ret_coin_hundred[2]_i_4_comp/O
                         net (fo=2, routed)           0.315    32.865    ret_coin_hundred[2]_i_4_n_0
    SLICE_X38Y53         LUT5 (Prop_lut5_I4_O)        0.124    32.989 r  mach_coin_ten[3]_i_1/O
                         net (fo=49, routed)          0.586    33.574    coke_num
    SLICE_X38Y54         FDSE                                         r  coin_one_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.432    24.803    clk_IBUF_BUFG
    SLICE_X38Y54         FDSE                                         r  coin_one_reg[0]/C
                         clock pessimism              0.180    24.983    
                         clock uncertainty           -0.035    24.948    
    SLICE_X38Y54         FDSE (Setup_fdse_C_CE)      -0.169    24.779    coin_one_reg[0]
  -------------------------------------------------------------------
                         required time                         24.779    
                         arrival time                         -33.574    
  -------------------------------------------------------------------
                         slack                                 -8.796    

Slack (VIOLATED) :        -8.796ns  (required time - arrival time)
  Source:                 total_amount_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mach_coin_one_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.453ns  (logic 12.295ns (43.211%)  route 16.159ns (56.789%))
  Logic Levels:           45  (CARRY4=18 LUT2=3 LUT4=2 LUT5=4 LUT6=18)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 24.803 - 20.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.569     5.121    clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  total_amount_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  total_amount_reg[1]_replica/Q
                         net (fo=1, routed)           0.405     5.982    total_amount_reg_n_0_[1]_repN
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.106 r  ret_coin_hundred[2]_i_65/O
                         net (fo=1, routed)           0.000     6.106    ret_coin_hundred[2]_i_65_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.656 r  ret_coin_hundred_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.656    ret_coin_hundred_reg[2]_i_32_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.878 r  ret_coin_hundred_reg[2]_i_16/O[0]
                         net (fo=10, routed)          0.692     7.570    ret_coin_hundred_reg[2]_i_16_n_7
    SLICE_X44Y49         LUT2 (Prop_lut2_I1_O)        0.299     7.869 r  ret_coin_hundred[2]_i_53/O
                         net (fo=1, routed)           0.000     7.869    ret_coin_hundred[2]_i_53_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.419 r  ret_coin_hundred_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.001     8.420    ret_coin_hundred_reg[2]_i_26_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.642 r  ret_coin_hundred_reg[2]_i_10/O[0]
                         net (fo=22, routed)          0.886     9.528    ret_coin_hundred_reg[2]_i_10_n_7
    SLICE_X45Y48         LUT4 (Prop_lut4_I1_O)        0.299     9.827 r  ret_coin_hundred[2]_i_83/O
                         net (fo=1, routed)           0.000     9.827    ret_coin_hundred[2]_i_83_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.377 r  ret_coin_hundred_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000    10.377    ret_coin_hundred_reg[2]_i_55_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.605 r  ret_coin_hundred_reg[2]_i_27/CO[2]
                         net (fo=4, routed)           0.491    11.096    ret_coin_hundred_reg[2]_i_27_n_1
    SLICE_X42Y47         LUT5 (Prop_lut5_I0_O)        0.313    11.409 f  ret_coin_hundred[2]_i_28/O
                         net (fo=1, routed)           0.452    11.861    ret_coin_hundred[2]_i_28_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.985 r  ret_coin_hundred[2]_i_13/O
                         net (fo=3, routed)           0.330    12.315    ret_coin_hundred[2]_i_13_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.439 r  ret_coin_hundred[1]_i_3/O
                         net (fo=7, routed)           0.644    13.083    ret_coin_hundred[1]_i_3_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I2_O)        0.124    13.207 r  ret_coin_ten[0]_i_23/O
                         net (fo=1, routed)           0.190    13.397    ret_coin_ten[0]_i_23_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    13.934 r  ret_coin_ten_reg[0]_i_21/O[2]
                         net (fo=2, routed)           0.610    14.543    refund1[7]
    SLICE_X46Y48         LUT6 (Prop_lut6_I5_O)        0.302    14.845 r  ret_coin_ten[0]_i_16/O
                         net (fo=1, routed)           0.000    14.845    ret_coin_ten[0]_i_16_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.221 r  ret_coin_ten_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.221    ret_coin_ten_reg[0]_i_7_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.440 f  ret_coin_ten_reg[0]_i_8/O[0]
                         net (fo=9, routed)           0.550    15.990    ret_coin_ten_reg[0]_i_8_n_7
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.295    16.285 r  mach_coin_ten[3]_i_15/O
                         net (fo=3, routed)           0.622    16.907    mach_coin_ten[3]_i_15_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I4_O)        0.124    17.031 r  mach_coin_ten[3]_i_18/O
                         net (fo=1, routed)           0.600    17.631    mach_coin_ten[3]_i_18_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I1_O)        0.124    17.755 r  mach_coin_ten[3]_i_13/O
                         net (fo=17, routed)          0.386    18.140    mach_coin_ten[3]_i_13_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I0_O)        0.124    18.264 r  mach_coin_ten[1]_i_4/O
                         net (fo=14, routed)          0.872    19.137    mach_coin_ten[1]_i_4_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    19.261 r  ret_coin_hundred[2]_i_86/O
                         net (fo=1, routed)           0.592    19.853    ret_coin_hundred[2]_i_86_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124    19.977 r  ret_coin_hundred[2]_i_85/O
                         net (fo=2, routed)           0.725    20.702    ret_coin_hundred[2]_i_85_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.124    20.826 r  ret_coin_hundred[2]_i_41_comp/O
                         net (fo=1, routed)           0.000    20.826    ret_coin_hundred[2]_i_41_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.224 r  ret_coin_hundred_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.224    ret_coin_hundred_reg[2]_i_19_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.446 r  ret_coin_five_reg[3]_i_10/O[0]
                         net (fo=10, routed)          0.634    22.080    ret_coin_five_reg[3]_i_10_n_7
    SLICE_X45Y53         LUT5 (Prop_lut5_I1_O)        0.299    22.379 r  ret_coin_five[2]_i_5/O
                         net (fo=1, routed)           0.580    22.959    ret_coin_five[2]_i_5_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I0_O)        0.124    23.083 r  ret_coin_five[2]_i_4/O
                         net (fo=6, routed)           0.185    23.268    ret_coin_five[2]_i_4_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.392 f  ret_coin_five[1]_i_3/O
                         net (fo=4, routed)           0.363    23.755    ret_coin_five[1]_i_3_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.879 r  ret_coin_five[0]_i_3/O
                         net (fo=4, routed)           0.328    24.207    ret_coin_five[0]_i_3_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124    24.331 r  ret_coin_five[3]_i_19/O
                         net (fo=1, routed)           0.189    24.520    ret_coin_five[3]_i_19_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.070 r  ret_coin_five_reg[3]_i_9/CO[3]
                         net (fo=6, routed)           0.786    25.855    ret_coin_five_reg[3]_i_9_n_0
    SLICE_X40Y51         LUT4 (Prop_lut4_I1_O)        0.124    25.979 r  ret_coin_five[0]_i_2/O
                         net (fo=6, routed)           0.874    26.853    ret_coin_five[0]_i_2_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124    26.977 r  ret_coin_hundred[2]_i_22/O
                         net (fo=1, routed)           0.000    26.977    ret_coin_hundred[2]_i_22_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.617 f  ret_coin_hundred_reg[2]_i_7/O[3]
                         net (fo=5, routed)           0.657    28.274    refund[7]
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.306    28.580 r  ret_coin_one[2]_i_20/O
                         net (fo=1, routed)           0.000    28.580    ret_coin_one[2]_i_20_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.981 r  ret_coin_one_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.981    ret_coin_one_reg[2]_i_11_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.252 f  ret_coin_one_reg[2]_i_4/CO[0]
                         net (fo=8, routed)           0.558    29.810    ret_coin_one_reg[2]_i_4_n_3
    SLICE_X39Y54         LUT6 (Prop_lut6_I1_O)        0.373    30.183 r  ret_coin_hundred[2]_i_72/O
                         net (fo=1, routed)           0.000    30.183    ret_coin_hundred[2]_i_72_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.733 r  ret_coin_hundred_reg[2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    30.733    ret_coin_hundred_reg[2]_i_44_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.847 r  ret_coin_hundred_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.847    ret_coin_hundred_reg[2]_i_25_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.069 f  ret_coin_hundred_reg[2]_i_45/O[0]
                         net (fo=1, routed)           0.611    31.680    refund0[8]
    SLICE_X38Y55         LUT6 (Prop_lut6_I1_O)        0.299    31.979 r  ret_coin_hundred[2]_i_24_comp_1/O
                         net (fo=3, routed)           0.447    32.426    ret_coin_hundred[2]_i_24_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I4_O)        0.124    32.550 r  ret_coin_hundred[2]_i_4_comp/O
                         net (fo=2, routed)           0.315    32.865    ret_coin_hundred[2]_i_4_n_0
    SLICE_X38Y53         LUT5 (Prop_lut5_I4_O)        0.124    32.989 r  mach_coin_ten[3]_i_1/O
                         net (fo=49, routed)          0.586    33.574    coke_num
    SLICE_X38Y54         FDRE                                         r  mach_coin_one_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.432    24.803    clk_IBUF_BUFG
    SLICE_X38Y54         FDRE                                         r  mach_coin_one_reg[0]/C
                         clock pessimism              0.180    24.983    
                         clock uncertainty           -0.035    24.948    
    SLICE_X38Y54         FDRE (Setup_fdre_C_CE)      -0.169    24.779    mach_coin_one_reg[0]
  -------------------------------------------------------------------
                         required time                         24.779    
                         arrival time                         -33.574    
  -------------------------------------------------------------------
                         slack                                 -8.796    

Slack (VIOLATED) :        -8.795ns  (required time - arrival time)
  Source:                 total_amount_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_five_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.417ns  (logic 12.295ns (43.267%)  route 16.122ns (56.733%))
  Logic Levels:           45  (CARRY4=18 LUT2=3 LUT4=2 LUT5=4 LUT6=18)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 24.803 - 20.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.569     5.121    clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  total_amount_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  total_amount_reg[1]_replica/Q
                         net (fo=1, routed)           0.405     5.982    total_amount_reg_n_0_[1]_repN
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.106 r  ret_coin_hundred[2]_i_65/O
                         net (fo=1, routed)           0.000     6.106    ret_coin_hundred[2]_i_65_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.656 r  ret_coin_hundred_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.656    ret_coin_hundred_reg[2]_i_32_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.878 r  ret_coin_hundred_reg[2]_i_16/O[0]
                         net (fo=10, routed)          0.692     7.570    ret_coin_hundred_reg[2]_i_16_n_7
    SLICE_X44Y49         LUT2 (Prop_lut2_I1_O)        0.299     7.869 r  ret_coin_hundred[2]_i_53/O
                         net (fo=1, routed)           0.000     7.869    ret_coin_hundred[2]_i_53_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.419 r  ret_coin_hundred_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.001     8.420    ret_coin_hundred_reg[2]_i_26_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.642 r  ret_coin_hundred_reg[2]_i_10/O[0]
                         net (fo=22, routed)          0.886     9.528    ret_coin_hundred_reg[2]_i_10_n_7
    SLICE_X45Y48         LUT4 (Prop_lut4_I1_O)        0.299     9.827 r  ret_coin_hundred[2]_i_83/O
                         net (fo=1, routed)           0.000     9.827    ret_coin_hundred[2]_i_83_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.377 r  ret_coin_hundred_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000    10.377    ret_coin_hundred_reg[2]_i_55_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.605 r  ret_coin_hundred_reg[2]_i_27/CO[2]
                         net (fo=4, routed)           0.491    11.096    ret_coin_hundred_reg[2]_i_27_n_1
    SLICE_X42Y47         LUT5 (Prop_lut5_I0_O)        0.313    11.409 f  ret_coin_hundred[2]_i_28/O
                         net (fo=1, routed)           0.452    11.861    ret_coin_hundred[2]_i_28_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.985 r  ret_coin_hundred[2]_i_13/O
                         net (fo=3, routed)           0.330    12.315    ret_coin_hundred[2]_i_13_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.439 r  ret_coin_hundred[1]_i_3/O
                         net (fo=7, routed)           0.644    13.083    ret_coin_hundred[1]_i_3_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I2_O)        0.124    13.207 r  ret_coin_ten[0]_i_23/O
                         net (fo=1, routed)           0.190    13.397    ret_coin_ten[0]_i_23_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    13.934 r  ret_coin_ten_reg[0]_i_21/O[2]
                         net (fo=2, routed)           0.610    14.543    refund1[7]
    SLICE_X46Y48         LUT6 (Prop_lut6_I5_O)        0.302    14.845 r  ret_coin_ten[0]_i_16/O
                         net (fo=1, routed)           0.000    14.845    ret_coin_ten[0]_i_16_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.221 r  ret_coin_ten_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.221    ret_coin_ten_reg[0]_i_7_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.440 f  ret_coin_ten_reg[0]_i_8/O[0]
                         net (fo=9, routed)           0.550    15.990    ret_coin_ten_reg[0]_i_8_n_7
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.295    16.285 r  mach_coin_ten[3]_i_15/O
                         net (fo=3, routed)           0.622    16.907    mach_coin_ten[3]_i_15_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I4_O)        0.124    17.031 r  mach_coin_ten[3]_i_18/O
                         net (fo=1, routed)           0.600    17.631    mach_coin_ten[3]_i_18_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I1_O)        0.124    17.755 r  mach_coin_ten[3]_i_13/O
                         net (fo=17, routed)          0.386    18.140    mach_coin_ten[3]_i_13_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I0_O)        0.124    18.264 r  mach_coin_ten[1]_i_4/O
                         net (fo=14, routed)          0.872    19.137    mach_coin_ten[1]_i_4_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    19.261 r  ret_coin_hundred[2]_i_86/O
                         net (fo=1, routed)           0.592    19.853    ret_coin_hundred[2]_i_86_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124    19.977 r  ret_coin_hundred[2]_i_85/O
                         net (fo=2, routed)           0.725    20.702    ret_coin_hundred[2]_i_85_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.124    20.826 r  ret_coin_hundred[2]_i_41_comp/O
                         net (fo=1, routed)           0.000    20.826    ret_coin_hundred[2]_i_41_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.224 r  ret_coin_hundred_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.224    ret_coin_hundred_reg[2]_i_19_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.446 r  ret_coin_five_reg[3]_i_10/O[0]
                         net (fo=10, routed)          0.634    22.080    ret_coin_five_reg[3]_i_10_n_7
    SLICE_X45Y53         LUT5 (Prop_lut5_I1_O)        0.299    22.379 r  ret_coin_five[2]_i_5/O
                         net (fo=1, routed)           0.580    22.959    ret_coin_five[2]_i_5_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I0_O)        0.124    23.083 r  ret_coin_five[2]_i_4/O
                         net (fo=6, routed)           0.185    23.268    ret_coin_five[2]_i_4_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.392 f  ret_coin_five[1]_i_3/O
                         net (fo=4, routed)           0.363    23.755    ret_coin_five[1]_i_3_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.879 r  ret_coin_five[0]_i_3/O
                         net (fo=4, routed)           0.328    24.207    ret_coin_five[0]_i_3_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124    24.331 r  ret_coin_five[3]_i_19/O
                         net (fo=1, routed)           0.189    24.520    ret_coin_five[3]_i_19_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.070 r  ret_coin_five_reg[3]_i_9/CO[3]
                         net (fo=6, routed)           0.786    25.855    ret_coin_five_reg[3]_i_9_n_0
    SLICE_X40Y51         LUT4 (Prop_lut4_I1_O)        0.124    25.979 r  ret_coin_five[0]_i_2/O
                         net (fo=6, routed)           0.874    26.853    ret_coin_five[0]_i_2_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124    26.977 r  ret_coin_hundred[2]_i_22/O
                         net (fo=1, routed)           0.000    26.977    ret_coin_hundred[2]_i_22_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.617 f  ret_coin_hundred_reg[2]_i_7/O[3]
                         net (fo=5, routed)           0.657    28.274    refund[7]
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.306    28.580 r  ret_coin_one[2]_i_20/O
                         net (fo=1, routed)           0.000    28.580    ret_coin_one[2]_i_20_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.981 r  ret_coin_one_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.981    ret_coin_one_reg[2]_i_11_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.252 f  ret_coin_one_reg[2]_i_4/CO[0]
                         net (fo=8, routed)           0.558    29.810    ret_coin_one_reg[2]_i_4_n_3
    SLICE_X39Y54         LUT6 (Prop_lut6_I1_O)        0.373    30.183 r  ret_coin_hundred[2]_i_72/O
                         net (fo=1, routed)           0.000    30.183    ret_coin_hundred[2]_i_72_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.733 r  ret_coin_hundred_reg[2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    30.733    ret_coin_hundred_reg[2]_i_44_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.847 r  ret_coin_hundred_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.847    ret_coin_hundred_reg[2]_i_25_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.069 f  ret_coin_hundred_reg[2]_i_45/O[0]
                         net (fo=1, routed)           0.611    31.680    refund0[8]
    SLICE_X38Y55         LUT6 (Prop_lut6_I1_O)        0.299    31.979 r  ret_coin_hundred[2]_i_24_comp_1/O
                         net (fo=3, routed)           0.447    32.426    ret_coin_hundred[2]_i_24_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I4_O)        0.124    32.550 r  ret_coin_hundred[2]_i_4_comp/O
                         net (fo=2, routed)           0.315    32.865    ret_coin_hundred[2]_i_4_n_0
    SLICE_X38Y53         LUT5 (Prop_lut5_I4_O)        0.124    32.989 r  mach_coin_ten[3]_i_1/O
                         net (fo=49, routed)          0.549    33.538    coke_num
    SLICE_X37Y55         FDSE                                         r  coin_five_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.432    24.803    clk_IBUF_BUFG
    SLICE_X37Y55         FDSE                                         r  coin_five_reg[1]/C
                         clock pessimism              0.180    24.983    
                         clock uncertainty           -0.035    24.948    
    SLICE_X37Y55         FDSE (Setup_fdse_C_CE)      -0.205    24.743    coin_five_reg[1]
  -------------------------------------------------------------------
                         required time                         24.743    
                         arrival time                         -33.538    
  -------------------------------------------------------------------
                         slack                                 -8.795    

Slack (VIOLATED) :        -8.795ns  (required time - arrival time)
  Source:                 total_amount_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mach_coin_five_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.417ns  (logic 12.295ns (43.267%)  route 16.122ns (56.733%))
  Logic Levels:           45  (CARRY4=18 LUT2=3 LUT4=2 LUT5=4 LUT6=18)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 24.803 - 20.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.569     5.121    clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  total_amount_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  total_amount_reg[1]_replica/Q
                         net (fo=1, routed)           0.405     5.982    total_amount_reg_n_0_[1]_repN
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.106 r  ret_coin_hundred[2]_i_65/O
                         net (fo=1, routed)           0.000     6.106    ret_coin_hundred[2]_i_65_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.656 r  ret_coin_hundred_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.656    ret_coin_hundred_reg[2]_i_32_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.878 r  ret_coin_hundred_reg[2]_i_16/O[0]
                         net (fo=10, routed)          0.692     7.570    ret_coin_hundred_reg[2]_i_16_n_7
    SLICE_X44Y49         LUT2 (Prop_lut2_I1_O)        0.299     7.869 r  ret_coin_hundred[2]_i_53/O
                         net (fo=1, routed)           0.000     7.869    ret_coin_hundred[2]_i_53_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.419 r  ret_coin_hundred_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.001     8.420    ret_coin_hundred_reg[2]_i_26_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.642 r  ret_coin_hundred_reg[2]_i_10/O[0]
                         net (fo=22, routed)          0.886     9.528    ret_coin_hundred_reg[2]_i_10_n_7
    SLICE_X45Y48         LUT4 (Prop_lut4_I1_O)        0.299     9.827 r  ret_coin_hundred[2]_i_83/O
                         net (fo=1, routed)           0.000     9.827    ret_coin_hundred[2]_i_83_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.377 r  ret_coin_hundred_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000    10.377    ret_coin_hundred_reg[2]_i_55_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.605 r  ret_coin_hundred_reg[2]_i_27/CO[2]
                         net (fo=4, routed)           0.491    11.096    ret_coin_hundred_reg[2]_i_27_n_1
    SLICE_X42Y47         LUT5 (Prop_lut5_I0_O)        0.313    11.409 f  ret_coin_hundred[2]_i_28/O
                         net (fo=1, routed)           0.452    11.861    ret_coin_hundred[2]_i_28_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.985 r  ret_coin_hundred[2]_i_13/O
                         net (fo=3, routed)           0.330    12.315    ret_coin_hundred[2]_i_13_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.439 r  ret_coin_hundred[1]_i_3/O
                         net (fo=7, routed)           0.644    13.083    ret_coin_hundred[1]_i_3_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I2_O)        0.124    13.207 r  ret_coin_ten[0]_i_23/O
                         net (fo=1, routed)           0.190    13.397    ret_coin_ten[0]_i_23_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    13.934 r  ret_coin_ten_reg[0]_i_21/O[2]
                         net (fo=2, routed)           0.610    14.543    refund1[7]
    SLICE_X46Y48         LUT6 (Prop_lut6_I5_O)        0.302    14.845 r  ret_coin_ten[0]_i_16/O
                         net (fo=1, routed)           0.000    14.845    ret_coin_ten[0]_i_16_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.221 r  ret_coin_ten_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.221    ret_coin_ten_reg[0]_i_7_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.440 f  ret_coin_ten_reg[0]_i_8/O[0]
                         net (fo=9, routed)           0.550    15.990    ret_coin_ten_reg[0]_i_8_n_7
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.295    16.285 r  mach_coin_ten[3]_i_15/O
                         net (fo=3, routed)           0.622    16.907    mach_coin_ten[3]_i_15_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I4_O)        0.124    17.031 r  mach_coin_ten[3]_i_18/O
                         net (fo=1, routed)           0.600    17.631    mach_coin_ten[3]_i_18_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I1_O)        0.124    17.755 r  mach_coin_ten[3]_i_13/O
                         net (fo=17, routed)          0.386    18.140    mach_coin_ten[3]_i_13_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I0_O)        0.124    18.264 r  mach_coin_ten[1]_i_4/O
                         net (fo=14, routed)          0.872    19.137    mach_coin_ten[1]_i_4_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    19.261 r  ret_coin_hundred[2]_i_86/O
                         net (fo=1, routed)           0.592    19.853    ret_coin_hundred[2]_i_86_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.124    19.977 r  ret_coin_hundred[2]_i_85/O
                         net (fo=2, routed)           0.725    20.702    ret_coin_hundred[2]_i_85_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.124    20.826 r  ret_coin_hundred[2]_i_41_comp/O
                         net (fo=1, routed)           0.000    20.826    ret_coin_hundred[2]_i_41_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.224 r  ret_coin_hundred_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.224    ret_coin_hundred_reg[2]_i_19_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.446 r  ret_coin_five_reg[3]_i_10/O[0]
                         net (fo=10, routed)          0.634    22.080    ret_coin_five_reg[3]_i_10_n_7
    SLICE_X45Y53         LUT5 (Prop_lut5_I1_O)        0.299    22.379 r  ret_coin_five[2]_i_5/O
                         net (fo=1, routed)           0.580    22.959    ret_coin_five[2]_i_5_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I0_O)        0.124    23.083 r  ret_coin_five[2]_i_4/O
                         net (fo=6, routed)           0.185    23.268    ret_coin_five[2]_i_4_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.392 f  ret_coin_five[1]_i_3/O
                         net (fo=4, routed)           0.363    23.755    ret_coin_five[1]_i_3_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.879 r  ret_coin_five[0]_i_3/O
                         net (fo=4, routed)           0.328    24.207    ret_coin_five[0]_i_3_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124    24.331 r  ret_coin_five[3]_i_19/O
                         net (fo=1, routed)           0.189    24.520    ret_coin_five[3]_i_19_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.070 r  ret_coin_five_reg[3]_i_9/CO[3]
                         net (fo=6, routed)           0.786    25.855    ret_coin_five_reg[3]_i_9_n_0
    SLICE_X40Y51         LUT4 (Prop_lut4_I1_O)        0.124    25.979 r  ret_coin_five[0]_i_2/O
                         net (fo=6, routed)           0.874    26.853    ret_coin_five[0]_i_2_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124    26.977 r  ret_coin_hundred[2]_i_22/O
                         net (fo=1, routed)           0.000    26.977    ret_coin_hundred[2]_i_22_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.617 f  ret_coin_hundred_reg[2]_i_7/O[3]
                         net (fo=5, routed)           0.657    28.274    refund[7]
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.306    28.580 r  ret_coin_one[2]_i_20/O
                         net (fo=1, routed)           0.000    28.580    ret_coin_one[2]_i_20_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.981 r  ret_coin_one_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.981    ret_coin_one_reg[2]_i_11_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.252 f  ret_coin_one_reg[2]_i_4/CO[0]
                         net (fo=8, routed)           0.558    29.810    ret_coin_one_reg[2]_i_4_n_3
    SLICE_X39Y54         LUT6 (Prop_lut6_I1_O)        0.373    30.183 r  ret_coin_hundred[2]_i_72/O
                         net (fo=1, routed)           0.000    30.183    ret_coin_hundred[2]_i_72_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.733 r  ret_coin_hundred_reg[2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    30.733    ret_coin_hundred_reg[2]_i_44_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.847 r  ret_coin_hundred_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.847    ret_coin_hundred_reg[2]_i_25_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.069 f  ret_coin_hundred_reg[2]_i_45/O[0]
                         net (fo=1, routed)           0.611    31.680    refund0[8]
    SLICE_X38Y55         LUT6 (Prop_lut6_I1_O)        0.299    31.979 r  ret_coin_hundred[2]_i_24_comp_1/O
                         net (fo=3, routed)           0.447    32.426    ret_coin_hundred[2]_i_24_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I4_O)        0.124    32.550 r  ret_coin_hundred[2]_i_4_comp/O
                         net (fo=2, routed)           0.315    32.865    ret_coin_hundred[2]_i_4_n_0
    SLICE_X38Y53         LUT5 (Prop_lut5_I4_O)        0.124    32.989 r  mach_coin_ten[3]_i_1/O
                         net (fo=49, routed)          0.549    33.538    coke_num
    SLICE_X37Y55         FDSE                                         r  mach_coin_five_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.432    24.803    clk_IBUF_BUFG
    SLICE_X37Y55         FDSE                                         r  mach_coin_five_reg[1]/C
                         clock pessimism              0.180    24.983    
                         clock uncertainty           -0.035    24.948    
    SLICE_X37Y55         FDSE (Setup_fdse_C_CE)      -0.205    24.743    mach_coin_five_reg[1]
  -------------------------------------------------------------------
                         required time                         24.743    
                         arrival time                         -33.538    
  -------------------------------------------------------------------
                         slack                                 -8.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pixel_coke_addr2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_5/RAM_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.973%)  route 0.147ns (51.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.560     1.473    clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  pixel_coke_addr2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  pixel_coke_addr2_reg[1]/Q
                         net (fo=1, routed)           0.147     1.761    ram_5/Q[1]
    RAMB18_X2Y10         RAMB18E1                                     r  ram_5/RAM_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.866     2.024    ram_5/clk_IBUF_BUFG
    RAMB18_X2Y10         RAMB18E1                                     r  ram_5/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.527    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.710    ram_5/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pixel_coke_addr2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_5/RAM_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.508%)  route 0.150ns (51.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.558     1.471    clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  pixel_coke_addr2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  pixel_coke_addr2_reg[8]/Q
                         net (fo=1, routed)           0.150     1.762    ram_5/Q[8]
    RAMB18_X2Y10         RAMB18E1                                     r  ram_5/RAM_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.866     2.024    ram_5/clk_IBUF_BUFG
    RAMB18_X2Y10         RAMB18E1                                     r  ram_5/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.527    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.710    ram_5/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 btn_db1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_db1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.386ns (85.079%)  route 0.068ns (14.921%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.571     1.484    btn_db1/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  btn_db1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  btn_db1/counter_reg[0]/Q
                         net (fo=3, routed)           0.067     1.715    btn_db1/counter_reg[0]
    SLICE_X56Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     1.884 r  btn_db1/counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.885    btn_db1/counter_reg[0]_i_2__0_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.938 r  btn_db1/counter_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.938    btn_db1/counter_reg[4]_i_1__0_n_7
    SLICE_X56Y50         FDRE                                         r  btn_db1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.833     1.992    btn_db1/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  btn_db1/counter_reg[4]/C
                         clock pessimism             -0.245     1.747    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.881    btn_db1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 pixel_slash_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_6/RAM_reg_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.760%)  route 0.161ns (53.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.562     1.475    clk_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  pixel_slash_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  pixel_slash_addr_reg[3]/Q
                         net (fo=2, routed)           0.161     1.777    ram_6/Q[3]
    RAMB36_X1Y6          RAMB36E1                                     r  ram_6/RAM_reg_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.871     2.029    ram_6/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  ram_6/RAM_reg_0/CLKBWRCLK
                         clock pessimism             -0.499     1.531    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.714    ram_6/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 pixel_slash_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_6/RAM_reg_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.006%)  route 0.159ns (52.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X48Y34         FDRE                                         r  pixel_slash_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pixel_slash_addr_reg[11]/Q
                         net (fo=2, routed)           0.159     1.777    ram_6/Q[11]
    RAMB36_X1Y6          RAMB36E1                                     r  ram_6/RAM_reg_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.871     2.029    ram_6/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  ram_6/RAM_reg_0/CLKBWRCLK
                         clock pessimism             -0.499     1.531    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.714    ram_6/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 pixel_slash_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_6/RAM_reg_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.691%)  route 0.161ns (53.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.562     1.475    clk_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  pixel_slash_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  pixel_slash_addr_reg[2]/Q
                         net (fo=2, routed)           0.161     1.777    ram_6/Q[2]
    RAMB36_X1Y6          RAMB36E1                                     r  ram_6/RAM_reg_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.871     2.029    ram_6/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  ram_6/RAM_reg_0/CLKBWRCLK
                         clock pessimism             -0.499     1.531    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.714    ram_6/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 pixel_slash_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_6/RAM_reg_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.644%)  route 0.161ns (53.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.563     1.476    clk_IBUF_BUFG
    SLICE_X48Y33         FDRE                                         r  pixel_slash_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pixel_slash_addr_reg[4]/Q
                         net (fo=2, routed)           0.161     1.779    ram_6/Q[4]
    RAMB36_X1Y6          RAMB36E1                                     r  ram_6/RAM_reg_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.871     2.029    ram_6/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  ram_6/RAM_reg_0/CLKBWRCLK
                         clock pessimism             -0.499     1.531    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.714    ram_6/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 btn_db1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_db1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.399ns (85.495%)  route 0.068ns (14.505%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.571     1.484    btn_db1/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  btn_db1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  btn_db1/counter_reg[0]/Q
                         net (fo=3, routed)           0.067     1.715    btn_db1/counter_reg[0]
    SLICE_X56Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     1.884 r  btn_db1/counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.885    btn_db1/counter_reg[0]_i_2__0_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.951 r  btn_db1/counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.951    btn_db1/counter_reg[4]_i_1__0_n_5
    SLICE_X56Y50         FDRE                                         r  btn_db1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.833     1.992    btn_db1/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  btn_db1/counter_reg[6]/C
                         clock pessimism             -0.245     1.747    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.881    btn_db1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 btn_db1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_db1/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.422ns (86.176%)  route 0.068ns (13.824%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.571     1.484    btn_db1/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  btn_db1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  btn_db1/counter_reg[0]/Q
                         net (fo=3, routed)           0.067     1.715    btn_db1/counter_reg[0]
    SLICE_X56Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     1.884 r  btn_db1/counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.885    btn_db1/counter_reg[0]_i_2__0_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.974 r  btn_db1/counter_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.974    btn_db1/counter_reg[4]_i_1__0_n_6
    SLICE_X56Y50         FDRE                                         r  btn_db1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.833     1.992    btn_db1/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  btn_db1/counter_reg[5]/C
                         clock pessimism             -0.245     1.747    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.881    btn_db1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 btn_db1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_db1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.424ns (86.232%)  route 0.068ns (13.768%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.571     1.484    btn_db1/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  btn_db1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  btn_db1/counter_reg[0]/Q
                         net (fo=3, routed)           0.067     1.715    btn_db1/counter_reg[0]
    SLICE_X56Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     1.884 r  btn_db1/counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.885    btn_db1/counter_reg[0]_i_2__0_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.976 r  btn_db1/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.976    btn_db1/counter_reg[4]_i_1__0_n_4
    SLICE_X56Y50         FDRE                                         r  btn_db1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.833     1.992    btn_db1/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  btn_db1/counter_reg[7]/C
                         clock pessimism             -0.245     1.747    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.881    btn_db1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y11  ram_9/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y10  ram_1/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y10  ram_1/RAM_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y11  ram_1/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y11  ram_1/RAM_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y6   ram_1/RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y6   ram_1/RAM_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y9   ram_1/RAM_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y9   ram_1/RAM_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y8   ram_1/RAM_reg_0_2/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y44  P_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y44  P_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y43  P_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y43  P_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y43  P_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y43  P_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y53  calc_done_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y53  calc_done_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X38Y51  coin_five_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X38Y51  coin_five_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y44  P_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y44  P_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y43  P_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y43  P_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y43  P_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y43  P_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y53  calc_done_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y53  calc_done_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X38Y51  coin_five_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X38Y51  coin_five_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vs0/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.425ns  (logic 0.766ns (9.092%)  route 7.659ns (90.908%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[8]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vs0/h_count_reg_reg[8]/Q
                         net (fo=113, routed)         5.794     6.312    vs0/pixel_x[8]
    SLICE_X43Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.436 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          1.008     7.444    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X49Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.568 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=11, routed)          0.857     8.425    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X54Y29         FDRE                                         r  vs0/h_count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.425ns  (logic 0.766ns (9.092%)  route 7.659ns (90.908%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[8]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vs0/h_count_reg_reg[8]/Q
                         net (fo=113, routed)         5.794     6.312    vs0/pixel_x[8]
    SLICE_X43Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.436 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          1.008     7.444    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X49Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.568 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=11, routed)          0.857     8.425    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X54Y29         FDRE                                         r  vs0/h_count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[1]_rep/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.425ns  (logic 0.766ns (9.092%)  route 7.659ns (90.908%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[8]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vs0/h_count_reg_reg[8]/Q
                         net (fo=113, routed)         5.794     6.312    vs0/pixel_x[8]
    SLICE_X43Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.436 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          1.008     7.444    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X49Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.568 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=11, routed)          0.857     8.425    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X54Y29         FDRE                                         r  vs0/h_count_reg_reg[1]_rep/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.425ns  (logic 0.766ns (9.092%)  route 7.659ns (90.908%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[8]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vs0/h_count_reg_reg[8]/Q
                         net (fo=113, routed)         5.794     6.312    vs0/pixel_x[8]
    SLICE_X43Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.436 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          1.008     7.444    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X49Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.568 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=11, routed)          0.857     8.425    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X54Y29         FDRE                                         r  vs0/h_count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.338ns  (logic 0.766ns (9.187%)  route 7.572ns (90.813%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[8]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vs0/h_count_reg_reg[8]/Q
                         net (fo=113, routed)         5.794     6.312    vs0/pixel_x[8]
    SLICE_X43Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.436 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          1.008     7.444    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X49Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.568 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=11, routed)          0.770     8.338    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X43Y25         FDRE                                         r  vs0/h_count_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.338ns  (logic 0.766ns (9.187%)  route 7.572ns (90.813%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[8]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vs0/h_count_reg_reg[8]/Q
                         net (fo=113, routed)         5.794     6.312    vs0/pixel_x[8]
    SLICE_X43Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.436 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          1.008     7.444    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X49Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.568 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=11, routed)          0.770     8.338    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X43Y25         FDRE                                         r  vs0/h_count_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.338ns  (logic 0.766ns (9.187%)  route 7.572ns (90.813%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[8]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vs0/h_count_reg_reg[8]/Q
                         net (fo=113, routed)         5.794     6.312    vs0/pixel_x[8]
    SLICE_X43Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.436 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          1.008     7.444    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X49Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.568 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=11, routed)          0.770     8.338    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X42Y25         FDRE                                         r  vs0/h_count_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.338ns  (logic 0.766ns (9.187%)  route 7.572ns (90.813%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[8]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vs0/h_count_reg_reg[8]/Q
                         net (fo=113, routed)         5.794     6.312    vs0/pixel_x[8]
    SLICE_X43Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.436 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          1.008     7.444    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X49Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.568 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=11, routed)          0.770     8.338    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X42Y25         FDRE                                         r  vs0/h_count_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.338ns  (logic 0.766ns (9.187%)  route 7.572ns (90.813%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[8]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vs0/h_count_reg_reg[8]/Q
                         net (fo=113, routed)         5.794     6.312    vs0/pixel_x[8]
    SLICE_X43Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.436 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          1.008     7.444    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X49Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.568 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=11, routed)          0.770     8.338    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X42Y25         FDRE                                         r  vs0/h_count_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.338ns  (logic 0.766ns (9.187%)  route 7.572ns (90.813%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[8]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vs0/h_count_reg_reg[8]/Q
                         net (fo=113, routed)         5.794     6.312    vs0/pixel_x[8]
    SLICE_X43Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.436 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          1.008     7.444    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X49Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.568 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=11, routed)          0.770     8.338    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X42Y25         FDRE                                         r  vs0/h_count_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.506%)  route 0.162ns (53.494%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=27, routed)          0.162     0.303    vs0/pixel_tick
    SLICE_X43Y25         FDRE                                         r  vs0/h_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.506%)  route 0.162ns (53.494%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=27, routed)          0.162     0.303    vs0/pixel_tick
    SLICE_X43Y25         FDRE                                         r  vs0/h_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.506%)  route 0.162ns (53.494%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=27, routed)          0.162     0.303    vs0/pixel_tick
    SLICE_X42Y25         FDRE                                         r  vs0/h_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.506%)  route 0.162ns (53.494%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=27, routed)          0.162     0.303    vs0/pixel_tick
    SLICE_X42Y25         FDRE                                         r  vs0/h_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.506%)  route 0.162ns (53.494%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=27, routed)          0.162     0.303    vs0/pixel_tick
    SLICE_X42Y25         FDRE                                         r  vs0/h_count_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.506%)  route 0.162ns (53.494%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=27, routed)          0.162     0.303    vs0/pixel_tick
    SLICE_X42Y25         FDRE                                         r  vs0/h_count_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/v_count_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.209ns (58.681%)  route 0.147ns (41.319%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[8]/C
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vs0/v_count_reg_reg[8]/Q
                         net (fo=115, routed)         0.147     0.311    vs0/v_count_reg_reg[9]_0[7]
    SLICE_X38Y25         LUT6 (Prop_lut6_I4_O)        0.045     0.356 r  vs0/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.000     0.356    vs0/p_0_in__0[9]
    SLICE_X38Y25         FDRE                                         r  vs0/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/mod2_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vs0/mod2_reg_reg/Q
                         net (fo=27, routed)          0.180     0.321    vs0/pixel_tick
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045     0.366 r  vs0/mod2_reg_i_1/O
                         net (fo=1, routed)           0.000     0.366    vs0/mod2_reg_i_1_n_0
    SLICE_X43Y26         FDRE                                         r  vs0/mod2_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[4]/C
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[4]/Q
                         net (fo=123, routed)         0.180     0.321    vs0/pixel_x[4]
    SLICE_X43Y25         LUT5 (Prop_lut5_I4_O)        0.045     0.366 r  vs0/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.366    vs0/p_0_in[4]
    SLICE_X43Y25         FDRE                                         r  vs0/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/v_count_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[6]/C
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vs0/v_count_reg_reg[6]/Q
                         net (fo=145, routed)         0.175     0.339    vs0/v_count_reg_reg[9]_0[5]
    SLICE_X38Y25         LUT3 (Prop_lut3_I2_O)        0.043     0.382 r  vs0/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.382    vs0/p_0_in__0[6]
    SLICE_X38Y25         FDRE                                         r  vs0/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usr_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.905ns  (logic 4.002ns (44.939%)  route 4.903ns (55.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.639     5.191    clk_IBUF_BUFG
    SLICE_X58Y43         FDRE                                         r  P_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.456     5.647 r  P_reg[2]/Q
                         net (fo=45, routed)          4.903    10.550    usr_led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    14.096 r  usr_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.096    usr_led[2]
    T9                                                                r  usr_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.689ns  (logic 3.999ns (52.008%)  route 3.690ns (47.992%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.554     5.106    clk_IBUF_BUFG
    SLICE_X49Y23         FDRE                                         r  rgb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.456     5.562 r  rgb_reg_reg[4]/Q
                         net (fo=1, routed)           3.690     9.252    VGA_GREEN_OBUF[0]
    R11                  OBUF (Prop_obuf_I_O)         3.543    12.795 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.795    VGA_GREEN[0]
    R11                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.481ns  (logic 4.064ns (54.325%)  route 3.417ns (45.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.553     5.105    clk_IBUF_BUFG
    SLICE_X50Y24         FDRE                                         r  rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  rgb_reg_reg[8]/Q
                         net (fo=1, routed)           3.417     9.040    VGA_RED_OBUF[0]
    T18                  OBUF (Prop_obuf_I_O)         3.546    12.586 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.586    VGA_RED[0]
    T18                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.430ns  (logic 3.996ns (53.786%)  route 3.433ns (46.214%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.552     5.104    clk_IBUF_BUFG
    SLICE_X49Y24         FDRE                                         r  rgb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDRE (Prop_fdre_C_Q)         0.456     5.560 r  rgb_reg_reg[5]/Q
                         net (fo=1, routed)           3.433     8.993    VGA_GREEN_OBUF[1]
    R13                  OBUF (Prop_obuf_I_O)         3.540    12.533 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.533    VGA_GREEN[1]
    R13                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.400ns  (logic 3.982ns (53.814%)  route 3.418ns (46.186%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.552     5.104    clk_IBUF_BUFG
    SLICE_X48Y24         FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDRE (Prop_fdre_C_Q)         0.456     5.560 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           3.418     8.978    VGA_BLUE_OBUF[2]
    N14                  OBUF (Prop_obuf_I_O)         3.526    12.504 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.504    VGA_BLUE[2]
    N14                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.343ns  (logic 3.981ns (54.217%)  route 3.362ns (45.783%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.552     5.104    clk_IBUF_BUFG
    SLICE_X49Y24         FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDRE (Prop_fdre_C_Q)         0.456     5.560 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           3.362     8.922    VGA_RED_OBUF[3]
    N17                  OBUF (Prop_obuf_I_O)         3.525    12.447 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.447    VGA_RED[3]
    N17                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.297ns  (logic 4.000ns (54.823%)  route 3.297ns (45.177%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.552     5.104    clk_IBUF_BUFG
    SLICE_X49Y24         FDRE                                         r  rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDRE (Prop_fdre_C_Q)         0.456     5.560 r  rgb_reg_reg[9]/Q
                         net (fo=1, routed)           3.297     8.856    VGA_RED_OBUF[1]
    R18                  OBUF (Prop_obuf_I_O)         3.544    12.401 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.401    VGA_RED[1]
    R18                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.244ns  (logic 3.987ns (55.047%)  route 3.256ns (44.953%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.554     5.106    clk_IBUF_BUFG
    SLICE_X48Y23         FDRE                                         r  rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.456     5.562 r  rgb_reg_reg[10]/Q
                         net (fo=1, routed)           3.256     8.818    VGA_RED_OBUF[2]
    P18                  OBUF (Prop_obuf_I_O)         3.531    12.350 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.350    VGA_RED[2]
    P18                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.216ns  (logic 3.996ns (55.372%)  route 3.220ns (44.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.554     5.106    clk_IBUF_BUFG
    SLICE_X48Y23         FDRE                                         r  rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.456     5.562 r  rgb_reg_reg[3]/Q
                         net (fo=1, routed)           3.220     8.782    VGA_BLUE_OBUF[3]
    U17                  OBUF (Prop_obuf_I_O)         3.540    12.322 r  VGA_BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.322    VGA_BLUE[3]
    U17                                                               r  VGA_BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.182ns  (logic 3.987ns (55.512%)  route 3.195ns (44.488%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.552     5.104    clk_IBUF_BUFG
    SLICE_X48Y24         FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDRE (Prop_fdre_C_Q)         0.456     5.560 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           3.195     8.755    VGA_BLUE_OBUF[1]
    N16                  OBUF (Prop_obuf_I_O)         3.531    12.286 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.286    VGA_BLUE[1]
    N16                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_time_1_vpos_reg[4]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.066ns  (logic 0.186ns (17.454%)  route 0.880ns (82.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.596     1.509    clk_IBUF_BUFG
    SLICE_X58Y43         FDRE                                         r  P_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  P_reg[2]/Q
                         net (fo=45, routed)          0.484     2.135    btn_db1/Q[2]
    SLICE_X51Y44         LUT3 (Prop_lut3_I0_O)        0.045     2.180 f  btn_db1/num_time_1_vpos_reg[6]_i_2/O
                         net (fo=3, routed)           0.395     2.575    btn_db1_n_2
    SLICE_X51Y39         LDPE                                         f  num_time_1_vpos_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_time_1_vpos_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.066ns  (logic 0.186ns (17.454%)  route 0.880ns (82.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.596     1.509    clk_IBUF_BUFG
    SLICE_X58Y43         FDRE                                         r  P_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  P_reg[2]/Q
                         net (fo=45, routed)          0.484     2.135    btn_db1/Q[2]
    SLICE_X51Y44         LUT3 (Prop_lut3_I0_O)        0.045     2.180 f  btn_db1/num_time_1_vpos_reg[6]_i_2/O
                         net (fo=3, routed)           0.395     2.575    btn_db1_n_2
    SLICE_X51Y39         LDCE                                         f  num_time_1_vpos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usr_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.935ns  (logic 1.390ns (71.863%)  route 0.544ns (28.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.596     1.509    clk_IBUF_BUFG
    SLICE_X60Y44         FDRE                                         r  P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  P_reg[0]/Q
                         net (fo=48, routed)          0.544     2.218    usr_led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         1.226     3.444 r  usr_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.444    usr_led[0]
    H5                                                                r  usr_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usr_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.349ns (67.645%)  route 0.645ns (32.355%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.596     1.509    clk_IBUF_BUFG
    SLICE_X58Y43         FDRE                                         r  P_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  P_reg[1]/Q
                         net (fo=46, routed)          0.645     2.296    usr_led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         1.208     3.504 r  usr_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.504    usr_led[1]
    J5                                                                r  usr_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.424ns  (logic 1.383ns (57.059%)  route 1.041ns (42.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.556     1.469    clk_IBUF_BUFG
    SLICE_X50Y23         FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           1.041     2.674    VGA_GREEN_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         1.219     3.893 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.893    VGA_GREEN[3]
    P15                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.440ns  (logic 1.388ns (56.910%)  route 1.051ns (43.090%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.555     1.468    clk_IBUF_BUFG
    SLICE_X50Y24         FDRE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           1.051     2.684    VGA_GREEN_OBUF[2]
    R15                  OBUF (Prop_obuf_I_O)         1.224     3.908 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.908    VGA_GREEN[2]
    R15                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.462ns  (logic 1.396ns (56.690%)  route 1.066ns (43.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.555     1.468    clk_IBUF_BUFG
    SLICE_X50Y24         FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           1.066     2.699    VGA_BLUE_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         1.232     3.931 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.931    VGA_BLUE[0]
    R16                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.485ns  (logic 1.373ns (55.243%)  route 1.112ns (44.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.555     1.468    clk_IBUF_BUFG
    SLICE_X48Y24         FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           1.112     2.721    VGA_BLUE_OBUF[1]
    N16                  OBUF (Prop_obuf_I_O)         1.232     3.953 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.953    VGA_BLUE[1]
    N16                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.496ns  (logic 1.381ns (55.352%)  route 1.114ns (44.648%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.556     1.469    clk_IBUF_BUFG
    SLICE_X48Y23         FDRE                                         r  rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  rgb_reg_reg[3]/Q
                         net (fo=1, routed)           1.114     2.725    VGA_BLUE_OBUF[3]
    U17                  OBUF (Prop_obuf_I_O)         1.240     3.965 r  VGA_BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.965    VGA_BLUE[3]
    U17                                                               r  VGA_BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.542ns  (logic 1.373ns (54.034%)  route 1.168ns (45.966%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.556     1.469    clk_IBUF_BUFG
    SLICE_X48Y23         FDRE                                         r  rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  rgb_reg_reg[10]/Q
                         net (fo=1, routed)           1.168     2.779    VGA_RED_OBUF[2]
    P18                  OBUF (Prop_obuf_I_O)         1.232     4.011 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.011    VGA_RED[2]
    P18                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1209 Endpoints
Min Delay          1209 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vs0/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_num_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.610ns  (logic 3.734ns (15.815%)  route 19.876ns (84.185%))
  Logic Levels:           17  (CARRY4=2 FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[8]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vs0/h_count_reg_reg[8]/Q
                         net (fo=113, routed)         5.380     5.898    vs0/pixel_x[8]
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.152     6.050 r  vs0/pixel_num_addr[14]_i_57/O
                         net (fo=4, routed)           0.639     6.689    vs0/pixel_num_addr[14]_i_57_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I3_O)        0.326     7.015 f  vs0/pixel_num_addr[14]_i_115/O
                         net (fo=2, routed)           1.052     8.067    vs0/pixel_num_addr[14]_i_115_n_0
    SLICE_X46Y34         LUT2 (Prop_lut2_I1_O)        0.150     8.217 r  vs0/pixel_num_addr[14]_i_68/O
                         net (fo=11, routed)          1.695     9.912    vs0/pixel_num_addr[14]_i_68_n_0
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.328    10.240 f  vs0/pixel_num_addr[14]_i_23/O
                         net (fo=14, routed)          1.242    11.482    vs0/pixel_num_addr[14]_i_23_n_0
    SLICE_X40Y36         LUT2 (Prop_lut2_I0_O)        0.124    11.606 f  vs0/pixel_num_addr[14]_i_6/O
                         net (fo=11, routed)          1.390    12.996    vs0/pixel_num_addr[14]_i_6_n_0
    SLICE_X44Y39         LUT4 (Prop_lut4_I0_O)        0.124    13.120 f  vs0/pixel_num_addr[14]_i_226/O
                         net (fo=19, routed)          1.612    14.732    vs0/pixel_num_addr[14]_i_226_n_0
    SLICE_X49Y40         LUT6 (Prop_lut6_I5_O)        0.124    14.856 r  vs0/pixel_num_addr[3]_i_156/O
                         net (fo=1, routed)           1.073    15.929    vs0/pixel_num_addr[3]_i_156_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124    16.053 f  vs0/pixel_num_addr[3]_i_111/O
                         net (fo=1, routed)           0.572    16.625    vs0/pixel_num_addr[3]_i_111_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I2_O)        0.124    16.749 f  vs0/pixel_num_addr[3]_i_85/O
                         net (fo=3, routed)           0.813    17.562    vs0/pixel_num_addr[3]_i_85_n_0
    SLICE_X38Y36         LUT3 (Prop_lut3_I0_O)        0.124    17.686 r  vs0/pixel_num_addr[3]_i_73/O
                         net (fo=1, routed)           0.568    18.255    vs0/pixel_num_addr[3]_i_73_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.762 r  vs0/pixel_num_addr_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.762    vs0/pixel_num_addr_reg[3]_i_57_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.096 r  vs0/pixel_num_addr_reg[7]_i_59/O[1]
                         net (fo=1, routed)           1.250    20.345    vs0/pixel_num_addr[5]
    SLICE_X53Y36         LUT6 (Prop_lut6_I5_O)        0.303    20.648 r  vs0/pixel_num_addr[5]_i_4/O
                         net (fo=1, routed)           0.967    21.616    vs0/pixel_num_addr[5]_i_4_n_0
    SLICE_X56Y34         LUT5 (Prop_lut5_I4_O)        0.124    21.740 r  vs0/pixel_num_addr[5]_i_3/O
                         net (fo=1, routed)           0.660    22.400    vs0/pixel_num_addr[5]_i_3_n_0
    SLICE_X59Y34         LUT5 (Prop_lut5_I0_O)        0.124    22.524 r  vs0/pixel_num_addr[5]_i_2/O
                         net (fo=1, routed)           0.962    23.486    vs0/pixel_num_addr[5]_i_2_n_0
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.124    23.610 r  vs0/pixel_num_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    23.610    vs0_n_144
    SLICE_X60Y37         FDRE                                         r  pixel_num_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.517     4.889    clk_IBUF_BUFG
    SLICE_X60Y37         FDRE                                         r  pixel_num_addr_reg[5]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_num_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.245ns  (logic 3.732ns (16.055%)  route 19.513ns (83.945%))
  Logic Levels:           18  (CARRY4=3 FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[8]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vs0/h_count_reg_reg[8]/Q
                         net (fo=113, routed)         5.380     5.898    vs0/pixel_x[8]
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.152     6.050 r  vs0/pixel_num_addr[14]_i_57/O
                         net (fo=4, routed)           0.639     6.689    vs0/pixel_num_addr[14]_i_57_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I3_O)        0.326     7.015 f  vs0/pixel_num_addr[14]_i_115/O
                         net (fo=2, routed)           1.052     8.067    vs0/pixel_num_addr[14]_i_115_n_0
    SLICE_X46Y34         LUT2 (Prop_lut2_I1_O)        0.150     8.217 r  vs0/pixel_num_addr[14]_i_68/O
                         net (fo=11, routed)          1.695     9.912    vs0/pixel_num_addr[14]_i_68_n_0
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.328    10.240 f  vs0/pixel_num_addr[14]_i_23/O
                         net (fo=14, routed)          1.242    11.482    vs0/pixel_num_addr[14]_i_23_n_0
    SLICE_X40Y36         LUT2 (Prop_lut2_I0_O)        0.124    11.606 f  vs0/pixel_num_addr[14]_i_6/O
                         net (fo=11, routed)          1.390    12.996    vs0/pixel_num_addr[14]_i_6_n_0
    SLICE_X44Y39         LUT4 (Prop_lut4_I0_O)        0.124    13.120 f  vs0/pixel_num_addr[14]_i_226/O
                         net (fo=19, routed)          1.612    14.732    vs0/pixel_num_addr[14]_i_226_n_0
    SLICE_X49Y40         LUT6 (Prop_lut6_I5_O)        0.124    14.856 r  vs0/pixel_num_addr[3]_i_156/O
                         net (fo=1, routed)           1.073    15.929    vs0/pixel_num_addr[3]_i_156_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124    16.053 f  vs0/pixel_num_addr[3]_i_111/O
                         net (fo=1, routed)           0.572    16.625    vs0/pixel_num_addr[3]_i_111_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I2_O)        0.124    16.749 f  vs0/pixel_num_addr[3]_i_85/O
                         net (fo=3, routed)           0.813    17.562    vs0/pixel_num_addr[3]_i_85_n_0
    SLICE_X38Y36         LUT3 (Prop_lut3_I0_O)        0.124    17.686 r  vs0/pixel_num_addr[3]_i_73/O
                         net (fo=1, routed)           0.568    18.255    vs0/pixel_num_addr[3]_i_73_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.762 r  vs0/pixel_num_addr_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.762    vs0/pixel_num_addr_reg[3]_i_57_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.876 r  vs0/pixel_num_addr_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.876    vs0/pixel_num_addr_reg[7]_i_59_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.098 r  vs0/pixel_num_addr_reg[11]_i_68/O[0]
                         net (fo=1, routed)           1.426    20.524    vs0/pixel_num_addr[8]
    SLICE_X54Y39         LUT6 (Prop_lut6_I5_O)        0.299    20.823 r  vs0/pixel_num_addr[8]_i_4/O
                         net (fo=1, routed)           0.577    21.400    vs0/pixel_num_addr[8]_i_4_n_0
    SLICE_X57Y39         LUT5 (Prop_lut5_I4_O)        0.124    21.524 r  vs0/pixel_num_addr[8]_i_3/O
                         net (fo=1, routed)           0.833    22.357    vs0/pixel_num_addr[8]_i_3_n_0
    SLICE_X62Y37         LUT5 (Prop_lut5_I0_O)        0.124    22.481 r  vs0/pixel_num_addr[8]_i_2/O
                         net (fo=1, routed)           0.640    23.121    vs0/pixel_num_addr[8]_i_2_n_0
    SLICE_X62Y37         LUT5 (Prop_lut5_I4_O)        0.124    23.245 r  vs0/pixel_num_addr[8]_i_1/O
                         net (fo=1, routed)           0.000    23.245    vs0_n_141
    SLICE_X62Y37         FDRE                                         r  pixel_num_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.518     4.890    clk_IBUF_BUFG
    SLICE_X62Y37         FDRE                                         r  pixel_num_addr_reg[8]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_num_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.063ns  (logic 3.618ns (15.687%)  route 19.445ns (84.313%))
  Logic Levels:           17  (CARRY4=2 FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[8]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vs0/h_count_reg_reg[8]/Q
                         net (fo=113, routed)         5.380     5.898    vs0/pixel_x[8]
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.152     6.050 r  vs0/pixel_num_addr[14]_i_57/O
                         net (fo=4, routed)           0.639     6.689    vs0/pixel_num_addr[14]_i_57_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I3_O)        0.326     7.015 f  vs0/pixel_num_addr[14]_i_115/O
                         net (fo=2, routed)           1.052     8.067    vs0/pixel_num_addr[14]_i_115_n_0
    SLICE_X46Y34         LUT2 (Prop_lut2_I1_O)        0.150     8.217 r  vs0/pixel_num_addr[14]_i_68/O
                         net (fo=11, routed)          1.695     9.912    vs0/pixel_num_addr[14]_i_68_n_0
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.328    10.240 f  vs0/pixel_num_addr[14]_i_23/O
                         net (fo=14, routed)          1.242    11.482    vs0/pixel_num_addr[14]_i_23_n_0
    SLICE_X40Y36         LUT2 (Prop_lut2_I0_O)        0.124    11.606 f  vs0/pixel_num_addr[14]_i_6/O
                         net (fo=11, routed)          1.390    12.996    vs0/pixel_num_addr[14]_i_6_n_0
    SLICE_X44Y39         LUT4 (Prop_lut4_I0_O)        0.124    13.120 f  vs0/pixel_num_addr[14]_i_226/O
                         net (fo=19, routed)          1.612    14.732    vs0/pixel_num_addr[14]_i_226_n_0
    SLICE_X49Y40         LUT6 (Prop_lut6_I5_O)        0.124    14.856 r  vs0/pixel_num_addr[3]_i_156/O
                         net (fo=1, routed)           1.073    15.929    vs0/pixel_num_addr[3]_i_156_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124    16.053 f  vs0/pixel_num_addr[3]_i_111/O
                         net (fo=1, routed)           0.572    16.625    vs0/pixel_num_addr[3]_i_111_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I2_O)        0.124    16.749 f  vs0/pixel_num_addr[3]_i_85/O
                         net (fo=3, routed)           0.813    17.562    vs0/pixel_num_addr[3]_i_85_n_0
    SLICE_X38Y36         LUT3 (Prop_lut3_I0_O)        0.124    17.686 r  vs0/pixel_num_addr[3]_i_73/O
                         net (fo=1, routed)           0.568    18.255    vs0/pixel_num_addr[3]_i_73_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.762 r  vs0/pixel_num_addr_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.762    vs0/pixel_num_addr_reg[3]_i_57_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.984 r  vs0/pixel_num_addr_reg[7]_i_59/O[0]
                         net (fo=1, routed)           1.190    20.174    vs0/pixel_num_addr[4]
    SLICE_X55Y34         LUT6 (Prop_lut6_I5_O)        0.299    20.473 r  vs0/pixel_num_addr[4]_i_4/O
                         net (fo=1, routed)           0.444    20.917    vs0/pixel_num_addr[4]_i_4_n_0
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124    21.041 r  vs0/pixel_num_addr[4]_i_3/O
                         net (fo=1, routed)           1.094    22.135    vs0/pixel_num_addr[4]_i_3_n_0
    SLICE_X60Y37         LUT5 (Prop_lut5_I0_O)        0.124    22.259 r  vs0/pixel_num_addr[4]_i_2/O
                         net (fo=1, routed)           0.680    22.939    vs0/pixel_num_addr[4]_i_2_n_0
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.124    23.063 r  vs0/pixel_num_addr[4]_i_1/O
                         net (fo=1, routed)           0.000    23.063    vs0_n_145
    SLICE_X60Y37         FDRE                                         r  pixel_num_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.517     4.889    clk_IBUF_BUFG
    SLICE_X60Y37         FDRE                                         r  pixel_num_addr_reg[4]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_num_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.915ns  (logic 3.752ns (16.373%)  route 19.163ns (83.626%))
  Logic Levels:           18  (CARRY4=3 FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[8]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vs0/h_count_reg_reg[8]/Q
                         net (fo=113, routed)         5.380     5.898    vs0/pixel_x[8]
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.152     6.050 r  vs0/pixel_num_addr[14]_i_57/O
                         net (fo=4, routed)           0.639     6.689    vs0/pixel_num_addr[14]_i_57_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I3_O)        0.326     7.015 f  vs0/pixel_num_addr[14]_i_115/O
                         net (fo=2, routed)           1.052     8.067    vs0/pixel_num_addr[14]_i_115_n_0
    SLICE_X46Y34         LUT2 (Prop_lut2_I1_O)        0.150     8.217 r  vs0/pixel_num_addr[14]_i_68/O
                         net (fo=11, routed)          1.695     9.912    vs0/pixel_num_addr[14]_i_68_n_0
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.328    10.240 f  vs0/pixel_num_addr[14]_i_23/O
                         net (fo=14, routed)          1.242    11.482    vs0/pixel_num_addr[14]_i_23_n_0
    SLICE_X40Y36         LUT2 (Prop_lut2_I0_O)        0.124    11.606 f  vs0/pixel_num_addr[14]_i_6/O
                         net (fo=11, routed)          1.390    12.996    vs0/pixel_num_addr[14]_i_6_n_0
    SLICE_X44Y39         LUT4 (Prop_lut4_I0_O)        0.124    13.120 f  vs0/pixel_num_addr[14]_i_226/O
                         net (fo=19, routed)          1.612    14.732    vs0/pixel_num_addr[14]_i_226_n_0
    SLICE_X49Y40         LUT6 (Prop_lut6_I5_O)        0.124    14.856 r  vs0/pixel_num_addr[3]_i_156/O
                         net (fo=1, routed)           1.073    15.929    vs0/pixel_num_addr[3]_i_156_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124    16.053 f  vs0/pixel_num_addr[3]_i_111/O
                         net (fo=1, routed)           0.572    16.625    vs0/pixel_num_addr[3]_i_111_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I2_O)        0.124    16.749 f  vs0/pixel_num_addr[3]_i_85/O
                         net (fo=3, routed)           0.813    17.562    vs0/pixel_num_addr[3]_i_85_n_0
    SLICE_X38Y36         LUT3 (Prop_lut3_I0_O)        0.124    17.686 r  vs0/pixel_num_addr[3]_i_73/O
                         net (fo=1, routed)           0.568    18.255    vs0/pixel_num_addr[3]_i_73_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.762 r  vs0/pixel_num_addr_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.762    vs0/pixel_num_addr_reg[3]_i_57_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.876 r  vs0/pixel_num_addr_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.876    vs0/pixel_num_addr_reg[7]_i_59_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.115 r  vs0/pixel_num_addr_reg[11]_i_68/O[2]
                         net (fo=1, routed)           1.405    20.520    vs0/pixel_num_addr[10]
    SLICE_X55Y39         LUT6 (Prop_lut6_I5_O)        0.302    20.822 r  vs0/pixel_num_addr[10]_i_4/O
                         net (fo=1, routed)           0.313    21.135    vs0/pixel_num_addr[10]_i_4_n_0
    SLICE_X56Y39         LUT5 (Prop_lut5_I4_O)        0.124    21.259 r  vs0/pixel_num_addr[10]_i_3/O
                         net (fo=1, routed)           0.815    22.074    vs0/pixel_num_addr[10]_i_3_n_0
    SLICE_X60Y39         LUT5 (Prop_lut5_I0_O)        0.124    22.198 r  vs0/pixel_num_addr[10]_i_2/O
                         net (fo=1, routed)           0.593    22.791    vs0/pixel_num_addr[10]_i_2_n_0
    SLICE_X60Y38         LUT5 (Prop_lut5_I4_O)        0.124    22.915 r  vs0/pixel_num_addr[10]_i_1/O
                         net (fo=1, routed)           0.000    22.915    vs0_n_139
    SLICE_X60Y38         FDRE                                         r  pixel_num_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.518     4.890    clk_IBUF_BUFG
    SLICE_X60Y38         FDRE                                         r  pixel_num_addr_reg[10]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_num_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.677ns  (logic 3.638ns (16.043%)  route 19.039ns (83.957%))
  Logic Levels:           17  (CARRY4=2 FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[8]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vs0/h_count_reg_reg[8]/Q
                         net (fo=113, routed)         5.380     5.898    vs0/pixel_x[8]
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.152     6.050 r  vs0/pixel_num_addr[14]_i_57/O
                         net (fo=4, routed)           0.639     6.689    vs0/pixel_num_addr[14]_i_57_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I3_O)        0.326     7.015 f  vs0/pixel_num_addr[14]_i_115/O
                         net (fo=2, routed)           1.052     8.067    vs0/pixel_num_addr[14]_i_115_n_0
    SLICE_X46Y34         LUT2 (Prop_lut2_I1_O)        0.150     8.217 r  vs0/pixel_num_addr[14]_i_68/O
                         net (fo=11, routed)          1.695     9.912    vs0/pixel_num_addr[14]_i_68_n_0
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.328    10.240 f  vs0/pixel_num_addr[14]_i_23/O
                         net (fo=14, routed)          1.242    11.482    vs0/pixel_num_addr[14]_i_23_n_0
    SLICE_X40Y36         LUT2 (Prop_lut2_I0_O)        0.124    11.606 f  vs0/pixel_num_addr[14]_i_6/O
                         net (fo=11, routed)          1.390    12.996    vs0/pixel_num_addr[14]_i_6_n_0
    SLICE_X44Y39         LUT4 (Prop_lut4_I0_O)        0.124    13.120 f  vs0/pixel_num_addr[14]_i_226/O
                         net (fo=19, routed)          1.612    14.732    vs0/pixel_num_addr[14]_i_226_n_0
    SLICE_X49Y40         LUT6 (Prop_lut6_I5_O)        0.124    14.856 r  vs0/pixel_num_addr[3]_i_156/O
                         net (fo=1, routed)           1.073    15.929    vs0/pixel_num_addr[3]_i_156_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124    16.053 f  vs0/pixel_num_addr[3]_i_111/O
                         net (fo=1, routed)           0.572    16.625    vs0/pixel_num_addr[3]_i_111_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I2_O)        0.124    16.749 f  vs0/pixel_num_addr[3]_i_85/O
                         net (fo=3, routed)           0.813    17.562    vs0/pixel_num_addr[3]_i_85_n_0
    SLICE_X38Y36         LUT3 (Prop_lut3_I0_O)        0.124    17.686 r  vs0/pixel_num_addr[3]_i_73/O
                         net (fo=1, routed)           0.568    18.255    vs0/pixel_num_addr[3]_i_73_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.762 r  vs0/pixel_num_addr_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.762    vs0/pixel_num_addr_reg[3]_i_57_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.001 r  vs0/pixel_num_addr_reg[7]_i_59/O[2]
                         net (fo=1, routed)           1.078    20.079    vs0/pixel_num_addr[6]
    SLICE_X53Y36         LUT6 (Prop_lut6_I5_O)        0.302    20.381 r  vs0/pixel_num_addr[6]_i_4/O
                         net (fo=1, routed)           0.922    21.303    vs0/pixel_num_addr[6]_i_4_n_0
    SLICE_X56Y34         LUT5 (Prop_lut5_I4_O)        0.124    21.427 r  vs0/pixel_num_addr[6]_i_3/O
                         net (fo=1, routed)           0.722    22.149    vs0/pixel_num_addr[6]_i_3_n_0
    SLICE_X58Y34         LUT5 (Prop_lut5_I0_O)        0.124    22.273 r  vs0/pixel_num_addr[6]_i_2/O
                         net (fo=1, routed)           0.280    22.553    vs0/pixel_num_addr[6]_i_2_n_0
    SLICE_X58Y34         LUT5 (Prop_lut5_I4_O)        0.124    22.677 r  vs0/pixel_num_addr[6]_i_1/O
                         net (fo=1, routed)           0.000    22.677    vs0_n_143
    SLICE_X58Y34         FDRE                                         r  pixel_num_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.515     4.887    clk_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  pixel_num_addr_reg[6]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_num_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.675ns  (logic 3.848ns (16.970%)  route 18.827ns (83.030%))
  Logic Levels:           18  (CARRY4=3 FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[8]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vs0/h_count_reg_reg[8]/Q
                         net (fo=113, routed)         5.380     5.898    vs0/pixel_x[8]
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.152     6.050 r  vs0/pixel_num_addr[14]_i_57/O
                         net (fo=4, routed)           0.639     6.689    vs0/pixel_num_addr[14]_i_57_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I3_O)        0.326     7.015 f  vs0/pixel_num_addr[14]_i_115/O
                         net (fo=2, routed)           1.052     8.067    vs0/pixel_num_addr[14]_i_115_n_0
    SLICE_X46Y34         LUT2 (Prop_lut2_I1_O)        0.150     8.217 r  vs0/pixel_num_addr[14]_i_68/O
                         net (fo=11, routed)          1.695     9.912    vs0/pixel_num_addr[14]_i_68_n_0
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.328    10.240 f  vs0/pixel_num_addr[14]_i_23/O
                         net (fo=14, routed)          1.242    11.482    vs0/pixel_num_addr[14]_i_23_n_0
    SLICE_X40Y36         LUT2 (Prop_lut2_I0_O)        0.124    11.606 f  vs0/pixel_num_addr[14]_i_6/O
                         net (fo=11, routed)          1.390    12.996    vs0/pixel_num_addr[14]_i_6_n_0
    SLICE_X44Y39         LUT4 (Prop_lut4_I0_O)        0.124    13.120 f  vs0/pixel_num_addr[14]_i_226/O
                         net (fo=19, routed)          1.612    14.732    vs0/pixel_num_addr[14]_i_226_n_0
    SLICE_X49Y40         LUT6 (Prop_lut6_I5_O)        0.124    14.856 r  vs0/pixel_num_addr[3]_i_156/O
                         net (fo=1, routed)           1.073    15.929    vs0/pixel_num_addr[3]_i_156_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124    16.053 f  vs0/pixel_num_addr[3]_i_111/O
                         net (fo=1, routed)           0.572    16.625    vs0/pixel_num_addr[3]_i_111_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I2_O)        0.124    16.749 f  vs0/pixel_num_addr[3]_i_85/O
                         net (fo=3, routed)           0.813    17.562    vs0/pixel_num_addr[3]_i_85_n_0
    SLICE_X38Y36         LUT3 (Prop_lut3_I0_O)        0.124    17.686 r  vs0/pixel_num_addr[3]_i_73/O
                         net (fo=1, routed)           0.568    18.255    vs0/pixel_num_addr[3]_i_73_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.762 r  vs0/pixel_num_addr_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.762    vs0/pixel_num_addr_reg[3]_i_57_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.876 r  vs0/pixel_num_addr_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.876    vs0/pixel_num_addr_reg[7]_i_59_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.210 r  vs0/pixel_num_addr_reg[11]_i_68/O[1]
                         net (fo=1, routed)           1.213    20.422    vs0/pixel_num_addr[9]
    SLICE_X54Y39         LUT6 (Prop_lut6_I5_O)        0.303    20.725 r  vs0/pixel_num_addr[9]_i_4/O
                         net (fo=1, routed)           0.409    21.134    vs0/pixel_num_addr[9]_i_4_n_0
    SLICE_X57Y39         LUT5 (Prop_lut5_I4_O)        0.124    21.258 r  vs0/pixel_num_addr[9]_i_3/O
                         net (fo=1, routed)           0.502    21.760    vs0/pixel_num_addr[9]_i_3_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I0_O)        0.124    21.884 r  vs0/pixel_num_addr[9]_i_2/O
                         net (fo=1, routed)           0.667    22.551    vs0/pixel_num_addr[9]_i_2_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124    22.675 r  vs0/pixel_num_addr[9]_i_1/O
                         net (fo=1, routed)           0.000    22.675    vs0_n_140
    SLICE_X58Y39         FDRE                                         r  pixel_num_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.519     4.891    clk_IBUF_BUFG
    SLICE_X58Y39         FDRE                                         r  pixel_num_addr_reg[9]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_num_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.649ns  (logic 3.716ns (16.407%)  route 18.933ns (83.593%))
  Logic Levels:           17  (CARRY4=2 FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[8]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vs0/h_count_reg_reg[8]/Q
                         net (fo=113, routed)         5.380     5.898    vs0/pixel_x[8]
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.152     6.050 r  vs0/pixel_num_addr[14]_i_57/O
                         net (fo=4, routed)           0.639     6.689    vs0/pixel_num_addr[14]_i_57_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I3_O)        0.326     7.015 f  vs0/pixel_num_addr[14]_i_115/O
                         net (fo=2, routed)           1.052     8.067    vs0/pixel_num_addr[14]_i_115_n_0
    SLICE_X46Y34         LUT2 (Prop_lut2_I1_O)        0.150     8.217 r  vs0/pixel_num_addr[14]_i_68/O
                         net (fo=11, routed)          1.695     9.912    vs0/pixel_num_addr[14]_i_68_n_0
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.328    10.240 f  vs0/pixel_num_addr[14]_i_23/O
                         net (fo=14, routed)          1.242    11.482    vs0/pixel_num_addr[14]_i_23_n_0
    SLICE_X40Y36         LUT2 (Prop_lut2_I0_O)        0.124    11.606 f  vs0/pixel_num_addr[14]_i_6/O
                         net (fo=11, routed)          1.390    12.996    vs0/pixel_num_addr[14]_i_6_n_0
    SLICE_X44Y39         LUT4 (Prop_lut4_I0_O)        0.124    13.120 f  vs0/pixel_num_addr[14]_i_226/O
                         net (fo=19, routed)          1.612    14.732    vs0/pixel_num_addr[14]_i_226_n_0
    SLICE_X49Y40         LUT6 (Prop_lut6_I5_O)        0.124    14.856 r  vs0/pixel_num_addr[3]_i_156/O
                         net (fo=1, routed)           1.073    15.929    vs0/pixel_num_addr[3]_i_156_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124    16.053 f  vs0/pixel_num_addr[3]_i_111/O
                         net (fo=1, routed)           0.572    16.625    vs0/pixel_num_addr[3]_i_111_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I2_O)        0.124    16.749 f  vs0/pixel_num_addr[3]_i_85/O
                         net (fo=3, routed)           0.813    17.562    vs0/pixel_num_addr[3]_i_85_n_0
    SLICE_X38Y36         LUT3 (Prop_lut3_I0_O)        0.124    17.686 r  vs0/pixel_num_addr[3]_i_73/O
                         net (fo=1, routed)           0.568    18.255    vs0/pixel_num_addr[3]_i_73_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.762 r  vs0/pixel_num_addr_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.762    vs0/pixel_num_addr_reg[3]_i_57_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.075 r  vs0/pixel_num_addr_reg[7]_i_59/O[3]
                         net (fo=1, routed)           0.729    19.804    vs0/pixel_num_addr[7]
    SLICE_X53Y36         LUT6 (Prop_lut6_I5_O)        0.306    20.110 r  vs0/pixel_num_addr[7]_i_32/O
                         net (fo=1, routed)           0.846    20.956    vs0/pixel_num_addr[7]_i_32_n_0
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124    21.080 r  vs0/pixel_num_addr[7]_i_18/O
                         net (fo=1, routed)           1.019    22.099    vs0/pixel_num_addr[7]_i_18_n_0
    SLICE_X62Y36         LUT5 (Prop_lut5_I0_O)        0.124    22.223 r  vs0/pixel_num_addr[7]_i_4/O
                         net (fo=1, routed)           0.302    22.525    vs0/pixel_num_addr[7]_i_4_n_0
    SLICE_X62Y37         LUT5 (Prop_lut5_I4_O)        0.124    22.649 r  vs0/pixel_num_addr[7]_i_1/O
                         net (fo=1, routed)           0.000    22.649    vs0_n_142
    SLICE_X62Y37         FDRE                                         r  pixel_num_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.518     4.890    clk_IBUF_BUFG
    SLICE_X62Y37         FDRE                                         r  pixel_num_addr_reg[7]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_num_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.558ns  (logic 3.846ns (17.049%)  route 18.712ns (82.951%))
  Logic Levels:           19  (CARRY4=4 FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[8]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vs0/h_count_reg_reg[8]/Q
                         net (fo=113, routed)         5.380     5.898    vs0/pixel_x[8]
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.152     6.050 r  vs0/pixel_num_addr[14]_i_57/O
                         net (fo=4, routed)           0.639     6.689    vs0/pixel_num_addr[14]_i_57_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I3_O)        0.326     7.015 f  vs0/pixel_num_addr[14]_i_115/O
                         net (fo=2, routed)           1.052     8.067    vs0/pixel_num_addr[14]_i_115_n_0
    SLICE_X46Y34         LUT2 (Prop_lut2_I1_O)        0.150     8.217 r  vs0/pixel_num_addr[14]_i_68/O
                         net (fo=11, routed)          1.695     9.912    vs0/pixel_num_addr[14]_i_68_n_0
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.328    10.240 f  vs0/pixel_num_addr[14]_i_23/O
                         net (fo=14, routed)          1.242    11.482    vs0/pixel_num_addr[14]_i_23_n_0
    SLICE_X40Y36         LUT2 (Prop_lut2_I0_O)        0.124    11.606 f  vs0/pixel_num_addr[14]_i_6/O
                         net (fo=11, routed)          1.390    12.996    vs0/pixel_num_addr[14]_i_6_n_0
    SLICE_X44Y39         LUT4 (Prop_lut4_I0_O)        0.124    13.120 f  vs0/pixel_num_addr[14]_i_226/O
                         net (fo=19, routed)          1.612    14.732    vs0/pixel_num_addr[14]_i_226_n_0
    SLICE_X49Y40         LUT6 (Prop_lut6_I5_O)        0.124    14.856 r  vs0/pixel_num_addr[3]_i_156/O
                         net (fo=1, routed)           1.073    15.929    vs0/pixel_num_addr[3]_i_156_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124    16.053 f  vs0/pixel_num_addr[3]_i_111/O
                         net (fo=1, routed)           0.572    16.625    vs0/pixel_num_addr[3]_i_111_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I2_O)        0.124    16.749 f  vs0/pixel_num_addr[3]_i_85/O
                         net (fo=3, routed)           0.813    17.562    vs0/pixel_num_addr[3]_i_85_n_0
    SLICE_X38Y36         LUT3 (Prop_lut3_I0_O)        0.124    17.686 r  vs0/pixel_num_addr[3]_i_73/O
                         net (fo=1, routed)           0.568    18.255    vs0/pixel_num_addr[3]_i_73_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.762 r  vs0/pixel_num_addr_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.762    vs0/pixel_num_addr_reg[3]_i_57_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.876 r  vs0/pixel_num_addr_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.876    vs0/pixel_num_addr_reg[7]_i_59_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.990 r  vs0/pixel_num_addr_reg[11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    18.990    vs0/pixel_num_addr_reg[11]_i_68_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.212 r  vs0/pixel_num_addr_reg[14]_i_154/O[0]
                         net (fo=1, routed)           1.034    20.245    vs0/pixel_num_addr[12]
    SLICE_X55Y39         LUT6 (Prop_lut6_I5_O)        0.299    20.544 r  vs0/pixel_num_addr[12]_i_4/O
                         net (fo=1, routed)           0.579    21.124    vs0/pixel_num_addr[12]_i_4_n_0
    SLICE_X57Y39         LUT5 (Prop_lut5_I4_O)        0.124    21.248 r  vs0/pixel_num_addr[12]_i_3/O
                         net (fo=1, routed)           0.901    22.149    vs0/pixel_num_addr[12]_i_3_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I0_O)        0.124    22.273 r  vs0/pixel_num_addr[12]_i_2/O
                         net (fo=1, routed)           0.162    22.434    vs0/pixel_num_addr[12]_i_2_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124    22.558 r  vs0/pixel_num_addr[12]_i_1/O
                         net (fo=1, routed)           0.000    22.558    vs0_n_137
    SLICE_X58Y39         FDRE                                         r  pixel_num_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.519     4.891    clk_IBUF_BUFG
    SLICE_X58Y39         FDRE                                         r  pixel_num_addr_reg[12]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_num_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.543ns  (logic 3.492ns (15.490%)  route 19.051ns (84.510%))
  Logic Levels:           16  (CARRY4=1 FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[8]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vs0/h_count_reg_reg[8]/Q
                         net (fo=113, routed)         5.380     5.898    vs0/pixel_x[8]
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.152     6.050 r  vs0/pixel_num_addr[14]_i_57/O
                         net (fo=4, routed)           0.639     6.689    vs0/pixel_num_addr[14]_i_57_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I3_O)        0.326     7.015 f  vs0/pixel_num_addr[14]_i_115/O
                         net (fo=2, routed)           1.052     8.067    vs0/pixel_num_addr[14]_i_115_n_0
    SLICE_X46Y34         LUT2 (Prop_lut2_I1_O)        0.150     8.217 r  vs0/pixel_num_addr[14]_i_68/O
                         net (fo=11, routed)          1.695     9.912    vs0/pixel_num_addr[14]_i_68_n_0
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.328    10.240 f  vs0/pixel_num_addr[14]_i_23/O
                         net (fo=14, routed)          1.242    11.482    vs0/pixel_num_addr[14]_i_23_n_0
    SLICE_X40Y36         LUT2 (Prop_lut2_I0_O)        0.124    11.606 f  vs0/pixel_num_addr[14]_i_6/O
                         net (fo=11, routed)          1.390    12.996    vs0/pixel_num_addr[14]_i_6_n_0
    SLICE_X44Y39         LUT4 (Prop_lut4_I0_O)        0.124    13.120 f  vs0/pixel_num_addr[14]_i_226/O
                         net (fo=19, routed)          1.612    14.732    vs0/pixel_num_addr[14]_i_226_n_0
    SLICE_X49Y40         LUT6 (Prop_lut6_I5_O)        0.124    14.856 r  vs0/pixel_num_addr[3]_i_156/O
                         net (fo=1, routed)           1.073    15.929    vs0/pixel_num_addr[3]_i_156_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124    16.053 f  vs0/pixel_num_addr[3]_i_111/O
                         net (fo=1, routed)           0.572    16.625    vs0/pixel_num_addr[3]_i_111_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I2_O)        0.124    16.749 f  vs0/pixel_num_addr[3]_i_85/O
                         net (fo=3, routed)           0.813    17.562    vs0/pixel_num_addr[3]_i_85_n_0
    SLICE_X38Y36         LUT3 (Prop_lut3_I0_O)        0.124    17.686 r  vs0/pixel_num_addr[3]_i_73/O
                         net (fo=1, routed)           0.568    18.255    vs0/pixel_num_addr[3]_i_73_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    18.851 r  vs0/pixel_num_addr_reg[3]_i_57/O[3]
                         net (fo=1, routed)           1.404    20.255    vs0/pixel_num_addr[3]
    SLICE_X55Y34         LUT6 (Prop_lut6_I5_O)        0.306    20.561 r  vs0/pixel_num_addr[3]_i_41/O
                         net (fo=1, routed)           0.519    21.080    vs0/pixel_num_addr[3]_i_41_n_0
    SLICE_X56Y34         LUT5 (Prop_lut5_I4_O)        0.124    21.204 r  vs0/pixel_num_addr[3]_i_20/O
                         net (fo=1, routed)           0.601    21.805    vs0/pixel_num_addr[3]_i_20_n_0
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.124    21.929 r  vs0/pixel_num_addr[3]_i_4/O
                         net (fo=1, routed)           0.490    22.419    vs0/pixel_num_addr[3]_i_4_n_0
    SLICE_X60Y38         LUT5 (Prop_lut5_I4_O)        0.124    22.543 r  vs0/pixel_num_addr[3]_i_1/O
                         net (fo=1, routed)           0.000    22.543    vs0_n_146
    SLICE_X60Y38         FDRE                                         r  pixel_num_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.518     4.890    clk_IBUF_BUFG
    SLICE_X60Y38         FDRE                                         r  pixel_num_addr_reg[3]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_num_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.437ns  (logic 3.962ns (17.658%)  route 18.475ns (82.342%))
  Logic Levels:           19  (CARRY4=4 FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[8]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vs0/h_count_reg_reg[8]/Q
                         net (fo=113, routed)         5.380     5.898    vs0/pixel_x[8]
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.152     6.050 r  vs0/pixel_num_addr[14]_i_57/O
                         net (fo=4, routed)           0.639     6.689    vs0/pixel_num_addr[14]_i_57_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I3_O)        0.326     7.015 f  vs0/pixel_num_addr[14]_i_115/O
                         net (fo=2, routed)           1.052     8.067    vs0/pixel_num_addr[14]_i_115_n_0
    SLICE_X46Y34         LUT2 (Prop_lut2_I1_O)        0.150     8.217 r  vs0/pixel_num_addr[14]_i_68/O
                         net (fo=11, routed)          1.695     9.912    vs0/pixel_num_addr[14]_i_68_n_0
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.328    10.240 f  vs0/pixel_num_addr[14]_i_23/O
                         net (fo=14, routed)          1.242    11.482    vs0/pixel_num_addr[14]_i_23_n_0
    SLICE_X40Y36         LUT2 (Prop_lut2_I0_O)        0.124    11.606 f  vs0/pixel_num_addr[14]_i_6/O
                         net (fo=11, routed)          1.390    12.996    vs0/pixel_num_addr[14]_i_6_n_0
    SLICE_X44Y39         LUT4 (Prop_lut4_I0_O)        0.124    13.120 f  vs0/pixel_num_addr[14]_i_226/O
                         net (fo=19, routed)          1.612    14.732    vs0/pixel_num_addr[14]_i_226_n_0
    SLICE_X49Y40         LUT6 (Prop_lut6_I5_O)        0.124    14.856 r  vs0/pixel_num_addr[3]_i_156/O
                         net (fo=1, routed)           1.073    15.929    vs0/pixel_num_addr[3]_i_156_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124    16.053 f  vs0/pixel_num_addr[3]_i_111/O
                         net (fo=1, routed)           0.572    16.625    vs0/pixel_num_addr[3]_i_111_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I2_O)        0.124    16.749 f  vs0/pixel_num_addr[3]_i_85/O
                         net (fo=3, routed)           0.813    17.562    vs0/pixel_num_addr[3]_i_85_n_0
    SLICE_X38Y36         LUT3 (Prop_lut3_I0_O)        0.124    17.686 r  vs0/pixel_num_addr[3]_i_73/O
                         net (fo=1, routed)           0.568    18.255    vs0/pixel_num_addr[3]_i_73_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.762 r  vs0/pixel_num_addr_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.762    vs0/pixel_num_addr_reg[3]_i_57_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.876 r  vs0/pixel_num_addr_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.876    vs0/pixel_num_addr_reg[7]_i_59_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.990 r  vs0/pixel_num_addr_reg[11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    18.990    vs0/pixel_num_addr_reg[11]_i_68_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.324 r  vs0/pixel_num_addr_reg[14]_i_154/O[1]
                         net (fo=1, routed)           1.186    20.509    vs0/pixel_num_addr[13]
    SLICE_X54Y39         LUT6 (Prop_lut6_I5_O)        0.303    20.812 r  vs0/pixel_num_addr[13]_i_4/O
                         net (fo=1, routed)           0.442    21.254    vs0/pixel_num_addr[13]_i_4_n_0
    SLICE_X56Y39         LUT5 (Prop_lut5_I4_O)        0.124    21.378 r  vs0/pixel_num_addr[13]_i_3/O
                         net (fo=1, routed)           0.657    22.035    vs0/pixel_num_addr[13]_i_3_n_0
    SLICE_X59Y39         LUT5 (Prop_lut5_I0_O)        0.124    22.159 r  vs0/pixel_num_addr[13]_i_2/O
                         net (fo=1, routed)           0.154    22.313    vs0/pixel_num_addr[13]_i_2_n_0
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.124    22.437 r  vs0/pixel_num_addr[13]_i_1/O
                         net (fo=1, routed)           0.000    22.437    vs0_n_136
    SLICE_X59Y39         FDRE                                         r  pixel_num_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         1.519     4.891    clk_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  pixel_num_addr_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_error_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.274ns (60.199%)  route 0.181ns (39.801%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[2]/C
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=159, routed)         0.181     0.345    vs0/pixel_x[2]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.390 r  vs0/pixel_error_addr[3]_i_4/O
                         net (fo=1, routed)           0.000     0.390    vs0/pixel_error_addr[3]_i_4_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.455 r  vs0/pixel_error_addr_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.455    pixel_error_addr0[2]
    SLICE_X56Y29         FDRE                                         r  pixel_error_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.828     1.986    clk_IBUF_BUFG
    SLICE_X56Y29         FDRE                                         r  pixel_error_addr_reg[2]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_error_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.279ns (59.403%)  route 0.191ns (40.597%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[1]/C
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vs0/h_count_reg_reg[1]/Q
                         net (fo=189, routed)         0.191     0.355    vs0/pixel_x[1]
    SLICE_X56Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.400 r  vs0/pixel_error_addr[3]_i_6/O
                         net (fo=1, routed)           0.000     0.400    vs0/pixel_error_addr[3]_i_6_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.470 r  vs0/pixel_error_addr_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.470    pixel_error_addr0[0]
    SLICE_X56Y29         FDRE                                         r  pixel_error_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.828     1.986    clk_IBUF_BUFG
    SLICE_X56Y29         FDRE                                         r  pixel_error_addr_reg[0]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_error_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.310ns (63.116%)  route 0.181ns (36.884%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[2]/C
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=159, routed)         0.181     0.345    vs0/pixel_x[2]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.390 r  vs0/pixel_error_addr[3]_i_4/O
                         net (fo=1, routed)           0.000     0.390    vs0/pixel_error_addr[3]_i_4_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     0.491 r  vs0/pixel_error_addr_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.491    pixel_error_addr0[3]
    SLICE_X56Y29         FDRE                                         r  pixel_error_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.828     1.986    clk_IBUF_BUFG
    SLICE_X56Y29         FDRE                                         r  pixel_error_addr_reg[3]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_error_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.505ns  (logic 0.314ns (62.219%)  route 0.191ns (37.781%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[1]/C
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vs0/h_count_reg_reg[1]/Q
                         net (fo=189, routed)         0.191     0.355    vs0/pixel_x[1]
    SLICE_X56Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.400 r  vs0/pixel_error_addr[3]_i_6/O
                         net (fo=1, routed)           0.000     0.400    vs0/pixel_error_addr[3]_i_6_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.505 r  vs0/pixel_error_addr_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.505    pixel_error_addr0[1]
    SLICE_X56Y29         FDRE                                         r  pixel_error_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.828     1.986    clk_IBUF_BUFG
    SLICE_X56Y29         FDRE                                         r  pixel_error_addr_reg[1]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_coke_addr2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.209ns (39.417%)  route 0.321ns (60.583%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[0]/C
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=100, routed)         0.321     0.485    vs0/pixel_x[0]
    SLICE_X57Y27         LUT3 (Prop_lut3_I2_O)        0.045     0.530 r  vs0/pixel_coke_addr2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.530    pixel_coke_addr22[2]
    SLICE_X57Y27         FDRE                                         r  pixel_coke_addr2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.826     1.984    clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  pixel_coke_addr2_reg[1]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_error_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.373ns (67.310%)  route 0.181ns (32.690%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[2]/C
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=159, routed)         0.181     0.345    vs0/pixel_x[2]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.390 r  vs0/pixel_error_addr[3]_i_4/O
                         net (fo=1, routed)           0.000     0.390    vs0/pixel_error_addr[3]_i_4_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.501 r  vs0/pixel_error_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.501    vs0/pixel_error_addr_reg[3]_i_1_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.554 r  vs0/pixel_error_addr_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.554    pixel_error_addr0[4]
    SLICE_X56Y30         FDRE                                         r  pixel_error_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.829     1.987    clk_IBUF_BUFG
    SLICE_X56Y30         FDRE                                         r  pixel_error_addr_reg[4]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_error_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.386ns (68.059%)  route 0.181ns (31.941%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[2]/C
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=159, routed)         0.181     0.345    vs0/pixel_x[2]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.390 r  vs0/pixel_error_addr[3]_i_4/O
                         net (fo=1, routed)           0.000     0.390    vs0/pixel_error_addr[3]_i_4_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.501 r  vs0/pixel_error_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.501    vs0/pixel_error_addr_reg[3]_i_1_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.567 r  vs0/pixel_error_addr_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.567    pixel_error_addr0[6]
    SLICE_X56Y30         FDRE                                         r  pixel_error_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.829     1.987    clk_IBUF_BUFG
    SLICE_X56Y30         FDRE                                         r  pixel_error_addr_reg[6]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_error_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.409ns (69.304%)  route 0.181ns (30.696%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[2]/C
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=159, routed)         0.181     0.345    vs0/pixel_x[2]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.390 r  vs0/pixel_error_addr[3]_i_4/O
                         net (fo=1, routed)           0.000     0.390    vs0/pixel_error_addr[3]_i_4_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.501 r  vs0/pixel_error_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.501    vs0/pixel_error_addr_reg[3]_i_1_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.590 r  vs0/pixel_error_addr_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.590    pixel_error_addr0[5]
    SLICE_X56Y30         FDRE                                         r  pixel_error_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.829     1.987    clk_IBUF_BUFG
    SLICE_X56Y30         FDRE                                         r  pixel_error_addr_reg[5]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_error_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.411ns (69.407%)  route 0.181ns (30.593%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[2]/C
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=159, routed)         0.181     0.345    vs0/pixel_x[2]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.390 r  vs0/pixel_error_addr[3]_i_4/O
                         net (fo=1, routed)           0.000     0.390    vs0/pixel_error_addr[3]_i_4_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.501 r  vs0/pixel_error_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.501    vs0/pixel_error_addr_reg[3]_i_1_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.592 r  vs0/pixel_error_addr_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.592    pixel_error_addr0[7]
    SLICE_X56Y30         FDRE                                         r  pixel_error_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.829     1.987    clk_IBUF_BUFG
    SLICE_X56Y30         FDRE                                         r  pixel_error_addr_reg[7]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_error_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.413ns (69.510%)  route 0.181ns (30.490%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[2]/C
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=159, routed)         0.181     0.345    vs0/pixel_x[2]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.390 r  vs0/pixel_error_addr[3]_i_4/O
                         net (fo=1, routed)           0.000     0.390    vs0/pixel_error_addr[3]_i_4_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.501 r  vs0/pixel_error_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.501    vs0/pixel_error_addr_reg[3]_i_1_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.541 r  vs0/pixel_error_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.541    vs0/pixel_error_addr_reg[7]_i_1_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.594 r  vs0/pixel_error_addr_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.594    pixel_error_addr0[8]
    SLICE_X56Y31         FDRE                                         r  pixel_error_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=618, routed)         0.830     1.988    clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  pixel_error_addr_reg[8]/C





