// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module kernel_bicg_kernel_bicg_Pipeline_VITIS_LOOP_24_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        s_address0,
        s_ce0,
        s_we0,
        s_d0,
        s_q0,
        s_address1,
        s_ce1,
        s_we1,
        s_d1,
        s_q1,
        A_address0,
        A_ce0,
        A_q0,
        A_address1,
        A_ce1,
        A_q1,
        q_address0,
        q_ce0,
        q_we0,
        q_d0,
        r_address0,
        r_ce0,
        r_q0,
        sext_ln29,
        sext_ln29_1,
        sext_ln29_2,
        sext_ln29_3,
        sext_ln29_4,
        sext_ln29_5,
        sext_ln29_6,
        sext_ln29_7,
        sext_ln29_8,
        sext_ln29_9,
        sext_ln29_10,
        sext_ln29_11,
        sext_ln29_12,
        sext_ln29_13,
        sext_ln29_14,
        sext_ln29_15,
        sext_ln29_16,
        sext_ln29_17,
        sext_ln29_18,
        sext_ln29_19,
        sext_ln29_20,
        sext_ln29_21,
        sext_ln29_22,
        sext_ln29_23,
        sext_ln29_24,
        sext_ln29_25,
        sext_ln29_26,
        sext_ln29_27,
        sext_ln29_28,
        sext_ln29_29,
        sext_ln29_30,
        sext_ln29_31,
        sext_ln29_32,
        sext_ln29_33,
        sext_ln29_34,
        sext_ln29_35,
        sext_ln29_36,
        p_load_37_cast
);

parameter    ap_ST_fsm_state1 = 38'd1;
parameter    ap_ST_fsm_state2 = 38'd2;
parameter    ap_ST_fsm_state3 = 38'd4;
parameter    ap_ST_fsm_state4 = 38'd8;
parameter    ap_ST_fsm_state5 = 38'd16;
parameter    ap_ST_fsm_state6 = 38'd32;
parameter    ap_ST_fsm_state7 = 38'd64;
parameter    ap_ST_fsm_state8 = 38'd128;
parameter    ap_ST_fsm_state9 = 38'd256;
parameter    ap_ST_fsm_state10 = 38'd512;
parameter    ap_ST_fsm_state11 = 38'd1024;
parameter    ap_ST_fsm_state12 = 38'd2048;
parameter    ap_ST_fsm_state13 = 38'd4096;
parameter    ap_ST_fsm_state14 = 38'd8192;
parameter    ap_ST_fsm_state15 = 38'd16384;
parameter    ap_ST_fsm_state16 = 38'd32768;
parameter    ap_ST_fsm_state17 = 38'd65536;
parameter    ap_ST_fsm_state18 = 38'd131072;
parameter    ap_ST_fsm_state19 = 38'd262144;
parameter    ap_ST_fsm_state20 = 38'd524288;
parameter    ap_ST_fsm_state21 = 38'd1048576;
parameter    ap_ST_fsm_state22 = 38'd2097152;
parameter    ap_ST_fsm_state23 = 38'd4194304;
parameter    ap_ST_fsm_state24 = 38'd8388608;
parameter    ap_ST_fsm_state25 = 38'd16777216;
parameter    ap_ST_fsm_state26 = 38'd33554432;
parameter    ap_ST_fsm_state27 = 38'd67108864;
parameter    ap_ST_fsm_state28 = 38'd134217728;
parameter    ap_ST_fsm_state29 = 38'd268435456;
parameter    ap_ST_fsm_state30 = 38'd536870912;
parameter    ap_ST_fsm_state31 = 38'd1073741824;
parameter    ap_ST_fsm_state32 = 38'd2147483648;
parameter    ap_ST_fsm_state33 = 38'd4294967296;
parameter    ap_ST_fsm_state34 = 38'd8589934592;
parameter    ap_ST_fsm_state35 = 38'd17179869184;
parameter    ap_ST_fsm_state36 = 38'd34359738368;
parameter    ap_ST_fsm_state37 = 38'd68719476736;
parameter    ap_ST_fsm_state38 = 38'd137438953472;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] s_address0;
output   s_ce0;
output   s_we0;
output  [31:0] s_d0;
input  [31:0] s_q0;
output  [5:0] s_address1;
output   s_ce1;
output   s_we1;
output  [31:0] s_d1;
input  [31:0] s_q1;
output  [10:0] A_address0;
output   A_ce0;
input  [31:0] A_q0;
output  [10:0] A_address1;
output   A_ce1;
input  [31:0] A_q1;
output  [5:0] q_address0;
output   q_ce0;
output   q_we0;
output  [31:0] q_d0;
output  [5:0] r_address0;
output   r_ce0;
input  [31:0] r_q0;
input  [31:0] sext_ln29;
input  [31:0] sext_ln29_1;
input  [31:0] sext_ln29_2;
input  [31:0] sext_ln29_3;
input  [31:0] sext_ln29_4;
input  [31:0] sext_ln29_5;
input  [31:0] sext_ln29_6;
input  [31:0] sext_ln29_7;
input  [31:0] sext_ln29_8;
input  [31:0] sext_ln29_9;
input  [31:0] sext_ln29_10;
input  [31:0] sext_ln29_11;
input  [31:0] sext_ln29_12;
input  [31:0] sext_ln29_13;
input  [31:0] sext_ln29_14;
input  [31:0] sext_ln29_15;
input  [31:0] sext_ln29_16;
input  [31:0] sext_ln29_17;
input  [31:0] sext_ln29_18;
input  [31:0] sext_ln29_19;
input  [31:0] sext_ln29_20;
input  [31:0] sext_ln29_21;
input  [31:0] sext_ln29_22;
input  [31:0] sext_ln29_23;
input  [31:0] sext_ln29_24;
input  [31:0] sext_ln29_25;
input  [31:0] sext_ln29_26;
input  [31:0] sext_ln29_27;
input  [31:0] sext_ln29_28;
input  [31:0] sext_ln29_29;
input  [31:0] sext_ln29_30;
input  [31:0] sext_ln29_31;
input  [31:0] sext_ln29_32;
input  [31:0] sext_ln29_33;
input  [31:0] sext_ln29_34;
input  [31:0] sext_ln29_35;
input  [31:0] sext_ln29_36;
input  [31:0] p_load_37_cast;

reg ap_idle;
reg[5:0] s_address0;
reg s_ce0;
reg s_we0;
reg[31:0] s_d0;
reg[5:0] s_address1;
reg s_ce1;
reg s_we1;
reg[31:0] s_d1;
reg[10:0] A_address0;
reg A_ce0;
reg[10:0] A_address1;
reg A_ce1;
reg q_ce0;
reg q_we0;
reg r_ce0;

(* fsm_encoding = "none" *) reg   [37:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] icmp_ln24_fu_1427_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_state38;
wire    ap_block_state38_pp0_stage37_iter0;
reg   [31:0] reg_1182;
wire    ap_CS_fsm_state2;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_CS_fsm_state3;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_CS_fsm_state4;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_CS_fsm_state5;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_CS_fsm_state6;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_CS_fsm_state7;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_CS_fsm_state8;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_CS_fsm_state9;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_CS_fsm_state10;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_CS_fsm_state11;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_CS_fsm_state12;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_CS_fsm_state13;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_CS_fsm_state14;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_CS_fsm_state15;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_CS_fsm_state16;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_CS_fsm_state17;
wire    ap_block_state17_pp0_stage16_iter0;
wire    ap_CS_fsm_state18;
wire    ap_block_state18_pp0_stage17_iter0;
wire    ap_CS_fsm_state19;
wire    ap_block_state19_pp0_stage18_iter0;
wire    ap_CS_fsm_state20;
wire    ap_block_state20_pp0_stage19_iter0;
reg   [31:0] reg_1186;
reg   [31:0] reg_1190;
reg   [31:0] reg_1194;
reg   [31:0] reg_1199;
reg   [31:0] reg_1203;
wire   [47:0] grp_fu_1170_p2;
reg   [47:0] reg_1208;
wire    ap_CS_fsm_state21;
wire    ap_block_state21_pp0_stage20_iter0;
wire    ap_CS_fsm_state22;
wire    ap_block_state22_pp0_stage21_iter0;
wire    ap_CS_fsm_state23;
wire    ap_block_state23_pp0_stage22_iter0;
wire    ap_CS_fsm_state24;
wire    ap_block_state24_pp0_stage23_iter0;
wire    ap_CS_fsm_state25;
wire    ap_block_state25_pp0_stage24_iter0;
wire    ap_CS_fsm_state26;
wire    ap_block_state26_pp0_stage25_iter0;
wire    ap_CS_fsm_state27;
wire    ap_block_state27_pp0_stage26_iter0;
wire    ap_CS_fsm_state28;
wire    ap_block_state28_pp0_stage27_iter0;
wire    ap_CS_fsm_state29;
wire    ap_block_state29_pp0_stage28_iter0;
wire   [47:0] grp_fu_1178_p2;
reg   [47:0] reg_1212;
reg   [31:0] reg_1216;
reg   [31:0] reg_1220;
wire   [47:0] grp_fu_1174_p2;
reg   [47:0] reg_1225;
reg   [31:0] reg_1229;
reg   [31:0] reg_1234;
reg   [31:0] reg_1239;
reg   [31:0] reg_1244;
reg   [31:0] reg_1249;
wire  signed [47:0] p_load_37_cast_cast_fu_1254_p1;
reg  signed [47:0] p_load_37_cast_cast_reg_3819;
wire  signed [47:0] sext_ln29_36_cast_fu_1258_p1;
reg  signed [47:0] sext_ln29_36_cast_reg_3824;
wire  signed [47:0] sext_ln29_35_cast_fu_1262_p1;
reg  signed [47:0] sext_ln29_35_cast_reg_3829;
wire  signed [47:0] sext_ln29_34_cast_fu_1266_p1;
reg  signed [47:0] sext_ln29_34_cast_reg_3834;
wire  signed [47:0] sext_ln29_33_cast_fu_1270_p1;
reg  signed [47:0] sext_ln29_33_cast_reg_3839;
wire  signed [47:0] sext_ln29_32_cast_fu_1274_p1;
reg  signed [47:0] sext_ln29_32_cast_reg_3844;
wire  signed [47:0] sext_ln29_31_cast_fu_1278_p1;
reg  signed [47:0] sext_ln29_31_cast_reg_3849;
wire  signed [47:0] sext_ln29_30_cast_fu_1282_p1;
reg  signed [47:0] sext_ln29_30_cast_reg_3854;
wire  signed [47:0] sext_ln29_29_cast_fu_1286_p1;
reg  signed [47:0] sext_ln29_29_cast_reg_3859;
wire  signed [47:0] sext_ln29_28_cast_fu_1290_p1;
reg  signed [47:0] sext_ln29_28_cast_reg_3864;
wire  signed [47:0] sext_ln29_27_cast_fu_1294_p1;
reg  signed [47:0] sext_ln29_27_cast_reg_3869;
wire  signed [47:0] sext_ln29_26_cast_fu_1298_p1;
reg  signed [47:0] sext_ln29_26_cast_reg_3874;
wire  signed [47:0] sext_ln29_25_cast_fu_1302_p1;
reg  signed [47:0] sext_ln29_25_cast_reg_3879;
wire  signed [47:0] sext_ln29_24_cast_fu_1306_p1;
reg  signed [47:0] sext_ln29_24_cast_reg_3884;
wire  signed [47:0] sext_ln29_23_cast_fu_1310_p1;
reg  signed [47:0] sext_ln29_23_cast_reg_3889;
wire  signed [47:0] sext_ln29_22_cast_fu_1314_p1;
reg  signed [47:0] sext_ln29_22_cast_reg_3894;
wire  signed [47:0] sext_ln29_21_cast_fu_1318_p1;
reg  signed [47:0] sext_ln29_21_cast_reg_3899;
wire  signed [47:0] sext_ln29_20_cast_fu_1322_p1;
reg  signed [47:0] sext_ln29_20_cast_reg_3904;
wire  signed [47:0] sext_ln29_19_cast_fu_1326_p1;
reg  signed [47:0] sext_ln29_19_cast_reg_3909;
wire  signed [47:0] sext_ln29_18_cast_fu_1330_p1;
reg  signed [47:0] sext_ln29_18_cast_reg_3914;
wire  signed [47:0] sext_ln29_17_cast_fu_1334_p1;
reg  signed [47:0] sext_ln29_17_cast_reg_3919;
wire  signed [47:0] sext_ln29_16_cast_fu_1338_p1;
reg  signed [47:0] sext_ln29_16_cast_reg_3924;
wire  signed [47:0] sext_ln29_15_cast_fu_1342_p1;
reg  signed [47:0] sext_ln29_15_cast_reg_3929;
wire  signed [47:0] sext_ln29_14_cast_fu_1346_p1;
reg  signed [47:0] sext_ln29_14_cast_reg_3934;
wire  signed [47:0] sext_ln29_13_cast_fu_1350_p1;
reg  signed [47:0] sext_ln29_13_cast_reg_3939;
wire  signed [47:0] sext_ln29_12_cast_fu_1354_p1;
reg  signed [47:0] sext_ln29_12_cast_reg_3944;
wire  signed [47:0] sext_ln29_11_cast_fu_1358_p1;
reg  signed [47:0] sext_ln29_11_cast_reg_3949;
wire  signed [47:0] sext_ln29_10_cast_fu_1362_p1;
reg  signed [47:0] sext_ln29_10_cast_reg_3954;
wire  signed [47:0] sext_ln29_9_cast_fu_1366_p1;
reg  signed [47:0] sext_ln29_9_cast_reg_3959;
wire  signed [47:0] sext_ln29_8_cast_fu_1370_p1;
reg  signed [47:0] sext_ln29_8_cast_reg_3964;
wire  signed [47:0] sext_ln29_7_cast_fu_1374_p1;
reg  signed [47:0] sext_ln29_7_cast_reg_3969;
wire  signed [47:0] sext_ln29_6_cast_fu_1378_p1;
reg  signed [47:0] sext_ln29_6_cast_reg_3974;
wire  signed [47:0] sext_ln29_5_cast_fu_1382_p1;
reg  signed [47:0] sext_ln29_5_cast_reg_3979;
wire  signed [47:0] sext_ln29_4_cast_fu_1386_p1;
reg  signed [47:0] sext_ln29_4_cast_reg_3984;
wire  signed [47:0] sext_ln29_3_cast_fu_1390_p1;
reg  signed [47:0] sext_ln29_3_cast_reg_3989;
wire  signed [47:0] sext_ln29_2_cast_fu_1394_p1;
reg  signed [47:0] sext_ln29_2_cast_reg_3994;
wire  signed [47:0] sext_ln29_1_cast_fu_1398_p1;
reg  signed [47:0] sext_ln29_1_cast_reg_3999;
wire  signed [47:0] sext_ln29_cast_fu_1402_p1;
reg  signed [47:0] sext_ln29_cast_reg_4004;
reg   [10:0] phi_mul_load_reg_4009;
wire   [5:0] s_addr_36_reg_4230;
wire   [5:0] s_addr_37_reg_4235;
wire   [63:0] i_1_cast_fu_1439_p1;
reg   [63:0] i_1_cast_reg_4243;
reg   [31:0] r_load_reg_4273;
wire  signed [47:0] sext_ln29_37_fu_1500_p1;
reg  signed [47:0] sext_ln29_37_reg_4288;
wire  signed [47:0] sext_ln29_38_fu_1504_p1;
wire  signed [47:0] sext_ln29_39_fu_1510_p1;
reg  signed [47:0] sext_ln29_39_reg_4301;
reg   [31:0] tmp_reg_4317;
wire  signed [47:0] sext_ln29_40_fu_1545_p1;
reg  signed [47:0] sext_ln29_40_reg_4322;
wire  signed [47:0] sext_ln29_41_fu_1550_p1;
reg  signed [47:0] sext_ln29_41_reg_4328;
reg   [31:0] trunc_ln_reg_4344;
reg   [31:0] tmp_1_reg_4349;
wire  signed [47:0] sext_ln29_42_fu_1622_p1;
reg  signed [47:0] sext_ln29_42_reg_4354;
wire  signed [47:0] sext_ln29_43_fu_1627_p1;
reg  signed [47:0] sext_ln29_43_reg_4360;
reg   [31:0] trunc_ln29_1_reg_4376;
reg   [31:0] tmp_3_reg_4381;
wire  signed [47:0] sext_ln29_44_fu_1723_p1;
reg  signed [47:0] sext_ln29_44_reg_4386;
wire  signed [47:0] sext_ln29_45_fu_1728_p1;
reg  signed [47:0] sext_ln29_45_reg_4392;
reg   [31:0] trunc_ln29_2_reg_4408;
reg   [31:0] tmp_5_reg_4413;
wire  signed [47:0] sext_ln29_46_fu_1824_p1;
reg  signed [47:0] sext_ln29_46_reg_4418;
wire  signed [47:0] sext_ln29_47_fu_1829_p1;
reg  signed [47:0] sext_ln29_47_reg_4424;
reg   [31:0] trunc_ln29_3_reg_4440;
reg   [31:0] tmp_7_reg_4445;
wire  signed [47:0] sext_ln29_48_fu_1925_p1;
reg  signed [47:0] sext_ln29_48_reg_4450;
wire  signed [47:0] sext_ln29_49_fu_1930_p1;
reg  signed [47:0] sext_ln29_49_reg_4456;
reg   [31:0] trunc_ln29_4_reg_4472;
reg   [31:0] tmp_9_reg_4477;
wire  signed [47:0] sext_ln29_50_fu_2026_p1;
reg  signed [47:0] sext_ln29_50_reg_4482;
wire  signed [47:0] sext_ln29_51_fu_2031_p1;
reg  signed [47:0] sext_ln29_51_reg_4488;
reg   [31:0] trunc_ln29_5_reg_4504;
reg   [31:0] tmp_10_reg_4509;
wire  signed [47:0] sext_ln29_52_fu_2127_p1;
reg  signed [47:0] sext_ln29_52_reg_4514;
wire  signed [47:0] sext_ln29_53_fu_2132_p1;
reg  signed [47:0] sext_ln29_53_reg_4520;
reg   [31:0] s_load_17_reg_4526;
reg   [31:0] trunc_ln29_6_reg_4541;
reg   [31:0] tmp_12_reg_4546;
wire  signed [47:0] sext_ln29_54_fu_2228_p1;
reg  signed [47:0] sext_ln29_54_reg_4551;
wire  signed [47:0] sext_ln29_55_fu_2233_p1;
reg  signed [47:0] sext_ln29_55_reg_4557;
reg   [31:0] s_load_19_reg_4563;
reg   [31:0] trunc_ln29_7_reg_4578;
reg   [31:0] tmp_14_reg_4583;
wire  signed [47:0] sext_ln29_56_fu_2329_p1;
reg  signed [47:0] sext_ln29_56_reg_4588;
wire  signed [47:0] sext_ln29_57_fu_2334_p1;
reg  signed [47:0] sext_ln29_57_reg_4594;
reg   [31:0] s_load_21_reg_4600;
reg   [31:0] trunc_ln29_8_reg_4615;
reg   [31:0] tmp_16_reg_4620;
wire  signed [47:0] sext_ln29_58_fu_2430_p1;
reg  signed [47:0] sext_ln29_58_reg_4625;
wire  signed [47:0] sext_ln29_59_fu_2435_p1;
reg  signed [47:0] sext_ln29_59_reg_4631;
reg   [31:0] s_load_23_reg_4637;
reg   [31:0] trunc_ln29_9_reg_4652;
reg   [31:0] tmp_18_reg_4657;
wire  signed [47:0] sext_ln29_60_fu_2531_p1;
reg  signed [47:0] sext_ln29_60_reg_4662;
wire  signed [47:0] sext_ln29_61_fu_2536_p1;
reg  signed [47:0] sext_ln29_61_reg_4668;
reg   [31:0] s_load_25_reg_4674;
reg   [31:0] trunc_ln29_s_reg_4689;
reg   [31:0] tmp_20_reg_4694;
wire  signed [47:0] sext_ln29_62_fu_2632_p1;
reg  signed [47:0] sext_ln29_62_reg_4699;
wire  signed [47:0] sext_ln29_63_fu_2637_p1;
reg  signed [47:0] sext_ln29_63_reg_4705;
reg   [31:0] s_load_27_reg_4711;
reg   [31:0] trunc_ln29_10_reg_4726;
reg   [31:0] tmp_22_reg_4731;
wire  signed [47:0] sext_ln29_64_fu_2733_p1;
reg  signed [47:0] sext_ln29_64_reg_4736;
wire  signed [47:0] sext_ln29_65_fu_2738_p1;
reg  signed [47:0] sext_ln29_65_reg_4742;
reg   [31:0] s_load_29_reg_4748;
reg   [31:0] trunc_ln29_11_reg_4763;
reg   [31:0] tmp_24_reg_4768;
wire  signed [47:0] sext_ln29_66_fu_2834_p1;
reg  signed [47:0] sext_ln29_66_reg_4773;
wire  signed [47:0] sext_ln29_67_fu_2839_p1;
reg  signed [47:0] sext_ln29_67_reg_4779;
reg   [31:0] s_load_31_reg_4785;
reg   [31:0] trunc_ln29_12_reg_4800;
reg   [31:0] tmp_26_reg_4805;
wire  signed [47:0] sext_ln29_68_fu_2935_p1;
reg  signed [47:0] sext_ln29_68_reg_4810;
wire  signed [47:0] sext_ln29_69_fu_2940_p1;
reg  signed [47:0] sext_ln29_69_reg_4816;
reg   [31:0] s_load_33_reg_4822;
reg   [31:0] trunc_ln29_13_reg_4837;
reg   [31:0] tmp_28_reg_4842;
wire  signed [47:0] sext_ln29_70_fu_3036_p1;
reg  signed [47:0] sext_ln29_70_reg_4847;
wire  signed [47:0] sext_ln29_71_fu_3041_p1;
reg  signed [47:0] sext_ln29_71_reg_4853;
reg   [31:0] s_load_35_reg_4859;
reg   [31:0] trunc_ln29_14_reg_4864;
reg   [31:0] tmp_30_reg_4869;
wire  signed [47:0] sext_ln29_72_fu_3117_p1;
reg  signed [47:0] sext_ln29_72_reg_4874;
wire  signed [47:0] sext_ln29_73_fu_3122_p1;
reg  signed [47:0] sext_ln29_73_reg_4880;
reg   [31:0] s_load_37_reg_4886;
reg   [31:0] trunc_ln29_15_reg_4891;
reg   [31:0] tmp_32_reg_4896;
wire  signed [47:0] sext_ln29_74_fu_3198_p1;
reg  signed [47:0] sext_ln29_74_reg_4901;
reg   [31:0] trunc_ln29_16_reg_4907;
reg   [31:0] tmp_34_reg_4912;
reg   [31:0] trunc_ln29_17_reg_4917;
reg   [31:0] trunc_ln29_18_reg_4922;
reg   [31:0] tmp_35_reg_4927;
reg   [31:0] trunc_ln29_19_reg_4932;
reg   [31:0] trunc_ln29_20_reg_4937;
reg   [31:0] trunc_ln29_21_reg_4942;
reg   [31:0] trunc_ln29_22_reg_4947;
reg   [31:0] trunc_ln29_23_reg_4952;
reg   [31:0] trunc_ln29_24_reg_4957;
reg   [31:0] trunc_ln29_25_reg_4962;
reg   [31:0] trunc_ln29_26_reg_4967;
reg   [31:0] trunc_ln29_27_reg_4972;
reg   [31:0] trunc_ln29_28_reg_4977;
reg   [31:0] trunc_ln29_29_reg_4982;
reg   [31:0] trunc_ln29_30_reg_4987;
wire  signed [47:0] sext_ln29_75_fu_3625_p1;
reg  signed [47:0] sext_ln29_75_reg_4992;
reg   [31:0] trunc_ln29_31_reg_4998;
reg   [31:0] trunc_ln29_32_reg_5003;
reg   [31:0] trunc_ln29_33_reg_5008;
reg   [31:0] trunc_ln29_34_reg_5013;
reg   [31:0] trunc_ln29_35_reg_5018;
reg   [31:0] trunc_ln29_36_reg_5023;
wire   [63:0] zext_ln29_fu_1422_p1;
wire   [63:0] zext_ln29_1_fu_1450_p1;
wire   [63:0] zext_ln29_2_fu_1465_p1;
wire   [63:0] zext_ln29_3_fu_1475_p1;
wire   [63:0] zext_ln29_4_fu_1485_p1;
wire   [63:0] zext_ln29_5_fu_1495_p1;
wire   [63:0] zext_ln29_6_fu_1520_p1;
wire   [63:0] zext_ln29_7_fu_1530_p1;
wire   [63:0] zext_ln29_8_fu_1560_p1;
wire   [63:0] zext_ln29_9_fu_1570_p1;
wire   [63:0] zext_ln29_10_fu_1637_p1;
wire   [63:0] zext_ln29_11_fu_1647_p1;
wire   [63:0] zext_ln29_12_fu_1738_p1;
wire   [63:0] zext_ln29_13_fu_1748_p1;
wire   [63:0] zext_ln29_14_fu_1839_p1;
wire   [63:0] zext_ln29_15_fu_1849_p1;
wire   [63:0] zext_ln29_16_fu_1940_p1;
wire   [63:0] zext_ln29_17_fu_1950_p1;
wire   [63:0] zext_ln29_18_fu_2041_p1;
wire   [63:0] zext_ln29_19_fu_2051_p1;
wire   [63:0] zext_ln29_20_fu_2142_p1;
wire   [63:0] zext_ln29_21_fu_2152_p1;
wire   [63:0] zext_ln29_22_fu_2243_p1;
wire   [63:0] zext_ln29_23_fu_2253_p1;
wire   [63:0] zext_ln29_24_fu_2344_p1;
wire   [63:0] zext_ln29_25_fu_2354_p1;
wire   [63:0] zext_ln29_26_fu_2445_p1;
wire   [63:0] zext_ln29_27_fu_2455_p1;
wire   [63:0] zext_ln29_28_fu_2546_p1;
wire   [63:0] zext_ln29_29_fu_2556_p1;
wire   [63:0] zext_ln29_30_fu_2647_p1;
wire   [63:0] zext_ln29_31_fu_2657_p1;
wire   [63:0] zext_ln29_32_fu_2748_p1;
wire   [63:0] zext_ln29_33_fu_2758_p1;
wire   [63:0] zext_ln29_34_fu_2849_p1;
wire   [63:0] zext_ln29_35_fu_2859_p1;
wire   [63:0] zext_ln29_36_fu_2950_p1;
wire   [63:0] zext_ln29_37_fu_2960_p1;
wire    ap_CS_fsm_state30;
reg   [10:0] phi_mul_fu_280;
wire   [10:0] add_ln29_74_fu_3795_p2;
wire    ap_loop_init;
reg   [10:0] ap_sig_allocacmp_phi_mul_load;
reg   [5:0] i_fu_284;
wire   [5:0] add_ln24_fu_1433_p2;
reg   [5:0] ap_sig_allocacmp_i_1;
wire    ap_block_state30_pp0_stage29_iter0;
wire    ap_CS_fsm_state31;
wire    ap_block_state31_pp0_stage30_iter0;
wire    ap_CS_fsm_state32;
wire    ap_block_state32_pp0_stage31_iter0;
wire    ap_CS_fsm_state33;
wire    ap_block_state33_pp0_stage32_iter0;
wire    ap_CS_fsm_state34;
wire    ap_block_state34_pp0_stage33_iter0;
wire    ap_CS_fsm_state35;
wire    ap_block_state35_pp0_stage34_iter0;
wire    ap_CS_fsm_state36;
wire    ap_block_state36_pp0_stage35_iter0;
wire    ap_CS_fsm_state37;
wire    ap_block_state37_pp0_stage36_iter0;
reg  signed [31:0] grp_fu_1170_p0;
reg  signed [31:0] grp_fu_1170_p1;
reg  signed [31:0] grp_fu_1174_p0;
reg  signed [31:0] grp_fu_1174_p1;
reg  signed [31:0] grp_fu_1178_p0;
reg  signed [31:0] grp_fu_1178_p1;
wire   [10:0] or_ln29_fu_1444_p2;
wire   [10:0] add_ln29_38_fu_1460_p2;
wire   [10:0] add_ln29_39_fu_1470_p2;
wire   [10:0] add_ln29_40_fu_1480_p2;
wire   [10:0] add_ln29_41_fu_1490_p2;
wire   [10:0] add_ln29_42_fu_1515_p2;
wire   [10:0] add_ln29_43_fu_1525_p2;
wire   [10:0] add_ln29_44_fu_1555_p2;
wire   [10:0] add_ln29_45_fu_1565_p2;
wire   [47:0] shl_ln_fu_1575_p3;
wire   [47:0] add_ln29_fu_1583_p2;
wire   [47:0] shl_ln1_fu_1599_p3;
wire   [47:0] add_ln30_fu_1606_p2;
wire   [10:0] add_ln29_46_fu_1632_p2;
wire   [10:0] add_ln29_47_fu_1642_p2;
wire   [47:0] shl_ln29_1_fu_1652_p3;
wire   [47:0] add_ln29_1_fu_1660_p2;
wire   [47:0] shl_ln30_1_fu_1676_p3;
wire   [47:0] add_ln30_1_fu_1683_p2;
wire   [31:0] tmp_2_fu_1689_p4;
wire   [47:0] shl_ln30_2_fu_1699_p3;
wire   [47:0] add_ln30_2_fu_1707_p2;
wire   [10:0] add_ln29_48_fu_1733_p2;
wire   [10:0] add_ln29_49_fu_1743_p2;
wire   [47:0] shl_ln29_2_fu_1753_p3;
wire   [47:0] add_ln29_2_fu_1761_p2;
wire   [47:0] shl_ln30_3_fu_1777_p3;
wire   [47:0] add_ln30_3_fu_1784_p2;
wire   [31:0] tmp_4_fu_1790_p4;
wire   [47:0] shl_ln30_4_fu_1800_p3;
wire   [47:0] add_ln30_4_fu_1808_p2;
wire   [10:0] add_ln29_50_fu_1834_p2;
wire   [10:0] add_ln29_51_fu_1844_p2;
wire   [47:0] shl_ln29_3_fu_1854_p3;
wire   [47:0] add_ln29_3_fu_1862_p2;
wire   [47:0] shl_ln30_5_fu_1878_p3;
wire   [47:0] add_ln30_5_fu_1885_p2;
wire   [31:0] tmp_6_fu_1891_p4;
wire   [47:0] shl_ln30_6_fu_1901_p3;
wire   [47:0] add_ln30_6_fu_1909_p2;
wire   [10:0] add_ln29_52_fu_1935_p2;
wire   [10:0] add_ln29_53_fu_1945_p2;
wire   [47:0] shl_ln29_4_fu_1955_p3;
wire   [47:0] add_ln29_4_fu_1963_p2;
wire   [47:0] shl_ln30_7_fu_1979_p3;
wire   [47:0] add_ln30_7_fu_1986_p2;
wire   [31:0] tmp_8_fu_1992_p4;
wire   [47:0] shl_ln30_8_fu_2002_p3;
wire   [47:0] add_ln30_8_fu_2010_p2;
wire   [10:0] add_ln29_54_fu_2036_p2;
wire   [10:0] add_ln29_55_fu_2046_p2;
wire   [47:0] shl_ln29_5_fu_2056_p3;
wire   [47:0] add_ln29_5_fu_2064_p2;
wire   [47:0] shl_ln30_9_fu_2080_p3;
wire   [47:0] add_ln30_9_fu_2087_p2;
wire   [31:0] tmp_s_fu_2093_p4;
wire   [47:0] shl_ln30_s_fu_2103_p3;
wire   [47:0] add_ln30_10_fu_2111_p2;
wire   [10:0] add_ln29_56_fu_2137_p2;
wire   [10:0] add_ln29_57_fu_2147_p2;
wire   [47:0] shl_ln29_6_fu_2157_p3;
wire   [47:0] add_ln29_6_fu_2165_p2;
wire   [47:0] shl_ln30_10_fu_2181_p3;
wire   [47:0] add_ln30_11_fu_2188_p2;
wire   [31:0] tmp_11_fu_2194_p4;
wire   [47:0] shl_ln30_11_fu_2204_p3;
wire   [47:0] add_ln30_12_fu_2212_p2;
wire   [10:0] add_ln29_58_fu_2238_p2;
wire   [10:0] add_ln29_59_fu_2248_p2;
wire   [47:0] shl_ln29_7_fu_2258_p3;
wire   [47:0] add_ln29_7_fu_2266_p2;
wire   [47:0] shl_ln30_12_fu_2282_p3;
wire   [47:0] add_ln30_13_fu_2289_p2;
wire   [31:0] tmp_13_fu_2295_p4;
wire   [47:0] shl_ln30_13_fu_2305_p3;
wire   [47:0] add_ln30_14_fu_2313_p2;
wire   [10:0] add_ln29_60_fu_2339_p2;
wire   [10:0] add_ln29_61_fu_2349_p2;
wire   [47:0] shl_ln29_8_fu_2359_p3;
wire   [47:0] add_ln29_8_fu_2367_p2;
wire   [47:0] shl_ln30_14_fu_2383_p3;
wire   [47:0] add_ln30_15_fu_2390_p2;
wire   [31:0] tmp_15_fu_2396_p4;
wire   [47:0] shl_ln30_15_fu_2406_p3;
wire   [47:0] add_ln30_16_fu_2414_p2;
wire   [10:0] add_ln29_62_fu_2440_p2;
wire   [10:0] add_ln29_63_fu_2450_p2;
wire   [47:0] shl_ln29_9_fu_2460_p3;
wire   [47:0] add_ln29_9_fu_2468_p2;
wire   [47:0] shl_ln30_16_fu_2484_p3;
wire   [47:0] add_ln30_17_fu_2491_p2;
wire   [31:0] tmp_17_fu_2497_p4;
wire   [47:0] shl_ln30_17_fu_2507_p3;
wire   [47:0] add_ln30_18_fu_2515_p2;
wire   [10:0] add_ln29_64_fu_2541_p2;
wire   [10:0] add_ln29_65_fu_2551_p2;
wire   [47:0] shl_ln29_s_fu_2561_p3;
wire   [47:0] add_ln29_10_fu_2569_p2;
wire   [47:0] shl_ln30_18_fu_2585_p3;
wire   [47:0] add_ln30_19_fu_2592_p2;
wire   [31:0] tmp_19_fu_2598_p4;
wire   [47:0] shl_ln30_19_fu_2608_p3;
wire   [47:0] add_ln30_20_fu_2616_p2;
wire   [10:0] add_ln29_66_fu_2642_p2;
wire   [10:0] add_ln29_67_fu_2652_p2;
wire   [47:0] shl_ln29_10_fu_2662_p3;
wire   [47:0] add_ln29_11_fu_2670_p2;
wire   [47:0] shl_ln30_20_fu_2686_p3;
wire   [47:0] add_ln30_21_fu_2693_p2;
wire   [31:0] tmp_21_fu_2699_p4;
wire   [47:0] shl_ln30_21_fu_2709_p3;
wire   [47:0] add_ln30_22_fu_2717_p2;
wire   [10:0] add_ln29_68_fu_2743_p2;
wire   [10:0] add_ln29_69_fu_2753_p2;
wire   [47:0] shl_ln29_11_fu_2763_p3;
wire   [47:0] add_ln29_12_fu_2771_p2;
wire   [47:0] shl_ln30_22_fu_2787_p3;
wire   [47:0] add_ln30_23_fu_2794_p2;
wire   [31:0] tmp_23_fu_2800_p4;
wire   [47:0] shl_ln30_23_fu_2810_p3;
wire   [47:0] add_ln30_24_fu_2818_p2;
wire   [10:0] add_ln29_70_fu_2844_p2;
wire   [10:0] add_ln29_71_fu_2854_p2;
wire   [47:0] shl_ln29_12_fu_2864_p3;
wire   [47:0] add_ln29_13_fu_2872_p2;
wire   [47:0] shl_ln30_24_fu_2888_p3;
wire   [47:0] add_ln30_25_fu_2895_p2;
wire   [31:0] tmp_25_fu_2901_p4;
wire   [47:0] shl_ln30_25_fu_2911_p3;
wire   [47:0] add_ln30_26_fu_2919_p2;
wire   [10:0] add_ln29_72_fu_2945_p2;
wire   [10:0] add_ln29_73_fu_2955_p2;
wire   [47:0] shl_ln29_13_fu_2965_p3;
wire   [47:0] add_ln29_14_fu_2973_p2;
wire   [47:0] shl_ln30_26_fu_2989_p3;
wire   [47:0] add_ln30_27_fu_2996_p2;
wire   [31:0] tmp_27_fu_3002_p4;
wire   [47:0] shl_ln30_27_fu_3012_p3;
wire   [47:0] add_ln30_28_fu_3020_p2;
wire   [47:0] shl_ln29_14_fu_3046_p3;
wire   [47:0] add_ln29_15_fu_3054_p2;
wire   [47:0] shl_ln30_28_fu_3070_p3;
wire   [47:0] add_ln30_29_fu_3077_p2;
wire   [31:0] tmp_29_fu_3083_p4;
wire   [47:0] shl_ln30_29_fu_3093_p3;
wire   [47:0] add_ln30_30_fu_3101_p2;
wire   [47:0] shl_ln29_15_fu_3127_p3;
wire   [47:0] add_ln29_16_fu_3135_p2;
wire   [47:0] shl_ln30_30_fu_3151_p3;
wire   [47:0] add_ln30_31_fu_3158_p2;
wire   [31:0] tmp_31_fu_3164_p4;
wire   [47:0] shl_ln30_31_fu_3174_p3;
wire   [47:0] add_ln30_32_fu_3182_p2;
wire   [47:0] shl_ln29_16_fu_3203_p3;
wire   [47:0] add_ln29_17_fu_3210_p2;
wire   [47:0] shl_ln30_32_fu_3226_p3;
wire   [47:0] add_ln30_33_fu_3233_p2;
wire   [31:0] tmp_33_fu_3239_p4;
wire   [47:0] shl_ln30_33_fu_3249_p3;
wire   [47:0] add_ln30_34_fu_3257_p2;
wire   [47:0] shl_ln29_17_fu_3273_p3;
wire   [47:0] add_ln29_18_fu_3281_p2;
wire   [47:0] shl_ln29_18_fu_3297_p3;
wire   [47:0] add_ln29_19_fu_3304_p2;
wire   [47:0] shl_ln30_34_fu_3320_p3;
wire   [47:0] add_ln30_35_fu_3327_p2;
wire   [47:0] shl_ln29_19_fu_3343_p3;
wire   [47:0] add_ln29_20_fu_3351_p2;
wire   [47:0] shl_ln29_20_fu_3367_p3;
wire   [47:0] add_ln29_21_fu_3374_p2;
wire   [47:0] shl_ln29_21_fu_3390_p3;
wire   [47:0] add_ln29_22_fu_3398_p2;
wire   [47:0] shl_ln29_22_fu_3414_p3;
wire   [47:0] add_ln29_23_fu_3421_p2;
wire   [47:0] shl_ln29_23_fu_3437_p3;
wire   [47:0] add_ln29_24_fu_3445_p2;
wire   [47:0] shl_ln29_24_fu_3461_p3;
wire   [47:0] add_ln29_25_fu_3468_p2;
wire   [47:0] shl_ln29_25_fu_3484_p3;
wire   [47:0] add_ln29_26_fu_3492_p2;
wire   [47:0] shl_ln29_26_fu_3508_p3;
wire   [47:0] add_ln29_27_fu_3515_p2;
wire   [47:0] shl_ln29_27_fu_3531_p3;
wire   [47:0] add_ln29_28_fu_3539_p2;
wire   [47:0] shl_ln29_28_fu_3555_p3;
wire   [47:0] add_ln29_29_fu_3562_p2;
wire   [47:0] shl_ln29_29_fu_3578_p3;
wire   [47:0] add_ln29_30_fu_3586_p2;
wire   [47:0] shl_ln29_30_fu_3602_p3;
wire   [47:0] add_ln29_31_fu_3609_p2;
wire   [47:0] shl_ln29_31_fu_3630_p3;
wire   [47:0] add_ln29_32_fu_3638_p2;
wire   [47:0] shl_ln29_32_fu_3654_p3;
wire   [47:0] add_ln29_33_fu_3661_p2;
wire   [47:0] shl_ln29_33_fu_3677_p3;
wire   [47:0] add_ln29_34_fu_3685_p2;
wire   [47:0] shl_ln29_34_fu_3701_p3;
wire   [47:0] add_ln29_35_fu_3708_p2;
wire   [47:0] shl_ln29_35_fu_3724_p3;
wire   [47:0] add_ln29_36_fu_3732_p2;
wire   [47:0] shl_ln29_36_fu_3748_p3;
wire   [47:0] add_ln29_37_fu_3755_p2;
wire   [47:0] shl_ln30_35_fu_3771_p3;
wire   [47:0] add_ln30_36_fu_3778_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [37:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 38'd1;
#0 ap_done_reg = 1'b0;
end

kernel_bicg_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1170_p0),
    .din1(grp_fu_1170_p1),
    .ce(1'b1),
    .dout(grp_fu_1170_p2)
);

kernel_bicg_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1174_p0),
    .din1(grp_fu_1174_p1),
    .ce(1'b1),
    .dout(grp_fu_1174_p2)
);

kernel_bicg_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1178_p0),
    .din1(grp_fu_1178_p1),
    .ce(1'b1),
    .dout(grp_fu_1178_p2)
);

kernel_bicg_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((icmp_ln24_fu_1427_p2 == 1'd0)) begin
            i_fu_284 <= add_ln24_fu_1433_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_284 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_mul_fu_280 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        phi_mul_fu_280 <= add_ln29_74_fu_3795_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state6))) begin
        reg_1194 <= s_q1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        reg_1194 <= s_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state8))) begin
        reg_1203 <= s_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_1203 <= s_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        reg_1220 <= s_q1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        reg_1220 <= s_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        reg_1229 <= s_q1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_1229 <= s_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        reg_1234 <= s_q1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        reg_1234 <= s_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        reg_1239 <= s_q1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_1239 <= s_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        reg_1244 <= s_q1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        reg_1244 <= s_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        reg_1249 <= s_q1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        reg_1249 <= s_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_fu_1427_p2 == 1'd0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_1_cast_reg_4243[5 : 0] <= i_1_cast_fu_1439_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_load_37_cast_cast_reg_3819 <= p_load_37_cast_cast_fu_1254_p1;
        phi_mul_load_reg_4009 <= ap_sig_allocacmp_phi_mul_load;
        sext_ln29_10_cast_reg_3954 <= sext_ln29_10_cast_fu_1362_p1;
        sext_ln29_11_cast_reg_3949 <= sext_ln29_11_cast_fu_1358_p1;
        sext_ln29_12_cast_reg_3944 <= sext_ln29_12_cast_fu_1354_p1;
        sext_ln29_13_cast_reg_3939 <= sext_ln29_13_cast_fu_1350_p1;
        sext_ln29_14_cast_reg_3934 <= sext_ln29_14_cast_fu_1346_p1;
        sext_ln29_15_cast_reg_3929 <= sext_ln29_15_cast_fu_1342_p1;
        sext_ln29_16_cast_reg_3924 <= sext_ln29_16_cast_fu_1338_p1;
        sext_ln29_17_cast_reg_3919 <= sext_ln29_17_cast_fu_1334_p1;
        sext_ln29_18_cast_reg_3914 <= sext_ln29_18_cast_fu_1330_p1;
        sext_ln29_19_cast_reg_3909 <= sext_ln29_19_cast_fu_1326_p1;
        sext_ln29_1_cast_reg_3999 <= sext_ln29_1_cast_fu_1398_p1;
        sext_ln29_20_cast_reg_3904 <= sext_ln29_20_cast_fu_1322_p1;
        sext_ln29_21_cast_reg_3899 <= sext_ln29_21_cast_fu_1318_p1;
        sext_ln29_22_cast_reg_3894 <= sext_ln29_22_cast_fu_1314_p1;
        sext_ln29_23_cast_reg_3889 <= sext_ln29_23_cast_fu_1310_p1;
        sext_ln29_24_cast_reg_3884 <= sext_ln29_24_cast_fu_1306_p1;
        sext_ln29_25_cast_reg_3879 <= sext_ln29_25_cast_fu_1302_p1;
        sext_ln29_26_cast_reg_3874 <= sext_ln29_26_cast_fu_1298_p1;
        sext_ln29_27_cast_reg_3869 <= sext_ln29_27_cast_fu_1294_p1;
        sext_ln29_28_cast_reg_3864 <= sext_ln29_28_cast_fu_1290_p1;
        sext_ln29_29_cast_reg_3859 <= sext_ln29_29_cast_fu_1286_p1;
        sext_ln29_2_cast_reg_3994 <= sext_ln29_2_cast_fu_1394_p1;
        sext_ln29_30_cast_reg_3854 <= sext_ln29_30_cast_fu_1282_p1;
        sext_ln29_31_cast_reg_3849 <= sext_ln29_31_cast_fu_1278_p1;
        sext_ln29_32_cast_reg_3844 <= sext_ln29_32_cast_fu_1274_p1;
        sext_ln29_33_cast_reg_3839 <= sext_ln29_33_cast_fu_1270_p1;
        sext_ln29_34_cast_reg_3834 <= sext_ln29_34_cast_fu_1266_p1;
        sext_ln29_35_cast_reg_3829 <= sext_ln29_35_cast_fu_1262_p1;
        sext_ln29_36_cast_reg_3824 <= sext_ln29_36_cast_fu_1258_p1;
        sext_ln29_3_cast_reg_3989 <= sext_ln29_3_cast_fu_1390_p1;
        sext_ln29_4_cast_reg_3984 <= sext_ln29_4_cast_fu_1386_p1;
        sext_ln29_5_cast_reg_3979 <= sext_ln29_5_cast_fu_1382_p1;
        sext_ln29_6_cast_reg_3974 <= sext_ln29_6_cast_fu_1378_p1;
        sext_ln29_7_cast_reg_3969 <= sext_ln29_7_cast_fu_1374_p1;
        sext_ln29_8_cast_reg_3964 <= sext_ln29_8_cast_fu_1370_p1;
        sext_ln29_9_cast_reg_3959 <= sext_ln29_9_cast_fu_1366_p1;
        sext_ln29_cast_reg_4004 <= sext_ln29_cast_fu_1402_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        r_load_reg_4273 <= r_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        reg_1182 <= A_q1;
        reg_1190 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2))) begin
        reg_1186 <= s_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state3))) begin
        reg_1199 <= s_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        reg_1208 <= grp_fu_1170_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        reg_1212 <= grp_fu_1178_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state4))) begin
        reg_1216 <= s_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        reg_1225 <= grp_fu_1174_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        s_load_17_reg_4526 <= s_q0;
        sext_ln29_52_reg_4514 <= sext_ln29_52_fu_2127_p1;
        sext_ln29_53_reg_4520 <= sext_ln29_53_fu_2132_p1;
        tmp_10_reg_4509 <= {{add_ln30_10_fu_2111_p2[47:16]}};
        trunc_ln29_5_reg_4504 <= {{add_ln29_5_fu_2064_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        s_load_19_reg_4563 <= s_q0;
        sext_ln29_54_reg_4551 <= sext_ln29_54_fu_2228_p1;
        sext_ln29_55_reg_4557 <= sext_ln29_55_fu_2233_p1;
        tmp_12_reg_4546 <= {{add_ln30_12_fu_2212_p2[47:16]}};
        trunc_ln29_6_reg_4541 <= {{add_ln29_6_fu_2165_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        s_load_21_reg_4600 <= s_q0;
        sext_ln29_56_reg_4588 <= sext_ln29_56_fu_2329_p1;
        sext_ln29_57_reg_4594 <= sext_ln29_57_fu_2334_p1;
        tmp_14_reg_4583 <= {{add_ln30_14_fu_2313_p2[47:16]}};
        trunc_ln29_7_reg_4578 <= {{add_ln29_7_fu_2266_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        s_load_23_reg_4637 <= s_q0;
        sext_ln29_58_reg_4625 <= sext_ln29_58_fu_2430_p1;
        sext_ln29_59_reg_4631 <= sext_ln29_59_fu_2435_p1;
        tmp_16_reg_4620 <= {{add_ln30_16_fu_2414_p2[47:16]}};
        trunc_ln29_8_reg_4615 <= {{add_ln29_8_fu_2367_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        s_load_25_reg_4674 <= s_q0;
        sext_ln29_60_reg_4662 <= sext_ln29_60_fu_2531_p1;
        sext_ln29_61_reg_4668 <= sext_ln29_61_fu_2536_p1;
        tmp_18_reg_4657 <= {{add_ln30_18_fu_2515_p2[47:16]}};
        trunc_ln29_9_reg_4652 <= {{add_ln29_9_fu_2468_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        s_load_27_reg_4711 <= s_q0;
        sext_ln29_62_reg_4699 <= sext_ln29_62_fu_2632_p1;
        sext_ln29_63_reg_4705 <= sext_ln29_63_fu_2637_p1;
        tmp_20_reg_4694 <= {{add_ln30_20_fu_2616_p2[47:16]}};
        trunc_ln29_s_reg_4689 <= {{add_ln29_10_fu_2569_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        s_load_29_reg_4748 <= s_q0;
        sext_ln29_64_reg_4736 <= sext_ln29_64_fu_2733_p1;
        sext_ln29_65_reg_4742 <= sext_ln29_65_fu_2738_p1;
        tmp_22_reg_4731 <= {{add_ln30_22_fu_2717_p2[47:16]}};
        trunc_ln29_10_reg_4726 <= {{add_ln29_11_fu_2670_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        s_load_31_reg_4785 <= s_q0;
        sext_ln29_66_reg_4773 <= sext_ln29_66_fu_2834_p1;
        sext_ln29_67_reg_4779 <= sext_ln29_67_fu_2839_p1;
        tmp_24_reg_4768 <= {{add_ln30_24_fu_2818_p2[47:16]}};
        trunc_ln29_11_reg_4763 <= {{add_ln29_12_fu_2771_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        s_load_33_reg_4822 <= s_q0;
        sext_ln29_68_reg_4810 <= sext_ln29_68_fu_2935_p1;
        sext_ln29_69_reg_4816 <= sext_ln29_69_fu_2940_p1;
        tmp_26_reg_4805 <= {{add_ln30_26_fu_2919_p2[47:16]}};
        trunc_ln29_12_reg_4800 <= {{add_ln29_13_fu_2872_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        s_load_35_reg_4859 <= s_q0;
        sext_ln29_70_reg_4847 <= sext_ln29_70_fu_3036_p1;
        sext_ln29_71_reg_4853 <= sext_ln29_71_fu_3041_p1;
        tmp_28_reg_4842 <= {{add_ln30_28_fu_3020_p2[47:16]}};
        trunc_ln29_13_reg_4837 <= {{add_ln29_14_fu_2973_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        s_load_37_reg_4886 <= s_q0;
        sext_ln29_72_reg_4874 <= sext_ln29_72_fu_3117_p1;
        sext_ln29_73_reg_4880 <= sext_ln29_73_fu_3122_p1;
        tmp_30_reg_4869 <= {{add_ln30_30_fu_3101_p2[47:16]}};
        trunc_ln29_14_reg_4864 <= {{add_ln29_15_fu_3054_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sext_ln29_37_reg_4288 <= sext_ln29_37_fu_1500_p1;
        sext_ln29_39_reg_4301 <= sext_ln29_39_fu_1510_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sext_ln29_40_reg_4322 <= sext_ln29_40_fu_1545_p1;
        sext_ln29_41_reg_4328 <= sext_ln29_41_fu_1550_p1;
        tmp_reg_4317 <= {{grp_fu_1174_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sext_ln29_42_reg_4354 <= sext_ln29_42_fu_1622_p1;
        sext_ln29_43_reg_4360 <= sext_ln29_43_fu_1627_p1;
        tmp_1_reg_4349 <= {{add_ln30_fu_1606_p2[47:16]}};
        trunc_ln_reg_4344 <= {{add_ln29_fu_1583_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sext_ln29_44_reg_4386 <= sext_ln29_44_fu_1723_p1;
        sext_ln29_45_reg_4392 <= sext_ln29_45_fu_1728_p1;
        tmp_3_reg_4381 <= {{add_ln30_2_fu_1707_p2[47:16]}};
        trunc_ln29_1_reg_4376 <= {{add_ln29_1_fu_1660_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sext_ln29_46_reg_4418 <= sext_ln29_46_fu_1824_p1;
        sext_ln29_47_reg_4424 <= sext_ln29_47_fu_1829_p1;
        tmp_5_reg_4413 <= {{add_ln30_4_fu_1808_p2[47:16]}};
        trunc_ln29_2_reg_4408 <= {{add_ln29_2_fu_1761_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sext_ln29_48_reg_4450 <= sext_ln29_48_fu_1925_p1;
        sext_ln29_49_reg_4456 <= sext_ln29_49_fu_1930_p1;
        tmp_7_reg_4445 <= {{add_ln30_6_fu_1909_p2[47:16]}};
        trunc_ln29_3_reg_4440 <= {{add_ln29_3_fu_1862_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sext_ln29_50_reg_4482 <= sext_ln29_50_fu_2026_p1;
        sext_ln29_51_reg_4488 <= sext_ln29_51_fu_2031_p1;
        tmp_9_reg_4477 <= {{add_ln30_8_fu_2010_p2[47:16]}};
        trunc_ln29_4_reg_4472 <= {{add_ln29_4_fu_1963_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        sext_ln29_74_reg_4901 <= sext_ln29_74_fu_3198_p1;
        tmp_32_reg_4896 <= {{add_ln30_32_fu_3182_p2[47:16]}};
        trunc_ln29_15_reg_4891 <= {{add_ln29_16_fu_3135_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        sext_ln29_75_reg_4992 <= sext_ln29_75_fu_3625_p1;
        trunc_ln29_28_reg_4977 <= {{add_ln29_29_fu_3562_p2[47:16]}};
        trunc_ln29_29_reg_4982 <= {{add_ln29_30_fu_3586_p2[47:16]}};
        trunc_ln29_30_reg_4987 <= {{add_ln29_31_fu_3609_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tmp_34_reg_4912 <= {{add_ln30_34_fu_3257_p2[47:16]}};
        trunc_ln29_16_reg_4907 <= {{add_ln29_17_fu_3210_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        tmp_35_reg_4927 <= {{add_ln30_35_fu_3327_p2[47:16]}};
        trunc_ln29_17_reg_4917 <= {{add_ln29_18_fu_3281_p2[47:16]}};
        trunc_ln29_18_reg_4922 <= {{add_ln29_19_fu_3304_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        trunc_ln29_19_reg_4932 <= {{add_ln29_20_fu_3351_p2[47:16]}};
        trunc_ln29_20_reg_4937 <= {{add_ln29_21_fu_3374_p2[47:16]}};
        trunc_ln29_21_reg_4942 <= {{add_ln29_22_fu_3398_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        trunc_ln29_22_reg_4947 <= {{add_ln29_23_fu_3421_p2[47:16]}};
        trunc_ln29_23_reg_4952 <= {{add_ln29_24_fu_3445_p2[47:16]}};
        trunc_ln29_24_reg_4957 <= {{add_ln29_25_fu_3468_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        trunc_ln29_25_reg_4962 <= {{add_ln29_26_fu_3492_p2[47:16]}};
        trunc_ln29_26_reg_4967 <= {{add_ln29_27_fu_3515_p2[47:16]}};
        trunc_ln29_27_reg_4972 <= {{add_ln29_28_fu_3539_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        trunc_ln29_31_reg_4998 <= {{add_ln29_32_fu_3638_p2[47:16]}};
        trunc_ln29_32_reg_5003 <= {{add_ln29_33_fu_3661_p2[47:16]}};
        trunc_ln29_33_reg_5008 <= {{add_ln29_34_fu_3685_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        trunc_ln29_34_reg_5013 <= {{add_ln29_35_fu_3708_p2[47:16]}};
        trunc_ln29_35_reg_5018 <= {{add_ln29_36_fu_3732_p2[47:16]}};
        trunc_ln29_36_reg_5023 <= {{add_ln29_37_fu_3755_p2[47:16]}};
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        A_address0 = zext_ln29_37_fu_2960_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        A_address0 = zext_ln29_35_fu_2859_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        A_address0 = zext_ln29_33_fu_2758_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        A_address0 = zext_ln29_31_fu_2657_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        A_address0 = zext_ln29_29_fu_2556_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        A_address0 = zext_ln29_27_fu_2455_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_address0 = zext_ln29_25_fu_2354_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_address0 = zext_ln29_23_fu_2253_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        A_address0 = zext_ln29_21_fu_2152_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        A_address0 = zext_ln29_19_fu_2051_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        A_address0 = zext_ln29_17_fu_1950_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        A_address0 = zext_ln29_15_fu_1849_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        A_address0 = zext_ln29_13_fu_1748_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        A_address0 = zext_ln29_11_fu_1647_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        A_address0 = zext_ln29_9_fu_1570_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        A_address0 = zext_ln29_7_fu_1530_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_address0 = zext_ln29_5_fu_1495_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_address0 = zext_ln29_3_fu_1475_p1;
    end else if (((icmp_ln24_fu_1427_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        A_address0 = zext_ln29_1_fu_1450_p1;
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        A_address1 = zext_ln29_36_fu_2950_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        A_address1 = zext_ln29_34_fu_2849_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        A_address1 = zext_ln29_32_fu_2748_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        A_address1 = zext_ln29_30_fu_2647_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        A_address1 = zext_ln29_28_fu_2546_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        A_address1 = zext_ln29_26_fu_2445_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_address1 = zext_ln29_24_fu_2344_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_address1 = zext_ln29_22_fu_2243_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        A_address1 = zext_ln29_20_fu_2142_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        A_address1 = zext_ln29_18_fu_2041_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        A_address1 = zext_ln29_16_fu_1940_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        A_address1 = zext_ln29_14_fu_1839_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        A_address1 = zext_ln29_12_fu_1738_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        A_address1 = zext_ln29_10_fu_1637_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        A_address1 = zext_ln29_8_fu_1560_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        A_address1 = zext_ln29_6_fu_1520_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_address1 = zext_ln29_4_fu_1485_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_address1 = zext_ln29_2_fu_1465_p1;
    end else if (((icmp_ln24_fu_1427_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        A_address1 = zext_ln29_fu_1422_p1;
    end else begin
        A_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((icmp_ln24_fu_1427_p2 == 1'd0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        A_ce0 = 1'b1;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((icmp_ln24_fu_1427_p2 == 1'd0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        A_ce1 = 1'b1;
    end else begin
        A_ce1 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start_int == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln24_fu_1427_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_i_1 = 6'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_284;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_phi_mul_load = 11'd0;
    end else begin
        ap_sig_allocacmp_phi_mul_load = phi_mul_fu_280;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_1170_p0 = p_load_37_cast_cast_reg_3819;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1170_p0 = sext_ln29_73_reg_4880;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_1170_p0 = sext_ln29_70_reg_4847;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_1170_p0 = sext_ln29_67_reg_4779;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_1170_p0 = sext_ln29_64_reg_4736;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_1170_p0 = sext_ln29_61_reg_4668;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_1170_p0 = sext_ln29_58_reg_4625;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1170_p0 = sext_ln29_56_reg_4588;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_1170_p0 = sext_ln29_55_reg_4557;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_1170_p0 = sext_ln29_54_reg_4551;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_1170_p0 = sext_ln29_53_reg_4520;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_1170_p0 = sext_ln29_52_reg_4514;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_1170_p0 = sext_ln29_51_reg_4488;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_1170_p0 = sext_ln29_50_reg_4482;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1170_p0 = sext_ln29_49_reg_4456;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_1170_p0 = sext_ln29_48_reg_4450;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_1170_p0 = sext_ln29_47_reg_4424;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_1170_p0 = sext_ln29_46_reg_4418;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1170_p0 = sext_ln29_45_reg_4392;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_1170_p0 = sext_ln29_44_reg_4386;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_1170_p0 = sext_ln29_43_reg_4360;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_1170_p0 = sext_ln29_42_reg_4354;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1170_p0 = sext_ln29_41_reg_4328;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1170_p0 = sext_ln29_40_reg_4322;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_1170_p0 = sext_ln29_39_reg_4301;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1170_p0 = sext_ln29_38_fu_1504_p1;
    end else begin
        grp_fu_1170_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_1170_p1 = sext_ln29_75_reg_4992;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_1170_p1 = sext_ln29_37_reg_4288;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1170_p1 = sext_ln29_37_fu_1500_p1;
    end else begin
        grp_fu_1170_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1174_p0 = sext_ln29_74_reg_4901;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_1174_p0 = sext_ln29_71_reg_4853;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_1174_p0 = sext_ln29_68_reg_4810;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_1174_p0 = sext_ln29_65_reg_4742;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_1174_p0 = sext_ln29_62_reg_4699;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_1174_p0 = sext_ln29_59_reg_4631;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1174_p0 = sext_ln29_57_reg_4594;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_1174_p0 = sext_ln29_34_cast_reg_3834;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_1174_p0 = sext_ln29_32_cast_reg_3844;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_1174_p0 = sext_ln29_30_cast_reg_3854;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_1174_p0 = sext_ln29_28_cast_reg_3864;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_1174_p0 = sext_ln29_26_cast_reg_3874;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_1174_p0 = sext_ln29_24_cast_reg_3884;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1174_p0 = sext_ln29_22_cast_reg_3894;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_1174_p0 = sext_ln29_20_cast_reg_3904;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_1174_p0 = sext_ln29_18_cast_reg_3914;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_1174_p0 = sext_ln29_16_cast_reg_3924;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1174_p0 = sext_ln29_14_cast_reg_3934;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_1174_p0 = sext_ln29_12_cast_reg_3944;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_1174_p0 = sext_ln29_10_cast_reg_3954;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_1174_p0 = sext_ln29_8_cast_reg_3964;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1174_p0 = sext_ln29_6_cast_reg_3974;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1174_p0 = sext_ln29_4_cast_reg_3984;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_1174_p0 = sext_ln29_2_cast_reg_3994;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1174_p0 = sext_ln29_cast_reg_4004;
    end else begin
        grp_fu_1174_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21))) begin
        grp_fu_1174_p1 = sext_ln29_37_reg_4288;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_1174_p1 = sext_ln29_72_fu_3117_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_1174_p1 = sext_ln29_70_fu_3036_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_1174_p1 = sext_ln29_68_fu_2935_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_1174_p1 = sext_ln29_66_fu_2834_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_1174_p1 = sext_ln29_64_fu_2733_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_1174_p1 = sext_ln29_62_fu_2632_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1174_p1 = sext_ln29_60_fu_2531_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_1174_p1 = sext_ln29_58_fu_2430_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_1174_p1 = sext_ln29_56_fu_2329_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_1174_p1 = sext_ln29_54_fu_2228_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1174_p1 = sext_ln29_52_fu_2127_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_1174_p1 = sext_ln29_50_fu_2026_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_1174_p1 = sext_ln29_48_fu_1925_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_1174_p1 = sext_ln29_46_fu_1824_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1174_p1 = sext_ln29_44_fu_1723_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1174_p1 = sext_ln29_42_fu_1622_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_1174_p1 = sext_ln29_40_fu_1545_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1174_p1 = sext_ln29_38_fu_1504_p1;
    end else begin
        grp_fu_1174_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1178_p0 = sext_ln29_75_fu_3625_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_1178_p0 = sext_ln29_72_reg_4874;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_1178_p0 = sext_ln29_69_reg_4816;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_1178_p0 = sext_ln29_66_reg_4773;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_1178_p0 = sext_ln29_63_reg_4705;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_1178_p0 = sext_ln29_60_reg_4662;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1178_p0 = sext_ln29_36_cast_reg_3824;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_1178_p0 = sext_ln29_35_cast_reg_3829;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_1178_p0 = sext_ln29_33_cast_reg_3839;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_1178_p0 = sext_ln29_31_cast_reg_3849;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_1178_p0 = sext_ln29_29_cast_reg_3859;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_1178_p0 = sext_ln29_27_cast_reg_3869;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_1178_p0 = sext_ln29_25_cast_reg_3879;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1178_p0 = sext_ln29_23_cast_reg_3889;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_1178_p0 = sext_ln29_21_cast_reg_3899;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_1178_p0 = sext_ln29_19_cast_reg_3909;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_1178_p0 = sext_ln29_17_cast_reg_3919;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1178_p0 = sext_ln29_15_cast_reg_3929;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_1178_p0 = sext_ln29_13_cast_reg_3939;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_1178_p0 = sext_ln29_11_cast_reg_3949;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_1178_p0 = sext_ln29_9_cast_reg_3959;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1178_p0 = sext_ln29_7_cast_reg_3969;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1178_p0 = sext_ln29_5_cast_reg_3979;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_1178_p0 = sext_ln29_3_cast_reg_3989;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1178_p0 = sext_ln29_1_cast_reg_3999;
    end else begin
        grp_fu_1178_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        grp_fu_1178_p1 = sext_ln29_37_reg_4288;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1178_p1 = sext_ln29_74_fu_3198_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_1178_p1 = sext_ln29_73_fu_3122_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_1178_p1 = sext_ln29_71_fu_3041_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_1178_p1 = sext_ln29_69_fu_2940_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_1178_p1 = sext_ln29_67_fu_2839_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_1178_p1 = sext_ln29_65_fu_2738_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_1178_p1 = sext_ln29_63_fu_2637_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1178_p1 = sext_ln29_61_fu_2536_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_1178_p1 = sext_ln29_59_fu_2435_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_1178_p1 = sext_ln29_57_fu_2334_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_1178_p1 = sext_ln29_55_fu_2233_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1178_p1 = sext_ln29_53_fu_2132_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_1178_p1 = sext_ln29_51_fu_2031_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_1178_p1 = sext_ln29_49_fu_1930_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_1178_p1 = sext_ln29_47_fu_1829_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1178_p1 = sext_ln29_45_fu_1728_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1178_p1 = sext_ln29_43_fu_1627_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_1178_p1 = sext_ln29_41_fu_1550_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1178_p1 = sext_ln29_39_fu_1510_p1;
    end else begin
        grp_fu_1178_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        q_ce0 = 1'b1;
    end else begin
        q_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        q_we0 = 1'b1;
    end else begin
        q_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        r_ce0 = 1'b1;
    end else begin
        r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        s_address0 = s_addr_36_reg_4230;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state19))) begin
        s_address0 = 64'd37;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state37))) begin
        s_address0 = 64'd35;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state36))) begin
        s_address0 = 64'd33;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state35))) begin
        s_address0 = 64'd31;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state34))) begin
        s_address0 = 64'd29;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state33))) begin
        s_address0 = 64'd27;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state32))) begin
        s_address0 = 64'd25;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state31))) begin
        s_address0 = 64'd23;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state11))) begin
        s_address0 = 64'd21;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state10))) begin
        s_address0 = 64'd19;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state9))) begin
        s_address0 = 64'd17;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state8))) begin
        s_address0 = 64'd15;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state7))) begin
        s_address0 = 64'd13;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state6))) begin
        s_address0 = 64'd11;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state5))) begin
        s_address0 = 64'd9;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state4))) begin
        s_address0 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state3))) begin
        s_address0 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state2))) begin
        s_address0 = 64'd3;
    end else if (((icmp_ln24_fu_1427_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        s_address0 = 64'd1;
    end else begin
        s_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        s_address1 = s_addr_37_reg_4235;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state19))) begin
        s_address1 = 64'd36;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state37))) begin
        s_address1 = 64'd34;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state36))) begin
        s_address1 = 64'd32;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state35))) begin
        s_address1 = 64'd30;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state34))) begin
        s_address1 = 64'd28;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state33))) begin
        s_address1 = 64'd26;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state32))) begin
        s_address1 = 64'd24;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state31))) begin
        s_address1 = 64'd22;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state11))) begin
        s_address1 = 64'd20;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state10))) begin
        s_address1 = 64'd18;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state9))) begin
        s_address1 = 64'd16;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state8))) begin
        s_address1 = 64'd14;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state7))) begin
        s_address1 = 64'd12;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state6))) begin
        s_address1 = 64'd10;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state5))) begin
        s_address1 = 64'd8;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state4))) begin
        s_address1 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state3))) begin
        s_address1 = 64'd4;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state2))) begin
        s_address1 = 64'd2;
    end else if (((icmp_ln24_fu_1427_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        s_address1 = 64'd0;
    end else begin
        s_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) 
    | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | ((icmp_ln24_fu_1427_p2 == 1'd0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        s_ce0 = 1'b1;
    end else begin
        s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) 
    | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | ((icmp_ln24_fu_1427_p2 == 1'd0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        s_ce1 = 1'b1;
    end else begin
        s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        s_d0 = trunc_ln29_36_reg_5023;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        s_d0 = trunc_ln29_34_reg_5013;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        s_d0 = trunc_ln29_32_reg_5003;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        s_d0 = trunc_ln29_30_reg_4987;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        s_d0 = trunc_ln29_28_reg_4977;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        s_d0 = trunc_ln29_26_reg_4967;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        s_d0 = trunc_ln29_24_reg_4957;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        s_d0 = trunc_ln29_22_reg_4947;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        s_d0 = trunc_ln29_20_reg_4937;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        s_d0 = trunc_ln29_18_reg_4922;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        s_d0 = trunc_ln29_16_reg_4907;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        s_d0 = trunc_ln29_14_reg_4864;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        s_d0 = trunc_ln29_12_reg_4800;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        s_d0 = trunc_ln29_10_reg_4726;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        s_d0 = trunc_ln29_9_reg_4652;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        s_d0 = trunc_ln29_7_reg_4578;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        s_d0 = trunc_ln29_5_reg_4504;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        s_d0 = trunc_ln29_3_reg_4440;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        s_d0 = trunc_ln29_1_reg_4376;
    end else begin
        s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        s_d1 = trunc_ln29_35_reg_5018;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        s_d1 = trunc_ln29_33_reg_5008;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        s_d1 = trunc_ln29_31_reg_4998;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        s_d1 = trunc_ln29_29_reg_4982;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        s_d1 = trunc_ln29_27_reg_4972;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        s_d1 = trunc_ln29_25_reg_4962;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        s_d1 = trunc_ln29_23_reg_4952;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        s_d1 = trunc_ln29_21_reg_4942;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        s_d1 = trunc_ln29_19_reg_4932;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        s_d1 = trunc_ln29_17_reg_4917;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        s_d1 = trunc_ln29_15_reg_4891;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        s_d1 = trunc_ln29_13_reg_4837;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        s_d1 = trunc_ln29_11_reg_4763;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        s_d1 = trunc_ln29_s_reg_4689;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        s_d1 = trunc_ln29_8_reg_4615;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        s_d1 = trunc_ln29_6_reg_4541;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        s_d1 = trunc_ln29_4_reg_4472;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        s_d1 = trunc_ln29_2_reg_4408;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        s_d1 = trunc_ln_reg_4344;
    end else begin
        s_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31))) begin
        s_we0 = 1'b1;
    end else begin
        s_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31))) begin
        s_we1 = 1'b1;
    end else begin
        s_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((icmp_ln24_fu_1427_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln24_fu_1433_p2 = (ap_sig_allocacmp_i_1 + 6'd1);

assign add_ln29_10_fu_2569_p2 = (shl_ln29_s_fu_2561_p3 + reg_1208);

assign add_ln29_11_fu_2670_p2 = (shl_ln29_10_fu_2662_p3 + reg_1208);

assign add_ln29_12_fu_2771_p2 = (shl_ln29_11_fu_2763_p3 + reg_1208);

assign add_ln29_13_fu_2872_p2 = (shl_ln29_12_fu_2864_p3 + reg_1208);

assign add_ln29_14_fu_2973_p2 = (shl_ln29_13_fu_2965_p3 + reg_1208);

assign add_ln29_15_fu_3054_p2 = (shl_ln29_14_fu_3046_p3 + reg_1208);

assign add_ln29_16_fu_3135_p2 = (shl_ln29_15_fu_3127_p3 + reg_1208);

assign add_ln29_17_fu_3210_p2 = (shl_ln29_16_fu_3203_p3 + reg_1208);

assign add_ln29_18_fu_3281_p2 = (shl_ln29_17_fu_3273_p3 + reg_1208);

assign add_ln29_19_fu_3304_p2 = (shl_ln29_18_fu_3297_p3 + reg_1225);

assign add_ln29_1_fu_1660_p2 = (shl_ln29_1_fu_1652_p3 + reg_1208);

assign add_ln29_20_fu_3351_p2 = (shl_ln29_19_fu_3343_p3 + reg_1208);

assign add_ln29_21_fu_3374_p2 = (shl_ln29_20_fu_3367_p3 + reg_1225);

assign add_ln29_22_fu_3398_p2 = (shl_ln29_21_fu_3390_p3 + reg_1212);

assign add_ln29_23_fu_3421_p2 = (shl_ln29_22_fu_3414_p3 + reg_1208);

assign add_ln29_24_fu_3445_p2 = (shl_ln29_23_fu_3437_p3 + reg_1225);

assign add_ln29_25_fu_3468_p2 = (shl_ln29_24_fu_3461_p3 + reg_1212);

assign add_ln29_26_fu_3492_p2 = (shl_ln29_25_fu_3484_p3 + reg_1208);

assign add_ln29_27_fu_3515_p2 = (shl_ln29_26_fu_3508_p3 + reg_1225);

assign add_ln29_28_fu_3539_p2 = (shl_ln29_27_fu_3531_p3 + reg_1212);

assign add_ln29_29_fu_3562_p2 = (shl_ln29_28_fu_3555_p3 + reg_1208);

assign add_ln29_2_fu_1761_p2 = (shl_ln29_2_fu_1753_p3 + reg_1208);

assign add_ln29_30_fu_3586_p2 = (shl_ln29_29_fu_3578_p3 + reg_1225);

assign add_ln29_31_fu_3609_p2 = (shl_ln29_30_fu_3602_p3 + reg_1212);

assign add_ln29_32_fu_3638_p2 = (shl_ln29_31_fu_3630_p3 + reg_1208);

assign add_ln29_33_fu_3661_p2 = (shl_ln29_32_fu_3654_p3 + reg_1225);

assign add_ln29_34_fu_3685_p2 = (shl_ln29_33_fu_3677_p3 + reg_1212);

assign add_ln29_35_fu_3708_p2 = (shl_ln29_34_fu_3701_p3 + reg_1208);

assign add_ln29_36_fu_3732_p2 = (shl_ln29_35_fu_3724_p3 + reg_1225);

assign add_ln29_37_fu_3755_p2 = (shl_ln29_36_fu_3748_p3 + reg_1212);

assign add_ln29_38_fu_1460_p2 = (phi_mul_load_reg_4009 + 11'd2);

assign add_ln29_39_fu_1470_p2 = (phi_mul_load_reg_4009 + 11'd3);

assign add_ln29_3_fu_1862_p2 = (shl_ln29_3_fu_1854_p3 + reg_1208);

assign add_ln29_40_fu_1480_p2 = (phi_mul_load_reg_4009 + 11'd4);

assign add_ln29_41_fu_1490_p2 = (phi_mul_load_reg_4009 + 11'd5);

assign add_ln29_42_fu_1515_p2 = (phi_mul_load_reg_4009 + 11'd6);

assign add_ln29_43_fu_1525_p2 = (phi_mul_load_reg_4009 + 11'd7);

assign add_ln29_44_fu_1555_p2 = (phi_mul_load_reg_4009 + 11'd8);

assign add_ln29_45_fu_1565_p2 = (phi_mul_load_reg_4009 + 11'd9);

assign add_ln29_46_fu_1632_p2 = (phi_mul_load_reg_4009 + 11'd10);

assign add_ln29_47_fu_1642_p2 = (phi_mul_load_reg_4009 + 11'd11);

assign add_ln29_48_fu_1733_p2 = (phi_mul_load_reg_4009 + 11'd12);

assign add_ln29_49_fu_1743_p2 = (phi_mul_load_reg_4009 + 11'd13);

assign add_ln29_4_fu_1963_p2 = (shl_ln29_4_fu_1955_p3 + reg_1208);

assign add_ln29_50_fu_1834_p2 = (phi_mul_load_reg_4009 + 11'd14);

assign add_ln29_51_fu_1844_p2 = (phi_mul_load_reg_4009 + 11'd15);

assign add_ln29_52_fu_1935_p2 = (phi_mul_load_reg_4009 + 11'd16);

assign add_ln29_53_fu_1945_p2 = (phi_mul_load_reg_4009 + 11'd17);

assign add_ln29_54_fu_2036_p2 = (phi_mul_load_reg_4009 + 11'd18);

assign add_ln29_55_fu_2046_p2 = (phi_mul_load_reg_4009 + 11'd19);

assign add_ln29_56_fu_2137_p2 = (phi_mul_load_reg_4009 + 11'd20);

assign add_ln29_57_fu_2147_p2 = (phi_mul_load_reg_4009 + 11'd21);

assign add_ln29_58_fu_2238_p2 = (phi_mul_load_reg_4009 + 11'd22);

assign add_ln29_59_fu_2248_p2 = (phi_mul_load_reg_4009 + 11'd23);

assign add_ln29_5_fu_2064_p2 = (shl_ln29_5_fu_2056_p3 + reg_1208);

assign add_ln29_60_fu_2339_p2 = (phi_mul_load_reg_4009 + 11'd24);

assign add_ln29_61_fu_2349_p2 = (phi_mul_load_reg_4009 + 11'd25);

assign add_ln29_62_fu_2440_p2 = (phi_mul_load_reg_4009 + 11'd26);

assign add_ln29_63_fu_2450_p2 = (phi_mul_load_reg_4009 + 11'd27);

assign add_ln29_64_fu_2541_p2 = (phi_mul_load_reg_4009 + 11'd28);

assign add_ln29_65_fu_2551_p2 = (phi_mul_load_reg_4009 + 11'd29);

assign add_ln29_66_fu_2642_p2 = (phi_mul_load_reg_4009 + 11'd30);

assign add_ln29_67_fu_2652_p2 = (phi_mul_load_reg_4009 + 11'd31);

assign add_ln29_68_fu_2743_p2 = (phi_mul_load_reg_4009 + 11'd32);

assign add_ln29_69_fu_2753_p2 = (phi_mul_load_reg_4009 + 11'd33);

assign add_ln29_6_fu_2165_p2 = (shl_ln29_6_fu_2157_p3 + reg_1208);

assign add_ln29_70_fu_2844_p2 = (phi_mul_load_reg_4009 + 11'd34);

assign add_ln29_71_fu_2854_p2 = (phi_mul_load_reg_4009 + 11'd35);

assign add_ln29_72_fu_2945_p2 = (phi_mul_load_reg_4009 + 11'd36);

assign add_ln29_73_fu_2955_p2 = (phi_mul_load_reg_4009 + 11'd37);

assign add_ln29_74_fu_3795_p2 = (phi_mul_load_reg_4009 + 11'd38);

assign add_ln29_7_fu_2266_p2 = (shl_ln29_7_fu_2258_p3 + reg_1208);

assign add_ln29_8_fu_2367_p2 = (shl_ln29_8_fu_2359_p3 + reg_1208);

assign add_ln29_9_fu_2468_p2 = (shl_ln29_9_fu_2460_p3 + reg_1208);

assign add_ln29_fu_1583_p2 = (shl_ln_fu_1575_p3 + reg_1208);

assign add_ln30_10_fu_2111_p2 = (shl_ln30_s_fu_2103_p3 + reg_1212);

assign add_ln30_11_fu_2188_p2 = (shl_ln30_10_fu_2181_p3 + reg_1225);

assign add_ln30_12_fu_2212_p2 = (shl_ln30_11_fu_2204_p3 + reg_1212);

assign add_ln30_13_fu_2289_p2 = (shl_ln30_12_fu_2282_p3 + reg_1225);

assign add_ln30_14_fu_2313_p2 = (shl_ln30_13_fu_2305_p3 + reg_1212);

assign add_ln30_15_fu_2390_p2 = (shl_ln30_14_fu_2383_p3 + reg_1225);

assign add_ln30_16_fu_2414_p2 = (shl_ln30_15_fu_2406_p3 + reg_1212);

assign add_ln30_17_fu_2491_p2 = (shl_ln30_16_fu_2484_p3 + reg_1225);

assign add_ln30_18_fu_2515_p2 = (shl_ln30_17_fu_2507_p3 + reg_1212);

assign add_ln30_19_fu_2592_p2 = (shl_ln30_18_fu_2585_p3 + reg_1225);

assign add_ln30_1_fu_1683_p2 = (shl_ln30_1_fu_1676_p3 + reg_1225);

assign add_ln30_20_fu_2616_p2 = (shl_ln30_19_fu_2608_p3 + reg_1212);

assign add_ln30_21_fu_2693_p2 = (shl_ln30_20_fu_2686_p3 + reg_1225);

assign add_ln30_22_fu_2717_p2 = (shl_ln30_21_fu_2709_p3 + reg_1212);

assign add_ln30_23_fu_2794_p2 = (shl_ln30_22_fu_2787_p3 + reg_1225);

assign add_ln30_24_fu_2818_p2 = (shl_ln30_23_fu_2810_p3 + reg_1212);

assign add_ln30_25_fu_2895_p2 = (shl_ln30_24_fu_2888_p3 + reg_1225);

assign add_ln30_26_fu_2919_p2 = (shl_ln30_25_fu_2911_p3 + reg_1212);

assign add_ln30_27_fu_2996_p2 = (shl_ln30_26_fu_2989_p3 + reg_1225);

assign add_ln30_28_fu_3020_p2 = (shl_ln30_27_fu_3012_p3 + reg_1212);

assign add_ln30_29_fu_3077_p2 = (shl_ln30_28_fu_3070_p3 + reg_1225);

assign add_ln30_2_fu_1707_p2 = (shl_ln30_2_fu_1699_p3 + reg_1212);

assign add_ln30_30_fu_3101_p2 = (shl_ln30_29_fu_3093_p3 + reg_1212);

assign add_ln30_31_fu_3158_p2 = (shl_ln30_30_fu_3151_p3 + reg_1225);

assign add_ln30_32_fu_3182_p2 = (shl_ln30_31_fu_3174_p3 + reg_1212);

assign add_ln30_33_fu_3233_p2 = (shl_ln30_32_fu_3226_p3 + reg_1225);

assign add_ln30_34_fu_3257_p2 = (shl_ln30_33_fu_3249_p3 + reg_1212);

assign add_ln30_35_fu_3327_p2 = (shl_ln30_34_fu_3320_p3 + reg_1212);

assign add_ln30_36_fu_3778_p2 = (shl_ln30_35_fu_3771_p3 + reg_1208);

assign add_ln30_3_fu_1784_p2 = (shl_ln30_3_fu_1777_p3 + reg_1225);

assign add_ln30_4_fu_1808_p2 = (shl_ln30_4_fu_1800_p3 + reg_1212);

assign add_ln30_5_fu_1885_p2 = (shl_ln30_5_fu_1878_p3 + reg_1225);

assign add_ln30_6_fu_1909_p2 = (shl_ln30_6_fu_1901_p3 + reg_1212);

assign add_ln30_7_fu_1986_p2 = (shl_ln30_7_fu_1979_p3 + reg_1225);

assign add_ln30_8_fu_2010_p2 = (shl_ln30_8_fu_2002_p3 + reg_1212);

assign add_ln30_9_fu_2087_p2 = (shl_ln30_9_fu_2080_p3 + reg_1225);

assign add_ln30_fu_1606_p2 = (shl_ln1_fu_1599_p3 + reg_1212);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_block_state20_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage25_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage26_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage27_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage28_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage29_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage30_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage31_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage32_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage33_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage34_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage35_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage36_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage37_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign i_1_cast_fu_1439_p1 = ap_sig_allocacmp_i_1;

assign icmp_ln24_fu_1427_p2 = ((ap_sig_allocacmp_i_1 == 6'd42) ? 1'b1 : 1'b0);

assign or_ln29_fu_1444_p2 = (ap_sig_allocacmp_phi_mul_load | 11'd1);

assign p_load_37_cast_cast_fu_1254_p1 = $signed(p_load_37_cast);

assign q_address0 = i_1_cast_reg_4243;

assign q_d0 = {{add_ln30_36_fu_3778_p2[47:16]}};

assign r_address0 = i_1_cast_fu_1439_p1;

assign s_addr_36_reg_4230 = 64'd1;

assign s_addr_37_reg_4235 = 64'd0;

assign sext_ln29_10_cast_fu_1362_p1 = $signed(sext_ln29_10);

assign sext_ln29_11_cast_fu_1358_p1 = $signed(sext_ln29_11);

assign sext_ln29_12_cast_fu_1354_p1 = $signed(sext_ln29_12);

assign sext_ln29_13_cast_fu_1350_p1 = $signed(sext_ln29_13);

assign sext_ln29_14_cast_fu_1346_p1 = $signed(sext_ln29_14);

assign sext_ln29_15_cast_fu_1342_p1 = $signed(sext_ln29_15);

assign sext_ln29_16_cast_fu_1338_p1 = $signed(sext_ln29_16);

assign sext_ln29_17_cast_fu_1334_p1 = $signed(sext_ln29_17);

assign sext_ln29_18_cast_fu_1330_p1 = $signed(sext_ln29_18);

assign sext_ln29_19_cast_fu_1326_p1 = $signed(sext_ln29_19);

assign sext_ln29_1_cast_fu_1398_p1 = $signed(sext_ln29_1);

assign sext_ln29_20_cast_fu_1322_p1 = $signed(sext_ln29_20);

assign sext_ln29_21_cast_fu_1318_p1 = $signed(sext_ln29_21);

assign sext_ln29_22_cast_fu_1314_p1 = $signed(sext_ln29_22);

assign sext_ln29_23_cast_fu_1310_p1 = $signed(sext_ln29_23);

assign sext_ln29_24_cast_fu_1306_p1 = $signed(sext_ln29_24);

assign sext_ln29_25_cast_fu_1302_p1 = $signed(sext_ln29_25);

assign sext_ln29_26_cast_fu_1298_p1 = $signed(sext_ln29_26);

assign sext_ln29_27_cast_fu_1294_p1 = $signed(sext_ln29_27);

assign sext_ln29_28_cast_fu_1290_p1 = $signed(sext_ln29_28);

assign sext_ln29_29_cast_fu_1286_p1 = $signed(sext_ln29_29);

assign sext_ln29_2_cast_fu_1394_p1 = $signed(sext_ln29_2);

assign sext_ln29_30_cast_fu_1282_p1 = $signed(sext_ln29_30);

assign sext_ln29_31_cast_fu_1278_p1 = $signed(sext_ln29_31);

assign sext_ln29_32_cast_fu_1274_p1 = $signed(sext_ln29_32);

assign sext_ln29_33_cast_fu_1270_p1 = $signed(sext_ln29_33);

assign sext_ln29_34_cast_fu_1266_p1 = $signed(sext_ln29_34);

assign sext_ln29_35_cast_fu_1262_p1 = $signed(sext_ln29_35);

assign sext_ln29_36_cast_fu_1258_p1 = $signed(sext_ln29_36);

assign sext_ln29_37_fu_1500_p1 = $signed(r_load_reg_4273);

assign sext_ln29_38_fu_1504_p1 = $signed(reg_1182);

assign sext_ln29_39_fu_1510_p1 = $signed(reg_1190);

assign sext_ln29_3_cast_fu_1390_p1 = $signed(sext_ln29_3);

assign sext_ln29_40_fu_1545_p1 = $signed(reg_1182);

assign sext_ln29_41_fu_1550_p1 = $signed(reg_1190);

assign sext_ln29_42_fu_1622_p1 = $signed(reg_1182);

assign sext_ln29_43_fu_1627_p1 = $signed(reg_1190);

assign sext_ln29_44_fu_1723_p1 = $signed(reg_1182);

assign sext_ln29_45_fu_1728_p1 = $signed(reg_1190);

assign sext_ln29_46_fu_1824_p1 = $signed(reg_1182);

assign sext_ln29_47_fu_1829_p1 = $signed(reg_1190);

assign sext_ln29_48_fu_1925_p1 = $signed(reg_1182);

assign sext_ln29_49_fu_1930_p1 = $signed(reg_1190);

assign sext_ln29_4_cast_fu_1386_p1 = $signed(sext_ln29_4);

assign sext_ln29_50_fu_2026_p1 = $signed(reg_1182);

assign sext_ln29_51_fu_2031_p1 = $signed(reg_1190);

assign sext_ln29_52_fu_2127_p1 = $signed(reg_1182);

assign sext_ln29_53_fu_2132_p1 = $signed(reg_1190);

assign sext_ln29_54_fu_2228_p1 = $signed(reg_1182);

assign sext_ln29_55_fu_2233_p1 = $signed(reg_1190);

assign sext_ln29_56_fu_2329_p1 = $signed(reg_1182);

assign sext_ln29_57_fu_2334_p1 = $signed(reg_1190);

assign sext_ln29_58_fu_2430_p1 = $signed(reg_1182);

assign sext_ln29_59_fu_2435_p1 = $signed(reg_1190);

assign sext_ln29_5_cast_fu_1382_p1 = $signed(sext_ln29_5);

assign sext_ln29_60_fu_2531_p1 = $signed(reg_1182);

assign sext_ln29_61_fu_2536_p1 = $signed(reg_1190);

assign sext_ln29_62_fu_2632_p1 = $signed(reg_1182);

assign sext_ln29_63_fu_2637_p1 = $signed(reg_1190);

assign sext_ln29_64_fu_2733_p1 = $signed(reg_1182);

assign sext_ln29_65_fu_2738_p1 = $signed(reg_1190);

assign sext_ln29_66_fu_2834_p1 = $signed(reg_1182);

assign sext_ln29_67_fu_2839_p1 = $signed(reg_1190);

assign sext_ln29_68_fu_2935_p1 = $signed(reg_1182);

assign sext_ln29_69_fu_2940_p1 = $signed(reg_1190);

assign sext_ln29_6_cast_fu_1378_p1 = $signed(sext_ln29_6);

assign sext_ln29_70_fu_3036_p1 = $signed(reg_1182);

assign sext_ln29_71_fu_3041_p1 = $signed(reg_1190);

assign sext_ln29_72_fu_3117_p1 = $signed(reg_1182);

assign sext_ln29_73_fu_3122_p1 = $signed(reg_1190);

assign sext_ln29_74_fu_3198_p1 = $signed(reg_1182);

assign sext_ln29_75_fu_3625_p1 = $signed(reg_1190);

assign sext_ln29_7_cast_fu_1374_p1 = $signed(sext_ln29_7);

assign sext_ln29_8_cast_fu_1370_p1 = $signed(sext_ln29_8);

assign sext_ln29_9_cast_fu_1366_p1 = $signed(sext_ln29_9);

assign sext_ln29_cast_fu_1402_p1 = $signed(sext_ln29);

assign shl_ln1_fu_1599_p3 = {{tmp_reg_4317}, {16'd0}};

assign shl_ln29_10_fu_2662_p3 = {{reg_1239}, {16'd0}};

assign shl_ln29_11_fu_2763_p3 = {{reg_1203}, {16'd0}};

assign shl_ln29_12_fu_2864_p3 = {{reg_1244}, {16'd0}};

assign shl_ln29_13_fu_2965_p3 = {{reg_1216}, {16'd0}};

assign shl_ln29_14_fu_3046_p3 = {{reg_1249}, {16'd0}};

assign shl_ln29_15_fu_3127_p3 = {{reg_1220}, {16'd0}};

assign shl_ln29_16_fu_3203_p3 = {{s_load_17_reg_4526}, {16'd0}};

assign shl_ln29_17_fu_3273_p3 = {{reg_1186}, {16'd0}};

assign shl_ln29_18_fu_3297_p3 = {{s_load_19_reg_4563}, {16'd0}};

assign shl_ln29_19_fu_3343_p3 = {{reg_1229}, {16'd0}};

assign shl_ln29_1_fu_1652_p3 = {{reg_1194}, {16'd0}};

assign shl_ln29_20_fu_3367_p3 = {{s_load_21_reg_4600}, {16'd0}};

assign shl_ln29_21_fu_3390_p3 = {{reg_1194}, {16'd0}};

assign shl_ln29_22_fu_3414_p3 = {{s_load_23_reg_4637}, {16'd0}};

assign shl_ln29_23_fu_3437_p3 = {{reg_1234}, {16'd0}};

assign shl_ln29_24_fu_3461_p3 = {{s_load_25_reg_4674}, {16'd0}};

assign shl_ln29_25_fu_3484_p3 = {{reg_1199}, {16'd0}};

assign shl_ln29_26_fu_3508_p3 = {{s_load_27_reg_4711}, {16'd0}};

assign shl_ln29_27_fu_3531_p3 = {{reg_1239}, {16'd0}};

assign shl_ln29_28_fu_3555_p3 = {{s_load_29_reg_4748}, {16'd0}};

assign shl_ln29_29_fu_3578_p3 = {{reg_1203}, {16'd0}};

assign shl_ln29_2_fu_1753_p3 = {{reg_1199}, {16'd0}};

assign shl_ln29_30_fu_3602_p3 = {{s_load_31_reg_4785}, {16'd0}};

assign shl_ln29_31_fu_3630_p3 = {{reg_1244}, {16'd0}};

assign shl_ln29_32_fu_3654_p3 = {{s_load_33_reg_4822}, {16'd0}};

assign shl_ln29_33_fu_3677_p3 = {{reg_1216}, {16'd0}};

assign shl_ln29_34_fu_3701_p3 = {{s_load_35_reg_4859}, {16'd0}};

assign shl_ln29_35_fu_3724_p3 = {{reg_1249}, {16'd0}};

assign shl_ln29_36_fu_3748_p3 = {{s_load_37_reg_4886}, {16'd0}};

assign shl_ln29_3_fu_1854_p3 = {{reg_1203}, {16'd0}};

assign shl_ln29_4_fu_1955_p3 = {{reg_1216}, {16'd0}};

assign shl_ln29_5_fu_2056_p3 = {{reg_1220}, {16'd0}};

assign shl_ln29_6_fu_2157_p3 = {{reg_1186}, {16'd0}};

assign shl_ln29_7_fu_2258_p3 = {{reg_1229}, {16'd0}};

assign shl_ln29_8_fu_2359_p3 = {{reg_1194}, {16'd0}};

assign shl_ln29_9_fu_2460_p3 = {{reg_1234}, {16'd0}};

assign shl_ln29_s_fu_2561_p3 = {{reg_1199}, {16'd0}};

assign shl_ln30_10_fu_2181_p3 = {{tmp_10_reg_4509}, {16'd0}};

assign shl_ln30_11_fu_2204_p3 = {{tmp_11_fu_2194_p4}, {16'd0}};

assign shl_ln30_12_fu_2282_p3 = {{tmp_12_reg_4546}, {16'd0}};

assign shl_ln30_13_fu_2305_p3 = {{tmp_13_fu_2295_p4}, {16'd0}};

assign shl_ln30_14_fu_2383_p3 = {{tmp_14_reg_4583}, {16'd0}};

assign shl_ln30_15_fu_2406_p3 = {{tmp_15_fu_2396_p4}, {16'd0}};

assign shl_ln30_16_fu_2484_p3 = {{tmp_16_reg_4620}, {16'd0}};

assign shl_ln30_17_fu_2507_p3 = {{tmp_17_fu_2497_p4}, {16'd0}};

assign shl_ln30_18_fu_2585_p3 = {{tmp_18_reg_4657}, {16'd0}};

assign shl_ln30_19_fu_2608_p3 = {{tmp_19_fu_2598_p4}, {16'd0}};

assign shl_ln30_1_fu_1676_p3 = {{tmp_1_reg_4349}, {16'd0}};

assign shl_ln30_20_fu_2686_p3 = {{tmp_20_reg_4694}, {16'd0}};

assign shl_ln30_21_fu_2709_p3 = {{tmp_21_fu_2699_p4}, {16'd0}};

assign shl_ln30_22_fu_2787_p3 = {{tmp_22_reg_4731}, {16'd0}};

assign shl_ln30_23_fu_2810_p3 = {{tmp_23_fu_2800_p4}, {16'd0}};

assign shl_ln30_24_fu_2888_p3 = {{tmp_24_reg_4768}, {16'd0}};

assign shl_ln30_25_fu_2911_p3 = {{tmp_25_fu_2901_p4}, {16'd0}};

assign shl_ln30_26_fu_2989_p3 = {{tmp_26_reg_4805}, {16'd0}};

assign shl_ln30_27_fu_3012_p3 = {{tmp_27_fu_3002_p4}, {16'd0}};

assign shl_ln30_28_fu_3070_p3 = {{tmp_28_reg_4842}, {16'd0}};

assign shl_ln30_29_fu_3093_p3 = {{tmp_29_fu_3083_p4}, {16'd0}};

assign shl_ln30_2_fu_1699_p3 = {{tmp_2_fu_1689_p4}, {16'd0}};

assign shl_ln30_30_fu_3151_p3 = {{tmp_30_reg_4869}, {16'd0}};

assign shl_ln30_31_fu_3174_p3 = {{tmp_31_fu_3164_p4}, {16'd0}};

assign shl_ln30_32_fu_3226_p3 = {{tmp_32_reg_4896}, {16'd0}};

assign shl_ln30_33_fu_3249_p3 = {{tmp_33_fu_3239_p4}, {16'd0}};

assign shl_ln30_34_fu_3320_p3 = {{tmp_34_reg_4912}, {16'd0}};

assign shl_ln30_35_fu_3771_p3 = {{tmp_35_reg_4927}, {16'd0}};

assign shl_ln30_3_fu_1777_p3 = {{tmp_3_reg_4381}, {16'd0}};

assign shl_ln30_4_fu_1800_p3 = {{tmp_4_fu_1790_p4}, {16'd0}};

assign shl_ln30_5_fu_1878_p3 = {{tmp_5_reg_4413}, {16'd0}};

assign shl_ln30_6_fu_1901_p3 = {{tmp_6_fu_1891_p4}, {16'd0}};

assign shl_ln30_7_fu_1979_p3 = {{tmp_7_reg_4445}, {16'd0}};

assign shl_ln30_8_fu_2002_p3 = {{tmp_8_fu_1992_p4}, {16'd0}};

assign shl_ln30_9_fu_2080_p3 = {{tmp_9_reg_4477}, {16'd0}};

assign shl_ln30_s_fu_2103_p3 = {{tmp_s_fu_2093_p4}, {16'd0}};

assign shl_ln_fu_1575_p3 = {{reg_1186}, {16'd0}};

assign tmp_11_fu_2194_p4 = {{add_ln30_11_fu_2188_p2[47:16]}};

assign tmp_13_fu_2295_p4 = {{add_ln30_13_fu_2289_p2[47:16]}};

assign tmp_15_fu_2396_p4 = {{add_ln30_15_fu_2390_p2[47:16]}};

assign tmp_17_fu_2497_p4 = {{add_ln30_17_fu_2491_p2[47:16]}};

assign tmp_19_fu_2598_p4 = {{add_ln30_19_fu_2592_p2[47:16]}};

assign tmp_21_fu_2699_p4 = {{add_ln30_21_fu_2693_p2[47:16]}};

assign tmp_23_fu_2800_p4 = {{add_ln30_23_fu_2794_p2[47:16]}};

assign tmp_25_fu_2901_p4 = {{add_ln30_25_fu_2895_p2[47:16]}};

assign tmp_27_fu_3002_p4 = {{add_ln30_27_fu_2996_p2[47:16]}};

assign tmp_29_fu_3083_p4 = {{add_ln30_29_fu_3077_p2[47:16]}};

assign tmp_2_fu_1689_p4 = {{add_ln30_1_fu_1683_p2[47:16]}};

assign tmp_31_fu_3164_p4 = {{add_ln30_31_fu_3158_p2[47:16]}};

assign tmp_33_fu_3239_p4 = {{add_ln30_33_fu_3233_p2[47:16]}};

assign tmp_4_fu_1790_p4 = {{add_ln30_3_fu_1784_p2[47:16]}};

assign tmp_6_fu_1891_p4 = {{add_ln30_5_fu_1885_p2[47:16]}};

assign tmp_8_fu_1992_p4 = {{add_ln30_7_fu_1986_p2[47:16]}};

assign tmp_s_fu_2093_p4 = {{add_ln30_9_fu_2087_p2[47:16]}};

assign zext_ln29_10_fu_1637_p1 = add_ln29_46_fu_1632_p2;

assign zext_ln29_11_fu_1647_p1 = add_ln29_47_fu_1642_p2;

assign zext_ln29_12_fu_1738_p1 = add_ln29_48_fu_1733_p2;

assign zext_ln29_13_fu_1748_p1 = add_ln29_49_fu_1743_p2;

assign zext_ln29_14_fu_1839_p1 = add_ln29_50_fu_1834_p2;

assign zext_ln29_15_fu_1849_p1 = add_ln29_51_fu_1844_p2;

assign zext_ln29_16_fu_1940_p1 = add_ln29_52_fu_1935_p2;

assign zext_ln29_17_fu_1950_p1 = add_ln29_53_fu_1945_p2;

assign zext_ln29_18_fu_2041_p1 = add_ln29_54_fu_2036_p2;

assign zext_ln29_19_fu_2051_p1 = add_ln29_55_fu_2046_p2;

assign zext_ln29_1_fu_1450_p1 = or_ln29_fu_1444_p2;

assign zext_ln29_20_fu_2142_p1 = add_ln29_56_fu_2137_p2;

assign zext_ln29_21_fu_2152_p1 = add_ln29_57_fu_2147_p2;

assign zext_ln29_22_fu_2243_p1 = add_ln29_58_fu_2238_p2;

assign zext_ln29_23_fu_2253_p1 = add_ln29_59_fu_2248_p2;

assign zext_ln29_24_fu_2344_p1 = add_ln29_60_fu_2339_p2;

assign zext_ln29_25_fu_2354_p1 = add_ln29_61_fu_2349_p2;

assign zext_ln29_26_fu_2445_p1 = add_ln29_62_fu_2440_p2;

assign zext_ln29_27_fu_2455_p1 = add_ln29_63_fu_2450_p2;

assign zext_ln29_28_fu_2546_p1 = add_ln29_64_fu_2541_p2;

assign zext_ln29_29_fu_2556_p1 = add_ln29_65_fu_2551_p2;

assign zext_ln29_2_fu_1465_p1 = add_ln29_38_fu_1460_p2;

assign zext_ln29_30_fu_2647_p1 = add_ln29_66_fu_2642_p2;

assign zext_ln29_31_fu_2657_p1 = add_ln29_67_fu_2652_p2;

assign zext_ln29_32_fu_2748_p1 = add_ln29_68_fu_2743_p2;

assign zext_ln29_33_fu_2758_p1 = add_ln29_69_fu_2753_p2;

assign zext_ln29_34_fu_2849_p1 = add_ln29_70_fu_2844_p2;

assign zext_ln29_35_fu_2859_p1 = add_ln29_71_fu_2854_p2;

assign zext_ln29_36_fu_2950_p1 = add_ln29_72_fu_2945_p2;

assign zext_ln29_37_fu_2960_p1 = add_ln29_73_fu_2955_p2;

assign zext_ln29_3_fu_1475_p1 = add_ln29_39_fu_1470_p2;

assign zext_ln29_4_fu_1485_p1 = add_ln29_40_fu_1480_p2;

assign zext_ln29_5_fu_1495_p1 = add_ln29_41_fu_1490_p2;

assign zext_ln29_6_fu_1520_p1 = add_ln29_42_fu_1515_p2;

assign zext_ln29_7_fu_1530_p1 = add_ln29_43_fu_1525_p2;

assign zext_ln29_8_fu_1560_p1 = add_ln29_44_fu_1555_p2;

assign zext_ln29_9_fu_1570_p1 = add_ln29_45_fu_1565_p2;

assign zext_ln29_fu_1422_p1 = ap_sig_allocacmp_phi_mul_load;

always @ (posedge ap_clk) begin
    i_1_cast_reg_4243[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //kernel_bicg_kernel_bicg_Pipeline_VITIS_LOOP_24_2
