// Seed: 3762122801
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    output tri0 id_2
);
  wire id_4;
  always begin
    assume #1  (1);
    else;
  end
  logic [7:0] id_5;
  tri1 id_6;
  for (id_7 = 1; id_5[1]; id_6++) begin
    wire id_8;
  end
  wire id_9;
  assign id_6 = id_6;
  id_10(
      .id_0(1), .id_1(1), .id_2(1)
  );
endmodule
module module_1 (
    input  tri1 id_0,
    output tri0 id_1,
    input  tri0 id_2,
    input  tri0 id_3
);
  always begin
    if ($display(1'b0, id_3, 1 !=? 1, id_3 >= id_2)) begin
      $display(1);
    end
  end
  wire id_5;
  module_0(
      id_3, id_1, id_1
  );
  wire id_6;
  assign id_1 = 1'b0 || 1 - (1'b0);
endmodule
