

================================================================
== Vivado HLS Report for 'filter11x11_strm_ent'
================================================================
* Date:           Fri May 24 09:06:11 2019

* Version:        2019.2.0 (Build 2549865 on Wed May 22 09:55:03 MDT 2019)
* Project:        proj_2D_convolution_with_linebuffer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     2.914|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     54|    -|
|Register         |        -|      -|       3|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       3|     56|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_done            |   9|          2|    1|          2|
    |height_out2_blk_n  |   9|          2|    1|          2|
    |height_out_blk_n   |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    |width_out1_blk_n   |   9|          2|    1|          2|
    |width_out_blk_n    |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  54|         12|    6|         12|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------+-----+-----+------------+----------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | filter11x11_strm.ent | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | filter11x11_strm.ent | return value |
|ap_start            |  in |    1| ap_ctrl_hs | filter11x11_strm.ent | return value |
|start_full_n        |  in |    1| ap_ctrl_hs | filter11x11_strm.ent | return value |
|ap_done             | out |    1| ap_ctrl_hs | filter11x11_strm.ent | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | filter11x11_strm.ent | return value |
|ap_idle             | out |    1| ap_ctrl_hs | filter11x11_strm.ent | return value |
|ap_ready            | out |    1| ap_ctrl_hs | filter11x11_strm.ent | return value |
|start_out           | out |    1| ap_ctrl_hs | filter11x11_strm.ent | return value |
|start_write         | out |    1| ap_ctrl_hs | filter11x11_strm.ent | return value |
|width               |  in |   32|   ap_none  |         width        |    scalar    |
|height              |  in |   32|   ap_none  |        height        |    scalar    |
|width_out_din       | out |   32|   ap_fifo  |       width_out      |    pointer   |
|width_out_full_n    |  in |    1|   ap_fifo  |       width_out      |    pointer   |
|width_out_write     | out |    1|   ap_fifo  |       width_out      |    pointer   |
|width_out1_din      | out |   32|   ap_fifo  |      width_out1      |    pointer   |
|width_out1_full_n   |  in |    1|   ap_fifo  |      width_out1      |    pointer   |
|width_out1_write    | out |    1|   ap_fifo  |      width_out1      |    pointer   |
|height_out_din      | out |   32|   ap_fifo  |      height_out      |    pointer   |
|height_out_full_n   |  in |    1|   ap_fifo  |      height_out      |    pointer   |
|height_out_write    | out |    1|   ap_fifo  |      height_out      |    pointer   |
|height_out2_din     | out |   32|   ap_fifo  |      height_out2     |    pointer   |
|height_out2_full_n  |  in |    1|   ap_fifo  |      height_out2     |    pointer   |
|height_out2_write   | out |    1|   ap_fifo  |      height_out2     |    pointer   |
+--------------------+-----+-----+------------+----------------------+--------------+

