{
  "design": {
    "design_info": {
      "boundary_crc": "0xA4A2F04436BEFF1A",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../lab1.gen/sources_1/bd/mem",
      "name": "mem",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "blk_mem_gen_0": ""
    },
    "interface_ports": {
      "BRAM_PORTA_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        },
        "port_maps": {
          "ADDR": {
            "physical_name": "BRAM_PORTA_0_addr",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "CLK": {
            "physical_name": "BRAM_PORTA_0_clk",
            "direction": "I"
          },
          "DIN": {
            "physical_name": "BRAM_PORTA_0_din",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "DOUT": {
            "physical_name": "BRAM_PORTA_0_dout",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "WE": {
            "physical_name": "BRAM_PORTA_0_we",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "BRAM_PORTB_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        },
        "port_maps": {
          "ADDR": {
            "physical_name": "BRAM_PORTB_0_addr",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "CLK": {
            "physical_name": "BRAM_PORTB_0_clk",
            "direction": "I"
          },
          "DIN": {
            "physical_name": "BRAM_PORTB_0_din",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "DOUT": {
            "physical_name": "BRAM_PORTB_0_dout",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "WE": {
            "physical_name": "BRAM_PORTB_0_we",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "8",
        "xci_name": "mem_blk_mem_gen_0_0",
        "xci_path": "ip\\mem_blk_mem_gen_0_0\\mem_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../scs_src_2024/cpu_src/other/mem_init_start.coe"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "16"
          },
          "Write_Width_A": {
            "value": "8"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      }
    },
    "interface_nets": {
      "BRAM_PORTA_0_1": {
        "interface_ports": [
          "BRAM_PORTA_0",
          "blk_mem_gen_0/BRAM_PORTA"
        ]
      },
      "BRAM_PORTB_0_1": {
        "interface_ports": [
          "BRAM_PORTB_0",
          "blk_mem_gen_0/BRAM_PORTB"
        ]
      }
    }
  }
}