# compile vhdl design source files
vhdl work  \
"../../../../../SRC/I2S_constants.vhd" \
"../../../../../class_d_amplifier.srcs/sources_1/new/CLK_MGR.vhd" \
"../../../../../SRC/I2S_master.vhd" \
"../../../../../class_d_amplifier.srcs/sources_1/new/PWM_output.vhd" \
"../../../../../class_d_amplifier.srcs/sim_1/new/simulation.v" \

# Do not sort compile order
nosort
