# RISCV_single_cycle
Use verilog language to design 32 bit single cycle cpu based on 32 instructions of risc-v structure.
