# compile vhdl design source files
vhdl xil_defaultlib  "../../../problem2_behavorial.srcs/sources_1/imports/new/prob2_behavorial.vhd"
vhdl xil_defaultlib  "../../../problem2_behavorial.srcs/sim_1/new/prob02_behavorial_tb.vhd"

# Do not sort compile order
nosort
