{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 465, "design__inferred_latch__count": 0, "design__instance__count": 1654, "design__instance__area": 15235.9, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 12, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.001328607671894133, "power__switching__total": 0.0006036059930920601, "power__leakage__total": 1.3904093876249135e-08, "power__total": 0.0019322275184094906, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.633449644001426, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 1.9737416704127444, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3214643642268812, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.5909412015877522, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.321464, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.462907, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 7, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 12, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 1.4659875950337058, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 3.6426711567047647, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.5492806365219642, "timing__setup__ws__corner:nom_ss_100C_1v60": -4.055662587226062, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -74.37730641900995, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -4.055662587226062, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.899746, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 29, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.938338, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 12, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.31317996304955625, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 1.3508035072834519, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11253631678394138, "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.8749777816610913, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.112536, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.717594, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 16, "design__max_fanout_violation__count": 12, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 1.4835659787243516, "clock__skew__worst_setup": 1.335213755130757, "timing__hold__ws": 0.10979356623518588, "timing__setup__ws": -4.297406996337041, "timing__hold__tns": 0, "timing__setup__tns": -80.62507334411063, "timing__hold__wns": 0, "timing__setup__wns": -4.297406996337041, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.109794, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 91, "timing__setup_r2r__ws": 2.839593, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 151.5 162.22", "design__core__bbox": "5.52 10.88 145.82 149.6", "design__io": 213, "design__die__area": 24576.3, "design__core__area": 19462.4, "design__instance__count__stdcell": 1919, "design__instance__area__stdcell": 15567.4, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.799871, "design__instance__utilization__stdcell": 0.799871, "design__rows": 51, "design__rows:unithd": 51, "design__sites": 15555, "design__sites:unithd": 15555, "design__instance__count__class:buffer": 257, "design__instance__area__class:buffer": 1111.07, "design__instance__count__class:inverter": 38, "design__instance__area__class:inverter": 150.144, "design__instance__count__class:sequential_cell": 190, "design__instance__area__class:sequential_cell": 4501.82, "design__instance__count__class:multi_input_combinational_cell": 829, "design__instance__area__class:multi_input_combinational_cell": 7076.79, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 211, "design__io__hpwl": 8757703, "design__instance__count__class:timing_repair_buffer": 308, "design__instance__area__class:timing_repair_buffer": 1995.66, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 34662.2, "design__violations": 0, "design__instance__count__class:clock_buffer": 19, "design__instance__area__class:clock_buffer": 272.762, "design__instance__count__class:clock_inverter": 13, "design__instance__area__class:clock_inverter": 127.622, "design__instance__count__setup_buffer": 44, "design__instance__count__hold_buffer": 45, "antenna__violating__nets": 2, "antenna__violating__pins": 2, "route__antenna_violation__count": 2, "antenna_diodes_count": 0, "route__net": 1746, "route__net__special": 2, "route__drc_errors__iter:0": 811, "route__wirelength__iter:0": 40586, "route__drc_errors__iter:1": 480, "route__wirelength__iter:1": 40106, "route__drc_errors__iter:2": 423, "route__wirelength__iter:2": 40020, "route__drc_errors__iter:3": 42, "route__wirelength__iter:3": 39963, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 39971, "route__drc_errors": 0, "route__wirelength": 39971, "route__vias": 11452, "route__vias__singlecut": 11452, "route__vias__multicut": 0, "design__disconnected_pin__count": 20, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 291.08, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 12, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.6217320168012276, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 1.9534927561831374, "timing__hold__ws__corner:min_tt_025C_1v80": 0.31734704651246187, "timing__setup__ws__corner:min_tt_025C_1v80": 1.7188206899836453, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.317347, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.521659, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 4, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 12, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 1.4451766858931394, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 3.6080268682861343, "timing__hold__ws__corner:min_ss_100C_1v60": 0.5593847765548424, "timing__setup__ws__corner:min_ss_100C_1v60": -3.830539549531436, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -68.72947205896084, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -3.830539549531436, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.893315, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 28, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 3.043718, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 12, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.3053940797799627, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 1.335213755130757, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10979356623518588, "timing__setup__ws__corner:min_ff_n40C_1v95": 3.9617705792888556, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.109794, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.755544, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 12, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.6433631587355847, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 1.9949154004480194, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3243229665515328, "timing__setup__ws__corner:max_tt_025C_1v80": 1.451635297499256, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.324323, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.410014, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 16, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 12, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 1.4835659787243516, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 3.6802613109802502, "timing__hold__ws__corner:max_ss_100C_1v60": 0.5382607845124772, "timing__setup__ws__corner:max_ss_100C_1v60": -4.297406996337041, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -80.62507334411063, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -4.297406996337041, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.90444, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 34, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.839593, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 12, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.3198843780402765, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 1.3658002893019239, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11453238681636767, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.779030972891795, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.114532, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.680296, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 38, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79856, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79965, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.0014363, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00137096, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000332571, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00137096, "design_powergrid__voltage__worst": 0.00137096, "design_powergrid__voltage__worst__net:VPWR": 1.79856, "design_powergrid__drop__worst": 0.0014363, "design_powergrid__drop__worst__net:VPWR": 0.0014363, "design_powergrid__voltage__worst__net:VGND": 0.00137096, "design_powergrid__drop__worst__net:VGND": 0.00137096, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.00035, "ir__drop__worst": 0.00144, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}