// Seed: 1816903834
module module_0 ();
  logic [-1 : -1] id_1 = 1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_2;
  assign id_2 = id_1;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input wor id_2,
    input wand id_3,
    output supply1 id_4,
    input wand id_5
);
  assign id_4 = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout tri0 id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = -1'b0;
endmodule
