
---------- Begin Simulation Statistics ----------
simSeconds                                   0.055966                       # Number of seconds simulated (Second)
simTicks                                  55965591000                       # Number of ticks simulated (Tick)
finalTick                                 55965591000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    355.52                       # Real time elapsed on the host (Second)
hostTickRate                                157419612                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9639676                       # Number of bytes of host memory used (Byte)
simInsts                                     46698355                       # Number of instructions simulated (Count)
simOps                                       83201955                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   131353                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     234030                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          422262                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.066243                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.646987                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      417981     98.99%     98.99% |        4058      0.96%     99.95% |         142      0.03%     99.98% |          10      0.00%     99.98% |          51      0.01%    100.00% |           5      0.00%    100.00% |          15      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            422262                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     27809743                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.392175                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.266835                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.760220                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    19826965     71.30%     71.30% |     7370506     26.50%     97.80% |      559005      2.01%     99.81% |       22542      0.08%     99.89% |       11949      0.04%     99.93% |       12731      0.05%     99.98% |        2997      0.01%     99.99% |        1722      0.01%    100.00% |        1326      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     27809743                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     28099957                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.332458                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.035499                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       4.618374                       (Unspecified)
system.caches.m_latencyHistSeqr          |    28062612     99.87%     99.87% |       31636      0.11%     99.98% |        4137      0.01%     99.99% |         840      0.00%    100.00% |         479      0.00%    100.00% |         206      0.00%    100.00% |          14      0.00%    100.00% |          25      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       28099957                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     27888570                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.014964                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.007757                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.526395                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    27888201    100.00%    100.00% |         293      0.00%    100.00% |          57      0.00%    100.00% |           5      0.00%    100.00% |          12      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     27888570                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples       211387                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    43.219838                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    37.250736                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    32.108229                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |      174411     82.51%     82.51% |       31343     14.83%     97.34% |        4080      1.93%     99.27% |         835      0.40%     99.66% |         467      0.22%     99.88% |         205      0.10%     99.98% |          14      0.01%     99.98% |          24      0.01%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total       211387                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       211387                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.012839                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.259995                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      210746     99.70%     99.70% |           0      0.00%     99.70% |         256      0.12%     99.82% |           0      0.00%     99.82% |         119      0.06%     99.87% |           0      0.00%     99.87% |         201      0.10%     99.97% |           0      0.00%     99.97% |          65      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        211387                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       210875                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.119777                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.874480                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      206979     98.15%     98.15% |        3738      1.77%     99.93% |          77      0.04%     99.96% |          10      0.00%     99.97% |          51      0.02%     99.99% |           5      0.00%     99.99% |          15      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        210875                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         8912400      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       8235901      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store       10951657      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data          211387      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement       210876      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack       210875      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load         61020      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch        13919      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store       136449      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       8851380      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      8221982      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store     10815208      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement       210876      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack       210875      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data        74938      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data       136449      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX        211387      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX        210875      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data       211387      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack       210875      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX       211387      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX       210875      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data       211387      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack       210875      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples       211387                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    43.219838                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    37.250736                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    32.108229                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |      174411     82.51%     82.51% |       31343     14.83%     97.34% |        4080      1.93%     99.27% |         835      0.40%     99.66% |         467      0.22%     99.88% |         205      0.10%     99.98% |          14      0.01%     99.98% |          24      0.01%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total       211387                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       211386                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      8912400                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.382114                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.027910                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     5.566540                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     8896785     99.82%     99.82% |       12468      0.14%     99.96% |        2311      0.03%     99.99% |         413      0.00%    100.00% |         279      0.00%    100.00% |         119      0.00%    100.00% |           8      0.00%    100.00% |          13      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      8912400                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      8851380                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.009888                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.001139                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.747461                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     8851131    100.00%    100.00% |         201      0.00%    100.00% |          37      0.00%    100.00% |           3      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      8851380                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples        61020                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    55.376155                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    47.255186                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    38.849762                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |       45654     74.82%     74.82% |       12267     20.10%     94.92% |        2274      3.73%     98.65% |         410      0.67%     99.32% |         272      0.45%     99.77% |         119      0.20%     99.96% |           8      0.01%     99.97% |          12      0.02%     99.99% |           4      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total        61020                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples     10484955                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.488450                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.057942                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     5.113601                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |    10465869     99.82%     99.82% |       16997      0.16%     99.98% |        1467      0.01%     99.99% |         383      0.00%    100.00% |         157      0.00%    100.00% |          67      0.00%    100.00% |           3      0.00%    100.00% |           9      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total     10484955                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples     10348995                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.016715                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.011115                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.251846                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |    10348912    100.00%    100.00% |          47      0.00%    100.00% |          28      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total     10348995                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples       135960                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    37.395984                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    33.193229                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    26.560070                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |      116910     85.99%     85.99% |       16964     12.48%     98.47% |        1465      1.08%     99.54% |         382      0.28%     99.82% |         157      0.12%     99.94% |          67      0.05%     99.99% |           3      0.00%     99.99% |           9      0.01%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total       135960                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      8235900                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.079291                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.006636                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     2.334932                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     8233483     99.97%     99.97% |        1979      0.02%     99.99% |         330      0.00%    100.00% |          43      0.00%    100.00% |          41      0.00%    100.00% |          17      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      8235900                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      8221982                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.003595                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000394                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.490789                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     8221898    100.00%    100.00% |          59      0.00%    100.00% |          18      0.00%    100.00% |           1      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      8221982                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples        13918                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    45.796020                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    39.704806                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    32.877776                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |       11585     83.24%     83.24% |        1920     13.80%     97.03% |         312      2.24%     99.27% |          42      0.30%     99.58% |          36      0.26%     99.83% |          16      0.11%     99.95% |           3      0.02%     99.97% |           3      0.02%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total        13918                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       466702                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.347303                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.212270                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     2.665152                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      466475     99.95%     99.95% |         192      0.04%     99.99% |          29      0.01%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       466702                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       466213                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.272974                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.207209                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.492782                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      466185     99.99%     99.99% |           1      0.00%     99.99% |          11      0.00%    100.00% |          11      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       466213                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples          489                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    72.212679                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    65.452725                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    39.032770                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |         262     53.58%     53.58% |         192     39.26%     92.84% |          29      5.93%     98.77% |           1      0.20%     98.98% |           2      0.41%     99.39% |           3      0.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total          489                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples        61020                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    55.376155                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    47.255186                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    38.849762                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |       45654     74.82%     74.82% |       12267     20.10%     94.92% |        2274      3.73%     98.65% |         410      0.67%     99.32% |         272      0.45%     99.77% |         119      0.20%     99.96% |           8      0.01%     99.97% |          12      0.02%     99.99% |           4      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total        61020                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples       135960                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    37.395984                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    33.193229                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    26.560070                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |      116910     85.99%     85.99% |       16964     12.48%     98.47% |        1465      1.08%     99.54% |         382      0.28%     99.82% |         157      0.12%     99.94% |          67      0.05%     99.99% |           3      0.00%     99.99% |           9      0.01%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total       135960                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples        13918                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    45.796020                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    39.704806                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    32.877776                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |       11585     83.24%     83.24% |        1920     13.80%     97.03% |         312      2.24%     99.27% |          42      0.30%     99.58% |          36      0.26%     99.83% |          16      0.11%     99.95% |           3      0.02%     99.97% |           3      0.02%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total        13918                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples          489                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    72.212679                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    65.452725                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    39.032770                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |         262     53.58%     53.58% |         192     39.26%     92.84% |          29      5.93%     98.77% |           1      0.20%     98.98% |           2      0.41%     99.39% |           3      0.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total          489                       (Unspecified)
system.caches.controllers0.delayHistogram::samples       422262                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.066243                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.646987                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3       417981     98.99%     98.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7         4058      0.96%     99.95% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11          142      0.03%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::12-15           10      0.00%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19           51      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23            5      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27           15      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total       422262                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     27888570                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses       211388                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     28099958                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.003768                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5007.954405                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.505919                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1015.227106                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  55965591000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.015090                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999893                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.003777                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5001.517700                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.003768                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.828770                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  55965591000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.007545                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9962.054524                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.007545                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.003359                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.003777                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.998767                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.008012                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.998785                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control        422774                       (Unspecified)
system.caches.network.msg_byte.Control        3382192                       (Unspecified)
system.caches.network.msg_count.Data           421751                       (Unspecified)
system.caches.network.msg_byte.Data          30366072                       (Unspecified)
system.caches.network.msg_count.Response_Data       422774                       (Unspecified)
system.caches.network.msg_byte.Response_Data     30439728                       (Unspecified)
system.caches.network.msg_count.Writeback_Control       421750                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control      3374000                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.007545                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7962.055060                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.003768                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3008.297116                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.003777                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3001.520416                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  55965591000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     1.886258                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2       211387                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2      1691096                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2       210876                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2     15183072                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4       211387                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4     15219864                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3       210875                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3      1687000                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.003768                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4008.125779                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.003777                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4001.519076                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.023401                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6962.055274                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  55965591000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     1.888087                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4       211387                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4     15219864                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3       210875                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3      1687000                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     1.884429                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2       211387                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2      1691096                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2       210876                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2     15183072                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     1.886257                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2       211387                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2      1691096                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2       210875                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2     15183000                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4       211387                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4     15219864                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3       210875                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3      1687000                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.007545                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8962.054810                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.003994                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2008.468418                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.003801                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2001.521721                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  55965591000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     1.884428                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2       211387                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2      1691096                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2       210875                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2     15183000                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     1.888087                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4       211387                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4     15219864                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3       210875                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3      1687000                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  55965591000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  55965591000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  55965591000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         55965592                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        95367274                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   917800                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       92284643                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1991                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             13083099                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          15568495                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 160                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            55780999                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.654410                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.013335                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  25269004     45.30%     45.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   8561793     15.35%     60.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   5326592      9.55%     70.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   5705718     10.23%     80.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3396964      6.09%     86.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   3971051      7.12%     93.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2545336      4.56%     98.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    798943      1.43%     99.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    205598      0.37%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              55780999                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   55591     10.18%     10.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     10.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     10.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     10.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     10.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     10.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     10.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     10.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     10.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     10.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     10.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      4      0.00%     10.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     10.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     51      0.01%     10.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     10.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    921      0.17%     10.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     4      0.00%     10.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     10.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     10.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   25      0.00%     10.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     10.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     10.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     10.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     10.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     10.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     10.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     10.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     10.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     10.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     10.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     10.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     10.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     10.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     10.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     10.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     10.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     10.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     10.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     10.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     10.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     10.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     10.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     10.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     10.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     10.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     10.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 483753     88.56%     98.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  5546      1.02%     99.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               190      0.03%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              161      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      1594518      1.73%      1.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      53767103     58.26%     59.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         1914      0.00%     59.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         37233      0.04%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      1842359      2.00%     62.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     62.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       262384      0.28%     62.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       262144      0.28%     62.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     62.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     62.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     62.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7104      0.01%     62.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       275666      0.30%     62.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            8      0.00%     62.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        14868      0.02%     62.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       406714      0.44%     63.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     63.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         1041      0.00%     63.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       524292      0.57%     63.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       393260      0.43%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv       131079      0.14%     64.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       393216      0.43%     64.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     64.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     64.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     19073284     20.67%     85.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      9595105     10.40%     95.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      2378146      2.58%     98.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1323205      1.43%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       92284643                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.648953                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              546246                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.005919                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                222361914                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               100062108                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        82360571                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  18536603                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  9308796                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          9264780                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    81967458                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      9268913                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                        150203                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                        2071515                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                        58674                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                   96285074                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      845                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                     22266365                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                    11312945                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                    917786                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                         12466                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                        41107                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents               3232                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              72647                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           75565                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                   148212                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                          91830221                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      21335461                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    454417                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           32114329                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        6901896                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     10778868                       # Number of stores executed (Count)
system.cpu.numRate                           1.640834                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                     91708395                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                    91625351                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                      66253043                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                     108764956                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.637173                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.609140                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                            8804                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          184593                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    46698355                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      83201955                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.198449                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.198449                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.834412                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.834412                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  144790910                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  64429346                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                     9171683                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    7410256                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    19356646                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   19709591                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  47081593                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                  1835143                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       22266365                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      11312945                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      7586161                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2191060                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 7508883                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2779793                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            146246                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              4268388                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 4266322                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999516                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1591639                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 20                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6238                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               4234                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2004                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          529                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        13060643                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          917640                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            146012                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     54080241                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.538491                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.396514                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        27367266     50.60%     50.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        11139628     20.60%     71.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         4334434      8.01%     79.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         3615581      6.69%     85.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          703879      1.30%     87.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1114241      2.06%     89.27% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          579824      1.07%     90.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1122053      2.07%     92.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         4103335      7.59%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     54080241                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             46698355                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               83201955                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    28946256                       # Number of memory references committed (Count)
system.cpu.commit.loads                      18461107                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    6243781                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                    9250214                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    76581597                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               1585495                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1587115      1.91%      1.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     48127630     57.84%     59.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         1898      0.00%     59.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        34952      0.04%     59.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      1839841      2.21%     62.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       262384      0.32%     62.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       262144      0.32%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6468      0.01%     62.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       273245      0.33%     62.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     62.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13122      0.02%     62.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       404683      0.49%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          419      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       524288      0.63%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       393216      0.47%     64.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv       131072      0.16%     64.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       393216      0.47%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     16087725     19.34%     84.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      9163534     11.01%     95.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      2373382      2.85%     98.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1321615      1.59%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     83201955                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       4103335                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                  6639171                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              34580205                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  13389301                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1022119                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 150203                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              4202887                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   654                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               98264998                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2998                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            8669332                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       58256968                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     7508883                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            5862195                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      46942351                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  301686                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  810                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          3129                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           22                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles        14512                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   8237536                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 41739                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           55780999                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.797903                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.050393                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 39345979     70.54%     70.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   804889      1.44%     71.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   915107      1.64%     73.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1418932      2.54%     76.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1304922      2.34%     78.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1183199      2.12%     80.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1489530      2.67%     83.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1223447      2.19%     85.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  8094994     14.51%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             55780999                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.134170                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.040943                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                    10894691                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 3805253                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                12044                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                3232                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 827795                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    4                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   1066                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           18461107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.777319                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             5.049531                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               18369349     99.50%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 6588      0.04%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 7505      0.04%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                20010      0.11%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 5936      0.03%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                21484      0.12%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 4461      0.02%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 9298      0.05%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 6628      0.04%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 2201      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                604      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                501      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                546      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                665      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                921      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1170      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                728      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                508      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                423      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                266      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                167      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                123      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 77      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 72      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 63      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 56      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 64      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 65      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 68      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 89      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              471      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              574                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             18461107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                21333066                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                10778871                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      7659                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       767                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  55965591000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 8237983                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       664                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  55965591000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  55965591000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 150203                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  7332124                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2243717                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       29739778                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  13658995                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               2656182                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               97540175                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 10937                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 266587                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 888166                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  23195                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              44                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           102546979                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   238623761                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                156717396                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   9203407                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              84401427                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 18145534                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  917910                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              917892                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   7866993                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        146217508                       # The number of ROB reads (Count)
system.cpu.rob.writes                       194226252                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 46698355                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   83201955                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    66                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples    137364.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000314571750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          4729                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          4729                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               334604                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               73580                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       211387                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      210875                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     211387                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    210875                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  152259                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                 132639                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.02                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.24                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 211387                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                210875                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    51748                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     5766                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     1355                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      182                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       44                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                       19                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                       10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    1205                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    1235                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    4052                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    4605                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    4770                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    4804                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    4795                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    4814                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    4806                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    4785                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    4815                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    4973                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    4824                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    4750                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    4739                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    4746                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    4731                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    4732                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      34                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         4729                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       12.502009                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      11.664466                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       7.776056                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-15            3925     83.00%     83.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16-31            803     16.98%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::464-479            1      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           4729                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         4729                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.539438                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.515401                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.910655                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              3467     73.31%     73.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                44      0.93%     74.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              1156     24.44%     98.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                56      1.18%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 4      0.08%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 1      0.02%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 1      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           4729                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  9744576                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 13528768                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              13496000                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               241733675.25056601                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               241148172.63343114                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    55965530000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      132537.45                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1      3784192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1      5005760                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 67616403.800685316324                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 89443529.685945779085                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1       211387                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1       210875                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1   2489226750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1386193562000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     11775.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   6573532.01                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     13528768                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        13528768                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     13496000                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     13496000                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1       211387                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           211387                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1       210875                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          210875                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    241733675                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          241733675                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    241148173                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         241148173                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1    482881848                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         482881848                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 59128                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                78215                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          3313                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          2475                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          2486                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          4470                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          2549                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          2595                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          2284                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          2357                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          2514                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          2161                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         2271                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        18506                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         3919                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         3362                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         2045                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1821                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          3820                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          3021                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          3011                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          5082                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          3076                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          3085                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          2772                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          2880                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          3014                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          2666                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         2823                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        29152                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         4762                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         4149                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         2583                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         2319                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               1380576750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              295640000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          2489226750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 23348.95                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            42098.95                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                25599                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               67195                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             43.29                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            85.91                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        44546                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   197.311543                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   122.720166                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   243.956213                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        24767     55.60%     55.60% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         9253     20.77%     76.37% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         3747      8.41%     84.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         2035      4.57%     89.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          966      2.17%     91.52% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          807      1.81%     93.33% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          612      1.37%     94.70% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          495      1.11%     95.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         1864      4.18%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        44546                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                3784192                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten             5005760                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                67.616404                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                89.443530                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.23                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.53                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.70                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                67.56                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  55965591000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        147355320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         78317415                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       160857060                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      139619340                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 4417417680.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  10580394720                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  12580980960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    28104942495                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    502.182537                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  32536763500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   1868620000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  21560207500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        170724540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         90734655                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       261316860                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      268662960                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 4417417680.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  15046775640                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   8819818080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    29075450415                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    519.523691                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  22737606750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   1868620000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  31359364250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  55965591000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.008713                       # Number of seconds simulated (Second)
simTicks                                   8713195000                       # Number of ticks simulated (Tick)
finalTick                                 64678786000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     42.91                       # Real time elapsed on the host (Second)
hostTickRate                                203063663                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9639676                       # Number of bytes of host memory used (Byte)
simInsts                                     47746939                       # Number of instructions simulated (Count)
simOps                                       85102518                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1112753                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1983332                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples         1268774                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.104362                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.769011                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |     1245277     98.15%     98.15% |       22967      1.81%     99.96% |         356      0.03%     99.99% |          20      0.00%     99.99% |         114      0.01%    100.00% |          10      0.00%    100.00% |          30      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total           1268774                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     29661717                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.444349                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.303017                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.812125                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    20296929     68.43%     68.43% |     8558842     28.85%     97.28% |      731585      2.47%     99.75% |       34613      0.12%     99.87% |       20525      0.07%     99.94% |       13178      0.04%     99.98% |        2997      0.01%     99.99% |        1722      0.01%    100.00% |        1326      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     29661717                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     29984576                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.840964                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.087890                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       6.964625                       (Unspecified)
system.caches.m_latencyHistSeqr          |    29918646     99.78%     99.78% |       55777      0.19%     99.97% |        5659      0.02%     99.99% |        3378      0.01%    100.00% |         755      0.00%    100.00% |         302      0.00%    100.00% |          14      0.00%    100.00% |          33      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       29984576                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     29561064                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.206449                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.032841                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     2.811508                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    29558487     99.99%     99.99% |         695      0.00%     99.99% |        1010      0.00%    100.00% |         822      0.00%    100.00% |          40      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     29561064                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples       423512                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    46.129996                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    40.801345                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    29.880762                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |      360159     85.04%     85.04% |       55082     13.01%     98.05% |        4649      1.10%     99.14% |        2556      0.60%     99.75% |         715      0.17%     99.92% |         299      0.07%     99.99% |          14      0.00%     99.99% |          26      0.01%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total       423512                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       634899                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.009731                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.231902                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      633510     99.78%     99.78% |           0      0.00%     99.78% |         519      0.08%     99.86% |           0      0.00%     99.86% |         241      0.04%     99.90% |           0      0.00%     99.90% |         428      0.07%     99.97% |           0      0.00%     99.97% |         201      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        634899                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       633875                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.199147                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      1.054464                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      611248     96.43%     96.43% |       22298      3.52%     99.95% |         155      0.02%     99.97% |          20      0.00%     99.98% |         114      0.02%     99.99% |          10      0.00%    100.00% |          30      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        633875                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         9556125      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       9280467      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store       11147985      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data          423512      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement       423001      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack       423000      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load        273133      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch        13923      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store       136457      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       9282992      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      9266544      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store     11011528      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement       423001      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack       423000      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data       287055      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data       136457      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX        423512      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX        423000      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data       423512      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack       423000      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX       423512      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX       423000      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data       423512      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack       423000      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples       423512                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    46.129996                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    40.801345                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    29.880762                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |      360159     85.04%     85.04% |       55082     13.01%     98.05% |        4649      1.10%     99.14% |        2556      0.60%     99.75% |         715      0.17%     99.92% |         299      0.07%     99.99% |          14      0.00%     99.99% |          26      0.01%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total       423512                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       634897                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      9556125                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     2.594980                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.148402                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     9.988115                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     9513160     99.55%     99.55% |       36373      0.38%     99.93% |        3302      0.03%     99.97% |        2516      0.03%     99.99% |         527      0.01%    100.00% |         213      0.00%    100.00% |           8      0.00%    100.00% |          18      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      9556125                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      9282992                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.187030                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.030747                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     2.518536                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     9281765     99.99%     99.99% |         372      0.00%     99.99% |         459      0.00%    100.00% |         385      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      9282992                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples       273133                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    50.447090                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    45.239268                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    30.292250                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |      231395     84.72%     84.72% |       36001     13.18%     97.90% |        2843      1.04%     98.94% |        2131      0.78%     99.72% |         520      0.19%     99.91% |         213      0.08%     99.99% |           8      0.00%     99.99% |          14      0.01%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total       273133                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples     10616029                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.626985                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.069867                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     5.698204                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |    10596935     99.82%     99.82% |       17001      0.16%     99.98% |        1471      0.01%     99.99% |         383      0.00%    100.00% |         157      0.00%    100.00% |          67      0.00%    100.00% |           3      0.00%    100.00% |           9      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total     10616029                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples     10480061                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.162898                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.023237                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     2.630927                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |    10447345     99.69%     99.69% |       32675      0.31%    100.00% |          29      0.00%    100.00% |           5      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total     10480061                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples       135968                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    37.397645                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    33.194389                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    26.561026                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |      116915     85.99%     85.99% |       16967     12.48%     98.47% |        1465      1.08%     99.54% |         382      0.28%     99.82% |         157      0.12%     99.94% |          67      0.05%     99.99% |           3      0.00%     99.99% |           9      0.01%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total       135968                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      9280466                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.340055                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.043685                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     3.948229                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     9276822     99.96%     99.96% |        2211      0.02%     99.98% |         857      0.01%     99.99% |         478      0.01%    100.00% |          69      0.00%    100.00% |          19      0.00%    100.00% |           3      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      9280466                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      9266544                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.273257                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.037995                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     3.318723                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     9265235     99.99%     99.99% |         289      0.00%     99.99% |         545      0.01%     99.99% |         436      0.00%    100.00% |          33      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      9266544                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples        13922                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    45.801393                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    39.710263                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    32.874829                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |       11587     83.23%     83.23% |        1922     13.81%     97.03% |         312      2.24%     99.27% |          42      0.30%     99.58% |          36      0.26%     99.83% |          16      0.11%     99.95% |           3      0.02%     99.97% |           3      0.02%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total        13922                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       531956                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.304820                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.184015                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     2.499330                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      531729     99.96%     99.96% |         192      0.04%     99.99% |          29      0.01%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       531956                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       531467                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.239578                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.179652                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.472245                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      531436     99.99%     99.99% |           2      0.00%     99.99% |          13      0.00%    100.00% |          11      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       531467                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples          489                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    72.212679                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    65.452725                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    39.032770                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |         262     53.58%     53.58% |         192     39.26%     92.84% |          29      5.93%     98.77% |           1      0.20%     98.98% |           2      0.41%     99.39% |           3      0.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total          489                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples       273133                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    50.447090                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    45.239268                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    30.292250                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |      231395     84.72%     84.72% |       36001     13.18%     97.90% |        2843      1.04%     98.94% |        2131      0.78%     99.72% |         520      0.19%     99.91% |         213      0.08%     99.99% |           8      0.00%     99.99% |          14      0.01%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total       273133                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples       135968                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    37.397645                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    33.194389                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    26.561026                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |      116915     85.99%     85.99% |       16967     12.48%     98.47% |        1465      1.08%     99.54% |         382      0.28%     99.82% |         157      0.12%     99.94% |          67      0.05%     99.99% |           3      0.00%     99.99% |           9      0.01%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total       135968                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples        13922                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    45.801393                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    39.710263                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    32.874829                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |       11587     83.23%     83.23% |        1922     13.81%     97.03% |         312      2.24%     99.27% |          42      0.30%     99.58% |          36      0.26%     99.83% |          16      0.11%     99.95% |           3      0.02%     99.97% |           3      0.02%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total        13922                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples          489                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    72.212679                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    65.452725                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    39.032770                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |         262     53.58%     53.58% |         192     39.26%     92.84% |          29      5.93%     98.77% |           1      0.20%     98.98% |           2      0.41%     99.39% |           3      0.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total          489                       (Unspecified)
system.caches.controllers0.delayHistogram::samples       846512                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.123377                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.822486                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3       827296     97.73%     97.73% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7        18909      2.23%     99.96% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11          214      0.03%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::12-15           10      0.00%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19           63      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23            5      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27           15      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total       846512                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     29561064                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses       423513                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     29984577                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.006540                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5035.280811                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.581768                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1230.694729                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  64678786000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.026176                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999907                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.006548                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5001.694899                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.006540                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.851837                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  64678786000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.013088                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9954.428335                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.013088                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.002907                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.006548                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.998933                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.013681                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.998949                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control        847024                       (Unspecified)
system.caches.network.msg_byte.Control        6776192                       (Unspecified)
system.caches.network.msg_count.Data           846000                       (Unspecified)
system.caches.network.msg_byte.Data          60912000                       (Unspecified)
system.caches.network.msg_count.Response_Data       847024                       (Unspecified)
system.caches.network.msg_byte.Response_Data     60985728                       (Unspecified)
system.caches.network.msg_count.Writeback_Control       846000                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control      6768000                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.048691                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7905.445133                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.024345                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3210.800631                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.024345                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3002.833060                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   8713195000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized    12.172624                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2       423512                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2      3388096                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2       423000                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2     30456000                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4       423512                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4     30492864                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3       423000                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3      3384000                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.006540                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4035.429097                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.006548                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4001.696089                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.041188                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6954.429077                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  64678786000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization    12.172630                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4       423512                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4     30492864                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3       423000                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3      3384000                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization    12.172619                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2       423512                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2      3388096                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2       423000                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2     30456000                       (Unspecified)
system.caches.network.routers1.percent_links_utilized    12.172630                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2       423512                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2      3388096                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2       423000                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2     30456000                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4       423512                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4     30492864                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3       423000                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3      3384000                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.013088                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8954.428613                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.007321                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2035.725578                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.006575                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2001.698378                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  64678786000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization    12.172630                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2       423512                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2      3388096                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2       423000                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2     30456000                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization    12.172630                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4       423512                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4     30492864                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3       423000                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3      3384000                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  64678786000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  64678786000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  64678786000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          8713195                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         9665565                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8425605                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                      1                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              7765019                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           4791049                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples             8237417                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.022846                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.671833                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   5446034     66.11%     66.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    505921      6.14%     72.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    587591      7.13%     79.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    766803      9.31%     88.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    408068      4.95%     93.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    383687      4.66%     98.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     81923      0.99%     99.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     57272      0.70%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       118      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               8237417                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   57134     24.99%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     24.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 114375     50.03%     75.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%     75.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             57092     24.97%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       4734925     56.20%     56.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     56.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     56.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       653092      7.75%     63.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     63.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     63.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     63.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     63.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     63.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     63.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     63.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     63.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     63.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     63.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     63.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     63.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     63.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     63.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     63.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        65536      0.78%     64.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult        98117      1.16%     65.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1632715     19.38%     85.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       326536      3.88%     89.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       849148     10.08%     99.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        65536      0.78%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8425605                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.966994                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              228601                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.027132                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 20817481                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                11163542                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         6204233                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   4499752                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  6267060                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          1853409                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     6375785                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      2278421                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                         65265                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                         913562                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          955                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    9665566                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      2677622                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      653093                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                          972                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 17                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               1                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        1                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8425562                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       2481842                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                        47                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            2873915                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         653078                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       392073                       # Number of stores executed (Count)
system.cpu.numRate                           0.966989                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8400187                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8057642                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6294131                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       6931345                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.924763                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.908068                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                            9145                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          475778                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     1048584                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       1900563                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               8.309487                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          8.309487                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.120344                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.120344                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    9666273                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   5224631                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                     1536291                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    1787898                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     1632670                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1306140                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   4180079                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        2677622                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        653093                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1256956                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       375429                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  914094                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            457046                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 3                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               457048                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  457044                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999991                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       1                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         7764919                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      7258590                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.261836                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.192701                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         6735029     92.79%     92.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          195889      2.70%     95.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             228      0.00%     95.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          130825      1.80%     97.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           65281      0.90%     98.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5              28      0.00%     98.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     98.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               1      0.00%     98.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          131309      1.81%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      7258590                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              1048584                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                1900563                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      655364                       # Number of memory references committed (Count)
system.cpu.commit.loads                        524290                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     131075                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     655360                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     1507346                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       983055     51.72%     51.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     51.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     51.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       131072      6.90%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        65536      3.45%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult        65536      3.45%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       327682     17.24%     82.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        65538      3.45%     86.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       196608     10.34%     96.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        65536      3.45%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      1900563                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        131309                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                  1787364                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               4948104                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1314105                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                122579                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  65265                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               326563                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     2                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               10448810                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                     6                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            3136670                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        7508482                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      914094                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             457045                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       5035480                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  130534                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                   1044572                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    15                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            8237417                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.648644                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.998180                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  6221596     75.53%     75.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        2      0.00%     75.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                       21      0.00%     75.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   187635      2.28%     77.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    57112      0.69%     78.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    65252      0.79%     79.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   391779      4.76%     84.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   399924      4.85%     88.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   914096     11.10%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              8237417                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.104909                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.861737                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                     1436932                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 2153336                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  17                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 522020                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             524290                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             12.187850                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            18.889748                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 393603     75.07%     75.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   39      0.01%     75.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 8146      1.55%     76.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                57120     10.89%     87.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 7210      1.38%     88.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                57151     10.90%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    4      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    4      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    9      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 15      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 23      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  3      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                126      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 23      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  1      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 52      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 34      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 30      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                301      0.06%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 54      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                334      0.06%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              531                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               524290                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 2481842                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  392073                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       256                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8713195000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 1044572                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8713195000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   8713195000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  65265                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1917939                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  914553                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1306069                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               4033591                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                9665821                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.LQFullEvents                4098712                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.renamedOperands             9665807                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    20703128                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 10580260                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   3853097                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               1900559                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  7765249                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1436409                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         15944539                       # The number of ROB reads (Count)
system.cpu.rob.writes                        20309783                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1048584                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1900563                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples     43094.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000063085750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          1526                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          1526                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               245345                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               24451                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       212125                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      212125                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     212125                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    212125                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  194790                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                 186366                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.64                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 212125                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                212125                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    17334                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     542                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    1528                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    1575                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    1738                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    1526                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    1526                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    1526                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    1526                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    1526                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    1526                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    1526                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    1526                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    1526                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    1526                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    1526                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    1526                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    1526                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         1526                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       11.361075                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      11.350451                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.497896                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11               983     64.42%     64.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12               539     35.32%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 1      0.07%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 2      0.13%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 1      0.07%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           1526                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         1526                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.880079                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.836915                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.229435                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               988     64.74%     64.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               271     17.76%     82.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               267     17.50%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           1526                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 12466560                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 13576000                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              13576000                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1558096656.85205030                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               1558096656.85205030                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     8713181000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       20537.85                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1      1109440                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1      1648576                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 127328723.849288344383                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 189204534.042908489704                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1       212125                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1       212125                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1    956694250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 210119952750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1      4510.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1    990547.80                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     13576000                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        13576000                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     13576000                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     13576000                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1       212125                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           212125                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1       212125                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          212125                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1   1558096657                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1558096657                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1   1558096657                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total        1558096657                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   3116193314                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        3116193314                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 17335                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                25759                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1076                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1076                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1076                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          1076                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1092                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          1080                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          1088                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          1111                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          1092                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          1081                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         1090                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          947                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         1092                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         1107                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         1134                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1117                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          1610                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          1610                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          1610                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          1610                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          1617                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          1612                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          1616                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          1625                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          1618                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          1611                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         1617                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         1379                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         1617                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         1665                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         1712                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         1630                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                631663000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               86675000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           956694250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 36438.59                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            55188.59                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  655                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               23752                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate              3.78                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.21                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        18687                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   147.548991                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    91.854718                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   208.057743                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        15259     81.66%     81.66% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          213      1.14%     82.80% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1046      5.60%     88.39% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          948      5.07%     93.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          122      0.65%     94.12% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          240      1.28%     95.40% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          258      1.38%     96.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          276      1.48%     98.26% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          325      1.74%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        18687                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                1109440                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten             1648576                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               127.328724                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               189.204534                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.47                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.99                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                1.48                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                56.64                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8713195000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         67351620                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         35798235                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        61939500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       67390200                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 687782160.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   2084443260                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   1590546240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     4595251215                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    527.389920                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   4042082000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    290940000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   4380173000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         66073560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         35118930                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        61832400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       67071780                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 687782160.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   2066223210                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1605889440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     4589991480                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    526.786268                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   4083038750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    290940000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   4339216250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   8713195000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000775                       # Number of seconds simulated (Second)
simTicks                                    775331000                       # Number of ticks simulated (Tick)
finalTick                                 65454117000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      4.84                       # Real time elapsed on the host (Second)
hostTickRate                                160189366                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9649916                       # Number of bytes of host memory used (Byte)
simInsts                                     48412043                       # Number of instructions simulated (Count)
simOps                                       86497559                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 10001962                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   17870413                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples         2134247                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.111208                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.788307                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |     2091456     98.00%     98.00% |       41947      1.97%     99.96% |         576      0.03%     99.99% |          30      0.00%     99.99% |         178      0.01%    100.00% |          15      0.00%    100.00% |          45      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total           2134247                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     29947846                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.462576                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.311768                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.856694                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    20381146     68.06%     68.06% |     8653196     28.89%     96.95% |      781631      2.61%     99.56% |       75672      0.25%     99.81% |       36932      0.12%     99.94% |       13198      0.04%     99.98% |        3017      0.01%     99.99% |        1726      0.01%    100.00% |        1328      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     29947846                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     30270731                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.854240                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.088450                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       7.069458                       (Unspecified)
system.caches.m_latencyHistSeqr          |    30203354     99.78%     99.78% |       56512      0.19%     99.96% |        6017      0.02%     99.98% |        3626      0.01%    100.00% |         823      0.00%    100.00% |         333      0.00%    100.00% |          18      0.00%    100.00% |          36      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       30270731                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     29837739                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.204693                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.032549                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     2.800170                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    29835147     99.99%     99.99% |         708      0.00%     99.99% |        1011      0.00%    100.00% |         822      0.00%    100.00% |          41      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     29837739                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples       432992                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    46.614898                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    41.182940                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    30.348405                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |      368207     85.04%     85.04% |       55804     12.89%     97.93% |        5006      1.16%     99.08% |        2804      0.65%     99.73% |         782      0.18%     99.91% |         330      0.08%     99.99% |          18      0.00%     99.99% |          29      0.01%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total       432992                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples      1067891                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.009050                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.225155                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |     1065749     99.80%     99.80% |           0      0.00%     99.80% |         785      0.07%     99.87% |           0      0.00%     99.87% |         363      0.03%     99.91% |           0      0.00%     99.91% |         655      0.06%     99.97% |           0      0.00%     99.97% |         339      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total       1067891                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples      1066356                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.213514                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      1.082620                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |     1024922     96.11%     96.11% |       40929      3.84%     99.95% |         237      0.02%     99.97% |          30      0.00%     99.98% |         178      0.02%     99.99% |          15      0.00%    100.00% |          45      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total       1066356                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         9575826      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       9414203      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store       11280703      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data          432992      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement       432481      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack       432481      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load        281695      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch        14712      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store       136586      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       9294131      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      9399491      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store     11144117      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement       432481      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack       432481      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data       296406      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data       136586      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX        432993      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX        432481      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data       432992      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack       432481      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX       432993      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX       432481      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data       432992      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack       432481      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples       432992                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    46.614898                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    41.182940                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    30.348405                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |      368207     85.04%     85.04% |       55804     12.89%     97.93% |        5006      1.16%     99.08% |        2804      0.65%     99.73% |         782      0.18%     99.91% |         330      0.08%     99.99% |          18      0.00%     99.99% |          29      0.01%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total       432992                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr      1067888                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      9575826                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     2.652482                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.152375                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    10.245445                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     9531685     99.54%     99.54% |       36908      0.39%     99.92% |        3603      0.04%     99.96% |        2758      0.03%     99.99% |         594      0.01%    100.00% |         241      0.00%    100.00% |          10      0.00%    100.00% |          19      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      9575826                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      9294131                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.187139                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.030744                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     2.521322                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     9292895     99.99%     99.99% |         379      0.00%     99.99% |         460      0.00%    100.00% |         385      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      9294131                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples       281695                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    50.999428                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    45.698690                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    30.826402                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |      238790     84.77%     84.77% |       36529     12.97%     97.74% |        3143      1.12%     98.85% |        2373      0.84%     99.69% |         586      0.21%     99.90% |         241      0.09%     99.99% |          10      0.00%     99.99% |          15      0.01%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total       281695                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples     10748615                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.620032                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.069028                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     5.670580                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |    10729468     99.82%     99.82% |       17043      0.16%     99.98% |        1480      0.01%     99.99% |         383      0.00%    100.00% |         157      0.00%    100.00% |          68      0.00%    100.00% |           4      0.00%    100.00% |           9      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total     10748615                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples     10612532                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.160913                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.022949                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     2.615019                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |    10579810     99.69%     99.69% |       32680      0.31%    100.00% |          29      0.00%    100.00% |           6      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total     10612532                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples       136083                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    37.424763                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    33.209935                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    26.610513                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |      116978     85.96%     85.96% |       17008     12.50%     98.46% |        1474      1.08%     99.54% |         382      0.28%     99.82% |         157      0.12%     99.94% |          68      0.05%     99.99% |           4      0.00%     99.99% |           9      0.01%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total       136083                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      9414202                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.340609                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.043413                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     3.981996                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     9410348     99.96%     99.96% |        2363      0.03%     99.98% |         904      0.01%     99.99% |         483      0.01%    100.00% |          70      0.00%    100.00% |          21      0.00%    100.00% |           4      0.00%    100.00% |           8      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      9414202                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      9399491                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.269470                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.037457                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     3.295773                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     9398180     99.99%     99.99% |         291      0.00%     99.99% |         545      0.01%     99.99% |         436      0.00%    100.00% |          33      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      9399491                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples        14711                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    46.794236                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    40.462959                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    33.729248                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |       12168     82.71%     82.71% |        2072     14.08%     96.80% |         359      2.44%     99.24% |          47      0.32%     99.56% |          37      0.25%     99.81% |          18      0.12%     99.93% |           4      0.03%     99.96% |           5      0.03%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total        14711                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       532088                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.307342                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.184178                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     2.545018                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      531853     99.96%     99.96% |         198      0.04%     99.99% |          30      0.01%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       532088                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       531585                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.240236                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.179693                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.511895                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      531548     99.99%     99.99% |          28      0.01%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       531585                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples          503                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    72.226640                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    65.318835                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    39.287483                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |         271     53.88%     53.88% |         195     38.77%     92.64% |          30      5.96%     98.61% |           2      0.40%     99.01% |           2      0.40%     99.40% |           3      0.60%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total          503                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples       281695                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    50.999428                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    45.698690                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    30.826402                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |      238790     84.77%     84.77% |       36529     12.97%     97.74% |        3143      1.12%     98.85% |        2373      0.84%     99.69% |         586      0.21%     99.90% |         241      0.09%     99.99% |          10      0.00%     99.99% |          15      0.01%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total       281695                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples       136083                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    37.424763                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    33.209935                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    26.610513                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |      116978     85.96%     85.96% |       17008     12.50%     98.46% |        1474      1.08%     99.54% |         382      0.28%     99.82% |         157      0.12%     99.94% |          68      0.05%     99.99% |           4      0.00%     99.99% |           9      0.01%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total       136083                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples        14711                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    46.794236                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    40.462959                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    33.729248                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |       12168     82.71%     82.71% |        2072     14.08%     96.80% |         359      2.44%     99.24% |          47      0.32%     99.56% |          37      0.25%     99.81% |          18      0.12%     99.93% |           4      0.03%     99.96% |           5      0.03%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total        14711                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples          503                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    72.226640                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    65.318835                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    39.287483                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |         271     53.88%     53.88% |         195     38.77%     92.64% |          30      5.96%     98.61% |           2      0.40%     99.01% |           2      0.40%     99.40% |           3      0.60%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total          503                       (Unspecified)
system.caches.controllers0.delayHistogram::samples       865473                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.121245                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.815667                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3       846179     97.77%     97.77% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7        18980      2.19%     99.96% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11          220      0.03%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::12-15           10      0.00%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19           64      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23            5      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27           15      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total       865473                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     29837739                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses       432993                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     30270732                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.006607                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5034.984232                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.579388                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1228.936187                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  65454117000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.026445                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999908                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.006615                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5001.679100                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.006607                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.853592                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  65454117000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.013223                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9953.310179                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.013223                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.002872                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.006615                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.998946                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.013848                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.998961                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control        865986                       (Unspecified)
system.caches.network.msg_byte.Control        6927888                       (Unspecified)
system.caches.network.msg_count.Data           864962                       (Unspecified)
system.caches.network.msg_byte.Data          62277264                       (Unspecified)
system.caches.network.msg_count.Response_Data       865984                       (Unspecified)
system.caches.network.msg_byte.Response_Data     62350848                       (Unspecified)
system.caches.network.msg_count.Writeback_Control       864962                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control      6919696                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.024457                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7860.027524                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.012228                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3010.243367                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.012227                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.361136                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED    775331000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     6.113873                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2       432993                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2      3463944                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2       432481                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2     31138632                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4       432992                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4     31175424                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3       432481                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3      3459848                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.006607                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4035.130762                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.006615                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4001.680276                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.041596                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6953.310821                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  65454117000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     6.113582                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4       432992                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4     31175424                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3       432481                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3      3459848                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     6.114163                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2       432993                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2      3463944                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2       432481                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2     31138632                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     6.113873                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2       432993                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2      3463944                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2       432481                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2     31138632                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4       432992                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4     31175424                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3       432481                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3      3459848                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.013223                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8953.310424                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.007382                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2035.423730                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.006642                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2001.682537                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  65454117000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     6.114163                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2       432993                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2      3463944                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2       432481                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2     31138632                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     6.113582                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4       432992                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4     31175424                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3       432481                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3      3459848                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  65454117000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  65454117000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  65454117000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           775331                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         1408856                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       33                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        1405429                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     67                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                13837                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             16055                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   5                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              755462                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.860357                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.384908                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    394138     52.17%     52.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     67756      8.97%     61.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     42777      5.66%     66.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     34214      4.53%     71.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     66770      8.84%     80.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     50182      6.64%     86.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     74268      9.83%     96.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     16977      2.25%     98.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      8380      1.11%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                755462                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     205     65.50%     65.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     65.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     65.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     65.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     65.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     65.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     65.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     65.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     65.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     65.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     65.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     65.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     65.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      2      0.64%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     66.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     63     20.13%     86.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    16      5.11%     91.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                15      4.79%     96.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               12      3.83%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          913      0.06%      0.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        741882     52.79%     52.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           21      0.00%     52.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           150      0.01%     52.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       131160      9.33%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           48      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           20      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           96      0.01%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           60      0.00%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          122      0.01%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           18      0.00%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        65538      4.66%     66.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            2      0.00%     66.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     66.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     66.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     66.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     66.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       200907     14.30%     81.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        67434      4.80%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       131311      9.34%     95.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        65747      4.68%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        1405429                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.812683                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 313                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000223                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  2778369                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 1027901                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         1009965                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    788332                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   394866                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           394078                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     1010649                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       394180                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           673                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           2868                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          108                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    1408889                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                       93                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       332481                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      133420                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                        31                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            30                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                           59                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 43                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                 83                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             603                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      686                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           1404863                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        332085                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       567                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             465197                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         133925                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       133112                       # Number of stores executed (Count)
system.cpu.numRate                           1.811953                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      1404459                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     1404043                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                        993982                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       1136182                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.810895                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.874844                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             550                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           19869                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                      665104                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       1395041                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.165729                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.165729                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.857832                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.857832                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    1612332                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                    808478                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      263104                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     328265                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                      340695                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     270269                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                    733975                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       27                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads         332481                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        133420                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       204856                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        73738                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  135421                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             68641                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               559                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                67294                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                   66801                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.992674                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     240                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             400                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 11                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              389                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           71                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           13660                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               587                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       753137                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.852307                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.041128                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          477089     63.35%     63.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           75503     10.03%     73.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             972      0.13%     73.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            9412      1.25%     74.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           57656      7.66%     82.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             298      0.04%     82.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             139      0.02%     82.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             134      0.02%     82.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          131934     17.52%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       753137                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted               665104                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                1395041                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      462975                       # Number of memory references committed (Count)
system.cpu.commit.loads                        330386                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     133169                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     393860                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     1197959                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   154                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          228      0.02%      0.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       734773     52.67%     52.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           17      0.00%     52.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          139      0.01%     52.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       131124      9.40%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           48      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           14      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           45      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           38      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           97      0.01%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            5      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        65536      4.70%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            2      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       199157     14.28%     81.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        66890      4.79%     85.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       131229      9.41%     95.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        65699      4.71%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      1395041                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        131934                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                    95653                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                465046                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    177398                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 16692                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    673                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                66874                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   159                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                1411397                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   750                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             152864                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                         675198                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      135421                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches              67052                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        600060                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1664                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  207                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1472                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           22                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    133871                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   396                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             755462                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.872142                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.162564                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   544731     72.11%     72.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      315      0.04%     72.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     8458      1.12%     73.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     8529      1.13%     74.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      410      0.05%     74.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    57810      7.65%     82.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      218      0.03%     82.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      412      0.05%     82.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   134579     17.81%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               755462                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.174662                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.870851                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                      262450                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    2096                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    9                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  43                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    831                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      8                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             330386                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             11.833365                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            27.436151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 272830     82.58%     82.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   18      0.01%     82.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   62      0.02%     82.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                14488      4.39%     86.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                14775      4.47%     91.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                22358      6.77%     98.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1115      0.34%     98.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  410      0.12%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   46      0.01%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   23      0.01%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 11      0.00%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 13      0.00%     98.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 40      0.01%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                274      0.08%     98.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                516      0.16%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                565      0.17%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                327      0.10%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                222      0.07%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                330      0.10%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                482      0.15%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                634      0.19%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                190      0.06%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 33      0.01%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 81      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 98      0.03%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 91      0.03%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 78      0.02%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              276      0.08%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              481                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               330386                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  332052                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  133112                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       205                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         4                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    775331000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  134090                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       255                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    775331000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    775331000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    673                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   104165                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    3516                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            723                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    185515                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                460870                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                1410409                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    88                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    332                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 451730                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    513                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             1414486                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     2968603                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  1622512                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    263558                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               1397598                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    16891                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      29                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  29                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    132186                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          2029241                       # The number of ROB reads (Count)
system.cpu.rob.writes                         2819750                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   665104                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1395041                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     4                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples     18271.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000021308750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           573                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           573                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                27033                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                8615                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         9481                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        9481                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       9481                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      9481                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     400                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                    291                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.04                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.17                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   9481                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  9481                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     8687                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      283                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       83                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       25                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       9                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     559                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     579                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     575                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     576                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     579                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     581                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     575                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     579                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     588                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     581                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     573                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     573                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     573                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     573                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     574                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          573                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.839442                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.817947                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.758666                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10                 1      0.17%      0.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                 4      0.70%      0.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 5      0.87%      1.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 6      1.05%      2.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                13      2.27%      5.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                12      2.09%      7.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16               522     91.10%     98.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                10      1.75%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            573                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          573                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.027923                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.026082                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.256227                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               565     98.60%     98.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 2      0.35%     98.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 5      0.87%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 1      0.17%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            573                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    25600                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   606784                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                606784                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               782612845.35250103                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               782612845.35250103                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      775375000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       40890.99                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1       581184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1       587776                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 749594689.235952138901                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 758096864.435963511467                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1         9481                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1         9481                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1    282752000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  19206602250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     29823.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   2025799.20                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1       606784                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          606784                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1       606784                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       606784                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1         9481                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             9481                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1         9481                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            9481                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    782612845                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          782612845                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    782612845                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         782612845                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1565225691                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1565225691                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  9081                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 9184                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           518                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           550                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           576                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           606                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           588                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           542                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           547                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           626                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           521                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           585                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          573                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          446                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          576                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          625                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          656                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          546                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           518                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           552                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           571                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           604                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           597                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           545                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           549                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           641                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           521                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           591                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          575                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          479                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          580                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          637                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          673                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          551                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                112483250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               45405000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           282752000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12386.66                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            31136.66                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 8161                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                8438                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             89.87                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            91.88                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         1661                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   703.460566                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   494.922198                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   401.306034                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          218     13.12%     13.12% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          192     11.56%     24.68% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           85      5.12%     29.80% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           65      3.91%     33.71% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           49      2.95%     36.66% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           55      3.31%     39.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           35      2.11%     42.08% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           28      1.69%     43.77% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          934     56.23%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         1661                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 581184                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten              587776                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               749.594689                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               758.096864                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    11.78                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 5.86                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                5.92                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                90.88                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    775331000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          6004740                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          3176415                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        32508420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       23891940                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 61464000.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    209506920                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    121300320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      457852755                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    590.525537                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    311603000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     26000000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    437728000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          5890500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          3127080                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        32329920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       24048540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 61464000.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    206666610                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    123692160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      457218810                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    589.707893                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    317971250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     26000000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    431359750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    775331000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
