// Seed: 1113818911
module module_0 (
    input wire id_0,
    input wire id_1,
    output tri id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input supply1 id_6,
    output uwire id_7,
    input supply1 id_8
);
  assign id_2 = 1;
  always @(negedge id_5) id_7 += 1;
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1,
    input wor id_2,
    input supply1 id_3,
    input wire id_4,
    input wire id_5,
    output tri id_6,
    input wire id_7,
    input supply1 id_8,
    output tri1 id_9,
    input tri1 id_10,
    output uwire id_11,
    output tri1 id_12,
    input tri id_13,
    input uwire id_14,
    output supply0 id_15,
    output tri id_16,
    input tri id_17
);
  timeprecision 1ps; module_0(
      id_4, id_2, id_6, id_2, id_2, id_13, id_4, id_1, id_2
  );
endmodule
