<stg><name>conv_1</name>


<trans_list>

<trans id="1478" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1700" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1701" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1702" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1703" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1704" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1705" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1706" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1707" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1714" from="10" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1715" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1708" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1709" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1710" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1711" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1712" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1713" from="16" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten353 = phi i11 [ 0, %0 ], [ %add_ln8, %4 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten353"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %r_0 = phi i5 [ 0, %0 ], [ %select_ln32_1, %4 ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:2  %indvar_flatten = phi i7 [ 0, %0 ], [ %select_ln11, %4 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:3  %c_0 = phi i5 [ 0, %0 ], [ %select_ln32_20, %4 ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:4  %f_0_0 = phi i3 [ 0, %0 ], [ %add_ln14_2, %4 ]

]]></Node>
<StgValue><ssdm name="f_0_0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="9" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %urem_ln1117 = urem i5 %r_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:10  %r = add i5 1, %r_0

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="9" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:19  %urem_ln1117_1 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:54  %icmp_ln8 = icmp eq i11 %indvar_flatten353, -696

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:55  %add_ln8 = add i11 1, %indvar_flatten353

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Filter1_Loop_begin:2  %icmp_ln11 = icmp eq i7 %indvar_flatten, 52

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:3  %select_ln32 = select i1 %icmp_ln11, i5 0, i5 %c_0

]]></Node>
<StgValue><ssdm name="select_ln32"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:4  %select_ln32_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0

]]></Node>
<StgValue><ssdm name="select_ln32_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="9" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln1117_2 = urem i5 %r, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:54  %xor_ln32 = xor i1 %icmp_ln11, true

]]></Node>
<StgValue><ssdm name="xor_ln32"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
Filter1_Loop_begin:65  %icmp_ln14 = icmp eq i3 %f_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:66  %and_ln32_3 = and i1 %icmp_ln14, %xor_ln32

]]></Node>
<StgValue><ssdm name="and_ln32_3"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:67  %add_ln23_3 = add i5 1, %select_ln32

]]></Node>
<StgValue><ssdm name="add_ln23_3"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:69  %or_ln32 = or i1 %and_ln32_3, %icmp_ln11

]]></Node>
<StgValue><ssdm name="or_ln32"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:70  %select_ln32_19 = select i1 %or_ln32, i3 0, i3 %f_0_0

]]></Node>
<StgValue><ssdm name="select_ln32_19"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:71  %select_ln32_20 = select i1 %and_ln32_3, i5 %add_ln23_3, i5 %select_ln32

]]></Node>
<StgValue><ssdm name="select_ln32_20"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="9" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:76  %urem_ln1117_3 = urem i5 %add_ln23_3, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_3"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %add_ln14_2 = add i3 %select_ln32_19, 3

]]></Node>
<StgValue><ssdm name="add_ln14_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %add_ln11 = add i7 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:2  %select_ln11 = select i1 %icmp_ln11, i7 1, i7 %add_ln11

]]></Node>
<StgValue><ssdm name="select_ln11"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="8" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %urem_ln1117 = urem i5 %r_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="8" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:19  %urem_ln1117_1 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="8" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln1117_2 = urem i5 %r, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="8" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:76  %urem_ln1117_3 = urem i5 %add_ln23_3, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="7" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %urem_ln1117 = urem i5 %r_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="7" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:19  %urem_ln1117_1 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="7" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln1117_2 = urem i5 %r, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_2"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="7" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:76  %urem_ln1117_3 = urem i5 %add_ln23_3, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="53" st_id="5" stage="6" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %urem_ln1117 = urem i5 %r_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="6" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:19  %urem_ln1117_1 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_1"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="6" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln1117_2 = urem i5 %r, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_2"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="6" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:76  %urem_ln1117_3 = urem i5 %add_ln23_3, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="57" st_id="6" stage="5" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %urem_ln1117 = urem i5 %r_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="5" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:19  %urem_ln1117_1 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_1"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="5" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln1117_2 = urem i5 %r, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_2"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="5" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:76  %urem_ln1117_3 = urem i5 %add_ln23_3, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="61" st_id="7" stage="4" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %urem_ln1117 = urem i5 %r_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="4" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:19  %urem_ln1117_1 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_1"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="4" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln1117_2 = urem i5 %r, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_2"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="4" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:76  %urem_ln1117_3 = urem i5 %add_ln23_3, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="65" st_id="8" stage="3" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %urem_ln1117 = urem i5 %r_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="3" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:19  %urem_ln1117_1 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_1"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="3" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln1117_2 = urem i5 %r, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_2"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="3" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:76  %urem_ln1117_3 = urem i5 %add_ln23_3, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="69" st_id="9" stage="2" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %urem_ln1117 = urem i5 %r_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="2" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:19  %urem_ln1117_1 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_1"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="2" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln1117_2 = urem i5 %r, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_2"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="2" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:76  %urem_ln1117_3 = urem i5 %add_ln23_3, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="73" st_id="10" stage="1" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %urem_ln1117 = urem i5 %r_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="3">
<![CDATA[
:6  %trunc_ln1117 = trunc i5 %urem_ln1117 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln1117"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="5">
<![CDATA[
:7  %zext_ln1117 = zext i5 %r_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1117"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %mul_ln1117 = mul i12 43, %zext_ln1117

]]></Node>
<StgValue><ssdm name="mul_ln1117"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %udiv_ln = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln1117, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="5">
<![CDATA[
:11  %zext_ln1117_5 = zext i5 %r to i12

]]></Node>
<StgValue><ssdm name="zext_ln1117_5"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:12  %mul_ln1117_1 = mul i12 43, %zext_ln1117_5

]]></Node>
<StgValue><ssdm name="mul_ln1117_1"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %udiv_ln1117_4 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln1117_1, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln1117_4"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:14  %icmp_ln1117_1 = icmp eq i2 %trunc_ln1117, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1117_1"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:15  %icmp_ln1117_5 = icmp eq i2 %trunc_ln1117, 1

]]></Node>
<StgValue><ssdm name="icmp_ln1117_5"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:16  %icmp_ln1117_7 = icmp ne i2 %trunc_ln1117, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1117_7"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:17  %icmp_ln1117_8 = icmp ne i2 %trunc_ln1117, 1

]]></Node>
<StgValue><ssdm name="icmp_ln1117_8"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  %and_ln1117_5 = and i1 %icmp_ln1117_7, %icmp_ln1117_8

]]></Node>
<StgValue><ssdm name="and_ln1117_5"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:19  %urem_ln1117_1 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_1"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="3">
<![CDATA[
:20  %trunc_ln1117_1 = trunc i5 %urem_ln1117_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln1117_1"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="3">
<![CDATA[
:21  %trunc_ln1117_2 = trunc i5 %urem_ln1117_1 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln1117_2"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="5">
<![CDATA[
:22  %zext_ln1117_6 = zext i5 %c_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1117_6"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:23  %mul_ln1117_2 = mul i12 43, %zext_ln1117_6

]]></Node>
<StgValue><ssdm name="mul_ln1117_2"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24  %udiv_ln1117_1 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln1117_2, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln1117_1"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:25  %c = add i5 1, %c_0

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="5">
<![CDATA[
:26  %zext_ln1117_7 = zext i5 %c to i12

]]></Node>
<StgValue><ssdm name="zext_ln1117_7"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:27  %mul_ln1117_3 = mul i12 43, %zext_ln1117_7

]]></Node>
<StgValue><ssdm name="mul_ln1117_3"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:28  %udiv_ln1117_2 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln1117_3, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln1117_2"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:29  %add_ln23_1 = add i5 2, %c_0

]]></Node>
<StgValue><ssdm name="add_ln23_1"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="5">
<![CDATA[
:30  %zext_ln1117_8 = zext i5 %add_ln23_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1117_8"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:31  %mul_ln1117_4 = mul i12 43, %zext_ln1117_8

]]></Node>
<StgValue><ssdm name="mul_ln1117_4"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %udiv_ln1117_3 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln1117_4, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln1117_3"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:33  %or_ln1117 = or i2 %trunc_ln1117, %trunc_ln1117_1

]]></Node>
<StgValue><ssdm name="or_ln1117"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:34  %icmp_ln1117 = icmp eq i2 %or_ln1117, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1117"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:35  %icmp_ln1117_2 = icmp eq i2 %trunc_ln1117_1, 1

]]></Node>
<StgValue><ssdm name="icmp_ln1117_2"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:36  %and_ln1117 = and i1 %icmp_ln1117_1, %icmp_ln1117_2

]]></Node>
<StgValue><ssdm name="and_ln1117"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:37  %icmp_ln1117_3 = icmp ne i2 %trunc_ln1117_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1117_3"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:38  %icmp_ln1117_4 = icmp ne i2 %trunc_ln1117_1, 1

]]></Node>
<StgValue><ssdm name="icmp_ln1117_4"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:39  %and_ln1117_1 = and i1 %icmp_ln1117_3, %icmp_ln1117_4

]]></Node>
<StgValue><ssdm name="and_ln1117_1"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:40  %and_ln1117_2 = and i1 %and_ln1117_1, %icmp_ln1117_1

]]></Node>
<StgValue><ssdm name="and_ln1117_2"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:41  %icmp_ln1117_6 = icmp eq i2 %trunc_ln1117_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1117_6"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:42  %and_ln1117_3 = and i1 %icmp_ln1117_5, %icmp_ln1117_6

]]></Node>
<StgValue><ssdm name="and_ln1117_3"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:43  %and_ln1117_4 = and i1 %icmp_ln1117_5, %icmp_ln1117_2

]]></Node>
<StgValue><ssdm name="and_ln1117_4"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:44  %and_ln1117_6 = and i1 %and_ln1117_1, %icmp_ln1117_5

]]></Node>
<StgValue><ssdm name="and_ln1117_6"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:45  %and_ln1117_7 = and i1 %and_ln1117_5, %icmp_ln1117_6

]]></Node>
<StgValue><ssdm name="and_ln1117_7"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:46  %and_ln1117_8 = and i1 %and_ln1117_5, %icmp_ln1117_2

]]></Node>
<StgValue><ssdm name="and_ln1117_8"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:47  %or_ln1117_1 = or i1 %and_ln1117_8, %and_ln1117_7

]]></Node>
<StgValue><ssdm name="or_ln1117_1"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:48  %or_ln1117_2 = or i1 %and_ln1117_6, %and_ln1117_4

]]></Node>
<StgValue><ssdm name="or_ln1117_2"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:49  %or_ln1117_3 = or i1 %and_ln1117_3, %and_ln1117_2

]]></Node>
<StgValue><ssdm name="or_ln1117_3"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:50  %or_ln1117_4 = or i1 %and_ln1117, %icmp_ln1117

]]></Node>
<StgValue><ssdm name="or_ln1117_4"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:51  %or_ln1117_5 = or i1 %or_ln1117_1, %or_ln1117_2

]]></Node>
<StgValue><ssdm name="or_ln1117_5"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:52  %or_ln1117_6 = or i1 %or_ln1117_3, %or_ln1117_4

]]></Node>
<StgValue><ssdm name="or_ln1117_6"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:53  %or_ln1117_7 = or i1 %or_ln1117_5, %or_ln1117_6

]]></Node>
<StgValue><ssdm name="or_ln1117_7"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:56  br i1 %icmp_ln8, label %6, label %Filter1_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln1117_2 = urem i5 %r, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_2"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:8  %trunc_ln1117_3 = trunc i5 %urem_ln1117_2 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln1117_3"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
Filter1_Loop_begin:9  %select_ln32_2 = select i1 %icmp_ln11, i2 %trunc_ln1117_3, i2 %trunc_ln1117

]]></Node>
<StgValue><ssdm name="select_ln32_2"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:10  %trunc_ln32 = trunc i5 %urem_ln1117_2 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln32"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:11  %trunc_ln32_1 = trunc i5 %urem_ln1117 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln32_1"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:12  %select_ln32_3 = select i1 %icmp_ln11, i3 %trunc_ln32, i3 %trunc_ln32_1

]]></Node>
<StgValue><ssdm name="select_ln32_3"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:13  %select_ln32_4 = select i1 %icmp_ln11, i5 %udiv_ln1117_4, i5 %udiv_ln

]]></Node>
<StgValue><ssdm name="select_ln32_4"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:14  %zext_ln32 = zext i5 %select_ln32_4 to i8

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:15  %p_shl1_cast = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln32_4, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:16  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %select_ln32_4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:17  %zext_ln1117_9 = zext i6 %tmp to i8

]]></Node>
<StgValue><ssdm name="zext_ln1117_9"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:18  %add_ln1117 = add i8 %zext_ln1117_9, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="add_ln1117"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:19  %add_ln1117_2 = add i8 %zext_ln32, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="add_ln1117_2"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:20  %add_ln23 = add i5 2, %r_0

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:21  %zext_ln1117_10 = zext i5 %add_ln23 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1117_10"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter1_Loop_begin:22  %mul_ln1117_5 = mul i12 43, %zext_ln1117_10

]]></Node>
<StgValue><ssdm name="mul_ln1117_5"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:23  %udiv_ln1117_4_mid1 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln1117_5, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln1117_4_mid1"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:24  %select_ln32_5 = select i1 %icmp_ln11, i5 %udiv_ln1117_4_mid1, i5 %udiv_ln1117_4

]]></Node>
<StgValue><ssdm name="select_ln32_5"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:25  %zext_ln32_1 = zext i5 %select_ln32_5 to i8

]]></Node>
<StgValue><ssdm name="zext_ln32_1"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:26  %p_shl4_cast = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln32_5, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:27  %tmp_16 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %select_ln32_5, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:28  %zext_ln1117_11 = zext i6 %tmp_16 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1117_11"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:29  %add_ln1117_3 = add i8 %zext_ln1117_11, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="add_ln1117_3"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:30  %add_ln1117_4 = add i8 %zext_ln32_1, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="add_ln1117_4"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:31  %select_ln32_6 = select i1 %icmp_ln11, i5 3, i5 2

]]></Node>
<StgValue><ssdm name="select_ln32_6"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:32  %add_ln32 = add i5 %r_0, %select_ln32_6

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:33  %zext_ln32_2 = zext i5 %add_ln32 to i12

]]></Node>
<StgValue><ssdm name="zext_ln32_2"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter1_Loop_begin:34  %mul_ln32 = mul i12 43, %zext_ln32_2

]]></Node>
<StgValue><ssdm name="mul_ln32"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:35  %zext_ln1117_5_mid2_v = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln32, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="zext_ln1117_5_mid2_v"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:36  %zext_ln1117_12 = zext i5 %zext_ln1117_5_mid2_v to i8

]]></Node>
<StgValue><ssdm name="zext_ln1117_12"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:37  %tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %zext_ln1117_5_mid2_v, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:38  %tmp_10 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %zext_ln1117_5_mid2_v, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:39  %zext_ln1117_13 = zext i6 %tmp_10 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1117_13"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:40  %add_ln1117_5 = add i8 %zext_ln1117_13, %tmp_s

]]></Node>
<StgValue><ssdm name="add_ln1117_5"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:41  %add_ln1117_6 = add i8 %zext_ln1117_12, %tmp_s

]]></Node>
<StgValue><ssdm name="add_ln1117_6"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
Filter1_Loop_begin:42  %icmp_ln1117_9 = icmp eq i2 %trunc_ln1117_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1117_9"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:43  %select_ln32_7 = select i1 %icmp_ln11, i1 %icmp_ln1117_9, i1 %icmp_ln1117_1

]]></Node>
<StgValue><ssdm name="select_ln32_7"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
Filter1_Loop_begin:44  %icmp_ln1117_10 = icmp eq i2 %trunc_ln1117_3, 1

]]></Node>
<StgValue><ssdm name="icmp_ln1117_10"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:45  %select_ln32_8 = select i1 %icmp_ln11, i1 %icmp_ln1117_10, i1 %icmp_ln1117_5

]]></Node>
<StgValue><ssdm name="select_ln32_8"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
Filter1_Loop_begin:46  %icmp_ln1117_11 = icmp ne i2 %trunc_ln1117_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1117_11"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
Filter1_Loop_begin:47  %icmp_ln1117_12 = icmp ne i2 %trunc_ln1117_3, 1

]]></Node>
<StgValue><ssdm name="icmp_ln1117_12"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:48  %and_ln1117_9 = and i1 %icmp_ln1117_11, %icmp_ln1117_12

]]></Node>
<StgValue><ssdm name="and_ln1117_9"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:49  %select_ln32_9 = select i1 %icmp_ln11, i1 %and_ln1117_9, i1 %and_ln1117_5

]]></Node>
<StgValue><ssdm name="select_ln32_9"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:50  %select_ln32_10 = select i1 %icmp_ln11, i3 0, i3 %trunc_ln1117_2

]]></Node>
<StgValue><ssdm name="select_ln32_10"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:51  %select_ln32_11 = select i1 %icmp_ln11, i5 0, i5 %udiv_ln1117_1

]]></Node>
<StgValue><ssdm name="select_ln32_11"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:52  %select_ln32_12 = select i1 %icmp_ln11, i5 0, i5 %udiv_ln1117_2

]]></Node>
<StgValue><ssdm name="select_ln32_12"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:53  %select_ln32_13 = select i1 %icmp_ln11, i5 0, i5 %udiv_ln1117_3

]]></Node>
<StgValue><ssdm name="select_ln32_13"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:55  %and_ln32 = and i1 %and_ln1117, %xor_ln32

]]></Node>
<StgValue><ssdm name="and_ln32"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:56  %select_ln32_14 = select i1 %icmp_ln11, i1 %icmp_ln1117_10, i1 %and_ln1117_3

]]></Node>
<StgValue><ssdm name="select_ln32_14"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:57  %and_ln32_1 = and i1 %and_ln1117_6, %xor_ln32

]]></Node>
<StgValue><ssdm name="and_ln32_1"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:58  %and_ln32_2 = and i1 %and_ln1117_8, %xor_ln32

]]></Node>
<StgValue><ssdm name="and_ln32_2"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:59  %select_ln32_15 = select i1 %icmp_ln11, i1 %and_ln1117_9, i1 %or_ln1117_1

]]></Node>
<StgValue><ssdm name="select_ln32_15"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:60  %select_ln32_16 = select i1 %icmp_ln11, i1 %icmp_ln1117_10, i1 %or_ln1117_3

]]></Node>
<StgValue><ssdm name="select_ln32_16"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:61  %select_ln32_17 = select i1 %icmp_ln11, i1 %and_ln1117_9, i1 %or_ln1117_5

]]></Node>
<StgValue><ssdm name="select_ln32_17"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln11" val="1"/>
<literal name="and_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:62  %or_ln1117_8 = or i1 %icmp_ln1117_10, %icmp_ln1117_9

]]></Node>
<StgValue><ssdm name="or_ln1117_8"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln11" val="1"/>
<literal name="and_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:63  %or_ln1117_9 = or i1 %and_ln1117_9, %or_ln1117_8

]]></Node>
<StgValue><ssdm name="or_ln1117_9"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:64  %select_ln32_18 = select i1 %icmp_ln11, i1 %or_ln1117_9, i1 %or_ln1117_7

]]></Node>
<StgValue><ssdm name="select_ln32_18"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:76  %urem_ln1117_3 = urem i5 %add_ln23_3, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_3"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="2" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:77  %trunc_ln1117_4 = trunc i5 %urem_ln1117_3 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln1117_4"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:78  %trunc_ln1117_5 = trunc i5 %urem_ln1117_3 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln1117_5"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:79  %select_ln32_21 = select i1 %and_ln32_3, i3 %trunc_ln1117_5, i3 %select_ln32_10

]]></Node>
<StgValue><ssdm name="select_ln32_21"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:80  %zext_ln1117_15 = zext i5 %add_ln23_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1117_15"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter1_Loop_begin:81  %mul_ln1117_6 = mul i12 43, %zext_ln1117_15

]]></Node>
<StgValue><ssdm name="mul_ln1117_6"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:82  %udiv_ln1117_1_mid1 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln1117_6, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln1117_1_mid1"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:83  %select_ln32_22 = select i1 %and_ln32_3, i5 %udiv_ln1117_1_mid1, i5 %select_ln32_11

]]></Node>
<StgValue><ssdm name="select_ln32_22"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:84  %zext_ln32_4 = zext i5 %select_ln32_22 to i8

]]></Node>
<StgValue><ssdm name="zext_ln32_4"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:85  %add_ln1117_7 = add i8 %add_ln1117, %zext_ln32_4

]]></Node>
<StgValue><ssdm name="add_ln1117_7"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:86  %zext_ln1117_16 = zext i8 %add_ln1117_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_16"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:87  %input_0_0_V_addr = getelementptr [100 x i14]* %input_0_0_V, i64 0, i64 %zext_ln1117_16

]]></Node>
<StgValue><ssdm name="input_0_0_V_addr"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:88  %add_ln1117_8 = add i8 %add_ln1117_3, %zext_ln32_4

]]></Node>
<StgValue><ssdm name="add_ln1117_8"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:89  %zext_ln1117_17 = zext i8 %add_ln1117_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_17"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:90  %input_0_0_V_addr_1 = getelementptr [100 x i14]* %input_0_0_V, i64 0, i64 %zext_ln1117_17

]]></Node>
<StgValue><ssdm name="input_0_0_V_addr_1"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:91  %add_ln1117_9 = add i8 %add_ln1117_5, %zext_ln32_4

]]></Node>
<StgValue><ssdm name="add_ln1117_9"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:92  %zext_ln1117_18 = zext i8 %add_ln1117_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_18"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:93  %input_0_0_V_addr_2 = getelementptr [100 x i14]* %input_0_0_V, i64 0, i64 %zext_ln1117_18

]]></Node>
<StgValue><ssdm name="input_0_0_V_addr_2"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:94  %add_ln1117_10 = add i8 %add_ln1117_2, %zext_ln32_4

]]></Node>
<StgValue><ssdm name="add_ln1117_10"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:95  %zext_ln1117_19 = zext i8 %add_ln1117_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_19"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:96  %input_0_1_V_addr = getelementptr [90 x i14]* %input_0_1_V, i64 0, i64 %zext_ln1117_19

]]></Node>
<StgValue><ssdm name="input_0_1_V_addr"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:97  %add_ln1117_11 = add i8 %add_ln1117_4, %zext_ln32_4

]]></Node>
<StgValue><ssdm name="add_ln1117_11"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:98  %zext_ln1117_20 = zext i8 %add_ln1117_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_20"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:99  %input_0_1_V_addr_1 = getelementptr [90 x i14]* %input_0_1_V, i64 0, i64 %zext_ln1117_20

]]></Node>
<StgValue><ssdm name="input_0_1_V_addr_1"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:100  %add_ln1117_12 = add i8 %add_ln1117_6, %zext_ln32_4

]]></Node>
<StgValue><ssdm name="add_ln1117_12"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:101  %zext_ln1117_21 = zext i8 %add_ln1117_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_21"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:102  %input_0_1_V_addr_2 = getelementptr [90 x i14]* %input_0_1_V, i64 0, i64 %zext_ln1117_21

]]></Node>
<StgValue><ssdm name="input_0_1_V_addr_2"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:103  %input_0_2_V_addr = getelementptr [90 x i14]* %input_0_2_V, i64 0, i64 %zext_ln1117_19

]]></Node>
<StgValue><ssdm name="input_0_2_V_addr"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:104  %input_0_2_V_addr_1 = getelementptr [90 x i14]* %input_0_2_V, i64 0, i64 %zext_ln1117_20

]]></Node>
<StgValue><ssdm name="input_0_2_V_addr_1"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:105  %input_0_2_V_addr_2 = getelementptr [90 x i14]* %input_0_2_V, i64 0, i64 %zext_ln1117_21

]]></Node>
<StgValue><ssdm name="input_0_2_V_addr_2"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:106  %input_1_0_V_addr = getelementptr [90 x i14]* %input_1_0_V, i64 0, i64 %zext_ln1117_16

]]></Node>
<StgValue><ssdm name="input_1_0_V_addr"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:107  %input_1_0_V_addr_1 = getelementptr [90 x i14]* %input_1_0_V, i64 0, i64 %zext_ln1117_17

]]></Node>
<StgValue><ssdm name="input_1_0_V_addr_1"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:108  %input_1_0_V_addr_2 = getelementptr [90 x i14]* %input_1_0_V, i64 0, i64 %zext_ln1117_18

]]></Node>
<StgValue><ssdm name="input_1_0_V_addr_2"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:109  %input_1_1_V_addr = getelementptr [81 x i14]* %input_1_1_V, i64 0, i64 %zext_ln1117_19

]]></Node>
<StgValue><ssdm name="input_1_1_V_addr"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:110  %input_1_1_V_addr_1 = getelementptr [81 x i14]* %input_1_1_V, i64 0, i64 %zext_ln1117_20

]]></Node>
<StgValue><ssdm name="input_1_1_V_addr_1"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:111  %input_1_1_V_addr_2 = getelementptr [81 x i14]* %input_1_1_V, i64 0, i64 %zext_ln1117_21

]]></Node>
<StgValue><ssdm name="input_1_1_V_addr_2"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:112  %input_1_2_V_addr = getelementptr [81 x i14]* %input_1_2_V, i64 0, i64 %zext_ln1117_19

]]></Node>
<StgValue><ssdm name="input_1_2_V_addr"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:113  %input_1_2_V_addr_1 = getelementptr [81 x i14]* %input_1_2_V, i64 0, i64 %zext_ln1117_20

]]></Node>
<StgValue><ssdm name="input_1_2_V_addr_1"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:114  %input_1_2_V_addr_2 = getelementptr [81 x i14]* %input_1_2_V, i64 0, i64 %zext_ln1117_21

]]></Node>
<StgValue><ssdm name="input_1_2_V_addr_2"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:115  %input_2_0_V_addr = getelementptr [90 x i14]* %input_2_0_V, i64 0, i64 %zext_ln1117_16

]]></Node>
<StgValue><ssdm name="input_2_0_V_addr"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:116  %input_2_0_V_addr_1 = getelementptr [90 x i14]* %input_2_0_V, i64 0, i64 %zext_ln1117_17

]]></Node>
<StgValue><ssdm name="input_2_0_V_addr_1"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:117  %input_2_0_V_addr_2 = getelementptr [90 x i14]* %input_2_0_V, i64 0, i64 %zext_ln1117_18

]]></Node>
<StgValue><ssdm name="input_2_0_V_addr_2"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:118  %input_2_1_V_addr = getelementptr [81 x i14]* %input_2_1_V, i64 0, i64 %zext_ln1117_19

]]></Node>
<StgValue><ssdm name="input_2_1_V_addr"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:119  %input_2_1_V_addr_1 = getelementptr [81 x i14]* %input_2_1_V, i64 0, i64 %zext_ln1117_20

]]></Node>
<StgValue><ssdm name="input_2_1_V_addr_1"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:120  %input_2_1_V_addr_2 = getelementptr [81 x i14]* %input_2_1_V, i64 0, i64 %zext_ln1117_21

]]></Node>
<StgValue><ssdm name="input_2_1_V_addr_2"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:121  %input_2_2_V_addr = getelementptr [81 x i14]* %input_2_2_V, i64 0, i64 %zext_ln1117_19

]]></Node>
<StgValue><ssdm name="input_2_2_V_addr"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:122  %input_2_2_V_addr_1 = getelementptr [81 x i14]* %input_2_2_V, i64 0, i64 %zext_ln1117_20

]]></Node>
<StgValue><ssdm name="input_2_2_V_addr_1"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:123  %input_2_2_V_addr_2 = getelementptr [81 x i14]* %input_2_2_V, i64 0, i64 %zext_ln1117_21

]]></Node>
<StgValue><ssdm name="input_2_2_V_addr_2"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:124  %add_ln23_4 = add i5 2, %select_ln32

]]></Node>
<StgValue><ssdm name="add_ln23_4"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:125  %zext_ln1117_22 = zext i5 %add_ln23_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1117_22"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter1_Loop_begin:126  %mul_ln1117_7 = mul i12 43, %zext_ln1117_22

]]></Node>
<StgValue><ssdm name="mul_ln1117_7"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:127  %udiv_ln1117_2_mid1 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln1117_7, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln1117_2_mid1"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:128  %select_ln32_23 = select i1 %and_ln32_3, i5 %udiv_ln1117_2_mid1, i5 %select_ln32_12

]]></Node>
<StgValue><ssdm name="select_ln32_23"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:129  %zext_ln32_5 = zext i5 %select_ln32_23 to i8

]]></Node>
<StgValue><ssdm name="zext_ln32_5"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:130  %add_ln1117_13 = add i8 %add_ln1117, %zext_ln32_5

]]></Node>
<StgValue><ssdm name="add_ln1117_13"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:131  %zext_ln1117_23 = zext i8 %add_ln1117_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_23"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:132  %input_0_0_V_addr_3 = getelementptr [100 x i14]* %input_0_0_V, i64 0, i64 %zext_ln1117_23

]]></Node>
<StgValue><ssdm name="input_0_0_V_addr_3"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:133  %add_ln1117_14 = add i8 %add_ln1117_3, %zext_ln32_5

]]></Node>
<StgValue><ssdm name="add_ln1117_14"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:134  %zext_ln1117_24 = zext i8 %add_ln1117_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_24"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:135  %input_0_0_V_addr_4 = getelementptr [100 x i14]* %input_0_0_V, i64 0, i64 %zext_ln1117_24

]]></Node>
<StgValue><ssdm name="input_0_0_V_addr_4"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:136  %add_ln1117_15 = add i8 %add_ln1117_5, %zext_ln32_5

]]></Node>
<StgValue><ssdm name="add_ln1117_15"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:137  %zext_ln1117_25 = zext i8 %add_ln1117_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_25"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:138  %input_0_0_V_addr_5 = getelementptr [100 x i14]* %input_0_0_V, i64 0, i64 %zext_ln1117_25

]]></Node>
<StgValue><ssdm name="input_0_0_V_addr_5"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:139  %add_ln1117_16 = add i8 %add_ln1117_2, %zext_ln32_5

]]></Node>
<StgValue><ssdm name="add_ln1117_16"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:140  %zext_ln1117_26 = zext i8 %add_ln1117_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_26"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:141  %input_0_1_V_addr_3 = getelementptr [90 x i14]* %input_0_1_V, i64 0, i64 %zext_ln1117_26

]]></Node>
<StgValue><ssdm name="input_0_1_V_addr_3"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:142  %add_ln1117_17 = add i8 %add_ln1117_4, %zext_ln32_5

]]></Node>
<StgValue><ssdm name="add_ln1117_17"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:143  %zext_ln1117_27 = zext i8 %add_ln1117_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_27"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:144  %input_0_1_V_addr_4 = getelementptr [90 x i14]* %input_0_1_V, i64 0, i64 %zext_ln1117_27

]]></Node>
<StgValue><ssdm name="input_0_1_V_addr_4"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:145  %add_ln1117_18 = add i8 %add_ln1117_6, %zext_ln32_5

]]></Node>
<StgValue><ssdm name="add_ln1117_18"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:146  %zext_ln1117_28 = zext i8 %add_ln1117_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_28"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:147  %input_0_1_V_addr_5 = getelementptr [90 x i14]* %input_0_1_V, i64 0, i64 %zext_ln1117_28

]]></Node>
<StgValue><ssdm name="input_0_1_V_addr_5"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:148  %input_0_2_V_addr_3 = getelementptr [90 x i14]* %input_0_2_V, i64 0, i64 %zext_ln1117_26

]]></Node>
<StgValue><ssdm name="input_0_2_V_addr_3"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:149  %input_0_2_V_addr_4 = getelementptr [90 x i14]* %input_0_2_V, i64 0, i64 %zext_ln1117_27

]]></Node>
<StgValue><ssdm name="input_0_2_V_addr_4"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:150  %input_0_2_V_addr_5 = getelementptr [90 x i14]* %input_0_2_V, i64 0, i64 %zext_ln1117_28

]]></Node>
<StgValue><ssdm name="input_0_2_V_addr_5"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:151  %input_1_0_V_addr_3 = getelementptr [90 x i14]* %input_1_0_V, i64 0, i64 %zext_ln1117_23

]]></Node>
<StgValue><ssdm name="input_1_0_V_addr_3"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:152  %input_1_0_V_addr_4 = getelementptr [90 x i14]* %input_1_0_V, i64 0, i64 %zext_ln1117_24

]]></Node>
<StgValue><ssdm name="input_1_0_V_addr_4"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:153  %input_1_0_V_addr_5 = getelementptr [90 x i14]* %input_1_0_V, i64 0, i64 %zext_ln1117_25

]]></Node>
<StgValue><ssdm name="input_1_0_V_addr_5"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:154  %input_1_1_V_addr_3 = getelementptr [81 x i14]* %input_1_1_V, i64 0, i64 %zext_ln1117_26

]]></Node>
<StgValue><ssdm name="input_1_1_V_addr_3"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:155  %input_1_1_V_addr_4 = getelementptr [81 x i14]* %input_1_1_V, i64 0, i64 %zext_ln1117_27

]]></Node>
<StgValue><ssdm name="input_1_1_V_addr_4"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:156  %input_1_1_V_addr_5 = getelementptr [81 x i14]* %input_1_1_V, i64 0, i64 %zext_ln1117_28

]]></Node>
<StgValue><ssdm name="input_1_1_V_addr_5"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:157  %input_1_2_V_addr_3 = getelementptr [81 x i14]* %input_1_2_V, i64 0, i64 %zext_ln1117_26

]]></Node>
<StgValue><ssdm name="input_1_2_V_addr_3"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:158  %input_1_2_V_addr_4 = getelementptr [81 x i14]* %input_1_2_V, i64 0, i64 %zext_ln1117_27

]]></Node>
<StgValue><ssdm name="input_1_2_V_addr_4"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:159  %input_1_2_V_addr_5 = getelementptr [81 x i14]* %input_1_2_V, i64 0, i64 %zext_ln1117_28

]]></Node>
<StgValue><ssdm name="input_1_2_V_addr_5"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:160  %input_2_0_V_addr_3 = getelementptr [90 x i14]* %input_2_0_V, i64 0, i64 %zext_ln1117_23

]]></Node>
<StgValue><ssdm name="input_2_0_V_addr_3"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:161  %input_2_0_V_addr_4 = getelementptr [90 x i14]* %input_2_0_V, i64 0, i64 %zext_ln1117_24

]]></Node>
<StgValue><ssdm name="input_2_0_V_addr_4"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:162  %input_2_0_V_addr_5 = getelementptr [90 x i14]* %input_2_0_V, i64 0, i64 %zext_ln1117_25

]]></Node>
<StgValue><ssdm name="input_2_0_V_addr_5"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:163  %input_2_1_V_addr_3 = getelementptr [81 x i14]* %input_2_1_V, i64 0, i64 %zext_ln1117_26

]]></Node>
<StgValue><ssdm name="input_2_1_V_addr_3"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:164  %input_2_1_V_addr_4 = getelementptr [81 x i14]* %input_2_1_V, i64 0, i64 %zext_ln1117_27

]]></Node>
<StgValue><ssdm name="input_2_1_V_addr_4"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:165  %input_2_1_V_addr_5 = getelementptr [81 x i14]* %input_2_1_V, i64 0, i64 %zext_ln1117_28

]]></Node>
<StgValue><ssdm name="input_2_1_V_addr_5"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:166  %input_2_2_V_addr_3 = getelementptr [81 x i14]* %input_2_2_V, i64 0, i64 %zext_ln1117_26

]]></Node>
<StgValue><ssdm name="input_2_2_V_addr_3"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:167  %input_2_2_V_addr_4 = getelementptr [81 x i14]* %input_2_2_V, i64 0, i64 %zext_ln1117_27

]]></Node>
<StgValue><ssdm name="input_2_2_V_addr_4"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:168  %input_2_2_V_addr_5 = getelementptr [81 x i14]* %input_2_2_V, i64 0, i64 %zext_ln1117_28

]]></Node>
<StgValue><ssdm name="input_2_2_V_addr_5"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:169  %add_ln23_5 = add i5 3, %select_ln32

]]></Node>
<StgValue><ssdm name="add_ln23_5"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:170  %zext_ln1117_29 = zext i5 %add_ln23_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1117_29"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter1_Loop_begin:171  %mul_ln1117_8 = mul i12 43, %zext_ln1117_29

]]></Node>
<StgValue><ssdm name="mul_ln1117_8"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:172  %udiv_ln1117_3_mid1 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln1117_8, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln1117_3_mid1"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:173  %select_ln32_24 = select i1 %and_ln32_3, i5 %udiv_ln1117_3_mid1, i5 %select_ln32_13

]]></Node>
<StgValue><ssdm name="select_ln32_24"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:174  %zext_ln32_6 = zext i5 %select_ln32_24 to i8

]]></Node>
<StgValue><ssdm name="zext_ln32_6"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:175  %add_ln1117_19 = add i8 %add_ln1117, %zext_ln32_6

]]></Node>
<StgValue><ssdm name="add_ln1117_19"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:176  %zext_ln1117_30 = zext i8 %add_ln1117_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_30"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:177  %input_0_0_V_addr_6 = getelementptr [100 x i14]* %input_0_0_V, i64 0, i64 %zext_ln1117_30

]]></Node>
<StgValue><ssdm name="input_0_0_V_addr_6"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:178  %add_ln1117_20 = add i8 %add_ln1117_3, %zext_ln32_6

]]></Node>
<StgValue><ssdm name="add_ln1117_20"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:179  %zext_ln1117_31 = zext i8 %add_ln1117_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_31"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:180  %input_0_0_V_addr_7 = getelementptr [100 x i14]* %input_0_0_V, i64 0, i64 %zext_ln1117_31

]]></Node>
<StgValue><ssdm name="input_0_0_V_addr_7"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:181  %add_ln1117_21 = add i8 %add_ln1117_5, %zext_ln32_6

]]></Node>
<StgValue><ssdm name="add_ln1117_21"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:182  %zext_ln1117_32 = zext i8 %add_ln1117_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_32"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:183  %input_0_0_V_addr_8 = getelementptr [100 x i14]* %input_0_0_V, i64 0, i64 %zext_ln1117_32

]]></Node>
<StgValue><ssdm name="input_0_0_V_addr_8"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:184  %add_ln1117_22 = add i8 %add_ln1117_2, %zext_ln32_6

]]></Node>
<StgValue><ssdm name="add_ln1117_22"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:185  %zext_ln1117_33 = zext i8 %add_ln1117_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_33"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:186  %input_0_1_V_addr_6 = getelementptr [90 x i14]* %input_0_1_V, i64 0, i64 %zext_ln1117_33

]]></Node>
<StgValue><ssdm name="input_0_1_V_addr_6"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:187  %add_ln1117_23 = add i8 %add_ln1117_4, %zext_ln32_6

]]></Node>
<StgValue><ssdm name="add_ln1117_23"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:188  %zext_ln1117_34 = zext i8 %add_ln1117_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_34"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:189  %input_0_1_V_addr_7 = getelementptr [90 x i14]* %input_0_1_V, i64 0, i64 %zext_ln1117_34

]]></Node>
<StgValue><ssdm name="input_0_1_V_addr_7"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:190  %add_ln1117_24 = add i8 %add_ln1117_6, %zext_ln32_6

]]></Node>
<StgValue><ssdm name="add_ln1117_24"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:191  %zext_ln1117_35 = zext i8 %add_ln1117_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_35"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:192  %input_0_1_V_addr_8 = getelementptr [90 x i14]* %input_0_1_V, i64 0, i64 %zext_ln1117_35

]]></Node>
<StgValue><ssdm name="input_0_1_V_addr_8"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:193  %input_0_2_V_addr_6 = getelementptr [90 x i14]* %input_0_2_V, i64 0, i64 %zext_ln1117_33

]]></Node>
<StgValue><ssdm name="input_0_2_V_addr_6"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:194  %input_0_2_V_addr_7 = getelementptr [90 x i14]* %input_0_2_V, i64 0, i64 %zext_ln1117_34

]]></Node>
<StgValue><ssdm name="input_0_2_V_addr_7"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:195  %input_0_2_V_addr_8 = getelementptr [90 x i14]* %input_0_2_V, i64 0, i64 %zext_ln1117_35

]]></Node>
<StgValue><ssdm name="input_0_2_V_addr_8"/></StgValue>
</operation>

<operation id="299" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:196  %input_1_0_V_addr_6 = getelementptr [90 x i14]* %input_1_0_V, i64 0, i64 %zext_ln1117_30

]]></Node>
<StgValue><ssdm name="input_1_0_V_addr_6"/></StgValue>
</operation>

<operation id="300" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:197  %input_1_0_V_addr_7 = getelementptr [90 x i14]* %input_1_0_V, i64 0, i64 %zext_ln1117_31

]]></Node>
<StgValue><ssdm name="input_1_0_V_addr_7"/></StgValue>
</operation>

<operation id="301" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:198  %input_1_0_V_addr_8 = getelementptr [90 x i14]* %input_1_0_V, i64 0, i64 %zext_ln1117_32

]]></Node>
<StgValue><ssdm name="input_1_0_V_addr_8"/></StgValue>
</operation>

<operation id="302" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:199  %input_1_1_V_addr_6 = getelementptr [81 x i14]* %input_1_1_V, i64 0, i64 %zext_ln1117_33

]]></Node>
<StgValue><ssdm name="input_1_1_V_addr_6"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:200  %input_1_1_V_addr_7 = getelementptr [81 x i14]* %input_1_1_V, i64 0, i64 %zext_ln1117_34

]]></Node>
<StgValue><ssdm name="input_1_1_V_addr_7"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:201  %input_1_1_V_addr_8 = getelementptr [81 x i14]* %input_1_1_V, i64 0, i64 %zext_ln1117_35

]]></Node>
<StgValue><ssdm name="input_1_1_V_addr_8"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:202  %input_1_2_V_addr_6 = getelementptr [81 x i14]* %input_1_2_V, i64 0, i64 %zext_ln1117_33

]]></Node>
<StgValue><ssdm name="input_1_2_V_addr_6"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:203  %input_1_2_V_addr_7 = getelementptr [81 x i14]* %input_1_2_V, i64 0, i64 %zext_ln1117_34

]]></Node>
<StgValue><ssdm name="input_1_2_V_addr_7"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:204  %input_1_2_V_addr_8 = getelementptr [81 x i14]* %input_1_2_V, i64 0, i64 %zext_ln1117_35

]]></Node>
<StgValue><ssdm name="input_1_2_V_addr_8"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:205  %input_2_0_V_addr_6 = getelementptr [90 x i14]* %input_2_0_V, i64 0, i64 %zext_ln1117_30

]]></Node>
<StgValue><ssdm name="input_2_0_V_addr_6"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:206  %input_2_0_V_addr_7 = getelementptr [90 x i14]* %input_2_0_V, i64 0, i64 %zext_ln1117_31

]]></Node>
<StgValue><ssdm name="input_2_0_V_addr_7"/></StgValue>
</operation>

<operation id="310" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:207  %input_2_0_V_addr_8 = getelementptr [90 x i14]* %input_2_0_V, i64 0, i64 %zext_ln1117_32

]]></Node>
<StgValue><ssdm name="input_2_0_V_addr_8"/></StgValue>
</operation>

<operation id="311" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:208  %input_2_1_V_addr_6 = getelementptr [81 x i14]* %input_2_1_V, i64 0, i64 %zext_ln1117_33

]]></Node>
<StgValue><ssdm name="input_2_1_V_addr_6"/></StgValue>
</operation>

<operation id="312" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:209  %input_2_1_V_addr_7 = getelementptr [81 x i14]* %input_2_1_V, i64 0, i64 %zext_ln1117_34

]]></Node>
<StgValue><ssdm name="input_2_1_V_addr_7"/></StgValue>
</operation>

<operation id="313" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:210  %input_2_1_V_addr_8 = getelementptr [81 x i14]* %input_2_1_V, i64 0, i64 %zext_ln1117_35

]]></Node>
<StgValue><ssdm name="input_2_1_V_addr_8"/></StgValue>
</operation>

<operation id="314" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:211  %input_2_2_V_addr_6 = getelementptr [81 x i14]* %input_2_2_V, i64 0, i64 %zext_ln1117_33

]]></Node>
<StgValue><ssdm name="input_2_2_V_addr_6"/></StgValue>
</operation>

<operation id="315" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:212  %input_2_2_V_addr_7 = getelementptr [81 x i14]* %input_2_2_V, i64 0, i64 %zext_ln1117_34

]]></Node>
<StgValue><ssdm name="input_2_2_V_addr_7"/></StgValue>
</operation>

<operation id="316" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:213  %input_2_2_V_addr_8 = getelementptr [81 x i14]* %input_2_2_V, i64 0, i64 %zext_ln1117_35

]]></Node>
<StgValue><ssdm name="input_2_2_V_addr_8"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
Filter1_Loop_begin:214  %or_ln1117_10 = or i2 %select_ln32_2, %trunc_ln1117_4

]]></Node>
<StgValue><ssdm name="or_ln1117_10"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
Filter1_Loop_begin:215  %icmp_ln1117_13 = icmp eq i2 %or_ln1117_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1117_13"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
Filter1_Loop_begin:216  %icmp_ln1117_14 = icmp eq i2 %trunc_ln1117_4, 1

]]></Node>
<StgValue><ssdm name="icmp_ln1117_14"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:217  %and_ln1117_10 = and i1 %select_ln32_7, %icmp_ln1117_14

]]></Node>
<StgValue><ssdm name="and_ln1117_10"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:218  %select_ln32_25 = select i1 %and_ln32_3, i1 %and_ln1117_10, i1 %and_ln32

]]></Node>
<StgValue><ssdm name="select_ln32_25"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
Filter1_Loop_begin:219  %icmp_ln1117_15 = icmp ne i2 %trunc_ln1117_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1117_15"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
Filter1_Loop_begin:220  %icmp_ln1117_16 = icmp ne i2 %trunc_ln1117_4, 1

]]></Node>
<StgValue><ssdm name="icmp_ln1117_16"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:221  %and_ln1117_11 = and i1 %icmp_ln1117_15, %icmp_ln1117_16

]]></Node>
<StgValue><ssdm name="and_ln1117_11"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:222  %and_ln1117_12 = and i1 %and_ln1117_11, %select_ln32_7

]]></Node>
<StgValue><ssdm name="and_ln1117_12"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
Filter1_Loop_begin:223  %icmp_ln1117_17 = icmp eq i2 %trunc_ln1117_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1117_17"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:224  %and_ln1117_13 = and i1 %select_ln32_8, %icmp_ln1117_17

]]></Node>
<StgValue><ssdm name="and_ln1117_13"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:225  %select_ln32_26 = select i1 %and_ln32_3, i1 %and_ln1117_13, i1 %select_ln32_14

]]></Node>
<StgValue><ssdm name="select_ln32_26"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:226  %and_ln1117_14 = and i1 %select_ln32_8, %icmp_ln1117_14

]]></Node>
<StgValue><ssdm name="and_ln1117_14"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:227  %and_ln1117_15 = and i1 %and_ln1117_11, %select_ln32_8

]]></Node>
<StgValue><ssdm name="and_ln1117_15"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:228  %select_ln32_27 = select i1 %and_ln32_3, i1 %and_ln1117_15, i1 %and_ln32_1

]]></Node>
<StgValue><ssdm name="select_ln32_27"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:229  %and_ln1117_16 = and i1 %select_ln32_9, %icmp_ln1117_17

]]></Node>
<StgValue><ssdm name="and_ln1117_16"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:230  %and_ln1117_17 = and i1 %select_ln32_9, %icmp_ln1117_14

]]></Node>
<StgValue><ssdm name="and_ln1117_17"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:231  %select_ln32_28 = select i1 %and_ln32_3, i1 %and_ln1117_17, i1 %and_ln32_2

]]></Node>
<StgValue><ssdm name="select_ln32_28"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:232  %or_ln1117_11 = or i1 %and_ln1117_17, %and_ln1117_16

]]></Node>
<StgValue><ssdm name="or_ln1117_11"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:233  %select_ln32_29 = select i1 %and_ln32_3, i1 %or_ln1117_11, i1 %select_ln32_15

]]></Node>
<StgValue><ssdm name="select_ln32_29"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:234  %or_ln1117_12 = or i1 %and_ln1117_15, %and_ln1117_14

]]></Node>
<StgValue><ssdm name="or_ln1117_12"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:235  %or_ln1117_13 = or i1 %and_ln1117_13, %and_ln1117_12

]]></Node>
<StgValue><ssdm name="or_ln1117_13"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:236  %select_ln32_30 = select i1 %and_ln32_3, i1 %or_ln1117_13, i1 %select_ln32_16

]]></Node>
<StgValue><ssdm name="select_ln32_30"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:237  %or_ln1117_14 = or i1 %and_ln1117_10, %icmp_ln1117_13

]]></Node>
<StgValue><ssdm name="or_ln1117_14"/></StgValue>
</operation>

<operation id="341" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:238  %or_ln1117_15 = or i1 %or_ln1117_11, %or_ln1117_12

]]></Node>
<StgValue><ssdm name="or_ln1117_15"/></StgValue>
</operation>

<operation id="342" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:239  %select_ln32_31 = select i1 %and_ln32_3, i1 %or_ln1117_15, i1 %select_ln32_17

]]></Node>
<StgValue><ssdm name="select_ln32_31"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:240  %or_ln1117_16 = or i1 %or_ln1117_13, %or_ln1117_14

]]></Node>
<StgValue><ssdm name="or_ln1117_16"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:241  %or_ln1117_17 = or i1 %or_ln1117_15, %or_ln1117_16

]]></Node>
<StgValue><ssdm name="or_ln1117_17"/></StgValue>
</operation>

<operation id="345" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:242  %select_ln32_32 = select i1 %and_ln32_3, i1 %or_ln1117_17, i1 %select_ln32_18

]]></Node>
<StgValue><ssdm name="select_ln32_32"/></StgValue>
</operation>

<operation id="346" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:246  %zext_ln23 = zext i3 %select_ln32_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="6" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:247  %zext_ln1116 = zext i3 %select_ln32_19 to i6

]]></Node>
<StgValue><ssdm name="zext_ln1116"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="5" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:248  %zext_ln1116_8 = zext i3 %select_ln32_19 to i5

]]></Node>
<StgValue><ssdm name="zext_ln1116_8"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="4" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:249  %zext_ln1116_9 = zext i3 %select_ln32_19 to i4

]]></Node>
<StgValue><ssdm name="zext_ln1116_9"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:250  %conv_1_weights_V_add_18 = getelementptr [54 x i9]* @conv_1_weights_V, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_add_18"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Filter1_Loop_begin:251  %add_ln1116 = add i4 6, %zext_ln1116_9

]]></Node>
<StgValue><ssdm name="add_ln1116"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="4">
<![CDATA[
Filter1_Loop_begin:252  %zext_ln1116_10 = zext i4 %add_ln1116 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_10"/></StgValue>
</operation>

<operation id="353" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:253  %conv_1_weights_V_add_19 = getelementptr [54 x i9]* @conv_1_weights_V, i64 0, i64 %zext_ln1116_10

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_add_19"/></StgValue>
</operation>

<operation id="354" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:254  %add_ln1116_4 = add i5 12, %zext_ln1116_8

]]></Node>
<StgValue><ssdm name="add_ln1116_4"/></StgValue>
</operation>

<operation id="355" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:255  %zext_ln1116_11 = zext i5 %add_ln1116_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_11"/></StgValue>
</operation>

<operation id="356" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:256  %conv_1_weights_V_add_20 = getelementptr [54 x i9]* @conv_1_weights_V, i64 0, i64 %zext_ln1116_11

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_add_20"/></StgValue>
</operation>

<operation id="357" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:257  %add_ln1116_5 = add i5 -14, %zext_ln1116_8

]]></Node>
<StgValue><ssdm name="add_ln1116_5"/></StgValue>
</operation>

<operation id="358" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:258  %zext_ln1116_12 = zext i5 %add_ln1116_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_12"/></StgValue>
</operation>

<operation id="359" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:259  %conv_1_weights_V_add_21 = getelementptr [54 x i9]* @conv_1_weights_V, i64 0, i64 %zext_ln1116_12

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_add_21"/></StgValue>
</operation>

<operation id="360" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:260  %tmp_11 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 3, i3 %select_ln32_19)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="361" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:261  %conv_1_weights_V_add_22 = getelementptr [54 x i9]* @conv_1_weights_V, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_add_22"/></StgValue>
</operation>

<operation id="362" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Filter1_Loop_begin:262  %add_ln1116_6 = add i6 30, %zext_ln1116

]]></Node>
<StgValue><ssdm name="add_ln1116_6"/></StgValue>
</operation>

<operation id="363" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:263  %zext_ln1116_13 = zext i6 %add_ln1116_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_13"/></StgValue>
</operation>

<operation id="364" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:264  %conv_1_weights_V_add_23 = getelementptr [54 x i9]* @conv_1_weights_V, i64 0, i64 %zext_ln1116_13

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_add_23"/></StgValue>
</operation>

<operation id="365" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="9" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:273  %conv_1_weights_V_loa_26 = load i9* %conv_1_weights_V_add_18, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_26"/></StgValue>
</operation>

<operation id="366" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
Filter1_Loop_begin:275  switch i3 %select_ln32_3, label %branch77 [
    i3 0, label %branch75
    i3 1, label %branch76
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="367" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch76:0  switch i3 %select_ln32_21, label %branch158 [
    i3 0, label %branch156
    i3 1, label %branch157
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="368" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="14" op_0_bw="7">
<![CDATA[
branch157:0  %input_1_1_V_load = load i14* %input_1_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load"/></StgValue>
</operation>

<operation id="369" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="14" op_0_bw="7">
<![CDATA[
branch156:0  %input_1_0_V_load = load i14* %input_1_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load"/></StgValue>
</operation>

<operation id="370" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="14" op_0_bw="7">
<![CDATA[
branch158:0  %input_1_2_V_load = load i14* %input_1_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load"/></StgValue>
</operation>

<operation id="371" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch75:0  switch i3 %select_ln32_21, label %branch77255 [
    i3 0, label %branch75251
    i3 1, label %branch76253
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="372" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="14" op_0_bw="7">
<![CDATA[
branch76253:0  %input_0_1_V_load = load i14* %input_0_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load"/></StgValue>
</operation>

<operation id="373" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="14" op_0_bw="7">
<![CDATA[
branch75251:0  %input_0_0_V_load = load i14* %input_0_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load"/></StgValue>
</operation>

<operation id="374" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="14" op_0_bw="7">
<![CDATA[
branch77255:0  %input_0_2_V_load = load i14* %input_0_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load"/></StgValue>
</operation>

<operation id="375" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch77:0  switch i3 %select_ln32_21, label %branch239 [
    i3 0, label %branch237
    i3 1, label %branch238
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="376" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="14" op_0_bw="7">
<![CDATA[
branch238:0  %input_2_1_V_load = load i14* %input_2_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load"/></StgValue>
</operation>

<operation id="377" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="14" op_0_bw="7">
<![CDATA[
branch237:0  %input_2_0_V_load = load i14* %input_2_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load"/></StgValue>
</operation>

<operation id="378" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="14" op_0_bw="7">
<![CDATA[
branch239:0  %input_2_2_V_load = load i14* %input_2_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load"/></StgValue>
</operation>

<operation id="379" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0156:3  %conv_1_weights_V_loa_9 = load i9* %conv_1_weights_V_add_19, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_9"/></StgValue>
</operation>

<operation id="380" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0156:5  switch i3 %select_ln32_3, label %branch68 [
    i3 0, label %branch66
    i3 1, label %branch67
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="381" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch67:0  switch i3 %select_ln32_21, label %branch149 [
    i3 0, label %branch147
    i3 1, label %branch148
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="382" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="14" op_0_bw="7">
<![CDATA[
branch148:0  %input_1_2_V_load_1 = load i14* %input_1_2_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_1"/></StgValue>
</operation>

<operation id="383" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="14" op_0_bw="7">
<![CDATA[
branch147:0  %input_1_1_V_load_1 = load i14* %input_1_1_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_1"/></StgValue>
</operation>

<operation id="384" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="14" op_0_bw="7">
<![CDATA[
branch149:0  %input_1_0_V_load_1 = load i14* %input_1_0_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_1"/></StgValue>
</operation>

<operation id="385" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch66:0  switch i3 %select_ln32_21, label %branch68228 [
    i3 0, label %branch66224
    i3 1, label %branch67226
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="386" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="14" op_0_bw="7">
<![CDATA[
branch67226:0  %input_0_2_V_load_1 = load i14* %input_0_2_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_1"/></StgValue>
</operation>

<operation id="387" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="14" op_0_bw="7">
<![CDATA[
branch66224:0  %input_0_1_V_load_1 = load i14* %input_0_1_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_1"/></StgValue>
</operation>

<operation id="388" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="14" op_0_bw="7">
<![CDATA[
branch68228:0  %input_0_0_V_load_1 = load i14* %input_0_0_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_1"/></StgValue>
</operation>

<operation id="389" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch68:0  switch i3 %select_ln32_21, label %branch230 [
    i3 0, label %branch228
    i3 1, label %branch229
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="390" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="14" op_0_bw="7">
<![CDATA[
branch229:0  %input_2_2_V_load_1 = load i14* %input_2_2_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_1"/></StgValue>
</operation>

<operation id="391" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="14" op_0_bw="7">
<![CDATA[
branch228:0  %input_2_1_V_load_1 = load i14* %input_2_1_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_1"/></StgValue>
</operation>

<operation id="392" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="14" op_0_bw="7">
<![CDATA[
branch230:0  %input_2_0_V_load_1 = load i14* %input_2_0_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_1"/></StgValue>
</operation>

<operation id="393" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0138:9  %conv_1_weights_V_loa_10 = load i9* %conv_1_weights_V_add_20, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_10"/></StgValue>
</operation>

<operation id="394" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0138:11  switch i3 %select_ln32_3, label %branch59 [
    i3 0, label %branch57
    i3 1, label %branch58
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="395" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch58:0  switch i3 %select_ln32_21, label %branch140 [
    i3 0, label %branch138
    i3 1, label %branch139
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="396" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="14" op_0_bw="7">
<![CDATA[
branch139:0  %input_1_0_V_load_2 = load i14* %input_1_0_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_2"/></StgValue>
</operation>

<operation id="397" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="14" op_0_bw="7">
<![CDATA[
branch138:0  %input_1_2_V_load_2 = load i14* %input_1_2_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_2"/></StgValue>
</operation>

<operation id="398" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="14" op_0_bw="7">
<![CDATA[
branch140:0  %input_1_1_V_load_2 = load i14* %input_1_1_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_2"/></StgValue>
</operation>

<operation id="399" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch57:0  switch i3 %select_ln32_21, label %branch59201 [
    i3 0, label %branch57197
    i3 1, label %branch58199
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="400" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="14" op_0_bw="7">
<![CDATA[
branch58199:0  %input_0_0_V_load_2 = load i14* %input_0_0_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_2"/></StgValue>
</operation>

<operation id="401" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="14" op_0_bw="7">
<![CDATA[
branch57197:0  %input_0_2_V_load_2 = load i14* %input_0_2_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_2"/></StgValue>
</operation>

<operation id="402" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="14" op_0_bw="7">
<![CDATA[
branch59201:0  %input_0_1_V_load_2 = load i14* %input_0_1_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_2"/></StgValue>
</operation>

<operation id="403" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch59:0  switch i3 %select_ln32_21, label %branch221 [
    i3 0, label %branch219
    i3 1, label %branch220547
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="404" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="14" op_0_bw="7">
<![CDATA[
branch220547:0  %input_2_0_V_load_2 = load i14* %input_2_0_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_2"/></StgValue>
</operation>

<operation id="405" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="14" op_0_bw="7">
<![CDATA[
branch219:0  %input_2_2_V_load_2 = load i14* %input_2_2_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_2"/></StgValue>
</operation>

<operation id="406" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="14" op_0_bw="7">
<![CDATA[
branch221:0  %input_2_1_V_load_2 = load i14* %input_2_1_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_2"/></StgValue>
</operation>

<operation id="407" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0120:9  %conv_1_weights_V_loa_11 = load i9* %conv_1_weights_V_add_21, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_11"/></StgValue>
</operation>

<operation id="408" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0120:11  switch i3 %select_ln32_3, label %branch50 [
    i3 0, label %branch48
    i3 1, label %branch49
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="409" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch49:0  switch i3 %select_ln32_21, label %branch212 [
    i3 0, label %branch210
    i3 1, label %branch211
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="410" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="14" op_0_bw="7">
<![CDATA[
branch211:0  %input_2_1_V_load_3 = load i14* %input_2_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_3"/></StgValue>
</operation>

<operation id="411" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="14" op_0_bw="7">
<![CDATA[
branch210:0  %input_2_0_V_load_3 = load i14* %input_2_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_3"/></StgValue>
</operation>

<operation id="412" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="14" op_0_bw="7">
<![CDATA[
branch212:0  %input_2_2_V_load_3 = load i14* %input_2_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_3"/></StgValue>
</operation>

<operation id="413" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch48:0  switch i3 %select_ln32_21, label %branch131 [
    i3 0, label %branch129366
    i3 1, label %branch130
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="414" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="14" op_0_bw="7">
<![CDATA[
branch130:0  %input_1_1_V_load_3 = load i14* %input_1_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_3"/></StgValue>
</operation>

<operation id="415" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="14" op_0_bw="7">
<![CDATA[
branch129366:0  %input_1_0_V_load_3 = load i14* %input_1_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_3"/></StgValue>
</operation>

<operation id="416" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="14" op_0_bw="7">
<![CDATA[
branch131:0  %input_1_2_V_load_3 = load i14* %input_1_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_3"/></StgValue>
</operation>

<operation id="417" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch50:0  switch i3 %select_ln32_21, label %branch50167 [
    i3 0, label %branch48163
    i3 1, label %branch49165
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="418" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="14" op_0_bw="7">
<![CDATA[
branch49165:0  %input_0_1_V_load_3 = load i14* %input_0_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_3"/></StgValue>
</operation>

<operation id="419" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="14" op_0_bw="7">
<![CDATA[
branch48163:0  %input_0_0_V_load_3 = load i14* %input_0_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_3"/></StgValue>
</operation>

<operation id="420" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="14" op_0_bw="7">
<![CDATA[
branch50167:0  %input_0_2_V_load_3 = load i14* %input_0_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_3"/></StgValue>
</operation>

<operation id="421" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0102:9  %conv_1_weights_V_loa_12 = load i9* %conv_1_weights_V_add_22, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_12"/></StgValue>
</operation>

<operation id="422" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0102:11  switch i3 %select_ln32_3, label %branch41 [
    i3 0, label %branch39
    i3 1, label %branch40
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="423" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch40:0  switch i3 %select_ln32_21, label %branch203 [
    i3 0, label %branch201
    i3 1, label %branch202
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="424" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="14" op_0_bw="7">
<![CDATA[
branch202:0  %input_2_2_V_load_4 = load i14* %input_2_2_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_4"/></StgValue>
</operation>

<operation id="425" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="14" op_0_bw="7">
<![CDATA[
branch201:0  %input_2_1_V_load_4 = load i14* %input_2_1_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_4"/></StgValue>
</operation>

<operation id="426" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="14" op_0_bw="7">
<![CDATA[
branch203:0  %input_2_0_V_load_4 = load i14* %input_2_0_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_4"/></StgValue>
</operation>

<operation id="427" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch39:0  switch i3 %select_ln32_21, label %branch122 [
    i3 0, label %branch120
    i3 1, label %branch121
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="428" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="14" op_0_bw="7">
<![CDATA[
branch121:0  %input_1_2_V_load_4 = load i14* %input_1_2_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_4"/></StgValue>
</operation>

<operation id="429" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="14" op_0_bw="7">
<![CDATA[
branch120:0  %input_1_1_V_load_4 = load i14* %input_1_1_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_4"/></StgValue>
</operation>

<operation id="430" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="14" op_0_bw="7">
<![CDATA[
branch122:0  %input_1_0_V_load_4 = load i14* %input_1_0_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_4"/></StgValue>
</operation>

<operation id="431" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch41:0  switch i3 %select_ln32_21, label %branch41140 [
    i3 0, label %branch39136
    i3 1, label %branch40138
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="432" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="14" op_0_bw="7">
<![CDATA[
branch40138:0  %input_0_2_V_load_4 = load i14* %input_0_2_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_4"/></StgValue>
</operation>

<operation id="433" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="14" op_0_bw="7">
<![CDATA[
branch39136:0  %input_0_1_V_load_4 = load i14* %input_0_1_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_4"/></StgValue>
</operation>

<operation id="434" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="14" op_0_bw="7">
<![CDATA[
branch41140:0  %input_0_0_V_load_4 = load i14* %input_0_0_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_4"/></StgValue>
</operation>

<operation id="435" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.084:9  %conv_1_weights_V_loa_13 = load i9* %conv_1_weights_V_add_23, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_13"/></StgValue>
</operation>

<operation id="436" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.084:11  switch i3 %select_ln32_3, label %branch32 [
    i3 0, label %branch30
    i3 1, label %branch31
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="437" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch31:0  switch i3 %select_ln32_21, label %branch194 [
    i3 0, label %branch192
    i3 1, label %branch193
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="438" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="14" op_0_bw="7">
<![CDATA[
branch193:0  %input_2_0_V_load_5 = load i14* %input_2_0_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_5"/></StgValue>
</operation>

<operation id="439" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="14" op_0_bw="7">
<![CDATA[
branch192:0  %input_2_2_V_load_5 = load i14* %input_2_2_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_5"/></StgValue>
</operation>

<operation id="440" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="14" op_0_bw="7">
<![CDATA[
branch194:0  %input_2_1_V_load_5 = load i14* %input_2_1_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_5"/></StgValue>
</operation>

<operation id="441" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch30:0  switch i3 %select_ln32_21, label %branch113 [
    i3 0, label %branch111
    i3 1, label %branch112
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="442" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="14" op_0_bw="7">
<![CDATA[
branch112:0  %input_1_0_V_load_5 = load i14* %input_1_0_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_5"/></StgValue>
</operation>

<operation id="443" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="14" op_0_bw="7">
<![CDATA[
branch111:0  %input_1_2_V_load_5 = load i14* %input_1_2_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_5"/></StgValue>
</operation>

<operation id="444" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="14" op_0_bw="7">
<![CDATA[
branch113:0  %input_1_1_V_load_5 = load i14* %input_1_1_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_5"/></StgValue>
</operation>

<operation id="445" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch32:0  switch i3 %select_ln32_21, label %branch32113 [
    i3 0, label %branch30109
    i3 1, label %branch31111
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="446" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="14" op_0_bw="7">
<![CDATA[
branch31111:0  %input_0_0_V_load_5 = load i14* %input_0_0_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_5"/></StgValue>
</operation>

<operation id="447" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="14" op_0_bw="7">
<![CDATA[
branch30109:0  %input_0_2_V_load_5 = load i14* %input_0_2_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_5"/></StgValue>
</operation>

<operation id="448" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="14" op_0_bw="7">
<![CDATA[
branch32113:0  %input_0_1_V_load_5 = load i14* %input_0_1_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_5"/></StgValue>
</operation>

<operation id="449" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.066:11  switch i3 %select_ln32_3, label %branch23 [
    i3 0, label %branch21
    i3 1, label %branch22
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="450" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch22:0  switch i3 %select_ln32_21, label %branch2384 [
    i3 0, label %branch2180
    i3 1, label %branch2282
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="451" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="14" op_0_bw="7">
<![CDATA[
branch2282:0  %input_0_1_V_load_6 = load i14* %input_0_1_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_6"/></StgValue>
</operation>

<operation id="452" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="14" op_0_bw="7">
<![CDATA[
branch2180:0  %input_0_0_V_load_6 = load i14* %input_0_0_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_6"/></StgValue>
</operation>

<operation id="453" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="14" op_0_bw="7">
<![CDATA[
branch2384:0  %input_0_2_V_load_6 = load i14* %input_0_2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_6"/></StgValue>
</operation>

<operation id="454" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch21:0  switch i3 %select_ln32_21, label %branch185 [
    i3 0, label %branch183
    i3 1, label %branch184
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="455" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="14" op_0_bw="7">
<![CDATA[
branch184:0  %input_2_1_V_load_6 = load i14* %input_2_1_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_6"/></StgValue>
</operation>

<operation id="456" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="14" op_0_bw="7">
<![CDATA[
branch183:0  %input_2_0_V_load_6 = load i14* %input_2_0_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_6"/></StgValue>
</operation>

<operation id="457" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="14" op_0_bw="7">
<![CDATA[
branch185:0  %input_2_2_V_load_6 = load i14* %input_2_2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_6"/></StgValue>
</operation>

<operation id="458" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch23:0  switch i3 %select_ln32_21, label %branch104 [
    i3 0, label %branch102
    i3 1, label %branch103
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="459" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="14" op_0_bw="7">
<![CDATA[
branch103:0  %input_1_1_V_load_6 = load i14* %input_1_1_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_6"/></StgValue>
</operation>

<operation id="460" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="14" op_0_bw="7">
<![CDATA[
branch102:0  %input_1_0_V_load_6 = load i14* %input_1_0_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_6"/></StgValue>
</operation>

<operation id="461" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="14" op_0_bw="7">
<![CDATA[
branch104:0  %input_1_2_V_load_6 = load i14* %input_1_2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_6"/></StgValue>
</operation>

<operation id="462" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.048:11  switch i3 %select_ln32_3, label %branch14 [
    i3 0, label %branch12
    i3 1, label %branch13
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="463" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch13:0  switch i3 %select_ln32_21, label %branch1457 [
    i3 0, label %branch1253
    i3 1, label %branch1355
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="464" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="14" op_0_bw="7">
<![CDATA[
branch1355:0  %input_0_2_V_load_7 = load i14* %input_0_2_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_7"/></StgValue>
</operation>

<operation id="465" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="14" op_0_bw="7">
<![CDATA[
branch1253:0  %input_0_1_V_load_7 = load i14* %input_0_1_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_7"/></StgValue>
</operation>

<operation id="466" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="14" op_0_bw="7">
<![CDATA[
branch1457:0  %input_0_0_V_load_7 = load i14* %input_0_0_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_7"/></StgValue>
</operation>

<operation id="467" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch12:0  switch i3 %select_ln32_21, label %branch176 [
    i3 0, label %branch174
    i3 1, label %branch175
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="468" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="14" op_0_bw="7">
<![CDATA[
branch175:0  %input_2_2_V_load_7 = load i14* %input_2_2_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_7"/></StgValue>
</operation>

<operation id="469" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="14" op_0_bw="7">
<![CDATA[
branch174:0  %input_2_1_V_load_7 = load i14* %input_2_1_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_7"/></StgValue>
</operation>

<operation id="470" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="14" op_0_bw="7">
<![CDATA[
branch176:0  %input_2_0_V_load_7 = load i14* %input_2_0_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_7"/></StgValue>
</operation>

<operation id="471" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch14:0  switch i3 %select_ln32_21, label %branch95 [
    i3 0, label %branch93
    i3 1, label %branch94
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="472" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="14" op_0_bw="7">
<![CDATA[
branch94:0  %input_1_2_V_load_7 = load i14* %input_1_2_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_7"/></StgValue>
</operation>

<operation id="473" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="14" op_0_bw="7">
<![CDATA[
branch93:0  %input_1_1_V_load_7 = load i14* %input_1_1_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_7"/></StgValue>
</operation>

<operation id="474" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="14" op_0_bw="7">
<![CDATA[
branch95:0  %input_1_0_V_load_7 = load i14* %input_1_0_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_7"/></StgValue>
</operation>

<operation id="475" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.030:11  switch i3 %select_ln32_3, label %branch5 [
    i3 0, label %branch3
    i3 1, label %branch4
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="476" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch4:0  switch i3 %select_ln32_21, label %branch527 [
    i3 0, label %branch323
    i3 1, label %branch425
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="477" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="14" op_0_bw="7">
<![CDATA[
branch425:0  %input_0_0_V_load_8 = load i14* %input_0_0_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_8"/></StgValue>
</operation>

<operation id="478" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="14" op_0_bw="7">
<![CDATA[
branch323:0  %input_0_2_V_load_8 = load i14* %input_0_2_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_8"/></StgValue>
</operation>

<operation id="479" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="14" op_0_bw="7">
<![CDATA[
branch527:0  %input_0_1_V_load_8 = load i14* %input_0_1_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_8"/></StgValue>
</operation>

<operation id="480" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch3:0  switch i3 %select_ln32_21, label %branch167 [
    i3 0, label %branch165
    i3 1, label %branch166
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="481" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="14" op_0_bw="7">
<![CDATA[
branch166:0  %input_2_0_V_load_8 = load i14* %input_2_0_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_8"/></StgValue>
</operation>

<operation id="482" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="14" op_0_bw="7">
<![CDATA[
branch165:0  %input_2_2_V_load_8 = load i14* %input_2_2_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_8"/></StgValue>
</operation>

<operation id="483" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="14" op_0_bw="7">
<![CDATA[
branch167:0  %input_2_1_V_load_8 = load i14* %input_2_1_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_8"/></StgValue>
</operation>

<operation id="484" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch5:0  switch i3 %select_ln32_21, label %branch86 [
    i3 0, label %branch84
    i3 1, label %branch85
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="485" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="14" op_0_bw="7">
<![CDATA[
branch85:0  %input_1_0_V_load_8 = load i14* %input_1_0_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_8"/></StgValue>
</operation>

<operation id="486" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="14" op_0_bw="7">
<![CDATA[
branch84:0  %input_1_2_V_load_8 = load i14* %input_1_2_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_8"/></StgValue>
</operation>

<operation id="487" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="14" op_0_bw="7">
<![CDATA[
branch86:0  %input_1_1_V_load_8 = load i14* %input_1_1_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_8"/></StgValue>
</operation>

<operation id="488" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="3" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.012:10  %conv_1_bias_V_addr = getelementptr [6 x i7]* @conv_1_bias_V, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_bias_V_addr"/></StgValue>
</operation>

<operation id="489" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="7" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.012:11  %conv_1_bias_V_load = load i7* %conv_1_bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="conv_1_bias_V_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="490" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Filter1_Loop_begin:265  %add_ln1116_7 = add i6 -28, %zext_ln1116

]]></Node>
<StgValue><ssdm name="add_ln1116_7"/></StgValue>
</operation>

<operation id="491" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:266  %zext_ln1116_14 = zext i6 %add_ln1116_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_14"/></StgValue>
</operation>

<operation id="492" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:267  %conv_1_weights_V_add_24 = getelementptr [54 x i9]* @conv_1_weights_V, i64 0, i64 %zext_ln1116_14

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_add_24"/></StgValue>
</operation>

<operation id="493" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Filter1_Loop_begin:268  %add_ln1116_8 = add i6 -22, %zext_ln1116

]]></Node>
<StgValue><ssdm name="add_ln1116_8"/></StgValue>
</operation>

<operation id="494" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:269  %zext_ln1116_15 = zext i6 %add_ln1116_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_15"/></StgValue>
</operation>

<operation id="495" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:270  %conv_1_weights_V_add_25 = getelementptr [54 x i9]* @conv_1_weights_V, i64 0, i64 %zext_ln1116_15

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_add_25"/></StgValue>
</operation>

<operation id="496" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:271  %tmp_12 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 6, i3 %select_ln32_19)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="497" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:272  %conv_1_weights_V_add_26 = getelementptr [54 x i9]* @conv_1_weights_V, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_add_26"/></StgValue>
</operation>

<operation id="498" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="9" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:273  %conv_1_weights_V_loa_26 = load i9* %conv_1_weights_V_add_18, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_26"/></StgValue>
</operation>

<operation id="499" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="24" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:274  %sext_ln1117 = sext i9 %conv_1_weights_V_loa_26 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1117"/></StgValue>
</operation>

<operation id="500" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="14" op_0_bw="7">
<![CDATA[
branch157:0  %input_1_1_V_load = load i14* %input_1_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load"/></StgValue>
</operation>

<operation id="501" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
branch157:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0156

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="502" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="14" op_0_bw="7">
<![CDATA[
branch156:0  %input_1_0_V_load = load i14* %input_1_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load"/></StgValue>
</operation>

<operation id="503" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
branch156:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0156

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="504" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="14" op_0_bw="7">
<![CDATA[
branch158:0  %input_1_2_V_load = load i14* %input_1_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load"/></StgValue>
</operation>

<operation id="505" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
branch158:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0156

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="506" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="14" op_0_bw="7">
<![CDATA[
branch76253:0  %input_0_1_V_load = load i14* %input_0_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load"/></StgValue>
</operation>

<operation id="507" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
branch76253:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0156

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="508" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="14" op_0_bw="7">
<![CDATA[
branch75251:0  %input_0_0_V_load = load i14* %input_0_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load"/></StgValue>
</operation>

<operation id="509" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
branch75251:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0156

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="510" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="14" op_0_bw="7">
<![CDATA[
branch77255:0  %input_0_2_V_load = load i14* %input_0_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load"/></StgValue>
</operation>

<operation id="511" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
branch77255:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0156

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="512" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="14" op_0_bw="7">
<![CDATA[
branch238:0  %input_2_1_V_load = load i14* %input_2_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load"/></StgValue>
</operation>

<operation id="513" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
branch238:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0156

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="514" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="14" op_0_bw="7">
<![CDATA[
branch237:0  %input_2_0_V_load = load i14* %input_2_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load"/></StgValue>
</operation>

<operation id="515" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
branch237:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0156

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="516" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="14" op_0_bw="7">
<![CDATA[
branch239:0  %input_2_2_V_load = load i14* %input_2_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load"/></StgValue>
</operation>

<operation id="517" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
branch239:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0156

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="518" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0156:0  %phi_ln1117 = phi i14 [ %input_0_0_V_load, %branch75251 ], [ %input_0_1_V_load, %branch76253 ], [ %input_0_2_V_load, %branch77255 ], [ %input_1_0_V_load, %branch156 ], [ %input_1_1_V_load, %branch157 ], [ %input_1_2_V_load, %branch158 ], [ %input_2_0_V_load, %branch237 ], [ %input_2_1_V_load, %branch238 ], [ %input_2_2_V_load, %branch239 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117"/></StgValue>
</operation>

<operation id="519" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="24" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0156:1  %sext_ln1118 = sext i14 %phi_ln1117 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="520" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0156:2  %mul_ln1118 = mul i24 %sext_ln1118, %sext_ln1117

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="521" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0156:3  %conv_1_weights_V_loa_9 = load i9* %conv_1_weights_V_add_19, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_9"/></StgValue>
</operation>

<operation id="522" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="24" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0156:4  %sext_ln1117_1 = sext i9 %conv_1_weights_V_loa_9 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1117_1"/></StgValue>
</operation>

<operation id="523" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="14" op_0_bw="7">
<![CDATA[
branch148:0  %input_1_2_V_load_1 = load i14* %input_1_2_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_1"/></StgValue>
</operation>

<operation id="524" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
branch148:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0138

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="525" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="14" op_0_bw="7">
<![CDATA[
branch147:0  %input_1_1_V_load_1 = load i14* %input_1_1_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_1"/></StgValue>
</operation>

<operation id="526" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
branch147:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0138

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="527" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="14" op_0_bw="7">
<![CDATA[
branch149:0  %input_1_0_V_load_1 = load i14* %input_1_0_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_1"/></StgValue>
</operation>

<operation id="528" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
branch149:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0138

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="529" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="14" op_0_bw="7">
<![CDATA[
branch67226:0  %input_0_2_V_load_1 = load i14* %input_0_2_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_1"/></StgValue>
</operation>

<operation id="530" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
branch67226:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0138

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="531" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="14" op_0_bw="7">
<![CDATA[
branch66224:0  %input_0_1_V_load_1 = load i14* %input_0_1_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_1"/></StgValue>
</operation>

<operation id="532" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0">
<![CDATA[
branch66224:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0138

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="533" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="14" op_0_bw="7">
<![CDATA[
branch68228:0  %input_0_0_V_load_1 = load i14* %input_0_0_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_1"/></StgValue>
</operation>

<operation id="534" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
branch68228:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0138

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="535" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="14" op_0_bw="7">
<![CDATA[
branch229:0  %input_2_2_V_load_1 = load i14* %input_2_2_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_1"/></StgValue>
</operation>

<operation id="536" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0">
<![CDATA[
branch229:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0138

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="537" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="14" op_0_bw="7">
<![CDATA[
branch228:0  %input_2_1_V_load_1 = load i14* %input_2_1_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_1"/></StgValue>
</operation>

<operation id="538" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
branch228:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0138

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="539" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="14" op_0_bw="7">
<![CDATA[
branch230:0  %input_2_0_V_load_1 = load i14* %input_2_0_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_1"/></StgValue>
</operation>

<operation id="540" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
branch230:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0138

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="541" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0138:0  %phi_ln1117_1 = phi i14 [ %input_0_1_V_load_1, %branch66224 ], [ %input_0_2_V_load_1, %branch67226 ], [ %input_0_0_V_load_1, %branch68228 ], [ %input_1_1_V_load_1, %branch147 ], [ %input_1_2_V_load_1, %branch148 ], [ %input_1_0_V_load_1, %branch149 ], [ %input_2_1_V_load_1, %branch228 ], [ %input_2_2_V_load_1, %branch229 ], [ %input_2_0_V_load_1, %branch230 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_1"/></StgValue>
</operation>

<operation id="542" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="24" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0138:1  %sext_ln1118_2 = sext i14 %phi_ln1117_1 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="543" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0138:2  %mul_ln1118_1 = mul i24 %sext_ln1117_1, %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="544" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="28" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0138:3  %sext_ln1118_3 = sext i24 %mul_ln1118_1 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="545" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0138:4  %tmp_13 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="546" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0138:5  %shl_ln = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_13, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="547" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0138:6  %zext_ln728 = zext i22 %shl_ln to i29

]]></Node>
<StgValue><ssdm name="zext_ln728"/></StgValue>
</operation>

<operation id="548" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0138:7  %zext_ln703 = zext i28 %sext_ln1118_3 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="549" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0138:8  %add_ln1192 = add nsw i29 %zext_ln728, %zext_ln703

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="550" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0138:9  %conv_1_weights_V_loa_10 = load i9* %conv_1_weights_V_add_20, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_10"/></StgValue>
</operation>

<operation id="551" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="24" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0138:10  %sext_ln1117_2 = sext i9 %conv_1_weights_V_loa_10 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1117_2"/></StgValue>
</operation>

<operation id="552" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="14" op_0_bw="7">
<![CDATA[
branch139:0  %input_1_0_V_load_2 = load i14* %input_1_0_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_2"/></StgValue>
</operation>

<operation id="553" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
branch139:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0120

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="554" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="14" op_0_bw="7">
<![CDATA[
branch138:0  %input_1_2_V_load_2 = load i14* %input_1_2_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_2"/></StgValue>
</operation>

<operation id="555" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
branch138:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0120

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="556" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="14" op_0_bw="7">
<![CDATA[
branch140:0  %input_1_1_V_load_2 = load i14* %input_1_1_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_2"/></StgValue>
</operation>

<operation id="557" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
branch140:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0120

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="558" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="14" op_0_bw="7">
<![CDATA[
branch58199:0  %input_0_0_V_load_2 = load i14* %input_0_0_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_2"/></StgValue>
</operation>

<operation id="559" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0">
<![CDATA[
branch58199:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0120

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="560" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="14" op_0_bw="7">
<![CDATA[
branch57197:0  %input_0_2_V_load_2 = load i14* %input_0_2_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_2"/></StgValue>
</operation>

<operation id="561" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
branch57197:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0120

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="562" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="14" op_0_bw="7">
<![CDATA[
branch59201:0  %input_0_1_V_load_2 = load i14* %input_0_1_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_2"/></StgValue>
</operation>

<operation id="563" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
branch59201:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0120

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="564" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="14" op_0_bw="7">
<![CDATA[
branch220547:0  %input_2_0_V_load_2 = load i14* %input_2_0_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_2"/></StgValue>
</operation>

<operation id="565" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
branch220547:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0120

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="566" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="14" op_0_bw="7">
<![CDATA[
branch219:0  %input_2_2_V_load_2 = load i14* %input_2_2_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_2"/></StgValue>
</operation>

<operation id="567" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
branch219:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0120

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="568" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="14" op_0_bw="7">
<![CDATA[
branch221:0  %input_2_1_V_load_2 = load i14* %input_2_1_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_2"/></StgValue>
</operation>

<operation id="569" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
branch221:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0120

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="570" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0120:0  %phi_ln1117_2 = phi i14 [ %input_0_2_V_load_2, %branch57197 ], [ %input_0_0_V_load_2, %branch58199 ], [ %input_0_1_V_load_2, %branch59201 ], [ %input_1_2_V_load_2, %branch138 ], [ %input_1_0_V_load_2, %branch139 ], [ %input_1_1_V_load_2, %branch140 ], [ %input_2_2_V_load_2, %branch219 ], [ %input_2_0_V_load_2, %branch220547 ], [ %input_2_1_V_load_2, %branch221 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_2"/></StgValue>
</operation>

<operation id="571" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="24" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0120:1  %sext_ln1118_4 = sext i14 %phi_ln1117_2 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="572" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0120:2  %mul_ln1118_2 = mul i24 %sext_ln1117_2, %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="573" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="28" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0120:3  %sext_ln1118_5 = sext i24 %mul_ln1118_2 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="574" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0120:4  %tmp_14 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="575" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0120:5  %shl_ln728_1 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_14, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_1"/></StgValue>
</operation>

<operation id="576" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0120:6  %zext_ln728_1 = zext i22 %shl_ln728_1 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_1"/></StgValue>
</operation>

<operation id="577" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0120:7  %zext_ln703_2 = zext i28 %sext_ln1118_5 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_2"/></StgValue>
</operation>

<operation id="578" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0120:8  %add_ln1192_1 = add nsw i29 %zext_ln728_1, %zext_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="579" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0120:9  %conv_1_weights_V_loa_11 = load i9* %conv_1_weights_V_add_21, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_11"/></StgValue>
</operation>

<operation id="580" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="24" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0120:10  %sext_ln1117_3 = sext i9 %conv_1_weights_V_loa_11 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1117_3"/></StgValue>
</operation>

<operation id="581" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="14" op_0_bw="7">
<![CDATA[
branch211:0  %input_2_1_V_load_3 = load i14* %input_2_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_3"/></StgValue>
</operation>

<operation id="582" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
branch211:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0102

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="583" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="14" op_0_bw="7">
<![CDATA[
branch210:0  %input_2_0_V_load_3 = load i14* %input_2_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_3"/></StgValue>
</operation>

<operation id="584" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
branch210:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0102

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="585" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="14" op_0_bw="7">
<![CDATA[
branch212:0  %input_2_2_V_load_3 = load i14* %input_2_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_3"/></StgValue>
</operation>

<operation id="586" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
branch212:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0102

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="587" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="14" op_0_bw="7">
<![CDATA[
branch130:0  %input_1_1_V_load_3 = load i14* %input_1_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_3"/></StgValue>
</operation>

<operation id="588" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
branch130:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0102

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="589" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="14" op_0_bw="7">
<![CDATA[
branch129366:0  %input_1_0_V_load_3 = load i14* %input_1_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_3"/></StgValue>
</operation>

<operation id="590" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
branch129366:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0102

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="591" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="14" op_0_bw="7">
<![CDATA[
branch131:0  %input_1_2_V_load_3 = load i14* %input_1_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_3"/></StgValue>
</operation>

<operation id="592" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
branch131:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0102

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="593" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="14" op_0_bw="7">
<![CDATA[
branch49165:0  %input_0_1_V_load_3 = load i14* %input_0_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_3"/></StgValue>
</operation>

<operation id="594" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
branch49165:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0102

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="595" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="14" op_0_bw="7">
<![CDATA[
branch48163:0  %input_0_0_V_load_3 = load i14* %input_0_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_3"/></StgValue>
</operation>

<operation id="596" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
branch48163:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0102

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="597" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="14" op_0_bw="7">
<![CDATA[
branch50167:0  %input_0_2_V_load_3 = load i14* %input_0_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_3"/></StgValue>
</operation>

<operation id="598" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
branch50167:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0102

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="599" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0102:0  %phi_ln1117_3 = phi i14 [ %input_1_0_V_load_3, %branch129366 ], [ %input_1_1_V_load_3, %branch130 ], [ %input_1_2_V_load_3, %branch131 ], [ %input_2_0_V_load_3, %branch210 ], [ %input_2_1_V_load_3, %branch211 ], [ %input_2_2_V_load_3, %branch212 ], [ %input_0_0_V_load_3, %branch48163 ], [ %input_0_1_V_load_3, %branch49165 ], [ %input_0_2_V_load_3, %branch50167 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_3"/></StgValue>
</operation>

<operation id="600" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="24" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0102:1  %sext_ln1118_6 = sext i14 %phi_ln1117_3 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="601" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0102:2  %mul_ln1118_3 = mul i24 %sext_ln1117_3, %sext_ln1118_6

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="602" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0102:4  %tmp_15 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_1, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="603" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0102:9  %conv_1_weights_V_loa_12 = load i9* %conv_1_weights_V_add_22, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_12"/></StgValue>
</operation>

<operation id="604" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="24" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0102:10  %sext_ln1117_4 = sext i9 %conv_1_weights_V_loa_12 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1117_4"/></StgValue>
</operation>

<operation id="605" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="14" op_0_bw="7">
<![CDATA[
branch202:0  %input_2_2_V_load_4 = load i14* %input_2_2_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_4"/></StgValue>
</operation>

<operation id="606" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
branch202:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="607" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="14" op_0_bw="7">
<![CDATA[
branch201:0  %input_2_1_V_load_4 = load i14* %input_2_1_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_4"/></StgValue>
</operation>

<operation id="608" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0">
<![CDATA[
branch201:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="609" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="14" op_0_bw="7">
<![CDATA[
branch203:0  %input_2_0_V_load_4 = load i14* %input_2_0_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_4"/></StgValue>
</operation>

<operation id="610" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0">
<![CDATA[
branch203:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="611" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="14" op_0_bw="7">
<![CDATA[
branch121:0  %input_1_2_V_load_4 = load i14* %input_1_2_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_4"/></StgValue>
</operation>

<operation id="612" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
branch121:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="613" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="14" op_0_bw="7">
<![CDATA[
branch120:0  %input_1_1_V_load_4 = load i14* %input_1_1_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_4"/></StgValue>
</operation>

<operation id="614" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0">
<![CDATA[
branch120:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="615" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="14" op_0_bw="7">
<![CDATA[
branch122:0  %input_1_0_V_load_4 = load i14* %input_1_0_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_4"/></StgValue>
</operation>

<operation id="616" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0">
<![CDATA[
branch122:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="617" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="14" op_0_bw="7">
<![CDATA[
branch40138:0  %input_0_2_V_load_4 = load i14* %input_0_2_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_4"/></StgValue>
</operation>

<operation id="618" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
branch40138:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="619" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="14" op_0_bw="7">
<![CDATA[
branch39136:0  %input_0_1_V_load_4 = load i14* %input_0_1_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_4"/></StgValue>
</operation>

<operation id="620" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0">
<![CDATA[
branch39136:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="621" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="14" op_0_bw="7">
<![CDATA[
branch41140:0  %input_0_0_V_load_4 = load i14* %input_0_0_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_4"/></StgValue>
</operation>

<operation id="622" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0">
<![CDATA[
branch41140:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="623" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.084:0  %phi_ln1117_4 = phi i14 [ %input_1_1_V_load_4, %branch120 ], [ %input_1_2_V_load_4, %branch121 ], [ %input_1_0_V_load_4, %branch122 ], [ %input_2_1_V_load_4, %branch201 ], [ %input_2_2_V_load_4, %branch202 ], [ %input_2_0_V_load_4, %branch203 ], [ %input_0_1_V_load_4, %branch39136 ], [ %input_0_2_V_load_4, %branch40138 ], [ %input_0_0_V_load_4, %branch41140 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_4"/></StgValue>
</operation>

<operation id="624" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="24" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.084:1  %sext_ln1118_8 = sext i14 %phi_ln1117_4 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="625" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.084:2  %mul_ln1118_4 = mul i24 %sext_ln1117_4, %sext_ln1118_8

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="626" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.084:9  %conv_1_weights_V_loa_13 = load i9* %conv_1_weights_V_add_23, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_13"/></StgValue>
</operation>

<operation id="627" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="14" op_0_bw="7">
<![CDATA[
branch193:0  %input_2_0_V_load_5 = load i14* %input_2_0_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_5"/></StgValue>
</operation>

<operation id="628" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
branch193:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.066

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="629" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="14" op_0_bw="7">
<![CDATA[
branch192:0  %input_2_2_V_load_5 = load i14* %input_2_2_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_5"/></StgValue>
</operation>

<operation id="630" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
branch192:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.066

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="631" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="14" op_0_bw="7">
<![CDATA[
branch194:0  %input_2_1_V_load_5 = load i14* %input_2_1_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_5"/></StgValue>
</operation>

<operation id="632" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
branch194:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.066

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="633" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="14" op_0_bw="7">
<![CDATA[
branch112:0  %input_1_0_V_load_5 = load i14* %input_1_0_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_5"/></StgValue>
</operation>

<operation id="634" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0">
<![CDATA[
branch112:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.066

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="635" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="14" op_0_bw="7">
<![CDATA[
branch111:0  %input_1_2_V_load_5 = load i14* %input_1_2_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_5"/></StgValue>
</operation>

<operation id="636" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0">
<![CDATA[
branch111:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.066

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="637" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="14" op_0_bw="7">
<![CDATA[
branch113:0  %input_1_1_V_load_5 = load i14* %input_1_1_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_5"/></StgValue>
</operation>

<operation id="638" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
branch113:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.066

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="639" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="14" op_0_bw="7">
<![CDATA[
branch31111:0  %input_0_0_V_load_5 = load i14* %input_0_0_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_5"/></StgValue>
</operation>

<operation id="640" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0">
<![CDATA[
branch31111:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.066

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="641" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="14" op_0_bw="7">
<![CDATA[
branch30109:0  %input_0_2_V_load_5 = load i14* %input_0_2_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_5"/></StgValue>
</operation>

<operation id="642" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0">
<![CDATA[
branch30109:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.066

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="643" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="14" op_0_bw="7">
<![CDATA[
branch32113:0  %input_0_1_V_load_5 = load i14* %input_0_1_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_5"/></StgValue>
</operation>

<operation id="644" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0">
<![CDATA[
branch32113:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.066

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="645" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.066:9  %conv_1_weights_V_loa_14 = load i9* %conv_1_weights_V_add_24, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_14"/></StgValue>
</operation>

<operation id="646" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="14" op_0_bw="7">
<![CDATA[
branch2282:0  %input_0_1_V_load_6 = load i14* %input_0_1_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_6"/></StgValue>
</operation>

<operation id="647" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0">
<![CDATA[
branch2282:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.048

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="648" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="14" op_0_bw="7">
<![CDATA[
branch2180:0  %input_0_0_V_load_6 = load i14* %input_0_0_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_6"/></StgValue>
</operation>

<operation id="649" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0">
<![CDATA[
branch2180:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.048

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="650" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="14" op_0_bw="7">
<![CDATA[
branch2384:0  %input_0_2_V_load_6 = load i14* %input_0_2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_6"/></StgValue>
</operation>

<operation id="651" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
branch2384:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.048

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="652" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="14" op_0_bw="7">
<![CDATA[
branch184:0  %input_2_1_V_load_6 = load i14* %input_2_1_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_6"/></StgValue>
</operation>

<operation id="653" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
branch184:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.048

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="654" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="14" op_0_bw="7">
<![CDATA[
branch183:0  %input_2_0_V_load_6 = load i14* %input_2_0_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_6"/></StgValue>
</operation>

<operation id="655" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
branch183:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.048

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="656" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="14" op_0_bw="7">
<![CDATA[
branch185:0  %input_2_2_V_load_6 = load i14* %input_2_2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_6"/></StgValue>
</operation>

<operation id="657" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
branch185:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.048

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="658" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="14" op_0_bw="7">
<![CDATA[
branch103:0  %input_1_1_V_load_6 = load i14* %input_1_1_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_6"/></StgValue>
</operation>

<operation id="659" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0">
<![CDATA[
branch103:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.048

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="660" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="14" op_0_bw="7">
<![CDATA[
branch102:0  %input_1_0_V_load_6 = load i14* %input_1_0_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_6"/></StgValue>
</operation>

<operation id="661" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0">
<![CDATA[
branch102:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.048

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="662" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="14" op_0_bw="7">
<![CDATA[
branch104:0  %input_1_2_V_load_6 = load i14* %input_1_2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_6"/></StgValue>
</operation>

<operation id="663" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0">
<![CDATA[
branch104:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.048

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="664" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.048:9  %conv_1_weights_V_loa_15 = load i9* %conv_1_weights_V_add_25, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_15"/></StgValue>
</operation>

<operation id="665" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="14" op_0_bw="7">
<![CDATA[
branch1355:0  %input_0_2_V_load_7 = load i14* %input_0_2_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_7"/></StgValue>
</operation>

<operation id="666" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0">
<![CDATA[
branch1355:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.030

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="667" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="14" op_0_bw="7">
<![CDATA[
branch1253:0  %input_0_1_V_load_7 = load i14* %input_0_1_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_7"/></StgValue>
</operation>

<operation id="668" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0">
<![CDATA[
branch1253:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.030

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="669" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="14" op_0_bw="7">
<![CDATA[
branch1457:0  %input_0_0_V_load_7 = load i14* %input_0_0_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_7"/></StgValue>
</operation>

<operation id="670" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0">
<![CDATA[
branch1457:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.030

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="671" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="14" op_0_bw="7">
<![CDATA[
branch175:0  %input_2_2_V_load_7 = load i14* %input_2_2_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_7"/></StgValue>
</operation>

<operation id="672" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0">
<![CDATA[
branch175:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.030

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="673" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="14" op_0_bw="7">
<![CDATA[
branch174:0  %input_2_1_V_load_7 = load i14* %input_2_1_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_7"/></StgValue>
</operation>

<operation id="674" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0">
<![CDATA[
branch174:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.030

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="675" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="14" op_0_bw="7">
<![CDATA[
branch176:0  %input_2_0_V_load_7 = load i14* %input_2_0_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_7"/></StgValue>
</operation>

<operation id="676" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0">
<![CDATA[
branch176:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.030

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="677" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="14" op_0_bw="7">
<![CDATA[
branch94:0  %input_1_2_V_load_7 = load i14* %input_1_2_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_7"/></StgValue>
</operation>

<operation id="678" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0">
<![CDATA[
branch94:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.030

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="679" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="14" op_0_bw="7">
<![CDATA[
branch93:0  %input_1_1_V_load_7 = load i14* %input_1_1_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_7"/></StgValue>
</operation>

<operation id="680" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0">
<![CDATA[
branch93:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.030

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="681" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="14" op_0_bw="7">
<![CDATA[
branch95:0  %input_1_0_V_load_7 = load i14* %input_1_0_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_7"/></StgValue>
</operation>

<operation id="682" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0">
<![CDATA[
branch95:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.030

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="683" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.030:9  %conv_1_weights_V_loa_16 = load i9* %conv_1_weights_V_add_26, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_16"/></StgValue>
</operation>

<operation id="684" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="14" op_0_bw="7">
<![CDATA[
branch425:0  %input_0_0_V_load_8 = load i14* %input_0_0_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_8"/></StgValue>
</operation>

<operation id="685" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0">
<![CDATA[
branch425:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.012

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="686" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="14" op_0_bw="7">
<![CDATA[
branch323:0  %input_0_2_V_load_8 = load i14* %input_0_2_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_8"/></StgValue>
</operation>

<operation id="687" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0">
<![CDATA[
branch323:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.012

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="688" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="14" op_0_bw="7">
<![CDATA[
branch527:0  %input_0_1_V_load_8 = load i14* %input_0_1_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_8"/></StgValue>
</operation>

<operation id="689" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0">
<![CDATA[
branch527:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.012

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="690" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="14" op_0_bw="7">
<![CDATA[
branch166:0  %input_2_0_V_load_8 = load i14* %input_2_0_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_8"/></StgValue>
</operation>

<operation id="691" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0">
<![CDATA[
branch166:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.012

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="692" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="14" op_0_bw="7">
<![CDATA[
branch165:0  %input_2_2_V_load_8 = load i14* %input_2_2_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_8"/></StgValue>
</operation>

<operation id="693" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0">
<![CDATA[
branch165:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.012

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="694" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="14" op_0_bw="7">
<![CDATA[
branch167:0  %input_2_1_V_load_8 = load i14* %input_2_1_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_8"/></StgValue>
</operation>

<operation id="695" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="0"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0">
<![CDATA[
branch167:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.012

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="696" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="14" op_0_bw="7">
<![CDATA[
branch85:0  %input_1_0_V_load_8 = load i14* %input_1_0_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_8"/></StgValue>
</operation>

<operation id="697" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0">
<![CDATA[
branch85:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.012

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="698" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="14" op_0_bw="7">
<![CDATA[
branch84:0  %input_1_2_V_load_8 = load i14* %input_1_2_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_8"/></StgValue>
</operation>

<operation id="699" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0">
<![CDATA[
branch84:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.012

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="700" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="14" op_0_bw="7">
<![CDATA[
branch86:0  %input_1_1_V_load_8 = load i14* %input_1_1_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_8"/></StgValue>
</operation>

<operation id="701" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32_3" val="!0"/>
<literal name="select_ln32_3" val="!1"/>
<literal name="select_ln32_21" val="!0"/>
<literal name="select_ln32_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0">
<![CDATA[
branch86:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.012

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="702" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="7" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.012:11  %conv_1_bias_V_load = load i7* %conv_1_bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="conv_1_bias_V_load"/></StgValue>
</operation>

<operation id="703" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
Filter1_Loop_end:1  %add_ln14 = add i3 %select_ln32_19, 1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="704" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="64" op_0_bw="3">
<![CDATA[
Filter1_Loop_end:2  %zext_ln23_1 = zext i3 %add_ln14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_1"/></StgValue>
</operation>

<operation id="705" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="6" op_0_bw="3">
<![CDATA[
Filter1_Loop_end:3  %zext_ln1116_16 = zext i3 %add_ln14 to i6

]]></Node>
<StgValue><ssdm name="zext_ln1116_16"/></StgValue>
</operation>

<operation id="706" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="5" op_0_bw="3">
<![CDATA[
Filter1_Loop_end:4  %zext_ln1116_17 = zext i3 %add_ln14 to i5

]]></Node>
<StgValue><ssdm name="zext_ln1116_17"/></StgValue>
</operation>

<operation id="707" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="4" op_0_bw="3">
<![CDATA[
Filter1_Loop_end:5  %zext_ln1116_18 = zext i3 %add_ln14 to i4

]]></Node>
<StgValue><ssdm name="zext_ln1116_18"/></StgValue>
</operation>

<operation id="708" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:6  %conv_1_weights_V_add = getelementptr [54 x i9]* @conv_1_weights_V, i64 0, i64 %zext_ln23_1

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_add"/></StgValue>
</operation>

<operation id="709" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Filter1_Loop_end:7  %add_ln1116_9 = add i4 %zext_ln1116_18, 6

]]></Node>
<StgValue><ssdm name="add_ln1116_9"/></StgValue>
</operation>

<operation id="710" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="4">
<![CDATA[
Filter1_Loop_end:8  %zext_ln1116_19 = zext i4 %add_ln1116_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_19"/></StgValue>
</operation>

<operation id="711" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:9  %conv_1_weights_V_add_1 = getelementptr [54 x i9]* @conv_1_weights_V, i64 0, i64 %zext_ln1116_19

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_add_1"/></StgValue>
</operation>

<operation id="712" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_end:10  %add_ln1116_10 = add i5 %zext_ln1116_17, 12

]]></Node>
<StgValue><ssdm name="add_ln1116_10"/></StgValue>
</operation>

<operation id="713" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="5">
<![CDATA[
Filter1_Loop_end:11  %zext_ln1116_20 = zext i5 %add_ln1116_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_20"/></StgValue>
</operation>

<operation id="714" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:12  %conv_1_weights_V_add_2 = getelementptr [54 x i9]* @conv_1_weights_V, i64 0, i64 %zext_ln1116_20

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_add_2"/></StgValue>
</operation>

<operation id="715" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_end:13  %add_ln1116_11 = add i5 %zext_ln1116_17, -14

]]></Node>
<StgValue><ssdm name="add_ln1116_11"/></StgValue>
</operation>

<operation id="716" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="64" op_0_bw="5">
<![CDATA[
Filter1_Loop_end:14  %zext_ln1116_21 = zext i5 %add_ln1116_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_21"/></StgValue>
</operation>

<operation id="717" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:15  %conv_1_weights_V_add_3 = getelementptr [54 x i9]* @conv_1_weights_V, i64 0, i64 %zext_ln1116_21

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_add_3"/></StgValue>
</operation>

<operation id="718" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter1_Loop_end:16  %tmp_29 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 3, i3 %add_ln14)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="719" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:17  %conv_1_weights_V_add_4 = getelementptr [54 x i9]* @conv_1_weights_V, i64 0, i64 %tmp_29

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_add_4"/></StgValue>
</operation>

<operation id="720" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Filter1_Loop_end:18  %add_ln1116_12 = add i6 %zext_ln1116_16, 30

]]></Node>
<StgValue><ssdm name="add_ln1116_12"/></StgValue>
</operation>

<operation id="721" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="6">
<![CDATA[
Filter1_Loop_end:19  %zext_ln1116_22 = zext i6 %add_ln1116_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_22"/></StgValue>
</operation>

<operation id="722" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:20  %conv_1_weights_V_add_5 = getelementptr [54 x i9]* @conv_1_weights_V, i64 0, i64 %zext_ln1116_22

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_add_5"/></StgValue>
</operation>

<operation id="723" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="9" op_0_bw="6">
<![CDATA[
Filter1_Loop_end:29  %conv_1_weights_V_loa = load i9* %conv_1_weights_V_add, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa"/></StgValue>
</operation>

<operation id="724" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:31  %input_2_2_V_load_9 = load i14* %input_2_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_9"/></StgValue>
</operation>

<operation id="725" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="0"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:32  %input_2_0_V_load_9 = load i14* %input_2_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_9"/></StgValue>
</operation>

<operation id="726" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="1"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:33  %input_2_1_V_load_9 = load i14* %input_2_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_9"/></StgValue>
</operation>

<operation id="727" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="0"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:34  %input_0_2_V_load_9 = load i14* %input_0_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_9"/></StgValue>
</operation>

<operation id="728" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="0"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:35  %input_0_0_V_load_9 = load i14* %input_0_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_9"/></StgValue>
</operation>

<operation id="729" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="1"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:36  %input_0_1_V_load_9 = load i14* %input_0_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_9"/></StgValue>
</operation>

<operation id="730" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="1"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:37  %input_1_2_V_load_9 = load i14* %input_1_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_9"/></StgValue>
</operation>

<operation id="731" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="1"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:38  %input_1_0_V_load_9 = load i14* %input_1_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_9"/></StgValue>
</operation>

<operation id="732" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="0"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:39  %input_1_1_V_load_9 = load i14* %input_1_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_9"/></StgValue>
</operation>

<operation id="733" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="9" op_0_bw="6">
<![CDATA[
Filter1_Loop_end:50  %conv_1_weights_V_loa_1 = load i9* %conv_1_weights_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_1"/></StgValue>
</operation>

<operation id="734" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:52  %input_2_0_V_load_10 = load i14* %input_2_0_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_10"/></StgValue>
</operation>

<operation id="735" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="0"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:53  %input_2_1_V_load_10 = load i14* %input_2_1_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_10"/></StgValue>
</operation>

<operation id="736" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="1"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:54  %input_2_2_V_load_10 = load i14* %input_2_2_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_10"/></StgValue>
</operation>

<operation id="737" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="0"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:55  %input_0_0_V_load_10 = load i14* %input_0_0_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_10"/></StgValue>
</operation>

<operation id="738" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="0"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:56  %input_0_1_V_load_10 = load i14* %input_0_1_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_10"/></StgValue>
</operation>

<operation id="739" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="1"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:57  %input_0_2_V_load_10 = load i14* %input_0_2_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_10"/></StgValue>
</operation>

<operation id="740" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="1"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:58  %input_1_0_V_load_10 = load i14* %input_1_0_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_10"/></StgValue>
</operation>

<operation id="741" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="1"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:59  %input_1_1_V_load_10 = load i14* %input_1_1_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_10"/></StgValue>
</operation>

<operation id="742" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="0"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:60  %input_1_2_V_load_10 = load i14* %input_1_2_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_10"/></StgValue>
</operation>

<operation id="743" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="9" op_0_bw="6">
<![CDATA[
Filter1_Loop_end:77  %conv_1_weights_V_loa_2 = load i9* %conv_1_weights_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_2"/></StgValue>
</operation>

<operation id="744" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:79  %input_2_1_V_load_11 = load i14* %input_2_1_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_11"/></StgValue>
</operation>

<operation id="745" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="0"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:80  %input_2_2_V_load_11 = load i14* %input_2_2_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_11"/></StgValue>
</operation>

<operation id="746" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="1"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:81  %input_2_0_V_load_11 = load i14* %input_2_0_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_11"/></StgValue>
</operation>

<operation id="747" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="0"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:82  %input_0_1_V_load_11 = load i14* %input_0_1_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_11"/></StgValue>
</operation>

<operation id="748" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="0"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:83  %input_0_2_V_load_11 = load i14* %input_0_2_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_11"/></StgValue>
</operation>

<operation id="749" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="1"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:84  %input_0_0_V_load_11 = load i14* %input_0_0_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_11"/></StgValue>
</operation>

<operation id="750" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="1"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:85  %input_1_1_V_load_11 = load i14* %input_1_1_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_11"/></StgValue>
</operation>

<operation id="751" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="1"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:86  %input_1_2_V_load_11 = load i14* %input_1_2_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_11"/></StgValue>
</operation>

<operation id="752" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="0"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:87  %input_1_0_V_load_11 = load i14* %input_1_0_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_11"/></StgValue>
</operation>

<operation id="753" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="9" op_0_bw="6">
<![CDATA[
Filter1_Loop_end:104  %conv_1_weights_V_loa_3 = load i9* %conv_1_weights_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_3"/></StgValue>
</operation>

<operation id="754" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:106  %input_0_2_V_load_12 = load i14* %input_0_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_12"/></StgValue>
</operation>

<operation id="755" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="0"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:107  %input_0_0_V_load_12 = load i14* %input_0_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_12"/></StgValue>
</operation>

<operation id="756" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="1"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:108  %input_0_1_V_load_12 = load i14* %input_0_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_12"/></StgValue>
</operation>

<operation id="757" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="0"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:109  %input_1_2_V_load_12 = load i14* %input_1_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_12"/></StgValue>
</operation>

<operation id="758" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="0"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:110  %input_1_0_V_load_12 = load i14* %input_1_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_12"/></StgValue>
</operation>

<operation id="759" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="1"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:111  %input_1_1_V_load_12 = load i14* %input_1_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_12"/></StgValue>
</operation>

<operation id="760" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="1"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:112  %input_2_2_V_load_12 = load i14* %input_2_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_12"/></StgValue>
</operation>

<operation id="761" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="1"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:113  %input_2_0_V_load_12 = load i14* %input_2_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_12"/></StgValue>
</operation>

<operation id="762" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="0"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:114  %input_2_1_V_load_12 = load i14* %input_2_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_12"/></StgValue>
</operation>

<operation id="763" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="9" op_0_bw="6">
<![CDATA[
Filter1_Loop_end:131  %conv_1_weights_V_loa_4 = load i9* %conv_1_weights_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_4"/></StgValue>
</operation>

<operation id="764" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:133  %input_0_0_V_load_13 = load i14* %input_0_0_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_13"/></StgValue>
</operation>

<operation id="765" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="0"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:134  %input_0_1_V_load_13 = load i14* %input_0_1_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_13"/></StgValue>
</operation>

<operation id="766" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="1"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:135  %input_0_2_V_load_13 = load i14* %input_0_2_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_13"/></StgValue>
</operation>

<operation id="767" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="0"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:136  %input_1_0_V_load_13 = load i14* %input_1_0_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_13"/></StgValue>
</operation>

<operation id="768" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="0"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:137  %input_1_1_V_load_13 = load i14* %input_1_1_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_13"/></StgValue>
</operation>

<operation id="769" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="1"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:138  %input_1_2_V_load_13 = load i14* %input_1_2_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_13"/></StgValue>
</operation>

<operation id="770" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="1"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:139  %input_2_0_V_load_13 = load i14* %input_2_0_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_13"/></StgValue>
</operation>

<operation id="771" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="1"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:140  %input_2_1_V_load_13 = load i14* %input_2_1_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_13"/></StgValue>
</operation>

<operation id="772" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="0"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:141  %input_2_2_V_load_13 = load i14* %input_2_2_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_13"/></StgValue>
</operation>

<operation id="773" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="9" op_0_bw="6">
<![CDATA[
Filter1_Loop_end:158  %conv_1_weights_V_loa_5 = load i9* %conv_1_weights_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_5"/></StgValue>
</operation>

<operation id="774" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:160  %input_0_1_V_load_14 = load i14* %input_0_1_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_14"/></StgValue>
</operation>

<operation id="775" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="0"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:161  %input_0_2_V_load_14 = load i14* %input_0_2_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_14"/></StgValue>
</operation>

<operation id="776" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="1"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:162  %input_0_0_V_load_14 = load i14* %input_0_0_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_14"/></StgValue>
</operation>

<operation id="777" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="0"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:163  %input_1_1_V_load_14 = load i14* %input_1_1_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_14"/></StgValue>
</operation>

<operation id="778" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="0"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:164  %input_1_2_V_load_14 = load i14* %input_1_2_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_14"/></StgValue>
</operation>

<operation id="779" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="1"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:165  %input_1_0_V_load_14 = load i14* %input_1_0_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_14"/></StgValue>
</operation>

<operation id="780" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="1"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:166  %input_2_1_V_load_14 = load i14* %input_2_1_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_14"/></StgValue>
</operation>

<operation id="781" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="1"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:167  %input_2_2_V_load_14 = load i14* %input_2_2_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_14"/></StgValue>
</operation>

<operation id="782" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="0"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:168  %input_2_0_V_load_14 = load i14* %input_2_0_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_14"/></StgValue>
</operation>

<operation id="783" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:187  %input_1_2_V_load_15 = load i14* %input_1_2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_15"/></StgValue>
</operation>

<operation id="784" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="0"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:188  %input_1_0_V_load_15 = load i14* %input_1_0_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_15"/></StgValue>
</operation>

<operation id="785" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="1"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:189  %input_1_1_V_load_15 = load i14* %input_1_1_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_15"/></StgValue>
</operation>

<operation id="786" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="0"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:190  %input_2_2_V_load_15 = load i14* %input_2_2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_15"/></StgValue>
</operation>

<operation id="787" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="0"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:191  %input_2_0_V_load_15 = load i14* %input_2_0_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_15"/></StgValue>
</operation>

<operation id="788" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="1"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:192  %input_2_1_V_load_15 = load i14* %input_2_1_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_15"/></StgValue>
</operation>

<operation id="789" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="1"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:193  %input_0_2_V_load_15 = load i14* %input_0_2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_15"/></StgValue>
</operation>

<operation id="790" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="1"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:194  %input_0_0_V_load_15 = load i14* %input_0_0_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_15"/></StgValue>
</operation>

<operation id="791" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="0"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:195  %input_0_1_V_load_15 = load i14* %input_0_1_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_15"/></StgValue>
</operation>

<operation id="792" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:214  %input_1_0_V_load_16 = load i14* %input_1_0_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_16"/></StgValue>
</operation>

<operation id="793" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="0"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:215  %input_1_1_V_load_16 = load i14* %input_1_1_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_16"/></StgValue>
</operation>

<operation id="794" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="1"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:216  %input_1_2_V_load_16 = load i14* %input_1_2_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_16"/></StgValue>
</operation>

<operation id="795" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="0"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:217  %input_2_0_V_load_16 = load i14* %input_2_0_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_16"/></StgValue>
</operation>

<operation id="796" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="0"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:218  %input_2_1_V_load_16 = load i14* %input_2_1_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_16"/></StgValue>
</operation>

<operation id="797" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="1"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:219  %input_2_2_V_load_16 = load i14* %input_2_2_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_16"/></StgValue>
</operation>

<operation id="798" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="1"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:220  %input_0_0_V_load_16 = load i14* %input_0_0_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_16"/></StgValue>
</operation>

<operation id="799" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="1"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:221  %input_0_1_V_load_16 = load i14* %input_0_1_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_16"/></StgValue>
</operation>

<operation id="800" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="0"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:222  %input_0_2_V_load_16 = load i14* %input_0_2_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_16"/></StgValue>
</operation>

<operation id="801" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:241  %input_1_1_V_load_17 = load i14* %input_1_1_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_17"/></StgValue>
</operation>

<operation id="802" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="0"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:242  %input_1_2_V_load_17 = load i14* %input_1_2_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_17"/></StgValue>
</operation>

<operation id="803" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="1"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:243  %input_1_0_V_load_17 = load i14* %input_1_0_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_17"/></StgValue>
</operation>

<operation id="804" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="0"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:244  %input_2_1_V_load_17 = load i14* %input_2_1_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_17"/></StgValue>
</operation>

<operation id="805" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="0"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:245  %input_2_2_V_load_17 = load i14* %input_2_2_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_17"/></StgValue>
</operation>

<operation id="806" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="1"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:246  %input_2_0_V_load_17 = load i14* %input_2_0_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_17"/></StgValue>
</operation>

<operation id="807" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="1"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:247  %input_0_1_V_load_17 = load i14* %input_0_1_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_17"/></StgValue>
</operation>

<operation id="808" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="1"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:248  %input_0_2_V_load_17 = load i14* %input_0_2_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_17"/></StgValue>
</operation>

<operation id="809" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="0"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:249  %input_0_0_V_load_17 = load i14* %input_0_0_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_17"/></StgValue>
</operation>

<operation id="810" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="3" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:267  %conv_1_bias_V_addr_1 = getelementptr [6 x i7]* @conv_1_bias_V, i64 0, i64 %zext_ln23_1

]]></Node>
<StgValue><ssdm name="conv_1_bias_V_addr_1"/></StgValue>
</operation>

<operation id="811" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="7" op_0_bw="3">
<![CDATA[
Filter1_Loop_end:268  %conv_1_bias_V_load_1 = load i7* %conv_1_bias_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="conv_1_bias_V_load_1"/></StgValue>
</operation>

<operation id="812" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:0  %add_ln14_1 = add i3 %select_ln32_19, 2

]]></Node>
<StgValue><ssdm name="add_ln14_1"/></StgValue>
</operation>

<operation id="813" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:1  %zext_ln23_2 = zext i3 %add_ln14_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_2"/></StgValue>
</operation>

<operation id="814" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="6" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:2  %zext_ln1116_25 = zext i3 %add_ln14_1 to i6

]]></Node>
<StgValue><ssdm name="zext_ln1116_25"/></StgValue>
</operation>

<operation id="815" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="5" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:3  %zext_ln1116_26 = zext i3 %add_ln14_1 to i5

]]></Node>
<StgValue><ssdm name="zext_ln1116_26"/></StgValue>
</operation>

<operation id="816" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="4" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:4  %zext_ln1116_27 = zext i3 %add_ln14_1 to i4

]]></Node>
<StgValue><ssdm name="zext_ln1116_27"/></StgValue>
</operation>

<operation id="817" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:5  %conv_1_weights_V_add_9 = getelementptr [54 x i9]* @conv_1_weights_V, i64 0, i64 %zext_ln23_2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_add_9"/></StgValue>
</operation>

<operation id="818" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:6  %add_ln1116_15 = add i4 %zext_ln1116_27, 6

]]></Node>
<StgValue><ssdm name="add_ln1116_15"/></StgValue>
</operation>

<operation id="819" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:7  %zext_ln1116_28 = zext i4 %add_ln1116_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_28"/></StgValue>
</operation>

<operation id="820" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:8  %conv_1_weights_V_add_10 = getelementptr [54 x i9]* @conv_1_weights_V, i64 0, i64 %zext_ln1116_28

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_add_10"/></StgValue>
</operation>

<operation id="821" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:9  %add_ln1116_16 = add i5 %zext_ln1116_26, 12

]]></Node>
<StgValue><ssdm name="add_ln1116_16"/></StgValue>
</operation>

<operation id="822" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:10  %zext_ln1116_29 = zext i5 %add_ln1116_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_29"/></StgValue>
</operation>

<operation id="823" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:11  %conv_1_weights_V_add_11 = getelementptr [54 x i9]* @conv_1_weights_V, i64 0, i64 %zext_ln1116_29

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_add_11"/></StgValue>
</operation>

<operation id="824" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:12  %add_ln1116_17 = add i5 %zext_ln1116_26, -14

]]></Node>
<StgValue><ssdm name="add_ln1116_17"/></StgValue>
</operation>

<operation id="825" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="64" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:13  %zext_ln1116_30 = zext i5 %add_ln1116_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_30"/></StgValue>
</operation>

<operation id="826" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:14  %conv_1_weights_V_add_12 = getelementptr [54 x i9]* @conv_1_weights_V, i64 0, i64 %zext_ln1116_30

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_add_12"/></StgValue>
</operation>

<operation id="827" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:15  %tmp_45 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 3, i3 %add_ln14_1)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="828" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:16  %conv_1_weights_V_add_13 = getelementptr [54 x i9]* @conv_1_weights_V, i64 0, i64 %tmp_45

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_add_13"/></StgValue>
</operation>

<operation id="829" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:17  %add_ln1116_18 = add i6 %zext_ln1116_25, 30

]]></Node>
<StgValue><ssdm name="add_ln1116_18"/></StgValue>
</operation>

<operation id="830" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:18  %zext_ln1116_31 = zext i6 %add_ln1116_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_31"/></StgValue>
</operation>

<operation id="831" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:19  %conv_1_weights_V_add_14 = getelementptr [54 x i9]* @conv_1_weights_V, i64 0, i64 %zext_ln1116_31

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_add_14"/></StgValue>
</operation>

<operation id="832" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:28  %conv_1_weights_V_loa_17 = load i9* %conv_1_weights_V_add_9, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_17"/></StgValue>
</operation>

<operation id="833" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:31  %conv_1_weights_V_loa_18 = load i9* %conv_1_weights_V_add_10, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_18"/></StgValue>
</operation>

<operation id="834" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:40  %conv_1_weights_V_loa_19 = load i9* %conv_1_weights_V_add_11, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_19"/></StgValue>
</operation>

<operation id="835" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:49  %conv_1_weights_V_loa_20 = load i9* %conv_1_weights_V_add_12, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_20"/></StgValue>
</operation>

<operation id="836" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:58  %conv_1_weights_V_loa_21 = load i9* %conv_1_weights_V_add_13, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_21"/></StgValue>
</operation>

<operation id="837" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:67  %conv_1_weights_V_loa_22 = load i9* %conv_1_weights_V_add_14, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_22"/></StgValue>
</operation>

<operation id="838" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="3" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:104  %conv_1_bias_V_addr_2 = getelementptr [6 x i7]* @conv_1_bias_V, i64 0, i64 %zext_ln23_2

]]></Node>
<StgValue><ssdm name="conv_1_bias_V_addr_2"/></StgValue>
</operation>

<operation id="839" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="7" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:105  %conv_1_bias_V_load_2 = load i7* %conv_1_bias_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="conv_1_bias_V_load_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="840" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="28" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0102:3  %sext_ln1118_7 = sext i24 %mul_ln1118_3 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="841" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0102:5  %shl_ln728_2 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_15, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_2"/></StgValue>
</operation>

<operation id="842" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0102:6  %zext_ln728_2 = zext i22 %shl_ln728_2 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_2"/></StgValue>
</operation>

<operation id="843" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0102:7  %zext_ln703_3 = zext i28 %sext_ln1118_7 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_3"/></StgValue>
</operation>

<operation id="844" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0102:8  %add_ln1192_2 = add nsw i29 %zext_ln728_2, %zext_ln703_3

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="845" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="28" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.084:3  %sext_ln1118_9 = sext i24 %mul_ln1118_4 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="846" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.084:4  %tmp_18 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_2, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="847" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.084:5  %shl_ln728_3 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_18, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_3"/></StgValue>
</operation>

<operation id="848" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.084:6  %zext_ln728_3 = zext i22 %shl_ln728_3 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_3"/></StgValue>
</operation>

<operation id="849" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.084:7  %zext_ln703_4 = zext i28 %sext_ln1118_9 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_4"/></StgValue>
</operation>

<operation id="850" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.084:8  %add_ln1192_3 = add nsw i29 %zext_ln728_3, %zext_ln703_4

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="851" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="24" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.084:10  %sext_ln1117_5 = sext i9 %conv_1_weights_V_loa_13 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1117_5"/></StgValue>
</operation>

<operation id="852" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.066:0  %phi_ln1117_5 = phi i14 [ %input_1_2_V_load_5, %branch111 ], [ %input_1_0_V_load_5, %branch112 ], [ %input_1_1_V_load_5, %branch113 ], [ %input_2_2_V_load_5, %branch192 ], [ %input_2_0_V_load_5, %branch193 ], [ %input_2_1_V_load_5, %branch194 ], [ %input_0_2_V_load_5, %branch30109 ], [ %input_0_0_V_load_5, %branch31111 ], [ %input_0_1_V_load_5, %branch32113 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_5"/></StgValue>
</operation>

<operation id="853" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="24" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.066:1  %sext_ln1118_10 = sext i14 %phi_ln1117_5 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="854" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.066:2  %mul_ln1118_5 = mul i24 %sext_ln1117_5, %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="855" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="28" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.066:3  %sext_ln1118_11 = sext i24 %mul_ln1118_5 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="856" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.066:4  %tmp_19 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_3, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="857" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.066:5  %shl_ln728_4 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_19, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_4"/></StgValue>
</operation>

<operation id="858" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.066:6  %zext_ln728_4 = zext i22 %shl_ln728_4 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_4"/></StgValue>
</operation>

<operation id="859" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.066:7  %zext_ln703_5 = zext i28 %sext_ln1118_11 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_5"/></StgValue>
</operation>

<operation id="860" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.066:8  %add_ln1192_4 = add nsw i29 %zext_ln728_4, %zext_ln703_5

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="861" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.066:9  %conv_1_weights_V_loa_14 = load i9* %conv_1_weights_V_add_24, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_14"/></StgValue>
</operation>

<operation id="862" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="24" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.066:10  %sext_ln1117_6 = sext i9 %conv_1_weights_V_loa_14 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1117_6"/></StgValue>
</operation>

<operation id="863" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.048:0  %phi_ln1117_6 = phi i14 [ %input_2_0_V_load_6, %branch183 ], [ %input_2_1_V_load_6, %branch184 ], [ %input_2_2_V_load_6, %branch185 ], [ %input_0_0_V_load_6, %branch2180 ], [ %input_0_1_V_load_6, %branch2282 ], [ %input_0_2_V_load_6, %branch2384 ], [ %input_1_0_V_load_6, %branch102 ], [ %input_1_1_V_load_6, %branch103 ], [ %input_1_2_V_load_6, %branch104 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_6"/></StgValue>
</operation>

<operation id="864" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="24" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.048:1  %sext_ln1118_12 = sext i14 %phi_ln1117_6 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="865" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.048:2  %mul_ln1118_6 = mul i24 %sext_ln1117_6, %sext_ln1118_12

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="866" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="28" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.048:3  %sext_ln1118_13 = sext i24 %mul_ln1118_6 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="867" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.048:4  %tmp_20 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_4, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="868" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.048:5  %shl_ln728_5 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_20, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_5"/></StgValue>
</operation>

<operation id="869" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.048:6  %zext_ln728_5 = zext i22 %shl_ln728_5 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_5"/></StgValue>
</operation>

<operation id="870" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.048:7  %zext_ln703_6 = zext i28 %sext_ln1118_13 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_6"/></StgValue>
</operation>

<operation id="871" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.048:8  %add_ln1192_5 = add nsw i29 %zext_ln728_5, %zext_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="872" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.048:9  %conv_1_weights_V_loa_15 = load i9* %conv_1_weights_V_add_25, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_15"/></StgValue>
</operation>

<operation id="873" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="24" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.048:10  %sext_ln1117_7 = sext i9 %conv_1_weights_V_loa_15 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1117_7"/></StgValue>
</operation>

<operation id="874" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.030:0  %phi_ln1117_7 = phi i14 [ %input_2_1_V_load_7, %branch174 ], [ %input_2_2_V_load_7, %branch175 ], [ %input_2_0_V_load_7, %branch176 ], [ %input_0_1_V_load_7, %branch1253 ], [ %input_0_2_V_load_7, %branch1355 ], [ %input_0_0_V_load_7, %branch1457 ], [ %input_1_1_V_load_7, %branch93 ], [ %input_1_2_V_load_7, %branch94 ], [ %input_1_0_V_load_7, %branch95 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_7"/></StgValue>
</operation>

<operation id="875" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="24" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.030:1  %sext_ln1118_14 = sext i14 %phi_ln1117_7 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_14"/></StgValue>
</operation>

<operation id="876" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.030:2  %mul_ln1118_7 = mul i24 %sext_ln1117_7, %sext_ln1118_14

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="877" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="28" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.030:3  %sext_ln1118_15 = sext i24 %mul_ln1118_7 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_15"/></StgValue>
</operation>

<operation id="878" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.030:4  %tmp_21 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_5, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="879" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.030:5  %shl_ln728_6 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_21, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_6"/></StgValue>
</operation>

<operation id="880" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.030:6  %zext_ln728_6 = zext i22 %shl_ln728_6 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_6"/></StgValue>
</operation>

<operation id="881" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.030:7  %zext_ln703_7 = zext i28 %sext_ln1118_15 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_7"/></StgValue>
</operation>

<operation id="882" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.030:8  %add_ln1192_6 = add nsw i29 %zext_ln728_6, %zext_ln703_7

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="883" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.030:9  %conv_1_weights_V_loa_16 = load i9* %conv_1_weights_V_add_26, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_16"/></StgValue>
</operation>

<operation id="884" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="24" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.030:10  %sext_ln1117_8 = sext i9 %conv_1_weights_V_loa_16 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1117_8"/></StgValue>
</operation>

<operation id="885" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.012:0  %phi_ln1117_8 = phi i14 [ %input_2_2_V_load_8, %branch165 ], [ %input_2_0_V_load_8, %branch166 ], [ %input_2_1_V_load_8, %branch167 ], [ %input_0_2_V_load_8, %branch323 ], [ %input_0_0_V_load_8, %branch425 ], [ %input_0_1_V_load_8, %branch527 ], [ %input_1_2_V_load_8, %branch84 ], [ %input_1_0_V_load_8, %branch85 ], [ %input_1_1_V_load_8, %branch86 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_8"/></StgValue>
</operation>

<operation id="886" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="24" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.012:1  %sext_ln1118_16 = sext i14 %phi_ln1117_8 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_16"/></StgValue>
</operation>

<operation id="887" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.012:2  %mul_ln1118_8 = mul i24 %sext_ln1117_8, %sext_ln1118_16

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="888" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="28" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.012:3  %sext_ln1118_17 = sext i24 %mul_ln1118_8 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_17"/></StgValue>
</operation>

<operation id="889" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.012:4  %tmp_22 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_6, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="890" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.012:5  %shl_ln728_7 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_22, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_7"/></StgValue>
</operation>

<operation id="891" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.012:6  %zext_ln728_7 = zext i22 %shl_ln728_7 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_7"/></StgValue>
</operation>

<operation id="892" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.012:7  %zext_ln703_8 = zext i28 %sext_ln1118_17 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_8"/></StgValue>
</operation>

<operation id="893" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.012:8  %add_ln1192_7 = add nsw i29 %zext_ln728_7, %zext_ln703_8

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="894" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.012:9  %trunc_ln708_8 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_7, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="895" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Filter1_Loop_end:21  %add_ln1116_13 = add i6 %zext_ln1116_16, -28

]]></Node>
<StgValue><ssdm name="add_ln1116_13"/></StgValue>
</operation>

<operation id="896" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="6">
<![CDATA[
Filter1_Loop_end:22  %zext_ln1116_23 = zext i6 %add_ln1116_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_23"/></StgValue>
</operation>

<operation id="897" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:23  %conv_1_weights_V_add_6 = getelementptr [54 x i9]* @conv_1_weights_V, i64 0, i64 %zext_ln1116_23

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_add_6"/></StgValue>
</operation>

<operation id="898" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Filter1_Loop_end:24  %add_ln1116_14 = add i6 %zext_ln1116_16, -22

]]></Node>
<StgValue><ssdm name="add_ln1116_14"/></StgValue>
</operation>

<operation id="899" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="6">
<![CDATA[
Filter1_Loop_end:25  %zext_ln1116_24 = zext i6 %add_ln1116_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_24"/></StgValue>
</operation>

<operation id="900" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:26  %conv_1_weights_V_add_7 = getelementptr [54 x i9]* @conv_1_weights_V, i64 0, i64 %zext_ln1116_24

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_add_7"/></StgValue>
</operation>

<operation id="901" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter1_Loop_end:27  %tmp_30 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 6, i3 %add_ln14)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="902" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:28  %conv_1_weights_V_add_8 = getelementptr [54 x i9]* @conv_1_weights_V, i64 0, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_add_8"/></StgValue>
</operation>

<operation id="903" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="9" op_0_bw="6">
<![CDATA[
Filter1_Loop_end:29  %conv_1_weights_V_loa = load i9* %conv_1_weights_V_add, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa"/></StgValue>
</operation>

<operation id="904" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="24" op_0_bw="9">
<![CDATA[
Filter1_Loop_end:30  %sext_ln1117_9 = sext i9 %conv_1_weights_V_loa to i24

]]></Node>
<StgValue><ssdm name="sext_ln1117_9"/></StgValue>
</operation>

<operation id="905" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:31  %input_2_2_V_load_9 = load i14* %input_2_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_9"/></StgValue>
</operation>

<operation id="906" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="0"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:32  %input_2_0_V_load_9 = load i14* %input_2_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_9"/></StgValue>
</operation>

<operation id="907" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="1"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:33  %input_2_1_V_load_9 = load i14* %input_2_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_9"/></StgValue>
</operation>

<operation id="908" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="0"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:34  %input_0_2_V_load_9 = load i14* %input_0_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_9"/></StgValue>
</operation>

<operation id="909" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="0"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:35  %input_0_0_V_load_9 = load i14* %input_0_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_9"/></StgValue>
</operation>

<operation id="910" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="1"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:36  %input_0_1_V_load_9 = load i14* %input_0_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_9"/></StgValue>
</operation>

<operation id="911" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="1"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:37  %input_1_2_V_load_9 = load i14* %input_1_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_9"/></StgValue>
</operation>

<operation id="912" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="1"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:38  %input_1_0_V_load_9 = load i14* %input_1_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_9"/></StgValue>
</operation>

<operation id="913" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="0"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:39  %input_1_1_V_load_9 = load i14* %input_1_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_9"/></StgValue>
</operation>

<operation id="914" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:40  %select_ln1117 = select i1 %select_ln32_28, i14 %input_2_1_V_load_9, i14 %input_2_0_V_load_9

]]></Node>
<StgValue><ssdm name="select_ln1117"/></StgValue>
</operation>

<operation id="915" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:41  %select_ln1117_1 = select i1 %select_ln32_27, i14 %input_1_2_V_load_9, i14 %input_1_1_V_load_9

]]></Node>
<StgValue><ssdm name="select_ln1117_1"/></StgValue>
</operation>

<operation id="916" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:42  %select_ln1117_2 = select i1 %select_ln32_29, i14 %select_ln1117, i14 %select_ln1117_1

]]></Node>
<StgValue><ssdm name="select_ln1117_2"/></StgValue>
</operation>

<operation id="917" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:43  %select_ln1117_3 = select i1 %select_ln32_26, i14 %input_1_0_V_load_9, i14 %input_0_2_V_load_9

]]></Node>
<StgValue><ssdm name="select_ln1117_3"/></StgValue>
</operation>

<operation id="918" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:44  %select_ln1117_4 = select i1 %select_ln32_25, i14 %input_0_1_V_load_9, i14 %input_0_0_V_load_9

]]></Node>
<StgValue><ssdm name="select_ln1117_4"/></StgValue>
</operation>

<operation id="919" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:45  %select_ln1117_5 = select i1 %select_ln32_30, i14 %select_ln1117_3, i14 %select_ln1117_4

]]></Node>
<StgValue><ssdm name="select_ln1117_5"/></StgValue>
</operation>

<operation id="920" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:46  %select_ln1117_6 = select i1 %select_ln32_31, i14 %select_ln1117_2, i14 %select_ln1117_5

]]></Node>
<StgValue><ssdm name="select_ln1117_6"/></StgValue>
</operation>

<operation id="921" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:47  %select_ln1117_7 = select i1 %select_ln32_32, i14 %select_ln1117_6, i14 %input_2_2_V_load_9

]]></Node>
<StgValue><ssdm name="select_ln1117_7"/></StgValue>
</operation>

<operation id="922" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="24" op_0_bw="14">
<![CDATA[
Filter1_Loop_end:48  %sext_ln1118_18 = sext i14 %select_ln1117_7 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_18"/></StgValue>
</operation>

<operation id="923" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Filter1_Loop_end:49  %mul_ln1118_9 = mul i24 %sext_ln1117_9, %sext_ln1118_18

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="924" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="9" op_0_bw="6">
<![CDATA[
Filter1_Loop_end:50  %conv_1_weights_V_loa_1 = load i9* %conv_1_weights_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_1"/></StgValue>
</operation>

<operation id="925" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="24" op_0_bw="9">
<![CDATA[
Filter1_Loop_end:51  %sext_ln1117_10 = sext i9 %conv_1_weights_V_loa_1 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1117_10"/></StgValue>
</operation>

<operation id="926" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:52  %input_2_0_V_load_10 = load i14* %input_2_0_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_10"/></StgValue>
</operation>

<operation id="927" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="0"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:53  %input_2_1_V_load_10 = load i14* %input_2_1_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_10"/></StgValue>
</operation>

<operation id="928" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="1"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:54  %input_2_2_V_load_10 = load i14* %input_2_2_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_10"/></StgValue>
</operation>

<operation id="929" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="0"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:55  %input_0_0_V_load_10 = load i14* %input_0_0_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_10"/></StgValue>
</operation>

<operation id="930" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="0"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:56  %input_0_1_V_load_10 = load i14* %input_0_1_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_10"/></StgValue>
</operation>

<operation id="931" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="1"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:57  %input_0_2_V_load_10 = load i14* %input_0_2_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_10"/></StgValue>
</operation>

<operation id="932" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="1"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:58  %input_1_0_V_load_10 = load i14* %input_1_0_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_10"/></StgValue>
</operation>

<operation id="933" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="1"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:59  %input_1_1_V_load_10 = load i14* %input_1_1_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_10"/></StgValue>
</operation>

<operation id="934" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="0"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:60  %input_1_2_V_load_10 = load i14* %input_1_2_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_10"/></StgValue>
</operation>

<operation id="935" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:61  %select_ln1117_8 = select i1 %select_ln32_28, i14 %input_2_2_V_load_10, i14 %input_2_1_V_load_10

]]></Node>
<StgValue><ssdm name="select_ln1117_8"/></StgValue>
</operation>

<operation id="936" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:62  %select_ln1117_9 = select i1 %select_ln32_27, i14 %input_1_0_V_load_10, i14 %input_1_2_V_load_10

]]></Node>
<StgValue><ssdm name="select_ln1117_9"/></StgValue>
</operation>

<operation id="937" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:63  %select_ln1117_10 = select i1 %select_ln32_29, i14 %select_ln1117_8, i14 %select_ln1117_9

]]></Node>
<StgValue><ssdm name="select_ln1117_10"/></StgValue>
</operation>

<operation id="938" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:64  %select_ln1117_11 = select i1 %select_ln32_26, i14 %input_1_1_V_load_10, i14 %input_0_0_V_load_10

]]></Node>
<StgValue><ssdm name="select_ln1117_11"/></StgValue>
</operation>

<operation id="939" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:65  %select_ln1117_12 = select i1 %select_ln32_25, i14 %input_0_2_V_load_10, i14 %input_0_1_V_load_10

]]></Node>
<StgValue><ssdm name="select_ln1117_12"/></StgValue>
</operation>

<operation id="940" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:66  %select_ln1117_13 = select i1 %select_ln32_30, i14 %select_ln1117_11, i14 %select_ln1117_12

]]></Node>
<StgValue><ssdm name="select_ln1117_13"/></StgValue>
</operation>

<operation id="941" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:67  %select_ln1117_14 = select i1 %select_ln32_31, i14 %select_ln1117_10, i14 %select_ln1117_13

]]></Node>
<StgValue><ssdm name="select_ln1117_14"/></StgValue>
</operation>

<operation id="942" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:68  %select_ln1117_15 = select i1 %select_ln32_32, i14 %select_ln1117_14, i14 %input_2_0_V_load_10

]]></Node>
<StgValue><ssdm name="select_ln1117_15"/></StgValue>
</operation>

<operation id="943" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="24" op_0_bw="14">
<![CDATA[
Filter1_Loop_end:69  %sext_ln1118_19 = sext i14 %select_ln1117_15 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_19"/></StgValue>
</operation>

<operation id="944" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Filter1_Loop_end:70  %mul_ln1118_10 = mul i24 %sext_ln1117_10, %sext_ln1118_19

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="945" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="28" op_0_bw="24">
<![CDATA[
Filter1_Loop_end:71  %sext_ln1118_20 = sext i24 %mul_ln1118_10 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_20"/></StgValue>
</operation>

<operation id="946" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_end:72  %tmp_31 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_9, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="947" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
Filter1_Loop_end:73  %shl_ln728_8 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_31, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_8"/></StgValue>
</operation>

<operation id="948" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="29" op_0_bw="22">
<![CDATA[
Filter1_Loop_end:74  %zext_ln728_8 = zext i22 %shl_ln728_8 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_8"/></StgValue>
</operation>

<operation id="949" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="29" op_0_bw="28">
<![CDATA[
Filter1_Loop_end:75  %zext_ln703_9 = zext i28 %sext_ln1118_20 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_9"/></StgValue>
</operation>

<operation id="950" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
Filter1_Loop_end:76  %add_ln1192_8 = add nsw i29 %zext_ln728_8, %zext_ln703_9

]]></Node>
<StgValue><ssdm name="add_ln1192_8"/></StgValue>
</operation>

<operation id="951" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="9" op_0_bw="6">
<![CDATA[
Filter1_Loop_end:77  %conv_1_weights_V_loa_2 = load i9* %conv_1_weights_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_2"/></StgValue>
</operation>

<operation id="952" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="24" op_0_bw="9">
<![CDATA[
Filter1_Loop_end:78  %sext_ln1117_11 = sext i9 %conv_1_weights_V_loa_2 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1117_11"/></StgValue>
</operation>

<operation id="953" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:79  %input_2_1_V_load_11 = load i14* %input_2_1_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_11"/></StgValue>
</operation>

<operation id="954" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="0"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:80  %input_2_2_V_load_11 = load i14* %input_2_2_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_11"/></StgValue>
</operation>

<operation id="955" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="1"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:81  %input_2_0_V_load_11 = load i14* %input_2_0_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_11"/></StgValue>
</operation>

<operation id="956" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="0"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:82  %input_0_1_V_load_11 = load i14* %input_0_1_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_11"/></StgValue>
</operation>

<operation id="957" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="0"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:83  %input_0_2_V_load_11 = load i14* %input_0_2_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_11"/></StgValue>
</operation>

<operation id="958" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="1"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:84  %input_0_0_V_load_11 = load i14* %input_0_0_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_11"/></StgValue>
</operation>

<operation id="959" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="1"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:85  %input_1_1_V_load_11 = load i14* %input_1_1_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_11"/></StgValue>
</operation>

<operation id="960" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="1"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:86  %input_1_2_V_load_11 = load i14* %input_1_2_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_11"/></StgValue>
</operation>

<operation id="961" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="0"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:87  %input_1_0_V_load_11 = load i14* %input_1_0_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_11"/></StgValue>
</operation>

<operation id="962" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:88  %select_ln1117_16 = select i1 %select_ln32_28, i14 %input_2_0_V_load_11, i14 %input_2_2_V_load_11

]]></Node>
<StgValue><ssdm name="select_ln1117_16"/></StgValue>
</operation>

<operation id="963" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:89  %select_ln1117_17 = select i1 %select_ln32_27, i14 %input_1_1_V_load_11, i14 %input_1_0_V_load_11

]]></Node>
<StgValue><ssdm name="select_ln1117_17"/></StgValue>
</operation>

<operation id="964" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:90  %select_ln1117_18 = select i1 %select_ln32_29, i14 %select_ln1117_16, i14 %select_ln1117_17

]]></Node>
<StgValue><ssdm name="select_ln1117_18"/></StgValue>
</operation>

<operation id="965" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:91  %select_ln1117_19 = select i1 %select_ln32_26, i14 %input_1_2_V_load_11, i14 %input_0_1_V_load_11

]]></Node>
<StgValue><ssdm name="select_ln1117_19"/></StgValue>
</operation>

<operation id="966" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:92  %select_ln1117_20 = select i1 %select_ln32_25, i14 %input_0_0_V_load_11, i14 %input_0_2_V_load_11

]]></Node>
<StgValue><ssdm name="select_ln1117_20"/></StgValue>
</operation>

<operation id="967" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:93  %select_ln1117_21 = select i1 %select_ln32_30, i14 %select_ln1117_19, i14 %select_ln1117_20

]]></Node>
<StgValue><ssdm name="select_ln1117_21"/></StgValue>
</operation>

<operation id="968" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:94  %select_ln1117_22 = select i1 %select_ln32_31, i14 %select_ln1117_18, i14 %select_ln1117_21

]]></Node>
<StgValue><ssdm name="select_ln1117_22"/></StgValue>
</operation>

<operation id="969" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:95  %select_ln1117_23 = select i1 %select_ln32_32, i14 %select_ln1117_22, i14 %input_2_1_V_load_11

]]></Node>
<StgValue><ssdm name="select_ln1117_23"/></StgValue>
</operation>

<operation id="970" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="24" op_0_bw="14">
<![CDATA[
Filter1_Loop_end:96  %sext_ln1118_21 = sext i14 %select_ln1117_23 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_21"/></StgValue>
</operation>

<operation id="971" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Filter1_Loop_end:97  %mul_ln1118_11 = mul i24 %sext_ln1117_11, %sext_ln1118_21

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="972" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="28" op_0_bw="24">
<![CDATA[
Filter1_Loop_end:98  %sext_ln1118_22 = sext i24 %mul_ln1118_11 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_22"/></StgValue>
</operation>

<operation id="973" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_end:99  %tmp_32 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_8, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="974" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
Filter1_Loop_end:100  %shl_ln728_9 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_32, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_9"/></StgValue>
</operation>

<operation id="975" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="29" op_0_bw="22">
<![CDATA[
Filter1_Loop_end:101  %zext_ln728_9 = zext i22 %shl_ln728_9 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_9"/></StgValue>
</operation>

<operation id="976" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="29" op_0_bw="28">
<![CDATA[
Filter1_Loop_end:102  %zext_ln703_10 = zext i28 %sext_ln1118_22 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_10"/></StgValue>
</operation>

<operation id="977" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
Filter1_Loop_end:103  %add_ln1192_9 = add nsw i29 %zext_ln728_9, %zext_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln1192_9"/></StgValue>
</operation>

<operation id="978" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="9" op_0_bw="6">
<![CDATA[
Filter1_Loop_end:104  %conv_1_weights_V_loa_3 = load i9* %conv_1_weights_V_add_3, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_3"/></StgValue>
</operation>

<operation id="979" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="24" op_0_bw="9">
<![CDATA[
Filter1_Loop_end:105  %sext_ln1117_12 = sext i9 %conv_1_weights_V_loa_3 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1117_12"/></StgValue>
</operation>

<operation id="980" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:106  %input_0_2_V_load_12 = load i14* %input_0_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_12"/></StgValue>
</operation>

<operation id="981" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="0"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:107  %input_0_0_V_load_12 = load i14* %input_0_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_12"/></StgValue>
</operation>

<operation id="982" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="1"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:108  %input_0_1_V_load_12 = load i14* %input_0_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_12"/></StgValue>
</operation>

<operation id="983" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="0"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:109  %input_1_2_V_load_12 = load i14* %input_1_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_12"/></StgValue>
</operation>

<operation id="984" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="0"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:110  %input_1_0_V_load_12 = load i14* %input_1_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_12"/></StgValue>
</operation>

<operation id="985" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="1"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:111  %input_1_1_V_load_12 = load i14* %input_1_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_12"/></StgValue>
</operation>

<operation id="986" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="1"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:112  %input_2_2_V_load_12 = load i14* %input_2_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_12"/></StgValue>
</operation>

<operation id="987" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="1"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:113  %input_2_0_V_load_12 = load i14* %input_2_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_12"/></StgValue>
</operation>

<operation id="988" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="0"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:114  %input_2_1_V_load_12 = load i14* %input_2_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_12"/></StgValue>
</operation>

<operation id="989" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:115  %select_ln1117_24 = select i1 %select_ln32_28, i14 %input_0_1_V_load_12, i14 %input_0_0_V_load_12

]]></Node>
<StgValue><ssdm name="select_ln1117_24"/></StgValue>
</operation>

<operation id="990" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:116  %select_ln1117_25 = select i1 %select_ln32_27, i14 %input_2_2_V_load_12, i14 %input_2_1_V_load_12

]]></Node>
<StgValue><ssdm name="select_ln1117_25"/></StgValue>
</operation>

<operation id="991" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:117  %select_ln1117_26 = select i1 %select_ln32_29, i14 %select_ln1117_24, i14 %select_ln1117_25

]]></Node>
<StgValue><ssdm name="select_ln1117_26"/></StgValue>
</operation>

<operation id="992" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:118  %select_ln1117_27 = select i1 %select_ln32_26, i14 %input_2_0_V_load_12, i14 %input_1_2_V_load_12

]]></Node>
<StgValue><ssdm name="select_ln1117_27"/></StgValue>
</operation>

<operation id="993" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:119  %select_ln1117_28 = select i1 %select_ln32_25, i14 %input_1_1_V_load_12, i14 %input_1_0_V_load_12

]]></Node>
<StgValue><ssdm name="select_ln1117_28"/></StgValue>
</operation>

<operation id="994" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:120  %select_ln1117_29 = select i1 %select_ln32_30, i14 %select_ln1117_27, i14 %select_ln1117_28

]]></Node>
<StgValue><ssdm name="select_ln1117_29"/></StgValue>
</operation>

<operation id="995" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:121  %select_ln1117_30 = select i1 %select_ln32_31, i14 %select_ln1117_26, i14 %select_ln1117_29

]]></Node>
<StgValue><ssdm name="select_ln1117_30"/></StgValue>
</operation>

<operation id="996" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:122  %select_ln1117_31 = select i1 %select_ln32_32, i14 %select_ln1117_30, i14 %input_0_2_V_load_12

]]></Node>
<StgValue><ssdm name="select_ln1117_31"/></StgValue>
</operation>

<operation id="997" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="24" op_0_bw="14">
<![CDATA[
Filter1_Loop_end:123  %sext_ln1118_23 = sext i14 %select_ln1117_31 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_23"/></StgValue>
</operation>

<operation id="998" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Filter1_Loop_end:124  %mul_ln1118_12 = mul i24 %sext_ln1117_12, %sext_ln1118_23

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="999" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_end:126  %tmp_33 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_9, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1000" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="9" op_0_bw="6">
<![CDATA[
Filter1_Loop_end:131  %conv_1_weights_V_loa_4 = load i9* %conv_1_weights_V_add_4, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_4"/></StgValue>
</operation>

<operation id="1001" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="24" op_0_bw="9">
<![CDATA[
Filter1_Loop_end:132  %sext_ln1117_13 = sext i9 %conv_1_weights_V_loa_4 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1117_13"/></StgValue>
</operation>

<operation id="1002" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:133  %input_0_0_V_load_13 = load i14* %input_0_0_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_13"/></StgValue>
</operation>

<operation id="1003" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="0"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:134  %input_0_1_V_load_13 = load i14* %input_0_1_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_13"/></StgValue>
</operation>

<operation id="1004" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="1"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:135  %input_0_2_V_load_13 = load i14* %input_0_2_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_13"/></StgValue>
</operation>

<operation id="1005" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="0"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:136  %input_1_0_V_load_13 = load i14* %input_1_0_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_13"/></StgValue>
</operation>

<operation id="1006" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="0"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:137  %input_1_1_V_load_13 = load i14* %input_1_1_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_13"/></StgValue>
</operation>

<operation id="1007" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="1"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:138  %input_1_2_V_load_13 = load i14* %input_1_2_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_13"/></StgValue>
</operation>

<operation id="1008" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="1"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:139  %input_2_0_V_load_13 = load i14* %input_2_0_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_13"/></StgValue>
</operation>

<operation id="1009" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="1"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:140  %input_2_1_V_load_13 = load i14* %input_2_1_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_13"/></StgValue>
</operation>

<operation id="1010" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="0"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:141  %input_2_2_V_load_13 = load i14* %input_2_2_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_13"/></StgValue>
</operation>

<operation id="1011" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:142  %select_ln1117_32 = select i1 %select_ln32_28, i14 %input_0_2_V_load_13, i14 %input_0_1_V_load_13

]]></Node>
<StgValue><ssdm name="select_ln1117_32"/></StgValue>
</operation>

<operation id="1012" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:143  %select_ln1117_33 = select i1 %select_ln32_27, i14 %input_2_0_V_load_13, i14 %input_2_2_V_load_13

]]></Node>
<StgValue><ssdm name="select_ln1117_33"/></StgValue>
</operation>

<operation id="1013" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:144  %select_ln1117_34 = select i1 %select_ln32_29, i14 %select_ln1117_32, i14 %select_ln1117_33

]]></Node>
<StgValue><ssdm name="select_ln1117_34"/></StgValue>
</operation>

<operation id="1014" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:145  %select_ln1117_35 = select i1 %select_ln32_26, i14 %input_2_1_V_load_13, i14 %input_1_0_V_load_13

]]></Node>
<StgValue><ssdm name="select_ln1117_35"/></StgValue>
</operation>

<operation id="1015" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:146  %select_ln1117_36 = select i1 %select_ln32_25, i14 %input_1_2_V_load_13, i14 %input_1_1_V_load_13

]]></Node>
<StgValue><ssdm name="select_ln1117_36"/></StgValue>
</operation>

<operation id="1016" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:147  %select_ln1117_37 = select i1 %select_ln32_30, i14 %select_ln1117_35, i14 %select_ln1117_36

]]></Node>
<StgValue><ssdm name="select_ln1117_37"/></StgValue>
</operation>

<operation id="1017" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:148  %select_ln1117_38 = select i1 %select_ln32_31, i14 %select_ln1117_34, i14 %select_ln1117_37

]]></Node>
<StgValue><ssdm name="select_ln1117_38"/></StgValue>
</operation>

<operation id="1018" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:149  %select_ln1117_39 = select i1 %select_ln32_32, i14 %select_ln1117_38, i14 %input_0_0_V_load_13

]]></Node>
<StgValue><ssdm name="select_ln1117_39"/></StgValue>
</operation>

<operation id="1019" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="24" op_0_bw="14">
<![CDATA[
Filter1_Loop_end:150  %sext_ln1118_25 = sext i14 %select_ln1117_39 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_25"/></StgValue>
</operation>

<operation id="1020" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Filter1_Loop_end:151  %mul_ln1118_13 = mul i24 %sext_ln1117_13, %sext_ln1118_25

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="1021" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="9" op_0_bw="6">
<![CDATA[
Filter1_Loop_end:158  %conv_1_weights_V_loa_5 = load i9* %conv_1_weights_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_5"/></StgValue>
</operation>

<operation id="1022" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:160  %input_0_1_V_load_14 = load i14* %input_0_1_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_14"/></StgValue>
</operation>

<operation id="1023" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="0"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:161  %input_0_2_V_load_14 = load i14* %input_0_2_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_14"/></StgValue>
</operation>

<operation id="1024" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="1"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:162  %input_0_0_V_load_14 = load i14* %input_0_0_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_14"/></StgValue>
</operation>

<operation id="1025" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="0"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:163  %input_1_1_V_load_14 = load i14* %input_1_1_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_14"/></StgValue>
</operation>

<operation id="1026" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="0"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:164  %input_1_2_V_load_14 = load i14* %input_1_2_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_14"/></StgValue>
</operation>

<operation id="1027" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="1"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:165  %input_1_0_V_load_14 = load i14* %input_1_0_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_14"/></StgValue>
</operation>

<operation id="1028" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="1"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:166  %input_2_1_V_load_14 = load i14* %input_2_1_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_14"/></StgValue>
</operation>

<operation id="1029" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="1"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:167  %input_2_2_V_load_14 = load i14* %input_2_2_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_14"/></StgValue>
</operation>

<operation id="1030" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="0"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:168  %input_2_0_V_load_14 = load i14* %input_2_0_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_14"/></StgValue>
</operation>

<operation id="1031" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:169  %select_ln1117_40 = select i1 %select_ln32_28, i14 %input_0_0_V_load_14, i14 %input_0_2_V_load_14

]]></Node>
<StgValue><ssdm name="select_ln1117_40"/></StgValue>
</operation>

<operation id="1032" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:170  %select_ln1117_41 = select i1 %select_ln32_27, i14 %input_2_1_V_load_14, i14 %input_2_0_V_load_14

]]></Node>
<StgValue><ssdm name="select_ln1117_41"/></StgValue>
</operation>

<operation id="1033" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:171  %select_ln1117_42 = select i1 %select_ln32_29, i14 %select_ln1117_40, i14 %select_ln1117_41

]]></Node>
<StgValue><ssdm name="select_ln1117_42"/></StgValue>
</operation>

<operation id="1034" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:172  %select_ln1117_43 = select i1 %select_ln32_26, i14 %input_2_2_V_load_14, i14 %input_1_1_V_load_14

]]></Node>
<StgValue><ssdm name="select_ln1117_43"/></StgValue>
</operation>

<operation id="1035" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:173  %select_ln1117_44 = select i1 %select_ln32_25, i14 %input_1_0_V_load_14, i14 %input_1_2_V_load_14

]]></Node>
<StgValue><ssdm name="select_ln1117_44"/></StgValue>
</operation>

<operation id="1036" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:174  %select_ln1117_45 = select i1 %select_ln32_30, i14 %select_ln1117_43, i14 %select_ln1117_44

]]></Node>
<StgValue><ssdm name="select_ln1117_45"/></StgValue>
</operation>

<operation id="1037" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:175  %select_ln1117_46 = select i1 %select_ln32_31, i14 %select_ln1117_42, i14 %select_ln1117_45

]]></Node>
<StgValue><ssdm name="select_ln1117_46"/></StgValue>
</operation>

<operation id="1038" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:176  %select_ln1117_47 = select i1 %select_ln32_32, i14 %select_ln1117_46, i14 %input_0_1_V_load_14

]]></Node>
<StgValue><ssdm name="select_ln1117_47"/></StgValue>
</operation>

<operation id="1039" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="9" op_0_bw="6">
<![CDATA[
Filter1_Loop_end:185  %conv_1_weights_V_loa_6 = load i9* %conv_1_weights_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_6"/></StgValue>
</operation>

<operation id="1040" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:187  %input_1_2_V_load_15 = load i14* %input_1_2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_15"/></StgValue>
</operation>

<operation id="1041" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="0"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:188  %input_1_0_V_load_15 = load i14* %input_1_0_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_15"/></StgValue>
</operation>

<operation id="1042" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="1"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:189  %input_1_1_V_load_15 = load i14* %input_1_1_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_15"/></StgValue>
</operation>

<operation id="1043" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="0"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:190  %input_2_2_V_load_15 = load i14* %input_2_2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_15"/></StgValue>
</operation>

<operation id="1044" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="0"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:191  %input_2_0_V_load_15 = load i14* %input_2_0_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_15"/></StgValue>
</operation>

<operation id="1045" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="1"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:192  %input_2_1_V_load_15 = load i14* %input_2_1_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_15"/></StgValue>
</operation>

<operation id="1046" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="1"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:193  %input_0_2_V_load_15 = load i14* %input_0_2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_15"/></StgValue>
</operation>

<operation id="1047" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="1"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:194  %input_0_0_V_load_15 = load i14* %input_0_0_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_15"/></StgValue>
</operation>

<operation id="1048" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="0"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:195  %input_0_1_V_load_15 = load i14* %input_0_1_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_15"/></StgValue>
</operation>

<operation id="1049" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:196  %select_ln1117_48 = select i1 %select_ln32_28, i14 %input_1_1_V_load_15, i14 %input_1_0_V_load_15

]]></Node>
<StgValue><ssdm name="select_ln1117_48"/></StgValue>
</operation>

<operation id="1050" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:197  %select_ln1117_49 = select i1 %select_ln32_27, i14 %input_0_2_V_load_15, i14 %input_0_1_V_load_15

]]></Node>
<StgValue><ssdm name="select_ln1117_49"/></StgValue>
</operation>

<operation id="1051" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:198  %select_ln1117_50 = select i1 %select_ln32_29, i14 %select_ln1117_48, i14 %select_ln1117_49

]]></Node>
<StgValue><ssdm name="select_ln1117_50"/></StgValue>
</operation>

<operation id="1052" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:199  %select_ln1117_51 = select i1 %select_ln32_26, i14 %input_0_0_V_load_15, i14 %input_2_2_V_load_15

]]></Node>
<StgValue><ssdm name="select_ln1117_51"/></StgValue>
</operation>

<operation id="1053" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:200  %select_ln1117_52 = select i1 %select_ln32_25, i14 %input_2_1_V_load_15, i14 %input_2_0_V_load_15

]]></Node>
<StgValue><ssdm name="select_ln1117_52"/></StgValue>
</operation>

<operation id="1054" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:201  %select_ln1117_53 = select i1 %select_ln32_30, i14 %select_ln1117_51, i14 %select_ln1117_52

]]></Node>
<StgValue><ssdm name="select_ln1117_53"/></StgValue>
</operation>

<operation id="1055" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:202  %select_ln1117_54 = select i1 %select_ln32_31, i14 %select_ln1117_50, i14 %select_ln1117_53

]]></Node>
<StgValue><ssdm name="select_ln1117_54"/></StgValue>
</operation>

<operation id="1056" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:203  %select_ln1117_55 = select i1 %select_ln32_32, i14 %select_ln1117_54, i14 %input_1_2_V_load_15

]]></Node>
<StgValue><ssdm name="select_ln1117_55"/></StgValue>
</operation>

<operation id="1057" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="9" op_0_bw="6">
<![CDATA[
Filter1_Loop_end:212  %conv_1_weights_V_loa_7 = load i9* %conv_1_weights_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_7"/></StgValue>
</operation>

<operation id="1058" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:214  %input_1_0_V_load_16 = load i14* %input_1_0_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_16"/></StgValue>
</operation>

<operation id="1059" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="0"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:215  %input_1_1_V_load_16 = load i14* %input_1_1_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_16"/></StgValue>
</operation>

<operation id="1060" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="1"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:216  %input_1_2_V_load_16 = load i14* %input_1_2_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_16"/></StgValue>
</operation>

<operation id="1061" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="0"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:217  %input_2_0_V_load_16 = load i14* %input_2_0_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_16"/></StgValue>
</operation>

<operation id="1062" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="0"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:218  %input_2_1_V_load_16 = load i14* %input_2_1_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_16"/></StgValue>
</operation>

<operation id="1063" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="1"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:219  %input_2_2_V_load_16 = load i14* %input_2_2_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_16"/></StgValue>
</operation>

<operation id="1064" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="1"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:220  %input_0_0_V_load_16 = load i14* %input_0_0_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_16"/></StgValue>
</operation>

<operation id="1065" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="1"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:221  %input_0_1_V_load_16 = load i14* %input_0_1_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_16"/></StgValue>
</operation>

<operation id="1066" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="0"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:222  %input_0_2_V_load_16 = load i14* %input_0_2_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_16"/></StgValue>
</operation>

<operation id="1067" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:223  %select_ln1117_56 = select i1 %select_ln32_28, i14 %input_1_2_V_load_16, i14 %input_1_1_V_load_16

]]></Node>
<StgValue><ssdm name="select_ln1117_56"/></StgValue>
</operation>

<operation id="1068" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:224  %select_ln1117_57 = select i1 %select_ln32_27, i14 %input_0_0_V_load_16, i14 %input_0_2_V_load_16

]]></Node>
<StgValue><ssdm name="select_ln1117_57"/></StgValue>
</operation>

<operation id="1069" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:225  %select_ln1117_58 = select i1 %select_ln32_29, i14 %select_ln1117_56, i14 %select_ln1117_57

]]></Node>
<StgValue><ssdm name="select_ln1117_58"/></StgValue>
</operation>

<operation id="1070" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:226  %select_ln1117_59 = select i1 %select_ln32_26, i14 %input_0_1_V_load_16, i14 %input_2_0_V_load_16

]]></Node>
<StgValue><ssdm name="select_ln1117_59"/></StgValue>
</operation>

<operation id="1071" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:227  %select_ln1117_60 = select i1 %select_ln32_25, i14 %input_2_2_V_load_16, i14 %input_2_1_V_load_16

]]></Node>
<StgValue><ssdm name="select_ln1117_60"/></StgValue>
</operation>

<operation id="1072" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:228  %select_ln1117_61 = select i1 %select_ln32_30, i14 %select_ln1117_59, i14 %select_ln1117_60

]]></Node>
<StgValue><ssdm name="select_ln1117_61"/></StgValue>
</operation>

<operation id="1073" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:229  %select_ln1117_62 = select i1 %select_ln32_31, i14 %select_ln1117_58, i14 %select_ln1117_61

]]></Node>
<StgValue><ssdm name="select_ln1117_62"/></StgValue>
</operation>

<operation id="1074" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:230  %select_ln1117_63 = select i1 %select_ln32_32, i14 %select_ln1117_62, i14 %input_1_0_V_load_16

]]></Node>
<StgValue><ssdm name="select_ln1117_63"/></StgValue>
</operation>

<operation id="1075" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="9" op_0_bw="6">
<![CDATA[
Filter1_Loop_end:239  %conv_1_weights_V_loa_8 = load i9* %conv_1_weights_V_add_8, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_8"/></StgValue>
</operation>

<operation id="1076" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:241  %input_1_1_V_load_17 = load i14* %input_1_1_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_17"/></StgValue>
</operation>

<operation id="1077" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="0"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:242  %input_1_2_V_load_17 = load i14* %input_1_2_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_17"/></StgValue>
</operation>

<operation id="1078" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_28" val="1"/>
<literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:243  %input_1_0_V_load_17 = load i14* %input_1_0_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_17"/></StgValue>
</operation>

<operation id="1079" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="0"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:244  %input_2_1_V_load_17 = load i14* %input_2_1_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_17"/></StgValue>
</operation>

<operation id="1080" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="0"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:245  %input_2_2_V_load_17 = load i14* %input_2_2_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_17"/></StgValue>
</operation>

<operation id="1081" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_25" val="1"/>
<literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:246  %input_2_0_V_load_17 = load i14* %input_2_0_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_17"/></StgValue>
</operation>

<operation id="1082" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="1"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:247  %input_0_1_V_load_17 = load i14* %input_0_1_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_17"/></StgValue>
</operation>

<operation id="1083" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_26" val="1"/>
<literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:248  %input_0_2_V_load_17 = load i14* %input_0_2_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_17"/></StgValue>
</operation>

<operation id="1084" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_27" val="0"/>
<literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:249  %input_0_0_V_load_17 = load i14* %input_0_0_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_17"/></StgValue>
</operation>

<operation id="1085" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_29" val="1"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:250  %select_ln1117_64 = select i1 %select_ln32_28, i14 %input_1_0_V_load_17, i14 %input_1_2_V_load_17

]]></Node>
<StgValue><ssdm name="select_ln1117_64"/></StgValue>
</operation>

<operation id="1086" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_29" val="0"/>
<literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:251  %select_ln1117_65 = select i1 %select_ln32_27, i14 %input_0_1_V_load_17, i14 %input_0_0_V_load_17

]]></Node>
<StgValue><ssdm name="select_ln1117_65"/></StgValue>
</operation>

<operation id="1087" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_31" val="1"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:252  %select_ln1117_66 = select i1 %select_ln32_29, i14 %select_ln1117_64, i14 %select_ln1117_65

]]></Node>
<StgValue><ssdm name="select_ln1117_66"/></StgValue>
</operation>

<operation id="1088" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_30" val="1"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:253  %select_ln1117_67 = select i1 %select_ln32_26, i14 %input_0_2_V_load_17, i14 %input_2_1_V_load_17

]]></Node>
<StgValue><ssdm name="select_ln1117_67"/></StgValue>
</operation>

<operation id="1089" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_30" val="0"/>
<literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:254  %select_ln1117_68 = select i1 %select_ln32_25, i14 %input_2_0_V_load_17, i14 %input_2_2_V_load_17

]]></Node>
<StgValue><ssdm name="select_ln1117_68"/></StgValue>
</operation>

<operation id="1090" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_31" val="0"/>
<literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:255  %select_ln1117_69 = select i1 %select_ln32_30, i14 %select_ln1117_67, i14 %select_ln1117_68

]]></Node>
<StgValue><ssdm name="select_ln1117_69"/></StgValue>
</operation>

<operation id="1091" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln32_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:256  %select_ln1117_70 = select i1 %select_ln32_31, i14 %select_ln1117_66, i14 %select_ln1117_69

]]></Node>
<StgValue><ssdm name="select_ln1117_70"/></StgValue>
</operation>

<operation id="1092" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Filter1_Loop_end:257  %select_ln1117_71 = select i1 %select_ln32_32, i14 %select_ln1117_70, i14 %input_1_1_V_load_17

]]></Node>
<StgValue><ssdm name="select_ln1117_71"/></StgValue>
</operation>

<operation id="1093" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="7" op_0_bw="3">
<![CDATA[
Filter1_Loop_end:268  %conv_1_bias_V_load_1 = load i7* %conv_1_bias_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="conv_1_bias_V_load_1"/></StgValue>
</operation>

<operation id="1094" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:20  %add_ln1116_19 = add i6 %zext_ln1116_25, -28

]]></Node>
<StgValue><ssdm name="add_ln1116_19"/></StgValue>
</operation>

<operation id="1095" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:21  %zext_ln1116_32 = zext i6 %add_ln1116_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_32"/></StgValue>
</operation>

<operation id="1096" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:22  %conv_1_weights_V_add_15 = getelementptr [54 x i9]* @conv_1_weights_V, i64 0, i64 %zext_ln1116_32

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_add_15"/></StgValue>
</operation>

<operation id="1097" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:23  %add_ln1116_20 = add i6 %zext_ln1116_25, -22

]]></Node>
<StgValue><ssdm name="add_ln1116_20"/></StgValue>
</operation>

<operation id="1098" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:24  %zext_ln1116_33 = zext i6 %add_ln1116_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_33"/></StgValue>
</operation>

<operation id="1099" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:25  %conv_1_weights_V_add_16 = getelementptr [54 x i9]* @conv_1_weights_V, i64 0, i64 %zext_ln1116_33

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_add_16"/></StgValue>
</operation>

<operation id="1100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:26  %tmp_46 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 6, i3 %add_ln14_1)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:27  %conv_1_weights_V_add_17 = getelementptr [54 x i9]* @conv_1_weights_V, i64 0, i64 %tmp_46

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_add_17"/></StgValue>
</operation>

<operation id="1102" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:28  %conv_1_weights_V_loa_17 = load i9* %conv_1_weights_V_add_9, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_17"/></StgValue>
</operation>

<operation id="1103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="24" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:29  %sext_ln1118_35 = sext i9 %conv_1_weights_V_loa_17 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_35"/></StgValue>
</operation>

<operation id="1104" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:30  %mul_ln1118_18 = mul i24 %sext_ln1118_35, %sext_ln1118_18

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="1105" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:31  %conv_1_weights_V_loa_18 = load i9* %conv_1_weights_V_add_10, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_18"/></StgValue>
</operation>

<operation id="1106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="24" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:32  %sext_ln1118_36 = sext i9 %conv_1_weights_V_loa_18 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_36"/></StgValue>
</operation>

<operation id="1107" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:33  %mul_ln1118_19 = mul i24 %sext_ln1118_36, %sext_ln1118_19

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="1108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="28" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:34  %sext_ln1118_37 = sext i24 %mul_ln1118_19 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_37"/></StgValue>
</operation>

<operation id="1109" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:35  %tmp_47 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_18, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:36  %shl_ln728_15 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_47, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_15"/></StgValue>
</operation>

<operation id="1111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:37  %zext_ln728_16 = zext i22 %shl_ln728_15 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_16"/></StgValue>
</operation>

<operation id="1112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:38  %zext_ln703_17 = zext i28 %sext_ln1118_37 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_17"/></StgValue>
</operation>

<operation id="1113" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:39  %add_ln1192_16 = add nsw i29 %zext_ln728_16, %zext_ln703_17

]]></Node>
<StgValue><ssdm name="add_ln1192_16"/></StgValue>
</operation>

<operation id="1114" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:40  %conv_1_weights_V_loa_19 = load i9* %conv_1_weights_V_add_11, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_19"/></StgValue>
</operation>

<operation id="1115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="24" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:41  %sext_ln1118_38 = sext i9 %conv_1_weights_V_loa_19 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_38"/></StgValue>
</operation>

<operation id="1116" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:42  %mul_ln1118_20 = mul i24 %sext_ln1118_38, %sext_ln1118_21

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="1117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="28" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:43  %sext_ln1118_39 = sext i24 %mul_ln1118_20 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_39"/></StgValue>
</operation>

<operation id="1118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:44  %tmp_48 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_16, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:45  %shl_ln728_16 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_48, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_16"/></StgValue>
</operation>

<operation id="1120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:46  %zext_ln728_17 = zext i22 %shl_ln728_16 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_17"/></StgValue>
</operation>

<operation id="1121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:47  %zext_ln703_18 = zext i28 %sext_ln1118_39 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_18"/></StgValue>
</operation>

<operation id="1122" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:48  %add_ln1192_17 = add nsw i29 %zext_ln728_17, %zext_ln703_18

]]></Node>
<StgValue><ssdm name="add_ln1192_17"/></StgValue>
</operation>

<operation id="1123" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:49  %conv_1_weights_V_loa_20 = load i9* %conv_1_weights_V_add_12, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_20"/></StgValue>
</operation>

<operation id="1124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="24" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:50  %sext_ln1118_40 = sext i9 %conv_1_weights_V_loa_20 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_40"/></StgValue>
</operation>

<operation id="1125" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:51  %mul_ln1118_21 = mul i24 %sext_ln1118_40, %sext_ln1118_23

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="1126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:53  %tmp_49 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_17, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1127" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:58  %conv_1_weights_V_loa_21 = load i9* %conv_1_weights_V_add_13, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_21"/></StgValue>
</operation>

<operation id="1128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="24" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:59  %sext_ln1118_42 = sext i9 %conv_1_weights_V_loa_21 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_42"/></StgValue>
</operation>

<operation id="1129" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:60  %mul_ln1118_22 = mul i24 %sext_ln1118_42, %sext_ln1118_25

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="1130" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:67  %conv_1_weights_V_loa_22 = load i9* %conv_1_weights_V_add_14, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_22"/></StgValue>
</operation>

<operation id="1131" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:76  %conv_1_weights_V_loa_23 = load i9* %conv_1_weights_V_add_15, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_23"/></StgValue>
</operation>

<operation id="1132" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:85  %conv_1_weights_V_loa_24 = load i9* %conv_1_weights_V_add_16, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_24"/></StgValue>
</operation>

<operation id="1133" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:94  %conv_1_weights_V_loa_25 = load i9* %conv_1_weights_V_add_17, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_25"/></StgValue>
</operation>

<operation id="1134" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="7" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:105  %conv_1_bias_V_load_2 = load i7* %conv_1_bias_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="conv_1_bias_V_load_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="14" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.012:12  %sext_ln1265 = sext i7 %conv_1_bias_V_load to i14

]]></Node>
<StgValue><ssdm name="sext_ln1265"/></StgValue>
</operation>

<operation id="1136" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.012:13  %add_ln703 = add i14 %sext_ln1265, %trunc_ln708_8

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="1137" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.012:14  %icmp_ln885 = icmp eq i14 %add_ln703, 0

]]></Node>
<StgValue><ssdm name="icmp_ln885"/></StgValue>
</operation>

<operation id="1138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.012:15  br i1 %icmp_ln885, label %.critedge.0, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="1139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ifconv:0  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1140" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:1  %sub_ln889 = sub i14 0, %add_ln703

]]></Node>
<StgValue><ssdm name="sub_ln889"/></StgValue>
</operation>

<operation id="1141" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:2  %select_ln888 = select i1 %tmp_23, i14 %sub_ln889, i14 %add_ln703

]]></Node>
<StgValue><ssdm name="select_ln888"/></StgValue>
</operation>

<operation id="1142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:3  %p_Result_s = call i14 @llvm.part.select.i14(i14 %select_ln888, i32 13, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="1143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
_ifconv:4  %p_Result_s_79 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_s)

]]></Node>
<StgValue><ssdm name="p_Result_s_79"/></StgValue>
</operation>

<operation id="1144" st_id="13" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:5  %l = call i32 @llvm.cttz.i32(i32 %p_Result_s_79, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="1145" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %sub_ln894 = sub nsw i32 14, %l

]]></Node>
<StgValue><ssdm name="sub_ln894"/></StgValue>
</operation>

<operation id="1146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="14" op_0_bw="32">
<![CDATA[
_ifconv:7  %trunc_ln894 = trunc i32 %sub_ln894 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln894"/></StgValue>
</operation>

<operation id="1147" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %add_ln894 = add nsw i32 -53, %sub_ln894

]]></Node>
<StgValue><ssdm name="add_ln894"/></StgValue>
</operation>

<operation id="1148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9  %tmp_24 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln894, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1149" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:10  %icmp_ln897 = icmp sgt i31 %tmp_24, 0

]]></Node>
<StgValue><ssdm name="icmp_ln897"/></StgValue>
</operation>

<operation id="1150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="4" op_0_bw="32">
<![CDATA[
_ifconv:11  %trunc_ln897 = trunc i32 %sub_ln894 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln897"/></StgValue>
</operation>

<operation id="1151" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:12  %sub_ln897 = sub i4 4, %trunc_ln897

]]></Node>
<StgValue><ssdm name="sub_ln897"/></StgValue>
</operation>

<operation id="1152" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="14" op_0_bw="4">
<![CDATA[
_ifconv:13  %zext_ln897 = zext i4 %sub_ln897 to i14

]]></Node>
<StgValue><ssdm name="zext_ln897"/></StgValue>
</operation>

<operation id="1153" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:14  %lshr_ln897 = lshr i14 -1, %zext_ln897

]]></Node>
<StgValue><ssdm name="lshr_ln897"/></StgValue>
</operation>

<operation id="1154" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:15  %and_ln897_3 = and i14 %select_ln888, %lshr_ln897

]]></Node>
<StgValue><ssdm name="and_ln897_3"/></StgValue>
</operation>

<operation id="1155" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:16  %icmp_ln897_2 = icmp ne i14 %and_ln897_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln897_2"/></StgValue>
</operation>

<operation id="1156" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17  %and_ln897 = and i1 %icmp_ln897, %icmp_ln897_2

]]></Node>
<StgValue><ssdm name="and_ln897"/></StgValue>
</operation>

<operation id="1157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:18  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln894, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1158" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19  %xor_ln899 = xor i1 %tmp_25, true

]]></Node>
<StgValue><ssdm name="xor_ln899"/></StgValue>
</operation>

<operation id="1159" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:20  %add_ln899 = add i14 -53, %trunc_ln894

]]></Node>
<StgValue><ssdm name="add_ln899"/></StgValue>
</operation>

<operation id="1160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:21  %p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %select_ln888, i14 %add_ln899)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="1161" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:22  %and_ln899 = and i1 %p_Result_12, %xor_ln899

]]></Node>
<StgValue><ssdm name="and_ln899"/></StgValue>
</operation>

<operation id="1162" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:23  %or_ln899 = or i1 %and_ln899, %and_ln897

]]></Node>
<StgValue><ssdm name="or_ln899"/></StgValue>
</operation>

<operation id="1163" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
_ifconv:24  %or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="1164" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:27  %icmp_ln908 = icmp sgt i32 %add_ln894, 0

]]></Node>
<StgValue><ssdm name="icmp_ln908"/></StgValue>
</operation>

<operation id="1165" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="11" op_0_bw="32">
<![CDATA[
_ifconv:41  %trunc_ln893 = trunc i32 %l to i11

]]></Node>
<StgValue><ssdm name="trunc_ln893"/></StgValue>
</operation>

<operation id="1166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="28" op_0_bw="24">
<![CDATA[
Filter1_Loop_end:125  %sext_ln1118_24 = sext i24 %mul_ln1118_12 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_24"/></StgValue>
</operation>

<operation id="1167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
Filter1_Loop_end:127  %shl_ln728_s = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_33, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_s"/></StgValue>
</operation>

<operation id="1168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="29" op_0_bw="22">
<![CDATA[
Filter1_Loop_end:128  %zext_ln728_10 = zext i22 %shl_ln728_s to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_10"/></StgValue>
</operation>

<operation id="1169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="29" op_0_bw="28">
<![CDATA[
Filter1_Loop_end:129  %zext_ln703_11 = zext i28 %sext_ln1118_24 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_11"/></StgValue>
</operation>

<operation id="1170" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
Filter1_Loop_end:130  %add_ln1192_10 = add nsw i29 %zext_ln728_10, %zext_ln703_11

]]></Node>
<StgValue><ssdm name="add_ln1192_10"/></StgValue>
</operation>

<operation id="1171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="28" op_0_bw="24">
<![CDATA[
Filter1_Loop_end:152  %sext_ln1118_26 = sext i24 %mul_ln1118_13 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_26"/></StgValue>
</operation>

<operation id="1172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_end:153  %tmp_34 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_10, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
Filter1_Loop_end:154  %shl_ln728_10 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_34, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_10"/></StgValue>
</operation>

<operation id="1174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="29" op_0_bw="22">
<![CDATA[
Filter1_Loop_end:155  %zext_ln728_11 = zext i22 %shl_ln728_10 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_11"/></StgValue>
</operation>

<operation id="1175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="29" op_0_bw="28">
<![CDATA[
Filter1_Loop_end:156  %zext_ln703_12 = zext i28 %sext_ln1118_26 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_12"/></StgValue>
</operation>

<operation id="1176" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
Filter1_Loop_end:157  %add_ln1192_11 = add nsw i29 %zext_ln728_11, %zext_ln703_12

]]></Node>
<StgValue><ssdm name="add_ln1192_11"/></StgValue>
</operation>

<operation id="1177" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="24" op_0_bw="9">
<![CDATA[
Filter1_Loop_end:159  %sext_ln1117_14 = sext i9 %conv_1_weights_V_loa_5 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1117_14"/></StgValue>
</operation>

<operation id="1178" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="24" op_0_bw="14">
<![CDATA[
Filter1_Loop_end:177  %sext_ln1118_27 = sext i14 %select_ln1117_47 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_27"/></StgValue>
</operation>

<operation id="1179" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Filter1_Loop_end:178  %mul_ln1118_14 = mul i24 %sext_ln1117_14, %sext_ln1118_27

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="1180" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="28" op_0_bw="24">
<![CDATA[
Filter1_Loop_end:179  %sext_ln1118_28 = sext i24 %mul_ln1118_14 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_28"/></StgValue>
</operation>

<operation id="1181" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_end:180  %tmp_35 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_11, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1182" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
Filter1_Loop_end:181  %shl_ln728_11 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_35, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_11"/></StgValue>
</operation>

<operation id="1183" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="29" op_0_bw="22">
<![CDATA[
Filter1_Loop_end:182  %zext_ln728_12 = zext i22 %shl_ln728_11 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_12"/></StgValue>
</operation>

<operation id="1184" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="29" op_0_bw="28">
<![CDATA[
Filter1_Loop_end:183  %zext_ln703_13 = zext i28 %sext_ln1118_28 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_13"/></StgValue>
</operation>

<operation id="1185" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
Filter1_Loop_end:184  %add_ln1192_12 = add nsw i29 %zext_ln728_12, %zext_ln703_13

]]></Node>
<StgValue><ssdm name="add_ln1192_12"/></StgValue>
</operation>

<operation id="1186" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="9" op_0_bw="6">
<![CDATA[
Filter1_Loop_end:185  %conv_1_weights_V_loa_6 = load i9* %conv_1_weights_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_6"/></StgValue>
</operation>

<operation id="1187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="24" op_0_bw="9">
<![CDATA[
Filter1_Loop_end:186  %sext_ln1117_15 = sext i9 %conv_1_weights_V_loa_6 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1117_15"/></StgValue>
</operation>

<operation id="1188" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="24" op_0_bw="14">
<![CDATA[
Filter1_Loop_end:204  %sext_ln1118_29 = sext i14 %select_ln1117_55 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_29"/></StgValue>
</operation>

<operation id="1189" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Filter1_Loop_end:205  %mul_ln1118_15 = mul i24 %sext_ln1117_15, %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="1190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="28" op_0_bw="24">
<![CDATA[
Filter1_Loop_end:206  %sext_ln1118_30 = sext i24 %mul_ln1118_15 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_30"/></StgValue>
</operation>

<operation id="1191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_end:207  %tmp_36 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_12, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
Filter1_Loop_end:208  %shl_ln728_12 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_36, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_12"/></StgValue>
</operation>

<operation id="1193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="29" op_0_bw="22">
<![CDATA[
Filter1_Loop_end:209  %zext_ln728_13 = zext i22 %shl_ln728_12 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_13"/></StgValue>
</operation>

<operation id="1194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="29" op_0_bw="28">
<![CDATA[
Filter1_Loop_end:210  %zext_ln703_14 = zext i28 %sext_ln1118_30 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_14"/></StgValue>
</operation>

<operation id="1195" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
Filter1_Loop_end:211  %add_ln1192_13 = add nsw i29 %zext_ln728_13, %zext_ln703_14

]]></Node>
<StgValue><ssdm name="add_ln1192_13"/></StgValue>
</operation>

<operation id="1196" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="9" op_0_bw="6">
<![CDATA[
Filter1_Loop_end:212  %conv_1_weights_V_loa_7 = load i9* %conv_1_weights_V_add_7, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_7"/></StgValue>
</operation>

<operation id="1197" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="24" op_0_bw="9">
<![CDATA[
Filter1_Loop_end:213  %sext_ln1117_16 = sext i9 %conv_1_weights_V_loa_7 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1117_16"/></StgValue>
</operation>

<operation id="1198" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="24" op_0_bw="14">
<![CDATA[
Filter1_Loop_end:231  %sext_ln1118_31 = sext i14 %select_ln1117_63 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_31"/></StgValue>
</operation>

<operation id="1199" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Filter1_Loop_end:232  %mul_ln1118_16 = mul i24 %sext_ln1117_16, %sext_ln1118_31

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="1200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="28" op_0_bw="24">
<![CDATA[
Filter1_Loop_end:233  %sext_ln1118_32 = sext i24 %mul_ln1118_16 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_32"/></StgValue>
</operation>

<operation id="1201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_end:234  %tmp_37 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_13, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
Filter1_Loop_end:235  %shl_ln728_13 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_37, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_13"/></StgValue>
</operation>

<operation id="1203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="29" op_0_bw="22">
<![CDATA[
Filter1_Loop_end:236  %zext_ln728_14 = zext i22 %shl_ln728_13 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_14"/></StgValue>
</operation>

<operation id="1204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="29" op_0_bw="28">
<![CDATA[
Filter1_Loop_end:237  %zext_ln703_15 = zext i28 %sext_ln1118_32 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_15"/></StgValue>
</operation>

<operation id="1205" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
Filter1_Loop_end:238  %add_ln1192_14 = add nsw i29 %zext_ln728_14, %zext_ln703_15

]]></Node>
<StgValue><ssdm name="add_ln1192_14"/></StgValue>
</operation>

<operation id="1206" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="9" op_0_bw="6">
<![CDATA[
Filter1_Loop_end:239  %conv_1_weights_V_loa_8 = load i9* %conv_1_weights_V_add_8, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_8"/></StgValue>
</operation>

<operation id="1207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="24" op_0_bw="9">
<![CDATA[
Filter1_Loop_end:240  %sext_ln1117_17 = sext i9 %conv_1_weights_V_loa_8 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1117_17"/></StgValue>
</operation>

<operation id="1208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="24" op_0_bw="14">
<![CDATA[
Filter1_Loop_end:258  %sext_ln1118_33 = sext i14 %select_ln1117_71 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_33"/></StgValue>
</operation>

<operation id="1209" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Filter1_Loop_end:259  %mul_ln1118_17 = mul i24 %sext_ln1117_17, %sext_ln1118_33

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="1210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="28" op_0_bw="24">
<![CDATA[
Filter1_Loop_end:260  %sext_ln1118_34 = sext i24 %mul_ln1118_17 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_34"/></StgValue>
</operation>

<operation id="1211" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_end:261  %tmp_38 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_14, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
Filter1_Loop_end:262  %shl_ln728_14 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_38, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_14"/></StgValue>
</operation>

<operation id="1213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="29" op_0_bw="22">
<![CDATA[
Filter1_Loop_end:263  %zext_ln728_15 = zext i22 %shl_ln728_14 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_15"/></StgValue>
</operation>

<operation id="1214" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="29" op_0_bw="28">
<![CDATA[
Filter1_Loop_end:264  %zext_ln703_16 = zext i28 %sext_ln1118_34 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_16"/></StgValue>
</operation>

<operation id="1215" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
Filter1_Loop_end:265  %add_ln1192_15 = add nsw i29 %zext_ln728_15, %zext_ln703_16

]]></Node>
<StgValue><ssdm name="add_ln1192_15"/></StgValue>
</operation>

<operation id="1216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_end:266  %trunc_ln708_s = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_15, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="1217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="28" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:52  %sext_ln1118_41 = sext i24 %mul_ln1118_21 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_41"/></StgValue>
</operation>

<operation id="1218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:54  %shl_ln728_17 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_49, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_17"/></StgValue>
</operation>

<operation id="1219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:55  %zext_ln728_18 = zext i22 %shl_ln728_17 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_18"/></StgValue>
</operation>

<operation id="1220" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:56  %zext_ln703_19 = zext i28 %sext_ln1118_41 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_19"/></StgValue>
</operation>

<operation id="1221" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:57  %add_ln1192_18 = add nsw i29 %zext_ln728_18, %zext_ln703_19

]]></Node>
<StgValue><ssdm name="add_ln1192_18"/></StgValue>
</operation>

<operation id="1222" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="28" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:61  %sext_ln1118_43 = sext i24 %mul_ln1118_22 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_43"/></StgValue>
</operation>

<operation id="1223" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:62  %tmp_50 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_18, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:63  %shl_ln728_18 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_50, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_18"/></StgValue>
</operation>

<operation id="1225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:64  %zext_ln728_19 = zext i22 %shl_ln728_18 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_19"/></StgValue>
</operation>

<operation id="1226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:65  %zext_ln703_20 = zext i28 %sext_ln1118_43 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_20"/></StgValue>
</operation>

<operation id="1227" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:66  %add_ln1192_19 = add nsw i29 %zext_ln728_19, %zext_ln703_20

]]></Node>
<StgValue><ssdm name="add_ln1192_19"/></StgValue>
</operation>

<operation id="1228" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="24" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:68  %sext_ln1118_44 = sext i9 %conv_1_weights_V_loa_22 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_44"/></StgValue>
</operation>

<operation id="1229" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:69  %mul_ln1118_23 = mul i24 %sext_ln1118_44, %sext_ln1118_27

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="1230" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="28" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:70  %sext_ln1118_45 = sext i24 %mul_ln1118_23 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_45"/></StgValue>
</operation>

<operation id="1231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:71  %tmp_51 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_19, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1232" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:72  %shl_ln728_19 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_51, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_19"/></StgValue>
</operation>

<operation id="1233" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:73  %zext_ln728_20 = zext i22 %shl_ln728_19 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_20"/></StgValue>
</operation>

<operation id="1234" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:74  %zext_ln703_21 = zext i28 %sext_ln1118_45 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_21"/></StgValue>
</operation>

<operation id="1235" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:75  %add_ln1192_20 = add nsw i29 %zext_ln728_20, %zext_ln703_21

]]></Node>
<StgValue><ssdm name="add_ln1192_20"/></StgValue>
</operation>

<operation id="1236" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:76  %conv_1_weights_V_loa_23 = load i9* %conv_1_weights_V_add_15, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_23"/></StgValue>
</operation>

<operation id="1237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="24" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:77  %sext_ln1118_46 = sext i9 %conv_1_weights_V_loa_23 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_46"/></StgValue>
</operation>

<operation id="1238" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:78  %mul_ln1118_24 = mul i24 %sext_ln1118_46, %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="1239" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="28" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:79  %sext_ln1118_47 = sext i24 %mul_ln1118_24 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_47"/></StgValue>
</operation>

<operation id="1240" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:80  %tmp_52 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_20, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1241" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:81  %shl_ln728_20 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_52, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_20"/></StgValue>
</operation>

<operation id="1242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:82  %zext_ln728_21 = zext i22 %shl_ln728_20 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_21"/></StgValue>
</operation>

<operation id="1243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:83  %zext_ln703_22 = zext i28 %sext_ln1118_47 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_22"/></StgValue>
</operation>

<operation id="1244" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:84  %add_ln1192_21 = add nsw i29 %zext_ln728_21, %zext_ln703_22

]]></Node>
<StgValue><ssdm name="add_ln1192_21"/></StgValue>
</operation>

<operation id="1245" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:85  %conv_1_weights_V_loa_24 = load i9* %conv_1_weights_V_add_16, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_24"/></StgValue>
</operation>

<operation id="1246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="24" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:86  %sext_ln1118_48 = sext i9 %conv_1_weights_V_loa_24 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_48"/></StgValue>
</operation>

<operation id="1247" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:87  %mul_ln1118_25 = mul i24 %sext_ln1118_48, %sext_ln1118_31

]]></Node>
<StgValue><ssdm name="mul_ln1118_25"/></StgValue>
</operation>

<operation id="1248" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="28" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:88  %sext_ln1118_49 = sext i24 %mul_ln1118_25 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_49"/></StgValue>
</operation>

<operation id="1249" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:89  %tmp_53 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_21, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1250" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:90  %shl_ln728_21 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_53, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_21"/></StgValue>
</operation>

<operation id="1251" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:91  %zext_ln728_22 = zext i22 %shl_ln728_21 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_22"/></StgValue>
</operation>

<operation id="1252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:92  %zext_ln703_23 = zext i28 %sext_ln1118_49 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_23"/></StgValue>
</operation>

<operation id="1253" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:93  %add_ln1192_22 = add nsw i29 %zext_ln728_22, %zext_ln703_23

]]></Node>
<StgValue><ssdm name="add_ln1192_22"/></StgValue>
</operation>

<operation id="1254" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:94  %conv_1_weights_V_loa_25 = load i9* %conv_1_weights_V_add_17, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_loa_25"/></StgValue>
</operation>

<operation id="1255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="24" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:95  %sext_ln1118_50 = sext i9 %conv_1_weights_V_loa_25 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_50"/></StgValue>
</operation>

<operation id="1256" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:96  %mul_ln1118_26 = mul i24 %sext_ln1118_50, %sext_ln1118_33

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="1257" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="28" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:97  %sext_ln1118_51 = sext i24 %mul_ln1118_26 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_51"/></StgValue>
</operation>

<operation id="1258" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:98  %tmp_54 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_22, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1259" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:99  %shl_ln728_22 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_54, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_22"/></StgValue>
</operation>

<operation id="1260" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:100  %zext_ln728_23 = zext i22 %shl_ln728_22 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_23"/></StgValue>
</operation>

<operation id="1261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:101  %zext_ln703_24 = zext i28 %sext_ln1118_51 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_24"/></StgValue>
</operation>

<operation id="1262" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:102  %add_ln1192_23 = add nsw i29 %zext_ln728_23, %zext_ln703_24

]]></Node>
<StgValue><ssdm name="add_ln1192_23"/></StgValue>
</operation>

<operation id="1263" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:103  %trunc_ln708_1 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_23, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1264" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Filter1_Loop_begin:244  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31049)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1265" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="14">
<![CDATA[
_ifconv:25  %zext_ln907 = zext i14 %select_ln888 to i64

]]></Node>
<StgValue><ssdm name="zext_ln907"/></StgValue>
</operation>

<operation id="1266" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="14">
<![CDATA[
_ifconv:26  %zext_ln908 = zext i14 %select_ln888 to i32

]]></Node>
<StgValue><ssdm name="zext_ln908"/></StgValue>
</operation>

<operation id="1267" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:28  %add_ln908 = add nsw i32 -54, %sub_ln894

]]></Node>
<StgValue><ssdm name="add_ln908"/></StgValue>
</operation>

<operation id="1268" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:29  %lshr_ln908 = lshr i32 %zext_ln908, %add_ln908

]]></Node>
<StgValue><ssdm name="lshr_ln908"/></StgValue>
</operation>

<operation id="1269" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:30  %zext_ln908_4 = zext i32 %lshr_ln908 to i64

]]></Node>
<StgValue><ssdm name="zext_ln908_4"/></StgValue>
</operation>

<operation id="1270" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31  %sub_ln908 = sub i32 54, %sub_ln894

]]></Node>
<StgValue><ssdm name="sub_ln908"/></StgValue>
</operation>

<operation id="1271" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:32  %zext_ln908_2 = zext i32 %sub_ln908 to i64

]]></Node>
<StgValue><ssdm name="zext_ln908_2"/></StgValue>
</operation>

<operation id="1272" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:33  %shl_ln908 = shl i64 %zext_ln907, %zext_ln908_2

]]></Node>
<StgValue><ssdm name="shl_ln908"/></StgValue>
</operation>

<operation id="1273" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:34  %select_ln908 = select i1 %icmp_ln908, i64 %zext_ln908_4, i64 %shl_ln908

]]></Node>
<StgValue><ssdm name="select_ln908"/></StgValue>
</operation>

<operation id="1274" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:35  %zext_ln911 = zext i32 %or_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln911"/></StgValue>
</operation>

<operation id="1275" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:36  %add_ln911 = add i64 %zext_ln911, %select_ln908

]]></Node>
<StgValue><ssdm name="add_ln911"/></StgValue>
</operation>

<operation id="1276" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:37  %lshr_ln = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln911, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="1277" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="63">
<![CDATA[
_ifconv:38  %zext_ln912 = zext i63 %lshr_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln912"/></StgValue>
</operation>

<operation id="1278" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:39  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln911, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1279" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:40  %select_ln915 = select i1 %tmp_26, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln915"/></StgValue>
</operation>

<operation id="1280" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:42  %sub_ln915 = sub i11 6, %trunc_ln893

]]></Node>
<StgValue><ssdm name="sub_ln915"/></StgValue>
</operation>

<operation id="1281" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:43  %add_ln915 = add i11 %sub_ln915, %select_ln915

]]></Node>
<StgValue><ssdm name="add_ln915"/></StgValue>
</operation>

<operation id="1282" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
_ifconv:44  %tmp_8 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %tmp_23, i11 %add_ln915)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1283" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:45  %p_Result_13 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %zext_ln912, i12 %tmp_8, i32 52, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="1284" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:46  %bitcast_ln729 = bitcast i64 %p_Result_13 to double

]]></Node>
<StgValue><ssdm name="bitcast_ln729"/></StgValue>
</operation>

<operation id="1285" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:47  %trunc_ln8 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %add_ln911, i32 1, i32 52)

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="1286" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:48  %icmp_ln924 = icmp ne i11 %add_ln915, -1

]]></Node>
<StgValue><ssdm name="icmp_ln924"/></StgValue>
</operation>

<operation id="1287" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:49  %icmp_ln924_2 = icmp eq i52 %trunc_ln8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln924_2"/></StgValue>
</operation>

<operation id="1288" st_id="14" stage="2" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:51  %tmp_5 = fcmp ogt double %bitcast_ln729, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1289" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Filter1_Loop_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31049, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1290" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="14" op_0_bw="7">
<![CDATA[
Filter1_Loop_end:269  %sext_ln1265_1 = sext i7 %conv_1_bias_V_load_1 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1265_1"/></StgValue>
</operation>

<operation id="1291" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter1_Loop_end:270  %add_ln703_1 = add i14 %sext_ln1265_1, %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>

<operation id="1292" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Filter1_Loop_end:271  %icmp_ln885_1 = icmp eq i14 %add_ln703_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln885_1"/></StgValue>
</operation>

<operation id="1293" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Filter1_Loop_end:272  br i1 %icmp_ln885_1, label %.critedge.1, label %_ifconv432

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="1294" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ifconv432:0  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1295" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv432:1  %sub_ln889_1 = sub i14 0, %add_ln703_1

]]></Node>
<StgValue><ssdm name="sub_ln889_1"/></StgValue>
</operation>

<operation id="1296" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv432:2  %select_ln888_1 = select i1 %tmp_39, i14 %sub_ln889_1, i14 %add_ln703_1

]]></Node>
<StgValue><ssdm name="select_ln888_1"/></StgValue>
</operation>

<operation id="1297" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv432:3  %p_Result_1 = call i14 @llvm.part.select.i14(i14 %select_ln888_1, i32 13, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="1298" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
_ifconv432:4  %p_Result_62_1 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_1)

]]></Node>
<StgValue><ssdm name="p_Result_62_1"/></StgValue>
</operation>

<operation id="1299" st_id="14" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv432:5  %l_1 = call i32 @llvm.cttz.i32(i32 %p_Result_62_1, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="1300" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv432:6  %sub_ln894_1 = sub nsw i32 14, %l_1

]]></Node>
<StgValue><ssdm name="sub_ln894_1"/></StgValue>
</operation>

<operation id="1301" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="14" op_0_bw="32">
<![CDATA[
_ifconv432:7  %trunc_ln894_1 = trunc i32 %sub_ln894_1 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln894_1"/></StgValue>
</operation>

<operation id="1302" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv432:8  %add_ln894_1 = add nsw i32 -53, %sub_ln894_1

]]></Node>
<StgValue><ssdm name="add_ln894_1"/></StgValue>
</operation>

<operation id="1303" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv432:9  %tmp_40 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln894_1, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1304" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv432:10  %icmp_ln897_4 = icmp sgt i31 %tmp_40, 0

]]></Node>
<StgValue><ssdm name="icmp_ln897_4"/></StgValue>
</operation>

<operation id="1305" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="4" op_0_bw="32">
<![CDATA[
_ifconv432:11  %trunc_ln897_1 = trunc i32 %sub_ln894_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln897_1"/></StgValue>
</operation>

<operation id="1306" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv432:12  %sub_ln897_1 = sub i4 4, %trunc_ln897_1

]]></Node>
<StgValue><ssdm name="sub_ln897_1"/></StgValue>
</operation>

<operation id="1307" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="14" op_0_bw="4">
<![CDATA[
_ifconv432:13  %zext_ln897_1 = zext i4 %sub_ln897_1 to i14

]]></Node>
<StgValue><ssdm name="zext_ln897_1"/></StgValue>
</operation>

<operation id="1308" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv432:14  %lshr_ln897_1 = lshr i14 -1, %zext_ln897_1

]]></Node>
<StgValue><ssdm name="lshr_ln897_1"/></StgValue>
</operation>

<operation id="1309" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv432:15  %and_ln897_4 = and i14 %select_ln888_1, %lshr_ln897_1

]]></Node>
<StgValue><ssdm name="and_ln897_4"/></StgValue>
</operation>

<operation id="1310" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv432:16  %icmp_ln897_3 = icmp ne i14 %and_ln897_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln897_3"/></StgValue>
</operation>

<operation id="1311" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv432:17  %and_ln897_1 = and i1 %icmp_ln897_4, %icmp_ln897_3

]]></Node>
<StgValue><ssdm name="and_ln897_1"/></StgValue>
</operation>

<operation id="1312" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv432:18  %tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln894_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1313" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv432:19  %xor_ln899_1 = xor i1 %tmp_41, true

]]></Node>
<StgValue><ssdm name="xor_ln899_1"/></StgValue>
</operation>

<operation id="1314" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv432:20  %add_ln899_1 = add i14 -53, %trunc_ln894_1

]]></Node>
<StgValue><ssdm name="add_ln899_1"/></StgValue>
</operation>

<operation id="1315" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv432:21  %p_Result_57_1 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %select_ln888_1, i14 %add_ln899_1)

]]></Node>
<StgValue><ssdm name="p_Result_57_1"/></StgValue>
</operation>

<operation id="1316" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv432:22  %and_ln899_1 = and i1 %p_Result_57_1, %xor_ln899_1

]]></Node>
<StgValue><ssdm name="and_ln899_1"/></StgValue>
</operation>

<operation id="1317" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv432:23  %or_ln899_3 = or i1 %and_ln899_1, %and_ln897_1

]]></Node>
<StgValue><ssdm name="or_ln899_3"/></StgValue>
</operation>

<operation id="1318" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
_ifconv432:24  %or_ln899_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899_3)

]]></Node>
<StgValue><ssdm name="or_ln899_1"/></StgValue>
</operation>

<operation id="1319" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv432:27  %icmp_ln908_1 = icmp sgt i32 %add_ln894_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln908_1"/></StgValue>
</operation>

<operation id="1320" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="11" op_0_bw="32">
<![CDATA[
_ifconv432:41  %trunc_ln893_1 = trunc i32 %l_1 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln893_1"/></StgValue>
</operation>

<operation id="1321" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="14" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:106  %sext_ln1265_2 = sext i7 %conv_1_bias_V_load_2 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1265_2"/></StgValue>
</operation>

<operation id="1322" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:107  %add_ln703_2 = add i14 %sext_ln1265_2, %trunc_ln708_1

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="1323" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:108  %icmp_ln885_2 = icmp eq i14 %add_ln703_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln885_2"/></StgValue>
</operation>

<operation id="1324" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv:109  br i1 %icmp_ln885_2, label %.critedge.2, label %_ifconv868

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="1325" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ifconv868:0  %tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1326" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv868:1  %sub_ln889_2 = sub i14 0, %add_ln703_2

]]></Node>
<StgValue><ssdm name="sub_ln889_2"/></StgValue>
</operation>

<operation id="1327" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv868:2  %select_ln888_2 = select i1 %tmp_55, i14 %sub_ln889_2, i14 %add_ln703_2

]]></Node>
<StgValue><ssdm name="select_ln888_2"/></StgValue>
</operation>

<operation id="1328" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv868:3  %p_Result_2 = call i14 @llvm.part.select.i14(i14 %select_ln888_2, i32 13, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="1329" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
_ifconv868:4  %p_Result_62_2 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_2)

]]></Node>
<StgValue><ssdm name="p_Result_62_2"/></StgValue>
</operation>

<operation id="1330" st_id="14" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv868:5  %l_2 = call i32 @llvm.cttz.i32(i32 %p_Result_62_2, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l_2"/></StgValue>
</operation>

<operation id="1331" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv868:6  %sub_ln894_2 = sub nsw i32 14, %l_2

]]></Node>
<StgValue><ssdm name="sub_ln894_2"/></StgValue>
</operation>

<operation id="1332" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="14" op_0_bw="32">
<![CDATA[
_ifconv868:7  %trunc_ln894_2 = trunc i32 %sub_ln894_2 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln894_2"/></StgValue>
</operation>

<operation id="1333" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv868:8  %add_ln894_2 = add nsw i32 -53, %sub_ln894_2

]]></Node>
<StgValue><ssdm name="add_ln894_2"/></StgValue>
</operation>

<operation id="1334" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv868:9  %tmp_56 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln894_2, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1335" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv868:10  %icmp_ln897_6 = icmp sgt i31 %tmp_56, 0

]]></Node>
<StgValue><ssdm name="icmp_ln897_6"/></StgValue>
</operation>

<operation id="1336" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="4" op_0_bw="32">
<![CDATA[
_ifconv868:11  %trunc_ln897_2 = trunc i32 %sub_ln894_2 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln897_2"/></StgValue>
</operation>

<operation id="1337" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv868:12  %sub_ln897_2 = sub i4 4, %trunc_ln897_2

]]></Node>
<StgValue><ssdm name="sub_ln897_2"/></StgValue>
</operation>

<operation id="1338" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="14" op_0_bw="4">
<![CDATA[
_ifconv868:13  %zext_ln897_2 = zext i4 %sub_ln897_2 to i14

]]></Node>
<StgValue><ssdm name="zext_ln897_2"/></StgValue>
</operation>

<operation id="1339" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv868:14  %lshr_ln897_2 = lshr i14 -1, %zext_ln897_2

]]></Node>
<StgValue><ssdm name="lshr_ln897_2"/></StgValue>
</operation>

<operation id="1340" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv868:15  %and_ln897_5 = and i14 %select_ln888_2, %lshr_ln897_2

]]></Node>
<StgValue><ssdm name="and_ln897_5"/></StgValue>
</operation>

<operation id="1341" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv868:16  %icmp_ln897_5 = icmp ne i14 %and_ln897_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln897_5"/></StgValue>
</operation>

<operation id="1342" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv868:17  %and_ln897_2 = and i1 %icmp_ln897_6, %icmp_ln897_5

]]></Node>
<StgValue><ssdm name="and_ln897_2"/></StgValue>
</operation>

<operation id="1343" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv868:18  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln894_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1344" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv868:19  %xor_ln899_2 = xor i1 %tmp_57, true

]]></Node>
<StgValue><ssdm name="xor_ln899_2"/></StgValue>
</operation>

<operation id="1345" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv868:20  %add_ln899_2 = add i14 -53, %trunc_ln894_2

]]></Node>
<StgValue><ssdm name="add_ln899_2"/></StgValue>
</operation>

<operation id="1346" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv868:21  %p_Result_57_2 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %select_ln888_2, i14 %add_ln899_2)

]]></Node>
<StgValue><ssdm name="p_Result_57_2"/></StgValue>
</operation>

<operation id="1347" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv868:22  %and_ln899_2 = and i1 %p_Result_57_2, %xor_ln899_2

]]></Node>
<StgValue><ssdm name="and_ln899_2"/></StgValue>
</operation>

<operation id="1348" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv868:23  %or_ln899_4 = or i1 %and_ln899_2, %and_ln897_2

]]></Node>
<StgValue><ssdm name="or_ln899_4"/></StgValue>
</operation>

<operation id="1349" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
_ifconv868:24  %or_ln899_2 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899_4)

]]></Node>
<StgValue><ssdm name="or_ln899_2"/></StgValue>
</operation>

<operation id="1350" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv868:27  %icmp_ln908_2 = icmp sgt i32 %add_ln894_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln908_2"/></StgValue>
</operation>

<operation id="1351" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="11" op_0_bw="32">
<![CDATA[
_ifconv868:41  %trunc_ln893_2 = trunc i32 %l_2 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln893_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1352" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter1_Loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1353" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Filter1_Loop_begin:1  %empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1352, i64 1352, i64 1352)

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="1354" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:5  %zext_ln203 = zext i5 %select_ln32_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="1355" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter1_Loop_begin:6  %mul_ln203 = mul i10 26, %zext_ln203

]]></Node>
<StgValue><ssdm name="mul_ln203"/></StgValue>
</operation>

<operation id="1356" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter1_Loop_begin:68  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1357" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:72  %zext_ln32_3 = zext i5 %select_ln32_20 to i10

]]></Node>
<StgValue><ssdm name="zext_ln32_3"/></StgValue>
</operation>

<operation id="1358" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter1_Loop_begin:73  %add_ln203 = add i10 %mul_ln203, %zext_ln32_3

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="1359" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:74  %tmp_17 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln203, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1360" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="11">
<![CDATA[
Filter1_Loop_begin:75  %zext_ln1117_14 = zext i11 %tmp_17 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1117_14"/></StgValue>
</operation>

<operation id="1361" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter1_Loop_begin:243  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str31049) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="1362" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Filter1_Loop_begin:245  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str41050) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln16"/></StgValue>
</operation>

<operation id="1363" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:50  %or_ln924 = or i1 %icmp_ln924_2, %icmp_ln924

]]></Node>
<StgValue><ssdm name="or_ln924"/></StgValue>
</operation>

<operation id="1364" st_id="15" stage="1" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:51  %tmp_5 = fcmp ogt double %bitcast_ln729, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1365" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:52  %and_ln924 = and i1 %or_ln924, %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln924"/></StgValue>
</operation>

<operation id="1366" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:53  br i1 %and_ln924, label %2, label %.critedge.0

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="1367" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln924" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="3">
<![CDATA[
:0  %zext_ln203_13 = zext i3 %select_ln32_19 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203_13"/></StgValue>
</operation>

<operation id="1368" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln924" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %mul_ln203_1 = mul i8 %zext_ln203_13, 11

]]></Node>
<StgValue><ssdm name="mul_ln203_1"/></StgValue>
</operation>

<operation id="1369" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln924" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_27 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %mul_ln203_1, i32 5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1370" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln924" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="12" op_0_bw="3">
<![CDATA[
:3  %zext_ln203_14 = zext i3 %tmp_27 to i12

]]></Node>
<StgValue><ssdm name="zext_ln203_14"/></StgValue>
</operation>

<operation id="1371" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln924" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %add_ln203_7 = add i12 %zext_ln203_14, %zext_ln1117_14

]]></Node>
<StgValue><ssdm name="add_ln203_7"/></StgValue>
</operation>

<operation id="1372" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln924" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="12">
<![CDATA[
:5  %zext_ln203_15 = zext i12 %add_ln203_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_15"/></StgValue>
</operation>

<operation id="1373" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln924" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="11" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %conv_out_0_V_addr = getelementptr [1352 x i14]* %conv_out_0_V, i64 0, i64 %zext_ln203_15

]]></Node>
<StgValue><ssdm name="conv_out_0_V_addr"/></StgValue>
</operation>

<operation id="1374" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln924" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="14" op_1_bw="11">
<![CDATA[
:7  store i14 %add_ln703, i14* %conv_out_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="1375" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln924" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="1376" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924" val="0"/>
</and_exp><and_exp><literal name="icmp_ln885" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="8" op_0_bw="3">
<![CDATA[
.critedge.0:0  %zext_ln203_16 = zext i3 %select_ln32_19 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203_16"/></StgValue>
</operation>

<operation id="1377" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924" val="0"/>
</and_exp><and_exp><literal name="icmp_ln885" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge.0:1  %mul_ln203_2 = mul i8 %zext_ln203_16, 11

]]></Node>
<StgValue><ssdm name="mul_ln203_2"/></StgValue>
</operation>

<operation id="1378" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924" val="0"/>
</and_exp><and_exp><literal name="icmp_ln885" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge.0:2  %tmp_28 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %mul_ln203_2, i32 5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1379" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924" val="0"/>
</and_exp><and_exp><literal name="icmp_ln885" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="12" op_0_bw="3">
<![CDATA[
.critedge.0:3  %zext_ln203_17 = zext i3 %tmp_28 to i12

]]></Node>
<StgValue><ssdm name="zext_ln203_17"/></StgValue>
</operation>

<operation id="1380" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924" val="0"/>
</and_exp><and_exp><literal name="icmp_ln885" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.critedge.0:4  %add_ln203_8 = add i12 %zext_ln203_17, %zext_ln1117_14

]]></Node>
<StgValue><ssdm name="add_ln203_8"/></StgValue>
</operation>

<operation id="1381" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924" val="0"/>
</and_exp><and_exp><literal name="icmp_ln885" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="12">
<![CDATA[
.critedge.0:5  %zext_ln203_18 = zext i12 %add_ln203_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_18"/></StgValue>
</operation>

<operation id="1382" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924" val="0"/>
</and_exp><and_exp><literal name="icmp_ln885" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="11" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0:6  %conv_out_0_V_addr_1 = getelementptr [1352 x i14]* %conv_out_0_V, i64 0, i64 %zext_ln203_18

]]></Node>
<StgValue><ssdm name="conv_out_0_V_addr_1"/></StgValue>
</operation>

<operation id="1383" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924" val="0"/>
</and_exp><and_exp><literal name="icmp_ln885" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="14" op_1_bw="11">
<![CDATA[
.critedge.0:7  store i14 0, i14* %conv_out_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1384" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924" val="0"/>
</and_exp><and_exp><literal name="icmp_ln885" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0">
<![CDATA[
.critedge.0:8  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1385" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="icmp_ln908_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="64" op_0_bw="14">
<![CDATA[
_ifconv432:25  %zext_ln907_1 = zext i14 %select_ln888_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln907_1"/></StgValue>
</operation>

<operation id="1386" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="icmp_ln908_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="14">
<![CDATA[
_ifconv432:26  %zext_ln908_6 = zext i14 %select_ln888_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln908_6"/></StgValue>
</operation>

<operation id="1387" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="icmp_ln908_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv432:28  %add_ln908_1 = add nsw i32 -54, %sub_ln894_1

]]></Node>
<StgValue><ssdm name="add_ln908_1"/></StgValue>
</operation>

<operation id="1388" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="icmp_ln908_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv432:29  %lshr_ln908_1 = lshr i32 %zext_ln908_6, %add_ln908_1

]]></Node>
<StgValue><ssdm name="lshr_ln908_1"/></StgValue>
</operation>

<operation id="1389" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="icmp_ln908_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="32">
<![CDATA[
_ifconv432:30  %zext_ln908_7 = zext i32 %lshr_ln908_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln908_7"/></StgValue>
</operation>

<operation id="1390" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="icmp_ln908_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv432:31  %sub_ln908_1 = sub i32 54, %sub_ln894_1

]]></Node>
<StgValue><ssdm name="sub_ln908_1"/></StgValue>
</operation>

<operation id="1391" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="icmp_ln908_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="32">
<![CDATA[
_ifconv432:32  %zext_ln908_3 = zext i32 %sub_ln908_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln908_3"/></StgValue>
</operation>

<operation id="1392" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="icmp_ln908_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv432:33  %shl_ln908_1 = shl i64 %zext_ln907_1, %zext_ln908_3

]]></Node>
<StgValue><ssdm name="shl_ln908_1"/></StgValue>
</operation>

<operation id="1393" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv432:34  %select_ln908_1 = select i1 %icmp_ln908_1, i64 %zext_ln908_7, i64 %shl_ln908_1

]]></Node>
<StgValue><ssdm name="select_ln908_1"/></StgValue>
</operation>

<operation id="1394" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="64" op_0_bw="32">
<![CDATA[
_ifconv432:35  %zext_ln911_1 = zext i32 %or_ln899_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln911_1"/></StgValue>
</operation>

<operation id="1395" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv432:36  %add_ln911_1 = add i64 %zext_ln911_1, %select_ln908_1

]]></Node>
<StgValue><ssdm name="add_ln911_1"/></StgValue>
</operation>

<operation id="1396" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv432:37  %lshr_ln912_1 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln911_1, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln912_1"/></StgValue>
</operation>

<operation id="1397" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="63">
<![CDATA[
_ifconv432:38  %zext_ln912_1 = zext i63 %lshr_ln912_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln912_1"/></StgValue>
</operation>

<operation id="1398" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv432:39  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln911_1, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1399" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv432:40  %select_ln915_1 = select i1 %tmp_42, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln915_1"/></StgValue>
</operation>

<operation id="1400" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv432:42  %sub_ln915_1 = sub i11 6, %trunc_ln893_1

]]></Node>
<StgValue><ssdm name="sub_ln915_1"/></StgValue>
</operation>

<operation id="1401" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv432:43  %add_ln915_1 = add i11 %sub_ln915_1, %select_ln915_1

]]></Node>
<StgValue><ssdm name="add_ln915_1"/></StgValue>
</operation>

<operation id="1402" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
_ifconv432:44  %tmp_1 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %tmp_39, i11 %add_ln915_1)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1403" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv432:45  %p_Result_64_1 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %zext_ln912_1, i12 %tmp_1, i32 52, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_64_1"/></StgValue>
</operation>

<operation id="1404" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64">
<![CDATA[
_ifconv432:46  %bitcast_ln729_1 = bitcast i64 %p_Result_64_1 to double

]]></Node>
<StgValue><ssdm name="bitcast_ln729_1"/></StgValue>
</operation>

<operation id="1405" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv432:47  %trunc_ln924_1 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %add_ln911_1, i32 1, i32 52)

]]></Node>
<StgValue><ssdm name="trunc_ln924_1"/></StgValue>
</operation>

<operation id="1406" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv432:48  %icmp_ln924_3 = icmp ne i11 %add_ln915_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln924_3"/></StgValue>
</operation>

<operation id="1407" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv432:49  %icmp_ln924_4 = icmp eq i52 %trunc_ln924_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln924_4"/></StgValue>
</operation>

<operation id="1408" st_id="15" stage="2" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv432:51  %tmp_7 = fcmp ogt double %bitcast_ln729_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1409" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
<literal name="icmp_ln908_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="14">
<![CDATA[
_ifconv868:25  %zext_ln907_2 = zext i14 %select_ln888_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln907_2"/></StgValue>
</operation>

<operation id="1410" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
<literal name="icmp_ln908_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="14">
<![CDATA[
_ifconv868:26  %zext_ln908_8 = zext i14 %select_ln888_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln908_8"/></StgValue>
</operation>

<operation id="1411" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
<literal name="icmp_ln908_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv868:28  %add_ln908_2 = add nsw i32 -54, %sub_ln894_2

]]></Node>
<StgValue><ssdm name="add_ln908_2"/></StgValue>
</operation>

<operation id="1412" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
<literal name="icmp_ln908_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv868:29  %lshr_ln908_2 = lshr i32 %zext_ln908_8, %add_ln908_2

]]></Node>
<StgValue><ssdm name="lshr_ln908_2"/></StgValue>
</operation>

<operation id="1413" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
<literal name="icmp_ln908_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="64" op_0_bw="32">
<![CDATA[
_ifconv868:30  %zext_ln908_9 = zext i32 %lshr_ln908_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln908_9"/></StgValue>
</operation>

<operation id="1414" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
<literal name="icmp_ln908_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv868:31  %sub_ln908_2 = sub i32 54, %sub_ln894_2

]]></Node>
<StgValue><ssdm name="sub_ln908_2"/></StgValue>
</operation>

<operation id="1415" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
<literal name="icmp_ln908_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="32">
<![CDATA[
_ifconv868:32  %zext_ln908_5 = zext i32 %sub_ln908_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln908_5"/></StgValue>
</operation>

<operation id="1416" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
<literal name="icmp_ln908_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv868:33  %shl_ln908_2 = shl i64 %zext_ln907_2, %zext_ln908_5

]]></Node>
<StgValue><ssdm name="shl_ln908_2"/></StgValue>
</operation>

<operation id="1417" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv868:34  %select_ln908_2 = select i1 %icmp_ln908_2, i64 %zext_ln908_9, i64 %shl_ln908_2

]]></Node>
<StgValue><ssdm name="select_ln908_2"/></StgValue>
</operation>

<operation id="1418" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="64" op_0_bw="32">
<![CDATA[
_ifconv868:35  %zext_ln911_2 = zext i32 %or_ln899_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln911_2"/></StgValue>
</operation>

<operation id="1419" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv868:36  %add_ln911_2 = add i64 %zext_ln911_2, %select_ln908_2

]]></Node>
<StgValue><ssdm name="add_ln911_2"/></StgValue>
</operation>

<operation id="1420" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv868:37  %lshr_ln912_2 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln911_2, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln912_2"/></StgValue>
</operation>

<operation id="1421" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="64" op_0_bw="63">
<![CDATA[
_ifconv868:38  %zext_ln912_2 = zext i63 %lshr_ln912_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln912_2"/></StgValue>
</operation>

<operation id="1422" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv868:39  %tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln911_2, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1423" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv868:40  %select_ln915_2 = select i1 %tmp_58, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln915_2"/></StgValue>
</operation>

<operation id="1424" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv868:42  %sub_ln915_2 = sub i11 6, %trunc_ln893_2

]]></Node>
<StgValue><ssdm name="sub_ln915_2"/></StgValue>
</operation>

<operation id="1425" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv868:43  %add_ln915_2 = add i11 %sub_ln915_2, %select_ln915_2

]]></Node>
<StgValue><ssdm name="add_ln915_2"/></StgValue>
</operation>

<operation id="1426" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
_ifconv868:44  %tmp_2 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %tmp_55, i11 %add_ln915_2)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1427" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv868:45  %p_Result_64_2 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %zext_ln912_2, i12 %tmp_2, i32 52, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_64_2"/></StgValue>
</operation>

<operation id="1428" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="64" op_0_bw="64">
<![CDATA[
_ifconv868:46  %bitcast_ln729_2 = bitcast i64 %p_Result_64_2 to double

]]></Node>
<StgValue><ssdm name="bitcast_ln729_2"/></StgValue>
</operation>

<operation id="1429" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv868:47  %trunc_ln924_2 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %add_ln911_2, i32 1, i32 52)

]]></Node>
<StgValue><ssdm name="trunc_ln924_2"/></StgValue>
</operation>

<operation id="1430" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv868:48  %icmp_ln924_5 = icmp ne i11 %add_ln915_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln924_5"/></StgValue>
</operation>

<operation id="1431" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv868:49  %icmp_ln924_6 = icmp eq i52 %trunc_ln924_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln924_6"/></StgValue>
</operation>

<operation id="1432" st_id="15" stage="2" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv868:51  %tmp_9 = fcmp ogt double %bitcast_ln729_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1433" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv432:50  %or_ln924_1 = or i1 %icmp_ln924_4, %icmp_ln924_3

]]></Node>
<StgValue><ssdm name="or_ln924_1"/></StgValue>
</operation>

<operation id="1434" st_id="16" stage="1" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv432:51  %tmp_7 = fcmp ogt double %bitcast_ln729_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1435" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv432:52  %and_ln924_1 = and i1 %or_ln924_1, %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln924_1"/></StgValue>
</operation>

<operation id="1436" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv432:53  br i1 %and_ln924_1, label %3, label %.critedge.1

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="1437" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="and_ln924_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="8" op_0_bw="3">
<![CDATA[
:0  %zext_ln203_19 = zext i3 %add_ln14 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203_19"/></StgValue>
</operation>

<operation id="1438" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="and_ln924_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %mul_ln203_3 = mul i8 %zext_ln203_19, 11

]]></Node>
<StgValue><ssdm name="mul_ln203_3"/></StgValue>
</operation>

<operation id="1439" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="and_ln924_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_43 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %mul_ln203_3, i32 5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1440" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="and_ln924_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="12" op_0_bw="3">
<![CDATA[
:3  %zext_ln203_20 = zext i3 %tmp_43 to i12

]]></Node>
<StgValue><ssdm name="zext_ln203_20"/></StgValue>
</operation>

<operation id="1441" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="and_ln924_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %add_ln203_9 = add i12 %zext_ln203_20, %zext_ln1117_14

]]></Node>
<StgValue><ssdm name="add_ln203_9"/></StgValue>
</operation>

<operation id="1442" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="and_ln924_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="12">
<![CDATA[
:5  %zext_ln203_21 = zext i12 %add_ln203_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_21"/></StgValue>
</operation>

<operation id="1443" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="and_ln924_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="11" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %conv_out_1_V_addr = getelementptr [1352 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln203_21

]]></Node>
<StgValue><ssdm name="conv_out_1_V_addr"/></StgValue>
</operation>

<operation id="1444" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="and_ln924_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="14" op_1_bw="11">
<![CDATA[
:7  store i14 %add_ln703_1, i14* %conv_out_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="1445" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="and_ln924_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="1446" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln885_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="8" op_0_bw="3">
<![CDATA[
.critedge.1:0  %zext_ln203_22 = zext i3 %add_ln14 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203_22"/></StgValue>
</operation>

<operation id="1447" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln885_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge.1:1  %mul_ln203_4 = mul i8 %zext_ln203_22, 11

]]></Node>
<StgValue><ssdm name="mul_ln203_4"/></StgValue>
</operation>

<operation id="1448" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln885_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge.1:2  %tmp_44 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %mul_ln203_4, i32 5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1449" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln885_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="12" op_0_bw="3">
<![CDATA[
.critedge.1:3  %zext_ln203_23 = zext i3 %tmp_44 to i12

]]></Node>
<StgValue><ssdm name="zext_ln203_23"/></StgValue>
</operation>

<operation id="1450" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln885_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.critedge.1:4  %add_ln203_10 = add i12 %zext_ln203_23, %zext_ln1117_14

]]></Node>
<StgValue><ssdm name="add_ln203_10"/></StgValue>
</operation>

<operation id="1451" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln885_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="64" op_0_bw="12">
<![CDATA[
.critedge.1:5  %zext_ln203_24 = zext i12 %add_ln203_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_24"/></StgValue>
</operation>

<operation id="1452" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln885_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="11" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.1:6  %conv_out_1_V_addr_1 = getelementptr [1352 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln203_24

]]></Node>
<StgValue><ssdm name="conv_out_1_V_addr_1"/></StgValue>
</operation>

<operation id="1453" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln885_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="14" op_1_bw="11">
<![CDATA[
.critedge.1:7  store i14 0, i14* %conv_out_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1454" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln885_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="0">
<![CDATA[
.critedge.1:8  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1455" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv868:50  %or_ln924_2 = or i1 %icmp_ln924_6, %icmp_ln924_5

]]></Node>
<StgValue><ssdm name="or_ln924_2"/></StgValue>
</operation>

<operation id="1456" st_id="16" stage="1" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv868:51  %tmp_9 = fcmp ogt double %bitcast_ln729_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1457" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv868:52  %and_ln924_2 = and i1 %or_ln924_2, %tmp_9

]]></Node>
<StgValue><ssdm name="and_ln924_2"/></StgValue>
</operation>

<operation id="1458" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv868:53  br i1 %and_ln924_2, label %5, label %.critedge.2

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="1459" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
<literal name="and_ln924_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="8" op_0_bw="3">
<![CDATA[
:0  %zext_ln203_25 = zext i3 %add_ln14_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203_25"/></StgValue>
</operation>

<operation id="1460" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
<literal name="and_ln924_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %mul_ln203_5 = mul i8 %zext_ln203_25, 11

]]></Node>
<StgValue><ssdm name="mul_ln203_5"/></StgValue>
</operation>

<operation id="1461" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
<literal name="and_ln924_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_59 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %mul_ln203_5, i32 5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1462" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
<literal name="and_ln924_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="12" op_0_bw="3">
<![CDATA[
:3  %zext_ln203_26 = zext i3 %tmp_59 to i12

]]></Node>
<StgValue><ssdm name="zext_ln203_26"/></StgValue>
</operation>

<operation id="1463" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
<literal name="and_ln924_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %add_ln203_11 = add i12 %zext_ln203_26, %zext_ln1117_14

]]></Node>
<StgValue><ssdm name="add_ln203_11"/></StgValue>
</operation>

<operation id="1464" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
<literal name="and_ln924_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="64" op_0_bw="12">
<![CDATA[
:5  %zext_ln203_27 = zext i12 %add_ln203_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_27"/></StgValue>
</operation>

<operation id="1465" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
<literal name="and_ln924_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="11" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %conv_out_2_V_addr = getelementptr [1352 x i14]* %conv_out_2_V, i64 0, i64 %zext_ln203_27

]]></Node>
<StgValue><ssdm name="conv_out_2_V_addr"/></StgValue>
</operation>

<operation id="1466" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
<literal name="and_ln924_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="14" op_1_bw="11">
<![CDATA[
:7  store i14 %add_ln703_2, i14* %conv_out_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="1467" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
<literal name="and_ln924_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %4

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="1468" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln885_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="8" op_0_bw="3">
<![CDATA[
.critedge.2:0  %zext_ln203_28 = zext i3 %add_ln14_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203_28"/></StgValue>
</operation>

<operation id="1469" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln885_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge.2:1  %mul_ln203_6 = mul i8 %zext_ln203_28, 11

]]></Node>
<StgValue><ssdm name="mul_ln203_6"/></StgValue>
</operation>

<operation id="1470" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln885_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge.2:2  %tmp_60 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %mul_ln203_6, i32 5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1471" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln885_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="12" op_0_bw="3">
<![CDATA[
.critedge.2:3  %zext_ln203_29 = zext i3 %tmp_60 to i12

]]></Node>
<StgValue><ssdm name="zext_ln203_29"/></StgValue>
</operation>

<operation id="1472" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln885_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.critedge.2:4  %add_ln203_12 = add i12 %zext_ln203_29, %zext_ln1117_14

]]></Node>
<StgValue><ssdm name="add_ln203_12"/></StgValue>
</operation>

<operation id="1473" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln885_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="64" op_0_bw="12">
<![CDATA[
.critedge.2:5  %zext_ln203_30 = zext i12 %add_ln203_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_30"/></StgValue>
</operation>

<operation id="1474" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln885_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="11" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.2:6  %conv_out_2_V_addr_1 = getelementptr [1352 x i14]* %conv_out_2_V, i64 0, i64 %zext_ln203_30

]]></Node>
<StgValue><ssdm name="conv_out_2_V_addr_1"/></StgValue>
</operation>

<operation id="1475" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln885_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="14" op_1_bw="11">
<![CDATA[
.critedge.2:7  store i14 0, i14* %conv_out_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1476" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln885_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="0" op_0_bw="0">
<![CDATA[
.critedge.2:8  br label %4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1477" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln37"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
