0.6
2017.4
Jan 30 2018
15:48:17
C:/Users/Ma/Documents/GitHub/cs4980/final_project.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,xil_defaultlib,,,,,,
C:/Users/Ma/Documents/GitHub/cs4980/final_project.srcs/sim_1/imports/cs4980/SoundLoopTest.sv,1525651594,systemVerilog,,,,SoundLoopTest,,xil_defaultlib,E:/xlinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/Ma/Documents/GitHub/cs4980/final_project.srcs/sources_1/imports/cs4980/SoundLoop.sv,1525651440,systemVerilog,,C:/Users/Ma/Documents/GitHub/cs4980/final_project.srcs/sim_1/imports/cs4980/SoundLoopTest.sv,,SoundLoop,,xil_defaultlib,E:/xlinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
