{
  "name": "ostd::arch::kernel::apic::x2apic::X2Apic::enable",
  "span": "ostd/src/arch/x86/kernel/apic/x2apic.rs:36:5: 36:36",
  "mir": "fn ostd::arch::kernel::apic::x2apic::X2Apic::enable(_1: &mut arch::kernel::apic::x2apic::X2Apic) -> () {\n    let mut _0: ();\n    let mut _2: u64;\n    let mut _3: bool;\n    let mut _4: u64;\n    let mut _5: u64;\n    let  _6: ();\n    let mut _7: u64;\n    let  _8: u64;\n    let mut _9: u64;\n    let mut _10: u32;\n    let mut _11: bool;\n    let  _12: ();\n    debug self => _1;\n    debug base => _2;\n    debug svr => _8;\n    bb0: {\n        StorageLive(_2);\n        _2 = x86::msr::rdmsr(x86::msr::IA32_APIC_BASE) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_3);\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = _2;\n        _4 = BitAnd(move _5, arch::kernel::apic::x2apic::X2Apic::enable::X2APIC_ENABLE_BITS);\n        StorageDead(_5);\n        _3 = Ne(move _4, arch::kernel::apic::x2apic::X2Apic::enable::X2APIC_ENABLE_BITS);\n        switchInt(move _3) -> [0: bb4, otherwise: bb2];\n    }\n    bb2: {\n        StorageDead(_4);\n        _2 = BitOr(_2, arch::kernel::apic::x2apic::X2Apic::enable::X2APIC_ENABLE_BITS);\n        StorageLive(_7);\n        _7 = _2;\n        _6 = x86::msr::wrmsr(x86::msr::IA32_APIC_BASE, move _7) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_7);\n        goto -> bb5;\n    }\n    bb4: {\n        StorageDead(_4);\n        goto -> bb5;\n    }\n    bb5: {\n        StorageDead(_3);\n        StorageLive(_9);\n        _10 = 8_i32 as u32;\n        _11 = Lt(move _10, 64_u32);\n        assert(move _11, \"attempt to shift left by `{}`, which would overflow\", 8_i32) -> [success: bb6, unwind unreachable];\n    }\n    bb6: {\n        _9 = Shl(1_u64, 8_i32);\n        _8 = BitOr(move _9, 15_u64);\n        StorageDead(_9);\n        _12 = x86::msr::wrmsr(x86::msr::IA32_X2APIC_SIVR, _8) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        StorageDead(_2);\n        return;\n    }\n}\n"
}