<stg><name>master_fix_Pipeline_VITIS_LOOP_276_1</name>


<trans_list>

<trans id="372" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %d = alloca i32 1

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %den2_V_0_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="den2_V_0_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %den2_V_0_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="den2_V_0_1_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %den2_V_0_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="den2_V_0_1_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %den2_V_0_1_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="den2_V_0_1_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:5 %sext_ln1169_15_cast_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %sext_ln1169_15_cast

]]></Node>
<StgValue><ssdm name="sext_ln1169_15_cast_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:6 %zext_ln279_14_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln279_14

]]></Node>
<StgValue><ssdm name="zext_ln279_14_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:7 %zext_ln279_13_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln279_13

]]></Node>
<StgValue><ssdm name="zext_ln279_13_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:8 %zext_ln279_12_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln279_12

]]></Node>
<StgValue><ssdm name="zext_ln279_12_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:9 %zext_ln279_11_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln279_11

]]></Node>
<StgValue><ssdm name="zext_ln279_11_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:10 %zext_ln279_10_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln279_10

]]></Node>
<StgValue><ssdm name="zext_ln279_10_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:11 %zext_ln279_9_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln279_9

]]></Node>
<StgValue><ssdm name="zext_ln279_9_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:12 %zext_ln279_8_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln279_8

]]></Node>
<StgValue><ssdm name="zext_ln279_8_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:13 %zext_ln279_7_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln279_7

]]></Node>
<StgValue><ssdm name="zext_ln279_7_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:14 %zext_ln279_6_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln279_6

]]></Node>
<StgValue><ssdm name="zext_ln279_6_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:15 %zext_ln279_5_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln279_5

]]></Node>
<StgValue><ssdm name="zext_ln279_5_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:16 %zext_ln279_4_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln279_4

]]></Node>
<StgValue><ssdm name="zext_ln279_4_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:17 %zext_ln279_3_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln279_3

]]></Node>
<StgValue><ssdm name="zext_ln279_3_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:18 %zext_ln279_2_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln279_2

]]></Node>
<StgValue><ssdm name="zext_ln279_2_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:19 %zext_ln279_1_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln279_1

]]></Node>
<StgValue><ssdm name="zext_ln279_1_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:20 %zext_ln279_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln279

]]></Node>
<StgValue><ssdm name="zext_ln279_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:21 %sext_ln1169_15_cast_cast = zext i35 %sext_ln1169_15_cast_read

]]></Node>
<StgValue><ssdm name="sext_ln1169_15_cast_cast"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:22 %zext_ln279_14_cast = zext i35 %zext_ln279_14_read

]]></Node>
<StgValue><ssdm name="zext_ln279_14_cast"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:23 %zext_ln279_13_cast = zext i35 %zext_ln279_13_read

]]></Node>
<StgValue><ssdm name="zext_ln279_13_cast"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:24 %zext_ln279_12_cast = zext i35 %zext_ln279_12_read

]]></Node>
<StgValue><ssdm name="zext_ln279_12_cast"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:25 %zext_ln279_11_cast = zext i35 %zext_ln279_11_read

]]></Node>
<StgValue><ssdm name="zext_ln279_11_cast"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:26 %zext_ln279_10_cast = zext i35 %zext_ln279_10_read

]]></Node>
<StgValue><ssdm name="zext_ln279_10_cast"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:27 %zext_ln279_9_cast = zext i35 %zext_ln279_9_read

]]></Node>
<StgValue><ssdm name="zext_ln279_9_cast"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:28 %zext_ln279_8_cast = zext i35 %zext_ln279_8_read

]]></Node>
<StgValue><ssdm name="zext_ln279_8_cast"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:29 %zext_ln279_7_cast = zext i35 %zext_ln279_7_read

]]></Node>
<StgValue><ssdm name="zext_ln279_7_cast"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:30 %zext_ln279_6_cast = zext i35 %zext_ln279_6_read

]]></Node>
<StgValue><ssdm name="zext_ln279_6_cast"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:31 %zext_ln279_5_cast = zext i35 %zext_ln279_5_read

]]></Node>
<StgValue><ssdm name="zext_ln279_5_cast"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:32 %zext_ln279_4_cast = zext i35 %zext_ln279_4_read

]]></Node>
<StgValue><ssdm name="zext_ln279_4_cast"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:33 %zext_ln279_3_cast = zext i35 %zext_ln279_3_read

]]></Node>
<StgValue><ssdm name="zext_ln279_3_cast"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:34 %zext_ln279_2_cast = zext i35 %zext_ln279_2_read

]]></Node>
<StgValue><ssdm name="zext_ln279_2_cast"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:35 %zext_ln279_1_cast = zext i35 %zext_ln279_1_read

]]></Node>
<StgValue><ssdm name="zext_ln279_1_cast"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="55" op_0_bw="35">
<![CDATA[
newFuncRoot:36 %zext_ln279_cast = zext i35 %zext_ln279_read

]]></Node>
<StgValue><ssdm name="zext_ln279_cast"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:37 %store_ln0 = store i3 0, i3 %d

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:38 %br_ln0 = br void %_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit:0 %d_1 = load i3 %d

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit:2 %icmp_ln276 = icmp_eq  i3 %d_1, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln276"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit:4 %add_ln276 = add i3 %d_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln276"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit:5 %br_ln276 = br i1 %icmp_ln276, void %.split12, void %_Z10dense2_fixPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA16_S2_S4_PS2_.exit.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln276"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="3">
<![CDATA[
.split12:1 %trunc_ln277 = trunc i3 %d_1

]]></Node>
<StgValue><ssdm name="trunc_ln277"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="2">
<![CDATA[
.split12:3 %tmp_4 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 68719335055, i36 68719325256, i36 68719351469, i36 68719364146, i2 %trunc_ln277

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split12:227 %switch_ln283 = switch i2 %trunc_ln277, void %branch7, i2 0, void %.split12..split12177_crit_edge, i2 1, void %.split12..split12177_crit_edge64, i2 2, void %branch6

]]></Node>
<StgValue><ssdm name="switch_ln283"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split12177:0 %store_ln276 = store i3 %add_ln276, i3 %d

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
.split12177:1 %br_ln0 = br void %_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="55" op_0_bw="36">
<![CDATA[
.split12:4 %sext_ln1171 = sext i36 %tmp_4

]]></Node>
<StgValue><ssdm name="sext_ln1171"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:5 %mul_ln1171 = mul i55 %sext_ln1171, i55 %zext_ln279_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="2">
<![CDATA[
.split12:17 %tmp_5 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 174627, i36 68719280653, i36 68719341658, i36 29738, i2 %trunc_ln277

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="75" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:5 %mul_ln1171 = mul i55 %sext_ln1171, i55 %zext_ln279_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="18" op_0_bw="55">
<![CDATA[
.split12:11 %trunc_ln727 = trunc i55 %mul_ln1171

]]></Node>
<StgValue><ssdm name="trunc_ln727"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="55" op_0_bw="36">
<![CDATA[
.split12:18 %sext_ln1171_1 = sext i36 %tmp_5

]]></Node>
<StgValue><ssdm name="sext_ln1171_1"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:19 %mul_ln1171_1 = mul i55 %sext_ln1171_1, i55 %zext_ln279_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="2">
<![CDATA[
.split12:31 %tmp_6 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 68719395091, i36 68719370122, i36 68719367899, i36 68719378022, i2 %trunc_ln277

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="80" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="2">
<![CDATA[
.split12:2 %num_V = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 68718728804, i36 571519, i36 68718843845, i36 68719379821, i2 %trunc_ln277

]]></Node>
<StgValue><ssdm name="num_V"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split12:6 %shl_ln = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %num_V, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:7 %add_ln1245 = add i55 %shl_ln, i55 %mul_ln1171

]]></Node>
<StgValue><ssdm name="add_ln1245"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:8 %trunc_ln5 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split12:9 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245, i32 19

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split12:10 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245, i32 18

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split12:12 %icmp_ln727 = icmp_ne  i18 %trunc_ln727, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:13 %or_ln412 = or i1 %tmp, i1 %icmp_ln727

]]></Node>
<StgValue><ssdm name="or_ln412"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:14 %and_ln412 = and i1 %or_ln412, i1 %tmp_20

]]></Node>
<StgValue><ssdm name="and_ln412"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="36" op_0_bw="1">
<![CDATA[
.split12:15 %zext_ln415 = zext i1 %and_ln412

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split12:16 %add_ln415 = add i36 %trunc_ln5, i36 %zext_ln415

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:19 %mul_ln1171_1 = mul i55 %sext_ln1171_1, i55 %zext_ln279_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_1"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="18" op_0_bw="55">
<![CDATA[
.split12:25 %trunc_ln727_1 = trunc i55 %mul_ln1171_1

]]></Node>
<StgValue><ssdm name="trunc_ln727_1"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="55" op_0_bw="36">
<![CDATA[
.split12:32 %sext_ln1171_2 = sext i36 %tmp_6

]]></Node>
<StgValue><ssdm name="sext_ln1171_2"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:33 %mul_ln1171_2 = mul i55 %sext_ln1171_2, i55 %zext_ln279_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_2"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="2">
<![CDATA[
.split12:45 %tmp_7 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 110708, i36 122146, i36 100027, i36 109525, i2 %trunc_ln277

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split12:20 %shl_ln737_1 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_1"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:21 %add_ln1245_1 = add i55 %shl_ln737_1, i55 %mul_ln1171_1

]]></Node>
<StgValue><ssdm name="add_ln1245_1"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:22 %trunc_ln717_1 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_1, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_1"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split12:23 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_1, i32 19

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split12:24 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_1, i32 18

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split12:26 %icmp_ln727_1 = icmp_ne  i18 %trunc_ln727_1, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_1"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:27 %or_ln412_1 = or i1 %tmp_21, i1 %icmp_ln727_1

]]></Node>
<StgValue><ssdm name="or_ln412_1"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:28 %and_ln412_1 = and i1 %or_ln412_1, i1 %tmp_22

]]></Node>
<StgValue><ssdm name="and_ln412_1"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="36" op_0_bw="1">
<![CDATA[
.split12:29 %zext_ln415_1 = zext i1 %and_ln412_1

]]></Node>
<StgValue><ssdm name="zext_ln415_1"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split12:30 %add_ln415_1 = add i36 %trunc_ln717_1, i36 %zext_ln415_1

]]></Node>
<StgValue><ssdm name="add_ln415_1"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:33 %mul_ln1171_2 = mul i55 %sext_ln1171_2, i55 %zext_ln279_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_2"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="18" op_0_bw="55">
<![CDATA[
.split12:39 %trunc_ln727_2 = trunc i55 %mul_ln1171_2

]]></Node>
<StgValue><ssdm name="trunc_ln727_2"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="55" op_0_bw="36">
<![CDATA[
.split12:46 %sext_ln1171_3 = sext i36 %tmp_7

]]></Node>
<StgValue><ssdm name="sext_ln1171_3"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:47 %mul_ln1171_3 = mul i55 %sext_ln1171_3, i55 %zext_ln279_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_3"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="2">
<![CDATA[
.split12:59 %tmp_8 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 167574, i36 132848, i36 128620, i36 137057, i2 %trunc_ln277

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split12:34 %shl_ln737_2 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_1, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_2"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:35 %add_ln1245_2 = add i55 %shl_ln737_2, i55 %mul_ln1171_2

]]></Node>
<StgValue><ssdm name="add_ln1245_2"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:36 %trunc_ln717_2 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_2, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_2"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split12:37 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_2, i32 19

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split12:38 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_2, i32 18

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split12:40 %icmp_ln727_2 = icmp_ne  i18 %trunc_ln727_2, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_2"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:41 %or_ln412_2 = or i1 %tmp_23, i1 %icmp_ln727_2

]]></Node>
<StgValue><ssdm name="or_ln412_2"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:42 %and_ln412_2 = and i1 %or_ln412_2, i1 %tmp_24

]]></Node>
<StgValue><ssdm name="and_ln412_2"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="36" op_0_bw="1">
<![CDATA[
.split12:43 %zext_ln415_2 = zext i1 %and_ln412_2

]]></Node>
<StgValue><ssdm name="zext_ln415_2"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split12:44 %add_ln415_2 = add i36 %trunc_ln717_2, i36 %zext_ln415_2

]]></Node>
<StgValue><ssdm name="add_ln415_2"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:47 %mul_ln1171_3 = mul i55 %sext_ln1171_3, i55 %zext_ln279_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_3"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="18" op_0_bw="55">
<![CDATA[
.split12:53 %trunc_ln727_3 = trunc i55 %mul_ln1171_3

]]></Node>
<StgValue><ssdm name="trunc_ln727_3"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="55" op_0_bw="36">
<![CDATA[
.split12:60 %sext_ln1171_4 = sext i36 %tmp_8

]]></Node>
<StgValue><ssdm name="sext_ln1171_4"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:61 %mul_ln1171_4 = mul i55 %sext_ln1171_4, i55 %zext_ln279_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_4"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="2">
<![CDATA[
.split12:73 %tmp_9 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 25837, i36 68719476481, i36 22337, i36 33466, i2 %trunc_ln277

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split12:48 %shl_ln737_3 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_2, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_3"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:49 %add_ln1245_3 = add i55 %shl_ln737_3, i55 %mul_ln1171_3

]]></Node>
<StgValue><ssdm name="add_ln1245_3"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:50 %trunc_ln717_3 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_3, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_3"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split12:51 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_3, i32 19

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split12:52 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_3, i32 18

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split12:54 %icmp_ln727_3 = icmp_ne  i18 %trunc_ln727_3, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_3"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:55 %or_ln412_3 = or i1 %tmp_25, i1 %icmp_ln727_3

]]></Node>
<StgValue><ssdm name="or_ln412_3"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:56 %and_ln412_3 = and i1 %or_ln412_3, i1 %tmp_26

]]></Node>
<StgValue><ssdm name="and_ln412_3"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="36" op_0_bw="1">
<![CDATA[
.split12:57 %zext_ln415_3 = zext i1 %and_ln412_3

]]></Node>
<StgValue><ssdm name="zext_ln415_3"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split12:58 %add_ln415_3 = add i36 %trunc_ln717_3, i36 %zext_ln415_3

]]></Node>
<StgValue><ssdm name="add_ln415_3"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:61 %mul_ln1171_4 = mul i55 %sext_ln1171_4, i55 %zext_ln279_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_4"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="18" op_0_bw="55">
<![CDATA[
.split12:67 %trunc_ln727_4 = trunc i55 %mul_ln1171_4

]]></Node>
<StgValue><ssdm name="trunc_ln727_4"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="55" op_0_bw="36">
<![CDATA[
.split12:74 %sext_ln1171_5 = sext i36 %tmp_9

]]></Node>
<StgValue><ssdm name="sext_ln1171_5"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:75 %mul_ln1171_5 = mul i55 %sext_ln1171_5, i55 %zext_ln279_5_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_5"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="2">
<![CDATA[
.split12:87 %tmp_s = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 68719468788, i36 68719317836, i36 60521, i36 239361, i2 %trunc_ln277

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split12:62 %shl_ln737_4 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_3, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_4"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:63 %add_ln1245_4 = add i55 %shl_ln737_4, i55 %mul_ln1171_4

]]></Node>
<StgValue><ssdm name="add_ln1245_4"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:64 %trunc_ln717_4 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_4, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_4"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split12:65 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_4, i32 19

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split12:66 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_4, i32 18

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split12:68 %icmp_ln727_4 = icmp_ne  i18 %trunc_ln727_4, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_4"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:69 %or_ln412_4 = or i1 %tmp_27, i1 %icmp_ln727_4

]]></Node>
<StgValue><ssdm name="or_ln412_4"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:70 %and_ln412_4 = and i1 %or_ln412_4, i1 %tmp_28

]]></Node>
<StgValue><ssdm name="and_ln412_4"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="36" op_0_bw="1">
<![CDATA[
.split12:71 %zext_ln415_4 = zext i1 %and_ln412_4

]]></Node>
<StgValue><ssdm name="zext_ln415_4"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split12:72 %add_ln415_4 = add i36 %trunc_ln717_4, i36 %zext_ln415_4

]]></Node>
<StgValue><ssdm name="add_ln415_4"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:75 %mul_ln1171_5 = mul i55 %sext_ln1171_5, i55 %zext_ln279_5_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_5"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="18" op_0_bw="55">
<![CDATA[
.split12:81 %trunc_ln727_5 = trunc i55 %mul_ln1171_5

]]></Node>
<StgValue><ssdm name="trunc_ln727_5"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="55" op_0_bw="36">
<![CDATA[
.split12:88 %sext_ln1171_6 = sext i36 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln1171_6"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:89 %mul_ln1171_6 = mul i55 %sext_ln1171_6, i55 %zext_ln279_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_6"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="2">
<![CDATA[
.split12:101 %tmp_1 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 68719387351, i36 68719378713, i36 68719397147, i36 68719389800, i2 %trunc_ln277

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split12:76 %shl_ln737_5 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_4, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_5"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:77 %add_ln1245_5 = add i55 %shl_ln737_5, i55 %mul_ln1171_5

]]></Node>
<StgValue><ssdm name="add_ln1245_5"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:78 %trunc_ln717_5 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_5, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_5"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split12:79 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_5, i32 19

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split12:80 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_5, i32 18

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split12:82 %icmp_ln727_5 = icmp_ne  i18 %trunc_ln727_5, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_5"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:83 %or_ln412_5 = or i1 %tmp_29, i1 %icmp_ln727_5

]]></Node>
<StgValue><ssdm name="or_ln412_5"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:84 %and_ln412_5 = and i1 %or_ln412_5, i1 %tmp_30

]]></Node>
<StgValue><ssdm name="and_ln412_5"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="36" op_0_bw="1">
<![CDATA[
.split12:85 %zext_ln415_5 = zext i1 %and_ln412_5

]]></Node>
<StgValue><ssdm name="zext_ln415_5"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split12:86 %add_ln415_5 = add i36 %trunc_ln717_5, i36 %zext_ln415_5

]]></Node>
<StgValue><ssdm name="add_ln415_5"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:89 %mul_ln1171_6 = mul i55 %sext_ln1171_6, i55 %zext_ln279_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_6"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="18" op_0_bw="55">
<![CDATA[
.split12:95 %trunc_ln727_6 = trunc i55 %mul_ln1171_6

]]></Node>
<StgValue><ssdm name="trunc_ln727_6"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="55" op_0_bw="36">
<![CDATA[
.split12:102 %sext_ln1171_7 = sext i36 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln1171_7"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:103 %mul_ln1171_7 = mul i55 %sext_ln1171_7, i55 %zext_ln279_7_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_7"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="2">
<![CDATA[
.split12:115 %tmp_2 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 68719354435, i36 68719309392, i36 68719308670, i36 68719310407, i2 %trunc_ln277

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split12:90 %shl_ln737_6 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_5, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_6"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:91 %add_ln1245_6 = add i55 %shl_ln737_6, i55 %mul_ln1171_6

]]></Node>
<StgValue><ssdm name="add_ln1245_6"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:92 %trunc_ln717_6 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_6, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_6"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split12:93 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_6, i32 19

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split12:94 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_6, i32 18

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split12:96 %icmp_ln727_6 = icmp_ne  i18 %trunc_ln727_6, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_6"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:97 %or_ln412_6 = or i1 %tmp_31, i1 %icmp_ln727_6

]]></Node>
<StgValue><ssdm name="or_ln412_6"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:98 %and_ln412_6 = and i1 %or_ln412_6, i1 %tmp_32

]]></Node>
<StgValue><ssdm name="and_ln412_6"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="36" op_0_bw="1">
<![CDATA[
.split12:99 %zext_ln415_6 = zext i1 %and_ln412_6

]]></Node>
<StgValue><ssdm name="zext_ln415_6"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split12:100 %add_ln415_6 = add i36 %trunc_ln717_6, i36 %zext_ln415_6

]]></Node>
<StgValue><ssdm name="add_ln415_6"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:103 %mul_ln1171_7 = mul i55 %sext_ln1171_7, i55 %zext_ln279_7_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_7"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="18" op_0_bw="55">
<![CDATA[
.split12:109 %trunc_ln727_7 = trunc i55 %mul_ln1171_7

]]></Node>
<StgValue><ssdm name="trunc_ln727_7"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="55" op_0_bw="36">
<![CDATA[
.split12:116 %sext_ln1171_8 = sext i36 %tmp_2

]]></Node>
<StgValue><ssdm name="sext_ln1171_8"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:117 %mul_ln1171_8 = mul i55 %sext_ln1171_8, i55 %zext_ln279_8_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_8"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="2">
<![CDATA[
.split12:129 %tmp_3 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 68719313760, i36 68719333075, i36 68719440609, i36 74901, i2 %trunc_ln277

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split12:104 %shl_ln737_7 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_6, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_7"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:105 %add_ln1245_7 = add i55 %shl_ln737_7, i55 %mul_ln1171_7

]]></Node>
<StgValue><ssdm name="add_ln1245_7"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:106 %trunc_ln717_7 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_7, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_7"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split12:107 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_7, i32 19

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split12:108 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_7, i32 18

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split12:110 %icmp_ln727_7 = icmp_ne  i18 %trunc_ln727_7, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_7"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:111 %or_ln412_7 = or i1 %tmp_33, i1 %icmp_ln727_7

]]></Node>
<StgValue><ssdm name="or_ln412_7"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:112 %and_ln412_7 = and i1 %or_ln412_7, i1 %tmp_34

]]></Node>
<StgValue><ssdm name="and_ln412_7"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="36" op_0_bw="1">
<![CDATA[
.split12:113 %zext_ln415_7 = zext i1 %and_ln412_7

]]></Node>
<StgValue><ssdm name="zext_ln415_7"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split12:114 %add_ln415_7 = add i36 %trunc_ln717_7, i36 %zext_ln415_7

]]></Node>
<StgValue><ssdm name="add_ln415_7"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:117 %mul_ln1171_8 = mul i55 %sext_ln1171_8, i55 %zext_ln279_8_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_8"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="18" op_0_bw="55">
<![CDATA[
.split12:123 %trunc_ln727_8 = trunc i55 %mul_ln1171_8

]]></Node>
<StgValue><ssdm name="trunc_ln727_8"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="55" op_0_bw="36">
<![CDATA[
.split12:130 %sext_ln1171_9 = sext i36 %tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln1171_9"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:131 %mul_ln1171_9 = mul i55 %sext_ln1171_9, i55 %zext_ln279_9_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_9"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="2">
<![CDATA[
.split12:143 %tmp_10 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 49188, i36 40999, i36 63703, i36 52185, i2 %trunc_ln277

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="201" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split12:118 %shl_ln737_8 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_7, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_8"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:119 %add_ln1245_8 = add i55 %shl_ln737_8, i55 %mul_ln1171_8

]]></Node>
<StgValue><ssdm name="add_ln1245_8"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:120 %trunc_ln717_8 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_8, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_8"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split12:121 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split12:122 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_8, i32 18

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split12:124 %icmp_ln727_8 = icmp_ne  i18 %trunc_ln727_8, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_8"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:125 %or_ln412_8 = or i1 %tmp_35, i1 %icmp_ln727_8

]]></Node>
<StgValue><ssdm name="or_ln412_8"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:126 %and_ln412_8 = and i1 %or_ln412_8, i1 %tmp_36

]]></Node>
<StgValue><ssdm name="and_ln412_8"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="36" op_0_bw="1">
<![CDATA[
.split12:127 %zext_ln415_8 = zext i1 %and_ln412_8

]]></Node>
<StgValue><ssdm name="zext_ln415_8"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split12:128 %add_ln415_8 = add i36 %trunc_ln717_8, i36 %zext_ln415_8

]]></Node>
<StgValue><ssdm name="add_ln415_8"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:131 %mul_ln1171_9 = mul i55 %sext_ln1171_9, i55 %zext_ln279_9_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_9"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="18" op_0_bw="55">
<![CDATA[
.split12:137 %trunc_ln727_9 = trunc i55 %mul_ln1171_9

]]></Node>
<StgValue><ssdm name="trunc_ln727_9"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="55" op_0_bw="36">
<![CDATA[
.split12:144 %sext_ln1171_10 = sext i36 %tmp_10

]]></Node>
<StgValue><ssdm name="sext_ln1171_10"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:145 %mul_ln1171_10 = mul i55 %sext_ln1171_10, i55 %zext_ln279_10_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_10"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="2">
<![CDATA[
.split12:157 %tmp_11 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 7366, i36 193555, i36 180751, i36 217179, i2 %trunc_ln277

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split12:132 %shl_ln737_9 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_8, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_9"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:133 %add_ln1245_9 = add i55 %shl_ln737_9, i55 %mul_ln1171_9

]]></Node>
<StgValue><ssdm name="add_ln1245_9"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:134 %trunc_ln717_9 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_9, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_9"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split12:135 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_9, i32 19

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split12:136 %tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_9, i32 18

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split12:138 %icmp_ln727_9 = icmp_ne  i18 %trunc_ln727_9, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_9"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:139 %or_ln412_9 = or i1 %tmp_37, i1 %icmp_ln727_9

]]></Node>
<StgValue><ssdm name="or_ln412_9"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:140 %and_ln412_9 = and i1 %or_ln412_9, i1 %tmp_38

]]></Node>
<StgValue><ssdm name="and_ln412_9"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="36" op_0_bw="1">
<![CDATA[
.split12:141 %zext_ln415_9 = zext i1 %and_ln412_9

]]></Node>
<StgValue><ssdm name="zext_ln415_9"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split12:142 %add_ln415_9 = add i36 %trunc_ln717_9, i36 %zext_ln415_9

]]></Node>
<StgValue><ssdm name="add_ln415_9"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:145 %mul_ln1171_10 = mul i55 %sext_ln1171_10, i55 %zext_ln279_10_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_10"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="18" op_0_bw="55">
<![CDATA[
.split12:151 %trunc_ln727_10 = trunc i55 %mul_ln1171_10

]]></Node>
<StgValue><ssdm name="trunc_ln727_10"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="55" op_0_bw="36">
<![CDATA[
.split12:158 %sext_ln1171_11 = sext i36 %tmp_11

]]></Node>
<StgValue><ssdm name="sext_ln1171_11"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:159 %mul_ln1171_11 = mul i55 %sext_ln1171_11, i55 %zext_ln279_11_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_11"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="2">
<![CDATA[
.split12:171 %tmp_12 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 68719336478, i36 68719353732, i36 68719332761, i36 68719339868, i2 %trunc_ln277

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split12:146 %shl_ln737_s = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_9, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_s"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:147 %add_ln1245_10 = add i55 %shl_ln737_s, i55 %mul_ln1171_10

]]></Node>
<StgValue><ssdm name="add_ln1245_10"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:148 %trunc_ln717_s = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_10, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_s"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split12:149 %tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_10, i32 19

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split12:150 %tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_10, i32 18

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split12:152 %icmp_ln727_10 = icmp_ne  i18 %trunc_ln727_10, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_10"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:153 %or_ln412_10 = or i1 %tmp_39, i1 %icmp_ln727_10

]]></Node>
<StgValue><ssdm name="or_ln412_10"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:154 %and_ln412_10 = and i1 %or_ln412_10, i1 %tmp_40

]]></Node>
<StgValue><ssdm name="and_ln412_10"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="36" op_0_bw="1">
<![CDATA[
.split12:155 %zext_ln415_10 = zext i1 %and_ln412_10

]]></Node>
<StgValue><ssdm name="zext_ln415_10"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split12:156 %add_ln415_10 = add i36 %trunc_ln717_s, i36 %zext_ln415_10

]]></Node>
<StgValue><ssdm name="add_ln415_10"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:159 %mul_ln1171_11 = mul i55 %sext_ln1171_11, i55 %zext_ln279_11_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_11"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="18" op_0_bw="55">
<![CDATA[
.split12:165 %trunc_ln727_11 = trunc i55 %mul_ln1171_11

]]></Node>
<StgValue><ssdm name="trunc_ln727_11"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="55" op_0_bw="36">
<![CDATA[
.split12:172 %sext_ln1171_12 = sext i36 %tmp_12

]]></Node>
<StgValue><ssdm name="sext_ln1171_12"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:173 %mul_ln1171_12 = mul i55 %sext_ln1171_12, i55 %zext_ln279_12_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_12"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="2">
<![CDATA[
.split12:185 %tmp_13 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 68719398386, i36 68719357000, i36 68719375805, i36 68719425484, i2 %trunc_ln277

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="246" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split12:160 %shl_ln737_10 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_10, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_10"/></StgValue>
</operation>

<operation id="247" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:161 %add_ln1245_11 = add i55 %shl_ln737_10, i55 %mul_ln1171_11

]]></Node>
<StgValue><ssdm name="add_ln1245_11"/></StgValue>
</operation>

<operation id="248" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:162 %trunc_ln717_10 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_11, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_10"/></StgValue>
</operation>

<operation id="249" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split12:163 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_11, i32 19

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="250" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split12:164 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_11, i32 18

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="251" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split12:166 %icmp_ln727_11 = icmp_ne  i18 %trunc_ln727_11, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_11"/></StgValue>
</operation>

<operation id="252" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:167 %or_ln412_11 = or i1 %tmp_41, i1 %icmp_ln727_11

]]></Node>
<StgValue><ssdm name="or_ln412_11"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:168 %and_ln412_11 = and i1 %or_ln412_11, i1 %tmp_42

]]></Node>
<StgValue><ssdm name="and_ln412_11"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="36" op_0_bw="1">
<![CDATA[
.split12:169 %zext_ln415_11 = zext i1 %and_ln412_11

]]></Node>
<StgValue><ssdm name="zext_ln415_11"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split12:170 %add_ln415_11 = add i36 %trunc_ln717_10, i36 %zext_ln415_11

]]></Node>
<StgValue><ssdm name="add_ln415_11"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:173 %mul_ln1171_12 = mul i55 %sext_ln1171_12, i55 %zext_ln279_12_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_12"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="18" op_0_bw="55">
<![CDATA[
.split12:179 %trunc_ln727_12 = trunc i55 %mul_ln1171_12

]]></Node>
<StgValue><ssdm name="trunc_ln727_12"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="55" op_0_bw="36">
<![CDATA[
.split12:186 %sext_ln1171_13 = sext i36 %tmp_13

]]></Node>
<StgValue><ssdm name="sext_ln1171_13"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:187 %mul_ln1171_13 = mul i55 %sext_ln1171_13, i55 %zext_ln279_13_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_13"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="2">
<![CDATA[
.split12:199 %tmp_14 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 68719293139, i36 68719320317, i36 68719343598, i36 68719300599, i2 %trunc_ln277

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="261" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split12:174 %shl_ln737_11 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_11, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_11"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:175 %add_ln1245_12 = add i55 %shl_ln737_11, i55 %mul_ln1171_12

]]></Node>
<StgValue><ssdm name="add_ln1245_12"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:176 %trunc_ln717_11 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_12, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_11"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split12:177 %tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_12, i32 19

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="265" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split12:178 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_12, i32 18

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split12:180 %icmp_ln727_12 = icmp_ne  i18 %trunc_ln727_12, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_12"/></StgValue>
</operation>

<operation id="267" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:181 %or_ln412_12 = or i1 %tmp_43, i1 %icmp_ln727_12

]]></Node>
<StgValue><ssdm name="or_ln412_12"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:182 %and_ln412_12 = and i1 %or_ln412_12, i1 %tmp_44

]]></Node>
<StgValue><ssdm name="and_ln412_12"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="36" op_0_bw="1">
<![CDATA[
.split12:183 %zext_ln415_12 = zext i1 %and_ln412_12

]]></Node>
<StgValue><ssdm name="zext_ln415_12"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split12:184 %add_ln415_12 = add i36 %trunc_ln717_11, i36 %zext_ln415_12

]]></Node>
<StgValue><ssdm name="add_ln415_12"/></StgValue>
</operation>

<operation id="271" st_id="16" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:187 %mul_ln1171_13 = mul i55 %sext_ln1171_13, i55 %zext_ln279_13_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_13"/></StgValue>
</operation>

<operation id="272" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="18" op_0_bw="55">
<![CDATA[
.split12:193 %trunc_ln727_13 = trunc i55 %mul_ln1171_13

]]></Node>
<StgValue><ssdm name="trunc_ln727_13"/></StgValue>
</operation>

<operation id="273" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="55" op_0_bw="36">
<![CDATA[
.split12:200 %sext_ln1171_14 = sext i36 %tmp_14

]]></Node>
<StgValue><ssdm name="sext_ln1171_14"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:201 %mul_ln1171_14 = mul i55 %sext_ln1171_14, i55 %zext_ln279_14_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_14"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="2">
<![CDATA[
.split12:213 %tmp_15 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 145266, i36 131943, i36 140157, i36 161877, i2 %trunc_ln277

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="276" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split12:188 %shl_ln737_12 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_12, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_12"/></StgValue>
</operation>

<operation id="277" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:189 %add_ln1245_13 = add i55 %shl_ln737_12, i55 %mul_ln1171_13

]]></Node>
<StgValue><ssdm name="add_ln1245_13"/></StgValue>
</operation>

<operation id="278" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:190 %trunc_ln717_12 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_13, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_12"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split12:191 %tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_13, i32 19

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split12:192 %tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_13, i32 18

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="281" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split12:194 %icmp_ln727_13 = icmp_ne  i18 %trunc_ln727_13, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_13"/></StgValue>
</operation>

<operation id="282" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:195 %or_ln412_13 = or i1 %tmp_45, i1 %icmp_ln727_13

]]></Node>
<StgValue><ssdm name="or_ln412_13"/></StgValue>
</operation>

<operation id="283" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:196 %and_ln412_13 = and i1 %or_ln412_13, i1 %tmp_46

]]></Node>
<StgValue><ssdm name="and_ln412_13"/></StgValue>
</operation>

<operation id="284" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="36" op_0_bw="1">
<![CDATA[
.split12:197 %zext_ln415_13 = zext i1 %and_ln412_13

]]></Node>
<StgValue><ssdm name="zext_ln415_13"/></StgValue>
</operation>

<operation id="285" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split12:198 %add_ln415_13 = add i36 %trunc_ln717_12, i36 %zext_ln415_13

]]></Node>
<StgValue><ssdm name="add_ln415_13"/></StgValue>
</operation>

<operation id="286" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:201 %mul_ln1171_14 = mul i55 %sext_ln1171_14, i55 %zext_ln279_14_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_14"/></StgValue>
</operation>

<operation id="287" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="18" op_0_bw="55">
<![CDATA[
.split12:207 %trunc_ln727_14 = trunc i55 %mul_ln1171_14

]]></Node>
<StgValue><ssdm name="trunc_ln727_14"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="55" op_0_bw="36">
<![CDATA[
.split12:214 %sext_ln1171_15 = sext i36 %tmp_15

]]></Node>
<StgValue><ssdm name="sext_ln1171_15"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:215 %mul_ln1171_15 = mul i55 %sext_ln1171_15, i55 %sext_ln1169_15_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_15"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="290" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split12:202 %shl_ln737_13 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_13, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_13"/></StgValue>
</operation>

<operation id="291" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:203 %add_ln1245_14 = add i55 %shl_ln737_13, i55 %mul_ln1171_14

]]></Node>
<StgValue><ssdm name="add_ln1245_14"/></StgValue>
</operation>

<operation id="292" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:204 %trunc_ln717_13 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_14, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_13"/></StgValue>
</operation>

<operation id="293" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split12:205 %tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_14, i32 19

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="294" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split12:206 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_14, i32 18

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="295" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split12:208 %icmp_ln727_14 = icmp_ne  i18 %trunc_ln727_14, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_14"/></StgValue>
</operation>

<operation id="296" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:209 %or_ln412_14 = or i1 %tmp_47, i1 %icmp_ln727_14

]]></Node>
<StgValue><ssdm name="or_ln412_14"/></StgValue>
</operation>

<operation id="297" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:210 %and_ln412_14 = and i1 %or_ln412_14, i1 %tmp_48

]]></Node>
<StgValue><ssdm name="and_ln412_14"/></StgValue>
</operation>

<operation id="298" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="36" op_0_bw="1">
<![CDATA[
.split12:211 %zext_ln415_14 = zext i1 %and_ln412_14

]]></Node>
<StgValue><ssdm name="zext_ln415_14"/></StgValue>
</operation>

<operation id="299" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split12:212 %add_ln415_14 = add i36 %trunc_ln717_13, i36 %zext_ln415_14

]]></Node>
<StgValue><ssdm name="add_ln415_14"/></StgValue>
</operation>

<operation id="300" st_id="18" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:215 %mul_ln1171_15 = mul i55 %sext_ln1171_15, i55 %sext_ln1169_15_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln1171_15"/></StgValue>
</operation>

<operation id="301" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="18" op_0_bw="55">
<![CDATA[
.split12:221 %trunc_ln727_15 = trunc i55 %mul_ln1171_15

]]></Node>
<StgValue><ssdm name="trunc_ln727_15"/></StgValue>
</operation>

<operation id="321" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="36" op_0_bw="36">
<![CDATA[
_Z10dense2_fixPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA16_S2_S4_PS2_.exit.preheader.exitStub:0 %den2_V_0_1_load = load i36 %den2_V_0_1

]]></Node>
<StgValue><ssdm name="den2_V_0_1_load"/></StgValue>
</operation>

<operation id="322" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="36" op_0_bw="36">
<![CDATA[
_Z10dense2_fixPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA16_S2_S4_PS2_.exit.preheader.exitStub:1 %den2_V_0_1_1_load = load i36 %den2_V_0_1_1

]]></Node>
<StgValue><ssdm name="den2_V_0_1_1_load"/></StgValue>
</operation>

<operation id="323" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="36" op_0_bw="36">
<![CDATA[
_Z10dense2_fixPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA16_S2_S4_PS2_.exit.preheader.exitStub:2 %den2_V_0_1_2_load = load i36 %den2_V_0_1_2

]]></Node>
<StgValue><ssdm name="den2_V_0_1_2_load"/></StgValue>
</operation>

<operation id="324" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="36" op_0_bw="36">
<![CDATA[
_Z10dense2_fixPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA16_S2_S4_PS2_.exit.preheader.exitStub:3 %den2_V_0_1_3_load = load i36 %den2_V_0_1_3

]]></Node>
<StgValue><ssdm name="den2_V_0_1_3_load"/></StgValue>
</operation>

<operation id="325" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="36">
<![CDATA[
_Z10dense2_fixPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA16_S2_S4_PS2_.exit.preheader.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i36P0A, i36 %den2_V_0_3_08_out, i36 %den2_V_0_1_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="326" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="36">
<![CDATA[
_Z10dense2_fixPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA16_S2_S4_PS2_.exit.preheader.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i36P0A, i36 %den2_V_0_2_07_out, i36 %den2_V_0_1_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="327" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="36">
<![CDATA[
_Z10dense2_fixPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA16_S2_S4_PS2_.exit.preheader.exitStub:6 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i36P0A, i36 %den2_V_0_1_06_out, i36 %den2_V_0_1_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="328" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="36">
<![CDATA[
_Z10dense2_fixPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA16_S2_S4_PS2_.exit.preheader.exitStub:7 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i36P0A, i36 %den2_V_0_0_05_out, i36 %den2_V_0_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="329" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0">
<![CDATA[
_Z10dense2_fixPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA16_S2_S4_PS2_.exit.preheader.exitStub:8 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="302" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split12:0 %specloopname_ln270 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln270"/></StgValue>
</operation>

<operation id="303" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
.split12:216 %shl_ln737_14 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_14, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_14"/></StgValue>
</operation>

<operation id="304" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split12:217 %add_ln1245_15 = add i55 %shl_ln737_14, i55 %mul_ln1171_15

]]></Node>
<StgValue><ssdm name="add_ln1245_15"/></StgValue>
</operation>

<operation id="305" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:218 %trunc_ln717_14 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_15, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_14"/></StgValue>
</operation>

<operation id="306" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split12:219 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_15, i32 19

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="307" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split12:220 %tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_15, i32 18

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="308" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split12:222 %icmp_ln727_15 = icmp_ne  i18 %trunc_ln727_15, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_15"/></StgValue>
</operation>

<operation id="309" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:223 %or_ln412_15 = or i1 %tmp_49, i1 %icmp_ln727_15

]]></Node>
<StgValue><ssdm name="or_ln412_15"/></StgValue>
</operation>

<operation id="310" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:224 %and_ln412_15 = and i1 %or_ln412_15, i1 %tmp_50

]]></Node>
<StgValue><ssdm name="and_ln412_15"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="36" op_0_bw="1">
<![CDATA[
.split12:225 %zext_ln415_15 = zext i1 %and_ln412_15

]]></Node>
<StgValue><ssdm name="zext_ln415_15"/></StgValue>
</operation>

<operation id="312" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split12:226 %den2_V_0_1_5 = add i36 %trunc_ln717_14, i36 %zext_ln415_15

]]></Node>
<StgValue><ssdm name="den2_V_0_1_5"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln277" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
branch6:0 %store_ln283 = store i36 %den2_V_0_1_5, i36 %den2_V_0_1_2

]]></Node>
<StgValue><ssdm name="store_ln283"/></StgValue>
</operation>

<operation id="314" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln277" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln283 = br void %.split12177

]]></Node>
<StgValue><ssdm name="br_ln283"/></StgValue>
</operation>

<operation id="315" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split12..split12177_crit_edge64:0 %store_ln283 = store i36 %den2_V_0_1_5, i36 %den2_V_0_1_1

]]></Node>
<StgValue><ssdm name="store_ln283"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
.split12..split12177_crit_edge64:1 %br_ln283 = br void %.split12177

]]></Node>
<StgValue><ssdm name="br_ln283"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split12..split12177_crit_edge:0 %store_ln283 = store i36 %den2_V_0_1_5, i36 %den2_V_0_1

]]></Node>
<StgValue><ssdm name="store_ln283"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
.split12..split12177_crit_edge:1 %br_ln283 = br void %.split12177

]]></Node>
<StgValue><ssdm name="br_ln283"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln277" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
branch7:0 %store_ln283 = store i36 %den2_V_0_1_5, i36 %den2_V_0_1_3

]]></Node>
<StgValue><ssdm name="store_ln283"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln277" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln283 = br void %.split12177

]]></Node>
<StgValue><ssdm name="br_ln283"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
