5 15 fd81 21 *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (always_ff1.vcd) 2 -o (always_ff1.cdd) 2 -v (always_ff1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 always_ff1.v 1 31 1 
2 1 7 7 230028 2 1 100c 0 0 1 1 resetn
2 2 7 7 1b0028 2 28 1008 1 0 1 18 0 1 0 0 0 0
2 3 7 7 140016 15 1 100c 0 0 1 1 clk
2 4 7 7 c0016 15 27 1008 3 0 1 18 0 1 0 0 0 0
2 5 7 7 c0028 23 2b 100a 2 4 1 18 0 1 0 0 0 0
2 6 8 8 7000c 2 1 100c 0 0 1 1 resetn
2 7 8 8 60006 2 1d 100c 6 0 1 18 0 1 1 1 0 0
2 8 8 8 2000e b 39 e 7 0
2 9 11 11 90009 1 1 1008 0 0 1 1 d
2 10 11 11 40004 0 1 1410 0 0 1 1 q
2 11 11 11 40009 5 38 a 9 10
2 12 9 9 9000c 1 0 21004 0 0 1 16 0 0
2 13 9 9 40004 0 1 1410 0 0 1 1 q
2 14 9 9 4000c 6 38 16 12 13
2 15 26 26 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 clk 1 3 1070004 1 0 0 0 1 17 0 1 0 1 1 0
1 resetn 2 4 70004 1 0 0 0 1 17 0 1 0 1 0 0
1 q 3 5 70004 1 0 0 0 1 17 0 1 0 1 0 0
1 d 4 5 70007 1 0 0 0 1 17 0 1 0 0 0 0
4 5 1 8 0 5
4 8 0 14 11 5
4 14 6 5 5 5
4 11 6 5 5 5
4 15 1 0 0 15
3 1 main.u$0 "main.u$0" 0 always_ff1.v 13 24 1 
3 1 main.u$1 "main.u$1" 0 always_ff1.v 26 29 1 
2 16 27 27 7000a 1 0 21004 0 0 1 16 0 0
2 17 27 27 10003 0 1 1410 0 0 1 1 clk
2 18 27 27 1000a 1 37 16 16 17
2 19 28 28 10007 1 68 1002 0 0 1 18 0 1 0 0 0 0
2 20 28 28 b000b 1 0 1008 0 0 32 48 1 0
2 21 28 28 9000c 29 2c 900a 20 0 32 18 0 ffffffff 0 0 0 0
2 22 28 28 150017 14 1 101c 0 0 1 1 clk
2 23 28 28 140014 14 1b 102c 22 0 1 18 0 1 1 1 0 0
2 24 28 28 e0010 0 1 1410 0 0 1 1 clk
2 25 28 28 e0017 14 37 3e 23 24
4 18 11 19 19 18
4 19 0 0 21 18
4 21 0 25 0 18
4 25 6 21 21 18
