INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/project_1/project_1.srcs/sources_1/new/pro_con.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module producer
INFO: [VRFC 10-311] analyzing module consumer
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/project_1/project_1.srcs/sim_1/new/pro_con_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
