Design Entry;HDL Check||(null)||Checking HDL syntax of 'sync_module.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sync_module.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sync_module.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sync_module.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sync_module.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sync_module.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sync_module.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sync_module.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sync_module.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sync_module.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
HelpInfo,D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'E:\00_Git\02_Study\DISY\02-Aufgabe\std_counter.vhd'.||aufgabe2.srr(47);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/47||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'E:\00_Git\02_Study\DISY\02-Aufgabe\sync_buffer.vhd'.||aufgabe2.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/48||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'E:\00_Git\02_Study\DISY\bib\lfsr_lib.vhd'.||aufgabe2.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/49||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'E:\00_Git\02_Study\DISY\01-Aufgabe\hex4x7seg.vhd'.||aufgabe2.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/50||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'E:\00_Git\02_Study\DISY\02-Aufgabe\sync_module.vhd'.||aufgabe2.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/51||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'E:\00_Git\02_Study\DISY\02-Aufgabe\aufgabe2.vhd'.||aufgabe2.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/52||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||aufgabe2.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/55||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.aufgabe2.structure.||aufgabe2.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/56||aufgabe2.vhd(5);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\aufgabe2.vhd'/linenumber/5
Implementation;Synthesis||CD630||@N: Synthesizing work.hex4x7seg.struktur.||aufgabe2.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/57||hex4x7seg.vhd(6);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\01-Aufgabe\hex4x7seg.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.std_counter.verhalten.||aufgabe2.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/61||std_counter.vhd(6);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\std_counter.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.sync_module.verhalten.||aufgabe2.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/65||sync_module.vhd(7);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\sync_module.vhd'/linenumber/7
Implementation;Synthesis||CD630||@N: Synthesizing work.sync_buffer.verhalten.||aufgabe2.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/66||sync_buffer.vhd(6);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\sync_buffer.vhd'/linenumber/6
Implementation;Synthesis||CL240||@W:Signal fedge is floating; a simulation mismatch is possible.||aufgabe2.srr(69);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/69||sync_buffer.vhd(15);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\sync_buffer.vhd'/linenumber/15
Implementation;Synthesis||CL240||@W:Signal redge is floating; a simulation mismatch is possible.||aufgabe2.srr(70);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/70||sync_buffer.vhd(14);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\sync_buffer.vhd'/linenumber/14
Implementation;Synthesis||CL240||@W:Signal dout is floating; a simulation mismatch is possible.||aufgabe2.srr(71);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/71||sync_buffer.vhd(13);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\sync_buffer.vhd'/linenumber/13
Implementation;Synthesis||CL169||@W:Pruning unused register NOBLACKBOX_3(30 downto 0). Make sure that there are no unused intermediate registers.||aufgabe2.srr(72);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/72||sync_buffer.vhd(30);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\sync_buffer.vhd'/linenumber/30
Implementation;Synthesis||CL240||@W:Signal dec is floating; a simulation mismatch is possible.||aufgabe2.srr(76);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/76||sync_module.vhd(16);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\sync_module.vhd'/linenumber/16
Implementation;Synthesis||CL240||@W:Signal load is floating; a simulation mismatch is possible.||aufgabe2.srr(77);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/77||sync_module.vhd(15);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\sync_module.vhd'/linenumber/15
Implementation;Synthesis||CL159||@N: Input rst is unused.||aufgabe2.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/83||sync_buffer.vhd(8);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\sync_buffer.vhd'/linenumber/8
Implementation;Synthesis||CL159||@N: Input clk is unused.||aufgabe2.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/84||sync_buffer.vhd(9);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\sync_buffer.vhd'/linenumber/9
Implementation;Synthesis||CL159||@N: Input en is unused.||aufgabe2.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/85||sync_buffer.vhd(10);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\sync_buffer.vhd'/linenumber/10
Implementation;Synthesis||CL159||@N: Input swrst is unused.||aufgabe2.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/86||sync_buffer.vhd(11);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\sync_buffer.vhd'/linenumber/11
Implementation;Synthesis||CL159||@N: Input din is unused.||aufgabe2.srr(87);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/87||sync_buffer.vhd(12);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\sync_buffer.vhd'/linenumber/12
Implementation;Synthesis||CL159||@N: Input BTN2 is unused.||aufgabe2.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/90||sync_module.vhd(13);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\sync_module.vhd'/linenumber/13
Implementation;Synthesis||CL159||@N: Input BTN3 is unused.||aufgabe2.srr(91);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/91||sync_module.vhd(14);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\sync_module.vhd'/linenumber/14
Implementation;Synthesis||BN115||@N: Removing instance buf1 (in view: work.sync_module(verhalten)) because it does not drive other instances.||aufgabe2.srr(232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/232||sync_module.vhd(78);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\sync_module.vhd'/linenumber/78
Implementation;Synthesis||BN362||@N: Removing sequential instance strb (in view: work.sync_module(verhalten)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||aufgabe2.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/233||sync_module.vhd(61);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\sync_module.vhd'/linenumber/61
Implementation;Synthesis||BN115||@N: Removing instance u1 (in view: work.aufgabe2(structure)) because it does not drive other instances.||aufgabe2.srr(234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/234||aufgabe2.vhd(81);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\aufgabe2.vhd'/linenumber/81
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=10 on top level netlist aufgabe2 ||aufgabe2.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/235||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock aufgabe2|clk which controls 35 sequential elements including u2.cnt[16:0]. This clock has no specified timing constraint which may adversely impact design performance. ||aufgabe2.srr(261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/261||std_counter.vhd(60);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\std_counter.vhd'/linenumber/60
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||aufgabe2.srr(263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/263||null;null
Implementation;Synthesis||FA239||@W:ROM seg_1[7:1] (in view: work.hex4x7seg(struktur)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||aufgabe2.srr(329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/329||hex4x7seg.vhd(148);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\01-Aufgabe\hex4x7seg.vhd'/linenumber/148
Implementation;Synthesis||FA239||@W:ROM seg_1[7:1] (in view: work.hex4x7seg(struktur)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||aufgabe2.srr(330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/330||hex4x7seg.vhd(148);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\01-Aufgabe\hex4x7seg.vhd'/linenumber/148
Implementation;Synthesis||MO106||@N: Found ROM seg_1[7:1] (in view: work.hex4x7seg(struktur)) with 16 words by 7 bits.||aufgabe2.srr(331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/331||hex4x7seg.vhd(148);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\01-Aufgabe\hex4x7seg.vhd'/linenumber/148
Implementation;Synthesis||BN362||@N: Removing sequential instance u2.cnt[7] (in view: work.aufgabe2(structure)) because it does not drive other instances.||aufgabe2.srr(335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/335||std_counter.vhd(60);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\std_counter.vhd'/linenumber/60
Implementation;Synthesis||BN362||@N: Removing sequential instance u2.cnt[8] (in view: work.aufgabe2(structure)) because it does not drive other instances.||aufgabe2.srr(336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/336||std_counter.vhd(60);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\std_counter.vhd'/linenumber/60
Implementation;Synthesis||BN362||@N: Removing sequential instance u2.cnt[9] (in view: work.aufgabe2(structure)) because it does not drive other instances.||aufgabe2.srr(337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/337||std_counter.vhd(60);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\std_counter.vhd'/linenumber/60
Implementation;Synthesis||BN362||@N: Removing sequential instance u2.cnt[10] (in view: work.aufgabe2(structure)) because it does not drive other instances.||aufgabe2.srr(338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/338||std_counter.vhd(60);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\std_counter.vhd'/linenumber/60
Implementation;Synthesis||BN362||@N: Removing sequential instance u2.cnt[11] (in view: work.aufgabe2(structure)) because it does not drive other instances.||aufgabe2.srr(339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/339||std_counter.vhd(60);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\std_counter.vhd'/linenumber/60
Implementation;Synthesis||BN362||@N: Removing sequential instance u2.cnt[12] (in view: work.aufgabe2(structure)) because it does not drive other instances.||aufgabe2.srr(340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/340||std_counter.vhd(60);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\std_counter.vhd'/linenumber/60
Implementation;Synthesis||BN362||@N: Removing sequential instance u2.cnt[13] (in view: work.aufgabe2(structure)) because it does not drive other instances.||aufgabe2.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/341||std_counter.vhd(60);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\std_counter.vhd'/linenumber/60
Implementation;Synthesis||BN362||@N: Removing sequential instance u2.cnt[14] (in view: work.aufgabe2(structure)) because it does not drive other instances.||aufgabe2.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/342||std_counter.vhd(60);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\std_counter.vhd'/linenumber/60
Implementation;Synthesis||BN362||@N: Removing sequential instance u2.cnt[15] (in view: work.aufgabe2(structure)) because it does not drive other instances.||aufgabe2.srr(343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/343||std_counter.vhd(60);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\std_counter.vhd'/linenumber/60
Implementation;Synthesis||BN362||@N: Removing sequential instance u2.overflow (in view: work.aufgabe2(structure)) because it does not drive other instances.||aufgabe2.srr(344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/344||std_counter.vhd(60);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\std_counter.vhd'/linenumber/60
Implementation;Synthesis||BN362||@N: Removing sequential instance u2.cnt[0] (in view: work.aufgabe2(structure)) because it does not drive other instances.||aufgabe2.srr(346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/346||std_counter.vhd(60);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\std_counter.vhd'/linenumber/60
Implementation;Synthesis||BN362||@N: Removing sequential instance u2.cnt[1] (in view: work.aufgabe2(structure)) because it does not drive other instances.||aufgabe2.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/347||std_counter.vhd(60);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\std_counter.vhd'/linenumber/60
Implementation;Synthesis||BN362||@N: Removing sequential instance u2.cnt[2] (in view: work.aufgabe2(structure)) because it does not drive other instances.||aufgabe2.srr(348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/348||std_counter.vhd(60);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\std_counter.vhd'/linenumber/60
Implementation;Synthesis||BN362||@N: Removing sequential instance u2.cnt[3] (in view: work.aufgabe2(structure)) because it does not drive other instances.||aufgabe2.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/349||std_counter.vhd(60);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\std_counter.vhd'/linenumber/60
Implementation;Synthesis||BN362||@N: Removing sequential instance u2.cnt[4] (in view: work.aufgabe2(structure)) because it does not drive other instances.||aufgabe2.srr(350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/350||std_counter.vhd(60);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\std_counter.vhd'/linenumber/60
Implementation;Synthesis||BN362||@N: Removing sequential instance u2.cnt[5] (in view: work.aufgabe2(structure)) because it does not drive other instances.||aufgabe2.srr(351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/351||std_counter.vhd(60);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\std_counter.vhd'/linenumber/60
Implementation;Synthesis||BN362||@N: Removing sequential instance u2.cnt[6] (in view: work.aufgabe2(structure)) because it does not drive other instances.||aufgabe2.srr(352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/352||std_counter.vhd(60);liberoaction://cross_probe/hdl/file/'E:\00_Git\02_Study\DISY\02-Aufgabe\std_counter.vhd'/linenumber/60
Implementation;Synthesis||FP130||@N: Promoting Net rst_arst on CLKINT  I_1 ||aufgabe2.srr(384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/384||null;null
Implementation;Synthesis||FP130||@N: Promoting Net clk_c on CLKINT  I_2 ||aufgabe2.srr(385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/385||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||aufgabe2.srr(428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/428||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock aufgabe2|clk with period 10.00ns. Please declare a user-defined clock on port clk.||aufgabe2.srr(438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/438||null;null
