# do lfsr_task_for_5_lab_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/k-105-03/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/k-105-03/workspace/29nov/lfsr_task_for_5/src {/home/k-105-03/workspace/29nov/lfsr_task_for_5/src/lfsr_fibonacci_param.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:16 on Nov 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/k-105-03/workspace/29nov/lfsr_task_for_5/src" /home/k-105-03/workspace/29nov/lfsr_task_for_5/src/lfsr_fibonacci_param.sv 
# -- Compiling module lfsr_fibonacci_param
# 
# Top level modules:
# 	lfsr_fibonacci_param
# End time: 13:51:17 on Nov 29,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/k-105-03/workspace/29nov/lfsr_task_for_5/src {/home/k-105-03/workspace/29nov/lfsr_task_for_5/src/mux_2to1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:17 on Nov 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/k-105-03/workspace/29nov/lfsr_task_for_5/src" /home/k-105-03/workspace/29nov/lfsr_task_for_5/src/mux_2to1.sv 
# -- Compiling module mux_2to1
# 
# Top level modules:
# 	mux_2to1
# End time: 13:51:17 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/k-105-03/workspace/29nov/lfsr_task_for_5/src {/home/k-105-03/workspace/29nov/lfsr_task_for_5/src/top_lfsr_5.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:17 on Nov 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/k-105-03/workspace/29nov/lfsr_task_for_5/src" /home/k-105-03/workspace/29nov/lfsr_task_for_5/src/top_lfsr_5.sv 
# -- Compiling module top_lfsr_5
# 
# Top level modules:
# 	top_lfsr_5
# End time: 13:51:17 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/k-105-03/workspace/29nov/lfsr_task_for_5/src {/home/k-105-03/workspace/29nov/lfsr_task_for_5/src/tb_fibonacci_5.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:17 on Nov 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/k-105-03/workspace/29nov/lfsr_task_for_5/src" /home/k-105-03/workspace/29nov/lfsr_task_for_5/src/tb_fibonacci_5.sv 
# -- Compiling module tb_fibonacci_5
# 
# Top level modules:
# 	tb_fibonacci_5
# End time: 13:51:17 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_fibonacci_5
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_fibonacci_5 
# Start time: 13:51:17 on Nov 29,2023
# Loading sv_std.std
# Loading work.tb_fibonacci_5
# Loading work.top_lfsr_5
# Loading work.lfsr_fibonacci_param
# Loading work.mux_2to1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : /home/k-105-03/workspace/29nov/lfsr_task_for_5/src/tb_fibonacci_5.sv(29)
#    Time: 50045 ns  Iteration: 0  Instance: /tb_fibonacci_5
# Break in Module tb_fibonacci_5 at /home/k-105-03/workspace/29nov/lfsr_task_for_5/src/tb_fibonacci_5.sv line 29
# 
# stdin: <EOF>
# End time: 13:52:06 on Nov 29,2023, Elapsed time: 0:00:49
# Errors: 0, Warnings: 0
