library ieee;
    
    use ieee.std_logic_1164.all;
    use ieee.std_logic_unsigned.all;
    entity counter3 is
        
        port
            (
            clock, CLR, up_down : in std_logic;
            Q : out std_logic_vector(3 downto 0)
            );
        end counter3;
        
        architecture arc of counter3 is
            signal tmp: std_logic_vector(3 downto 0);
            begin
                process(clock, CLR)
                    begin
                        
                        if(CLR='1') THEN
                            tmp<="0000";
                            
                            elsif(clock'event and clock ='1') then
                                
                                if(up_down='1') then
                                    tmp <= tmp + 1;
                                    
                                    else
                                    tmp <= tmp - 1;
                                
                            end if;
                        end if;
                            
                         end process;
                         
                         Q <= tmp;
                         
                     end arc;

