
teste.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e13c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004bc  0800e3e0  0800e3e0  0000f3e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800e89c  0800e89c  0000f89c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800e8a4  0800e8a4  0000f8a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800e8a8  0800e8a8  0000f8a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001d8  24000000  0800e8ac  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000500  240001d8  0800ea84  000101d8  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240006d8  0800ea84  000106d8  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000101d8  2**0
                  CONTENTS, READONLY
 10 .debug_info   000169df  00000000  00000000  00010206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002fa1  00000000  00000000  00026be5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000f00  00000000  00000000  00029b88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000b68  00000000  00000000  0002aa88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00039286  00000000  00000000  0002b5f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000178f9  00000000  00000000  00064876  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00161e7f  00000000  00000000  0007c16f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001ddfee  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005018  00000000  00000000  001de034  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000061  00000000  00000000  001e304c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001d8 	.word	0x240001d8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800e3c4 	.word	0x0800e3c4

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001dc 	.word	0x240001dc
 80002dc:	0800e3c4 	.word	0x0800e3c4

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	@ 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b9c0 	b.w	8000aa0 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9d08      	ldr	r5, [sp, #32]
 80007ae:	468e      	mov	lr, r1
 80007b0:	4604      	mov	r4, r0
 80007b2:	4688      	mov	r8, r1
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d14a      	bne.n	800084e <__udivmoddi4+0xa6>
 80007b8:	428a      	cmp	r2, r1
 80007ba:	4617      	mov	r7, r2
 80007bc:	d962      	bls.n	8000884 <__udivmoddi4+0xdc>
 80007be:	fab2 f682 	clz	r6, r2
 80007c2:	b14e      	cbz	r6, 80007d8 <__udivmoddi4+0x30>
 80007c4:	f1c6 0320 	rsb	r3, r6, #32
 80007c8:	fa01 f806 	lsl.w	r8, r1, r6
 80007cc:	fa20 f303 	lsr.w	r3, r0, r3
 80007d0:	40b7      	lsls	r7, r6
 80007d2:	ea43 0808 	orr.w	r8, r3, r8
 80007d6:	40b4      	lsls	r4, r6
 80007d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007dc:	fa1f fc87 	uxth.w	ip, r7
 80007e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80007e4:	0c23      	lsrs	r3, r4, #16
 80007e6:	fb0e 8811 	mls	r8, lr, r1, r8
 80007ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80007ee:	fb01 f20c 	mul.w	r2, r1, ip
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d909      	bls.n	800080a <__udivmoddi4+0x62>
 80007f6:	18fb      	adds	r3, r7, r3
 80007f8:	f101 30ff 	add.w	r0, r1, #4294967295
 80007fc:	f080 80ea 	bcs.w	80009d4 <__udivmoddi4+0x22c>
 8000800:	429a      	cmp	r2, r3
 8000802:	f240 80e7 	bls.w	80009d4 <__udivmoddi4+0x22c>
 8000806:	3902      	subs	r1, #2
 8000808:	443b      	add	r3, r7
 800080a:	1a9a      	subs	r2, r3, r2
 800080c:	b2a3      	uxth	r3, r4
 800080e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000812:	fb0e 2210 	mls	r2, lr, r0, r2
 8000816:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800081a:	fb00 fc0c 	mul.w	ip, r0, ip
 800081e:	459c      	cmp	ip, r3
 8000820:	d909      	bls.n	8000836 <__udivmoddi4+0x8e>
 8000822:	18fb      	adds	r3, r7, r3
 8000824:	f100 32ff 	add.w	r2, r0, #4294967295
 8000828:	f080 80d6 	bcs.w	80009d8 <__udivmoddi4+0x230>
 800082c:	459c      	cmp	ip, r3
 800082e:	f240 80d3 	bls.w	80009d8 <__udivmoddi4+0x230>
 8000832:	443b      	add	r3, r7
 8000834:	3802      	subs	r0, #2
 8000836:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800083a:	eba3 030c 	sub.w	r3, r3, ip
 800083e:	2100      	movs	r1, #0
 8000840:	b11d      	cbz	r5, 800084a <__udivmoddi4+0xa2>
 8000842:	40f3      	lsrs	r3, r6
 8000844:	2200      	movs	r2, #0
 8000846:	e9c5 3200 	strd	r3, r2, [r5]
 800084a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800084e:	428b      	cmp	r3, r1
 8000850:	d905      	bls.n	800085e <__udivmoddi4+0xb6>
 8000852:	b10d      	cbz	r5, 8000858 <__udivmoddi4+0xb0>
 8000854:	e9c5 0100 	strd	r0, r1, [r5]
 8000858:	2100      	movs	r1, #0
 800085a:	4608      	mov	r0, r1
 800085c:	e7f5      	b.n	800084a <__udivmoddi4+0xa2>
 800085e:	fab3 f183 	clz	r1, r3
 8000862:	2900      	cmp	r1, #0
 8000864:	d146      	bne.n	80008f4 <__udivmoddi4+0x14c>
 8000866:	4573      	cmp	r3, lr
 8000868:	d302      	bcc.n	8000870 <__udivmoddi4+0xc8>
 800086a:	4282      	cmp	r2, r0
 800086c:	f200 8105 	bhi.w	8000a7a <__udivmoddi4+0x2d2>
 8000870:	1a84      	subs	r4, r0, r2
 8000872:	eb6e 0203 	sbc.w	r2, lr, r3
 8000876:	2001      	movs	r0, #1
 8000878:	4690      	mov	r8, r2
 800087a:	2d00      	cmp	r5, #0
 800087c:	d0e5      	beq.n	800084a <__udivmoddi4+0xa2>
 800087e:	e9c5 4800 	strd	r4, r8, [r5]
 8000882:	e7e2      	b.n	800084a <__udivmoddi4+0xa2>
 8000884:	2a00      	cmp	r2, #0
 8000886:	f000 8090 	beq.w	80009aa <__udivmoddi4+0x202>
 800088a:	fab2 f682 	clz	r6, r2
 800088e:	2e00      	cmp	r6, #0
 8000890:	f040 80a4 	bne.w	80009dc <__udivmoddi4+0x234>
 8000894:	1a8a      	subs	r2, r1, r2
 8000896:	0c03      	lsrs	r3, r0, #16
 8000898:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800089c:	b280      	uxth	r0, r0
 800089e:	b2bc      	uxth	r4, r7
 80008a0:	2101      	movs	r1, #1
 80008a2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008a6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ae:	fb04 f20c 	mul.w	r2, r4, ip
 80008b2:	429a      	cmp	r2, r3
 80008b4:	d907      	bls.n	80008c6 <__udivmoddi4+0x11e>
 80008b6:	18fb      	adds	r3, r7, r3
 80008b8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008bc:	d202      	bcs.n	80008c4 <__udivmoddi4+0x11c>
 80008be:	429a      	cmp	r2, r3
 80008c0:	f200 80e0 	bhi.w	8000a84 <__udivmoddi4+0x2dc>
 80008c4:	46c4      	mov	ip, r8
 80008c6:	1a9b      	subs	r3, r3, r2
 80008c8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008cc:	fb0e 3312 	mls	r3, lr, r2, r3
 80008d0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008d4:	fb02 f404 	mul.w	r4, r2, r4
 80008d8:	429c      	cmp	r4, r3
 80008da:	d907      	bls.n	80008ec <__udivmoddi4+0x144>
 80008dc:	18fb      	adds	r3, r7, r3
 80008de:	f102 30ff 	add.w	r0, r2, #4294967295
 80008e2:	d202      	bcs.n	80008ea <__udivmoddi4+0x142>
 80008e4:	429c      	cmp	r4, r3
 80008e6:	f200 80ca 	bhi.w	8000a7e <__udivmoddi4+0x2d6>
 80008ea:	4602      	mov	r2, r0
 80008ec:	1b1b      	subs	r3, r3, r4
 80008ee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80008f2:	e7a5      	b.n	8000840 <__udivmoddi4+0x98>
 80008f4:	f1c1 0620 	rsb	r6, r1, #32
 80008f8:	408b      	lsls	r3, r1
 80008fa:	fa22 f706 	lsr.w	r7, r2, r6
 80008fe:	431f      	orrs	r7, r3
 8000900:	fa0e f401 	lsl.w	r4, lr, r1
 8000904:	fa20 f306 	lsr.w	r3, r0, r6
 8000908:	fa2e fe06 	lsr.w	lr, lr, r6
 800090c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000910:	4323      	orrs	r3, r4
 8000912:	fa00 f801 	lsl.w	r8, r0, r1
 8000916:	fa1f fc87 	uxth.w	ip, r7
 800091a:	fbbe f0f9 	udiv	r0, lr, r9
 800091e:	0c1c      	lsrs	r4, r3, #16
 8000920:	fb09 ee10 	mls	lr, r9, r0, lr
 8000924:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000928:	fb00 fe0c 	mul.w	lr, r0, ip
 800092c:	45a6      	cmp	lr, r4
 800092e:	fa02 f201 	lsl.w	r2, r2, r1
 8000932:	d909      	bls.n	8000948 <__udivmoddi4+0x1a0>
 8000934:	193c      	adds	r4, r7, r4
 8000936:	f100 3aff 	add.w	sl, r0, #4294967295
 800093a:	f080 809c 	bcs.w	8000a76 <__udivmoddi4+0x2ce>
 800093e:	45a6      	cmp	lr, r4
 8000940:	f240 8099 	bls.w	8000a76 <__udivmoddi4+0x2ce>
 8000944:	3802      	subs	r0, #2
 8000946:	443c      	add	r4, r7
 8000948:	eba4 040e 	sub.w	r4, r4, lr
 800094c:	fa1f fe83 	uxth.w	lr, r3
 8000950:	fbb4 f3f9 	udiv	r3, r4, r9
 8000954:	fb09 4413 	mls	r4, r9, r3, r4
 8000958:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800095c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000960:	45a4      	cmp	ip, r4
 8000962:	d908      	bls.n	8000976 <__udivmoddi4+0x1ce>
 8000964:	193c      	adds	r4, r7, r4
 8000966:	f103 3eff 	add.w	lr, r3, #4294967295
 800096a:	f080 8082 	bcs.w	8000a72 <__udivmoddi4+0x2ca>
 800096e:	45a4      	cmp	ip, r4
 8000970:	d97f      	bls.n	8000a72 <__udivmoddi4+0x2ca>
 8000972:	3b02      	subs	r3, #2
 8000974:	443c      	add	r4, r7
 8000976:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800097a:	eba4 040c 	sub.w	r4, r4, ip
 800097e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000982:	4564      	cmp	r4, ip
 8000984:	4673      	mov	r3, lr
 8000986:	46e1      	mov	r9, ip
 8000988:	d362      	bcc.n	8000a50 <__udivmoddi4+0x2a8>
 800098a:	d05f      	beq.n	8000a4c <__udivmoddi4+0x2a4>
 800098c:	b15d      	cbz	r5, 80009a6 <__udivmoddi4+0x1fe>
 800098e:	ebb8 0203 	subs.w	r2, r8, r3
 8000992:	eb64 0409 	sbc.w	r4, r4, r9
 8000996:	fa04 f606 	lsl.w	r6, r4, r6
 800099a:	fa22 f301 	lsr.w	r3, r2, r1
 800099e:	431e      	orrs	r6, r3
 80009a0:	40cc      	lsrs	r4, r1
 80009a2:	e9c5 6400 	strd	r6, r4, [r5]
 80009a6:	2100      	movs	r1, #0
 80009a8:	e74f      	b.n	800084a <__udivmoddi4+0xa2>
 80009aa:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ae:	0c01      	lsrs	r1, r0, #16
 80009b0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009b4:	b280      	uxth	r0, r0
 80009b6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009ba:	463b      	mov	r3, r7
 80009bc:	4638      	mov	r0, r7
 80009be:	463c      	mov	r4, r7
 80009c0:	46b8      	mov	r8, r7
 80009c2:	46be      	mov	lr, r7
 80009c4:	2620      	movs	r6, #32
 80009c6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ca:	eba2 0208 	sub.w	r2, r2, r8
 80009ce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009d2:	e766      	b.n	80008a2 <__udivmoddi4+0xfa>
 80009d4:	4601      	mov	r1, r0
 80009d6:	e718      	b.n	800080a <__udivmoddi4+0x62>
 80009d8:	4610      	mov	r0, r2
 80009da:	e72c      	b.n	8000836 <__udivmoddi4+0x8e>
 80009dc:	f1c6 0220 	rsb	r2, r6, #32
 80009e0:	fa2e f302 	lsr.w	r3, lr, r2
 80009e4:	40b7      	lsls	r7, r6
 80009e6:	40b1      	lsls	r1, r6
 80009e8:	fa20 f202 	lsr.w	r2, r0, r2
 80009ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009f0:	430a      	orrs	r2, r1
 80009f2:	fbb3 f8fe 	udiv	r8, r3, lr
 80009f6:	b2bc      	uxth	r4, r7
 80009f8:	fb0e 3318 	mls	r3, lr, r8, r3
 80009fc:	0c11      	lsrs	r1, r2, #16
 80009fe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a02:	fb08 f904 	mul.w	r9, r8, r4
 8000a06:	40b0      	lsls	r0, r6
 8000a08:	4589      	cmp	r9, r1
 8000a0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a0e:	b280      	uxth	r0, r0
 8000a10:	d93e      	bls.n	8000a90 <__udivmoddi4+0x2e8>
 8000a12:	1879      	adds	r1, r7, r1
 8000a14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a18:	d201      	bcs.n	8000a1e <__udivmoddi4+0x276>
 8000a1a:	4589      	cmp	r9, r1
 8000a1c:	d81f      	bhi.n	8000a5e <__udivmoddi4+0x2b6>
 8000a1e:	eba1 0109 	sub.w	r1, r1, r9
 8000a22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a26:	fb09 f804 	mul.w	r8, r9, r4
 8000a2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a2e:	b292      	uxth	r2, r2
 8000a30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a34:	4542      	cmp	r2, r8
 8000a36:	d229      	bcs.n	8000a8c <__udivmoddi4+0x2e4>
 8000a38:	18ba      	adds	r2, r7, r2
 8000a3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a3e:	d2c4      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a40:	4542      	cmp	r2, r8
 8000a42:	d2c2      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a44:	f1a9 0102 	sub.w	r1, r9, #2
 8000a48:	443a      	add	r2, r7
 8000a4a:	e7be      	b.n	80009ca <__udivmoddi4+0x222>
 8000a4c:	45f0      	cmp	r8, lr
 8000a4e:	d29d      	bcs.n	800098c <__udivmoddi4+0x1e4>
 8000a50:	ebbe 0302 	subs.w	r3, lr, r2
 8000a54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a58:	3801      	subs	r0, #1
 8000a5a:	46e1      	mov	r9, ip
 8000a5c:	e796      	b.n	800098c <__udivmoddi4+0x1e4>
 8000a5e:	eba7 0909 	sub.w	r9, r7, r9
 8000a62:	4449      	add	r1, r9
 8000a64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a6c:	fb09 f804 	mul.w	r8, r9, r4
 8000a70:	e7db      	b.n	8000a2a <__udivmoddi4+0x282>
 8000a72:	4673      	mov	r3, lr
 8000a74:	e77f      	b.n	8000976 <__udivmoddi4+0x1ce>
 8000a76:	4650      	mov	r0, sl
 8000a78:	e766      	b.n	8000948 <__udivmoddi4+0x1a0>
 8000a7a:	4608      	mov	r0, r1
 8000a7c:	e6fd      	b.n	800087a <__udivmoddi4+0xd2>
 8000a7e:	443b      	add	r3, r7
 8000a80:	3a02      	subs	r2, #2
 8000a82:	e733      	b.n	80008ec <__udivmoddi4+0x144>
 8000a84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a88:	443b      	add	r3, r7
 8000a8a:	e71c      	b.n	80008c6 <__udivmoddi4+0x11e>
 8000a8c:	4649      	mov	r1, r9
 8000a8e:	e79c      	b.n	80009ca <__udivmoddi4+0x222>
 8000a90:	eba1 0109 	sub.w	r1, r1, r9
 8000a94:	46c4      	mov	ip, r8
 8000a96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a9a:	fb09 f804 	mul.w	r8, r9, r4
 8000a9e:	e7c4      	b.n	8000a2a <__udivmoddi4+0x282>

08000aa0 <__aeabi_idiv0>:
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <MX_DAC1_Init>:

DAC_HandleTypeDef hdac1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b08a      	sub	sp, #40	@ 0x28
 8000aa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000aaa:	1d3b      	adds	r3, r7, #4
 8000aac:	2224      	movs	r2, #36	@ 0x24
 8000aae:	2100      	movs	r1, #0
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f00a f96c 	bl	800ad8e <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000ab6:	4b12      	ldr	r3, [pc, #72]	@ (8000b00 <MX_DAC1_Init+0x5c>)
 8000ab8:	4a12      	ldr	r2, [pc, #72]	@ (8000b04 <MX_DAC1_Init+0x60>)
 8000aba:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000abc:	4810      	ldr	r0, [pc, #64]	@ (8000b00 <MX_DAC1_Init+0x5c>)
 8000abe:	f001 fa1f 	bl	8001f00 <HAL_DAC_Init>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000ac8:	f000 fb2c 	bl	8001124 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000acc:	2300      	movs	r3, #0
 8000ace:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8000ad4:	2302      	movs	r3, #2
 8000ad6:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_ENABLE;
 8000ad8:	2302      	movs	r3, #2
 8000ada:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000adc:	2300      	movs	r3, #0
 8000ade:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000ae0:	1d3b      	adds	r3, r7, #4
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	4806      	ldr	r0, [pc, #24]	@ (8000b00 <MX_DAC1_Init+0x5c>)
 8000ae8:	f001 fa2c 	bl	8001f44 <HAL_DAC_ConfigChannel>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d001      	beq.n	8000af6 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8000af2:	f000 fb17 	bl	8001124 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000af6:	bf00      	nop
 8000af8:	3728      	adds	r7, #40	@ 0x28
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	240001f4 	.word	0x240001f4
 8000b04:	40007400 	.word	0x40007400

08000b08 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	b085      	sub	sp, #20
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]

  if(dacHandle->Instance==DAC1)
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4a0b      	ldr	r2, [pc, #44]	@ (8000b44 <HAL_DAC_MspInit+0x3c>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d10e      	bne.n	8000b38 <HAL_DAC_MspInit+0x30>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 8000b1a:	4b0b      	ldr	r3, [pc, #44]	@ (8000b48 <HAL_DAC_MspInit+0x40>)
 8000b1c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000b20:	4a09      	ldr	r2, [pc, #36]	@ (8000b48 <HAL_DAC_MspInit+0x40>)
 8000b22:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000b26:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000b2a:	4b07      	ldr	r3, [pc, #28]	@ (8000b48 <HAL_DAC_MspInit+0x40>)
 8000b2c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000b30:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000b34:	60fb      	str	r3, [r7, #12]
 8000b36:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 8000b38:	bf00      	nop
 8000b3a:	3714      	adds	r7, #20
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b42:	4770      	bx	lr
 8000b44:	40007400 	.word	0x40007400
 8000b48:	58024400 	.word	0x58024400

08000b4c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b082      	sub	sp, #8
 8000b50:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b52:	4b19      	ldr	r3, [pc, #100]	@ (8000bb8 <MX_DMA_Init+0x6c>)
 8000b54:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b58:	4a17      	ldr	r2, [pc, #92]	@ (8000bb8 <MX_DMA_Init+0x6c>)
 8000b5a:	f043 0301 	orr.w	r3, r3, #1
 8000b5e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000b62:	4b15      	ldr	r3, [pc, #84]	@ (8000bb8 <MX_DMA_Init+0x6c>)
 8000b64:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b68:	f003 0301 	and.w	r3, r3, #1
 8000b6c:	607b      	str	r3, [r7, #4]
 8000b6e:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000b70:	2200      	movs	r2, #0
 8000b72:	2100      	movs	r1, #0
 8000b74:	200b      	movs	r0, #11
 8000b76:	f001 f916 	bl	8001da6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000b7a:	200b      	movs	r0, #11
 8000b7c:	f001 f92d 	bl	8001dda <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000b80:	2200      	movs	r2, #0
 8000b82:	2100      	movs	r1, #0
 8000b84:	200c      	movs	r0, #12
 8000b86:	f001 f90e 	bl	8001da6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000b8a:	200c      	movs	r0, #12
 8000b8c:	f001 f925 	bl	8001dda <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000b90:	2200      	movs	r2, #0
 8000b92:	2100      	movs	r1, #0
 8000b94:	200d      	movs	r0, #13
 8000b96:	f001 f906 	bl	8001da6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000b9a:	200d      	movs	r0, #13
 8000b9c:	f001 f91d 	bl	8001dda <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	2100      	movs	r1, #0
 8000ba4:	200e      	movs	r0, #14
 8000ba6:	f001 f8fe 	bl	8001da6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000baa:	200e      	movs	r0, #14
 8000bac:	f001 f915 	bl	8001dda <HAL_NVIC_EnableIRQ>

}
 8000bb0:	bf00      	nop
 8000bb2:	3708      	adds	r7, #8
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bd80      	pop	{r7, pc}
 8000bb8:	58024400 	.word	0x58024400

08000bbc <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b08a      	sub	sp, #40	@ 0x28
 8000bc0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bc2:	f107 0314 	add.w	r3, r7, #20
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	601a      	str	r2, [r3, #0]
 8000bca:	605a      	str	r2, [r3, #4]
 8000bcc:	609a      	str	r2, [r3, #8]
 8000bce:	60da      	str	r2, [r3, #12]
 8000bd0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000bd2:	4b56      	ldr	r3, [pc, #344]	@ (8000d2c <MX_GPIO_Init+0x170>)
 8000bd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bd8:	4a54      	ldr	r2, [pc, #336]	@ (8000d2c <MX_GPIO_Init+0x170>)
 8000bda:	f043 0320 	orr.w	r3, r3, #32
 8000bde:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000be2:	4b52      	ldr	r3, [pc, #328]	@ (8000d2c <MX_GPIO_Init+0x170>)
 8000be4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000be8:	f003 0320 	and.w	r3, r3, #32
 8000bec:	613b      	str	r3, [r7, #16]
 8000bee:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bf0:	4b4e      	ldr	r3, [pc, #312]	@ (8000d2c <MX_GPIO_Init+0x170>)
 8000bf2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bf6:	4a4d      	ldr	r2, [pc, #308]	@ (8000d2c <MX_GPIO_Init+0x170>)
 8000bf8:	f043 0301 	orr.w	r3, r3, #1
 8000bfc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c00:	4b4a      	ldr	r3, [pc, #296]	@ (8000d2c <MX_GPIO_Init+0x170>)
 8000c02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c06:	f003 0301 	and.w	r3, r3, #1
 8000c0a:	60fb      	str	r3, [r7, #12]
 8000c0c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c0e:	4b47      	ldr	r3, [pc, #284]	@ (8000d2c <MX_GPIO_Init+0x170>)
 8000c10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c14:	4a45      	ldr	r2, [pc, #276]	@ (8000d2c <MX_GPIO_Init+0x170>)
 8000c16:	f043 0302 	orr.w	r3, r3, #2
 8000c1a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c1e:	4b43      	ldr	r3, [pc, #268]	@ (8000d2c <MX_GPIO_Init+0x170>)
 8000c20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c24:	f003 0302 	and.w	r3, r3, #2
 8000c28:	60bb      	str	r3, [r7, #8]
 8000c2a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c2c:	4b3f      	ldr	r3, [pc, #252]	@ (8000d2c <MX_GPIO_Init+0x170>)
 8000c2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c32:	4a3e      	ldr	r2, [pc, #248]	@ (8000d2c <MX_GPIO_Init+0x170>)
 8000c34:	f043 0308 	orr.w	r3, r3, #8
 8000c38:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c3c:	4b3b      	ldr	r3, [pc, #236]	@ (8000d2c <MX_GPIO_Init+0x170>)
 8000c3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c42:	f003 0308 	and.w	r3, r3, #8
 8000c46:	607b      	str	r3, [r7, #4]
 8000c48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c4a:	4b38      	ldr	r3, [pc, #224]	@ (8000d2c <MX_GPIO_Init+0x170>)
 8000c4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c50:	4a36      	ldr	r2, [pc, #216]	@ (8000d2c <MX_GPIO_Init+0x170>)
 8000c52:	f043 0310 	orr.w	r3, r3, #16
 8000c56:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c5a:	4b34      	ldr	r3, [pc, #208]	@ (8000d2c <MX_GPIO_Init+0x170>)
 8000c5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c60:	f003 0310 	and.w	r3, r3, #16
 8000c64:	603b      	str	r3, [r7, #0]
 8000c66:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ADC_CS_GPIO_Port, ADC_CS_Pin, GPIO_PIN_RESET);
 8000c68:	2200      	movs	r2, #0
 8000c6a:	2110      	movs	r1, #16
 8000c6c:	4830      	ldr	r0, [pc, #192]	@ (8000d30 <MX_GPIO_Init+0x174>)
 8000c6e:	f003 fe85 	bl	800497c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ld1_Pin|ld2_Pin, GPIO_PIN_RESET);
 8000c72:	2200      	movs	r2, #0
 8000c74:	f244 0101 	movw	r1, #16385	@ 0x4001
 8000c78:	482e      	ldr	r0, [pc, #184]	@ (8000d34 <MX_GPIO_Init+0x178>)
 8000c7a:	f003 fe7f 	bl	800497c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AD7091R_CONVST_GPIO_Port, AD7091R_CONVST_Pin, GPIO_PIN_SET);
 8000c7e:	2201      	movs	r2, #1
 8000c80:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c84:	482c      	ldr	r0, [pc, #176]	@ (8000d38 <MX_GPIO_Init+0x17c>)
 8000c86:	f003 fe79 	bl	800497c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ld3_GPIO_Port, ld3_Pin, GPIO_PIN_RESET);
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2102      	movs	r1, #2
 8000c8e:	482b      	ldr	r0, [pc, #172]	@ (8000d3c <MX_GPIO_Init+0x180>)
 8000c90:	f003 fe74 	bl	800497c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PF9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000c94:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000c98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c9a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000c9e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ca4:	f107 0314 	add.w	r3, r7, #20
 8000ca8:	4619      	mov	r1, r3
 8000caa:	4825      	ldr	r0, [pc, #148]	@ (8000d40 <MX_GPIO_Init+0x184>)
 8000cac:	f003 fcb6 	bl	800461c <HAL_GPIO_Init>

  /*Configure GPIO pin : ADC_CS_Pin */
  GPIO_InitStruct.Pin = ADC_CS_Pin;
 8000cb0:	2310      	movs	r3, #16
 8000cb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ADC_CS_GPIO_Port, &GPIO_InitStruct);
 8000cc0:	f107 0314 	add.w	r3, r7, #20
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	481a      	ldr	r0, [pc, #104]	@ (8000d30 <MX_GPIO_Init+0x174>)
 8000cc8:	f003 fca8 	bl	800461c <HAL_GPIO_Init>

  /*Configure GPIO pins : ld1_Pin ld2_Pin */
  GPIO_InitStruct.Pin = ld1_Pin|ld2_Pin;
 8000ccc:	f244 0301 	movw	r3, #16385	@ 0x4001
 8000cd0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cde:	f107 0314 	add.w	r3, r7, #20
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	4813      	ldr	r0, [pc, #76]	@ (8000d34 <MX_GPIO_Init+0x178>)
 8000ce6:	f003 fc99 	bl	800461c <HAL_GPIO_Init>

  /*Configure GPIO pin : AD7091R_CONVST_Pin */
  GPIO_InitStruct.Pin = AD7091R_CONVST_Pin;
 8000cea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000cee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cf8:	2302      	movs	r3, #2
 8000cfa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(AD7091R_CONVST_GPIO_Port, &GPIO_InitStruct);
 8000cfc:	f107 0314 	add.w	r3, r7, #20
 8000d00:	4619      	mov	r1, r3
 8000d02:	480d      	ldr	r0, [pc, #52]	@ (8000d38 <MX_GPIO_Init+0x17c>)
 8000d04:	f003 fc8a 	bl	800461c <HAL_GPIO_Init>

  /*Configure GPIO pin : ld3_Pin */
  GPIO_InitStruct.Pin = ld3_Pin;
 8000d08:	2302      	movs	r3, #2
 8000d0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d0c:	2301      	movs	r3, #1
 8000d0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d10:	2300      	movs	r3, #0
 8000d12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d14:	2300      	movs	r3, #0
 8000d16:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ld3_GPIO_Port, &GPIO_InitStruct);
 8000d18:	f107 0314 	add.w	r3, r7, #20
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	4807      	ldr	r0, [pc, #28]	@ (8000d3c <MX_GPIO_Init+0x180>)
 8000d20:	f003 fc7c 	bl	800461c <HAL_GPIO_Init>

}
 8000d24:	bf00      	nop
 8000d26:	3728      	adds	r7, #40	@ 0x28
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	58024400 	.word	0x58024400
 8000d30:	58020000 	.word	0x58020000
 8000d34:	58020400 	.word	0x58020400
 8000d38:	58020c00 	.word	0x58020c00
 8000d3c:	58021000 	.word	0x58021000
 8000d40:	58021400 	.word	0x58021400

08000d44 <AD7091R_ReadData>:
    HAL_SPI_Transmit(&hspi1, (uint8_t*)&normal_cmd_tx, 2, HAL_MAX_DELAY);
    HAL_GPIO_WritePin(AD7091R_CS_Port, AD7091R_CS_Pin, GPIO_PIN_SET);
}

uint16_t AD7091R_ReadData(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
    uint8_t rx_buf[2] = {0};
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	803b      	strh	r3, [r7, #0]
    uint16_t adc_raw_16bits, adc_value_12bits;

    HAL_Delay(100);
 8000d4e:	2064      	movs	r0, #100	@ 0x64
 8000d50:	f000 ff1e 	bl	8001b90 <HAL_Delay>

    HAL_GPIO_WritePin(AD7091R_CS_Port, AD7091R_CS_Pin, GPIO_PIN_RESET);
 8000d54:	2200      	movs	r2, #0
 8000d56:	2110      	movs	r1, #16
 8000d58:	4821      	ldr	r0, [pc, #132]	@ (8000de0 <AD7091R_ReadData+0x9c>)
 8000d5a:	f003 fe0f 	bl	800497c <HAL_GPIO_WritePin>
    if (HAL_SPI_Receive(&hspi1, rx_buf, 2, HAL_MAX_DELAY) != HAL_OK)
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f04f 33ff 	mov.w	r3, #4294967295
 8000d64:	2202      	movs	r2, #2
 8000d66:	481f      	ldr	r0, [pc, #124]	@ (8000de4 <AD7091R_ReadData+0xa0>)
 8000d68:	f006 fdac 	bl	80078c4 <HAL_SPI_Receive>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d018      	beq.n	8000da4 <AD7091R_ReadData+0x60>
    {
        HAL_GPIO_WritePin(AD7091R_CS_Port, AD7091R_CS_Pin, GPIO_PIN_SET);
 8000d72:	2201      	movs	r2, #1
 8000d74:	2110      	movs	r1, #16
 8000d76:	481a      	ldr	r0, [pc, #104]	@ (8000de0 <AD7091R_ReadData+0x9c>)
 8000d78:	f003 fe00 	bl	800497c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(ld2_GPIO_Port, ld2_Pin, GPIO_PIN_SET);  // LED erro
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d82:	4819      	ldr	r0, [pc, #100]	@ (8000de8 <AD7091R_ReadData+0xa4>)
 8000d84:	f003 fdfa 	bl	800497c <HAL_GPIO_WritePin>
        HAL_Delay(100);
 8000d88:	2064      	movs	r0, #100	@ 0x64
 8000d8a:	f000 ff01 	bl	8001b90 <HAL_Delay>
        HAL_GPIO_WritePin(ld2_GPIO_Port, ld2_Pin, GPIO_PIN_RESET);
 8000d8e:	2200      	movs	r2, #0
 8000d90:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d94:	4814      	ldr	r0, [pc, #80]	@ (8000de8 <AD7091R_ReadData+0xa4>)
 8000d96:	f003 fdf1 	bl	800497c <HAL_GPIO_WritePin>
        serialPrint("Erro na comunicacao SPI!\r\n");
 8000d9a:	4814      	ldr	r0, [pc, #80]	@ (8000dec <AD7091R_ReadData+0xa8>)
 8000d9c:	f000 f8a4 	bl	8000ee8 <serialPrint>
        return 0;
 8000da0:	2300      	movs	r3, #0
 8000da2:	e018      	b.n	8000dd6 <AD7091R_ReadData+0x92>
    }
    HAL_GPIO_WritePin(AD7091R_CS_Port, AD7091R_CS_Pin, GPIO_PIN_SET);
 8000da4:	2201      	movs	r2, #1
 8000da6:	2110      	movs	r1, #16
 8000da8:	480d      	ldr	r0, [pc, #52]	@ (8000de0 <AD7091R_ReadData+0x9c>)
 8000daa:	f003 fde7 	bl	800497c <HAL_GPIO_WritePin>

    HAL_GPIO_TogglePin(ld1_GPIO_Port, ld1_Pin);  // LED VERDE SUCESSO
 8000dae:	2101      	movs	r1, #1
 8000db0:	480d      	ldr	r0, [pc, #52]	@ (8000de8 <AD7091R_ReadData+0xa4>)
 8000db2:	f003 fdfc 	bl	80049ae <HAL_GPIO_TogglePin>

    adc_raw_16bits = (rx_buf[0] << 8) | rx_buf[1];
 8000db6:	783b      	ldrb	r3, [r7, #0]
 8000db8:	b21b      	sxth	r3, r3
 8000dba:	021b      	lsls	r3, r3, #8
 8000dbc:	b21a      	sxth	r2, r3
 8000dbe:	787b      	ldrb	r3, [r7, #1]
 8000dc0:	b21b      	sxth	r3, r3
 8000dc2:	4313      	orrs	r3, r2
 8000dc4:	b21b      	sxth	r3, r3
 8000dc6:	80fb      	strh	r3, [r7, #6]
    adc_value_12bits = (adc_raw_16bits >> 2) & 0x0FFF;
 8000dc8:	88fb      	ldrh	r3, [r7, #6]
 8000dca:	089b      	lsrs	r3, r3, #2
 8000dcc:	b29b      	uxth	r3, r3
 8000dce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000dd2:	80bb      	strh	r3, [r7, #4]

    return adc_value_12bits;
 8000dd4:	88bb      	ldrh	r3, [r7, #4]
}
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	3708      	adds	r7, #8
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	58020000 	.word	0x58020000
 8000de4:	24000288 	.word	0x24000288
 8000de8:	58020400 	.word	0x58020400
 8000dec:	0800e3e0 	.word	0x0800e3e0

08000df0 <get_filtered_reading>:

uint16_t get_filtered_reading(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0
    uint32_t sum = 0;
 8000df6:	2300      	movs	r3, #0
 8000df8:	607b      	str	r3, [r7, #4]
    for(uint8_t i = 0; i < NUM_SAMPLES; i++) {
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	70fb      	strb	r3, [r7, #3]
 8000dfe:	e00c      	b.n	8000e1a <get_filtered_reading+0x2a>
        sum += AD7091R_ReadData();
 8000e00:	f7ff ffa0 	bl	8000d44 <AD7091R_ReadData>
 8000e04:	4603      	mov	r3, r0
 8000e06:	461a      	mov	r2, r3
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	4413      	add	r3, r2
 8000e0c:	607b      	str	r3, [r7, #4]
        HAL_Delay(100);
 8000e0e:	2064      	movs	r0, #100	@ 0x64
 8000e10:	f000 febe 	bl	8001b90 <HAL_Delay>
    for(uint8_t i = 0; i < NUM_SAMPLES; i++) {
 8000e14:	78fb      	ldrb	r3, [r7, #3]
 8000e16:	3301      	adds	r3, #1
 8000e18:	70fb      	strb	r3, [r7, #3]
 8000e1a:	78fb      	ldrb	r3, [r7, #3]
 8000e1c:	2b1d      	cmp	r3, #29
 8000e1e:	d9ef      	bls.n	8000e00 <get_filtered_reading+0x10>
    }
    return (uint16_t)(sum / NUM_SAMPLES);
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	4a04      	ldr	r2, [pc, #16]	@ (8000e34 <get_filtered_reading+0x44>)
 8000e24:	fba2 2303 	umull	r2, r3, r2, r3
 8000e28:	091b      	lsrs	r3, r3, #4
 8000e2a:	b29b      	uxth	r3, r3
}
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	3708      	adds	r7, #8
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	88888889 	.word	0x88888889

08000e38 <raw_to_voltage_mV>:

float raw_to_voltage_mV(uint16_t raw_value)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b083      	sub	sp, #12
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	4603      	mov	r3, r0
 8000e40:	80fb      	strh	r3, [r7, #6]
    return ((float)raw_value / ADC_MAX_VALUE) * VREF_MV;
 8000e42:	88fb      	ldrh	r3, [r7, #6]
 8000e44:	ee07 3a90 	vmov	s15, r3
 8000e48:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000e4c:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8000e6c <raw_to_voltage_mV+0x34>
 8000e50:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e54:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8000e70 <raw_to_voltage_mV+0x38>
 8000e58:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8000e5c:	eeb0 0a67 	vmov.f32	s0, s15
 8000e60:	370c      	adds	r7, #12
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop
 8000e6c:	457ff000 	.word	0x457ff000
 8000e70:	451c4000 	.word	0x451c4000

08000e74 <voltage_to_current_mA>:

float voltage_to_current_mA(float voltage_mv)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b083      	sub	sp, #12
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	ed87 0a01 	vstr	s0, [r7, #4]
    if (voltage_mv < MIN_VOLTAGE_ADC_MV) voltage_mv = MIN_VOLTAGE_ADC_MV;
 8000e7e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000e82:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8000ed4 <voltage_to_current_mA+0x60>
 8000e86:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e8e:	d501      	bpl.n	8000e94 <voltage_to_current_mA+0x20>
 8000e90:	4b11      	ldr	r3, [pc, #68]	@ (8000ed8 <voltage_to_current_mA+0x64>)
 8000e92:	607b      	str	r3, [r7, #4]
    if (voltage_mv > MAX_VOLTAGE_ADC_MV) voltage_mv = MAX_VOLTAGE_ADC_MV;
 8000e94:	edd7 7a01 	vldr	s15, [r7, #4]
 8000e98:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8000edc <voltage_to_current_mA+0x68>
 8000e9c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ea0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ea4:	dd01      	ble.n	8000eaa <voltage_to_current_mA+0x36>
 8000ea6:	4b0e      	ldr	r3, [pc, #56]	@ (8000ee0 <voltage_to_current_mA+0x6c>)
 8000ea8:	607b      	str	r3, [r7, #4]

    return 4.0f + ((voltage_mv - MIN_VOLTAGE_ADC_MV) * (16.0f / (MAX_VOLTAGE_ADC_MV - MIN_VOLTAGE_ADC_MV)));
 8000eaa:	edd7 7a01 	vldr	s15, [r7, #4]
 8000eae:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8000ed4 <voltage_to_current_mA+0x60>
 8000eb2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000eb6:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8000ee4 <voltage_to_current_mA+0x70>
 8000eba:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ebe:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8000ec2:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 8000ec6:	eeb0 0a67 	vmov.f32	s0, s15
 8000eca:	370c      	adds	r7, #12
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed2:	4770      	bx	lr
 8000ed4:	42c80000 	.word	0x42c80000
 8000ed8:	42c80000 	.word	0x42c80000
 8000edc:	45160000 	.word	0x45160000
 8000ee0:	45160000 	.word	0x45160000
 8000ee4:	3be3f389 	.word	0x3be3f389

08000ee8 <serialPrint>:

void serialPrint(const char* message)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b082      	sub	sp, #8
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t*)message, strlen(message), HAL_MAX_DELAY);
 8000ef0:	6878      	ldr	r0, [r7, #4]
 8000ef2:	f7ff fa45 	bl	8000380 <strlen>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	b29a      	uxth	r2, r3
 8000efa:	f04f 33ff 	mov.w	r3, #4294967295
 8000efe:	6879      	ldr	r1, [r7, #4]
 8000f00:	4803      	ldr	r0, [pc, #12]	@ (8000f10 <serialPrint+0x28>)
 8000f02:	f007 fa76 	bl	80083f2 <HAL_UART_Transmit>
}
 8000f06:	bf00      	nop
 8000f08:	3708      	adds	r7, #8
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	24000404 	.word	0x24000404

08000f14 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b08a      	sub	sp, #40	@ 0x28
 8000f18:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000f1a:	f000 f8d7 	bl	80010cc <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f1e:	f000 fda5 	bl	8001a6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f22:	f000 f857 	bl	8000fd4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f26:	f7ff fe49 	bl	8000bbc <MX_GPIO_Init>
  MX_DMA_Init();
 8000f2a:	f7ff fe0f 	bl	8000b4c <MX_DMA_Init>
  MX_USART3_UART_Init();
 8000f2e:	f000 fc39 	bl	80017a4 <MX_USART3_UART_Init>
  MX_SPI1_Init();
 8000f32:	f000 f8fd 	bl	8001130 <MX_SPI1_Init>
  MX_DAC1_Init();
 8000f36:	f7ff fdb5 	bl	8000aa4 <MX_DAC1_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    uint16_t raw_value = get_filtered_reading();
 8000f3a:	f7ff ff59 	bl	8000df0 <get_filtered_reading>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	81fb      	strh	r3, [r7, #14]
    float voltage_mv = raw_to_voltage_mV(raw_value);
 8000f42:	89fb      	ldrh	r3, [r7, #14]
 8000f44:	4618      	mov	r0, r3
 8000f46:	f7ff ff77 	bl	8000e38 <raw_to_voltage_mV>
 8000f4a:	ed87 0a02 	vstr	s0, [r7, #8]
    float current_ma = voltage_to_current_mA(voltage_mv);
 8000f4e:	ed97 0a02 	vldr	s0, [r7, #8]
 8000f52:	f7ff ff8f 	bl	8000e74 <voltage_to_current_mA>
 8000f56:	ed87 0a01 	vstr	s0, [r7, #4]
    float percentage = ((current_ma - MIN_CURRENT_MA) / (MAX_CURRENT_MA - MIN_CURRENT_MA)) * 100.0f;
 8000f5a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f5e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8000f62:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000f66:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8000f6a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f6e:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8000fc4 <main+0xb0>
 8000f72:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f76:	edc7 7a00 	vstr	s15, [r7]

    sprintf(writeValue, "ADC:%4u | V:%.2fmV | I:%.2fmA | %%:%.1f\r\n", raw_value, voltage_mv, current_ma, percentage);
 8000f7a:	89fb      	ldrh	r3, [r7, #14]
 8000f7c:	edd7 7a02 	vldr	s15, [r7, #8]
 8000f80:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000f84:	edd7 6a01 	vldr	s13, [r7, #4]
 8000f88:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8000f8c:	edd7 5a00 	vldr	s11, [r7]
 8000f90:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8000f94:	ed8d 5b04 	vstr	d5, [sp, #16]
 8000f98:	ed8d 6b02 	vstr	d6, [sp, #8]
 8000f9c:	ed8d 7b00 	vstr	d7, [sp]
 8000fa0:	461a      	mov	r2, r3
 8000fa2:	4909      	ldr	r1, [pc, #36]	@ (8000fc8 <main+0xb4>)
 8000fa4:	4809      	ldr	r0, [pc, #36]	@ (8000fcc <main+0xb8>)
 8000fa6:	f009 fe8d 	bl	800acc4 <siprintf>
    serialPrint(writeValue);
 8000faa:	4808      	ldr	r0, [pc, #32]	@ (8000fcc <main+0xb8>)
 8000fac:	f7ff ff9c 	bl	8000ee8 <serialPrint>
    serialPrint("---\r\n");
 8000fb0:	4807      	ldr	r0, [pc, #28]	@ (8000fd0 <main+0xbc>)
 8000fb2:	f7ff ff99 	bl	8000ee8 <serialPrint>

    HAL_Delay(1000);
 8000fb6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000fba:	f000 fde9 	bl	8001b90 <HAL_Delay>
  {
 8000fbe:	bf00      	nop
 8000fc0:	e7bb      	b.n	8000f3a <main+0x26>
 8000fc2:	bf00      	nop
 8000fc4:	42c80000 	.word	0x42c80000
 8000fc8:	0800e3fc 	.word	0x0800e3fc
 8000fcc:	24000208 	.word	0x24000208
 8000fd0:	0800e428 	.word	0x0800e428

08000fd4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b09c      	sub	sp, #112	@ 0x70
 8000fd8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fda:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fde:	224c      	movs	r2, #76	@ 0x4c
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f009 fed3 	bl	800ad8e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fe8:	1d3b      	adds	r3, r7, #4
 8000fea:	2220      	movs	r2, #32
 8000fec:	2100      	movs	r1, #0
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f009 fecd 	bl	800ad8e <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000ff4:	2002      	movs	r0, #2
 8000ff6:	f003 fcf5 	bl	80049e4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	603b      	str	r3, [r7, #0]
 8000ffe:	4b31      	ldr	r3, [pc, #196]	@ (80010c4 <SystemClock_Config+0xf0>)
 8001000:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001002:	4a30      	ldr	r2, [pc, #192]	@ (80010c4 <SystemClock_Config+0xf0>)
 8001004:	f023 0301 	bic.w	r3, r3, #1
 8001008:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800100a:	4b2e      	ldr	r3, [pc, #184]	@ (80010c4 <SystemClock_Config+0xf0>)
 800100c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800100e:	f003 0301 	and.w	r3, r3, #1
 8001012:	603b      	str	r3, [r7, #0]
 8001014:	4b2c      	ldr	r3, [pc, #176]	@ (80010c8 <SystemClock_Config+0xf4>)
 8001016:	699b      	ldr	r3, [r3, #24]
 8001018:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800101c:	4a2a      	ldr	r2, [pc, #168]	@ (80010c8 <SystemClock_Config+0xf4>)
 800101e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001022:	6193      	str	r3, [r2, #24]
 8001024:	4b28      	ldr	r3, [pc, #160]	@ (80010c8 <SystemClock_Config+0xf4>)
 8001026:	699b      	ldr	r3, [r3, #24]
 8001028:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800102c:	603b      	str	r3, [r7, #0]
 800102e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001030:	bf00      	nop
 8001032:	4b25      	ldr	r3, [pc, #148]	@ (80010c8 <SystemClock_Config+0xf4>)
 8001034:	699b      	ldr	r3, [r3, #24]
 8001036:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800103a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800103e:	d1f8      	bne.n	8001032 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001040:	2302      	movs	r3, #2
 8001042:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001044:	2301      	movs	r3, #1
 8001046:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001048:	2340      	movs	r3, #64	@ 0x40
 800104a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800104c:	2302      	movs	r3, #2
 800104e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001050:	2300      	movs	r3, #0
 8001052:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001054:	2304      	movs	r3, #4
 8001056:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001058:	230a      	movs	r3, #10
 800105a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800105c:	2302      	movs	r3, #2
 800105e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001060:	2302      	movs	r3, #2
 8001062:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001064:	2302      	movs	r3, #2
 8001066:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001068:	230c      	movs	r3, #12
 800106a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 800106c:	2302      	movs	r3, #2
 800106e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001070:	2300      	movs	r3, #0
 8001072:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001074:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001078:	4618      	mov	r0, r3
 800107a:	f003 fced 	bl	8004a58 <HAL_RCC_OscConfig>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001084:	f000 f84e 	bl	8001124 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001088:	233f      	movs	r3, #63	@ 0x3f
 800108a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800108c:	2300      	movs	r3, #0
 800108e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001090:	2300      	movs	r3, #0
 8001092:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001094:	2300      	movs	r3, #0
 8001096:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8001098:	2300      	movs	r3, #0
 800109a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800109c:	2340      	movs	r3, #64	@ 0x40
 800109e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80010a0:	2300      	movs	r3, #0
 80010a2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80010a4:	2300      	movs	r3, #0
 80010a6:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80010a8:	1d3b      	adds	r3, r7, #4
 80010aa:	2101      	movs	r1, #1
 80010ac:	4618      	mov	r0, r3
 80010ae:	f004 f92d 	bl	800530c <HAL_RCC_ClockConfig>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <SystemClock_Config+0xe8>
  {
    Error_Handler();
 80010b8:	f000 f834 	bl	8001124 <Error_Handler>
  }
}
 80010bc:	bf00      	nop
 80010be:	3770      	adds	r7, #112	@ 0x70
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	58000400 	.word	0x58000400
 80010c8:	58024800 	.word	0x58024800

080010cc <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b084      	sub	sp, #16
 80010d0:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80010d2:	463b      	mov	r3, r7
 80010d4:	2200      	movs	r2, #0
 80010d6:	601a      	str	r2, [r3, #0]
 80010d8:	605a      	str	r2, [r3, #4]
 80010da:	609a      	str	r2, [r3, #8]
 80010dc:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80010de:	f000 fe97 	bl	8001e10 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80010e2:	2301      	movs	r3, #1
 80010e4:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80010e6:	2300      	movs	r3, #0
 80010e8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80010ea:	2300      	movs	r3, #0
 80010ec:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80010ee:	231f      	movs	r3, #31
 80010f0:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80010f2:	2387      	movs	r3, #135	@ 0x87
 80010f4:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80010f6:	2300      	movs	r3, #0
 80010f8:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80010fa:	2300      	movs	r3, #0
 80010fc:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80010fe:	2301      	movs	r3, #1
 8001100:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001102:	2301      	movs	r3, #1
 8001104:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001106:	2300      	movs	r3, #0
 8001108:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800110a:	2300      	movs	r3, #0
 800110c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800110e:	463b      	mov	r3, r7
 8001110:	4618      	mov	r0, r3
 8001112:	f000 feb5 	bl	8001e80 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001116:	2004      	movs	r0, #4
 8001118:	f000 fe92 	bl	8001e40 <HAL_MPU_Enable>

}
 800111c:	bf00      	nop
 800111e:	3710      	adds	r7, #16
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}

08001124 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001128:	b672      	cpsid	i
}
 800112a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800112c:	bf00      	nop
 800112e:	e7fd      	b.n	800112c <Error_Handler+0x8>

08001130 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001134:	4b28      	ldr	r3, [pc, #160]	@ (80011d8 <MX_SPI1_Init+0xa8>)
 8001136:	4a29      	ldr	r2, [pc, #164]	@ (80011dc <MX_SPI1_Init+0xac>)
 8001138:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800113a:	4b27      	ldr	r3, [pc, #156]	@ (80011d8 <MX_SPI1_Init+0xa8>)
 800113c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001140:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001142:	4b25      	ldr	r3, [pc, #148]	@ (80011d8 <MX_SPI1_Init+0xa8>)
 8001144:	2200      	movs	r2, #0
 8001146:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001148:	4b23      	ldr	r3, [pc, #140]	@ (80011d8 <MX_SPI1_Init+0xa8>)
 800114a:	2207      	movs	r2, #7
 800114c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800114e:	4b22      	ldr	r3, [pc, #136]	@ (80011d8 <MX_SPI1_Init+0xa8>)
 8001150:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001154:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001156:	4b20      	ldr	r3, [pc, #128]	@ (80011d8 <MX_SPI1_Init+0xa8>)
 8001158:	2200      	movs	r2, #0
 800115a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800115c:	4b1e      	ldr	r3, [pc, #120]	@ (80011d8 <MX_SPI1_Init+0xa8>)
 800115e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001162:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001164:	4b1c      	ldr	r3, [pc, #112]	@ (80011d8 <MX_SPI1_Init+0xa8>)
 8001166:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800116a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800116c:	4b1a      	ldr	r3, [pc, #104]	@ (80011d8 <MX_SPI1_Init+0xa8>)
 800116e:	2200      	movs	r2, #0
 8001170:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001172:	4b19      	ldr	r3, [pc, #100]	@ (80011d8 <MX_SPI1_Init+0xa8>)
 8001174:	2200      	movs	r2, #0
 8001176:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001178:	4b17      	ldr	r3, [pc, #92]	@ (80011d8 <MX_SPI1_Init+0xa8>)
 800117a:	2200      	movs	r2, #0
 800117c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 800117e:	4b16      	ldr	r3, [pc, #88]	@ (80011d8 <MX_SPI1_Init+0xa8>)
 8001180:	2200      	movs	r2, #0
 8001182:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001184:	4b14      	ldr	r3, [pc, #80]	@ (80011d8 <MX_SPI1_Init+0xa8>)
 8001186:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800118a:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800118c:	4b12      	ldr	r3, [pc, #72]	@ (80011d8 <MX_SPI1_Init+0xa8>)
 800118e:	2200      	movs	r2, #0
 8001190:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001192:	4b11      	ldr	r3, [pc, #68]	@ (80011d8 <MX_SPI1_Init+0xa8>)
 8001194:	2200      	movs	r2, #0
 8001196:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001198:	4b0f      	ldr	r3, [pc, #60]	@ (80011d8 <MX_SPI1_Init+0xa8>)
 800119a:	2200      	movs	r2, #0
 800119c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800119e:	4b0e      	ldr	r3, [pc, #56]	@ (80011d8 <MX_SPI1_Init+0xa8>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80011a4:	4b0c      	ldr	r3, [pc, #48]	@ (80011d8 <MX_SPI1_Init+0xa8>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80011aa:	4b0b      	ldr	r3, [pc, #44]	@ (80011d8 <MX_SPI1_Init+0xa8>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80011b0:	4b09      	ldr	r3, [pc, #36]	@ (80011d8 <MX_SPI1_Init+0xa8>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80011b6:	4b08      	ldr	r3, [pc, #32]	@ (80011d8 <MX_SPI1_Init+0xa8>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80011bc:	4b06      	ldr	r3, [pc, #24]	@ (80011d8 <MX_SPI1_Init+0xa8>)
 80011be:	2200      	movs	r2, #0
 80011c0:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80011c2:	4805      	ldr	r0, [pc, #20]	@ (80011d8 <MX_SPI1_Init+0xa8>)
 80011c4:	f006 fa5a 	bl	800767c <HAL_SPI_Init>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <MX_SPI1_Init+0xa2>
  {
    Error_Handler();
 80011ce:	f7ff ffa9 	bl	8001124 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80011d2:	bf00      	nop
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	24000288 	.word	0x24000288
 80011dc:	40013000 	.word	0x40013000

080011e0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b0bc      	sub	sp, #240	@ 0xf0
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80011ec:	2200      	movs	r2, #0
 80011ee:	601a      	str	r2, [r3, #0]
 80011f0:	605a      	str	r2, [r3, #4]
 80011f2:	609a      	str	r2, [r3, #8]
 80011f4:	60da      	str	r2, [r3, #12]
 80011f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80011f8:	f107 0318 	add.w	r3, r7, #24
 80011fc:	22c0      	movs	r2, #192	@ 0xc0
 80011fe:	2100      	movs	r1, #0
 8001200:	4618      	mov	r0, r3
 8001202:	f009 fdc4 	bl	800ad8e <memset>
  if(spiHandle->Instance==SPI1)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4a6a      	ldr	r2, [pc, #424]	@ (80013b4 <HAL_SPI_MspInit+0x1d4>)
 800120c:	4293      	cmp	r3, r2
 800120e:	f040 80cc 	bne.w	80013aa <HAL_SPI_MspInit+0x1ca>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001212:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001216:	f04f 0300 	mov.w	r3, #0
 800121a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 800121e:	2300      	movs	r3, #0
 8001220:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001222:	f107 0318 	add.w	r3, r7, #24
 8001226:	4618      	mov	r0, r3
 8001228:	f004 fbfc 	bl	8005a24 <HAL_RCCEx_PeriphCLKConfig>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 8001232:	f7ff ff77 	bl	8001124 <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001236:	4b60      	ldr	r3, [pc, #384]	@ (80013b8 <HAL_SPI_MspInit+0x1d8>)
 8001238:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800123c:	4a5e      	ldr	r2, [pc, #376]	@ (80013b8 <HAL_SPI_MspInit+0x1d8>)
 800123e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001242:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001246:	4b5c      	ldr	r3, [pc, #368]	@ (80013b8 <HAL_SPI_MspInit+0x1d8>)
 8001248:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800124c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001250:	617b      	str	r3, [r7, #20]
 8001252:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001254:	4b58      	ldr	r3, [pc, #352]	@ (80013b8 <HAL_SPI_MspInit+0x1d8>)
 8001256:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800125a:	4a57      	ldr	r2, [pc, #348]	@ (80013b8 <HAL_SPI_MspInit+0x1d8>)
 800125c:	f043 0301 	orr.w	r3, r3, #1
 8001260:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001264:	4b54      	ldr	r3, [pc, #336]	@ (80013b8 <HAL_SPI_MspInit+0x1d8>)
 8001266:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800126a:	f003 0301 	and.w	r3, r3, #1
 800126e:	613b      	str	r3, [r7, #16]
 8001270:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001272:	4b51      	ldr	r3, [pc, #324]	@ (80013b8 <HAL_SPI_MspInit+0x1d8>)
 8001274:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001278:	4a4f      	ldr	r2, [pc, #316]	@ (80013b8 <HAL_SPI_MspInit+0x1d8>)
 800127a:	f043 0302 	orr.w	r3, r3, #2
 800127e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001282:	4b4d      	ldr	r3, [pc, #308]	@ (80013b8 <HAL_SPI_MspInit+0x1d8>)
 8001284:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001288:	f003 0302 	and.w	r3, r3, #2
 800128c:	60fb      	str	r3, [r7, #12]
 800128e:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001290:	2360      	movs	r3, #96	@ 0x60
 8001292:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001296:	2302      	movs	r3, #2
 8001298:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129c:	2300      	movs	r3, #0
 800129e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a2:	2300      	movs	r3, #0
 80012a4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80012a8:	2305      	movs	r3, #5
 80012aa:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ae:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80012b2:	4619      	mov	r1, r3
 80012b4:	4841      	ldr	r0, [pc, #260]	@ (80013bc <HAL_SPI_MspInit+0x1dc>)
 80012b6:	f003 f9b1 	bl	800461c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80012ba:	2320      	movs	r3, #32
 80012bc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c0:	2302      	movs	r3, #2
 80012c2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c6:	2300      	movs	r3, #0
 80012c8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012cc:	2300      	movs	r3, #0
 80012ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80012d2:	2305      	movs	r3, #5
 80012d4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012d8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80012dc:	4619      	mov	r1, r3
 80012de:	4838      	ldr	r0, [pc, #224]	@ (80013c0 <HAL_SPI_MspInit+0x1e0>)
 80012e0:	f003 f99c 	bl	800461c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream2;
 80012e4:	4b37      	ldr	r3, [pc, #220]	@ (80013c4 <HAL_SPI_MspInit+0x1e4>)
 80012e6:	4a38      	ldr	r2, [pc, #224]	@ (80013c8 <HAL_SPI_MspInit+0x1e8>)
 80012e8:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 80012ea:	4b36      	ldr	r3, [pc, #216]	@ (80013c4 <HAL_SPI_MspInit+0x1e4>)
 80012ec:	2225      	movs	r2, #37	@ 0x25
 80012ee:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012f0:	4b34      	ldr	r3, [pc, #208]	@ (80013c4 <HAL_SPI_MspInit+0x1e4>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012f6:	4b33      	ldr	r3, [pc, #204]	@ (80013c4 <HAL_SPI_MspInit+0x1e4>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80012fc:	4b31      	ldr	r3, [pc, #196]	@ (80013c4 <HAL_SPI_MspInit+0x1e4>)
 80012fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001302:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001304:	4b2f      	ldr	r3, [pc, #188]	@ (80013c4 <HAL_SPI_MspInit+0x1e4>)
 8001306:	2200      	movs	r2, #0
 8001308:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800130a:	4b2e      	ldr	r3, [pc, #184]	@ (80013c4 <HAL_SPI_MspInit+0x1e4>)
 800130c:	2200      	movs	r2, #0
 800130e:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001310:	4b2c      	ldr	r3, [pc, #176]	@ (80013c4 <HAL_SPI_MspInit+0x1e4>)
 8001312:	2200      	movs	r2, #0
 8001314:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001316:	4b2b      	ldr	r3, [pc, #172]	@ (80013c4 <HAL_SPI_MspInit+0x1e4>)
 8001318:	2200      	movs	r2, #0
 800131a:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800131c:	4b29      	ldr	r3, [pc, #164]	@ (80013c4 <HAL_SPI_MspInit+0x1e4>)
 800131e:	2200      	movs	r2, #0
 8001320:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001322:	4828      	ldr	r0, [pc, #160]	@ (80013c4 <HAL_SPI_MspInit+0x1e4>)
 8001324:	f000 ff54 	bl	80021d0 <HAL_DMA_Init>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <HAL_SPI_MspInit+0x152>
    {
      Error_Handler();
 800132e:	f7ff fef9 	bl	8001124 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	4a23      	ldr	r2, [pc, #140]	@ (80013c4 <HAL_SPI_MspInit+0x1e4>)
 8001336:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001338:	4a22      	ldr	r2, [pc, #136]	@ (80013c4 <HAL_SPI_MspInit+0x1e4>)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Stream3;
 800133e:	4b23      	ldr	r3, [pc, #140]	@ (80013cc <HAL_SPI_MspInit+0x1ec>)
 8001340:	4a23      	ldr	r2, [pc, #140]	@ (80013d0 <HAL_SPI_MspInit+0x1f0>)
 8001342:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8001344:	4b21      	ldr	r3, [pc, #132]	@ (80013cc <HAL_SPI_MspInit+0x1ec>)
 8001346:	2226      	movs	r2, #38	@ 0x26
 8001348:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800134a:	4b20      	ldr	r3, [pc, #128]	@ (80013cc <HAL_SPI_MspInit+0x1ec>)
 800134c:	2240      	movs	r2, #64	@ 0x40
 800134e:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001350:	4b1e      	ldr	r3, [pc, #120]	@ (80013cc <HAL_SPI_MspInit+0x1ec>)
 8001352:	2200      	movs	r2, #0
 8001354:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001356:	4b1d      	ldr	r3, [pc, #116]	@ (80013cc <HAL_SPI_MspInit+0x1ec>)
 8001358:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800135c:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800135e:	4b1b      	ldr	r3, [pc, #108]	@ (80013cc <HAL_SPI_MspInit+0x1ec>)
 8001360:	2200      	movs	r2, #0
 8001362:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001364:	4b19      	ldr	r3, [pc, #100]	@ (80013cc <HAL_SPI_MspInit+0x1ec>)
 8001366:	2200      	movs	r2, #0
 8001368:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 800136a:	4b18      	ldr	r3, [pc, #96]	@ (80013cc <HAL_SPI_MspInit+0x1ec>)
 800136c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001370:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001372:	4b16      	ldr	r3, [pc, #88]	@ (80013cc <HAL_SPI_MspInit+0x1ec>)
 8001374:	2200      	movs	r2, #0
 8001376:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001378:	4b14      	ldr	r3, [pc, #80]	@ (80013cc <HAL_SPI_MspInit+0x1ec>)
 800137a:	2200      	movs	r2, #0
 800137c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800137e:	4813      	ldr	r0, [pc, #76]	@ (80013cc <HAL_SPI_MspInit+0x1ec>)
 8001380:	f000 ff26 	bl	80021d0 <HAL_DMA_Init>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <HAL_SPI_MspInit+0x1ae>
    {
      Error_Handler();
 800138a:	f7ff fecb 	bl	8001124 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	4a0e      	ldr	r2, [pc, #56]	@ (80013cc <HAL_SPI_MspInit+0x1ec>)
 8001392:	679a      	str	r2, [r3, #120]	@ 0x78
 8001394:	4a0d      	ldr	r2, [pc, #52]	@ (80013cc <HAL_SPI_MspInit+0x1ec>)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800139a:	2200      	movs	r2, #0
 800139c:	2100      	movs	r1, #0
 800139e:	2023      	movs	r0, #35	@ 0x23
 80013a0:	f000 fd01 	bl	8001da6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80013a4:	2023      	movs	r0, #35	@ 0x23
 80013a6:	f000 fd18 	bl	8001dda <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80013aa:	bf00      	nop
 80013ac:	37f0      	adds	r7, #240	@ 0xf0
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	40013000 	.word	0x40013000
 80013b8:	58024400 	.word	0x58024400
 80013bc:	58020000 	.word	0x58020000
 80013c0:	58020400 	.word	0x58020400
 80013c4:	24000310 	.word	0x24000310
 80013c8:	40020040 	.word	0x40020040
 80013cc:	24000388 	.word	0x24000388
 80013d0:	40020058 	.word	0x40020058

080013d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b083      	sub	sp, #12
 80013d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013da:	4b0a      	ldr	r3, [pc, #40]	@ (8001404 <HAL_MspInit+0x30>)
 80013dc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80013e0:	4a08      	ldr	r2, [pc, #32]	@ (8001404 <HAL_MspInit+0x30>)
 80013e2:	f043 0302 	orr.w	r3, r3, #2
 80013e6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80013ea:	4b06      	ldr	r3, [pc, #24]	@ (8001404 <HAL_MspInit+0x30>)
 80013ec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80013f0:	f003 0302 	and.w	r3, r3, #2
 80013f4:	607b      	str	r3, [r7, #4]
 80013f6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013f8:	bf00      	nop
 80013fa:	370c      	adds	r7, #12
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr
 8001404:	58024400 	.word	0x58024400

08001408 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800140c:	bf00      	nop
 800140e:	e7fd      	b.n	800140c <NMI_Handler+0x4>

08001410 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001414:	bf00      	nop
 8001416:	e7fd      	b.n	8001414 <HardFault_Handler+0x4>

08001418 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800141c:	bf00      	nop
 800141e:	e7fd      	b.n	800141c <MemManage_Handler+0x4>

08001420 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001424:	bf00      	nop
 8001426:	e7fd      	b.n	8001424 <BusFault_Handler+0x4>

08001428 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800142c:	bf00      	nop
 800142e:	e7fd      	b.n	800142c <UsageFault_Handler+0x4>

08001430 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001434:	bf00      	nop
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr

0800143e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800143e:	b480      	push	{r7}
 8001440:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001442:	bf00      	nop
 8001444:	46bd      	mov	sp, r7
 8001446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144a:	4770      	bx	lr

0800144c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001450:	bf00      	nop
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr

0800145a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800145a:	b580      	push	{r7, lr}
 800145c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800145e:	f000 fb77 	bl	8001b50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001462:	bf00      	nop
 8001464:	bd80      	pop	{r7, pc}
	...

08001468 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800146c:	4802      	ldr	r0, [pc, #8]	@ (8001478 <DMA1_Stream0_IRQHandler+0x10>)
 800146e:	f001 ff6f 	bl	8003350 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001472:	bf00      	nop
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	24000498 	.word	0x24000498

0800147c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001480:	4802      	ldr	r0, [pc, #8]	@ (800148c <DMA1_Stream1_IRQHandler+0x10>)
 8001482:	f001 ff65 	bl	8003350 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001486:	bf00      	nop
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	24000510 	.word	0x24000510

08001490 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001494:	4802      	ldr	r0, [pc, #8]	@ (80014a0 <DMA1_Stream2_IRQHandler+0x10>)
 8001496:	f001 ff5b 	bl	8003350 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800149a:	bf00      	nop
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	24000310 	.word	0x24000310

080014a4 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80014a8:	4802      	ldr	r0, [pc, #8]	@ (80014b4 <DMA1_Stream3_IRQHandler+0x10>)
 80014aa:	f001 ff51 	bl	8003350 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80014ae:	bf00      	nop
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	24000388 	.word	0x24000388

080014b8 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80014bc:	4802      	ldr	r0, [pc, #8]	@ (80014c8 <SPI1_IRQHandler+0x10>)
 80014be:	f006 fc73 	bl	8007da8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80014c2:	bf00      	nop
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	24000288 	.word	0x24000288

080014cc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80014d0:	4802      	ldr	r0, [pc, #8]	@ (80014dc <USART3_IRQHandler+0x10>)
 80014d2:	f007 f81d 	bl	8008510 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80014d6:	bf00      	nop
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	24000404 	.word	0x24000404

080014e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  return 1;
 80014e4:	2301      	movs	r3, #1
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr

080014f0 <_kill>:

int _kill(int pid, int sig)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
 80014f8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80014fa:	f009 fc9b 	bl	800ae34 <__errno>
 80014fe:	4603      	mov	r3, r0
 8001500:	2216      	movs	r2, #22
 8001502:	601a      	str	r2, [r3, #0]
  return -1;
 8001504:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001508:	4618      	mov	r0, r3
 800150a:	3708      	adds	r7, #8
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}

08001510 <_exit>:

void _exit (int status)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001518:	f04f 31ff 	mov.w	r1, #4294967295
 800151c:	6878      	ldr	r0, [r7, #4]
 800151e:	f7ff ffe7 	bl	80014f0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001522:	bf00      	nop
 8001524:	e7fd      	b.n	8001522 <_exit+0x12>

08001526 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001526:	b580      	push	{r7, lr}
 8001528:	b086      	sub	sp, #24
 800152a:	af00      	add	r7, sp, #0
 800152c:	60f8      	str	r0, [r7, #12]
 800152e:	60b9      	str	r1, [r7, #8]
 8001530:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001532:	2300      	movs	r3, #0
 8001534:	617b      	str	r3, [r7, #20]
 8001536:	e00a      	b.n	800154e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001538:	f3af 8000 	nop.w
 800153c:	4601      	mov	r1, r0
 800153e:	68bb      	ldr	r3, [r7, #8]
 8001540:	1c5a      	adds	r2, r3, #1
 8001542:	60ba      	str	r2, [r7, #8]
 8001544:	b2ca      	uxtb	r2, r1
 8001546:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001548:	697b      	ldr	r3, [r7, #20]
 800154a:	3301      	adds	r3, #1
 800154c:	617b      	str	r3, [r7, #20]
 800154e:	697a      	ldr	r2, [r7, #20]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	429a      	cmp	r2, r3
 8001554:	dbf0      	blt.n	8001538 <_read+0x12>
  }

  return len;
 8001556:	687b      	ldr	r3, [r7, #4]
}
 8001558:	4618      	mov	r0, r3
 800155a:	3718      	adds	r7, #24
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}

08001560 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001560:	b480      	push	{r7}
 8001562:	b083      	sub	sp, #12
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001568:	f04f 33ff 	mov.w	r3, #4294967295
}
 800156c:	4618      	mov	r0, r3
 800156e:	370c      	adds	r7, #12
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr

08001578 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001578:	b480      	push	{r7}
 800157a:	b083      	sub	sp, #12
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
 8001580:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001588:	605a      	str	r2, [r3, #4]
  return 0;
 800158a:	2300      	movs	r3, #0
}
 800158c:	4618      	mov	r0, r3
 800158e:	370c      	adds	r7, #12
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr

08001598 <_isatty>:

int _isatty(int file)
{
 8001598:	b480      	push	{r7}
 800159a:	b083      	sub	sp, #12
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015a0:	2301      	movs	r3, #1
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	370c      	adds	r7, #12
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr

080015ae <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015ae:	b480      	push	{r7}
 80015b0:	b085      	sub	sp, #20
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	60f8      	str	r0, [r7, #12]
 80015b6:	60b9      	str	r1, [r7, #8]
 80015b8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015ba:	2300      	movs	r3, #0
}
 80015bc:	4618      	mov	r0, r3
 80015be:	3714      	adds	r7, #20
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr

080015c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b086      	sub	sp, #24
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015d0:	4a14      	ldr	r2, [pc, #80]	@ (8001624 <_sbrk+0x5c>)
 80015d2:	4b15      	ldr	r3, [pc, #84]	@ (8001628 <_sbrk+0x60>)
 80015d4:	1ad3      	subs	r3, r2, r3
 80015d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015dc:	4b13      	ldr	r3, [pc, #76]	@ (800162c <_sbrk+0x64>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d102      	bne.n	80015ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015e4:	4b11      	ldr	r3, [pc, #68]	@ (800162c <_sbrk+0x64>)
 80015e6:	4a12      	ldr	r2, [pc, #72]	@ (8001630 <_sbrk+0x68>)
 80015e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015ea:	4b10      	ldr	r3, [pc, #64]	@ (800162c <_sbrk+0x64>)
 80015ec:	681a      	ldr	r2, [r3, #0]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	4413      	add	r3, r2
 80015f2:	693a      	ldr	r2, [r7, #16]
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d207      	bcs.n	8001608 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015f8:	f009 fc1c 	bl	800ae34 <__errno>
 80015fc:	4603      	mov	r3, r0
 80015fe:	220c      	movs	r2, #12
 8001600:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001602:	f04f 33ff 	mov.w	r3, #4294967295
 8001606:	e009      	b.n	800161c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001608:	4b08      	ldr	r3, [pc, #32]	@ (800162c <_sbrk+0x64>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800160e:	4b07      	ldr	r3, [pc, #28]	@ (800162c <_sbrk+0x64>)
 8001610:	681a      	ldr	r2, [r3, #0]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	4413      	add	r3, r2
 8001616:	4a05      	ldr	r2, [pc, #20]	@ (800162c <_sbrk+0x64>)
 8001618:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800161a:	68fb      	ldr	r3, [r7, #12]
}
 800161c:	4618      	mov	r0, r3
 800161e:	3718      	adds	r7, #24
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	24080000 	.word	0x24080000
 8001628:	00000400 	.word	0x00000400
 800162c:	24000400 	.word	0x24000400
 8001630:	240006d8 	.word	0x240006d8

08001634 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001638:	4b43      	ldr	r3, [pc, #268]	@ (8001748 <SystemInit+0x114>)
 800163a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800163e:	4a42      	ldr	r2, [pc, #264]	@ (8001748 <SystemInit+0x114>)
 8001640:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001644:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001648:	4b40      	ldr	r3, [pc, #256]	@ (800174c <SystemInit+0x118>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f003 030f 	and.w	r3, r3, #15
 8001650:	2b06      	cmp	r3, #6
 8001652:	d807      	bhi.n	8001664 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001654:	4b3d      	ldr	r3, [pc, #244]	@ (800174c <SystemInit+0x118>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f023 030f 	bic.w	r3, r3, #15
 800165c:	4a3b      	ldr	r2, [pc, #236]	@ (800174c <SystemInit+0x118>)
 800165e:	f043 0307 	orr.w	r3, r3, #7
 8001662:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001664:	4b3a      	ldr	r3, [pc, #232]	@ (8001750 <SystemInit+0x11c>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a39      	ldr	r2, [pc, #228]	@ (8001750 <SystemInit+0x11c>)
 800166a:	f043 0301 	orr.w	r3, r3, #1
 800166e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001670:	4b37      	ldr	r3, [pc, #220]	@ (8001750 <SystemInit+0x11c>)
 8001672:	2200      	movs	r2, #0
 8001674:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001676:	4b36      	ldr	r3, [pc, #216]	@ (8001750 <SystemInit+0x11c>)
 8001678:	681a      	ldr	r2, [r3, #0]
 800167a:	4935      	ldr	r1, [pc, #212]	@ (8001750 <SystemInit+0x11c>)
 800167c:	4b35      	ldr	r3, [pc, #212]	@ (8001754 <SystemInit+0x120>)
 800167e:	4013      	ands	r3, r2
 8001680:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001682:	4b32      	ldr	r3, [pc, #200]	@ (800174c <SystemInit+0x118>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f003 0308 	and.w	r3, r3, #8
 800168a:	2b00      	cmp	r3, #0
 800168c:	d007      	beq.n	800169e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800168e:	4b2f      	ldr	r3, [pc, #188]	@ (800174c <SystemInit+0x118>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f023 030f 	bic.w	r3, r3, #15
 8001696:	4a2d      	ldr	r2, [pc, #180]	@ (800174c <SystemInit+0x118>)
 8001698:	f043 0307 	orr.w	r3, r3, #7
 800169c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800169e:	4b2c      	ldr	r3, [pc, #176]	@ (8001750 <SystemInit+0x11c>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80016a4:	4b2a      	ldr	r3, [pc, #168]	@ (8001750 <SystemInit+0x11c>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80016aa:	4b29      	ldr	r3, [pc, #164]	@ (8001750 <SystemInit+0x11c>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80016b0:	4b27      	ldr	r3, [pc, #156]	@ (8001750 <SystemInit+0x11c>)
 80016b2:	4a29      	ldr	r2, [pc, #164]	@ (8001758 <SystemInit+0x124>)
 80016b4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80016b6:	4b26      	ldr	r3, [pc, #152]	@ (8001750 <SystemInit+0x11c>)
 80016b8:	4a28      	ldr	r2, [pc, #160]	@ (800175c <SystemInit+0x128>)
 80016ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80016bc:	4b24      	ldr	r3, [pc, #144]	@ (8001750 <SystemInit+0x11c>)
 80016be:	4a28      	ldr	r2, [pc, #160]	@ (8001760 <SystemInit+0x12c>)
 80016c0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80016c2:	4b23      	ldr	r3, [pc, #140]	@ (8001750 <SystemInit+0x11c>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80016c8:	4b21      	ldr	r3, [pc, #132]	@ (8001750 <SystemInit+0x11c>)
 80016ca:	4a25      	ldr	r2, [pc, #148]	@ (8001760 <SystemInit+0x12c>)
 80016cc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80016ce:	4b20      	ldr	r3, [pc, #128]	@ (8001750 <SystemInit+0x11c>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80016d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001750 <SystemInit+0x11c>)
 80016d6:	4a22      	ldr	r2, [pc, #136]	@ (8001760 <SystemInit+0x12c>)
 80016d8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80016da:	4b1d      	ldr	r3, [pc, #116]	@ (8001750 <SystemInit+0x11c>)
 80016dc:	2200      	movs	r2, #0
 80016de:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80016e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001750 <SystemInit+0x11c>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a1a      	ldr	r2, [pc, #104]	@ (8001750 <SystemInit+0x11c>)
 80016e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80016ea:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80016ec:	4b18      	ldr	r3, [pc, #96]	@ (8001750 <SystemInit+0x11c>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80016f2:	4b1c      	ldr	r3, [pc, #112]	@ (8001764 <SystemInit+0x130>)
 80016f4:	681a      	ldr	r2, [r3, #0]
 80016f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001768 <SystemInit+0x134>)
 80016f8:	4013      	ands	r3, r2
 80016fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80016fe:	d202      	bcs.n	8001706 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001700:	4b1a      	ldr	r3, [pc, #104]	@ (800176c <SystemInit+0x138>)
 8001702:	2201      	movs	r2, #1
 8001704:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001706:	4b12      	ldr	r3, [pc, #72]	@ (8001750 <SystemInit+0x11c>)
 8001708:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800170c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001710:	2b00      	cmp	r3, #0
 8001712:	d113      	bne.n	800173c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001714:	4b0e      	ldr	r3, [pc, #56]	@ (8001750 <SystemInit+0x11c>)
 8001716:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800171a:	4a0d      	ldr	r2, [pc, #52]	@ (8001750 <SystemInit+0x11c>)
 800171c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001720:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001724:	4b12      	ldr	r3, [pc, #72]	@ (8001770 <SystemInit+0x13c>)
 8001726:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800172a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800172c:	4b08      	ldr	r3, [pc, #32]	@ (8001750 <SystemInit+0x11c>)
 800172e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001732:	4a07      	ldr	r2, [pc, #28]	@ (8001750 <SystemInit+0x11c>)
 8001734:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001738:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800173c:	bf00      	nop
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr
 8001746:	bf00      	nop
 8001748:	e000ed00 	.word	0xe000ed00
 800174c:	52002000 	.word	0x52002000
 8001750:	58024400 	.word	0x58024400
 8001754:	eaf6ed7f 	.word	0xeaf6ed7f
 8001758:	02020200 	.word	0x02020200
 800175c:	01ff0000 	.word	0x01ff0000
 8001760:	01010280 	.word	0x01010280
 8001764:	5c001000 	.word	0x5c001000
 8001768:	ffff0000 	.word	0xffff0000
 800176c:	51008108 	.word	0x51008108
 8001770:	52004000 	.word	0x52004000

08001774 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001778:	4b09      	ldr	r3, [pc, #36]	@ (80017a0 <ExitRun0Mode+0x2c>)
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	4a08      	ldr	r2, [pc, #32]	@ (80017a0 <ExitRun0Mode+0x2c>)
 800177e:	f043 0302 	orr.w	r3, r3, #2
 8001782:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001784:	bf00      	nop
 8001786:	4b06      	ldr	r3, [pc, #24]	@ (80017a0 <ExitRun0Mode+0x2c>)
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800178e:	2b00      	cmp	r3, #0
 8001790:	d0f9      	beq.n	8001786 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001792:	bf00      	nop
 8001794:	bf00      	nop
 8001796:	46bd      	mov	sp, r7
 8001798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179c:	4770      	bx	lr
 800179e:	bf00      	nop
 80017a0:	58024800 	.word	0x58024800

080017a4 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80017a8:	4b22      	ldr	r3, [pc, #136]	@ (8001834 <MX_USART3_UART_Init+0x90>)
 80017aa:	4a23      	ldr	r2, [pc, #140]	@ (8001838 <MX_USART3_UART_Init+0x94>)
 80017ac:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80017ae:	4b21      	ldr	r3, [pc, #132]	@ (8001834 <MX_USART3_UART_Init+0x90>)
 80017b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017b4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80017b6:	4b1f      	ldr	r3, [pc, #124]	@ (8001834 <MX_USART3_UART_Init+0x90>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80017bc:	4b1d      	ldr	r3, [pc, #116]	@ (8001834 <MX_USART3_UART_Init+0x90>)
 80017be:	2200      	movs	r2, #0
 80017c0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80017c2:	4b1c      	ldr	r3, [pc, #112]	@ (8001834 <MX_USART3_UART_Init+0x90>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80017c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001834 <MX_USART3_UART_Init+0x90>)
 80017ca:	220c      	movs	r2, #12
 80017cc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017ce:	4b19      	ldr	r3, [pc, #100]	@ (8001834 <MX_USART3_UART_Init+0x90>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80017d4:	4b17      	ldr	r3, [pc, #92]	@ (8001834 <MX_USART3_UART_Init+0x90>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017da:	4b16      	ldr	r3, [pc, #88]	@ (8001834 <MX_USART3_UART_Init+0x90>)
 80017dc:	2200      	movs	r2, #0
 80017de:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80017e0:	4b14      	ldr	r3, [pc, #80]	@ (8001834 <MX_USART3_UART_Init+0x90>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017e6:	4b13      	ldr	r3, [pc, #76]	@ (8001834 <MX_USART3_UART_Init+0x90>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80017ec:	4811      	ldr	r0, [pc, #68]	@ (8001834 <MX_USART3_UART_Init+0x90>)
 80017ee:	f006 fdb0 	bl	8008352 <HAL_UART_Init>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d001      	beq.n	80017fc <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80017f8:	f7ff fc94 	bl	8001124 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017fc:	2100      	movs	r1, #0
 80017fe:	480d      	ldr	r0, [pc, #52]	@ (8001834 <MX_USART3_UART_Init+0x90>)
 8001800:	f008 fa98 	bl	8009d34 <HAL_UARTEx_SetTxFifoThreshold>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d001      	beq.n	800180e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800180a:	f7ff fc8b 	bl	8001124 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800180e:	2100      	movs	r1, #0
 8001810:	4808      	ldr	r0, [pc, #32]	@ (8001834 <MX_USART3_UART_Init+0x90>)
 8001812:	f008 facd 	bl	8009db0 <HAL_UARTEx_SetRxFifoThreshold>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d001      	beq.n	8001820 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800181c:	f7ff fc82 	bl	8001124 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001820:	4804      	ldr	r0, [pc, #16]	@ (8001834 <MX_USART3_UART_Init+0x90>)
 8001822:	f008 fa4e 	bl	8009cc2 <HAL_UARTEx_DisableFifoMode>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800182c:	f7ff fc7a 	bl	8001124 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001830:	bf00      	nop
 8001832:	bd80      	pop	{r7, pc}
 8001834:	24000404 	.word	0x24000404
 8001838:	40004800 	.word	0x40004800

0800183c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b0ba      	sub	sp, #232	@ 0xe8
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001844:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001848:	2200      	movs	r2, #0
 800184a:	601a      	str	r2, [r3, #0]
 800184c:	605a      	str	r2, [r3, #4]
 800184e:	609a      	str	r2, [r3, #8]
 8001850:	60da      	str	r2, [r3, #12]
 8001852:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001854:	f107 0310 	add.w	r3, r7, #16
 8001858:	22c0      	movs	r2, #192	@ 0xc0
 800185a:	2100      	movs	r1, #0
 800185c:	4618      	mov	r0, r3
 800185e:	f009 fa96 	bl	800ad8e <memset>
  if(uartHandle->Instance==USART3)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	4a59      	ldr	r2, [pc, #356]	@ (80019cc <HAL_UART_MspInit+0x190>)
 8001868:	4293      	cmp	r3, r2
 800186a:	f040 80aa 	bne.w	80019c2 <HAL_UART_MspInit+0x186>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800186e:	f04f 0202 	mov.w	r2, #2
 8001872:	f04f 0300 	mov.w	r3, #0
 8001876:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800187a:	2300      	movs	r3, #0
 800187c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001880:	f107 0310 	add.w	r3, r7, #16
 8001884:	4618      	mov	r0, r3
 8001886:	f004 f8cd 	bl	8005a24 <HAL_RCCEx_PeriphCLKConfig>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <HAL_UART_MspInit+0x58>
    {
      Error_Handler();
 8001890:	f7ff fc48 	bl	8001124 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001894:	4b4e      	ldr	r3, [pc, #312]	@ (80019d0 <HAL_UART_MspInit+0x194>)
 8001896:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800189a:	4a4d      	ldr	r2, [pc, #308]	@ (80019d0 <HAL_UART_MspInit+0x194>)
 800189c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018a0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80018a4:	4b4a      	ldr	r3, [pc, #296]	@ (80019d0 <HAL_UART_MspInit+0x194>)
 80018a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80018aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80018ae:	60fb      	str	r3, [r7, #12]
 80018b0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80018b2:	4b47      	ldr	r3, [pc, #284]	@ (80019d0 <HAL_UART_MspInit+0x194>)
 80018b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018b8:	4a45      	ldr	r2, [pc, #276]	@ (80019d0 <HAL_UART_MspInit+0x194>)
 80018ba:	f043 0308 	orr.w	r3, r3, #8
 80018be:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018c2:	4b43      	ldr	r3, [pc, #268]	@ (80019d0 <HAL_UART_MspInit+0x194>)
 80018c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018c8:	f003 0308 	and.w	r3, r3, #8
 80018cc:	60bb      	str	r3, [r7, #8]
 80018ce:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80018d0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80018d4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018d8:	2302      	movs	r3, #2
 80018da:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018de:	2300      	movs	r3, #0
 80018e0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e4:	2300      	movs	r3, #0
 80018e6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80018ea:	2307      	movs	r3, #7
 80018ec:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018f0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80018f4:	4619      	mov	r1, r3
 80018f6:	4837      	ldr	r0, [pc, #220]	@ (80019d4 <HAL_UART_MspInit+0x198>)
 80018f8:	f002 fe90 	bl	800461c <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream0;
 80018fc:	4b36      	ldr	r3, [pc, #216]	@ (80019d8 <HAL_UART_MspInit+0x19c>)
 80018fe:	4a37      	ldr	r2, [pc, #220]	@ (80019dc <HAL_UART_MspInit+0x1a0>)
 8001900:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8001902:	4b35      	ldr	r3, [pc, #212]	@ (80019d8 <HAL_UART_MspInit+0x19c>)
 8001904:	222d      	movs	r2, #45	@ 0x2d
 8001906:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001908:	4b33      	ldr	r3, [pc, #204]	@ (80019d8 <HAL_UART_MspInit+0x19c>)
 800190a:	2200      	movs	r2, #0
 800190c:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800190e:	4b32      	ldr	r3, [pc, #200]	@ (80019d8 <HAL_UART_MspInit+0x19c>)
 8001910:	2200      	movs	r2, #0
 8001912:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001914:	4b30      	ldr	r3, [pc, #192]	@ (80019d8 <HAL_UART_MspInit+0x19c>)
 8001916:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800191a:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800191c:	4b2e      	ldr	r3, [pc, #184]	@ (80019d8 <HAL_UART_MspInit+0x19c>)
 800191e:	2200      	movs	r2, #0
 8001920:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001922:	4b2d      	ldr	r3, [pc, #180]	@ (80019d8 <HAL_UART_MspInit+0x19c>)
 8001924:	2200      	movs	r2, #0
 8001926:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8001928:	4b2b      	ldr	r3, [pc, #172]	@ (80019d8 <HAL_UART_MspInit+0x19c>)
 800192a:	2200      	movs	r2, #0
 800192c:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800192e:	4b2a      	ldr	r3, [pc, #168]	@ (80019d8 <HAL_UART_MspInit+0x19c>)
 8001930:	2200      	movs	r2, #0
 8001932:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001934:	4b28      	ldr	r3, [pc, #160]	@ (80019d8 <HAL_UART_MspInit+0x19c>)
 8001936:	2200      	movs	r2, #0
 8001938:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800193a:	4827      	ldr	r0, [pc, #156]	@ (80019d8 <HAL_UART_MspInit+0x19c>)
 800193c:	f000 fc48 	bl	80021d0 <HAL_DMA_Init>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <HAL_UART_MspInit+0x10e>
    {
      Error_Handler();
 8001946:	f7ff fbed 	bl	8001124 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	4a22      	ldr	r2, [pc, #136]	@ (80019d8 <HAL_UART_MspInit+0x19c>)
 800194e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001952:	4a21      	ldr	r2, [pc, #132]	@ (80019d8 <HAL_UART_MspInit+0x19c>)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream1;
 8001958:	4b21      	ldr	r3, [pc, #132]	@ (80019e0 <HAL_UART_MspInit+0x1a4>)
 800195a:	4a22      	ldr	r2, [pc, #136]	@ (80019e4 <HAL_UART_MspInit+0x1a8>)
 800195c:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 800195e:	4b20      	ldr	r3, [pc, #128]	@ (80019e0 <HAL_UART_MspInit+0x1a4>)
 8001960:	222e      	movs	r2, #46	@ 0x2e
 8001962:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001964:	4b1e      	ldr	r3, [pc, #120]	@ (80019e0 <HAL_UART_MspInit+0x1a4>)
 8001966:	2240      	movs	r2, #64	@ 0x40
 8001968:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800196a:	4b1d      	ldr	r3, [pc, #116]	@ (80019e0 <HAL_UART_MspInit+0x1a4>)
 800196c:	2200      	movs	r2, #0
 800196e:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001970:	4b1b      	ldr	r3, [pc, #108]	@ (80019e0 <HAL_UART_MspInit+0x1a4>)
 8001972:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001976:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001978:	4b19      	ldr	r3, [pc, #100]	@ (80019e0 <HAL_UART_MspInit+0x1a4>)
 800197a:	2200      	movs	r2, #0
 800197c:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800197e:	4b18      	ldr	r3, [pc, #96]	@ (80019e0 <HAL_UART_MspInit+0x1a4>)
 8001980:	2200      	movs	r2, #0
 8001982:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8001984:	4b16      	ldr	r3, [pc, #88]	@ (80019e0 <HAL_UART_MspInit+0x1a4>)
 8001986:	2200      	movs	r2, #0
 8001988:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800198a:	4b15      	ldr	r3, [pc, #84]	@ (80019e0 <HAL_UART_MspInit+0x1a4>)
 800198c:	2200      	movs	r2, #0
 800198e:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001990:	4b13      	ldr	r3, [pc, #76]	@ (80019e0 <HAL_UART_MspInit+0x1a4>)
 8001992:	2200      	movs	r2, #0
 8001994:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8001996:	4812      	ldr	r0, [pc, #72]	@ (80019e0 <HAL_UART_MspInit+0x1a4>)
 8001998:	f000 fc1a 	bl	80021d0 <HAL_DMA_Init>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d001      	beq.n	80019a6 <HAL_UART_MspInit+0x16a>
    {
      Error_Handler();
 80019a2:	f7ff fbbf 	bl	8001124 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	4a0d      	ldr	r2, [pc, #52]	@ (80019e0 <HAL_UART_MspInit+0x1a4>)
 80019aa:	67da      	str	r2, [r3, #124]	@ 0x7c
 80019ac:	4a0c      	ldr	r2, [pc, #48]	@ (80019e0 <HAL_UART_MspInit+0x1a4>)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80019b2:	2200      	movs	r2, #0
 80019b4:	2100      	movs	r1, #0
 80019b6:	2027      	movs	r0, #39	@ 0x27
 80019b8:	f000 f9f5 	bl	8001da6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80019bc:	2027      	movs	r0, #39	@ 0x27
 80019be:	f000 fa0c 	bl	8001dda <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80019c2:	bf00      	nop
 80019c4:	37e8      	adds	r7, #232	@ 0xe8
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	40004800 	.word	0x40004800
 80019d0:	58024400 	.word	0x58024400
 80019d4:	58020c00 	.word	0x58020c00
 80019d8:	24000498 	.word	0x24000498
 80019dc:	40020010 	.word	0x40020010
 80019e0:	24000510 	.word	0x24000510
 80019e4:	40020028 	.word	0x40020028

080019e8 <_write>:
  }
}

/* USER CODE BEGIN 1 */
int _write(int file, char *ptr, int len)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b084      	sub	sp, #16
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	60f8      	str	r0, [r7, #12]
 80019f0:	60b9      	str	r1, [r7, #8]
 80019f2:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart3, (uint8_t *) ptr, len, 1000);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	b29a      	uxth	r2, r3
 80019f8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019fc:	68b9      	ldr	r1, [r7, #8]
 80019fe:	4804      	ldr	r0, [pc, #16]	@ (8001a10 <_write+0x28>)
 8001a00:	f006 fcf7 	bl	80083f2 <HAL_UART_Transmit>
  return len;
 8001a04:	687b      	ldr	r3, [r7, #4]
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	3710      	adds	r7, #16
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	24000404 	.word	0x24000404

08001a14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001a14:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001a50 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001a18:	f7ff feac 	bl	8001774 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001a1c:	f7ff fe0a 	bl	8001634 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a20:	480c      	ldr	r0, [pc, #48]	@ (8001a54 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a22:	490d      	ldr	r1, [pc, #52]	@ (8001a58 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a24:	4a0d      	ldr	r2, [pc, #52]	@ (8001a5c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a28:	e002      	b.n	8001a30 <LoopCopyDataInit>

08001a2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a2e:	3304      	adds	r3, #4

08001a30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a34:	d3f9      	bcc.n	8001a2a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a36:	4a0a      	ldr	r2, [pc, #40]	@ (8001a60 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a38:	4c0a      	ldr	r4, [pc, #40]	@ (8001a64 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a3c:	e001      	b.n	8001a42 <LoopFillZerobss>

08001a3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a40:	3204      	adds	r2, #4

08001a42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a44:	d3fb      	bcc.n	8001a3e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a46:	f009 f9fb 	bl	800ae40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a4a:	f7ff fa63 	bl	8000f14 <main>
  bx  lr
 8001a4e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001a50:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001a54:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001a58:	240001d8 	.word	0x240001d8
  ldr r2, =_sidata
 8001a5c:	0800e8ac 	.word	0x0800e8ac
  ldr r2, =_sbss
 8001a60:	240001d8 	.word	0x240001d8
  ldr r4, =_ebss
 8001a64:	240006d8 	.word	0x240006d8

08001a68 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a68:	e7fe      	b.n	8001a68 <ADC3_IRQHandler>
	...

08001a6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a72:	2003      	movs	r0, #3
 8001a74:	f000 f98c 	bl	8001d90 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001a78:	f003 fdfe 	bl	8005678 <HAL_RCC_GetSysClockFreq>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	4b15      	ldr	r3, [pc, #84]	@ (8001ad4 <HAL_Init+0x68>)
 8001a80:	699b      	ldr	r3, [r3, #24]
 8001a82:	0a1b      	lsrs	r3, r3, #8
 8001a84:	f003 030f 	and.w	r3, r3, #15
 8001a88:	4913      	ldr	r1, [pc, #76]	@ (8001ad8 <HAL_Init+0x6c>)
 8001a8a:	5ccb      	ldrb	r3, [r1, r3]
 8001a8c:	f003 031f 	and.w	r3, r3, #31
 8001a90:	fa22 f303 	lsr.w	r3, r2, r3
 8001a94:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001a96:	4b0f      	ldr	r3, [pc, #60]	@ (8001ad4 <HAL_Init+0x68>)
 8001a98:	699b      	ldr	r3, [r3, #24]
 8001a9a:	f003 030f 	and.w	r3, r3, #15
 8001a9e:	4a0e      	ldr	r2, [pc, #56]	@ (8001ad8 <HAL_Init+0x6c>)
 8001aa0:	5cd3      	ldrb	r3, [r2, r3]
 8001aa2:	f003 031f 	and.w	r3, r3, #31
 8001aa6:	687a      	ldr	r2, [r7, #4]
 8001aa8:	fa22 f303 	lsr.w	r3, r2, r3
 8001aac:	4a0b      	ldr	r2, [pc, #44]	@ (8001adc <HAL_Init+0x70>)
 8001aae:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001ab0:	4a0b      	ldr	r2, [pc, #44]	@ (8001ae0 <HAL_Init+0x74>)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ab6:	200f      	movs	r0, #15
 8001ab8:	f000 f814 	bl	8001ae4 <HAL_InitTick>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	e002      	b.n	8001acc <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001ac6:	f7ff fc85 	bl	80013d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001aca:	2300      	movs	r3, #0
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3708      	adds	r7, #8
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	58024400 	.word	0x58024400
 8001ad8:	0800e430 	.word	0x0800e430
 8001adc:	24000004 	.word	0x24000004
 8001ae0:	24000000 	.word	0x24000000

08001ae4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001aec:	4b15      	ldr	r3, [pc, #84]	@ (8001b44 <HAL_InitTick+0x60>)
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d101      	bne.n	8001af8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001af4:	2301      	movs	r3, #1
 8001af6:	e021      	b.n	8001b3c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001af8:	4b13      	ldr	r3, [pc, #76]	@ (8001b48 <HAL_InitTick+0x64>)
 8001afa:	681a      	ldr	r2, [r3, #0]
 8001afc:	4b11      	ldr	r3, [pc, #68]	@ (8001b44 <HAL_InitTick+0x60>)
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	4619      	mov	r1, r3
 8001b02:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b06:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f000 f971 	bl	8001df6 <HAL_SYSTICK_Config>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d001      	beq.n	8001b1e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e00e      	b.n	8001b3c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2b0f      	cmp	r3, #15
 8001b22:	d80a      	bhi.n	8001b3a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b24:	2200      	movs	r2, #0
 8001b26:	6879      	ldr	r1, [r7, #4]
 8001b28:	f04f 30ff 	mov.w	r0, #4294967295
 8001b2c:	f000 f93b 	bl	8001da6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b30:	4a06      	ldr	r2, [pc, #24]	@ (8001b4c <HAL_InitTick+0x68>)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b36:	2300      	movs	r3, #0
 8001b38:	e000      	b.n	8001b3c <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001b3a:	2301      	movs	r3, #1
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	3708      	adds	r7, #8
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	2400000c 	.word	0x2400000c
 8001b48:	24000000 	.word	0x24000000
 8001b4c:	24000008 	.word	0x24000008

08001b50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001b54:	4b06      	ldr	r3, [pc, #24]	@ (8001b70 <HAL_IncTick+0x20>)
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	461a      	mov	r2, r3
 8001b5a:	4b06      	ldr	r3, [pc, #24]	@ (8001b74 <HAL_IncTick+0x24>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4413      	add	r3, r2
 8001b60:	4a04      	ldr	r2, [pc, #16]	@ (8001b74 <HAL_IncTick+0x24>)
 8001b62:	6013      	str	r3, [r2, #0]
}
 8001b64:	bf00      	nop
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr
 8001b6e:	bf00      	nop
 8001b70:	2400000c 	.word	0x2400000c
 8001b74:	24000588 	.word	0x24000588

08001b78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b7c:	4b03      	ldr	r3, [pc, #12]	@ (8001b8c <HAL_GetTick+0x14>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr
 8001b8a:	bf00      	nop
 8001b8c:	24000588 	.word	0x24000588

08001b90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b084      	sub	sp, #16
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b98:	f7ff ffee 	bl	8001b78 <HAL_GetTick>
 8001b9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ba8:	d005      	beq.n	8001bb6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001baa:	4b0a      	ldr	r3, [pc, #40]	@ (8001bd4 <HAL_Delay+0x44>)
 8001bac:	781b      	ldrb	r3, [r3, #0]
 8001bae:	461a      	mov	r2, r3
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	4413      	add	r3, r2
 8001bb4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001bb6:	bf00      	nop
 8001bb8:	f7ff ffde 	bl	8001b78 <HAL_GetTick>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	68bb      	ldr	r3, [r7, #8]
 8001bc0:	1ad3      	subs	r3, r2, r3
 8001bc2:	68fa      	ldr	r2, [r7, #12]
 8001bc4:	429a      	cmp	r2, r3
 8001bc6:	d8f7      	bhi.n	8001bb8 <HAL_Delay+0x28>
  {
  }
}
 8001bc8:	bf00      	nop
 8001bca:	bf00      	nop
 8001bcc:	3710      	adds	r7, #16
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	2400000c 	.word	0x2400000c

08001bd8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001bdc:	4b03      	ldr	r3, [pc, #12]	@ (8001bec <HAL_GetREVID+0x14>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	0c1b      	lsrs	r3, r3, #16
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr
 8001bec:	5c001000 	.word	0x5c001000

08001bf0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b085      	sub	sp, #20
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	f003 0307 	and.w	r3, r3, #7
 8001bfe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c00:	4b0b      	ldr	r3, [pc, #44]	@ (8001c30 <__NVIC_SetPriorityGrouping+0x40>)
 8001c02:	68db      	ldr	r3, [r3, #12]
 8001c04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c06:	68ba      	ldr	r2, [r7, #8]
 8001c08:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001c18:	4b06      	ldr	r3, [pc, #24]	@ (8001c34 <__NVIC_SetPriorityGrouping+0x44>)
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c1e:	4a04      	ldr	r2, [pc, #16]	@ (8001c30 <__NVIC_SetPriorityGrouping+0x40>)
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	60d3      	str	r3, [r2, #12]
}
 8001c24:	bf00      	nop
 8001c26:	3714      	adds	r7, #20
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr
 8001c30:	e000ed00 	.word	0xe000ed00
 8001c34:	05fa0000 	.word	0x05fa0000

08001c38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c3c:	4b04      	ldr	r3, [pc, #16]	@ (8001c50 <__NVIC_GetPriorityGrouping+0x18>)
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	0a1b      	lsrs	r3, r3, #8
 8001c42:	f003 0307 	and.w	r3, r3, #7
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4e:	4770      	bx	lr
 8001c50:	e000ed00 	.word	0xe000ed00

08001c54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001c5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	db0b      	blt.n	8001c7e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c66:	88fb      	ldrh	r3, [r7, #6]
 8001c68:	f003 021f 	and.w	r2, r3, #31
 8001c6c:	4907      	ldr	r1, [pc, #28]	@ (8001c8c <__NVIC_EnableIRQ+0x38>)
 8001c6e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c72:	095b      	lsrs	r3, r3, #5
 8001c74:	2001      	movs	r0, #1
 8001c76:	fa00 f202 	lsl.w	r2, r0, r2
 8001c7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001c7e:	bf00      	nop
 8001c80:	370c      	adds	r7, #12
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	e000e100 	.word	0xe000e100

08001c90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	4603      	mov	r3, r0
 8001c98:	6039      	str	r1, [r7, #0]
 8001c9a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001c9c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	db0a      	blt.n	8001cba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	b2da      	uxtb	r2, r3
 8001ca8:	490c      	ldr	r1, [pc, #48]	@ (8001cdc <__NVIC_SetPriority+0x4c>)
 8001caa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001cae:	0112      	lsls	r2, r2, #4
 8001cb0:	b2d2      	uxtb	r2, r2
 8001cb2:	440b      	add	r3, r1
 8001cb4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cb8:	e00a      	b.n	8001cd0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	b2da      	uxtb	r2, r3
 8001cbe:	4908      	ldr	r1, [pc, #32]	@ (8001ce0 <__NVIC_SetPriority+0x50>)
 8001cc0:	88fb      	ldrh	r3, [r7, #6]
 8001cc2:	f003 030f 	and.w	r3, r3, #15
 8001cc6:	3b04      	subs	r3, #4
 8001cc8:	0112      	lsls	r2, r2, #4
 8001cca:	b2d2      	uxtb	r2, r2
 8001ccc:	440b      	add	r3, r1
 8001cce:	761a      	strb	r2, [r3, #24]
}
 8001cd0:	bf00      	nop
 8001cd2:	370c      	adds	r7, #12
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr
 8001cdc:	e000e100 	.word	0xe000e100
 8001ce0:	e000ed00 	.word	0xe000ed00

08001ce4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b089      	sub	sp, #36	@ 0x24
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	60f8      	str	r0, [r7, #12]
 8001cec:	60b9      	str	r1, [r7, #8]
 8001cee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	f003 0307 	and.w	r3, r3, #7
 8001cf6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cf8:	69fb      	ldr	r3, [r7, #28]
 8001cfa:	f1c3 0307 	rsb	r3, r3, #7
 8001cfe:	2b04      	cmp	r3, #4
 8001d00:	bf28      	it	cs
 8001d02:	2304      	movcs	r3, #4
 8001d04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d06:	69fb      	ldr	r3, [r7, #28]
 8001d08:	3304      	adds	r3, #4
 8001d0a:	2b06      	cmp	r3, #6
 8001d0c:	d902      	bls.n	8001d14 <NVIC_EncodePriority+0x30>
 8001d0e:	69fb      	ldr	r3, [r7, #28]
 8001d10:	3b03      	subs	r3, #3
 8001d12:	e000      	b.n	8001d16 <NVIC_EncodePriority+0x32>
 8001d14:	2300      	movs	r3, #0
 8001d16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d18:	f04f 32ff 	mov.w	r2, #4294967295
 8001d1c:	69bb      	ldr	r3, [r7, #24]
 8001d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d22:	43da      	mvns	r2, r3
 8001d24:	68bb      	ldr	r3, [r7, #8]
 8001d26:	401a      	ands	r2, r3
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d2c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	fa01 f303 	lsl.w	r3, r1, r3
 8001d36:	43d9      	mvns	r1, r3
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d3c:	4313      	orrs	r3, r2
         );
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3724      	adds	r7, #36	@ 0x24
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr
	...

08001d4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	3b01      	subs	r3, #1
 8001d58:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d5c:	d301      	bcc.n	8001d62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e00f      	b.n	8001d82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d62:	4a0a      	ldr	r2, [pc, #40]	@ (8001d8c <SysTick_Config+0x40>)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	3b01      	subs	r3, #1
 8001d68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d6a:	210f      	movs	r1, #15
 8001d6c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d70:	f7ff ff8e 	bl	8001c90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d74:	4b05      	ldr	r3, [pc, #20]	@ (8001d8c <SysTick_Config+0x40>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d7a:	4b04      	ldr	r3, [pc, #16]	@ (8001d8c <SysTick_Config+0x40>)
 8001d7c:	2207      	movs	r2, #7
 8001d7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d80:	2300      	movs	r3, #0
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	3708      	adds	r7, #8
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	e000e010 	.word	0xe000e010

08001d90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b082      	sub	sp, #8
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d98:	6878      	ldr	r0, [r7, #4]
 8001d9a:	f7ff ff29 	bl	8001bf0 <__NVIC_SetPriorityGrouping>
}
 8001d9e:	bf00      	nop
 8001da0:	3708      	adds	r7, #8
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}

08001da6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001da6:	b580      	push	{r7, lr}
 8001da8:	b086      	sub	sp, #24
 8001daa:	af00      	add	r7, sp, #0
 8001dac:	4603      	mov	r3, r0
 8001dae:	60b9      	str	r1, [r7, #8]
 8001db0:	607a      	str	r2, [r7, #4]
 8001db2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001db4:	f7ff ff40 	bl	8001c38 <__NVIC_GetPriorityGrouping>
 8001db8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001dba:	687a      	ldr	r2, [r7, #4]
 8001dbc:	68b9      	ldr	r1, [r7, #8]
 8001dbe:	6978      	ldr	r0, [r7, #20]
 8001dc0:	f7ff ff90 	bl	8001ce4 <NVIC_EncodePriority>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001dca:	4611      	mov	r1, r2
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7ff ff5f 	bl	8001c90 <__NVIC_SetPriority>
}
 8001dd2:	bf00      	nop
 8001dd4:	3718      	adds	r7, #24
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}

08001dda <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dda:	b580      	push	{r7, lr}
 8001ddc:	b082      	sub	sp, #8
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	4603      	mov	r3, r0
 8001de2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001de4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001de8:	4618      	mov	r0, r3
 8001dea:	f7ff ff33 	bl	8001c54 <__NVIC_EnableIRQ>
}
 8001dee:	bf00      	nop
 8001df0:	3708      	adds	r7, #8
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}

08001df6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001df6:	b580      	push	{r7, lr}
 8001df8:	b082      	sub	sp, #8
 8001dfa:	af00      	add	r7, sp, #0
 8001dfc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dfe:	6878      	ldr	r0, [r7, #4]
 8001e00:	f7ff ffa4 	bl	8001d4c <SysTick_Config>
 8001e04:	4603      	mov	r3, r0
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	3708      	adds	r7, #8
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
	...

08001e10 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001e10:	b480      	push	{r7}
 8001e12:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001e14:	f3bf 8f5f 	dmb	sy
}
 8001e18:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001e1a:	4b07      	ldr	r3, [pc, #28]	@ (8001e38 <HAL_MPU_Disable+0x28>)
 8001e1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e1e:	4a06      	ldr	r2, [pc, #24]	@ (8001e38 <HAL_MPU_Disable+0x28>)
 8001e20:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e24:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001e26:	4b05      	ldr	r3, [pc, #20]	@ (8001e3c <HAL_MPU_Disable+0x2c>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	605a      	str	r2, [r3, #4]
}
 8001e2c:	bf00      	nop
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr
 8001e36:	bf00      	nop
 8001e38:	e000ed00 	.word	0xe000ed00
 8001e3c:	e000ed90 	.word	0xe000ed90

08001e40 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b083      	sub	sp, #12
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001e48:	4a0b      	ldr	r2, [pc, #44]	@ (8001e78 <HAL_MPU_Enable+0x38>)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	f043 0301 	orr.w	r3, r3, #1
 8001e50:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001e52:	4b0a      	ldr	r3, [pc, #40]	@ (8001e7c <HAL_MPU_Enable+0x3c>)
 8001e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e56:	4a09      	ldr	r2, [pc, #36]	@ (8001e7c <HAL_MPU_Enable+0x3c>)
 8001e58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e5c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001e5e:	f3bf 8f4f 	dsb	sy
}
 8001e62:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001e64:	f3bf 8f6f 	isb	sy
}
 8001e68:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001e6a:	bf00      	nop
 8001e6c:	370c      	adds	r7, #12
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr
 8001e76:	bf00      	nop
 8001e78:	e000ed90 	.word	0xe000ed90
 8001e7c:	e000ed00 	.word	0xe000ed00

08001e80 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	785a      	ldrb	r2, [r3, #1]
 8001e8c:	4b1b      	ldr	r3, [pc, #108]	@ (8001efc <HAL_MPU_ConfigRegion+0x7c>)
 8001e8e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001e90:	4b1a      	ldr	r3, [pc, #104]	@ (8001efc <HAL_MPU_ConfigRegion+0x7c>)
 8001e92:	691b      	ldr	r3, [r3, #16]
 8001e94:	4a19      	ldr	r2, [pc, #100]	@ (8001efc <HAL_MPU_ConfigRegion+0x7c>)
 8001e96:	f023 0301 	bic.w	r3, r3, #1
 8001e9a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001e9c:	4a17      	ldr	r2, [pc, #92]	@ (8001efc <HAL_MPU_ConfigRegion+0x7c>)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	7b1b      	ldrb	r3, [r3, #12]
 8001ea8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	7adb      	ldrb	r3, [r3, #11]
 8001eae:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001eb0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	7a9b      	ldrb	r3, [r3, #10]
 8001eb6:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001eb8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	7b5b      	ldrb	r3, [r3, #13]
 8001ebe:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001ec0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	7b9b      	ldrb	r3, [r3, #14]
 8001ec6:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001ec8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	7bdb      	ldrb	r3, [r3, #15]
 8001ece:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001ed0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	7a5b      	ldrb	r3, [r3, #9]
 8001ed6:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001ed8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	7a1b      	ldrb	r3, [r3, #8]
 8001ede:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001ee0:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001ee2:	687a      	ldr	r2, [r7, #4]
 8001ee4:	7812      	ldrb	r2, [r2, #0]
 8001ee6:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001ee8:	4a04      	ldr	r2, [pc, #16]	@ (8001efc <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001eea:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001eec:	6113      	str	r3, [r2, #16]
}
 8001eee:	bf00      	nop
 8001ef0:	370c      	adds	r7, #12
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr
 8001efa:	bf00      	nop
 8001efc:	e000ed90 	.word	0xe000ed90

08001f00 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b082      	sub	sp, #8
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d101      	bne.n	8001f12 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e014      	b.n	8001f3c <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	791b      	ldrb	r3, [r3, #4]
 8001f16:	b2db      	uxtb	r3, r3
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d105      	bne.n	8001f28 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2200      	movs	r2, #0
 8001f20:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f7fe fdf0 	bl	8000b08 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2202      	movs	r2, #2
 8001f2c:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2200      	movs	r2, #0
 8001f32:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2201      	movs	r2, #1
 8001f38:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001f3a:	2300      	movs	r3, #0
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3708      	adds	r7, #8
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}

08001f44 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b08a      	sub	sp, #40	@ 0x28
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	60f8      	str	r0, [r7, #12]
 8001f4c:	60b9      	str	r1, [r7, #8]
 8001f4e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f50:	2300      	movs	r3, #0
 8001f52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t tmpreg2;
  uint32_t tickstart;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d002      	beq.n	8001f62 <HAL_DAC_ConfigChannel+0x1e>
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d101      	bne.n	8001f66 <HAL_DAC_ConfigChannel+0x22>
  {
    return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e12d      	b.n	80021c2 <HAL_DAC_ConfigChannel+0x27e>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8001f66:	68bb      	ldr	r3, [r7, #8]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	2b04      	cmp	r3, #4
    }
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	795b      	ldrb	r3, [r3, #5]
 8001f70:	2b01      	cmp	r3, #1
 8001f72:	d101      	bne.n	8001f78 <HAL_DAC_ConfigChannel+0x34>
 8001f74:	2302      	movs	r3, #2
 8001f76:	e124      	b.n	80021c2 <HAL_DAC_ConfigChannel+0x27e>
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	2202      	movs	r2, #2
 8001f82:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8001f84:	68bb      	ldr	r3, [r7, #8]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	2b04      	cmp	r3, #4
 8001f8a:	d17a      	bne.n	8002082 <HAL_DAC_ConfigChannel+0x13e>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8001f8c:	f7ff fdf4 	bl	8001b78 <HAL_GetTick>
 8001f90:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d13d      	bne.n	8002014 <HAL_DAC_ConfigChannel+0xd0>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001f98:	e018      	b.n	8001fcc <HAL_DAC_ConfigChannel+0x88>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001f9a:	f7ff fded 	bl	8001b78 <HAL_GetTick>
 8001f9e:	4602      	mov	r2, r0
 8001fa0:	69fb      	ldr	r3, [r7, #28]
 8001fa2:	1ad3      	subs	r3, r2, r3
 8001fa4:	2b01      	cmp	r3, #1
 8001fa6:	d911      	bls.n	8001fcc <HAL_DAC_ConfigChannel+0x88>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001fae:	4b87      	ldr	r3, [pc, #540]	@ (80021cc <HAL_DAC_ConfigChannel+0x288>)
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d00a      	beq.n	8001fcc <HAL_DAC_ConfigChannel+0x88>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	691b      	ldr	r3, [r3, #16]
 8001fba:	f043 0208 	orr.w	r2, r3, #8
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	2203      	movs	r2, #3
 8001fc6:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8001fc8:	2303      	movs	r3, #3
 8001fca:	e0fa      	b.n	80021c2 <HAL_DAC_ConfigChannel+0x27e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001fd2:	4b7e      	ldr	r3, [pc, #504]	@ (80021cc <HAL_DAC_ConfigChannel+0x288>)
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d1df      	bne.n	8001f9a <HAL_DAC_ConfigChannel+0x56>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	68ba      	ldr	r2, [r7, #8]
 8001fe0:	6992      	ldr	r2, [r2, #24]
 8001fe2:	641a      	str	r2, [r3, #64]	@ 0x40
 8001fe4:	e020      	b.n	8002028 <HAL_DAC_ConfigChannel+0xe4>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001fe6:	f7ff fdc7 	bl	8001b78 <HAL_GetTick>
 8001fea:	4602      	mov	r2, r0
 8001fec:	69fb      	ldr	r3, [r7, #28]
 8001fee:	1ad3      	subs	r3, r2, r3
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	d90f      	bls.n	8002014 <HAL_DAC_ConfigChannel+0xd0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	da0a      	bge.n	8002014 <HAL_DAC_ConfigChannel+0xd0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	691b      	ldr	r3, [r3, #16]
 8002002:	f043 0208 	orr.w	r2, r3, #8
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	2203      	movs	r2, #3
 800200e:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002010:	2303      	movs	r3, #3
 8002012:	e0d6      	b.n	80021c2 <HAL_DAC_ConfigChannel+0x27e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800201a:	2b00      	cmp	r3, #0
 800201c:	dbe3      	blt.n	8001fe6 <HAL_DAC_ConfigChannel+0xa2>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	68ba      	ldr	r2, [r7, #8]
 8002024:	6992      	ldr	r2, [r2, #24]
 8002026:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	f003 0310 	and.w	r3, r3, #16
 8002034:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8002038:	fa01 f303 	lsl.w	r3, r1, r3
 800203c:	43db      	mvns	r3, r3
 800203e:	ea02 0103 	and.w	r1, r2, r3
 8002042:	68bb      	ldr	r3, [r7, #8]
 8002044:	69da      	ldr	r2, [r3, #28]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	f003 0310 	and.w	r3, r3, #16
 800204c:	409a      	lsls	r2, r3
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	430a      	orrs	r2, r1
 8002054:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	f003 0310 	and.w	r3, r3, #16
 8002062:	21ff      	movs	r1, #255	@ 0xff
 8002064:	fa01 f303 	lsl.w	r3, r1, r3
 8002068:	43db      	mvns	r3, r3
 800206a:	ea02 0103 	and.w	r1, r2, r3
 800206e:	68bb      	ldr	r3, [r7, #8]
 8002070:	6a1a      	ldr	r2, [r3, #32]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	f003 0310 	and.w	r3, r3, #16
 8002078:	409a      	lsls	r2, r3
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	430a      	orrs	r2, r1
 8002080:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	691b      	ldr	r3, [r3, #16]
 8002086:	2b01      	cmp	r3, #1
 8002088:	d11d      	bne.n	80020c6 <HAL_DAC_ConfigChannel+0x182>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002090:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	f003 0310 	and.w	r3, r3, #16
 8002098:	221f      	movs	r2, #31
 800209a:	fa02 f303 	lsl.w	r3, r2, r3
 800209e:	43db      	mvns	r3, r3
 80020a0:	69ba      	ldr	r2, [r7, #24]
 80020a2:	4013      	ands	r3, r2
 80020a4:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80020a6:	68bb      	ldr	r3, [r7, #8]
 80020a8:	695b      	ldr	r3, [r3, #20]
 80020aa:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	f003 0310 	and.w	r3, r3, #16
 80020b2:	697a      	ldr	r2, [r7, #20]
 80020b4:	fa02 f303 	lsl.w	r3, r2, r3
 80020b8:	69ba      	ldr	r2, [r7, #24]
 80020ba:	4313      	orrs	r3, r2
 80020bc:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	69ba      	ldr	r2, [r7, #24]
 80020c4:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020cc:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	f003 0310 	and.w	r3, r3, #16
 80020d4:	2207      	movs	r2, #7
 80020d6:	fa02 f303 	lsl.w	r3, r2, r3
 80020da:	43db      	mvns	r3, r3
 80020dc:	69ba      	ldr	r2, [r7, #24]
 80020de:	4013      	ands	r3, r2
 80020e0:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	68db      	ldr	r3, [r3, #12]
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d102      	bne.n	80020f0 <HAL_DAC_ConfigChannel+0x1ac>
  {
    connectOnChip = 0x00000000UL;
 80020ea:	2300      	movs	r3, #0
 80020ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80020ee:	e00f      	b.n	8002110 <HAL_DAC_ConfigChannel+0x1cc>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80020f0:	68bb      	ldr	r3, [r7, #8]
 80020f2:	68db      	ldr	r3, [r3, #12]
 80020f4:	2b02      	cmp	r3, #2
 80020f6:	d102      	bne.n	80020fe <HAL_DAC_ConfigChannel+0x1ba>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80020f8:	2301      	movs	r3, #1
 80020fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80020fc:	e008      	b.n	8002110 <HAL_DAC_ConfigChannel+0x1cc>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80020fe:	68bb      	ldr	r3, [r7, #8]
 8002100:	689b      	ldr	r3, [r3, #8]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d102      	bne.n	800210c <HAL_DAC_ConfigChannel+0x1c8>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8002106:	2301      	movs	r3, #1
 8002108:	627b      	str	r3, [r7, #36]	@ 0x24
 800210a:	e001      	b.n	8002110 <HAL_DAC_ConfigChannel+0x1cc>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800210c:	2300      	movs	r3, #0
 800210e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8002110:	68bb      	ldr	r3, [r7, #8]
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	689b      	ldr	r3, [r3, #8]
 8002118:	4313      	orrs	r3, r2
 800211a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800211c:	4313      	orrs	r3, r2
 800211e:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	f003 0310 	and.w	r3, r3, #16
 8002126:	697a      	ldr	r2, [r7, #20]
 8002128:	fa02 f303 	lsl.w	r3, r2, r3
 800212c:	69ba      	ldr	r2, [r7, #24]
 800212e:	4313      	orrs	r3, r2
 8002130:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	69ba      	ldr	r2, [r7, #24]
 8002138:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	6819      	ldr	r1, [r3, #0]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	f003 0310 	and.w	r3, r3, #16
 8002146:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800214a:	fa02 f303 	lsl.w	r3, r2, r3
 800214e:	43da      	mvns	r2, r3
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	400a      	ands	r2, r1
 8002156:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	f003 0310 	and.w	r3, r3, #16
 8002166:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800216a:	fa02 f303 	lsl.w	r3, r2, r3
 800216e:	43db      	mvns	r3, r3
 8002170:	69ba      	ldr	r2, [r7, #24]
 8002172:	4013      	ands	r3, r2
 8002174:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8002176:	68bb      	ldr	r3, [r7, #8]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	f003 0310 	and.w	r3, r3, #16
 8002182:	697a      	ldr	r2, [r7, #20]
 8002184:	fa02 f303 	lsl.w	r3, r2, r3
 8002188:	69ba      	ldr	r2, [r7, #24]
 800218a:	4313      	orrs	r3, r2
 800218c:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	69ba      	ldr	r2, [r7, #24]
 8002194:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	6819      	ldr	r1, [r3, #0]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	f003 0310 	and.w	r3, r3, #16
 80021a2:	22c0      	movs	r2, #192	@ 0xc0
 80021a4:	fa02 f303 	lsl.w	r3, r2, r3
 80021a8:	43da      	mvns	r2, r3
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	400a      	ands	r2, r1
 80021b0:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	2201      	movs	r2, #1
 80021b6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	2200      	movs	r2, #0
 80021bc:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80021be:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	3728      	adds	r7, #40	@ 0x28
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	20008000 	.word	0x20008000

080021d0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b086      	sub	sp, #24
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80021d8:	f7ff fcce 	bl	8001b78 <HAL_GetTick>
 80021dc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d101      	bne.n	80021e8 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80021e4:	2301      	movs	r3, #1
 80021e6:	e316      	b.n	8002816 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a66      	ldr	r2, [pc, #408]	@ (8002388 <HAL_DMA_Init+0x1b8>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d04a      	beq.n	8002288 <HAL_DMA_Init+0xb8>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a65      	ldr	r2, [pc, #404]	@ (800238c <HAL_DMA_Init+0x1bc>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d045      	beq.n	8002288 <HAL_DMA_Init+0xb8>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a63      	ldr	r2, [pc, #396]	@ (8002390 <HAL_DMA_Init+0x1c0>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d040      	beq.n	8002288 <HAL_DMA_Init+0xb8>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a62      	ldr	r2, [pc, #392]	@ (8002394 <HAL_DMA_Init+0x1c4>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d03b      	beq.n	8002288 <HAL_DMA_Init+0xb8>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a60      	ldr	r2, [pc, #384]	@ (8002398 <HAL_DMA_Init+0x1c8>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d036      	beq.n	8002288 <HAL_DMA_Init+0xb8>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a5f      	ldr	r2, [pc, #380]	@ (800239c <HAL_DMA_Init+0x1cc>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d031      	beq.n	8002288 <HAL_DMA_Init+0xb8>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a5d      	ldr	r2, [pc, #372]	@ (80023a0 <HAL_DMA_Init+0x1d0>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d02c      	beq.n	8002288 <HAL_DMA_Init+0xb8>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a5c      	ldr	r2, [pc, #368]	@ (80023a4 <HAL_DMA_Init+0x1d4>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d027      	beq.n	8002288 <HAL_DMA_Init+0xb8>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a5a      	ldr	r2, [pc, #360]	@ (80023a8 <HAL_DMA_Init+0x1d8>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d022      	beq.n	8002288 <HAL_DMA_Init+0xb8>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4a59      	ldr	r2, [pc, #356]	@ (80023ac <HAL_DMA_Init+0x1dc>)
 8002248:	4293      	cmp	r3, r2
 800224a:	d01d      	beq.n	8002288 <HAL_DMA_Init+0xb8>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a57      	ldr	r2, [pc, #348]	@ (80023b0 <HAL_DMA_Init+0x1e0>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d018      	beq.n	8002288 <HAL_DMA_Init+0xb8>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4a56      	ldr	r2, [pc, #344]	@ (80023b4 <HAL_DMA_Init+0x1e4>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d013      	beq.n	8002288 <HAL_DMA_Init+0xb8>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a54      	ldr	r2, [pc, #336]	@ (80023b8 <HAL_DMA_Init+0x1e8>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d00e      	beq.n	8002288 <HAL_DMA_Init+0xb8>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4a53      	ldr	r2, [pc, #332]	@ (80023bc <HAL_DMA_Init+0x1ec>)
 8002270:	4293      	cmp	r3, r2
 8002272:	d009      	beq.n	8002288 <HAL_DMA_Init+0xb8>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a51      	ldr	r2, [pc, #324]	@ (80023c0 <HAL_DMA_Init+0x1f0>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d004      	beq.n	8002288 <HAL_DMA_Init+0xb8>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a50      	ldr	r2, [pc, #320]	@ (80023c4 <HAL_DMA_Init+0x1f4>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d101      	bne.n	800228c <HAL_DMA_Init+0xbc>
 8002288:	2301      	movs	r3, #1
 800228a:	e000      	b.n	800228e <HAL_DMA_Init+0xbe>
 800228c:	2300      	movs	r3, #0
 800228e:	2b00      	cmp	r3, #0
 8002290:	f000 813b 	beq.w	800250a <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2202      	movs	r2, #2
 8002298:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2200      	movs	r2, #0
 80022a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a37      	ldr	r2, [pc, #220]	@ (8002388 <HAL_DMA_Init+0x1b8>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d04a      	beq.n	8002344 <HAL_DMA_Init+0x174>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a36      	ldr	r2, [pc, #216]	@ (800238c <HAL_DMA_Init+0x1bc>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d045      	beq.n	8002344 <HAL_DMA_Init+0x174>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a34      	ldr	r2, [pc, #208]	@ (8002390 <HAL_DMA_Init+0x1c0>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d040      	beq.n	8002344 <HAL_DMA_Init+0x174>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a33      	ldr	r2, [pc, #204]	@ (8002394 <HAL_DMA_Init+0x1c4>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d03b      	beq.n	8002344 <HAL_DMA_Init+0x174>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a31      	ldr	r2, [pc, #196]	@ (8002398 <HAL_DMA_Init+0x1c8>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d036      	beq.n	8002344 <HAL_DMA_Init+0x174>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a30      	ldr	r2, [pc, #192]	@ (800239c <HAL_DMA_Init+0x1cc>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d031      	beq.n	8002344 <HAL_DMA_Init+0x174>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a2e      	ldr	r2, [pc, #184]	@ (80023a0 <HAL_DMA_Init+0x1d0>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d02c      	beq.n	8002344 <HAL_DMA_Init+0x174>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a2d      	ldr	r2, [pc, #180]	@ (80023a4 <HAL_DMA_Init+0x1d4>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d027      	beq.n	8002344 <HAL_DMA_Init+0x174>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a2b      	ldr	r2, [pc, #172]	@ (80023a8 <HAL_DMA_Init+0x1d8>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d022      	beq.n	8002344 <HAL_DMA_Init+0x174>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a2a      	ldr	r2, [pc, #168]	@ (80023ac <HAL_DMA_Init+0x1dc>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d01d      	beq.n	8002344 <HAL_DMA_Init+0x174>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a28      	ldr	r2, [pc, #160]	@ (80023b0 <HAL_DMA_Init+0x1e0>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d018      	beq.n	8002344 <HAL_DMA_Init+0x174>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4a27      	ldr	r2, [pc, #156]	@ (80023b4 <HAL_DMA_Init+0x1e4>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d013      	beq.n	8002344 <HAL_DMA_Init+0x174>
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a25      	ldr	r2, [pc, #148]	@ (80023b8 <HAL_DMA_Init+0x1e8>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d00e      	beq.n	8002344 <HAL_DMA_Init+0x174>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a24      	ldr	r2, [pc, #144]	@ (80023bc <HAL_DMA_Init+0x1ec>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d009      	beq.n	8002344 <HAL_DMA_Init+0x174>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a22      	ldr	r2, [pc, #136]	@ (80023c0 <HAL_DMA_Init+0x1f0>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d004      	beq.n	8002344 <HAL_DMA_Init+0x174>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a21      	ldr	r2, [pc, #132]	@ (80023c4 <HAL_DMA_Init+0x1f4>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d108      	bne.n	8002356 <HAL_DMA_Init+0x186>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f022 0201 	bic.w	r2, r2, #1
 8002352:	601a      	str	r2, [r3, #0]
 8002354:	e007      	b.n	8002366 <HAL_DMA_Init+0x196>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f022 0201 	bic.w	r2, r2, #1
 8002364:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002366:	e02f      	b.n	80023c8 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002368:	f7ff fc06 	bl	8001b78 <HAL_GetTick>
 800236c:	4602      	mov	r2, r0
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	1ad3      	subs	r3, r2, r3
 8002372:	2b05      	cmp	r3, #5
 8002374:	d928      	bls.n	80023c8 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2220      	movs	r2, #32
 800237a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2203      	movs	r2, #3
 8002380:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	e246      	b.n	8002816 <HAL_DMA_Init+0x646>
 8002388:	40020010 	.word	0x40020010
 800238c:	40020028 	.word	0x40020028
 8002390:	40020040 	.word	0x40020040
 8002394:	40020058 	.word	0x40020058
 8002398:	40020070 	.word	0x40020070
 800239c:	40020088 	.word	0x40020088
 80023a0:	400200a0 	.word	0x400200a0
 80023a4:	400200b8 	.word	0x400200b8
 80023a8:	40020410 	.word	0x40020410
 80023ac:	40020428 	.word	0x40020428
 80023b0:	40020440 	.word	0x40020440
 80023b4:	40020458 	.word	0x40020458
 80023b8:	40020470 	.word	0x40020470
 80023bc:	40020488 	.word	0x40020488
 80023c0:	400204a0 	.word	0x400204a0
 80023c4:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 0301 	and.w	r3, r3, #1
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d1c8      	bne.n	8002368 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80023de:	697a      	ldr	r2, [r7, #20]
 80023e0:	4b83      	ldr	r3, [pc, #524]	@ (80025f0 <HAL_DMA_Init+0x420>)
 80023e2:	4013      	ands	r3, r2
 80023e4:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80023ee:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	691b      	ldr	r3, [r3, #16]
 80023f4:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023fa:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	699b      	ldr	r3, [r3, #24]
 8002400:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002406:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6a1b      	ldr	r3, [r3, #32]
 800240c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800240e:	697a      	ldr	r2, [r7, #20]
 8002410:	4313      	orrs	r3, r2
 8002412:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002418:	2b04      	cmp	r3, #4
 800241a:	d107      	bne.n	800242c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002424:	4313      	orrs	r3, r2
 8002426:	697a      	ldr	r2, [r7, #20]
 8002428:	4313      	orrs	r3, r2
 800242a:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800242c:	4b71      	ldr	r3, [pc, #452]	@ (80025f4 <HAL_DMA_Init+0x424>)
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	4b71      	ldr	r3, [pc, #452]	@ (80025f8 <HAL_DMA_Init+0x428>)
 8002432:	4013      	ands	r3, r2
 8002434:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002438:	d328      	bcc.n	800248c <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	2b28      	cmp	r3, #40	@ 0x28
 8002440:	d903      	bls.n	800244a <HAL_DMA_Init+0x27a>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	2b2e      	cmp	r3, #46	@ 0x2e
 8002448:	d917      	bls.n	800247a <HAL_DMA_Init+0x2aa>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	2b3e      	cmp	r3, #62	@ 0x3e
 8002450:	d903      	bls.n	800245a <HAL_DMA_Init+0x28a>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	2b42      	cmp	r3, #66	@ 0x42
 8002458:	d90f      	bls.n	800247a <HAL_DMA_Init+0x2aa>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	2b46      	cmp	r3, #70	@ 0x46
 8002460:	d903      	bls.n	800246a <HAL_DMA_Init+0x29a>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	2b48      	cmp	r3, #72	@ 0x48
 8002468:	d907      	bls.n	800247a <HAL_DMA_Init+0x2aa>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	2b4e      	cmp	r3, #78	@ 0x4e
 8002470:	d905      	bls.n	800247e <HAL_DMA_Init+0x2ae>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	2b52      	cmp	r3, #82	@ 0x52
 8002478:	d801      	bhi.n	800247e <HAL_DMA_Init+0x2ae>
 800247a:	2301      	movs	r3, #1
 800247c:	e000      	b.n	8002480 <HAL_DMA_Init+0x2b0>
 800247e:	2300      	movs	r3, #0
 8002480:	2b00      	cmp	r3, #0
 8002482:	d003      	beq.n	800248c <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800248a:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	697a      	ldr	r2, [r7, #20]
 8002492:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	695b      	ldr	r3, [r3, #20]
 800249a:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800249c:	697b      	ldr	r3, [r7, #20]
 800249e:	f023 0307 	bic.w	r3, r3, #7
 80024a2:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024a8:	697a      	ldr	r2, [r7, #20]
 80024aa:	4313      	orrs	r3, r2
 80024ac:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024b2:	2b04      	cmp	r3, #4
 80024b4:	d117      	bne.n	80024e6 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024ba:	697a      	ldr	r2, [r7, #20]
 80024bc:	4313      	orrs	r3, r2
 80024be:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d00e      	beq.n	80024e6 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80024c8:	6878      	ldr	r0, [r7, #4]
 80024ca:	f001 ff1d 	bl	8004308 <DMA_CheckFifoParam>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d008      	beq.n	80024e6 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2240      	movs	r2, #64	@ 0x40
 80024d8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2201      	movs	r2, #1
 80024de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	e197      	b.n	8002816 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	697a      	ldr	r2, [r7, #20]
 80024ec:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80024ee:	6878      	ldr	r0, [r7, #4]
 80024f0:	f001 fe58 	bl	80041a4 <DMA_CalcBaseAndBitshift>
 80024f4:	4603      	mov	r3, r0
 80024f6:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024fc:	f003 031f 	and.w	r3, r3, #31
 8002500:	223f      	movs	r2, #63	@ 0x3f
 8002502:	409a      	lsls	r2, r3
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	609a      	str	r2, [r3, #8]
 8002508:	e0cd      	b.n	80026a6 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4a3b      	ldr	r2, [pc, #236]	@ (80025fc <HAL_DMA_Init+0x42c>)
 8002510:	4293      	cmp	r3, r2
 8002512:	d022      	beq.n	800255a <HAL_DMA_Init+0x38a>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a39      	ldr	r2, [pc, #228]	@ (8002600 <HAL_DMA_Init+0x430>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d01d      	beq.n	800255a <HAL_DMA_Init+0x38a>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4a38      	ldr	r2, [pc, #224]	@ (8002604 <HAL_DMA_Init+0x434>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d018      	beq.n	800255a <HAL_DMA_Init+0x38a>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a36      	ldr	r2, [pc, #216]	@ (8002608 <HAL_DMA_Init+0x438>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d013      	beq.n	800255a <HAL_DMA_Init+0x38a>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a35      	ldr	r2, [pc, #212]	@ (800260c <HAL_DMA_Init+0x43c>)
 8002538:	4293      	cmp	r3, r2
 800253a:	d00e      	beq.n	800255a <HAL_DMA_Init+0x38a>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a33      	ldr	r2, [pc, #204]	@ (8002610 <HAL_DMA_Init+0x440>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d009      	beq.n	800255a <HAL_DMA_Init+0x38a>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a32      	ldr	r2, [pc, #200]	@ (8002614 <HAL_DMA_Init+0x444>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d004      	beq.n	800255a <HAL_DMA_Init+0x38a>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a30      	ldr	r2, [pc, #192]	@ (8002618 <HAL_DMA_Init+0x448>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d101      	bne.n	800255e <HAL_DMA_Init+0x38e>
 800255a:	2301      	movs	r3, #1
 800255c:	e000      	b.n	8002560 <HAL_DMA_Init+0x390>
 800255e:	2300      	movs	r3, #0
 8002560:	2b00      	cmp	r3, #0
 8002562:	f000 8097 	beq.w	8002694 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a24      	ldr	r2, [pc, #144]	@ (80025fc <HAL_DMA_Init+0x42c>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d021      	beq.n	80025b4 <HAL_DMA_Init+0x3e4>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a22      	ldr	r2, [pc, #136]	@ (8002600 <HAL_DMA_Init+0x430>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d01c      	beq.n	80025b4 <HAL_DMA_Init+0x3e4>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a21      	ldr	r2, [pc, #132]	@ (8002604 <HAL_DMA_Init+0x434>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d017      	beq.n	80025b4 <HAL_DMA_Init+0x3e4>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a1f      	ldr	r2, [pc, #124]	@ (8002608 <HAL_DMA_Init+0x438>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d012      	beq.n	80025b4 <HAL_DMA_Init+0x3e4>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a1e      	ldr	r2, [pc, #120]	@ (800260c <HAL_DMA_Init+0x43c>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d00d      	beq.n	80025b4 <HAL_DMA_Init+0x3e4>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a1c      	ldr	r2, [pc, #112]	@ (8002610 <HAL_DMA_Init+0x440>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d008      	beq.n	80025b4 <HAL_DMA_Init+0x3e4>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a1b      	ldr	r2, [pc, #108]	@ (8002614 <HAL_DMA_Init+0x444>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d003      	beq.n	80025b4 <HAL_DMA_Init+0x3e4>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a19      	ldr	r2, [pc, #100]	@ (8002618 <HAL_DMA_Init+0x448>)
 80025b2:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2202      	movs	r2, #2
 80025b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2200      	movs	r2, #0
 80025c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80025cc:	697a      	ldr	r2, [r7, #20]
 80025ce:	4b13      	ldr	r3, [pc, #76]	@ (800261c <HAL_DMA_Init+0x44c>)
 80025d0:	4013      	ands	r3, r2
 80025d2:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	2b40      	cmp	r3, #64	@ 0x40
 80025da:	d021      	beq.n	8002620 <HAL_DMA_Init+0x450>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	689b      	ldr	r3, [r3, #8]
 80025e0:	2b80      	cmp	r3, #128	@ 0x80
 80025e2:	d102      	bne.n	80025ea <HAL_DMA_Init+0x41a>
 80025e4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80025e8:	e01b      	b.n	8002622 <HAL_DMA_Init+0x452>
 80025ea:	2300      	movs	r3, #0
 80025ec:	e019      	b.n	8002622 <HAL_DMA_Init+0x452>
 80025ee:	bf00      	nop
 80025f0:	fe10803f 	.word	0xfe10803f
 80025f4:	5c001000 	.word	0x5c001000
 80025f8:	ffff0000 	.word	0xffff0000
 80025fc:	58025408 	.word	0x58025408
 8002600:	5802541c 	.word	0x5802541c
 8002604:	58025430 	.word	0x58025430
 8002608:	58025444 	.word	0x58025444
 800260c:	58025458 	.word	0x58025458
 8002610:	5802546c 	.word	0x5802546c
 8002614:	58025480 	.word	0x58025480
 8002618:	58025494 	.word	0x58025494
 800261c:	fffe000f 	.word	0xfffe000f
 8002620:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002622:	687a      	ldr	r2, [r7, #4]
 8002624:	68d2      	ldr	r2, [r2, #12]
 8002626:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002628:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	691b      	ldr	r3, [r3, #16]
 800262e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002630:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	695b      	ldr	r3, [r3, #20]
 8002636:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002638:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	699b      	ldr	r3, [r3, #24]
 800263e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002640:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	69db      	ldr	r3, [r3, #28]
 8002646:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002648:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6a1b      	ldr	r3, [r3, #32]
 800264e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002650:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002652:	697a      	ldr	r2, [r7, #20]
 8002654:	4313      	orrs	r3, r2
 8002656:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	697a      	ldr	r2, [r7, #20]
 800265e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	461a      	mov	r2, r3
 8002666:	4b6e      	ldr	r3, [pc, #440]	@ (8002820 <HAL_DMA_Init+0x650>)
 8002668:	4413      	add	r3, r2
 800266a:	4a6e      	ldr	r2, [pc, #440]	@ (8002824 <HAL_DMA_Init+0x654>)
 800266c:	fba2 2303 	umull	r2, r3, r2, r3
 8002670:	091b      	lsrs	r3, r3, #4
 8002672:	009a      	lsls	r2, r3, #2
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002678:	6878      	ldr	r0, [r7, #4]
 800267a:	f001 fd93 	bl	80041a4 <DMA_CalcBaseAndBitshift>
 800267e:	4603      	mov	r3, r0
 8002680:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002686:	f003 031f 	and.w	r3, r3, #31
 800268a:	2201      	movs	r2, #1
 800268c:	409a      	lsls	r2, r3
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	605a      	str	r2, [r3, #4]
 8002692:	e008      	b.n	80026a6 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2240      	movs	r2, #64	@ 0x40
 8002698:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2203      	movs	r2, #3
 800269e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80026a2:	2301      	movs	r3, #1
 80026a4:	e0b7      	b.n	8002816 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a5f      	ldr	r2, [pc, #380]	@ (8002828 <HAL_DMA_Init+0x658>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d072      	beq.n	8002796 <HAL_DMA_Init+0x5c6>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a5d      	ldr	r2, [pc, #372]	@ (800282c <HAL_DMA_Init+0x65c>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d06d      	beq.n	8002796 <HAL_DMA_Init+0x5c6>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a5c      	ldr	r2, [pc, #368]	@ (8002830 <HAL_DMA_Init+0x660>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d068      	beq.n	8002796 <HAL_DMA_Init+0x5c6>
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a5a      	ldr	r2, [pc, #360]	@ (8002834 <HAL_DMA_Init+0x664>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d063      	beq.n	8002796 <HAL_DMA_Init+0x5c6>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a59      	ldr	r2, [pc, #356]	@ (8002838 <HAL_DMA_Init+0x668>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d05e      	beq.n	8002796 <HAL_DMA_Init+0x5c6>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a57      	ldr	r2, [pc, #348]	@ (800283c <HAL_DMA_Init+0x66c>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d059      	beq.n	8002796 <HAL_DMA_Init+0x5c6>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a56      	ldr	r2, [pc, #344]	@ (8002840 <HAL_DMA_Init+0x670>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d054      	beq.n	8002796 <HAL_DMA_Init+0x5c6>
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a54      	ldr	r2, [pc, #336]	@ (8002844 <HAL_DMA_Init+0x674>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d04f      	beq.n	8002796 <HAL_DMA_Init+0x5c6>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a53      	ldr	r2, [pc, #332]	@ (8002848 <HAL_DMA_Init+0x678>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d04a      	beq.n	8002796 <HAL_DMA_Init+0x5c6>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a51      	ldr	r2, [pc, #324]	@ (800284c <HAL_DMA_Init+0x67c>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d045      	beq.n	8002796 <HAL_DMA_Init+0x5c6>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a50      	ldr	r2, [pc, #320]	@ (8002850 <HAL_DMA_Init+0x680>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d040      	beq.n	8002796 <HAL_DMA_Init+0x5c6>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a4e      	ldr	r2, [pc, #312]	@ (8002854 <HAL_DMA_Init+0x684>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d03b      	beq.n	8002796 <HAL_DMA_Init+0x5c6>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a4d      	ldr	r2, [pc, #308]	@ (8002858 <HAL_DMA_Init+0x688>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d036      	beq.n	8002796 <HAL_DMA_Init+0x5c6>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a4b      	ldr	r2, [pc, #300]	@ (800285c <HAL_DMA_Init+0x68c>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d031      	beq.n	8002796 <HAL_DMA_Init+0x5c6>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a4a      	ldr	r2, [pc, #296]	@ (8002860 <HAL_DMA_Init+0x690>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d02c      	beq.n	8002796 <HAL_DMA_Init+0x5c6>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a48      	ldr	r2, [pc, #288]	@ (8002864 <HAL_DMA_Init+0x694>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d027      	beq.n	8002796 <HAL_DMA_Init+0x5c6>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a47      	ldr	r2, [pc, #284]	@ (8002868 <HAL_DMA_Init+0x698>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d022      	beq.n	8002796 <HAL_DMA_Init+0x5c6>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a45      	ldr	r2, [pc, #276]	@ (800286c <HAL_DMA_Init+0x69c>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d01d      	beq.n	8002796 <HAL_DMA_Init+0x5c6>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a44      	ldr	r2, [pc, #272]	@ (8002870 <HAL_DMA_Init+0x6a0>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d018      	beq.n	8002796 <HAL_DMA_Init+0x5c6>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a42      	ldr	r2, [pc, #264]	@ (8002874 <HAL_DMA_Init+0x6a4>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d013      	beq.n	8002796 <HAL_DMA_Init+0x5c6>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a41      	ldr	r2, [pc, #260]	@ (8002878 <HAL_DMA_Init+0x6a8>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d00e      	beq.n	8002796 <HAL_DMA_Init+0x5c6>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a3f      	ldr	r2, [pc, #252]	@ (800287c <HAL_DMA_Init+0x6ac>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d009      	beq.n	8002796 <HAL_DMA_Init+0x5c6>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4a3e      	ldr	r2, [pc, #248]	@ (8002880 <HAL_DMA_Init+0x6b0>)
 8002788:	4293      	cmp	r3, r2
 800278a:	d004      	beq.n	8002796 <HAL_DMA_Init+0x5c6>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a3c      	ldr	r2, [pc, #240]	@ (8002884 <HAL_DMA_Init+0x6b4>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d101      	bne.n	800279a <HAL_DMA_Init+0x5ca>
 8002796:	2301      	movs	r3, #1
 8002798:	e000      	b.n	800279c <HAL_DMA_Init+0x5cc>
 800279a:	2300      	movs	r3, #0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d032      	beq.n	8002806 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80027a0:	6878      	ldr	r0, [r7, #4]
 80027a2:	f001 fe2d 	bl	8004400 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	2b80      	cmp	r3, #128	@ 0x80
 80027ac:	d102      	bne.n	80027b4 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2200      	movs	r2, #0
 80027b2:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	685a      	ldr	r2, [r3, #4]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027bc:	b2d2      	uxtb	r2, r2
 80027be:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80027c8:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d010      	beq.n	80027f4 <HAL_DMA_Init+0x624>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	2b08      	cmp	r3, #8
 80027d8:	d80c      	bhi.n	80027f4 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80027da:	6878      	ldr	r0, [r7, #4]
 80027dc:	f001 feaa 	bl	8004534 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80027e4:	2200      	movs	r2, #0
 80027e6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027ec:	687a      	ldr	r2, [r7, #4]
 80027ee:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80027f0:	605a      	str	r2, [r3, #4]
 80027f2:	e008      	b.n	8002806 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2200      	movs	r2, #0
 80027f8:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2200      	movs	r2, #0
 8002804:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2200      	movs	r2, #0
 800280a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2201      	movs	r2, #1
 8002810:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002814:	2300      	movs	r3, #0
}
 8002816:	4618      	mov	r0, r3
 8002818:	3718      	adds	r7, #24
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	a7fdabf8 	.word	0xa7fdabf8
 8002824:	cccccccd 	.word	0xcccccccd
 8002828:	40020010 	.word	0x40020010
 800282c:	40020028 	.word	0x40020028
 8002830:	40020040 	.word	0x40020040
 8002834:	40020058 	.word	0x40020058
 8002838:	40020070 	.word	0x40020070
 800283c:	40020088 	.word	0x40020088
 8002840:	400200a0 	.word	0x400200a0
 8002844:	400200b8 	.word	0x400200b8
 8002848:	40020410 	.word	0x40020410
 800284c:	40020428 	.word	0x40020428
 8002850:	40020440 	.word	0x40020440
 8002854:	40020458 	.word	0x40020458
 8002858:	40020470 	.word	0x40020470
 800285c:	40020488 	.word	0x40020488
 8002860:	400204a0 	.word	0x400204a0
 8002864:	400204b8 	.word	0x400204b8
 8002868:	58025408 	.word	0x58025408
 800286c:	5802541c 	.word	0x5802541c
 8002870:	58025430 	.word	0x58025430
 8002874:	58025444 	.word	0x58025444
 8002878:	58025458 	.word	0x58025458
 800287c:	5802546c 	.word	0x5802546c
 8002880:	58025480 	.word	0x58025480
 8002884:	58025494 	.word	0x58025494

08002888 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b086      	sub	sp, #24
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002890:	f7ff f972 	bl	8001b78 <HAL_GetTick>
 8002894:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d101      	bne.n	80028a0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 800289c:	2301      	movs	r3, #1
 800289e:	e2dc      	b.n	8002e5a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028a6:	b2db      	uxtb	r3, r3
 80028a8:	2b02      	cmp	r3, #2
 80028aa:	d008      	beq.n	80028be <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2280      	movs	r2, #128	@ 0x80
 80028b0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2200      	movs	r2, #0
 80028b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	e2cd      	b.n	8002e5a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a76      	ldr	r2, [pc, #472]	@ (8002a9c <HAL_DMA_Abort+0x214>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d04a      	beq.n	800295e <HAL_DMA_Abort+0xd6>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a74      	ldr	r2, [pc, #464]	@ (8002aa0 <HAL_DMA_Abort+0x218>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d045      	beq.n	800295e <HAL_DMA_Abort+0xd6>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a73      	ldr	r2, [pc, #460]	@ (8002aa4 <HAL_DMA_Abort+0x21c>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d040      	beq.n	800295e <HAL_DMA_Abort+0xd6>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a71      	ldr	r2, [pc, #452]	@ (8002aa8 <HAL_DMA_Abort+0x220>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d03b      	beq.n	800295e <HAL_DMA_Abort+0xd6>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a70      	ldr	r2, [pc, #448]	@ (8002aac <HAL_DMA_Abort+0x224>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d036      	beq.n	800295e <HAL_DMA_Abort+0xd6>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a6e      	ldr	r2, [pc, #440]	@ (8002ab0 <HAL_DMA_Abort+0x228>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d031      	beq.n	800295e <HAL_DMA_Abort+0xd6>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4a6d      	ldr	r2, [pc, #436]	@ (8002ab4 <HAL_DMA_Abort+0x22c>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d02c      	beq.n	800295e <HAL_DMA_Abort+0xd6>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a6b      	ldr	r2, [pc, #428]	@ (8002ab8 <HAL_DMA_Abort+0x230>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d027      	beq.n	800295e <HAL_DMA_Abort+0xd6>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a6a      	ldr	r2, [pc, #424]	@ (8002abc <HAL_DMA_Abort+0x234>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d022      	beq.n	800295e <HAL_DMA_Abort+0xd6>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a68      	ldr	r2, [pc, #416]	@ (8002ac0 <HAL_DMA_Abort+0x238>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d01d      	beq.n	800295e <HAL_DMA_Abort+0xd6>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a67      	ldr	r2, [pc, #412]	@ (8002ac4 <HAL_DMA_Abort+0x23c>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d018      	beq.n	800295e <HAL_DMA_Abort+0xd6>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a65      	ldr	r2, [pc, #404]	@ (8002ac8 <HAL_DMA_Abort+0x240>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d013      	beq.n	800295e <HAL_DMA_Abort+0xd6>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a64      	ldr	r2, [pc, #400]	@ (8002acc <HAL_DMA_Abort+0x244>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d00e      	beq.n	800295e <HAL_DMA_Abort+0xd6>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a62      	ldr	r2, [pc, #392]	@ (8002ad0 <HAL_DMA_Abort+0x248>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d009      	beq.n	800295e <HAL_DMA_Abort+0xd6>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a61      	ldr	r2, [pc, #388]	@ (8002ad4 <HAL_DMA_Abort+0x24c>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d004      	beq.n	800295e <HAL_DMA_Abort+0xd6>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a5f      	ldr	r2, [pc, #380]	@ (8002ad8 <HAL_DMA_Abort+0x250>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d101      	bne.n	8002962 <HAL_DMA_Abort+0xda>
 800295e:	2301      	movs	r3, #1
 8002960:	e000      	b.n	8002964 <HAL_DMA_Abort+0xdc>
 8002962:	2300      	movs	r3, #0
 8002964:	2b00      	cmp	r3, #0
 8002966:	d013      	beq.n	8002990 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f022 021e 	bic.w	r2, r2, #30
 8002976:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	695a      	ldr	r2, [r3, #20]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002986:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	617b      	str	r3, [r7, #20]
 800298e:	e00a      	b.n	80029a6 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f022 020e 	bic.w	r2, r2, #14
 800299e:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a3c      	ldr	r2, [pc, #240]	@ (8002a9c <HAL_DMA_Abort+0x214>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d072      	beq.n	8002a96 <HAL_DMA_Abort+0x20e>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a3a      	ldr	r2, [pc, #232]	@ (8002aa0 <HAL_DMA_Abort+0x218>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d06d      	beq.n	8002a96 <HAL_DMA_Abort+0x20e>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a39      	ldr	r2, [pc, #228]	@ (8002aa4 <HAL_DMA_Abort+0x21c>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d068      	beq.n	8002a96 <HAL_DMA_Abort+0x20e>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4a37      	ldr	r2, [pc, #220]	@ (8002aa8 <HAL_DMA_Abort+0x220>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d063      	beq.n	8002a96 <HAL_DMA_Abort+0x20e>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a36      	ldr	r2, [pc, #216]	@ (8002aac <HAL_DMA_Abort+0x224>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d05e      	beq.n	8002a96 <HAL_DMA_Abort+0x20e>
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a34      	ldr	r2, [pc, #208]	@ (8002ab0 <HAL_DMA_Abort+0x228>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d059      	beq.n	8002a96 <HAL_DMA_Abort+0x20e>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a33      	ldr	r2, [pc, #204]	@ (8002ab4 <HAL_DMA_Abort+0x22c>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d054      	beq.n	8002a96 <HAL_DMA_Abort+0x20e>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a31      	ldr	r2, [pc, #196]	@ (8002ab8 <HAL_DMA_Abort+0x230>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d04f      	beq.n	8002a96 <HAL_DMA_Abort+0x20e>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a30      	ldr	r2, [pc, #192]	@ (8002abc <HAL_DMA_Abort+0x234>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d04a      	beq.n	8002a96 <HAL_DMA_Abort+0x20e>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a2e      	ldr	r2, [pc, #184]	@ (8002ac0 <HAL_DMA_Abort+0x238>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d045      	beq.n	8002a96 <HAL_DMA_Abort+0x20e>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a2d      	ldr	r2, [pc, #180]	@ (8002ac4 <HAL_DMA_Abort+0x23c>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d040      	beq.n	8002a96 <HAL_DMA_Abort+0x20e>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a2b      	ldr	r2, [pc, #172]	@ (8002ac8 <HAL_DMA_Abort+0x240>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d03b      	beq.n	8002a96 <HAL_DMA_Abort+0x20e>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a2a      	ldr	r2, [pc, #168]	@ (8002acc <HAL_DMA_Abort+0x244>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d036      	beq.n	8002a96 <HAL_DMA_Abort+0x20e>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a28      	ldr	r2, [pc, #160]	@ (8002ad0 <HAL_DMA_Abort+0x248>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d031      	beq.n	8002a96 <HAL_DMA_Abort+0x20e>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a27      	ldr	r2, [pc, #156]	@ (8002ad4 <HAL_DMA_Abort+0x24c>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d02c      	beq.n	8002a96 <HAL_DMA_Abort+0x20e>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a25      	ldr	r2, [pc, #148]	@ (8002ad8 <HAL_DMA_Abort+0x250>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d027      	beq.n	8002a96 <HAL_DMA_Abort+0x20e>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a24      	ldr	r2, [pc, #144]	@ (8002adc <HAL_DMA_Abort+0x254>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d022      	beq.n	8002a96 <HAL_DMA_Abort+0x20e>
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a22      	ldr	r2, [pc, #136]	@ (8002ae0 <HAL_DMA_Abort+0x258>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d01d      	beq.n	8002a96 <HAL_DMA_Abort+0x20e>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a21      	ldr	r2, [pc, #132]	@ (8002ae4 <HAL_DMA_Abort+0x25c>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d018      	beq.n	8002a96 <HAL_DMA_Abort+0x20e>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a1f      	ldr	r2, [pc, #124]	@ (8002ae8 <HAL_DMA_Abort+0x260>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d013      	beq.n	8002a96 <HAL_DMA_Abort+0x20e>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a1e      	ldr	r2, [pc, #120]	@ (8002aec <HAL_DMA_Abort+0x264>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d00e      	beq.n	8002a96 <HAL_DMA_Abort+0x20e>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a1c      	ldr	r2, [pc, #112]	@ (8002af0 <HAL_DMA_Abort+0x268>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d009      	beq.n	8002a96 <HAL_DMA_Abort+0x20e>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a1b      	ldr	r2, [pc, #108]	@ (8002af4 <HAL_DMA_Abort+0x26c>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d004      	beq.n	8002a96 <HAL_DMA_Abort+0x20e>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a19      	ldr	r2, [pc, #100]	@ (8002af8 <HAL_DMA_Abort+0x270>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d132      	bne.n	8002afc <HAL_DMA_Abort+0x274>
 8002a96:	2301      	movs	r3, #1
 8002a98:	e031      	b.n	8002afe <HAL_DMA_Abort+0x276>
 8002a9a:	bf00      	nop
 8002a9c:	40020010 	.word	0x40020010
 8002aa0:	40020028 	.word	0x40020028
 8002aa4:	40020040 	.word	0x40020040
 8002aa8:	40020058 	.word	0x40020058
 8002aac:	40020070 	.word	0x40020070
 8002ab0:	40020088 	.word	0x40020088
 8002ab4:	400200a0 	.word	0x400200a0
 8002ab8:	400200b8 	.word	0x400200b8
 8002abc:	40020410 	.word	0x40020410
 8002ac0:	40020428 	.word	0x40020428
 8002ac4:	40020440 	.word	0x40020440
 8002ac8:	40020458 	.word	0x40020458
 8002acc:	40020470 	.word	0x40020470
 8002ad0:	40020488 	.word	0x40020488
 8002ad4:	400204a0 	.word	0x400204a0
 8002ad8:	400204b8 	.word	0x400204b8
 8002adc:	58025408 	.word	0x58025408
 8002ae0:	5802541c 	.word	0x5802541c
 8002ae4:	58025430 	.word	0x58025430
 8002ae8:	58025444 	.word	0x58025444
 8002aec:	58025458 	.word	0x58025458
 8002af0:	5802546c 	.word	0x5802546c
 8002af4:	58025480 	.word	0x58025480
 8002af8:	58025494 	.word	0x58025494
 8002afc:	2300      	movs	r3, #0
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d007      	beq.n	8002b12 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b0c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002b10:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a6d      	ldr	r2, [pc, #436]	@ (8002ccc <HAL_DMA_Abort+0x444>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d04a      	beq.n	8002bb2 <HAL_DMA_Abort+0x32a>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a6b      	ldr	r2, [pc, #428]	@ (8002cd0 <HAL_DMA_Abort+0x448>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d045      	beq.n	8002bb2 <HAL_DMA_Abort+0x32a>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a6a      	ldr	r2, [pc, #424]	@ (8002cd4 <HAL_DMA_Abort+0x44c>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d040      	beq.n	8002bb2 <HAL_DMA_Abort+0x32a>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a68      	ldr	r2, [pc, #416]	@ (8002cd8 <HAL_DMA_Abort+0x450>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d03b      	beq.n	8002bb2 <HAL_DMA_Abort+0x32a>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a67      	ldr	r2, [pc, #412]	@ (8002cdc <HAL_DMA_Abort+0x454>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d036      	beq.n	8002bb2 <HAL_DMA_Abort+0x32a>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a65      	ldr	r2, [pc, #404]	@ (8002ce0 <HAL_DMA_Abort+0x458>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d031      	beq.n	8002bb2 <HAL_DMA_Abort+0x32a>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a64      	ldr	r2, [pc, #400]	@ (8002ce4 <HAL_DMA_Abort+0x45c>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d02c      	beq.n	8002bb2 <HAL_DMA_Abort+0x32a>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a62      	ldr	r2, [pc, #392]	@ (8002ce8 <HAL_DMA_Abort+0x460>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d027      	beq.n	8002bb2 <HAL_DMA_Abort+0x32a>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a61      	ldr	r2, [pc, #388]	@ (8002cec <HAL_DMA_Abort+0x464>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d022      	beq.n	8002bb2 <HAL_DMA_Abort+0x32a>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a5f      	ldr	r2, [pc, #380]	@ (8002cf0 <HAL_DMA_Abort+0x468>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d01d      	beq.n	8002bb2 <HAL_DMA_Abort+0x32a>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a5e      	ldr	r2, [pc, #376]	@ (8002cf4 <HAL_DMA_Abort+0x46c>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d018      	beq.n	8002bb2 <HAL_DMA_Abort+0x32a>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a5c      	ldr	r2, [pc, #368]	@ (8002cf8 <HAL_DMA_Abort+0x470>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d013      	beq.n	8002bb2 <HAL_DMA_Abort+0x32a>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a5b      	ldr	r2, [pc, #364]	@ (8002cfc <HAL_DMA_Abort+0x474>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d00e      	beq.n	8002bb2 <HAL_DMA_Abort+0x32a>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a59      	ldr	r2, [pc, #356]	@ (8002d00 <HAL_DMA_Abort+0x478>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d009      	beq.n	8002bb2 <HAL_DMA_Abort+0x32a>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a58      	ldr	r2, [pc, #352]	@ (8002d04 <HAL_DMA_Abort+0x47c>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d004      	beq.n	8002bb2 <HAL_DMA_Abort+0x32a>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a56      	ldr	r2, [pc, #344]	@ (8002d08 <HAL_DMA_Abort+0x480>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d108      	bne.n	8002bc4 <HAL_DMA_Abort+0x33c>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f022 0201 	bic.w	r2, r2, #1
 8002bc0:	601a      	str	r2, [r3, #0]
 8002bc2:	e007      	b.n	8002bd4 <HAL_DMA_Abort+0x34c>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f022 0201 	bic.w	r2, r2, #1
 8002bd2:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002bd4:	e013      	b.n	8002bfe <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002bd6:	f7fe ffcf 	bl	8001b78 <HAL_GetTick>
 8002bda:	4602      	mov	r2, r0
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	1ad3      	subs	r3, r2, r3
 8002be0:	2b05      	cmp	r3, #5
 8002be2:	d90c      	bls.n	8002bfe <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2220      	movs	r2, #32
 8002be8:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2203      	movs	r2, #3
 8002bee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e12d      	b.n	8002e5a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0301 	and.w	r3, r3, #1
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d1e5      	bne.n	8002bd6 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a2f      	ldr	r2, [pc, #188]	@ (8002ccc <HAL_DMA_Abort+0x444>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d04a      	beq.n	8002caa <HAL_DMA_Abort+0x422>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a2d      	ldr	r2, [pc, #180]	@ (8002cd0 <HAL_DMA_Abort+0x448>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d045      	beq.n	8002caa <HAL_DMA_Abort+0x422>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a2c      	ldr	r2, [pc, #176]	@ (8002cd4 <HAL_DMA_Abort+0x44c>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d040      	beq.n	8002caa <HAL_DMA_Abort+0x422>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a2a      	ldr	r2, [pc, #168]	@ (8002cd8 <HAL_DMA_Abort+0x450>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d03b      	beq.n	8002caa <HAL_DMA_Abort+0x422>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a29      	ldr	r2, [pc, #164]	@ (8002cdc <HAL_DMA_Abort+0x454>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d036      	beq.n	8002caa <HAL_DMA_Abort+0x422>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a27      	ldr	r2, [pc, #156]	@ (8002ce0 <HAL_DMA_Abort+0x458>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d031      	beq.n	8002caa <HAL_DMA_Abort+0x422>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a26      	ldr	r2, [pc, #152]	@ (8002ce4 <HAL_DMA_Abort+0x45c>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d02c      	beq.n	8002caa <HAL_DMA_Abort+0x422>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a24      	ldr	r2, [pc, #144]	@ (8002ce8 <HAL_DMA_Abort+0x460>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d027      	beq.n	8002caa <HAL_DMA_Abort+0x422>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a23      	ldr	r2, [pc, #140]	@ (8002cec <HAL_DMA_Abort+0x464>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d022      	beq.n	8002caa <HAL_DMA_Abort+0x422>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a21      	ldr	r2, [pc, #132]	@ (8002cf0 <HAL_DMA_Abort+0x468>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d01d      	beq.n	8002caa <HAL_DMA_Abort+0x422>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a20      	ldr	r2, [pc, #128]	@ (8002cf4 <HAL_DMA_Abort+0x46c>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d018      	beq.n	8002caa <HAL_DMA_Abort+0x422>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a1e      	ldr	r2, [pc, #120]	@ (8002cf8 <HAL_DMA_Abort+0x470>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d013      	beq.n	8002caa <HAL_DMA_Abort+0x422>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a1d      	ldr	r2, [pc, #116]	@ (8002cfc <HAL_DMA_Abort+0x474>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d00e      	beq.n	8002caa <HAL_DMA_Abort+0x422>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a1b      	ldr	r2, [pc, #108]	@ (8002d00 <HAL_DMA_Abort+0x478>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d009      	beq.n	8002caa <HAL_DMA_Abort+0x422>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a1a      	ldr	r2, [pc, #104]	@ (8002d04 <HAL_DMA_Abort+0x47c>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d004      	beq.n	8002caa <HAL_DMA_Abort+0x422>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a18      	ldr	r2, [pc, #96]	@ (8002d08 <HAL_DMA_Abort+0x480>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d101      	bne.n	8002cae <HAL_DMA_Abort+0x426>
 8002caa:	2301      	movs	r3, #1
 8002cac:	e000      	b.n	8002cb0 <HAL_DMA_Abort+0x428>
 8002cae:	2300      	movs	r3, #0
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d02b      	beq.n	8002d0c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cb8:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cbe:	f003 031f 	and.w	r3, r3, #31
 8002cc2:	223f      	movs	r2, #63	@ 0x3f
 8002cc4:	409a      	lsls	r2, r3
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	609a      	str	r2, [r3, #8]
 8002cca:	e02a      	b.n	8002d22 <HAL_DMA_Abort+0x49a>
 8002ccc:	40020010 	.word	0x40020010
 8002cd0:	40020028 	.word	0x40020028
 8002cd4:	40020040 	.word	0x40020040
 8002cd8:	40020058 	.word	0x40020058
 8002cdc:	40020070 	.word	0x40020070
 8002ce0:	40020088 	.word	0x40020088
 8002ce4:	400200a0 	.word	0x400200a0
 8002ce8:	400200b8 	.word	0x400200b8
 8002cec:	40020410 	.word	0x40020410
 8002cf0:	40020428 	.word	0x40020428
 8002cf4:	40020440 	.word	0x40020440
 8002cf8:	40020458 	.word	0x40020458
 8002cfc:	40020470 	.word	0x40020470
 8002d00:	40020488 	.word	0x40020488
 8002d04:	400204a0 	.word	0x400204a0
 8002d08:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d10:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d16:	f003 031f 	and.w	r3, r3, #31
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	409a      	lsls	r2, r3
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4a4f      	ldr	r2, [pc, #316]	@ (8002e64 <HAL_DMA_Abort+0x5dc>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d072      	beq.n	8002e12 <HAL_DMA_Abort+0x58a>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a4d      	ldr	r2, [pc, #308]	@ (8002e68 <HAL_DMA_Abort+0x5e0>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d06d      	beq.n	8002e12 <HAL_DMA_Abort+0x58a>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a4c      	ldr	r2, [pc, #304]	@ (8002e6c <HAL_DMA_Abort+0x5e4>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d068      	beq.n	8002e12 <HAL_DMA_Abort+0x58a>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a4a      	ldr	r2, [pc, #296]	@ (8002e70 <HAL_DMA_Abort+0x5e8>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d063      	beq.n	8002e12 <HAL_DMA_Abort+0x58a>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4a49      	ldr	r2, [pc, #292]	@ (8002e74 <HAL_DMA_Abort+0x5ec>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d05e      	beq.n	8002e12 <HAL_DMA_Abort+0x58a>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a47      	ldr	r2, [pc, #284]	@ (8002e78 <HAL_DMA_Abort+0x5f0>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d059      	beq.n	8002e12 <HAL_DMA_Abort+0x58a>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a46      	ldr	r2, [pc, #280]	@ (8002e7c <HAL_DMA_Abort+0x5f4>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d054      	beq.n	8002e12 <HAL_DMA_Abort+0x58a>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a44      	ldr	r2, [pc, #272]	@ (8002e80 <HAL_DMA_Abort+0x5f8>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d04f      	beq.n	8002e12 <HAL_DMA_Abort+0x58a>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a43      	ldr	r2, [pc, #268]	@ (8002e84 <HAL_DMA_Abort+0x5fc>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d04a      	beq.n	8002e12 <HAL_DMA_Abort+0x58a>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a41      	ldr	r2, [pc, #260]	@ (8002e88 <HAL_DMA_Abort+0x600>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d045      	beq.n	8002e12 <HAL_DMA_Abort+0x58a>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a40      	ldr	r2, [pc, #256]	@ (8002e8c <HAL_DMA_Abort+0x604>)
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d040      	beq.n	8002e12 <HAL_DMA_Abort+0x58a>
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a3e      	ldr	r2, [pc, #248]	@ (8002e90 <HAL_DMA_Abort+0x608>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d03b      	beq.n	8002e12 <HAL_DMA_Abort+0x58a>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a3d      	ldr	r2, [pc, #244]	@ (8002e94 <HAL_DMA_Abort+0x60c>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d036      	beq.n	8002e12 <HAL_DMA_Abort+0x58a>
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a3b      	ldr	r2, [pc, #236]	@ (8002e98 <HAL_DMA_Abort+0x610>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d031      	beq.n	8002e12 <HAL_DMA_Abort+0x58a>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a3a      	ldr	r2, [pc, #232]	@ (8002e9c <HAL_DMA_Abort+0x614>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d02c      	beq.n	8002e12 <HAL_DMA_Abort+0x58a>
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a38      	ldr	r2, [pc, #224]	@ (8002ea0 <HAL_DMA_Abort+0x618>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d027      	beq.n	8002e12 <HAL_DMA_Abort+0x58a>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a37      	ldr	r2, [pc, #220]	@ (8002ea4 <HAL_DMA_Abort+0x61c>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d022      	beq.n	8002e12 <HAL_DMA_Abort+0x58a>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a35      	ldr	r2, [pc, #212]	@ (8002ea8 <HAL_DMA_Abort+0x620>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d01d      	beq.n	8002e12 <HAL_DMA_Abort+0x58a>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a34      	ldr	r2, [pc, #208]	@ (8002eac <HAL_DMA_Abort+0x624>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d018      	beq.n	8002e12 <HAL_DMA_Abort+0x58a>
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a32      	ldr	r2, [pc, #200]	@ (8002eb0 <HAL_DMA_Abort+0x628>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d013      	beq.n	8002e12 <HAL_DMA_Abort+0x58a>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4a31      	ldr	r2, [pc, #196]	@ (8002eb4 <HAL_DMA_Abort+0x62c>)
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d00e      	beq.n	8002e12 <HAL_DMA_Abort+0x58a>
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a2f      	ldr	r2, [pc, #188]	@ (8002eb8 <HAL_DMA_Abort+0x630>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d009      	beq.n	8002e12 <HAL_DMA_Abort+0x58a>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4a2e      	ldr	r2, [pc, #184]	@ (8002ebc <HAL_DMA_Abort+0x634>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d004      	beq.n	8002e12 <HAL_DMA_Abort+0x58a>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4a2c      	ldr	r2, [pc, #176]	@ (8002ec0 <HAL_DMA_Abort+0x638>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d101      	bne.n	8002e16 <HAL_DMA_Abort+0x58e>
 8002e12:	2301      	movs	r3, #1
 8002e14:	e000      	b.n	8002e18 <HAL_DMA_Abort+0x590>
 8002e16:	2300      	movs	r3, #0
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d015      	beq.n	8002e48 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e20:	687a      	ldr	r2, [r7, #4]
 8002e22:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002e24:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d00c      	beq.n	8002e48 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e32:	681a      	ldr	r2, [r3, #0]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e38:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e3c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e42:	687a      	ldr	r2, [r7, #4]
 8002e44:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002e46:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2200      	movs	r2, #0
 8002e54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8002e58:	2300      	movs	r3, #0
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	3718      	adds	r7, #24
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	40020010 	.word	0x40020010
 8002e68:	40020028 	.word	0x40020028
 8002e6c:	40020040 	.word	0x40020040
 8002e70:	40020058 	.word	0x40020058
 8002e74:	40020070 	.word	0x40020070
 8002e78:	40020088 	.word	0x40020088
 8002e7c:	400200a0 	.word	0x400200a0
 8002e80:	400200b8 	.word	0x400200b8
 8002e84:	40020410 	.word	0x40020410
 8002e88:	40020428 	.word	0x40020428
 8002e8c:	40020440 	.word	0x40020440
 8002e90:	40020458 	.word	0x40020458
 8002e94:	40020470 	.word	0x40020470
 8002e98:	40020488 	.word	0x40020488
 8002e9c:	400204a0 	.word	0x400204a0
 8002ea0:	400204b8 	.word	0x400204b8
 8002ea4:	58025408 	.word	0x58025408
 8002ea8:	5802541c 	.word	0x5802541c
 8002eac:	58025430 	.word	0x58025430
 8002eb0:	58025444 	.word	0x58025444
 8002eb4:	58025458 	.word	0x58025458
 8002eb8:	5802546c 	.word	0x5802546c
 8002ebc:	58025480 	.word	0x58025480
 8002ec0:	58025494 	.word	0x58025494

08002ec4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b084      	sub	sp, #16
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d101      	bne.n	8002ed6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e237      	b.n	8003346 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002edc:	b2db      	uxtb	r3, r3
 8002ede:	2b02      	cmp	r3, #2
 8002ee0:	d004      	beq.n	8002eec <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2280      	movs	r2, #128	@ 0x80
 8002ee6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e22c      	b.n	8003346 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a5c      	ldr	r2, [pc, #368]	@ (8003064 <HAL_DMA_Abort_IT+0x1a0>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d04a      	beq.n	8002f8c <HAL_DMA_Abort_IT+0xc8>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a5b      	ldr	r2, [pc, #364]	@ (8003068 <HAL_DMA_Abort_IT+0x1a4>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d045      	beq.n	8002f8c <HAL_DMA_Abort_IT+0xc8>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a59      	ldr	r2, [pc, #356]	@ (800306c <HAL_DMA_Abort_IT+0x1a8>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d040      	beq.n	8002f8c <HAL_DMA_Abort_IT+0xc8>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a58      	ldr	r2, [pc, #352]	@ (8003070 <HAL_DMA_Abort_IT+0x1ac>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d03b      	beq.n	8002f8c <HAL_DMA_Abort_IT+0xc8>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a56      	ldr	r2, [pc, #344]	@ (8003074 <HAL_DMA_Abort_IT+0x1b0>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d036      	beq.n	8002f8c <HAL_DMA_Abort_IT+0xc8>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a55      	ldr	r2, [pc, #340]	@ (8003078 <HAL_DMA_Abort_IT+0x1b4>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d031      	beq.n	8002f8c <HAL_DMA_Abort_IT+0xc8>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a53      	ldr	r2, [pc, #332]	@ (800307c <HAL_DMA_Abort_IT+0x1b8>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d02c      	beq.n	8002f8c <HAL_DMA_Abort_IT+0xc8>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a52      	ldr	r2, [pc, #328]	@ (8003080 <HAL_DMA_Abort_IT+0x1bc>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d027      	beq.n	8002f8c <HAL_DMA_Abort_IT+0xc8>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a50      	ldr	r2, [pc, #320]	@ (8003084 <HAL_DMA_Abort_IT+0x1c0>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d022      	beq.n	8002f8c <HAL_DMA_Abort_IT+0xc8>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a4f      	ldr	r2, [pc, #316]	@ (8003088 <HAL_DMA_Abort_IT+0x1c4>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d01d      	beq.n	8002f8c <HAL_DMA_Abort_IT+0xc8>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a4d      	ldr	r2, [pc, #308]	@ (800308c <HAL_DMA_Abort_IT+0x1c8>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d018      	beq.n	8002f8c <HAL_DMA_Abort_IT+0xc8>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a4c      	ldr	r2, [pc, #304]	@ (8003090 <HAL_DMA_Abort_IT+0x1cc>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d013      	beq.n	8002f8c <HAL_DMA_Abort_IT+0xc8>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a4a      	ldr	r2, [pc, #296]	@ (8003094 <HAL_DMA_Abort_IT+0x1d0>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d00e      	beq.n	8002f8c <HAL_DMA_Abort_IT+0xc8>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a49      	ldr	r2, [pc, #292]	@ (8003098 <HAL_DMA_Abort_IT+0x1d4>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d009      	beq.n	8002f8c <HAL_DMA_Abort_IT+0xc8>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a47      	ldr	r2, [pc, #284]	@ (800309c <HAL_DMA_Abort_IT+0x1d8>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d004      	beq.n	8002f8c <HAL_DMA_Abort_IT+0xc8>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a46      	ldr	r2, [pc, #280]	@ (80030a0 <HAL_DMA_Abort_IT+0x1dc>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d101      	bne.n	8002f90 <HAL_DMA_Abort_IT+0xcc>
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	e000      	b.n	8002f92 <HAL_DMA_Abort_IT+0xce>
 8002f90:	2300      	movs	r3, #0
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	f000 8086 	beq.w	80030a4 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2204      	movs	r2, #4
 8002f9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a2f      	ldr	r2, [pc, #188]	@ (8003064 <HAL_DMA_Abort_IT+0x1a0>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d04a      	beq.n	8003040 <HAL_DMA_Abort_IT+0x17c>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a2e      	ldr	r2, [pc, #184]	@ (8003068 <HAL_DMA_Abort_IT+0x1a4>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d045      	beq.n	8003040 <HAL_DMA_Abort_IT+0x17c>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a2c      	ldr	r2, [pc, #176]	@ (800306c <HAL_DMA_Abort_IT+0x1a8>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d040      	beq.n	8003040 <HAL_DMA_Abort_IT+0x17c>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a2b      	ldr	r2, [pc, #172]	@ (8003070 <HAL_DMA_Abort_IT+0x1ac>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d03b      	beq.n	8003040 <HAL_DMA_Abort_IT+0x17c>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a29      	ldr	r2, [pc, #164]	@ (8003074 <HAL_DMA_Abort_IT+0x1b0>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d036      	beq.n	8003040 <HAL_DMA_Abort_IT+0x17c>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4a28      	ldr	r2, [pc, #160]	@ (8003078 <HAL_DMA_Abort_IT+0x1b4>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d031      	beq.n	8003040 <HAL_DMA_Abort_IT+0x17c>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a26      	ldr	r2, [pc, #152]	@ (800307c <HAL_DMA_Abort_IT+0x1b8>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d02c      	beq.n	8003040 <HAL_DMA_Abort_IT+0x17c>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4a25      	ldr	r2, [pc, #148]	@ (8003080 <HAL_DMA_Abort_IT+0x1bc>)
 8002fec:	4293      	cmp	r3, r2
 8002fee:	d027      	beq.n	8003040 <HAL_DMA_Abort_IT+0x17c>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a23      	ldr	r2, [pc, #140]	@ (8003084 <HAL_DMA_Abort_IT+0x1c0>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d022      	beq.n	8003040 <HAL_DMA_Abort_IT+0x17c>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a22      	ldr	r2, [pc, #136]	@ (8003088 <HAL_DMA_Abort_IT+0x1c4>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d01d      	beq.n	8003040 <HAL_DMA_Abort_IT+0x17c>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a20      	ldr	r2, [pc, #128]	@ (800308c <HAL_DMA_Abort_IT+0x1c8>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d018      	beq.n	8003040 <HAL_DMA_Abort_IT+0x17c>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4a1f      	ldr	r2, [pc, #124]	@ (8003090 <HAL_DMA_Abort_IT+0x1cc>)
 8003014:	4293      	cmp	r3, r2
 8003016:	d013      	beq.n	8003040 <HAL_DMA_Abort_IT+0x17c>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a1d      	ldr	r2, [pc, #116]	@ (8003094 <HAL_DMA_Abort_IT+0x1d0>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d00e      	beq.n	8003040 <HAL_DMA_Abort_IT+0x17c>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a1c      	ldr	r2, [pc, #112]	@ (8003098 <HAL_DMA_Abort_IT+0x1d4>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d009      	beq.n	8003040 <HAL_DMA_Abort_IT+0x17c>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4a1a      	ldr	r2, [pc, #104]	@ (800309c <HAL_DMA_Abort_IT+0x1d8>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d004      	beq.n	8003040 <HAL_DMA_Abort_IT+0x17c>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4a19      	ldr	r2, [pc, #100]	@ (80030a0 <HAL_DMA_Abort_IT+0x1dc>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d108      	bne.n	8003052 <HAL_DMA_Abort_IT+0x18e>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f022 0201 	bic.w	r2, r2, #1
 800304e:	601a      	str	r2, [r3, #0]
 8003050:	e178      	b.n	8003344 <HAL_DMA_Abort_IT+0x480>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f022 0201 	bic.w	r2, r2, #1
 8003060:	601a      	str	r2, [r3, #0]
 8003062:	e16f      	b.n	8003344 <HAL_DMA_Abort_IT+0x480>
 8003064:	40020010 	.word	0x40020010
 8003068:	40020028 	.word	0x40020028
 800306c:	40020040 	.word	0x40020040
 8003070:	40020058 	.word	0x40020058
 8003074:	40020070 	.word	0x40020070
 8003078:	40020088 	.word	0x40020088
 800307c:	400200a0 	.word	0x400200a0
 8003080:	400200b8 	.word	0x400200b8
 8003084:	40020410 	.word	0x40020410
 8003088:	40020428 	.word	0x40020428
 800308c:	40020440 	.word	0x40020440
 8003090:	40020458 	.word	0x40020458
 8003094:	40020470 	.word	0x40020470
 8003098:	40020488 	.word	0x40020488
 800309c:	400204a0 	.word	0x400204a0
 80030a0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f022 020e 	bic.w	r2, r2, #14
 80030b2:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a6c      	ldr	r2, [pc, #432]	@ (800326c <HAL_DMA_Abort_IT+0x3a8>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d04a      	beq.n	8003154 <HAL_DMA_Abort_IT+0x290>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a6b      	ldr	r2, [pc, #428]	@ (8003270 <HAL_DMA_Abort_IT+0x3ac>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d045      	beq.n	8003154 <HAL_DMA_Abort_IT+0x290>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a69      	ldr	r2, [pc, #420]	@ (8003274 <HAL_DMA_Abort_IT+0x3b0>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d040      	beq.n	8003154 <HAL_DMA_Abort_IT+0x290>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a68      	ldr	r2, [pc, #416]	@ (8003278 <HAL_DMA_Abort_IT+0x3b4>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d03b      	beq.n	8003154 <HAL_DMA_Abort_IT+0x290>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a66      	ldr	r2, [pc, #408]	@ (800327c <HAL_DMA_Abort_IT+0x3b8>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d036      	beq.n	8003154 <HAL_DMA_Abort_IT+0x290>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a65      	ldr	r2, [pc, #404]	@ (8003280 <HAL_DMA_Abort_IT+0x3bc>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d031      	beq.n	8003154 <HAL_DMA_Abort_IT+0x290>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a63      	ldr	r2, [pc, #396]	@ (8003284 <HAL_DMA_Abort_IT+0x3c0>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d02c      	beq.n	8003154 <HAL_DMA_Abort_IT+0x290>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a62      	ldr	r2, [pc, #392]	@ (8003288 <HAL_DMA_Abort_IT+0x3c4>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d027      	beq.n	8003154 <HAL_DMA_Abort_IT+0x290>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a60      	ldr	r2, [pc, #384]	@ (800328c <HAL_DMA_Abort_IT+0x3c8>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d022      	beq.n	8003154 <HAL_DMA_Abort_IT+0x290>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a5f      	ldr	r2, [pc, #380]	@ (8003290 <HAL_DMA_Abort_IT+0x3cc>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d01d      	beq.n	8003154 <HAL_DMA_Abort_IT+0x290>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a5d      	ldr	r2, [pc, #372]	@ (8003294 <HAL_DMA_Abort_IT+0x3d0>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d018      	beq.n	8003154 <HAL_DMA_Abort_IT+0x290>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a5c      	ldr	r2, [pc, #368]	@ (8003298 <HAL_DMA_Abort_IT+0x3d4>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d013      	beq.n	8003154 <HAL_DMA_Abort_IT+0x290>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a5a      	ldr	r2, [pc, #360]	@ (800329c <HAL_DMA_Abort_IT+0x3d8>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d00e      	beq.n	8003154 <HAL_DMA_Abort_IT+0x290>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a59      	ldr	r2, [pc, #356]	@ (80032a0 <HAL_DMA_Abort_IT+0x3dc>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d009      	beq.n	8003154 <HAL_DMA_Abort_IT+0x290>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a57      	ldr	r2, [pc, #348]	@ (80032a4 <HAL_DMA_Abort_IT+0x3e0>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d004      	beq.n	8003154 <HAL_DMA_Abort_IT+0x290>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a56      	ldr	r2, [pc, #344]	@ (80032a8 <HAL_DMA_Abort_IT+0x3e4>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d108      	bne.n	8003166 <HAL_DMA_Abort_IT+0x2a2>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f022 0201 	bic.w	r2, r2, #1
 8003162:	601a      	str	r2, [r3, #0]
 8003164:	e007      	b.n	8003176 <HAL_DMA_Abort_IT+0x2b2>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f022 0201 	bic.w	r2, r2, #1
 8003174:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a3c      	ldr	r2, [pc, #240]	@ (800326c <HAL_DMA_Abort_IT+0x3a8>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d072      	beq.n	8003266 <HAL_DMA_Abort_IT+0x3a2>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a3a      	ldr	r2, [pc, #232]	@ (8003270 <HAL_DMA_Abort_IT+0x3ac>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d06d      	beq.n	8003266 <HAL_DMA_Abort_IT+0x3a2>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a39      	ldr	r2, [pc, #228]	@ (8003274 <HAL_DMA_Abort_IT+0x3b0>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d068      	beq.n	8003266 <HAL_DMA_Abort_IT+0x3a2>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a37      	ldr	r2, [pc, #220]	@ (8003278 <HAL_DMA_Abort_IT+0x3b4>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d063      	beq.n	8003266 <HAL_DMA_Abort_IT+0x3a2>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a36      	ldr	r2, [pc, #216]	@ (800327c <HAL_DMA_Abort_IT+0x3b8>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d05e      	beq.n	8003266 <HAL_DMA_Abort_IT+0x3a2>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a34      	ldr	r2, [pc, #208]	@ (8003280 <HAL_DMA_Abort_IT+0x3bc>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d059      	beq.n	8003266 <HAL_DMA_Abort_IT+0x3a2>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a33      	ldr	r2, [pc, #204]	@ (8003284 <HAL_DMA_Abort_IT+0x3c0>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d054      	beq.n	8003266 <HAL_DMA_Abort_IT+0x3a2>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a31      	ldr	r2, [pc, #196]	@ (8003288 <HAL_DMA_Abort_IT+0x3c4>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d04f      	beq.n	8003266 <HAL_DMA_Abort_IT+0x3a2>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a30      	ldr	r2, [pc, #192]	@ (800328c <HAL_DMA_Abort_IT+0x3c8>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d04a      	beq.n	8003266 <HAL_DMA_Abort_IT+0x3a2>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a2e      	ldr	r2, [pc, #184]	@ (8003290 <HAL_DMA_Abort_IT+0x3cc>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d045      	beq.n	8003266 <HAL_DMA_Abort_IT+0x3a2>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a2d      	ldr	r2, [pc, #180]	@ (8003294 <HAL_DMA_Abort_IT+0x3d0>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d040      	beq.n	8003266 <HAL_DMA_Abort_IT+0x3a2>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a2b      	ldr	r2, [pc, #172]	@ (8003298 <HAL_DMA_Abort_IT+0x3d4>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d03b      	beq.n	8003266 <HAL_DMA_Abort_IT+0x3a2>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a2a      	ldr	r2, [pc, #168]	@ (800329c <HAL_DMA_Abort_IT+0x3d8>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d036      	beq.n	8003266 <HAL_DMA_Abort_IT+0x3a2>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a28      	ldr	r2, [pc, #160]	@ (80032a0 <HAL_DMA_Abort_IT+0x3dc>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d031      	beq.n	8003266 <HAL_DMA_Abort_IT+0x3a2>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a27      	ldr	r2, [pc, #156]	@ (80032a4 <HAL_DMA_Abort_IT+0x3e0>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d02c      	beq.n	8003266 <HAL_DMA_Abort_IT+0x3a2>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a25      	ldr	r2, [pc, #148]	@ (80032a8 <HAL_DMA_Abort_IT+0x3e4>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d027      	beq.n	8003266 <HAL_DMA_Abort_IT+0x3a2>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a24      	ldr	r2, [pc, #144]	@ (80032ac <HAL_DMA_Abort_IT+0x3e8>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d022      	beq.n	8003266 <HAL_DMA_Abort_IT+0x3a2>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a22      	ldr	r2, [pc, #136]	@ (80032b0 <HAL_DMA_Abort_IT+0x3ec>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d01d      	beq.n	8003266 <HAL_DMA_Abort_IT+0x3a2>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a21      	ldr	r2, [pc, #132]	@ (80032b4 <HAL_DMA_Abort_IT+0x3f0>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d018      	beq.n	8003266 <HAL_DMA_Abort_IT+0x3a2>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a1f      	ldr	r2, [pc, #124]	@ (80032b8 <HAL_DMA_Abort_IT+0x3f4>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d013      	beq.n	8003266 <HAL_DMA_Abort_IT+0x3a2>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a1e      	ldr	r2, [pc, #120]	@ (80032bc <HAL_DMA_Abort_IT+0x3f8>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d00e      	beq.n	8003266 <HAL_DMA_Abort_IT+0x3a2>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a1c      	ldr	r2, [pc, #112]	@ (80032c0 <HAL_DMA_Abort_IT+0x3fc>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d009      	beq.n	8003266 <HAL_DMA_Abort_IT+0x3a2>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a1b      	ldr	r2, [pc, #108]	@ (80032c4 <HAL_DMA_Abort_IT+0x400>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d004      	beq.n	8003266 <HAL_DMA_Abort_IT+0x3a2>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a19      	ldr	r2, [pc, #100]	@ (80032c8 <HAL_DMA_Abort_IT+0x404>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d132      	bne.n	80032cc <HAL_DMA_Abort_IT+0x408>
 8003266:	2301      	movs	r3, #1
 8003268:	e031      	b.n	80032ce <HAL_DMA_Abort_IT+0x40a>
 800326a:	bf00      	nop
 800326c:	40020010 	.word	0x40020010
 8003270:	40020028 	.word	0x40020028
 8003274:	40020040 	.word	0x40020040
 8003278:	40020058 	.word	0x40020058
 800327c:	40020070 	.word	0x40020070
 8003280:	40020088 	.word	0x40020088
 8003284:	400200a0 	.word	0x400200a0
 8003288:	400200b8 	.word	0x400200b8
 800328c:	40020410 	.word	0x40020410
 8003290:	40020428 	.word	0x40020428
 8003294:	40020440 	.word	0x40020440
 8003298:	40020458 	.word	0x40020458
 800329c:	40020470 	.word	0x40020470
 80032a0:	40020488 	.word	0x40020488
 80032a4:	400204a0 	.word	0x400204a0
 80032a8:	400204b8 	.word	0x400204b8
 80032ac:	58025408 	.word	0x58025408
 80032b0:	5802541c 	.word	0x5802541c
 80032b4:	58025430 	.word	0x58025430
 80032b8:	58025444 	.word	0x58025444
 80032bc:	58025458 	.word	0x58025458
 80032c0:	5802546c 	.word	0x5802546c
 80032c4:	58025480 	.word	0x58025480
 80032c8:	58025494 	.word	0x58025494
 80032cc:	2300      	movs	r3, #0
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d028      	beq.n	8003324 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032dc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80032e0:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032e6:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032ec:	f003 031f 	and.w	r3, r3, #31
 80032f0:	2201      	movs	r2, #1
 80032f2:	409a      	lsls	r2, r3
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80032fc:	687a      	ldr	r2, [r7, #4]
 80032fe:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003300:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003306:	2b00      	cmp	r3, #0
 8003308:	d00c      	beq.n	8003324 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003314:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003318:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800331e:	687a      	ldr	r2, [r7, #4]
 8003320:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003322:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2201      	movs	r2, #1
 8003328:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2200      	movs	r2, #0
 8003330:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003338:	2b00      	cmp	r3, #0
 800333a:	d003      	beq.n	8003344 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003340:	6878      	ldr	r0, [r7, #4]
 8003342:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003344:	2300      	movs	r3, #0
}
 8003346:	4618      	mov	r0, r3
 8003348:	3710      	adds	r7, #16
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}
 800334e:	bf00      	nop

08003350 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b08a      	sub	sp, #40	@ 0x28
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003358:	2300      	movs	r3, #0
 800335a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 800335c:	4b67      	ldr	r3, [pc, #412]	@ (80034fc <HAL_DMA_IRQHandler+0x1ac>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a67      	ldr	r2, [pc, #412]	@ (8003500 <HAL_DMA_IRQHandler+0x1b0>)
 8003362:	fba2 2303 	umull	r2, r3, r2, r3
 8003366:	0a9b      	lsrs	r3, r3, #10
 8003368:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800336e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003374:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8003376:	6a3b      	ldr	r3, [r7, #32]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 800337c:	69fb      	ldr	r3, [r7, #28]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a5f      	ldr	r2, [pc, #380]	@ (8003504 <HAL_DMA_IRQHandler+0x1b4>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d04a      	beq.n	8003422 <HAL_DMA_IRQHandler+0xd2>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a5d      	ldr	r2, [pc, #372]	@ (8003508 <HAL_DMA_IRQHandler+0x1b8>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d045      	beq.n	8003422 <HAL_DMA_IRQHandler+0xd2>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a5c      	ldr	r2, [pc, #368]	@ (800350c <HAL_DMA_IRQHandler+0x1bc>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d040      	beq.n	8003422 <HAL_DMA_IRQHandler+0xd2>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a5a      	ldr	r2, [pc, #360]	@ (8003510 <HAL_DMA_IRQHandler+0x1c0>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d03b      	beq.n	8003422 <HAL_DMA_IRQHandler+0xd2>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4a59      	ldr	r2, [pc, #356]	@ (8003514 <HAL_DMA_IRQHandler+0x1c4>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d036      	beq.n	8003422 <HAL_DMA_IRQHandler+0xd2>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a57      	ldr	r2, [pc, #348]	@ (8003518 <HAL_DMA_IRQHandler+0x1c8>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d031      	beq.n	8003422 <HAL_DMA_IRQHandler+0xd2>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a56      	ldr	r2, [pc, #344]	@ (800351c <HAL_DMA_IRQHandler+0x1cc>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d02c      	beq.n	8003422 <HAL_DMA_IRQHandler+0xd2>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a54      	ldr	r2, [pc, #336]	@ (8003520 <HAL_DMA_IRQHandler+0x1d0>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d027      	beq.n	8003422 <HAL_DMA_IRQHandler+0xd2>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4a53      	ldr	r2, [pc, #332]	@ (8003524 <HAL_DMA_IRQHandler+0x1d4>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d022      	beq.n	8003422 <HAL_DMA_IRQHandler+0xd2>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a51      	ldr	r2, [pc, #324]	@ (8003528 <HAL_DMA_IRQHandler+0x1d8>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d01d      	beq.n	8003422 <HAL_DMA_IRQHandler+0xd2>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4a50      	ldr	r2, [pc, #320]	@ (800352c <HAL_DMA_IRQHandler+0x1dc>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d018      	beq.n	8003422 <HAL_DMA_IRQHandler+0xd2>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a4e      	ldr	r2, [pc, #312]	@ (8003530 <HAL_DMA_IRQHandler+0x1e0>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d013      	beq.n	8003422 <HAL_DMA_IRQHandler+0xd2>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a4d      	ldr	r2, [pc, #308]	@ (8003534 <HAL_DMA_IRQHandler+0x1e4>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d00e      	beq.n	8003422 <HAL_DMA_IRQHandler+0xd2>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a4b      	ldr	r2, [pc, #300]	@ (8003538 <HAL_DMA_IRQHandler+0x1e8>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d009      	beq.n	8003422 <HAL_DMA_IRQHandler+0xd2>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a4a      	ldr	r2, [pc, #296]	@ (800353c <HAL_DMA_IRQHandler+0x1ec>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d004      	beq.n	8003422 <HAL_DMA_IRQHandler+0xd2>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a48      	ldr	r2, [pc, #288]	@ (8003540 <HAL_DMA_IRQHandler+0x1f0>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d101      	bne.n	8003426 <HAL_DMA_IRQHandler+0xd6>
 8003422:	2301      	movs	r3, #1
 8003424:	e000      	b.n	8003428 <HAL_DMA_IRQHandler+0xd8>
 8003426:	2300      	movs	r3, #0
 8003428:	2b00      	cmp	r3, #0
 800342a:	f000 842b 	beq.w	8003c84 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003432:	f003 031f 	and.w	r3, r3, #31
 8003436:	2208      	movs	r2, #8
 8003438:	409a      	lsls	r2, r3
 800343a:	69bb      	ldr	r3, [r7, #24]
 800343c:	4013      	ands	r3, r2
 800343e:	2b00      	cmp	r3, #0
 8003440:	f000 80a2 	beq.w	8003588 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a2e      	ldr	r2, [pc, #184]	@ (8003504 <HAL_DMA_IRQHandler+0x1b4>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d04a      	beq.n	80034e4 <HAL_DMA_IRQHandler+0x194>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a2d      	ldr	r2, [pc, #180]	@ (8003508 <HAL_DMA_IRQHandler+0x1b8>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d045      	beq.n	80034e4 <HAL_DMA_IRQHandler+0x194>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a2b      	ldr	r2, [pc, #172]	@ (800350c <HAL_DMA_IRQHandler+0x1bc>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d040      	beq.n	80034e4 <HAL_DMA_IRQHandler+0x194>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a2a      	ldr	r2, [pc, #168]	@ (8003510 <HAL_DMA_IRQHandler+0x1c0>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d03b      	beq.n	80034e4 <HAL_DMA_IRQHandler+0x194>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a28      	ldr	r2, [pc, #160]	@ (8003514 <HAL_DMA_IRQHandler+0x1c4>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d036      	beq.n	80034e4 <HAL_DMA_IRQHandler+0x194>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a27      	ldr	r2, [pc, #156]	@ (8003518 <HAL_DMA_IRQHandler+0x1c8>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d031      	beq.n	80034e4 <HAL_DMA_IRQHandler+0x194>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a25      	ldr	r2, [pc, #148]	@ (800351c <HAL_DMA_IRQHandler+0x1cc>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d02c      	beq.n	80034e4 <HAL_DMA_IRQHandler+0x194>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a24      	ldr	r2, [pc, #144]	@ (8003520 <HAL_DMA_IRQHandler+0x1d0>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d027      	beq.n	80034e4 <HAL_DMA_IRQHandler+0x194>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a22      	ldr	r2, [pc, #136]	@ (8003524 <HAL_DMA_IRQHandler+0x1d4>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d022      	beq.n	80034e4 <HAL_DMA_IRQHandler+0x194>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a21      	ldr	r2, [pc, #132]	@ (8003528 <HAL_DMA_IRQHandler+0x1d8>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d01d      	beq.n	80034e4 <HAL_DMA_IRQHandler+0x194>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a1f      	ldr	r2, [pc, #124]	@ (800352c <HAL_DMA_IRQHandler+0x1dc>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d018      	beq.n	80034e4 <HAL_DMA_IRQHandler+0x194>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a1e      	ldr	r2, [pc, #120]	@ (8003530 <HAL_DMA_IRQHandler+0x1e0>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d013      	beq.n	80034e4 <HAL_DMA_IRQHandler+0x194>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a1c      	ldr	r2, [pc, #112]	@ (8003534 <HAL_DMA_IRQHandler+0x1e4>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d00e      	beq.n	80034e4 <HAL_DMA_IRQHandler+0x194>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a1b      	ldr	r2, [pc, #108]	@ (8003538 <HAL_DMA_IRQHandler+0x1e8>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d009      	beq.n	80034e4 <HAL_DMA_IRQHandler+0x194>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a19      	ldr	r2, [pc, #100]	@ (800353c <HAL_DMA_IRQHandler+0x1ec>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d004      	beq.n	80034e4 <HAL_DMA_IRQHandler+0x194>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a18      	ldr	r2, [pc, #96]	@ (8003540 <HAL_DMA_IRQHandler+0x1f0>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d12f      	bne.n	8003544 <HAL_DMA_IRQHandler+0x1f4>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 0304 	and.w	r3, r3, #4
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	bf14      	ite	ne
 80034f2:	2301      	movne	r3, #1
 80034f4:	2300      	moveq	r3, #0
 80034f6:	b2db      	uxtb	r3, r3
 80034f8:	e02e      	b.n	8003558 <HAL_DMA_IRQHandler+0x208>
 80034fa:	bf00      	nop
 80034fc:	24000000 	.word	0x24000000
 8003500:	1b4e81b5 	.word	0x1b4e81b5
 8003504:	40020010 	.word	0x40020010
 8003508:	40020028 	.word	0x40020028
 800350c:	40020040 	.word	0x40020040
 8003510:	40020058 	.word	0x40020058
 8003514:	40020070 	.word	0x40020070
 8003518:	40020088 	.word	0x40020088
 800351c:	400200a0 	.word	0x400200a0
 8003520:	400200b8 	.word	0x400200b8
 8003524:	40020410 	.word	0x40020410
 8003528:	40020428 	.word	0x40020428
 800352c:	40020440 	.word	0x40020440
 8003530:	40020458 	.word	0x40020458
 8003534:	40020470 	.word	0x40020470
 8003538:	40020488 	.word	0x40020488
 800353c:	400204a0 	.word	0x400204a0
 8003540:	400204b8 	.word	0x400204b8
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f003 0308 	and.w	r3, r3, #8
 800354e:	2b00      	cmp	r3, #0
 8003550:	bf14      	ite	ne
 8003552:	2301      	movne	r3, #1
 8003554:	2300      	moveq	r3, #0
 8003556:	b2db      	uxtb	r3, r3
 8003558:	2b00      	cmp	r3, #0
 800355a:	d015      	beq.n	8003588 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f022 0204 	bic.w	r2, r2, #4
 800356a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003570:	f003 031f 	and.w	r3, r3, #31
 8003574:	2208      	movs	r2, #8
 8003576:	409a      	lsls	r2, r3
 8003578:	6a3b      	ldr	r3, [r7, #32]
 800357a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003580:	f043 0201 	orr.w	r2, r3, #1
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800358c:	f003 031f 	and.w	r3, r3, #31
 8003590:	69ba      	ldr	r2, [r7, #24]
 8003592:	fa22 f303 	lsr.w	r3, r2, r3
 8003596:	f003 0301 	and.w	r3, r3, #1
 800359a:	2b00      	cmp	r3, #0
 800359c:	d06e      	beq.n	800367c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a69      	ldr	r2, [pc, #420]	@ (8003748 <HAL_DMA_IRQHandler+0x3f8>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d04a      	beq.n	800363e <HAL_DMA_IRQHandler+0x2ee>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a67      	ldr	r2, [pc, #412]	@ (800374c <HAL_DMA_IRQHandler+0x3fc>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d045      	beq.n	800363e <HAL_DMA_IRQHandler+0x2ee>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a66      	ldr	r2, [pc, #408]	@ (8003750 <HAL_DMA_IRQHandler+0x400>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d040      	beq.n	800363e <HAL_DMA_IRQHandler+0x2ee>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a64      	ldr	r2, [pc, #400]	@ (8003754 <HAL_DMA_IRQHandler+0x404>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d03b      	beq.n	800363e <HAL_DMA_IRQHandler+0x2ee>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a63      	ldr	r2, [pc, #396]	@ (8003758 <HAL_DMA_IRQHandler+0x408>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d036      	beq.n	800363e <HAL_DMA_IRQHandler+0x2ee>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a61      	ldr	r2, [pc, #388]	@ (800375c <HAL_DMA_IRQHandler+0x40c>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d031      	beq.n	800363e <HAL_DMA_IRQHandler+0x2ee>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a60      	ldr	r2, [pc, #384]	@ (8003760 <HAL_DMA_IRQHandler+0x410>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d02c      	beq.n	800363e <HAL_DMA_IRQHandler+0x2ee>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a5e      	ldr	r2, [pc, #376]	@ (8003764 <HAL_DMA_IRQHandler+0x414>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d027      	beq.n	800363e <HAL_DMA_IRQHandler+0x2ee>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a5d      	ldr	r2, [pc, #372]	@ (8003768 <HAL_DMA_IRQHandler+0x418>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d022      	beq.n	800363e <HAL_DMA_IRQHandler+0x2ee>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a5b      	ldr	r2, [pc, #364]	@ (800376c <HAL_DMA_IRQHandler+0x41c>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d01d      	beq.n	800363e <HAL_DMA_IRQHandler+0x2ee>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a5a      	ldr	r2, [pc, #360]	@ (8003770 <HAL_DMA_IRQHandler+0x420>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d018      	beq.n	800363e <HAL_DMA_IRQHandler+0x2ee>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a58      	ldr	r2, [pc, #352]	@ (8003774 <HAL_DMA_IRQHandler+0x424>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d013      	beq.n	800363e <HAL_DMA_IRQHandler+0x2ee>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a57      	ldr	r2, [pc, #348]	@ (8003778 <HAL_DMA_IRQHandler+0x428>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d00e      	beq.n	800363e <HAL_DMA_IRQHandler+0x2ee>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a55      	ldr	r2, [pc, #340]	@ (800377c <HAL_DMA_IRQHandler+0x42c>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d009      	beq.n	800363e <HAL_DMA_IRQHandler+0x2ee>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a54      	ldr	r2, [pc, #336]	@ (8003780 <HAL_DMA_IRQHandler+0x430>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d004      	beq.n	800363e <HAL_DMA_IRQHandler+0x2ee>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a52      	ldr	r2, [pc, #328]	@ (8003784 <HAL_DMA_IRQHandler+0x434>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d10a      	bne.n	8003654 <HAL_DMA_IRQHandler+0x304>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	695b      	ldr	r3, [r3, #20]
 8003644:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003648:	2b00      	cmp	r3, #0
 800364a:	bf14      	ite	ne
 800364c:	2301      	movne	r3, #1
 800364e:	2300      	moveq	r3, #0
 8003650:	b2db      	uxtb	r3, r3
 8003652:	e003      	b.n	800365c <HAL_DMA_IRQHandler+0x30c>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	2300      	movs	r3, #0
 800365c:	2b00      	cmp	r3, #0
 800365e:	d00d      	beq.n	800367c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003664:	f003 031f 	and.w	r3, r3, #31
 8003668:	2201      	movs	r2, #1
 800366a:	409a      	lsls	r2, r3
 800366c:	6a3b      	ldr	r3, [r7, #32]
 800366e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003674:	f043 0202 	orr.w	r2, r3, #2
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003680:	f003 031f 	and.w	r3, r3, #31
 8003684:	2204      	movs	r2, #4
 8003686:	409a      	lsls	r2, r3
 8003688:	69bb      	ldr	r3, [r7, #24]
 800368a:	4013      	ands	r3, r2
 800368c:	2b00      	cmp	r3, #0
 800368e:	f000 808f 	beq.w	80037b0 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a2c      	ldr	r2, [pc, #176]	@ (8003748 <HAL_DMA_IRQHandler+0x3f8>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d04a      	beq.n	8003732 <HAL_DMA_IRQHandler+0x3e2>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a2a      	ldr	r2, [pc, #168]	@ (800374c <HAL_DMA_IRQHandler+0x3fc>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d045      	beq.n	8003732 <HAL_DMA_IRQHandler+0x3e2>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a29      	ldr	r2, [pc, #164]	@ (8003750 <HAL_DMA_IRQHandler+0x400>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d040      	beq.n	8003732 <HAL_DMA_IRQHandler+0x3e2>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a27      	ldr	r2, [pc, #156]	@ (8003754 <HAL_DMA_IRQHandler+0x404>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d03b      	beq.n	8003732 <HAL_DMA_IRQHandler+0x3e2>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a26      	ldr	r2, [pc, #152]	@ (8003758 <HAL_DMA_IRQHandler+0x408>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d036      	beq.n	8003732 <HAL_DMA_IRQHandler+0x3e2>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a24      	ldr	r2, [pc, #144]	@ (800375c <HAL_DMA_IRQHandler+0x40c>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d031      	beq.n	8003732 <HAL_DMA_IRQHandler+0x3e2>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a23      	ldr	r2, [pc, #140]	@ (8003760 <HAL_DMA_IRQHandler+0x410>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d02c      	beq.n	8003732 <HAL_DMA_IRQHandler+0x3e2>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a21      	ldr	r2, [pc, #132]	@ (8003764 <HAL_DMA_IRQHandler+0x414>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d027      	beq.n	8003732 <HAL_DMA_IRQHandler+0x3e2>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a20      	ldr	r2, [pc, #128]	@ (8003768 <HAL_DMA_IRQHandler+0x418>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d022      	beq.n	8003732 <HAL_DMA_IRQHandler+0x3e2>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a1e      	ldr	r2, [pc, #120]	@ (800376c <HAL_DMA_IRQHandler+0x41c>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d01d      	beq.n	8003732 <HAL_DMA_IRQHandler+0x3e2>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a1d      	ldr	r2, [pc, #116]	@ (8003770 <HAL_DMA_IRQHandler+0x420>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d018      	beq.n	8003732 <HAL_DMA_IRQHandler+0x3e2>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a1b      	ldr	r2, [pc, #108]	@ (8003774 <HAL_DMA_IRQHandler+0x424>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d013      	beq.n	8003732 <HAL_DMA_IRQHandler+0x3e2>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a1a      	ldr	r2, [pc, #104]	@ (8003778 <HAL_DMA_IRQHandler+0x428>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d00e      	beq.n	8003732 <HAL_DMA_IRQHandler+0x3e2>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a18      	ldr	r2, [pc, #96]	@ (800377c <HAL_DMA_IRQHandler+0x42c>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d009      	beq.n	8003732 <HAL_DMA_IRQHandler+0x3e2>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a17      	ldr	r2, [pc, #92]	@ (8003780 <HAL_DMA_IRQHandler+0x430>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d004      	beq.n	8003732 <HAL_DMA_IRQHandler+0x3e2>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a15      	ldr	r2, [pc, #84]	@ (8003784 <HAL_DMA_IRQHandler+0x434>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d12a      	bne.n	8003788 <HAL_DMA_IRQHandler+0x438>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f003 0302 	and.w	r3, r3, #2
 800373c:	2b00      	cmp	r3, #0
 800373e:	bf14      	ite	ne
 8003740:	2301      	movne	r3, #1
 8003742:	2300      	moveq	r3, #0
 8003744:	b2db      	uxtb	r3, r3
 8003746:	e023      	b.n	8003790 <HAL_DMA_IRQHandler+0x440>
 8003748:	40020010 	.word	0x40020010
 800374c:	40020028 	.word	0x40020028
 8003750:	40020040 	.word	0x40020040
 8003754:	40020058 	.word	0x40020058
 8003758:	40020070 	.word	0x40020070
 800375c:	40020088 	.word	0x40020088
 8003760:	400200a0 	.word	0x400200a0
 8003764:	400200b8 	.word	0x400200b8
 8003768:	40020410 	.word	0x40020410
 800376c:	40020428 	.word	0x40020428
 8003770:	40020440 	.word	0x40020440
 8003774:	40020458 	.word	0x40020458
 8003778:	40020470 	.word	0x40020470
 800377c:	40020488 	.word	0x40020488
 8003780:	400204a0 	.word	0x400204a0
 8003784:	400204b8 	.word	0x400204b8
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	2300      	movs	r3, #0
 8003790:	2b00      	cmp	r3, #0
 8003792:	d00d      	beq.n	80037b0 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003798:	f003 031f 	and.w	r3, r3, #31
 800379c:	2204      	movs	r2, #4
 800379e:	409a      	lsls	r2, r3
 80037a0:	6a3b      	ldr	r3, [r7, #32]
 80037a2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037a8:	f043 0204 	orr.w	r2, r3, #4
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037b4:	f003 031f 	and.w	r3, r3, #31
 80037b8:	2210      	movs	r2, #16
 80037ba:	409a      	lsls	r2, r3
 80037bc:	69bb      	ldr	r3, [r7, #24]
 80037be:	4013      	ands	r3, r2
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	f000 80a6 	beq.w	8003912 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a85      	ldr	r2, [pc, #532]	@ (80039e0 <HAL_DMA_IRQHandler+0x690>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d04a      	beq.n	8003866 <HAL_DMA_IRQHandler+0x516>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a83      	ldr	r2, [pc, #524]	@ (80039e4 <HAL_DMA_IRQHandler+0x694>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d045      	beq.n	8003866 <HAL_DMA_IRQHandler+0x516>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a82      	ldr	r2, [pc, #520]	@ (80039e8 <HAL_DMA_IRQHandler+0x698>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d040      	beq.n	8003866 <HAL_DMA_IRQHandler+0x516>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a80      	ldr	r2, [pc, #512]	@ (80039ec <HAL_DMA_IRQHandler+0x69c>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d03b      	beq.n	8003866 <HAL_DMA_IRQHandler+0x516>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a7f      	ldr	r2, [pc, #508]	@ (80039f0 <HAL_DMA_IRQHandler+0x6a0>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d036      	beq.n	8003866 <HAL_DMA_IRQHandler+0x516>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a7d      	ldr	r2, [pc, #500]	@ (80039f4 <HAL_DMA_IRQHandler+0x6a4>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d031      	beq.n	8003866 <HAL_DMA_IRQHandler+0x516>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a7c      	ldr	r2, [pc, #496]	@ (80039f8 <HAL_DMA_IRQHandler+0x6a8>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d02c      	beq.n	8003866 <HAL_DMA_IRQHandler+0x516>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a7a      	ldr	r2, [pc, #488]	@ (80039fc <HAL_DMA_IRQHandler+0x6ac>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d027      	beq.n	8003866 <HAL_DMA_IRQHandler+0x516>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a79      	ldr	r2, [pc, #484]	@ (8003a00 <HAL_DMA_IRQHandler+0x6b0>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d022      	beq.n	8003866 <HAL_DMA_IRQHandler+0x516>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a77      	ldr	r2, [pc, #476]	@ (8003a04 <HAL_DMA_IRQHandler+0x6b4>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d01d      	beq.n	8003866 <HAL_DMA_IRQHandler+0x516>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a76      	ldr	r2, [pc, #472]	@ (8003a08 <HAL_DMA_IRQHandler+0x6b8>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d018      	beq.n	8003866 <HAL_DMA_IRQHandler+0x516>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a74      	ldr	r2, [pc, #464]	@ (8003a0c <HAL_DMA_IRQHandler+0x6bc>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d013      	beq.n	8003866 <HAL_DMA_IRQHandler+0x516>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a73      	ldr	r2, [pc, #460]	@ (8003a10 <HAL_DMA_IRQHandler+0x6c0>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d00e      	beq.n	8003866 <HAL_DMA_IRQHandler+0x516>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a71      	ldr	r2, [pc, #452]	@ (8003a14 <HAL_DMA_IRQHandler+0x6c4>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d009      	beq.n	8003866 <HAL_DMA_IRQHandler+0x516>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a70      	ldr	r2, [pc, #448]	@ (8003a18 <HAL_DMA_IRQHandler+0x6c8>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d004      	beq.n	8003866 <HAL_DMA_IRQHandler+0x516>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a6e      	ldr	r2, [pc, #440]	@ (8003a1c <HAL_DMA_IRQHandler+0x6cc>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d10a      	bne.n	800387c <HAL_DMA_IRQHandler+0x52c>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f003 0308 	and.w	r3, r3, #8
 8003870:	2b00      	cmp	r3, #0
 8003872:	bf14      	ite	ne
 8003874:	2301      	movne	r3, #1
 8003876:	2300      	moveq	r3, #0
 8003878:	b2db      	uxtb	r3, r3
 800387a:	e009      	b.n	8003890 <HAL_DMA_IRQHandler+0x540>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f003 0304 	and.w	r3, r3, #4
 8003886:	2b00      	cmp	r3, #0
 8003888:	bf14      	ite	ne
 800388a:	2301      	movne	r3, #1
 800388c:	2300      	moveq	r3, #0
 800388e:	b2db      	uxtb	r3, r3
 8003890:	2b00      	cmp	r3, #0
 8003892:	d03e      	beq.n	8003912 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003898:	f003 031f 	and.w	r3, r3, #31
 800389c:	2210      	movs	r2, #16
 800389e:	409a      	lsls	r2, r3
 80038a0:	6a3b      	ldr	r3, [r7, #32]
 80038a2:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d018      	beq.n	80038e4 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d108      	bne.n	80038d2 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d024      	beq.n	8003912 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038cc:	6878      	ldr	r0, [r7, #4]
 80038ce:	4798      	blx	r3
 80038d0:	e01f      	b.n	8003912 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d01b      	beq.n	8003912 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	4798      	blx	r3
 80038e2:	e016      	b.n	8003912 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d107      	bne.n	8003902 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	681a      	ldr	r2, [r3, #0]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f022 0208 	bic.w	r2, r2, #8
 8003900:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003906:	2b00      	cmp	r3, #0
 8003908:	d003      	beq.n	8003912 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800390e:	6878      	ldr	r0, [r7, #4]
 8003910:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003916:	f003 031f 	and.w	r3, r3, #31
 800391a:	2220      	movs	r2, #32
 800391c:	409a      	lsls	r2, r3
 800391e:	69bb      	ldr	r3, [r7, #24]
 8003920:	4013      	ands	r3, r2
 8003922:	2b00      	cmp	r3, #0
 8003924:	f000 8110 	beq.w	8003b48 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a2c      	ldr	r2, [pc, #176]	@ (80039e0 <HAL_DMA_IRQHandler+0x690>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d04a      	beq.n	80039c8 <HAL_DMA_IRQHandler+0x678>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a2b      	ldr	r2, [pc, #172]	@ (80039e4 <HAL_DMA_IRQHandler+0x694>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d045      	beq.n	80039c8 <HAL_DMA_IRQHandler+0x678>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a29      	ldr	r2, [pc, #164]	@ (80039e8 <HAL_DMA_IRQHandler+0x698>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d040      	beq.n	80039c8 <HAL_DMA_IRQHandler+0x678>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a28      	ldr	r2, [pc, #160]	@ (80039ec <HAL_DMA_IRQHandler+0x69c>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d03b      	beq.n	80039c8 <HAL_DMA_IRQHandler+0x678>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a26      	ldr	r2, [pc, #152]	@ (80039f0 <HAL_DMA_IRQHandler+0x6a0>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d036      	beq.n	80039c8 <HAL_DMA_IRQHandler+0x678>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a25      	ldr	r2, [pc, #148]	@ (80039f4 <HAL_DMA_IRQHandler+0x6a4>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d031      	beq.n	80039c8 <HAL_DMA_IRQHandler+0x678>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a23      	ldr	r2, [pc, #140]	@ (80039f8 <HAL_DMA_IRQHandler+0x6a8>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d02c      	beq.n	80039c8 <HAL_DMA_IRQHandler+0x678>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a22      	ldr	r2, [pc, #136]	@ (80039fc <HAL_DMA_IRQHandler+0x6ac>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d027      	beq.n	80039c8 <HAL_DMA_IRQHandler+0x678>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a20      	ldr	r2, [pc, #128]	@ (8003a00 <HAL_DMA_IRQHandler+0x6b0>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d022      	beq.n	80039c8 <HAL_DMA_IRQHandler+0x678>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a1f      	ldr	r2, [pc, #124]	@ (8003a04 <HAL_DMA_IRQHandler+0x6b4>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d01d      	beq.n	80039c8 <HAL_DMA_IRQHandler+0x678>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a1d      	ldr	r2, [pc, #116]	@ (8003a08 <HAL_DMA_IRQHandler+0x6b8>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d018      	beq.n	80039c8 <HAL_DMA_IRQHandler+0x678>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a1c      	ldr	r2, [pc, #112]	@ (8003a0c <HAL_DMA_IRQHandler+0x6bc>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d013      	beq.n	80039c8 <HAL_DMA_IRQHandler+0x678>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a1a      	ldr	r2, [pc, #104]	@ (8003a10 <HAL_DMA_IRQHandler+0x6c0>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d00e      	beq.n	80039c8 <HAL_DMA_IRQHandler+0x678>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a19      	ldr	r2, [pc, #100]	@ (8003a14 <HAL_DMA_IRQHandler+0x6c4>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d009      	beq.n	80039c8 <HAL_DMA_IRQHandler+0x678>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a17      	ldr	r2, [pc, #92]	@ (8003a18 <HAL_DMA_IRQHandler+0x6c8>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d004      	beq.n	80039c8 <HAL_DMA_IRQHandler+0x678>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4a16      	ldr	r2, [pc, #88]	@ (8003a1c <HAL_DMA_IRQHandler+0x6cc>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d12b      	bne.n	8003a20 <HAL_DMA_IRQHandler+0x6d0>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 0310 	and.w	r3, r3, #16
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	bf14      	ite	ne
 80039d6:	2301      	movne	r3, #1
 80039d8:	2300      	moveq	r3, #0
 80039da:	b2db      	uxtb	r3, r3
 80039dc:	e02a      	b.n	8003a34 <HAL_DMA_IRQHandler+0x6e4>
 80039de:	bf00      	nop
 80039e0:	40020010 	.word	0x40020010
 80039e4:	40020028 	.word	0x40020028
 80039e8:	40020040 	.word	0x40020040
 80039ec:	40020058 	.word	0x40020058
 80039f0:	40020070 	.word	0x40020070
 80039f4:	40020088 	.word	0x40020088
 80039f8:	400200a0 	.word	0x400200a0
 80039fc:	400200b8 	.word	0x400200b8
 8003a00:	40020410 	.word	0x40020410
 8003a04:	40020428 	.word	0x40020428
 8003a08:	40020440 	.word	0x40020440
 8003a0c:	40020458 	.word	0x40020458
 8003a10:	40020470 	.word	0x40020470
 8003a14:	40020488 	.word	0x40020488
 8003a18:	400204a0 	.word	0x400204a0
 8003a1c:	400204b8 	.word	0x400204b8
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 0302 	and.w	r3, r3, #2
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	bf14      	ite	ne
 8003a2e:	2301      	movne	r3, #1
 8003a30:	2300      	moveq	r3, #0
 8003a32:	b2db      	uxtb	r3, r3
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	f000 8087 	beq.w	8003b48 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a3e:	f003 031f 	and.w	r3, r3, #31
 8003a42:	2220      	movs	r2, #32
 8003a44:	409a      	lsls	r2, r3
 8003a46:	6a3b      	ldr	r3, [r7, #32]
 8003a48:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	2b04      	cmp	r3, #4
 8003a54:	d139      	bne.n	8003aca <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	681a      	ldr	r2, [r3, #0]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f022 0216 	bic.w	r2, r2, #22
 8003a64:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	695a      	ldr	r2, [r3, #20]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003a74:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d103      	bne.n	8003a86 <HAL_DMA_IRQHandler+0x736>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d007      	beq.n	8003a96 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	681a      	ldr	r2, [r3, #0]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f022 0208 	bic.w	r2, r2, #8
 8003a94:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a9a:	f003 031f 	and.w	r3, r3, #31
 8003a9e:	223f      	movs	r2, #63	@ 0x3f
 8003aa0:	409a      	lsls	r2, r3
 8003aa2:	6a3b      	ldr	r3, [r7, #32]
 8003aa4:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	f000 834a 	beq.w	8004154 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ac4:	6878      	ldr	r0, [r7, #4]
 8003ac6:	4798      	blx	r3
          }
          return;
 8003ac8:	e344      	b.n	8004154 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d018      	beq.n	8003b0a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d108      	bne.n	8003af8 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d02c      	beq.n	8003b48 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003af2:	6878      	ldr	r0, [r7, #4]
 8003af4:	4798      	blx	r3
 8003af6:	e027      	b.n	8003b48 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d023      	beq.n	8003b48 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b04:	6878      	ldr	r0, [r7, #4]
 8003b06:	4798      	blx	r3
 8003b08:	e01e      	b.n	8003b48 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d10f      	bne.n	8003b38 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	681a      	ldr	r2, [r3, #0]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f022 0210 	bic.w	r2, r2, #16
 8003b26:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2200      	movs	r2, #0
 8003b34:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d003      	beq.n	8003b48 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b44:	6878      	ldr	r0, [r7, #4]
 8003b46:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	f000 8306 	beq.w	800415e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b56:	f003 0301 	and.w	r3, r3, #1
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	f000 8088 	beq.w	8003c70 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2204      	movs	r2, #4
 8003b64:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a7a      	ldr	r2, [pc, #488]	@ (8003d58 <HAL_DMA_IRQHandler+0xa08>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d04a      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x8b8>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4a79      	ldr	r2, [pc, #484]	@ (8003d5c <HAL_DMA_IRQHandler+0xa0c>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d045      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x8b8>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a77      	ldr	r2, [pc, #476]	@ (8003d60 <HAL_DMA_IRQHandler+0xa10>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d040      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x8b8>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a76      	ldr	r2, [pc, #472]	@ (8003d64 <HAL_DMA_IRQHandler+0xa14>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d03b      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x8b8>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a74      	ldr	r2, [pc, #464]	@ (8003d68 <HAL_DMA_IRQHandler+0xa18>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d036      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x8b8>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a73      	ldr	r2, [pc, #460]	@ (8003d6c <HAL_DMA_IRQHandler+0xa1c>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d031      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x8b8>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a71      	ldr	r2, [pc, #452]	@ (8003d70 <HAL_DMA_IRQHandler+0xa20>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d02c      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x8b8>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4a70      	ldr	r2, [pc, #448]	@ (8003d74 <HAL_DMA_IRQHandler+0xa24>)
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d027      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x8b8>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a6e      	ldr	r2, [pc, #440]	@ (8003d78 <HAL_DMA_IRQHandler+0xa28>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d022      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x8b8>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a6d      	ldr	r2, [pc, #436]	@ (8003d7c <HAL_DMA_IRQHandler+0xa2c>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d01d      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x8b8>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a6b      	ldr	r2, [pc, #428]	@ (8003d80 <HAL_DMA_IRQHandler+0xa30>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d018      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x8b8>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a6a      	ldr	r2, [pc, #424]	@ (8003d84 <HAL_DMA_IRQHandler+0xa34>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d013      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x8b8>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a68      	ldr	r2, [pc, #416]	@ (8003d88 <HAL_DMA_IRQHandler+0xa38>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d00e      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x8b8>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a67      	ldr	r2, [pc, #412]	@ (8003d8c <HAL_DMA_IRQHandler+0xa3c>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d009      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x8b8>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a65      	ldr	r2, [pc, #404]	@ (8003d90 <HAL_DMA_IRQHandler+0xa40>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d004      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x8b8>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a64      	ldr	r2, [pc, #400]	@ (8003d94 <HAL_DMA_IRQHandler+0xa44>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d108      	bne.n	8003c1a <HAL_DMA_IRQHandler+0x8ca>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	681a      	ldr	r2, [r3, #0]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f022 0201 	bic.w	r2, r2, #1
 8003c16:	601a      	str	r2, [r3, #0]
 8003c18:	e007      	b.n	8003c2a <HAL_DMA_IRQHandler+0x8da>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f022 0201 	bic.w	r2, r2, #1
 8003c28:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	3301      	adds	r3, #1
 8003c2e:	60fb      	str	r3, [r7, #12]
 8003c30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c32:	429a      	cmp	r2, r3
 8003c34:	d307      	bcc.n	8003c46 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f003 0301 	and.w	r3, r3, #1
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d1f2      	bne.n	8003c2a <HAL_DMA_IRQHandler+0x8da>
 8003c44:	e000      	b.n	8003c48 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8003c46:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f003 0301 	and.w	r3, r3, #1
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d004      	beq.n	8003c60 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2203      	movs	r2, #3
 8003c5a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8003c5e:	e003      	b.n	8003c68 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2201      	movs	r2, #1
 8003c64:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	f000 8272 	beq.w	800415e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c7e:	6878      	ldr	r0, [r7, #4]
 8003c80:	4798      	blx	r3
 8003c82:	e26c      	b.n	800415e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a43      	ldr	r2, [pc, #268]	@ (8003d98 <HAL_DMA_IRQHandler+0xa48>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d022      	beq.n	8003cd4 <HAL_DMA_IRQHandler+0x984>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a42      	ldr	r2, [pc, #264]	@ (8003d9c <HAL_DMA_IRQHandler+0xa4c>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d01d      	beq.n	8003cd4 <HAL_DMA_IRQHandler+0x984>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a40      	ldr	r2, [pc, #256]	@ (8003da0 <HAL_DMA_IRQHandler+0xa50>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d018      	beq.n	8003cd4 <HAL_DMA_IRQHandler+0x984>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4a3f      	ldr	r2, [pc, #252]	@ (8003da4 <HAL_DMA_IRQHandler+0xa54>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d013      	beq.n	8003cd4 <HAL_DMA_IRQHandler+0x984>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a3d      	ldr	r2, [pc, #244]	@ (8003da8 <HAL_DMA_IRQHandler+0xa58>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d00e      	beq.n	8003cd4 <HAL_DMA_IRQHandler+0x984>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a3c      	ldr	r2, [pc, #240]	@ (8003dac <HAL_DMA_IRQHandler+0xa5c>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d009      	beq.n	8003cd4 <HAL_DMA_IRQHandler+0x984>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a3a      	ldr	r2, [pc, #232]	@ (8003db0 <HAL_DMA_IRQHandler+0xa60>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d004      	beq.n	8003cd4 <HAL_DMA_IRQHandler+0x984>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a39      	ldr	r2, [pc, #228]	@ (8003db4 <HAL_DMA_IRQHandler+0xa64>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d101      	bne.n	8003cd8 <HAL_DMA_IRQHandler+0x988>
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e000      	b.n	8003cda <HAL_DMA_IRQHandler+0x98a>
 8003cd8:	2300      	movs	r3, #0
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	f000 823f 	beq.w	800415e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cec:	f003 031f 	and.w	r3, r3, #31
 8003cf0:	2204      	movs	r2, #4
 8003cf2:	409a      	lsls	r2, r3
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	4013      	ands	r3, r2
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	f000 80cd 	beq.w	8003e98 <HAL_DMA_IRQHandler+0xb48>
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	f003 0304 	and.w	r3, r3, #4
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	f000 80c7 	beq.w	8003e98 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d0e:	f003 031f 	and.w	r3, r3, #31
 8003d12:	2204      	movs	r2, #4
 8003d14:	409a      	lsls	r2, r3
 8003d16:	69fb      	ldr	r3, [r7, #28]
 8003d18:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d049      	beq.n	8003db8 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d109      	bne.n	8003d42 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	f000 8210 	beq.w	8004158 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d3c:	6878      	ldr	r0, [r7, #4]
 8003d3e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003d40:	e20a      	b.n	8004158 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	f000 8206 	beq.w	8004158 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d50:	6878      	ldr	r0, [r7, #4]
 8003d52:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003d54:	e200      	b.n	8004158 <HAL_DMA_IRQHandler+0xe08>
 8003d56:	bf00      	nop
 8003d58:	40020010 	.word	0x40020010
 8003d5c:	40020028 	.word	0x40020028
 8003d60:	40020040 	.word	0x40020040
 8003d64:	40020058 	.word	0x40020058
 8003d68:	40020070 	.word	0x40020070
 8003d6c:	40020088 	.word	0x40020088
 8003d70:	400200a0 	.word	0x400200a0
 8003d74:	400200b8 	.word	0x400200b8
 8003d78:	40020410 	.word	0x40020410
 8003d7c:	40020428 	.word	0x40020428
 8003d80:	40020440 	.word	0x40020440
 8003d84:	40020458 	.word	0x40020458
 8003d88:	40020470 	.word	0x40020470
 8003d8c:	40020488 	.word	0x40020488
 8003d90:	400204a0 	.word	0x400204a0
 8003d94:	400204b8 	.word	0x400204b8
 8003d98:	58025408 	.word	0x58025408
 8003d9c:	5802541c 	.word	0x5802541c
 8003da0:	58025430 	.word	0x58025430
 8003da4:	58025444 	.word	0x58025444
 8003da8:	58025458 	.word	0x58025458
 8003dac:	5802546c 	.word	0x5802546c
 8003db0:	58025480 	.word	0x58025480
 8003db4:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003db8:	693b      	ldr	r3, [r7, #16]
 8003dba:	f003 0320 	and.w	r3, r3, #32
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d160      	bne.n	8003e84 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a7f      	ldr	r2, [pc, #508]	@ (8003fc4 <HAL_DMA_IRQHandler+0xc74>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d04a      	beq.n	8003e62 <HAL_DMA_IRQHandler+0xb12>
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a7d      	ldr	r2, [pc, #500]	@ (8003fc8 <HAL_DMA_IRQHandler+0xc78>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d045      	beq.n	8003e62 <HAL_DMA_IRQHandler+0xb12>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a7c      	ldr	r2, [pc, #496]	@ (8003fcc <HAL_DMA_IRQHandler+0xc7c>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d040      	beq.n	8003e62 <HAL_DMA_IRQHandler+0xb12>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a7a      	ldr	r2, [pc, #488]	@ (8003fd0 <HAL_DMA_IRQHandler+0xc80>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d03b      	beq.n	8003e62 <HAL_DMA_IRQHandler+0xb12>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a79      	ldr	r2, [pc, #484]	@ (8003fd4 <HAL_DMA_IRQHandler+0xc84>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d036      	beq.n	8003e62 <HAL_DMA_IRQHandler+0xb12>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a77      	ldr	r2, [pc, #476]	@ (8003fd8 <HAL_DMA_IRQHandler+0xc88>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d031      	beq.n	8003e62 <HAL_DMA_IRQHandler+0xb12>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a76      	ldr	r2, [pc, #472]	@ (8003fdc <HAL_DMA_IRQHandler+0xc8c>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d02c      	beq.n	8003e62 <HAL_DMA_IRQHandler+0xb12>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a74      	ldr	r2, [pc, #464]	@ (8003fe0 <HAL_DMA_IRQHandler+0xc90>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d027      	beq.n	8003e62 <HAL_DMA_IRQHandler+0xb12>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a73      	ldr	r2, [pc, #460]	@ (8003fe4 <HAL_DMA_IRQHandler+0xc94>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d022      	beq.n	8003e62 <HAL_DMA_IRQHandler+0xb12>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a71      	ldr	r2, [pc, #452]	@ (8003fe8 <HAL_DMA_IRQHandler+0xc98>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d01d      	beq.n	8003e62 <HAL_DMA_IRQHandler+0xb12>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a70      	ldr	r2, [pc, #448]	@ (8003fec <HAL_DMA_IRQHandler+0xc9c>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d018      	beq.n	8003e62 <HAL_DMA_IRQHandler+0xb12>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a6e      	ldr	r2, [pc, #440]	@ (8003ff0 <HAL_DMA_IRQHandler+0xca0>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d013      	beq.n	8003e62 <HAL_DMA_IRQHandler+0xb12>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a6d      	ldr	r2, [pc, #436]	@ (8003ff4 <HAL_DMA_IRQHandler+0xca4>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d00e      	beq.n	8003e62 <HAL_DMA_IRQHandler+0xb12>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a6b      	ldr	r2, [pc, #428]	@ (8003ff8 <HAL_DMA_IRQHandler+0xca8>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d009      	beq.n	8003e62 <HAL_DMA_IRQHandler+0xb12>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a6a      	ldr	r2, [pc, #424]	@ (8003ffc <HAL_DMA_IRQHandler+0xcac>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d004      	beq.n	8003e62 <HAL_DMA_IRQHandler+0xb12>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a68      	ldr	r2, [pc, #416]	@ (8004000 <HAL_DMA_IRQHandler+0xcb0>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d108      	bne.n	8003e74 <HAL_DMA_IRQHandler+0xb24>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f022 0208 	bic.w	r2, r2, #8
 8003e70:	601a      	str	r2, [r3, #0]
 8003e72:	e007      	b.n	8003e84 <HAL_DMA_IRQHandler+0xb34>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f022 0204 	bic.w	r2, r2, #4
 8003e82:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	f000 8165 	beq.w	8004158 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e92:	6878      	ldr	r0, [r7, #4]
 8003e94:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003e96:	e15f      	b.n	8004158 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e9c:	f003 031f 	and.w	r3, r3, #31
 8003ea0:	2202      	movs	r2, #2
 8003ea2:	409a      	lsls	r2, r3
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	4013      	ands	r3, r2
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	f000 80c5 	beq.w	8004038 <HAL_DMA_IRQHandler+0xce8>
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	f003 0302 	and.w	r3, r3, #2
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	f000 80bf 	beq.w	8004038 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ebe:	f003 031f 	and.w	r3, r3, #31
 8003ec2:	2202      	movs	r2, #2
 8003ec4:	409a      	lsls	r2, r3
 8003ec6:	69fb      	ldr	r3, [r7, #28]
 8003ec8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003eca:	693b      	ldr	r3, [r7, #16]
 8003ecc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d018      	beq.n	8003f06 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d109      	bne.n	8003ef2 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	f000 813a 	beq.w	800415c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eec:	6878      	ldr	r0, [r7, #4]
 8003eee:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003ef0:	e134      	b.n	800415c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	f000 8130 	beq.w	800415c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f00:	6878      	ldr	r0, [r7, #4]
 8003f02:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003f04:	e12a      	b.n	800415c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003f06:	693b      	ldr	r3, [r7, #16]
 8003f08:	f003 0320 	and.w	r3, r3, #32
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	f040 8089 	bne.w	8004024 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4a2b      	ldr	r2, [pc, #172]	@ (8003fc4 <HAL_DMA_IRQHandler+0xc74>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d04a      	beq.n	8003fb2 <HAL_DMA_IRQHandler+0xc62>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a29      	ldr	r2, [pc, #164]	@ (8003fc8 <HAL_DMA_IRQHandler+0xc78>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d045      	beq.n	8003fb2 <HAL_DMA_IRQHandler+0xc62>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4a28      	ldr	r2, [pc, #160]	@ (8003fcc <HAL_DMA_IRQHandler+0xc7c>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d040      	beq.n	8003fb2 <HAL_DMA_IRQHandler+0xc62>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a26      	ldr	r2, [pc, #152]	@ (8003fd0 <HAL_DMA_IRQHandler+0xc80>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d03b      	beq.n	8003fb2 <HAL_DMA_IRQHandler+0xc62>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a25      	ldr	r2, [pc, #148]	@ (8003fd4 <HAL_DMA_IRQHandler+0xc84>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d036      	beq.n	8003fb2 <HAL_DMA_IRQHandler+0xc62>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a23      	ldr	r2, [pc, #140]	@ (8003fd8 <HAL_DMA_IRQHandler+0xc88>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d031      	beq.n	8003fb2 <HAL_DMA_IRQHandler+0xc62>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a22      	ldr	r2, [pc, #136]	@ (8003fdc <HAL_DMA_IRQHandler+0xc8c>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d02c      	beq.n	8003fb2 <HAL_DMA_IRQHandler+0xc62>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a20      	ldr	r2, [pc, #128]	@ (8003fe0 <HAL_DMA_IRQHandler+0xc90>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d027      	beq.n	8003fb2 <HAL_DMA_IRQHandler+0xc62>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4a1f      	ldr	r2, [pc, #124]	@ (8003fe4 <HAL_DMA_IRQHandler+0xc94>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d022      	beq.n	8003fb2 <HAL_DMA_IRQHandler+0xc62>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a1d      	ldr	r2, [pc, #116]	@ (8003fe8 <HAL_DMA_IRQHandler+0xc98>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d01d      	beq.n	8003fb2 <HAL_DMA_IRQHandler+0xc62>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4a1c      	ldr	r2, [pc, #112]	@ (8003fec <HAL_DMA_IRQHandler+0xc9c>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d018      	beq.n	8003fb2 <HAL_DMA_IRQHandler+0xc62>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4a1a      	ldr	r2, [pc, #104]	@ (8003ff0 <HAL_DMA_IRQHandler+0xca0>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d013      	beq.n	8003fb2 <HAL_DMA_IRQHandler+0xc62>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a19      	ldr	r2, [pc, #100]	@ (8003ff4 <HAL_DMA_IRQHandler+0xca4>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d00e      	beq.n	8003fb2 <HAL_DMA_IRQHandler+0xc62>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a17      	ldr	r2, [pc, #92]	@ (8003ff8 <HAL_DMA_IRQHandler+0xca8>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d009      	beq.n	8003fb2 <HAL_DMA_IRQHandler+0xc62>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a16      	ldr	r2, [pc, #88]	@ (8003ffc <HAL_DMA_IRQHandler+0xcac>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d004      	beq.n	8003fb2 <HAL_DMA_IRQHandler+0xc62>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a14      	ldr	r2, [pc, #80]	@ (8004000 <HAL_DMA_IRQHandler+0xcb0>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d128      	bne.n	8004004 <HAL_DMA_IRQHandler+0xcb4>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f022 0214 	bic.w	r2, r2, #20
 8003fc0:	601a      	str	r2, [r3, #0]
 8003fc2:	e027      	b.n	8004014 <HAL_DMA_IRQHandler+0xcc4>
 8003fc4:	40020010 	.word	0x40020010
 8003fc8:	40020028 	.word	0x40020028
 8003fcc:	40020040 	.word	0x40020040
 8003fd0:	40020058 	.word	0x40020058
 8003fd4:	40020070 	.word	0x40020070
 8003fd8:	40020088 	.word	0x40020088
 8003fdc:	400200a0 	.word	0x400200a0
 8003fe0:	400200b8 	.word	0x400200b8
 8003fe4:	40020410 	.word	0x40020410
 8003fe8:	40020428 	.word	0x40020428
 8003fec:	40020440 	.word	0x40020440
 8003ff0:	40020458 	.word	0x40020458
 8003ff4:	40020470 	.word	0x40020470
 8003ff8:	40020488 	.word	0x40020488
 8003ffc:	400204a0 	.word	0x400204a0
 8004000:	400204b8 	.word	0x400204b8
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f022 020a 	bic.w	r2, r2, #10
 8004012:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2201      	movs	r2, #1
 8004018:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2200      	movs	r2, #0
 8004020:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004028:	2b00      	cmp	r3, #0
 800402a:	f000 8097 	beq.w	800415c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004036:	e091      	b.n	800415c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800403c:	f003 031f 	and.w	r3, r3, #31
 8004040:	2208      	movs	r2, #8
 8004042:	409a      	lsls	r2, r3
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	4013      	ands	r3, r2
 8004048:	2b00      	cmp	r3, #0
 800404a:	f000 8088 	beq.w	800415e <HAL_DMA_IRQHandler+0xe0e>
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	f003 0308 	and.w	r3, r3, #8
 8004054:	2b00      	cmp	r3, #0
 8004056:	f000 8082 	beq.w	800415e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a41      	ldr	r2, [pc, #260]	@ (8004164 <HAL_DMA_IRQHandler+0xe14>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d04a      	beq.n	80040fa <HAL_DMA_IRQHandler+0xdaa>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a3f      	ldr	r2, [pc, #252]	@ (8004168 <HAL_DMA_IRQHandler+0xe18>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d045      	beq.n	80040fa <HAL_DMA_IRQHandler+0xdaa>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a3e      	ldr	r2, [pc, #248]	@ (800416c <HAL_DMA_IRQHandler+0xe1c>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d040      	beq.n	80040fa <HAL_DMA_IRQHandler+0xdaa>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a3c      	ldr	r2, [pc, #240]	@ (8004170 <HAL_DMA_IRQHandler+0xe20>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d03b      	beq.n	80040fa <HAL_DMA_IRQHandler+0xdaa>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a3b      	ldr	r2, [pc, #236]	@ (8004174 <HAL_DMA_IRQHandler+0xe24>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d036      	beq.n	80040fa <HAL_DMA_IRQHandler+0xdaa>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a39      	ldr	r2, [pc, #228]	@ (8004178 <HAL_DMA_IRQHandler+0xe28>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d031      	beq.n	80040fa <HAL_DMA_IRQHandler+0xdaa>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a38      	ldr	r2, [pc, #224]	@ (800417c <HAL_DMA_IRQHandler+0xe2c>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d02c      	beq.n	80040fa <HAL_DMA_IRQHandler+0xdaa>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a36      	ldr	r2, [pc, #216]	@ (8004180 <HAL_DMA_IRQHandler+0xe30>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d027      	beq.n	80040fa <HAL_DMA_IRQHandler+0xdaa>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4a35      	ldr	r2, [pc, #212]	@ (8004184 <HAL_DMA_IRQHandler+0xe34>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d022      	beq.n	80040fa <HAL_DMA_IRQHandler+0xdaa>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4a33      	ldr	r2, [pc, #204]	@ (8004188 <HAL_DMA_IRQHandler+0xe38>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d01d      	beq.n	80040fa <HAL_DMA_IRQHandler+0xdaa>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4a32      	ldr	r2, [pc, #200]	@ (800418c <HAL_DMA_IRQHandler+0xe3c>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d018      	beq.n	80040fa <HAL_DMA_IRQHandler+0xdaa>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a30      	ldr	r2, [pc, #192]	@ (8004190 <HAL_DMA_IRQHandler+0xe40>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d013      	beq.n	80040fa <HAL_DMA_IRQHandler+0xdaa>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a2f      	ldr	r2, [pc, #188]	@ (8004194 <HAL_DMA_IRQHandler+0xe44>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d00e      	beq.n	80040fa <HAL_DMA_IRQHandler+0xdaa>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a2d      	ldr	r2, [pc, #180]	@ (8004198 <HAL_DMA_IRQHandler+0xe48>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d009      	beq.n	80040fa <HAL_DMA_IRQHandler+0xdaa>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4a2c      	ldr	r2, [pc, #176]	@ (800419c <HAL_DMA_IRQHandler+0xe4c>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d004      	beq.n	80040fa <HAL_DMA_IRQHandler+0xdaa>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a2a      	ldr	r2, [pc, #168]	@ (80041a0 <HAL_DMA_IRQHandler+0xe50>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d108      	bne.n	800410c <HAL_DMA_IRQHandler+0xdbc>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f022 021c 	bic.w	r2, r2, #28
 8004108:	601a      	str	r2, [r3, #0]
 800410a:	e007      	b.n	800411c <HAL_DMA_IRQHandler+0xdcc>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f022 020e 	bic.w	r2, r2, #14
 800411a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004120:	f003 031f 	and.w	r3, r3, #31
 8004124:	2201      	movs	r2, #1
 8004126:	409a      	lsls	r2, r3
 8004128:	69fb      	ldr	r3, [r7, #28]
 800412a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2201      	movs	r2, #1
 8004130:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2201      	movs	r2, #1
 8004136:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2200      	movs	r2, #0
 800413e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004146:	2b00      	cmp	r3, #0
 8004148:	d009      	beq.n	800415e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800414e:	6878      	ldr	r0, [r7, #4]
 8004150:	4798      	blx	r3
 8004152:	e004      	b.n	800415e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8004154:	bf00      	nop
 8004156:	e002      	b.n	800415e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004158:	bf00      	nop
 800415a:	e000      	b.n	800415e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800415c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800415e:	3728      	adds	r7, #40	@ 0x28
 8004160:	46bd      	mov	sp, r7
 8004162:	bd80      	pop	{r7, pc}
 8004164:	40020010 	.word	0x40020010
 8004168:	40020028 	.word	0x40020028
 800416c:	40020040 	.word	0x40020040
 8004170:	40020058 	.word	0x40020058
 8004174:	40020070 	.word	0x40020070
 8004178:	40020088 	.word	0x40020088
 800417c:	400200a0 	.word	0x400200a0
 8004180:	400200b8 	.word	0x400200b8
 8004184:	40020410 	.word	0x40020410
 8004188:	40020428 	.word	0x40020428
 800418c:	40020440 	.word	0x40020440
 8004190:	40020458 	.word	0x40020458
 8004194:	40020470 	.word	0x40020470
 8004198:	40020488 	.word	0x40020488
 800419c:	400204a0 	.word	0x400204a0
 80041a0:	400204b8 	.word	0x400204b8

080041a4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80041a4:	b480      	push	{r7}
 80041a6:	b085      	sub	sp, #20
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a42      	ldr	r2, [pc, #264]	@ (80042bc <DMA_CalcBaseAndBitshift+0x118>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d04a      	beq.n	800424c <DMA_CalcBaseAndBitshift+0xa8>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a41      	ldr	r2, [pc, #260]	@ (80042c0 <DMA_CalcBaseAndBitshift+0x11c>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d045      	beq.n	800424c <DMA_CalcBaseAndBitshift+0xa8>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a3f      	ldr	r2, [pc, #252]	@ (80042c4 <DMA_CalcBaseAndBitshift+0x120>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d040      	beq.n	800424c <DMA_CalcBaseAndBitshift+0xa8>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a3e      	ldr	r2, [pc, #248]	@ (80042c8 <DMA_CalcBaseAndBitshift+0x124>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d03b      	beq.n	800424c <DMA_CalcBaseAndBitshift+0xa8>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a3c      	ldr	r2, [pc, #240]	@ (80042cc <DMA_CalcBaseAndBitshift+0x128>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d036      	beq.n	800424c <DMA_CalcBaseAndBitshift+0xa8>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4a3b      	ldr	r2, [pc, #236]	@ (80042d0 <DMA_CalcBaseAndBitshift+0x12c>)
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d031      	beq.n	800424c <DMA_CalcBaseAndBitshift+0xa8>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a39      	ldr	r2, [pc, #228]	@ (80042d4 <DMA_CalcBaseAndBitshift+0x130>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d02c      	beq.n	800424c <DMA_CalcBaseAndBitshift+0xa8>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a38      	ldr	r2, [pc, #224]	@ (80042d8 <DMA_CalcBaseAndBitshift+0x134>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d027      	beq.n	800424c <DMA_CalcBaseAndBitshift+0xa8>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4a36      	ldr	r2, [pc, #216]	@ (80042dc <DMA_CalcBaseAndBitshift+0x138>)
 8004202:	4293      	cmp	r3, r2
 8004204:	d022      	beq.n	800424c <DMA_CalcBaseAndBitshift+0xa8>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4a35      	ldr	r2, [pc, #212]	@ (80042e0 <DMA_CalcBaseAndBitshift+0x13c>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d01d      	beq.n	800424c <DMA_CalcBaseAndBitshift+0xa8>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a33      	ldr	r2, [pc, #204]	@ (80042e4 <DMA_CalcBaseAndBitshift+0x140>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d018      	beq.n	800424c <DMA_CalcBaseAndBitshift+0xa8>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4a32      	ldr	r2, [pc, #200]	@ (80042e8 <DMA_CalcBaseAndBitshift+0x144>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d013      	beq.n	800424c <DMA_CalcBaseAndBitshift+0xa8>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a30      	ldr	r2, [pc, #192]	@ (80042ec <DMA_CalcBaseAndBitshift+0x148>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d00e      	beq.n	800424c <DMA_CalcBaseAndBitshift+0xa8>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	4a2f      	ldr	r2, [pc, #188]	@ (80042f0 <DMA_CalcBaseAndBitshift+0x14c>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d009      	beq.n	800424c <DMA_CalcBaseAndBitshift+0xa8>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a2d      	ldr	r2, [pc, #180]	@ (80042f4 <DMA_CalcBaseAndBitshift+0x150>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d004      	beq.n	800424c <DMA_CalcBaseAndBitshift+0xa8>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a2c      	ldr	r2, [pc, #176]	@ (80042f8 <DMA_CalcBaseAndBitshift+0x154>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d101      	bne.n	8004250 <DMA_CalcBaseAndBitshift+0xac>
 800424c:	2301      	movs	r3, #1
 800424e:	e000      	b.n	8004252 <DMA_CalcBaseAndBitshift+0xae>
 8004250:	2300      	movs	r3, #0
 8004252:	2b00      	cmp	r3, #0
 8004254:	d024      	beq.n	80042a0 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	b2db      	uxtb	r3, r3
 800425c:	3b10      	subs	r3, #16
 800425e:	4a27      	ldr	r2, [pc, #156]	@ (80042fc <DMA_CalcBaseAndBitshift+0x158>)
 8004260:	fba2 2303 	umull	r2, r3, r2, r3
 8004264:	091b      	lsrs	r3, r3, #4
 8004266:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	f003 0307 	and.w	r3, r3, #7
 800426e:	4a24      	ldr	r2, [pc, #144]	@ (8004300 <DMA_CalcBaseAndBitshift+0x15c>)
 8004270:	5cd3      	ldrb	r3, [r2, r3]
 8004272:	461a      	mov	r2, r3
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	2b03      	cmp	r3, #3
 800427c:	d908      	bls.n	8004290 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	461a      	mov	r2, r3
 8004284:	4b1f      	ldr	r3, [pc, #124]	@ (8004304 <DMA_CalcBaseAndBitshift+0x160>)
 8004286:	4013      	ands	r3, r2
 8004288:	1d1a      	adds	r2, r3, #4
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	659a      	str	r2, [r3, #88]	@ 0x58
 800428e:	e00d      	b.n	80042ac <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	461a      	mov	r2, r3
 8004296:	4b1b      	ldr	r3, [pc, #108]	@ (8004304 <DMA_CalcBaseAndBitshift+0x160>)
 8004298:	4013      	ands	r3, r2
 800429a:	687a      	ldr	r2, [r7, #4]
 800429c:	6593      	str	r3, [r2, #88]	@ 0x58
 800429e:	e005      	b.n	80042ac <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80042b0:	4618      	mov	r0, r3
 80042b2:	3714      	adds	r7, #20
 80042b4:	46bd      	mov	sp, r7
 80042b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ba:	4770      	bx	lr
 80042bc:	40020010 	.word	0x40020010
 80042c0:	40020028 	.word	0x40020028
 80042c4:	40020040 	.word	0x40020040
 80042c8:	40020058 	.word	0x40020058
 80042cc:	40020070 	.word	0x40020070
 80042d0:	40020088 	.word	0x40020088
 80042d4:	400200a0 	.word	0x400200a0
 80042d8:	400200b8 	.word	0x400200b8
 80042dc:	40020410 	.word	0x40020410
 80042e0:	40020428 	.word	0x40020428
 80042e4:	40020440 	.word	0x40020440
 80042e8:	40020458 	.word	0x40020458
 80042ec:	40020470 	.word	0x40020470
 80042f0:	40020488 	.word	0x40020488
 80042f4:	400204a0 	.word	0x400204a0
 80042f8:	400204b8 	.word	0x400204b8
 80042fc:	aaaaaaab 	.word	0xaaaaaaab
 8004300:	0800e440 	.word	0x0800e440
 8004304:	fffffc00 	.word	0xfffffc00

08004308 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8004308:	b480      	push	{r7}
 800430a:	b085      	sub	sp, #20
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004310:	2300      	movs	r3, #0
 8004312:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	699b      	ldr	r3, [r3, #24]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d120      	bne.n	800435e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004320:	2b03      	cmp	r3, #3
 8004322:	d858      	bhi.n	80043d6 <DMA_CheckFifoParam+0xce>
 8004324:	a201      	add	r2, pc, #4	@ (adr r2, 800432c <DMA_CheckFifoParam+0x24>)
 8004326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800432a:	bf00      	nop
 800432c:	0800433d 	.word	0x0800433d
 8004330:	0800434f 	.word	0x0800434f
 8004334:	0800433d 	.word	0x0800433d
 8004338:	080043d7 	.word	0x080043d7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004340:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004344:	2b00      	cmp	r3, #0
 8004346:	d048      	beq.n	80043da <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004348:	2301      	movs	r3, #1
 800434a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800434c:	e045      	b.n	80043da <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004352:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004356:	d142      	bne.n	80043de <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800435c:	e03f      	b.n	80043de <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	699b      	ldr	r3, [r3, #24]
 8004362:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004366:	d123      	bne.n	80043b0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800436c:	2b03      	cmp	r3, #3
 800436e:	d838      	bhi.n	80043e2 <DMA_CheckFifoParam+0xda>
 8004370:	a201      	add	r2, pc, #4	@ (adr r2, 8004378 <DMA_CheckFifoParam+0x70>)
 8004372:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004376:	bf00      	nop
 8004378:	08004389 	.word	0x08004389
 800437c:	0800438f 	.word	0x0800438f
 8004380:	08004389 	.word	0x08004389
 8004384:	080043a1 	.word	0x080043a1
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004388:	2301      	movs	r3, #1
 800438a:	73fb      	strb	r3, [r7, #15]
        break;
 800438c:	e030      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004392:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004396:	2b00      	cmp	r3, #0
 8004398:	d025      	beq.n	80043e6 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800439e:	e022      	b.n	80043e6 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043a4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80043a8:	d11f      	bne.n	80043ea <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80043ae:	e01c      	b.n	80043ea <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043b4:	2b02      	cmp	r3, #2
 80043b6:	d902      	bls.n	80043be <DMA_CheckFifoParam+0xb6>
 80043b8:	2b03      	cmp	r3, #3
 80043ba:	d003      	beq.n	80043c4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80043bc:	e018      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	73fb      	strb	r3, [r7, #15]
        break;
 80043c2:	e015      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043c8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d00e      	beq.n	80043ee <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	73fb      	strb	r3, [r7, #15]
    break;
 80043d4:	e00b      	b.n	80043ee <DMA_CheckFifoParam+0xe6>
        break;
 80043d6:	bf00      	nop
 80043d8:	e00a      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
        break;
 80043da:	bf00      	nop
 80043dc:	e008      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
        break;
 80043de:	bf00      	nop
 80043e0:	e006      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
        break;
 80043e2:	bf00      	nop
 80043e4:	e004      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
        break;
 80043e6:	bf00      	nop
 80043e8:	e002      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
        break;
 80043ea:	bf00      	nop
 80043ec:	e000      	b.n	80043f0 <DMA_CheckFifoParam+0xe8>
    break;
 80043ee:	bf00      	nop
    }
  }

  return status;
 80043f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3714      	adds	r7, #20
 80043f6:	46bd      	mov	sp, r7
 80043f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fc:	4770      	bx	lr
 80043fe:	bf00      	nop

08004400 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004400:	b480      	push	{r7}
 8004402:	b085      	sub	sp, #20
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a38      	ldr	r2, [pc, #224]	@ (80044f4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d022      	beq.n	800445e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a36      	ldr	r2, [pc, #216]	@ (80044f8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d01d      	beq.n	800445e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4a35      	ldr	r2, [pc, #212]	@ (80044fc <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d018      	beq.n	800445e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4a33      	ldr	r2, [pc, #204]	@ (8004500 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d013      	beq.n	800445e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a32      	ldr	r2, [pc, #200]	@ (8004504 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d00e      	beq.n	800445e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a30      	ldr	r2, [pc, #192]	@ (8004508 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d009      	beq.n	800445e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4a2f      	ldr	r2, [pc, #188]	@ (800450c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d004      	beq.n	800445e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a2d      	ldr	r2, [pc, #180]	@ (8004510 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d101      	bne.n	8004462 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800445e:	2301      	movs	r3, #1
 8004460:	e000      	b.n	8004464 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004462:	2300      	movs	r3, #0
 8004464:	2b00      	cmp	r3, #0
 8004466:	d01a      	beq.n	800449e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	b2db      	uxtb	r3, r3
 800446e:	3b08      	subs	r3, #8
 8004470:	4a28      	ldr	r2, [pc, #160]	@ (8004514 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8004472:	fba2 2303 	umull	r2, r3, r2, r3
 8004476:	091b      	lsrs	r3, r3, #4
 8004478:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800447a:	68fa      	ldr	r2, [r7, #12]
 800447c:	4b26      	ldr	r3, [pc, #152]	@ (8004518 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800447e:	4413      	add	r3, r2
 8004480:	009b      	lsls	r3, r3, #2
 8004482:	461a      	mov	r2, r3
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	4a24      	ldr	r2, [pc, #144]	@ (800451c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800448c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	f003 031f 	and.w	r3, r3, #31
 8004494:	2201      	movs	r2, #1
 8004496:	409a      	lsls	r2, r3
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800449c:	e024      	b.n	80044e8 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	b2db      	uxtb	r3, r3
 80044a4:	3b10      	subs	r3, #16
 80044a6:	4a1e      	ldr	r2, [pc, #120]	@ (8004520 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80044a8:	fba2 2303 	umull	r2, r3, r2, r3
 80044ac:	091b      	lsrs	r3, r3, #4
 80044ae:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	4a1c      	ldr	r2, [pc, #112]	@ (8004524 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d806      	bhi.n	80044c6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	4a1b      	ldr	r2, [pc, #108]	@ (8004528 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d902      	bls.n	80044c6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	3308      	adds	r3, #8
 80044c4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80044c6:	68fa      	ldr	r2, [r7, #12]
 80044c8:	4b18      	ldr	r3, [pc, #96]	@ (800452c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80044ca:	4413      	add	r3, r2
 80044cc:	009b      	lsls	r3, r3, #2
 80044ce:	461a      	mov	r2, r3
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	4a16      	ldr	r2, [pc, #88]	@ (8004530 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80044d8:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	f003 031f 	and.w	r3, r3, #31
 80044e0:	2201      	movs	r2, #1
 80044e2:	409a      	lsls	r2, r3
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80044e8:	bf00      	nop
 80044ea:	3714      	adds	r7, #20
 80044ec:	46bd      	mov	sp, r7
 80044ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f2:	4770      	bx	lr
 80044f4:	58025408 	.word	0x58025408
 80044f8:	5802541c 	.word	0x5802541c
 80044fc:	58025430 	.word	0x58025430
 8004500:	58025444 	.word	0x58025444
 8004504:	58025458 	.word	0x58025458
 8004508:	5802546c 	.word	0x5802546c
 800450c:	58025480 	.word	0x58025480
 8004510:	58025494 	.word	0x58025494
 8004514:	cccccccd 	.word	0xcccccccd
 8004518:	16009600 	.word	0x16009600
 800451c:	58025880 	.word	0x58025880
 8004520:	aaaaaaab 	.word	0xaaaaaaab
 8004524:	400204b8 	.word	0x400204b8
 8004528:	4002040f 	.word	0x4002040f
 800452c:	10008200 	.word	0x10008200
 8004530:	40020880 	.word	0x40020880

08004534 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004534:	b480      	push	{r7}
 8004536:	b085      	sub	sp, #20
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	b2db      	uxtb	r3, r3
 8004542:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d04a      	beq.n	80045e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	2b08      	cmp	r3, #8
 800454e:	d847      	bhi.n	80045e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a25      	ldr	r2, [pc, #148]	@ (80045ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d022      	beq.n	80045a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4a24      	ldr	r2, [pc, #144]	@ (80045f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004560:	4293      	cmp	r3, r2
 8004562:	d01d      	beq.n	80045a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a22      	ldr	r2, [pc, #136]	@ (80045f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d018      	beq.n	80045a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4a21      	ldr	r2, [pc, #132]	@ (80045f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d013      	beq.n	80045a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a1f      	ldr	r2, [pc, #124]	@ (80045fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d00e      	beq.n	80045a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4a1e      	ldr	r2, [pc, #120]	@ (8004600 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d009      	beq.n	80045a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a1c      	ldr	r2, [pc, #112]	@ (8004604 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d004      	beq.n	80045a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a1b      	ldr	r2, [pc, #108]	@ (8004608 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d101      	bne.n	80045a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80045a0:	2301      	movs	r3, #1
 80045a2:	e000      	b.n	80045a6 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80045a4:	2300      	movs	r3, #0
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d00a      	beq.n	80045c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80045aa:	68fa      	ldr	r2, [r7, #12]
 80045ac:	4b17      	ldr	r3, [pc, #92]	@ (800460c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80045ae:	4413      	add	r3, r2
 80045b0:	009b      	lsls	r3, r3, #2
 80045b2:	461a      	mov	r2, r3
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	4a15      	ldr	r2, [pc, #84]	@ (8004610 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80045bc:	671a      	str	r2, [r3, #112]	@ 0x70
 80045be:	e009      	b.n	80045d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80045c0:	68fa      	ldr	r2, [r7, #12]
 80045c2:	4b14      	ldr	r3, [pc, #80]	@ (8004614 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80045c4:	4413      	add	r3, r2
 80045c6:	009b      	lsls	r3, r3, #2
 80045c8:	461a      	mov	r2, r3
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	4a11      	ldr	r2, [pc, #68]	@ (8004618 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80045d2:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	3b01      	subs	r3, #1
 80045d8:	2201      	movs	r2, #1
 80045da:	409a      	lsls	r2, r3
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80045e0:	bf00      	nop
 80045e2:	3714      	adds	r7, #20
 80045e4:	46bd      	mov	sp, r7
 80045e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ea:	4770      	bx	lr
 80045ec:	58025408 	.word	0x58025408
 80045f0:	5802541c 	.word	0x5802541c
 80045f4:	58025430 	.word	0x58025430
 80045f8:	58025444 	.word	0x58025444
 80045fc:	58025458 	.word	0x58025458
 8004600:	5802546c 	.word	0x5802546c
 8004604:	58025480 	.word	0x58025480
 8004608:	58025494 	.word	0x58025494
 800460c:	1600963f 	.word	0x1600963f
 8004610:	58025940 	.word	0x58025940
 8004614:	1000823f 	.word	0x1000823f
 8004618:	40020940 	.word	0x40020940

0800461c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800461c:	b480      	push	{r7}
 800461e:	b089      	sub	sp, #36	@ 0x24
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
 8004624:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004626:	2300      	movs	r3, #0
 8004628:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800462a:	4b89      	ldr	r3, [pc, #548]	@ (8004850 <HAL_GPIO_Init+0x234>)
 800462c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800462e:	e194      	b.n	800495a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	2101      	movs	r1, #1
 8004636:	69fb      	ldr	r3, [r7, #28]
 8004638:	fa01 f303 	lsl.w	r3, r1, r3
 800463c:	4013      	ands	r3, r2
 800463e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	2b00      	cmp	r3, #0
 8004644:	f000 8186 	beq.w	8004954 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	f003 0303 	and.w	r3, r3, #3
 8004650:	2b01      	cmp	r3, #1
 8004652:	d005      	beq.n	8004660 <HAL_GPIO_Init+0x44>
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	f003 0303 	and.w	r3, r3, #3
 800465c:	2b02      	cmp	r3, #2
 800465e:	d130      	bne.n	80046c2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004666:	69fb      	ldr	r3, [r7, #28]
 8004668:	005b      	lsls	r3, r3, #1
 800466a:	2203      	movs	r2, #3
 800466c:	fa02 f303 	lsl.w	r3, r2, r3
 8004670:	43db      	mvns	r3, r3
 8004672:	69ba      	ldr	r2, [r7, #24]
 8004674:	4013      	ands	r3, r2
 8004676:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	68da      	ldr	r2, [r3, #12]
 800467c:	69fb      	ldr	r3, [r7, #28]
 800467e:	005b      	lsls	r3, r3, #1
 8004680:	fa02 f303 	lsl.w	r3, r2, r3
 8004684:	69ba      	ldr	r2, [r7, #24]
 8004686:	4313      	orrs	r3, r2
 8004688:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	69ba      	ldr	r2, [r7, #24]
 800468e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004696:	2201      	movs	r2, #1
 8004698:	69fb      	ldr	r3, [r7, #28]
 800469a:	fa02 f303 	lsl.w	r3, r2, r3
 800469e:	43db      	mvns	r3, r3
 80046a0:	69ba      	ldr	r2, [r7, #24]
 80046a2:	4013      	ands	r3, r2
 80046a4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	091b      	lsrs	r3, r3, #4
 80046ac:	f003 0201 	and.w	r2, r3, #1
 80046b0:	69fb      	ldr	r3, [r7, #28]
 80046b2:	fa02 f303 	lsl.w	r3, r2, r3
 80046b6:	69ba      	ldr	r2, [r7, #24]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	69ba      	ldr	r2, [r7, #24]
 80046c0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	f003 0303 	and.w	r3, r3, #3
 80046ca:	2b03      	cmp	r3, #3
 80046cc:	d017      	beq.n	80046fe <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	68db      	ldr	r3, [r3, #12]
 80046d2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80046d4:	69fb      	ldr	r3, [r7, #28]
 80046d6:	005b      	lsls	r3, r3, #1
 80046d8:	2203      	movs	r2, #3
 80046da:	fa02 f303 	lsl.w	r3, r2, r3
 80046de:	43db      	mvns	r3, r3
 80046e0:	69ba      	ldr	r2, [r7, #24]
 80046e2:	4013      	ands	r3, r2
 80046e4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	689a      	ldr	r2, [r3, #8]
 80046ea:	69fb      	ldr	r3, [r7, #28]
 80046ec:	005b      	lsls	r3, r3, #1
 80046ee:	fa02 f303 	lsl.w	r3, r2, r3
 80046f2:	69ba      	ldr	r2, [r7, #24]
 80046f4:	4313      	orrs	r3, r2
 80046f6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	69ba      	ldr	r2, [r7, #24]
 80046fc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	f003 0303 	and.w	r3, r3, #3
 8004706:	2b02      	cmp	r3, #2
 8004708:	d123      	bne.n	8004752 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800470a:	69fb      	ldr	r3, [r7, #28]
 800470c:	08da      	lsrs	r2, r3, #3
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	3208      	adds	r2, #8
 8004712:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004716:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004718:	69fb      	ldr	r3, [r7, #28]
 800471a:	f003 0307 	and.w	r3, r3, #7
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	220f      	movs	r2, #15
 8004722:	fa02 f303 	lsl.w	r3, r2, r3
 8004726:	43db      	mvns	r3, r3
 8004728:	69ba      	ldr	r2, [r7, #24]
 800472a:	4013      	ands	r3, r2
 800472c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	691a      	ldr	r2, [r3, #16]
 8004732:	69fb      	ldr	r3, [r7, #28]
 8004734:	f003 0307 	and.w	r3, r3, #7
 8004738:	009b      	lsls	r3, r3, #2
 800473a:	fa02 f303 	lsl.w	r3, r2, r3
 800473e:	69ba      	ldr	r2, [r7, #24]
 8004740:	4313      	orrs	r3, r2
 8004742:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004744:	69fb      	ldr	r3, [r7, #28]
 8004746:	08da      	lsrs	r2, r3, #3
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	3208      	adds	r2, #8
 800474c:	69b9      	ldr	r1, [r7, #24]
 800474e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004758:	69fb      	ldr	r3, [r7, #28]
 800475a:	005b      	lsls	r3, r3, #1
 800475c:	2203      	movs	r2, #3
 800475e:	fa02 f303 	lsl.w	r3, r2, r3
 8004762:	43db      	mvns	r3, r3
 8004764:	69ba      	ldr	r2, [r7, #24]
 8004766:	4013      	ands	r3, r2
 8004768:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	f003 0203 	and.w	r2, r3, #3
 8004772:	69fb      	ldr	r3, [r7, #28]
 8004774:	005b      	lsls	r3, r3, #1
 8004776:	fa02 f303 	lsl.w	r3, r2, r3
 800477a:	69ba      	ldr	r2, [r7, #24]
 800477c:	4313      	orrs	r3, r2
 800477e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	69ba      	ldr	r2, [r7, #24]
 8004784:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800478e:	2b00      	cmp	r3, #0
 8004790:	f000 80e0 	beq.w	8004954 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004794:	4b2f      	ldr	r3, [pc, #188]	@ (8004854 <HAL_GPIO_Init+0x238>)
 8004796:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800479a:	4a2e      	ldr	r2, [pc, #184]	@ (8004854 <HAL_GPIO_Init+0x238>)
 800479c:	f043 0302 	orr.w	r3, r3, #2
 80047a0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80047a4:	4b2b      	ldr	r3, [pc, #172]	@ (8004854 <HAL_GPIO_Init+0x238>)
 80047a6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80047aa:	f003 0302 	and.w	r3, r3, #2
 80047ae:	60fb      	str	r3, [r7, #12]
 80047b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80047b2:	4a29      	ldr	r2, [pc, #164]	@ (8004858 <HAL_GPIO_Init+0x23c>)
 80047b4:	69fb      	ldr	r3, [r7, #28]
 80047b6:	089b      	lsrs	r3, r3, #2
 80047b8:	3302      	adds	r3, #2
 80047ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80047c0:	69fb      	ldr	r3, [r7, #28]
 80047c2:	f003 0303 	and.w	r3, r3, #3
 80047c6:	009b      	lsls	r3, r3, #2
 80047c8:	220f      	movs	r2, #15
 80047ca:	fa02 f303 	lsl.w	r3, r2, r3
 80047ce:	43db      	mvns	r3, r3
 80047d0:	69ba      	ldr	r2, [r7, #24]
 80047d2:	4013      	ands	r3, r2
 80047d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	4a20      	ldr	r2, [pc, #128]	@ (800485c <HAL_GPIO_Init+0x240>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d052      	beq.n	8004884 <HAL_GPIO_Init+0x268>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	4a1f      	ldr	r2, [pc, #124]	@ (8004860 <HAL_GPIO_Init+0x244>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d031      	beq.n	800484a <HAL_GPIO_Init+0x22e>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	4a1e      	ldr	r2, [pc, #120]	@ (8004864 <HAL_GPIO_Init+0x248>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d02b      	beq.n	8004846 <HAL_GPIO_Init+0x22a>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	4a1d      	ldr	r2, [pc, #116]	@ (8004868 <HAL_GPIO_Init+0x24c>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d025      	beq.n	8004842 <HAL_GPIO_Init+0x226>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	4a1c      	ldr	r2, [pc, #112]	@ (800486c <HAL_GPIO_Init+0x250>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d01f      	beq.n	800483e <HAL_GPIO_Init+0x222>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	4a1b      	ldr	r2, [pc, #108]	@ (8004870 <HAL_GPIO_Init+0x254>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d019      	beq.n	800483a <HAL_GPIO_Init+0x21e>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	4a1a      	ldr	r2, [pc, #104]	@ (8004874 <HAL_GPIO_Init+0x258>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d013      	beq.n	8004836 <HAL_GPIO_Init+0x21a>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	4a19      	ldr	r2, [pc, #100]	@ (8004878 <HAL_GPIO_Init+0x25c>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d00d      	beq.n	8004832 <HAL_GPIO_Init+0x216>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	4a18      	ldr	r2, [pc, #96]	@ (800487c <HAL_GPIO_Init+0x260>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d007      	beq.n	800482e <HAL_GPIO_Init+0x212>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	4a17      	ldr	r2, [pc, #92]	@ (8004880 <HAL_GPIO_Init+0x264>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d101      	bne.n	800482a <HAL_GPIO_Init+0x20e>
 8004826:	2309      	movs	r3, #9
 8004828:	e02d      	b.n	8004886 <HAL_GPIO_Init+0x26a>
 800482a:	230a      	movs	r3, #10
 800482c:	e02b      	b.n	8004886 <HAL_GPIO_Init+0x26a>
 800482e:	2308      	movs	r3, #8
 8004830:	e029      	b.n	8004886 <HAL_GPIO_Init+0x26a>
 8004832:	2307      	movs	r3, #7
 8004834:	e027      	b.n	8004886 <HAL_GPIO_Init+0x26a>
 8004836:	2306      	movs	r3, #6
 8004838:	e025      	b.n	8004886 <HAL_GPIO_Init+0x26a>
 800483a:	2305      	movs	r3, #5
 800483c:	e023      	b.n	8004886 <HAL_GPIO_Init+0x26a>
 800483e:	2304      	movs	r3, #4
 8004840:	e021      	b.n	8004886 <HAL_GPIO_Init+0x26a>
 8004842:	2303      	movs	r3, #3
 8004844:	e01f      	b.n	8004886 <HAL_GPIO_Init+0x26a>
 8004846:	2302      	movs	r3, #2
 8004848:	e01d      	b.n	8004886 <HAL_GPIO_Init+0x26a>
 800484a:	2301      	movs	r3, #1
 800484c:	e01b      	b.n	8004886 <HAL_GPIO_Init+0x26a>
 800484e:	bf00      	nop
 8004850:	58000080 	.word	0x58000080
 8004854:	58024400 	.word	0x58024400
 8004858:	58000400 	.word	0x58000400
 800485c:	58020000 	.word	0x58020000
 8004860:	58020400 	.word	0x58020400
 8004864:	58020800 	.word	0x58020800
 8004868:	58020c00 	.word	0x58020c00
 800486c:	58021000 	.word	0x58021000
 8004870:	58021400 	.word	0x58021400
 8004874:	58021800 	.word	0x58021800
 8004878:	58021c00 	.word	0x58021c00
 800487c:	58022000 	.word	0x58022000
 8004880:	58022400 	.word	0x58022400
 8004884:	2300      	movs	r3, #0
 8004886:	69fa      	ldr	r2, [r7, #28]
 8004888:	f002 0203 	and.w	r2, r2, #3
 800488c:	0092      	lsls	r2, r2, #2
 800488e:	4093      	lsls	r3, r2
 8004890:	69ba      	ldr	r2, [r7, #24]
 8004892:	4313      	orrs	r3, r2
 8004894:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004896:	4938      	ldr	r1, [pc, #224]	@ (8004978 <HAL_GPIO_Init+0x35c>)
 8004898:	69fb      	ldr	r3, [r7, #28]
 800489a:	089b      	lsrs	r3, r3, #2
 800489c:	3302      	adds	r3, #2
 800489e:	69ba      	ldr	r2, [r7, #24]
 80048a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80048a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80048ac:	693b      	ldr	r3, [r7, #16]
 80048ae:	43db      	mvns	r3, r3
 80048b0:	69ba      	ldr	r2, [r7, #24]
 80048b2:	4013      	ands	r3, r2
 80048b4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d003      	beq.n	80048ca <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80048c2:	69ba      	ldr	r2, [r7, #24]
 80048c4:	693b      	ldr	r3, [r7, #16]
 80048c6:	4313      	orrs	r3, r2
 80048c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80048ca:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80048ce:	69bb      	ldr	r3, [r7, #24]
 80048d0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80048d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	43db      	mvns	r3, r3
 80048de:	69ba      	ldr	r2, [r7, #24]
 80048e0:	4013      	ands	r3, r2
 80048e2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d003      	beq.n	80048f8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80048f0:	69ba      	ldr	r2, [r7, #24]
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	4313      	orrs	r3, r2
 80048f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80048f8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80048fc:	69bb      	ldr	r3, [r7, #24]
 80048fe:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004906:	693b      	ldr	r3, [r7, #16]
 8004908:	43db      	mvns	r3, r3
 800490a:	69ba      	ldr	r2, [r7, #24]
 800490c:	4013      	ands	r3, r2
 800490e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004918:	2b00      	cmp	r3, #0
 800491a:	d003      	beq.n	8004924 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800491c:	69ba      	ldr	r2, [r7, #24]
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	4313      	orrs	r3, r2
 8004922:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	69ba      	ldr	r2, [r7, #24]
 8004928:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004930:	693b      	ldr	r3, [r7, #16]
 8004932:	43db      	mvns	r3, r3
 8004934:	69ba      	ldr	r2, [r7, #24]
 8004936:	4013      	ands	r3, r2
 8004938:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004942:	2b00      	cmp	r3, #0
 8004944:	d003      	beq.n	800494e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8004946:	69ba      	ldr	r2, [r7, #24]
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	4313      	orrs	r3, r2
 800494c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	69ba      	ldr	r2, [r7, #24]
 8004952:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004954:	69fb      	ldr	r3, [r7, #28]
 8004956:	3301      	adds	r3, #1
 8004958:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	69fb      	ldr	r3, [r7, #28]
 8004960:	fa22 f303 	lsr.w	r3, r2, r3
 8004964:	2b00      	cmp	r3, #0
 8004966:	f47f ae63 	bne.w	8004630 <HAL_GPIO_Init+0x14>
  }
}
 800496a:	bf00      	nop
 800496c:	bf00      	nop
 800496e:	3724      	adds	r7, #36	@ 0x24
 8004970:	46bd      	mov	sp, r7
 8004972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004976:	4770      	bx	lr
 8004978:	58000400 	.word	0x58000400

0800497c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800497c:	b480      	push	{r7}
 800497e:	b083      	sub	sp, #12
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
 8004984:	460b      	mov	r3, r1
 8004986:	807b      	strh	r3, [r7, #2]
 8004988:	4613      	mov	r3, r2
 800498a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800498c:	787b      	ldrb	r3, [r7, #1]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d003      	beq.n	800499a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004992:	887a      	ldrh	r2, [r7, #2]
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8004998:	e003      	b.n	80049a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800499a:	887b      	ldrh	r3, [r7, #2]
 800499c:	041a      	lsls	r2, r3, #16
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	619a      	str	r2, [r3, #24]
}
 80049a2:	bf00      	nop
 80049a4:	370c      	adds	r7, #12
 80049a6:	46bd      	mov	sp, r7
 80049a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ac:	4770      	bx	lr

080049ae <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80049ae:	b480      	push	{r7}
 80049b0:	b085      	sub	sp, #20
 80049b2:	af00      	add	r7, sp, #0
 80049b4:	6078      	str	r0, [r7, #4]
 80049b6:	460b      	mov	r3, r1
 80049b8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	695b      	ldr	r3, [r3, #20]
 80049be:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80049c0:	887a      	ldrh	r2, [r7, #2]
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	4013      	ands	r3, r2
 80049c6:	041a      	lsls	r2, r3, #16
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	43d9      	mvns	r1, r3
 80049cc:	887b      	ldrh	r3, [r7, #2]
 80049ce:	400b      	ands	r3, r1
 80049d0:	431a      	orrs	r2, r3
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	619a      	str	r2, [r3, #24]
}
 80049d6:	bf00      	nop
 80049d8:	3714      	adds	r7, #20
 80049da:	46bd      	mov	sp, r7
 80049dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e0:	4770      	bx	lr
	...

080049e4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b084      	sub	sp, #16
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80049ec:	4b19      	ldr	r3, [pc, #100]	@ (8004a54 <HAL_PWREx_ConfigSupply+0x70>)
 80049ee:	68db      	ldr	r3, [r3, #12]
 80049f0:	f003 0304 	and.w	r3, r3, #4
 80049f4:	2b04      	cmp	r3, #4
 80049f6:	d00a      	beq.n	8004a0e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80049f8:	4b16      	ldr	r3, [pc, #88]	@ (8004a54 <HAL_PWREx_ConfigSupply+0x70>)
 80049fa:	68db      	ldr	r3, [r3, #12]
 80049fc:	f003 0307 	and.w	r3, r3, #7
 8004a00:	687a      	ldr	r2, [r7, #4]
 8004a02:	429a      	cmp	r2, r3
 8004a04:	d001      	beq.n	8004a0a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	e01f      	b.n	8004a4a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	e01d      	b.n	8004a4a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004a0e:	4b11      	ldr	r3, [pc, #68]	@ (8004a54 <HAL_PWREx_ConfigSupply+0x70>)
 8004a10:	68db      	ldr	r3, [r3, #12]
 8004a12:	f023 0207 	bic.w	r2, r3, #7
 8004a16:	490f      	ldr	r1, [pc, #60]	@ (8004a54 <HAL_PWREx_ConfigSupply+0x70>)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004a1e:	f7fd f8ab 	bl	8001b78 <HAL_GetTick>
 8004a22:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004a24:	e009      	b.n	8004a3a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004a26:	f7fd f8a7 	bl	8001b78 <HAL_GetTick>
 8004a2a:	4602      	mov	r2, r0
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	1ad3      	subs	r3, r2, r3
 8004a30:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004a34:	d901      	bls.n	8004a3a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8004a36:	2301      	movs	r3, #1
 8004a38:	e007      	b.n	8004a4a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004a3a:	4b06      	ldr	r3, [pc, #24]	@ (8004a54 <HAL_PWREx_ConfigSupply+0x70>)
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004a42:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a46:	d1ee      	bne.n	8004a26 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8004a48:	2300      	movs	r3, #0
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	3710      	adds	r7, #16
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	bd80      	pop	{r7, pc}
 8004a52:	bf00      	nop
 8004a54:	58024800 	.word	0x58024800

08004a58 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b08c      	sub	sp, #48	@ 0x30
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d102      	bne.n	8004a6c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	f000 bc48 	b.w	80052fc <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f003 0301 	and.w	r3, r3, #1
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	f000 8088 	beq.w	8004b8a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a7a:	4b99      	ldr	r3, [pc, #612]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004a7c:	691b      	ldr	r3, [r3, #16]
 8004a7e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004a82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004a84:	4b96      	ldr	r3, [pc, #600]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004a86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a88:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004a8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a8c:	2b10      	cmp	r3, #16
 8004a8e:	d007      	beq.n	8004aa0 <HAL_RCC_OscConfig+0x48>
 8004a90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a92:	2b18      	cmp	r3, #24
 8004a94:	d111      	bne.n	8004aba <HAL_RCC_OscConfig+0x62>
 8004a96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a98:	f003 0303 	and.w	r3, r3, #3
 8004a9c:	2b02      	cmp	r3, #2
 8004a9e:	d10c      	bne.n	8004aba <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004aa0:	4b8f      	ldr	r3, [pc, #572]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d06d      	beq.n	8004b88 <HAL_RCC_OscConfig+0x130>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d169      	bne.n	8004b88 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	f000 bc21 	b.w	80052fc <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ac2:	d106      	bne.n	8004ad2 <HAL_RCC_OscConfig+0x7a>
 8004ac4:	4b86      	ldr	r3, [pc, #536]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4a85      	ldr	r2, [pc, #532]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004aca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ace:	6013      	str	r3, [r2, #0]
 8004ad0:	e02e      	b.n	8004b30 <HAL_RCC_OscConfig+0xd8>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d10c      	bne.n	8004af4 <HAL_RCC_OscConfig+0x9c>
 8004ada:	4b81      	ldr	r3, [pc, #516]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a80      	ldr	r2, [pc, #512]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004ae0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ae4:	6013      	str	r3, [r2, #0]
 8004ae6:	4b7e      	ldr	r3, [pc, #504]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a7d      	ldr	r2, [pc, #500]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004aec:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004af0:	6013      	str	r3, [r2, #0]
 8004af2:	e01d      	b.n	8004b30 <HAL_RCC_OscConfig+0xd8>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004afc:	d10c      	bne.n	8004b18 <HAL_RCC_OscConfig+0xc0>
 8004afe:	4b78      	ldr	r3, [pc, #480]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4a77      	ldr	r2, [pc, #476]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004b04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004b08:	6013      	str	r3, [r2, #0]
 8004b0a:	4b75      	ldr	r3, [pc, #468]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4a74      	ldr	r2, [pc, #464]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004b10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b14:	6013      	str	r3, [r2, #0]
 8004b16:	e00b      	b.n	8004b30 <HAL_RCC_OscConfig+0xd8>
 8004b18:	4b71      	ldr	r3, [pc, #452]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a70      	ldr	r2, [pc, #448]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004b1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b22:	6013      	str	r3, [r2, #0]
 8004b24:	4b6e      	ldr	r3, [pc, #440]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4a6d      	ldr	r2, [pc, #436]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004b2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004b2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d013      	beq.n	8004b60 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b38:	f7fd f81e 	bl	8001b78 <HAL_GetTick>
 8004b3c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004b3e:	e008      	b.n	8004b52 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b40:	f7fd f81a 	bl	8001b78 <HAL_GetTick>
 8004b44:	4602      	mov	r2, r0
 8004b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b48:	1ad3      	subs	r3, r2, r3
 8004b4a:	2b64      	cmp	r3, #100	@ 0x64
 8004b4c:	d901      	bls.n	8004b52 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004b4e:	2303      	movs	r3, #3
 8004b50:	e3d4      	b.n	80052fc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004b52:	4b63      	ldr	r3, [pc, #396]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d0f0      	beq.n	8004b40 <HAL_RCC_OscConfig+0xe8>
 8004b5e:	e014      	b.n	8004b8a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b60:	f7fd f80a 	bl	8001b78 <HAL_GetTick>
 8004b64:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004b66:	e008      	b.n	8004b7a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b68:	f7fd f806 	bl	8001b78 <HAL_GetTick>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b70:	1ad3      	subs	r3, r2, r3
 8004b72:	2b64      	cmp	r3, #100	@ 0x64
 8004b74:	d901      	bls.n	8004b7a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004b76:	2303      	movs	r3, #3
 8004b78:	e3c0      	b.n	80052fc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004b7a:	4b59      	ldr	r3, [pc, #356]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d1f0      	bne.n	8004b68 <HAL_RCC_OscConfig+0x110>
 8004b86:	e000      	b.n	8004b8a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f003 0302 	and.w	r3, r3, #2
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	f000 80ca 	beq.w	8004d2c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b98:	4b51      	ldr	r3, [pc, #324]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004b9a:	691b      	ldr	r3, [r3, #16]
 8004b9c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004ba0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004ba2:	4b4f      	ldr	r3, [pc, #316]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004ba4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ba6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004ba8:	6a3b      	ldr	r3, [r7, #32]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d007      	beq.n	8004bbe <HAL_RCC_OscConfig+0x166>
 8004bae:	6a3b      	ldr	r3, [r7, #32]
 8004bb0:	2b18      	cmp	r3, #24
 8004bb2:	d156      	bne.n	8004c62 <HAL_RCC_OscConfig+0x20a>
 8004bb4:	69fb      	ldr	r3, [r7, #28]
 8004bb6:	f003 0303 	and.w	r3, r3, #3
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d151      	bne.n	8004c62 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004bbe:	4b48      	ldr	r3, [pc, #288]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f003 0304 	and.w	r3, r3, #4
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d005      	beq.n	8004bd6 <HAL_RCC_OscConfig+0x17e>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	68db      	ldr	r3, [r3, #12]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d101      	bne.n	8004bd6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	e392      	b.n	80052fc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004bd6:	4b42      	ldr	r3, [pc, #264]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f023 0219 	bic.w	r2, r3, #25
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	68db      	ldr	r3, [r3, #12]
 8004be2:	493f      	ldr	r1, [pc, #252]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004be4:	4313      	orrs	r3, r2
 8004be6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004be8:	f7fc ffc6 	bl	8001b78 <HAL_GetTick>
 8004bec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004bee:	e008      	b.n	8004c02 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bf0:	f7fc ffc2 	bl	8001b78 <HAL_GetTick>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bf8:	1ad3      	subs	r3, r2, r3
 8004bfa:	2b02      	cmp	r3, #2
 8004bfc:	d901      	bls.n	8004c02 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004bfe:	2303      	movs	r3, #3
 8004c00:	e37c      	b.n	80052fc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004c02:	4b37      	ldr	r3, [pc, #220]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f003 0304 	and.w	r3, r3, #4
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d0f0      	beq.n	8004bf0 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c0e:	f7fc ffe3 	bl	8001bd8 <HAL_GetREVID>
 8004c12:	4603      	mov	r3, r0
 8004c14:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d817      	bhi.n	8004c4c <HAL_RCC_OscConfig+0x1f4>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	691b      	ldr	r3, [r3, #16]
 8004c20:	2b40      	cmp	r3, #64	@ 0x40
 8004c22:	d108      	bne.n	8004c36 <HAL_RCC_OscConfig+0x1de>
 8004c24:	4b2e      	ldr	r3, [pc, #184]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004c2c:	4a2c      	ldr	r2, [pc, #176]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004c2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c32:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c34:	e07a      	b.n	8004d2c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c36:	4b2a      	ldr	r3, [pc, #168]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	691b      	ldr	r3, [r3, #16]
 8004c42:	031b      	lsls	r3, r3, #12
 8004c44:	4926      	ldr	r1, [pc, #152]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004c46:	4313      	orrs	r3, r2
 8004c48:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c4a:	e06f      	b.n	8004d2c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c4c:	4b24      	ldr	r3, [pc, #144]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	691b      	ldr	r3, [r3, #16]
 8004c58:	061b      	lsls	r3, r3, #24
 8004c5a:	4921      	ldr	r1, [pc, #132]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c60:	e064      	b.n	8004d2c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	68db      	ldr	r3, [r3, #12]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d047      	beq.n	8004cfa <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004c6a:	4b1d      	ldr	r3, [pc, #116]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f023 0219 	bic.w	r2, r3, #25
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	68db      	ldr	r3, [r3, #12]
 8004c76:	491a      	ldr	r1, [pc, #104]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c7c:	f7fc ff7c 	bl	8001b78 <HAL_GetTick>
 8004c80:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004c82:	e008      	b.n	8004c96 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c84:	f7fc ff78 	bl	8001b78 <HAL_GetTick>
 8004c88:	4602      	mov	r2, r0
 8004c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c8c:	1ad3      	subs	r3, r2, r3
 8004c8e:	2b02      	cmp	r3, #2
 8004c90:	d901      	bls.n	8004c96 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8004c92:	2303      	movs	r3, #3
 8004c94:	e332      	b.n	80052fc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004c96:	4b12      	ldr	r3, [pc, #72]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f003 0304 	and.w	r3, r3, #4
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d0f0      	beq.n	8004c84 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ca2:	f7fc ff99 	bl	8001bd8 <HAL_GetREVID>
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d819      	bhi.n	8004ce4 <HAL_RCC_OscConfig+0x28c>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	691b      	ldr	r3, [r3, #16]
 8004cb4:	2b40      	cmp	r3, #64	@ 0x40
 8004cb6:	d108      	bne.n	8004cca <HAL_RCC_OscConfig+0x272>
 8004cb8:	4b09      	ldr	r3, [pc, #36]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004cc0:	4a07      	ldr	r2, [pc, #28]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004cc2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004cc6:	6053      	str	r3, [r2, #4]
 8004cc8:	e030      	b.n	8004d2c <HAL_RCC_OscConfig+0x2d4>
 8004cca:	4b05      	ldr	r3, [pc, #20]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	691b      	ldr	r3, [r3, #16]
 8004cd6:	031b      	lsls	r3, r3, #12
 8004cd8:	4901      	ldr	r1, [pc, #4]	@ (8004ce0 <HAL_RCC_OscConfig+0x288>)
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	604b      	str	r3, [r1, #4]
 8004cde:	e025      	b.n	8004d2c <HAL_RCC_OscConfig+0x2d4>
 8004ce0:	58024400 	.word	0x58024400
 8004ce4:	4b9a      	ldr	r3, [pc, #616]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	691b      	ldr	r3, [r3, #16]
 8004cf0:	061b      	lsls	r3, r3, #24
 8004cf2:	4997      	ldr	r1, [pc, #604]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	604b      	str	r3, [r1, #4]
 8004cf8:	e018      	b.n	8004d2c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004cfa:	4b95      	ldr	r3, [pc, #596]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a94      	ldr	r2, [pc, #592]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004d00:	f023 0301 	bic.w	r3, r3, #1
 8004d04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d06:	f7fc ff37 	bl	8001b78 <HAL_GetTick>
 8004d0a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004d0c:	e008      	b.n	8004d20 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d0e:	f7fc ff33 	bl	8001b78 <HAL_GetTick>
 8004d12:	4602      	mov	r2, r0
 8004d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d16:	1ad3      	subs	r3, r2, r3
 8004d18:	2b02      	cmp	r3, #2
 8004d1a:	d901      	bls.n	8004d20 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8004d1c:	2303      	movs	r3, #3
 8004d1e:	e2ed      	b.n	80052fc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004d20:	4b8b      	ldr	r3, [pc, #556]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f003 0304 	and.w	r3, r3, #4
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d1f0      	bne.n	8004d0e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f003 0310 	and.w	r3, r3, #16
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	f000 80a9 	beq.w	8004e8c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004d3a:	4b85      	ldr	r3, [pc, #532]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004d3c:	691b      	ldr	r3, [r3, #16]
 8004d3e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004d42:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004d44:	4b82      	ldr	r3, [pc, #520]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004d46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d48:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004d4a:	69bb      	ldr	r3, [r7, #24]
 8004d4c:	2b08      	cmp	r3, #8
 8004d4e:	d007      	beq.n	8004d60 <HAL_RCC_OscConfig+0x308>
 8004d50:	69bb      	ldr	r3, [r7, #24]
 8004d52:	2b18      	cmp	r3, #24
 8004d54:	d13a      	bne.n	8004dcc <HAL_RCC_OscConfig+0x374>
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	f003 0303 	and.w	r3, r3, #3
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d135      	bne.n	8004dcc <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004d60:	4b7b      	ldr	r3, [pc, #492]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d005      	beq.n	8004d78 <HAL_RCC_OscConfig+0x320>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	69db      	ldr	r3, [r3, #28]
 8004d70:	2b80      	cmp	r3, #128	@ 0x80
 8004d72:	d001      	beq.n	8004d78 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8004d74:	2301      	movs	r3, #1
 8004d76:	e2c1      	b.n	80052fc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004d78:	f7fc ff2e 	bl	8001bd8 <HAL_GetREVID>
 8004d7c:	4603      	mov	r3, r0
 8004d7e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d817      	bhi.n	8004db6 <HAL_RCC_OscConfig+0x35e>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6a1b      	ldr	r3, [r3, #32]
 8004d8a:	2b20      	cmp	r3, #32
 8004d8c:	d108      	bne.n	8004da0 <HAL_RCC_OscConfig+0x348>
 8004d8e:	4b70      	ldr	r3, [pc, #448]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004d96:	4a6e      	ldr	r2, [pc, #440]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004d98:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004d9c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004d9e:	e075      	b.n	8004e8c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004da0:	4b6b      	ldr	r3, [pc, #428]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6a1b      	ldr	r3, [r3, #32]
 8004dac:	069b      	lsls	r3, r3, #26
 8004dae:	4968      	ldr	r1, [pc, #416]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004db0:	4313      	orrs	r3, r2
 8004db2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004db4:	e06a      	b.n	8004e8c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004db6:	4b66      	ldr	r3, [pc, #408]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004db8:	68db      	ldr	r3, [r3, #12]
 8004dba:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6a1b      	ldr	r3, [r3, #32]
 8004dc2:	061b      	lsls	r3, r3, #24
 8004dc4:	4962      	ldr	r1, [pc, #392]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004dca:	e05f      	b.n	8004e8c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	69db      	ldr	r3, [r3, #28]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d042      	beq.n	8004e5a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004dd4:	4b5e      	ldr	r3, [pc, #376]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	4a5d      	ldr	r2, [pc, #372]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004dda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004dde:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004de0:	f7fc feca 	bl	8001b78 <HAL_GetTick>
 8004de4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004de6:	e008      	b.n	8004dfa <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004de8:	f7fc fec6 	bl	8001b78 <HAL_GetTick>
 8004dec:	4602      	mov	r2, r0
 8004dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004df0:	1ad3      	subs	r3, r2, r3
 8004df2:	2b02      	cmp	r3, #2
 8004df4:	d901      	bls.n	8004dfa <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8004df6:	2303      	movs	r3, #3
 8004df8:	e280      	b.n	80052fc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004dfa:	4b55      	ldr	r3, [pc, #340]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d0f0      	beq.n	8004de8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004e06:	f7fc fee7 	bl	8001bd8 <HAL_GetREVID>
 8004e0a:	4603      	mov	r3, r0
 8004e0c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d817      	bhi.n	8004e44 <HAL_RCC_OscConfig+0x3ec>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6a1b      	ldr	r3, [r3, #32]
 8004e18:	2b20      	cmp	r3, #32
 8004e1a:	d108      	bne.n	8004e2e <HAL_RCC_OscConfig+0x3d6>
 8004e1c:	4b4c      	ldr	r3, [pc, #304]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004e24:	4a4a      	ldr	r2, [pc, #296]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004e26:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004e2a:	6053      	str	r3, [r2, #4]
 8004e2c:	e02e      	b.n	8004e8c <HAL_RCC_OscConfig+0x434>
 8004e2e:	4b48      	ldr	r3, [pc, #288]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6a1b      	ldr	r3, [r3, #32]
 8004e3a:	069b      	lsls	r3, r3, #26
 8004e3c:	4944      	ldr	r1, [pc, #272]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	604b      	str	r3, [r1, #4]
 8004e42:	e023      	b.n	8004e8c <HAL_RCC_OscConfig+0x434>
 8004e44:	4b42      	ldr	r3, [pc, #264]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004e46:	68db      	ldr	r3, [r3, #12]
 8004e48:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6a1b      	ldr	r3, [r3, #32]
 8004e50:	061b      	lsls	r3, r3, #24
 8004e52:	493f      	ldr	r1, [pc, #252]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004e54:	4313      	orrs	r3, r2
 8004e56:	60cb      	str	r3, [r1, #12]
 8004e58:	e018      	b.n	8004e8c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004e5a:	4b3d      	ldr	r3, [pc, #244]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4a3c      	ldr	r2, [pc, #240]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004e60:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e66:	f7fc fe87 	bl	8001b78 <HAL_GetTick>
 8004e6a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004e6c:	e008      	b.n	8004e80 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004e6e:	f7fc fe83 	bl	8001b78 <HAL_GetTick>
 8004e72:	4602      	mov	r2, r0
 8004e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e76:	1ad3      	subs	r3, r2, r3
 8004e78:	2b02      	cmp	r3, #2
 8004e7a:	d901      	bls.n	8004e80 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004e7c:	2303      	movs	r3, #3
 8004e7e:	e23d      	b.n	80052fc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004e80:	4b33      	ldr	r3, [pc, #204]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d1f0      	bne.n	8004e6e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f003 0308 	and.w	r3, r3, #8
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d036      	beq.n	8004f06 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	695b      	ldr	r3, [r3, #20]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d019      	beq.n	8004ed4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ea0:	4b2b      	ldr	r3, [pc, #172]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004ea2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ea4:	4a2a      	ldr	r2, [pc, #168]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004ea6:	f043 0301 	orr.w	r3, r3, #1
 8004eaa:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004eac:	f7fc fe64 	bl	8001b78 <HAL_GetTick>
 8004eb0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004eb2:	e008      	b.n	8004ec6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004eb4:	f7fc fe60 	bl	8001b78 <HAL_GetTick>
 8004eb8:	4602      	mov	r2, r0
 8004eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ebc:	1ad3      	subs	r3, r2, r3
 8004ebe:	2b02      	cmp	r3, #2
 8004ec0:	d901      	bls.n	8004ec6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8004ec2:	2303      	movs	r3, #3
 8004ec4:	e21a      	b.n	80052fc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004ec6:	4b22      	ldr	r3, [pc, #136]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004ec8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004eca:	f003 0302 	and.w	r3, r3, #2
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d0f0      	beq.n	8004eb4 <HAL_RCC_OscConfig+0x45c>
 8004ed2:	e018      	b.n	8004f06 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ed4:	4b1e      	ldr	r3, [pc, #120]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004ed6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ed8:	4a1d      	ldr	r2, [pc, #116]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004eda:	f023 0301 	bic.w	r3, r3, #1
 8004ede:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ee0:	f7fc fe4a 	bl	8001b78 <HAL_GetTick>
 8004ee4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004ee6:	e008      	b.n	8004efa <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ee8:	f7fc fe46 	bl	8001b78 <HAL_GetTick>
 8004eec:	4602      	mov	r2, r0
 8004eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ef0:	1ad3      	subs	r3, r2, r3
 8004ef2:	2b02      	cmp	r3, #2
 8004ef4:	d901      	bls.n	8004efa <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8004ef6:	2303      	movs	r3, #3
 8004ef8:	e200      	b.n	80052fc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004efa:	4b15      	ldr	r3, [pc, #84]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004efc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004efe:	f003 0302 	and.w	r3, r3, #2
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d1f0      	bne.n	8004ee8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f003 0320 	and.w	r3, r3, #32
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d039      	beq.n	8004f86 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	699b      	ldr	r3, [r3, #24]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d01c      	beq.n	8004f54 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004f1a:	4b0d      	ldr	r3, [pc, #52]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a0c      	ldr	r2, [pc, #48]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004f20:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004f24:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004f26:	f7fc fe27 	bl	8001b78 <HAL_GetTick>
 8004f2a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004f2c:	e008      	b.n	8004f40 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f2e:	f7fc fe23 	bl	8001b78 <HAL_GetTick>
 8004f32:	4602      	mov	r2, r0
 8004f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f36:	1ad3      	subs	r3, r2, r3
 8004f38:	2b02      	cmp	r3, #2
 8004f3a:	d901      	bls.n	8004f40 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8004f3c:	2303      	movs	r3, #3
 8004f3e:	e1dd      	b.n	80052fc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004f40:	4b03      	ldr	r3, [pc, #12]	@ (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d0f0      	beq.n	8004f2e <HAL_RCC_OscConfig+0x4d6>
 8004f4c:	e01b      	b.n	8004f86 <HAL_RCC_OscConfig+0x52e>
 8004f4e:	bf00      	nop
 8004f50:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004f54:	4b9b      	ldr	r3, [pc, #620]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a9a      	ldr	r2, [pc, #616]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 8004f5a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004f5e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004f60:	f7fc fe0a 	bl	8001b78 <HAL_GetTick>
 8004f64:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004f66:	e008      	b.n	8004f7a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f68:	f7fc fe06 	bl	8001b78 <HAL_GetTick>
 8004f6c:	4602      	mov	r2, r0
 8004f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f70:	1ad3      	subs	r3, r2, r3
 8004f72:	2b02      	cmp	r3, #2
 8004f74:	d901      	bls.n	8004f7a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8004f76:	2303      	movs	r3, #3
 8004f78:	e1c0      	b.n	80052fc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004f7a:	4b92      	ldr	r3, [pc, #584]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d1f0      	bne.n	8004f68 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f003 0304 	and.w	r3, r3, #4
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	f000 8081 	beq.w	8005096 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004f94:	4b8c      	ldr	r3, [pc, #560]	@ (80051c8 <HAL_RCC_OscConfig+0x770>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4a8b      	ldr	r2, [pc, #556]	@ (80051c8 <HAL_RCC_OscConfig+0x770>)
 8004f9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f9e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004fa0:	f7fc fdea 	bl	8001b78 <HAL_GetTick>
 8004fa4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004fa6:	e008      	b.n	8004fba <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fa8:	f7fc fde6 	bl	8001b78 <HAL_GetTick>
 8004fac:	4602      	mov	r2, r0
 8004fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb0:	1ad3      	subs	r3, r2, r3
 8004fb2:	2b64      	cmp	r3, #100	@ 0x64
 8004fb4:	d901      	bls.n	8004fba <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8004fb6:	2303      	movs	r3, #3
 8004fb8:	e1a0      	b.n	80052fc <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004fba:	4b83      	ldr	r3, [pc, #524]	@ (80051c8 <HAL_RCC_OscConfig+0x770>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d0f0      	beq.n	8004fa8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	689b      	ldr	r3, [r3, #8]
 8004fca:	2b01      	cmp	r3, #1
 8004fcc:	d106      	bne.n	8004fdc <HAL_RCC_OscConfig+0x584>
 8004fce:	4b7d      	ldr	r3, [pc, #500]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 8004fd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fd2:	4a7c      	ldr	r2, [pc, #496]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 8004fd4:	f043 0301 	orr.w	r3, r3, #1
 8004fd8:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fda:	e02d      	b.n	8005038 <HAL_RCC_OscConfig+0x5e0>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d10c      	bne.n	8004ffe <HAL_RCC_OscConfig+0x5a6>
 8004fe4:	4b77      	ldr	r3, [pc, #476]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 8004fe6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fe8:	4a76      	ldr	r2, [pc, #472]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 8004fea:	f023 0301 	bic.w	r3, r3, #1
 8004fee:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ff0:	4b74      	ldr	r3, [pc, #464]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 8004ff2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ff4:	4a73      	ldr	r2, [pc, #460]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 8004ff6:	f023 0304 	bic.w	r3, r3, #4
 8004ffa:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ffc:	e01c      	b.n	8005038 <HAL_RCC_OscConfig+0x5e0>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	2b05      	cmp	r3, #5
 8005004:	d10c      	bne.n	8005020 <HAL_RCC_OscConfig+0x5c8>
 8005006:	4b6f      	ldr	r3, [pc, #444]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 8005008:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800500a:	4a6e      	ldr	r2, [pc, #440]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 800500c:	f043 0304 	orr.w	r3, r3, #4
 8005010:	6713      	str	r3, [r2, #112]	@ 0x70
 8005012:	4b6c      	ldr	r3, [pc, #432]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 8005014:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005016:	4a6b      	ldr	r2, [pc, #428]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 8005018:	f043 0301 	orr.w	r3, r3, #1
 800501c:	6713      	str	r3, [r2, #112]	@ 0x70
 800501e:	e00b      	b.n	8005038 <HAL_RCC_OscConfig+0x5e0>
 8005020:	4b68      	ldr	r3, [pc, #416]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 8005022:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005024:	4a67      	ldr	r2, [pc, #412]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 8005026:	f023 0301 	bic.w	r3, r3, #1
 800502a:	6713      	str	r3, [r2, #112]	@ 0x70
 800502c:	4b65      	ldr	r3, [pc, #404]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 800502e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005030:	4a64      	ldr	r2, [pc, #400]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 8005032:	f023 0304 	bic.w	r3, r3, #4
 8005036:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	689b      	ldr	r3, [r3, #8]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d015      	beq.n	800506c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005040:	f7fc fd9a 	bl	8001b78 <HAL_GetTick>
 8005044:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005046:	e00a      	b.n	800505e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005048:	f7fc fd96 	bl	8001b78 <HAL_GetTick>
 800504c:	4602      	mov	r2, r0
 800504e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005050:	1ad3      	subs	r3, r2, r3
 8005052:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005056:	4293      	cmp	r3, r2
 8005058:	d901      	bls.n	800505e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800505a:	2303      	movs	r3, #3
 800505c:	e14e      	b.n	80052fc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800505e:	4b59      	ldr	r3, [pc, #356]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 8005060:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005062:	f003 0302 	and.w	r3, r3, #2
 8005066:	2b00      	cmp	r3, #0
 8005068:	d0ee      	beq.n	8005048 <HAL_RCC_OscConfig+0x5f0>
 800506a:	e014      	b.n	8005096 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800506c:	f7fc fd84 	bl	8001b78 <HAL_GetTick>
 8005070:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005072:	e00a      	b.n	800508a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005074:	f7fc fd80 	bl	8001b78 <HAL_GetTick>
 8005078:	4602      	mov	r2, r0
 800507a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800507c:	1ad3      	subs	r3, r2, r3
 800507e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005082:	4293      	cmp	r3, r2
 8005084:	d901      	bls.n	800508a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8005086:	2303      	movs	r3, #3
 8005088:	e138      	b.n	80052fc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800508a:	4b4e      	ldr	r3, [pc, #312]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 800508c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800508e:	f003 0302 	and.w	r3, r3, #2
 8005092:	2b00      	cmp	r3, #0
 8005094:	d1ee      	bne.n	8005074 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800509a:	2b00      	cmp	r3, #0
 800509c:	f000 812d 	beq.w	80052fa <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80050a0:	4b48      	ldr	r3, [pc, #288]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 80050a2:	691b      	ldr	r3, [r3, #16]
 80050a4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80050a8:	2b18      	cmp	r3, #24
 80050aa:	f000 80bd 	beq.w	8005228 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050b2:	2b02      	cmp	r3, #2
 80050b4:	f040 809e 	bne.w	80051f4 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050b8:	4b42      	ldr	r3, [pc, #264]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4a41      	ldr	r2, [pc, #260]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 80050be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80050c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050c4:	f7fc fd58 	bl	8001b78 <HAL_GetTick>
 80050c8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80050ca:	e008      	b.n	80050de <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050cc:	f7fc fd54 	bl	8001b78 <HAL_GetTick>
 80050d0:	4602      	mov	r2, r0
 80050d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d4:	1ad3      	subs	r3, r2, r3
 80050d6:	2b02      	cmp	r3, #2
 80050d8:	d901      	bls.n	80050de <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80050da:	2303      	movs	r3, #3
 80050dc:	e10e      	b.n	80052fc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80050de:	4b39      	ldr	r3, [pc, #228]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d1f0      	bne.n	80050cc <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80050ea:	4b36      	ldr	r3, [pc, #216]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 80050ec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80050ee:	4b37      	ldr	r3, [pc, #220]	@ (80051cc <HAL_RCC_OscConfig+0x774>)
 80050f0:	4013      	ands	r3, r2
 80050f2:	687a      	ldr	r2, [r7, #4]
 80050f4:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80050f6:	687a      	ldr	r2, [r7, #4]
 80050f8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80050fa:	0112      	lsls	r2, r2, #4
 80050fc:	430a      	orrs	r2, r1
 80050fe:	4931      	ldr	r1, [pc, #196]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 8005100:	4313      	orrs	r3, r2
 8005102:	628b      	str	r3, [r1, #40]	@ 0x28
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005108:	3b01      	subs	r3, #1
 800510a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005112:	3b01      	subs	r3, #1
 8005114:	025b      	lsls	r3, r3, #9
 8005116:	b29b      	uxth	r3, r3
 8005118:	431a      	orrs	r2, r3
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800511e:	3b01      	subs	r3, #1
 8005120:	041b      	lsls	r3, r3, #16
 8005122:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005126:	431a      	orrs	r2, r3
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800512c:	3b01      	subs	r3, #1
 800512e:	061b      	lsls	r3, r3, #24
 8005130:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005134:	4923      	ldr	r1, [pc, #140]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 8005136:	4313      	orrs	r3, r2
 8005138:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800513a:	4b22      	ldr	r3, [pc, #136]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 800513c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800513e:	4a21      	ldr	r2, [pc, #132]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 8005140:	f023 0301 	bic.w	r3, r3, #1
 8005144:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005146:	4b1f      	ldr	r3, [pc, #124]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 8005148:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800514a:	4b21      	ldr	r3, [pc, #132]	@ (80051d0 <HAL_RCC_OscConfig+0x778>)
 800514c:	4013      	ands	r3, r2
 800514e:	687a      	ldr	r2, [r7, #4]
 8005150:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005152:	00d2      	lsls	r2, r2, #3
 8005154:	491b      	ldr	r1, [pc, #108]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 8005156:	4313      	orrs	r3, r2
 8005158:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800515a:	4b1a      	ldr	r3, [pc, #104]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 800515c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800515e:	f023 020c 	bic.w	r2, r3, #12
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005166:	4917      	ldr	r1, [pc, #92]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 8005168:	4313      	orrs	r3, r2
 800516a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800516c:	4b15      	ldr	r3, [pc, #84]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 800516e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005170:	f023 0202 	bic.w	r2, r3, #2
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005178:	4912      	ldr	r1, [pc, #72]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 800517a:	4313      	orrs	r3, r2
 800517c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800517e:	4b11      	ldr	r3, [pc, #68]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 8005180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005182:	4a10      	ldr	r2, [pc, #64]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 8005184:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005188:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800518a:	4b0e      	ldr	r3, [pc, #56]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 800518c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800518e:	4a0d      	ldr	r2, [pc, #52]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 8005190:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005194:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005196:	4b0b      	ldr	r3, [pc, #44]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 8005198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800519a:	4a0a      	ldr	r2, [pc, #40]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 800519c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80051a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80051a2:	4b08      	ldr	r3, [pc, #32]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 80051a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051a6:	4a07      	ldr	r2, [pc, #28]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 80051a8:	f043 0301 	orr.w	r3, r3, #1
 80051ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80051ae:	4b05      	ldr	r3, [pc, #20]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4a04      	ldr	r2, [pc, #16]	@ (80051c4 <HAL_RCC_OscConfig+0x76c>)
 80051b4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80051b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051ba:	f7fc fcdd 	bl	8001b78 <HAL_GetTick>
 80051be:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80051c0:	e011      	b.n	80051e6 <HAL_RCC_OscConfig+0x78e>
 80051c2:	bf00      	nop
 80051c4:	58024400 	.word	0x58024400
 80051c8:	58024800 	.word	0x58024800
 80051cc:	fffffc0c 	.word	0xfffffc0c
 80051d0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051d4:	f7fc fcd0 	bl	8001b78 <HAL_GetTick>
 80051d8:	4602      	mov	r2, r0
 80051da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051dc:	1ad3      	subs	r3, r2, r3
 80051de:	2b02      	cmp	r3, #2
 80051e0:	d901      	bls.n	80051e6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80051e2:	2303      	movs	r3, #3
 80051e4:	e08a      	b.n	80052fc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80051e6:	4b47      	ldr	r3, [pc, #284]	@ (8005304 <HAL_RCC_OscConfig+0x8ac>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d0f0      	beq.n	80051d4 <HAL_RCC_OscConfig+0x77c>
 80051f2:	e082      	b.n	80052fa <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051f4:	4b43      	ldr	r3, [pc, #268]	@ (8005304 <HAL_RCC_OscConfig+0x8ac>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a42      	ldr	r2, [pc, #264]	@ (8005304 <HAL_RCC_OscConfig+0x8ac>)
 80051fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80051fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005200:	f7fc fcba 	bl	8001b78 <HAL_GetTick>
 8005204:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005206:	e008      	b.n	800521a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005208:	f7fc fcb6 	bl	8001b78 <HAL_GetTick>
 800520c:	4602      	mov	r2, r0
 800520e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005210:	1ad3      	subs	r3, r2, r3
 8005212:	2b02      	cmp	r3, #2
 8005214:	d901      	bls.n	800521a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8005216:	2303      	movs	r3, #3
 8005218:	e070      	b.n	80052fc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800521a:	4b3a      	ldr	r3, [pc, #232]	@ (8005304 <HAL_RCC_OscConfig+0x8ac>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005222:	2b00      	cmp	r3, #0
 8005224:	d1f0      	bne.n	8005208 <HAL_RCC_OscConfig+0x7b0>
 8005226:	e068      	b.n	80052fa <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005228:	4b36      	ldr	r3, [pc, #216]	@ (8005304 <HAL_RCC_OscConfig+0x8ac>)
 800522a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800522c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800522e:	4b35      	ldr	r3, [pc, #212]	@ (8005304 <HAL_RCC_OscConfig+0x8ac>)
 8005230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005232:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005238:	2b01      	cmp	r3, #1
 800523a:	d031      	beq.n	80052a0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	f003 0203 	and.w	r2, r3, #3
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005246:	429a      	cmp	r2, r3
 8005248:	d12a      	bne.n	80052a0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800524a:	693b      	ldr	r3, [r7, #16]
 800524c:	091b      	lsrs	r3, r3, #4
 800524e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005256:	429a      	cmp	r2, r3
 8005258:	d122      	bne.n	80052a0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005264:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005266:	429a      	cmp	r2, r3
 8005268:	d11a      	bne.n	80052a0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	0a5b      	lsrs	r3, r3, #9
 800526e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005276:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005278:	429a      	cmp	r2, r3
 800527a:	d111      	bne.n	80052a0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	0c1b      	lsrs	r3, r3, #16
 8005280:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005288:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800528a:	429a      	cmp	r2, r3
 800528c:	d108      	bne.n	80052a0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	0e1b      	lsrs	r3, r3, #24
 8005292:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800529a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800529c:	429a      	cmp	r2, r3
 800529e:	d001      	beq.n	80052a4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80052a0:	2301      	movs	r3, #1
 80052a2:	e02b      	b.n	80052fc <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80052a4:	4b17      	ldr	r3, [pc, #92]	@ (8005304 <HAL_RCC_OscConfig+0x8ac>)
 80052a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052a8:	08db      	lsrs	r3, r3, #3
 80052aa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80052ae:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052b4:	693a      	ldr	r2, [r7, #16]
 80052b6:	429a      	cmp	r2, r3
 80052b8:	d01f      	beq.n	80052fa <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80052ba:	4b12      	ldr	r3, [pc, #72]	@ (8005304 <HAL_RCC_OscConfig+0x8ac>)
 80052bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052be:	4a11      	ldr	r2, [pc, #68]	@ (8005304 <HAL_RCC_OscConfig+0x8ac>)
 80052c0:	f023 0301 	bic.w	r3, r3, #1
 80052c4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80052c6:	f7fc fc57 	bl	8001b78 <HAL_GetTick>
 80052ca:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80052cc:	bf00      	nop
 80052ce:	f7fc fc53 	bl	8001b78 <HAL_GetTick>
 80052d2:	4602      	mov	r2, r0
 80052d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d0f9      	beq.n	80052ce <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80052da:	4b0a      	ldr	r3, [pc, #40]	@ (8005304 <HAL_RCC_OscConfig+0x8ac>)
 80052dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80052de:	4b0a      	ldr	r3, [pc, #40]	@ (8005308 <HAL_RCC_OscConfig+0x8b0>)
 80052e0:	4013      	ands	r3, r2
 80052e2:	687a      	ldr	r2, [r7, #4]
 80052e4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80052e6:	00d2      	lsls	r2, r2, #3
 80052e8:	4906      	ldr	r1, [pc, #24]	@ (8005304 <HAL_RCC_OscConfig+0x8ac>)
 80052ea:	4313      	orrs	r3, r2
 80052ec:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80052ee:	4b05      	ldr	r3, [pc, #20]	@ (8005304 <HAL_RCC_OscConfig+0x8ac>)
 80052f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052f2:	4a04      	ldr	r2, [pc, #16]	@ (8005304 <HAL_RCC_OscConfig+0x8ac>)
 80052f4:	f043 0301 	orr.w	r3, r3, #1
 80052f8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80052fa:	2300      	movs	r3, #0
}
 80052fc:	4618      	mov	r0, r3
 80052fe:	3730      	adds	r7, #48	@ 0x30
 8005300:	46bd      	mov	sp, r7
 8005302:	bd80      	pop	{r7, pc}
 8005304:	58024400 	.word	0x58024400
 8005308:	ffff0007 	.word	0xffff0007

0800530c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b086      	sub	sp, #24
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
 8005314:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d101      	bne.n	8005320 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800531c:	2301      	movs	r3, #1
 800531e:	e19c      	b.n	800565a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005320:	4b8a      	ldr	r3, [pc, #552]	@ (800554c <HAL_RCC_ClockConfig+0x240>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f003 030f 	and.w	r3, r3, #15
 8005328:	683a      	ldr	r2, [r7, #0]
 800532a:	429a      	cmp	r2, r3
 800532c:	d910      	bls.n	8005350 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800532e:	4b87      	ldr	r3, [pc, #540]	@ (800554c <HAL_RCC_ClockConfig+0x240>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f023 020f 	bic.w	r2, r3, #15
 8005336:	4985      	ldr	r1, [pc, #532]	@ (800554c <HAL_RCC_ClockConfig+0x240>)
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	4313      	orrs	r3, r2
 800533c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800533e:	4b83      	ldr	r3, [pc, #524]	@ (800554c <HAL_RCC_ClockConfig+0x240>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f003 030f 	and.w	r3, r3, #15
 8005346:	683a      	ldr	r2, [r7, #0]
 8005348:	429a      	cmp	r2, r3
 800534a:	d001      	beq.n	8005350 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800534c:	2301      	movs	r3, #1
 800534e:	e184      	b.n	800565a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f003 0304 	and.w	r3, r3, #4
 8005358:	2b00      	cmp	r3, #0
 800535a:	d010      	beq.n	800537e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	691a      	ldr	r2, [r3, #16]
 8005360:	4b7b      	ldr	r3, [pc, #492]	@ (8005550 <HAL_RCC_ClockConfig+0x244>)
 8005362:	699b      	ldr	r3, [r3, #24]
 8005364:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005368:	429a      	cmp	r2, r3
 800536a:	d908      	bls.n	800537e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800536c:	4b78      	ldr	r3, [pc, #480]	@ (8005550 <HAL_RCC_ClockConfig+0x244>)
 800536e:	699b      	ldr	r3, [r3, #24]
 8005370:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	691b      	ldr	r3, [r3, #16]
 8005378:	4975      	ldr	r1, [pc, #468]	@ (8005550 <HAL_RCC_ClockConfig+0x244>)
 800537a:	4313      	orrs	r3, r2
 800537c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f003 0308 	and.w	r3, r3, #8
 8005386:	2b00      	cmp	r3, #0
 8005388:	d010      	beq.n	80053ac <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	695a      	ldr	r2, [r3, #20]
 800538e:	4b70      	ldr	r3, [pc, #448]	@ (8005550 <HAL_RCC_ClockConfig+0x244>)
 8005390:	69db      	ldr	r3, [r3, #28]
 8005392:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005396:	429a      	cmp	r2, r3
 8005398:	d908      	bls.n	80053ac <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800539a:	4b6d      	ldr	r3, [pc, #436]	@ (8005550 <HAL_RCC_ClockConfig+0x244>)
 800539c:	69db      	ldr	r3, [r3, #28]
 800539e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	695b      	ldr	r3, [r3, #20]
 80053a6:	496a      	ldr	r1, [pc, #424]	@ (8005550 <HAL_RCC_ClockConfig+0x244>)
 80053a8:	4313      	orrs	r3, r2
 80053aa:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f003 0310 	and.w	r3, r3, #16
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d010      	beq.n	80053da <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	699a      	ldr	r2, [r3, #24]
 80053bc:	4b64      	ldr	r3, [pc, #400]	@ (8005550 <HAL_RCC_ClockConfig+0x244>)
 80053be:	69db      	ldr	r3, [r3, #28]
 80053c0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80053c4:	429a      	cmp	r2, r3
 80053c6:	d908      	bls.n	80053da <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80053c8:	4b61      	ldr	r3, [pc, #388]	@ (8005550 <HAL_RCC_ClockConfig+0x244>)
 80053ca:	69db      	ldr	r3, [r3, #28]
 80053cc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	699b      	ldr	r3, [r3, #24]
 80053d4:	495e      	ldr	r1, [pc, #376]	@ (8005550 <HAL_RCC_ClockConfig+0x244>)
 80053d6:	4313      	orrs	r3, r2
 80053d8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f003 0320 	and.w	r3, r3, #32
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d010      	beq.n	8005408 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	69da      	ldr	r2, [r3, #28]
 80053ea:	4b59      	ldr	r3, [pc, #356]	@ (8005550 <HAL_RCC_ClockConfig+0x244>)
 80053ec:	6a1b      	ldr	r3, [r3, #32]
 80053ee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80053f2:	429a      	cmp	r2, r3
 80053f4:	d908      	bls.n	8005408 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80053f6:	4b56      	ldr	r3, [pc, #344]	@ (8005550 <HAL_RCC_ClockConfig+0x244>)
 80053f8:	6a1b      	ldr	r3, [r3, #32]
 80053fa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	69db      	ldr	r3, [r3, #28]
 8005402:	4953      	ldr	r1, [pc, #332]	@ (8005550 <HAL_RCC_ClockConfig+0x244>)
 8005404:	4313      	orrs	r3, r2
 8005406:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f003 0302 	and.w	r3, r3, #2
 8005410:	2b00      	cmp	r3, #0
 8005412:	d010      	beq.n	8005436 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	68da      	ldr	r2, [r3, #12]
 8005418:	4b4d      	ldr	r3, [pc, #308]	@ (8005550 <HAL_RCC_ClockConfig+0x244>)
 800541a:	699b      	ldr	r3, [r3, #24]
 800541c:	f003 030f 	and.w	r3, r3, #15
 8005420:	429a      	cmp	r2, r3
 8005422:	d908      	bls.n	8005436 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005424:	4b4a      	ldr	r3, [pc, #296]	@ (8005550 <HAL_RCC_ClockConfig+0x244>)
 8005426:	699b      	ldr	r3, [r3, #24]
 8005428:	f023 020f 	bic.w	r2, r3, #15
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	68db      	ldr	r3, [r3, #12]
 8005430:	4947      	ldr	r1, [pc, #284]	@ (8005550 <HAL_RCC_ClockConfig+0x244>)
 8005432:	4313      	orrs	r3, r2
 8005434:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f003 0301 	and.w	r3, r3, #1
 800543e:	2b00      	cmp	r3, #0
 8005440:	d055      	beq.n	80054ee <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005442:	4b43      	ldr	r3, [pc, #268]	@ (8005550 <HAL_RCC_ClockConfig+0x244>)
 8005444:	699b      	ldr	r3, [r3, #24]
 8005446:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	689b      	ldr	r3, [r3, #8]
 800544e:	4940      	ldr	r1, [pc, #256]	@ (8005550 <HAL_RCC_ClockConfig+0x244>)
 8005450:	4313      	orrs	r3, r2
 8005452:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	2b02      	cmp	r3, #2
 800545a:	d107      	bne.n	800546c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800545c:	4b3c      	ldr	r3, [pc, #240]	@ (8005550 <HAL_RCC_ClockConfig+0x244>)
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005464:	2b00      	cmp	r3, #0
 8005466:	d121      	bne.n	80054ac <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005468:	2301      	movs	r3, #1
 800546a:	e0f6      	b.n	800565a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	2b03      	cmp	r3, #3
 8005472:	d107      	bne.n	8005484 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005474:	4b36      	ldr	r3, [pc, #216]	@ (8005550 <HAL_RCC_ClockConfig+0x244>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800547c:	2b00      	cmp	r3, #0
 800547e:	d115      	bne.n	80054ac <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	e0ea      	b.n	800565a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	2b01      	cmp	r3, #1
 800548a:	d107      	bne.n	800549c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800548c:	4b30      	ldr	r3, [pc, #192]	@ (8005550 <HAL_RCC_ClockConfig+0x244>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005494:	2b00      	cmp	r3, #0
 8005496:	d109      	bne.n	80054ac <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005498:	2301      	movs	r3, #1
 800549a:	e0de      	b.n	800565a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800549c:	4b2c      	ldr	r3, [pc, #176]	@ (8005550 <HAL_RCC_ClockConfig+0x244>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f003 0304 	and.w	r3, r3, #4
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d101      	bne.n	80054ac <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80054a8:	2301      	movs	r3, #1
 80054aa:	e0d6      	b.n	800565a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80054ac:	4b28      	ldr	r3, [pc, #160]	@ (8005550 <HAL_RCC_ClockConfig+0x244>)
 80054ae:	691b      	ldr	r3, [r3, #16]
 80054b0:	f023 0207 	bic.w	r2, r3, #7
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	4925      	ldr	r1, [pc, #148]	@ (8005550 <HAL_RCC_ClockConfig+0x244>)
 80054ba:	4313      	orrs	r3, r2
 80054bc:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054be:	f7fc fb5b 	bl	8001b78 <HAL_GetTick>
 80054c2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054c4:	e00a      	b.n	80054dc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054c6:	f7fc fb57 	bl	8001b78 <HAL_GetTick>
 80054ca:	4602      	mov	r2, r0
 80054cc:	697b      	ldr	r3, [r7, #20]
 80054ce:	1ad3      	subs	r3, r2, r3
 80054d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d901      	bls.n	80054dc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80054d8:	2303      	movs	r3, #3
 80054da:	e0be      	b.n	800565a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054dc:	4b1c      	ldr	r3, [pc, #112]	@ (8005550 <HAL_RCC_ClockConfig+0x244>)
 80054de:	691b      	ldr	r3, [r3, #16]
 80054e0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	00db      	lsls	r3, r3, #3
 80054ea:	429a      	cmp	r2, r3
 80054ec:	d1eb      	bne.n	80054c6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f003 0302 	and.w	r3, r3, #2
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d010      	beq.n	800551c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	68da      	ldr	r2, [r3, #12]
 80054fe:	4b14      	ldr	r3, [pc, #80]	@ (8005550 <HAL_RCC_ClockConfig+0x244>)
 8005500:	699b      	ldr	r3, [r3, #24]
 8005502:	f003 030f 	and.w	r3, r3, #15
 8005506:	429a      	cmp	r2, r3
 8005508:	d208      	bcs.n	800551c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800550a:	4b11      	ldr	r3, [pc, #68]	@ (8005550 <HAL_RCC_ClockConfig+0x244>)
 800550c:	699b      	ldr	r3, [r3, #24]
 800550e:	f023 020f 	bic.w	r2, r3, #15
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	68db      	ldr	r3, [r3, #12]
 8005516:	490e      	ldr	r1, [pc, #56]	@ (8005550 <HAL_RCC_ClockConfig+0x244>)
 8005518:	4313      	orrs	r3, r2
 800551a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800551c:	4b0b      	ldr	r3, [pc, #44]	@ (800554c <HAL_RCC_ClockConfig+0x240>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f003 030f 	and.w	r3, r3, #15
 8005524:	683a      	ldr	r2, [r7, #0]
 8005526:	429a      	cmp	r2, r3
 8005528:	d214      	bcs.n	8005554 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800552a:	4b08      	ldr	r3, [pc, #32]	@ (800554c <HAL_RCC_ClockConfig+0x240>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f023 020f 	bic.w	r2, r3, #15
 8005532:	4906      	ldr	r1, [pc, #24]	@ (800554c <HAL_RCC_ClockConfig+0x240>)
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	4313      	orrs	r3, r2
 8005538:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800553a:	4b04      	ldr	r3, [pc, #16]	@ (800554c <HAL_RCC_ClockConfig+0x240>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f003 030f 	and.w	r3, r3, #15
 8005542:	683a      	ldr	r2, [r7, #0]
 8005544:	429a      	cmp	r2, r3
 8005546:	d005      	beq.n	8005554 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005548:	2301      	movs	r3, #1
 800554a:	e086      	b.n	800565a <HAL_RCC_ClockConfig+0x34e>
 800554c:	52002000 	.word	0x52002000
 8005550:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f003 0304 	and.w	r3, r3, #4
 800555c:	2b00      	cmp	r3, #0
 800555e:	d010      	beq.n	8005582 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	691a      	ldr	r2, [r3, #16]
 8005564:	4b3f      	ldr	r3, [pc, #252]	@ (8005664 <HAL_RCC_ClockConfig+0x358>)
 8005566:	699b      	ldr	r3, [r3, #24]
 8005568:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800556c:	429a      	cmp	r2, r3
 800556e:	d208      	bcs.n	8005582 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005570:	4b3c      	ldr	r3, [pc, #240]	@ (8005664 <HAL_RCC_ClockConfig+0x358>)
 8005572:	699b      	ldr	r3, [r3, #24]
 8005574:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	691b      	ldr	r3, [r3, #16]
 800557c:	4939      	ldr	r1, [pc, #228]	@ (8005664 <HAL_RCC_ClockConfig+0x358>)
 800557e:	4313      	orrs	r3, r2
 8005580:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f003 0308 	and.w	r3, r3, #8
 800558a:	2b00      	cmp	r3, #0
 800558c:	d010      	beq.n	80055b0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	695a      	ldr	r2, [r3, #20]
 8005592:	4b34      	ldr	r3, [pc, #208]	@ (8005664 <HAL_RCC_ClockConfig+0x358>)
 8005594:	69db      	ldr	r3, [r3, #28]
 8005596:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800559a:	429a      	cmp	r2, r3
 800559c:	d208      	bcs.n	80055b0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800559e:	4b31      	ldr	r3, [pc, #196]	@ (8005664 <HAL_RCC_ClockConfig+0x358>)
 80055a0:	69db      	ldr	r3, [r3, #28]
 80055a2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	695b      	ldr	r3, [r3, #20]
 80055aa:	492e      	ldr	r1, [pc, #184]	@ (8005664 <HAL_RCC_ClockConfig+0x358>)
 80055ac:	4313      	orrs	r3, r2
 80055ae:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f003 0310 	and.w	r3, r3, #16
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d010      	beq.n	80055de <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	699a      	ldr	r2, [r3, #24]
 80055c0:	4b28      	ldr	r3, [pc, #160]	@ (8005664 <HAL_RCC_ClockConfig+0x358>)
 80055c2:	69db      	ldr	r3, [r3, #28]
 80055c4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80055c8:	429a      	cmp	r2, r3
 80055ca:	d208      	bcs.n	80055de <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80055cc:	4b25      	ldr	r3, [pc, #148]	@ (8005664 <HAL_RCC_ClockConfig+0x358>)
 80055ce:	69db      	ldr	r3, [r3, #28]
 80055d0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	699b      	ldr	r3, [r3, #24]
 80055d8:	4922      	ldr	r1, [pc, #136]	@ (8005664 <HAL_RCC_ClockConfig+0x358>)
 80055da:	4313      	orrs	r3, r2
 80055dc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f003 0320 	and.w	r3, r3, #32
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d010      	beq.n	800560c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	69da      	ldr	r2, [r3, #28]
 80055ee:	4b1d      	ldr	r3, [pc, #116]	@ (8005664 <HAL_RCC_ClockConfig+0x358>)
 80055f0:	6a1b      	ldr	r3, [r3, #32]
 80055f2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80055f6:	429a      	cmp	r2, r3
 80055f8:	d208      	bcs.n	800560c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80055fa:	4b1a      	ldr	r3, [pc, #104]	@ (8005664 <HAL_RCC_ClockConfig+0x358>)
 80055fc:	6a1b      	ldr	r3, [r3, #32]
 80055fe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	69db      	ldr	r3, [r3, #28]
 8005606:	4917      	ldr	r1, [pc, #92]	@ (8005664 <HAL_RCC_ClockConfig+0x358>)
 8005608:	4313      	orrs	r3, r2
 800560a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800560c:	f000 f834 	bl	8005678 <HAL_RCC_GetSysClockFreq>
 8005610:	4602      	mov	r2, r0
 8005612:	4b14      	ldr	r3, [pc, #80]	@ (8005664 <HAL_RCC_ClockConfig+0x358>)
 8005614:	699b      	ldr	r3, [r3, #24]
 8005616:	0a1b      	lsrs	r3, r3, #8
 8005618:	f003 030f 	and.w	r3, r3, #15
 800561c:	4912      	ldr	r1, [pc, #72]	@ (8005668 <HAL_RCC_ClockConfig+0x35c>)
 800561e:	5ccb      	ldrb	r3, [r1, r3]
 8005620:	f003 031f 	and.w	r3, r3, #31
 8005624:	fa22 f303 	lsr.w	r3, r2, r3
 8005628:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800562a:	4b0e      	ldr	r3, [pc, #56]	@ (8005664 <HAL_RCC_ClockConfig+0x358>)
 800562c:	699b      	ldr	r3, [r3, #24]
 800562e:	f003 030f 	and.w	r3, r3, #15
 8005632:	4a0d      	ldr	r2, [pc, #52]	@ (8005668 <HAL_RCC_ClockConfig+0x35c>)
 8005634:	5cd3      	ldrb	r3, [r2, r3]
 8005636:	f003 031f 	and.w	r3, r3, #31
 800563a:	693a      	ldr	r2, [r7, #16]
 800563c:	fa22 f303 	lsr.w	r3, r2, r3
 8005640:	4a0a      	ldr	r2, [pc, #40]	@ (800566c <HAL_RCC_ClockConfig+0x360>)
 8005642:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005644:	4a0a      	ldr	r2, [pc, #40]	@ (8005670 <HAL_RCC_ClockConfig+0x364>)
 8005646:	693b      	ldr	r3, [r7, #16]
 8005648:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800564a:	4b0a      	ldr	r3, [pc, #40]	@ (8005674 <HAL_RCC_ClockConfig+0x368>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4618      	mov	r0, r3
 8005650:	f7fc fa48 	bl	8001ae4 <HAL_InitTick>
 8005654:	4603      	mov	r3, r0
 8005656:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005658:	7bfb      	ldrb	r3, [r7, #15]
}
 800565a:	4618      	mov	r0, r3
 800565c:	3718      	adds	r7, #24
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}
 8005662:	bf00      	nop
 8005664:	58024400 	.word	0x58024400
 8005668:	0800e430 	.word	0x0800e430
 800566c:	24000004 	.word	0x24000004
 8005670:	24000000 	.word	0x24000000
 8005674:	24000008 	.word	0x24000008

08005678 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005678:	b480      	push	{r7}
 800567a:	b089      	sub	sp, #36	@ 0x24
 800567c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800567e:	4bb3      	ldr	r3, [pc, #716]	@ (800594c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005680:	691b      	ldr	r3, [r3, #16]
 8005682:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005686:	2b18      	cmp	r3, #24
 8005688:	f200 8155 	bhi.w	8005936 <HAL_RCC_GetSysClockFreq+0x2be>
 800568c:	a201      	add	r2, pc, #4	@ (adr r2, 8005694 <HAL_RCC_GetSysClockFreq+0x1c>)
 800568e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005692:	bf00      	nop
 8005694:	080056f9 	.word	0x080056f9
 8005698:	08005937 	.word	0x08005937
 800569c:	08005937 	.word	0x08005937
 80056a0:	08005937 	.word	0x08005937
 80056a4:	08005937 	.word	0x08005937
 80056a8:	08005937 	.word	0x08005937
 80056ac:	08005937 	.word	0x08005937
 80056b0:	08005937 	.word	0x08005937
 80056b4:	0800571f 	.word	0x0800571f
 80056b8:	08005937 	.word	0x08005937
 80056bc:	08005937 	.word	0x08005937
 80056c0:	08005937 	.word	0x08005937
 80056c4:	08005937 	.word	0x08005937
 80056c8:	08005937 	.word	0x08005937
 80056cc:	08005937 	.word	0x08005937
 80056d0:	08005937 	.word	0x08005937
 80056d4:	08005725 	.word	0x08005725
 80056d8:	08005937 	.word	0x08005937
 80056dc:	08005937 	.word	0x08005937
 80056e0:	08005937 	.word	0x08005937
 80056e4:	08005937 	.word	0x08005937
 80056e8:	08005937 	.word	0x08005937
 80056ec:	08005937 	.word	0x08005937
 80056f0:	08005937 	.word	0x08005937
 80056f4:	0800572b 	.word	0x0800572b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80056f8:	4b94      	ldr	r3, [pc, #592]	@ (800594c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f003 0320 	and.w	r3, r3, #32
 8005700:	2b00      	cmp	r3, #0
 8005702:	d009      	beq.n	8005718 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005704:	4b91      	ldr	r3, [pc, #580]	@ (800594c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	08db      	lsrs	r3, r3, #3
 800570a:	f003 0303 	and.w	r3, r3, #3
 800570e:	4a90      	ldr	r2, [pc, #576]	@ (8005950 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005710:	fa22 f303 	lsr.w	r3, r2, r3
 8005714:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8005716:	e111      	b.n	800593c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005718:	4b8d      	ldr	r3, [pc, #564]	@ (8005950 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800571a:	61bb      	str	r3, [r7, #24]
      break;
 800571c:	e10e      	b.n	800593c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800571e:	4b8d      	ldr	r3, [pc, #564]	@ (8005954 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005720:	61bb      	str	r3, [r7, #24]
      break;
 8005722:	e10b      	b.n	800593c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8005724:	4b8c      	ldr	r3, [pc, #560]	@ (8005958 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8005726:	61bb      	str	r3, [r7, #24]
      break;
 8005728:	e108      	b.n	800593c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800572a:	4b88      	ldr	r3, [pc, #544]	@ (800594c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800572c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800572e:	f003 0303 	and.w	r3, r3, #3
 8005732:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8005734:	4b85      	ldr	r3, [pc, #532]	@ (800594c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005736:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005738:	091b      	lsrs	r3, r3, #4
 800573a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800573e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005740:	4b82      	ldr	r3, [pc, #520]	@ (800594c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005742:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005744:	f003 0301 	and.w	r3, r3, #1
 8005748:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800574a:	4b80      	ldr	r3, [pc, #512]	@ (800594c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800574c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800574e:	08db      	lsrs	r3, r3, #3
 8005750:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005754:	68fa      	ldr	r2, [r7, #12]
 8005756:	fb02 f303 	mul.w	r3, r2, r3
 800575a:	ee07 3a90 	vmov	s15, r3
 800575e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005762:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8005766:	693b      	ldr	r3, [r7, #16]
 8005768:	2b00      	cmp	r3, #0
 800576a:	f000 80e1 	beq.w	8005930 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800576e:	697b      	ldr	r3, [r7, #20]
 8005770:	2b02      	cmp	r3, #2
 8005772:	f000 8083 	beq.w	800587c <HAL_RCC_GetSysClockFreq+0x204>
 8005776:	697b      	ldr	r3, [r7, #20]
 8005778:	2b02      	cmp	r3, #2
 800577a:	f200 80a1 	bhi.w	80058c0 <HAL_RCC_GetSysClockFreq+0x248>
 800577e:	697b      	ldr	r3, [r7, #20]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d003      	beq.n	800578c <HAL_RCC_GetSysClockFreq+0x114>
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	2b01      	cmp	r3, #1
 8005788:	d056      	beq.n	8005838 <HAL_RCC_GetSysClockFreq+0x1c0>
 800578a:	e099      	b.n	80058c0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800578c:	4b6f      	ldr	r3, [pc, #444]	@ (800594c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f003 0320 	and.w	r3, r3, #32
 8005794:	2b00      	cmp	r3, #0
 8005796:	d02d      	beq.n	80057f4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005798:	4b6c      	ldr	r3, [pc, #432]	@ (800594c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	08db      	lsrs	r3, r3, #3
 800579e:	f003 0303 	and.w	r3, r3, #3
 80057a2:	4a6b      	ldr	r2, [pc, #428]	@ (8005950 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80057a4:	fa22 f303 	lsr.w	r3, r2, r3
 80057a8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	ee07 3a90 	vmov	s15, r3
 80057b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057b4:	693b      	ldr	r3, [r7, #16]
 80057b6:	ee07 3a90 	vmov	s15, r3
 80057ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80057c2:	4b62      	ldr	r3, [pc, #392]	@ (800594c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80057c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057ca:	ee07 3a90 	vmov	s15, r3
 80057ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80057d6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800595c <HAL_RCC_GetSysClockFreq+0x2e4>
 80057da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80057de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80057e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80057e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80057ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057ee:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80057f2:	e087      	b.n	8005904 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80057f4:	693b      	ldr	r3, [r7, #16]
 80057f6:	ee07 3a90 	vmov	s15, r3
 80057fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057fe:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8005960 <HAL_RCC_GetSysClockFreq+0x2e8>
 8005802:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005806:	4b51      	ldr	r3, [pc, #324]	@ (800594c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800580a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800580e:	ee07 3a90 	vmov	s15, r3
 8005812:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005816:	ed97 6a02 	vldr	s12, [r7, #8]
 800581a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800595c <HAL_RCC_GetSysClockFreq+0x2e4>
 800581e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005822:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005826:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800582a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800582e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005832:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005836:	e065      	b.n	8005904 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	ee07 3a90 	vmov	s15, r3
 800583e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005842:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8005964 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005846:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800584a:	4b40      	ldr	r3, [pc, #256]	@ (800594c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800584c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800584e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005852:	ee07 3a90 	vmov	s15, r3
 8005856:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800585a:	ed97 6a02 	vldr	s12, [r7, #8]
 800585e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800595c <HAL_RCC_GetSysClockFreq+0x2e4>
 8005862:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005866:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800586a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800586e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005872:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005876:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800587a:	e043      	b.n	8005904 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800587c:	693b      	ldr	r3, [r7, #16]
 800587e:	ee07 3a90 	vmov	s15, r3
 8005882:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005886:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8005968 <HAL_RCC_GetSysClockFreq+0x2f0>
 800588a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800588e:	4b2f      	ldr	r3, [pc, #188]	@ (800594c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005892:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005896:	ee07 3a90 	vmov	s15, r3
 800589a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800589e:	ed97 6a02 	vldr	s12, [r7, #8]
 80058a2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800595c <HAL_RCC_GetSysClockFreq+0x2e4>
 80058a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80058aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80058ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80058b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80058b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058ba:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80058be:	e021      	b.n	8005904 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80058c0:	693b      	ldr	r3, [r7, #16]
 80058c2:	ee07 3a90 	vmov	s15, r3
 80058c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058ca:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8005964 <HAL_RCC_GetSysClockFreq+0x2ec>
 80058ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80058d2:	4b1e      	ldr	r3, [pc, #120]	@ (800594c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80058d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058da:	ee07 3a90 	vmov	s15, r3
 80058de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80058e2:	ed97 6a02 	vldr	s12, [r7, #8]
 80058e6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800595c <HAL_RCC_GetSysClockFreq+0x2e4>
 80058ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80058ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80058f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80058f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80058fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058fe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005902:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8005904:	4b11      	ldr	r3, [pc, #68]	@ (800594c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005906:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005908:	0a5b      	lsrs	r3, r3, #9
 800590a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800590e:	3301      	adds	r3, #1
 8005910:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	ee07 3a90 	vmov	s15, r3
 8005918:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800591c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005920:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005924:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005928:	ee17 3a90 	vmov	r3, s15
 800592c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800592e:	e005      	b.n	800593c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8005930:	2300      	movs	r3, #0
 8005932:	61bb      	str	r3, [r7, #24]
      break;
 8005934:	e002      	b.n	800593c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8005936:	4b07      	ldr	r3, [pc, #28]	@ (8005954 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005938:	61bb      	str	r3, [r7, #24]
      break;
 800593a:	bf00      	nop
  }

  return sysclockfreq;
 800593c:	69bb      	ldr	r3, [r7, #24]
}
 800593e:	4618      	mov	r0, r3
 8005940:	3724      	adds	r7, #36	@ 0x24
 8005942:	46bd      	mov	sp, r7
 8005944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005948:	4770      	bx	lr
 800594a:	bf00      	nop
 800594c:	58024400 	.word	0x58024400
 8005950:	03d09000 	.word	0x03d09000
 8005954:	003d0900 	.word	0x003d0900
 8005958:	017d7840 	.word	0x017d7840
 800595c:	46000000 	.word	0x46000000
 8005960:	4c742400 	.word	0x4c742400
 8005964:	4a742400 	.word	0x4a742400
 8005968:	4bbebc20 	.word	0x4bbebc20

0800596c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b082      	sub	sp, #8
 8005970:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005972:	f7ff fe81 	bl	8005678 <HAL_RCC_GetSysClockFreq>
 8005976:	4602      	mov	r2, r0
 8005978:	4b10      	ldr	r3, [pc, #64]	@ (80059bc <HAL_RCC_GetHCLKFreq+0x50>)
 800597a:	699b      	ldr	r3, [r3, #24]
 800597c:	0a1b      	lsrs	r3, r3, #8
 800597e:	f003 030f 	and.w	r3, r3, #15
 8005982:	490f      	ldr	r1, [pc, #60]	@ (80059c0 <HAL_RCC_GetHCLKFreq+0x54>)
 8005984:	5ccb      	ldrb	r3, [r1, r3]
 8005986:	f003 031f 	and.w	r3, r3, #31
 800598a:	fa22 f303 	lsr.w	r3, r2, r3
 800598e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005990:	4b0a      	ldr	r3, [pc, #40]	@ (80059bc <HAL_RCC_GetHCLKFreq+0x50>)
 8005992:	699b      	ldr	r3, [r3, #24]
 8005994:	f003 030f 	and.w	r3, r3, #15
 8005998:	4a09      	ldr	r2, [pc, #36]	@ (80059c0 <HAL_RCC_GetHCLKFreq+0x54>)
 800599a:	5cd3      	ldrb	r3, [r2, r3]
 800599c:	f003 031f 	and.w	r3, r3, #31
 80059a0:	687a      	ldr	r2, [r7, #4]
 80059a2:	fa22 f303 	lsr.w	r3, r2, r3
 80059a6:	4a07      	ldr	r2, [pc, #28]	@ (80059c4 <HAL_RCC_GetHCLKFreq+0x58>)
 80059a8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80059aa:	4a07      	ldr	r2, [pc, #28]	@ (80059c8 <HAL_RCC_GetHCLKFreq+0x5c>)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80059b0:	4b04      	ldr	r3, [pc, #16]	@ (80059c4 <HAL_RCC_GetHCLKFreq+0x58>)
 80059b2:	681b      	ldr	r3, [r3, #0]
}
 80059b4:	4618      	mov	r0, r3
 80059b6:	3708      	adds	r7, #8
 80059b8:	46bd      	mov	sp, r7
 80059ba:	bd80      	pop	{r7, pc}
 80059bc:	58024400 	.word	0x58024400
 80059c0:	0800e430 	.word	0x0800e430
 80059c4:	24000004 	.word	0x24000004
 80059c8:	24000000 	.word	0x24000000

080059cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80059d0:	f7ff ffcc 	bl	800596c <HAL_RCC_GetHCLKFreq>
 80059d4:	4602      	mov	r2, r0
 80059d6:	4b06      	ldr	r3, [pc, #24]	@ (80059f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80059d8:	69db      	ldr	r3, [r3, #28]
 80059da:	091b      	lsrs	r3, r3, #4
 80059dc:	f003 0307 	and.w	r3, r3, #7
 80059e0:	4904      	ldr	r1, [pc, #16]	@ (80059f4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80059e2:	5ccb      	ldrb	r3, [r1, r3]
 80059e4:	f003 031f 	and.w	r3, r3, #31
 80059e8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80059ec:	4618      	mov	r0, r3
 80059ee:	bd80      	pop	{r7, pc}
 80059f0:	58024400 	.word	0x58024400
 80059f4:	0800e430 	.word	0x0800e430

080059f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80059fc:	f7ff ffb6 	bl	800596c <HAL_RCC_GetHCLKFreq>
 8005a00:	4602      	mov	r2, r0
 8005a02:	4b06      	ldr	r3, [pc, #24]	@ (8005a1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005a04:	69db      	ldr	r3, [r3, #28]
 8005a06:	0a1b      	lsrs	r3, r3, #8
 8005a08:	f003 0307 	and.w	r3, r3, #7
 8005a0c:	4904      	ldr	r1, [pc, #16]	@ (8005a20 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005a0e:	5ccb      	ldrb	r3, [r1, r3]
 8005a10:	f003 031f 	and.w	r3, r3, #31
 8005a14:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8005a18:	4618      	mov	r0, r3
 8005a1a:	bd80      	pop	{r7, pc}
 8005a1c:	58024400 	.word	0x58024400
 8005a20:	0800e430 	.word	0x0800e430

08005a24 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005a24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a28:	b0ca      	sub	sp, #296	@ 0x128
 8005a2a:	af00      	add	r7, sp, #0
 8005a2c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005a30:	2300      	movs	r3, #0
 8005a32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005a36:	2300      	movs	r3, #0
 8005a38:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005a3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a44:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8005a48:	2500      	movs	r5, #0
 8005a4a:	ea54 0305 	orrs.w	r3, r4, r5
 8005a4e:	d049      	beq.n	8005ae4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8005a50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a54:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005a56:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005a5a:	d02f      	beq.n	8005abc <HAL_RCCEx_PeriphCLKConfig+0x98>
 8005a5c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005a60:	d828      	bhi.n	8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005a62:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005a66:	d01a      	beq.n	8005a9e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005a68:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005a6c:	d822      	bhi.n	8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d003      	beq.n	8005a7a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005a72:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005a76:	d007      	beq.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005a78:	e01c      	b.n	8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a7a:	4bb8      	ldr	r3, [pc, #736]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a7e:	4ab7      	ldr	r2, [pc, #732]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005a80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a84:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005a86:	e01a      	b.n	8005abe <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005a88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a8c:	3308      	adds	r3, #8
 8005a8e:	2102      	movs	r1, #2
 8005a90:	4618      	mov	r0, r3
 8005a92:	f001 fc8f 	bl	80073b4 <RCCEx_PLL2_Config>
 8005a96:	4603      	mov	r3, r0
 8005a98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005a9c:	e00f      	b.n	8005abe <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005a9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aa2:	3328      	adds	r3, #40	@ 0x28
 8005aa4:	2102      	movs	r1, #2
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	f001 fd36 	bl	8007518 <RCCEx_PLL3_Config>
 8005aac:	4603      	mov	r3, r0
 8005aae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005ab2:	e004      	b.n	8005abe <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ab4:	2301      	movs	r3, #1
 8005ab6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005aba:	e000      	b.n	8005abe <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8005abc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005abe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d10a      	bne.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005ac6:	4ba5      	ldr	r3, [pc, #660]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005ac8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005aca:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005ace:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ad2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005ad4:	4aa1      	ldr	r2, [pc, #644]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005ad6:	430b      	orrs	r3, r1
 8005ad8:	6513      	str	r3, [r2, #80]	@ 0x50
 8005ada:	e003      	b.n	8005ae4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005adc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ae0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005ae4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aec:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8005af0:	f04f 0900 	mov.w	r9, #0
 8005af4:	ea58 0309 	orrs.w	r3, r8, r9
 8005af8:	d047      	beq.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8005afa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005afe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b00:	2b04      	cmp	r3, #4
 8005b02:	d82a      	bhi.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8005b04:	a201      	add	r2, pc, #4	@ (adr r2, 8005b0c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8005b06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b0a:	bf00      	nop
 8005b0c:	08005b21 	.word	0x08005b21
 8005b10:	08005b2f 	.word	0x08005b2f
 8005b14:	08005b45 	.word	0x08005b45
 8005b18:	08005b63 	.word	0x08005b63
 8005b1c:	08005b63 	.word	0x08005b63
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b20:	4b8e      	ldr	r3, [pc, #568]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005b22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b24:	4a8d      	ldr	r2, [pc, #564]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005b26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005b2c:	e01a      	b.n	8005b64 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005b2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b32:	3308      	adds	r3, #8
 8005b34:	2100      	movs	r1, #0
 8005b36:	4618      	mov	r0, r3
 8005b38:	f001 fc3c 	bl	80073b4 <RCCEx_PLL2_Config>
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005b42:	e00f      	b.n	8005b64 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005b44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b48:	3328      	adds	r3, #40	@ 0x28
 8005b4a:	2100      	movs	r1, #0
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	f001 fce3 	bl	8007518 <RCCEx_PLL3_Config>
 8005b52:	4603      	mov	r3, r0
 8005b54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005b58:	e004      	b.n	8005b64 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b60:	e000      	b.n	8005b64 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8005b62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d10a      	bne.n	8005b82 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005b6c:	4b7b      	ldr	r3, [pc, #492]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005b6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b70:	f023 0107 	bic.w	r1, r3, #7
 8005b74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b7a:	4a78      	ldr	r2, [pc, #480]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005b7c:	430b      	orrs	r3, r1
 8005b7e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005b80:	e003      	b.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005b8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b92:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8005b96:	f04f 0b00 	mov.w	fp, #0
 8005b9a:	ea5a 030b 	orrs.w	r3, sl, fp
 8005b9e:	d04c      	beq.n	8005c3a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8005ba0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ba4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ba6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005baa:	d030      	beq.n	8005c0e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8005bac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005bb0:	d829      	bhi.n	8005c06 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005bb2:	2bc0      	cmp	r3, #192	@ 0xc0
 8005bb4:	d02d      	beq.n	8005c12 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8005bb6:	2bc0      	cmp	r3, #192	@ 0xc0
 8005bb8:	d825      	bhi.n	8005c06 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005bba:	2b80      	cmp	r3, #128	@ 0x80
 8005bbc:	d018      	beq.n	8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8005bbe:	2b80      	cmp	r3, #128	@ 0x80
 8005bc0:	d821      	bhi.n	8005c06 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d002      	beq.n	8005bcc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8005bc6:	2b40      	cmp	r3, #64	@ 0x40
 8005bc8:	d007      	beq.n	8005bda <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8005bca:	e01c      	b.n	8005c06 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005bcc:	4b63      	ldr	r3, [pc, #396]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005bce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bd0:	4a62      	ldr	r2, [pc, #392]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005bd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005bd6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005bd8:	e01c      	b.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005bda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bde:	3308      	adds	r3, #8
 8005be0:	2100      	movs	r1, #0
 8005be2:	4618      	mov	r0, r3
 8005be4:	f001 fbe6 	bl	80073b4 <RCCEx_PLL2_Config>
 8005be8:	4603      	mov	r3, r0
 8005bea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005bee:	e011      	b.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005bf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bf4:	3328      	adds	r3, #40	@ 0x28
 8005bf6:	2100      	movs	r1, #0
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	f001 fc8d 	bl	8007518 <RCCEx_PLL3_Config>
 8005bfe:	4603      	mov	r3, r0
 8005c00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005c04:	e006      	b.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c06:	2301      	movs	r3, #1
 8005c08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005c0c:	e002      	b.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005c0e:	bf00      	nop
 8005c10:	e000      	b.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005c12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d10a      	bne.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005c1c:	4b4f      	ldr	r3, [pc, #316]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005c1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c20:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005c24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c2a:	4a4c      	ldr	r2, [pc, #304]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005c2c:	430b      	orrs	r3, r1
 8005c2e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005c30:	e003      	b.n	8005c3a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c36:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005c3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c42:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8005c46:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8005c50:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8005c54:	460b      	mov	r3, r1
 8005c56:	4313      	orrs	r3, r2
 8005c58:	d053      	beq.n	8005d02 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8005c5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c5e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005c62:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005c66:	d035      	beq.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8005c68:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005c6c:	d82e      	bhi.n	8005ccc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005c6e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005c72:	d031      	beq.n	8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8005c74:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005c78:	d828      	bhi.n	8005ccc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005c7a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c7e:	d01a      	beq.n	8005cb6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8005c80:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c84:	d822      	bhi.n	8005ccc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d003      	beq.n	8005c92 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8005c8a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005c8e:	d007      	beq.n	8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8005c90:	e01c      	b.n	8005ccc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c92:	4b32      	ldr	r3, [pc, #200]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005c94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c96:	4a31      	ldr	r2, [pc, #196]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005c98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005c9e:	e01c      	b.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005ca0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ca4:	3308      	adds	r3, #8
 8005ca6:	2100      	movs	r1, #0
 8005ca8:	4618      	mov	r0, r3
 8005caa:	f001 fb83 	bl	80073b4 <RCCEx_PLL2_Config>
 8005cae:	4603      	mov	r3, r0
 8005cb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005cb4:	e011      	b.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005cb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cba:	3328      	adds	r3, #40	@ 0x28
 8005cbc:	2100      	movs	r1, #0
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f001 fc2a 	bl	8007518 <RCCEx_PLL3_Config>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005cca:	e006      	b.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005ccc:	2301      	movs	r3, #1
 8005cce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005cd2:	e002      	b.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005cd4:	bf00      	nop
 8005cd6:	e000      	b.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005cd8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005cda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d10b      	bne.n	8005cfa <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005ce2:	4b1e      	ldr	r3, [pc, #120]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005ce4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ce6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8005cea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cee:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005cf2:	4a1a      	ldr	r2, [pc, #104]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005cf4:	430b      	orrs	r3, r1
 8005cf6:	6593      	str	r3, [r2, #88]	@ 0x58
 8005cf8:	e003      	b.n	8005d02 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cfa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cfe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005d02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d0a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005d0e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005d12:	2300      	movs	r3, #0
 8005d14:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005d18:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8005d1c:	460b      	mov	r3, r1
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	d056      	beq.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8005d22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d26:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005d2a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005d2e:	d038      	beq.n	8005da2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8005d30:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005d34:	d831      	bhi.n	8005d9a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005d36:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005d3a:	d034      	beq.n	8005da6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8005d3c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005d40:	d82b      	bhi.n	8005d9a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005d42:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005d46:	d01d      	beq.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8005d48:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005d4c:	d825      	bhi.n	8005d9a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d006      	beq.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8005d52:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005d56:	d00a      	beq.n	8005d6e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005d58:	e01f      	b.n	8005d9a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005d5a:	bf00      	nop
 8005d5c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d60:	4ba2      	ldr	r3, [pc, #648]	@ (8005fec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005d62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d64:	4aa1      	ldr	r2, [pc, #644]	@ (8005fec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005d66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d6a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005d6c:	e01c      	b.n	8005da8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005d6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d72:	3308      	adds	r3, #8
 8005d74:	2100      	movs	r1, #0
 8005d76:	4618      	mov	r0, r3
 8005d78:	f001 fb1c 	bl	80073b4 <RCCEx_PLL2_Config>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005d82:	e011      	b.n	8005da8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005d84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d88:	3328      	adds	r3, #40	@ 0x28
 8005d8a:	2100      	movs	r1, #0
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	f001 fbc3 	bl	8007518 <RCCEx_PLL3_Config>
 8005d92:	4603      	mov	r3, r0
 8005d94:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005d98:	e006      	b.n	8005da8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005d9a:	2301      	movs	r3, #1
 8005d9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005da0:	e002      	b.n	8005da8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8005da2:	bf00      	nop
 8005da4:	e000      	b.n	8005da8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8005da6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005da8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d10b      	bne.n	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005db0:	4b8e      	ldr	r3, [pc, #568]	@ (8005fec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005db2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005db4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005db8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dbc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005dc0:	4a8a      	ldr	r2, [pc, #552]	@ (8005fec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005dc2:	430b      	orrs	r3, r1
 8005dc4:	6593      	str	r3, [r2, #88]	@ 0x58
 8005dc6:	e003      	b.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dc8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dcc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005dd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dd8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005ddc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005de0:	2300      	movs	r3, #0
 8005de2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005de6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8005dea:	460b      	mov	r3, r1
 8005dec:	4313      	orrs	r3, r2
 8005dee:	d03a      	beq.n	8005e66 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8005df0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005df4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005df6:	2b30      	cmp	r3, #48	@ 0x30
 8005df8:	d01f      	beq.n	8005e3a <HAL_RCCEx_PeriphCLKConfig+0x416>
 8005dfa:	2b30      	cmp	r3, #48	@ 0x30
 8005dfc:	d819      	bhi.n	8005e32 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005dfe:	2b20      	cmp	r3, #32
 8005e00:	d00c      	beq.n	8005e1c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8005e02:	2b20      	cmp	r3, #32
 8005e04:	d815      	bhi.n	8005e32 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d019      	beq.n	8005e3e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8005e0a:	2b10      	cmp	r3, #16
 8005e0c:	d111      	bne.n	8005e32 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e0e:	4b77      	ldr	r3, [pc, #476]	@ (8005fec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005e10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e12:	4a76      	ldr	r2, [pc, #472]	@ (8005fec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005e14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e18:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005e1a:	e011      	b.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005e1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e20:	3308      	adds	r3, #8
 8005e22:	2102      	movs	r1, #2
 8005e24:	4618      	mov	r0, r3
 8005e26:	f001 fac5 	bl	80073b4 <RCCEx_PLL2_Config>
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005e30:	e006      	b.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005e32:	2301      	movs	r3, #1
 8005e34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005e38:	e002      	b.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005e3a:	bf00      	nop
 8005e3c:	e000      	b.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005e3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d10a      	bne.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005e48:	4b68      	ldr	r3, [pc, #416]	@ (8005fec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005e4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e4c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005e50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e56:	4a65      	ldr	r2, [pc, #404]	@ (8005fec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005e58:	430b      	orrs	r3, r1
 8005e5a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005e5c:	e003      	b.n	8005e66 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e62:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005e66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e6e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8005e72:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005e76:	2300      	movs	r3, #0
 8005e78:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005e7c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005e80:	460b      	mov	r3, r1
 8005e82:	4313      	orrs	r3, r2
 8005e84:	d051      	beq.n	8005f2a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8005e86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e8c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005e90:	d035      	beq.n	8005efe <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8005e92:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005e96:	d82e      	bhi.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005e98:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005e9c:	d031      	beq.n	8005f02 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8005e9e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005ea2:	d828      	bhi.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005ea4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ea8:	d01a      	beq.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8005eaa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005eae:	d822      	bhi.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d003      	beq.n	8005ebc <HAL_RCCEx_PeriphCLKConfig+0x498>
 8005eb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005eb8:	d007      	beq.n	8005eca <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8005eba:	e01c      	b.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ebc:	4b4b      	ldr	r3, [pc, #300]	@ (8005fec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ec0:	4a4a      	ldr	r2, [pc, #296]	@ (8005fec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005ec2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ec6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005ec8:	e01c      	b.n	8005f04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005eca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ece:	3308      	adds	r3, #8
 8005ed0:	2100      	movs	r1, #0
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	f001 fa6e 	bl	80073b4 <RCCEx_PLL2_Config>
 8005ed8:	4603      	mov	r3, r0
 8005eda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005ede:	e011      	b.n	8005f04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005ee0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ee4:	3328      	adds	r3, #40	@ 0x28
 8005ee6:	2100      	movs	r1, #0
 8005ee8:	4618      	mov	r0, r3
 8005eea:	f001 fb15 	bl	8007518 <RCCEx_PLL3_Config>
 8005eee:	4603      	mov	r3, r0
 8005ef0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005ef4:	e006      	b.n	8005f04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005efc:	e002      	b.n	8005f04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005efe:	bf00      	nop
 8005f00:	e000      	b.n	8005f04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005f02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d10a      	bne.n	8005f22 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005f0c:	4b37      	ldr	r3, [pc, #220]	@ (8005fec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005f0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f10:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005f14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f1a:	4a34      	ldr	r2, [pc, #208]	@ (8005fec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005f1c:	430b      	orrs	r3, r1
 8005f1e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005f20:	e003      	b.n	8005f2a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005f2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f32:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005f36:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005f40:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8005f44:	460b      	mov	r3, r1
 8005f46:	4313      	orrs	r3, r2
 8005f48:	d056      	beq.n	8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8005f4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f50:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005f54:	d033      	beq.n	8005fbe <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8005f56:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005f5a:	d82c      	bhi.n	8005fb6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005f5c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005f60:	d02f      	beq.n	8005fc2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8005f62:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005f66:	d826      	bhi.n	8005fb6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005f68:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005f6c:	d02b      	beq.n	8005fc6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8005f6e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005f72:	d820      	bhi.n	8005fb6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005f74:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f78:	d012      	beq.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8005f7a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f7e:	d81a      	bhi.n	8005fb6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d022      	beq.n	8005fca <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8005f84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f88:	d115      	bne.n	8005fb6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005f8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f8e:	3308      	adds	r3, #8
 8005f90:	2101      	movs	r1, #1
 8005f92:	4618      	mov	r0, r3
 8005f94:	f001 fa0e 	bl	80073b4 <RCCEx_PLL2_Config>
 8005f98:	4603      	mov	r3, r0
 8005f9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005f9e:	e015      	b.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005fa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fa4:	3328      	adds	r3, #40	@ 0x28
 8005fa6:	2101      	movs	r1, #1
 8005fa8:	4618      	mov	r0, r3
 8005faa:	f001 fab5 	bl	8007518 <RCCEx_PLL3_Config>
 8005fae:	4603      	mov	r3, r0
 8005fb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005fb4:	e00a      	b.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005fbc:	e006      	b.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005fbe:	bf00      	nop
 8005fc0:	e004      	b.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005fc2:	bf00      	nop
 8005fc4:	e002      	b.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005fc6:	bf00      	nop
 8005fc8:	e000      	b.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005fca:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005fcc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d10d      	bne.n	8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005fd4:	4b05      	ldr	r3, [pc, #20]	@ (8005fec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005fd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fd8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005fdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fe0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005fe2:	4a02      	ldr	r2, [pc, #8]	@ (8005fec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005fe4:	430b      	orrs	r3, r1
 8005fe6:	6513      	str	r3, [r2, #80]	@ 0x50
 8005fe8:	e006      	b.n	8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8005fea:	bf00      	nop
 8005fec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ff0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ff4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005ff8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006000:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006004:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006008:	2300      	movs	r3, #0
 800600a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800600e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8006012:	460b      	mov	r3, r1
 8006014:	4313      	orrs	r3, r2
 8006016:	d055      	beq.n	80060c4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8006018:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800601c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006020:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006024:	d033      	beq.n	800608e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8006026:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800602a:	d82c      	bhi.n	8006086 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800602c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006030:	d02f      	beq.n	8006092 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8006032:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006036:	d826      	bhi.n	8006086 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006038:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800603c:	d02b      	beq.n	8006096 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800603e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006042:	d820      	bhi.n	8006086 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006044:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006048:	d012      	beq.n	8006070 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800604a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800604e:	d81a      	bhi.n	8006086 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006050:	2b00      	cmp	r3, #0
 8006052:	d022      	beq.n	800609a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8006054:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006058:	d115      	bne.n	8006086 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800605a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800605e:	3308      	adds	r3, #8
 8006060:	2101      	movs	r1, #1
 8006062:	4618      	mov	r0, r3
 8006064:	f001 f9a6 	bl	80073b4 <RCCEx_PLL2_Config>
 8006068:	4603      	mov	r3, r0
 800606a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800606e:	e015      	b.n	800609c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006070:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006074:	3328      	adds	r3, #40	@ 0x28
 8006076:	2101      	movs	r1, #1
 8006078:	4618      	mov	r0, r3
 800607a:	f001 fa4d 	bl	8007518 <RCCEx_PLL3_Config>
 800607e:	4603      	mov	r3, r0
 8006080:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006084:	e00a      	b.n	800609c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8006086:	2301      	movs	r3, #1
 8006088:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800608c:	e006      	b.n	800609c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800608e:	bf00      	nop
 8006090:	e004      	b.n	800609c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006092:	bf00      	nop
 8006094:	e002      	b.n	800609c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006096:	bf00      	nop
 8006098:	e000      	b.n	800609c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800609a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800609c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d10b      	bne.n	80060bc <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80060a4:	4ba3      	ldr	r3, [pc, #652]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80060a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060a8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80060ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060b0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80060b4:	4a9f      	ldr	r2, [pc, #636]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80060b6:	430b      	orrs	r3, r1
 80060b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80060ba:	e003      	b.n	80060c4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80060c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060cc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80060d0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80060d4:	2300      	movs	r3, #0
 80060d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80060da:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80060de:	460b      	mov	r3, r1
 80060e0:	4313      	orrs	r3, r2
 80060e2:	d037      	beq.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80060e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80060ee:	d00e      	beq.n	800610e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80060f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80060f4:	d816      	bhi.n	8006124 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d018      	beq.n	800612c <HAL_RCCEx_PeriphCLKConfig+0x708>
 80060fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80060fe:	d111      	bne.n	8006124 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006100:	4b8c      	ldr	r3, [pc, #560]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006102:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006104:	4a8b      	ldr	r2, [pc, #556]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006106:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800610a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800610c:	e00f      	b.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800610e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006112:	3308      	adds	r3, #8
 8006114:	2101      	movs	r1, #1
 8006116:	4618      	mov	r0, r3
 8006118:	f001 f94c 	bl	80073b4 <RCCEx_PLL2_Config>
 800611c:	4603      	mov	r3, r0
 800611e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006122:	e004      	b.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006124:	2301      	movs	r3, #1
 8006126:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800612a:	e000      	b.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800612c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800612e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006132:	2b00      	cmp	r3, #0
 8006134:	d10a      	bne.n	800614c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006136:	4b7f      	ldr	r3, [pc, #508]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006138:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800613a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800613e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006142:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006144:	4a7b      	ldr	r2, [pc, #492]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006146:	430b      	orrs	r3, r1
 8006148:	6513      	str	r3, [r2, #80]	@ 0x50
 800614a:	e003      	b.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800614c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006150:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006154:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800615c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006160:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006164:	2300      	movs	r3, #0
 8006166:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800616a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800616e:	460b      	mov	r3, r1
 8006170:	4313      	orrs	r3, r2
 8006172:	d039      	beq.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8006174:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006178:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800617a:	2b03      	cmp	r3, #3
 800617c:	d81c      	bhi.n	80061b8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800617e:	a201      	add	r2, pc, #4	@ (adr r2, 8006184 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8006180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006184:	080061c1 	.word	0x080061c1
 8006188:	08006195 	.word	0x08006195
 800618c:	080061a3 	.word	0x080061a3
 8006190:	080061c1 	.word	0x080061c1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006194:	4b67      	ldr	r3, [pc, #412]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006198:	4a66      	ldr	r2, [pc, #408]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800619a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800619e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80061a0:	e00f      	b.n	80061c2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80061a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061a6:	3308      	adds	r3, #8
 80061a8:	2102      	movs	r1, #2
 80061aa:	4618      	mov	r0, r3
 80061ac:	f001 f902 	bl	80073b4 <RCCEx_PLL2_Config>
 80061b0:	4603      	mov	r3, r0
 80061b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80061b6:	e004      	b.n	80061c2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80061b8:	2301      	movs	r3, #1
 80061ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80061be:	e000      	b.n	80061c2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80061c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80061c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d10a      	bne.n	80061e0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80061ca:	4b5a      	ldr	r3, [pc, #360]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80061cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061ce:	f023 0103 	bic.w	r1, r3, #3
 80061d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061d8:	4a56      	ldr	r2, [pc, #344]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80061da:	430b      	orrs	r3, r1
 80061dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80061de:	e003      	b.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80061e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061f0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80061f4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80061f8:	2300      	movs	r3, #0
 80061fa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80061fe:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8006202:	460b      	mov	r3, r1
 8006204:	4313      	orrs	r3, r2
 8006206:	f000 809f 	beq.w	8006348 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800620a:	4b4b      	ldr	r3, [pc, #300]	@ (8006338 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	4a4a      	ldr	r2, [pc, #296]	@ (8006338 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006210:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006214:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006216:	f7fb fcaf 	bl	8001b78 <HAL_GetTick>
 800621a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800621e:	e00b      	b.n	8006238 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006220:	f7fb fcaa 	bl	8001b78 <HAL_GetTick>
 8006224:	4602      	mov	r2, r0
 8006226:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800622a:	1ad3      	subs	r3, r2, r3
 800622c:	2b64      	cmp	r3, #100	@ 0x64
 800622e:	d903      	bls.n	8006238 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8006230:	2303      	movs	r3, #3
 8006232:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006236:	e005      	b.n	8006244 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006238:	4b3f      	ldr	r3, [pc, #252]	@ (8006338 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006240:	2b00      	cmp	r3, #0
 8006242:	d0ed      	beq.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8006244:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006248:	2b00      	cmp	r3, #0
 800624a:	d179      	bne.n	8006340 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800624c:	4b39      	ldr	r3, [pc, #228]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800624e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006250:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006254:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006258:	4053      	eors	r3, r2
 800625a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800625e:	2b00      	cmp	r3, #0
 8006260:	d015      	beq.n	800628e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006262:	4b34      	ldr	r3, [pc, #208]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006264:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006266:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800626a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800626e:	4b31      	ldr	r3, [pc, #196]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006270:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006272:	4a30      	ldr	r2, [pc, #192]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006274:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006278:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800627a:	4b2e      	ldr	r3, [pc, #184]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800627c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800627e:	4a2d      	ldr	r2, [pc, #180]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006280:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006284:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006286:	4a2b      	ldr	r2, [pc, #172]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006288:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800628c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800628e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006292:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006296:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800629a:	d118      	bne.n	80062ce <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800629c:	f7fb fc6c 	bl	8001b78 <HAL_GetTick>
 80062a0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80062a4:	e00d      	b.n	80062c2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062a6:	f7fb fc67 	bl	8001b78 <HAL_GetTick>
 80062aa:	4602      	mov	r2, r0
 80062ac:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80062b0:	1ad2      	subs	r2, r2, r3
 80062b2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80062b6:	429a      	cmp	r2, r3
 80062b8:	d903      	bls.n	80062c2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80062ba:	2303      	movs	r3, #3
 80062bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80062c0:	e005      	b.n	80062ce <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80062c2:	4b1c      	ldr	r3, [pc, #112]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80062c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062c6:	f003 0302 	and.w	r3, r3, #2
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d0eb      	beq.n	80062a6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80062ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d129      	bne.n	800632a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80062d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062da:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80062de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80062e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80062e6:	d10e      	bne.n	8006306 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80062e8:	4b12      	ldr	r3, [pc, #72]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80062ea:	691b      	ldr	r3, [r3, #16]
 80062ec:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80062f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062f4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80062f8:	091a      	lsrs	r2, r3, #4
 80062fa:	4b10      	ldr	r3, [pc, #64]	@ (800633c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80062fc:	4013      	ands	r3, r2
 80062fe:	4a0d      	ldr	r2, [pc, #52]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006300:	430b      	orrs	r3, r1
 8006302:	6113      	str	r3, [r2, #16]
 8006304:	e005      	b.n	8006312 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8006306:	4b0b      	ldr	r3, [pc, #44]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006308:	691b      	ldr	r3, [r3, #16]
 800630a:	4a0a      	ldr	r2, [pc, #40]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800630c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006310:	6113      	str	r3, [r2, #16]
 8006312:	4b08      	ldr	r3, [pc, #32]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006314:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8006316:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800631a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800631e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006322:	4a04      	ldr	r2, [pc, #16]	@ (8006334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006324:	430b      	orrs	r3, r1
 8006326:	6713      	str	r3, [r2, #112]	@ 0x70
 8006328:	e00e      	b.n	8006348 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800632a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800632e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8006332:	e009      	b.n	8006348 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8006334:	58024400 	.word	0x58024400
 8006338:	58024800 	.word	0x58024800
 800633c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006340:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006344:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006348:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800634c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006350:	f002 0301 	and.w	r3, r2, #1
 8006354:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006358:	2300      	movs	r3, #0
 800635a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800635e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006362:	460b      	mov	r3, r1
 8006364:	4313      	orrs	r3, r2
 8006366:	f000 8089 	beq.w	800647c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800636a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800636e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006370:	2b28      	cmp	r3, #40	@ 0x28
 8006372:	d86b      	bhi.n	800644c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8006374:	a201      	add	r2, pc, #4	@ (adr r2, 800637c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006376:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800637a:	bf00      	nop
 800637c:	08006455 	.word	0x08006455
 8006380:	0800644d 	.word	0x0800644d
 8006384:	0800644d 	.word	0x0800644d
 8006388:	0800644d 	.word	0x0800644d
 800638c:	0800644d 	.word	0x0800644d
 8006390:	0800644d 	.word	0x0800644d
 8006394:	0800644d 	.word	0x0800644d
 8006398:	0800644d 	.word	0x0800644d
 800639c:	08006421 	.word	0x08006421
 80063a0:	0800644d 	.word	0x0800644d
 80063a4:	0800644d 	.word	0x0800644d
 80063a8:	0800644d 	.word	0x0800644d
 80063ac:	0800644d 	.word	0x0800644d
 80063b0:	0800644d 	.word	0x0800644d
 80063b4:	0800644d 	.word	0x0800644d
 80063b8:	0800644d 	.word	0x0800644d
 80063bc:	08006437 	.word	0x08006437
 80063c0:	0800644d 	.word	0x0800644d
 80063c4:	0800644d 	.word	0x0800644d
 80063c8:	0800644d 	.word	0x0800644d
 80063cc:	0800644d 	.word	0x0800644d
 80063d0:	0800644d 	.word	0x0800644d
 80063d4:	0800644d 	.word	0x0800644d
 80063d8:	0800644d 	.word	0x0800644d
 80063dc:	08006455 	.word	0x08006455
 80063e0:	0800644d 	.word	0x0800644d
 80063e4:	0800644d 	.word	0x0800644d
 80063e8:	0800644d 	.word	0x0800644d
 80063ec:	0800644d 	.word	0x0800644d
 80063f0:	0800644d 	.word	0x0800644d
 80063f4:	0800644d 	.word	0x0800644d
 80063f8:	0800644d 	.word	0x0800644d
 80063fc:	08006455 	.word	0x08006455
 8006400:	0800644d 	.word	0x0800644d
 8006404:	0800644d 	.word	0x0800644d
 8006408:	0800644d 	.word	0x0800644d
 800640c:	0800644d 	.word	0x0800644d
 8006410:	0800644d 	.word	0x0800644d
 8006414:	0800644d 	.word	0x0800644d
 8006418:	0800644d 	.word	0x0800644d
 800641c:	08006455 	.word	0x08006455
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006420:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006424:	3308      	adds	r3, #8
 8006426:	2101      	movs	r1, #1
 8006428:	4618      	mov	r0, r3
 800642a:	f000 ffc3 	bl	80073b4 <RCCEx_PLL2_Config>
 800642e:	4603      	mov	r3, r0
 8006430:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006434:	e00f      	b.n	8006456 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006436:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800643a:	3328      	adds	r3, #40	@ 0x28
 800643c:	2101      	movs	r1, #1
 800643e:	4618      	mov	r0, r3
 8006440:	f001 f86a 	bl	8007518 <RCCEx_PLL3_Config>
 8006444:	4603      	mov	r3, r0
 8006446:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800644a:	e004      	b.n	8006456 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800644c:	2301      	movs	r3, #1
 800644e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006452:	e000      	b.n	8006456 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8006454:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006456:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800645a:	2b00      	cmp	r3, #0
 800645c:	d10a      	bne.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800645e:	4bbf      	ldr	r3, [pc, #764]	@ (800675c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006460:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006462:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8006466:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800646a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800646c:	4abb      	ldr	r2, [pc, #748]	@ (800675c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800646e:	430b      	orrs	r3, r1
 8006470:	6553      	str	r3, [r2, #84]	@ 0x54
 8006472:	e003      	b.n	800647c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006474:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006478:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800647c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006484:	f002 0302 	and.w	r3, r2, #2
 8006488:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800648c:	2300      	movs	r3, #0
 800648e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006492:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8006496:	460b      	mov	r3, r1
 8006498:	4313      	orrs	r3, r2
 800649a:	d041      	beq.n	8006520 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800649c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80064a2:	2b05      	cmp	r3, #5
 80064a4:	d824      	bhi.n	80064f0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80064a6:	a201      	add	r2, pc, #4	@ (adr r2, 80064ac <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80064a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064ac:	080064f9 	.word	0x080064f9
 80064b0:	080064c5 	.word	0x080064c5
 80064b4:	080064db 	.word	0x080064db
 80064b8:	080064f9 	.word	0x080064f9
 80064bc:	080064f9 	.word	0x080064f9
 80064c0:	080064f9 	.word	0x080064f9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80064c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064c8:	3308      	adds	r3, #8
 80064ca:	2101      	movs	r1, #1
 80064cc:	4618      	mov	r0, r3
 80064ce:	f000 ff71 	bl	80073b4 <RCCEx_PLL2_Config>
 80064d2:	4603      	mov	r3, r0
 80064d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80064d8:	e00f      	b.n	80064fa <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80064da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064de:	3328      	adds	r3, #40	@ 0x28
 80064e0:	2101      	movs	r1, #1
 80064e2:	4618      	mov	r0, r3
 80064e4:	f001 f818 	bl	8007518 <RCCEx_PLL3_Config>
 80064e8:	4603      	mov	r3, r0
 80064ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80064ee:	e004      	b.n	80064fa <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80064f0:	2301      	movs	r3, #1
 80064f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80064f6:	e000      	b.n	80064fa <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80064f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80064fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d10a      	bne.n	8006518 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006502:	4b96      	ldr	r3, [pc, #600]	@ (800675c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006504:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006506:	f023 0107 	bic.w	r1, r3, #7
 800650a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800650e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006510:	4a92      	ldr	r2, [pc, #584]	@ (800675c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006512:	430b      	orrs	r3, r1
 8006514:	6553      	str	r3, [r2, #84]	@ 0x54
 8006516:	e003      	b.n	8006520 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006518:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800651c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006520:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006528:	f002 0304 	and.w	r3, r2, #4
 800652c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006530:	2300      	movs	r3, #0
 8006532:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006536:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800653a:	460b      	mov	r3, r1
 800653c:	4313      	orrs	r3, r2
 800653e:	d044      	beq.n	80065ca <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8006540:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006544:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006548:	2b05      	cmp	r3, #5
 800654a:	d825      	bhi.n	8006598 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800654c:	a201      	add	r2, pc, #4	@ (adr r2, 8006554 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800654e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006552:	bf00      	nop
 8006554:	080065a1 	.word	0x080065a1
 8006558:	0800656d 	.word	0x0800656d
 800655c:	08006583 	.word	0x08006583
 8006560:	080065a1 	.word	0x080065a1
 8006564:	080065a1 	.word	0x080065a1
 8006568:	080065a1 	.word	0x080065a1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800656c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006570:	3308      	adds	r3, #8
 8006572:	2101      	movs	r1, #1
 8006574:	4618      	mov	r0, r3
 8006576:	f000 ff1d 	bl	80073b4 <RCCEx_PLL2_Config>
 800657a:	4603      	mov	r3, r0
 800657c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006580:	e00f      	b.n	80065a2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006582:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006586:	3328      	adds	r3, #40	@ 0x28
 8006588:	2101      	movs	r1, #1
 800658a:	4618      	mov	r0, r3
 800658c:	f000 ffc4 	bl	8007518 <RCCEx_PLL3_Config>
 8006590:	4603      	mov	r3, r0
 8006592:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006596:	e004      	b.n	80065a2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006598:	2301      	movs	r3, #1
 800659a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800659e:	e000      	b.n	80065a2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80065a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80065a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d10b      	bne.n	80065c2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80065aa:	4b6c      	ldr	r3, [pc, #432]	@ (800675c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80065ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065ae:	f023 0107 	bic.w	r1, r3, #7
 80065b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80065ba:	4a68      	ldr	r2, [pc, #416]	@ (800675c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80065bc:	430b      	orrs	r3, r1
 80065be:	6593      	str	r3, [r2, #88]	@ 0x58
 80065c0:	e003      	b.n	80065ca <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80065ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065d2:	f002 0320 	and.w	r3, r2, #32
 80065d6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80065da:	2300      	movs	r3, #0
 80065dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80065e0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80065e4:	460b      	mov	r3, r1
 80065e6:	4313      	orrs	r3, r2
 80065e8:	d055      	beq.n	8006696 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80065ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80065f6:	d033      	beq.n	8006660 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80065f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80065fc:	d82c      	bhi.n	8006658 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80065fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006602:	d02f      	beq.n	8006664 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8006604:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006608:	d826      	bhi.n	8006658 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800660a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800660e:	d02b      	beq.n	8006668 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8006610:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006614:	d820      	bhi.n	8006658 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006616:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800661a:	d012      	beq.n	8006642 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800661c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006620:	d81a      	bhi.n	8006658 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006622:	2b00      	cmp	r3, #0
 8006624:	d022      	beq.n	800666c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8006626:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800662a:	d115      	bne.n	8006658 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800662c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006630:	3308      	adds	r3, #8
 8006632:	2100      	movs	r1, #0
 8006634:	4618      	mov	r0, r3
 8006636:	f000 febd 	bl	80073b4 <RCCEx_PLL2_Config>
 800663a:	4603      	mov	r3, r0
 800663c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006640:	e015      	b.n	800666e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006642:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006646:	3328      	adds	r3, #40	@ 0x28
 8006648:	2102      	movs	r1, #2
 800664a:	4618      	mov	r0, r3
 800664c:	f000 ff64 	bl	8007518 <RCCEx_PLL3_Config>
 8006650:	4603      	mov	r3, r0
 8006652:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006656:	e00a      	b.n	800666e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006658:	2301      	movs	r3, #1
 800665a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800665e:	e006      	b.n	800666e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006660:	bf00      	nop
 8006662:	e004      	b.n	800666e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006664:	bf00      	nop
 8006666:	e002      	b.n	800666e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006668:	bf00      	nop
 800666a:	e000      	b.n	800666e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800666c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800666e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006672:	2b00      	cmp	r3, #0
 8006674:	d10b      	bne.n	800668e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006676:	4b39      	ldr	r3, [pc, #228]	@ (800675c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006678:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800667a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800667e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006682:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006686:	4a35      	ldr	r2, [pc, #212]	@ (800675c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006688:	430b      	orrs	r3, r1
 800668a:	6553      	str	r3, [r2, #84]	@ 0x54
 800668c:	e003      	b.n	8006696 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800668e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006692:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006696:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800669a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800669e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80066a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80066a6:	2300      	movs	r3, #0
 80066a8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80066ac:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80066b0:	460b      	mov	r3, r1
 80066b2:	4313      	orrs	r3, r2
 80066b4:	d058      	beq.n	8006768 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80066b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80066be:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80066c2:	d033      	beq.n	800672c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80066c4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80066c8:	d82c      	bhi.n	8006724 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80066ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066ce:	d02f      	beq.n	8006730 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80066d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066d4:	d826      	bhi.n	8006724 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80066d6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80066da:	d02b      	beq.n	8006734 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80066dc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80066e0:	d820      	bhi.n	8006724 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80066e2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80066e6:	d012      	beq.n	800670e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80066e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80066ec:	d81a      	bhi.n	8006724 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d022      	beq.n	8006738 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80066f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066f6:	d115      	bne.n	8006724 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80066f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066fc:	3308      	adds	r3, #8
 80066fe:	2100      	movs	r1, #0
 8006700:	4618      	mov	r0, r3
 8006702:	f000 fe57 	bl	80073b4 <RCCEx_PLL2_Config>
 8006706:	4603      	mov	r3, r0
 8006708:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800670c:	e015      	b.n	800673a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800670e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006712:	3328      	adds	r3, #40	@ 0x28
 8006714:	2102      	movs	r1, #2
 8006716:	4618      	mov	r0, r3
 8006718:	f000 fefe 	bl	8007518 <RCCEx_PLL3_Config>
 800671c:	4603      	mov	r3, r0
 800671e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006722:	e00a      	b.n	800673a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006724:	2301      	movs	r3, #1
 8006726:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800672a:	e006      	b.n	800673a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800672c:	bf00      	nop
 800672e:	e004      	b.n	800673a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006730:	bf00      	nop
 8006732:	e002      	b.n	800673a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006734:	bf00      	nop
 8006736:	e000      	b.n	800673a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006738:	bf00      	nop
    }

    if (ret == HAL_OK)
 800673a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800673e:	2b00      	cmp	r3, #0
 8006740:	d10e      	bne.n	8006760 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006742:	4b06      	ldr	r3, [pc, #24]	@ (800675c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006744:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006746:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800674a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800674e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006752:	4a02      	ldr	r2, [pc, #8]	@ (800675c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006754:	430b      	orrs	r3, r1
 8006756:	6593      	str	r3, [r2, #88]	@ 0x58
 8006758:	e006      	b.n	8006768 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800675a:	bf00      	nop
 800675c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006760:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006764:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006768:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800676c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006770:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8006774:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006778:	2300      	movs	r3, #0
 800677a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800677e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8006782:	460b      	mov	r3, r1
 8006784:	4313      	orrs	r3, r2
 8006786:	d055      	beq.n	8006834 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8006788:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800678c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006790:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006794:	d033      	beq.n	80067fe <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8006796:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800679a:	d82c      	bhi.n	80067f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800679c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067a0:	d02f      	beq.n	8006802 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80067a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067a6:	d826      	bhi.n	80067f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80067a8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80067ac:	d02b      	beq.n	8006806 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80067ae:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80067b2:	d820      	bhi.n	80067f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80067b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80067b8:	d012      	beq.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80067ba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80067be:	d81a      	bhi.n	80067f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d022      	beq.n	800680a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80067c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067c8:	d115      	bne.n	80067f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80067ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067ce:	3308      	adds	r3, #8
 80067d0:	2100      	movs	r1, #0
 80067d2:	4618      	mov	r0, r3
 80067d4:	f000 fdee 	bl	80073b4 <RCCEx_PLL2_Config>
 80067d8:	4603      	mov	r3, r0
 80067da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80067de:	e015      	b.n	800680c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80067e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067e4:	3328      	adds	r3, #40	@ 0x28
 80067e6:	2102      	movs	r1, #2
 80067e8:	4618      	mov	r0, r3
 80067ea:	f000 fe95 	bl	8007518 <RCCEx_PLL3_Config>
 80067ee:	4603      	mov	r3, r0
 80067f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80067f4:	e00a      	b.n	800680c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80067f6:	2301      	movs	r3, #1
 80067f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80067fc:	e006      	b.n	800680c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80067fe:	bf00      	nop
 8006800:	e004      	b.n	800680c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006802:	bf00      	nop
 8006804:	e002      	b.n	800680c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006806:	bf00      	nop
 8006808:	e000      	b.n	800680c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800680a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800680c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006810:	2b00      	cmp	r3, #0
 8006812:	d10b      	bne.n	800682c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006814:	4ba1      	ldr	r3, [pc, #644]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006816:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006818:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800681c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006820:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006824:	4a9d      	ldr	r2, [pc, #628]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006826:	430b      	orrs	r3, r1
 8006828:	6593      	str	r3, [r2, #88]	@ 0x58
 800682a:	e003      	b.n	8006834 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800682c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006830:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8006834:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800683c:	f002 0308 	and.w	r3, r2, #8
 8006840:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006844:	2300      	movs	r3, #0
 8006846:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800684a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800684e:	460b      	mov	r3, r1
 8006850:	4313      	orrs	r3, r2
 8006852:	d01e      	beq.n	8006892 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8006854:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006858:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800685c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006860:	d10c      	bne.n	800687c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006862:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006866:	3328      	adds	r3, #40	@ 0x28
 8006868:	2102      	movs	r1, #2
 800686a:	4618      	mov	r0, r3
 800686c:	f000 fe54 	bl	8007518 <RCCEx_PLL3_Config>
 8006870:	4603      	mov	r3, r0
 8006872:	2b00      	cmp	r3, #0
 8006874:	d002      	beq.n	800687c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8006876:	2301      	movs	r3, #1
 8006878:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800687c:	4b87      	ldr	r3, [pc, #540]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800687e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006880:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006884:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006888:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800688c:	4a83      	ldr	r2, [pc, #524]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800688e:	430b      	orrs	r3, r1
 8006890:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006892:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800689a:	f002 0310 	and.w	r3, r2, #16
 800689e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80068a2:	2300      	movs	r3, #0
 80068a4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80068a8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80068ac:	460b      	mov	r3, r1
 80068ae:	4313      	orrs	r3, r2
 80068b0:	d01e      	beq.n	80068f0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80068b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80068ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80068be:	d10c      	bne.n	80068da <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80068c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068c4:	3328      	adds	r3, #40	@ 0x28
 80068c6:	2102      	movs	r1, #2
 80068c8:	4618      	mov	r0, r3
 80068ca:	f000 fe25 	bl	8007518 <RCCEx_PLL3_Config>
 80068ce:	4603      	mov	r3, r0
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d002      	beq.n	80068da <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80068d4:	2301      	movs	r3, #1
 80068d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80068da:	4b70      	ldr	r3, [pc, #448]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80068dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068de:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80068e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80068ea:	4a6c      	ldr	r2, [pc, #432]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80068ec:	430b      	orrs	r3, r1
 80068ee:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80068f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068f8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80068fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006900:	2300      	movs	r3, #0
 8006902:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006906:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800690a:	460b      	mov	r3, r1
 800690c:	4313      	orrs	r3, r2
 800690e:	d03e      	beq.n	800698e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8006910:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006914:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006918:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800691c:	d022      	beq.n	8006964 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800691e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006922:	d81b      	bhi.n	800695c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8006924:	2b00      	cmp	r3, #0
 8006926:	d003      	beq.n	8006930 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8006928:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800692c:	d00b      	beq.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800692e:	e015      	b.n	800695c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006930:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006934:	3308      	adds	r3, #8
 8006936:	2100      	movs	r1, #0
 8006938:	4618      	mov	r0, r3
 800693a:	f000 fd3b 	bl	80073b4 <RCCEx_PLL2_Config>
 800693e:	4603      	mov	r3, r0
 8006940:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006944:	e00f      	b.n	8006966 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006946:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800694a:	3328      	adds	r3, #40	@ 0x28
 800694c:	2102      	movs	r1, #2
 800694e:	4618      	mov	r0, r3
 8006950:	f000 fde2 	bl	8007518 <RCCEx_PLL3_Config>
 8006954:	4603      	mov	r3, r0
 8006956:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800695a:	e004      	b.n	8006966 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800695c:	2301      	movs	r3, #1
 800695e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006962:	e000      	b.n	8006966 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8006964:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006966:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800696a:	2b00      	cmp	r3, #0
 800696c:	d10b      	bne.n	8006986 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800696e:	4b4b      	ldr	r3, [pc, #300]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006972:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006976:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800697a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800697e:	4a47      	ldr	r2, [pc, #284]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006980:	430b      	orrs	r3, r1
 8006982:	6593      	str	r3, [r2, #88]	@ 0x58
 8006984:	e003      	b.n	800698e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006986:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800698a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800698e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006996:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800699a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800699c:	2300      	movs	r3, #0
 800699e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80069a0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80069a4:	460b      	mov	r3, r1
 80069a6:	4313      	orrs	r3, r2
 80069a8:	d03b      	beq.n	8006a22 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80069aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069b2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80069b6:	d01f      	beq.n	80069f8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80069b8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80069bc:	d818      	bhi.n	80069f0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80069be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80069c2:	d003      	beq.n	80069cc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80069c4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80069c8:	d007      	beq.n	80069da <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80069ca:	e011      	b.n	80069f0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80069cc:	4b33      	ldr	r3, [pc, #204]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80069ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069d0:	4a32      	ldr	r2, [pc, #200]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80069d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80069d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80069d8:	e00f      	b.n	80069fa <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80069da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069de:	3328      	adds	r3, #40	@ 0x28
 80069e0:	2101      	movs	r1, #1
 80069e2:	4618      	mov	r0, r3
 80069e4:	f000 fd98 	bl	8007518 <RCCEx_PLL3_Config>
 80069e8:	4603      	mov	r3, r0
 80069ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80069ee:	e004      	b.n	80069fa <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80069f0:	2301      	movs	r3, #1
 80069f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80069f6:	e000      	b.n	80069fa <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80069f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80069fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d10b      	bne.n	8006a1a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006a02:	4b26      	ldr	r3, [pc, #152]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006a04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a06:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006a0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a12:	4a22      	ldr	r2, [pc, #136]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006a14:	430b      	orrs	r3, r1
 8006a16:	6553      	str	r3, [r2, #84]	@ 0x54
 8006a18:	e003      	b.n	8006a22 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006a22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a2a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006a2e:	673b      	str	r3, [r7, #112]	@ 0x70
 8006a30:	2300      	movs	r3, #0
 8006a32:	677b      	str	r3, [r7, #116]	@ 0x74
 8006a34:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006a38:	460b      	mov	r3, r1
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	d034      	beq.n	8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8006a3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d003      	beq.n	8006a50 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8006a48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a4c:	d007      	beq.n	8006a5e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8006a4e:	e011      	b.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a50:	4b12      	ldr	r3, [pc, #72]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a54:	4a11      	ldr	r2, [pc, #68]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006a56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a5a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006a5c:	e00e      	b.n	8006a7c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006a5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a62:	3308      	adds	r3, #8
 8006a64:	2102      	movs	r1, #2
 8006a66:	4618      	mov	r0, r3
 8006a68:	f000 fca4 	bl	80073b4 <RCCEx_PLL2_Config>
 8006a6c:	4603      	mov	r3, r0
 8006a6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006a72:	e003      	b.n	8006a7c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8006a74:	2301      	movs	r3, #1
 8006a76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006a7a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d10d      	bne.n	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006a84:	4b05      	ldr	r3, [pc, #20]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006a86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a88:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006a8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a92:	4a02      	ldr	r2, [pc, #8]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006a94:	430b      	orrs	r3, r1
 8006a96:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006a98:	e006      	b.n	8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8006a9a:	bf00      	nop
 8006a9c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006aa0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006aa4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006aa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ab0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8006ab4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006aba:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8006abe:	460b      	mov	r3, r1
 8006ac0:	4313      	orrs	r3, r2
 8006ac2:	d00c      	beq.n	8006ade <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006ac4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ac8:	3328      	adds	r3, #40	@ 0x28
 8006aca:	2102      	movs	r1, #2
 8006acc:	4618      	mov	r0, r3
 8006ace:	f000 fd23 	bl	8007518 <RCCEx_PLL3_Config>
 8006ad2:	4603      	mov	r3, r0
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d002      	beq.n	8006ade <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8006ad8:	2301      	movs	r3, #1
 8006ada:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006ade:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ae6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006aea:	663b      	str	r3, [r7, #96]	@ 0x60
 8006aec:	2300      	movs	r3, #0
 8006aee:	667b      	str	r3, [r7, #100]	@ 0x64
 8006af0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006af4:	460b      	mov	r3, r1
 8006af6:	4313      	orrs	r3, r2
 8006af8:	d038      	beq.n	8006b6c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8006afa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006afe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006b06:	d018      	beq.n	8006b3a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8006b08:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006b0c:	d811      	bhi.n	8006b32 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8006b0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b12:	d014      	beq.n	8006b3e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8006b14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b18:	d80b      	bhi.n	8006b32 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d011      	beq.n	8006b42 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8006b1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b22:	d106      	bne.n	8006b32 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b24:	4bc3      	ldr	r3, [pc, #780]	@ (8006e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006b26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b28:	4ac2      	ldr	r2, [pc, #776]	@ (8006e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006b2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b2e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8006b30:	e008      	b.n	8006b44 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b32:	2301      	movs	r3, #1
 8006b34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006b38:	e004      	b.n	8006b44 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006b3a:	bf00      	nop
 8006b3c:	e002      	b.n	8006b44 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006b3e:	bf00      	nop
 8006b40:	e000      	b.n	8006b44 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006b42:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d10b      	bne.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006b4c:	4bb9      	ldr	r3, [pc, #740]	@ (8006e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006b4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b50:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006b54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b5c:	4ab5      	ldr	r2, [pc, #724]	@ (8006e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006b5e:	430b      	orrs	r3, r1
 8006b60:	6553      	str	r3, [r2, #84]	@ 0x54
 8006b62:	e003      	b.n	8006b6c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b68:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006b6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b74:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006b78:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006b7e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8006b82:	460b      	mov	r3, r1
 8006b84:	4313      	orrs	r3, r2
 8006b86:	d009      	beq.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006b88:	4baa      	ldr	r3, [pc, #680]	@ (8006e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006b8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b8c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006b90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b96:	4aa7      	ldr	r2, [pc, #668]	@ (8006e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006b98:	430b      	orrs	r3, r1
 8006b9a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8006b9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ba4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8006ba8:	653b      	str	r3, [r7, #80]	@ 0x50
 8006baa:	2300      	movs	r3, #0
 8006bac:	657b      	str	r3, [r7, #84]	@ 0x54
 8006bae:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006bb2:	460b      	mov	r3, r1
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	d00a      	beq.n	8006bce <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8006bb8:	4b9e      	ldr	r3, [pc, #632]	@ (8006e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006bba:	691b      	ldr	r3, [r3, #16]
 8006bbc:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8006bc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bc4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006bc8:	4a9a      	ldr	r2, [pc, #616]	@ (8006e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006bca:	430b      	orrs	r3, r1
 8006bcc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006bce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bd6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006bda:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006bdc:	2300      	movs	r3, #0
 8006bde:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006be0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006be4:	460b      	mov	r3, r1
 8006be6:	4313      	orrs	r3, r2
 8006be8:	d009      	beq.n	8006bfe <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006bea:	4b92      	ldr	r3, [pc, #584]	@ (8006e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006bec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006bee:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8006bf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bf6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006bf8:	4a8e      	ldr	r2, [pc, #568]	@ (8006e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006bfa:	430b      	orrs	r3, r1
 8006bfc:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006bfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c06:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8006c0a:	643b      	str	r3, [r7, #64]	@ 0x40
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c10:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006c14:	460b      	mov	r3, r1
 8006c16:	4313      	orrs	r3, r2
 8006c18:	d00e      	beq.n	8006c38 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006c1a:	4b86      	ldr	r3, [pc, #536]	@ (8006e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006c1c:	691b      	ldr	r3, [r3, #16]
 8006c1e:	4a85      	ldr	r2, [pc, #532]	@ (8006e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006c20:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006c24:	6113      	str	r3, [r2, #16]
 8006c26:	4b83      	ldr	r3, [pc, #524]	@ (8006e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006c28:	6919      	ldr	r1, [r3, #16]
 8006c2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c2e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006c32:	4a80      	ldr	r2, [pc, #512]	@ (8006e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006c34:	430b      	orrs	r3, r1
 8006c36:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006c38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c40:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8006c44:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006c46:	2300      	movs	r3, #0
 8006c48:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006c4a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006c4e:	460b      	mov	r3, r1
 8006c50:	4313      	orrs	r3, r2
 8006c52:	d009      	beq.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006c54:	4b77      	ldr	r3, [pc, #476]	@ (8006e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006c56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c58:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006c5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c62:	4a74      	ldr	r2, [pc, #464]	@ (8006e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006c64:	430b      	orrs	r3, r1
 8006c66:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006c68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c70:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8006c74:	633b      	str	r3, [r7, #48]	@ 0x30
 8006c76:	2300      	movs	r3, #0
 8006c78:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c7a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8006c7e:	460b      	mov	r3, r1
 8006c80:	4313      	orrs	r3, r2
 8006c82:	d00a      	beq.n	8006c9a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006c84:	4b6b      	ldr	r3, [pc, #428]	@ (8006e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006c86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c88:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8006c8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006c94:	4a67      	ldr	r2, [pc, #412]	@ (8006e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006c96:	430b      	orrs	r3, r1
 8006c98:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8006c9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ca2:	2100      	movs	r1, #0
 8006ca4:	62b9      	str	r1, [r7, #40]	@ 0x28
 8006ca6:	f003 0301 	and.w	r3, r3, #1
 8006caa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006cac:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006cb0:	460b      	mov	r3, r1
 8006cb2:	4313      	orrs	r3, r2
 8006cb4:	d011      	beq.n	8006cda <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006cb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cba:	3308      	adds	r3, #8
 8006cbc:	2100      	movs	r1, #0
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	f000 fb78 	bl	80073b4 <RCCEx_PLL2_Config>
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006cca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d003      	beq.n	8006cda <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006cd6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8006cda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ce2:	2100      	movs	r1, #0
 8006ce4:	6239      	str	r1, [r7, #32]
 8006ce6:	f003 0302 	and.w	r3, r3, #2
 8006cea:	627b      	str	r3, [r7, #36]	@ 0x24
 8006cec:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006cf0:	460b      	mov	r3, r1
 8006cf2:	4313      	orrs	r3, r2
 8006cf4:	d011      	beq.n	8006d1a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006cf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cfa:	3308      	adds	r3, #8
 8006cfc:	2101      	movs	r1, #1
 8006cfe:	4618      	mov	r0, r3
 8006d00:	f000 fb58 	bl	80073b4 <RCCEx_PLL2_Config>
 8006d04:	4603      	mov	r3, r0
 8006d06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006d0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d003      	beq.n	8006d1a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d16:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8006d1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d22:	2100      	movs	r1, #0
 8006d24:	61b9      	str	r1, [r7, #24]
 8006d26:	f003 0304 	and.w	r3, r3, #4
 8006d2a:	61fb      	str	r3, [r7, #28]
 8006d2c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006d30:	460b      	mov	r3, r1
 8006d32:	4313      	orrs	r3, r2
 8006d34:	d011      	beq.n	8006d5a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006d36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d3a:	3308      	adds	r3, #8
 8006d3c:	2102      	movs	r1, #2
 8006d3e:	4618      	mov	r0, r3
 8006d40:	f000 fb38 	bl	80073b4 <RCCEx_PLL2_Config>
 8006d44:	4603      	mov	r3, r0
 8006d46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006d4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d003      	beq.n	8006d5a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d56:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8006d5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d62:	2100      	movs	r1, #0
 8006d64:	6139      	str	r1, [r7, #16]
 8006d66:	f003 0308 	and.w	r3, r3, #8
 8006d6a:	617b      	str	r3, [r7, #20]
 8006d6c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006d70:	460b      	mov	r3, r1
 8006d72:	4313      	orrs	r3, r2
 8006d74:	d011      	beq.n	8006d9a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006d76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d7a:	3328      	adds	r3, #40	@ 0x28
 8006d7c:	2100      	movs	r1, #0
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f000 fbca 	bl	8007518 <RCCEx_PLL3_Config>
 8006d84:	4603      	mov	r3, r0
 8006d86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8006d8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d003      	beq.n	8006d9a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8006d9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006da2:	2100      	movs	r1, #0
 8006da4:	60b9      	str	r1, [r7, #8]
 8006da6:	f003 0310 	and.w	r3, r3, #16
 8006daa:	60fb      	str	r3, [r7, #12]
 8006dac:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006db0:	460b      	mov	r3, r1
 8006db2:	4313      	orrs	r3, r2
 8006db4:	d011      	beq.n	8006dda <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006db6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dba:	3328      	adds	r3, #40	@ 0x28
 8006dbc:	2101      	movs	r1, #1
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	f000 fbaa 	bl	8007518 <RCCEx_PLL3_Config>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006dca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d003      	beq.n	8006dda <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006dd6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8006dda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006de2:	2100      	movs	r1, #0
 8006de4:	6039      	str	r1, [r7, #0]
 8006de6:	f003 0320 	and.w	r3, r3, #32
 8006dea:	607b      	str	r3, [r7, #4]
 8006dec:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006df0:	460b      	mov	r3, r1
 8006df2:	4313      	orrs	r3, r2
 8006df4:	d011      	beq.n	8006e1a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006df6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dfa:	3328      	adds	r3, #40	@ 0x28
 8006dfc:	2102      	movs	r1, #2
 8006dfe:	4618      	mov	r0, r3
 8006e00:	f000 fb8a 	bl	8007518 <RCCEx_PLL3_Config>
 8006e04:	4603      	mov	r3, r0
 8006e06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006e0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d003      	beq.n	8006e1a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e16:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8006e1a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d101      	bne.n	8006e26 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8006e22:	2300      	movs	r3, #0
 8006e24:	e000      	b.n	8006e28 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8006e26:	2301      	movs	r3, #1
}
 8006e28:	4618      	mov	r0, r3
 8006e2a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006e34:	58024400 	.word	0x58024400

08006e38 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006e3c:	f7fe fd96 	bl	800596c <HAL_RCC_GetHCLKFreq>
 8006e40:	4602      	mov	r2, r0
 8006e42:	4b06      	ldr	r3, [pc, #24]	@ (8006e5c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006e44:	6a1b      	ldr	r3, [r3, #32]
 8006e46:	091b      	lsrs	r3, r3, #4
 8006e48:	f003 0307 	and.w	r3, r3, #7
 8006e4c:	4904      	ldr	r1, [pc, #16]	@ (8006e60 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006e4e:	5ccb      	ldrb	r3, [r1, r3]
 8006e50:	f003 031f 	and.w	r3, r3, #31
 8006e54:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006e58:	4618      	mov	r0, r3
 8006e5a:	bd80      	pop	{r7, pc}
 8006e5c:	58024400 	.word	0x58024400
 8006e60:	0800e430 	.word	0x0800e430

08006e64 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006e64:	b480      	push	{r7}
 8006e66:	b089      	sub	sp, #36	@ 0x24
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006e6c:	4ba1      	ldr	r3, [pc, #644]	@ (80070f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006e6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e70:	f003 0303 	and.w	r3, r3, #3
 8006e74:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8006e76:	4b9f      	ldr	r3, [pc, #636]	@ (80070f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006e78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e7a:	0b1b      	lsrs	r3, r3, #12
 8006e7c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006e80:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006e82:	4b9c      	ldr	r3, [pc, #624]	@ (80070f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e86:	091b      	lsrs	r3, r3, #4
 8006e88:	f003 0301 	and.w	r3, r3, #1
 8006e8c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006e8e:	4b99      	ldr	r3, [pc, #612]	@ (80070f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006e90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e92:	08db      	lsrs	r3, r3, #3
 8006e94:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006e98:	693a      	ldr	r2, [r7, #16]
 8006e9a:	fb02 f303 	mul.w	r3, r2, r3
 8006e9e:	ee07 3a90 	vmov	s15, r3
 8006ea2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ea6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006eaa:	697b      	ldr	r3, [r7, #20]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	f000 8111 	beq.w	80070d4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8006eb2:	69bb      	ldr	r3, [r7, #24]
 8006eb4:	2b02      	cmp	r3, #2
 8006eb6:	f000 8083 	beq.w	8006fc0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006eba:	69bb      	ldr	r3, [r7, #24]
 8006ebc:	2b02      	cmp	r3, #2
 8006ebe:	f200 80a1 	bhi.w	8007004 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8006ec2:	69bb      	ldr	r3, [r7, #24]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d003      	beq.n	8006ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006ec8:	69bb      	ldr	r3, [r7, #24]
 8006eca:	2b01      	cmp	r3, #1
 8006ecc:	d056      	beq.n	8006f7c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8006ece:	e099      	b.n	8007004 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006ed0:	4b88      	ldr	r3, [pc, #544]	@ (80070f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f003 0320 	and.w	r3, r3, #32
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d02d      	beq.n	8006f38 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006edc:	4b85      	ldr	r3, [pc, #532]	@ (80070f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	08db      	lsrs	r3, r3, #3
 8006ee2:	f003 0303 	and.w	r3, r3, #3
 8006ee6:	4a84      	ldr	r2, [pc, #528]	@ (80070f8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006ee8:	fa22 f303 	lsr.w	r3, r2, r3
 8006eec:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006eee:	68bb      	ldr	r3, [r7, #8]
 8006ef0:	ee07 3a90 	vmov	s15, r3
 8006ef4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ef8:	697b      	ldr	r3, [r7, #20]
 8006efa:	ee07 3a90 	vmov	s15, r3
 8006efe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f06:	4b7b      	ldr	r3, [pc, #492]	@ (80070f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006f08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f0e:	ee07 3a90 	vmov	s15, r3
 8006f12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f16:	ed97 6a03 	vldr	s12, [r7, #12]
 8006f1a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80070fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006f1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f32:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006f36:	e087      	b.n	8007048 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006f38:	697b      	ldr	r3, [r7, #20]
 8006f3a:	ee07 3a90 	vmov	s15, r3
 8006f3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f42:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007100 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8006f46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f4a:	4b6a      	ldr	r3, [pc, #424]	@ (80070f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006f4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f52:	ee07 3a90 	vmov	s15, r3
 8006f56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f5a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006f5e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80070fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006f62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f76:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006f7a:	e065      	b.n	8007048 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006f7c:	697b      	ldr	r3, [r7, #20]
 8006f7e:	ee07 3a90 	vmov	s15, r3
 8006f82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f86:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007104 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006f8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f8e:	4b59      	ldr	r3, [pc, #356]	@ (80070f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006f90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f96:	ee07 3a90 	vmov	s15, r3
 8006f9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f9e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006fa2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80070fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006fa6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006faa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006fae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006fb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006fb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006fbe:	e043      	b.n	8007048 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006fc0:	697b      	ldr	r3, [r7, #20]
 8006fc2:	ee07 3a90 	vmov	s15, r3
 8006fc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fca:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007108 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006fce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006fd2:	4b48      	ldr	r3, [pc, #288]	@ (80070f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006fd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fda:	ee07 3a90 	vmov	s15, r3
 8006fde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fe2:	ed97 6a03 	vldr	s12, [r7, #12]
 8006fe6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80070fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006fea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006fee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ff2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ff6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ffa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ffe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007002:	e021      	b.n	8007048 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007004:	697b      	ldr	r3, [r7, #20]
 8007006:	ee07 3a90 	vmov	s15, r3
 800700a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800700e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007104 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007012:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007016:	4b37      	ldr	r3, [pc, #220]	@ (80070f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007018:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800701a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800701e:	ee07 3a90 	vmov	s15, r3
 8007022:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007026:	ed97 6a03 	vldr	s12, [r7, #12]
 800702a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80070fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800702e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007032:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007036:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800703a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800703e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007042:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007046:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8007048:	4b2a      	ldr	r3, [pc, #168]	@ (80070f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800704a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800704c:	0a5b      	lsrs	r3, r3, #9
 800704e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007052:	ee07 3a90 	vmov	s15, r3
 8007056:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800705a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800705e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007062:	edd7 6a07 	vldr	s13, [r7, #28]
 8007066:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800706a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800706e:	ee17 2a90 	vmov	r2, s15
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8007076:	4b1f      	ldr	r3, [pc, #124]	@ (80070f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007078:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800707a:	0c1b      	lsrs	r3, r3, #16
 800707c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007080:	ee07 3a90 	vmov	s15, r3
 8007084:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007088:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800708c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007090:	edd7 6a07 	vldr	s13, [r7, #28]
 8007094:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007098:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800709c:	ee17 2a90 	vmov	r2, s15
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80070a4:	4b13      	ldr	r3, [pc, #76]	@ (80070f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80070a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070a8:	0e1b      	lsrs	r3, r3, #24
 80070aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070ae:	ee07 3a90 	vmov	s15, r3
 80070b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80070ba:	ee37 7a87 	vadd.f32	s14, s15, s14
 80070be:	edd7 6a07 	vldr	s13, [r7, #28]
 80070c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80070c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80070ca:	ee17 2a90 	vmov	r2, s15
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80070d2:	e008      	b.n	80070e6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2200      	movs	r2, #0
 80070d8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2200      	movs	r2, #0
 80070de:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2200      	movs	r2, #0
 80070e4:	609a      	str	r2, [r3, #8]
}
 80070e6:	bf00      	nop
 80070e8:	3724      	adds	r7, #36	@ 0x24
 80070ea:	46bd      	mov	sp, r7
 80070ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f0:	4770      	bx	lr
 80070f2:	bf00      	nop
 80070f4:	58024400 	.word	0x58024400
 80070f8:	03d09000 	.word	0x03d09000
 80070fc:	46000000 	.word	0x46000000
 8007100:	4c742400 	.word	0x4c742400
 8007104:	4a742400 	.word	0x4a742400
 8007108:	4bbebc20 	.word	0x4bbebc20

0800710c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800710c:	b480      	push	{r7}
 800710e:	b089      	sub	sp, #36	@ 0x24
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007114:	4ba1      	ldr	r3, [pc, #644]	@ (800739c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007118:	f003 0303 	and.w	r3, r3, #3
 800711c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800711e:	4b9f      	ldr	r3, [pc, #636]	@ (800739c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007120:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007122:	0d1b      	lsrs	r3, r3, #20
 8007124:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007128:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800712a:	4b9c      	ldr	r3, [pc, #624]	@ (800739c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800712c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800712e:	0a1b      	lsrs	r3, r3, #8
 8007130:	f003 0301 	and.w	r3, r3, #1
 8007134:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8007136:	4b99      	ldr	r3, [pc, #612]	@ (800739c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007138:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800713a:	08db      	lsrs	r3, r3, #3
 800713c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007140:	693a      	ldr	r2, [r7, #16]
 8007142:	fb02 f303 	mul.w	r3, r2, r3
 8007146:	ee07 3a90 	vmov	s15, r3
 800714a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800714e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007152:	697b      	ldr	r3, [r7, #20]
 8007154:	2b00      	cmp	r3, #0
 8007156:	f000 8111 	beq.w	800737c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800715a:	69bb      	ldr	r3, [r7, #24]
 800715c:	2b02      	cmp	r3, #2
 800715e:	f000 8083 	beq.w	8007268 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007162:	69bb      	ldr	r3, [r7, #24]
 8007164:	2b02      	cmp	r3, #2
 8007166:	f200 80a1 	bhi.w	80072ac <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800716a:	69bb      	ldr	r3, [r7, #24]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d003      	beq.n	8007178 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007170:	69bb      	ldr	r3, [r7, #24]
 8007172:	2b01      	cmp	r3, #1
 8007174:	d056      	beq.n	8007224 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007176:	e099      	b.n	80072ac <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007178:	4b88      	ldr	r3, [pc, #544]	@ (800739c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f003 0320 	and.w	r3, r3, #32
 8007180:	2b00      	cmp	r3, #0
 8007182:	d02d      	beq.n	80071e0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007184:	4b85      	ldr	r3, [pc, #532]	@ (800739c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	08db      	lsrs	r3, r3, #3
 800718a:	f003 0303 	and.w	r3, r3, #3
 800718e:	4a84      	ldr	r2, [pc, #528]	@ (80073a0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007190:	fa22 f303 	lsr.w	r3, r2, r3
 8007194:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007196:	68bb      	ldr	r3, [r7, #8]
 8007198:	ee07 3a90 	vmov	s15, r3
 800719c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80071a0:	697b      	ldr	r3, [r7, #20]
 80071a2:	ee07 3a90 	vmov	s15, r3
 80071a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80071ae:	4b7b      	ldr	r3, [pc, #492]	@ (800739c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80071b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071b6:	ee07 3a90 	vmov	s15, r3
 80071ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80071be:	ed97 6a03 	vldr	s12, [r7, #12]
 80071c2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80073a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80071c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80071ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80071ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80071d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80071d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80071da:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80071de:	e087      	b.n	80072f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80071e0:	697b      	ldr	r3, [r7, #20]
 80071e2:	ee07 3a90 	vmov	s15, r3
 80071e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071ea:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80073a8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80071ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80071f2:	4b6a      	ldr	r3, [pc, #424]	@ (800739c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80071f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071fa:	ee07 3a90 	vmov	s15, r3
 80071fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007202:	ed97 6a03 	vldr	s12, [r7, #12]
 8007206:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80073a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800720a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800720e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007212:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007216:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800721a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800721e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007222:	e065      	b.n	80072f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007224:	697b      	ldr	r3, [r7, #20]
 8007226:	ee07 3a90 	vmov	s15, r3
 800722a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800722e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80073ac <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007232:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007236:	4b59      	ldr	r3, [pc, #356]	@ (800739c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800723a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800723e:	ee07 3a90 	vmov	s15, r3
 8007242:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007246:	ed97 6a03 	vldr	s12, [r7, #12]
 800724a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80073a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800724e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007252:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007256:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800725a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800725e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007262:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007266:	e043      	b.n	80072f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007268:	697b      	ldr	r3, [r7, #20]
 800726a:	ee07 3a90 	vmov	s15, r3
 800726e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007272:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80073b0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007276:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800727a:	4b48      	ldr	r3, [pc, #288]	@ (800739c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800727c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800727e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007282:	ee07 3a90 	vmov	s15, r3
 8007286:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800728a:	ed97 6a03 	vldr	s12, [r7, #12]
 800728e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80073a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007292:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007296:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800729a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800729e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80072a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80072aa:	e021      	b.n	80072f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80072ac:	697b      	ldr	r3, [r7, #20]
 80072ae:	ee07 3a90 	vmov	s15, r3
 80072b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072b6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80073ac <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80072ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80072be:	4b37      	ldr	r3, [pc, #220]	@ (800739c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80072c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072c6:	ee07 3a90 	vmov	s15, r3
 80072ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80072ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80072d2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80073a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80072d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80072da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80072de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80072e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80072e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80072ee:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80072f0:	4b2a      	ldr	r3, [pc, #168]	@ (800739c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80072f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072f4:	0a5b      	lsrs	r3, r3, #9
 80072f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80072fa:	ee07 3a90 	vmov	s15, r3
 80072fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007302:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007306:	ee37 7a87 	vadd.f32	s14, s15, s14
 800730a:	edd7 6a07 	vldr	s13, [r7, #28]
 800730e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007312:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007316:	ee17 2a90 	vmov	r2, s15
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800731e:	4b1f      	ldr	r3, [pc, #124]	@ (800739c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007322:	0c1b      	lsrs	r3, r3, #16
 8007324:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007328:	ee07 3a90 	vmov	s15, r3
 800732c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007330:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007334:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007338:	edd7 6a07 	vldr	s13, [r7, #28]
 800733c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007340:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007344:	ee17 2a90 	vmov	r2, s15
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800734c:	4b13      	ldr	r3, [pc, #76]	@ (800739c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800734e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007350:	0e1b      	lsrs	r3, r3, #24
 8007352:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007356:	ee07 3a90 	vmov	s15, r3
 800735a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800735e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007362:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007366:	edd7 6a07 	vldr	s13, [r7, #28]
 800736a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800736e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007372:	ee17 2a90 	vmov	r2, s15
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800737a:	e008      	b.n	800738e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2200      	movs	r2, #0
 8007380:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2200      	movs	r2, #0
 8007386:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2200      	movs	r2, #0
 800738c:	609a      	str	r2, [r3, #8]
}
 800738e:	bf00      	nop
 8007390:	3724      	adds	r7, #36	@ 0x24
 8007392:	46bd      	mov	sp, r7
 8007394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007398:	4770      	bx	lr
 800739a:	bf00      	nop
 800739c:	58024400 	.word	0x58024400
 80073a0:	03d09000 	.word	0x03d09000
 80073a4:	46000000 	.word	0x46000000
 80073a8:	4c742400 	.word	0x4c742400
 80073ac:	4a742400 	.word	0x4a742400
 80073b0:	4bbebc20 	.word	0x4bbebc20

080073b4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b084      	sub	sp, #16
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
 80073bc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80073be:	2300      	movs	r3, #0
 80073c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80073c2:	4b53      	ldr	r3, [pc, #332]	@ (8007510 <RCCEx_PLL2_Config+0x15c>)
 80073c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073c6:	f003 0303 	and.w	r3, r3, #3
 80073ca:	2b03      	cmp	r3, #3
 80073cc:	d101      	bne.n	80073d2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80073ce:	2301      	movs	r3, #1
 80073d0:	e099      	b.n	8007506 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80073d2:	4b4f      	ldr	r3, [pc, #316]	@ (8007510 <RCCEx_PLL2_Config+0x15c>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	4a4e      	ldr	r2, [pc, #312]	@ (8007510 <RCCEx_PLL2_Config+0x15c>)
 80073d8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80073dc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80073de:	f7fa fbcb 	bl	8001b78 <HAL_GetTick>
 80073e2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80073e4:	e008      	b.n	80073f8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80073e6:	f7fa fbc7 	bl	8001b78 <HAL_GetTick>
 80073ea:	4602      	mov	r2, r0
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	1ad3      	subs	r3, r2, r3
 80073f0:	2b02      	cmp	r3, #2
 80073f2:	d901      	bls.n	80073f8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80073f4:	2303      	movs	r3, #3
 80073f6:	e086      	b.n	8007506 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80073f8:	4b45      	ldr	r3, [pc, #276]	@ (8007510 <RCCEx_PLL2_Config+0x15c>)
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007400:	2b00      	cmp	r3, #0
 8007402:	d1f0      	bne.n	80073e6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007404:	4b42      	ldr	r3, [pc, #264]	@ (8007510 <RCCEx_PLL2_Config+0x15c>)
 8007406:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007408:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	031b      	lsls	r3, r3, #12
 8007412:	493f      	ldr	r1, [pc, #252]	@ (8007510 <RCCEx_PLL2_Config+0x15c>)
 8007414:	4313      	orrs	r3, r2
 8007416:	628b      	str	r3, [r1, #40]	@ 0x28
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	685b      	ldr	r3, [r3, #4]
 800741c:	3b01      	subs	r3, #1
 800741e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	689b      	ldr	r3, [r3, #8]
 8007426:	3b01      	subs	r3, #1
 8007428:	025b      	lsls	r3, r3, #9
 800742a:	b29b      	uxth	r3, r3
 800742c:	431a      	orrs	r2, r3
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	68db      	ldr	r3, [r3, #12]
 8007432:	3b01      	subs	r3, #1
 8007434:	041b      	lsls	r3, r3, #16
 8007436:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800743a:	431a      	orrs	r2, r3
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	691b      	ldr	r3, [r3, #16]
 8007440:	3b01      	subs	r3, #1
 8007442:	061b      	lsls	r3, r3, #24
 8007444:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007448:	4931      	ldr	r1, [pc, #196]	@ (8007510 <RCCEx_PLL2_Config+0x15c>)
 800744a:	4313      	orrs	r3, r2
 800744c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800744e:	4b30      	ldr	r3, [pc, #192]	@ (8007510 <RCCEx_PLL2_Config+0x15c>)
 8007450:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007452:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	695b      	ldr	r3, [r3, #20]
 800745a:	492d      	ldr	r1, [pc, #180]	@ (8007510 <RCCEx_PLL2_Config+0x15c>)
 800745c:	4313      	orrs	r3, r2
 800745e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007460:	4b2b      	ldr	r3, [pc, #172]	@ (8007510 <RCCEx_PLL2_Config+0x15c>)
 8007462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007464:	f023 0220 	bic.w	r2, r3, #32
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	699b      	ldr	r3, [r3, #24]
 800746c:	4928      	ldr	r1, [pc, #160]	@ (8007510 <RCCEx_PLL2_Config+0x15c>)
 800746e:	4313      	orrs	r3, r2
 8007470:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007472:	4b27      	ldr	r3, [pc, #156]	@ (8007510 <RCCEx_PLL2_Config+0x15c>)
 8007474:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007476:	4a26      	ldr	r2, [pc, #152]	@ (8007510 <RCCEx_PLL2_Config+0x15c>)
 8007478:	f023 0310 	bic.w	r3, r3, #16
 800747c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800747e:	4b24      	ldr	r3, [pc, #144]	@ (8007510 <RCCEx_PLL2_Config+0x15c>)
 8007480:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007482:	4b24      	ldr	r3, [pc, #144]	@ (8007514 <RCCEx_PLL2_Config+0x160>)
 8007484:	4013      	ands	r3, r2
 8007486:	687a      	ldr	r2, [r7, #4]
 8007488:	69d2      	ldr	r2, [r2, #28]
 800748a:	00d2      	lsls	r2, r2, #3
 800748c:	4920      	ldr	r1, [pc, #128]	@ (8007510 <RCCEx_PLL2_Config+0x15c>)
 800748e:	4313      	orrs	r3, r2
 8007490:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007492:	4b1f      	ldr	r3, [pc, #124]	@ (8007510 <RCCEx_PLL2_Config+0x15c>)
 8007494:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007496:	4a1e      	ldr	r2, [pc, #120]	@ (8007510 <RCCEx_PLL2_Config+0x15c>)
 8007498:	f043 0310 	orr.w	r3, r3, #16
 800749c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d106      	bne.n	80074b2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80074a4:	4b1a      	ldr	r3, [pc, #104]	@ (8007510 <RCCEx_PLL2_Config+0x15c>)
 80074a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074a8:	4a19      	ldr	r2, [pc, #100]	@ (8007510 <RCCEx_PLL2_Config+0x15c>)
 80074aa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80074ae:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80074b0:	e00f      	b.n	80074d2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	2b01      	cmp	r3, #1
 80074b6:	d106      	bne.n	80074c6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80074b8:	4b15      	ldr	r3, [pc, #84]	@ (8007510 <RCCEx_PLL2_Config+0x15c>)
 80074ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074bc:	4a14      	ldr	r2, [pc, #80]	@ (8007510 <RCCEx_PLL2_Config+0x15c>)
 80074be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80074c2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80074c4:	e005      	b.n	80074d2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80074c6:	4b12      	ldr	r3, [pc, #72]	@ (8007510 <RCCEx_PLL2_Config+0x15c>)
 80074c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074ca:	4a11      	ldr	r2, [pc, #68]	@ (8007510 <RCCEx_PLL2_Config+0x15c>)
 80074cc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80074d0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80074d2:	4b0f      	ldr	r3, [pc, #60]	@ (8007510 <RCCEx_PLL2_Config+0x15c>)
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	4a0e      	ldr	r2, [pc, #56]	@ (8007510 <RCCEx_PLL2_Config+0x15c>)
 80074d8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80074dc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074de:	f7fa fb4b 	bl	8001b78 <HAL_GetTick>
 80074e2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80074e4:	e008      	b.n	80074f8 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80074e6:	f7fa fb47 	bl	8001b78 <HAL_GetTick>
 80074ea:	4602      	mov	r2, r0
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	1ad3      	subs	r3, r2, r3
 80074f0:	2b02      	cmp	r3, #2
 80074f2:	d901      	bls.n	80074f8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80074f4:	2303      	movs	r3, #3
 80074f6:	e006      	b.n	8007506 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80074f8:	4b05      	ldr	r3, [pc, #20]	@ (8007510 <RCCEx_PLL2_Config+0x15c>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007500:	2b00      	cmp	r3, #0
 8007502:	d0f0      	beq.n	80074e6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007504:	7bfb      	ldrb	r3, [r7, #15]
}
 8007506:	4618      	mov	r0, r3
 8007508:	3710      	adds	r7, #16
 800750a:	46bd      	mov	sp, r7
 800750c:	bd80      	pop	{r7, pc}
 800750e:	bf00      	nop
 8007510:	58024400 	.word	0x58024400
 8007514:	ffff0007 	.word	0xffff0007

08007518 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007518:	b580      	push	{r7, lr}
 800751a:	b084      	sub	sp, #16
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
 8007520:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007522:	2300      	movs	r3, #0
 8007524:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007526:	4b53      	ldr	r3, [pc, #332]	@ (8007674 <RCCEx_PLL3_Config+0x15c>)
 8007528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800752a:	f003 0303 	and.w	r3, r3, #3
 800752e:	2b03      	cmp	r3, #3
 8007530:	d101      	bne.n	8007536 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007532:	2301      	movs	r3, #1
 8007534:	e099      	b.n	800766a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007536:	4b4f      	ldr	r3, [pc, #316]	@ (8007674 <RCCEx_PLL3_Config+0x15c>)
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	4a4e      	ldr	r2, [pc, #312]	@ (8007674 <RCCEx_PLL3_Config+0x15c>)
 800753c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007540:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007542:	f7fa fb19 	bl	8001b78 <HAL_GetTick>
 8007546:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007548:	e008      	b.n	800755c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800754a:	f7fa fb15 	bl	8001b78 <HAL_GetTick>
 800754e:	4602      	mov	r2, r0
 8007550:	68bb      	ldr	r3, [r7, #8]
 8007552:	1ad3      	subs	r3, r2, r3
 8007554:	2b02      	cmp	r3, #2
 8007556:	d901      	bls.n	800755c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007558:	2303      	movs	r3, #3
 800755a:	e086      	b.n	800766a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800755c:	4b45      	ldr	r3, [pc, #276]	@ (8007674 <RCCEx_PLL3_Config+0x15c>)
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007564:	2b00      	cmp	r3, #0
 8007566:	d1f0      	bne.n	800754a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007568:	4b42      	ldr	r3, [pc, #264]	@ (8007674 <RCCEx_PLL3_Config+0x15c>)
 800756a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800756c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	051b      	lsls	r3, r3, #20
 8007576:	493f      	ldr	r1, [pc, #252]	@ (8007674 <RCCEx_PLL3_Config+0x15c>)
 8007578:	4313      	orrs	r3, r2
 800757a:	628b      	str	r3, [r1, #40]	@ 0x28
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	685b      	ldr	r3, [r3, #4]
 8007580:	3b01      	subs	r3, #1
 8007582:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	689b      	ldr	r3, [r3, #8]
 800758a:	3b01      	subs	r3, #1
 800758c:	025b      	lsls	r3, r3, #9
 800758e:	b29b      	uxth	r3, r3
 8007590:	431a      	orrs	r2, r3
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	68db      	ldr	r3, [r3, #12]
 8007596:	3b01      	subs	r3, #1
 8007598:	041b      	lsls	r3, r3, #16
 800759a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800759e:	431a      	orrs	r2, r3
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	691b      	ldr	r3, [r3, #16]
 80075a4:	3b01      	subs	r3, #1
 80075a6:	061b      	lsls	r3, r3, #24
 80075a8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80075ac:	4931      	ldr	r1, [pc, #196]	@ (8007674 <RCCEx_PLL3_Config+0x15c>)
 80075ae:	4313      	orrs	r3, r2
 80075b0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80075b2:	4b30      	ldr	r3, [pc, #192]	@ (8007674 <RCCEx_PLL3_Config+0x15c>)
 80075b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075b6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	695b      	ldr	r3, [r3, #20]
 80075be:	492d      	ldr	r1, [pc, #180]	@ (8007674 <RCCEx_PLL3_Config+0x15c>)
 80075c0:	4313      	orrs	r3, r2
 80075c2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80075c4:	4b2b      	ldr	r3, [pc, #172]	@ (8007674 <RCCEx_PLL3_Config+0x15c>)
 80075c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075c8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	699b      	ldr	r3, [r3, #24]
 80075d0:	4928      	ldr	r1, [pc, #160]	@ (8007674 <RCCEx_PLL3_Config+0x15c>)
 80075d2:	4313      	orrs	r3, r2
 80075d4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80075d6:	4b27      	ldr	r3, [pc, #156]	@ (8007674 <RCCEx_PLL3_Config+0x15c>)
 80075d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075da:	4a26      	ldr	r2, [pc, #152]	@ (8007674 <RCCEx_PLL3_Config+0x15c>)
 80075dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80075e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80075e2:	4b24      	ldr	r3, [pc, #144]	@ (8007674 <RCCEx_PLL3_Config+0x15c>)
 80075e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80075e6:	4b24      	ldr	r3, [pc, #144]	@ (8007678 <RCCEx_PLL3_Config+0x160>)
 80075e8:	4013      	ands	r3, r2
 80075ea:	687a      	ldr	r2, [r7, #4]
 80075ec:	69d2      	ldr	r2, [r2, #28]
 80075ee:	00d2      	lsls	r2, r2, #3
 80075f0:	4920      	ldr	r1, [pc, #128]	@ (8007674 <RCCEx_PLL3_Config+0x15c>)
 80075f2:	4313      	orrs	r3, r2
 80075f4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80075f6:	4b1f      	ldr	r3, [pc, #124]	@ (8007674 <RCCEx_PLL3_Config+0x15c>)
 80075f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075fa:	4a1e      	ldr	r2, [pc, #120]	@ (8007674 <RCCEx_PLL3_Config+0x15c>)
 80075fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007600:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d106      	bne.n	8007616 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007608:	4b1a      	ldr	r3, [pc, #104]	@ (8007674 <RCCEx_PLL3_Config+0x15c>)
 800760a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800760c:	4a19      	ldr	r2, [pc, #100]	@ (8007674 <RCCEx_PLL3_Config+0x15c>)
 800760e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007612:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007614:	e00f      	b.n	8007636 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	2b01      	cmp	r3, #1
 800761a:	d106      	bne.n	800762a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800761c:	4b15      	ldr	r3, [pc, #84]	@ (8007674 <RCCEx_PLL3_Config+0x15c>)
 800761e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007620:	4a14      	ldr	r2, [pc, #80]	@ (8007674 <RCCEx_PLL3_Config+0x15c>)
 8007622:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007626:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007628:	e005      	b.n	8007636 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800762a:	4b12      	ldr	r3, [pc, #72]	@ (8007674 <RCCEx_PLL3_Config+0x15c>)
 800762c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800762e:	4a11      	ldr	r2, [pc, #68]	@ (8007674 <RCCEx_PLL3_Config+0x15c>)
 8007630:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007634:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007636:	4b0f      	ldr	r3, [pc, #60]	@ (8007674 <RCCEx_PLL3_Config+0x15c>)
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	4a0e      	ldr	r2, [pc, #56]	@ (8007674 <RCCEx_PLL3_Config+0x15c>)
 800763c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007640:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007642:	f7fa fa99 	bl	8001b78 <HAL_GetTick>
 8007646:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007648:	e008      	b.n	800765c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800764a:	f7fa fa95 	bl	8001b78 <HAL_GetTick>
 800764e:	4602      	mov	r2, r0
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	1ad3      	subs	r3, r2, r3
 8007654:	2b02      	cmp	r3, #2
 8007656:	d901      	bls.n	800765c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007658:	2303      	movs	r3, #3
 800765a:	e006      	b.n	800766a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800765c:	4b05      	ldr	r3, [pc, #20]	@ (8007674 <RCCEx_PLL3_Config+0x15c>)
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007664:	2b00      	cmp	r3, #0
 8007666:	d0f0      	beq.n	800764a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007668:	7bfb      	ldrb	r3, [r7, #15]
}
 800766a:	4618      	mov	r0, r3
 800766c:	3710      	adds	r7, #16
 800766e:	46bd      	mov	sp, r7
 8007670:	bd80      	pop	{r7, pc}
 8007672:	bf00      	nop
 8007674:	58024400 	.word	0x58024400
 8007678:	ffff0007 	.word	0xffff0007

0800767c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	b084      	sub	sp, #16
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d101      	bne.n	800768e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800768a:	2301      	movs	r3, #1
 800768c:	e10f      	b.n	80078ae <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2200      	movs	r2, #0
 8007692:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	4a87      	ldr	r2, [pc, #540]	@ (80078b8 <HAL_SPI_Init+0x23c>)
 800769a:	4293      	cmp	r3, r2
 800769c:	d00f      	beq.n	80076be <HAL_SPI_Init+0x42>
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	4a86      	ldr	r2, [pc, #536]	@ (80078bc <HAL_SPI_Init+0x240>)
 80076a4:	4293      	cmp	r3, r2
 80076a6:	d00a      	beq.n	80076be <HAL_SPI_Init+0x42>
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	4a84      	ldr	r2, [pc, #528]	@ (80078c0 <HAL_SPI_Init+0x244>)
 80076ae:	4293      	cmp	r3, r2
 80076b0:	d005      	beq.n	80076be <HAL_SPI_Init+0x42>
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	68db      	ldr	r3, [r3, #12]
 80076b6:	2b0f      	cmp	r3, #15
 80076b8:	d901      	bls.n	80076be <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 80076ba:	2301      	movs	r3, #1
 80076bc:	e0f7      	b.n	80078ae <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80076be:	6878      	ldr	r0, [r7, #4]
 80076c0:	f000 fe2c 	bl	800831c <SPI_GetPacketSize>
 80076c4:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	4a7b      	ldr	r2, [pc, #492]	@ (80078b8 <HAL_SPI_Init+0x23c>)
 80076cc:	4293      	cmp	r3, r2
 80076ce:	d00c      	beq.n	80076ea <HAL_SPI_Init+0x6e>
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	4a79      	ldr	r2, [pc, #484]	@ (80078bc <HAL_SPI_Init+0x240>)
 80076d6:	4293      	cmp	r3, r2
 80076d8:	d007      	beq.n	80076ea <HAL_SPI_Init+0x6e>
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	4a78      	ldr	r2, [pc, #480]	@ (80078c0 <HAL_SPI_Init+0x244>)
 80076e0:	4293      	cmp	r3, r2
 80076e2:	d002      	beq.n	80076ea <HAL_SPI_Init+0x6e>
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	2b08      	cmp	r3, #8
 80076e8:	d811      	bhi.n	800770e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80076ee:	4a72      	ldr	r2, [pc, #456]	@ (80078b8 <HAL_SPI_Init+0x23c>)
 80076f0:	4293      	cmp	r3, r2
 80076f2:	d009      	beq.n	8007708 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	4a70      	ldr	r2, [pc, #448]	@ (80078bc <HAL_SPI_Init+0x240>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d004      	beq.n	8007708 <HAL_SPI_Init+0x8c>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	4a6f      	ldr	r2, [pc, #444]	@ (80078c0 <HAL_SPI_Init+0x244>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d104      	bne.n	8007712 <HAL_SPI_Init+0x96>
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	2b10      	cmp	r3, #16
 800770c:	d901      	bls.n	8007712 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800770e:	2301      	movs	r3, #1
 8007710:	e0cd      	b.n	80078ae <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007718:	b2db      	uxtb	r3, r3
 800771a:	2b00      	cmp	r3, #0
 800771c:	d106      	bne.n	800772c <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2200      	movs	r2, #0
 8007722:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007726:	6878      	ldr	r0, [r7, #4]
 8007728:	f7f9 fd5a 	bl	80011e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2202      	movs	r2, #2
 8007730:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	681a      	ldr	r2, [r3, #0]
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f022 0201 	bic.w	r2, r2, #1
 8007742:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	689b      	ldr	r3, [r3, #8]
 800774a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800774e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	699b      	ldr	r3, [r3, #24]
 8007754:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007758:	d119      	bne.n	800778e <HAL_SPI_Init+0x112>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	685b      	ldr	r3, [r3, #4]
 800775e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007762:	d103      	bne.n	800776c <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8007768:	2b00      	cmp	r3, #0
 800776a:	d008      	beq.n	800777e <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007770:	2b00      	cmp	r3, #0
 8007772:	d10c      	bne.n	800778e <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8007778:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800777c:	d107      	bne.n	800778e <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	681a      	ldr	r2, [r3, #0]
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800778c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	685b      	ldr	r3, [r3, #4]
 8007792:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007796:	2b00      	cmp	r3, #0
 8007798:	d00f      	beq.n	80077ba <HAL_SPI_Init+0x13e>
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	68db      	ldr	r3, [r3, #12]
 800779e:	2b06      	cmp	r3, #6
 80077a0:	d90b      	bls.n	80077ba <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	430a      	orrs	r2, r1
 80077b6:	601a      	str	r2, [r3, #0]
 80077b8:	e007      	b.n	80077ca <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	681a      	ldr	r2, [r3, #0]
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80077c8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	69da      	ldr	r2, [r3, #28]
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077d2:	431a      	orrs	r2, r3
 80077d4:	68bb      	ldr	r3, [r7, #8]
 80077d6:	431a      	orrs	r2, r3
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077dc:	ea42 0103 	orr.w	r1, r2, r3
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	68da      	ldr	r2, [r3, #12]
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	430a      	orrs	r2, r1
 80077ea:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077f4:	431a      	orrs	r2, r3
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077fa:	431a      	orrs	r2, r3
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	699b      	ldr	r3, [r3, #24]
 8007800:	431a      	orrs	r2, r3
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	691b      	ldr	r3, [r3, #16]
 8007806:	431a      	orrs	r2, r3
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	695b      	ldr	r3, [r3, #20]
 800780c:	431a      	orrs	r2, r3
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	6a1b      	ldr	r3, [r3, #32]
 8007812:	431a      	orrs	r2, r3
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	685b      	ldr	r3, [r3, #4]
 8007818:	431a      	orrs	r2, r3
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800781e:	431a      	orrs	r2, r3
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	689b      	ldr	r3, [r3, #8]
 8007824:	431a      	orrs	r2, r3
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800782a:	ea42 0103 	orr.w	r1, r2, r3
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	430a      	orrs	r2, r1
 8007838:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	685b      	ldr	r3, [r3, #4]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d113      	bne.n	800786a <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	689b      	ldr	r3, [r3, #8]
 8007848:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007854:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	689b      	ldr	r3, [r3, #8]
 800785c:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007868:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	f022 0201 	bic.w	r2, r2, #1
 8007878:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	685b      	ldr	r3, [r3, #4]
 800787e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007882:	2b00      	cmp	r3, #0
 8007884:	d00a      	beq.n	800789c <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	68db      	ldr	r3, [r3, #12]
 800788c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	430a      	orrs	r2, r1
 800789a:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2200      	movs	r2, #0
 80078a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2201      	movs	r2, #1
 80078a8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 80078ac:	2300      	movs	r3, #0
}
 80078ae:	4618      	mov	r0, r3
 80078b0:	3710      	adds	r7, #16
 80078b2:	46bd      	mov	sp, r7
 80078b4:	bd80      	pop	{r7, pc}
 80078b6:	bf00      	nop
 80078b8:	40013000 	.word	0x40013000
 80078bc:	40003800 	.word	0x40003800
 80078c0:	40003c00 	.word	0x40003c00

080078c4 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b088      	sub	sp, #32
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	60f8      	str	r0, [r7, #12]
 80078cc:	60b9      	str	r1, [r7, #8]
 80078ce:	603b      	str	r3, [r7, #0]
 80078d0:	4613      	mov	r3, r2
 80078d2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078d8:	095b      	lsrs	r3, r3, #5
 80078da:	b29b      	uxth	r3, r3
 80078dc:	3301      	adds	r3, #1
 80078de:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	3330      	adds	r3, #48	@ 0x30
 80078e6:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80078e8:	f7fa f946 	bl	8001b78 <HAL_GetTick>
 80078ec:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80078f4:	b2db      	uxtb	r3, r3
 80078f6:	2b01      	cmp	r3, #1
 80078f8:	d001      	beq.n	80078fe <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 80078fa:	2302      	movs	r3, #2
 80078fc:	e250      	b.n	8007da0 <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 80078fe:	68bb      	ldr	r3, [r7, #8]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d002      	beq.n	800790a <HAL_SPI_Receive+0x46>
 8007904:	88fb      	ldrh	r3, [r7, #6]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d101      	bne.n	800790e <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 800790a:	2301      	movs	r3, #1
 800790c:	e248      	b.n	8007da0 <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8007914:	2b01      	cmp	r3, #1
 8007916:	d101      	bne.n	800791c <HAL_SPI_Receive+0x58>
 8007918:	2302      	movs	r3, #2
 800791a:	e241      	b.n	8007da0 <HAL_SPI_Receive+0x4dc>
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	2201      	movs	r2, #1
 8007920:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	2204      	movs	r2, #4
 8007928:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	2200      	movs	r2, #0
 8007930:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	68ba      	ldr	r2, [r7, #8]
 8007938:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	88fa      	ldrh	r2, [r7, #6]
 800793e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	88fa      	ldrh	r2, [r7, #6]
 8007946:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	2200      	movs	r2, #0
 800794e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	2200      	movs	r2, #0
 8007954:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	2200      	movs	r2, #0
 800795c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	2200      	movs	r2, #0
 8007964:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	2200      	movs	r2, #0
 800796a:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	689b      	ldr	r3, [r3, #8]
 8007970:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8007974:	d108      	bne.n	8007988 <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	681a      	ldr	r2, [r3, #0]
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007984:	601a      	str	r2, [r3, #0]
 8007986:	e009      	b.n	800799c <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	68db      	ldr	r3, [r3, #12]
 800798e:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800799a:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	685a      	ldr	r2, [r3, #4]
 80079a2:	4b95      	ldr	r3, [pc, #596]	@ (8007bf8 <HAL_SPI_Receive+0x334>)
 80079a4:	4013      	ands	r3, r2
 80079a6:	88f9      	ldrh	r1, [r7, #6]
 80079a8:	68fa      	ldr	r2, [r7, #12]
 80079aa:	6812      	ldr	r2, [r2, #0]
 80079ac:	430b      	orrs	r3, r1
 80079ae:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	681a      	ldr	r2, [r3, #0]
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f042 0201 	orr.w	r2, r2, #1
 80079be:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	685b      	ldr	r3, [r3, #4]
 80079c4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80079c8:	d107      	bne.n	80079da <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	681a      	ldr	r2, [r3, #0]
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80079d8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	68db      	ldr	r3, [r3, #12]
 80079de:	2b0f      	cmp	r3, #15
 80079e0:	d96c      	bls.n	8007abc <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 80079e2:	e064      	b.n	8007aae <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	695b      	ldr	r3, [r3, #20]
 80079ea:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	695b      	ldr	r3, [r3, #20]
 80079f2:	f003 0301 	and.w	r3, r3, #1
 80079f6:	2b01      	cmp	r3, #1
 80079f8:	d114      	bne.n	8007a24 <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	681a      	ldr	r2, [r3, #0]
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007a02:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007a04:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007a0a:	1d1a      	adds	r2, r3, #4
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007a16:	b29b      	uxth	r3, r3
 8007a18:	3b01      	subs	r3, #1
 8007a1a:	b29a      	uxth	r2, r3
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007a22:	e044      	b.n	8007aae <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007a2a:	b29b      	uxth	r3, r3
 8007a2c:	8bfa      	ldrh	r2, [r7, #30]
 8007a2e:	429a      	cmp	r2, r3
 8007a30:	d919      	bls.n	8007a66 <HAL_SPI_Receive+0x1a2>
 8007a32:	693b      	ldr	r3, [r7, #16]
 8007a34:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d014      	beq.n	8007a66 <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	681a      	ldr	r2, [r3, #0]
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007a44:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007a46:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007a4c:	1d1a      	adds	r2, r3, #4
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007a58:	b29b      	uxth	r3, r3
 8007a5a:	3b01      	subs	r3, #1
 8007a5c:	b29a      	uxth	r2, r3
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007a64:	e023      	b.n	8007aae <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007a66:	f7fa f887 	bl	8001b78 <HAL_GetTick>
 8007a6a:	4602      	mov	r2, r0
 8007a6c:	697b      	ldr	r3, [r7, #20]
 8007a6e:	1ad3      	subs	r3, r2, r3
 8007a70:	683a      	ldr	r2, [r7, #0]
 8007a72:	429a      	cmp	r2, r3
 8007a74:	d803      	bhi.n	8007a7e <HAL_SPI_Receive+0x1ba>
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a7c:	d102      	bne.n	8007a84 <HAL_SPI_Receive+0x1c0>
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d114      	bne.n	8007aae <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007a84:	68f8      	ldr	r0, [r7, #12]
 8007a86:	f000 fba9 	bl	80081dc <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007a90:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	2201      	movs	r2, #1
 8007a9e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8007aaa:	2303      	movs	r3, #3
 8007aac:	e178      	b.n	8007da0 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007ab4:	b29b      	uxth	r3, r3
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d194      	bne.n	80079e4 <HAL_SPI_Receive+0x120>
 8007aba:	e15e      	b.n	8007d7a <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	68db      	ldr	r3, [r3, #12]
 8007ac0:	2b07      	cmp	r3, #7
 8007ac2:	f240 8153 	bls.w	8007d6c <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8007ac6:	e08f      	b.n	8007be8 <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	695b      	ldr	r3, [r3, #20]
 8007ace:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	695b      	ldr	r3, [r3, #20]
 8007ad6:	f003 0301 	and.w	r3, r3, #1
 8007ada:	2b01      	cmp	r3, #1
 8007adc:	d114      	bne.n	8007b08 <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007ae2:	69ba      	ldr	r2, [r7, #24]
 8007ae4:	8812      	ldrh	r2, [r2, #0]
 8007ae6:	b292      	uxth	r2, r2
 8007ae8:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007aee:	1c9a      	adds	r2, r3, #2
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007afa:	b29b      	uxth	r3, r3
 8007afc:	3b01      	subs	r3, #1
 8007afe:	b29a      	uxth	r2, r3
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007b06:	e06f      	b.n	8007be8 <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007b0e:	b29b      	uxth	r3, r3
 8007b10:	8bfa      	ldrh	r2, [r7, #30]
 8007b12:	429a      	cmp	r2, r3
 8007b14:	d924      	bls.n	8007b60 <HAL_SPI_Receive+0x29c>
 8007b16:	693b      	ldr	r3, [r7, #16]
 8007b18:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d01f      	beq.n	8007b60 <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007b24:	69ba      	ldr	r2, [r7, #24]
 8007b26:	8812      	ldrh	r2, [r2, #0]
 8007b28:	b292      	uxth	r2, r2
 8007b2a:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007b30:	1c9a      	adds	r2, r3, #2
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007b3a:	69ba      	ldr	r2, [r7, #24]
 8007b3c:	8812      	ldrh	r2, [r2, #0]
 8007b3e:	b292      	uxth	r2, r2
 8007b40:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007b46:	1c9a      	adds	r2, r3, #2
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007b52:	b29b      	uxth	r3, r3
 8007b54:	3b02      	subs	r3, #2
 8007b56:	b29a      	uxth	r2, r3
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007b5e:	e043      	b.n	8007be8 <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007b66:	b29b      	uxth	r3, r3
 8007b68:	2b01      	cmp	r3, #1
 8007b6a:	d119      	bne.n	8007ba0 <HAL_SPI_Receive+0x2dc>
 8007b6c:	693b      	ldr	r3, [r7, #16]
 8007b6e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d014      	beq.n	8007ba0 <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007b7a:	69ba      	ldr	r2, [r7, #24]
 8007b7c:	8812      	ldrh	r2, [r2, #0]
 8007b7e:	b292      	uxth	r2, r2
 8007b80:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007b86:	1c9a      	adds	r2, r3, #2
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007b92:	b29b      	uxth	r3, r3
 8007b94:	3b01      	subs	r3, #1
 8007b96:	b29a      	uxth	r2, r3
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007b9e:	e023      	b.n	8007be8 <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007ba0:	f7f9 ffea 	bl	8001b78 <HAL_GetTick>
 8007ba4:	4602      	mov	r2, r0
 8007ba6:	697b      	ldr	r3, [r7, #20]
 8007ba8:	1ad3      	subs	r3, r2, r3
 8007baa:	683a      	ldr	r2, [r7, #0]
 8007bac:	429a      	cmp	r2, r3
 8007bae:	d803      	bhi.n	8007bb8 <HAL_SPI_Receive+0x2f4>
 8007bb0:	683b      	ldr	r3, [r7, #0]
 8007bb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bb6:	d102      	bne.n	8007bbe <HAL_SPI_Receive+0x2fa>
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d114      	bne.n	8007be8 <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007bbe:	68f8      	ldr	r0, [r7, #12]
 8007bc0:	f000 fb0c 	bl	80081dc <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007bca:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	2201      	movs	r2, #1
 8007bd8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	2200      	movs	r2, #0
 8007be0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8007be4:	2303      	movs	r3, #3
 8007be6:	e0db      	b.n	8007da0 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007bee:	b29b      	uxth	r3, r3
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	f47f af69 	bne.w	8007ac8 <HAL_SPI_Receive+0x204>
 8007bf6:	e0c0      	b.n	8007d7a <HAL_SPI_Receive+0x4b6>
 8007bf8:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	695b      	ldr	r3, [r3, #20]
 8007c02:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	695b      	ldr	r3, [r3, #20]
 8007c0a:	f003 0301 	and.w	r3, r3, #1
 8007c0e:	2b01      	cmp	r3, #1
 8007c10:	d117      	bne.n	8007c42 <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007c1e:	7812      	ldrb	r2, [r2, #0]
 8007c20:	b2d2      	uxtb	r2, r2
 8007c22:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007c28:	1c5a      	adds	r2, r3, #1
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007c34:	b29b      	uxth	r3, r3
 8007c36:	3b01      	subs	r3, #1
 8007c38:	b29a      	uxth	r2, r3
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007c40:	e094      	b.n	8007d6c <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007c48:	b29b      	uxth	r3, r3
 8007c4a:	8bfa      	ldrh	r2, [r7, #30]
 8007c4c:	429a      	cmp	r2, r3
 8007c4e:	d946      	bls.n	8007cde <HAL_SPI_Receive+0x41a>
 8007c50:	693b      	ldr	r3, [r7, #16]
 8007c52:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d041      	beq.n	8007cde <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007c66:	7812      	ldrb	r2, [r2, #0]
 8007c68:	b2d2      	uxtb	r2, r2
 8007c6a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007c70:	1c5a      	adds	r2, r3, #1
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007c82:	7812      	ldrb	r2, [r2, #0]
 8007c84:	b2d2      	uxtb	r2, r2
 8007c86:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007c8c:	1c5a      	adds	r2, r3, #1
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007c9e:	7812      	ldrb	r2, [r2, #0]
 8007ca0:	b2d2      	uxtb	r2, r2
 8007ca2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007ca8:	1c5a      	adds	r2, r3, #1
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007cba:	7812      	ldrb	r2, [r2, #0]
 8007cbc:	b2d2      	uxtb	r2, r2
 8007cbe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007cc4:	1c5a      	adds	r2, r3, #1
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007cd0:	b29b      	uxth	r3, r3
 8007cd2:	3b04      	subs	r3, #4
 8007cd4:	b29a      	uxth	r2, r3
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007cdc:	e046      	b.n	8007d6c <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007ce4:	b29b      	uxth	r3, r3
 8007ce6:	2b03      	cmp	r3, #3
 8007ce8:	d81c      	bhi.n	8007d24 <HAL_SPI_Receive+0x460>
 8007cea:	693b      	ldr	r3, [r7, #16]
 8007cec:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d017      	beq.n	8007d24 <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d00:	7812      	ldrb	r2, [r2, #0]
 8007d02:	b2d2      	uxtb	r2, r2
 8007d04:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d0a:	1c5a      	adds	r2, r3, #1
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007d16:	b29b      	uxth	r3, r3
 8007d18:	3b01      	subs	r3, #1
 8007d1a:	b29a      	uxth	r2, r3
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007d22:	e023      	b.n	8007d6c <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007d24:	f7f9 ff28 	bl	8001b78 <HAL_GetTick>
 8007d28:	4602      	mov	r2, r0
 8007d2a:	697b      	ldr	r3, [r7, #20]
 8007d2c:	1ad3      	subs	r3, r2, r3
 8007d2e:	683a      	ldr	r2, [r7, #0]
 8007d30:	429a      	cmp	r2, r3
 8007d32:	d803      	bhi.n	8007d3c <HAL_SPI_Receive+0x478>
 8007d34:	683b      	ldr	r3, [r7, #0]
 8007d36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d3a:	d102      	bne.n	8007d42 <HAL_SPI_Receive+0x47e>
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d114      	bne.n	8007d6c <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007d42:	68f8      	ldr	r0, [r7, #12]
 8007d44:	f000 fa4a 	bl	80081dc <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d4e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	2201      	movs	r2, #1
 8007d5c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	2200      	movs	r2, #0
 8007d64:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8007d68:	2303      	movs	r3, #3
 8007d6a:	e019      	b.n	8007da0 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007d72:	b29b      	uxth	r3, r3
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	f47f af41 	bne.w	8007bfc <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8007d7a:	68f8      	ldr	r0, [r7, #12]
 8007d7c:	f000 fa2e 	bl	80081dc <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	2201      	movs	r2, #1
 8007d84:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d001      	beq.n	8007d9e <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 8007d9a:	2301      	movs	r3, #1
 8007d9c:	e000      	b.n	8007da0 <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 8007d9e:	2300      	movs	r3, #0
  }
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	3720      	adds	r7, #32
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}

08007da8 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b08a      	sub	sp, #40	@ 0x28
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	691b      	ldr	r3, [r3, #16]
 8007db6:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	695b      	ldr	r3, [r3, #20]
 8007dbe:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8007dc0:	6a3a      	ldr	r2, [r7, #32]
 8007dc2:	69fb      	ldr	r3, [r7, #28]
 8007dc4:	4013      	ands	r3, r2
 8007dc6:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	689b      	ldr	r3, [r3, #8]
 8007dce:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007dda:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	3330      	adds	r3, #48	@ 0x30
 8007de2:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8007de4:	69fb      	ldr	r3, [r7, #28]
 8007de6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d010      	beq.n	8007e10 <HAL_SPI_IRQHandler+0x68>
 8007dee:	6a3b      	ldr	r3, [r7, #32]
 8007df0:	f003 0308 	and.w	r3, r3, #8
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d00b      	beq.n	8007e10 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	699a      	ldr	r2, [r3, #24]
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007e06:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 8007e08:	6878      	ldr	r0, [r7, #4]
 8007e0a:	f000 f9c3 	bl	8008194 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 8007e0e:	e192      	b.n	8008136 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8007e10:	69bb      	ldr	r3, [r7, #24]
 8007e12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d113      	bne.n	8007e42 <HAL_SPI_IRQHandler+0x9a>
 8007e1a:	69bb      	ldr	r3, [r7, #24]
 8007e1c:	f003 0320 	and.w	r3, r3, #32
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d10e      	bne.n	8007e42 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8007e24:	69bb      	ldr	r3, [r7, #24]
 8007e26:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d009      	beq.n	8007e42 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e32:	6878      	ldr	r0, [r7, #4]
 8007e34:	4798      	blx	r3
    hspi->RxISR(hspi);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e3a:	6878      	ldr	r0, [r7, #4]
 8007e3c:	4798      	blx	r3
    handled = 1UL;
 8007e3e:	2301      	movs	r3, #1
 8007e40:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8007e42:	69bb      	ldr	r3, [r7, #24]
 8007e44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d10f      	bne.n	8007e6c <HAL_SPI_IRQHandler+0xc4>
 8007e4c:	69bb      	ldr	r3, [r7, #24]
 8007e4e:	f003 0301 	and.w	r3, r3, #1
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d00a      	beq.n	8007e6c <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8007e56:	69bb      	ldr	r3, [r7, #24]
 8007e58:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d105      	bne.n	8007e6c <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e64:	6878      	ldr	r0, [r7, #4]
 8007e66:	4798      	blx	r3
    handled = 1UL;
 8007e68:	2301      	movs	r3, #1
 8007e6a:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8007e6c:	69bb      	ldr	r3, [r7, #24]
 8007e6e:	f003 0320 	and.w	r3, r3, #32
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d10f      	bne.n	8007e96 <HAL_SPI_IRQHandler+0xee>
 8007e76:	69bb      	ldr	r3, [r7, #24]
 8007e78:	f003 0302 	and.w	r3, r3, #2
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d00a      	beq.n	8007e96 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8007e80:	69bb      	ldr	r3, [r7, #24]
 8007e82:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d105      	bne.n	8007e96 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e8e:	6878      	ldr	r0, [r7, #4]
 8007e90:	4798      	blx	r3
    handled = 1UL;
 8007e92:	2301      	movs	r3, #1
 8007e94:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8007e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	f040 8147 	bne.w	800812c <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8007e9e:	69bb      	ldr	r3, [r7, #24]
 8007ea0:	f003 0308 	and.w	r3, r3, #8
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	f000 808b 	beq.w	8007fc0 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	699a      	ldr	r2, [r3, #24]
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f042 0208 	orr.w	r2, r2, #8
 8007eb8:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	699a      	ldr	r2, [r3, #24]
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f042 0210 	orr.w	r2, r2, #16
 8007ec8:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	699a      	ldr	r2, [r3, #24]
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007ed8:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	691a      	ldr	r2, [r3, #16]
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f022 0208 	bic.w	r2, r2, #8
 8007ee8:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	689b      	ldr	r3, [r3, #8]
 8007ef0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d13d      	bne.n	8007f74 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8007ef8:	e036      	b.n	8007f68 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	68db      	ldr	r3, [r3, #12]
 8007efe:	2b0f      	cmp	r3, #15
 8007f00:	d90b      	bls.n	8007f1a <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681a      	ldr	r2, [r3, #0]
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f0a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007f0c:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f12:	1d1a      	adds	r2, r3, #4
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	665a      	str	r2, [r3, #100]	@ 0x64
 8007f18:	e01d      	b.n	8007f56 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	68db      	ldr	r3, [r3, #12]
 8007f1e:	2b07      	cmp	r3, #7
 8007f20:	d90b      	bls.n	8007f3a <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f26:	68fa      	ldr	r2, [r7, #12]
 8007f28:	8812      	ldrh	r2, [r2, #0]
 8007f2a:	b292      	uxth	r2, r2
 8007f2c:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f32:	1c9a      	adds	r2, r3, #2
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	665a      	str	r2, [r3, #100]	@ 0x64
 8007f38:	e00d      	b.n	8007f56 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f46:	7812      	ldrb	r2, [r2, #0]
 8007f48:	b2d2      	uxtb	r2, r2
 8007f4a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f50:	1c5a      	adds	r2, r3, #1
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007f5c:	b29b      	uxth	r3, r3
 8007f5e:	3b01      	subs	r3, #1
 8007f60:	b29a      	uxth	r2, r3
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007f6e:	b29b      	uxth	r3, r3
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d1c2      	bne.n	8007efa <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8007f74:	6878      	ldr	r0, [r7, #4]
 8007f76:	f000 f931 	bl	80081dc <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	2201      	movs	r2, #1
 8007f7e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d003      	beq.n	8007f94 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8007f8c:	6878      	ldr	r0, [r7, #4]
 8007f8e:	f000 f8f7 	bl	8008180 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8007f92:	e0d0      	b.n	8008136 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8007f94:	7cfb      	ldrb	r3, [r7, #19]
 8007f96:	2b05      	cmp	r3, #5
 8007f98:	d103      	bne.n	8007fa2 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8007f9a:	6878      	ldr	r0, [r7, #4]
 8007f9c:	f000 f8e6 	bl	800816c <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8007fa0:	e0c6      	b.n	8008130 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8007fa2:	7cfb      	ldrb	r3, [r7, #19]
 8007fa4:	2b04      	cmp	r3, #4
 8007fa6:	d103      	bne.n	8007fb0 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8007fa8:	6878      	ldr	r0, [r7, #4]
 8007faa:	f000 f8d5 	bl	8008158 <HAL_SPI_RxCpltCallback>
    return;
 8007fae:	e0bf      	b.n	8008130 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8007fb0:	7cfb      	ldrb	r3, [r7, #19]
 8007fb2:	2b03      	cmp	r3, #3
 8007fb4:	f040 80bc 	bne.w	8008130 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 8007fb8:	6878      	ldr	r0, [r7, #4]
 8007fba:	f000 f8c3 	bl	8008144 <HAL_SPI_TxCpltCallback>
    return;
 8007fbe:	e0b7      	b.n	8008130 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8007fc0:	69bb      	ldr	r3, [r7, #24]
 8007fc2:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	f000 80b5 	beq.w	8008136 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8007fcc:	69bb      	ldr	r3, [r7, #24]
 8007fce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d00f      	beq.n	8007ff6 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007fdc:	f043 0204 	orr.w	r2, r3, #4
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	699a      	ldr	r2, [r3, #24]
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007ff4:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8007ff6:	69bb      	ldr	r3, [r7, #24]
 8007ff8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d00f      	beq.n	8008020 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008006:	f043 0201 	orr.w	r2, r3, #1
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	699a      	ldr	r2, [r3, #24]
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800801e:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8008020:	69bb      	ldr	r3, [r7, #24]
 8008022:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008026:	2b00      	cmp	r3, #0
 8008028:	d00f      	beq.n	800804a <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008030:	f043 0208 	orr.w	r2, r3, #8
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	699a      	ldr	r2, [r3, #24]
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008048:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800804a:	69bb      	ldr	r3, [r7, #24]
 800804c:	f003 0320 	and.w	r3, r3, #32
 8008050:	2b00      	cmp	r3, #0
 8008052:	d00f      	beq.n	8008074 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800805a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	699a      	ldr	r2, [r3, #24]
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f042 0220 	orr.w	r2, r2, #32
 8008072:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800807a:	2b00      	cmp	r3, #0
 800807c:	d05a      	beq.n	8008134 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	681a      	ldr	r2, [r3, #0]
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	f022 0201 	bic.w	r2, r2, #1
 800808c:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	6919      	ldr	r1, [r3, #16]
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681a      	ldr	r2, [r3, #0]
 8008098:	4b28      	ldr	r3, [pc, #160]	@ (800813c <HAL_SPI_IRQHandler+0x394>)
 800809a:	400b      	ands	r3, r1
 800809c:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800809e:	697b      	ldr	r3, [r7, #20]
 80080a0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80080a4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80080a8:	d138      	bne.n	800811c <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	689a      	ldr	r2, [r3, #8]
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80080b8:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d013      	beq.n	80080ea <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80080c6:	4a1e      	ldr	r2, [pc, #120]	@ (8008140 <HAL_SPI_IRQHandler+0x398>)
 80080c8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80080ce:	4618      	mov	r0, r3
 80080d0:	f7fa fef8 	bl	8002ec4 <HAL_DMA_Abort_IT>
 80080d4:	4603      	mov	r3, r0
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d007      	beq.n	80080ea <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80080e0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d020      	beq.n	8008134 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80080f6:	4a12      	ldr	r2, [pc, #72]	@ (8008140 <HAL_SPI_IRQHandler+0x398>)
 80080f8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80080fe:	4618      	mov	r0, r3
 8008100:	f7fa fee0 	bl	8002ec4 <HAL_DMA_Abort_IT>
 8008104:	4603      	mov	r3, r0
 8008106:	2b00      	cmp	r3, #0
 8008108:	d014      	beq.n	8008134 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008110:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800811a:	e00b      	b.n	8008134 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	2201      	movs	r2, #1
 8008120:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 8008124:	6878      	ldr	r0, [r7, #4]
 8008126:	f000 f82b 	bl	8008180 <HAL_SPI_ErrorCallback>
    return;
 800812a:	e003      	b.n	8008134 <HAL_SPI_IRQHandler+0x38c>
    return;
 800812c:	bf00      	nop
 800812e:	e002      	b.n	8008136 <HAL_SPI_IRQHandler+0x38e>
    return;
 8008130:	bf00      	nop
 8008132:	e000      	b.n	8008136 <HAL_SPI_IRQHandler+0x38e>
    return;
 8008134:	bf00      	nop
  }
}
 8008136:	3728      	adds	r7, #40	@ 0x28
 8008138:	46bd      	mov	sp, r7
 800813a:	bd80      	pop	{r7, pc}
 800813c:	fffffc94 	.word	0xfffffc94
 8008140:	080081a9 	.word	0x080081a9

08008144 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008144:	b480      	push	{r7}
 8008146:	b083      	sub	sp, #12
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800814c:	bf00      	nop
 800814e:	370c      	adds	r7, #12
 8008150:	46bd      	mov	sp, r7
 8008152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008156:	4770      	bx	lr

08008158 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008158:	b480      	push	{r7}
 800815a:	b083      	sub	sp, #12
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8008160:	bf00      	nop
 8008162:	370c      	adds	r7, #12
 8008164:	46bd      	mov	sp, r7
 8008166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816a:	4770      	bx	lr

0800816c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800816c:	b480      	push	{r7}
 800816e:	b083      	sub	sp, #12
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8008174:	bf00      	nop
 8008176:	370c      	adds	r7, #12
 8008178:	46bd      	mov	sp, r7
 800817a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817e:	4770      	bx	lr

08008180 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008180:	b480      	push	{r7}
 8008182:	b083      	sub	sp, #12
 8008184:	af00      	add	r7, sp, #0
 8008186:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8008188:	bf00      	nop
 800818a:	370c      	adds	r7, #12
 800818c:	46bd      	mov	sp, r7
 800818e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008192:	4770      	bx	lr

08008194 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008194:	b480      	push	{r7}
 8008196:	b083      	sub	sp, #12
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 800819c:	bf00      	nop
 800819e:	370c      	adds	r7, #12
 80081a0:	46bd      	mov	sp, r7
 80081a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a6:	4770      	bx	lr

080081a8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b084      	sub	sp, #16
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081b4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	2200      	movs	r2, #0
 80081ba:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	2200      	movs	r2, #0
 80081c2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	2201      	movs	r2, #1
 80081ca:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80081ce:	68f8      	ldr	r0, [r7, #12]
 80081d0:	f7ff ffd6 	bl	8008180 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80081d4:	bf00      	nop
 80081d6:	3710      	adds	r7, #16
 80081d8:	46bd      	mov	sp, r7
 80081da:	bd80      	pop	{r7, pc}

080081dc <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80081dc:	b480      	push	{r7}
 80081de:	b085      	sub	sp, #20
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	695b      	ldr	r3, [r3, #20]
 80081ea:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	699a      	ldr	r2, [r3, #24]
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	f042 0208 	orr.w	r2, r2, #8
 80081fa:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	699a      	ldr	r2, [r3, #24]
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	f042 0210 	orr.w	r2, r2, #16
 800820a:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	681a      	ldr	r2, [r3, #0]
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	f022 0201 	bic.w	r2, r2, #1
 800821a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	6919      	ldr	r1, [r3, #16]
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681a      	ldr	r2, [r3, #0]
 8008226:	4b3c      	ldr	r3, [pc, #240]	@ (8008318 <SPI_CloseTransfer+0x13c>)
 8008228:	400b      	ands	r3, r1
 800822a:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	689a      	ldr	r2, [r3, #8]
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800823a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008242:	b2db      	uxtb	r3, r3
 8008244:	2b04      	cmp	r3, #4
 8008246:	d014      	beq.n	8008272 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	f003 0320 	and.w	r3, r3, #32
 800824e:	2b00      	cmp	r3, #0
 8008250:	d00f      	beq.n	8008272 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008258:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	699a      	ldr	r2, [r3, #24]
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f042 0220 	orr.w	r2, r2, #32
 8008270:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008278:	b2db      	uxtb	r3, r3
 800827a:	2b03      	cmp	r3, #3
 800827c:	d014      	beq.n	80082a8 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008284:	2b00      	cmp	r3, #0
 8008286:	d00f      	beq.n	80082a8 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800828e:	f043 0204 	orr.w	r2, r3, #4
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	699a      	ldr	r2, [r3, #24]
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80082a6:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d00f      	beq.n	80082d2 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80082b8:	f043 0201 	orr.w	r2, r3, #1
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	699a      	ldr	r2, [r3, #24]
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80082d0:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d00f      	beq.n	80082fc <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80082e2:	f043 0208 	orr.w	r2, r3, #8
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	699a      	ldr	r2, [r3, #24]
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80082fa:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2200      	movs	r2, #0
 8008300:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2200      	movs	r2, #0
 8008308:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800830c:	bf00      	nop
 800830e:	3714      	adds	r7, #20
 8008310:	46bd      	mov	sp, r7
 8008312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008316:	4770      	bx	lr
 8008318:	fffffc90 	.word	0xfffffc90

0800831c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800831c:	b480      	push	{r7}
 800831e:	b085      	sub	sp, #20
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008328:	095b      	lsrs	r3, r3, #5
 800832a:	3301      	adds	r3, #1
 800832c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	68db      	ldr	r3, [r3, #12]
 8008332:	3301      	adds	r3, #1
 8008334:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8008336:	68bb      	ldr	r3, [r7, #8]
 8008338:	3307      	adds	r3, #7
 800833a:	08db      	lsrs	r3, r3, #3
 800833c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800833e:	68bb      	ldr	r3, [r7, #8]
 8008340:	68fa      	ldr	r2, [r7, #12]
 8008342:	fb02 f303 	mul.w	r3, r2, r3
}
 8008346:	4618      	mov	r0, r3
 8008348:	3714      	adds	r7, #20
 800834a:	46bd      	mov	sp, r7
 800834c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008350:	4770      	bx	lr

08008352 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008352:	b580      	push	{r7, lr}
 8008354:	b082      	sub	sp, #8
 8008356:	af00      	add	r7, sp, #0
 8008358:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d101      	bne.n	8008364 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008360:	2301      	movs	r3, #1
 8008362:	e042      	b.n	80083ea <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800836a:	2b00      	cmp	r3, #0
 800836c:	d106      	bne.n	800837c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	2200      	movs	r2, #0
 8008372:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008376:	6878      	ldr	r0, [r7, #4]
 8008378:	f7f9 fa60 	bl	800183c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2224      	movs	r2, #36	@ 0x24
 8008380:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	681a      	ldr	r2, [r3, #0]
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	f022 0201 	bic.w	r2, r2, #1
 8008392:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008398:	2b00      	cmp	r3, #0
 800839a:	d002      	beq.n	80083a2 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800839c:	6878      	ldr	r0, [r7, #4]
 800839e:	f001 fa15 	bl	80097cc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80083a2:	6878      	ldr	r0, [r7, #4]
 80083a4:	f000 fcaa 	bl	8008cfc <UART_SetConfig>
 80083a8:	4603      	mov	r3, r0
 80083aa:	2b01      	cmp	r3, #1
 80083ac:	d101      	bne.n	80083b2 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80083ae:	2301      	movs	r3, #1
 80083b0:	e01b      	b.n	80083ea <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	685a      	ldr	r2, [r3, #4]
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80083c0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	689a      	ldr	r2, [r3, #8]
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80083d0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	681a      	ldr	r2, [r3, #0]
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	f042 0201 	orr.w	r2, r2, #1
 80083e0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80083e2:	6878      	ldr	r0, [r7, #4]
 80083e4:	f001 fa94 	bl	8009910 <UART_CheckIdleState>
 80083e8:	4603      	mov	r3, r0
}
 80083ea:	4618      	mov	r0, r3
 80083ec:	3708      	adds	r7, #8
 80083ee:	46bd      	mov	sp, r7
 80083f0:	bd80      	pop	{r7, pc}

080083f2 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80083f2:	b580      	push	{r7, lr}
 80083f4:	b08a      	sub	sp, #40	@ 0x28
 80083f6:	af02      	add	r7, sp, #8
 80083f8:	60f8      	str	r0, [r7, #12]
 80083fa:	60b9      	str	r1, [r7, #8]
 80083fc:	603b      	str	r3, [r7, #0]
 80083fe:	4613      	mov	r3, r2
 8008400:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008408:	2b20      	cmp	r3, #32
 800840a:	d17b      	bne.n	8008504 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800840c:	68bb      	ldr	r3, [r7, #8]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d002      	beq.n	8008418 <HAL_UART_Transmit+0x26>
 8008412:	88fb      	ldrh	r3, [r7, #6]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d101      	bne.n	800841c <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008418:	2301      	movs	r3, #1
 800841a:	e074      	b.n	8008506 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	2200      	movs	r2, #0
 8008420:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	2221      	movs	r2, #33	@ 0x21
 8008428:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800842c:	f7f9 fba4 	bl	8001b78 <HAL_GetTick>
 8008430:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	88fa      	ldrh	r2, [r7, #6]
 8008436:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	88fa      	ldrh	r2, [r7, #6]
 800843e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	689b      	ldr	r3, [r3, #8]
 8008446:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800844a:	d108      	bne.n	800845e <HAL_UART_Transmit+0x6c>
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	691b      	ldr	r3, [r3, #16]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d104      	bne.n	800845e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008454:	2300      	movs	r3, #0
 8008456:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008458:	68bb      	ldr	r3, [r7, #8]
 800845a:	61bb      	str	r3, [r7, #24]
 800845c:	e003      	b.n	8008466 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800845e:	68bb      	ldr	r3, [r7, #8]
 8008460:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008462:	2300      	movs	r3, #0
 8008464:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008466:	e030      	b.n	80084ca <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008468:	683b      	ldr	r3, [r7, #0]
 800846a:	9300      	str	r3, [sp, #0]
 800846c:	697b      	ldr	r3, [r7, #20]
 800846e:	2200      	movs	r2, #0
 8008470:	2180      	movs	r1, #128	@ 0x80
 8008472:	68f8      	ldr	r0, [r7, #12]
 8008474:	f001 faf6 	bl	8009a64 <UART_WaitOnFlagUntilTimeout>
 8008478:	4603      	mov	r3, r0
 800847a:	2b00      	cmp	r3, #0
 800847c:	d005      	beq.n	800848a <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	2220      	movs	r2, #32
 8008482:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008486:	2303      	movs	r3, #3
 8008488:	e03d      	b.n	8008506 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800848a:	69fb      	ldr	r3, [r7, #28]
 800848c:	2b00      	cmp	r3, #0
 800848e:	d10b      	bne.n	80084a8 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008490:	69bb      	ldr	r3, [r7, #24]
 8008492:	881b      	ldrh	r3, [r3, #0]
 8008494:	461a      	mov	r2, r3
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800849e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80084a0:	69bb      	ldr	r3, [r7, #24]
 80084a2:	3302      	adds	r3, #2
 80084a4:	61bb      	str	r3, [r7, #24]
 80084a6:	e007      	b.n	80084b8 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80084a8:	69fb      	ldr	r3, [r7, #28]
 80084aa:	781a      	ldrb	r2, [r3, #0]
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80084b2:	69fb      	ldr	r3, [r7, #28]
 80084b4:	3301      	adds	r3, #1
 80084b6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80084be:	b29b      	uxth	r3, r3
 80084c0:	3b01      	subs	r3, #1
 80084c2:	b29a      	uxth	r2, r3
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80084d0:	b29b      	uxth	r3, r3
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d1c8      	bne.n	8008468 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	9300      	str	r3, [sp, #0]
 80084da:	697b      	ldr	r3, [r7, #20]
 80084dc:	2200      	movs	r2, #0
 80084de:	2140      	movs	r1, #64	@ 0x40
 80084e0:	68f8      	ldr	r0, [r7, #12]
 80084e2:	f001 fabf 	bl	8009a64 <UART_WaitOnFlagUntilTimeout>
 80084e6:	4603      	mov	r3, r0
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d005      	beq.n	80084f8 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	2220      	movs	r2, #32
 80084f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80084f4:	2303      	movs	r3, #3
 80084f6:	e006      	b.n	8008506 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	2220      	movs	r2, #32
 80084fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008500:	2300      	movs	r3, #0
 8008502:	e000      	b.n	8008506 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008504:	2302      	movs	r3, #2
  }
}
 8008506:	4618      	mov	r0, r3
 8008508:	3720      	adds	r7, #32
 800850a:	46bd      	mov	sp, r7
 800850c:	bd80      	pop	{r7, pc}
	...

08008510 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008510:	b580      	push	{r7, lr}
 8008512:	b0ba      	sub	sp, #232	@ 0xe8
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	69db      	ldr	r3, [r3, #28]
 800851e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	689b      	ldr	r3, [r3, #8]
 8008532:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008536:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800853a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800853e:	4013      	ands	r3, r2
 8008540:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008544:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008548:	2b00      	cmp	r3, #0
 800854a:	d11b      	bne.n	8008584 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800854c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008550:	f003 0320 	and.w	r3, r3, #32
 8008554:	2b00      	cmp	r3, #0
 8008556:	d015      	beq.n	8008584 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008558:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800855c:	f003 0320 	and.w	r3, r3, #32
 8008560:	2b00      	cmp	r3, #0
 8008562:	d105      	bne.n	8008570 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008564:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008568:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800856c:	2b00      	cmp	r3, #0
 800856e:	d009      	beq.n	8008584 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008574:	2b00      	cmp	r3, #0
 8008576:	f000 8393 	beq.w	8008ca0 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	4798      	blx	r3
      }
      return;
 8008582:	e38d      	b.n	8008ca0 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008584:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008588:	2b00      	cmp	r3, #0
 800858a:	f000 8123 	beq.w	80087d4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800858e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008592:	4b8d      	ldr	r3, [pc, #564]	@ (80087c8 <HAL_UART_IRQHandler+0x2b8>)
 8008594:	4013      	ands	r3, r2
 8008596:	2b00      	cmp	r3, #0
 8008598:	d106      	bne.n	80085a8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800859a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800859e:	4b8b      	ldr	r3, [pc, #556]	@ (80087cc <HAL_UART_IRQHandler+0x2bc>)
 80085a0:	4013      	ands	r3, r2
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	f000 8116 	beq.w	80087d4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80085a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085ac:	f003 0301 	and.w	r3, r3, #1
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d011      	beq.n	80085d8 <HAL_UART_IRQHandler+0xc8>
 80085b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d00b      	beq.n	80085d8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	2201      	movs	r2, #1
 80085c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085ce:	f043 0201 	orr.w	r2, r3, #1
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80085d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085dc:	f003 0302 	and.w	r3, r3, #2
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d011      	beq.n	8008608 <HAL_UART_IRQHandler+0xf8>
 80085e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80085e8:	f003 0301 	and.w	r3, r3, #1
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d00b      	beq.n	8008608 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	2202      	movs	r2, #2
 80085f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085fe:	f043 0204 	orr.w	r2, r3, #4
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008608:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800860c:	f003 0304 	and.w	r3, r3, #4
 8008610:	2b00      	cmp	r3, #0
 8008612:	d011      	beq.n	8008638 <HAL_UART_IRQHandler+0x128>
 8008614:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008618:	f003 0301 	and.w	r3, r3, #1
 800861c:	2b00      	cmp	r3, #0
 800861e:	d00b      	beq.n	8008638 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	2204      	movs	r2, #4
 8008626:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800862e:	f043 0202 	orr.w	r2, r3, #2
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008638:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800863c:	f003 0308 	and.w	r3, r3, #8
 8008640:	2b00      	cmp	r3, #0
 8008642:	d017      	beq.n	8008674 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008644:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008648:	f003 0320 	and.w	r3, r3, #32
 800864c:	2b00      	cmp	r3, #0
 800864e:	d105      	bne.n	800865c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008650:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008654:	4b5c      	ldr	r3, [pc, #368]	@ (80087c8 <HAL_UART_IRQHandler+0x2b8>)
 8008656:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008658:	2b00      	cmp	r3, #0
 800865a:	d00b      	beq.n	8008674 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	2208      	movs	r2, #8
 8008662:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800866a:	f043 0208 	orr.w	r2, r3, #8
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008674:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008678:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800867c:	2b00      	cmp	r3, #0
 800867e:	d012      	beq.n	80086a6 <HAL_UART_IRQHandler+0x196>
 8008680:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008684:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008688:	2b00      	cmp	r3, #0
 800868a:	d00c      	beq.n	80086a6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008694:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800869c:	f043 0220 	orr.w	r2, r3, #32
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	f000 82f9 	beq.w	8008ca4 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80086b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086b6:	f003 0320 	and.w	r3, r3, #32
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d013      	beq.n	80086e6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80086be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086c2:	f003 0320 	and.w	r3, r3, #32
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d105      	bne.n	80086d6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80086ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80086ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d007      	beq.n	80086e6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d003      	beq.n	80086e6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80086e2:	6878      	ldr	r0, [r7, #4]
 80086e4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80086ec:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	689b      	ldr	r3, [r3, #8]
 80086f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086fa:	2b40      	cmp	r3, #64	@ 0x40
 80086fc:	d005      	beq.n	800870a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80086fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008702:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008706:	2b00      	cmp	r3, #0
 8008708:	d054      	beq.n	80087b4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800870a:	6878      	ldr	r0, [r7, #4]
 800870c:	f001 fa18 	bl	8009b40 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	689b      	ldr	r3, [r3, #8]
 8008716:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800871a:	2b40      	cmp	r3, #64	@ 0x40
 800871c:	d146      	bne.n	80087ac <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	3308      	adds	r3, #8
 8008724:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008728:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800872c:	e853 3f00 	ldrex	r3, [r3]
 8008730:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008734:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008738:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800873c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	3308      	adds	r3, #8
 8008746:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800874a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800874e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008752:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008756:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800875a:	e841 2300 	strex	r3, r2, [r1]
 800875e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008762:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008766:	2b00      	cmp	r3, #0
 8008768:	d1d9      	bne.n	800871e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008770:	2b00      	cmp	r3, #0
 8008772:	d017      	beq.n	80087a4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800877a:	4a15      	ldr	r2, [pc, #84]	@ (80087d0 <HAL_UART_IRQHandler+0x2c0>)
 800877c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008784:	4618      	mov	r0, r3
 8008786:	f7fa fb9d 	bl	8002ec4 <HAL_DMA_Abort_IT>
 800878a:	4603      	mov	r3, r0
 800878c:	2b00      	cmp	r3, #0
 800878e:	d019      	beq.n	80087c4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008796:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008798:	687a      	ldr	r2, [r7, #4]
 800879a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800879e:	4610      	mov	r0, r2
 80087a0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087a2:	e00f      	b.n	80087c4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80087a4:	6878      	ldr	r0, [r7, #4]
 80087a6:	f000 fa93 	bl	8008cd0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087aa:	e00b      	b.n	80087c4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80087ac:	6878      	ldr	r0, [r7, #4]
 80087ae:	f000 fa8f 	bl	8008cd0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087b2:	e007      	b.n	80087c4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80087b4:	6878      	ldr	r0, [r7, #4]
 80087b6:	f000 fa8b 	bl	8008cd0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	2200      	movs	r2, #0
 80087be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80087c2:	e26f      	b.n	8008ca4 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087c4:	bf00      	nop
    return;
 80087c6:	e26d      	b.n	8008ca4 <HAL_UART_IRQHandler+0x794>
 80087c8:	10000001 	.word	0x10000001
 80087cc:	04000120 	.word	0x04000120
 80087d0:	08009c0d 	.word	0x08009c0d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80087d8:	2b01      	cmp	r3, #1
 80087da:	f040 8203 	bne.w	8008be4 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80087de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087e2:	f003 0310 	and.w	r3, r3, #16
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	f000 81fc 	beq.w	8008be4 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80087ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087f0:	f003 0310 	and.w	r3, r3, #16
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	f000 81f5 	beq.w	8008be4 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	2210      	movs	r2, #16
 8008800:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	689b      	ldr	r3, [r3, #8]
 8008808:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800880c:	2b40      	cmp	r3, #64	@ 0x40
 800880e:	f040 816d 	bne.w	8008aec <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	4aa4      	ldr	r2, [pc, #656]	@ (8008aac <HAL_UART_IRQHandler+0x59c>)
 800881c:	4293      	cmp	r3, r2
 800881e:	d068      	beq.n	80088f2 <HAL_UART_IRQHandler+0x3e2>
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	4aa1      	ldr	r2, [pc, #644]	@ (8008ab0 <HAL_UART_IRQHandler+0x5a0>)
 800882a:	4293      	cmp	r3, r2
 800882c:	d061      	beq.n	80088f2 <HAL_UART_IRQHandler+0x3e2>
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	4a9f      	ldr	r2, [pc, #636]	@ (8008ab4 <HAL_UART_IRQHandler+0x5a4>)
 8008838:	4293      	cmp	r3, r2
 800883a:	d05a      	beq.n	80088f2 <HAL_UART_IRQHandler+0x3e2>
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	4a9c      	ldr	r2, [pc, #624]	@ (8008ab8 <HAL_UART_IRQHandler+0x5a8>)
 8008846:	4293      	cmp	r3, r2
 8008848:	d053      	beq.n	80088f2 <HAL_UART_IRQHandler+0x3e2>
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	4a9a      	ldr	r2, [pc, #616]	@ (8008abc <HAL_UART_IRQHandler+0x5ac>)
 8008854:	4293      	cmp	r3, r2
 8008856:	d04c      	beq.n	80088f2 <HAL_UART_IRQHandler+0x3e2>
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	4a97      	ldr	r2, [pc, #604]	@ (8008ac0 <HAL_UART_IRQHandler+0x5b0>)
 8008862:	4293      	cmp	r3, r2
 8008864:	d045      	beq.n	80088f2 <HAL_UART_IRQHandler+0x3e2>
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	4a95      	ldr	r2, [pc, #596]	@ (8008ac4 <HAL_UART_IRQHandler+0x5b4>)
 8008870:	4293      	cmp	r3, r2
 8008872:	d03e      	beq.n	80088f2 <HAL_UART_IRQHandler+0x3e2>
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	4a92      	ldr	r2, [pc, #584]	@ (8008ac8 <HAL_UART_IRQHandler+0x5b8>)
 800887e:	4293      	cmp	r3, r2
 8008880:	d037      	beq.n	80088f2 <HAL_UART_IRQHandler+0x3e2>
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	4a90      	ldr	r2, [pc, #576]	@ (8008acc <HAL_UART_IRQHandler+0x5bc>)
 800888c:	4293      	cmp	r3, r2
 800888e:	d030      	beq.n	80088f2 <HAL_UART_IRQHandler+0x3e2>
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	4a8d      	ldr	r2, [pc, #564]	@ (8008ad0 <HAL_UART_IRQHandler+0x5c0>)
 800889a:	4293      	cmp	r3, r2
 800889c:	d029      	beq.n	80088f2 <HAL_UART_IRQHandler+0x3e2>
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	4a8b      	ldr	r2, [pc, #556]	@ (8008ad4 <HAL_UART_IRQHandler+0x5c4>)
 80088a8:	4293      	cmp	r3, r2
 80088aa:	d022      	beq.n	80088f2 <HAL_UART_IRQHandler+0x3e2>
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	4a88      	ldr	r2, [pc, #544]	@ (8008ad8 <HAL_UART_IRQHandler+0x5c8>)
 80088b6:	4293      	cmp	r3, r2
 80088b8:	d01b      	beq.n	80088f2 <HAL_UART_IRQHandler+0x3e2>
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	4a86      	ldr	r2, [pc, #536]	@ (8008adc <HAL_UART_IRQHandler+0x5cc>)
 80088c4:	4293      	cmp	r3, r2
 80088c6:	d014      	beq.n	80088f2 <HAL_UART_IRQHandler+0x3e2>
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	4a83      	ldr	r2, [pc, #524]	@ (8008ae0 <HAL_UART_IRQHandler+0x5d0>)
 80088d2:	4293      	cmp	r3, r2
 80088d4:	d00d      	beq.n	80088f2 <HAL_UART_IRQHandler+0x3e2>
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	4a81      	ldr	r2, [pc, #516]	@ (8008ae4 <HAL_UART_IRQHandler+0x5d4>)
 80088e0:	4293      	cmp	r3, r2
 80088e2:	d006      	beq.n	80088f2 <HAL_UART_IRQHandler+0x3e2>
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	4a7e      	ldr	r2, [pc, #504]	@ (8008ae8 <HAL_UART_IRQHandler+0x5d8>)
 80088ee:	4293      	cmp	r3, r2
 80088f0:	d106      	bne.n	8008900 <HAL_UART_IRQHandler+0x3f0>
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	685b      	ldr	r3, [r3, #4]
 80088fc:	b29b      	uxth	r3, r3
 80088fe:	e005      	b.n	800890c <HAL_UART_IRQHandler+0x3fc>
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	685b      	ldr	r3, [r3, #4]
 800890a:	b29b      	uxth	r3, r3
 800890c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008910:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008914:	2b00      	cmp	r3, #0
 8008916:	f000 80ad 	beq.w	8008a74 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008920:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008924:	429a      	cmp	r2, r3
 8008926:	f080 80a5 	bcs.w	8008a74 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008930:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800893a:	69db      	ldr	r3, [r3, #28]
 800893c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008940:	f000 8087 	beq.w	8008a52 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800894c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008950:	e853 3f00 	ldrex	r3, [r3]
 8008954:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008958:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800895c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008960:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	461a      	mov	r2, r3
 800896a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800896e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008972:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008976:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800897a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800897e:	e841 2300 	strex	r3, r2, [r1]
 8008982:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008986:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800898a:	2b00      	cmp	r3, #0
 800898c:	d1da      	bne.n	8008944 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	3308      	adds	r3, #8
 8008994:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008996:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008998:	e853 3f00 	ldrex	r3, [r3]
 800899c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800899e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80089a0:	f023 0301 	bic.w	r3, r3, #1
 80089a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	3308      	adds	r3, #8
 80089ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80089b2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80089b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089b8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80089ba:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80089be:	e841 2300 	strex	r3, r2, [r1]
 80089c2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80089c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d1e1      	bne.n	800898e <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	3308      	adds	r3, #8
 80089d0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80089d4:	e853 3f00 	ldrex	r3, [r3]
 80089d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80089da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80089dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80089e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	3308      	adds	r3, #8
 80089ea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80089ee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80089f0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089f2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80089f4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80089f6:	e841 2300 	strex	r3, r2, [r1]
 80089fa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80089fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d1e3      	bne.n	80089ca <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	2220      	movs	r2, #32
 8008a06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a18:	e853 3f00 	ldrex	r3, [r3]
 8008a1c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008a1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a20:	f023 0310 	bic.w	r3, r3, #16
 8008a24:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	461a      	mov	r2, r3
 8008a2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008a32:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008a34:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a36:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008a38:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008a3a:	e841 2300 	strex	r3, r2, [r1]
 8008a3e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008a40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d1e4      	bne.n	8008a10 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	f7f9 ff1b 	bl	8002888 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	2202      	movs	r2, #2
 8008a56:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008a64:	b29b      	uxth	r3, r3
 8008a66:	1ad3      	subs	r3, r2, r3
 8008a68:	b29b      	uxth	r3, r3
 8008a6a:	4619      	mov	r1, r3
 8008a6c:	6878      	ldr	r0, [r7, #4]
 8008a6e:	f000 f939 	bl	8008ce4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008a72:	e119      	b.n	8008ca8 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008a7a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008a7e:	429a      	cmp	r2, r3
 8008a80:	f040 8112 	bne.w	8008ca8 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a8a:	69db      	ldr	r3, [r3, #28]
 8008a8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a90:	f040 810a 	bne.w	8008ca8 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	2202      	movs	r2, #2
 8008a98:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008aa0:	4619      	mov	r1, r3
 8008aa2:	6878      	ldr	r0, [r7, #4]
 8008aa4:	f000 f91e 	bl	8008ce4 <HAL_UARTEx_RxEventCallback>
      return;
 8008aa8:	e0fe      	b.n	8008ca8 <HAL_UART_IRQHandler+0x798>
 8008aaa:	bf00      	nop
 8008aac:	40020010 	.word	0x40020010
 8008ab0:	40020028 	.word	0x40020028
 8008ab4:	40020040 	.word	0x40020040
 8008ab8:	40020058 	.word	0x40020058
 8008abc:	40020070 	.word	0x40020070
 8008ac0:	40020088 	.word	0x40020088
 8008ac4:	400200a0 	.word	0x400200a0
 8008ac8:	400200b8 	.word	0x400200b8
 8008acc:	40020410 	.word	0x40020410
 8008ad0:	40020428 	.word	0x40020428
 8008ad4:	40020440 	.word	0x40020440
 8008ad8:	40020458 	.word	0x40020458
 8008adc:	40020470 	.word	0x40020470
 8008ae0:	40020488 	.word	0x40020488
 8008ae4:	400204a0 	.word	0x400204a0
 8008ae8:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008af8:	b29b      	uxth	r3, r3
 8008afa:	1ad3      	subs	r3, r2, r3
 8008afc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008b06:	b29b      	uxth	r3, r3
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	f000 80cf 	beq.w	8008cac <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8008b0e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	f000 80ca 	beq.w	8008cac <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b20:	e853 3f00 	ldrex	r3, [r3]
 8008b24:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008b26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b28:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008b2c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	461a      	mov	r2, r3
 8008b36:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008b3a:	647b      	str	r3, [r7, #68]	@ 0x44
 8008b3c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b3e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008b40:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008b42:	e841 2300 	strex	r3, r2, [r1]
 8008b46:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008b48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d1e4      	bne.n	8008b18 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	3308      	adds	r3, #8
 8008b54:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b58:	e853 3f00 	ldrex	r3, [r3]
 8008b5c:	623b      	str	r3, [r7, #32]
   return(result);
 8008b5e:	6a3a      	ldr	r2, [r7, #32]
 8008b60:	4b55      	ldr	r3, [pc, #340]	@ (8008cb8 <HAL_UART_IRQHandler+0x7a8>)
 8008b62:	4013      	ands	r3, r2
 8008b64:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	3308      	adds	r3, #8
 8008b6e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008b72:	633a      	str	r2, [r7, #48]	@ 0x30
 8008b74:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b76:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008b78:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008b7a:	e841 2300 	strex	r3, r2, [r1]
 8008b7e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008b80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d1e3      	bne.n	8008b4e <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	2220      	movs	r2, #32
 8008b8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	2200      	movs	r2, #0
 8008b92:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	2200      	movs	r2, #0
 8008b98:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ba0:	693b      	ldr	r3, [r7, #16]
 8008ba2:	e853 3f00 	ldrex	r3, [r3]
 8008ba6:	60fb      	str	r3, [r7, #12]
   return(result);
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	f023 0310 	bic.w	r3, r3, #16
 8008bae:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	461a      	mov	r2, r3
 8008bb8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008bbc:	61fb      	str	r3, [r7, #28]
 8008bbe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bc0:	69b9      	ldr	r1, [r7, #24]
 8008bc2:	69fa      	ldr	r2, [r7, #28]
 8008bc4:	e841 2300 	strex	r3, r2, [r1]
 8008bc8:	617b      	str	r3, [r7, #20]
   return(result);
 8008bca:	697b      	ldr	r3, [r7, #20]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d1e4      	bne.n	8008b9a <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	2202      	movs	r2, #2
 8008bd4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008bd6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008bda:	4619      	mov	r1, r3
 8008bdc:	6878      	ldr	r0, [r7, #4]
 8008bde:	f000 f881 	bl	8008ce4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008be2:	e063      	b.n	8008cac <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008be4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008be8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d00e      	beq.n	8008c0e <HAL_UART_IRQHandler+0x6fe>
 8008bf0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008bf4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d008      	beq.n	8008c0e <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008c04:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008c06:	6878      	ldr	r0, [r7, #4]
 8008c08:	f001 f83d 	bl	8009c86 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008c0c:	e051      	b.n	8008cb2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008c0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d014      	beq.n	8008c44 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008c1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d105      	bne.n	8008c32 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008c26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008c2a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d008      	beq.n	8008c44 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d03a      	beq.n	8008cb0 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008c3e:	6878      	ldr	r0, [r7, #4]
 8008c40:	4798      	blx	r3
    }
    return;
 8008c42:	e035      	b.n	8008cb0 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008c44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d009      	beq.n	8008c64 <HAL_UART_IRQHandler+0x754>
 8008c50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d003      	beq.n	8008c64 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8008c5c:	6878      	ldr	r0, [r7, #4]
 8008c5e:	f000 ffe7 	bl	8009c30 <UART_EndTransmit_IT>
    return;
 8008c62:	e026      	b.n	8008cb2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008c64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c68:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d009      	beq.n	8008c84 <HAL_UART_IRQHandler+0x774>
 8008c70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c74:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d003      	beq.n	8008c84 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008c7c:	6878      	ldr	r0, [r7, #4]
 8008c7e:	f001 f816 	bl	8009cae <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008c82:	e016      	b.n	8008cb2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008c84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c88:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d010      	beq.n	8008cb2 <HAL_UART_IRQHandler+0x7a2>
 8008c90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	da0c      	bge.n	8008cb2 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008c98:	6878      	ldr	r0, [r7, #4]
 8008c9a:	f000 fffe 	bl	8009c9a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008c9e:	e008      	b.n	8008cb2 <HAL_UART_IRQHandler+0x7a2>
      return;
 8008ca0:	bf00      	nop
 8008ca2:	e006      	b.n	8008cb2 <HAL_UART_IRQHandler+0x7a2>
    return;
 8008ca4:	bf00      	nop
 8008ca6:	e004      	b.n	8008cb2 <HAL_UART_IRQHandler+0x7a2>
      return;
 8008ca8:	bf00      	nop
 8008caa:	e002      	b.n	8008cb2 <HAL_UART_IRQHandler+0x7a2>
      return;
 8008cac:	bf00      	nop
 8008cae:	e000      	b.n	8008cb2 <HAL_UART_IRQHandler+0x7a2>
    return;
 8008cb0:	bf00      	nop
  }
}
 8008cb2:	37e8      	adds	r7, #232	@ 0xe8
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	bd80      	pop	{r7, pc}
 8008cb8:	effffffe 	.word	0xeffffffe

08008cbc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008cbc:	b480      	push	{r7}
 8008cbe:	b083      	sub	sp, #12
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008cc4:	bf00      	nop
 8008cc6:	370c      	adds	r7, #12
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cce:	4770      	bx	lr

08008cd0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008cd0:	b480      	push	{r7}
 8008cd2:	b083      	sub	sp, #12
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008cd8:	bf00      	nop
 8008cda:	370c      	adds	r7, #12
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce2:	4770      	bx	lr

08008ce4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008ce4:	b480      	push	{r7}
 8008ce6:	b083      	sub	sp, #12
 8008ce8:	af00      	add	r7, sp, #0
 8008cea:	6078      	str	r0, [r7, #4]
 8008cec:	460b      	mov	r3, r1
 8008cee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008cf0:	bf00      	nop
 8008cf2:	370c      	adds	r7, #12
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfa:	4770      	bx	lr

08008cfc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008cfc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008d00:	b092      	sub	sp, #72	@ 0x48
 8008d02:	af00      	add	r7, sp, #0
 8008d04:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008d06:	2300      	movs	r3, #0
 8008d08:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008d0c:	697b      	ldr	r3, [r7, #20]
 8008d0e:	689a      	ldr	r2, [r3, #8]
 8008d10:	697b      	ldr	r3, [r7, #20]
 8008d12:	691b      	ldr	r3, [r3, #16]
 8008d14:	431a      	orrs	r2, r3
 8008d16:	697b      	ldr	r3, [r7, #20]
 8008d18:	695b      	ldr	r3, [r3, #20]
 8008d1a:	431a      	orrs	r2, r3
 8008d1c:	697b      	ldr	r3, [r7, #20]
 8008d1e:	69db      	ldr	r3, [r3, #28]
 8008d20:	4313      	orrs	r3, r2
 8008d22:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008d24:	697b      	ldr	r3, [r7, #20]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	681a      	ldr	r2, [r3, #0]
 8008d2a:	4bbe      	ldr	r3, [pc, #760]	@ (8009024 <UART_SetConfig+0x328>)
 8008d2c:	4013      	ands	r3, r2
 8008d2e:	697a      	ldr	r2, [r7, #20]
 8008d30:	6812      	ldr	r2, [r2, #0]
 8008d32:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008d34:	430b      	orrs	r3, r1
 8008d36:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008d38:	697b      	ldr	r3, [r7, #20]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	685b      	ldr	r3, [r3, #4]
 8008d3e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008d42:	697b      	ldr	r3, [r7, #20]
 8008d44:	68da      	ldr	r2, [r3, #12]
 8008d46:	697b      	ldr	r3, [r7, #20]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	430a      	orrs	r2, r1
 8008d4c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008d4e:	697b      	ldr	r3, [r7, #20]
 8008d50:	699b      	ldr	r3, [r3, #24]
 8008d52:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008d54:	697b      	ldr	r3, [r7, #20]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	4ab3      	ldr	r2, [pc, #716]	@ (8009028 <UART_SetConfig+0x32c>)
 8008d5a:	4293      	cmp	r3, r2
 8008d5c:	d004      	beq.n	8008d68 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008d5e:	697b      	ldr	r3, [r7, #20]
 8008d60:	6a1b      	ldr	r3, [r3, #32]
 8008d62:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008d64:	4313      	orrs	r3, r2
 8008d66:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008d68:	697b      	ldr	r3, [r7, #20]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	689a      	ldr	r2, [r3, #8]
 8008d6e:	4baf      	ldr	r3, [pc, #700]	@ (800902c <UART_SetConfig+0x330>)
 8008d70:	4013      	ands	r3, r2
 8008d72:	697a      	ldr	r2, [r7, #20]
 8008d74:	6812      	ldr	r2, [r2, #0]
 8008d76:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008d78:	430b      	orrs	r3, r1
 8008d7a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008d7c:	697b      	ldr	r3, [r7, #20]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d82:	f023 010f 	bic.w	r1, r3, #15
 8008d86:	697b      	ldr	r3, [r7, #20]
 8008d88:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008d8a:	697b      	ldr	r3, [r7, #20]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	430a      	orrs	r2, r1
 8008d90:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008d92:	697b      	ldr	r3, [r7, #20]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	4aa6      	ldr	r2, [pc, #664]	@ (8009030 <UART_SetConfig+0x334>)
 8008d98:	4293      	cmp	r3, r2
 8008d9a:	d177      	bne.n	8008e8c <UART_SetConfig+0x190>
 8008d9c:	4ba5      	ldr	r3, [pc, #660]	@ (8009034 <UART_SetConfig+0x338>)
 8008d9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008da0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008da4:	2b28      	cmp	r3, #40	@ 0x28
 8008da6:	d86d      	bhi.n	8008e84 <UART_SetConfig+0x188>
 8008da8:	a201      	add	r2, pc, #4	@ (adr r2, 8008db0 <UART_SetConfig+0xb4>)
 8008daa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dae:	bf00      	nop
 8008db0:	08008e55 	.word	0x08008e55
 8008db4:	08008e85 	.word	0x08008e85
 8008db8:	08008e85 	.word	0x08008e85
 8008dbc:	08008e85 	.word	0x08008e85
 8008dc0:	08008e85 	.word	0x08008e85
 8008dc4:	08008e85 	.word	0x08008e85
 8008dc8:	08008e85 	.word	0x08008e85
 8008dcc:	08008e85 	.word	0x08008e85
 8008dd0:	08008e5d 	.word	0x08008e5d
 8008dd4:	08008e85 	.word	0x08008e85
 8008dd8:	08008e85 	.word	0x08008e85
 8008ddc:	08008e85 	.word	0x08008e85
 8008de0:	08008e85 	.word	0x08008e85
 8008de4:	08008e85 	.word	0x08008e85
 8008de8:	08008e85 	.word	0x08008e85
 8008dec:	08008e85 	.word	0x08008e85
 8008df0:	08008e65 	.word	0x08008e65
 8008df4:	08008e85 	.word	0x08008e85
 8008df8:	08008e85 	.word	0x08008e85
 8008dfc:	08008e85 	.word	0x08008e85
 8008e00:	08008e85 	.word	0x08008e85
 8008e04:	08008e85 	.word	0x08008e85
 8008e08:	08008e85 	.word	0x08008e85
 8008e0c:	08008e85 	.word	0x08008e85
 8008e10:	08008e6d 	.word	0x08008e6d
 8008e14:	08008e85 	.word	0x08008e85
 8008e18:	08008e85 	.word	0x08008e85
 8008e1c:	08008e85 	.word	0x08008e85
 8008e20:	08008e85 	.word	0x08008e85
 8008e24:	08008e85 	.word	0x08008e85
 8008e28:	08008e85 	.word	0x08008e85
 8008e2c:	08008e85 	.word	0x08008e85
 8008e30:	08008e75 	.word	0x08008e75
 8008e34:	08008e85 	.word	0x08008e85
 8008e38:	08008e85 	.word	0x08008e85
 8008e3c:	08008e85 	.word	0x08008e85
 8008e40:	08008e85 	.word	0x08008e85
 8008e44:	08008e85 	.word	0x08008e85
 8008e48:	08008e85 	.word	0x08008e85
 8008e4c:	08008e85 	.word	0x08008e85
 8008e50:	08008e7d 	.word	0x08008e7d
 8008e54:	2301      	movs	r3, #1
 8008e56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e5a:	e222      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8008e5c:	2304      	movs	r3, #4
 8008e5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e62:	e21e      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8008e64:	2308      	movs	r3, #8
 8008e66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e6a:	e21a      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8008e6c:	2310      	movs	r3, #16
 8008e6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e72:	e216      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8008e74:	2320      	movs	r3, #32
 8008e76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e7a:	e212      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8008e7c:	2340      	movs	r3, #64	@ 0x40
 8008e7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e82:	e20e      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8008e84:	2380      	movs	r3, #128	@ 0x80
 8008e86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e8a:	e20a      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8008e8c:	697b      	ldr	r3, [r7, #20]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	4a69      	ldr	r2, [pc, #420]	@ (8009038 <UART_SetConfig+0x33c>)
 8008e92:	4293      	cmp	r3, r2
 8008e94:	d130      	bne.n	8008ef8 <UART_SetConfig+0x1fc>
 8008e96:	4b67      	ldr	r3, [pc, #412]	@ (8009034 <UART_SetConfig+0x338>)
 8008e98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e9a:	f003 0307 	and.w	r3, r3, #7
 8008e9e:	2b05      	cmp	r3, #5
 8008ea0:	d826      	bhi.n	8008ef0 <UART_SetConfig+0x1f4>
 8008ea2:	a201      	add	r2, pc, #4	@ (adr r2, 8008ea8 <UART_SetConfig+0x1ac>)
 8008ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ea8:	08008ec1 	.word	0x08008ec1
 8008eac:	08008ec9 	.word	0x08008ec9
 8008eb0:	08008ed1 	.word	0x08008ed1
 8008eb4:	08008ed9 	.word	0x08008ed9
 8008eb8:	08008ee1 	.word	0x08008ee1
 8008ebc:	08008ee9 	.word	0x08008ee9
 8008ec0:	2300      	movs	r3, #0
 8008ec2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ec6:	e1ec      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8008ec8:	2304      	movs	r3, #4
 8008eca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ece:	e1e8      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8008ed0:	2308      	movs	r3, #8
 8008ed2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ed6:	e1e4      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8008ed8:	2310      	movs	r3, #16
 8008eda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ede:	e1e0      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8008ee0:	2320      	movs	r3, #32
 8008ee2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ee6:	e1dc      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8008ee8:	2340      	movs	r3, #64	@ 0x40
 8008eea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008eee:	e1d8      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8008ef0:	2380      	movs	r3, #128	@ 0x80
 8008ef2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ef6:	e1d4      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8008ef8:	697b      	ldr	r3, [r7, #20]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	4a4f      	ldr	r2, [pc, #316]	@ (800903c <UART_SetConfig+0x340>)
 8008efe:	4293      	cmp	r3, r2
 8008f00:	d130      	bne.n	8008f64 <UART_SetConfig+0x268>
 8008f02:	4b4c      	ldr	r3, [pc, #304]	@ (8009034 <UART_SetConfig+0x338>)
 8008f04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f06:	f003 0307 	and.w	r3, r3, #7
 8008f0a:	2b05      	cmp	r3, #5
 8008f0c:	d826      	bhi.n	8008f5c <UART_SetConfig+0x260>
 8008f0e:	a201      	add	r2, pc, #4	@ (adr r2, 8008f14 <UART_SetConfig+0x218>)
 8008f10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f14:	08008f2d 	.word	0x08008f2d
 8008f18:	08008f35 	.word	0x08008f35
 8008f1c:	08008f3d 	.word	0x08008f3d
 8008f20:	08008f45 	.word	0x08008f45
 8008f24:	08008f4d 	.word	0x08008f4d
 8008f28:	08008f55 	.word	0x08008f55
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f32:	e1b6      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8008f34:	2304      	movs	r3, #4
 8008f36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f3a:	e1b2      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8008f3c:	2308      	movs	r3, #8
 8008f3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f42:	e1ae      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8008f44:	2310      	movs	r3, #16
 8008f46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f4a:	e1aa      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8008f4c:	2320      	movs	r3, #32
 8008f4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f52:	e1a6      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8008f54:	2340      	movs	r3, #64	@ 0x40
 8008f56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f5a:	e1a2      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8008f5c:	2380      	movs	r3, #128	@ 0x80
 8008f5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f62:	e19e      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8008f64:	697b      	ldr	r3, [r7, #20]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	4a35      	ldr	r2, [pc, #212]	@ (8009040 <UART_SetConfig+0x344>)
 8008f6a:	4293      	cmp	r3, r2
 8008f6c:	d130      	bne.n	8008fd0 <UART_SetConfig+0x2d4>
 8008f6e:	4b31      	ldr	r3, [pc, #196]	@ (8009034 <UART_SetConfig+0x338>)
 8008f70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f72:	f003 0307 	and.w	r3, r3, #7
 8008f76:	2b05      	cmp	r3, #5
 8008f78:	d826      	bhi.n	8008fc8 <UART_SetConfig+0x2cc>
 8008f7a:	a201      	add	r2, pc, #4	@ (adr r2, 8008f80 <UART_SetConfig+0x284>)
 8008f7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f80:	08008f99 	.word	0x08008f99
 8008f84:	08008fa1 	.word	0x08008fa1
 8008f88:	08008fa9 	.word	0x08008fa9
 8008f8c:	08008fb1 	.word	0x08008fb1
 8008f90:	08008fb9 	.word	0x08008fb9
 8008f94:	08008fc1 	.word	0x08008fc1
 8008f98:	2300      	movs	r3, #0
 8008f9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f9e:	e180      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8008fa0:	2304      	movs	r3, #4
 8008fa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fa6:	e17c      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8008fa8:	2308      	movs	r3, #8
 8008faa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fae:	e178      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8008fb0:	2310      	movs	r3, #16
 8008fb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fb6:	e174      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8008fb8:	2320      	movs	r3, #32
 8008fba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fbe:	e170      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8008fc0:	2340      	movs	r3, #64	@ 0x40
 8008fc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fc6:	e16c      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8008fc8:	2380      	movs	r3, #128	@ 0x80
 8008fca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fce:	e168      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8008fd0:	697b      	ldr	r3, [r7, #20]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	4a1b      	ldr	r2, [pc, #108]	@ (8009044 <UART_SetConfig+0x348>)
 8008fd6:	4293      	cmp	r3, r2
 8008fd8:	d142      	bne.n	8009060 <UART_SetConfig+0x364>
 8008fda:	4b16      	ldr	r3, [pc, #88]	@ (8009034 <UART_SetConfig+0x338>)
 8008fdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008fde:	f003 0307 	and.w	r3, r3, #7
 8008fe2:	2b05      	cmp	r3, #5
 8008fe4:	d838      	bhi.n	8009058 <UART_SetConfig+0x35c>
 8008fe6:	a201      	add	r2, pc, #4	@ (adr r2, 8008fec <UART_SetConfig+0x2f0>)
 8008fe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fec:	08009005 	.word	0x08009005
 8008ff0:	0800900d 	.word	0x0800900d
 8008ff4:	08009015 	.word	0x08009015
 8008ff8:	0800901d 	.word	0x0800901d
 8008ffc:	08009049 	.word	0x08009049
 8009000:	08009051 	.word	0x08009051
 8009004:	2300      	movs	r3, #0
 8009006:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800900a:	e14a      	b.n	80092a2 <UART_SetConfig+0x5a6>
 800900c:	2304      	movs	r3, #4
 800900e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009012:	e146      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8009014:	2308      	movs	r3, #8
 8009016:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800901a:	e142      	b.n	80092a2 <UART_SetConfig+0x5a6>
 800901c:	2310      	movs	r3, #16
 800901e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009022:	e13e      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8009024:	cfff69f3 	.word	0xcfff69f3
 8009028:	58000c00 	.word	0x58000c00
 800902c:	11fff4ff 	.word	0x11fff4ff
 8009030:	40011000 	.word	0x40011000
 8009034:	58024400 	.word	0x58024400
 8009038:	40004400 	.word	0x40004400
 800903c:	40004800 	.word	0x40004800
 8009040:	40004c00 	.word	0x40004c00
 8009044:	40005000 	.word	0x40005000
 8009048:	2320      	movs	r3, #32
 800904a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800904e:	e128      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8009050:	2340      	movs	r3, #64	@ 0x40
 8009052:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009056:	e124      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8009058:	2380      	movs	r3, #128	@ 0x80
 800905a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800905e:	e120      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8009060:	697b      	ldr	r3, [r7, #20]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	4acb      	ldr	r2, [pc, #812]	@ (8009394 <UART_SetConfig+0x698>)
 8009066:	4293      	cmp	r3, r2
 8009068:	d176      	bne.n	8009158 <UART_SetConfig+0x45c>
 800906a:	4bcb      	ldr	r3, [pc, #812]	@ (8009398 <UART_SetConfig+0x69c>)
 800906c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800906e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009072:	2b28      	cmp	r3, #40	@ 0x28
 8009074:	d86c      	bhi.n	8009150 <UART_SetConfig+0x454>
 8009076:	a201      	add	r2, pc, #4	@ (adr r2, 800907c <UART_SetConfig+0x380>)
 8009078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800907c:	08009121 	.word	0x08009121
 8009080:	08009151 	.word	0x08009151
 8009084:	08009151 	.word	0x08009151
 8009088:	08009151 	.word	0x08009151
 800908c:	08009151 	.word	0x08009151
 8009090:	08009151 	.word	0x08009151
 8009094:	08009151 	.word	0x08009151
 8009098:	08009151 	.word	0x08009151
 800909c:	08009129 	.word	0x08009129
 80090a0:	08009151 	.word	0x08009151
 80090a4:	08009151 	.word	0x08009151
 80090a8:	08009151 	.word	0x08009151
 80090ac:	08009151 	.word	0x08009151
 80090b0:	08009151 	.word	0x08009151
 80090b4:	08009151 	.word	0x08009151
 80090b8:	08009151 	.word	0x08009151
 80090bc:	08009131 	.word	0x08009131
 80090c0:	08009151 	.word	0x08009151
 80090c4:	08009151 	.word	0x08009151
 80090c8:	08009151 	.word	0x08009151
 80090cc:	08009151 	.word	0x08009151
 80090d0:	08009151 	.word	0x08009151
 80090d4:	08009151 	.word	0x08009151
 80090d8:	08009151 	.word	0x08009151
 80090dc:	08009139 	.word	0x08009139
 80090e0:	08009151 	.word	0x08009151
 80090e4:	08009151 	.word	0x08009151
 80090e8:	08009151 	.word	0x08009151
 80090ec:	08009151 	.word	0x08009151
 80090f0:	08009151 	.word	0x08009151
 80090f4:	08009151 	.word	0x08009151
 80090f8:	08009151 	.word	0x08009151
 80090fc:	08009141 	.word	0x08009141
 8009100:	08009151 	.word	0x08009151
 8009104:	08009151 	.word	0x08009151
 8009108:	08009151 	.word	0x08009151
 800910c:	08009151 	.word	0x08009151
 8009110:	08009151 	.word	0x08009151
 8009114:	08009151 	.word	0x08009151
 8009118:	08009151 	.word	0x08009151
 800911c:	08009149 	.word	0x08009149
 8009120:	2301      	movs	r3, #1
 8009122:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009126:	e0bc      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8009128:	2304      	movs	r3, #4
 800912a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800912e:	e0b8      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8009130:	2308      	movs	r3, #8
 8009132:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009136:	e0b4      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8009138:	2310      	movs	r3, #16
 800913a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800913e:	e0b0      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8009140:	2320      	movs	r3, #32
 8009142:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009146:	e0ac      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8009148:	2340      	movs	r3, #64	@ 0x40
 800914a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800914e:	e0a8      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8009150:	2380      	movs	r3, #128	@ 0x80
 8009152:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009156:	e0a4      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8009158:	697b      	ldr	r3, [r7, #20]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	4a8f      	ldr	r2, [pc, #572]	@ (800939c <UART_SetConfig+0x6a0>)
 800915e:	4293      	cmp	r3, r2
 8009160:	d130      	bne.n	80091c4 <UART_SetConfig+0x4c8>
 8009162:	4b8d      	ldr	r3, [pc, #564]	@ (8009398 <UART_SetConfig+0x69c>)
 8009164:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009166:	f003 0307 	and.w	r3, r3, #7
 800916a:	2b05      	cmp	r3, #5
 800916c:	d826      	bhi.n	80091bc <UART_SetConfig+0x4c0>
 800916e:	a201      	add	r2, pc, #4	@ (adr r2, 8009174 <UART_SetConfig+0x478>)
 8009170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009174:	0800918d 	.word	0x0800918d
 8009178:	08009195 	.word	0x08009195
 800917c:	0800919d 	.word	0x0800919d
 8009180:	080091a5 	.word	0x080091a5
 8009184:	080091ad 	.word	0x080091ad
 8009188:	080091b5 	.word	0x080091b5
 800918c:	2300      	movs	r3, #0
 800918e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009192:	e086      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8009194:	2304      	movs	r3, #4
 8009196:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800919a:	e082      	b.n	80092a2 <UART_SetConfig+0x5a6>
 800919c:	2308      	movs	r3, #8
 800919e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091a2:	e07e      	b.n	80092a2 <UART_SetConfig+0x5a6>
 80091a4:	2310      	movs	r3, #16
 80091a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091aa:	e07a      	b.n	80092a2 <UART_SetConfig+0x5a6>
 80091ac:	2320      	movs	r3, #32
 80091ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091b2:	e076      	b.n	80092a2 <UART_SetConfig+0x5a6>
 80091b4:	2340      	movs	r3, #64	@ 0x40
 80091b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091ba:	e072      	b.n	80092a2 <UART_SetConfig+0x5a6>
 80091bc:	2380      	movs	r3, #128	@ 0x80
 80091be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091c2:	e06e      	b.n	80092a2 <UART_SetConfig+0x5a6>
 80091c4:	697b      	ldr	r3, [r7, #20]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	4a75      	ldr	r2, [pc, #468]	@ (80093a0 <UART_SetConfig+0x6a4>)
 80091ca:	4293      	cmp	r3, r2
 80091cc:	d130      	bne.n	8009230 <UART_SetConfig+0x534>
 80091ce:	4b72      	ldr	r3, [pc, #456]	@ (8009398 <UART_SetConfig+0x69c>)
 80091d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80091d2:	f003 0307 	and.w	r3, r3, #7
 80091d6:	2b05      	cmp	r3, #5
 80091d8:	d826      	bhi.n	8009228 <UART_SetConfig+0x52c>
 80091da:	a201      	add	r2, pc, #4	@ (adr r2, 80091e0 <UART_SetConfig+0x4e4>)
 80091dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091e0:	080091f9 	.word	0x080091f9
 80091e4:	08009201 	.word	0x08009201
 80091e8:	08009209 	.word	0x08009209
 80091ec:	08009211 	.word	0x08009211
 80091f0:	08009219 	.word	0x08009219
 80091f4:	08009221 	.word	0x08009221
 80091f8:	2300      	movs	r3, #0
 80091fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091fe:	e050      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8009200:	2304      	movs	r3, #4
 8009202:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009206:	e04c      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8009208:	2308      	movs	r3, #8
 800920a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800920e:	e048      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8009210:	2310      	movs	r3, #16
 8009212:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009216:	e044      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8009218:	2320      	movs	r3, #32
 800921a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800921e:	e040      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8009220:	2340      	movs	r3, #64	@ 0x40
 8009222:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009226:	e03c      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8009228:	2380      	movs	r3, #128	@ 0x80
 800922a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800922e:	e038      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8009230:	697b      	ldr	r3, [r7, #20]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	4a5b      	ldr	r2, [pc, #364]	@ (80093a4 <UART_SetConfig+0x6a8>)
 8009236:	4293      	cmp	r3, r2
 8009238:	d130      	bne.n	800929c <UART_SetConfig+0x5a0>
 800923a:	4b57      	ldr	r3, [pc, #348]	@ (8009398 <UART_SetConfig+0x69c>)
 800923c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800923e:	f003 0307 	and.w	r3, r3, #7
 8009242:	2b05      	cmp	r3, #5
 8009244:	d826      	bhi.n	8009294 <UART_SetConfig+0x598>
 8009246:	a201      	add	r2, pc, #4	@ (adr r2, 800924c <UART_SetConfig+0x550>)
 8009248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800924c:	08009265 	.word	0x08009265
 8009250:	0800926d 	.word	0x0800926d
 8009254:	08009275 	.word	0x08009275
 8009258:	0800927d 	.word	0x0800927d
 800925c:	08009285 	.word	0x08009285
 8009260:	0800928d 	.word	0x0800928d
 8009264:	2302      	movs	r3, #2
 8009266:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800926a:	e01a      	b.n	80092a2 <UART_SetConfig+0x5a6>
 800926c:	2304      	movs	r3, #4
 800926e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009272:	e016      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8009274:	2308      	movs	r3, #8
 8009276:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800927a:	e012      	b.n	80092a2 <UART_SetConfig+0x5a6>
 800927c:	2310      	movs	r3, #16
 800927e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009282:	e00e      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8009284:	2320      	movs	r3, #32
 8009286:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800928a:	e00a      	b.n	80092a2 <UART_SetConfig+0x5a6>
 800928c:	2340      	movs	r3, #64	@ 0x40
 800928e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009292:	e006      	b.n	80092a2 <UART_SetConfig+0x5a6>
 8009294:	2380      	movs	r3, #128	@ 0x80
 8009296:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800929a:	e002      	b.n	80092a2 <UART_SetConfig+0x5a6>
 800929c:	2380      	movs	r3, #128	@ 0x80
 800929e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80092a2:	697b      	ldr	r3, [r7, #20]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	4a3f      	ldr	r2, [pc, #252]	@ (80093a4 <UART_SetConfig+0x6a8>)
 80092a8:	4293      	cmp	r3, r2
 80092aa:	f040 80f8 	bne.w	800949e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80092ae:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80092b2:	2b20      	cmp	r3, #32
 80092b4:	dc46      	bgt.n	8009344 <UART_SetConfig+0x648>
 80092b6:	2b02      	cmp	r3, #2
 80092b8:	f2c0 8082 	blt.w	80093c0 <UART_SetConfig+0x6c4>
 80092bc:	3b02      	subs	r3, #2
 80092be:	2b1e      	cmp	r3, #30
 80092c0:	d87e      	bhi.n	80093c0 <UART_SetConfig+0x6c4>
 80092c2:	a201      	add	r2, pc, #4	@ (adr r2, 80092c8 <UART_SetConfig+0x5cc>)
 80092c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092c8:	0800934b 	.word	0x0800934b
 80092cc:	080093c1 	.word	0x080093c1
 80092d0:	08009353 	.word	0x08009353
 80092d4:	080093c1 	.word	0x080093c1
 80092d8:	080093c1 	.word	0x080093c1
 80092dc:	080093c1 	.word	0x080093c1
 80092e0:	08009363 	.word	0x08009363
 80092e4:	080093c1 	.word	0x080093c1
 80092e8:	080093c1 	.word	0x080093c1
 80092ec:	080093c1 	.word	0x080093c1
 80092f0:	080093c1 	.word	0x080093c1
 80092f4:	080093c1 	.word	0x080093c1
 80092f8:	080093c1 	.word	0x080093c1
 80092fc:	080093c1 	.word	0x080093c1
 8009300:	08009373 	.word	0x08009373
 8009304:	080093c1 	.word	0x080093c1
 8009308:	080093c1 	.word	0x080093c1
 800930c:	080093c1 	.word	0x080093c1
 8009310:	080093c1 	.word	0x080093c1
 8009314:	080093c1 	.word	0x080093c1
 8009318:	080093c1 	.word	0x080093c1
 800931c:	080093c1 	.word	0x080093c1
 8009320:	080093c1 	.word	0x080093c1
 8009324:	080093c1 	.word	0x080093c1
 8009328:	080093c1 	.word	0x080093c1
 800932c:	080093c1 	.word	0x080093c1
 8009330:	080093c1 	.word	0x080093c1
 8009334:	080093c1 	.word	0x080093c1
 8009338:	080093c1 	.word	0x080093c1
 800933c:	080093c1 	.word	0x080093c1
 8009340:	080093b3 	.word	0x080093b3
 8009344:	2b40      	cmp	r3, #64	@ 0x40
 8009346:	d037      	beq.n	80093b8 <UART_SetConfig+0x6bc>
 8009348:	e03a      	b.n	80093c0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800934a:	f7fd fd75 	bl	8006e38 <HAL_RCCEx_GetD3PCLK1Freq>
 800934e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009350:	e03c      	b.n	80093cc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009352:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009356:	4618      	mov	r0, r3
 8009358:	f7fd fd84 	bl	8006e64 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800935c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800935e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009360:	e034      	b.n	80093cc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009362:	f107 0318 	add.w	r3, r7, #24
 8009366:	4618      	mov	r0, r3
 8009368:	f7fd fed0 	bl	800710c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800936c:	69fb      	ldr	r3, [r7, #28]
 800936e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009370:	e02c      	b.n	80093cc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009372:	4b09      	ldr	r3, [pc, #36]	@ (8009398 <UART_SetConfig+0x69c>)
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	f003 0320 	and.w	r3, r3, #32
 800937a:	2b00      	cmp	r3, #0
 800937c:	d016      	beq.n	80093ac <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800937e:	4b06      	ldr	r3, [pc, #24]	@ (8009398 <UART_SetConfig+0x69c>)
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	08db      	lsrs	r3, r3, #3
 8009384:	f003 0303 	and.w	r3, r3, #3
 8009388:	4a07      	ldr	r2, [pc, #28]	@ (80093a8 <UART_SetConfig+0x6ac>)
 800938a:	fa22 f303 	lsr.w	r3, r2, r3
 800938e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009390:	e01c      	b.n	80093cc <UART_SetConfig+0x6d0>
 8009392:	bf00      	nop
 8009394:	40011400 	.word	0x40011400
 8009398:	58024400 	.word	0x58024400
 800939c:	40007800 	.word	0x40007800
 80093a0:	40007c00 	.word	0x40007c00
 80093a4:	58000c00 	.word	0x58000c00
 80093a8:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80093ac:	4b9d      	ldr	r3, [pc, #628]	@ (8009624 <UART_SetConfig+0x928>)
 80093ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80093b0:	e00c      	b.n	80093cc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80093b2:	4b9d      	ldr	r3, [pc, #628]	@ (8009628 <UART_SetConfig+0x92c>)
 80093b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80093b6:	e009      	b.n	80093cc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80093b8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80093bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80093be:	e005      	b.n	80093cc <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80093c0:	2300      	movs	r3, #0
 80093c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80093c4:	2301      	movs	r3, #1
 80093c6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80093ca:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80093cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	f000 81de 	beq.w	8009790 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80093d4:	697b      	ldr	r3, [r7, #20]
 80093d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093d8:	4a94      	ldr	r2, [pc, #592]	@ (800962c <UART_SetConfig+0x930>)
 80093da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80093de:	461a      	mov	r2, r3
 80093e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093e2:	fbb3 f3f2 	udiv	r3, r3, r2
 80093e6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80093e8:	697b      	ldr	r3, [r7, #20]
 80093ea:	685a      	ldr	r2, [r3, #4]
 80093ec:	4613      	mov	r3, r2
 80093ee:	005b      	lsls	r3, r3, #1
 80093f0:	4413      	add	r3, r2
 80093f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80093f4:	429a      	cmp	r2, r3
 80093f6:	d305      	bcc.n	8009404 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80093f8:	697b      	ldr	r3, [r7, #20]
 80093fa:	685b      	ldr	r3, [r3, #4]
 80093fc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80093fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009400:	429a      	cmp	r2, r3
 8009402:	d903      	bls.n	800940c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8009404:	2301      	movs	r3, #1
 8009406:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800940a:	e1c1      	b.n	8009790 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800940c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800940e:	2200      	movs	r2, #0
 8009410:	60bb      	str	r3, [r7, #8]
 8009412:	60fa      	str	r2, [r7, #12]
 8009414:	697b      	ldr	r3, [r7, #20]
 8009416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009418:	4a84      	ldr	r2, [pc, #528]	@ (800962c <UART_SetConfig+0x930>)
 800941a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800941e:	b29b      	uxth	r3, r3
 8009420:	2200      	movs	r2, #0
 8009422:	603b      	str	r3, [r7, #0]
 8009424:	607a      	str	r2, [r7, #4]
 8009426:	e9d7 2300 	ldrd	r2, r3, [r7]
 800942a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800942e:	f7f7 f96b 	bl	8000708 <__aeabi_uldivmod>
 8009432:	4602      	mov	r2, r0
 8009434:	460b      	mov	r3, r1
 8009436:	4610      	mov	r0, r2
 8009438:	4619      	mov	r1, r3
 800943a:	f04f 0200 	mov.w	r2, #0
 800943e:	f04f 0300 	mov.w	r3, #0
 8009442:	020b      	lsls	r3, r1, #8
 8009444:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009448:	0202      	lsls	r2, r0, #8
 800944a:	6979      	ldr	r1, [r7, #20]
 800944c:	6849      	ldr	r1, [r1, #4]
 800944e:	0849      	lsrs	r1, r1, #1
 8009450:	2000      	movs	r0, #0
 8009452:	460c      	mov	r4, r1
 8009454:	4605      	mov	r5, r0
 8009456:	eb12 0804 	adds.w	r8, r2, r4
 800945a:	eb43 0905 	adc.w	r9, r3, r5
 800945e:	697b      	ldr	r3, [r7, #20]
 8009460:	685b      	ldr	r3, [r3, #4]
 8009462:	2200      	movs	r2, #0
 8009464:	469a      	mov	sl, r3
 8009466:	4693      	mov	fp, r2
 8009468:	4652      	mov	r2, sl
 800946a:	465b      	mov	r3, fp
 800946c:	4640      	mov	r0, r8
 800946e:	4649      	mov	r1, r9
 8009470:	f7f7 f94a 	bl	8000708 <__aeabi_uldivmod>
 8009474:	4602      	mov	r2, r0
 8009476:	460b      	mov	r3, r1
 8009478:	4613      	mov	r3, r2
 800947a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800947c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800947e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009482:	d308      	bcc.n	8009496 <UART_SetConfig+0x79a>
 8009484:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009486:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800948a:	d204      	bcs.n	8009496 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800948c:	697b      	ldr	r3, [r7, #20]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009492:	60da      	str	r2, [r3, #12]
 8009494:	e17c      	b.n	8009790 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8009496:	2301      	movs	r3, #1
 8009498:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800949c:	e178      	b.n	8009790 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800949e:	697b      	ldr	r3, [r7, #20]
 80094a0:	69db      	ldr	r3, [r3, #28]
 80094a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80094a6:	f040 80c5 	bne.w	8009634 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80094aa:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80094ae:	2b20      	cmp	r3, #32
 80094b0:	dc48      	bgt.n	8009544 <UART_SetConfig+0x848>
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	db7b      	blt.n	80095ae <UART_SetConfig+0x8b2>
 80094b6:	2b20      	cmp	r3, #32
 80094b8:	d879      	bhi.n	80095ae <UART_SetConfig+0x8b2>
 80094ba:	a201      	add	r2, pc, #4	@ (adr r2, 80094c0 <UART_SetConfig+0x7c4>)
 80094bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094c0:	0800954b 	.word	0x0800954b
 80094c4:	08009553 	.word	0x08009553
 80094c8:	080095af 	.word	0x080095af
 80094cc:	080095af 	.word	0x080095af
 80094d0:	0800955b 	.word	0x0800955b
 80094d4:	080095af 	.word	0x080095af
 80094d8:	080095af 	.word	0x080095af
 80094dc:	080095af 	.word	0x080095af
 80094e0:	0800956b 	.word	0x0800956b
 80094e4:	080095af 	.word	0x080095af
 80094e8:	080095af 	.word	0x080095af
 80094ec:	080095af 	.word	0x080095af
 80094f0:	080095af 	.word	0x080095af
 80094f4:	080095af 	.word	0x080095af
 80094f8:	080095af 	.word	0x080095af
 80094fc:	080095af 	.word	0x080095af
 8009500:	0800957b 	.word	0x0800957b
 8009504:	080095af 	.word	0x080095af
 8009508:	080095af 	.word	0x080095af
 800950c:	080095af 	.word	0x080095af
 8009510:	080095af 	.word	0x080095af
 8009514:	080095af 	.word	0x080095af
 8009518:	080095af 	.word	0x080095af
 800951c:	080095af 	.word	0x080095af
 8009520:	080095af 	.word	0x080095af
 8009524:	080095af 	.word	0x080095af
 8009528:	080095af 	.word	0x080095af
 800952c:	080095af 	.word	0x080095af
 8009530:	080095af 	.word	0x080095af
 8009534:	080095af 	.word	0x080095af
 8009538:	080095af 	.word	0x080095af
 800953c:	080095af 	.word	0x080095af
 8009540:	080095a1 	.word	0x080095a1
 8009544:	2b40      	cmp	r3, #64	@ 0x40
 8009546:	d02e      	beq.n	80095a6 <UART_SetConfig+0x8aa>
 8009548:	e031      	b.n	80095ae <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800954a:	f7fc fa3f 	bl	80059cc <HAL_RCC_GetPCLK1Freq>
 800954e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009550:	e033      	b.n	80095ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009552:	f7fc fa51 	bl	80059f8 <HAL_RCC_GetPCLK2Freq>
 8009556:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009558:	e02f      	b.n	80095ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800955a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800955e:	4618      	mov	r0, r3
 8009560:	f7fd fc80 	bl	8006e64 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009564:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009566:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009568:	e027      	b.n	80095ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800956a:	f107 0318 	add.w	r3, r7, #24
 800956e:	4618      	mov	r0, r3
 8009570:	f7fd fdcc 	bl	800710c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009574:	69fb      	ldr	r3, [r7, #28]
 8009576:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009578:	e01f      	b.n	80095ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800957a:	4b2d      	ldr	r3, [pc, #180]	@ (8009630 <UART_SetConfig+0x934>)
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	f003 0320 	and.w	r3, r3, #32
 8009582:	2b00      	cmp	r3, #0
 8009584:	d009      	beq.n	800959a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009586:	4b2a      	ldr	r3, [pc, #168]	@ (8009630 <UART_SetConfig+0x934>)
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	08db      	lsrs	r3, r3, #3
 800958c:	f003 0303 	and.w	r3, r3, #3
 8009590:	4a24      	ldr	r2, [pc, #144]	@ (8009624 <UART_SetConfig+0x928>)
 8009592:	fa22 f303 	lsr.w	r3, r2, r3
 8009596:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009598:	e00f      	b.n	80095ba <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800959a:	4b22      	ldr	r3, [pc, #136]	@ (8009624 <UART_SetConfig+0x928>)
 800959c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800959e:	e00c      	b.n	80095ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80095a0:	4b21      	ldr	r3, [pc, #132]	@ (8009628 <UART_SetConfig+0x92c>)
 80095a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80095a4:	e009      	b.n	80095ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80095a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80095aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80095ac:	e005      	b.n	80095ba <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80095ae:	2300      	movs	r3, #0
 80095b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80095b2:	2301      	movs	r3, #1
 80095b4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80095b8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80095ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095bc:	2b00      	cmp	r3, #0
 80095be:	f000 80e7 	beq.w	8009790 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80095c2:	697b      	ldr	r3, [r7, #20]
 80095c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095c6:	4a19      	ldr	r2, [pc, #100]	@ (800962c <UART_SetConfig+0x930>)
 80095c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80095cc:	461a      	mov	r2, r3
 80095ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095d0:	fbb3 f3f2 	udiv	r3, r3, r2
 80095d4:	005a      	lsls	r2, r3, #1
 80095d6:	697b      	ldr	r3, [r7, #20]
 80095d8:	685b      	ldr	r3, [r3, #4]
 80095da:	085b      	lsrs	r3, r3, #1
 80095dc:	441a      	add	r2, r3
 80095de:	697b      	ldr	r3, [r7, #20]
 80095e0:	685b      	ldr	r3, [r3, #4]
 80095e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80095e6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80095e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095ea:	2b0f      	cmp	r3, #15
 80095ec:	d916      	bls.n	800961c <UART_SetConfig+0x920>
 80095ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80095f4:	d212      	bcs.n	800961c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80095f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095f8:	b29b      	uxth	r3, r3
 80095fa:	f023 030f 	bic.w	r3, r3, #15
 80095fe:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009600:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009602:	085b      	lsrs	r3, r3, #1
 8009604:	b29b      	uxth	r3, r3
 8009606:	f003 0307 	and.w	r3, r3, #7
 800960a:	b29a      	uxth	r2, r3
 800960c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800960e:	4313      	orrs	r3, r2
 8009610:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8009612:	697b      	ldr	r3, [r7, #20]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8009618:	60da      	str	r2, [r3, #12]
 800961a:	e0b9      	b.n	8009790 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800961c:	2301      	movs	r3, #1
 800961e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009622:	e0b5      	b.n	8009790 <UART_SetConfig+0xa94>
 8009624:	03d09000 	.word	0x03d09000
 8009628:	003d0900 	.word	0x003d0900
 800962c:	0800e448 	.word	0x0800e448
 8009630:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8009634:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009638:	2b20      	cmp	r3, #32
 800963a:	dc49      	bgt.n	80096d0 <UART_SetConfig+0x9d4>
 800963c:	2b00      	cmp	r3, #0
 800963e:	db7c      	blt.n	800973a <UART_SetConfig+0xa3e>
 8009640:	2b20      	cmp	r3, #32
 8009642:	d87a      	bhi.n	800973a <UART_SetConfig+0xa3e>
 8009644:	a201      	add	r2, pc, #4	@ (adr r2, 800964c <UART_SetConfig+0x950>)
 8009646:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800964a:	bf00      	nop
 800964c:	080096d7 	.word	0x080096d7
 8009650:	080096df 	.word	0x080096df
 8009654:	0800973b 	.word	0x0800973b
 8009658:	0800973b 	.word	0x0800973b
 800965c:	080096e7 	.word	0x080096e7
 8009660:	0800973b 	.word	0x0800973b
 8009664:	0800973b 	.word	0x0800973b
 8009668:	0800973b 	.word	0x0800973b
 800966c:	080096f7 	.word	0x080096f7
 8009670:	0800973b 	.word	0x0800973b
 8009674:	0800973b 	.word	0x0800973b
 8009678:	0800973b 	.word	0x0800973b
 800967c:	0800973b 	.word	0x0800973b
 8009680:	0800973b 	.word	0x0800973b
 8009684:	0800973b 	.word	0x0800973b
 8009688:	0800973b 	.word	0x0800973b
 800968c:	08009707 	.word	0x08009707
 8009690:	0800973b 	.word	0x0800973b
 8009694:	0800973b 	.word	0x0800973b
 8009698:	0800973b 	.word	0x0800973b
 800969c:	0800973b 	.word	0x0800973b
 80096a0:	0800973b 	.word	0x0800973b
 80096a4:	0800973b 	.word	0x0800973b
 80096a8:	0800973b 	.word	0x0800973b
 80096ac:	0800973b 	.word	0x0800973b
 80096b0:	0800973b 	.word	0x0800973b
 80096b4:	0800973b 	.word	0x0800973b
 80096b8:	0800973b 	.word	0x0800973b
 80096bc:	0800973b 	.word	0x0800973b
 80096c0:	0800973b 	.word	0x0800973b
 80096c4:	0800973b 	.word	0x0800973b
 80096c8:	0800973b 	.word	0x0800973b
 80096cc:	0800972d 	.word	0x0800972d
 80096d0:	2b40      	cmp	r3, #64	@ 0x40
 80096d2:	d02e      	beq.n	8009732 <UART_SetConfig+0xa36>
 80096d4:	e031      	b.n	800973a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80096d6:	f7fc f979 	bl	80059cc <HAL_RCC_GetPCLK1Freq>
 80096da:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80096dc:	e033      	b.n	8009746 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80096de:	f7fc f98b 	bl	80059f8 <HAL_RCC_GetPCLK2Freq>
 80096e2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80096e4:	e02f      	b.n	8009746 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80096e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80096ea:	4618      	mov	r0, r3
 80096ec:	f7fd fbba 	bl	8006e64 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80096f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096f4:	e027      	b.n	8009746 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80096f6:	f107 0318 	add.w	r3, r7, #24
 80096fa:	4618      	mov	r0, r3
 80096fc:	f7fd fd06 	bl	800710c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009700:	69fb      	ldr	r3, [r7, #28]
 8009702:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009704:	e01f      	b.n	8009746 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009706:	4b2d      	ldr	r3, [pc, #180]	@ (80097bc <UART_SetConfig+0xac0>)
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	f003 0320 	and.w	r3, r3, #32
 800970e:	2b00      	cmp	r3, #0
 8009710:	d009      	beq.n	8009726 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009712:	4b2a      	ldr	r3, [pc, #168]	@ (80097bc <UART_SetConfig+0xac0>)
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	08db      	lsrs	r3, r3, #3
 8009718:	f003 0303 	and.w	r3, r3, #3
 800971c:	4a28      	ldr	r2, [pc, #160]	@ (80097c0 <UART_SetConfig+0xac4>)
 800971e:	fa22 f303 	lsr.w	r3, r2, r3
 8009722:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009724:	e00f      	b.n	8009746 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8009726:	4b26      	ldr	r3, [pc, #152]	@ (80097c0 <UART_SetConfig+0xac4>)
 8009728:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800972a:	e00c      	b.n	8009746 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800972c:	4b25      	ldr	r3, [pc, #148]	@ (80097c4 <UART_SetConfig+0xac8>)
 800972e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009730:	e009      	b.n	8009746 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009732:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009736:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009738:	e005      	b.n	8009746 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800973a:	2300      	movs	r3, #0
 800973c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800973e:	2301      	movs	r3, #1
 8009740:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009744:	bf00      	nop
    }

    if (pclk != 0U)
 8009746:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009748:	2b00      	cmp	r3, #0
 800974a:	d021      	beq.n	8009790 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800974c:	697b      	ldr	r3, [r7, #20]
 800974e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009750:	4a1d      	ldr	r2, [pc, #116]	@ (80097c8 <UART_SetConfig+0xacc>)
 8009752:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009756:	461a      	mov	r2, r3
 8009758:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800975a:	fbb3 f2f2 	udiv	r2, r3, r2
 800975e:	697b      	ldr	r3, [r7, #20]
 8009760:	685b      	ldr	r3, [r3, #4]
 8009762:	085b      	lsrs	r3, r3, #1
 8009764:	441a      	add	r2, r3
 8009766:	697b      	ldr	r3, [r7, #20]
 8009768:	685b      	ldr	r3, [r3, #4]
 800976a:	fbb2 f3f3 	udiv	r3, r2, r3
 800976e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009770:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009772:	2b0f      	cmp	r3, #15
 8009774:	d909      	bls.n	800978a <UART_SetConfig+0xa8e>
 8009776:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009778:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800977c:	d205      	bcs.n	800978a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800977e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009780:	b29a      	uxth	r2, r3
 8009782:	697b      	ldr	r3, [r7, #20]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	60da      	str	r2, [r3, #12]
 8009788:	e002      	b.n	8009790 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800978a:	2301      	movs	r3, #1
 800978c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009790:	697b      	ldr	r3, [r7, #20]
 8009792:	2201      	movs	r2, #1
 8009794:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009798:	697b      	ldr	r3, [r7, #20]
 800979a:	2201      	movs	r2, #1
 800979c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80097a0:	697b      	ldr	r3, [r7, #20]
 80097a2:	2200      	movs	r2, #0
 80097a4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80097a6:	697b      	ldr	r3, [r7, #20]
 80097a8:	2200      	movs	r2, #0
 80097aa:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80097ac:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80097b0:	4618      	mov	r0, r3
 80097b2:	3748      	adds	r7, #72	@ 0x48
 80097b4:	46bd      	mov	sp, r7
 80097b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80097ba:	bf00      	nop
 80097bc:	58024400 	.word	0x58024400
 80097c0:	03d09000 	.word	0x03d09000
 80097c4:	003d0900 	.word	0x003d0900
 80097c8:	0800e448 	.word	0x0800e448

080097cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80097cc:	b480      	push	{r7}
 80097ce:	b083      	sub	sp, #12
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097d8:	f003 0308 	and.w	r3, r3, #8
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d00a      	beq.n	80097f6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	685b      	ldr	r3, [r3, #4]
 80097e6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	430a      	orrs	r2, r1
 80097f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097fa:	f003 0301 	and.w	r3, r3, #1
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d00a      	beq.n	8009818 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	685b      	ldr	r3, [r3, #4]
 8009808:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	430a      	orrs	r2, r1
 8009816:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800981c:	f003 0302 	and.w	r3, r3, #2
 8009820:	2b00      	cmp	r3, #0
 8009822:	d00a      	beq.n	800983a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	685b      	ldr	r3, [r3, #4]
 800982a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	430a      	orrs	r2, r1
 8009838:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800983e:	f003 0304 	and.w	r3, r3, #4
 8009842:	2b00      	cmp	r3, #0
 8009844:	d00a      	beq.n	800985c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	685b      	ldr	r3, [r3, #4]
 800984c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	430a      	orrs	r2, r1
 800985a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009860:	f003 0310 	and.w	r3, r3, #16
 8009864:	2b00      	cmp	r3, #0
 8009866:	d00a      	beq.n	800987e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	689b      	ldr	r3, [r3, #8]
 800986e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	430a      	orrs	r2, r1
 800987c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009882:	f003 0320 	and.w	r3, r3, #32
 8009886:	2b00      	cmp	r3, #0
 8009888:	d00a      	beq.n	80098a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	689b      	ldr	r3, [r3, #8]
 8009890:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	430a      	orrs	r2, r1
 800989e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d01a      	beq.n	80098e2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	685b      	ldr	r3, [r3, #4]
 80098b2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	430a      	orrs	r2, r1
 80098c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80098c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80098ca:	d10a      	bne.n	80098e2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	685b      	ldr	r3, [r3, #4]
 80098d2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	430a      	orrs	r2, r1
 80098e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d00a      	beq.n	8009904 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	685b      	ldr	r3, [r3, #4]
 80098f4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	430a      	orrs	r2, r1
 8009902:	605a      	str	r2, [r3, #4]
  }
}
 8009904:	bf00      	nop
 8009906:	370c      	adds	r7, #12
 8009908:	46bd      	mov	sp, r7
 800990a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800990e:	4770      	bx	lr

08009910 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009910:	b580      	push	{r7, lr}
 8009912:	b098      	sub	sp, #96	@ 0x60
 8009914:	af02      	add	r7, sp, #8
 8009916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	2200      	movs	r2, #0
 800991c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009920:	f7f8 f92a 	bl	8001b78 <HAL_GetTick>
 8009924:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	f003 0308 	and.w	r3, r3, #8
 8009930:	2b08      	cmp	r3, #8
 8009932:	d12f      	bne.n	8009994 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009934:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009938:	9300      	str	r3, [sp, #0]
 800993a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800993c:	2200      	movs	r2, #0
 800993e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009942:	6878      	ldr	r0, [r7, #4]
 8009944:	f000 f88e 	bl	8009a64 <UART_WaitOnFlagUntilTimeout>
 8009948:	4603      	mov	r3, r0
 800994a:	2b00      	cmp	r3, #0
 800994c:	d022      	beq.n	8009994 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009954:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009956:	e853 3f00 	ldrex	r3, [r3]
 800995a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800995c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800995e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009962:	653b      	str	r3, [r7, #80]	@ 0x50
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	461a      	mov	r2, r3
 800996a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800996c:	647b      	str	r3, [r7, #68]	@ 0x44
 800996e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009970:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009972:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009974:	e841 2300 	strex	r3, r2, [r1]
 8009978:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800997a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800997c:	2b00      	cmp	r3, #0
 800997e:	d1e6      	bne.n	800994e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	2220      	movs	r2, #32
 8009984:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	2200      	movs	r2, #0
 800998c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009990:	2303      	movs	r3, #3
 8009992:	e063      	b.n	8009a5c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	f003 0304 	and.w	r3, r3, #4
 800999e:	2b04      	cmp	r3, #4
 80099a0:	d149      	bne.n	8009a36 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80099a2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80099a6:	9300      	str	r3, [sp, #0]
 80099a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80099aa:	2200      	movs	r2, #0
 80099ac:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80099b0:	6878      	ldr	r0, [r7, #4]
 80099b2:	f000 f857 	bl	8009a64 <UART_WaitOnFlagUntilTimeout>
 80099b6:	4603      	mov	r3, r0
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d03c      	beq.n	8009a36 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099c4:	e853 3f00 	ldrex	r3, [r3]
 80099c8:	623b      	str	r3, [r7, #32]
   return(result);
 80099ca:	6a3b      	ldr	r3, [r7, #32]
 80099cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80099d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	461a      	mov	r2, r3
 80099d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80099da:	633b      	str	r3, [r7, #48]	@ 0x30
 80099dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80099e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80099e2:	e841 2300 	strex	r3, r2, [r1]
 80099e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80099e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d1e6      	bne.n	80099bc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	3308      	adds	r3, #8
 80099f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099f6:	693b      	ldr	r3, [r7, #16]
 80099f8:	e853 3f00 	ldrex	r3, [r3]
 80099fc:	60fb      	str	r3, [r7, #12]
   return(result);
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	f023 0301 	bic.w	r3, r3, #1
 8009a04:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	3308      	adds	r3, #8
 8009a0c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009a0e:	61fa      	str	r2, [r7, #28]
 8009a10:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a12:	69b9      	ldr	r1, [r7, #24]
 8009a14:	69fa      	ldr	r2, [r7, #28]
 8009a16:	e841 2300 	strex	r3, r2, [r1]
 8009a1a:	617b      	str	r3, [r7, #20]
   return(result);
 8009a1c:	697b      	ldr	r3, [r7, #20]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d1e5      	bne.n	80099ee <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	2220      	movs	r2, #32
 8009a26:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	2200      	movs	r2, #0
 8009a2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009a32:	2303      	movs	r3, #3
 8009a34:	e012      	b.n	8009a5c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	2220      	movs	r2, #32
 8009a3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	2220      	movs	r2, #32
 8009a42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	2200      	movs	r2, #0
 8009a4a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	2200      	movs	r2, #0
 8009a50:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	2200      	movs	r2, #0
 8009a56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009a5a:	2300      	movs	r3, #0
}
 8009a5c:	4618      	mov	r0, r3
 8009a5e:	3758      	adds	r7, #88	@ 0x58
 8009a60:	46bd      	mov	sp, r7
 8009a62:	bd80      	pop	{r7, pc}

08009a64 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009a64:	b580      	push	{r7, lr}
 8009a66:	b084      	sub	sp, #16
 8009a68:	af00      	add	r7, sp, #0
 8009a6a:	60f8      	str	r0, [r7, #12]
 8009a6c:	60b9      	str	r1, [r7, #8]
 8009a6e:	603b      	str	r3, [r7, #0]
 8009a70:	4613      	mov	r3, r2
 8009a72:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a74:	e04f      	b.n	8009b16 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009a76:	69bb      	ldr	r3, [r7, #24]
 8009a78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a7c:	d04b      	beq.n	8009b16 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009a7e:	f7f8 f87b 	bl	8001b78 <HAL_GetTick>
 8009a82:	4602      	mov	r2, r0
 8009a84:	683b      	ldr	r3, [r7, #0]
 8009a86:	1ad3      	subs	r3, r2, r3
 8009a88:	69ba      	ldr	r2, [r7, #24]
 8009a8a:	429a      	cmp	r2, r3
 8009a8c:	d302      	bcc.n	8009a94 <UART_WaitOnFlagUntilTimeout+0x30>
 8009a8e:	69bb      	ldr	r3, [r7, #24]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d101      	bne.n	8009a98 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009a94:	2303      	movs	r3, #3
 8009a96:	e04e      	b.n	8009b36 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	f003 0304 	and.w	r3, r3, #4
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d037      	beq.n	8009b16 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009aa6:	68bb      	ldr	r3, [r7, #8]
 8009aa8:	2b80      	cmp	r3, #128	@ 0x80
 8009aaa:	d034      	beq.n	8009b16 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009aac:	68bb      	ldr	r3, [r7, #8]
 8009aae:	2b40      	cmp	r3, #64	@ 0x40
 8009ab0:	d031      	beq.n	8009b16 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	69db      	ldr	r3, [r3, #28]
 8009ab8:	f003 0308 	and.w	r3, r3, #8
 8009abc:	2b08      	cmp	r3, #8
 8009abe:	d110      	bne.n	8009ae2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	2208      	movs	r2, #8
 8009ac6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009ac8:	68f8      	ldr	r0, [r7, #12]
 8009aca:	f000 f839 	bl	8009b40 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	2208      	movs	r2, #8
 8009ad2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	2200      	movs	r2, #0
 8009ada:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009ade:	2301      	movs	r3, #1
 8009ae0:	e029      	b.n	8009b36 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	69db      	ldr	r3, [r3, #28]
 8009ae8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009aec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009af0:	d111      	bne.n	8009b16 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009afa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009afc:	68f8      	ldr	r0, [r7, #12]
 8009afe:	f000 f81f 	bl	8009b40 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	2220      	movs	r2, #32
 8009b06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009b12:	2303      	movs	r3, #3
 8009b14:	e00f      	b.n	8009b36 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	69da      	ldr	r2, [r3, #28]
 8009b1c:	68bb      	ldr	r3, [r7, #8]
 8009b1e:	4013      	ands	r3, r2
 8009b20:	68ba      	ldr	r2, [r7, #8]
 8009b22:	429a      	cmp	r2, r3
 8009b24:	bf0c      	ite	eq
 8009b26:	2301      	moveq	r3, #1
 8009b28:	2300      	movne	r3, #0
 8009b2a:	b2db      	uxtb	r3, r3
 8009b2c:	461a      	mov	r2, r3
 8009b2e:	79fb      	ldrb	r3, [r7, #7]
 8009b30:	429a      	cmp	r2, r3
 8009b32:	d0a0      	beq.n	8009a76 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009b34:	2300      	movs	r3, #0
}
 8009b36:	4618      	mov	r0, r3
 8009b38:	3710      	adds	r7, #16
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	bd80      	pop	{r7, pc}
	...

08009b40 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009b40:	b480      	push	{r7}
 8009b42:	b095      	sub	sp, #84	@ 0x54
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b50:	e853 3f00 	ldrex	r3, [r3]
 8009b54:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009b56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b58:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009b5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	461a      	mov	r2, r3
 8009b64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b66:	643b      	str	r3, [r7, #64]	@ 0x40
 8009b68:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b6a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009b6c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009b6e:	e841 2300 	strex	r3, r2, [r1]
 8009b72:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009b74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d1e6      	bne.n	8009b48 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	3308      	adds	r3, #8
 8009b80:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b82:	6a3b      	ldr	r3, [r7, #32]
 8009b84:	e853 3f00 	ldrex	r3, [r3]
 8009b88:	61fb      	str	r3, [r7, #28]
   return(result);
 8009b8a:	69fa      	ldr	r2, [r7, #28]
 8009b8c:	4b1e      	ldr	r3, [pc, #120]	@ (8009c08 <UART_EndRxTransfer+0xc8>)
 8009b8e:	4013      	ands	r3, r2
 8009b90:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	3308      	adds	r3, #8
 8009b98:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009b9a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009b9c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b9e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009ba0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009ba2:	e841 2300 	strex	r3, r2, [r1]
 8009ba6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d1e5      	bne.n	8009b7a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009bb2:	2b01      	cmp	r3, #1
 8009bb4:	d118      	bne.n	8009be8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	e853 3f00 	ldrex	r3, [r3]
 8009bc2:	60bb      	str	r3, [r7, #8]
   return(result);
 8009bc4:	68bb      	ldr	r3, [r7, #8]
 8009bc6:	f023 0310 	bic.w	r3, r3, #16
 8009bca:	647b      	str	r3, [r7, #68]	@ 0x44
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	461a      	mov	r2, r3
 8009bd2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009bd4:	61bb      	str	r3, [r7, #24]
 8009bd6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bd8:	6979      	ldr	r1, [r7, #20]
 8009bda:	69ba      	ldr	r2, [r7, #24]
 8009bdc:	e841 2300 	strex	r3, r2, [r1]
 8009be0:	613b      	str	r3, [r7, #16]
   return(result);
 8009be2:	693b      	ldr	r3, [r7, #16]
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d1e6      	bne.n	8009bb6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	2220      	movs	r2, #32
 8009bec:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	2200      	movs	r2, #0
 8009bfa:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009bfc:	bf00      	nop
 8009bfe:	3754      	adds	r7, #84	@ 0x54
 8009c00:	46bd      	mov	sp, r7
 8009c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c06:	4770      	bx	lr
 8009c08:	effffffe 	.word	0xeffffffe

08009c0c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009c0c:	b580      	push	{r7, lr}
 8009c0e:	b084      	sub	sp, #16
 8009c10:	af00      	add	r7, sp, #0
 8009c12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c18:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	2200      	movs	r2, #0
 8009c1e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009c22:	68f8      	ldr	r0, [r7, #12]
 8009c24:	f7ff f854 	bl	8008cd0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009c28:	bf00      	nop
 8009c2a:	3710      	adds	r7, #16
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	bd80      	pop	{r7, pc}

08009c30 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009c30:	b580      	push	{r7, lr}
 8009c32:	b088      	sub	sp, #32
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	e853 3f00 	ldrex	r3, [r3]
 8009c44:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c46:	68bb      	ldr	r3, [r7, #8]
 8009c48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009c4c:	61fb      	str	r3, [r7, #28]
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	461a      	mov	r2, r3
 8009c54:	69fb      	ldr	r3, [r7, #28]
 8009c56:	61bb      	str	r3, [r7, #24]
 8009c58:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c5a:	6979      	ldr	r1, [r7, #20]
 8009c5c:	69ba      	ldr	r2, [r7, #24]
 8009c5e:	e841 2300 	strex	r3, r2, [r1]
 8009c62:	613b      	str	r3, [r7, #16]
   return(result);
 8009c64:	693b      	ldr	r3, [r7, #16]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d1e6      	bne.n	8009c38 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	2220      	movs	r2, #32
 8009c6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	2200      	movs	r2, #0
 8009c76:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009c78:	6878      	ldr	r0, [r7, #4]
 8009c7a:	f7ff f81f 	bl	8008cbc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009c7e:	bf00      	nop
 8009c80:	3720      	adds	r7, #32
 8009c82:	46bd      	mov	sp, r7
 8009c84:	bd80      	pop	{r7, pc}

08009c86 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009c86:	b480      	push	{r7}
 8009c88:	b083      	sub	sp, #12
 8009c8a:	af00      	add	r7, sp, #0
 8009c8c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009c8e:	bf00      	nop
 8009c90:	370c      	adds	r7, #12
 8009c92:	46bd      	mov	sp, r7
 8009c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c98:	4770      	bx	lr

08009c9a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009c9a:	b480      	push	{r7}
 8009c9c:	b083      	sub	sp, #12
 8009c9e:	af00      	add	r7, sp, #0
 8009ca0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009ca2:	bf00      	nop
 8009ca4:	370c      	adds	r7, #12
 8009ca6:	46bd      	mov	sp, r7
 8009ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cac:	4770      	bx	lr

08009cae <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009cae:	b480      	push	{r7}
 8009cb0:	b083      	sub	sp, #12
 8009cb2:	af00      	add	r7, sp, #0
 8009cb4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009cb6:	bf00      	nop
 8009cb8:	370c      	adds	r7, #12
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc0:	4770      	bx	lr

08009cc2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009cc2:	b480      	push	{r7}
 8009cc4:	b085      	sub	sp, #20
 8009cc6:	af00      	add	r7, sp, #0
 8009cc8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009cd0:	2b01      	cmp	r3, #1
 8009cd2:	d101      	bne.n	8009cd8 <HAL_UARTEx_DisableFifoMode+0x16>
 8009cd4:	2302      	movs	r3, #2
 8009cd6:	e027      	b.n	8009d28 <HAL_UARTEx_DisableFifoMode+0x66>
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	2201      	movs	r2, #1
 8009cdc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2224      	movs	r2, #36	@ 0x24
 8009ce4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	681a      	ldr	r2, [r3, #0]
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	f022 0201 	bic.w	r2, r2, #1
 8009cfe:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009d06:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	2200      	movs	r2, #0
 8009d0c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	68fa      	ldr	r2, [r7, #12]
 8009d14:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	2220      	movs	r2, #32
 8009d1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	2200      	movs	r2, #0
 8009d22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009d26:	2300      	movs	r3, #0
}
 8009d28:	4618      	mov	r0, r3
 8009d2a:	3714      	adds	r7, #20
 8009d2c:	46bd      	mov	sp, r7
 8009d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d32:	4770      	bx	lr

08009d34 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009d34:	b580      	push	{r7, lr}
 8009d36:	b084      	sub	sp, #16
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	6078      	str	r0, [r7, #4]
 8009d3c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009d44:	2b01      	cmp	r3, #1
 8009d46:	d101      	bne.n	8009d4c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009d48:	2302      	movs	r3, #2
 8009d4a:	e02d      	b.n	8009da8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	2201      	movs	r2, #1
 8009d50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	2224      	movs	r2, #36	@ 0x24
 8009d58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	681a      	ldr	r2, [r3, #0]
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	f022 0201 	bic.w	r2, r2, #1
 8009d72:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	689b      	ldr	r3, [r3, #8]
 8009d7a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	683a      	ldr	r2, [r7, #0]
 8009d84:	430a      	orrs	r2, r1
 8009d86:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009d88:	6878      	ldr	r0, [r7, #4]
 8009d8a:	f000 f84f 	bl	8009e2c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	68fa      	ldr	r2, [r7, #12]
 8009d94:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	2220      	movs	r2, #32
 8009d9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	2200      	movs	r2, #0
 8009da2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009da6:	2300      	movs	r3, #0
}
 8009da8:	4618      	mov	r0, r3
 8009daa:	3710      	adds	r7, #16
 8009dac:	46bd      	mov	sp, r7
 8009dae:	bd80      	pop	{r7, pc}

08009db0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009db0:	b580      	push	{r7, lr}
 8009db2:	b084      	sub	sp, #16
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	6078      	str	r0, [r7, #4]
 8009db8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009dc0:	2b01      	cmp	r3, #1
 8009dc2:	d101      	bne.n	8009dc8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009dc4:	2302      	movs	r3, #2
 8009dc6:	e02d      	b.n	8009e24 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	2201      	movs	r2, #1
 8009dcc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	2224      	movs	r2, #36	@ 0x24
 8009dd4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	681a      	ldr	r2, [r3, #0]
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	f022 0201 	bic.w	r2, r2, #1
 8009dee:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	689b      	ldr	r3, [r3, #8]
 8009df6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	683a      	ldr	r2, [r7, #0]
 8009e00:	430a      	orrs	r2, r1
 8009e02:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009e04:	6878      	ldr	r0, [r7, #4]
 8009e06:	f000 f811 	bl	8009e2c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	68fa      	ldr	r2, [r7, #12]
 8009e10:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	2220      	movs	r2, #32
 8009e16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	2200      	movs	r2, #0
 8009e1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009e22:	2300      	movs	r3, #0
}
 8009e24:	4618      	mov	r0, r3
 8009e26:	3710      	adds	r7, #16
 8009e28:	46bd      	mov	sp, r7
 8009e2a:	bd80      	pop	{r7, pc}

08009e2c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009e2c:	b480      	push	{r7}
 8009e2e:	b085      	sub	sp, #20
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d108      	bne.n	8009e4e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	2201      	movs	r2, #1
 8009e40:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2201      	movs	r2, #1
 8009e48:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009e4c:	e031      	b.n	8009eb2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009e4e:	2310      	movs	r3, #16
 8009e50:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009e52:	2310      	movs	r3, #16
 8009e54:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	689b      	ldr	r3, [r3, #8]
 8009e5c:	0e5b      	lsrs	r3, r3, #25
 8009e5e:	b2db      	uxtb	r3, r3
 8009e60:	f003 0307 	and.w	r3, r3, #7
 8009e64:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	689b      	ldr	r3, [r3, #8]
 8009e6c:	0f5b      	lsrs	r3, r3, #29
 8009e6e:	b2db      	uxtb	r3, r3
 8009e70:	f003 0307 	and.w	r3, r3, #7
 8009e74:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009e76:	7bbb      	ldrb	r3, [r7, #14]
 8009e78:	7b3a      	ldrb	r2, [r7, #12]
 8009e7a:	4911      	ldr	r1, [pc, #68]	@ (8009ec0 <UARTEx_SetNbDataToProcess+0x94>)
 8009e7c:	5c8a      	ldrb	r2, [r1, r2]
 8009e7e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009e82:	7b3a      	ldrb	r2, [r7, #12]
 8009e84:	490f      	ldr	r1, [pc, #60]	@ (8009ec4 <UARTEx_SetNbDataToProcess+0x98>)
 8009e86:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009e88:	fb93 f3f2 	sdiv	r3, r3, r2
 8009e8c:	b29a      	uxth	r2, r3
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009e94:	7bfb      	ldrb	r3, [r7, #15]
 8009e96:	7b7a      	ldrb	r2, [r7, #13]
 8009e98:	4909      	ldr	r1, [pc, #36]	@ (8009ec0 <UARTEx_SetNbDataToProcess+0x94>)
 8009e9a:	5c8a      	ldrb	r2, [r1, r2]
 8009e9c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009ea0:	7b7a      	ldrb	r2, [r7, #13]
 8009ea2:	4908      	ldr	r1, [pc, #32]	@ (8009ec4 <UARTEx_SetNbDataToProcess+0x98>)
 8009ea4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009ea6:	fb93 f3f2 	sdiv	r3, r3, r2
 8009eaa:	b29a      	uxth	r2, r3
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009eb2:	bf00      	nop
 8009eb4:	3714      	adds	r7, #20
 8009eb6:	46bd      	mov	sp, r7
 8009eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ebc:	4770      	bx	lr
 8009ebe:	bf00      	nop
 8009ec0:	0800e460 	.word	0x0800e460
 8009ec4:	0800e468 	.word	0x0800e468

08009ec8 <__cvt>:
 8009ec8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009eca:	ed2d 8b02 	vpush	{d8}
 8009ece:	eeb0 8b40 	vmov.f64	d8, d0
 8009ed2:	b085      	sub	sp, #20
 8009ed4:	4617      	mov	r7, r2
 8009ed6:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8009ed8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009eda:	ee18 2a90 	vmov	r2, s17
 8009ede:	f025 0520 	bic.w	r5, r5, #32
 8009ee2:	2a00      	cmp	r2, #0
 8009ee4:	bfb6      	itet	lt
 8009ee6:	222d      	movlt	r2, #45	@ 0x2d
 8009ee8:	2200      	movge	r2, #0
 8009eea:	eeb1 8b40 	vneglt.f64	d8, d0
 8009eee:	2d46      	cmp	r5, #70	@ 0x46
 8009ef0:	460c      	mov	r4, r1
 8009ef2:	701a      	strb	r2, [r3, #0]
 8009ef4:	d004      	beq.n	8009f00 <__cvt+0x38>
 8009ef6:	2d45      	cmp	r5, #69	@ 0x45
 8009ef8:	d100      	bne.n	8009efc <__cvt+0x34>
 8009efa:	3401      	adds	r4, #1
 8009efc:	2102      	movs	r1, #2
 8009efe:	e000      	b.n	8009f02 <__cvt+0x3a>
 8009f00:	2103      	movs	r1, #3
 8009f02:	ab03      	add	r3, sp, #12
 8009f04:	9301      	str	r3, [sp, #4]
 8009f06:	ab02      	add	r3, sp, #8
 8009f08:	9300      	str	r3, [sp, #0]
 8009f0a:	4622      	mov	r2, r4
 8009f0c:	4633      	mov	r3, r6
 8009f0e:	eeb0 0b48 	vmov.f64	d0, d8
 8009f12:	f001 f84d 	bl	800afb0 <_dtoa_r>
 8009f16:	2d47      	cmp	r5, #71	@ 0x47
 8009f18:	d114      	bne.n	8009f44 <__cvt+0x7c>
 8009f1a:	07fb      	lsls	r3, r7, #31
 8009f1c:	d50a      	bpl.n	8009f34 <__cvt+0x6c>
 8009f1e:	1902      	adds	r2, r0, r4
 8009f20:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009f24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f28:	bf08      	it	eq
 8009f2a:	9203      	streq	r2, [sp, #12]
 8009f2c:	2130      	movs	r1, #48	@ 0x30
 8009f2e:	9b03      	ldr	r3, [sp, #12]
 8009f30:	4293      	cmp	r3, r2
 8009f32:	d319      	bcc.n	8009f68 <__cvt+0xa0>
 8009f34:	9b03      	ldr	r3, [sp, #12]
 8009f36:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009f38:	1a1b      	subs	r3, r3, r0
 8009f3a:	6013      	str	r3, [r2, #0]
 8009f3c:	b005      	add	sp, #20
 8009f3e:	ecbd 8b02 	vpop	{d8}
 8009f42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f44:	2d46      	cmp	r5, #70	@ 0x46
 8009f46:	eb00 0204 	add.w	r2, r0, r4
 8009f4a:	d1e9      	bne.n	8009f20 <__cvt+0x58>
 8009f4c:	7803      	ldrb	r3, [r0, #0]
 8009f4e:	2b30      	cmp	r3, #48	@ 0x30
 8009f50:	d107      	bne.n	8009f62 <__cvt+0x9a>
 8009f52:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009f56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f5a:	bf1c      	itt	ne
 8009f5c:	f1c4 0401 	rsbne	r4, r4, #1
 8009f60:	6034      	strne	r4, [r6, #0]
 8009f62:	6833      	ldr	r3, [r6, #0]
 8009f64:	441a      	add	r2, r3
 8009f66:	e7db      	b.n	8009f20 <__cvt+0x58>
 8009f68:	1c5c      	adds	r4, r3, #1
 8009f6a:	9403      	str	r4, [sp, #12]
 8009f6c:	7019      	strb	r1, [r3, #0]
 8009f6e:	e7de      	b.n	8009f2e <__cvt+0x66>

08009f70 <__exponent>:
 8009f70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009f72:	2900      	cmp	r1, #0
 8009f74:	bfba      	itte	lt
 8009f76:	4249      	neglt	r1, r1
 8009f78:	232d      	movlt	r3, #45	@ 0x2d
 8009f7a:	232b      	movge	r3, #43	@ 0x2b
 8009f7c:	2909      	cmp	r1, #9
 8009f7e:	7002      	strb	r2, [r0, #0]
 8009f80:	7043      	strb	r3, [r0, #1]
 8009f82:	dd29      	ble.n	8009fd8 <__exponent+0x68>
 8009f84:	f10d 0307 	add.w	r3, sp, #7
 8009f88:	461d      	mov	r5, r3
 8009f8a:	270a      	movs	r7, #10
 8009f8c:	461a      	mov	r2, r3
 8009f8e:	fbb1 f6f7 	udiv	r6, r1, r7
 8009f92:	fb07 1416 	mls	r4, r7, r6, r1
 8009f96:	3430      	adds	r4, #48	@ 0x30
 8009f98:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009f9c:	460c      	mov	r4, r1
 8009f9e:	2c63      	cmp	r4, #99	@ 0x63
 8009fa0:	f103 33ff 	add.w	r3, r3, #4294967295
 8009fa4:	4631      	mov	r1, r6
 8009fa6:	dcf1      	bgt.n	8009f8c <__exponent+0x1c>
 8009fa8:	3130      	adds	r1, #48	@ 0x30
 8009faa:	1e94      	subs	r4, r2, #2
 8009fac:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009fb0:	1c41      	adds	r1, r0, #1
 8009fb2:	4623      	mov	r3, r4
 8009fb4:	42ab      	cmp	r3, r5
 8009fb6:	d30a      	bcc.n	8009fce <__exponent+0x5e>
 8009fb8:	f10d 0309 	add.w	r3, sp, #9
 8009fbc:	1a9b      	subs	r3, r3, r2
 8009fbe:	42ac      	cmp	r4, r5
 8009fc0:	bf88      	it	hi
 8009fc2:	2300      	movhi	r3, #0
 8009fc4:	3302      	adds	r3, #2
 8009fc6:	4403      	add	r3, r0
 8009fc8:	1a18      	subs	r0, r3, r0
 8009fca:	b003      	add	sp, #12
 8009fcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009fce:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009fd2:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009fd6:	e7ed      	b.n	8009fb4 <__exponent+0x44>
 8009fd8:	2330      	movs	r3, #48	@ 0x30
 8009fda:	3130      	adds	r1, #48	@ 0x30
 8009fdc:	7083      	strb	r3, [r0, #2]
 8009fde:	70c1      	strb	r1, [r0, #3]
 8009fe0:	1d03      	adds	r3, r0, #4
 8009fe2:	e7f1      	b.n	8009fc8 <__exponent+0x58>
 8009fe4:	0000      	movs	r0, r0
	...

08009fe8 <_printf_float>:
 8009fe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fec:	b08d      	sub	sp, #52	@ 0x34
 8009fee:	460c      	mov	r4, r1
 8009ff0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009ff4:	4616      	mov	r6, r2
 8009ff6:	461f      	mov	r7, r3
 8009ff8:	4605      	mov	r5, r0
 8009ffa:	f000 fed1 	bl	800ada0 <_localeconv_r>
 8009ffe:	f8d0 b000 	ldr.w	fp, [r0]
 800a002:	4658      	mov	r0, fp
 800a004:	f7f6 f9bc 	bl	8000380 <strlen>
 800a008:	2300      	movs	r3, #0
 800a00a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a00c:	f8d8 3000 	ldr.w	r3, [r8]
 800a010:	f894 9018 	ldrb.w	r9, [r4, #24]
 800a014:	6822      	ldr	r2, [r4, #0]
 800a016:	9005      	str	r0, [sp, #20]
 800a018:	3307      	adds	r3, #7
 800a01a:	f023 0307 	bic.w	r3, r3, #7
 800a01e:	f103 0108 	add.w	r1, r3, #8
 800a022:	f8c8 1000 	str.w	r1, [r8]
 800a026:	ed93 0b00 	vldr	d0, [r3]
 800a02a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800a288 <_printf_float+0x2a0>
 800a02e:	eeb0 7bc0 	vabs.f64	d7, d0
 800a032:	eeb4 7b46 	vcmp.f64	d7, d6
 800a036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a03a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800a03e:	dd24      	ble.n	800a08a <_printf_float+0xa2>
 800a040:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800a044:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a048:	d502      	bpl.n	800a050 <_printf_float+0x68>
 800a04a:	232d      	movs	r3, #45	@ 0x2d
 800a04c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a050:	498f      	ldr	r1, [pc, #572]	@ (800a290 <_printf_float+0x2a8>)
 800a052:	4b90      	ldr	r3, [pc, #576]	@ (800a294 <_printf_float+0x2ac>)
 800a054:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800a058:	bf8c      	ite	hi
 800a05a:	4688      	movhi	r8, r1
 800a05c:	4698      	movls	r8, r3
 800a05e:	f022 0204 	bic.w	r2, r2, #4
 800a062:	2303      	movs	r3, #3
 800a064:	6123      	str	r3, [r4, #16]
 800a066:	6022      	str	r2, [r4, #0]
 800a068:	f04f 0a00 	mov.w	sl, #0
 800a06c:	9700      	str	r7, [sp, #0]
 800a06e:	4633      	mov	r3, r6
 800a070:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a072:	4621      	mov	r1, r4
 800a074:	4628      	mov	r0, r5
 800a076:	f000 f9d1 	bl	800a41c <_printf_common>
 800a07a:	3001      	adds	r0, #1
 800a07c:	f040 8089 	bne.w	800a192 <_printf_float+0x1aa>
 800a080:	f04f 30ff 	mov.w	r0, #4294967295
 800a084:	b00d      	add	sp, #52	@ 0x34
 800a086:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a08a:	eeb4 0b40 	vcmp.f64	d0, d0
 800a08e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a092:	d709      	bvc.n	800a0a8 <_printf_float+0xc0>
 800a094:	ee10 3a90 	vmov	r3, s1
 800a098:	2b00      	cmp	r3, #0
 800a09a:	bfbc      	itt	lt
 800a09c:	232d      	movlt	r3, #45	@ 0x2d
 800a09e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a0a2:	497d      	ldr	r1, [pc, #500]	@ (800a298 <_printf_float+0x2b0>)
 800a0a4:	4b7d      	ldr	r3, [pc, #500]	@ (800a29c <_printf_float+0x2b4>)
 800a0a6:	e7d5      	b.n	800a054 <_printf_float+0x6c>
 800a0a8:	6863      	ldr	r3, [r4, #4]
 800a0aa:	1c59      	adds	r1, r3, #1
 800a0ac:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800a0b0:	d139      	bne.n	800a126 <_printf_float+0x13e>
 800a0b2:	2306      	movs	r3, #6
 800a0b4:	6063      	str	r3, [r4, #4]
 800a0b6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	6022      	str	r2, [r4, #0]
 800a0be:	9303      	str	r3, [sp, #12]
 800a0c0:	ab0a      	add	r3, sp, #40	@ 0x28
 800a0c2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800a0c6:	ab09      	add	r3, sp, #36	@ 0x24
 800a0c8:	9300      	str	r3, [sp, #0]
 800a0ca:	6861      	ldr	r1, [r4, #4]
 800a0cc:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a0d0:	4628      	mov	r0, r5
 800a0d2:	f7ff fef9 	bl	8009ec8 <__cvt>
 800a0d6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a0da:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a0dc:	4680      	mov	r8, r0
 800a0de:	d129      	bne.n	800a134 <_printf_float+0x14c>
 800a0e0:	1cc8      	adds	r0, r1, #3
 800a0e2:	db02      	blt.n	800a0ea <_printf_float+0x102>
 800a0e4:	6863      	ldr	r3, [r4, #4]
 800a0e6:	4299      	cmp	r1, r3
 800a0e8:	dd41      	ble.n	800a16e <_printf_float+0x186>
 800a0ea:	f1a9 0902 	sub.w	r9, r9, #2
 800a0ee:	fa5f f989 	uxtb.w	r9, r9
 800a0f2:	3901      	subs	r1, #1
 800a0f4:	464a      	mov	r2, r9
 800a0f6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a0fa:	9109      	str	r1, [sp, #36]	@ 0x24
 800a0fc:	f7ff ff38 	bl	8009f70 <__exponent>
 800a100:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a102:	1813      	adds	r3, r2, r0
 800a104:	2a01      	cmp	r2, #1
 800a106:	4682      	mov	sl, r0
 800a108:	6123      	str	r3, [r4, #16]
 800a10a:	dc02      	bgt.n	800a112 <_printf_float+0x12a>
 800a10c:	6822      	ldr	r2, [r4, #0]
 800a10e:	07d2      	lsls	r2, r2, #31
 800a110:	d501      	bpl.n	800a116 <_printf_float+0x12e>
 800a112:	3301      	adds	r3, #1
 800a114:	6123      	str	r3, [r4, #16]
 800a116:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d0a6      	beq.n	800a06c <_printf_float+0x84>
 800a11e:	232d      	movs	r3, #45	@ 0x2d
 800a120:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a124:	e7a2      	b.n	800a06c <_printf_float+0x84>
 800a126:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a12a:	d1c4      	bne.n	800a0b6 <_printf_float+0xce>
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d1c2      	bne.n	800a0b6 <_printf_float+0xce>
 800a130:	2301      	movs	r3, #1
 800a132:	e7bf      	b.n	800a0b4 <_printf_float+0xcc>
 800a134:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800a138:	d9db      	bls.n	800a0f2 <_printf_float+0x10a>
 800a13a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800a13e:	d118      	bne.n	800a172 <_printf_float+0x18a>
 800a140:	2900      	cmp	r1, #0
 800a142:	6863      	ldr	r3, [r4, #4]
 800a144:	dd0b      	ble.n	800a15e <_printf_float+0x176>
 800a146:	6121      	str	r1, [r4, #16]
 800a148:	b913      	cbnz	r3, 800a150 <_printf_float+0x168>
 800a14a:	6822      	ldr	r2, [r4, #0]
 800a14c:	07d0      	lsls	r0, r2, #31
 800a14e:	d502      	bpl.n	800a156 <_printf_float+0x16e>
 800a150:	3301      	adds	r3, #1
 800a152:	440b      	add	r3, r1
 800a154:	6123      	str	r3, [r4, #16]
 800a156:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a158:	f04f 0a00 	mov.w	sl, #0
 800a15c:	e7db      	b.n	800a116 <_printf_float+0x12e>
 800a15e:	b913      	cbnz	r3, 800a166 <_printf_float+0x17e>
 800a160:	6822      	ldr	r2, [r4, #0]
 800a162:	07d2      	lsls	r2, r2, #31
 800a164:	d501      	bpl.n	800a16a <_printf_float+0x182>
 800a166:	3302      	adds	r3, #2
 800a168:	e7f4      	b.n	800a154 <_printf_float+0x16c>
 800a16a:	2301      	movs	r3, #1
 800a16c:	e7f2      	b.n	800a154 <_printf_float+0x16c>
 800a16e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800a172:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a174:	4299      	cmp	r1, r3
 800a176:	db05      	blt.n	800a184 <_printf_float+0x19c>
 800a178:	6823      	ldr	r3, [r4, #0]
 800a17a:	6121      	str	r1, [r4, #16]
 800a17c:	07d8      	lsls	r0, r3, #31
 800a17e:	d5ea      	bpl.n	800a156 <_printf_float+0x16e>
 800a180:	1c4b      	adds	r3, r1, #1
 800a182:	e7e7      	b.n	800a154 <_printf_float+0x16c>
 800a184:	2900      	cmp	r1, #0
 800a186:	bfd4      	ite	le
 800a188:	f1c1 0202 	rsble	r2, r1, #2
 800a18c:	2201      	movgt	r2, #1
 800a18e:	4413      	add	r3, r2
 800a190:	e7e0      	b.n	800a154 <_printf_float+0x16c>
 800a192:	6823      	ldr	r3, [r4, #0]
 800a194:	055a      	lsls	r2, r3, #21
 800a196:	d407      	bmi.n	800a1a8 <_printf_float+0x1c0>
 800a198:	6923      	ldr	r3, [r4, #16]
 800a19a:	4642      	mov	r2, r8
 800a19c:	4631      	mov	r1, r6
 800a19e:	4628      	mov	r0, r5
 800a1a0:	47b8      	blx	r7
 800a1a2:	3001      	adds	r0, #1
 800a1a4:	d12a      	bne.n	800a1fc <_printf_float+0x214>
 800a1a6:	e76b      	b.n	800a080 <_printf_float+0x98>
 800a1a8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800a1ac:	f240 80e0 	bls.w	800a370 <_printf_float+0x388>
 800a1b0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800a1b4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a1b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a1bc:	d133      	bne.n	800a226 <_printf_float+0x23e>
 800a1be:	4a38      	ldr	r2, [pc, #224]	@ (800a2a0 <_printf_float+0x2b8>)
 800a1c0:	2301      	movs	r3, #1
 800a1c2:	4631      	mov	r1, r6
 800a1c4:	4628      	mov	r0, r5
 800a1c6:	47b8      	blx	r7
 800a1c8:	3001      	adds	r0, #1
 800a1ca:	f43f af59 	beq.w	800a080 <_printf_float+0x98>
 800a1ce:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a1d2:	4543      	cmp	r3, r8
 800a1d4:	db02      	blt.n	800a1dc <_printf_float+0x1f4>
 800a1d6:	6823      	ldr	r3, [r4, #0]
 800a1d8:	07d8      	lsls	r0, r3, #31
 800a1da:	d50f      	bpl.n	800a1fc <_printf_float+0x214>
 800a1dc:	9b05      	ldr	r3, [sp, #20]
 800a1de:	465a      	mov	r2, fp
 800a1e0:	4631      	mov	r1, r6
 800a1e2:	4628      	mov	r0, r5
 800a1e4:	47b8      	blx	r7
 800a1e6:	3001      	adds	r0, #1
 800a1e8:	f43f af4a 	beq.w	800a080 <_printf_float+0x98>
 800a1ec:	f04f 0900 	mov.w	r9, #0
 800a1f0:	f108 38ff 	add.w	r8, r8, #4294967295
 800a1f4:	f104 0a1a 	add.w	sl, r4, #26
 800a1f8:	45c8      	cmp	r8, r9
 800a1fa:	dc09      	bgt.n	800a210 <_printf_float+0x228>
 800a1fc:	6823      	ldr	r3, [r4, #0]
 800a1fe:	079b      	lsls	r3, r3, #30
 800a200:	f100 8107 	bmi.w	800a412 <_printf_float+0x42a>
 800a204:	68e0      	ldr	r0, [r4, #12]
 800a206:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a208:	4298      	cmp	r0, r3
 800a20a:	bfb8      	it	lt
 800a20c:	4618      	movlt	r0, r3
 800a20e:	e739      	b.n	800a084 <_printf_float+0x9c>
 800a210:	2301      	movs	r3, #1
 800a212:	4652      	mov	r2, sl
 800a214:	4631      	mov	r1, r6
 800a216:	4628      	mov	r0, r5
 800a218:	47b8      	blx	r7
 800a21a:	3001      	adds	r0, #1
 800a21c:	f43f af30 	beq.w	800a080 <_printf_float+0x98>
 800a220:	f109 0901 	add.w	r9, r9, #1
 800a224:	e7e8      	b.n	800a1f8 <_printf_float+0x210>
 800a226:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a228:	2b00      	cmp	r3, #0
 800a22a:	dc3b      	bgt.n	800a2a4 <_printf_float+0x2bc>
 800a22c:	4a1c      	ldr	r2, [pc, #112]	@ (800a2a0 <_printf_float+0x2b8>)
 800a22e:	2301      	movs	r3, #1
 800a230:	4631      	mov	r1, r6
 800a232:	4628      	mov	r0, r5
 800a234:	47b8      	blx	r7
 800a236:	3001      	adds	r0, #1
 800a238:	f43f af22 	beq.w	800a080 <_printf_float+0x98>
 800a23c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a240:	ea59 0303 	orrs.w	r3, r9, r3
 800a244:	d102      	bne.n	800a24c <_printf_float+0x264>
 800a246:	6823      	ldr	r3, [r4, #0]
 800a248:	07d9      	lsls	r1, r3, #31
 800a24a:	d5d7      	bpl.n	800a1fc <_printf_float+0x214>
 800a24c:	9b05      	ldr	r3, [sp, #20]
 800a24e:	465a      	mov	r2, fp
 800a250:	4631      	mov	r1, r6
 800a252:	4628      	mov	r0, r5
 800a254:	47b8      	blx	r7
 800a256:	3001      	adds	r0, #1
 800a258:	f43f af12 	beq.w	800a080 <_printf_float+0x98>
 800a25c:	f04f 0a00 	mov.w	sl, #0
 800a260:	f104 0b1a 	add.w	fp, r4, #26
 800a264:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a266:	425b      	negs	r3, r3
 800a268:	4553      	cmp	r3, sl
 800a26a:	dc01      	bgt.n	800a270 <_printf_float+0x288>
 800a26c:	464b      	mov	r3, r9
 800a26e:	e794      	b.n	800a19a <_printf_float+0x1b2>
 800a270:	2301      	movs	r3, #1
 800a272:	465a      	mov	r2, fp
 800a274:	4631      	mov	r1, r6
 800a276:	4628      	mov	r0, r5
 800a278:	47b8      	blx	r7
 800a27a:	3001      	adds	r0, #1
 800a27c:	f43f af00 	beq.w	800a080 <_printf_float+0x98>
 800a280:	f10a 0a01 	add.w	sl, sl, #1
 800a284:	e7ee      	b.n	800a264 <_printf_float+0x27c>
 800a286:	bf00      	nop
 800a288:	ffffffff 	.word	0xffffffff
 800a28c:	7fefffff 	.word	0x7fefffff
 800a290:	0800e474 	.word	0x0800e474
 800a294:	0800e470 	.word	0x0800e470
 800a298:	0800e47c 	.word	0x0800e47c
 800a29c:	0800e478 	.word	0x0800e478
 800a2a0:	0800e480 	.word	0x0800e480
 800a2a4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a2a6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a2aa:	4553      	cmp	r3, sl
 800a2ac:	bfa8      	it	ge
 800a2ae:	4653      	movge	r3, sl
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	4699      	mov	r9, r3
 800a2b4:	dc37      	bgt.n	800a326 <_printf_float+0x33e>
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	9307      	str	r3, [sp, #28]
 800a2ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a2be:	f104 021a 	add.w	r2, r4, #26
 800a2c2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a2c4:	9907      	ldr	r1, [sp, #28]
 800a2c6:	9306      	str	r3, [sp, #24]
 800a2c8:	eba3 0309 	sub.w	r3, r3, r9
 800a2cc:	428b      	cmp	r3, r1
 800a2ce:	dc31      	bgt.n	800a334 <_printf_float+0x34c>
 800a2d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2d2:	459a      	cmp	sl, r3
 800a2d4:	dc3b      	bgt.n	800a34e <_printf_float+0x366>
 800a2d6:	6823      	ldr	r3, [r4, #0]
 800a2d8:	07da      	lsls	r2, r3, #31
 800a2da:	d438      	bmi.n	800a34e <_printf_float+0x366>
 800a2dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2de:	ebaa 0903 	sub.w	r9, sl, r3
 800a2e2:	9b06      	ldr	r3, [sp, #24]
 800a2e4:	ebaa 0303 	sub.w	r3, sl, r3
 800a2e8:	4599      	cmp	r9, r3
 800a2ea:	bfa8      	it	ge
 800a2ec:	4699      	movge	r9, r3
 800a2ee:	f1b9 0f00 	cmp.w	r9, #0
 800a2f2:	dc34      	bgt.n	800a35e <_printf_float+0x376>
 800a2f4:	f04f 0800 	mov.w	r8, #0
 800a2f8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a2fc:	f104 0b1a 	add.w	fp, r4, #26
 800a300:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a302:	ebaa 0303 	sub.w	r3, sl, r3
 800a306:	eba3 0309 	sub.w	r3, r3, r9
 800a30a:	4543      	cmp	r3, r8
 800a30c:	f77f af76 	ble.w	800a1fc <_printf_float+0x214>
 800a310:	2301      	movs	r3, #1
 800a312:	465a      	mov	r2, fp
 800a314:	4631      	mov	r1, r6
 800a316:	4628      	mov	r0, r5
 800a318:	47b8      	blx	r7
 800a31a:	3001      	adds	r0, #1
 800a31c:	f43f aeb0 	beq.w	800a080 <_printf_float+0x98>
 800a320:	f108 0801 	add.w	r8, r8, #1
 800a324:	e7ec      	b.n	800a300 <_printf_float+0x318>
 800a326:	4642      	mov	r2, r8
 800a328:	4631      	mov	r1, r6
 800a32a:	4628      	mov	r0, r5
 800a32c:	47b8      	blx	r7
 800a32e:	3001      	adds	r0, #1
 800a330:	d1c1      	bne.n	800a2b6 <_printf_float+0x2ce>
 800a332:	e6a5      	b.n	800a080 <_printf_float+0x98>
 800a334:	2301      	movs	r3, #1
 800a336:	4631      	mov	r1, r6
 800a338:	4628      	mov	r0, r5
 800a33a:	9206      	str	r2, [sp, #24]
 800a33c:	47b8      	blx	r7
 800a33e:	3001      	adds	r0, #1
 800a340:	f43f ae9e 	beq.w	800a080 <_printf_float+0x98>
 800a344:	9b07      	ldr	r3, [sp, #28]
 800a346:	9a06      	ldr	r2, [sp, #24]
 800a348:	3301      	adds	r3, #1
 800a34a:	9307      	str	r3, [sp, #28]
 800a34c:	e7b9      	b.n	800a2c2 <_printf_float+0x2da>
 800a34e:	9b05      	ldr	r3, [sp, #20]
 800a350:	465a      	mov	r2, fp
 800a352:	4631      	mov	r1, r6
 800a354:	4628      	mov	r0, r5
 800a356:	47b8      	blx	r7
 800a358:	3001      	adds	r0, #1
 800a35a:	d1bf      	bne.n	800a2dc <_printf_float+0x2f4>
 800a35c:	e690      	b.n	800a080 <_printf_float+0x98>
 800a35e:	9a06      	ldr	r2, [sp, #24]
 800a360:	464b      	mov	r3, r9
 800a362:	4442      	add	r2, r8
 800a364:	4631      	mov	r1, r6
 800a366:	4628      	mov	r0, r5
 800a368:	47b8      	blx	r7
 800a36a:	3001      	adds	r0, #1
 800a36c:	d1c2      	bne.n	800a2f4 <_printf_float+0x30c>
 800a36e:	e687      	b.n	800a080 <_printf_float+0x98>
 800a370:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800a374:	f1b9 0f01 	cmp.w	r9, #1
 800a378:	dc01      	bgt.n	800a37e <_printf_float+0x396>
 800a37a:	07db      	lsls	r3, r3, #31
 800a37c:	d536      	bpl.n	800a3ec <_printf_float+0x404>
 800a37e:	2301      	movs	r3, #1
 800a380:	4642      	mov	r2, r8
 800a382:	4631      	mov	r1, r6
 800a384:	4628      	mov	r0, r5
 800a386:	47b8      	blx	r7
 800a388:	3001      	adds	r0, #1
 800a38a:	f43f ae79 	beq.w	800a080 <_printf_float+0x98>
 800a38e:	9b05      	ldr	r3, [sp, #20]
 800a390:	465a      	mov	r2, fp
 800a392:	4631      	mov	r1, r6
 800a394:	4628      	mov	r0, r5
 800a396:	47b8      	blx	r7
 800a398:	3001      	adds	r0, #1
 800a39a:	f43f ae71 	beq.w	800a080 <_printf_float+0x98>
 800a39e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800a3a2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a3a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3aa:	f109 39ff 	add.w	r9, r9, #4294967295
 800a3ae:	d018      	beq.n	800a3e2 <_printf_float+0x3fa>
 800a3b0:	464b      	mov	r3, r9
 800a3b2:	f108 0201 	add.w	r2, r8, #1
 800a3b6:	4631      	mov	r1, r6
 800a3b8:	4628      	mov	r0, r5
 800a3ba:	47b8      	blx	r7
 800a3bc:	3001      	adds	r0, #1
 800a3be:	d10c      	bne.n	800a3da <_printf_float+0x3f2>
 800a3c0:	e65e      	b.n	800a080 <_printf_float+0x98>
 800a3c2:	2301      	movs	r3, #1
 800a3c4:	465a      	mov	r2, fp
 800a3c6:	4631      	mov	r1, r6
 800a3c8:	4628      	mov	r0, r5
 800a3ca:	47b8      	blx	r7
 800a3cc:	3001      	adds	r0, #1
 800a3ce:	f43f ae57 	beq.w	800a080 <_printf_float+0x98>
 800a3d2:	f108 0801 	add.w	r8, r8, #1
 800a3d6:	45c8      	cmp	r8, r9
 800a3d8:	dbf3      	blt.n	800a3c2 <_printf_float+0x3da>
 800a3da:	4653      	mov	r3, sl
 800a3dc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a3e0:	e6dc      	b.n	800a19c <_printf_float+0x1b4>
 800a3e2:	f04f 0800 	mov.w	r8, #0
 800a3e6:	f104 0b1a 	add.w	fp, r4, #26
 800a3ea:	e7f4      	b.n	800a3d6 <_printf_float+0x3ee>
 800a3ec:	2301      	movs	r3, #1
 800a3ee:	4642      	mov	r2, r8
 800a3f0:	e7e1      	b.n	800a3b6 <_printf_float+0x3ce>
 800a3f2:	2301      	movs	r3, #1
 800a3f4:	464a      	mov	r2, r9
 800a3f6:	4631      	mov	r1, r6
 800a3f8:	4628      	mov	r0, r5
 800a3fa:	47b8      	blx	r7
 800a3fc:	3001      	adds	r0, #1
 800a3fe:	f43f ae3f 	beq.w	800a080 <_printf_float+0x98>
 800a402:	f108 0801 	add.w	r8, r8, #1
 800a406:	68e3      	ldr	r3, [r4, #12]
 800a408:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a40a:	1a5b      	subs	r3, r3, r1
 800a40c:	4543      	cmp	r3, r8
 800a40e:	dcf0      	bgt.n	800a3f2 <_printf_float+0x40a>
 800a410:	e6f8      	b.n	800a204 <_printf_float+0x21c>
 800a412:	f04f 0800 	mov.w	r8, #0
 800a416:	f104 0919 	add.w	r9, r4, #25
 800a41a:	e7f4      	b.n	800a406 <_printf_float+0x41e>

0800a41c <_printf_common>:
 800a41c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a420:	4616      	mov	r6, r2
 800a422:	4698      	mov	r8, r3
 800a424:	688a      	ldr	r2, [r1, #8]
 800a426:	690b      	ldr	r3, [r1, #16]
 800a428:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a42c:	4293      	cmp	r3, r2
 800a42e:	bfb8      	it	lt
 800a430:	4613      	movlt	r3, r2
 800a432:	6033      	str	r3, [r6, #0]
 800a434:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a438:	4607      	mov	r7, r0
 800a43a:	460c      	mov	r4, r1
 800a43c:	b10a      	cbz	r2, 800a442 <_printf_common+0x26>
 800a43e:	3301      	adds	r3, #1
 800a440:	6033      	str	r3, [r6, #0]
 800a442:	6823      	ldr	r3, [r4, #0]
 800a444:	0699      	lsls	r1, r3, #26
 800a446:	bf42      	ittt	mi
 800a448:	6833      	ldrmi	r3, [r6, #0]
 800a44a:	3302      	addmi	r3, #2
 800a44c:	6033      	strmi	r3, [r6, #0]
 800a44e:	6825      	ldr	r5, [r4, #0]
 800a450:	f015 0506 	ands.w	r5, r5, #6
 800a454:	d106      	bne.n	800a464 <_printf_common+0x48>
 800a456:	f104 0a19 	add.w	sl, r4, #25
 800a45a:	68e3      	ldr	r3, [r4, #12]
 800a45c:	6832      	ldr	r2, [r6, #0]
 800a45e:	1a9b      	subs	r3, r3, r2
 800a460:	42ab      	cmp	r3, r5
 800a462:	dc26      	bgt.n	800a4b2 <_printf_common+0x96>
 800a464:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a468:	6822      	ldr	r2, [r4, #0]
 800a46a:	3b00      	subs	r3, #0
 800a46c:	bf18      	it	ne
 800a46e:	2301      	movne	r3, #1
 800a470:	0692      	lsls	r2, r2, #26
 800a472:	d42b      	bmi.n	800a4cc <_printf_common+0xb0>
 800a474:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a478:	4641      	mov	r1, r8
 800a47a:	4638      	mov	r0, r7
 800a47c:	47c8      	blx	r9
 800a47e:	3001      	adds	r0, #1
 800a480:	d01e      	beq.n	800a4c0 <_printf_common+0xa4>
 800a482:	6823      	ldr	r3, [r4, #0]
 800a484:	6922      	ldr	r2, [r4, #16]
 800a486:	f003 0306 	and.w	r3, r3, #6
 800a48a:	2b04      	cmp	r3, #4
 800a48c:	bf02      	ittt	eq
 800a48e:	68e5      	ldreq	r5, [r4, #12]
 800a490:	6833      	ldreq	r3, [r6, #0]
 800a492:	1aed      	subeq	r5, r5, r3
 800a494:	68a3      	ldr	r3, [r4, #8]
 800a496:	bf0c      	ite	eq
 800a498:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a49c:	2500      	movne	r5, #0
 800a49e:	4293      	cmp	r3, r2
 800a4a0:	bfc4      	itt	gt
 800a4a2:	1a9b      	subgt	r3, r3, r2
 800a4a4:	18ed      	addgt	r5, r5, r3
 800a4a6:	2600      	movs	r6, #0
 800a4a8:	341a      	adds	r4, #26
 800a4aa:	42b5      	cmp	r5, r6
 800a4ac:	d11a      	bne.n	800a4e4 <_printf_common+0xc8>
 800a4ae:	2000      	movs	r0, #0
 800a4b0:	e008      	b.n	800a4c4 <_printf_common+0xa8>
 800a4b2:	2301      	movs	r3, #1
 800a4b4:	4652      	mov	r2, sl
 800a4b6:	4641      	mov	r1, r8
 800a4b8:	4638      	mov	r0, r7
 800a4ba:	47c8      	blx	r9
 800a4bc:	3001      	adds	r0, #1
 800a4be:	d103      	bne.n	800a4c8 <_printf_common+0xac>
 800a4c0:	f04f 30ff 	mov.w	r0, #4294967295
 800a4c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4c8:	3501      	adds	r5, #1
 800a4ca:	e7c6      	b.n	800a45a <_printf_common+0x3e>
 800a4cc:	18e1      	adds	r1, r4, r3
 800a4ce:	1c5a      	adds	r2, r3, #1
 800a4d0:	2030      	movs	r0, #48	@ 0x30
 800a4d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a4d6:	4422      	add	r2, r4
 800a4d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a4dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a4e0:	3302      	adds	r3, #2
 800a4e2:	e7c7      	b.n	800a474 <_printf_common+0x58>
 800a4e4:	2301      	movs	r3, #1
 800a4e6:	4622      	mov	r2, r4
 800a4e8:	4641      	mov	r1, r8
 800a4ea:	4638      	mov	r0, r7
 800a4ec:	47c8      	blx	r9
 800a4ee:	3001      	adds	r0, #1
 800a4f0:	d0e6      	beq.n	800a4c0 <_printf_common+0xa4>
 800a4f2:	3601      	adds	r6, #1
 800a4f4:	e7d9      	b.n	800a4aa <_printf_common+0x8e>
	...

0800a4f8 <_printf_i>:
 800a4f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a4fc:	7e0f      	ldrb	r7, [r1, #24]
 800a4fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a500:	2f78      	cmp	r7, #120	@ 0x78
 800a502:	4691      	mov	r9, r2
 800a504:	4680      	mov	r8, r0
 800a506:	460c      	mov	r4, r1
 800a508:	469a      	mov	sl, r3
 800a50a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a50e:	d807      	bhi.n	800a520 <_printf_i+0x28>
 800a510:	2f62      	cmp	r7, #98	@ 0x62
 800a512:	d80a      	bhi.n	800a52a <_printf_i+0x32>
 800a514:	2f00      	cmp	r7, #0
 800a516:	f000 80d1 	beq.w	800a6bc <_printf_i+0x1c4>
 800a51a:	2f58      	cmp	r7, #88	@ 0x58
 800a51c:	f000 80b8 	beq.w	800a690 <_printf_i+0x198>
 800a520:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a524:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a528:	e03a      	b.n	800a5a0 <_printf_i+0xa8>
 800a52a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a52e:	2b15      	cmp	r3, #21
 800a530:	d8f6      	bhi.n	800a520 <_printf_i+0x28>
 800a532:	a101      	add	r1, pc, #4	@ (adr r1, 800a538 <_printf_i+0x40>)
 800a534:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a538:	0800a591 	.word	0x0800a591
 800a53c:	0800a5a5 	.word	0x0800a5a5
 800a540:	0800a521 	.word	0x0800a521
 800a544:	0800a521 	.word	0x0800a521
 800a548:	0800a521 	.word	0x0800a521
 800a54c:	0800a521 	.word	0x0800a521
 800a550:	0800a5a5 	.word	0x0800a5a5
 800a554:	0800a521 	.word	0x0800a521
 800a558:	0800a521 	.word	0x0800a521
 800a55c:	0800a521 	.word	0x0800a521
 800a560:	0800a521 	.word	0x0800a521
 800a564:	0800a6a3 	.word	0x0800a6a3
 800a568:	0800a5cf 	.word	0x0800a5cf
 800a56c:	0800a65d 	.word	0x0800a65d
 800a570:	0800a521 	.word	0x0800a521
 800a574:	0800a521 	.word	0x0800a521
 800a578:	0800a6c5 	.word	0x0800a6c5
 800a57c:	0800a521 	.word	0x0800a521
 800a580:	0800a5cf 	.word	0x0800a5cf
 800a584:	0800a521 	.word	0x0800a521
 800a588:	0800a521 	.word	0x0800a521
 800a58c:	0800a665 	.word	0x0800a665
 800a590:	6833      	ldr	r3, [r6, #0]
 800a592:	1d1a      	adds	r2, r3, #4
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	6032      	str	r2, [r6, #0]
 800a598:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a59c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a5a0:	2301      	movs	r3, #1
 800a5a2:	e09c      	b.n	800a6de <_printf_i+0x1e6>
 800a5a4:	6833      	ldr	r3, [r6, #0]
 800a5a6:	6820      	ldr	r0, [r4, #0]
 800a5a8:	1d19      	adds	r1, r3, #4
 800a5aa:	6031      	str	r1, [r6, #0]
 800a5ac:	0606      	lsls	r6, r0, #24
 800a5ae:	d501      	bpl.n	800a5b4 <_printf_i+0xbc>
 800a5b0:	681d      	ldr	r5, [r3, #0]
 800a5b2:	e003      	b.n	800a5bc <_printf_i+0xc4>
 800a5b4:	0645      	lsls	r5, r0, #25
 800a5b6:	d5fb      	bpl.n	800a5b0 <_printf_i+0xb8>
 800a5b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a5bc:	2d00      	cmp	r5, #0
 800a5be:	da03      	bge.n	800a5c8 <_printf_i+0xd0>
 800a5c0:	232d      	movs	r3, #45	@ 0x2d
 800a5c2:	426d      	negs	r5, r5
 800a5c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a5c8:	4858      	ldr	r0, [pc, #352]	@ (800a72c <_printf_i+0x234>)
 800a5ca:	230a      	movs	r3, #10
 800a5cc:	e011      	b.n	800a5f2 <_printf_i+0xfa>
 800a5ce:	6821      	ldr	r1, [r4, #0]
 800a5d0:	6833      	ldr	r3, [r6, #0]
 800a5d2:	0608      	lsls	r0, r1, #24
 800a5d4:	f853 5b04 	ldr.w	r5, [r3], #4
 800a5d8:	d402      	bmi.n	800a5e0 <_printf_i+0xe8>
 800a5da:	0649      	lsls	r1, r1, #25
 800a5dc:	bf48      	it	mi
 800a5de:	b2ad      	uxthmi	r5, r5
 800a5e0:	2f6f      	cmp	r7, #111	@ 0x6f
 800a5e2:	4852      	ldr	r0, [pc, #328]	@ (800a72c <_printf_i+0x234>)
 800a5e4:	6033      	str	r3, [r6, #0]
 800a5e6:	bf14      	ite	ne
 800a5e8:	230a      	movne	r3, #10
 800a5ea:	2308      	moveq	r3, #8
 800a5ec:	2100      	movs	r1, #0
 800a5ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a5f2:	6866      	ldr	r6, [r4, #4]
 800a5f4:	60a6      	str	r6, [r4, #8]
 800a5f6:	2e00      	cmp	r6, #0
 800a5f8:	db05      	blt.n	800a606 <_printf_i+0x10e>
 800a5fa:	6821      	ldr	r1, [r4, #0]
 800a5fc:	432e      	orrs	r6, r5
 800a5fe:	f021 0104 	bic.w	r1, r1, #4
 800a602:	6021      	str	r1, [r4, #0]
 800a604:	d04b      	beq.n	800a69e <_printf_i+0x1a6>
 800a606:	4616      	mov	r6, r2
 800a608:	fbb5 f1f3 	udiv	r1, r5, r3
 800a60c:	fb03 5711 	mls	r7, r3, r1, r5
 800a610:	5dc7      	ldrb	r7, [r0, r7]
 800a612:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a616:	462f      	mov	r7, r5
 800a618:	42bb      	cmp	r3, r7
 800a61a:	460d      	mov	r5, r1
 800a61c:	d9f4      	bls.n	800a608 <_printf_i+0x110>
 800a61e:	2b08      	cmp	r3, #8
 800a620:	d10b      	bne.n	800a63a <_printf_i+0x142>
 800a622:	6823      	ldr	r3, [r4, #0]
 800a624:	07df      	lsls	r7, r3, #31
 800a626:	d508      	bpl.n	800a63a <_printf_i+0x142>
 800a628:	6923      	ldr	r3, [r4, #16]
 800a62a:	6861      	ldr	r1, [r4, #4]
 800a62c:	4299      	cmp	r1, r3
 800a62e:	bfde      	ittt	le
 800a630:	2330      	movle	r3, #48	@ 0x30
 800a632:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a636:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a63a:	1b92      	subs	r2, r2, r6
 800a63c:	6122      	str	r2, [r4, #16]
 800a63e:	f8cd a000 	str.w	sl, [sp]
 800a642:	464b      	mov	r3, r9
 800a644:	aa03      	add	r2, sp, #12
 800a646:	4621      	mov	r1, r4
 800a648:	4640      	mov	r0, r8
 800a64a:	f7ff fee7 	bl	800a41c <_printf_common>
 800a64e:	3001      	adds	r0, #1
 800a650:	d14a      	bne.n	800a6e8 <_printf_i+0x1f0>
 800a652:	f04f 30ff 	mov.w	r0, #4294967295
 800a656:	b004      	add	sp, #16
 800a658:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a65c:	6823      	ldr	r3, [r4, #0]
 800a65e:	f043 0320 	orr.w	r3, r3, #32
 800a662:	6023      	str	r3, [r4, #0]
 800a664:	4832      	ldr	r0, [pc, #200]	@ (800a730 <_printf_i+0x238>)
 800a666:	2778      	movs	r7, #120	@ 0x78
 800a668:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a66c:	6823      	ldr	r3, [r4, #0]
 800a66e:	6831      	ldr	r1, [r6, #0]
 800a670:	061f      	lsls	r7, r3, #24
 800a672:	f851 5b04 	ldr.w	r5, [r1], #4
 800a676:	d402      	bmi.n	800a67e <_printf_i+0x186>
 800a678:	065f      	lsls	r7, r3, #25
 800a67a:	bf48      	it	mi
 800a67c:	b2ad      	uxthmi	r5, r5
 800a67e:	6031      	str	r1, [r6, #0]
 800a680:	07d9      	lsls	r1, r3, #31
 800a682:	bf44      	itt	mi
 800a684:	f043 0320 	orrmi.w	r3, r3, #32
 800a688:	6023      	strmi	r3, [r4, #0]
 800a68a:	b11d      	cbz	r5, 800a694 <_printf_i+0x19c>
 800a68c:	2310      	movs	r3, #16
 800a68e:	e7ad      	b.n	800a5ec <_printf_i+0xf4>
 800a690:	4826      	ldr	r0, [pc, #152]	@ (800a72c <_printf_i+0x234>)
 800a692:	e7e9      	b.n	800a668 <_printf_i+0x170>
 800a694:	6823      	ldr	r3, [r4, #0]
 800a696:	f023 0320 	bic.w	r3, r3, #32
 800a69a:	6023      	str	r3, [r4, #0]
 800a69c:	e7f6      	b.n	800a68c <_printf_i+0x194>
 800a69e:	4616      	mov	r6, r2
 800a6a0:	e7bd      	b.n	800a61e <_printf_i+0x126>
 800a6a2:	6833      	ldr	r3, [r6, #0]
 800a6a4:	6825      	ldr	r5, [r4, #0]
 800a6a6:	6961      	ldr	r1, [r4, #20]
 800a6a8:	1d18      	adds	r0, r3, #4
 800a6aa:	6030      	str	r0, [r6, #0]
 800a6ac:	062e      	lsls	r6, r5, #24
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	d501      	bpl.n	800a6b6 <_printf_i+0x1be>
 800a6b2:	6019      	str	r1, [r3, #0]
 800a6b4:	e002      	b.n	800a6bc <_printf_i+0x1c4>
 800a6b6:	0668      	lsls	r0, r5, #25
 800a6b8:	d5fb      	bpl.n	800a6b2 <_printf_i+0x1ba>
 800a6ba:	8019      	strh	r1, [r3, #0]
 800a6bc:	2300      	movs	r3, #0
 800a6be:	6123      	str	r3, [r4, #16]
 800a6c0:	4616      	mov	r6, r2
 800a6c2:	e7bc      	b.n	800a63e <_printf_i+0x146>
 800a6c4:	6833      	ldr	r3, [r6, #0]
 800a6c6:	1d1a      	adds	r2, r3, #4
 800a6c8:	6032      	str	r2, [r6, #0]
 800a6ca:	681e      	ldr	r6, [r3, #0]
 800a6cc:	6862      	ldr	r2, [r4, #4]
 800a6ce:	2100      	movs	r1, #0
 800a6d0:	4630      	mov	r0, r6
 800a6d2:	f7f5 fe05 	bl	80002e0 <memchr>
 800a6d6:	b108      	cbz	r0, 800a6dc <_printf_i+0x1e4>
 800a6d8:	1b80      	subs	r0, r0, r6
 800a6da:	6060      	str	r0, [r4, #4]
 800a6dc:	6863      	ldr	r3, [r4, #4]
 800a6de:	6123      	str	r3, [r4, #16]
 800a6e0:	2300      	movs	r3, #0
 800a6e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a6e6:	e7aa      	b.n	800a63e <_printf_i+0x146>
 800a6e8:	6923      	ldr	r3, [r4, #16]
 800a6ea:	4632      	mov	r2, r6
 800a6ec:	4649      	mov	r1, r9
 800a6ee:	4640      	mov	r0, r8
 800a6f0:	47d0      	blx	sl
 800a6f2:	3001      	adds	r0, #1
 800a6f4:	d0ad      	beq.n	800a652 <_printf_i+0x15a>
 800a6f6:	6823      	ldr	r3, [r4, #0]
 800a6f8:	079b      	lsls	r3, r3, #30
 800a6fa:	d413      	bmi.n	800a724 <_printf_i+0x22c>
 800a6fc:	68e0      	ldr	r0, [r4, #12]
 800a6fe:	9b03      	ldr	r3, [sp, #12]
 800a700:	4298      	cmp	r0, r3
 800a702:	bfb8      	it	lt
 800a704:	4618      	movlt	r0, r3
 800a706:	e7a6      	b.n	800a656 <_printf_i+0x15e>
 800a708:	2301      	movs	r3, #1
 800a70a:	4632      	mov	r2, r6
 800a70c:	4649      	mov	r1, r9
 800a70e:	4640      	mov	r0, r8
 800a710:	47d0      	blx	sl
 800a712:	3001      	adds	r0, #1
 800a714:	d09d      	beq.n	800a652 <_printf_i+0x15a>
 800a716:	3501      	adds	r5, #1
 800a718:	68e3      	ldr	r3, [r4, #12]
 800a71a:	9903      	ldr	r1, [sp, #12]
 800a71c:	1a5b      	subs	r3, r3, r1
 800a71e:	42ab      	cmp	r3, r5
 800a720:	dcf2      	bgt.n	800a708 <_printf_i+0x210>
 800a722:	e7eb      	b.n	800a6fc <_printf_i+0x204>
 800a724:	2500      	movs	r5, #0
 800a726:	f104 0619 	add.w	r6, r4, #25
 800a72a:	e7f5      	b.n	800a718 <_printf_i+0x220>
 800a72c:	0800e482 	.word	0x0800e482
 800a730:	0800e493 	.word	0x0800e493

0800a734 <_scanf_float>:
 800a734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a738:	b087      	sub	sp, #28
 800a73a:	4691      	mov	r9, r2
 800a73c:	9303      	str	r3, [sp, #12]
 800a73e:	688b      	ldr	r3, [r1, #8]
 800a740:	1e5a      	subs	r2, r3, #1
 800a742:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a746:	bf81      	itttt	hi
 800a748:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a74c:	eb03 0b05 	addhi.w	fp, r3, r5
 800a750:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a754:	608b      	strhi	r3, [r1, #8]
 800a756:	680b      	ldr	r3, [r1, #0]
 800a758:	460a      	mov	r2, r1
 800a75a:	f04f 0500 	mov.w	r5, #0
 800a75e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800a762:	f842 3b1c 	str.w	r3, [r2], #28
 800a766:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a76a:	4680      	mov	r8, r0
 800a76c:	460c      	mov	r4, r1
 800a76e:	bf98      	it	ls
 800a770:	f04f 0b00 	movls.w	fp, #0
 800a774:	9201      	str	r2, [sp, #4]
 800a776:	4616      	mov	r6, r2
 800a778:	46aa      	mov	sl, r5
 800a77a:	462f      	mov	r7, r5
 800a77c:	9502      	str	r5, [sp, #8]
 800a77e:	68a2      	ldr	r2, [r4, #8]
 800a780:	b15a      	cbz	r2, 800a79a <_scanf_float+0x66>
 800a782:	f8d9 3000 	ldr.w	r3, [r9]
 800a786:	781b      	ldrb	r3, [r3, #0]
 800a788:	2b4e      	cmp	r3, #78	@ 0x4e
 800a78a:	d863      	bhi.n	800a854 <_scanf_float+0x120>
 800a78c:	2b40      	cmp	r3, #64	@ 0x40
 800a78e:	d83b      	bhi.n	800a808 <_scanf_float+0xd4>
 800a790:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800a794:	b2c8      	uxtb	r0, r1
 800a796:	280e      	cmp	r0, #14
 800a798:	d939      	bls.n	800a80e <_scanf_float+0xda>
 800a79a:	b11f      	cbz	r7, 800a7a4 <_scanf_float+0x70>
 800a79c:	6823      	ldr	r3, [r4, #0]
 800a79e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a7a2:	6023      	str	r3, [r4, #0]
 800a7a4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a7a8:	f1ba 0f01 	cmp.w	sl, #1
 800a7ac:	f200 8114 	bhi.w	800a9d8 <_scanf_float+0x2a4>
 800a7b0:	9b01      	ldr	r3, [sp, #4]
 800a7b2:	429e      	cmp	r6, r3
 800a7b4:	f200 8105 	bhi.w	800a9c2 <_scanf_float+0x28e>
 800a7b8:	2001      	movs	r0, #1
 800a7ba:	b007      	add	sp, #28
 800a7bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7c0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800a7c4:	2a0d      	cmp	r2, #13
 800a7c6:	d8e8      	bhi.n	800a79a <_scanf_float+0x66>
 800a7c8:	a101      	add	r1, pc, #4	@ (adr r1, 800a7d0 <_scanf_float+0x9c>)
 800a7ca:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a7ce:	bf00      	nop
 800a7d0:	0800a919 	.word	0x0800a919
 800a7d4:	0800a79b 	.word	0x0800a79b
 800a7d8:	0800a79b 	.word	0x0800a79b
 800a7dc:	0800a79b 	.word	0x0800a79b
 800a7e0:	0800a975 	.word	0x0800a975
 800a7e4:	0800a94f 	.word	0x0800a94f
 800a7e8:	0800a79b 	.word	0x0800a79b
 800a7ec:	0800a79b 	.word	0x0800a79b
 800a7f0:	0800a927 	.word	0x0800a927
 800a7f4:	0800a79b 	.word	0x0800a79b
 800a7f8:	0800a79b 	.word	0x0800a79b
 800a7fc:	0800a79b 	.word	0x0800a79b
 800a800:	0800a79b 	.word	0x0800a79b
 800a804:	0800a8e3 	.word	0x0800a8e3
 800a808:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800a80c:	e7da      	b.n	800a7c4 <_scanf_float+0x90>
 800a80e:	290e      	cmp	r1, #14
 800a810:	d8c3      	bhi.n	800a79a <_scanf_float+0x66>
 800a812:	a001      	add	r0, pc, #4	@ (adr r0, 800a818 <_scanf_float+0xe4>)
 800a814:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a818:	0800a8d3 	.word	0x0800a8d3
 800a81c:	0800a79b 	.word	0x0800a79b
 800a820:	0800a8d3 	.word	0x0800a8d3
 800a824:	0800a963 	.word	0x0800a963
 800a828:	0800a79b 	.word	0x0800a79b
 800a82c:	0800a875 	.word	0x0800a875
 800a830:	0800a8b9 	.word	0x0800a8b9
 800a834:	0800a8b9 	.word	0x0800a8b9
 800a838:	0800a8b9 	.word	0x0800a8b9
 800a83c:	0800a8b9 	.word	0x0800a8b9
 800a840:	0800a8b9 	.word	0x0800a8b9
 800a844:	0800a8b9 	.word	0x0800a8b9
 800a848:	0800a8b9 	.word	0x0800a8b9
 800a84c:	0800a8b9 	.word	0x0800a8b9
 800a850:	0800a8b9 	.word	0x0800a8b9
 800a854:	2b6e      	cmp	r3, #110	@ 0x6e
 800a856:	d809      	bhi.n	800a86c <_scanf_float+0x138>
 800a858:	2b60      	cmp	r3, #96	@ 0x60
 800a85a:	d8b1      	bhi.n	800a7c0 <_scanf_float+0x8c>
 800a85c:	2b54      	cmp	r3, #84	@ 0x54
 800a85e:	d07b      	beq.n	800a958 <_scanf_float+0x224>
 800a860:	2b59      	cmp	r3, #89	@ 0x59
 800a862:	d19a      	bne.n	800a79a <_scanf_float+0x66>
 800a864:	2d07      	cmp	r5, #7
 800a866:	d198      	bne.n	800a79a <_scanf_float+0x66>
 800a868:	2508      	movs	r5, #8
 800a86a:	e02f      	b.n	800a8cc <_scanf_float+0x198>
 800a86c:	2b74      	cmp	r3, #116	@ 0x74
 800a86e:	d073      	beq.n	800a958 <_scanf_float+0x224>
 800a870:	2b79      	cmp	r3, #121	@ 0x79
 800a872:	e7f6      	b.n	800a862 <_scanf_float+0x12e>
 800a874:	6821      	ldr	r1, [r4, #0]
 800a876:	05c8      	lsls	r0, r1, #23
 800a878:	d51e      	bpl.n	800a8b8 <_scanf_float+0x184>
 800a87a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800a87e:	6021      	str	r1, [r4, #0]
 800a880:	3701      	adds	r7, #1
 800a882:	f1bb 0f00 	cmp.w	fp, #0
 800a886:	d003      	beq.n	800a890 <_scanf_float+0x15c>
 800a888:	3201      	adds	r2, #1
 800a88a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a88e:	60a2      	str	r2, [r4, #8]
 800a890:	68a3      	ldr	r3, [r4, #8]
 800a892:	3b01      	subs	r3, #1
 800a894:	60a3      	str	r3, [r4, #8]
 800a896:	6923      	ldr	r3, [r4, #16]
 800a898:	3301      	adds	r3, #1
 800a89a:	6123      	str	r3, [r4, #16]
 800a89c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800a8a0:	3b01      	subs	r3, #1
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	f8c9 3004 	str.w	r3, [r9, #4]
 800a8a8:	f340 8082 	ble.w	800a9b0 <_scanf_float+0x27c>
 800a8ac:	f8d9 3000 	ldr.w	r3, [r9]
 800a8b0:	3301      	adds	r3, #1
 800a8b2:	f8c9 3000 	str.w	r3, [r9]
 800a8b6:	e762      	b.n	800a77e <_scanf_float+0x4a>
 800a8b8:	eb1a 0105 	adds.w	r1, sl, r5
 800a8bc:	f47f af6d 	bne.w	800a79a <_scanf_float+0x66>
 800a8c0:	6822      	ldr	r2, [r4, #0]
 800a8c2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800a8c6:	6022      	str	r2, [r4, #0]
 800a8c8:	460d      	mov	r5, r1
 800a8ca:	468a      	mov	sl, r1
 800a8cc:	f806 3b01 	strb.w	r3, [r6], #1
 800a8d0:	e7de      	b.n	800a890 <_scanf_float+0x15c>
 800a8d2:	6822      	ldr	r2, [r4, #0]
 800a8d4:	0610      	lsls	r0, r2, #24
 800a8d6:	f57f af60 	bpl.w	800a79a <_scanf_float+0x66>
 800a8da:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a8de:	6022      	str	r2, [r4, #0]
 800a8e0:	e7f4      	b.n	800a8cc <_scanf_float+0x198>
 800a8e2:	f1ba 0f00 	cmp.w	sl, #0
 800a8e6:	d10c      	bne.n	800a902 <_scanf_float+0x1ce>
 800a8e8:	b977      	cbnz	r7, 800a908 <_scanf_float+0x1d4>
 800a8ea:	6822      	ldr	r2, [r4, #0]
 800a8ec:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a8f0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a8f4:	d108      	bne.n	800a908 <_scanf_float+0x1d4>
 800a8f6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a8fa:	6022      	str	r2, [r4, #0]
 800a8fc:	f04f 0a01 	mov.w	sl, #1
 800a900:	e7e4      	b.n	800a8cc <_scanf_float+0x198>
 800a902:	f1ba 0f02 	cmp.w	sl, #2
 800a906:	d050      	beq.n	800a9aa <_scanf_float+0x276>
 800a908:	2d01      	cmp	r5, #1
 800a90a:	d002      	beq.n	800a912 <_scanf_float+0x1de>
 800a90c:	2d04      	cmp	r5, #4
 800a90e:	f47f af44 	bne.w	800a79a <_scanf_float+0x66>
 800a912:	3501      	adds	r5, #1
 800a914:	b2ed      	uxtb	r5, r5
 800a916:	e7d9      	b.n	800a8cc <_scanf_float+0x198>
 800a918:	f1ba 0f01 	cmp.w	sl, #1
 800a91c:	f47f af3d 	bne.w	800a79a <_scanf_float+0x66>
 800a920:	f04f 0a02 	mov.w	sl, #2
 800a924:	e7d2      	b.n	800a8cc <_scanf_float+0x198>
 800a926:	b975      	cbnz	r5, 800a946 <_scanf_float+0x212>
 800a928:	2f00      	cmp	r7, #0
 800a92a:	f47f af37 	bne.w	800a79c <_scanf_float+0x68>
 800a92e:	6822      	ldr	r2, [r4, #0]
 800a930:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a934:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a938:	f040 80fc 	bne.w	800ab34 <_scanf_float+0x400>
 800a93c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a940:	6022      	str	r2, [r4, #0]
 800a942:	2501      	movs	r5, #1
 800a944:	e7c2      	b.n	800a8cc <_scanf_float+0x198>
 800a946:	2d03      	cmp	r5, #3
 800a948:	d0e3      	beq.n	800a912 <_scanf_float+0x1de>
 800a94a:	2d05      	cmp	r5, #5
 800a94c:	e7df      	b.n	800a90e <_scanf_float+0x1da>
 800a94e:	2d02      	cmp	r5, #2
 800a950:	f47f af23 	bne.w	800a79a <_scanf_float+0x66>
 800a954:	2503      	movs	r5, #3
 800a956:	e7b9      	b.n	800a8cc <_scanf_float+0x198>
 800a958:	2d06      	cmp	r5, #6
 800a95a:	f47f af1e 	bne.w	800a79a <_scanf_float+0x66>
 800a95e:	2507      	movs	r5, #7
 800a960:	e7b4      	b.n	800a8cc <_scanf_float+0x198>
 800a962:	6822      	ldr	r2, [r4, #0]
 800a964:	0591      	lsls	r1, r2, #22
 800a966:	f57f af18 	bpl.w	800a79a <_scanf_float+0x66>
 800a96a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800a96e:	6022      	str	r2, [r4, #0]
 800a970:	9702      	str	r7, [sp, #8]
 800a972:	e7ab      	b.n	800a8cc <_scanf_float+0x198>
 800a974:	6822      	ldr	r2, [r4, #0]
 800a976:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800a97a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a97e:	d005      	beq.n	800a98c <_scanf_float+0x258>
 800a980:	0550      	lsls	r0, r2, #21
 800a982:	f57f af0a 	bpl.w	800a79a <_scanf_float+0x66>
 800a986:	2f00      	cmp	r7, #0
 800a988:	f000 80d4 	beq.w	800ab34 <_scanf_float+0x400>
 800a98c:	0591      	lsls	r1, r2, #22
 800a98e:	bf58      	it	pl
 800a990:	9902      	ldrpl	r1, [sp, #8]
 800a992:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a996:	bf58      	it	pl
 800a998:	1a79      	subpl	r1, r7, r1
 800a99a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800a99e:	bf58      	it	pl
 800a9a0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a9a4:	6022      	str	r2, [r4, #0]
 800a9a6:	2700      	movs	r7, #0
 800a9a8:	e790      	b.n	800a8cc <_scanf_float+0x198>
 800a9aa:	f04f 0a03 	mov.w	sl, #3
 800a9ae:	e78d      	b.n	800a8cc <_scanf_float+0x198>
 800a9b0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a9b4:	4649      	mov	r1, r9
 800a9b6:	4640      	mov	r0, r8
 800a9b8:	4798      	blx	r3
 800a9ba:	2800      	cmp	r0, #0
 800a9bc:	f43f aedf 	beq.w	800a77e <_scanf_float+0x4a>
 800a9c0:	e6eb      	b.n	800a79a <_scanf_float+0x66>
 800a9c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a9c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a9ca:	464a      	mov	r2, r9
 800a9cc:	4640      	mov	r0, r8
 800a9ce:	4798      	blx	r3
 800a9d0:	6923      	ldr	r3, [r4, #16]
 800a9d2:	3b01      	subs	r3, #1
 800a9d4:	6123      	str	r3, [r4, #16]
 800a9d6:	e6eb      	b.n	800a7b0 <_scanf_float+0x7c>
 800a9d8:	1e6b      	subs	r3, r5, #1
 800a9da:	2b06      	cmp	r3, #6
 800a9dc:	d824      	bhi.n	800aa28 <_scanf_float+0x2f4>
 800a9de:	2d02      	cmp	r5, #2
 800a9e0:	d836      	bhi.n	800aa50 <_scanf_float+0x31c>
 800a9e2:	9b01      	ldr	r3, [sp, #4]
 800a9e4:	429e      	cmp	r6, r3
 800a9e6:	f67f aee7 	bls.w	800a7b8 <_scanf_float+0x84>
 800a9ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a9ee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a9f2:	464a      	mov	r2, r9
 800a9f4:	4640      	mov	r0, r8
 800a9f6:	4798      	blx	r3
 800a9f8:	6923      	ldr	r3, [r4, #16]
 800a9fa:	3b01      	subs	r3, #1
 800a9fc:	6123      	str	r3, [r4, #16]
 800a9fe:	e7f0      	b.n	800a9e2 <_scanf_float+0x2ae>
 800aa00:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800aa04:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800aa08:	464a      	mov	r2, r9
 800aa0a:	4640      	mov	r0, r8
 800aa0c:	4798      	blx	r3
 800aa0e:	6923      	ldr	r3, [r4, #16]
 800aa10:	3b01      	subs	r3, #1
 800aa12:	6123      	str	r3, [r4, #16]
 800aa14:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aa18:	fa5f fa8a 	uxtb.w	sl, sl
 800aa1c:	f1ba 0f02 	cmp.w	sl, #2
 800aa20:	d1ee      	bne.n	800aa00 <_scanf_float+0x2cc>
 800aa22:	3d03      	subs	r5, #3
 800aa24:	b2ed      	uxtb	r5, r5
 800aa26:	1b76      	subs	r6, r6, r5
 800aa28:	6823      	ldr	r3, [r4, #0]
 800aa2a:	05da      	lsls	r2, r3, #23
 800aa2c:	d530      	bpl.n	800aa90 <_scanf_float+0x35c>
 800aa2e:	055b      	lsls	r3, r3, #21
 800aa30:	d511      	bpl.n	800aa56 <_scanf_float+0x322>
 800aa32:	9b01      	ldr	r3, [sp, #4]
 800aa34:	429e      	cmp	r6, r3
 800aa36:	f67f aebf 	bls.w	800a7b8 <_scanf_float+0x84>
 800aa3a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800aa3e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800aa42:	464a      	mov	r2, r9
 800aa44:	4640      	mov	r0, r8
 800aa46:	4798      	blx	r3
 800aa48:	6923      	ldr	r3, [r4, #16]
 800aa4a:	3b01      	subs	r3, #1
 800aa4c:	6123      	str	r3, [r4, #16]
 800aa4e:	e7f0      	b.n	800aa32 <_scanf_float+0x2fe>
 800aa50:	46aa      	mov	sl, r5
 800aa52:	46b3      	mov	fp, r6
 800aa54:	e7de      	b.n	800aa14 <_scanf_float+0x2e0>
 800aa56:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800aa5a:	6923      	ldr	r3, [r4, #16]
 800aa5c:	2965      	cmp	r1, #101	@ 0x65
 800aa5e:	f103 33ff 	add.w	r3, r3, #4294967295
 800aa62:	f106 35ff 	add.w	r5, r6, #4294967295
 800aa66:	6123      	str	r3, [r4, #16]
 800aa68:	d00c      	beq.n	800aa84 <_scanf_float+0x350>
 800aa6a:	2945      	cmp	r1, #69	@ 0x45
 800aa6c:	d00a      	beq.n	800aa84 <_scanf_float+0x350>
 800aa6e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800aa72:	464a      	mov	r2, r9
 800aa74:	4640      	mov	r0, r8
 800aa76:	4798      	blx	r3
 800aa78:	6923      	ldr	r3, [r4, #16]
 800aa7a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800aa7e:	3b01      	subs	r3, #1
 800aa80:	1eb5      	subs	r5, r6, #2
 800aa82:	6123      	str	r3, [r4, #16]
 800aa84:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800aa88:	464a      	mov	r2, r9
 800aa8a:	4640      	mov	r0, r8
 800aa8c:	4798      	blx	r3
 800aa8e:	462e      	mov	r6, r5
 800aa90:	6822      	ldr	r2, [r4, #0]
 800aa92:	f012 0210 	ands.w	r2, r2, #16
 800aa96:	d001      	beq.n	800aa9c <_scanf_float+0x368>
 800aa98:	2000      	movs	r0, #0
 800aa9a:	e68e      	b.n	800a7ba <_scanf_float+0x86>
 800aa9c:	7032      	strb	r2, [r6, #0]
 800aa9e:	6823      	ldr	r3, [r4, #0]
 800aaa0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800aaa4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aaa8:	d123      	bne.n	800aaf2 <_scanf_float+0x3be>
 800aaaa:	9b02      	ldr	r3, [sp, #8]
 800aaac:	429f      	cmp	r7, r3
 800aaae:	d00a      	beq.n	800aac6 <_scanf_float+0x392>
 800aab0:	1bda      	subs	r2, r3, r7
 800aab2:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800aab6:	429e      	cmp	r6, r3
 800aab8:	bf28      	it	cs
 800aaba:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800aabe:	491e      	ldr	r1, [pc, #120]	@ (800ab38 <_scanf_float+0x404>)
 800aac0:	4630      	mov	r0, r6
 800aac2:	f000 f8ff 	bl	800acc4 <siprintf>
 800aac6:	9901      	ldr	r1, [sp, #4]
 800aac8:	2200      	movs	r2, #0
 800aaca:	4640      	mov	r0, r8
 800aacc:	f002 fb2a 	bl	800d124 <_strtod_r>
 800aad0:	9b03      	ldr	r3, [sp, #12]
 800aad2:	6821      	ldr	r1, [r4, #0]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	f011 0f02 	tst.w	r1, #2
 800aada:	f103 0204 	add.w	r2, r3, #4
 800aade:	d015      	beq.n	800ab0c <_scanf_float+0x3d8>
 800aae0:	9903      	ldr	r1, [sp, #12]
 800aae2:	600a      	str	r2, [r1, #0]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	ed83 0b00 	vstr	d0, [r3]
 800aaea:	68e3      	ldr	r3, [r4, #12]
 800aaec:	3301      	adds	r3, #1
 800aaee:	60e3      	str	r3, [r4, #12]
 800aaf0:	e7d2      	b.n	800aa98 <_scanf_float+0x364>
 800aaf2:	9b04      	ldr	r3, [sp, #16]
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d0e6      	beq.n	800aac6 <_scanf_float+0x392>
 800aaf8:	9905      	ldr	r1, [sp, #20]
 800aafa:	230a      	movs	r3, #10
 800aafc:	3101      	adds	r1, #1
 800aafe:	4640      	mov	r0, r8
 800ab00:	f002 fb90 	bl	800d224 <_strtol_r>
 800ab04:	9b04      	ldr	r3, [sp, #16]
 800ab06:	9e05      	ldr	r6, [sp, #20]
 800ab08:	1ac2      	subs	r2, r0, r3
 800ab0a:	e7d2      	b.n	800aab2 <_scanf_float+0x37e>
 800ab0c:	f011 0f04 	tst.w	r1, #4
 800ab10:	9903      	ldr	r1, [sp, #12]
 800ab12:	600a      	str	r2, [r1, #0]
 800ab14:	d1e6      	bne.n	800aae4 <_scanf_float+0x3b0>
 800ab16:	eeb4 0b40 	vcmp.f64	d0, d0
 800ab1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab1e:	681d      	ldr	r5, [r3, #0]
 800ab20:	d705      	bvc.n	800ab2e <_scanf_float+0x3fa>
 800ab22:	4806      	ldr	r0, [pc, #24]	@ (800ab3c <_scanf_float+0x408>)
 800ab24:	f000 f9b4 	bl	800ae90 <nanf>
 800ab28:	ed85 0a00 	vstr	s0, [r5]
 800ab2c:	e7dd      	b.n	800aaea <_scanf_float+0x3b6>
 800ab2e:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800ab32:	e7f9      	b.n	800ab28 <_scanf_float+0x3f4>
 800ab34:	2700      	movs	r7, #0
 800ab36:	e635      	b.n	800a7a4 <_scanf_float+0x70>
 800ab38:	0800e4a4 	.word	0x0800e4a4
 800ab3c:	0800e5e5 	.word	0x0800e5e5

0800ab40 <std>:
 800ab40:	2300      	movs	r3, #0
 800ab42:	b510      	push	{r4, lr}
 800ab44:	4604      	mov	r4, r0
 800ab46:	e9c0 3300 	strd	r3, r3, [r0]
 800ab4a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ab4e:	6083      	str	r3, [r0, #8]
 800ab50:	8181      	strh	r1, [r0, #12]
 800ab52:	6643      	str	r3, [r0, #100]	@ 0x64
 800ab54:	81c2      	strh	r2, [r0, #14]
 800ab56:	6183      	str	r3, [r0, #24]
 800ab58:	4619      	mov	r1, r3
 800ab5a:	2208      	movs	r2, #8
 800ab5c:	305c      	adds	r0, #92	@ 0x5c
 800ab5e:	f000 f916 	bl	800ad8e <memset>
 800ab62:	4b0d      	ldr	r3, [pc, #52]	@ (800ab98 <std+0x58>)
 800ab64:	6263      	str	r3, [r4, #36]	@ 0x24
 800ab66:	4b0d      	ldr	r3, [pc, #52]	@ (800ab9c <std+0x5c>)
 800ab68:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ab6a:	4b0d      	ldr	r3, [pc, #52]	@ (800aba0 <std+0x60>)
 800ab6c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ab6e:	4b0d      	ldr	r3, [pc, #52]	@ (800aba4 <std+0x64>)
 800ab70:	6323      	str	r3, [r4, #48]	@ 0x30
 800ab72:	4b0d      	ldr	r3, [pc, #52]	@ (800aba8 <std+0x68>)
 800ab74:	6224      	str	r4, [r4, #32]
 800ab76:	429c      	cmp	r4, r3
 800ab78:	d006      	beq.n	800ab88 <std+0x48>
 800ab7a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ab7e:	4294      	cmp	r4, r2
 800ab80:	d002      	beq.n	800ab88 <std+0x48>
 800ab82:	33d0      	adds	r3, #208	@ 0xd0
 800ab84:	429c      	cmp	r4, r3
 800ab86:	d105      	bne.n	800ab94 <std+0x54>
 800ab88:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ab8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ab90:	f000 b97a 	b.w	800ae88 <__retarget_lock_init_recursive>
 800ab94:	bd10      	pop	{r4, pc}
 800ab96:	bf00      	nop
 800ab98:	0800ad09 	.word	0x0800ad09
 800ab9c:	0800ad2b 	.word	0x0800ad2b
 800aba0:	0800ad63 	.word	0x0800ad63
 800aba4:	0800ad87 	.word	0x0800ad87
 800aba8:	2400058c 	.word	0x2400058c

0800abac <stdio_exit_handler>:
 800abac:	4a02      	ldr	r2, [pc, #8]	@ (800abb8 <stdio_exit_handler+0xc>)
 800abae:	4903      	ldr	r1, [pc, #12]	@ (800abbc <stdio_exit_handler+0x10>)
 800abb0:	4803      	ldr	r0, [pc, #12]	@ (800abc0 <stdio_exit_handler+0x14>)
 800abb2:	f000 b869 	b.w	800ac88 <_fwalk_sglue>
 800abb6:	bf00      	nop
 800abb8:	24000010 	.word	0x24000010
 800abbc:	0800d5e1 	.word	0x0800d5e1
 800abc0:	24000020 	.word	0x24000020

0800abc4 <cleanup_stdio>:
 800abc4:	6841      	ldr	r1, [r0, #4]
 800abc6:	4b0c      	ldr	r3, [pc, #48]	@ (800abf8 <cleanup_stdio+0x34>)
 800abc8:	4299      	cmp	r1, r3
 800abca:	b510      	push	{r4, lr}
 800abcc:	4604      	mov	r4, r0
 800abce:	d001      	beq.n	800abd4 <cleanup_stdio+0x10>
 800abd0:	f002 fd06 	bl	800d5e0 <_fflush_r>
 800abd4:	68a1      	ldr	r1, [r4, #8]
 800abd6:	4b09      	ldr	r3, [pc, #36]	@ (800abfc <cleanup_stdio+0x38>)
 800abd8:	4299      	cmp	r1, r3
 800abda:	d002      	beq.n	800abe2 <cleanup_stdio+0x1e>
 800abdc:	4620      	mov	r0, r4
 800abde:	f002 fcff 	bl	800d5e0 <_fflush_r>
 800abe2:	68e1      	ldr	r1, [r4, #12]
 800abe4:	4b06      	ldr	r3, [pc, #24]	@ (800ac00 <cleanup_stdio+0x3c>)
 800abe6:	4299      	cmp	r1, r3
 800abe8:	d004      	beq.n	800abf4 <cleanup_stdio+0x30>
 800abea:	4620      	mov	r0, r4
 800abec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800abf0:	f002 bcf6 	b.w	800d5e0 <_fflush_r>
 800abf4:	bd10      	pop	{r4, pc}
 800abf6:	bf00      	nop
 800abf8:	2400058c 	.word	0x2400058c
 800abfc:	240005f4 	.word	0x240005f4
 800ac00:	2400065c 	.word	0x2400065c

0800ac04 <global_stdio_init.part.0>:
 800ac04:	b510      	push	{r4, lr}
 800ac06:	4b0b      	ldr	r3, [pc, #44]	@ (800ac34 <global_stdio_init.part.0+0x30>)
 800ac08:	4c0b      	ldr	r4, [pc, #44]	@ (800ac38 <global_stdio_init.part.0+0x34>)
 800ac0a:	4a0c      	ldr	r2, [pc, #48]	@ (800ac3c <global_stdio_init.part.0+0x38>)
 800ac0c:	601a      	str	r2, [r3, #0]
 800ac0e:	4620      	mov	r0, r4
 800ac10:	2200      	movs	r2, #0
 800ac12:	2104      	movs	r1, #4
 800ac14:	f7ff ff94 	bl	800ab40 <std>
 800ac18:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ac1c:	2201      	movs	r2, #1
 800ac1e:	2109      	movs	r1, #9
 800ac20:	f7ff ff8e 	bl	800ab40 <std>
 800ac24:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ac28:	2202      	movs	r2, #2
 800ac2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac2e:	2112      	movs	r1, #18
 800ac30:	f7ff bf86 	b.w	800ab40 <std>
 800ac34:	240006c4 	.word	0x240006c4
 800ac38:	2400058c 	.word	0x2400058c
 800ac3c:	0800abad 	.word	0x0800abad

0800ac40 <__sfp_lock_acquire>:
 800ac40:	4801      	ldr	r0, [pc, #4]	@ (800ac48 <__sfp_lock_acquire+0x8>)
 800ac42:	f000 b922 	b.w	800ae8a <__retarget_lock_acquire_recursive>
 800ac46:	bf00      	nop
 800ac48:	240006cd 	.word	0x240006cd

0800ac4c <__sfp_lock_release>:
 800ac4c:	4801      	ldr	r0, [pc, #4]	@ (800ac54 <__sfp_lock_release+0x8>)
 800ac4e:	f000 b91d 	b.w	800ae8c <__retarget_lock_release_recursive>
 800ac52:	bf00      	nop
 800ac54:	240006cd 	.word	0x240006cd

0800ac58 <__sinit>:
 800ac58:	b510      	push	{r4, lr}
 800ac5a:	4604      	mov	r4, r0
 800ac5c:	f7ff fff0 	bl	800ac40 <__sfp_lock_acquire>
 800ac60:	6a23      	ldr	r3, [r4, #32]
 800ac62:	b11b      	cbz	r3, 800ac6c <__sinit+0x14>
 800ac64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac68:	f7ff bff0 	b.w	800ac4c <__sfp_lock_release>
 800ac6c:	4b04      	ldr	r3, [pc, #16]	@ (800ac80 <__sinit+0x28>)
 800ac6e:	6223      	str	r3, [r4, #32]
 800ac70:	4b04      	ldr	r3, [pc, #16]	@ (800ac84 <__sinit+0x2c>)
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d1f5      	bne.n	800ac64 <__sinit+0xc>
 800ac78:	f7ff ffc4 	bl	800ac04 <global_stdio_init.part.0>
 800ac7c:	e7f2      	b.n	800ac64 <__sinit+0xc>
 800ac7e:	bf00      	nop
 800ac80:	0800abc5 	.word	0x0800abc5
 800ac84:	240006c4 	.word	0x240006c4

0800ac88 <_fwalk_sglue>:
 800ac88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ac8c:	4607      	mov	r7, r0
 800ac8e:	4688      	mov	r8, r1
 800ac90:	4614      	mov	r4, r2
 800ac92:	2600      	movs	r6, #0
 800ac94:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ac98:	f1b9 0901 	subs.w	r9, r9, #1
 800ac9c:	d505      	bpl.n	800acaa <_fwalk_sglue+0x22>
 800ac9e:	6824      	ldr	r4, [r4, #0]
 800aca0:	2c00      	cmp	r4, #0
 800aca2:	d1f7      	bne.n	800ac94 <_fwalk_sglue+0xc>
 800aca4:	4630      	mov	r0, r6
 800aca6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800acaa:	89ab      	ldrh	r3, [r5, #12]
 800acac:	2b01      	cmp	r3, #1
 800acae:	d907      	bls.n	800acc0 <_fwalk_sglue+0x38>
 800acb0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800acb4:	3301      	adds	r3, #1
 800acb6:	d003      	beq.n	800acc0 <_fwalk_sglue+0x38>
 800acb8:	4629      	mov	r1, r5
 800acba:	4638      	mov	r0, r7
 800acbc:	47c0      	blx	r8
 800acbe:	4306      	orrs	r6, r0
 800acc0:	3568      	adds	r5, #104	@ 0x68
 800acc2:	e7e9      	b.n	800ac98 <_fwalk_sglue+0x10>

0800acc4 <siprintf>:
 800acc4:	b40e      	push	{r1, r2, r3}
 800acc6:	b510      	push	{r4, lr}
 800acc8:	b09d      	sub	sp, #116	@ 0x74
 800acca:	ab1f      	add	r3, sp, #124	@ 0x7c
 800accc:	9002      	str	r0, [sp, #8]
 800acce:	9006      	str	r0, [sp, #24]
 800acd0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800acd4:	480a      	ldr	r0, [pc, #40]	@ (800ad00 <siprintf+0x3c>)
 800acd6:	9107      	str	r1, [sp, #28]
 800acd8:	9104      	str	r1, [sp, #16]
 800acda:	490a      	ldr	r1, [pc, #40]	@ (800ad04 <siprintf+0x40>)
 800acdc:	f853 2b04 	ldr.w	r2, [r3], #4
 800ace0:	9105      	str	r1, [sp, #20]
 800ace2:	2400      	movs	r4, #0
 800ace4:	a902      	add	r1, sp, #8
 800ace6:	6800      	ldr	r0, [r0, #0]
 800ace8:	9301      	str	r3, [sp, #4]
 800acea:	941b      	str	r4, [sp, #108]	@ 0x6c
 800acec:	f002 faf8 	bl	800d2e0 <_svfiprintf_r>
 800acf0:	9b02      	ldr	r3, [sp, #8]
 800acf2:	701c      	strb	r4, [r3, #0]
 800acf4:	b01d      	add	sp, #116	@ 0x74
 800acf6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800acfa:	b003      	add	sp, #12
 800acfc:	4770      	bx	lr
 800acfe:	bf00      	nop
 800ad00:	2400001c 	.word	0x2400001c
 800ad04:	ffff0208 	.word	0xffff0208

0800ad08 <__sread>:
 800ad08:	b510      	push	{r4, lr}
 800ad0a:	460c      	mov	r4, r1
 800ad0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad10:	f000 f86c 	bl	800adec <_read_r>
 800ad14:	2800      	cmp	r0, #0
 800ad16:	bfab      	itete	ge
 800ad18:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ad1a:	89a3      	ldrhlt	r3, [r4, #12]
 800ad1c:	181b      	addge	r3, r3, r0
 800ad1e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ad22:	bfac      	ite	ge
 800ad24:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ad26:	81a3      	strhlt	r3, [r4, #12]
 800ad28:	bd10      	pop	{r4, pc}

0800ad2a <__swrite>:
 800ad2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad2e:	461f      	mov	r7, r3
 800ad30:	898b      	ldrh	r3, [r1, #12]
 800ad32:	05db      	lsls	r3, r3, #23
 800ad34:	4605      	mov	r5, r0
 800ad36:	460c      	mov	r4, r1
 800ad38:	4616      	mov	r6, r2
 800ad3a:	d505      	bpl.n	800ad48 <__swrite+0x1e>
 800ad3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad40:	2302      	movs	r3, #2
 800ad42:	2200      	movs	r2, #0
 800ad44:	f000 f840 	bl	800adc8 <_lseek_r>
 800ad48:	89a3      	ldrh	r3, [r4, #12]
 800ad4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad4e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ad52:	81a3      	strh	r3, [r4, #12]
 800ad54:	4632      	mov	r2, r6
 800ad56:	463b      	mov	r3, r7
 800ad58:	4628      	mov	r0, r5
 800ad5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad5e:	f000 b857 	b.w	800ae10 <_write_r>

0800ad62 <__sseek>:
 800ad62:	b510      	push	{r4, lr}
 800ad64:	460c      	mov	r4, r1
 800ad66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad6a:	f000 f82d 	bl	800adc8 <_lseek_r>
 800ad6e:	1c43      	adds	r3, r0, #1
 800ad70:	89a3      	ldrh	r3, [r4, #12]
 800ad72:	bf15      	itete	ne
 800ad74:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ad76:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ad7a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ad7e:	81a3      	strheq	r3, [r4, #12]
 800ad80:	bf18      	it	ne
 800ad82:	81a3      	strhne	r3, [r4, #12]
 800ad84:	bd10      	pop	{r4, pc}

0800ad86 <__sclose>:
 800ad86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad8a:	f000 b80d 	b.w	800ada8 <_close_r>

0800ad8e <memset>:
 800ad8e:	4402      	add	r2, r0
 800ad90:	4603      	mov	r3, r0
 800ad92:	4293      	cmp	r3, r2
 800ad94:	d100      	bne.n	800ad98 <memset+0xa>
 800ad96:	4770      	bx	lr
 800ad98:	f803 1b01 	strb.w	r1, [r3], #1
 800ad9c:	e7f9      	b.n	800ad92 <memset+0x4>
	...

0800ada0 <_localeconv_r>:
 800ada0:	4800      	ldr	r0, [pc, #0]	@ (800ada4 <_localeconv_r+0x4>)
 800ada2:	4770      	bx	lr
 800ada4:	2400015c 	.word	0x2400015c

0800ada8 <_close_r>:
 800ada8:	b538      	push	{r3, r4, r5, lr}
 800adaa:	4d06      	ldr	r5, [pc, #24]	@ (800adc4 <_close_r+0x1c>)
 800adac:	2300      	movs	r3, #0
 800adae:	4604      	mov	r4, r0
 800adb0:	4608      	mov	r0, r1
 800adb2:	602b      	str	r3, [r5, #0]
 800adb4:	f7f6 fbd4 	bl	8001560 <_close>
 800adb8:	1c43      	adds	r3, r0, #1
 800adba:	d102      	bne.n	800adc2 <_close_r+0x1a>
 800adbc:	682b      	ldr	r3, [r5, #0]
 800adbe:	b103      	cbz	r3, 800adc2 <_close_r+0x1a>
 800adc0:	6023      	str	r3, [r4, #0]
 800adc2:	bd38      	pop	{r3, r4, r5, pc}
 800adc4:	240006c8 	.word	0x240006c8

0800adc8 <_lseek_r>:
 800adc8:	b538      	push	{r3, r4, r5, lr}
 800adca:	4d07      	ldr	r5, [pc, #28]	@ (800ade8 <_lseek_r+0x20>)
 800adcc:	4604      	mov	r4, r0
 800adce:	4608      	mov	r0, r1
 800add0:	4611      	mov	r1, r2
 800add2:	2200      	movs	r2, #0
 800add4:	602a      	str	r2, [r5, #0]
 800add6:	461a      	mov	r2, r3
 800add8:	f7f6 fbe9 	bl	80015ae <_lseek>
 800addc:	1c43      	adds	r3, r0, #1
 800adde:	d102      	bne.n	800ade6 <_lseek_r+0x1e>
 800ade0:	682b      	ldr	r3, [r5, #0]
 800ade2:	b103      	cbz	r3, 800ade6 <_lseek_r+0x1e>
 800ade4:	6023      	str	r3, [r4, #0]
 800ade6:	bd38      	pop	{r3, r4, r5, pc}
 800ade8:	240006c8 	.word	0x240006c8

0800adec <_read_r>:
 800adec:	b538      	push	{r3, r4, r5, lr}
 800adee:	4d07      	ldr	r5, [pc, #28]	@ (800ae0c <_read_r+0x20>)
 800adf0:	4604      	mov	r4, r0
 800adf2:	4608      	mov	r0, r1
 800adf4:	4611      	mov	r1, r2
 800adf6:	2200      	movs	r2, #0
 800adf8:	602a      	str	r2, [r5, #0]
 800adfa:	461a      	mov	r2, r3
 800adfc:	f7f6 fb93 	bl	8001526 <_read>
 800ae00:	1c43      	adds	r3, r0, #1
 800ae02:	d102      	bne.n	800ae0a <_read_r+0x1e>
 800ae04:	682b      	ldr	r3, [r5, #0]
 800ae06:	b103      	cbz	r3, 800ae0a <_read_r+0x1e>
 800ae08:	6023      	str	r3, [r4, #0]
 800ae0a:	bd38      	pop	{r3, r4, r5, pc}
 800ae0c:	240006c8 	.word	0x240006c8

0800ae10 <_write_r>:
 800ae10:	b538      	push	{r3, r4, r5, lr}
 800ae12:	4d07      	ldr	r5, [pc, #28]	@ (800ae30 <_write_r+0x20>)
 800ae14:	4604      	mov	r4, r0
 800ae16:	4608      	mov	r0, r1
 800ae18:	4611      	mov	r1, r2
 800ae1a:	2200      	movs	r2, #0
 800ae1c:	602a      	str	r2, [r5, #0]
 800ae1e:	461a      	mov	r2, r3
 800ae20:	f7f6 fde2 	bl	80019e8 <_write>
 800ae24:	1c43      	adds	r3, r0, #1
 800ae26:	d102      	bne.n	800ae2e <_write_r+0x1e>
 800ae28:	682b      	ldr	r3, [r5, #0]
 800ae2a:	b103      	cbz	r3, 800ae2e <_write_r+0x1e>
 800ae2c:	6023      	str	r3, [r4, #0]
 800ae2e:	bd38      	pop	{r3, r4, r5, pc}
 800ae30:	240006c8 	.word	0x240006c8

0800ae34 <__errno>:
 800ae34:	4b01      	ldr	r3, [pc, #4]	@ (800ae3c <__errno+0x8>)
 800ae36:	6818      	ldr	r0, [r3, #0]
 800ae38:	4770      	bx	lr
 800ae3a:	bf00      	nop
 800ae3c:	2400001c 	.word	0x2400001c

0800ae40 <__libc_init_array>:
 800ae40:	b570      	push	{r4, r5, r6, lr}
 800ae42:	4d0d      	ldr	r5, [pc, #52]	@ (800ae78 <__libc_init_array+0x38>)
 800ae44:	4c0d      	ldr	r4, [pc, #52]	@ (800ae7c <__libc_init_array+0x3c>)
 800ae46:	1b64      	subs	r4, r4, r5
 800ae48:	10a4      	asrs	r4, r4, #2
 800ae4a:	2600      	movs	r6, #0
 800ae4c:	42a6      	cmp	r6, r4
 800ae4e:	d109      	bne.n	800ae64 <__libc_init_array+0x24>
 800ae50:	4d0b      	ldr	r5, [pc, #44]	@ (800ae80 <__libc_init_array+0x40>)
 800ae52:	4c0c      	ldr	r4, [pc, #48]	@ (800ae84 <__libc_init_array+0x44>)
 800ae54:	f003 fab6 	bl	800e3c4 <_init>
 800ae58:	1b64      	subs	r4, r4, r5
 800ae5a:	10a4      	asrs	r4, r4, #2
 800ae5c:	2600      	movs	r6, #0
 800ae5e:	42a6      	cmp	r6, r4
 800ae60:	d105      	bne.n	800ae6e <__libc_init_array+0x2e>
 800ae62:	bd70      	pop	{r4, r5, r6, pc}
 800ae64:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae68:	4798      	blx	r3
 800ae6a:	3601      	adds	r6, #1
 800ae6c:	e7ee      	b.n	800ae4c <__libc_init_array+0xc>
 800ae6e:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae72:	4798      	blx	r3
 800ae74:	3601      	adds	r6, #1
 800ae76:	e7f2      	b.n	800ae5e <__libc_init_array+0x1e>
 800ae78:	0800e8a4 	.word	0x0800e8a4
 800ae7c:	0800e8a4 	.word	0x0800e8a4
 800ae80:	0800e8a4 	.word	0x0800e8a4
 800ae84:	0800e8a8 	.word	0x0800e8a8

0800ae88 <__retarget_lock_init_recursive>:
 800ae88:	4770      	bx	lr

0800ae8a <__retarget_lock_acquire_recursive>:
 800ae8a:	4770      	bx	lr

0800ae8c <__retarget_lock_release_recursive>:
 800ae8c:	4770      	bx	lr
	...

0800ae90 <nanf>:
 800ae90:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800ae98 <nanf+0x8>
 800ae94:	4770      	bx	lr
 800ae96:	bf00      	nop
 800ae98:	7fc00000 	.word	0x7fc00000

0800ae9c <quorem>:
 800ae9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aea0:	6903      	ldr	r3, [r0, #16]
 800aea2:	690c      	ldr	r4, [r1, #16]
 800aea4:	42a3      	cmp	r3, r4
 800aea6:	4607      	mov	r7, r0
 800aea8:	db7e      	blt.n	800afa8 <quorem+0x10c>
 800aeaa:	3c01      	subs	r4, #1
 800aeac:	f101 0814 	add.w	r8, r1, #20
 800aeb0:	00a3      	lsls	r3, r4, #2
 800aeb2:	f100 0514 	add.w	r5, r0, #20
 800aeb6:	9300      	str	r3, [sp, #0]
 800aeb8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800aebc:	9301      	str	r3, [sp, #4]
 800aebe:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800aec2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aec6:	3301      	adds	r3, #1
 800aec8:	429a      	cmp	r2, r3
 800aeca:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800aece:	fbb2 f6f3 	udiv	r6, r2, r3
 800aed2:	d32e      	bcc.n	800af32 <quorem+0x96>
 800aed4:	f04f 0a00 	mov.w	sl, #0
 800aed8:	46c4      	mov	ip, r8
 800aeda:	46ae      	mov	lr, r5
 800aedc:	46d3      	mov	fp, sl
 800aede:	f85c 3b04 	ldr.w	r3, [ip], #4
 800aee2:	b298      	uxth	r0, r3
 800aee4:	fb06 a000 	mla	r0, r6, r0, sl
 800aee8:	0c02      	lsrs	r2, r0, #16
 800aeea:	0c1b      	lsrs	r3, r3, #16
 800aeec:	fb06 2303 	mla	r3, r6, r3, r2
 800aef0:	f8de 2000 	ldr.w	r2, [lr]
 800aef4:	b280      	uxth	r0, r0
 800aef6:	b292      	uxth	r2, r2
 800aef8:	1a12      	subs	r2, r2, r0
 800aefa:	445a      	add	r2, fp
 800aefc:	f8de 0000 	ldr.w	r0, [lr]
 800af00:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800af04:	b29b      	uxth	r3, r3
 800af06:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800af0a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800af0e:	b292      	uxth	r2, r2
 800af10:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800af14:	45e1      	cmp	r9, ip
 800af16:	f84e 2b04 	str.w	r2, [lr], #4
 800af1a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800af1e:	d2de      	bcs.n	800aede <quorem+0x42>
 800af20:	9b00      	ldr	r3, [sp, #0]
 800af22:	58eb      	ldr	r3, [r5, r3]
 800af24:	b92b      	cbnz	r3, 800af32 <quorem+0x96>
 800af26:	9b01      	ldr	r3, [sp, #4]
 800af28:	3b04      	subs	r3, #4
 800af2a:	429d      	cmp	r5, r3
 800af2c:	461a      	mov	r2, r3
 800af2e:	d32f      	bcc.n	800af90 <quorem+0xf4>
 800af30:	613c      	str	r4, [r7, #16]
 800af32:	4638      	mov	r0, r7
 800af34:	f001 f956 	bl	800c1e4 <__mcmp>
 800af38:	2800      	cmp	r0, #0
 800af3a:	db25      	blt.n	800af88 <quorem+0xec>
 800af3c:	4629      	mov	r1, r5
 800af3e:	2000      	movs	r0, #0
 800af40:	f858 2b04 	ldr.w	r2, [r8], #4
 800af44:	f8d1 c000 	ldr.w	ip, [r1]
 800af48:	fa1f fe82 	uxth.w	lr, r2
 800af4c:	fa1f f38c 	uxth.w	r3, ip
 800af50:	eba3 030e 	sub.w	r3, r3, lr
 800af54:	4403      	add	r3, r0
 800af56:	0c12      	lsrs	r2, r2, #16
 800af58:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800af5c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800af60:	b29b      	uxth	r3, r3
 800af62:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800af66:	45c1      	cmp	r9, r8
 800af68:	f841 3b04 	str.w	r3, [r1], #4
 800af6c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800af70:	d2e6      	bcs.n	800af40 <quorem+0xa4>
 800af72:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800af76:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800af7a:	b922      	cbnz	r2, 800af86 <quorem+0xea>
 800af7c:	3b04      	subs	r3, #4
 800af7e:	429d      	cmp	r5, r3
 800af80:	461a      	mov	r2, r3
 800af82:	d30b      	bcc.n	800af9c <quorem+0x100>
 800af84:	613c      	str	r4, [r7, #16]
 800af86:	3601      	adds	r6, #1
 800af88:	4630      	mov	r0, r6
 800af8a:	b003      	add	sp, #12
 800af8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af90:	6812      	ldr	r2, [r2, #0]
 800af92:	3b04      	subs	r3, #4
 800af94:	2a00      	cmp	r2, #0
 800af96:	d1cb      	bne.n	800af30 <quorem+0x94>
 800af98:	3c01      	subs	r4, #1
 800af9a:	e7c6      	b.n	800af2a <quorem+0x8e>
 800af9c:	6812      	ldr	r2, [r2, #0]
 800af9e:	3b04      	subs	r3, #4
 800afa0:	2a00      	cmp	r2, #0
 800afa2:	d1ef      	bne.n	800af84 <quorem+0xe8>
 800afa4:	3c01      	subs	r4, #1
 800afa6:	e7ea      	b.n	800af7e <quorem+0xe2>
 800afa8:	2000      	movs	r0, #0
 800afaa:	e7ee      	b.n	800af8a <quorem+0xee>
 800afac:	0000      	movs	r0, r0
	...

0800afb0 <_dtoa_r>:
 800afb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afb4:	ed2d 8b02 	vpush	{d8}
 800afb8:	69c7      	ldr	r7, [r0, #28]
 800afba:	b091      	sub	sp, #68	@ 0x44
 800afbc:	ed8d 0b02 	vstr	d0, [sp, #8]
 800afc0:	ec55 4b10 	vmov	r4, r5, d0
 800afc4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800afc6:	9107      	str	r1, [sp, #28]
 800afc8:	4681      	mov	r9, r0
 800afca:	9209      	str	r2, [sp, #36]	@ 0x24
 800afcc:	930d      	str	r3, [sp, #52]	@ 0x34
 800afce:	b97f      	cbnz	r7, 800aff0 <_dtoa_r+0x40>
 800afd0:	2010      	movs	r0, #16
 800afd2:	f000 fd95 	bl	800bb00 <malloc>
 800afd6:	4602      	mov	r2, r0
 800afd8:	f8c9 001c 	str.w	r0, [r9, #28]
 800afdc:	b920      	cbnz	r0, 800afe8 <_dtoa_r+0x38>
 800afde:	4ba0      	ldr	r3, [pc, #640]	@ (800b260 <_dtoa_r+0x2b0>)
 800afe0:	21ef      	movs	r1, #239	@ 0xef
 800afe2:	48a0      	ldr	r0, [pc, #640]	@ (800b264 <_dtoa_r+0x2b4>)
 800afe4:	f002 fb78 	bl	800d6d8 <__assert_func>
 800afe8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800afec:	6007      	str	r7, [r0, #0]
 800afee:	60c7      	str	r7, [r0, #12]
 800aff0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800aff4:	6819      	ldr	r1, [r3, #0]
 800aff6:	b159      	cbz	r1, 800b010 <_dtoa_r+0x60>
 800aff8:	685a      	ldr	r2, [r3, #4]
 800affa:	604a      	str	r2, [r1, #4]
 800affc:	2301      	movs	r3, #1
 800affe:	4093      	lsls	r3, r2
 800b000:	608b      	str	r3, [r1, #8]
 800b002:	4648      	mov	r0, r9
 800b004:	f000 fe72 	bl	800bcec <_Bfree>
 800b008:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b00c:	2200      	movs	r2, #0
 800b00e:	601a      	str	r2, [r3, #0]
 800b010:	1e2b      	subs	r3, r5, #0
 800b012:	bfbb      	ittet	lt
 800b014:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b018:	9303      	strlt	r3, [sp, #12]
 800b01a:	2300      	movge	r3, #0
 800b01c:	2201      	movlt	r2, #1
 800b01e:	bfac      	ite	ge
 800b020:	6033      	strge	r3, [r6, #0]
 800b022:	6032      	strlt	r2, [r6, #0]
 800b024:	4b90      	ldr	r3, [pc, #576]	@ (800b268 <_dtoa_r+0x2b8>)
 800b026:	9e03      	ldr	r6, [sp, #12]
 800b028:	43b3      	bics	r3, r6
 800b02a:	d110      	bne.n	800b04e <_dtoa_r+0x9e>
 800b02c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b02e:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b032:	6013      	str	r3, [r2, #0]
 800b034:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800b038:	4323      	orrs	r3, r4
 800b03a:	f000 84e6 	beq.w	800ba0a <_dtoa_r+0xa5a>
 800b03e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b040:	4f8a      	ldr	r7, [pc, #552]	@ (800b26c <_dtoa_r+0x2bc>)
 800b042:	2b00      	cmp	r3, #0
 800b044:	f000 84e8 	beq.w	800ba18 <_dtoa_r+0xa68>
 800b048:	1cfb      	adds	r3, r7, #3
 800b04a:	f000 bce3 	b.w	800ba14 <_dtoa_r+0xa64>
 800b04e:	ed9d 8b02 	vldr	d8, [sp, #8]
 800b052:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800b056:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b05a:	d10a      	bne.n	800b072 <_dtoa_r+0xc2>
 800b05c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b05e:	2301      	movs	r3, #1
 800b060:	6013      	str	r3, [r2, #0]
 800b062:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b064:	b113      	cbz	r3, 800b06c <_dtoa_r+0xbc>
 800b066:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800b068:	4b81      	ldr	r3, [pc, #516]	@ (800b270 <_dtoa_r+0x2c0>)
 800b06a:	6013      	str	r3, [r2, #0]
 800b06c:	4f81      	ldr	r7, [pc, #516]	@ (800b274 <_dtoa_r+0x2c4>)
 800b06e:	f000 bcd3 	b.w	800ba18 <_dtoa_r+0xa68>
 800b072:	aa0e      	add	r2, sp, #56	@ 0x38
 800b074:	a90f      	add	r1, sp, #60	@ 0x3c
 800b076:	4648      	mov	r0, r9
 800b078:	eeb0 0b48 	vmov.f64	d0, d8
 800b07c:	f001 f9d2 	bl	800c424 <__d2b>
 800b080:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800b084:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b086:	9001      	str	r0, [sp, #4]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d045      	beq.n	800b118 <_dtoa_r+0x168>
 800b08c:	eeb0 7b48 	vmov.f64	d7, d8
 800b090:	ee18 1a90 	vmov	r1, s17
 800b094:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800b098:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800b09c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800b0a0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800b0a4:	2500      	movs	r5, #0
 800b0a6:	ee07 1a90 	vmov	s15, r1
 800b0aa:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800b0ae:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800b248 <_dtoa_r+0x298>
 800b0b2:	ee37 7b46 	vsub.f64	d7, d7, d6
 800b0b6:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800b250 <_dtoa_r+0x2a0>
 800b0ba:	eea7 6b05 	vfma.f64	d6, d7, d5
 800b0be:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800b258 <_dtoa_r+0x2a8>
 800b0c2:	ee07 3a90 	vmov	s15, r3
 800b0c6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800b0ca:	eeb0 7b46 	vmov.f64	d7, d6
 800b0ce:	eea4 7b05 	vfma.f64	d7, d4, d5
 800b0d2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800b0d6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800b0da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b0de:	ee16 8a90 	vmov	r8, s13
 800b0e2:	d508      	bpl.n	800b0f6 <_dtoa_r+0x146>
 800b0e4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800b0e8:	eeb4 6b47 	vcmp.f64	d6, d7
 800b0ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b0f0:	bf18      	it	ne
 800b0f2:	f108 38ff 	addne.w	r8, r8, #4294967295
 800b0f6:	f1b8 0f16 	cmp.w	r8, #22
 800b0fa:	d82b      	bhi.n	800b154 <_dtoa_r+0x1a4>
 800b0fc:	495e      	ldr	r1, [pc, #376]	@ (800b278 <_dtoa_r+0x2c8>)
 800b0fe:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800b102:	ed91 7b00 	vldr	d7, [r1]
 800b106:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800b10a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b10e:	d501      	bpl.n	800b114 <_dtoa_r+0x164>
 800b110:	f108 38ff 	add.w	r8, r8, #4294967295
 800b114:	2100      	movs	r1, #0
 800b116:	e01e      	b.n	800b156 <_dtoa_r+0x1a6>
 800b118:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b11a:	4413      	add	r3, r2
 800b11c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800b120:	2920      	cmp	r1, #32
 800b122:	bfc1      	itttt	gt
 800b124:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800b128:	408e      	lslgt	r6, r1
 800b12a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800b12e:	fa24 f101 	lsrgt.w	r1, r4, r1
 800b132:	bfd6      	itet	le
 800b134:	f1c1 0120 	rsble	r1, r1, #32
 800b138:	4331      	orrgt	r1, r6
 800b13a:	fa04 f101 	lslle.w	r1, r4, r1
 800b13e:	ee07 1a90 	vmov	s15, r1
 800b142:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800b146:	3b01      	subs	r3, #1
 800b148:	ee17 1a90 	vmov	r1, s15
 800b14c:	2501      	movs	r5, #1
 800b14e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800b152:	e7a8      	b.n	800b0a6 <_dtoa_r+0xf6>
 800b154:	2101      	movs	r1, #1
 800b156:	1ad2      	subs	r2, r2, r3
 800b158:	1e53      	subs	r3, r2, #1
 800b15a:	9306      	str	r3, [sp, #24]
 800b15c:	bf45      	ittet	mi
 800b15e:	f1c2 0301 	rsbmi	r3, r2, #1
 800b162:	9304      	strmi	r3, [sp, #16]
 800b164:	2300      	movpl	r3, #0
 800b166:	2300      	movmi	r3, #0
 800b168:	bf4c      	ite	mi
 800b16a:	9306      	strmi	r3, [sp, #24]
 800b16c:	9304      	strpl	r3, [sp, #16]
 800b16e:	f1b8 0f00 	cmp.w	r8, #0
 800b172:	910c      	str	r1, [sp, #48]	@ 0x30
 800b174:	db18      	blt.n	800b1a8 <_dtoa_r+0x1f8>
 800b176:	9b06      	ldr	r3, [sp, #24]
 800b178:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800b17c:	4443      	add	r3, r8
 800b17e:	9306      	str	r3, [sp, #24]
 800b180:	2300      	movs	r3, #0
 800b182:	9a07      	ldr	r2, [sp, #28]
 800b184:	2a09      	cmp	r2, #9
 800b186:	d845      	bhi.n	800b214 <_dtoa_r+0x264>
 800b188:	2a05      	cmp	r2, #5
 800b18a:	bfc4      	itt	gt
 800b18c:	3a04      	subgt	r2, #4
 800b18e:	9207      	strgt	r2, [sp, #28]
 800b190:	9a07      	ldr	r2, [sp, #28]
 800b192:	f1a2 0202 	sub.w	r2, r2, #2
 800b196:	bfcc      	ite	gt
 800b198:	2400      	movgt	r4, #0
 800b19a:	2401      	movle	r4, #1
 800b19c:	2a03      	cmp	r2, #3
 800b19e:	d844      	bhi.n	800b22a <_dtoa_r+0x27a>
 800b1a0:	e8df f002 	tbb	[pc, r2]
 800b1a4:	0b173634 	.word	0x0b173634
 800b1a8:	9b04      	ldr	r3, [sp, #16]
 800b1aa:	2200      	movs	r2, #0
 800b1ac:	eba3 0308 	sub.w	r3, r3, r8
 800b1b0:	9304      	str	r3, [sp, #16]
 800b1b2:	920a      	str	r2, [sp, #40]	@ 0x28
 800b1b4:	f1c8 0300 	rsb	r3, r8, #0
 800b1b8:	e7e3      	b.n	800b182 <_dtoa_r+0x1d2>
 800b1ba:	2201      	movs	r2, #1
 800b1bc:	9208      	str	r2, [sp, #32]
 800b1be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b1c0:	eb08 0b02 	add.w	fp, r8, r2
 800b1c4:	f10b 0a01 	add.w	sl, fp, #1
 800b1c8:	4652      	mov	r2, sl
 800b1ca:	2a01      	cmp	r2, #1
 800b1cc:	bfb8      	it	lt
 800b1ce:	2201      	movlt	r2, #1
 800b1d0:	e006      	b.n	800b1e0 <_dtoa_r+0x230>
 800b1d2:	2201      	movs	r2, #1
 800b1d4:	9208      	str	r2, [sp, #32]
 800b1d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b1d8:	2a00      	cmp	r2, #0
 800b1da:	dd29      	ble.n	800b230 <_dtoa_r+0x280>
 800b1dc:	4693      	mov	fp, r2
 800b1de:	4692      	mov	sl, r2
 800b1e0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800b1e4:	2100      	movs	r1, #0
 800b1e6:	2004      	movs	r0, #4
 800b1e8:	f100 0614 	add.w	r6, r0, #20
 800b1ec:	4296      	cmp	r6, r2
 800b1ee:	d926      	bls.n	800b23e <_dtoa_r+0x28e>
 800b1f0:	6079      	str	r1, [r7, #4]
 800b1f2:	4648      	mov	r0, r9
 800b1f4:	9305      	str	r3, [sp, #20]
 800b1f6:	f000 fd39 	bl	800bc6c <_Balloc>
 800b1fa:	9b05      	ldr	r3, [sp, #20]
 800b1fc:	4607      	mov	r7, r0
 800b1fe:	2800      	cmp	r0, #0
 800b200:	d13e      	bne.n	800b280 <_dtoa_r+0x2d0>
 800b202:	4b1e      	ldr	r3, [pc, #120]	@ (800b27c <_dtoa_r+0x2cc>)
 800b204:	4602      	mov	r2, r0
 800b206:	f240 11af 	movw	r1, #431	@ 0x1af
 800b20a:	e6ea      	b.n	800afe2 <_dtoa_r+0x32>
 800b20c:	2200      	movs	r2, #0
 800b20e:	e7e1      	b.n	800b1d4 <_dtoa_r+0x224>
 800b210:	2200      	movs	r2, #0
 800b212:	e7d3      	b.n	800b1bc <_dtoa_r+0x20c>
 800b214:	2401      	movs	r4, #1
 800b216:	2200      	movs	r2, #0
 800b218:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800b21c:	f04f 3bff 	mov.w	fp, #4294967295
 800b220:	2100      	movs	r1, #0
 800b222:	46da      	mov	sl, fp
 800b224:	2212      	movs	r2, #18
 800b226:	9109      	str	r1, [sp, #36]	@ 0x24
 800b228:	e7da      	b.n	800b1e0 <_dtoa_r+0x230>
 800b22a:	2201      	movs	r2, #1
 800b22c:	9208      	str	r2, [sp, #32]
 800b22e:	e7f5      	b.n	800b21c <_dtoa_r+0x26c>
 800b230:	f04f 0b01 	mov.w	fp, #1
 800b234:	46da      	mov	sl, fp
 800b236:	465a      	mov	r2, fp
 800b238:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800b23c:	e7d0      	b.n	800b1e0 <_dtoa_r+0x230>
 800b23e:	3101      	adds	r1, #1
 800b240:	0040      	lsls	r0, r0, #1
 800b242:	e7d1      	b.n	800b1e8 <_dtoa_r+0x238>
 800b244:	f3af 8000 	nop.w
 800b248:	636f4361 	.word	0x636f4361
 800b24c:	3fd287a7 	.word	0x3fd287a7
 800b250:	8b60c8b3 	.word	0x8b60c8b3
 800b254:	3fc68a28 	.word	0x3fc68a28
 800b258:	509f79fb 	.word	0x509f79fb
 800b25c:	3fd34413 	.word	0x3fd34413
 800b260:	0800e4b6 	.word	0x0800e4b6
 800b264:	0800e4cd 	.word	0x0800e4cd
 800b268:	7ff00000 	.word	0x7ff00000
 800b26c:	0800e4b2 	.word	0x0800e4b2
 800b270:	0800e481 	.word	0x0800e481
 800b274:	0800e480 	.word	0x0800e480
 800b278:	0800e680 	.word	0x0800e680
 800b27c:	0800e525 	.word	0x0800e525
 800b280:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800b284:	f1ba 0f0e 	cmp.w	sl, #14
 800b288:	6010      	str	r0, [r2, #0]
 800b28a:	d86e      	bhi.n	800b36a <_dtoa_r+0x3ba>
 800b28c:	2c00      	cmp	r4, #0
 800b28e:	d06c      	beq.n	800b36a <_dtoa_r+0x3ba>
 800b290:	f1b8 0f00 	cmp.w	r8, #0
 800b294:	f340 80b4 	ble.w	800b400 <_dtoa_r+0x450>
 800b298:	4ac8      	ldr	r2, [pc, #800]	@ (800b5bc <_dtoa_r+0x60c>)
 800b29a:	f008 010f 	and.w	r1, r8, #15
 800b29e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800b2a2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800b2a6:	ed92 7b00 	vldr	d7, [r2]
 800b2aa:	ea4f 1128 	mov.w	r1, r8, asr #4
 800b2ae:	f000 809b 	beq.w	800b3e8 <_dtoa_r+0x438>
 800b2b2:	4ac3      	ldr	r2, [pc, #780]	@ (800b5c0 <_dtoa_r+0x610>)
 800b2b4:	ed92 6b08 	vldr	d6, [r2, #32]
 800b2b8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800b2bc:	ed8d 6b02 	vstr	d6, [sp, #8]
 800b2c0:	f001 010f 	and.w	r1, r1, #15
 800b2c4:	2203      	movs	r2, #3
 800b2c6:	48be      	ldr	r0, [pc, #760]	@ (800b5c0 <_dtoa_r+0x610>)
 800b2c8:	2900      	cmp	r1, #0
 800b2ca:	f040 808f 	bne.w	800b3ec <_dtoa_r+0x43c>
 800b2ce:	ed9d 6b02 	vldr	d6, [sp, #8]
 800b2d2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800b2d6:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b2da:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b2dc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b2e0:	2900      	cmp	r1, #0
 800b2e2:	f000 80b3 	beq.w	800b44c <_dtoa_r+0x49c>
 800b2e6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800b2ea:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b2ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2f2:	f140 80ab 	bpl.w	800b44c <_dtoa_r+0x49c>
 800b2f6:	f1ba 0f00 	cmp.w	sl, #0
 800b2fa:	f000 80a7 	beq.w	800b44c <_dtoa_r+0x49c>
 800b2fe:	f1bb 0f00 	cmp.w	fp, #0
 800b302:	dd30      	ble.n	800b366 <_dtoa_r+0x3b6>
 800b304:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800b308:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b30c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b310:	f108 31ff 	add.w	r1, r8, #4294967295
 800b314:	9105      	str	r1, [sp, #20]
 800b316:	3201      	adds	r2, #1
 800b318:	465c      	mov	r4, fp
 800b31a:	ed9d 6b02 	vldr	d6, [sp, #8]
 800b31e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800b322:	ee07 2a90 	vmov	s15, r2
 800b326:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800b32a:	eea7 5b06 	vfma.f64	d5, d7, d6
 800b32e:	ee15 2a90 	vmov	r2, s11
 800b332:	ec51 0b15 	vmov	r0, r1, d5
 800b336:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800b33a:	2c00      	cmp	r4, #0
 800b33c:	f040 808a 	bne.w	800b454 <_dtoa_r+0x4a4>
 800b340:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800b344:	ee36 6b47 	vsub.f64	d6, d6, d7
 800b348:	ec41 0b17 	vmov	d7, r0, r1
 800b34c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b350:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b354:	f300 826a 	bgt.w	800b82c <_dtoa_r+0x87c>
 800b358:	eeb1 7b47 	vneg.f64	d7, d7
 800b35c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b360:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b364:	d423      	bmi.n	800b3ae <_dtoa_r+0x3fe>
 800b366:	ed8d 8b02 	vstr	d8, [sp, #8]
 800b36a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b36c:	2a00      	cmp	r2, #0
 800b36e:	f2c0 8129 	blt.w	800b5c4 <_dtoa_r+0x614>
 800b372:	f1b8 0f0e 	cmp.w	r8, #14
 800b376:	f300 8125 	bgt.w	800b5c4 <_dtoa_r+0x614>
 800b37a:	4b90      	ldr	r3, [pc, #576]	@ (800b5bc <_dtoa_r+0x60c>)
 800b37c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800b380:	ed93 6b00 	vldr	d6, [r3]
 800b384:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b386:	2b00      	cmp	r3, #0
 800b388:	f280 80c8 	bge.w	800b51c <_dtoa_r+0x56c>
 800b38c:	f1ba 0f00 	cmp.w	sl, #0
 800b390:	f300 80c4 	bgt.w	800b51c <_dtoa_r+0x56c>
 800b394:	d10b      	bne.n	800b3ae <_dtoa_r+0x3fe>
 800b396:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800b39a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800b39e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b3a2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b3a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b3aa:	f2c0 823c 	blt.w	800b826 <_dtoa_r+0x876>
 800b3ae:	2400      	movs	r4, #0
 800b3b0:	4625      	mov	r5, r4
 800b3b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3b4:	43db      	mvns	r3, r3
 800b3b6:	9305      	str	r3, [sp, #20]
 800b3b8:	463e      	mov	r6, r7
 800b3ba:	f04f 0800 	mov.w	r8, #0
 800b3be:	4621      	mov	r1, r4
 800b3c0:	4648      	mov	r0, r9
 800b3c2:	f000 fc93 	bl	800bcec <_Bfree>
 800b3c6:	2d00      	cmp	r5, #0
 800b3c8:	f000 80a2 	beq.w	800b510 <_dtoa_r+0x560>
 800b3cc:	f1b8 0f00 	cmp.w	r8, #0
 800b3d0:	d005      	beq.n	800b3de <_dtoa_r+0x42e>
 800b3d2:	45a8      	cmp	r8, r5
 800b3d4:	d003      	beq.n	800b3de <_dtoa_r+0x42e>
 800b3d6:	4641      	mov	r1, r8
 800b3d8:	4648      	mov	r0, r9
 800b3da:	f000 fc87 	bl	800bcec <_Bfree>
 800b3de:	4629      	mov	r1, r5
 800b3e0:	4648      	mov	r0, r9
 800b3e2:	f000 fc83 	bl	800bcec <_Bfree>
 800b3e6:	e093      	b.n	800b510 <_dtoa_r+0x560>
 800b3e8:	2202      	movs	r2, #2
 800b3ea:	e76c      	b.n	800b2c6 <_dtoa_r+0x316>
 800b3ec:	07cc      	lsls	r4, r1, #31
 800b3ee:	d504      	bpl.n	800b3fa <_dtoa_r+0x44a>
 800b3f0:	ed90 6b00 	vldr	d6, [r0]
 800b3f4:	3201      	adds	r2, #1
 800b3f6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b3fa:	1049      	asrs	r1, r1, #1
 800b3fc:	3008      	adds	r0, #8
 800b3fe:	e763      	b.n	800b2c8 <_dtoa_r+0x318>
 800b400:	d022      	beq.n	800b448 <_dtoa_r+0x498>
 800b402:	f1c8 0100 	rsb	r1, r8, #0
 800b406:	4a6d      	ldr	r2, [pc, #436]	@ (800b5bc <_dtoa_r+0x60c>)
 800b408:	f001 000f 	and.w	r0, r1, #15
 800b40c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800b410:	ed92 7b00 	vldr	d7, [r2]
 800b414:	ee28 7b07 	vmul.f64	d7, d8, d7
 800b418:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b41c:	4868      	ldr	r0, [pc, #416]	@ (800b5c0 <_dtoa_r+0x610>)
 800b41e:	1109      	asrs	r1, r1, #4
 800b420:	2400      	movs	r4, #0
 800b422:	2202      	movs	r2, #2
 800b424:	b929      	cbnz	r1, 800b432 <_dtoa_r+0x482>
 800b426:	2c00      	cmp	r4, #0
 800b428:	f43f af57 	beq.w	800b2da <_dtoa_r+0x32a>
 800b42c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b430:	e753      	b.n	800b2da <_dtoa_r+0x32a>
 800b432:	07ce      	lsls	r6, r1, #31
 800b434:	d505      	bpl.n	800b442 <_dtoa_r+0x492>
 800b436:	ed90 6b00 	vldr	d6, [r0]
 800b43a:	3201      	adds	r2, #1
 800b43c:	2401      	movs	r4, #1
 800b43e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b442:	1049      	asrs	r1, r1, #1
 800b444:	3008      	adds	r0, #8
 800b446:	e7ed      	b.n	800b424 <_dtoa_r+0x474>
 800b448:	2202      	movs	r2, #2
 800b44a:	e746      	b.n	800b2da <_dtoa_r+0x32a>
 800b44c:	f8cd 8014 	str.w	r8, [sp, #20]
 800b450:	4654      	mov	r4, sl
 800b452:	e762      	b.n	800b31a <_dtoa_r+0x36a>
 800b454:	4a59      	ldr	r2, [pc, #356]	@ (800b5bc <_dtoa_r+0x60c>)
 800b456:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800b45a:	ed12 4b02 	vldr	d4, [r2, #-8]
 800b45e:	9a08      	ldr	r2, [sp, #32]
 800b460:	ec41 0b17 	vmov	d7, r0, r1
 800b464:	443c      	add	r4, r7
 800b466:	b34a      	cbz	r2, 800b4bc <_dtoa_r+0x50c>
 800b468:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800b46c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800b470:	463e      	mov	r6, r7
 800b472:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800b476:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800b47a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800b47e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800b482:	ee14 2a90 	vmov	r2, s9
 800b486:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800b48a:	3230      	adds	r2, #48	@ 0x30
 800b48c:	ee36 6b45 	vsub.f64	d6, d6, d5
 800b490:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b498:	f806 2b01 	strb.w	r2, [r6], #1
 800b49c:	d438      	bmi.n	800b510 <_dtoa_r+0x560>
 800b49e:	ee32 5b46 	vsub.f64	d5, d2, d6
 800b4a2:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800b4a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b4aa:	d46e      	bmi.n	800b58a <_dtoa_r+0x5da>
 800b4ac:	42a6      	cmp	r6, r4
 800b4ae:	f43f af5a 	beq.w	800b366 <_dtoa_r+0x3b6>
 800b4b2:	ee27 7b03 	vmul.f64	d7, d7, d3
 800b4b6:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b4ba:	e7e0      	b.n	800b47e <_dtoa_r+0x4ce>
 800b4bc:	4621      	mov	r1, r4
 800b4be:	463e      	mov	r6, r7
 800b4c0:	ee27 7b04 	vmul.f64	d7, d7, d4
 800b4c4:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800b4c8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800b4cc:	ee14 2a90 	vmov	r2, s9
 800b4d0:	3230      	adds	r2, #48	@ 0x30
 800b4d2:	f806 2b01 	strb.w	r2, [r6], #1
 800b4d6:	42a6      	cmp	r6, r4
 800b4d8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800b4dc:	ee36 6b45 	vsub.f64	d6, d6, d5
 800b4e0:	d119      	bne.n	800b516 <_dtoa_r+0x566>
 800b4e2:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800b4e6:	ee37 4b05 	vadd.f64	d4, d7, d5
 800b4ea:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800b4ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b4f2:	dc4a      	bgt.n	800b58a <_dtoa_r+0x5da>
 800b4f4:	ee35 5b47 	vsub.f64	d5, d5, d7
 800b4f8:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800b4fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b500:	f57f af31 	bpl.w	800b366 <_dtoa_r+0x3b6>
 800b504:	460e      	mov	r6, r1
 800b506:	3901      	subs	r1, #1
 800b508:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b50c:	2b30      	cmp	r3, #48	@ 0x30
 800b50e:	d0f9      	beq.n	800b504 <_dtoa_r+0x554>
 800b510:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800b514:	e027      	b.n	800b566 <_dtoa_r+0x5b6>
 800b516:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b51a:	e7d5      	b.n	800b4c8 <_dtoa_r+0x518>
 800b51c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b520:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800b524:	463e      	mov	r6, r7
 800b526:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800b52a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800b52e:	ee15 3a10 	vmov	r3, s10
 800b532:	3330      	adds	r3, #48	@ 0x30
 800b534:	f806 3b01 	strb.w	r3, [r6], #1
 800b538:	1bf3      	subs	r3, r6, r7
 800b53a:	459a      	cmp	sl, r3
 800b53c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800b540:	eea3 7b46 	vfms.f64	d7, d3, d6
 800b544:	d132      	bne.n	800b5ac <_dtoa_r+0x5fc>
 800b546:	ee37 7b07 	vadd.f64	d7, d7, d7
 800b54a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b54e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b552:	dc18      	bgt.n	800b586 <_dtoa_r+0x5d6>
 800b554:	eeb4 7b46 	vcmp.f64	d7, d6
 800b558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b55c:	d103      	bne.n	800b566 <_dtoa_r+0x5b6>
 800b55e:	ee15 3a10 	vmov	r3, s10
 800b562:	07db      	lsls	r3, r3, #31
 800b564:	d40f      	bmi.n	800b586 <_dtoa_r+0x5d6>
 800b566:	9901      	ldr	r1, [sp, #4]
 800b568:	4648      	mov	r0, r9
 800b56a:	f000 fbbf 	bl	800bcec <_Bfree>
 800b56e:	2300      	movs	r3, #0
 800b570:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b572:	7033      	strb	r3, [r6, #0]
 800b574:	f108 0301 	add.w	r3, r8, #1
 800b578:	6013      	str	r3, [r2, #0]
 800b57a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	f000 824b 	beq.w	800ba18 <_dtoa_r+0xa68>
 800b582:	601e      	str	r6, [r3, #0]
 800b584:	e248      	b.n	800ba18 <_dtoa_r+0xa68>
 800b586:	f8cd 8014 	str.w	r8, [sp, #20]
 800b58a:	4633      	mov	r3, r6
 800b58c:	461e      	mov	r6, r3
 800b58e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b592:	2a39      	cmp	r2, #57	@ 0x39
 800b594:	d106      	bne.n	800b5a4 <_dtoa_r+0x5f4>
 800b596:	429f      	cmp	r7, r3
 800b598:	d1f8      	bne.n	800b58c <_dtoa_r+0x5dc>
 800b59a:	9a05      	ldr	r2, [sp, #20]
 800b59c:	3201      	adds	r2, #1
 800b59e:	9205      	str	r2, [sp, #20]
 800b5a0:	2230      	movs	r2, #48	@ 0x30
 800b5a2:	703a      	strb	r2, [r7, #0]
 800b5a4:	781a      	ldrb	r2, [r3, #0]
 800b5a6:	3201      	adds	r2, #1
 800b5a8:	701a      	strb	r2, [r3, #0]
 800b5aa:	e7b1      	b.n	800b510 <_dtoa_r+0x560>
 800b5ac:	ee27 7b04 	vmul.f64	d7, d7, d4
 800b5b0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b5b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b5b8:	d1b5      	bne.n	800b526 <_dtoa_r+0x576>
 800b5ba:	e7d4      	b.n	800b566 <_dtoa_r+0x5b6>
 800b5bc:	0800e680 	.word	0x0800e680
 800b5c0:	0800e658 	.word	0x0800e658
 800b5c4:	9908      	ldr	r1, [sp, #32]
 800b5c6:	2900      	cmp	r1, #0
 800b5c8:	f000 80e9 	beq.w	800b79e <_dtoa_r+0x7ee>
 800b5cc:	9907      	ldr	r1, [sp, #28]
 800b5ce:	2901      	cmp	r1, #1
 800b5d0:	f300 80cb 	bgt.w	800b76a <_dtoa_r+0x7ba>
 800b5d4:	2d00      	cmp	r5, #0
 800b5d6:	f000 80c4 	beq.w	800b762 <_dtoa_r+0x7b2>
 800b5da:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b5de:	9e04      	ldr	r6, [sp, #16]
 800b5e0:	461c      	mov	r4, r3
 800b5e2:	9305      	str	r3, [sp, #20]
 800b5e4:	9b04      	ldr	r3, [sp, #16]
 800b5e6:	4413      	add	r3, r2
 800b5e8:	9304      	str	r3, [sp, #16]
 800b5ea:	9b06      	ldr	r3, [sp, #24]
 800b5ec:	2101      	movs	r1, #1
 800b5ee:	4413      	add	r3, r2
 800b5f0:	4648      	mov	r0, r9
 800b5f2:	9306      	str	r3, [sp, #24]
 800b5f4:	f000 fc78 	bl	800bee8 <__i2b>
 800b5f8:	9b05      	ldr	r3, [sp, #20]
 800b5fa:	4605      	mov	r5, r0
 800b5fc:	b166      	cbz	r6, 800b618 <_dtoa_r+0x668>
 800b5fe:	9a06      	ldr	r2, [sp, #24]
 800b600:	2a00      	cmp	r2, #0
 800b602:	dd09      	ble.n	800b618 <_dtoa_r+0x668>
 800b604:	42b2      	cmp	r2, r6
 800b606:	9904      	ldr	r1, [sp, #16]
 800b608:	bfa8      	it	ge
 800b60a:	4632      	movge	r2, r6
 800b60c:	1a89      	subs	r1, r1, r2
 800b60e:	9104      	str	r1, [sp, #16]
 800b610:	9906      	ldr	r1, [sp, #24]
 800b612:	1ab6      	subs	r6, r6, r2
 800b614:	1a8a      	subs	r2, r1, r2
 800b616:	9206      	str	r2, [sp, #24]
 800b618:	b30b      	cbz	r3, 800b65e <_dtoa_r+0x6ae>
 800b61a:	9a08      	ldr	r2, [sp, #32]
 800b61c:	2a00      	cmp	r2, #0
 800b61e:	f000 80c5 	beq.w	800b7ac <_dtoa_r+0x7fc>
 800b622:	2c00      	cmp	r4, #0
 800b624:	f000 80bf 	beq.w	800b7a6 <_dtoa_r+0x7f6>
 800b628:	4629      	mov	r1, r5
 800b62a:	4622      	mov	r2, r4
 800b62c:	4648      	mov	r0, r9
 800b62e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b630:	f000 fd12 	bl	800c058 <__pow5mult>
 800b634:	9a01      	ldr	r2, [sp, #4]
 800b636:	4601      	mov	r1, r0
 800b638:	4605      	mov	r5, r0
 800b63a:	4648      	mov	r0, r9
 800b63c:	f000 fc6a 	bl	800bf14 <__multiply>
 800b640:	9901      	ldr	r1, [sp, #4]
 800b642:	9005      	str	r0, [sp, #20]
 800b644:	4648      	mov	r0, r9
 800b646:	f000 fb51 	bl	800bcec <_Bfree>
 800b64a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b64c:	1b1b      	subs	r3, r3, r4
 800b64e:	f000 80b0 	beq.w	800b7b2 <_dtoa_r+0x802>
 800b652:	9905      	ldr	r1, [sp, #20]
 800b654:	461a      	mov	r2, r3
 800b656:	4648      	mov	r0, r9
 800b658:	f000 fcfe 	bl	800c058 <__pow5mult>
 800b65c:	9001      	str	r0, [sp, #4]
 800b65e:	2101      	movs	r1, #1
 800b660:	4648      	mov	r0, r9
 800b662:	f000 fc41 	bl	800bee8 <__i2b>
 800b666:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b668:	4604      	mov	r4, r0
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	f000 81da 	beq.w	800ba24 <_dtoa_r+0xa74>
 800b670:	461a      	mov	r2, r3
 800b672:	4601      	mov	r1, r0
 800b674:	4648      	mov	r0, r9
 800b676:	f000 fcef 	bl	800c058 <__pow5mult>
 800b67a:	9b07      	ldr	r3, [sp, #28]
 800b67c:	2b01      	cmp	r3, #1
 800b67e:	4604      	mov	r4, r0
 800b680:	f300 80a0 	bgt.w	800b7c4 <_dtoa_r+0x814>
 800b684:	9b02      	ldr	r3, [sp, #8]
 800b686:	2b00      	cmp	r3, #0
 800b688:	f040 8096 	bne.w	800b7b8 <_dtoa_r+0x808>
 800b68c:	9b03      	ldr	r3, [sp, #12]
 800b68e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800b692:	2a00      	cmp	r2, #0
 800b694:	f040 8092 	bne.w	800b7bc <_dtoa_r+0x80c>
 800b698:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800b69c:	0d12      	lsrs	r2, r2, #20
 800b69e:	0512      	lsls	r2, r2, #20
 800b6a0:	2a00      	cmp	r2, #0
 800b6a2:	f000 808d 	beq.w	800b7c0 <_dtoa_r+0x810>
 800b6a6:	9b04      	ldr	r3, [sp, #16]
 800b6a8:	3301      	adds	r3, #1
 800b6aa:	9304      	str	r3, [sp, #16]
 800b6ac:	9b06      	ldr	r3, [sp, #24]
 800b6ae:	3301      	adds	r3, #1
 800b6b0:	9306      	str	r3, [sp, #24]
 800b6b2:	2301      	movs	r3, #1
 800b6b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b6b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	f000 81b9 	beq.w	800ba30 <_dtoa_r+0xa80>
 800b6be:	6922      	ldr	r2, [r4, #16]
 800b6c0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800b6c4:	6910      	ldr	r0, [r2, #16]
 800b6c6:	f000 fbc3 	bl	800be50 <__hi0bits>
 800b6ca:	f1c0 0020 	rsb	r0, r0, #32
 800b6ce:	9b06      	ldr	r3, [sp, #24]
 800b6d0:	4418      	add	r0, r3
 800b6d2:	f010 001f 	ands.w	r0, r0, #31
 800b6d6:	f000 8081 	beq.w	800b7dc <_dtoa_r+0x82c>
 800b6da:	f1c0 0220 	rsb	r2, r0, #32
 800b6de:	2a04      	cmp	r2, #4
 800b6e0:	dd73      	ble.n	800b7ca <_dtoa_r+0x81a>
 800b6e2:	9b04      	ldr	r3, [sp, #16]
 800b6e4:	f1c0 001c 	rsb	r0, r0, #28
 800b6e8:	4403      	add	r3, r0
 800b6ea:	9304      	str	r3, [sp, #16]
 800b6ec:	9b06      	ldr	r3, [sp, #24]
 800b6ee:	4406      	add	r6, r0
 800b6f0:	4403      	add	r3, r0
 800b6f2:	9306      	str	r3, [sp, #24]
 800b6f4:	9b04      	ldr	r3, [sp, #16]
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	dd05      	ble.n	800b706 <_dtoa_r+0x756>
 800b6fa:	9901      	ldr	r1, [sp, #4]
 800b6fc:	461a      	mov	r2, r3
 800b6fe:	4648      	mov	r0, r9
 800b700:	f000 fd04 	bl	800c10c <__lshift>
 800b704:	9001      	str	r0, [sp, #4]
 800b706:	9b06      	ldr	r3, [sp, #24]
 800b708:	2b00      	cmp	r3, #0
 800b70a:	dd05      	ble.n	800b718 <_dtoa_r+0x768>
 800b70c:	4621      	mov	r1, r4
 800b70e:	461a      	mov	r2, r3
 800b710:	4648      	mov	r0, r9
 800b712:	f000 fcfb 	bl	800c10c <__lshift>
 800b716:	4604      	mov	r4, r0
 800b718:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d060      	beq.n	800b7e0 <_dtoa_r+0x830>
 800b71e:	9801      	ldr	r0, [sp, #4]
 800b720:	4621      	mov	r1, r4
 800b722:	f000 fd5f 	bl	800c1e4 <__mcmp>
 800b726:	2800      	cmp	r0, #0
 800b728:	da5a      	bge.n	800b7e0 <_dtoa_r+0x830>
 800b72a:	f108 33ff 	add.w	r3, r8, #4294967295
 800b72e:	9305      	str	r3, [sp, #20]
 800b730:	9901      	ldr	r1, [sp, #4]
 800b732:	2300      	movs	r3, #0
 800b734:	220a      	movs	r2, #10
 800b736:	4648      	mov	r0, r9
 800b738:	f000 fafa 	bl	800bd30 <__multadd>
 800b73c:	9b08      	ldr	r3, [sp, #32]
 800b73e:	9001      	str	r0, [sp, #4]
 800b740:	2b00      	cmp	r3, #0
 800b742:	f000 8177 	beq.w	800ba34 <_dtoa_r+0xa84>
 800b746:	4629      	mov	r1, r5
 800b748:	2300      	movs	r3, #0
 800b74a:	220a      	movs	r2, #10
 800b74c:	4648      	mov	r0, r9
 800b74e:	f000 faef 	bl	800bd30 <__multadd>
 800b752:	f1bb 0f00 	cmp.w	fp, #0
 800b756:	4605      	mov	r5, r0
 800b758:	dc6e      	bgt.n	800b838 <_dtoa_r+0x888>
 800b75a:	9b07      	ldr	r3, [sp, #28]
 800b75c:	2b02      	cmp	r3, #2
 800b75e:	dc48      	bgt.n	800b7f2 <_dtoa_r+0x842>
 800b760:	e06a      	b.n	800b838 <_dtoa_r+0x888>
 800b762:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b764:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800b768:	e739      	b.n	800b5de <_dtoa_r+0x62e>
 800b76a:	f10a 34ff 	add.w	r4, sl, #4294967295
 800b76e:	42a3      	cmp	r3, r4
 800b770:	db07      	blt.n	800b782 <_dtoa_r+0x7d2>
 800b772:	f1ba 0f00 	cmp.w	sl, #0
 800b776:	eba3 0404 	sub.w	r4, r3, r4
 800b77a:	db0b      	blt.n	800b794 <_dtoa_r+0x7e4>
 800b77c:	9e04      	ldr	r6, [sp, #16]
 800b77e:	4652      	mov	r2, sl
 800b780:	e72f      	b.n	800b5e2 <_dtoa_r+0x632>
 800b782:	1ae2      	subs	r2, r4, r3
 800b784:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b786:	9e04      	ldr	r6, [sp, #16]
 800b788:	4413      	add	r3, r2
 800b78a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b78c:	4652      	mov	r2, sl
 800b78e:	4623      	mov	r3, r4
 800b790:	2400      	movs	r4, #0
 800b792:	e726      	b.n	800b5e2 <_dtoa_r+0x632>
 800b794:	9a04      	ldr	r2, [sp, #16]
 800b796:	eba2 060a 	sub.w	r6, r2, sl
 800b79a:	2200      	movs	r2, #0
 800b79c:	e721      	b.n	800b5e2 <_dtoa_r+0x632>
 800b79e:	9e04      	ldr	r6, [sp, #16]
 800b7a0:	9d08      	ldr	r5, [sp, #32]
 800b7a2:	461c      	mov	r4, r3
 800b7a4:	e72a      	b.n	800b5fc <_dtoa_r+0x64c>
 800b7a6:	9a01      	ldr	r2, [sp, #4]
 800b7a8:	9205      	str	r2, [sp, #20]
 800b7aa:	e752      	b.n	800b652 <_dtoa_r+0x6a2>
 800b7ac:	9901      	ldr	r1, [sp, #4]
 800b7ae:	461a      	mov	r2, r3
 800b7b0:	e751      	b.n	800b656 <_dtoa_r+0x6a6>
 800b7b2:	9b05      	ldr	r3, [sp, #20]
 800b7b4:	9301      	str	r3, [sp, #4]
 800b7b6:	e752      	b.n	800b65e <_dtoa_r+0x6ae>
 800b7b8:	2300      	movs	r3, #0
 800b7ba:	e77b      	b.n	800b6b4 <_dtoa_r+0x704>
 800b7bc:	9b02      	ldr	r3, [sp, #8]
 800b7be:	e779      	b.n	800b6b4 <_dtoa_r+0x704>
 800b7c0:	920b      	str	r2, [sp, #44]	@ 0x2c
 800b7c2:	e778      	b.n	800b6b6 <_dtoa_r+0x706>
 800b7c4:	2300      	movs	r3, #0
 800b7c6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b7c8:	e779      	b.n	800b6be <_dtoa_r+0x70e>
 800b7ca:	d093      	beq.n	800b6f4 <_dtoa_r+0x744>
 800b7cc:	9b04      	ldr	r3, [sp, #16]
 800b7ce:	321c      	adds	r2, #28
 800b7d0:	4413      	add	r3, r2
 800b7d2:	9304      	str	r3, [sp, #16]
 800b7d4:	9b06      	ldr	r3, [sp, #24]
 800b7d6:	4416      	add	r6, r2
 800b7d8:	4413      	add	r3, r2
 800b7da:	e78a      	b.n	800b6f2 <_dtoa_r+0x742>
 800b7dc:	4602      	mov	r2, r0
 800b7de:	e7f5      	b.n	800b7cc <_dtoa_r+0x81c>
 800b7e0:	f1ba 0f00 	cmp.w	sl, #0
 800b7e4:	f8cd 8014 	str.w	r8, [sp, #20]
 800b7e8:	46d3      	mov	fp, sl
 800b7ea:	dc21      	bgt.n	800b830 <_dtoa_r+0x880>
 800b7ec:	9b07      	ldr	r3, [sp, #28]
 800b7ee:	2b02      	cmp	r3, #2
 800b7f0:	dd1e      	ble.n	800b830 <_dtoa_r+0x880>
 800b7f2:	f1bb 0f00 	cmp.w	fp, #0
 800b7f6:	f47f addc 	bne.w	800b3b2 <_dtoa_r+0x402>
 800b7fa:	4621      	mov	r1, r4
 800b7fc:	465b      	mov	r3, fp
 800b7fe:	2205      	movs	r2, #5
 800b800:	4648      	mov	r0, r9
 800b802:	f000 fa95 	bl	800bd30 <__multadd>
 800b806:	4601      	mov	r1, r0
 800b808:	4604      	mov	r4, r0
 800b80a:	9801      	ldr	r0, [sp, #4]
 800b80c:	f000 fcea 	bl	800c1e4 <__mcmp>
 800b810:	2800      	cmp	r0, #0
 800b812:	f77f adce 	ble.w	800b3b2 <_dtoa_r+0x402>
 800b816:	463e      	mov	r6, r7
 800b818:	2331      	movs	r3, #49	@ 0x31
 800b81a:	f806 3b01 	strb.w	r3, [r6], #1
 800b81e:	9b05      	ldr	r3, [sp, #20]
 800b820:	3301      	adds	r3, #1
 800b822:	9305      	str	r3, [sp, #20]
 800b824:	e5c9      	b.n	800b3ba <_dtoa_r+0x40a>
 800b826:	f8cd 8014 	str.w	r8, [sp, #20]
 800b82a:	4654      	mov	r4, sl
 800b82c:	4625      	mov	r5, r4
 800b82e:	e7f2      	b.n	800b816 <_dtoa_r+0x866>
 800b830:	9b08      	ldr	r3, [sp, #32]
 800b832:	2b00      	cmp	r3, #0
 800b834:	f000 8102 	beq.w	800ba3c <_dtoa_r+0xa8c>
 800b838:	2e00      	cmp	r6, #0
 800b83a:	dd05      	ble.n	800b848 <_dtoa_r+0x898>
 800b83c:	4629      	mov	r1, r5
 800b83e:	4632      	mov	r2, r6
 800b840:	4648      	mov	r0, r9
 800b842:	f000 fc63 	bl	800c10c <__lshift>
 800b846:	4605      	mov	r5, r0
 800b848:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d058      	beq.n	800b900 <_dtoa_r+0x950>
 800b84e:	6869      	ldr	r1, [r5, #4]
 800b850:	4648      	mov	r0, r9
 800b852:	f000 fa0b 	bl	800bc6c <_Balloc>
 800b856:	4606      	mov	r6, r0
 800b858:	b928      	cbnz	r0, 800b866 <_dtoa_r+0x8b6>
 800b85a:	4b82      	ldr	r3, [pc, #520]	@ (800ba64 <_dtoa_r+0xab4>)
 800b85c:	4602      	mov	r2, r0
 800b85e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b862:	f7ff bbbe 	b.w	800afe2 <_dtoa_r+0x32>
 800b866:	692a      	ldr	r2, [r5, #16]
 800b868:	3202      	adds	r2, #2
 800b86a:	0092      	lsls	r2, r2, #2
 800b86c:	f105 010c 	add.w	r1, r5, #12
 800b870:	300c      	adds	r0, #12
 800b872:	f001 ff19 	bl	800d6a8 <memcpy>
 800b876:	2201      	movs	r2, #1
 800b878:	4631      	mov	r1, r6
 800b87a:	4648      	mov	r0, r9
 800b87c:	f000 fc46 	bl	800c10c <__lshift>
 800b880:	1c7b      	adds	r3, r7, #1
 800b882:	9304      	str	r3, [sp, #16]
 800b884:	eb07 030b 	add.w	r3, r7, fp
 800b888:	9309      	str	r3, [sp, #36]	@ 0x24
 800b88a:	9b02      	ldr	r3, [sp, #8]
 800b88c:	f003 0301 	and.w	r3, r3, #1
 800b890:	46a8      	mov	r8, r5
 800b892:	9308      	str	r3, [sp, #32]
 800b894:	4605      	mov	r5, r0
 800b896:	9b04      	ldr	r3, [sp, #16]
 800b898:	9801      	ldr	r0, [sp, #4]
 800b89a:	4621      	mov	r1, r4
 800b89c:	f103 3bff 	add.w	fp, r3, #4294967295
 800b8a0:	f7ff fafc 	bl	800ae9c <quorem>
 800b8a4:	4641      	mov	r1, r8
 800b8a6:	9002      	str	r0, [sp, #8]
 800b8a8:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800b8ac:	9801      	ldr	r0, [sp, #4]
 800b8ae:	f000 fc99 	bl	800c1e4 <__mcmp>
 800b8b2:	462a      	mov	r2, r5
 800b8b4:	9006      	str	r0, [sp, #24]
 800b8b6:	4621      	mov	r1, r4
 800b8b8:	4648      	mov	r0, r9
 800b8ba:	f000 fcaf 	bl	800c21c <__mdiff>
 800b8be:	68c2      	ldr	r2, [r0, #12]
 800b8c0:	4606      	mov	r6, r0
 800b8c2:	b9fa      	cbnz	r2, 800b904 <_dtoa_r+0x954>
 800b8c4:	4601      	mov	r1, r0
 800b8c6:	9801      	ldr	r0, [sp, #4]
 800b8c8:	f000 fc8c 	bl	800c1e4 <__mcmp>
 800b8cc:	4602      	mov	r2, r0
 800b8ce:	4631      	mov	r1, r6
 800b8d0:	4648      	mov	r0, r9
 800b8d2:	920a      	str	r2, [sp, #40]	@ 0x28
 800b8d4:	f000 fa0a 	bl	800bcec <_Bfree>
 800b8d8:	9b07      	ldr	r3, [sp, #28]
 800b8da:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b8dc:	9e04      	ldr	r6, [sp, #16]
 800b8de:	ea42 0103 	orr.w	r1, r2, r3
 800b8e2:	9b08      	ldr	r3, [sp, #32]
 800b8e4:	4319      	orrs	r1, r3
 800b8e6:	d10f      	bne.n	800b908 <_dtoa_r+0x958>
 800b8e8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800b8ec:	d028      	beq.n	800b940 <_dtoa_r+0x990>
 800b8ee:	9b06      	ldr	r3, [sp, #24]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	dd02      	ble.n	800b8fa <_dtoa_r+0x94a>
 800b8f4:	9b02      	ldr	r3, [sp, #8]
 800b8f6:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800b8fa:	f88b a000 	strb.w	sl, [fp]
 800b8fe:	e55e      	b.n	800b3be <_dtoa_r+0x40e>
 800b900:	4628      	mov	r0, r5
 800b902:	e7bd      	b.n	800b880 <_dtoa_r+0x8d0>
 800b904:	2201      	movs	r2, #1
 800b906:	e7e2      	b.n	800b8ce <_dtoa_r+0x91e>
 800b908:	9b06      	ldr	r3, [sp, #24]
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	db04      	blt.n	800b918 <_dtoa_r+0x968>
 800b90e:	9907      	ldr	r1, [sp, #28]
 800b910:	430b      	orrs	r3, r1
 800b912:	9908      	ldr	r1, [sp, #32]
 800b914:	430b      	orrs	r3, r1
 800b916:	d120      	bne.n	800b95a <_dtoa_r+0x9aa>
 800b918:	2a00      	cmp	r2, #0
 800b91a:	ddee      	ble.n	800b8fa <_dtoa_r+0x94a>
 800b91c:	9901      	ldr	r1, [sp, #4]
 800b91e:	2201      	movs	r2, #1
 800b920:	4648      	mov	r0, r9
 800b922:	f000 fbf3 	bl	800c10c <__lshift>
 800b926:	4621      	mov	r1, r4
 800b928:	9001      	str	r0, [sp, #4]
 800b92a:	f000 fc5b 	bl	800c1e4 <__mcmp>
 800b92e:	2800      	cmp	r0, #0
 800b930:	dc03      	bgt.n	800b93a <_dtoa_r+0x98a>
 800b932:	d1e2      	bne.n	800b8fa <_dtoa_r+0x94a>
 800b934:	f01a 0f01 	tst.w	sl, #1
 800b938:	d0df      	beq.n	800b8fa <_dtoa_r+0x94a>
 800b93a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800b93e:	d1d9      	bne.n	800b8f4 <_dtoa_r+0x944>
 800b940:	2339      	movs	r3, #57	@ 0x39
 800b942:	f88b 3000 	strb.w	r3, [fp]
 800b946:	4633      	mov	r3, r6
 800b948:	461e      	mov	r6, r3
 800b94a:	3b01      	subs	r3, #1
 800b94c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b950:	2a39      	cmp	r2, #57	@ 0x39
 800b952:	d052      	beq.n	800b9fa <_dtoa_r+0xa4a>
 800b954:	3201      	adds	r2, #1
 800b956:	701a      	strb	r2, [r3, #0]
 800b958:	e531      	b.n	800b3be <_dtoa_r+0x40e>
 800b95a:	2a00      	cmp	r2, #0
 800b95c:	dd07      	ble.n	800b96e <_dtoa_r+0x9be>
 800b95e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800b962:	d0ed      	beq.n	800b940 <_dtoa_r+0x990>
 800b964:	f10a 0301 	add.w	r3, sl, #1
 800b968:	f88b 3000 	strb.w	r3, [fp]
 800b96c:	e527      	b.n	800b3be <_dtoa_r+0x40e>
 800b96e:	9b04      	ldr	r3, [sp, #16]
 800b970:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b972:	f803 ac01 	strb.w	sl, [r3, #-1]
 800b976:	4293      	cmp	r3, r2
 800b978:	d029      	beq.n	800b9ce <_dtoa_r+0xa1e>
 800b97a:	9901      	ldr	r1, [sp, #4]
 800b97c:	2300      	movs	r3, #0
 800b97e:	220a      	movs	r2, #10
 800b980:	4648      	mov	r0, r9
 800b982:	f000 f9d5 	bl	800bd30 <__multadd>
 800b986:	45a8      	cmp	r8, r5
 800b988:	9001      	str	r0, [sp, #4]
 800b98a:	f04f 0300 	mov.w	r3, #0
 800b98e:	f04f 020a 	mov.w	r2, #10
 800b992:	4641      	mov	r1, r8
 800b994:	4648      	mov	r0, r9
 800b996:	d107      	bne.n	800b9a8 <_dtoa_r+0x9f8>
 800b998:	f000 f9ca 	bl	800bd30 <__multadd>
 800b99c:	4680      	mov	r8, r0
 800b99e:	4605      	mov	r5, r0
 800b9a0:	9b04      	ldr	r3, [sp, #16]
 800b9a2:	3301      	adds	r3, #1
 800b9a4:	9304      	str	r3, [sp, #16]
 800b9a6:	e776      	b.n	800b896 <_dtoa_r+0x8e6>
 800b9a8:	f000 f9c2 	bl	800bd30 <__multadd>
 800b9ac:	4629      	mov	r1, r5
 800b9ae:	4680      	mov	r8, r0
 800b9b0:	2300      	movs	r3, #0
 800b9b2:	220a      	movs	r2, #10
 800b9b4:	4648      	mov	r0, r9
 800b9b6:	f000 f9bb 	bl	800bd30 <__multadd>
 800b9ba:	4605      	mov	r5, r0
 800b9bc:	e7f0      	b.n	800b9a0 <_dtoa_r+0x9f0>
 800b9be:	f1bb 0f00 	cmp.w	fp, #0
 800b9c2:	bfcc      	ite	gt
 800b9c4:	465e      	movgt	r6, fp
 800b9c6:	2601      	movle	r6, #1
 800b9c8:	443e      	add	r6, r7
 800b9ca:	f04f 0800 	mov.w	r8, #0
 800b9ce:	9901      	ldr	r1, [sp, #4]
 800b9d0:	2201      	movs	r2, #1
 800b9d2:	4648      	mov	r0, r9
 800b9d4:	f000 fb9a 	bl	800c10c <__lshift>
 800b9d8:	4621      	mov	r1, r4
 800b9da:	9001      	str	r0, [sp, #4]
 800b9dc:	f000 fc02 	bl	800c1e4 <__mcmp>
 800b9e0:	2800      	cmp	r0, #0
 800b9e2:	dcb0      	bgt.n	800b946 <_dtoa_r+0x996>
 800b9e4:	d102      	bne.n	800b9ec <_dtoa_r+0xa3c>
 800b9e6:	f01a 0f01 	tst.w	sl, #1
 800b9ea:	d1ac      	bne.n	800b946 <_dtoa_r+0x996>
 800b9ec:	4633      	mov	r3, r6
 800b9ee:	461e      	mov	r6, r3
 800b9f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b9f4:	2a30      	cmp	r2, #48	@ 0x30
 800b9f6:	d0fa      	beq.n	800b9ee <_dtoa_r+0xa3e>
 800b9f8:	e4e1      	b.n	800b3be <_dtoa_r+0x40e>
 800b9fa:	429f      	cmp	r7, r3
 800b9fc:	d1a4      	bne.n	800b948 <_dtoa_r+0x998>
 800b9fe:	9b05      	ldr	r3, [sp, #20]
 800ba00:	3301      	adds	r3, #1
 800ba02:	9305      	str	r3, [sp, #20]
 800ba04:	2331      	movs	r3, #49	@ 0x31
 800ba06:	703b      	strb	r3, [r7, #0]
 800ba08:	e4d9      	b.n	800b3be <_dtoa_r+0x40e>
 800ba0a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ba0c:	4f16      	ldr	r7, [pc, #88]	@ (800ba68 <_dtoa_r+0xab8>)
 800ba0e:	b11b      	cbz	r3, 800ba18 <_dtoa_r+0xa68>
 800ba10:	f107 0308 	add.w	r3, r7, #8
 800ba14:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800ba16:	6013      	str	r3, [r2, #0]
 800ba18:	4638      	mov	r0, r7
 800ba1a:	b011      	add	sp, #68	@ 0x44
 800ba1c:	ecbd 8b02 	vpop	{d8}
 800ba20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba24:	9b07      	ldr	r3, [sp, #28]
 800ba26:	2b01      	cmp	r3, #1
 800ba28:	f77f ae2c 	ble.w	800b684 <_dtoa_r+0x6d4>
 800ba2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba2e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ba30:	2001      	movs	r0, #1
 800ba32:	e64c      	b.n	800b6ce <_dtoa_r+0x71e>
 800ba34:	f1bb 0f00 	cmp.w	fp, #0
 800ba38:	f77f aed8 	ble.w	800b7ec <_dtoa_r+0x83c>
 800ba3c:	463e      	mov	r6, r7
 800ba3e:	9801      	ldr	r0, [sp, #4]
 800ba40:	4621      	mov	r1, r4
 800ba42:	f7ff fa2b 	bl	800ae9c <quorem>
 800ba46:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800ba4a:	f806 ab01 	strb.w	sl, [r6], #1
 800ba4e:	1bf2      	subs	r2, r6, r7
 800ba50:	4593      	cmp	fp, r2
 800ba52:	ddb4      	ble.n	800b9be <_dtoa_r+0xa0e>
 800ba54:	9901      	ldr	r1, [sp, #4]
 800ba56:	2300      	movs	r3, #0
 800ba58:	220a      	movs	r2, #10
 800ba5a:	4648      	mov	r0, r9
 800ba5c:	f000 f968 	bl	800bd30 <__multadd>
 800ba60:	9001      	str	r0, [sp, #4]
 800ba62:	e7ec      	b.n	800ba3e <_dtoa_r+0xa8e>
 800ba64:	0800e525 	.word	0x0800e525
 800ba68:	0800e4a9 	.word	0x0800e4a9

0800ba6c <_free_r>:
 800ba6c:	b538      	push	{r3, r4, r5, lr}
 800ba6e:	4605      	mov	r5, r0
 800ba70:	2900      	cmp	r1, #0
 800ba72:	d041      	beq.n	800baf8 <_free_r+0x8c>
 800ba74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba78:	1f0c      	subs	r4, r1, #4
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	bfb8      	it	lt
 800ba7e:	18e4      	addlt	r4, r4, r3
 800ba80:	f000 f8e8 	bl	800bc54 <__malloc_lock>
 800ba84:	4a1d      	ldr	r2, [pc, #116]	@ (800bafc <_free_r+0x90>)
 800ba86:	6813      	ldr	r3, [r2, #0]
 800ba88:	b933      	cbnz	r3, 800ba98 <_free_r+0x2c>
 800ba8a:	6063      	str	r3, [r4, #4]
 800ba8c:	6014      	str	r4, [r2, #0]
 800ba8e:	4628      	mov	r0, r5
 800ba90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba94:	f000 b8e4 	b.w	800bc60 <__malloc_unlock>
 800ba98:	42a3      	cmp	r3, r4
 800ba9a:	d908      	bls.n	800baae <_free_r+0x42>
 800ba9c:	6820      	ldr	r0, [r4, #0]
 800ba9e:	1821      	adds	r1, r4, r0
 800baa0:	428b      	cmp	r3, r1
 800baa2:	bf01      	itttt	eq
 800baa4:	6819      	ldreq	r1, [r3, #0]
 800baa6:	685b      	ldreq	r3, [r3, #4]
 800baa8:	1809      	addeq	r1, r1, r0
 800baaa:	6021      	streq	r1, [r4, #0]
 800baac:	e7ed      	b.n	800ba8a <_free_r+0x1e>
 800baae:	461a      	mov	r2, r3
 800bab0:	685b      	ldr	r3, [r3, #4]
 800bab2:	b10b      	cbz	r3, 800bab8 <_free_r+0x4c>
 800bab4:	42a3      	cmp	r3, r4
 800bab6:	d9fa      	bls.n	800baae <_free_r+0x42>
 800bab8:	6811      	ldr	r1, [r2, #0]
 800baba:	1850      	adds	r0, r2, r1
 800babc:	42a0      	cmp	r0, r4
 800babe:	d10b      	bne.n	800bad8 <_free_r+0x6c>
 800bac0:	6820      	ldr	r0, [r4, #0]
 800bac2:	4401      	add	r1, r0
 800bac4:	1850      	adds	r0, r2, r1
 800bac6:	4283      	cmp	r3, r0
 800bac8:	6011      	str	r1, [r2, #0]
 800baca:	d1e0      	bne.n	800ba8e <_free_r+0x22>
 800bacc:	6818      	ldr	r0, [r3, #0]
 800bace:	685b      	ldr	r3, [r3, #4]
 800bad0:	6053      	str	r3, [r2, #4]
 800bad2:	4408      	add	r0, r1
 800bad4:	6010      	str	r0, [r2, #0]
 800bad6:	e7da      	b.n	800ba8e <_free_r+0x22>
 800bad8:	d902      	bls.n	800bae0 <_free_r+0x74>
 800bada:	230c      	movs	r3, #12
 800badc:	602b      	str	r3, [r5, #0]
 800bade:	e7d6      	b.n	800ba8e <_free_r+0x22>
 800bae0:	6820      	ldr	r0, [r4, #0]
 800bae2:	1821      	adds	r1, r4, r0
 800bae4:	428b      	cmp	r3, r1
 800bae6:	bf04      	itt	eq
 800bae8:	6819      	ldreq	r1, [r3, #0]
 800baea:	685b      	ldreq	r3, [r3, #4]
 800baec:	6063      	str	r3, [r4, #4]
 800baee:	bf04      	itt	eq
 800baf0:	1809      	addeq	r1, r1, r0
 800baf2:	6021      	streq	r1, [r4, #0]
 800baf4:	6054      	str	r4, [r2, #4]
 800baf6:	e7ca      	b.n	800ba8e <_free_r+0x22>
 800baf8:	bd38      	pop	{r3, r4, r5, pc}
 800bafa:	bf00      	nop
 800bafc:	240006d4 	.word	0x240006d4

0800bb00 <malloc>:
 800bb00:	4b02      	ldr	r3, [pc, #8]	@ (800bb0c <malloc+0xc>)
 800bb02:	4601      	mov	r1, r0
 800bb04:	6818      	ldr	r0, [r3, #0]
 800bb06:	f000 b825 	b.w	800bb54 <_malloc_r>
 800bb0a:	bf00      	nop
 800bb0c:	2400001c 	.word	0x2400001c

0800bb10 <sbrk_aligned>:
 800bb10:	b570      	push	{r4, r5, r6, lr}
 800bb12:	4e0f      	ldr	r6, [pc, #60]	@ (800bb50 <sbrk_aligned+0x40>)
 800bb14:	460c      	mov	r4, r1
 800bb16:	6831      	ldr	r1, [r6, #0]
 800bb18:	4605      	mov	r5, r0
 800bb1a:	b911      	cbnz	r1, 800bb22 <sbrk_aligned+0x12>
 800bb1c:	f001 fdb4 	bl	800d688 <_sbrk_r>
 800bb20:	6030      	str	r0, [r6, #0]
 800bb22:	4621      	mov	r1, r4
 800bb24:	4628      	mov	r0, r5
 800bb26:	f001 fdaf 	bl	800d688 <_sbrk_r>
 800bb2a:	1c43      	adds	r3, r0, #1
 800bb2c:	d103      	bne.n	800bb36 <sbrk_aligned+0x26>
 800bb2e:	f04f 34ff 	mov.w	r4, #4294967295
 800bb32:	4620      	mov	r0, r4
 800bb34:	bd70      	pop	{r4, r5, r6, pc}
 800bb36:	1cc4      	adds	r4, r0, #3
 800bb38:	f024 0403 	bic.w	r4, r4, #3
 800bb3c:	42a0      	cmp	r0, r4
 800bb3e:	d0f8      	beq.n	800bb32 <sbrk_aligned+0x22>
 800bb40:	1a21      	subs	r1, r4, r0
 800bb42:	4628      	mov	r0, r5
 800bb44:	f001 fda0 	bl	800d688 <_sbrk_r>
 800bb48:	3001      	adds	r0, #1
 800bb4a:	d1f2      	bne.n	800bb32 <sbrk_aligned+0x22>
 800bb4c:	e7ef      	b.n	800bb2e <sbrk_aligned+0x1e>
 800bb4e:	bf00      	nop
 800bb50:	240006d0 	.word	0x240006d0

0800bb54 <_malloc_r>:
 800bb54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb58:	1ccd      	adds	r5, r1, #3
 800bb5a:	f025 0503 	bic.w	r5, r5, #3
 800bb5e:	3508      	adds	r5, #8
 800bb60:	2d0c      	cmp	r5, #12
 800bb62:	bf38      	it	cc
 800bb64:	250c      	movcc	r5, #12
 800bb66:	2d00      	cmp	r5, #0
 800bb68:	4606      	mov	r6, r0
 800bb6a:	db01      	blt.n	800bb70 <_malloc_r+0x1c>
 800bb6c:	42a9      	cmp	r1, r5
 800bb6e:	d904      	bls.n	800bb7a <_malloc_r+0x26>
 800bb70:	230c      	movs	r3, #12
 800bb72:	6033      	str	r3, [r6, #0]
 800bb74:	2000      	movs	r0, #0
 800bb76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb7a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bc50 <_malloc_r+0xfc>
 800bb7e:	f000 f869 	bl	800bc54 <__malloc_lock>
 800bb82:	f8d8 3000 	ldr.w	r3, [r8]
 800bb86:	461c      	mov	r4, r3
 800bb88:	bb44      	cbnz	r4, 800bbdc <_malloc_r+0x88>
 800bb8a:	4629      	mov	r1, r5
 800bb8c:	4630      	mov	r0, r6
 800bb8e:	f7ff ffbf 	bl	800bb10 <sbrk_aligned>
 800bb92:	1c43      	adds	r3, r0, #1
 800bb94:	4604      	mov	r4, r0
 800bb96:	d158      	bne.n	800bc4a <_malloc_r+0xf6>
 800bb98:	f8d8 4000 	ldr.w	r4, [r8]
 800bb9c:	4627      	mov	r7, r4
 800bb9e:	2f00      	cmp	r7, #0
 800bba0:	d143      	bne.n	800bc2a <_malloc_r+0xd6>
 800bba2:	2c00      	cmp	r4, #0
 800bba4:	d04b      	beq.n	800bc3e <_malloc_r+0xea>
 800bba6:	6823      	ldr	r3, [r4, #0]
 800bba8:	4639      	mov	r1, r7
 800bbaa:	4630      	mov	r0, r6
 800bbac:	eb04 0903 	add.w	r9, r4, r3
 800bbb0:	f001 fd6a 	bl	800d688 <_sbrk_r>
 800bbb4:	4581      	cmp	r9, r0
 800bbb6:	d142      	bne.n	800bc3e <_malloc_r+0xea>
 800bbb8:	6821      	ldr	r1, [r4, #0]
 800bbba:	1a6d      	subs	r5, r5, r1
 800bbbc:	4629      	mov	r1, r5
 800bbbe:	4630      	mov	r0, r6
 800bbc0:	f7ff ffa6 	bl	800bb10 <sbrk_aligned>
 800bbc4:	3001      	adds	r0, #1
 800bbc6:	d03a      	beq.n	800bc3e <_malloc_r+0xea>
 800bbc8:	6823      	ldr	r3, [r4, #0]
 800bbca:	442b      	add	r3, r5
 800bbcc:	6023      	str	r3, [r4, #0]
 800bbce:	f8d8 3000 	ldr.w	r3, [r8]
 800bbd2:	685a      	ldr	r2, [r3, #4]
 800bbd4:	bb62      	cbnz	r2, 800bc30 <_malloc_r+0xdc>
 800bbd6:	f8c8 7000 	str.w	r7, [r8]
 800bbda:	e00f      	b.n	800bbfc <_malloc_r+0xa8>
 800bbdc:	6822      	ldr	r2, [r4, #0]
 800bbde:	1b52      	subs	r2, r2, r5
 800bbe0:	d420      	bmi.n	800bc24 <_malloc_r+0xd0>
 800bbe2:	2a0b      	cmp	r2, #11
 800bbe4:	d917      	bls.n	800bc16 <_malloc_r+0xc2>
 800bbe6:	1961      	adds	r1, r4, r5
 800bbe8:	42a3      	cmp	r3, r4
 800bbea:	6025      	str	r5, [r4, #0]
 800bbec:	bf18      	it	ne
 800bbee:	6059      	strne	r1, [r3, #4]
 800bbf0:	6863      	ldr	r3, [r4, #4]
 800bbf2:	bf08      	it	eq
 800bbf4:	f8c8 1000 	streq.w	r1, [r8]
 800bbf8:	5162      	str	r2, [r4, r5]
 800bbfa:	604b      	str	r3, [r1, #4]
 800bbfc:	4630      	mov	r0, r6
 800bbfe:	f000 f82f 	bl	800bc60 <__malloc_unlock>
 800bc02:	f104 000b 	add.w	r0, r4, #11
 800bc06:	1d23      	adds	r3, r4, #4
 800bc08:	f020 0007 	bic.w	r0, r0, #7
 800bc0c:	1ac2      	subs	r2, r0, r3
 800bc0e:	bf1c      	itt	ne
 800bc10:	1a1b      	subne	r3, r3, r0
 800bc12:	50a3      	strne	r3, [r4, r2]
 800bc14:	e7af      	b.n	800bb76 <_malloc_r+0x22>
 800bc16:	6862      	ldr	r2, [r4, #4]
 800bc18:	42a3      	cmp	r3, r4
 800bc1a:	bf0c      	ite	eq
 800bc1c:	f8c8 2000 	streq.w	r2, [r8]
 800bc20:	605a      	strne	r2, [r3, #4]
 800bc22:	e7eb      	b.n	800bbfc <_malloc_r+0xa8>
 800bc24:	4623      	mov	r3, r4
 800bc26:	6864      	ldr	r4, [r4, #4]
 800bc28:	e7ae      	b.n	800bb88 <_malloc_r+0x34>
 800bc2a:	463c      	mov	r4, r7
 800bc2c:	687f      	ldr	r7, [r7, #4]
 800bc2e:	e7b6      	b.n	800bb9e <_malloc_r+0x4a>
 800bc30:	461a      	mov	r2, r3
 800bc32:	685b      	ldr	r3, [r3, #4]
 800bc34:	42a3      	cmp	r3, r4
 800bc36:	d1fb      	bne.n	800bc30 <_malloc_r+0xdc>
 800bc38:	2300      	movs	r3, #0
 800bc3a:	6053      	str	r3, [r2, #4]
 800bc3c:	e7de      	b.n	800bbfc <_malloc_r+0xa8>
 800bc3e:	230c      	movs	r3, #12
 800bc40:	6033      	str	r3, [r6, #0]
 800bc42:	4630      	mov	r0, r6
 800bc44:	f000 f80c 	bl	800bc60 <__malloc_unlock>
 800bc48:	e794      	b.n	800bb74 <_malloc_r+0x20>
 800bc4a:	6005      	str	r5, [r0, #0]
 800bc4c:	e7d6      	b.n	800bbfc <_malloc_r+0xa8>
 800bc4e:	bf00      	nop
 800bc50:	240006d4 	.word	0x240006d4

0800bc54 <__malloc_lock>:
 800bc54:	4801      	ldr	r0, [pc, #4]	@ (800bc5c <__malloc_lock+0x8>)
 800bc56:	f7ff b918 	b.w	800ae8a <__retarget_lock_acquire_recursive>
 800bc5a:	bf00      	nop
 800bc5c:	240006cc 	.word	0x240006cc

0800bc60 <__malloc_unlock>:
 800bc60:	4801      	ldr	r0, [pc, #4]	@ (800bc68 <__malloc_unlock+0x8>)
 800bc62:	f7ff b913 	b.w	800ae8c <__retarget_lock_release_recursive>
 800bc66:	bf00      	nop
 800bc68:	240006cc 	.word	0x240006cc

0800bc6c <_Balloc>:
 800bc6c:	b570      	push	{r4, r5, r6, lr}
 800bc6e:	69c6      	ldr	r6, [r0, #28]
 800bc70:	4604      	mov	r4, r0
 800bc72:	460d      	mov	r5, r1
 800bc74:	b976      	cbnz	r6, 800bc94 <_Balloc+0x28>
 800bc76:	2010      	movs	r0, #16
 800bc78:	f7ff ff42 	bl	800bb00 <malloc>
 800bc7c:	4602      	mov	r2, r0
 800bc7e:	61e0      	str	r0, [r4, #28]
 800bc80:	b920      	cbnz	r0, 800bc8c <_Balloc+0x20>
 800bc82:	4b18      	ldr	r3, [pc, #96]	@ (800bce4 <_Balloc+0x78>)
 800bc84:	4818      	ldr	r0, [pc, #96]	@ (800bce8 <_Balloc+0x7c>)
 800bc86:	216b      	movs	r1, #107	@ 0x6b
 800bc88:	f001 fd26 	bl	800d6d8 <__assert_func>
 800bc8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bc90:	6006      	str	r6, [r0, #0]
 800bc92:	60c6      	str	r6, [r0, #12]
 800bc94:	69e6      	ldr	r6, [r4, #28]
 800bc96:	68f3      	ldr	r3, [r6, #12]
 800bc98:	b183      	cbz	r3, 800bcbc <_Balloc+0x50>
 800bc9a:	69e3      	ldr	r3, [r4, #28]
 800bc9c:	68db      	ldr	r3, [r3, #12]
 800bc9e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bca2:	b9b8      	cbnz	r0, 800bcd4 <_Balloc+0x68>
 800bca4:	2101      	movs	r1, #1
 800bca6:	fa01 f605 	lsl.w	r6, r1, r5
 800bcaa:	1d72      	adds	r2, r6, #5
 800bcac:	0092      	lsls	r2, r2, #2
 800bcae:	4620      	mov	r0, r4
 800bcb0:	f001 fd30 	bl	800d714 <_calloc_r>
 800bcb4:	b160      	cbz	r0, 800bcd0 <_Balloc+0x64>
 800bcb6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bcba:	e00e      	b.n	800bcda <_Balloc+0x6e>
 800bcbc:	2221      	movs	r2, #33	@ 0x21
 800bcbe:	2104      	movs	r1, #4
 800bcc0:	4620      	mov	r0, r4
 800bcc2:	f001 fd27 	bl	800d714 <_calloc_r>
 800bcc6:	69e3      	ldr	r3, [r4, #28]
 800bcc8:	60f0      	str	r0, [r6, #12]
 800bcca:	68db      	ldr	r3, [r3, #12]
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d1e4      	bne.n	800bc9a <_Balloc+0x2e>
 800bcd0:	2000      	movs	r0, #0
 800bcd2:	bd70      	pop	{r4, r5, r6, pc}
 800bcd4:	6802      	ldr	r2, [r0, #0]
 800bcd6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bcda:	2300      	movs	r3, #0
 800bcdc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bce0:	e7f7      	b.n	800bcd2 <_Balloc+0x66>
 800bce2:	bf00      	nop
 800bce4:	0800e4b6 	.word	0x0800e4b6
 800bce8:	0800e536 	.word	0x0800e536

0800bcec <_Bfree>:
 800bcec:	b570      	push	{r4, r5, r6, lr}
 800bcee:	69c6      	ldr	r6, [r0, #28]
 800bcf0:	4605      	mov	r5, r0
 800bcf2:	460c      	mov	r4, r1
 800bcf4:	b976      	cbnz	r6, 800bd14 <_Bfree+0x28>
 800bcf6:	2010      	movs	r0, #16
 800bcf8:	f7ff ff02 	bl	800bb00 <malloc>
 800bcfc:	4602      	mov	r2, r0
 800bcfe:	61e8      	str	r0, [r5, #28]
 800bd00:	b920      	cbnz	r0, 800bd0c <_Bfree+0x20>
 800bd02:	4b09      	ldr	r3, [pc, #36]	@ (800bd28 <_Bfree+0x3c>)
 800bd04:	4809      	ldr	r0, [pc, #36]	@ (800bd2c <_Bfree+0x40>)
 800bd06:	218f      	movs	r1, #143	@ 0x8f
 800bd08:	f001 fce6 	bl	800d6d8 <__assert_func>
 800bd0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bd10:	6006      	str	r6, [r0, #0]
 800bd12:	60c6      	str	r6, [r0, #12]
 800bd14:	b13c      	cbz	r4, 800bd26 <_Bfree+0x3a>
 800bd16:	69eb      	ldr	r3, [r5, #28]
 800bd18:	6862      	ldr	r2, [r4, #4]
 800bd1a:	68db      	ldr	r3, [r3, #12]
 800bd1c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bd20:	6021      	str	r1, [r4, #0]
 800bd22:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bd26:	bd70      	pop	{r4, r5, r6, pc}
 800bd28:	0800e4b6 	.word	0x0800e4b6
 800bd2c:	0800e536 	.word	0x0800e536

0800bd30 <__multadd>:
 800bd30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd34:	690d      	ldr	r5, [r1, #16]
 800bd36:	4607      	mov	r7, r0
 800bd38:	460c      	mov	r4, r1
 800bd3a:	461e      	mov	r6, r3
 800bd3c:	f101 0c14 	add.w	ip, r1, #20
 800bd40:	2000      	movs	r0, #0
 800bd42:	f8dc 3000 	ldr.w	r3, [ip]
 800bd46:	b299      	uxth	r1, r3
 800bd48:	fb02 6101 	mla	r1, r2, r1, r6
 800bd4c:	0c1e      	lsrs	r6, r3, #16
 800bd4e:	0c0b      	lsrs	r3, r1, #16
 800bd50:	fb02 3306 	mla	r3, r2, r6, r3
 800bd54:	b289      	uxth	r1, r1
 800bd56:	3001      	adds	r0, #1
 800bd58:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bd5c:	4285      	cmp	r5, r0
 800bd5e:	f84c 1b04 	str.w	r1, [ip], #4
 800bd62:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bd66:	dcec      	bgt.n	800bd42 <__multadd+0x12>
 800bd68:	b30e      	cbz	r6, 800bdae <__multadd+0x7e>
 800bd6a:	68a3      	ldr	r3, [r4, #8]
 800bd6c:	42ab      	cmp	r3, r5
 800bd6e:	dc19      	bgt.n	800bda4 <__multadd+0x74>
 800bd70:	6861      	ldr	r1, [r4, #4]
 800bd72:	4638      	mov	r0, r7
 800bd74:	3101      	adds	r1, #1
 800bd76:	f7ff ff79 	bl	800bc6c <_Balloc>
 800bd7a:	4680      	mov	r8, r0
 800bd7c:	b928      	cbnz	r0, 800bd8a <__multadd+0x5a>
 800bd7e:	4602      	mov	r2, r0
 800bd80:	4b0c      	ldr	r3, [pc, #48]	@ (800bdb4 <__multadd+0x84>)
 800bd82:	480d      	ldr	r0, [pc, #52]	@ (800bdb8 <__multadd+0x88>)
 800bd84:	21ba      	movs	r1, #186	@ 0xba
 800bd86:	f001 fca7 	bl	800d6d8 <__assert_func>
 800bd8a:	6922      	ldr	r2, [r4, #16]
 800bd8c:	3202      	adds	r2, #2
 800bd8e:	f104 010c 	add.w	r1, r4, #12
 800bd92:	0092      	lsls	r2, r2, #2
 800bd94:	300c      	adds	r0, #12
 800bd96:	f001 fc87 	bl	800d6a8 <memcpy>
 800bd9a:	4621      	mov	r1, r4
 800bd9c:	4638      	mov	r0, r7
 800bd9e:	f7ff ffa5 	bl	800bcec <_Bfree>
 800bda2:	4644      	mov	r4, r8
 800bda4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bda8:	3501      	adds	r5, #1
 800bdaa:	615e      	str	r6, [r3, #20]
 800bdac:	6125      	str	r5, [r4, #16]
 800bdae:	4620      	mov	r0, r4
 800bdb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bdb4:	0800e525 	.word	0x0800e525
 800bdb8:	0800e536 	.word	0x0800e536

0800bdbc <__s2b>:
 800bdbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bdc0:	460c      	mov	r4, r1
 800bdc2:	4615      	mov	r5, r2
 800bdc4:	461f      	mov	r7, r3
 800bdc6:	2209      	movs	r2, #9
 800bdc8:	3308      	adds	r3, #8
 800bdca:	4606      	mov	r6, r0
 800bdcc:	fb93 f3f2 	sdiv	r3, r3, r2
 800bdd0:	2100      	movs	r1, #0
 800bdd2:	2201      	movs	r2, #1
 800bdd4:	429a      	cmp	r2, r3
 800bdd6:	db09      	blt.n	800bdec <__s2b+0x30>
 800bdd8:	4630      	mov	r0, r6
 800bdda:	f7ff ff47 	bl	800bc6c <_Balloc>
 800bdde:	b940      	cbnz	r0, 800bdf2 <__s2b+0x36>
 800bde0:	4602      	mov	r2, r0
 800bde2:	4b19      	ldr	r3, [pc, #100]	@ (800be48 <__s2b+0x8c>)
 800bde4:	4819      	ldr	r0, [pc, #100]	@ (800be4c <__s2b+0x90>)
 800bde6:	21d3      	movs	r1, #211	@ 0xd3
 800bde8:	f001 fc76 	bl	800d6d8 <__assert_func>
 800bdec:	0052      	lsls	r2, r2, #1
 800bdee:	3101      	adds	r1, #1
 800bdf0:	e7f0      	b.n	800bdd4 <__s2b+0x18>
 800bdf2:	9b08      	ldr	r3, [sp, #32]
 800bdf4:	6143      	str	r3, [r0, #20]
 800bdf6:	2d09      	cmp	r5, #9
 800bdf8:	f04f 0301 	mov.w	r3, #1
 800bdfc:	6103      	str	r3, [r0, #16]
 800bdfe:	dd16      	ble.n	800be2e <__s2b+0x72>
 800be00:	f104 0909 	add.w	r9, r4, #9
 800be04:	46c8      	mov	r8, r9
 800be06:	442c      	add	r4, r5
 800be08:	f818 3b01 	ldrb.w	r3, [r8], #1
 800be0c:	4601      	mov	r1, r0
 800be0e:	3b30      	subs	r3, #48	@ 0x30
 800be10:	220a      	movs	r2, #10
 800be12:	4630      	mov	r0, r6
 800be14:	f7ff ff8c 	bl	800bd30 <__multadd>
 800be18:	45a0      	cmp	r8, r4
 800be1a:	d1f5      	bne.n	800be08 <__s2b+0x4c>
 800be1c:	f1a5 0408 	sub.w	r4, r5, #8
 800be20:	444c      	add	r4, r9
 800be22:	1b2d      	subs	r5, r5, r4
 800be24:	1963      	adds	r3, r4, r5
 800be26:	42bb      	cmp	r3, r7
 800be28:	db04      	blt.n	800be34 <__s2b+0x78>
 800be2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be2e:	340a      	adds	r4, #10
 800be30:	2509      	movs	r5, #9
 800be32:	e7f6      	b.n	800be22 <__s2b+0x66>
 800be34:	f814 3b01 	ldrb.w	r3, [r4], #1
 800be38:	4601      	mov	r1, r0
 800be3a:	3b30      	subs	r3, #48	@ 0x30
 800be3c:	220a      	movs	r2, #10
 800be3e:	4630      	mov	r0, r6
 800be40:	f7ff ff76 	bl	800bd30 <__multadd>
 800be44:	e7ee      	b.n	800be24 <__s2b+0x68>
 800be46:	bf00      	nop
 800be48:	0800e525 	.word	0x0800e525
 800be4c:	0800e536 	.word	0x0800e536

0800be50 <__hi0bits>:
 800be50:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800be54:	4603      	mov	r3, r0
 800be56:	bf36      	itet	cc
 800be58:	0403      	lslcc	r3, r0, #16
 800be5a:	2000      	movcs	r0, #0
 800be5c:	2010      	movcc	r0, #16
 800be5e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800be62:	bf3c      	itt	cc
 800be64:	021b      	lslcc	r3, r3, #8
 800be66:	3008      	addcc	r0, #8
 800be68:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800be6c:	bf3c      	itt	cc
 800be6e:	011b      	lslcc	r3, r3, #4
 800be70:	3004      	addcc	r0, #4
 800be72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800be76:	bf3c      	itt	cc
 800be78:	009b      	lslcc	r3, r3, #2
 800be7a:	3002      	addcc	r0, #2
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	db05      	blt.n	800be8c <__hi0bits+0x3c>
 800be80:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800be84:	f100 0001 	add.w	r0, r0, #1
 800be88:	bf08      	it	eq
 800be8a:	2020      	moveq	r0, #32
 800be8c:	4770      	bx	lr

0800be8e <__lo0bits>:
 800be8e:	6803      	ldr	r3, [r0, #0]
 800be90:	4602      	mov	r2, r0
 800be92:	f013 0007 	ands.w	r0, r3, #7
 800be96:	d00b      	beq.n	800beb0 <__lo0bits+0x22>
 800be98:	07d9      	lsls	r1, r3, #31
 800be9a:	d421      	bmi.n	800bee0 <__lo0bits+0x52>
 800be9c:	0798      	lsls	r0, r3, #30
 800be9e:	bf49      	itett	mi
 800bea0:	085b      	lsrmi	r3, r3, #1
 800bea2:	089b      	lsrpl	r3, r3, #2
 800bea4:	2001      	movmi	r0, #1
 800bea6:	6013      	strmi	r3, [r2, #0]
 800bea8:	bf5c      	itt	pl
 800beaa:	6013      	strpl	r3, [r2, #0]
 800beac:	2002      	movpl	r0, #2
 800beae:	4770      	bx	lr
 800beb0:	b299      	uxth	r1, r3
 800beb2:	b909      	cbnz	r1, 800beb8 <__lo0bits+0x2a>
 800beb4:	0c1b      	lsrs	r3, r3, #16
 800beb6:	2010      	movs	r0, #16
 800beb8:	b2d9      	uxtb	r1, r3
 800beba:	b909      	cbnz	r1, 800bec0 <__lo0bits+0x32>
 800bebc:	3008      	adds	r0, #8
 800bebe:	0a1b      	lsrs	r3, r3, #8
 800bec0:	0719      	lsls	r1, r3, #28
 800bec2:	bf04      	itt	eq
 800bec4:	091b      	lsreq	r3, r3, #4
 800bec6:	3004      	addeq	r0, #4
 800bec8:	0799      	lsls	r1, r3, #30
 800beca:	bf04      	itt	eq
 800becc:	089b      	lsreq	r3, r3, #2
 800bece:	3002      	addeq	r0, #2
 800bed0:	07d9      	lsls	r1, r3, #31
 800bed2:	d403      	bmi.n	800bedc <__lo0bits+0x4e>
 800bed4:	085b      	lsrs	r3, r3, #1
 800bed6:	f100 0001 	add.w	r0, r0, #1
 800beda:	d003      	beq.n	800bee4 <__lo0bits+0x56>
 800bedc:	6013      	str	r3, [r2, #0]
 800bede:	4770      	bx	lr
 800bee0:	2000      	movs	r0, #0
 800bee2:	4770      	bx	lr
 800bee4:	2020      	movs	r0, #32
 800bee6:	4770      	bx	lr

0800bee8 <__i2b>:
 800bee8:	b510      	push	{r4, lr}
 800beea:	460c      	mov	r4, r1
 800beec:	2101      	movs	r1, #1
 800beee:	f7ff febd 	bl	800bc6c <_Balloc>
 800bef2:	4602      	mov	r2, r0
 800bef4:	b928      	cbnz	r0, 800bf02 <__i2b+0x1a>
 800bef6:	4b05      	ldr	r3, [pc, #20]	@ (800bf0c <__i2b+0x24>)
 800bef8:	4805      	ldr	r0, [pc, #20]	@ (800bf10 <__i2b+0x28>)
 800befa:	f240 1145 	movw	r1, #325	@ 0x145
 800befe:	f001 fbeb 	bl	800d6d8 <__assert_func>
 800bf02:	2301      	movs	r3, #1
 800bf04:	6144      	str	r4, [r0, #20]
 800bf06:	6103      	str	r3, [r0, #16]
 800bf08:	bd10      	pop	{r4, pc}
 800bf0a:	bf00      	nop
 800bf0c:	0800e525 	.word	0x0800e525
 800bf10:	0800e536 	.word	0x0800e536

0800bf14 <__multiply>:
 800bf14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf18:	4617      	mov	r7, r2
 800bf1a:	690a      	ldr	r2, [r1, #16]
 800bf1c:	693b      	ldr	r3, [r7, #16]
 800bf1e:	429a      	cmp	r2, r3
 800bf20:	bfa8      	it	ge
 800bf22:	463b      	movge	r3, r7
 800bf24:	4689      	mov	r9, r1
 800bf26:	bfa4      	itt	ge
 800bf28:	460f      	movge	r7, r1
 800bf2a:	4699      	movge	r9, r3
 800bf2c:	693d      	ldr	r5, [r7, #16]
 800bf2e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bf32:	68bb      	ldr	r3, [r7, #8]
 800bf34:	6879      	ldr	r1, [r7, #4]
 800bf36:	eb05 060a 	add.w	r6, r5, sl
 800bf3a:	42b3      	cmp	r3, r6
 800bf3c:	b085      	sub	sp, #20
 800bf3e:	bfb8      	it	lt
 800bf40:	3101      	addlt	r1, #1
 800bf42:	f7ff fe93 	bl	800bc6c <_Balloc>
 800bf46:	b930      	cbnz	r0, 800bf56 <__multiply+0x42>
 800bf48:	4602      	mov	r2, r0
 800bf4a:	4b41      	ldr	r3, [pc, #260]	@ (800c050 <__multiply+0x13c>)
 800bf4c:	4841      	ldr	r0, [pc, #260]	@ (800c054 <__multiply+0x140>)
 800bf4e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bf52:	f001 fbc1 	bl	800d6d8 <__assert_func>
 800bf56:	f100 0414 	add.w	r4, r0, #20
 800bf5a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800bf5e:	4623      	mov	r3, r4
 800bf60:	2200      	movs	r2, #0
 800bf62:	4573      	cmp	r3, lr
 800bf64:	d320      	bcc.n	800bfa8 <__multiply+0x94>
 800bf66:	f107 0814 	add.w	r8, r7, #20
 800bf6a:	f109 0114 	add.w	r1, r9, #20
 800bf6e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800bf72:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800bf76:	9302      	str	r3, [sp, #8]
 800bf78:	1beb      	subs	r3, r5, r7
 800bf7a:	3b15      	subs	r3, #21
 800bf7c:	f023 0303 	bic.w	r3, r3, #3
 800bf80:	3304      	adds	r3, #4
 800bf82:	3715      	adds	r7, #21
 800bf84:	42bd      	cmp	r5, r7
 800bf86:	bf38      	it	cc
 800bf88:	2304      	movcc	r3, #4
 800bf8a:	9301      	str	r3, [sp, #4]
 800bf8c:	9b02      	ldr	r3, [sp, #8]
 800bf8e:	9103      	str	r1, [sp, #12]
 800bf90:	428b      	cmp	r3, r1
 800bf92:	d80c      	bhi.n	800bfae <__multiply+0x9a>
 800bf94:	2e00      	cmp	r6, #0
 800bf96:	dd03      	ble.n	800bfa0 <__multiply+0x8c>
 800bf98:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d055      	beq.n	800c04c <__multiply+0x138>
 800bfa0:	6106      	str	r6, [r0, #16]
 800bfa2:	b005      	add	sp, #20
 800bfa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfa8:	f843 2b04 	str.w	r2, [r3], #4
 800bfac:	e7d9      	b.n	800bf62 <__multiply+0x4e>
 800bfae:	f8b1 a000 	ldrh.w	sl, [r1]
 800bfb2:	f1ba 0f00 	cmp.w	sl, #0
 800bfb6:	d01f      	beq.n	800bff8 <__multiply+0xe4>
 800bfb8:	46c4      	mov	ip, r8
 800bfba:	46a1      	mov	r9, r4
 800bfbc:	2700      	movs	r7, #0
 800bfbe:	f85c 2b04 	ldr.w	r2, [ip], #4
 800bfc2:	f8d9 3000 	ldr.w	r3, [r9]
 800bfc6:	fa1f fb82 	uxth.w	fp, r2
 800bfca:	b29b      	uxth	r3, r3
 800bfcc:	fb0a 330b 	mla	r3, sl, fp, r3
 800bfd0:	443b      	add	r3, r7
 800bfd2:	f8d9 7000 	ldr.w	r7, [r9]
 800bfd6:	0c12      	lsrs	r2, r2, #16
 800bfd8:	0c3f      	lsrs	r7, r7, #16
 800bfda:	fb0a 7202 	mla	r2, sl, r2, r7
 800bfde:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800bfe2:	b29b      	uxth	r3, r3
 800bfe4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bfe8:	4565      	cmp	r5, ip
 800bfea:	f849 3b04 	str.w	r3, [r9], #4
 800bfee:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800bff2:	d8e4      	bhi.n	800bfbe <__multiply+0xaa>
 800bff4:	9b01      	ldr	r3, [sp, #4]
 800bff6:	50e7      	str	r7, [r4, r3]
 800bff8:	9b03      	ldr	r3, [sp, #12]
 800bffa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800bffe:	3104      	adds	r1, #4
 800c000:	f1b9 0f00 	cmp.w	r9, #0
 800c004:	d020      	beq.n	800c048 <__multiply+0x134>
 800c006:	6823      	ldr	r3, [r4, #0]
 800c008:	4647      	mov	r7, r8
 800c00a:	46a4      	mov	ip, r4
 800c00c:	f04f 0a00 	mov.w	sl, #0
 800c010:	f8b7 b000 	ldrh.w	fp, [r7]
 800c014:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c018:	fb09 220b 	mla	r2, r9, fp, r2
 800c01c:	4452      	add	r2, sl
 800c01e:	b29b      	uxth	r3, r3
 800c020:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c024:	f84c 3b04 	str.w	r3, [ip], #4
 800c028:	f857 3b04 	ldr.w	r3, [r7], #4
 800c02c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c030:	f8bc 3000 	ldrh.w	r3, [ip]
 800c034:	fb09 330a 	mla	r3, r9, sl, r3
 800c038:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c03c:	42bd      	cmp	r5, r7
 800c03e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c042:	d8e5      	bhi.n	800c010 <__multiply+0xfc>
 800c044:	9a01      	ldr	r2, [sp, #4]
 800c046:	50a3      	str	r3, [r4, r2]
 800c048:	3404      	adds	r4, #4
 800c04a:	e79f      	b.n	800bf8c <__multiply+0x78>
 800c04c:	3e01      	subs	r6, #1
 800c04e:	e7a1      	b.n	800bf94 <__multiply+0x80>
 800c050:	0800e525 	.word	0x0800e525
 800c054:	0800e536 	.word	0x0800e536

0800c058 <__pow5mult>:
 800c058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c05c:	4615      	mov	r5, r2
 800c05e:	f012 0203 	ands.w	r2, r2, #3
 800c062:	4607      	mov	r7, r0
 800c064:	460e      	mov	r6, r1
 800c066:	d007      	beq.n	800c078 <__pow5mult+0x20>
 800c068:	4c25      	ldr	r4, [pc, #148]	@ (800c100 <__pow5mult+0xa8>)
 800c06a:	3a01      	subs	r2, #1
 800c06c:	2300      	movs	r3, #0
 800c06e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c072:	f7ff fe5d 	bl	800bd30 <__multadd>
 800c076:	4606      	mov	r6, r0
 800c078:	10ad      	asrs	r5, r5, #2
 800c07a:	d03d      	beq.n	800c0f8 <__pow5mult+0xa0>
 800c07c:	69fc      	ldr	r4, [r7, #28]
 800c07e:	b97c      	cbnz	r4, 800c0a0 <__pow5mult+0x48>
 800c080:	2010      	movs	r0, #16
 800c082:	f7ff fd3d 	bl	800bb00 <malloc>
 800c086:	4602      	mov	r2, r0
 800c088:	61f8      	str	r0, [r7, #28]
 800c08a:	b928      	cbnz	r0, 800c098 <__pow5mult+0x40>
 800c08c:	4b1d      	ldr	r3, [pc, #116]	@ (800c104 <__pow5mult+0xac>)
 800c08e:	481e      	ldr	r0, [pc, #120]	@ (800c108 <__pow5mult+0xb0>)
 800c090:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c094:	f001 fb20 	bl	800d6d8 <__assert_func>
 800c098:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c09c:	6004      	str	r4, [r0, #0]
 800c09e:	60c4      	str	r4, [r0, #12]
 800c0a0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c0a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c0a8:	b94c      	cbnz	r4, 800c0be <__pow5mult+0x66>
 800c0aa:	f240 2171 	movw	r1, #625	@ 0x271
 800c0ae:	4638      	mov	r0, r7
 800c0b0:	f7ff ff1a 	bl	800bee8 <__i2b>
 800c0b4:	2300      	movs	r3, #0
 800c0b6:	f8c8 0008 	str.w	r0, [r8, #8]
 800c0ba:	4604      	mov	r4, r0
 800c0bc:	6003      	str	r3, [r0, #0]
 800c0be:	f04f 0900 	mov.w	r9, #0
 800c0c2:	07eb      	lsls	r3, r5, #31
 800c0c4:	d50a      	bpl.n	800c0dc <__pow5mult+0x84>
 800c0c6:	4631      	mov	r1, r6
 800c0c8:	4622      	mov	r2, r4
 800c0ca:	4638      	mov	r0, r7
 800c0cc:	f7ff ff22 	bl	800bf14 <__multiply>
 800c0d0:	4631      	mov	r1, r6
 800c0d2:	4680      	mov	r8, r0
 800c0d4:	4638      	mov	r0, r7
 800c0d6:	f7ff fe09 	bl	800bcec <_Bfree>
 800c0da:	4646      	mov	r6, r8
 800c0dc:	106d      	asrs	r5, r5, #1
 800c0de:	d00b      	beq.n	800c0f8 <__pow5mult+0xa0>
 800c0e0:	6820      	ldr	r0, [r4, #0]
 800c0e2:	b938      	cbnz	r0, 800c0f4 <__pow5mult+0x9c>
 800c0e4:	4622      	mov	r2, r4
 800c0e6:	4621      	mov	r1, r4
 800c0e8:	4638      	mov	r0, r7
 800c0ea:	f7ff ff13 	bl	800bf14 <__multiply>
 800c0ee:	6020      	str	r0, [r4, #0]
 800c0f0:	f8c0 9000 	str.w	r9, [r0]
 800c0f4:	4604      	mov	r4, r0
 800c0f6:	e7e4      	b.n	800c0c2 <__pow5mult+0x6a>
 800c0f8:	4630      	mov	r0, r6
 800c0fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c0fe:	bf00      	nop
 800c100:	0800e648 	.word	0x0800e648
 800c104:	0800e4b6 	.word	0x0800e4b6
 800c108:	0800e536 	.word	0x0800e536

0800c10c <__lshift>:
 800c10c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c110:	460c      	mov	r4, r1
 800c112:	6849      	ldr	r1, [r1, #4]
 800c114:	6923      	ldr	r3, [r4, #16]
 800c116:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c11a:	68a3      	ldr	r3, [r4, #8]
 800c11c:	4607      	mov	r7, r0
 800c11e:	4691      	mov	r9, r2
 800c120:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c124:	f108 0601 	add.w	r6, r8, #1
 800c128:	42b3      	cmp	r3, r6
 800c12a:	db0b      	blt.n	800c144 <__lshift+0x38>
 800c12c:	4638      	mov	r0, r7
 800c12e:	f7ff fd9d 	bl	800bc6c <_Balloc>
 800c132:	4605      	mov	r5, r0
 800c134:	b948      	cbnz	r0, 800c14a <__lshift+0x3e>
 800c136:	4602      	mov	r2, r0
 800c138:	4b28      	ldr	r3, [pc, #160]	@ (800c1dc <__lshift+0xd0>)
 800c13a:	4829      	ldr	r0, [pc, #164]	@ (800c1e0 <__lshift+0xd4>)
 800c13c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c140:	f001 faca 	bl	800d6d8 <__assert_func>
 800c144:	3101      	adds	r1, #1
 800c146:	005b      	lsls	r3, r3, #1
 800c148:	e7ee      	b.n	800c128 <__lshift+0x1c>
 800c14a:	2300      	movs	r3, #0
 800c14c:	f100 0114 	add.w	r1, r0, #20
 800c150:	f100 0210 	add.w	r2, r0, #16
 800c154:	4618      	mov	r0, r3
 800c156:	4553      	cmp	r3, sl
 800c158:	db33      	blt.n	800c1c2 <__lshift+0xb6>
 800c15a:	6920      	ldr	r0, [r4, #16]
 800c15c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c160:	f104 0314 	add.w	r3, r4, #20
 800c164:	f019 091f 	ands.w	r9, r9, #31
 800c168:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c16c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c170:	d02b      	beq.n	800c1ca <__lshift+0xbe>
 800c172:	f1c9 0e20 	rsb	lr, r9, #32
 800c176:	468a      	mov	sl, r1
 800c178:	2200      	movs	r2, #0
 800c17a:	6818      	ldr	r0, [r3, #0]
 800c17c:	fa00 f009 	lsl.w	r0, r0, r9
 800c180:	4310      	orrs	r0, r2
 800c182:	f84a 0b04 	str.w	r0, [sl], #4
 800c186:	f853 2b04 	ldr.w	r2, [r3], #4
 800c18a:	459c      	cmp	ip, r3
 800c18c:	fa22 f20e 	lsr.w	r2, r2, lr
 800c190:	d8f3      	bhi.n	800c17a <__lshift+0x6e>
 800c192:	ebac 0304 	sub.w	r3, ip, r4
 800c196:	3b15      	subs	r3, #21
 800c198:	f023 0303 	bic.w	r3, r3, #3
 800c19c:	3304      	adds	r3, #4
 800c19e:	f104 0015 	add.w	r0, r4, #21
 800c1a2:	4560      	cmp	r0, ip
 800c1a4:	bf88      	it	hi
 800c1a6:	2304      	movhi	r3, #4
 800c1a8:	50ca      	str	r2, [r1, r3]
 800c1aa:	b10a      	cbz	r2, 800c1b0 <__lshift+0xa4>
 800c1ac:	f108 0602 	add.w	r6, r8, #2
 800c1b0:	3e01      	subs	r6, #1
 800c1b2:	4638      	mov	r0, r7
 800c1b4:	612e      	str	r6, [r5, #16]
 800c1b6:	4621      	mov	r1, r4
 800c1b8:	f7ff fd98 	bl	800bcec <_Bfree>
 800c1bc:	4628      	mov	r0, r5
 800c1be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1c2:	f842 0f04 	str.w	r0, [r2, #4]!
 800c1c6:	3301      	adds	r3, #1
 800c1c8:	e7c5      	b.n	800c156 <__lshift+0x4a>
 800c1ca:	3904      	subs	r1, #4
 800c1cc:	f853 2b04 	ldr.w	r2, [r3], #4
 800c1d0:	f841 2f04 	str.w	r2, [r1, #4]!
 800c1d4:	459c      	cmp	ip, r3
 800c1d6:	d8f9      	bhi.n	800c1cc <__lshift+0xc0>
 800c1d8:	e7ea      	b.n	800c1b0 <__lshift+0xa4>
 800c1da:	bf00      	nop
 800c1dc:	0800e525 	.word	0x0800e525
 800c1e0:	0800e536 	.word	0x0800e536

0800c1e4 <__mcmp>:
 800c1e4:	690a      	ldr	r2, [r1, #16]
 800c1e6:	4603      	mov	r3, r0
 800c1e8:	6900      	ldr	r0, [r0, #16]
 800c1ea:	1a80      	subs	r0, r0, r2
 800c1ec:	b530      	push	{r4, r5, lr}
 800c1ee:	d10e      	bne.n	800c20e <__mcmp+0x2a>
 800c1f0:	3314      	adds	r3, #20
 800c1f2:	3114      	adds	r1, #20
 800c1f4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c1f8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c1fc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c200:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c204:	4295      	cmp	r5, r2
 800c206:	d003      	beq.n	800c210 <__mcmp+0x2c>
 800c208:	d205      	bcs.n	800c216 <__mcmp+0x32>
 800c20a:	f04f 30ff 	mov.w	r0, #4294967295
 800c20e:	bd30      	pop	{r4, r5, pc}
 800c210:	42a3      	cmp	r3, r4
 800c212:	d3f3      	bcc.n	800c1fc <__mcmp+0x18>
 800c214:	e7fb      	b.n	800c20e <__mcmp+0x2a>
 800c216:	2001      	movs	r0, #1
 800c218:	e7f9      	b.n	800c20e <__mcmp+0x2a>
	...

0800c21c <__mdiff>:
 800c21c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c220:	4689      	mov	r9, r1
 800c222:	4606      	mov	r6, r0
 800c224:	4611      	mov	r1, r2
 800c226:	4648      	mov	r0, r9
 800c228:	4614      	mov	r4, r2
 800c22a:	f7ff ffdb 	bl	800c1e4 <__mcmp>
 800c22e:	1e05      	subs	r5, r0, #0
 800c230:	d112      	bne.n	800c258 <__mdiff+0x3c>
 800c232:	4629      	mov	r1, r5
 800c234:	4630      	mov	r0, r6
 800c236:	f7ff fd19 	bl	800bc6c <_Balloc>
 800c23a:	4602      	mov	r2, r0
 800c23c:	b928      	cbnz	r0, 800c24a <__mdiff+0x2e>
 800c23e:	4b3f      	ldr	r3, [pc, #252]	@ (800c33c <__mdiff+0x120>)
 800c240:	f240 2137 	movw	r1, #567	@ 0x237
 800c244:	483e      	ldr	r0, [pc, #248]	@ (800c340 <__mdiff+0x124>)
 800c246:	f001 fa47 	bl	800d6d8 <__assert_func>
 800c24a:	2301      	movs	r3, #1
 800c24c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c250:	4610      	mov	r0, r2
 800c252:	b003      	add	sp, #12
 800c254:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c258:	bfbc      	itt	lt
 800c25a:	464b      	movlt	r3, r9
 800c25c:	46a1      	movlt	r9, r4
 800c25e:	4630      	mov	r0, r6
 800c260:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c264:	bfba      	itte	lt
 800c266:	461c      	movlt	r4, r3
 800c268:	2501      	movlt	r5, #1
 800c26a:	2500      	movge	r5, #0
 800c26c:	f7ff fcfe 	bl	800bc6c <_Balloc>
 800c270:	4602      	mov	r2, r0
 800c272:	b918      	cbnz	r0, 800c27c <__mdiff+0x60>
 800c274:	4b31      	ldr	r3, [pc, #196]	@ (800c33c <__mdiff+0x120>)
 800c276:	f240 2145 	movw	r1, #581	@ 0x245
 800c27a:	e7e3      	b.n	800c244 <__mdiff+0x28>
 800c27c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c280:	6926      	ldr	r6, [r4, #16]
 800c282:	60c5      	str	r5, [r0, #12]
 800c284:	f109 0310 	add.w	r3, r9, #16
 800c288:	f109 0514 	add.w	r5, r9, #20
 800c28c:	f104 0e14 	add.w	lr, r4, #20
 800c290:	f100 0b14 	add.w	fp, r0, #20
 800c294:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c298:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c29c:	9301      	str	r3, [sp, #4]
 800c29e:	46d9      	mov	r9, fp
 800c2a0:	f04f 0c00 	mov.w	ip, #0
 800c2a4:	9b01      	ldr	r3, [sp, #4]
 800c2a6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c2aa:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c2ae:	9301      	str	r3, [sp, #4]
 800c2b0:	fa1f f38a 	uxth.w	r3, sl
 800c2b4:	4619      	mov	r1, r3
 800c2b6:	b283      	uxth	r3, r0
 800c2b8:	1acb      	subs	r3, r1, r3
 800c2ba:	0c00      	lsrs	r0, r0, #16
 800c2bc:	4463      	add	r3, ip
 800c2be:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c2c2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c2c6:	b29b      	uxth	r3, r3
 800c2c8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c2cc:	4576      	cmp	r6, lr
 800c2ce:	f849 3b04 	str.w	r3, [r9], #4
 800c2d2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c2d6:	d8e5      	bhi.n	800c2a4 <__mdiff+0x88>
 800c2d8:	1b33      	subs	r3, r6, r4
 800c2da:	3b15      	subs	r3, #21
 800c2dc:	f023 0303 	bic.w	r3, r3, #3
 800c2e0:	3415      	adds	r4, #21
 800c2e2:	3304      	adds	r3, #4
 800c2e4:	42a6      	cmp	r6, r4
 800c2e6:	bf38      	it	cc
 800c2e8:	2304      	movcc	r3, #4
 800c2ea:	441d      	add	r5, r3
 800c2ec:	445b      	add	r3, fp
 800c2ee:	461e      	mov	r6, r3
 800c2f0:	462c      	mov	r4, r5
 800c2f2:	4544      	cmp	r4, r8
 800c2f4:	d30e      	bcc.n	800c314 <__mdiff+0xf8>
 800c2f6:	f108 0103 	add.w	r1, r8, #3
 800c2fa:	1b49      	subs	r1, r1, r5
 800c2fc:	f021 0103 	bic.w	r1, r1, #3
 800c300:	3d03      	subs	r5, #3
 800c302:	45a8      	cmp	r8, r5
 800c304:	bf38      	it	cc
 800c306:	2100      	movcc	r1, #0
 800c308:	440b      	add	r3, r1
 800c30a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c30e:	b191      	cbz	r1, 800c336 <__mdiff+0x11a>
 800c310:	6117      	str	r7, [r2, #16]
 800c312:	e79d      	b.n	800c250 <__mdiff+0x34>
 800c314:	f854 1b04 	ldr.w	r1, [r4], #4
 800c318:	46e6      	mov	lr, ip
 800c31a:	0c08      	lsrs	r0, r1, #16
 800c31c:	fa1c fc81 	uxtah	ip, ip, r1
 800c320:	4471      	add	r1, lr
 800c322:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c326:	b289      	uxth	r1, r1
 800c328:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c32c:	f846 1b04 	str.w	r1, [r6], #4
 800c330:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c334:	e7dd      	b.n	800c2f2 <__mdiff+0xd6>
 800c336:	3f01      	subs	r7, #1
 800c338:	e7e7      	b.n	800c30a <__mdiff+0xee>
 800c33a:	bf00      	nop
 800c33c:	0800e525 	.word	0x0800e525
 800c340:	0800e536 	.word	0x0800e536

0800c344 <__ulp>:
 800c344:	b082      	sub	sp, #8
 800c346:	ed8d 0b00 	vstr	d0, [sp]
 800c34a:	9a01      	ldr	r2, [sp, #4]
 800c34c:	4b0f      	ldr	r3, [pc, #60]	@ (800c38c <__ulp+0x48>)
 800c34e:	4013      	ands	r3, r2
 800c350:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c354:	2b00      	cmp	r3, #0
 800c356:	dc08      	bgt.n	800c36a <__ulp+0x26>
 800c358:	425b      	negs	r3, r3
 800c35a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c35e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c362:	da04      	bge.n	800c36e <__ulp+0x2a>
 800c364:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c368:	4113      	asrs	r3, r2
 800c36a:	2200      	movs	r2, #0
 800c36c:	e008      	b.n	800c380 <__ulp+0x3c>
 800c36e:	f1a2 0314 	sub.w	r3, r2, #20
 800c372:	2b1e      	cmp	r3, #30
 800c374:	bfda      	itte	le
 800c376:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c37a:	40da      	lsrle	r2, r3
 800c37c:	2201      	movgt	r2, #1
 800c37e:	2300      	movs	r3, #0
 800c380:	4619      	mov	r1, r3
 800c382:	4610      	mov	r0, r2
 800c384:	ec41 0b10 	vmov	d0, r0, r1
 800c388:	b002      	add	sp, #8
 800c38a:	4770      	bx	lr
 800c38c:	7ff00000 	.word	0x7ff00000

0800c390 <__b2d>:
 800c390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c394:	6906      	ldr	r6, [r0, #16]
 800c396:	f100 0814 	add.w	r8, r0, #20
 800c39a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c39e:	1f37      	subs	r7, r6, #4
 800c3a0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c3a4:	4610      	mov	r0, r2
 800c3a6:	f7ff fd53 	bl	800be50 <__hi0bits>
 800c3aa:	f1c0 0320 	rsb	r3, r0, #32
 800c3ae:	280a      	cmp	r0, #10
 800c3b0:	600b      	str	r3, [r1, #0]
 800c3b2:	491b      	ldr	r1, [pc, #108]	@ (800c420 <__b2d+0x90>)
 800c3b4:	dc15      	bgt.n	800c3e2 <__b2d+0x52>
 800c3b6:	f1c0 0c0b 	rsb	ip, r0, #11
 800c3ba:	fa22 f30c 	lsr.w	r3, r2, ip
 800c3be:	45b8      	cmp	r8, r7
 800c3c0:	ea43 0501 	orr.w	r5, r3, r1
 800c3c4:	bf34      	ite	cc
 800c3c6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c3ca:	2300      	movcs	r3, #0
 800c3cc:	3015      	adds	r0, #21
 800c3ce:	fa02 f000 	lsl.w	r0, r2, r0
 800c3d2:	fa23 f30c 	lsr.w	r3, r3, ip
 800c3d6:	4303      	orrs	r3, r0
 800c3d8:	461c      	mov	r4, r3
 800c3da:	ec45 4b10 	vmov	d0, r4, r5
 800c3de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3e2:	45b8      	cmp	r8, r7
 800c3e4:	bf3a      	itte	cc
 800c3e6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c3ea:	f1a6 0708 	subcc.w	r7, r6, #8
 800c3ee:	2300      	movcs	r3, #0
 800c3f0:	380b      	subs	r0, #11
 800c3f2:	d012      	beq.n	800c41a <__b2d+0x8a>
 800c3f4:	f1c0 0120 	rsb	r1, r0, #32
 800c3f8:	fa23 f401 	lsr.w	r4, r3, r1
 800c3fc:	4082      	lsls	r2, r0
 800c3fe:	4322      	orrs	r2, r4
 800c400:	4547      	cmp	r7, r8
 800c402:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800c406:	bf8c      	ite	hi
 800c408:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c40c:	2200      	movls	r2, #0
 800c40e:	4083      	lsls	r3, r0
 800c410:	40ca      	lsrs	r2, r1
 800c412:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c416:	4313      	orrs	r3, r2
 800c418:	e7de      	b.n	800c3d8 <__b2d+0x48>
 800c41a:	ea42 0501 	orr.w	r5, r2, r1
 800c41e:	e7db      	b.n	800c3d8 <__b2d+0x48>
 800c420:	3ff00000 	.word	0x3ff00000

0800c424 <__d2b>:
 800c424:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c428:	460f      	mov	r7, r1
 800c42a:	2101      	movs	r1, #1
 800c42c:	ec59 8b10 	vmov	r8, r9, d0
 800c430:	4616      	mov	r6, r2
 800c432:	f7ff fc1b 	bl	800bc6c <_Balloc>
 800c436:	4604      	mov	r4, r0
 800c438:	b930      	cbnz	r0, 800c448 <__d2b+0x24>
 800c43a:	4602      	mov	r2, r0
 800c43c:	4b23      	ldr	r3, [pc, #140]	@ (800c4cc <__d2b+0xa8>)
 800c43e:	4824      	ldr	r0, [pc, #144]	@ (800c4d0 <__d2b+0xac>)
 800c440:	f240 310f 	movw	r1, #783	@ 0x30f
 800c444:	f001 f948 	bl	800d6d8 <__assert_func>
 800c448:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c44c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c450:	b10d      	cbz	r5, 800c456 <__d2b+0x32>
 800c452:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c456:	9301      	str	r3, [sp, #4]
 800c458:	f1b8 0300 	subs.w	r3, r8, #0
 800c45c:	d023      	beq.n	800c4a6 <__d2b+0x82>
 800c45e:	4668      	mov	r0, sp
 800c460:	9300      	str	r3, [sp, #0]
 800c462:	f7ff fd14 	bl	800be8e <__lo0bits>
 800c466:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c46a:	b1d0      	cbz	r0, 800c4a2 <__d2b+0x7e>
 800c46c:	f1c0 0320 	rsb	r3, r0, #32
 800c470:	fa02 f303 	lsl.w	r3, r2, r3
 800c474:	430b      	orrs	r3, r1
 800c476:	40c2      	lsrs	r2, r0
 800c478:	6163      	str	r3, [r4, #20]
 800c47a:	9201      	str	r2, [sp, #4]
 800c47c:	9b01      	ldr	r3, [sp, #4]
 800c47e:	61a3      	str	r3, [r4, #24]
 800c480:	2b00      	cmp	r3, #0
 800c482:	bf0c      	ite	eq
 800c484:	2201      	moveq	r2, #1
 800c486:	2202      	movne	r2, #2
 800c488:	6122      	str	r2, [r4, #16]
 800c48a:	b1a5      	cbz	r5, 800c4b6 <__d2b+0x92>
 800c48c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c490:	4405      	add	r5, r0
 800c492:	603d      	str	r5, [r7, #0]
 800c494:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c498:	6030      	str	r0, [r6, #0]
 800c49a:	4620      	mov	r0, r4
 800c49c:	b003      	add	sp, #12
 800c49e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c4a2:	6161      	str	r1, [r4, #20]
 800c4a4:	e7ea      	b.n	800c47c <__d2b+0x58>
 800c4a6:	a801      	add	r0, sp, #4
 800c4a8:	f7ff fcf1 	bl	800be8e <__lo0bits>
 800c4ac:	9b01      	ldr	r3, [sp, #4]
 800c4ae:	6163      	str	r3, [r4, #20]
 800c4b0:	3020      	adds	r0, #32
 800c4b2:	2201      	movs	r2, #1
 800c4b4:	e7e8      	b.n	800c488 <__d2b+0x64>
 800c4b6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c4ba:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c4be:	6038      	str	r0, [r7, #0]
 800c4c0:	6918      	ldr	r0, [r3, #16]
 800c4c2:	f7ff fcc5 	bl	800be50 <__hi0bits>
 800c4c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c4ca:	e7e5      	b.n	800c498 <__d2b+0x74>
 800c4cc:	0800e525 	.word	0x0800e525
 800c4d0:	0800e536 	.word	0x0800e536

0800c4d4 <__ratio>:
 800c4d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4d8:	4688      	mov	r8, r1
 800c4da:	4669      	mov	r1, sp
 800c4dc:	4681      	mov	r9, r0
 800c4de:	f7ff ff57 	bl	800c390 <__b2d>
 800c4e2:	a901      	add	r1, sp, #4
 800c4e4:	4640      	mov	r0, r8
 800c4e6:	ec55 4b10 	vmov	r4, r5, d0
 800c4ea:	f7ff ff51 	bl	800c390 <__b2d>
 800c4ee:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800c4f2:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800c4f6:	1ad2      	subs	r2, r2, r3
 800c4f8:	e9dd 3100 	ldrd	r3, r1, [sp]
 800c4fc:	1a5b      	subs	r3, r3, r1
 800c4fe:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800c502:	ec57 6b10 	vmov	r6, r7, d0
 800c506:	2b00      	cmp	r3, #0
 800c508:	bfd6      	itet	le
 800c50a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c50e:	462a      	movgt	r2, r5
 800c510:	463a      	movle	r2, r7
 800c512:	46ab      	mov	fp, r5
 800c514:	46a2      	mov	sl, r4
 800c516:	bfce      	itee	gt
 800c518:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800c51c:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800c520:	ee00 3a90 	vmovle	s1, r3
 800c524:	ec4b ab17 	vmov	d7, sl, fp
 800c528:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800c52c:	b003      	add	sp, #12
 800c52e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c532 <__copybits>:
 800c532:	3901      	subs	r1, #1
 800c534:	b570      	push	{r4, r5, r6, lr}
 800c536:	1149      	asrs	r1, r1, #5
 800c538:	6914      	ldr	r4, [r2, #16]
 800c53a:	3101      	adds	r1, #1
 800c53c:	f102 0314 	add.w	r3, r2, #20
 800c540:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c544:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c548:	1f05      	subs	r5, r0, #4
 800c54a:	42a3      	cmp	r3, r4
 800c54c:	d30c      	bcc.n	800c568 <__copybits+0x36>
 800c54e:	1aa3      	subs	r3, r4, r2
 800c550:	3b11      	subs	r3, #17
 800c552:	f023 0303 	bic.w	r3, r3, #3
 800c556:	3211      	adds	r2, #17
 800c558:	42a2      	cmp	r2, r4
 800c55a:	bf88      	it	hi
 800c55c:	2300      	movhi	r3, #0
 800c55e:	4418      	add	r0, r3
 800c560:	2300      	movs	r3, #0
 800c562:	4288      	cmp	r0, r1
 800c564:	d305      	bcc.n	800c572 <__copybits+0x40>
 800c566:	bd70      	pop	{r4, r5, r6, pc}
 800c568:	f853 6b04 	ldr.w	r6, [r3], #4
 800c56c:	f845 6f04 	str.w	r6, [r5, #4]!
 800c570:	e7eb      	b.n	800c54a <__copybits+0x18>
 800c572:	f840 3b04 	str.w	r3, [r0], #4
 800c576:	e7f4      	b.n	800c562 <__copybits+0x30>

0800c578 <__any_on>:
 800c578:	f100 0214 	add.w	r2, r0, #20
 800c57c:	6900      	ldr	r0, [r0, #16]
 800c57e:	114b      	asrs	r3, r1, #5
 800c580:	4298      	cmp	r0, r3
 800c582:	b510      	push	{r4, lr}
 800c584:	db11      	blt.n	800c5aa <__any_on+0x32>
 800c586:	dd0a      	ble.n	800c59e <__any_on+0x26>
 800c588:	f011 011f 	ands.w	r1, r1, #31
 800c58c:	d007      	beq.n	800c59e <__any_on+0x26>
 800c58e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c592:	fa24 f001 	lsr.w	r0, r4, r1
 800c596:	fa00 f101 	lsl.w	r1, r0, r1
 800c59a:	428c      	cmp	r4, r1
 800c59c:	d10b      	bne.n	800c5b6 <__any_on+0x3e>
 800c59e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c5a2:	4293      	cmp	r3, r2
 800c5a4:	d803      	bhi.n	800c5ae <__any_on+0x36>
 800c5a6:	2000      	movs	r0, #0
 800c5a8:	bd10      	pop	{r4, pc}
 800c5aa:	4603      	mov	r3, r0
 800c5ac:	e7f7      	b.n	800c59e <__any_on+0x26>
 800c5ae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c5b2:	2900      	cmp	r1, #0
 800c5b4:	d0f5      	beq.n	800c5a2 <__any_on+0x2a>
 800c5b6:	2001      	movs	r0, #1
 800c5b8:	e7f6      	b.n	800c5a8 <__any_on+0x30>

0800c5ba <sulp>:
 800c5ba:	b570      	push	{r4, r5, r6, lr}
 800c5bc:	4604      	mov	r4, r0
 800c5be:	460d      	mov	r5, r1
 800c5c0:	4616      	mov	r6, r2
 800c5c2:	ec45 4b10 	vmov	d0, r4, r5
 800c5c6:	f7ff febd 	bl	800c344 <__ulp>
 800c5ca:	b17e      	cbz	r6, 800c5ec <sulp+0x32>
 800c5cc:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c5d0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	dd09      	ble.n	800c5ec <sulp+0x32>
 800c5d8:	051b      	lsls	r3, r3, #20
 800c5da:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800c5de:	2000      	movs	r0, #0
 800c5e0:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800c5e4:	ec41 0b17 	vmov	d7, r0, r1
 800c5e8:	ee20 0b07 	vmul.f64	d0, d0, d7
 800c5ec:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c5f0 <_strtod_l>:
 800c5f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5f4:	ed2d 8b0a 	vpush	{d8-d12}
 800c5f8:	b097      	sub	sp, #92	@ 0x5c
 800c5fa:	4688      	mov	r8, r1
 800c5fc:	920e      	str	r2, [sp, #56]	@ 0x38
 800c5fe:	2200      	movs	r2, #0
 800c600:	9212      	str	r2, [sp, #72]	@ 0x48
 800c602:	9005      	str	r0, [sp, #20]
 800c604:	f04f 0a00 	mov.w	sl, #0
 800c608:	f04f 0b00 	mov.w	fp, #0
 800c60c:	460a      	mov	r2, r1
 800c60e:	9211      	str	r2, [sp, #68]	@ 0x44
 800c610:	7811      	ldrb	r1, [r2, #0]
 800c612:	292b      	cmp	r1, #43	@ 0x2b
 800c614:	d04c      	beq.n	800c6b0 <_strtod_l+0xc0>
 800c616:	d839      	bhi.n	800c68c <_strtod_l+0x9c>
 800c618:	290d      	cmp	r1, #13
 800c61a:	d833      	bhi.n	800c684 <_strtod_l+0x94>
 800c61c:	2908      	cmp	r1, #8
 800c61e:	d833      	bhi.n	800c688 <_strtod_l+0x98>
 800c620:	2900      	cmp	r1, #0
 800c622:	d03c      	beq.n	800c69e <_strtod_l+0xae>
 800c624:	2200      	movs	r2, #0
 800c626:	9208      	str	r2, [sp, #32]
 800c628:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800c62a:	782a      	ldrb	r2, [r5, #0]
 800c62c:	2a30      	cmp	r2, #48	@ 0x30
 800c62e:	f040 80b7 	bne.w	800c7a0 <_strtod_l+0x1b0>
 800c632:	786a      	ldrb	r2, [r5, #1]
 800c634:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c638:	2a58      	cmp	r2, #88	@ 0x58
 800c63a:	d170      	bne.n	800c71e <_strtod_l+0x12e>
 800c63c:	9302      	str	r3, [sp, #8]
 800c63e:	9b08      	ldr	r3, [sp, #32]
 800c640:	9301      	str	r3, [sp, #4]
 800c642:	ab12      	add	r3, sp, #72	@ 0x48
 800c644:	9300      	str	r3, [sp, #0]
 800c646:	4a90      	ldr	r2, [pc, #576]	@ (800c888 <_strtod_l+0x298>)
 800c648:	9805      	ldr	r0, [sp, #20]
 800c64a:	ab13      	add	r3, sp, #76	@ 0x4c
 800c64c:	a911      	add	r1, sp, #68	@ 0x44
 800c64e:	f001 f8dd 	bl	800d80c <__gethex>
 800c652:	f010 060f 	ands.w	r6, r0, #15
 800c656:	4604      	mov	r4, r0
 800c658:	d005      	beq.n	800c666 <_strtod_l+0x76>
 800c65a:	2e06      	cmp	r6, #6
 800c65c:	d12a      	bne.n	800c6b4 <_strtod_l+0xc4>
 800c65e:	3501      	adds	r5, #1
 800c660:	2300      	movs	r3, #0
 800c662:	9511      	str	r5, [sp, #68]	@ 0x44
 800c664:	9308      	str	r3, [sp, #32]
 800c666:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c668:	2b00      	cmp	r3, #0
 800c66a:	f040 8537 	bne.w	800d0dc <_strtod_l+0xaec>
 800c66e:	9b08      	ldr	r3, [sp, #32]
 800c670:	ec4b ab10 	vmov	d0, sl, fp
 800c674:	b1cb      	cbz	r3, 800c6aa <_strtod_l+0xba>
 800c676:	eeb1 0b40 	vneg.f64	d0, d0
 800c67a:	b017      	add	sp, #92	@ 0x5c
 800c67c:	ecbd 8b0a 	vpop	{d8-d12}
 800c680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c684:	2920      	cmp	r1, #32
 800c686:	d1cd      	bne.n	800c624 <_strtod_l+0x34>
 800c688:	3201      	adds	r2, #1
 800c68a:	e7c0      	b.n	800c60e <_strtod_l+0x1e>
 800c68c:	292d      	cmp	r1, #45	@ 0x2d
 800c68e:	d1c9      	bne.n	800c624 <_strtod_l+0x34>
 800c690:	2101      	movs	r1, #1
 800c692:	9108      	str	r1, [sp, #32]
 800c694:	1c51      	adds	r1, r2, #1
 800c696:	9111      	str	r1, [sp, #68]	@ 0x44
 800c698:	7852      	ldrb	r2, [r2, #1]
 800c69a:	2a00      	cmp	r2, #0
 800c69c:	d1c4      	bne.n	800c628 <_strtod_l+0x38>
 800c69e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c6a0:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	f040 8517 	bne.w	800d0d8 <_strtod_l+0xae8>
 800c6aa:	ec4b ab10 	vmov	d0, sl, fp
 800c6ae:	e7e4      	b.n	800c67a <_strtod_l+0x8a>
 800c6b0:	2100      	movs	r1, #0
 800c6b2:	e7ee      	b.n	800c692 <_strtod_l+0xa2>
 800c6b4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c6b6:	b13a      	cbz	r2, 800c6c8 <_strtod_l+0xd8>
 800c6b8:	2135      	movs	r1, #53	@ 0x35
 800c6ba:	a814      	add	r0, sp, #80	@ 0x50
 800c6bc:	f7ff ff39 	bl	800c532 <__copybits>
 800c6c0:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800c6c2:	9805      	ldr	r0, [sp, #20]
 800c6c4:	f7ff fb12 	bl	800bcec <_Bfree>
 800c6c8:	1e73      	subs	r3, r6, #1
 800c6ca:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800c6cc:	2b04      	cmp	r3, #4
 800c6ce:	d806      	bhi.n	800c6de <_strtod_l+0xee>
 800c6d0:	e8df f003 	tbb	[pc, r3]
 800c6d4:	201d0314 	.word	0x201d0314
 800c6d8:	14          	.byte	0x14
 800c6d9:	00          	.byte	0x00
 800c6da:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800c6de:	05e3      	lsls	r3, r4, #23
 800c6e0:	bf48      	it	mi
 800c6e2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c6e6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c6ea:	0d1b      	lsrs	r3, r3, #20
 800c6ec:	051b      	lsls	r3, r3, #20
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d1b9      	bne.n	800c666 <_strtod_l+0x76>
 800c6f2:	f7fe fb9f 	bl	800ae34 <__errno>
 800c6f6:	2322      	movs	r3, #34	@ 0x22
 800c6f8:	6003      	str	r3, [r0, #0]
 800c6fa:	e7b4      	b.n	800c666 <_strtod_l+0x76>
 800c6fc:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800c700:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c704:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c708:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c70c:	e7e7      	b.n	800c6de <_strtod_l+0xee>
 800c70e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800c890 <_strtod_l+0x2a0>
 800c712:	e7e4      	b.n	800c6de <_strtod_l+0xee>
 800c714:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c718:	f04f 3aff 	mov.w	sl, #4294967295
 800c71c:	e7df      	b.n	800c6de <_strtod_l+0xee>
 800c71e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c720:	1c5a      	adds	r2, r3, #1
 800c722:	9211      	str	r2, [sp, #68]	@ 0x44
 800c724:	785b      	ldrb	r3, [r3, #1]
 800c726:	2b30      	cmp	r3, #48	@ 0x30
 800c728:	d0f9      	beq.n	800c71e <_strtod_l+0x12e>
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d09b      	beq.n	800c666 <_strtod_l+0x76>
 800c72e:	2301      	movs	r3, #1
 800c730:	9307      	str	r3, [sp, #28]
 800c732:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c734:	930a      	str	r3, [sp, #40]	@ 0x28
 800c736:	2300      	movs	r3, #0
 800c738:	9306      	str	r3, [sp, #24]
 800c73a:	4699      	mov	r9, r3
 800c73c:	461d      	mov	r5, r3
 800c73e:	220a      	movs	r2, #10
 800c740:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800c742:	7804      	ldrb	r4, [r0, #0]
 800c744:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800c748:	b2d9      	uxtb	r1, r3
 800c74a:	2909      	cmp	r1, #9
 800c74c:	d92a      	bls.n	800c7a4 <_strtod_l+0x1b4>
 800c74e:	494f      	ldr	r1, [pc, #316]	@ (800c88c <_strtod_l+0x29c>)
 800c750:	2201      	movs	r2, #1
 800c752:	f000 ff87 	bl	800d664 <strncmp>
 800c756:	b398      	cbz	r0, 800c7c0 <_strtod_l+0x1d0>
 800c758:	2000      	movs	r0, #0
 800c75a:	4622      	mov	r2, r4
 800c75c:	462b      	mov	r3, r5
 800c75e:	4607      	mov	r7, r0
 800c760:	4601      	mov	r1, r0
 800c762:	2a65      	cmp	r2, #101	@ 0x65
 800c764:	d001      	beq.n	800c76a <_strtod_l+0x17a>
 800c766:	2a45      	cmp	r2, #69	@ 0x45
 800c768:	d118      	bne.n	800c79c <_strtod_l+0x1ac>
 800c76a:	b91b      	cbnz	r3, 800c774 <_strtod_l+0x184>
 800c76c:	9b07      	ldr	r3, [sp, #28]
 800c76e:	4303      	orrs	r3, r0
 800c770:	d095      	beq.n	800c69e <_strtod_l+0xae>
 800c772:	2300      	movs	r3, #0
 800c774:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800c778:	f108 0201 	add.w	r2, r8, #1
 800c77c:	9211      	str	r2, [sp, #68]	@ 0x44
 800c77e:	f898 2001 	ldrb.w	r2, [r8, #1]
 800c782:	2a2b      	cmp	r2, #43	@ 0x2b
 800c784:	d074      	beq.n	800c870 <_strtod_l+0x280>
 800c786:	2a2d      	cmp	r2, #45	@ 0x2d
 800c788:	d07a      	beq.n	800c880 <_strtod_l+0x290>
 800c78a:	f04f 0e00 	mov.w	lr, #0
 800c78e:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800c792:	2c09      	cmp	r4, #9
 800c794:	f240 8082 	bls.w	800c89c <_strtod_l+0x2ac>
 800c798:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800c79c:	2400      	movs	r4, #0
 800c79e:	e09d      	b.n	800c8dc <_strtod_l+0x2ec>
 800c7a0:	2300      	movs	r3, #0
 800c7a2:	e7c5      	b.n	800c730 <_strtod_l+0x140>
 800c7a4:	2d08      	cmp	r5, #8
 800c7a6:	bfc8      	it	gt
 800c7a8:	9906      	ldrgt	r1, [sp, #24]
 800c7aa:	f100 0001 	add.w	r0, r0, #1
 800c7ae:	bfca      	itet	gt
 800c7b0:	fb02 3301 	mlagt	r3, r2, r1, r3
 800c7b4:	fb02 3909 	mlale	r9, r2, r9, r3
 800c7b8:	9306      	strgt	r3, [sp, #24]
 800c7ba:	3501      	adds	r5, #1
 800c7bc:	9011      	str	r0, [sp, #68]	@ 0x44
 800c7be:	e7bf      	b.n	800c740 <_strtod_l+0x150>
 800c7c0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c7c2:	1c5a      	adds	r2, r3, #1
 800c7c4:	9211      	str	r2, [sp, #68]	@ 0x44
 800c7c6:	785a      	ldrb	r2, [r3, #1]
 800c7c8:	b3bd      	cbz	r5, 800c83a <_strtod_l+0x24a>
 800c7ca:	4607      	mov	r7, r0
 800c7cc:	462b      	mov	r3, r5
 800c7ce:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c7d2:	2909      	cmp	r1, #9
 800c7d4:	d912      	bls.n	800c7fc <_strtod_l+0x20c>
 800c7d6:	2101      	movs	r1, #1
 800c7d8:	e7c3      	b.n	800c762 <_strtod_l+0x172>
 800c7da:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c7dc:	1c5a      	adds	r2, r3, #1
 800c7de:	9211      	str	r2, [sp, #68]	@ 0x44
 800c7e0:	785a      	ldrb	r2, [r3, #1]
 800c7e2:	3001      	adds	r0, #1
 800c7e4:	2a30      	cmp	r2, #48	@ 0x30
 800c7e6:	d0f8      	beq.n	800c7da <_strtod_l+0x1ea>
 800c7e8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c7ec:	2b08      	cmp	r3, #8
 800c7ee:	f200 847a 	bhi.w	800d0e6 <_strtod_l+0xaf6>
 800c7f2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c7f4:	930a      	str	r3, [sp, #40]	@ 0x28
 800c7f6:	4607      	mov	r7, r0
 800c7f8:	2000      	movs	r0, #0
 800c7fa:	4603      	mov	r3, r0
 800c7fc:	3a30      	subs	r2, #48	@ 0x30
 800c7fe:	f100 0101 	add.w	r1, r0, #1
 800c802:	d014      	beq.n	800c82e <_strtod_l+0x23e>
 800c804:	440f      	add	r7, r1
 800c806:	469c      	mov	ip, r3
 800c808:	f04f 0e0a 	mov.w	lr, #10
 800c80c:	f10c 0401 	add.w	r4, ip, #1
 800c810:	1ae6      	subs	r6, r4, r3
 800c812:	42b1      	cmp	r1, r6
 800c814:	dc13      	bgt.n	800c83e <_strtod_l+0x24e>
 800c816:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800c81a:	1819      	adds	r1, r3, r0
 800c81c:	2908      	cmp	r1, #8
 800c81e:	f103 0301 	add.w	r3, r3, #1
 800c822:	4403      	add	r3, r0
 800c824:	dc19      	bgt.n	800c85a <_strtod_l+0x26a>
 800c826:	210a      	movs	r1, #10
 800c828:	fb01 2909 	mla	r9, r1, r9, r2
 800c82c:	2100      	movs	r1, #0
 800c82e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c830:	1c50      	adds	r0, r2, #1
 800c832:	9011      	str	r0, [sp, #68]	@ 0x44
 800c834:	7852      	ldrb	r2, [r2, #1]
 800c836:	4608      	mov	r0, r1
 800c838:	e7c9      	b.n	800c7ce <_strtod_l+0x1de>
 800c83a:	4628      	mov	r0, r5
 800c83c:	e7d2      	b.n	800c7e4 <_strtod_l+0x1f4>
 800c83e:	f1bc 0f08 	cmp.w	ip, #8
 800c842:	dc03      	bgt.n	800c84c <_strtod_l+0x25c>
 800c844:	fb0e f909 	mul.w	r9, lr, r9
 800c848:	46a4      	mov	ip, r4
 800c84a:	e7df      	b.n	800c80c <_strtod_l+0x21c>
 800c84c:	2c10      	cmp	r4, #16
 800c84e:	bfde      	ittt	le
 800c850:	9e06      	ldrle	r6, [sp, #24]
 800c852:	fb0e f606 	mulle.w	r6, lr, r6
 800c856:	9606      	strle	r6, [sp, #24]
 800c858:	e7f6      	b.n	800c848 <_strtod_l+0x258>
 800c85a:	290f      	cmp	r1, #15
 800c85c:	bfdf      	itttt	le
 800c85e:	9806      	ldrle	r0, [sp, #24]
 800c860:	210a      	movle	r1, #10
 800c862:	fb01 2200 	mlale	r2, r1, r0, r2
 800c866:	9206      	strle	r2, [sp, #24]
 800c868:	e7e0      	b.n	800c82c <_strtod_l+0x23c>
 800c86a:	2700      	movs	r7, #0
 800c86c:	2101      	movs	r1, #1
 800c86e:	e77d      	b.n	800c76c <_strtod_l+0x17c>
 800c870:	f04f 0e00 	mov.w	lr, #0
 800c874:	f108 0202 	add.w	r2, r8, #2
 800c878:	9211      	str	r2, [sp, #68]	@ 0x44
 800c87a:	f898 2002 	ldrb.w	r2, [r8, #2]
 800c87e:	e786      	b.n	800c78e <_strtod_l+0x19e>
 800c880:	f04f 0e01 	mov.w	lr, #1
 800c884:	e7f6      	b.n	800c874 <_strtod_l+0x284>
 800c886:	bf00      	nop
 800c888:	0800e75c 	.word	0x0800e75c
 800c88c:	0800e58f 	.word	0x0800e58f
 800c890:	7ff00000 	.word	0x7ff00000
 800c894:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c896:	1c54      	adds	r4, r2, #1
 800c898:	9411      	str	r4, [sp, #68]	@ 0x44
 800c89a:	7852      	ldrb	r2, [r2, #1]
 800c89c:	2a30      	cmp	r2, #48	@ 0x30
 800c89e:	d0f9      	beq.n	800c894 <_strtod_l+0x2a4>
 800c8a0:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800c8a4:	2c08      	cmp	r4, #8
 800c8a6:	f63f af79 	bhi.w	800c79c <_strtod_l+0x1ac>
 800c8aa:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800c8ae:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c8b0:	9209      	str	r2, [sp, #36]	@ 0x24
 800c8b2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c8b4:	1c54      	adds	r4, r2, #1
 800c8b6:	9411      	str	r4, [sp, #68]	@ 0x44
 800c8b8:	7852      	ldrb	r2, [r2, #1]
 800c8ba:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 800c8be:	2e09      	cmp	r6, #9
 800c8c0:	d937      	bls.n	800c932 <_strtod_l+0x342>
 800c8c2:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800c8c4:	1ba4      	subs	r4, r4, r6
 800c8c6:	2c08      	cmp	r4, #8
 800c8c8:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800c8cc:	dc02      	bgt.n	800c8d4 <_strtod_l+0x2e4>
 800c8ce:	4564      	cmp	r4, ip
 800c8d0:	bfa8      	it	ge
 800c8d2:	4664      	movge	r4, ip
 800c8d4:	f1be 0f00 	cmp.w	lr, #0
 800c8d8:	d000      	beq.n	800c8dc <_strtod_l+0x2ec>
 800c8da:	4264      	negs	r4, r4
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d14d      	bne.n	800c97c <_strtod_l+0x38c>
 800c8e0:	9b07      	ldr	r3, [sp, #28]
 800c8e2:	4318      	orrs	r0, r3
 800c8e4:	f47f aebf 	bne.w	800c666 <_strtod_l+0x76>
 800c8e8:	2900      	cmp	r1, #0
 800c8ea:	f47f aed8 	bne.w	800c69e <_strtod_l+0xae>
 800c8ee:	2a69      	cmp	r2, #105	@ 0x69
 800c8f0:	d027      	beq.n	800c942 <_strtod_l+0x352>
 800c8f2:	dc24      	bgt.n	800c93e <_strtod_l+0x34e>
 800c8f4:	2a49      	cmp	r2, #73	@ 0x49
 800c8f6:	d024      	beq.n	800c942 <_strtod_l+0x352>
 800c8f8:	2a4e      	cmp	r2, #78	@ 0x4e
 800c8fa:	f47f aed0 	bne.w	800c69e <_strtod_l+0xae>
 800c8fe:	4997      	ldr	r1, [pc, #604]	@ (800cb5c <_strtod_l+0x56c>)
 800c900:	a811      	add	r0, sp, #68	@ 0x44
 800c902:	f001 f9a5 	bl	800dc50 <__match>
 800c906:	2800      	cmp	r0, #0
 800c908:	f43f aec9 	beq.w	800c69e <_strtod_l+0xae>
 800c90c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c90e:	781b      	ldrb	r3, [r3, #0]
 800c910:	2b28      	cmp	r3, #40	@ 0x28
 800c912:	d12d      	bne.n	800c970 <_strtod_l+0x380>
 800c914:	4992      	ldr	r1, [pc, #584]	@ (800cb60 <_strtod_l+0x570>)
 800c916:	aa14      	add	r2, sp, #80	@ 0x50
 800c918:	a811      	add	r0, sp, #68	@ 0x44
 800c91a:	f001 f9ad 	bl	800dc78 <__hexnan>
 800c91e:	2805      	cmp	r0, #5
 800c920:	d126      	bne.n	800c970 <_strtod_l+0x380>
 800c922:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c924:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800c928:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c92c:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c930:	e699      	b.n	800c666 <_strtod_l+0x76>
 800c932:	240a      	movs	r4, #10
 800c934:	fb04 2c0c 	mla	ip, r4, ip, r2
 800c938:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800c93c:	e7b9      	b.n	800c8b2 <_strtod_l+0x2c2>
 800c93e:	2a6e      	cmp	r2, #110	@ 0x6e
 800c940:	e7db      	b.n	800c8fa <_strtod_l+0x30a>
 800c942:	4988      	ldr	r1, [pc, #544]	@ (800cb64 <_strtod_l+0x574>)
 800c944:	a811      	add	r0, sp, #68	@ 0x44
 800c946:	f001 f983 	bl	800dc50 <__match>
 800c94a:	2800      	cmp	r0, #0
 800c94c:	f43f aea7 	beq.w	800c69e <_strtod_l+0xae>
 800c950:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c952:	4985      	ldr	r1, [pc, #532]	@ (800cb68 <_strtod_l+0x578>)
 800c954:	3b01      	subs	r3, #1
 800c956:	a811      	add	r0, sp, #68	@ 0x44
 800c958:	9311      	str	r3, [sp, #68]	@ 0x44
 800c95a:	f001 f979 	bl	800dc50 <__match>
 800c95e:	b910      	cbnz	r0, 800c966 <_strtod_l+0x376>
 800c960:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c962:	3301      	adds	r3, #1
 800c964:	9311      	str	r3, [sp, #68]	@ 0x44
 800c966:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800cb7c <_strtod_l+0x58c>
 800c96a:	f04f 0a00 	mov.w	sl, #0
 800c96e:	e67a      	b.n	800c666 <_strtod_l+0x76>
 800c970:	487e      	ldr	r0, [pc, #504]	@ (800cb6c <_strtod_l+0x57c>)
 800c972:	f000 fea9 	bl	800d6c8 <nan>
 800c976:	ec5b ab10 	vmov	sl, fp, d0
 800c97a:	e674      	b.n	800c666 <_strtod_l+0x76>
 800c97c:	ee07 9a90 	vmov	s15, r9
 800c980:	1be2      	subs	r2, r4, r7
 800c982:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800c986:	2d00      	cmp	r5, #0
 800c988:	bf08      	it	eq
 800c98a:	461d      	moveq	r5, r3
 800c98c:	2b10      	cmp	r3, #16
 800c98e:	9209      	str	r2, [sp, #36]	@ 0x24
 800c990:	461a      	mov	r2, r3
 800c992:	bfa8      	it	ge
 800c994:	2210      	movge	r2, #16
 800c996:	2b09      	cmp	r3, #9
 800c998:	ec5b ab17 	vmov	sl, fp, d7
 800c99c:	dc15      	bgt.n	800c9ca <_strtod_l+0x3da>
 800c99e:	1be1      	subs	r1, r4, r7
 800c9a0:	2900      	cmp	r1, #0
 800c9a2:	f43f ae60 	beq.w	800c666 <_strtod_l+0x76>
 800c9a6:	eba4 0107 	sub.w	r1, r4, r7
 800c9aa:	dd72      	ble.n	800ca92 <_strtod_l+0x4a2>
 800c9ac:	2916      	cmp	r1, #22
 800c9ae:	dc59      	bgt.n	800ca64 <_strtod_l+0x474>
 800c9b0:	4b6f      	ldr	r3, [pc, #444]	@ (800cb70 <_strtod_l+0x580>)
 800c9b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c9b4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c9b8:	ed93 7b00 	vldr	d7, [r3]
 800c9bc:	ec4b ab16 	vmov	d6, sl, fp
 800c9c0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c9c4:	ec5b ab17 	vmov	sl, fp, d7
 800c9c8:	e64d      	b.n	800c666 <_strtod_l+0x76>
 800c9ca:	4969      	ldr	r1, [pc, #420]	@ (800cb70 <_strtod_l+0x580>)
 800c9cc:	eddd 6a06 	vldr	s13, [sp, #24]
 800c9d0:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800c9d4:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800c9d8:	2b0f      	cmp	r3, #15
 800c9da:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800c9de:	eea7 6b05 	vfma.f64	d6, d7, d5
 800c9e2:	ec5b ab16 	vmov	sl, fp, d6
 800c9e6:	ddda      	ble.n	800c99e <_strtod_l+0x3ae>
 800c9e8:	1a9a      	subs	r2, r3, r2
 800c9ea:	1be1      	subs	r1, r4, r7
 800c9ec:	440a      	add	r2, r1
 800c9ee:	2a00      	cmp	r2, #0
 800c9f0:	f340 8094 	ble.w	800cb1c <_strtod_l+0x52c>
 800c9f4:	f012 000f 	ands.w	r0, r2, #15
 800c9f8:	d00a      	beq.n	800ca10 <_strtod_l+0x420>
 800c9fa:	495d      	ldr	r1, [pc, #372]	@ (800cb70 <_strtod_l+0x580>)
 800c9fc:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800ca00:	ed91 7b00 	vldr	d7, [r1]
 800ca04:	ec4b ab16 	vmov	d6, sl, fp
 800ca08:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ca0c:	ec5b ab17 	vmov	sl, fp, d7
 800ca10:	f032 020f 	bics.w	r2, r2, #15
 800ca14:	d073      	beq.n	800cafe <_strtod_l+0x50e>
 800ca16:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800ca1a:	dd47      	ble.n	800caac <_strtod_l+0x4bc>
 800ca1c:	2400      	movs	r4, #0
 800ca1e:	4625      	mov	r5, r4
 800ca20:	9407      	str	r4, [sp, #28]
 800ca22:	4626      	mov	r6, r4
 800ca24:	9a05      	ldr	r2, [sp, #20]
 800ca26:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800cb7c <_strtod_l+0x58c>
 800ca2a:	2322      	movs	r3, #34	@ 0x22
 800ca2c:	6013      	str	r3, [r2, #0]
 800ca2e:	f04f 0a00 	mov.w	sl, #0
 800ca32:	9b07      	ldr	r3, [sp, #28]
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	f43f ae16 	beq.w	800c666 <_strtod_l+0x76>
 800ca3a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ca3c:	9805      	ldr	r0, [sp, #20]
 800ca3e:	f7ff f955 	bl	800bcec <_Bfree>
 800ca42:	9805      	ldr	r0, [sp, #20]
 800ca44:	4631      	mov	r1, r6
 800ca46:	f7ff f951 	bl	800bcec <_Bfree>
 800ca4a:	9805      	ldr	r0, [sp, #20]
 800ca4c:	4629      	mov	r1, r5
 800ca4e:	f7ff f94d 	bl	800bcec <_Bfree>
 800ca52:	9907      	ldr	r1, [sp, #28]
 800ca54:	9805      	ldr	r0, [sp, #20]
 800ca56:	f7ff f949 	bl	800bcec <_Bfree>
 800ca5a:	9805      	ldr	r0, [sp, #20]
 800ca5c:	4621      	mov	r1, r4
 800ca5e:	f7ff f945 	bl	800bcec <_Bfree>
 800ca62:	e600      	b.n	800c666 <_strtod_l+0x76>
 800ca64:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800ca68:	1be0      	subs	r0, r4, r7
 800ca6a:	4281      	cmp	r1, r0
 800ca6c:	dbbc      	blt.n	800c9e8 <_strtod_l+0x3f8>
 800ca6e:	4a40      	ldr	r2, [pc, #256]	@ (800cb70 <_strtod_l+0x580>)
 800ca70:	f1c3 030f 	rsb	r3, r3, #15
 800ca74:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800ca78:	ed91 7b00 	vldr	d7, [r1]
 800ca7c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ca7e:	ec4b ab16 	vmov	d6, sl, fp
 800ca82:	1acb      	subs	r3, r1, r3
 800ca84:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800ca88:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ca8c:	ed92 6b00 	vldr	d6, [r2]
 800ca90:	e796      	b.n	800c9c0 <_strtod_l+0x3d0>
 800ca92:	3116      	adds	r1, #22
 800ca94:	dba8      	blt.n	800c9e8 <_strtod_l+0x3f8>
 800ca96:	4b36      	ldr	r3, [pc, #216]	@ (800cb70 <_strtod_l+0x580>)
 800ca98:	1b3c      	subs	r4, r7, r4
 800ca9a:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800ca9e:	ed94 7b00 	vldr	d7, [r4]
 800caa2:	ec4b ab16 	vmov	d6, sl, fp
 800caa6:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800caaa:	e78b      	b.n	800c9c4 <_strtod_l+0x3d4>
 800caac:	2000      	movs	r0, #0
 800caae:	ec4b ab17 	vmov	d7, sl, fp
 800cab2:	4e30      	ldr	r6, [pc, #192]	@ (800cb74 <_strtod_l+0x584>)
 800cab4:	1112      	asrs	r2, r2, #4
 800cab6:	4601      	mov	r1, r0
 800cab8:	2a01      	cmp	r2, #1
 800caba:	dc23      	bgt.n	800cb04 <_strtod_l+0x514>
 800cabc:	b108      	cbz	r0, 800cac2 <_strtod_l+0x4d2>
 800cabe:	ec5b ab17 	vmov	sl, fp, d7
 800cac2:	4a2c      	ldr	r2, [pc, #176]	@ (800cb74 <_strtod_l+0x584>)
 800cac4:	482c      	ldr	r0, [pc, #176]	@ (800cb78 <_strtod_l+0x588>)
 800cac6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800caca:	ed92 7b00 	vldr	d7, [r2]
 800cace:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800cad2:	ec4b ab16 	vmov	d6, sl, fp
 800cad6:	4a29      	ldr	r2, [pc, #164]	@ (800cb7c <_strtod_l+0x58c>)
 800cad8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cadc:	ee17 1a90 	vmov	r1, s15
 800cae0:	400a      	ands	r2, r1
 800cae2:	4282      	cmp	r2, r0
 800cae4:	ec5b ab17 	vmov	sl, fp, d7
 800cae8:	d898      	bhi.n	800ca1c <_strtod_l+0x42c>
 800caea:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800caee:	4282      	cmp	r2, r0
 800caf0:	bf86      	itte	hi
 800caf2:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800cb80 <_strtod_l+0x590>
 800caf6:	f04f 3aff 	movhi.w	sl, #4294967295
 800cafa:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800cafe:	2200      	movs	r2, #0
 800cb00:	9206      	str	r2, [sp, #24]
 800cb02:	e076      	b.n	800cbf2 <_strtod_l+0x602>
 800cb04:	f012 0f01 	tst.w	r2, #1
 800cb08:	d004      	beq.n	800cb14 <_strtod_l+0x524>
 800cb0a:	ed96 6b00 	vldr	d6, [r6]
 800cb0e:	2001      	movs	r0, #1
 800cb10:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cb14:	3101      	adds	r1, #1
 800cb16:	1052      	asrs	r2, r2, #1
 800cb18:	3608      	adds	r6, #8
 800cb1a:	e7cd      	b.n	800cab8 <_strtod_l+0x4c8>
 800cb1c:	d0ef      	beq.n	800cafe <_strtod_l+0x50e>
 800cb1e:	4252      	negs	r2, r2
 800cb20:	f012 000f 	ands.w	r0, r2, #15
 800cb24:	d00a      	beq.n	800cb3c <_strtod_l+0x54c>
 800cb26:	4912      	ldr	r1, [pc, #72]	@ (800cb70 <_strtod_l+0x580>)
 800cb28:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800cb2c:	ed91 7b00 	vldr	d7, [r1]
 800cb30:	ec4b ab16 	vmov	d6, sl, fp
 800cb34:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800cb38:	ec5b ab17 	vmov	sl, fp, d7
 800cb3c:	1112      	asrs	r2, r2, #4
 800cb3e:	d0de      	beq.n	800cafe <_strtod_l+0x50e>
 800cb40:	2a1f      	cmp	r2, #31
 800cb42:	dd1f      	ble.n	800cb84 <_strtod_l+0x594>
 800cb44:	2400      	movs	r4, #0
 800cb46:	4625      	mov	r5, r4
 800cb48:	9407      	str	r4, [sp, #28]
 800cb4a:	4626      	mov	r6, r4
 800cb4c:	9a05      	ldr	r2, [sp, #20]
 800cb4e:	2322      	movs	r3, #34	@ 0x22
 800cb50:	f04f 0a00 	mov.w	sl, #0
 800cb54:	f04f 0b00 	mov.w	fp, #0
 800cb58:	6013      	str	r3, [r2, #0]
 800cb5a:	e76a      	b.n	800ca32 <_strtod_l+0x442>
 800cb5c:	0800e47d 	.word	0x0800e47d
 800cb60:	0800e748 	.word	0x0800e748
 800cb64:	0800e475 	.word	0x0800e475
 800cb68:	0800e4ac 	.word	0x0800e4ac
 800cb6c:	0800e5e5 	.word	0x0800e5e5
 800cb70:	0800e680 	.word	0x0800e680
 800cb74:	0800e658 	.word	0x0800e658
 800cb78:	7ca00000 	.word	0x7ca00000
 800cb7c:	7ff00000 	.word	0x7ff00000
 800cb80:	7fefffff 	.word	0x7fefffff
 800cb84:	f012 0110 	ands.w	r1, r2, #16
 800cb88:	bf18      	it	ne
 800cb8a:	216a      	movne	r1, #106	@ 0x6a
 800cb8c:	9106      	str	r1, [sp, #24]
 800cb8e:	ec4b ab17 	vmov	d7, sl, fp
 800cb92:	49af      	ldr	r1, [pc, #700]	@ (800ce50 <_strtod_l+0x860>)
 800cb94:	2000      	movs	r0, #0
 800cb96:	07d6      	lsls	r6, r2, #31
 800cb98:	d504      	bpl.n	800cba4 <_strtod_l+0x5b4>
 800cb9a:	ed91 6b00 	vldr	d6, [r1]
 800cb9e:	2001      	movs	r0, #1
 800cba0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cba4:	1052      	asrs	r2, r2, #1
 800cba6:	f101 0108 	add.w	r1, r1, #8
 800cbaa:	d1f4      	bne.n	800cb96 <_strtod_l+0x5a6>
 800cbac:	b108      	cbz	r0, 800cbb2 <_strtod_l+0x5c2>
 800cbae:	ec5b ab17 	vmov	sl, fp, d7
 800cbb2:	9a06      	ldr	r2, [sp, #24]
 800cbb4:	b1b2      	cbz	r2, 800cbe4 <_strtod_l+0x5f4>
 800cbb6:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800cbba:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800cbbe:	2a00      	cmp	r2, #0
 800cbc0:	4658      	mov	r0, fp
 800cbc2:	dd0f      	ble.n	800cbe4 <_strtod_l+0x5f4>
 800cbc4:	2a1f      	cmp	r2, #31
 800cbc6:	dd55      	ble.n	800cc74 <_strtod_l+0x684>
 800cbc8:	2a34      	cmp	r2, #52	@ 0x34
 800cbca:	bfde      	ittt	le
 800cbcc:	f04f 32ff 	movle.w	r2, #4294967295
 800cbd0:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800cbd4:	408a      	lslle	r2, r1
 800cbd6:	f04f 0a00 	mov.w	sl, #0
 800cbda:	bfcc      	ite	gt
 800cbdc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800cbe0:	ea02 0b00 	andle.w	fp, r2, r0
 800cbe4:	ec4b ab17 	vmov	d7, sl, fp
 800cbe8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800cbec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbf0:	d0a8      	beq.n	800cb44 <_strtod_l+0x554>
 800cbf2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800cbf4:	9805      	ldr	r0, [sp, #20]
 800cbf6:	f8cd 9000 	str.w	r9, [sp]
 800cbfa:	462a      	mov	r2, r5
 800cbfc:	f7ff f8de 	bl	800bdbc <__s2b>
 800cc00:	9007      	str	r0, [sp, #28]
 800cc02:	2800      	cmp	r0, #0
 800cc04:	f43f af0a 	beq.w	800ca1c <_strtod_l+0x42c>
 800cc08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc0a:	1b3f      	subs	r7, r7, r4
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	bfb4      	ite	lt
 800cc10:	463b      	movlt	r3, r7
 800cc12:	2300      	movge	r3, #0
 800cc14:	930a      	str	r3, [sp, #40]	@ 0x28
 800cc16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc18:	ed9f bb89 	vldr	d11, [pc, #548]	@ 800ce40 <_strtod_l+0x850>
 800cc1c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800cc20:	2400      	movs	r4, #0
 800cc22:	930d      	str	r3, [sp, #52]	@ 0x34
 800cc24:	4625      	mov	r5, r4
 800cc26:	9b07      	ldr	r3, [sp, #28]
 800cc28:	9805      	ldr	r0, [sp, #20]
 800cc2a:	6859      	ldr	r1, [r3, #4]
 800cc2c:	f7ff f81e 	bl	800bc6c <_Balloc>
 800cc30:	4606      	mov	r6, r0
 800cc32:	2800      	cmp	r0, #0
 800cc34:	f43f aef6 	beq.w	800ca24 <_strtod_l+0x434>
 800cc38:	9b07      	ldr	r3, [sp, #28]
 800cc3a:	691a      	ldr	r2, [r3, #16]
 800cc3c:	ec4b ab19 	vmov	d9, sl, fp
 800cc40:	3202      	adds	r2, #2
 800cc42:	f103 010c 	add.w	r1, r3, #12
 800cc46:	0092      	lsls	r2, r2, #2
 800cc48:	300c      	adds	r0, #12
 800cc4a:	f000 fd2d 	bl	800d6a8 <memcpy>
 800cc4e:	eeb0 0b49 	vmov.f64	d0, d9
 800cc52:	9805      	ldr	r0, [sp, #20]
 800cc54:	aa14      	add	r2, sp, #80	@ 0x50
 800cc56:	a913      	add	r1, sp, #76	@ 0x4c
 800cc58:	f7ff fbe4 	bl	800c424 <__d2b>
 800cc5c:	9012      	str	r0, [sp, #72]	@ 0x48
 800cc5e:	2800      	cmp	r0, #0
 800cc60:	f43f aee0 	beq.w	800ca24 <_strtod_l+0x434>
 800cc64:	9805      	ldr	r0, [sp, #20]
 800cc66:	2101      	movs	r1, #1
 800cc68:	f7ff f93e 	bl	800bee8 <__i2b>
 800cc6c:	4605      	mov	r5, r0
 800cc6e:	b940      	cbnz	r0, 800cc82 <_strtod_l+0x692>
 800cc70:	2500      	movs	r5, #0
 800cc72:	e6d7      	b.n	800ca24 <_strtod_l+0x434>
 800cc74:	f04f 31ff 	mov.w	r1, #4294967295
 800cc78:	fa01 f202 	lsl.w	r2, r1, r2
 800cc7c:	ea02 0a0a 	and.w	sl, r2, sl
 800cc80:	e7b0      	b.n	800cbe4 <_strtod_l+0x5f4>
 800cc82:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800cc84:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800cc86:	2f00      	cmp	r7, #0
 800cc88:	bfab      	itete	ge
 800cc8a:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800cc8c:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800cc8e:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800cc92:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800cc96:	bfac      	ite	ge
 800cc98:	eb07 0903 	addge.w	r9, r7, r3
 800cc9c:	eba3 0807 	sublt.w	r8, r3, r7
 800cca0:	9b06      	ldr	r3, [sp, #24]
 800cca2:	1aff      	subs	r7, r7, r3
 800cca4:	4417      	add	r7, r2
 800cca6:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800ccaa:	4a6a      	ldr	r2, [pc, #424]	@ (800ce54 <_strtod_l+0x864>)
 800ccac:	3f01      	subs	r7, #1
 800ccae:	4297      	cmp	r7, r2
 800ccb0:	da51      	bge.n	800cd56 <_strtod_l+0x766>
 800ccb2:	1bd1      	subs	r1, r2, r7
 800ccb4:	291f      	cmp	r1, #31
 800ccb6:	eba3 0301 	sub.w	r3, r3, r1
 800ccba:	f04f 0201 	mov.w	r2, #1
 800ccbe:	dc3e      	bgt.n	800cd3e <_strtod_l+0x74e>
 800ccc0:	408a      	lsls	r2, r1
 800ccc2:	920c      	str	r2, [sp, #48]	@ 0x30
 800ccc4:	2200      	movs	r2, #0
 800ccc6:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ccc8:	eb09 0703 	add.w	r7, r9, r3
 800cccc:	4498      	add	r8, r3
 800ccce:	9b06      	ldr	r3, [sp, #24]
 800ccd0:	45b9      	cmp	r9, r7
 800ccd2:	4498      	add	r8, r3
 800ccd4:	464b      	mov	r3, r9
 800ccd6:	bfa8      	it	ge
 800ccd8:	463b      	movge	r3, r7
 800ccda:	4543      	cmp	r3, r8
 800ccdc:	bfa8      	it	ge
 800ccde:	4643      	movge	r3, r8
 800cce0:	2b00      	cmp	r3, #0
 800cce2:	bfc2      	ittt	gt
 800cce4:	1aff      	subgt	r7, r7, r3
 800cce6:	eba8 0803 	subgt.w	r8, r8, r3
 800ccea:	eba9 0903 	subgt.w	r9, r9, r3
 800ccee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	dd16      	ble.n	800cd22 <_strtod_l+0x732>
 800ccf4:	4629      	mov	r1, r5
 800ccf6:	9805      	ldr	r0, [sp, #20]
 800ccf8:	461a      	mov	r2, r3
 800ccfa:	f7ff f9ad 	bl	800c058 <__pow5mult>
 800ccfe:	4605      	mov	r5, r0
 800cd00:	2800      	cmp	r0, #0
 800cd02:	d0b5      	beq.n	800cc70 <_strtod_l+0x680>
 800cd04:	4601      	mov	r1, r0
 800cd06:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800cd08:	9805      	ldr	r0, [sp, #20]
 800cd0a:	f7ff f903 	bl	800bf14 <__multiply>
 800cd0e:	900f      	str	r0, [sp, #60]	@ 0x3c
 800cd10:	2800      	cmp	r0, #0
 800cd12:	f43f ae87 	beq.w	800ca24 <_strtod_l+0x434>
 800cd16:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800cd18:	9805      	ldr	r0, [sp, #20]
 800cd1a:	f7fe ffe7 	bl	800bcec <_Bfree>
 800cd1e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cd20:	9312      	str	r3, [sp, #72]	@ 0x48
 800cd22:	2f00      	cmp	r7, #0
 800cd24:	dc1b      	bgt.n	800cd5e <_strtod_l+0x76e>
 800cd26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	dd21      	ble.n	800cd70 <_strtod_l+0x780>
 800cd2c:	4631      	mov	r1, r6
 800cd2e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cd30:	9805      	ldr	r0, [sp, #20]
 800cd32:	f7ff f991 	bl	800c058 <__pow5mult>
 800cd36:	4606      	mov	r6, r0
 800cd38:	b9d0      	cbnz	r0, 800cd70 <_strtod_l+0x780>
 800cd3a:	2600      	movs	r6, #0
 800cd3c:	e672      	b.n	800ca24 <_strtod_l+0x434>
 800cd3e:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800cd42:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800cd46:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800cd4a:	37e2      	adds	r7, #226	@ 0xe2
 800cd4c:	fa02 f107 	lsl.w	r1, r2, r7
 800cd50:	910b      	str	r1, [sp, #44]	@ 0x2c
 800cd52:	920c      	str	r2, [sp, #48]	@ 0x30
 800cd54:	e7b8      	b.n	800ccc8 <_strtod_l+0x6d8>
 800cd56:	2200      	movs	r2, #0
 800cd58:	920b      	str	r2, [sp, #44]	@ 0x2c
 800cd5a:	2201      	movs	r2, #1
 800cd5c:	e7f9      	b.n	800cd52 <_strtod_l+0x762>
 800cd5e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800cd60:	9805      	ldr	r0, [sp, #20]
 800cd62:	463a      	mov	r2, r7
 800cd64:	f7ff f9d2 	bl	800c10c <__lshift>
 800cd68:	9012      	str	r0, [sp, #72]	@ 0x48
 800cd6a:	2800      	cmp	r0, #0
 800cd6c:	d1db      	bne.n	800cd26 <_strtod_l+0x736>
 800cd6e:	e659      	b.n	800ca24 <_strtod_l+0x434>
 800cd70:	f1b8 0f00 	cmp.w	r8, #0
 800cd74:	dd07      	ble.n	800cd86 <_strtod_l+0x796>
 800cd76:	4631      	mov	r1, r6
 800cd78:	9805      	ldr	r0, [sp, #20]
 800cd7a:	4642      	mov	r2, r8
 800cd7c:	f7ff f9c6 	bl	800c10c <__lshift>
 800cd80:	4606      	mov	r6, r0
 800cd82:	2800      	cmp	r0, #0
 800cd84:	d0d9      	beq.n	800cd3a <_strtod_l+0x74a>
 800cd86:	f1b9 0f00 	cmp.w	r9, #0
 800cd8a:	dd08      	ble.n	800cd9e <_strtod_l+0x7ae>
 800cd8c:	4629      	mov	r1, r5
 800cd8e:	9805      	ldr	r0, [sp, #20]
 800cd90:	464a      	mov	r2, r9
 800cd92:	f7ff f9bb 	bl	800c10c <__lshift>
 800cd96:	4605      	mov	r5, r0
 800cd98:	2800      	cmp	r0, #0
 800cd9a:	f43f ae43 	beq.w	800ca24 <_strtod_l+0x434>
 800cd9e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800cda0:	9805      	ldr	r0, [sp, #20]
 800cda2:	4632      	mov	r2, r6
 800cda4:	f7ff fa3a 	bl	800c21c <__mdiff>
 800cda8:	4604      	mov	r4, r0
 800cdaa:	2800      	cmp	r0, #0
 800cdac:	f43f ae3a 	beq.w	800ca24 <_strtod_l+0x434>
 800cdb0:	2300      	movs	r3, #0
 800cdb2:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800cdb6:	60c3      	str	r3, [r0, #12]
 800cdb8:	4629      	mov	r1, r5
 800cdba:	f7ff fa13 	bl	800c1e4 <__mcmp>
 800cdbe:	2800      	cmp	r0, #0
 800cdc0:	da4c      	bge.n	800ce5c <_strtod_l+0x86c>
 800cdc2:	ea58 080a 	orrs.w	r8, r8, sl
 800cdc6:	d172      	bne.n	800ceae <_strtod_l+0x8be>
 800cdc8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	d16e      	bne.n	800ceae <_strtod_l+0x8be>
 800cdd0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cdd4:	0d1b      	lsrs	r3, r3, #20
 800cdd6:	051b      	lsls	r3, r3, #20
 800cdd8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800cddc:	d967      	bls.n	800ceae <_strtod_l+0x8be>
 800cdde:	6963      	ldr	r3, [r4, #20]
 800cde0:	b913      	cbnz	r3, 800cde8 <_strtod_l+0x7f8>
 800cde2:	6923      	ldr	r3, [r4, #16]
 800cde4:	2b01      	cmp	r3, #1
 800cde6:	dd62      	ble.n	800ceae <_strtod_l+0x8be>
 800cde8:	4621      	mov	r1, r4
 800cdea:	2201      	movs	r2, #1
 800cdec:	9805      	ldr	r0, [sp, #20]
 800cdee:	f7ff f98d 	bl	800c10c <__lshift>
 800cdf2:	4629      	mov	r1, r5
 800cdf4:	4604      	mov	r4, r0
 800cdf6:	f7ff f9f5 	bl	800c1e4 <__mcmp>
 800cdfa:	2800      	cmp	r0, #0
 800cdfc:	dd57      	ble.n	800ceae <_strtod_l+0x8be>
 800cdfe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ce02:	9a06      	ldr	r2, [sp, #24]
 800ce04:	0d1b      	lsrs	r3, r3, #20
 800ce06:	051b      	lsls	r3, r3, #20
 800ce08:	2a00      	cmp	r2, #0
 800ce0a:	d06e      	beq.n	800ceea <_strtod_l+0x8fa>
 800ce0c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ce10:	d86b      	bhi.n	800ceea <_strtod_l+0x8fa>
 800ce12:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800ce16:	f67f ae99 	bls.w	800cb4c <_strtod_l+0x55c>
 800ce1a:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 800ce48 <_strtod_l+0x858>
 800ce1e:	ec4b ab16 	vmov	d6, sl, fp
 800ce22:	4b0d      	ldr	r3, [pc, #52]	@ (800ce58 <_strtod_l+0x868>)
 800ce24:	ee26 7b07 	vmul.f64	d7, d6, d7
 800ce28:	ee17 2a90 	vmov	r2, s15
 800ce2c:	4013      	ands	r3, r2
 800ce2e:	ec5b ab17 	vmov	sl, fp, d7
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	f47f ae01 	bne.w	800ca3a <_strtod_l+0x44a>
 800ce38:	9a05      	ldr	r2, [sp, #20]
 800ce3a:	2322      	movs	r3, #34	@ 0x22
 800ce3c:	6013      	str	r3, [r2, #0]
 800ce3e:	e5fc      	b.n	800ca3a <_strtod_l+0x44a>
 800ce40:	ffc00000 	.word	0xffc00000
 800ce44:	41dfffff 	.word	0x41dfffff
 800ce48:	00000000 	.word	0x00000000
 800ce4c:	39500000 	.word	0x39500000
 800ce50:	0800e770 	.word	0x0800e770
 800ce54:	fffffc02 	.word	0xfffffc02
 800ce58:	7ff00000 	.word	0x7ff00000
 800ce5c:	46d9      	mov	r9, fp
 800ce5e:	d15d      	bne.n	800cf1c <_strtod_l+0x92c>
 800ce60:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ce64:	f1b8 0f00 	cmp.w	r8, #0
 800ce68:	d02a      	beq.n	800cec0 <_strtod_l+0x8d0>
 800ce6a:	4aa9      	ldr	r2, [pc, #676]	@ (800d110 <_strtod_l+0xb20>)
 800ce6c:	4293      	cmp	r3, r2
 800ce6e:	d12a      	bne.n	800cec6 <_strtod_l+0x8d6>
 800ce70:	9b06      	ldr	r3, [sp, #24]
 800ce72:	4652      	mov	r2, sl
 800ce74:	b1fb      	cbz	r3, 800ceb6 <_strtod_l+0x8c6>
 800ce76:	4ba7      	ldr	r3, [pc, #668]	@ (800d114 <_strtod_l+0xb24>)
 800ce78:	ea0b 0303 	and.w	r3, fp, r3
 800ce7c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800ce80:	f04f 31ff 	mov.w	r1, #4294967295
 800ce84:	d81a      	bhi.n	800cebc <_strtod_l+0x8cc>
 800ce86:	0d1b      	lsrs	r3, r3, #20
 800ce88:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ce8c:	fa01 f303 	lsl.w	r3, r1, r3
 800ce90:	429a      	cmp	r2, r3
 800ce92:	d118      	bne.n	800cec6 <_strtod_l+0x8d6>
 800ce94:	4ba0      	ldr	r3, [pc, #640]	@ (800d118 <_strtod_l+0xb28>)
 800ce96:	4599      	cmp	r9, r3
 800ce98:	d102      	bne.n	800cea0 <_strtod_l+0x8b0>
 800ce9a:	3201      	adds	r2, #1
 800ce9c:	f43f adc2 	beq.w	800ca24 <_strtod_l+0x434>
 800cea0:	4b9c      	ldr	r3, [pc, #624]	@ (800d114 <_strtod_l+0xb24>)
 800cea2:	ea09 0303 	and.w	r3, r9, r3
 800cea6:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800ceaa:	f04f 0a00 	mov.w	sl, #0
 800ceae:	9b06      	ldr	r3, [sp, #24]
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d1b2      	bne.n	800ce1a <_strtod_l+0x82a>
 800ceb4:	e5c1      	b.n	800ca3a <_strtod_l+0x44a>
 800ceb6:	f04f 33ff 	mov.w	r3, #4294967295
 800ceba:	e7e9      	b.n	800ce90 <_strtod_l+0x8a0>
 800cebc:	460b      	mov	r3, r1
 800cebe:	e7e7      	b.n	800ce90 <_strtod_l+0x8a0>
 800cec0:	ea53 030a 	orrs.w	r3, r3, sl
 800cec4:	d09b      	beq.n	800cdfe <_strtod_l+0x80e>
 800cec6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cec8:	b1c3      	cbz	r3, 800cefc <_strtod_l+0x90c>
 800ceca:	ea13 0f09 	tst.w	r3, r9
 800cece:	d0ee      	beq.n	800ceae <_strtod_l+0x8be>
 800ced0:	9a06      	ldr	r2, [sp, #24]
 800ced2:	4650      	mov	r0, sl
 800ced4:	4659      	mov	r1, fp
 800ced6:	f1b8 0f00 	cmp.w	r8, #0
 800ceda:	d013      	beq.n	800cf04 <_strtod_l+0x914>
 800cedc:	f7ff fb6d 	bl	800c5ba <sulp>
 800cee0:	ee39 7b00 	vadd.f64	d7, d9, d0
 800cee4:	ec5b ab17 	vmov	sl, fp, d7
 800cee8:	e7e1      	b.n	800ceae <_strtod_l+0x8be>
 800ceea:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800ceee:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800cef2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800cef6:	f04f 3aff 	mov.w	sl, #4294967295
 800cefa:	e7d8      	b.n	800ceae <_strtod_l+0x8be>
 800cefc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cefe:	ea13 0f0a 	tst.w	r3, sl
 800cf02:	e7e4      	b.n	800cece <_strtod_l+0x8de>
 800cf04:	f7ff fb59 	bl	800c5ba <sulp>
 800cf08:	ee39 0b40 	vsub.f64	d0, d9, d0
 800cf0c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800cf10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf14:	ec5b ab10 	vmov	sl, fp, d0
 800cf18:	d1c9      	bne.n	800ceae <_strtod_l+0x8be>
 800cf1a:	e617      	b.n	800cb4c <_strtod_l+0x55c>
 800cf1c:	4629      	mov	r1, r5
 800cf1e:	4620      	mov	r0, r4
 800cf20:	f7ff fad8 	bl	800c4d4 <__ratio>
 800cf24:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800cf28:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800cf2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf30:	d85d      	bhi.n	800cfee <_strtod_l+0x9fe>
 800cf32:	f1b8 0f00 	cmp.w	r8, #0
 800cf36:	d164      	bne.n	800d002 <_strtod_l+0xa12>
 800cf38:	f1ba 0f00 	cmp.w	sl, #0
 800cf3c:	d14b      	bne.n	800cfd6 <_strtod_l+0x9e6>
 800cf3e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cf42:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	d160      	bne.n	800d00c <_strtod_l+0xa1c>
 800cf4a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800cf4e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800cf52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf56:	d401      	bmi.n	800cf5c <_strtod_l+0x96c>
 800cf58:	ee20 8b08 	vmul.f64	d8, d0, d8
 800cf5c:	eeb1 ab48 	vneg.f64	d10, d8
 800cf60:	486c      	ldr	r0, [pc, #432]	@ (800d114 <_strtod_l+0xb24>)
 800cf62:	496e      	ldr	r1, [pc, #440]	@ (800d11c <_strtod_l+0xb2c>)
 800cf64:	ea09 0700 	and.w	r7, r9, r0
 800cf68:	428f      	cmp	r7, r1
 800cf6a:	ec53 2b1a 	vmov	r2, r3, d10
 800cf6e:	d17d      	bne.n	800d06c <_strtod_l+0xa7c>
 800cf70:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800cf74:	ec4b ab1c 	vmov	d12, sl, fp
 800cf78:	eeb0 0b4c 	vmov.f64	d0, d12
 800cf7c:	f7ff f9e2 	bl	800c344 <__ulp>
 800cf80:	4864      	ldr	r0, [pc, #400]	@ (800d114 <_strtod_l+0xb24>)
 800cf82:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800cf86:	ee1c 3a90 	vmov	r3, s25
 800cf8a:	4a65      	ldr	r2, [pc, #404]	@ (800d120 <_strtod_l+0xb30>)
 800cf8c:	ea03 0100 	and.w	r1, r3, r0
 800cf90:	4291      	cmp	r1, r2
 800cf92:	ec5b ab1c 	vmov	sl, fp, d12
 800cf96:	d93c      	bls.n	800d012 <_strtod_l+0xa22>
 800cf98:	ee19 2a90 	vmov	r2, s19
 800cf9c:	4b5e      	ldr	r3, [pc, #376]	@ (800d118 <_strtod_l+0xb28>)
 800cf9e:	429a      	cmp	r2, r3
 800cfa0:	d104      	bne.n	800cfac <_strtod_l+0x9bc>
 800cfa2:	ee19 3a10 	vmov	r3, s18
 800cfa6:	3301      	adds	r3, #1
 800cfa8:	f43f ad3c 	beq.w	800ca24 <_strtod_l+0x434>
 800cfac:	f8df b168 	ldr.w	fp, [pc, #360]	@ 800d118 <_strtod_l+0xb28>
 800cfb0:	f04f 3aff 	mov.w	sl, #4294967295
 800cfb4:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800cfb6:	9805      	ldr	r0, [sp, #20]
 800cfb8:	f7fe fe98 	bl	800bcec <_Bfree>
 800cfbc:	9805      	ldr	r0, [sp, #20]
 800cfbe:	4631      	mov	r1, r6
 800cfc0:	f7fe fe94 	bl	800bcec <_Bfree>
 800cfc4:	9805      	ldr	r0, [sp, #20]
 800cfc6:	4629      	mov	r1, r5
 800cfc8:	f7fe fe90 	bl	800bcec <_Bfree>
 800cfcc:	9805      	ldr	r0, [sp, #20]
 800cfce:	4621      	mov	r1, r4
 800cfd0:	f7fe fe8c 	bl	800bcec <_Bfree>
 800cfd4:	e627      	b.n	800cc26 <_strtod_l+0x636>
 800cfd6:	f1ba 0f01 	cmp.w	sl, #1
 800cfda:	d103      	bne.n	800cfe4 <_strtod_l+0x9f4>
 800cfdc:	f1bb 0f00 	cmp.w	fp, #0
 800cfe0:	f43f adb4 	beq.w	800cb4c <_strtod_l+0x55c>
 800cfe4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800cfe8:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800cfec:	e7b8      	b.n	800cf60 <_strtod_l+0x970>
 800cfee:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800cff2:	ee20 8b08 	vmul.f64	d8, d0, d8
 800cff6:	f1b8 0f00 	cmp.w	r8, #0
 800cffa:	d0af      	beq.n	800cf5c <_strtod_l+0x96c>
 800cffc:	eeb0 ab48 	vmov.f64	d10, d8
 800d000:	e7ae      	b.n	800cf60 <_strtod_l+0x970>
 800d002:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800d006:	eeb0 8b4a 	vmov.f64	d8, d10
 800d00a:	e7a9      	b.n	800cf60 <_strtod_l+0x970>
 800d00c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800d010:	e7a6      	b.n	800cf60 <_strtod_l+0x970>
 800d012:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800d016:	9b06      	ldr	r3, [sp, #24]
 800d018:	46d9      	mov	r9, fp
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d1ca      	bne.n	800cfb4 <_strtod_l+0x9c4>
 800d01e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d022:	0d1b      	lsrs	r3, r3, #20
 800d024:	051b      	lsls	r3, r3, #20
 800d026:	429f      	cmp	r7, r3
 800d028:	d1c4      	bne.n	800cfb4 <_strtod_l+0x9c4>
 800d02a:	ec51 0b18 	vmov	r0, r1, d8
 800d02e:	f7f3 fb83 	bl	8000738 <__aeabi_d2lz>
 800d032:	f7f3 fb3b 	bl	80006ac <__aeabi_l2d>
 800d036:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800d03a:	ec41 0b17 	vmov	d7, r0, r1
 800d03e:	ea49 090a 	orr.w	r9, r9, sl
 800d042:	ea59 0908 	orrs.w	r9, r9, r8
 800d046:	ee38 8b47 	vsub.f64	d8, d8, d7
 800d04a:	d03c      	beq.n	800d0c6 <_strtod_l+0xad6>
 800d04c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800d0f8 <_strtod_l+0xb08>
 800d050:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800d054:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d058:	f53f acef 	bmi.w	800ca3a <_strtod_l+0x44a>
 800d05c:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 800d100 <_strtod_l+0xb10>
 800d060:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800d064:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d068:	dda4      	ble.n	800cfb4 <_strtod_l+0x9c4>
 800d06a:	e4e6      	b.n	800ca3a <_strtod_l+0x44a>
 800d06c:	9906      	ldr	r1, [sp, #24]
 800d06e:	b1e1      	cbz	r1, 800d0aa <_strtod_l+0xaba>
 800d070:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800d074:	d819      	bhi.n	800d0aa <_strtod_l+0xaba>
 800d076:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800d07a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d07e:	d811      	bhi.n	800d0a4 <_strtod_l+0xab4>
 800d080:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800d084:	ee18 3a10 	vmov	r3, s16
 800d088:	2b01      	cmp	r3, #1
 800d08a:	bf38      	it	cc
 800d08c:	2301      	movcc	r3, #1
 800d08e:	ee08 3a10 	vmov	s16, r3
 800d092:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800d096:	f1b8 0f00 	cmp.w	r8, #0
 800d09a:	d111      	bne.n	800d0c0 <_strtod_l+0xad0>
 800d09c:	eeb1 7b48 	vneg.f64	d7, d8
 800d0a0:	ec53 2b17 	vmov	r2, r3, d7
 800d0a4:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800d0a8:	1bcb      	subs	r3, r1, r7
 800d0aa:	eeb0 0b49 	vmov.f64	d0, d9
 800d0ae:	ec43 2b1a 	vmov	d10, r2, r3
 800d0b2:	f7ff f947 	bl	800c344 <__ulp>
 800d0b6:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800d0ba:	ec5b ab19 	vmov	sl, fp, d9
 800d0be:	e7aa      	b.n	800d016 <_strtod_l+0xa26>
 800d0c0:	eeb0 7b48 	vmov.f64	d7, d8
 800d0c4:	e7ec      	b.n	800d0a0 <_strtod_l+0xab0>
 800d0c6:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800d108 <_strtod_l+0xb18>
 800d0ca:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800d0ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d0d2:	f57f af6f 	bpl.w	800cfb4 <_strtod_l+0x9c4>
 800d0d6:	e4b0      	b.n	800ca3a <_strtod_l+0x44a>
 800d0d8:	2300      	movs	r3, #0
 800d0da:	9308      	str	r3, [sp, #32]
 800d0dc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d0de:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d0e0:	6013      	str	r3, [r2, #0]
 800d0e2:	f7ff bac4 	b.w	800c66e <_strtod_l+0x7e>
 800d0e6:	2a65      	cmp	r2, #101	@ 0x65
 800d0e8:	f43f abbf 	beq.w	800c86a <_strtod_l+0x27a>
 800d0ec:	2a45      	cmp	r2, #69	@ 0x45
 800d0ee:	f43f abbc 	beq.w	800c86a <_strtod_l+0x27a>
 800d0f2:	2101      	movs	r1, #1
 800d0f4:	f7ff bbf4 	b.w	800c8e0 <_strtod_l+0x2f0>
 800d0f8:	94a03595 	.word	0x94a03595
 800d0fc:	3fdfffff 	.word	0x3fdfffff
 800d100:	35afe535 	.word	0x35afe535
 800d104:	3fe00000 	.word	0x3fe00000
 800d108:	94a03595 	.word	0x94a03595
 800d10c:	3fcfffff 	.word	0x3fcfffff
 800d110:	000fffff 	.word	0x000fffff
 800d114:	7ff00000 	.word	0x7ff00000
 800d118:	7fefffff 	.word	0x7fefffff
 800d11c:	7fe00000 	.word	0x7fe00000
 800d120:	7c9fffff 	.word	0x7c9fffff

0800d124 <_strtod_r>:
 800d124:	4b01      	ldr	r3, [pc, #4]	@ (800d12c <_strtod_r+0x8>)
 800d126:	f7ff ba63 	b.w	800c5f0 <_strtod_l>
 800d12a:	bf00      	nop
 800d12c:	2400006c 	.word	0x2400006c

0800d130 <_strtol_l.isra.0>:
 800d130:	2b24      	cmp	r3, #36	@ 0x24
 800d132:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d136:	4686      	mov	lr, r0
 800d138:	4690      	mov	r8, r2
 800d13a:	d801      	bhi.n	800d140 <_strtol_l.isra.0+0x10>
 800d13c:	2b01      	cmp	r3, #1
 800d13e:	d106      	bne.n	800d14e <_strtol_l.isra.0+0x1e>
 800d140:	f7fd fe78 	bl	800ae34 <__errno>
 800d144:	2316      	movs	r3, #22
 800d146:	6003      	str	r3, [r0, #0]
 800d148:	2000      	movs	r0, #0
 800d14a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d14e:	4834      	ldr	r0, [pc, #208]	@ (800d220 <_strtol_l.isra.0+0xf0>)
 800d150:	460d      	mov	r5, r1
 800d152:	462a      	mov	r2, r5
 800d154:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d158:	5d06      	ldrb	r6, [r0, r4]
 800d15a:	f016 0608 	ands.w	r6, r6, #8
 800d15e:	d1f8      	bne.n	800d152 <_strtol_l.isra.0+0x22>
 800d160:	2c2d      	cmp	r4, #45	@ 0x2d
 800d162:	d110      	bne.n	800d186 <_strtol_l.isra.0+0x56>
 800d164:	782c      	ldrb	r4, [r5, #0]
 800d166:	2601      	movs	r6, #1
 800d168:	1c95      	adds	r5, r2, #2
 800d16a:	f033 0210 	bics.w	r2, r3, #16
 800d16e:	d115      	bne.n	800d19c <_strtol_l.isra.0+0x6c>
 800d170:	2c30      	cmp	r4, #48	@ 0x30
 800d172:	d10d      	bne.n	800d190 <_strtol_l.isra.0+0x60>
 800d174:	782a      	ldrb	r2, [r5, #0]
 800d176:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d17a:	2a58      	cmp	r2, #88	@ 0x58
 800d17c:	d108      	bne.n	800d190 <_strtol_l.isra.0+0x60>
 800d17e:	786c      	ldrb	r4, [r5, #1]
 800d180:	3502      	adds	r5, #2
 800d182:	2310      	movs	r3, #16
 800d184:	e00a      	b.n	800d19c <_strtol_l.isra.0+0x6c>
 800d186:	2c2b      	cmp	r4, #43	@ 0x2b
 800d188:	bf04      	itt	eq
 800d18a:	782c      	ldrbeq	r4, [r5, #0]
 800d18c:	1c95      	addeq	r5, r2, #2
 800d18e:	e7ec      	b.n	800d16a <_strtol_l.isra.0+0x3a>
 800d190:	2b00      	cmp	r3, #0
 800d192:	d1f6      	bne.n	800d182 <_strtol_l.isra.0+0x52>
 800d194:	2c30      	cmp	r4, #48	@ 0x30
 800d196:	bf14      	ite	ne
 800d198:	230a      	movne	r3, #10
 800d19a:	2308      	moveq	r3, #8
 800d19c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d1a0:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d1a4:	2200      	movs	r2, #0
 800d1a6:	fbbc f9f3 	udiv	r9, ip, r3
 800d1aa:	4610      	mov	r0, r2
 800d1ac:	fb03 ca19 	mls	sl, r3, r9, ip
 800d1b0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d1b4:	2f09      	cmp	r7, #9
 800d1b6:	d80f      	bhi.n	800d1d8 <_strtol_l.isra.0+0xa8>
 800d1b8:	463c      	mov	r4, r7
 800d1ba:	42a3      	cmp	r3, r4
 800d1bc:	dd1b      	ble.n	800d1f6 <_strtol_l.isra.0+0xc6>
 800d1be:	1c57      	adds	r7, r2, #1
 800d1c0:	d007      	beq.n	800d1d2 <_strtol_l.isra.0+0xa2>
 800d1c2:	4581      	cmp	r9, r0
 800d1c4:	d314      	bcc.n	800d1f0 <_strtol_l.isra.0+0xc0>
 800d1c6:	d101      	bne.n	800d1cc <_strtol_l.isra.0+0x9c>
 800d1c8:	45a2      	cmp	sl, r4
 800d1ca:	db11      	blt.n	800d1f0 <_strtol_l.isra.0+0xc0>
 800d1cc:	fb00 4003 	mla	r0, r0, r3, r4
 800d1d0:	2201      	movs	r2, #1
 800d1d2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d1d6:	e7eb      	b.n	800d1b0 <_strtol_l.isra.0+0x80>
 800d1d8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d1dc:	2f19      	cmp	r7, #25
 800d1de:	d801      	bhi.n	800d1e4 <_strtol_l.isra.0+0xb4>
 800d1e0:	3c37      	subs	r4, #55	@ 0x37
 800d1e2:	e7ea      	b.n	800d1ba <_strtol_l.isra.0+0x8a>
 800d1e4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d1e8:	2f19      	cmp	r7, #25
 800d1ea:	d804      	bhi.n	800d1f6 <_strtol_l.isra.0+0xc6>
 800d1ec:	3c57      	subs	r4, #87	@ 0x57
 800d1ee:	e7e4      	b.n	800d1ba <_strtol_l.isra.0+0x8a>
 800d1f0:	f04f 32ff 	mov.w	r2, #4294967295
 800d1f4:	e7ed      	b.n	800d1d2 <_strtol_l.isra.0+0xa2>
 800d1f6:	1c53      	adds	r3, r2, #1
 800d1f8:	d108      	bne.n	800d20c <_strtol_l.isra.0+0xdc>
 800d1fa:	2322      	movs	r3, #34	@ 0x22
 800d1fc:	f8ce 3000 	str.w	r3, [lr]
 800d200:	4660      	mov	r0, ip
 800d202:	f1b8 0f00 	cmp.w	r8, #0
 800d206:	d0a0      	beq.n	800d14a <_strtol_l.isra.0+0x1a>
 800d208:	1e69      	subs	r1, r5, #1
 800d20a:	e006      	b.n	800d21a <_strtol_l.isra.0+0xea>
 800d20c:	b106      	cbz	r6, 800d210 <_strtol_l.isra.0+0xe0>
 800d20e:	4240      	negs	r0, r0
 800d210:	f1b8 0f00 	cmp.w	r8, #0
 800d214:	d099      	beq.n	800d14a <_strtol_l.isra.0+0x1a>
 800d216:	2a00      	cmp	r2, #0
 800d218:	d1f6      	bne.n	800d208 <_strtol_l.isra.0+0xd8>
 800d21a:	f8c8 1000 	str.w	r1, [r8]
 800d21e:	e794      	b.n	800d14a <_strtol_l.isra.0+0x1a>
 800d220:	0800e799 	.word	0x0800e799

0800d224 <_strtol_r>:
 800d224:	f7ff bf84 	b.w	800d130 <_strtol_l.isra.0>

0800d228 <__ssputs_r>:
 800d228:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d22c:	688e      	ldr	r6, [r1, #8]
 800d22e:	461f      	mov	r7, r3
 800d230:	42be      	cmp	r6, r7
 800d232:	680b      	ldr	r3, [r1, #0]
 800d234:	4682      	mov	sl, r0
 800d236:	460c      	mov	r4, r1
 800d238:	4690      	mov	r8, r2
 800d23a:	d82d      	bhi.n	800d298 <__ssputs_r+0x70>
 800d23c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d240:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d244:	d026      	beq.n	800d294 <__ssputs_r+0x6c>
 800d246:	6965      	ldr	r5, [r4, #20]
 800d248:	6909      	ldr	r1, [r1, #16]
 800d24a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d24e:	eba3 0901 	sub.w	r9, r3, r1
 800d252:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d256:	1c7b      	adds	r3, r7, #1
 800d258:	444b      	add	r3, r9
 800d25a:	106d      	asrs	r5, r5, #1
 800d25c:	429d      	cmp	r5, r3
 800d25e:	bf38      	it	cc
 800d260:	461d      	movcc	r5, r3
 800d262:	0553      	lsls	r3, r2, #21
 800d264:	d527      	bpl.n	800d2b6 <__ssputs_r+0x8e>
 800d266:	4629      	mov	r1, r5
 800d268:	f7fe fc74 	bl	800bb54 <_malloc_r>
 800d26c:	4606      	mov	r6, r0
 800d26e:	b360      	cbz	r0, 800d2ca <__ssputs_r+0xa2>
 800d270:	6921      	ldr	r1, [r4, #16]
 800d272:	464a      	mov	r2, r9
 800d274:	f000 fa18 	bl	800d6a8 <memcpy>
 800d278:	89a3      	ldrh	r3, [r4, #12]
 800d27a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d27e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d282:	81a3      	strh	r3, [r4, #12]
 800d284:	6126      	str	r6, [r4, #16]
 800d286:	6165      	str	r5, [r4, #20]
 800d288:	444e      	add	r6, r9
 800d28a:	eba5 0509 	sub.w	r5, r5, r9
 800d28e:	6026      	str	r6, [r4, #0]
 800d290:	60a5      	str	r5, [r4, #8]
 800d292:	463e      	mov	r6, r7
 800d294:	42be      	cmp	r6, r7
 800d296:	d900      	bls.n	800d29a <__ssputs_r+0x72>
 800d298:	463e      	mov	r6, r7
 800d29a:	6820      	ldr	r0, [r4, #0]
 800d29c:	4632      	mov	r2, r6
 800d29e:	4641      	mov	r1, r8
 800d2a0:	f000 f9c6 	bl	800d630 <memmove>
 800d2a4:	68a3      	ldr	r3, [r4, #8]
 800d2a6:	1b9b      	subs	r3, r3, r6
 800d2a8:	60a3      	str	r3, [r4, #8]
 800d2aa:	6823      	ldr	r3, [r4, #0]
 800d2ac:	4433      	add	r3, r6
 800d2ae:	6023      	str	r3, [r4, #0]
 800d2b0:	2000      	movs	r0, #0
 800d2b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d2b6:	462a      	mov	r2, r5
 800d2b8:	f000 fd8b 	bl	800ddd2 <_realloc_r>
 800d2bc:	4606      	mov	r6, r0
 800d2be:	2800      	cmp	r0, #0
 800d2c0:	d1e0      	bne.n	800d284 <__ssputs_r+0x5c>
 800d2c2:	6921      	ldr	r1, [r4, #16]
 800d2c4:	4650      	mov	r0, sl
 800d2c6:	f7fe fbd1 	bl	800ba6c <_free_r>
 800d2ca:	230c      	movs	r3, #12
 800d2cc:	f8ca 3000 	str.w	r3, [sl]
 800d2d0:	89a3      	ldrh	r3, [r4, #12]
 800d2d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d2d6:	81a3      	strh	r3, [r4, #12]
 800d2d8:	f04f 30ff 	mov.w	r0, #4294967295
 800d2dc:	e7e9      	b.n	800d2b2 <__ssputs_r+0x8a>
	...

0800d2e0 <_svfiprintf_r>:
 800d2e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2e4:	4698      	mov	r8, r3
 800d2e6:	898b      	ldrh	r3, [r1, #12]
 800d2e8:	061b      	lsls	r3, r3, #24
 800d2ea:	b09d      	sub	sp, #116	@ 0x74
 800d2ec:	4607      	mov	r7, r0
 800d2ee:	460d      	mov	r5, r1
 800d2f0:	4614      	mov	r4, r2
 800d2f2:	d510      	bpl.n	800d316 <_svfiprintf_r+0x36>
 800d2f4:	690b      	ldr	r3, [r1, #16]
 800d2f6:	b973      	cbnz	r3, 800d316 <_svfiprintf_r+0x36>
 800d2f8:	2140      	movs	r1, #64	@ 0x40
 800d2fa:	f7fe fc2b 	bl	800bb54 <_malloc_r>
 800d2fe:	6028      	str	r0, [r5, #0]
 800d300:	6128      	str	r0, [r5, #16]
 800d302:	b930      	cbnz	r0, 800d312 <_svfiprintf_r+0x32>
 800d304:	230c      	movs	r3, #12
 800d306:	603b      	str	r3, [r7, #0]
 800d308:	f04f 30ff 	mov.w	r0, #4294967295
 800d30c:	b01d      	add	sp, #116	@ 0x74
 800d30e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d312:	2340      	movs	r3, #64	@ 0x40
 800d314:	616b      	str	r3, [r5, #20]
 800d316:	2300      	movs	r3, #0
 800d318:	9309      	str	r3, [sp, #36]	@ 0x24
 800d31a:	2320      	movs	r3, #32
 800d31c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d320:	f8cd 800c 	str.w	r8, [sp, #12]
 800d324:	2330      	movs	r3, #48	@ 0x30
 800d326:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d4c4 <_svfiprintf_r+0x1e4>
 800d32a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d32e:	f04f 0901 	mov.w	r9, #1
 800d332:	4623      	mov	r3, r4
 800d334:	469a      	mov	sl, r3
 800d336:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d33a:	b10a      	cbz	r2, 800d340 <_svfiprintf_r+0x60>
 800d33c:	2a25      	cmp	r2, #37	@ 0x25
 800d33e:	d1f9      	bne.n	800d334 <_svfiprintf_r+0x54>
 800d340:	ebba 0b04 	subs.w	fp, sl, r4
 800d344:	d00b      	beq.n	800d35e <_svfiprintf_r+0x7e>
 800d346:	465b      	mov	r3, fp
 800d348:	4622      	mov	r2, r4
 800d34a:	4629      	mov	r1, r5
 800d34c:	4638      	mov	r0, r7
 800d34e:	f7ff ff6b 	bl	800d228 <__ssputs_r>
 800d352:	3001      	adds	r0, #1
 800d354:	f000 80a7 	beq.w	800d4a6 <_svfiprintf_r+0x1c6>
 800d358:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d35a:	445a      	add	r2, fp
 800d35c:	9209      	str	r2, [sp, #36]	@ 0x24
 800d35e:	f89a 3000 	ldrb.w	r3, [sl]
 800d362:	2b00      	cmp	r3, #0
 800d364:	f000 809f 	beq.w	800d4a6 <_svfiprintf_r+0x1c6>
 800d368:	2300      	movs	r3, #0
 800d36a:	f04f 32ff 	mov.w	r2, #4294967295
 800d36e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d372:	f10a 0a01 	add.w	sl, sl, #1
 800d376:	9304      	str	r3, [sp, #16]
 800d378:	9307      	str	r3, [sp, #28]
 800d37a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d37e:	931a      	str	r3, [sp, #104]	@ 0x68
 800d380:	4654      	mov	r4, sl
 800d382:	2205      	movs	r2, #5
 800d384:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d388:	484e      	ldr	r0, [pc, #312]	@ (800d4c4 <_svfiprintf_r+0x1e4>)
 800d38a:	f7f2 ffa9 	bl	80002e0 <memchr>
 800d38e:	9a04      	ldr	r2, [sp, #16]
 800d390:	b9d8      	cbnz	r0, 800d3ca <_svfiprintf_r+0xea>
 800d392:	06d0      	lsls	r0, r2, #27
 800d394:	bf44      	itt	mi
 800d396:	2320      	movmi	r3, #32
 800d398:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d39c:	0711      	lsls	r1, r2, #28
 800d39e:	bf44      	itt	mi
 800d3a0:	232b      	movmi	r3, #43	@ 0x2b
 800d3a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d3a6:	f89a 3000 	ldrb.w	r3, [sl]
 800d3aa:	2b2a      	cmp	r3, #42	@ 0x2a
 800d3ac:	d015      	beq.n	800d3da <_svfiprintf_r+0xfa>
 800d3ae:	9a07      	ldr	r2, [sp, #28]
 800d3b0:	4654      	mov	r4, sl
 800d3b2:	2000      	movs	r0, #0
 800d3b4:	f04f 0c0a 	mov.w	ip, #10
 800d3b8:	4621      	mov	r1, r4
 800d3ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d3be:	3b30      	subs	r3, #48	@ 0x30
 800d3c0:	2b09      	cmp	r3, #9
 800d3c2:	d94b      	bls.n	800d45c <_svfiprintf_r+0x17c>
 800d3c4:	b1b0      	cbz	r0, 800d3f4 <_svfiprintf_r+0x114>
 800d3c6:	9207      	str	r2, [sp, #28]
 800d3c8:	e014      	b.n	800d3f4 <_svfiprintf_r+0x114>
 800d3ca:	eba0 0308 	sub.w	r3, r0, r8
 800d3ce:	fa09 f303 	lsl.w	r3, r9, r3
 800d3d2:	4313      	orrs	r3, r2
 800d3d4:	9304      	str	r3, [sp, #16]
 800d3d6:	46a2      	mov	sl, r4
 800d3d8:	e7d2      	b.n	800d380 <_svfiprintf_r+0xa0>
 800d3da:	9b03      	ldr	r3, [sp, #12]
 800d3dc:	1d19      	adds	r1, r3, #4
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	9103      	str	r1, [sp, #12]
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	bfbb      	ittet	lt
 800d3e6:	425b      	neglt	r3, r3
 800d3e8:	f042 0202 	orrlt.w	r2, r2, #2
 800d3ec:	9307      	strge	r3, [sp, #28]
 800d3ee:	9307      	strlt	r3, [sp, #28]
 800d3f0:	bfb8      	it	lt
 800d3f2:	9204      	strlt	r2, [sp, #16]
 800d3f4:	7823      	ldrb	r3, [r4, #0]
 800d3f6:	2b2e      	cmp	r3, #46	@ 0x2e
 800d3f8:	d10a      	bne.n	800d410 <_svfiprintf_r+0x130>
 800d3fa:	7863      	ldrb	r3, [r4, #1]
 800d3fc:	2b2a      	cmp	r3, #42	@ 0x2a
 800d3fe:	d132      	bne.n	800d466 <_svfiprintf_r+0x186>
 800d400:	9b03      	ldr	r3, [sp, #12]
 800d402:	1d1a      	adds	r2, r3, #4
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	9203      	str	r2, [sp, #12]
 800d408:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d40c:	3402      	adds	r4, #2
 800d40e:	9305      	str	r3, [sp, #20]
 800d410:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d4d4 <_svfiprintf_r+0x1f4>
 800d414:	7821      	ldrb	r1, [r4, #0]
 800d416:	2203      	movs	r2, #3
 800d418:	4650      	mov	r0, sl
 800d41a:	f7f2 ff61 	bl	80002e0 <memchr>
 800d41e:	b138      	cbz	r0, 800d430 <_svfiprintf_r+0x150>
 800d420:	9b04      	ldr	r3, [sp, #16]
 800d422:	eba0 000a 	sub.w	r0, r0, sl
 800d426:	2240      	movs	r2, #64	@ 0x40
 800d428:	4082      	lsls	r2, r0
 800d42a:	4313      	orrs	r3, r2
 800d42c:	3401      	adds	r4, #1
 800d42e:	9304      	str	r3, [sp, #16]
 800d430:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d434:	4824      	ldr	r0, [pc, #144]	@ (800d4c8 <_svfiprintf_r+0x1e8>)
 800d436:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d43a:	2206      	movs	r2, #6
 800d43c:	f7f2 ff50 	bl	80002e0 <memchr>
 800d440:	2800      	cmp	r0, #0
 800d442:	d036      	beq.n	800d4b2 <_svfiprintf_r+0x1d2>
 800d444:	4b21      	ldr	r3, [pc, #132]	@ (800d4cc <_svfiprintf_r+0x1ec>)
 800d446:	bb1b      	cbnz	r3, 800d490 <_svfiprintf_r+0x1b0>
 800d448:	9b03      	ldr	r3, [sp, #12]
 800d44a:	3307      	adds	r3, #7
 800d44c:	f023 0307 	bic.w	r3, r3, #7
 800d450:	3308      	adds	r3, #8
 800d452:	9303      	str	r3, [sp, #12]
 800d454:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d456:	4433      	add	r3, r6
 800d458:	9309      	str	r3, [sp, #36]	@ 0x24
 800d45a:	e76a      	b.n	800d332 <_svfiprintf_r+0x52>
 800d45c:	fb0c 3202 	mla	r2, ip, r2, r3
 800d460:	460c      	mov	r4, r1
 800d462:	2001      	movs	r0, #1
 800d464:	e7a8      	b.n	800d3b8 <_svfiprintf_r+0xd8>
 800d466:	2300      	movs	r3, #0
 800d468:	3401      	adds	r4, #1
 800d46a:	9305      	str	r3, [sp, #20]
 800d46c:	4619      	mov	r1, r3
 800d46e:	f04f 0c0a 	mov.w	ip, #10
 800d472:	4620      	mov	r0, r4
 800d474:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d478:	3a30      	subs	r2, #48	@ 0x30
 800d47a:	2a09      	cmp	r2, #9
 800d47c:	d903      	bls.n	800d486 <_svfiprintf_r+0x1a6>
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d0c6      	beq.n	800d410 <_svfiprintf_r+0x130>
 800d482:	9105      	str	r1, [sp, #20]
 800d484:	e7c4      	b.n	800d410 <_svfiprintf_r+0x130>
 800d486:	fb0c 2101 	mla	r1, ip, r1, r2
 800d48a:	4604      	mov	r4, r0
 800d48c:	2301      	movs	r3, #1
 800d48e:	e7f0      	b.n	800d472 <_svfiprintf_r+0x192>
 800d490:	ab03      	add	r3, sp, #12
 800d492:	9300      	str	r3, [sp, #0]
 800d494:	462a      	mov	r2, r5
 800d496:	4b0e      	ldr	r3, [pc, #56]	@ (800d4d0 <_svfiprintf_r+0x1f0>)
 800d498:	a904      	add	r1, sp, #16
 800d49a:	4638      	mov	r0, r7
 800d49c:	f7fc fda4 	bl	8009fe8 <_printf_float>
 800d4a0:	1c42      	adds	r2, r0, #1
 800d4a2:	4606      	mov	r6, r0
 800d4a4:	d1d6      	bne.n	800d454 <_svfiprintf_r+0x174>
 800d4a6:	89ab      	ldrh	r3, [r5, #12]
 800d4a8:	065b      	lsls	r3, r3, #25
 800d4aa:	f53f af2d 	bmi.w	800d308 <_svfiprintf_r+0x28>
 800d4ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d4b0:	e72c      	b.n	800d30c <_svfiprintf_r+0x2c>
 800d4b2:	ab03      	add	r3, sp, #12
 800d4b4:	9300      	str	r3, [sp, #0]
 800d4b6:	462a      	mov	r2, r5
 800d4b8:	4b05      	ldr	r3, [pc, #20]	@ (800d4d0 <_svfiprintf_r+0x1f0>)
 800d4ba:	a904      	add	r1, sp, #16
 800d4bc:	4638      	mov	r0, r7
 800d4be:	f7fd f81b 	bl	800a4f8 <_printf_i>
 800d4c2:	e7ed      	b.n	800d4a0 <_svfiprintf_r+0x1c0>
 800d4c4:	0800e591 	.word	0x0800e591
 800d4c8:	0800e59b 	.word	0x0800e59b
 800d4cc:	08009fe9 	.word	0x08009fe9
 800d4d0:	0800d229 	.word	0x0800d229
 800d4d4:	0800e597 	.word	0x0800e597

0800d4d8 <__sflush_r>:
 800d4d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d4dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d4e0:	0716      	lsls	r6, r2, #28
 800d4e2:	4605      	mov	r5, r0
 800d4e4:	460c      	mov	r4, r1
 800d4e6:	d454      	bmi.n	800d592 <__sflush_r+0xba>
 800d4e8:	684b      	ldr	r3, [r1, #4]
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	dc02      	bgt.n	800d4f4 <__sflush_r+0x1c>
 800d4ee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	dd48      	ble.n	800d586 <__sflush_r+0xae>
 800d4f4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d4f6:	2e00      	cmp	r6, #0
 800d4f8:	d045      	beq.n	800d586 <__sflush_r+0xae>
 800d4fa:	2300      	movs	r3, #0
 800d4fc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d500:	682f      	ldr	r7, [r5, #0]
 800d502:	6a21      	ldr	r1, [r4, #32]
 800d504:	602b      	str	r3, [r5, #0]
 800d506:	d030      	beq.n	800d56a <__sflush_r+0x92>
 800d508:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d50a:	89a3      	ldrh	r3, [r4, #12]
 800d50c:	0759      	lsls	r1, r3, #29
 800d50e:	d505      	bpl.n	800d51c <__sflush_r+0x44>
 800d510:	6863      	ldr	r3, [r4, #4]
 800d512:	1ad2      	subs	r2, r2, r3
 800d514:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d516:	b10b      	cbz	r3, 800d51c <__sflush_r+0x44>
 800d518:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d51a:	1ad2      	subs	r2, r2, r3
 800d51c:	2300      	movs	r3, #0
 800d51e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d520:	6a21      	ldr	r1, [r4, #32]
 800d522:	4628      	mov	r0, r5
 800d524:	47b0      	blx	r6
 800d526:	1c43      	adds	r3, r0, #1
 800d528:	89a3      	ldrh	r3, [r4, #12]
 800d52a:	d106      	bne.n	800d53a <__sflush_r+0x62>
 800d52c:	6829      	ldr	r1, [r5, #0]
 800d52e:	291d      	cmp	r1, #29
 800d530:	d82b      	bhi.n	800d58a <__sflush_r+0xb2>
 800d532:	4a2a      	ldr	r2, [pc, #168]	@ (800d5dc <__sflush_r+0x104>)
 800d534:	40ca      	lsrs	r2, r1
 800d536:	07d6      	lsls	r6, r2, #31
 800d538:	d527      	bpl.n	800d58a <__sflush_r+0xb2>
 800d53a:	2200      	movs	r2, #0
 800d53c:	6062      	str	r2, [r4, #4]
 800d53e:	04d9      	lsls	r1, r3, #19
 800d540:	6922      	ldr	r2, [r4, #16]
 800d542:	6022      	str	r2, [r4, #0]
 800d544:	d504      	bpl.n	800d550 <__sflush_r+0x78>
 800d546:	1c42      	adds	r2, r0, #1
 800d548:	d101      	bne.n	800d54e <__sflush_r+0x76>
 800d54a:	682b      	ldr	r3, [r5, #0]
 800d54c:	b903      	cbnz	r3, 800d550 <__sflush_r+0x78>
 800d54e:	6560      	str	r0, [r4, #84]	@ 0x54
 800d550:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d552:	602f      	str	r7, [r5, #0]
 800d554:	b1b9      	cbz	r1, 800d586 <__sflush_r+0xae>
 800d556:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d55a:	4299      	cmp	r1, r3
 800d55c:	d002      	beq.n	800d564 <__sflush_r+0x8c>
 800d55e:	4628      	mov	r0, r5
 800d560:	f7fe fa84 	bl	800ba6c <_free_r>
 800d564:	2300      	movs	r3, #0
 800d566:	6363      	str	r3, [r4, #52]	@ 0x34
 800d568:	e00d      	b.n	800d586 <__sflush_r+0xae>
 800d56a:	2301      	movs	r3, #1
 800d56c:	4628      	mov	r0, r5
 800d56e:	47b0      	blx	r6
 800d570:	4602      	mov	r2, r0
 800d572:	1c50      	adds	r0, r2, #1
 800d574:	d1c9      	bne.n	800d50a <__sflush_r+0x32>
 800d576:	682b      	ldr	r3, [r5, #0]
 800d578:	2b00      	cmp	r3, #0
 800d57a:	d0c6      	beq.n	800d50a <__sflush_r+0x32>
 800d57c:	2b1d      	cmp	r3, #29
 800d57e:	d001      	beq.n	800d584 <__sflush_r+0xac>
 800d580:	2b16      	cmp	r3, #22
 800d582:	d11e      	bne.n	800d5c2 <__sflush_r+0xea>
 800d584:	602f      	str	r7, [r5, #0]
 800d586:	2000      	movs	r0, #0
 800d588:	e022      	b.n	800d5d0 <__sflush_r+0xf8>
 800d58a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d58e:	b21b      	sxth	r3, r3
 800d590:	e01b      	b.n	800d5ca <__sflush_r+0xf2>
 800d592:	690f      	ldr	r7, [r1, #16]
 800d594:	2f00      	cmp	r7, #0
 800d596:	d0f6      	beq.n	800d586 <__sflush_r+0xae>
 800d598:	0793      	lsls	r3, r2, #30
 800d59a:	680e      	ldr	r6, [r1, #0]
 800d59c:	bf08      	it	eq
 800d59e:	694b      	ldreq	r3, [r1, #20]
 800d5a0:	600f      	str	r7, [r1, #0]
 800d5a2:	bf18      	it	ne
 800d5a4:	2300      	movne	r3, #0
 800d5a6:	eba6 0807 	sub.w	r8, r6, r7
 800d5aa:	608b      	str	r3, [r1, #8]
 800d5ac:	f1b8 0f00 	cmp.w	r8, #0
 800d5b0:	dde9      	ble.n	800d586 <__sflush_r+0xae>
 800d5b2:	6a21      	ldr	r1, [r4, #32]
 800d5b4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d5b6:	4643      	mov	r3, r8
 800d5b8:	463a      	mov	r2, r7
 800d5ba:	4628      	mov	r0, r5
 800d5bc:	47b0      	blx	r6
 800d5be:	2800      	cmp	r0, #0
 800d5c0:	dc08      	bgt.n	800d5d4 <__sflush_r+0xfc>
 800d5c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d5c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d5ca:	81a3      	strh	r3, [r4, #12]
 800d5cc:	f04f 30ff 	mov.w	r0, #4294967295
 800d5d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d5d4:	4407      	add	r7, r0
 800d5d6:	eba8 0800 	sub.w	r8, r8, r0
 800d5da:	e7e7      	b.n	800d5ac <__sflush_r+0xd4>
 800d5dc:	20400001 	.word	0x20400001

0800d5e0 <_fflush_r>:
 800d5e0:	b538      	push	{r3, r4, r5, lr}
 800d5e2:	690b      	ldr	r3, [r1, #16]
 800d5e4:	4605      	mov	r5, r0
 800d5e6:	460c      	mov	r4, r1
 800d5e8:	b913      	cbnz	r3, 800d5f0 <_fflush_r+0x10>
 800d5ea:	2500      	movs	r5, #0
 800d5ec:	4628      	mov	r0, r5
 800d5ee:	bd38      	pop	{r3, r4, r5, pc}
 800d5f0:	b118      	cbz	r0, 800d5fa <_fflush_r+0x1a>
 800d5f2:	6a03      	ldr	r3, [r0, #32]
 800d5f4:	b90b      	cbnz	r3, 800d5fa <_fflush_r+0x1a>
 800d5f6:	f7fd fb2f 	bl	800ac58 <__sinit>
 800d5fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d0f3      	beq.n	800d5ea <_fflush_r+0xa>
 800d602:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d604:	07d0      	lsls	r0, r2, #31
 800d606:	d404      	bmi.n	800d612 <_fflush_r+0x32>
 800d608:	0599      	lsls	r1, r3, #22
 800d60a:	d402      	bmi.n	800d612 <_fflush_r+0x32>
 800d60c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d60e:	f7fd fc3c 	bl	800ae8a <__retarget_lock_acquire_recursive>
 800d612:	4628      	mov	r0, r5
 800d614:	4621      	mov	r1, r4
 800d616:	f7ff ff5f 	bl	800d4d8 <__sflush_r>
 800d61a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d61c:	07da      	lsls	r2, r3, #31
 800d61e:	4605      	mov	r5, r0
 800d620:	d4e4      	bmi.n	800d5ec <_fflush_r+0xc>
 800d622:	89a3      	ldrh	r3, [r4, #12]
 800d624:	059b      	lsls	r3, r3, #22
 800d626:	d4e1      	bmi.n	800d5ec <_fflush_r+0xc>
 800d628:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d62a:	f7fd fc2f 	bl	800ae8c <__retarget_lock_release_recursive>
 800d62e:	e7dd      	b.n	800d5ec <_fflush_r+0xc>

0800d630 <memmove>:
 800d630:	4288      	cmp	r0, r1
 800d632:	b510      	push	{r4, lr}
 800d634:	eb01 0402 	add.w	r4, r1, r2
 800d638:	d902      	bls.n	800d640 <memmove+0x10>
 800d63a:	4284      	cmp	r4, r0
 800d63c:	4623      	mov	r3, r4
 800d63e:	d807      	bhi.n	800d650 <memmove+0x20>
 800d640:	1e43      	subs	r3, r0, #1
 800d642:	42a1      	cmp	r1, r4
 800d644:	d008      	beq.n	800d658 <memmove+0x28>
 800d646:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d64a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d64e:	e7f8      	b.n	800d642 <memmove+0x12>
 800d650:	4402      	add	r2, r0
 800d652:	4601      	mov	r1, r0
 800d654:	428a      	cmp	r2, r1
 800d656:	d100      	bne.n	800d65a <memmove+0x2a>
 800d658:	bd10      	pop	{r4, pc}
 800d65a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d65e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d662:	e7f7      	b.n	800d654 <memmove+0x24>

0800d664 <strncmp>:
 800d664:	b510      	push	{r4, lr}
 800d666:	b16a      	cbz	r2, 800d684 <strncmp+0x20>
 800d668:	3901      	subs	r1, #1
 800d66a:	1884      	adds	r4, r0, r2
 800d66c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d670:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800d674:	429a      	cmp	r2, r3
 800d676:	d103      	bne.n	800d680 <strncmp+0x1c>
 800d678:	42a0      	cmp	r0, r4
 800d67a:	d001      	beq.n	800d680 <strncmp+0x1c>
 800d67c:	2a00      	cmp	r2, #0
 800d67e:	d1f5      	bne.n	800d66c <strncmp+0x8>
 800d680:	1ad0      	subs	r0, r2, r3
 800d682:	bd10      	pop	{r4, pc}
 800d684:	4610      	mov	r0, r2
 800d686:	e7fc      	b.n	800d682 <strncmp+0x1e>

0800d688 <_sbrk_r>:
 800d688:	b538      	push	{r3, r4, r5, lr}
 800d68a:	4d06      	ldr	r5, [pc, #24]	@ (800d6a4 <_sbrk_r+0x1c>)
 800d68c:	2300      	movs	r3, #0
 800d68e:	4604      	mov	r4, r0
 800d690:	4608      	mov	r0, r1
 800d692:	602b      	str	r3, [r5, #0]
 800d694:	f7f3 ff98 	bl	80015c8 <_sbrk>
 800d698:	1c43      	adds	r3, r0, #1
 800d69a:	d102      	bne.n	800d6a2 <_sbrk_r+0x1a>
 800d69c:	682b      	ldr	r3, [r5, #0]
 800d69e:	b103      	cbz	r3, 800d6a2 <_sbrk_r+0x1a>
 800d6a0:	6023      	str	r3, [r4, #0]
 800d6a2:	bd38      	pop	{r3, r4, r5, pc}
 800d6a4:	240006c8 	.word	0x240006c8

0800d6a8 <memcpy>:
 800d6a8:	440a      	add	r2, r1
 800d6aa:	4291      	cmp	r1, r2
 800d6ac:	f100 33ff 	add.w	r3, r0, #4294967295
 800d6b0:	d100      	bne.n	800d6b4 <memcpy+0xc>
 800d6b2:	4770      	bx	lr
 800d6b4:	b510      	push	{r4, lr}
 800d6b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d6ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d6be:	4291      	cmp	r1, r2
 800d6c0:	d1f9      	bne.n	800d6b6 <memcpy+0xe>
 800d6c2:	bd10      	pop	{r4, pc}
 800d6c4:	0000      	movs	r0, r0
	...

0800d6c8 <nan>:
 800d6c8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800d6d0 <nan+0x8>
 800d6cc:	4770      	bx	lr
 800d6ce:	bf00      	nop
 800d6d0:	00000000 	.word	0x00000000
 800d6d4:	7ff80000 	.word	0x7ff80000

0800d6d8 <__assert_func>:
 800d6d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d6da:	4614      	mov	r4, r2
 800d6dc:	461a      	mov	r2, r3
 800d6de:	4b09      	ldr	r3, [pc, #36]	@ (800d704 <__assert_func+0x2c>)
 800d6e0:	681b      	ldr	r3, [r3, #0]
 800d6e2:	4605      	mov	r5, r0
 800d6e4:	68d8      	ldr	r0, [r3, #12]
 800d6e6:	b14c      	cbz	r4, 800d6fc <__assert_func+0x24>
 800d6e8:	4b07      	ldr	r3, [pc, #28]	@ (800d708 <__assert_func+0x30>)
 800d6ea:	9100      	str	r1, [sp, #0]
 800d6ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d6f0:	4906      	ldr	r1, [pc, #24]	@ (800d70c <__assert_func+0x34>)
 800d6f2:	462b      	mov	r3, r5
 800d6f4:	f000 fba8 	bl	800de48 <fiprintf>
 800d6f8:	f000 fbb8 	bl	800de6c <abort>
 800d6fc:	4b04      	ldr	r3, [pc, #16]	@ (800d710 <__assert_func+0x38>)
 800d6fe:	461c      	mov	r4, r3
 800d700:	e7f3      	b.n	800d6ea <__assert_func+0x12>
 800d702:	bf00      	nop
 800d704:	2400001c 	.word	0x2400001c
 800d708:	0800e5aa 	.word	0x0800e5aa
 800d70c:	0800e5b7 	.word	0x0800e5b7
 800d710:	0800e5e5 	.word	0x0800e5e5

0800d714 <_calloc_r>:
 800d714:	b570      	push	{r4, r5, r6, lr}
 800d716:	fba1 5402 	umull	r5, r4, r1, r2
 800d71a:	b934      	cbnz	r4, 800d72a <_calloc_r+0x16>
 800d71c:	4629      	mov	r1, r5
 800d71e:	f7fe fa19 	bl	800bb54 <_malloc_r>
 800d722:	4606      	mov	r6, r0
 800d724:	b928      	cbnz	r0, 800d732 <_calloc_r+0x1e>
 800d726:	4630      	mov	r0, r6
 800d728:	bd70      	pop	{r4, r5, r6, pc}
 800d72a:	220c      	movs	r2, #12
 800d72c:	6002      	str	r2, [r0, #0]
 800d72e:	2600      	movs	r6, #0
 800d730:	e7f9      	b.n	800d726 <_calloc_r+0x12>
 800d732:	462a      	mov	r2, r5
 800d734:	4621      	mov	r1, r4
 800d736:	f7fd fb2a 	bl	800ad8e <memset>
 800d73a:	e7f4      	b.n	800d726 <_calloc_r+0x12>

0800d73c <rshift>:
 800d73c:	6903      	ldr	r3, [r0, #16]
 800d73e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d742:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d746:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d74a:	f100 0414 	add.w	r4, r0, #20
 800d74e:	dd45      	ble.n	800d7dc <rshift+0xa0>
 800d750:	f011 011f 	ands.w	r1, r1, #31
 800d754:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d758:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d75c:	d10c      	bne.n	800d778 <rshift+0x3c>
 800d75e:	f100 0710 	add.w	r7, r0, #16
 800d762:	4629      	mov	r1, r5
 800d764:	42b1      	cmp	r1, r6
 800d766:	d334      	bcc.n	800d7d2 <rshift+0x96>
 800d768:	1a9b      	subs	r3, r3, r2
 800d76a:	009b      	lsls	r3, r3, #2
 800d76c:	1eea      	subs	r2, r5, #3
 800d76e:	4296      	cmp	r6, r2
 800d770:	bf38      	it	cc
 800d772:	2300      	movcc	r3, #0
 800d774:	4423      	add	r3, r4
 800d776:	e015      	b.n	800d7a4 <rshift+0x68>
 800d778:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d77c:	f1c1 0820 	rsb	r8, r1, #32
 800d780:	40cf      	lsrs	r7, r1
 800d782:	f105 0e04 	add.w	lr, r5, #4
 800d786:	46a1      	mov	r9, r4
 800d788:	4576      	cmp	r6, lr
 800d78a:	46f4      	mov	ip, lr
 800d78c:	d815      	bhi.n	800d7ba <rshift+0x7e>
 800d78e:	1a9a      	subs	r2, r3, r2
 800d790:	0092      	lsls	r2, r2, #2
 800d792:	3a04      	subs	r2, #4
 800d794:	3501      	adds	r5, #1
 800d796:	42ae      	cmp	r6, r5
 800d798:	bf38      	it	cc
 800d79a:	2200      	movcc	r2, #0
 800d79c:	18a3      	adds	r3, r4, r2
 800d79e:	50a7      	str	r7, [r4, r2]
 800d7a0:	b107      	cbz	r7, 800d7a4 <rshift+0x68>
 800d7a2:	3304      	adds	r3, #4
 800d7a4:	1b1a      	subs	r2, r3, r4
 800d7a6:	42a3      	cmp	r3, r4
 800d7a8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d7ac:	bf08      	it	eq
 800d7ae:	2300      	moveq	r3, #0
 800d7b0:	6102      	str	r2, [r0, #16]
 800d7b2:	bf08      	it	eq
 800d7b4:	6143      	streq	r3, [r0, #20]
 800d7b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d7ba:	f8dc c000 	ldr.w	ip, [ip]
 800d7be:	fa0c fc08 	lsl.w	ip, ip, r8
 800d7c2:	ea4c 0707 	orr.w	r7, ip, r7
 800d7c6:	f849 7b04 	str.w	r7, [r9], #4
 800d7ca:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d7ce:	40cf      	lsrs	r7, r1
 800d7d0:	e7da      	b.n	800d788 <rshift+0x4c>
 800d7d2:	f851 cb04 	ldr.w	ip, [r1], #4
 800d7d6:	f847 cf04 	str.w	ip, [r7, #4]!
 800d7da:	e7c3      	b.n	800d764 <rshift+0x28>
 800d7dc:	4623      	mov	r3, r4
 800d7de:	e7e1      	b.n	800d7a4 <rshift+0x68>

0800d7e0 <__hexdig_fun>:
 800d7e0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800d7e4:	2b09      	cmp	r3, #9
 800d7e6:	d802      	bhi.n	800d7ee <__hexdig_fun+0xe>
 800d7e8:	3820      	subs	r0, #32
 800d7ea:	b2c0      	uxtb	r0, r0
 800d7ec:	4770      	bx	lr
 800d7ee:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800d7f2:	2b05      	cmp	r3, #5
 800d7f4:	d801      	bhi.n	800d7fa <__hexdig_fun+0x1a>
 800d7f6:	3847      	subs	r0, #71	@ 0x47
 800d7f8:	e7f7      	b.n	800d7ea <__hexdig_fun+0xa>
 800d7fa:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800d7fe:	2b05      	cmp	r3, #5
 800d800:	d801      	bhi.n	800d806 <__hexdig_fun+0x26>
 800d802:	3827      	subs	r0, #39	@ 0x27
 800d804:	e7f1      	b.n	800d7ea <__hexdig_fun+0xa>
 800d806:	2000      	movs	r0, #0
 800d808:	4770      	bx	lr
	...

0800d80c <__gethex>:
 800d80c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d810:	b085      	sub	sp, #20
 800d812:	468a      	mov	sl, r1
 800d814:	9302      	str	r3, [sp, #8]
 800d816:	680b      	ldr	r3, [r1, #0]
 800d818:	9001      	str	r0, [sp, #4]
 800d81a:	4690      	mov	r8, r2
 800d81c:	1c9c      	adds	r4, r3, #2
 800d81e:	46a1      	mov	r9, r4
 800d820:	f814 0b01 	ldrb.w	r0, [r4], #1
 800d824:	2830      	cmp	r0, #48	@ 0x30
 800d826:	d0fa      	beq.n	800d81e <__gethex+0x12>
 800d828:	eba9 0303 	sub.w	r3, r9, r3
 800d82c:	f1a3 0b02 	sub.w	fp, r3, #2
 800d830:	f7ff ffd6 	bl	800d7e0 <__hexdig_fun>
 800d834:	4605      	mov	r5, r0
 800d836:	2800      	cmp	r0, #0
 800d838:	d168      	bne.n	800d90c <__gethex+0x100>
 800d83a:	49a0      	ldr	r1, [pc, #640]	@ (800dabc <__gethex+0x2b0>)
 800d83c:	2201      	movs	r2, #1
 800d83e:	4648      	mov	r0, r9
 800d840:	f7ff ff10 	bl	800d664 <strncmp>
 800d844:	4607      	mov	r7, r0
 800d846:	2800      	cmp	r0, #0
 800d848:	d167      	bne.n	800d91a <__gethex+0x10e>
 800d84a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800d84e:	4626      	mov	r6, r4
 800d850:	f7ff ffc6 	bl	800d7e0 <__hexdig_fun>
 800d854:	2800      	cmp	r0, #0
 800d856:	d062      	beq.n	800d91e <__gethex+0x112>
 800d858:	4623      	mov	r3, r4
 800d85a:	7818      	ldrb	r0, [r3, #0]
 800d85c:	2830      	cmp	r0, #48	@ 0x30
 800d85e:	4699      	mov	r9, r3
 800d860:	f103 0301 	add.w	r3, r3, #1
 800d864:	d0f9      	beq.n	800d85a <__gethex+0x4e>
 800d866:	f7ff ffbb 	bl	800d7e0 <__hexdig_fun>
 800d86a:	fab0 f580 	clz	r5, r0
 800d86e:	096d      	lsrs	r5, r5, #5
 800d870:	f04f 0b01 	mov.w	fp, #1
 800d874:	464a      	mov	r2, r9
 800d876:	4616      	mov	r6, r2
 800d878:	3201      	adds	r2, #1
 800d87a:	7830      	ldrb	r0, [r6, #0]
 800d87c:	f7ff ffb0 	bl	800d7e0 <__hexdig_fun>
 800d880:	2800      	cmp	r0, #0
 800d882:	d1f8      	bne.n	800d876 <__gethex+0x6a>
 800d884:	498d      	ldr	r1, [pc, #564]	@ (800dabc <__gethex+0x2b0>)
 800d886:	2201      	movs	r2, #1
 800d888:	4630      	mov	r0, r6
 800d88a:	f7ff feeb 	bl	800d664 <strncmp>
 800d88e:	2800      	cmp	r0, #0
 800d890:	d13f      	bne.n	800d912 <__gethex+0x106>
 800d892:	b944      	cbnz	r4, 800d8a6 <__gethex+0x9a>
 800d894:	1c74      	adds	r4, r6, #1
 800d896:	4622      	mov	r2, r4
 800d898:	4616      	mov	r6, r2
 800d89a:	3201      	adds	r2, #1
 800d89c:	7830      	ldrb	r0, [r6, #0]
 800d89e:	f7ff ff9f 	bl	800d7e0 <__hexdig_fun>
 800d8a2:	2800      	cmp	r0, #0
 800d8a4:	d1f8      	bne.n	800d898 <__gethex+0x8c>
 800d8a6:	1ba4      	subs	r4, r4, r6
 800d8a8:	00a7      	lsls	r7, r4, #2
 800d8aa:	7833      	ldrb	r3, [r6, #0]
 800d8ac:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800d8b0:	2b50      	cmp	r3, #80	@ 0x50
 800d8b2:	d13e      	bne.n	800d932 <__gethex+0x126>
 800d8b4:	7873      	ldrb	r3, [r6, #1]
 800d8b6:	2b2b      	cmp	r3, #43	@ 0x2b
 800d8b8:	d033      	beq.n	800d922 <__gethex+0x116>
 800d8ba:	2b2d      	cmp	r3, #45	@ 0x2d
 800d8bc:	d034      	beq.n	800d928 <__gethex+0x11c>
 800d8be:	1c71      	adds	r1, r6, #1
 800d8c0:	2400      	movs	r4, #0
 800d8c2:	7808      	ldrb	r0, [r1, #0]
 800d8c4:	f7ff ff8c 	bl	800d7e0 <__hexdig_fun>
 800d8c8:	1e43      	subs	r3, r0, #1
 800d8ca:	b2db      	uxtb	r3, r3
 800d8cc:	2b18      	cmp	r3, #24
 800d8ce:	d830      	bhi.n	800d932 <__gethex+0x126>
 800d8d0:	f1a0 0210 	sub.w	r2, r0, #16
 800d8d4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d8d8:	f7ff ff82 	bl	800d7e0 <__hexdig_fun>
 800d8dc:	f100 3cff 	add.w	ip, r0, #4294967295
 800d8e0:	fa5f fc8c 	uxtb.w	ip, ip
 800d8e4:	f1bc 0f18 	cmp.w	ip, #24
 800d8e8:	f04f 030a 	mov.w	r3, #10
 800d8ec:	d91e      	bls.n	800d92c <__gethex+0x120>
 800d8ee:	b104      	cbz	r4, 800d8f2 <__gethex+0xe6>
 800d8f0:	4252      	negs	r2, r2
 800d8f2:	4417      	add	r7, r2
 800d8f4:	f8ca 1000 	str.w	r1, [sl]
 800d8f8:	b1ed      	cbz	r5, 800d936 <__gethex+0x12a>
 800d8fa:	f1bb 0f00 	cmp.w	fp, #0
 800d8fe:	bf0c      	ite	eq
 800d900:	2506      	moveq	r5, #6
 800d902:	2500      	movne	r5, #0
 800d904:	4628      	mov	r0, r5
 800d906:	b005      	add	sp, #20
 800d908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d90c:	2500      	movs	r5, #0
 800d90e:	462c      	mov	r4, r5
 800d910:	e7b0      	b.n	800d874 <__gethex+0x68>
 800d912:	2c00      	cmp	r4, #0
 800d914:	d1c7      	bne.n	800d8a6 <__gethex+0x9a>
 800d916:	4627      	mov	r7, r4
 800d918:	e7c7      	b.n	800d8aa <__gethex+0x9e>
 800d91a:	464e      	mov	r6, r9
 800d91c:	462f      	mov	r7, r5
 800d91e:	2501      	movs	r5, #1
 800d920:	e7c3      	b.n	800d8aa <__gethex+0x9e>
 800d922:	2400      	movs	r4, #0
 800d924:	1cb1      	adds	r1, r6, #2
 800d926:	e7cc      	b.n	800d8c2 <__gethex+0xb6>
 800d928:	2401      	movs	r4, #1
 800d92a:	e7fb      	b.n	800d924 <__gethex+0x118>
 800d92c:	fb03 0002 	mla	r0, r3, r2, r0
 800d930:	e7ce      	b.n	800d8d0 <__gethex+0xc4>
 800d932:	4631      	mov	r1, r6
 800d934:	e7de      	b.n	800d8f4 <__gethex+0xe8>
 800d936:	eba6 0309 	sub.w	r3, r6, r9
 800d93a:	3b01      	subs	r3, #1
 800d93c:	4629      	mov	r1, r5
 800d93e:	2b07      	cmp	r3, #7
 800d940:	dc0a      	bgt.n	800d958 <__gethex+0x14c>
 800d942:	9801      	ldr	r0, [sp, #4]
 800d944:	f7fe f992 	bl	800bc6c <_Balloc>
 800d948:	4604      	mov	r4, r0
 800d94a:	b940      	cbnz	r0, 800d95e <__gethex+0x152>
 800d94c:	4b5c      	ldr	r3, [pc, #368]	@ (800dac0 <__gethex+0x2b4>)
 800d94e:	4602      	mov	r2, r0
 800d950:	21e4      	movs	r1, #228	@ 0xe4
 800d952:	485c      	ldr	r0, [pc, #368]	@ (800dac4 <__gethex+0x2b8>)
 800d954:	f7ff fec0 	bl	800d6d8 <__assert_func>
 800d958:	3101      	adds	r1, #1
 800d95a:	105b      	asrs	r3, r3, #1
 800d95c:	e7ef      	b.n	800d93e <__gethex+0x132>
 800d95e:	f100 0a14 	add.w	sl, r0, #20
 800d962:	2300      	movs	r3, #0
 800d964:	4655      	mov	r5, sl
 800d966:	469b      	mov	fp, r3
 800d968:	45b1      	cmp	r9, r6
 800d96a:	d337      	bcc.n	800d9dc <__gethex+0x1d0>
 800d96c:	f845 bb04 	str.w	fp, [r5], #4
 800d970:	eba5 050a 	sub.w	r5, r5, sl
 800d974:	10ad      	asrs	r5, r5, #2
 800d976:	6125      	str	r5, [r4, #16]
 800d978:	4658      	mov	r0, fp
 800d97a:	f7fe fa69 	bl	800be50 <__hi0bits>
 800d97e:	016d      	lsls	r5, r5, #5
 800d980:	f8d8 6000 	ldr.w	r6, [r8]
 800d984:	1a2d      	subs	r5, r5, r0
 800d986:	42b5      	cmp	r5, r6
 800d988:	dd54      	ble.n	800da34 <__gethex+0x228>
 800d98a:	1bad      	subs	r5, r5, r6
 800d98c:	4629      	mov	r1, r5
 800d98e:	4620      	mov	r0, r4
 800d990:	f7fe fdf2 	bl	800c578 <__any_on>
 800d994:	4681      	mov	r9, r0
 800d996:	b178      	cbz	r0, 800d9b8 <__gethex+0x1ac>
 800d998:	1e6b      	subs	r3, r5, #1
 800d99a:	1159      	asrs	r1, r3, #5
 800d99c:	f003 021f 	and.w	r2, r3, #31
 800d9a0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d9a4:	f04f 0901 	mov.w	r9, #1
 800d9a8:	fa09 f202 	lsl.w	r2, r9, r2
 800d9ac:	420a      	tst	r2, r1
 800d9ae:	d003      	beq.n	800d9b8 <__gethex+0x1ac>
 800d9b0:	454b      	cmp	r3, r9
 800d9b2:	dc36      	bgt.n	800da22 <__gethex+0x216>
 800d9b4:	f04f 0902 	mov.w	r9, #2
 800d9b8:	4629      	mov	r1, r5
 800d9ba:	4620      	mov	r0, r4
 800d9bc:	f7ff febe 	bl	800d73c <rshift>
 800d9c0:	442f      	add	r7, r5
 800d9c2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d9c6:	42bb      	cmp	r3, r7
 800d9c8:	da42      	bge.n	800da50 <__gethex+0x244>
 800d9ca:	9801      	ldr	r0, [sp, #4]
 800d9cc:	4621      	mov	r1, r4
 800d9ce:	f7fe f98d 	bl	800bcec <_Bfree>
 800d9d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d9d4:	2300      	movs	r3, #0
 800d9d6:	6013      	str	r3, [r2, #0]
 800d9d8:	25a3      	movs	r5, #163	@ 0xa3
 800d9da:	e793      	b.n	800d904 <__gethex+0xf8>
 800d9dc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800d9e0:	2a2e      	cmp	r2, #46	@ 0x2e
 800d9e2:	d012      	beq.n	800da0a <__gethex+0x1fe>
 800d9e4:	2b20      	cmp	r3, #32
 800d9e6:	d104      	bne.n	800d9f2 <__gethex+0x1e6>
 800d9e8:	f845 bb04 	str.w	fp, [r5], #4
 800d9ec:	f04f 0b00 	mov.w	fp, #0
 800d9f0:	465b      	mov	r3, fp
 800d9f2:	7830      	ldrb	r0, [r6, #0]
 800d9f4:	9303      	str	r3, [sp, #12]
 800d9f6:	f7ff fef3 	bl	800d7e0 <__hexdig_fun>
 800d9fa:	9b03      	ldr	r3, [sp, #12]
 800d9fc:	f000 000f 	and.w	r0, r0, #15
 800da00:	4098      	lsls	r0, r3
 800da02:	ea4b 0b00 	orr.w	fp, fp, r0
 800da06:	3304      	adds	r3, #4
 800da08:	e7ae      	b.n	800d968 <__gethex+0x15c>
 800da0a:	45b1      	cmp	r9, r6
 800da0c:	d8ea      	bhi.n	800d9e4 <__gethex+0x1d8>
 800da0e:	492b      	ldr	r1, [pc, #172]	@ (800dabc <__gethex+0x2b0>)
 800da10:	9303      	str	r3, [sp, #12]
 800da12:	2201      	movs	r2, #1
 800da14:	4630      	mov	r0, r6
 800da16:	f7ff fe25 	bl	800d664 <strncmp>
 800da1a:	9b03      	ldr	r3, [sp, #12]
 800da1c:	2800      	cmp	r0, #0
 800da1e:	d1e1      	bne.n	800d9e4 <__gethex+0x1d8>
 800da20:	e7a2      	b.n	800d968 <__gethex+0x15c>
 800da22:	1ea9      	subs	r1, r5, #2
 800da24:	4620      	mov	r0, r4
 800da26:	f7fe fda7 	bl	800c578 <__any_on>
 800da2a:	2800      	cmp	r0, #0
 800da2c:	d0c2      	beq.n	800d9b4 <__gethex+0x1a8>
 800da2e:	f04f 0903 	mov.w	r9, #3
 800da32:	e7c1      	b.n	800d9b8 <__gethex+0x1ac>
 800da34:	da09      	bge.n	800da4a <__gethex+0x23e>
 800da36:	1b75      	subs	r5, r6, r5
 800da38:	4621      	mov	r1, r4
 800da3a:	9801      	ldr	r0, [sp, #4]
 800da3c:	462a      	mov	r2, r5
 800da3e:	f7fe fb65 	bl	800c10c <__lshift>
 800da42:	1b7f      	subs	r7, r7, r5
 800da44:	4604      	mov	r4, r0
 800da46:	f100 0a14 	add.w	sl, r0, #20
 800da4a:	f04f 0900 	mov.w	r9, #0
 800da4e:	e7b8      	b.n	800d9c2 <__gethex+0x1b6>
 800da50:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800da54:	42bd      	cmp	r5, r7
 800da56:	dd6f      	ble.n	800db38 <__gethex+0x32c>
 800da58:	1bed      	subs	r5, r5, r7
 800da5a:	42ae      	cmp	r6, r5
 800da5c:	dc34      	bgt.n	800dac8 <__gethex+0x2bc>
 800da5e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800da62:	2b02      	cmp	r3, #2
 800da64:	d022      	beq.n	800daac <__gethex+0x2a0>
 800da66:	2b03      	cmp	r3, #3
 800da68:	d024      	beq.n	800dab4 <__gethex+0x2a8>
 800da6a:	2b01      	cmp	r3, #1
 800da6c:	d115      	bne.n	800da9a <__gethex+0x28e>
 800da6e:	42ae      	cmp	r6, r5
 800da70:	d113      	bne.n	800da9a <__gethex+0x28e>
 800da72:	2e01      	cmp	r6, #1
 800da74:	d10b      	bne.n	800da8e <__gethex+0x282>
 800da76:	9a02      	ldr	r2, [sp, #8]
 800da78:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800da7c:	6013      	str	r3, [r2, #0]
 800da7e:	2301      	movs	r3, #1
 800da80:	6123      	str	r3, [r4, #16]
 800da82:	f8ca 3000 	str.w	r3, [sl]
 800da86:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800da88:	2562      	movs	r5, #98	@ 0x62
 800da8a:	601c      	str	r4, [r3, #0]
 800da8c:	e73a      	b.n	800d904 <__gethex+0xf8>
 800da8e:	1e71      	subs	r1, r6, #1
 800da90:	4620      	mov	r0, r4
 800da92:	f7fe fd71 	bl	800c578 <__any_on>
 800da96:	2800      	cmp	r0, #0
 800da98:	d1ed      	bne.n	800da76 <__gethex+0x26a>
 800da9a:	9801      	ldr	r0, [sp, #4]
 800da9c:	4621      	mov	r1, r4
 800da9e:	f7fe f925 	bl	800bcec <_Bfree>
 800daa2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800daa4:	2300      	movs	r3, #0
 800daa6:	6013      	str	r3, [r2, #0]
 800daa8:	2550      	movs	r5, #80	@ 0x50
 800daaa:	e72b      	b.n	800d904 <__gethex+0xf8>
 800daac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d1f3      	bne.n	800da9a <__gethex+0x28e>
 800dab2:	e7e0      	b.n	800da76 <__gethex+0x26a>
 800dab4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d1dd      	bne.n	800da76 <__gethex+0x26a>
 800daba:	e7ee      	b.n	800da9a <__gethex+0x28e>
 800dabc:	0800e58f 	.word	0x0800e58f
 800dac0:	0800e525 	.word	0x0800e525
 800dac4:	0800e5e6 	.word	0x0800e5e6
 800dac8:	1e6f      	subs	r7, r5, #1
 800daca:	f1b9 0f00 	cmp.w	r9, #0
 800dace:	d130      	bne.n	800db32 <__gethex+0x326>
 800dad0:	b127      	cbz	r7, 800dadc <__gethex+0x2d0>
 800dad2:	4639      	mov	r1, r7
 800dad4:	4620      	mov	r0, r4
 800dad6:	f7fe fd4f 	bl	800c578 <__any_on>
 800dada:	4681      	mov	r9, r0
 800dadc:	117a      	asrs	r2, r7, #5
 800dade:	2301      	movs	r3, #1
 800dae0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800dae4:	f007 071f 	and.w	r7, r7, #31
 800dae8:	40bb      	lsls	r3, r7
 800daea:	4213      	tst	r3, r2
 800daec:	4629      	mov	r1, r5
 800daee:	4620      	mov	r0, r4
 800daf0:	bf18      	it	ne
 800daf2:	f049 0902 	orrne.w	r9, r9, #2
 800daf6:	f7ff fe21 	bl	800d73c <rshift>
 800dafa:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800dafe:	1b76      	subs	r6, r6, r5
 800db00:	2502      	movs	r5, #2
 800db02:	f1b9 0f00 	cmp.w	r9, #0
 800db06:	d047      	beq.n	800db98 <__gethex+0x38c>
 800db08:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800db0c:	2b02      	cmp	r3, #2
 800db0e:	d015      	beq.n	800db3c <__gethex+0x330>
 800db10:	2b03      	cmp	r3, #3
 800db12:	d017      	beq.n	800db44 <__gethex+0x338>
 800db14:	2b01      	cmp	r3, #1
 800db16:	d109      	bne.n	800db2c <__gethex+0x320>
 800db18:	f019 0f02 	tst.w	r9, #2
 800db1c:	d006      	beq.n	800db2c <__gethex+0x320>
 800db1e:	f8da 3000 	ldr.w	r3, [sl]
 800db22:	ea49 0903 	orr.w	r9, r9, r3
 800db26:	f019 0f01 	tst.w	r9, #1
 800db2a:	d10e      	bne.n	800db4a <__gethex+0x33e>
 800db2c:	f045 0510 	orr.w	r5, r5, #16
 800db30:	e032      	b.n	800db98 <__gethex+0x38c>
 800db32:	f04f 0901 	mov.w	r9, #1
 800db36:	e7d1      	b.n	800dadc <__gethex+0x2d0>
 800db38:	2501      	movs	r5, #1
 800db3a:	e7e2      	b.n	800db02 <__gethex+0x2f6>
 800db3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800db3e:	f1c3 0301 	rsb	r3, r3, #1
 800db42:	930f      	str	r3, [sp, #60]	@ 0x3c
 800db44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800db46:	2b00      	cmp	r3, #0
 800db48:	d0f0      	beq.n	800db2c <__gethex+0x320>
 800db4a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800db4e:	f104 0314 	add.w	r3, r4, #20
 800db52:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800db56:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800db5a:	f04f 0c00 	mov.w	ip, #0
 800db5e:	4618      	mov	r0, r3
 800db60:	f853 2b04 	ldr.w	r2, [r3], #4
 800db64:	f1b2 3fff 	cmp.w	r2, #4294967295
 800db68:	d01b      	beq.n	800dba2 <__gethex+0x396>
 800db6a:	3201      	adds	r2, #1
 800db6c:	6002      	str	r2, [r0, #0]
 800db6e:	2d02      	cmp	r5, #2
 800db70:	f104 0314 	add.w	r3, r4, #20
 800db74:	d13c      	bne.n	800dbf0 <__gethex+0x3e4>
 800db76:	f8d8 2000 	ldr.w	r2, [r8]
 800db7a:	3a01      	subs	r2, #1
 800db7c:	42b2      	cmp	r2, r6
 800db7e:	d109      	bne.n	800db94 <__gethex+0x388>
 800db80:	1171      	asrs	r1, r6, #5
 800db82:	2201      	movs	r2, #1
 800db84:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800db88:	f006 061f 	and.w	r6, r6, #31
 800db8c:	fa02 f606 	lsl.w	r6, r2, r6
 800db90:	421e      	tst	r6, r3
 800db92:	d13a      	bne.n	800dc0a <__gethex+0x3fe>
 800db94:	f045 0520 	orr.w	r5, r5, #32
 800db98:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800db9a:	601c      	str	r4, [r3, #0]
 800db9c:	9b02      	ldr	r3, [sp, #8]
 800db9e:	601f      	str	r7, [r3, #0]
 800dba0:	e6b0      	b.n	800d904 <__gethex+0xf8>
 800dba2:	4299      	cmp	r1, r3
 800dba4:	f843 cc04 	str.w	ip, [r3, #-4]
 800dba8:	d8d9      	bhi.n	800db5e <__gethex+0x352>
 800dbaa:	68a3      	ldr	r3, [r4, #8]
 800dbac:	459b      	cmp	fp, r3
 800dbae:	db17      	blt.n	800dbe0 <__gethex+0x3d4>
 800dbb0:	6861      	ldr	r1, [r4, #4]
 800dbb2:	9801      	ldr	r0, [sp, #4]
 800dbb4:	3101      	adds	r1, #1
 800dbb6:	f7fe f859 	bl	800bc6c <_Balloc>
 800dbba:	4681      	mov	r9, r0
 800dbbc:	b918      	cbnz	r0, 800dbc6 <__gethex+0x3ba>
 800dbbe:	4b1a      	ldr	r3, [pc, #104]	@ (800dc28 <__gethex+0x41c>)
 800dbc0:	4602      	mov	r2, r0
 800dbc2:	2184      	movs	r1, #132	@ 0x84
 800dbc4:	e6c5      	b.n	800d952 <__gethex+0x146>
 800dbc6:	6922      	ldr	r2, [r4, #16]
 800dbc8:	3202      	adds	r2, #2
 800dbca:	f104 010c 	add.w	r1, r4, #12
 800dbce:	0092      	lsls	r2, r2, #2
 800dbd0:	300c      	adds	r0, #12
 800dbd2:	f7ff fd69 	bl	800d6a8 <memcpy>
 800dbd6:	4621      	mov	r1, r4
 800dbd8:	9801      	ldr	r0, [sp, #4]
 800dbda:	f7fe f887 	bl	800bcec <_Bfree>
 800dbde:	464c      	mov	r4, r9
 800dbe0:	6923      	ldr	r3, [r4, #16]
 800dbe2:	1c5a      	adds	r2, r3, #1
 800dbe4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800dbe8:	6122      	str	r2, [r4, #16]
 800dbea:	2201      	movs	r2, #1
 800dbec:	615a      	str	r2, [r3, #20]
 800dbee:	e7be      	b.n	800db6e <__gethex+0x362>
 800dbf0:	6922      	ldr	r2, [r4, #16]
 800dbf2:	455a      	cmp	r2, fp
 800dbf4:	dd0b      	ble.n	800dc0e <__gethex+0x402>
 800dbf6:	2101      	movs	r1, #1
 800dbf8:	4620      	mov	r0, r4
 800dbfa:	f7ff fd9f 	bl	800d73c <rshift>
 800dbfe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dc02:	3701      	adds	r7, #1
 800dc04:	42bb      	cmp	r3, r7
 800dc06:	f6ff aee0 	blt.w	800d9ca <__gethex+0x1be>
 800dc0a:	2501      	movs	r5, #1
 800dc0c:	e7c2      	b.n	800db94 <__gethex+0x388>
 800dc0e:	f016 061f 	ands.w	r6, r6, #31
 800dc12:	d0fa      	beq.n	800dc0a <__gethex+0x3fe>
 800dc14:	4453      	add	r3, sl
 800dc16:	f1c6 0620 	rsb	r6, r6, #32
 800dc1a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800dc1e:	f7fe f917 	bl	800be50 <__hi0bits>
 800dc22:	42b0      	cmp	r0, r6
 800dc24:	dbe7      	blt.n	800dbf6 <__gethex+0x3ea>
 800dc26:	e7f0      	b.n	800dc0a <__gethex+0x3fe>
 800dc28:	0800e525 	.word	0x0800e525

0800dc2c <L_shift>:
 800dc2c:	f1c2 0208 	rsb	r2, r2, #8
 800dc30:	0092      	lsls	r2, r2, #2
 800dc32:	b570      	push	{r4, r5, r6, lr}
 800dc34:	f1c2 0620 	rsb	r6, r2, #32
 800dc38:	6843      	ldr	r3, [r0, #4]
 800dc3a:	6804      	ldr	r4, [r0, #0]
 800dc3c:	fa03 f506 	lsl.w	r5, r3, r6
 800dc40:	432c      	orrs	r4, r5
 800dc42:	40d3      	lsrs	r3, r2
 800dc44:	6004      	str	r4, [r0, #0]
 800dc46:	f840 3f04 	str.w	r3, [r0, #4]!
 800dc4a:	4288      	cmp	r0, r1
 800dc4c:	d3f4      	bcc.n	800dc38 <L_shift+0xc>
 800dc4e:	bd70      	pop	{r4, r5, r6, pc}

0800dc50 <__match>:
 800dc50:	b530      	push	{r4, r5, lr}
 800dc52:	6803      	ldr	r3, [r0, #0]
 800dc54:	3301      	adds	r3, #1
 800dc56:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dc5a:	b914      	cbnz	r4, 800dc62 <__match+0x12>
 800dc5c:	6003      	str	r3, [r0, #0]
 800dc5e:	2001      	movs	r0, #1
 800dc60:	bd30      	pop	{r4, r5, pc}
 800dc62:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dc66:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800dc6a:	2d19      	cmp	r5, #25
 800dc6c:	bf98      	it	ls
 800dc6e:	3220      	addls	r2, #32
 800dc70:	42a2      	cmp	r2, r4
 800dc72:	d0f0      	beq.n	800dc56 <__match+0x6>
 800dc74:	2000      	movs	r0, #0
 800dc76:	e7f3      	b.n	800dc60 <__match+0x10>

0800dc78 <__hexnan>:
 800dc78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc7c:	680b      	ldr	r3, [r1, #0]
 800dc7e:	6801      	ldr	r1, [r0, #0]
 800dc80:	115e      	asrs	r6, r3, #5
 800dc82:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800dc86:	f013 031f 	ands.w	r3, r3, #31
 800dc8a:	b087      	sub	sp, #28
 800dc8c:	bf18      	it	ne
 800dc8e:	3604      	addne	r6, #4
 800dc90:	2500      	movs	r5, #0
 800dc92:	1f37      	subs	r7, r6, #4
 800dc94:	4682      	mov	sl, r0
 800dc96:	4690      	mov	r8, r2
 800dc98:	9301      	str	r3, [sp, #4]
 800dc9a:	f846 5c04 	str.w	r5, [r6, #-4]
 800dc9e:	46b9      	mov	r9, r7
 800dca0:	463c      	mov	r4, r7
 800dca2:	9502      	str	r5, [sp, #8]
 800dca4:	46ab      	mov	fp, r5
 800dca6:	784a      	ldrb	r2, [r1, #1]
 800dca8:	1c4b      	adds	r3, r1, #1
 800dcaa:	9303      	str	r3, [sp, #12]
 800dcac:	b342      	cbz	r2, 800dd00 <__hexnan+0x88>
 800dcae:	4610      	mov	r0, r2
 800dcb0:	9105      	str	r1, [sp, #20]
 800dcb2:	9204      	str	r2, [sp, #16]
 800dcb4:	f7ff fd94 	bl	800d7e0 <__hexdig_fun>
 800dcb8:	2800      	cmp	r0, #0
 800dcba:	d151      	bne.n	800dd60 <__hexnan+0xe8>
 800dcbc:	9a04      	ldr	r2, [sp, #16]
 800dcbe:	9905      	ldr	r1, [sp, #20]
 800dcc0:	2a20      	cmp	r2, #32
 800dcc2:	d818      	bhi.n	800dcf6 <__hexnan+0x7e>
 800dcc4:	9b02      	ldr	r3, [sp, #8]
 800dcc6:	459b      	cmp	fp, r3
 800dcc8:	dd13      	ble.n	800dcf2 <__hexnan+0x7a>
 800dcca:	454c      	cmp	r4, r9
 800dccc:	d206      	bcs.n	800dcdc <__hexnan+0x64>
 800dcce:	2d07      	cmp	r5, #7
 800dcd0:	dc04      	bgt.n	800dcdc <__hexnan+0x64>
 800dcd2:	462a      	mov	r2, r5
 800dcd4:	4649      	mov	r1, r9
 800dcd6:	4620      	mov	r0, r4
 800dcd8:	f7ff ffa8 	bl	800dc2c <L_shift>
 800dcdc:	4544      	cmp	r4, r8
 800dcde:	d952      	bls.n	800dd86 <__hexnan+0x10e>
 800dce0:	2300      	movs	r3, #0
 800dce2:	f1a4 0904 	sub.w	r9, r4, #4
 800dce6:	f844 3c04 	str.w	r3, [r4, #-4]
 800dcea:	f8cd b008 	str.w	fp, [sp, #8]
 800dcee:	464c      	mov	r4, r9
 800dcf0:	461d      	mov	r5, r3
 800dcf2:	9903      	ldr	r1, [sp, #12]
 800dcf4:	e7d7      	b.n	800dca6 <__hexnan+0x2e>
 800dcf6:	2a29      	cmp	r2, #41	@ 0x29
 800dcf8:	d157      	bne.n	800ddaa <__hexnan+0x132>
 800dcfa:	3102      	adds	r1, #2
 800dcfc:	f8ca 1000 	str.w	r1, [sl]
 800dd00:	f1bb 0f00 	cmp.w	fp, #0
 800dd04:	d051      	beq.n	800ddaa <__hexnan+0x132>
 800dd06:	454c      	cmp	r4, r9
 800dd08:	d206      	bcs.n	800dd18 <__hexnan+0xa0>
 800dd0a:	2d07      	cmp	r5, #7
 800dd0c:	dc04      	bgt.n	800dd18 <__hexnan+0xa0>
 800dd0e:	462a      	mov	r2, r5
 800dd10:	4649      	mov	r1, r9
 800dd12:	4620      	mov	r0, r4
 800dd14:	f7ff ff8a 	bl	800dc2c <L_shift>
 800dd18:	4544      	cmp	r4, r8
 800dd1a:	d936      	bls.n	800dd8a <__hexnan+0x112>
 800dd1c:	f1a8 0204 	sub.w	r2, r8, #4
 800dd20:	4623      	mov	r3, r4
 800dd22:	f853 1b04 	ldr.w	r1, [r3], #4
 800dd26:	f842 1f04 	str.w	r1, [r2, #4]!
 800dd2a:	429f      	cmp	r7, r3
 800dd2c:	d2f9      	bcs.n	800dd22 <__hexnan+0xaa>
 800dd2e:	1b3b      	subs	r3, r7, r4
 800dd30:	f023 0303 	bic.w	r3, r3, #3
 800dd34:	3304      	adds	r3, #4
 800dd36:	3401      	adds	r4, #1
 800dd38:	3e03      	subs	r6, #3
 800dd3a:	42b4      	cmp	r4, r6
 800dd3c:	bf88      	it	hi
 800dd3e:	2304      	movhi	r3, #4
 800dd40:	4443      	add	r3, r8
 800dd42:	2200      	movs	r2, #0
 800dd44:	f843 2b04 	str.w	r2, [r3], #4
 800dd48:	429f      	cmp	r7, r3
 800dd4a:	d2fb      	bcs.n	800dd44 <__hexnan+0xcc>
 800dd4c:	683b      	ldr	r3, [r7, #0]
 800dd4e:	b91b      	cbnz	r3, 800dd58 <__hexnan+0xe0>
 800dd50:	4547      	cmp	r7, r8
 800dd52:	d128      	bne.n	800dda6 <__hexnan+0x12e>
 800dd54:	2301      	movs	r3, #1
 800dd56:	603b      	str	r3, [r7, #0]
 800dd58:	2005      	movs	r0, #5
 800dd5a:	b007      	add	sp, #28
 800dd5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd60:	3501      	adds	r5, #1
 800dd62:	2d08      	cmp	r5, #8
 800dd64:	f10b 0b01 	add.w	fp, fp, #1
 800dd68:	dd06      	ble.n	800dd78 <__hexnan+0x100>
 800dd6a:	4544      	cmp	r4, r8
 800dd6c:	d9c1      	bls.n	800dcf2 <__hexnan+0x7a>
 800dd6e:	2300      	movs	r3, #0
 800dd70:	f844 3c04 	str.w	r3, [r4, #-4]
 800dd74:	2501      	movs	r5, #1
 800dd76:	3c04      	subs	r4, #4
 800dd78:	6822      	ldr	r2, [r4, #0]
 800dd7a:	f000 000f 	and.w	r0, r0, #15
 800dd7e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800dd82:	6020      	str	r0, [r4, #0]
 800dd84:	e7b5      	b.n	800dcf2 <__hexnan+0x7a>
 800dd86:	2508      	movs	r5, #8
 800dd88:	e7b3      	b.n	800dcf2 <__hexnan+0x7a>
 800dd8a:	9b01      	ldr	r3, [sp, #4]
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	d0dd      	beq.n	800dd4c <__hexnan+0xd4>
 800dd90:	f1c3 0320 	rsb	r3, r3, #32
 800dd94:	f04f 32ff 	mov.w	r2, #4294967295
 800dd98:	40da      	lsrs	r2, r3
 800dd9a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800dd9e:	4013      	ands	r3, r2
 800dda0:	f846 3c04 	str.w	r3, [r6, #-4]
 800dda4:	e7d2      	b.n	800dd4c <__hexnan+0xd4>
 800dda6:	3f04      	subs	r7, #4
 800dda8:	e7d0      	b.n	800dd4c <__hexnan+0xd4>
 800ddaa:	2004      	movs	r0, #4
 800ddac:	e7d5      	b.n	800dd5a <__hexnan+0xe2>

0800ddae <__ascii_mbtowc>:
 800ddae:	b082      	sub	sp, #8
 800ddb0:	b901      	cbnz	r1, 800ddb4 <__ascii_mbtowc+0x6>
 800ddb2:	a901      	add	r1, sp, #4
 800ddb4:	b142      	cbz	r2, 800ddc8 <__ascii_mbtowc+0x1a>
 800ddb6:	b14b      	cbz	r3, 800ddcc <__ascii_mbtowc+0x1e>
 800ddb8:	7813      	ldrb	r3, [r2, #0]
 800ddba:	600b      	str	r3, [r1, #0]
 800ddbc:	7812      	ldrb	r2, [r2, #0]
 800ddbe:	1e10      	subs	r0, r2, #0
 800ddc0:	bf18      	it	ne
 800ddc2:	2001      	movne	r0, #1
 800ddc4:	b002      	add	sp, #8
 800ddc6:	4770      	bx	lr
 800ddc8:	4610      	mov	r0, r2
 800ddca:	e7fb      	b.n	800ddc4 <__ascii_mbtowc+0x16>
 800ddcc:	f06f 0001 	mvn.w	r0, #1
 800ddd0:	e7f8      	b.n	800ddc4 <__ascii_mbtowc+0x16>

0800ddd2 <_realloc_r>:
 800ddd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ddd6:	4607      	mov	r7, r0
 800ddd8:	4614      	mov	r4, r2
 800ddda:	460d      	mov	r5, r1
 800dddc:	b921      	cbnz	r1, 800dde8 <_realloc_r+0x16>
 800ddde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dde2:	4611      	mov	r1, r2
 800dde4:	f7fd beb6 	b.w	800bb54 <_malloc_r>
 800dde8:	b92a      	cbnz	r2, 800ddf6 <_realloc_r+0x24>
 800ddea:	f7fd fe3f 	bl	800ba6c <_free_r>
 800ddee:	4625      	mov	r5, r4
 800ddf0:	4628      	mov	r0, r5
 800ddf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ddf6:	f000 f840 	bl	800de7a <_malloc_usable_size_r>
 800ddfa:	4284      	cmp	r4, r0
 800ddfc:	4606      	mov	r6, r0
 800ddfe:	d802      	bhi.n	800de06 <_realloc_r+0x34>
 800de00:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800de04:	d8f4      	bhi.n	800ddf0 <_realloc_r+0x1e>
 800de06:	4621      	mov	r1, r4
 800de08:	4638      	mov	r0, r7
 800de0a:	f7fd fea3 	bl	800bb54 <_malloc_r>
 800de0e:	4680      	mov	r8, r0
 800de10:	b908      	cbnz	r0, 800de16 <_realloc_r+0x44>
 800de12:	4645      	mov	r5, r8
 800de14:	e7ec      	b.n	800ddf0 <_realloc_r+0x1e>
 800de16:	42b4      	cmp	r4, r6
 800de18:	4622      	mov	r2, r4
 800de1a:	4629      	mov	r1, r5
 800de1c:	bf28      	it	cs
 800de1e:	4632      	movcs	r2, r6
 800de20:	f7ff fc42 	bl	800d6a8 <memcpy>
 800de24:	4629      	mov	r1, r5
 800de26:	4638      	mov	r0, r7
 800de28:	f7fd fe20 	bl	800ba6c <_free_r>
 800de2c:	e7f1      	b.n	800de12 <_realloc_r+0x40>

0800de2e <__ascii_wctomb>:
 800de2e:	4603      	mov	r3, r0
 800de30:	4608      	mov	r0, r1
 800de32:	b141      	cbz	r1, 800de46 <__ascii_wctomb+0x18>
 800de34:	2aff      	cmp	r2, #255	@ 0xff
 800de36:	d904      	bls.n	800de42 <__ascii_wctomb+0x14>
 800de38:	228a      	movs	r2, #138	@ 0x8a
 800de3a:	601a      	str	r2, [r3, #0]
 800de3c:	f04f 30ff 	mov.w	r0, #4294967295
 800de40:	4770      	bx	lr
 800de42:	700a      	strb	r2, [r1, #0]
 800de44:	2001      	movs	r0, #1
 800de46:	4770      	bx	lr

0800de48 <fiprintf>:
 800de48:	b40e      	push	{r1, r2, r3}
 800de4a:	b503      	push	{r0, r1, lr}
 800de4c:	4601      	mov	r1, r0
 800de4e:	ab03      	add	r3, sp, #12
 800de50:	4805      	ldr	r0, [pc, #20]	@ (800de68 <fiprintf+0x20>)
 800de52:	f853 2b04 	ldr.w	r2, [r3], #4
 800de56:	6800      	ldr	r0, [r0, #0]
 800de58:	9301      	str	r3, [sp, #4]
 800de5a:	f000 f83f 	bl	800dedc <_vfiprintf_r>
 800de5e:	b002      	add	sp, #8
 800de60:	f85d eb04 	ldr.w	lr, [sp], #4
 800de64:	b003      	add	sp, #12
 800de66:	4770      	bx	lr
 800de68:	2400001c 	.word	0x2400001c

0800de6c <abort>:
 800de6c:	b508      	push	{r3, lr}
 800de6e:	2006      	movs	r0, #6
 800de70:	f000 fa08 	bl	800e284 <raise>
 800de74:	2001      	movs	r0, #1
 800de76:	f7f3 fb4b 	bl	8001510 <_exit>

0800de7a <_malloc_usable_size_r>:
 800de7a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800de7e:	1f18      	subs	r0, r3, #4
 800de80:	2b00      	cmp	r3, #0
 800de82:	bfbc      	itt	lt
 800de84:	580b      	ldrlt	r3, [r1, r0]
 800de86:	18c0      	addlt	r0, r0, r3
 800de88:	4770      	bx	lr

0800de8a <__sfputc_r>:
 800de8a:	6893      	ldr	r3, [r2, #8]
 800de8c:	3b01      	subs	r3, #1
 800de8e:	2b00      	cmp	r3, #0
 800de90:	b410      	push	{r4}
 800de92:	6093      	str	r3, [r2, #8]
 800de94:	da08      	bge.n	800dea8 <__sfputc_r+0x1e>
 800de96:	6994      	ldr	r4, [r2, #24]
 800de98:	42a3      	cmp	r3, r4
 800de9a:	db01      	blt.n	800dea0 <__sfputc_r+0x16>
 800de9c:	290a      	cmp	r1, #10
 800de9e:	d103      	bne.n	800dea8 <__sfputc_r+0x1e>
 800dea0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dea4:	f000 b932 	b.w	800e10c <__swbuf_r>
 800dea8:	6813      	ldr	r3, [r2, #0]
 800deaa:	1c58      	adds	r0, r3, #1
 800deac:	6010      	str	r0, [r2, #0]
 800deae:	7019      	strb	r1, [r3, #0]
 800deb0:	4608      	mov	r0, r1
 800deb2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800deb6:	4770      	bx	lr

0800deb8 <__sfputs_r>:
 800deb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800deba:	4606      	mov	r6, r0
 800debc:	460f      	mov	r7, r1
 800debe:	4614      	mov	r4, r2
 800dec0:	18d5      	adds	r5, r2, r3
 800dec2:	42ac      	cmp	r4, r5
 800dec4:	d101      	bne.n	800deca <__sfputs_r+0x12>
 800dec6:	2000      	movs	r0, #0
 800dec8:	e007      	b.n	800deda <__sfputs_r+0x22>
 800deca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dece:	463a      	mov	r2, r7
 800ded0:	4630      	mov	r0, r6
 800ded2:	f7ff ffda 	bl	800de8a <__sfputc_r>
 800ded6:	1c43      	adds	r3, r0, #1
 800ded8:	d1f3      	bne.n	800dec2 <__sfputs_r+0xa>
 800deda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800dedc <_vfiprintf_r>:
 800dedc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dee0:	460d      	mov	r5, r1
 800dee2:	b09d      	sub	sp, #116	@ 0x74
 800dee4:	4614      	mov	r4, r2
 800dee6:	4698      	mov	r8, r3
 800dee8:	4606      	mov	r6, r0
 800deea:	b118      	cbz	r0, 800def4 <_vfiprintf_r+0x18>
 800deec:	6a03      	ldr	r3, [r0, #32]
 800deee:	b90b      	cbnz	r3, 800def4 <_vfiprintf_r+0x18>
 800def0:	f7fc feb2 	bl	800ac58 <__sinit>
 800def4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800def6:	07d9      	lsls	r1, r3, #31
 800def8:	d405      	bmi.n	800df06 <_vfiprintf_r+0x2a>
 800defa:	89ab      	ldrh	r3, [r5, #12]
 800defc:	059a      	lsls	r2, r3, #22
 800defe:	d402      	bmi.n	800df06 <_vfiprintf_r+0x2a>
 800df00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800df02:	f7fc ffc2 	bl	800ae8a <__retarget_lock_acquire_recursive>
 800df06:	89ab      	ldrh	r3, [r5, #12]
 800df08:	071b      	lsls	r3, r3, #28
 800df0a:	d501      	bpl.n	800df10 <_vfiprintf_r+0x34>
 800df0c:	692b      	ldr	r3, [r5, #16]
 800df0e:	b99b      	cbnz	r3, 800df38 <_vfiprintf_r+0x5c>
 800df10:	4629      	mov	r1, r5
 800df12:	4630      	mov	r0, r6
 800df14:	f000 f938 	bl	800e188 <__swsetup_r>
 800df18:	b170      	cbz	r0, 800df38 <_vfiprintf_r+0x5c>
 800df1a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800df1c:	07dc      	lsls	r4, r3, #31
 800df1e:	d504      	bpl.n	800df2a <_vfiprintf_r+0x4e>
 800df20:	f04f 30ff 	mov.w	r0, #4294967295
 800df24:	b01d      	add	sp, #116	@ 0x74
 800df26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df2a:	89ab      	ldrh	r3, [r5, #12]
 800df2c:	0598      	lsls	r0, r3, #22
 800df2e:	d4f7      	bmi.n	800df20 <_vfiprintf_r+0x44>
 800df30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800df32:	f7fc ffab 	bl	800ae8c <__retarget_lock_release_recursive>
 800df36:	e7f3      	b.n	800df20 <_vfiprintf_r+0x44>
 800df38:	2300      	movs	r3, #0
 800df3a:	9309      	str	r3, [sp, #36]	@ 0x24
 800df3c:	2320      	movs	r3, #32
 800df3e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800df42:	f8cd 800c 	str.w	r8, [sp, #12]
 800df46:	2330      	movs	r3, #48	@ 0x30
 800df48:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e0f8 <_vfiprintf_r+0x21c>
 800df4c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800df50:	f04f 0901 	mov.w	r9, #1
 800df54:	4623      	mov	r3, r4
 800df56:	469a      	mov	sl, r3
 800df58:	f813 2b01 	ldrb.w	r2, [r3], #1
 800df5c:	b10a      	cbz	r2, 800df62 <_vfiprintf_r+0x86>
 800df5e:	2a25      	cmp	r2, #37	@ 0x25
 800df60:	d1f9      	bne.n	800df56 <_vfiprintf_r+0x7a>
 800df62:	ebba 0b04 	subs.w	fp, sl, r4
 800df66:	d00b      	beq.n	800df80 <_vfiprintf_r+0xa4>
 800df68:	465b      	mov	r3, fp
 800df6a:	4622      	mov	r2, r4
 800df6c:	4629      	mov	r1, r5
 800df6e:	4630      	mov	r0, r6
 800df70:	f7ff ffa2 	bl	800deb8 <__sfputs_r>
 800df74:	3001      	adds	r0, #1
 800df76:	f000 80a7 	beq.w	800e0c8 <_vfiprintf_r+0x1ec>
 800df7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800df7c:	445a      	add	r2, fp
 800df7e:	9209      	str	r2, [sp, #36]	@ 0x24
 800df80:	f89a 3000 	ldrb.w	r3, [sl]
 800df84:	2b00      	cmp	r3, #0
 800df86:	f000 809f 	beq.w	800e0c8 <_vfiprintf_r+0x1ec>
 800df8a:	2300      	movs	r3, #0
 800df8c:	f04f 32ff 	mov.w	r2, #4294967295
 800df90:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800df94:	f10a 0a01 	add.w	sl, sl, #1
 800df98:	9304      	str	r3, [sp, #16]
 800df9a:	9307      	str	r3, [sp, #28]
 800df9c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800dfa0:	931a      	str	r3, [sp, #104]	@ 0x68
 800dfa2:	4654      	mov	r4, sl
 800dfa4:	2205      	movs	r2, #5
 800dfa6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dfaa:	4853      	ldr	r0, [pc, #332]	@ (800e0f8 <_vfiprintf_r+0x21c>)
 800dfac:	f7f2 f998 	bl	80002e0 <memchr>
 800dfb0:	9a04      	ldr	r2, [sp, #16]
 800dfb2:	b9d8      	cbnz	r0, 800dfec <_vfiprintf_r+0x110>
 800dfb4:	06d1      	lsls	r1, r2, #27
 800dfb6:	bf44      	itt	mi
 800dfb8:	2320      	movmi	r3, #32
 800dfba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dfbe:	0713      	lsls	r3, r2, #28
 800dfc0:	bf44      	itt	mi
 800dfc2:	232b      	movmi	r3, #43	@ 0x2b
 800dfc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dfc8:	f89a 3000 	ldrb.w	r3, [sl]
 800dfcc:	2b2a      	cmp	r3, #42	@ 0x2a
 800dfce:	d015      	beq.n	800dffc <_vfiprintf_r+0x120>
 800dfd0:	9a07      	ldr	r2, [sp, #28]
 800dfd2:	4654      	mov	r4, sl
 800dfd4:	2000      	movs	r0, #0
 800dfd6:	f04f 0c0a 	mov.w	ip, #10
 800dfda:	4621      	mov	r1, r4
 800dfdc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dfe0:	3b30      	subs	r3, #48	@ 0x30
 800dfe2:	2b09      	cmp	r3, #9
 800dfe4:	d94b      	bls.n	800e07e <_vfiprintf_r+0x1a2>
 800dfe6:	b1b0      	cbz	r0, 800e016 <_vfiprintf_r+0x13a>
 800dfe8:	9207      	str	r2, [sp, #28]
 800dfea:	e014      	b.n	800e016 <_vfiprintf_r+0x13a>
 800dfec:	eba0 0308 	sub.w	r3, r0, r8
 800dff0:	fa09 f303 	lsl.w	r3, r9, r3
 800dff4:	4313      	orrs	r3, r2
 800dff6:	9304      	str	r3, [sp, #16]
 800dff8:	46a2      	mov	sl, r4
 800dffa:	e7d2      	b.n	800dfa2 <_vfiprintf_r+0xc6>
 800dffc:	9b03      	ldr	r3, [sp, #12]
 800dffe:	1d19      	adds	r1, r3, #4
 800e000:	681b      	ldr	r3, [r3, #0]
 800e002:	9103      	str	r1, [sp, #12]
 800e004:	2b00      	cmp	r3, #0
 800e006:	bfbb      	ittet	lt
 800e008:	425b      	neglt	r3, r3
 800e00a:	f042 0202 	orrlt.w	r2, r2, #2
 800e00e:	9307      	strge	r3, [sp, #28]
 800e010:	9307      	strlt	r3, [sp, #28]
 800e012:	bfb8      	it	lt
 800e014:	9204      	strlt	r2, [sp, #16]
 800e016:	7823      	ldrb	r3, [r4, #0]
 800e018:	2b2e      	cmp	r3, #46	@ 0x2e
 800e01a:	d10a      	bne.n	800e032 <_vfiprintf_r+0x156>
 800e01c:	7863      	ldrb	r3, [r4, #1]
 800e01e:	2b2a      	cmp	r3, #42	@ 0x2a
 800e020:	d132      	bne.n	800e088 <_vfiprintf_r+0x1ac>
 800e022:	9b03      	ldr	r3, [sp, #12]
 800e024:	1d1a      	adds	r2, r3, #4
 800e026:	681b      	ldr	r3, [r3, #0]
 800e028:	9203      	str	r2, [sp, #12]
 800e02a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e02e:	3402      	adds	r4, #2
 800e030:	9305      	str	r3, [sp, #20]
 800e032:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e108 <_vfiprintf_r+0x22c>
 800e036:	7821      	ldrb	r1, [r4, #0]
 800e038:	2203      	movs	r2, #3
 800e03a:	4650      	mov	r0, sl
 800e03c:	f7f2 f950 	bl	80002e0 <memchr>
 800e040:	b138      	cbz	r0, 800e052 <_vfiprintf_r+0x176>
 800e042:	9b04      	ldr	r3, [sp, #16]
 800e044:	eba0 000a 	sub.w	r0, r0, sl
 800e048:	2240      	movs	r2, #64	@ 0x40
 800e04a:	4082      	lsls	r2, r0
 800e04c:	4313      	orrs	r3, r2
 800e04e:	3401      	adds	r4, #1
 800e050:	9304      	str	r3, [sp, #16]
 800e052:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e056:	4829      	ldr	r0, [pc, #164]	@ (800e0fc <_vfiprintf_r+0x220>)
 800e058:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e05c:	2206      	movs	r2, #6
 800e05e:	f7f2 f93f 	bl	80002e0 <memchr>
 800e062:	2800      	cmp	r0, #0
 800e064:	d03f      	beq.n	800e0e6 <_vfiprintf_r+0x20a>
 800e066:	4b26      	ldr	r3, [pc, #152]	@ (800e100 <_vfiprintf_r+0x224>)
 800e068:	bb1b      	cbnz	r3, 800e0b2 <_vfiprintf_r+0x1d6>
 800e06a:	9b03      	ldr	r3, [sp, #12]
 800e06c:	3307      	adds	r3, #7
 800e06e:	f023 0307 	bic.w	r3, r3, #7
 800e072:	3308      	adds	r3, #8
 800e074:	9303      	str	r3, [sp, #12]
 800e076:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e078:	443b      	add	r3, r7
 800e07a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e07c:	e76a      	b.n	800df54 <_vfiprintf_r+0x78>
 800e07e:	fb0c 3202 	mla	r2, ip, r2, r3
 800e082:	460c      	mov	r4, r1
 800e084:	2001      	movs	r0, #1
 800e086:	e7a8      	b.n	800dfda <_vfiprintf_r+0xfe>
 800e088:	2300      	movs	r3, #0
 800e08a:	3401      	adds	r4, #1
 800e08c:	9305      	str	r3, [sp, #20]
 800e08e:	4619      	mov	r1, r3
 800e090:	f04f 0c0a 	mov.w	ip, #10
 800e094:	4620      	mov	r0, r4
 800e096:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e09a:	3a30      	subs	r2, #48	@ 0x30
 800e09c:	2a09      	cmp	r2, #9
 800e09e:	d903      	bls.n	800e0a8 <_vfiprintf_r+0x1cc>
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	d0c6      	beq.n	800e032 <_vfiprintf_r+0x156>
 800e0a4:	9105      	str	r1, [sp, #20]
 800e0a6:	e7c4      	b.n	800e032 <_vfiprintf_r+0x156>
 800e0a8:	fb0c 2101 	mla	r1, ip, r1, r2
 800e0ac:	4604      	mov	r4, r0
 800e0ae:	2301      	movs	r3, #1
 800e0b0:	e7f0      	b.n	800e094 <_vfiprintf_r+0x1b8>
 800e0b2:	ab03      	add	r3, sp, #12
 800e0b4:	9300      	str	r3, [sp, #0]
 800e0b6:	462a      	mov	r2, r5
 800e0b8:	4b12      	ldr	r3, [pc, #72]	@ (800e104 <_vfiprintf_r+0x228>)
 800e0ba:	a904      	add	r1, sp, #16
 800e0bc:	4630      	mov	r0, r6
 800e0be:	f7fb ff93 	bl	8009fe8 <_printf_float>
 800e0c2:	4607      	mov	r7, r0
 800e0c4:	1c78      	adds	r0, r7, #1
 800e0c6:	d1d6      	bne.n	800e076 <_vfiprintf_r+0x19a>
 800e0c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e0ca:	07d9      	lsls	r1, r3, #31
 800e0cc:	d405      	bmi.n	800e0da <_vfiprintf_r+0x1fe>
 800e0ce:	89ab      	ldrh	r3, [r5, #12]
 800e0d0:	059a      	lsls	r2, r3, #22
 800e0d2:	d402      	bmi.n	800e0da <_vfiprintf_r+0x1fe>
 800e0d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e0d6:	f7fc fed9 	bl	800ae8c <__retarget_lock_release_recursive>
 800e0da:	89ab      	ldrh	r3, [r5, #12]
 800e0dc:	065b      	lsls	r3, r3, #25
 800e0de:	f53f af1f 	bmi.w	800df20 <_vfiprintf_r+0x44>
 800e0e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e0e4:	e71e      	b.n	800df24 <_vfiprintf_r+0x48>
 800e0e6:	ab03      	add	r3, sp, #12
 800e0e8:	9300      	str	r3, [sp, #0]
 800e0ea:	462a      	mov	r2, r5
 800e0ec:	4b05      	ldr	r3, [pc, #20]	@ (800e104 <_vfiprintf_r+0x228>)
 800e0ee:	a904      	add	r1, sp, #16
 800e0f0:	4630      	mov	r0, r6
 800e0f2:	f7fc fa01 	bl	800a4f8 <_printf_i>
 800e0f6:	e7e4      	b.n	800e0c2 <_vfiprintf_r+0x1e6>
 800e0f8:	0800e591 	.word	0x0800e591
 800e0fc:	0800e59b 	.word	0x0800e59b
 800e100:	08009fe9 	.word	0x08009fe9
 800e104:	0800deb9 	.word	0x0800deb9
 800e108:	0800e597 	.word	0x0800e597

0800e10c <__swbuf_r>:
 800e10c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e10e:	460e      	mov	r6, r1
 800e110:	4614      	mov	r4, r2
 800e112:	4605      	mov	r5, r0
 800e114:	b118      	cbz	r0, 800e11e <__swbuf_r+0x12>
 800e116:	6a03      	ldr	r3, [r0, #32]
 800e118:	b90b      	cbnz	r3, 800e11e <__swbuf_r+0x12>
 800e11a:	f7fc fd9d 	bl	800ac58 <__sinit>
 800e11e:	69a3      	ldr	r3, [r4, #24]
 800e120:	60a3      	str	r3, [r4, #8]
 800e122:	89a3      	ldrh	r3, [r4, #12]
 800e124:	071a      	lsls	r2, r3, #28
 800e126:	d501      	bpl.n	800e12c <__swbuf_r+0x20>
 800e128:	6923      	ldr	r3, [r4, #16]
 800e12a:	b943      	cbnz	r3, 800e13e <__swbuf_r+0x32>
 800e12c:	4621      	mov	r1, r4
 800e12e:	4628      	mov	r0, r5
 800e130:	f000 f82a 	bl	800e188 <__swsetup_r>
 800e134:	b118      	cbz	r0, 800e13e <__swbuf_r+0x32>
 800e136:	f04f 37ff 	mov.w	r7, #4294967295
 800e13a:	4638      	mov	r0, r7
 800e13c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e13e:	6823      	ldr	r3, [r4, #0]
 800e140:	6922      	ldr	r2, [r4, #16]
 800e142:	1a98      	subs	r0, r3, r2
 800e144:	6963      	ldr	r3, [r4, #20]
 800e146:	b2f6      	uxtb	r6, r6
 800e148:	4283      	cmp	r3, r0
 800e14a:	4637      	mov	r7, r6
 800e14c:	dc05      	bgt.n	800e15a <__swbuf_r+0x4e>
 800e14e:	4621      	mov	r1, r4
 800e150:	4628      	mov	r0, r5
 800e152:	f7ff fa45 	bl	800d5e0 <_fflush_r>
 800e156:	2800      	cmp	r0, #0
 800e158:	d1ed      	bne.n	800e136 <__swbuf_r+0x2a>
 800e15a:	68a3      	ldr	r3, [r4, #8]
 800e15c:	3b01      	subs	r3, #1
 800e15e:	60a3      	str	r3, [r4, #8]
 800e160:	6823      	ldr	r3, [r4, #0]
 800e162:	1c5a      	adds	r2, r3, #1
 800e164:	6022      	str	r2, [r4, #0]
 800e166:	701e      	strb	r6, [r3, #0]
 800e168:	6962      	ldr	r2, [r4, #20]
 800e16a:	1c43      	adds	r3, r0, #1
 800e16c:	429a      	cmp	r2, r3
 800e16e:	d004      	beq.n	800e17a <__swbuf_r+0x6e>
 800e170:	89a3      	ldrh	r3, [r4, #12]
 800e172:	07db      	lsls	r3, r3, #31
 800e174:	d5e1      	bpl.n	800e13a <__swbuf_r+0x2e>
 800e176:	2e0a      	cmp	r6, #10
 800e178:	d1df      	bne.n	800e13a <__swbuf_r+0x2e>
 800e17a:	4621      	mov	r1, r4
 800e17c:	4628      	mov	r0, r5
 800e17e:	f7ff fa2f 	bl	800d5e0 <_fflush_r>
 800e182:	2800      	cmp	r0, #0
 800e184:	d0d9      	beq.n	800e13a <__swbuf_r+0x2e>
 800e186:	e7d6      	b.n	800e136 <__swbuf_r+0x2a>

0800e188 <__swsetup_r>:
 800e188:	b538      	push	{r3, r4, r5, lr}
 800e18a:	4b29      	ldr	r3, [pc, #164]	@ (800e230 <__swsetup_r+0xa8>)
 800e18c:	4605      	mov	r5, r0
 800e18e:	6818      	ldr	r0, [r3, #0]
 800e190:	460c      	mov	r4, r1
 800e192:	b118      	cbz	r0, 800e19c <__swsetup_r+0x14>
 800e194:	6a03      	ldr	r3, [r0, #32]
 800e196:	b90b      	cbnz	r3, 800e19c <__swsetup_r+0x14>
 800e198:	f7fc fd5e 	bl	800ac58 <__sinit>
 800e19c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e1a0:	0719      	lsls	r1, r3, #28
 800e1a2:	d422      	bmi.n	800e1ea <__swsetup_r+0x62>
 800e1a4:	06da      	lsls	r2, r3, #27
 800e1a6:	d407      	bmi.n	800e1b8 <__swsetup_r+0x30>
 800e1a8:	2209      	movs	r2, #9
 800e1aa:	602a      	str	r2, [r5, #0]
 800e1ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e1b0:	81a3      	strh	r3, [r4, #12]
 800e1b2:	f04f 30ff 	mov.w	r0, #4294967295
 800e1b6:	e033      	b.n	800e220 <__swsetup_r+0x98>
 800e1b8:	0758      	lsls	r0, r3, #29
 800e1ba:	d512      	bpl.n	800e1e2 <__swsetup_r+0x5a>
 800e1bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e1be:	b141      	cbz	r1, 800e1d2 <__swsetup_r+0x4a>
 800e1c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e1c4:	4299      	cmp	r1, r3
 800e1c6:	d002      	beq.n	800e1ce <__swsetup_r+0x46>
 800e1c8:	4628      	mov	r0, r5
 800e1ca:	f7fd fc4f 	bl	800ba6c <_free_r>
 800e1ce:	2300      	movs	r3, #0
 800e1d0:	6363      	str	r3, [r4, #52]	@ 0x34
 800e1d2:	89a3      	ldrh	r3, [r4, #12]
 800e1d4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e1d8:	81a3      	strh	r3, [r4, #12]
 800e1da:	2300      	movs	r3, #0
 800e1dc:	6063      	str	r3, [r4, #4]
 800e1de:	6923      	ldr	r3, [r4, #16]
 800e1e0:	6023      	str	r3, [r4, #0]
 800e1e2:	89a3      	ldrh	r3, [r4, #12]
 800e1e4:	f043 0308 	orr.w	r3, r3, #8
 800e1e8:	81a3      	strh	r3, [r4, #12]
 800e1ea:	6923      	ldr	r3, [r4, #16]
 800e1ec:	b94b      	cbnz	r3, 800e202 <__swsetup_r+0x7a>
 800e1ee:	89a3      	ldrh	r3, [r4, #12]
 800e1f0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e1f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e1f8:	d003      	beq.n	800e202 <__swsetup_r+0x7a>
 800e1fa:	4621      	mov	r1, r4
 800e1fc:	4628      	mov	r0, r5
 800e1fe:	f000 f883 	bl	800e308 <__smakebuf_r>
 800e202:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e206:	f013 0201 	ands.w	r2, r3, #1
 800e20a:	d00a      	beq.n	800e222 <__swsetup_r+0x9a>
 800e20c:	2200      	movs	r2, #0
 800e20e:	60a2      	str	r2, [r4, #8]
 800e210:	6962      	ldr	r2, [r4, #20]
 800e212:	4252      	negs	r2, r2
 800e214:	61a2      	str	r2, [r4, #24]
 800e216:	6922      	ldr	r2, [r4, #16]
 800e218:	b942      	cbnz	r2, 800e22c <__swsetup_r+0xa4>
 800e21a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e21e:	d1c5      	bne.n	800e1ac <__swsetup_r+0x24>
 800e220:	bd38      	pop	{r3, r4, r5, pc}
 800e222:	0799      	lsls	r1, r3, #30
 800e224:	bf58      	it	pl
 800e226:	6962      	ldrpl	r2, [r4, #20]
 800e228:	60a2      	str	r2, [r4, #8]
 800e22a:	e7f4      	b.n	800e216 <__swsetup_r+0x8e>
 800e22c:	2000      	movs	r0, #0
 800e22e:	e7f7      	b.n	800e220 <__swsetup_r+0x98>
 800e230:	2400001c 	.word	0x2400001c

0800e234 <_raise_r>:
 800e234:	291f      	cmp	r1, #31
 800e236:	b538      	push	{r3, r4, r5, lr}
 800e238:	4605      	mov	r5, r0
 800e23a:	460c      	mov	r4, r1
 800e23c:	d904      	bls.n	800e248 <_raise_r+0x14>
 800e23e:	2316      	movs	r3, #22
 800e240:	6003      	str	r3, [r0, #0]
 800e242:	f04f 30ff 	mov.w	r0, #4294967295
 800e246:	bd38      	pop	{r3, r4, r5, pc}
 800e248:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e24a:	b112      	cbz	r2, 800e252 <_raise_r+0x1e>
 800e24c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e250:	b94b      	cbnz	r3, 800e266 <_raise_r+0x32>
 800e252:	4628      	mov	r0, r5
 800e254:	f000 f830 	bl	800e2b8 <_getpid_r>
 800e258:	4622      	mov	r2, r4
 800e25a:	4601      	mov	r1, r0
 800e25c:	4628      	mov	r0, r5
 800e25e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e262:	f000 b817 	b.w	800e294 <_kill_r>
 800e266:	2b01      	cmp	r3, #1
 800e268:	d00a      	beq.n	800e280 <_raise_r+0x4c>
 800e26a:	1c59      	adds	r1, r3, #1
 800e26c:	d103      	bne.n	800e276 <_raise_r+0x42>
 800e26e:	2316      	movs	r3, #22
 800e270:	6003      	str	r3, [r0, #0]
 800e272:	2001      	movs	r0, #1
 800e274:	e7e7      	b.n	800e246 <_raise_r+0x12>
 800e276:	2100      	movs	r1, #0
 800e278:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e27c:	4620      	mov	r0, r4
 800e27e:	4798      	blx	r3
 800e280:	2000      	movs	r0, #0
 800e282:	e7e0      	b.n	800e246 <_raise_r+0x12>

0800e284 <raise>:
 800e284:	4b02      	ldr	r3, [pc, #8]	@ (800e290 <raise+0xc>)
 800e286:	4601      	mov	r1, r0
 800e288:	6818      	ldr	r0, [r3, #0]
 800e28a:	f7ff bfd3 	b.w	800e234 <_raise_r>
 800e28e:	bf00      	nop
 800e290:	2400001c 	.word	0x2400001c

0800e294 <_kill_r>:
 800e294:	b538      	push	{r3, r4, r5, lr}
 800e296:	4d07      	ldr	r5, [pc, #28]	@ (800e2b4 <_kill_r+0x20>)
 800e298:	2300      	movs	r3, #0
 800e29a:	4604      	mov	r4, r0
 800e29c:	4608      	mov	r0, r1
 800e29e:	4611      	mov	r1, r2
 800e2a0:	602b      	str	r3, [r5, #0]
 800e2a2:	f7f3 f925 	bl	80014f0 <_kill>
 800e2a6:	1c43      	adds	r3, r0, #1
 800e2a8:	d102      	bne.n	800e2b0 <_kill_r+0x1c>
 800e2aa:	682b      	ldr	r3, [r5, #0]
 800e2ac:	b103      	cbz	r3, 800e2b0 <_kill_r+0x1c>
 800e2ae:	6023      	str	r3, [r4, #0]
 800e2b0:	bd38      	pop	{r3, r4, r5, pc}
 800e2b2:	bf00      	nop
 800e2b4:	240006c8 	.word	0x240006c8

0800e2b8 <_getpid_r>:
 800e2b8:	f7f3 b912 	b.w	80014e0 <_getpid>

0800e2bc <__swhatbuf_r>:
 800e2bc:	b570      	push	{r4, r5, r6, lr}
 800e2be:	460c      	mov	r4, r1
 800e2c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2c4:	2900      	cmp	r1, #0
 800e2c6:	b096      	sub	sp, #88	@ 0x58
 800e2c8:	4615      	mov	r5, r2
 800e2ca:	461e      	mov	r6, r3
 800e2cc:	da0d      	bge.n	800e2ea <__swhatbuf_r+0x2e>
 800e2ce:	89a3      	ldrh	r3, [r4, #12]
 800e2d0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e2d4:	f04f 0100 	mov.w	r1, #0
 800e2d8:	bf14      	ite	ne
 800e2da:	2340      	movne	r3, #64	@ 0x40
 800e2dc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e2e0:	2000      	movs	r0, #0
 800e2e2:	6031      	str	r1, [r6, #0]
 800e2e4:	602b      	str	r3, [r5, #0]
 800e2e6:	b016      	add	sp, #88	@ 0x58
 800e2e8:	bd70      	pop	{r4, r5, r6, pc}
 800e2ea:	466a      	mov	r2, sp
 800e2ec:	f000 f848 	bl	800e380 <_fstat_r>
 800e2f0:	2800      	cmp	r0, #0
 800e2f2:	dbec      	blt.n	800e2ce <__swhatbuf_r+0x12>
 800e2f4:	9901      	ldr	r1, [sp, #4]
 800e2f6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e2fa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e2fe:	4259      	negs	r1, r3
 800e300:	4159      	adcs	r1, r3
 800e302:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e306:	e7eb      	b.n	800e2e0 <__swhatbuf_r+0x24>

0800e308 <__smakebuf_r>:
 800e308:	898b      	ldrh	r3, [r1, #12]
 800e30a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e30c:	079d      	lsls	r5, r3, #30
 800e30e:	4606      	mov	r6, r0
 800e310:	460c      	mov	r4, r1
 800e312:	d507      	bpl.n	800e324 <__smakebuf_r+0x1c>
 800e314:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e318:	6023      	str	r3, [r4, #0]
 800e31a:	6123      	str	r3, [r4, #16]
 800e31c:	2301      	movs	r3, #1
 800e31e:	6163      	str	r3, [r4, #20]
 800e320:	b003      	add	sp, #12
 800e322:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e324:	ab01      	add	r3, sp, #4
 800e326:	466a      	mov	r2, sp
 800e328:	f7ff ffc8 	bl	800e2bc <__swhatbuf_r>
 800e32c:	9f00      	ldr	r7, [sp, #0]
 800e32e:	4605      	mov	r5, r0
 800e330:	4639      	mov	r1, r7
 800e332:	4630      	mov	r0, r6
 800e334:	f7fd fc0e 	bl	800bb54 <_malloc_r>
 800e338:	b948      	cbnz	r0, 800e34e <__smakebuf_r+0x46>
 800e33a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e33e:	059a      	lsls	r2, r3, #22
 800e340:	d4ee      	bmi.n	800e320 <__smakebuf_r+0x18>
 800e342:	f023 0303 	bic.w	r3, r3, #3
 800e346:	f043 0302 	orr.w	r3, r3, #2
 800e34a:	81a3      	strh	r3, [r4, #12]
 800e34c:	e7e2      	b.n	800e314 <__smakebuf_r+0xc>
 800e34e:	89a3      	ldrh	r3, [r4, #12]
 800e350:	6020      	str	r0, [r4, #0]
 800e352:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e356:	81a3      	strh	r3, [r4, #12]
 800e358:	9b01      	ldr	r3, [sp, #4]
 800e35a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e35e:	b15b      	cbz	r3, 800e378 <__smakebuf_r+0x70>
 800e360:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e364:	4630      	mov	r0, r6
 800e366:	f000 f81d 	bl	800e3a4 <_isatty_r>
 800e36a:	b128      	cbz	r0, 800e378 <__smakebuf_r+0x70>
 800e36c:	89a3      	ldrh	r3, [r4, #12]
 800e36e:	f023 0303 	bic.w	r3, r3, #3
 800e372:	f043 0301 	orr.w	r3, r3, #1
 800e376:	81a3      	strh	r3, [r4, #12]
 800e378:	89a3      	ldrh	r3, [r4, #12]
 800e37a:	431d      	orrs	r5, r3
 800e37c:	81a5      	strh	r5, [r4, #12]
 800e37e:	e7cf      	b.n	800e320 <__smakebuf_r+0x18>

0800e380 <_fstat_r>:
 800e380:	b538      	push	{r3, r4, r5, lr}
 800e382:	4d07      	ldr	r5, [pc, #28]	@ (800e3a0 <_fstat_r+0x20>)
 800e384:	2300      	movs	r3, #0
 800e386:	4604      	mov	r4, r0
 800e388:	4608      	mov	r0, r1
 800e38a:	4611      	mov	r1, r2
 800e38c:	602b      	str	r3, [r5, #0]
 800e38e:	f7f3 f8f3 	bl	8001578 <_fstat>
 800e392:	1c43      	adds	r3, r0, #1
 800e394:	d102      	bne.n	800e39c <_fstat_r+0x1c>
 800e396:	682b      	ldr	r3, [r5, #0]
 800e398:	b103      	cbz	r3, 800e39c <_fstat_r+0x1c>
 800e39a:	6023      	str	r3, [r4, #0]
 800e39c:	bd38      	pop	{r3, r4, r5, pc}
 800e39e:	bf00      	nop
 800e3a0:	240006c8 	.word	0x240006c8

0800e3a4 <_isatty_r>:
 800e3a4:	b538      	push	{r3, r4, r5, lr}
 800e3a6:	4d06      	ldr	r5, [pc, #24]	@ (800e3c0 <_isatty_r+0x1c>)
 800e3a8:	2300      	movs	r3, #0
 800e3aa:	4604      	mov	r4, r0
 800e3ac:	4608      	mov	r0, r1
 800e3ae:	602b      	str	r3, [r5, #0]
 800e3b0:	f7f3 f8f2 	bl	8001598 <_isatty>
 800e3b4:	1c43      	adds	r3, r0, #1
 800e3b6:	d102      	bne.n	800e3be <_isatty_r+0x1a>
 800e3b8:	682b      	ldr	r3, [r5, #0]
 800e3ba:	b103      	cbz	r3, 800e3be <_isatty_r+0x1a>
 800e3bc:	6023      	str	r3, [r4, #0]
 800e3be:	bd38      	pop	{r3, r4, r5, pc}
 800e3c0:	240006c8 	.word	0x240006c8

0800e3c4 <_init>:
 800e3c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e3c6:	bf00      	nop
 800e3c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e3ca:	bc08      	pop	{r3}
 800e3cc:	469e      	mov	lr, r3
 800e3ce:	4770      	bx	lr

0800e3d0 <_fini>:
 800e3d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e3d2:	bf00      	nop
 800e3d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e3d6:	bc08      	pop	{r3}
 800e3d8:	469e      	mov	lr, r3
 800e3da:	4770      	bx	lr
