Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Tue Oct  3 16:02:18 2017
| Host         : hding-pc running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ocpoc_top_timing_summary_routed.rpt -rpx ocpoc_top_timing_summary_routed.rpx
| Design       : ocpoc_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.121        0.000                      0                17850        0.031        0.000                      0                17696        4.020        0.000                       0                  7593  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.121        0.000                      0                12324        0.036        0.000                      0                12324        4.020        0.000                       0                  5446  
clk_fpga_1          9.293        0.000                      0                 5371        0.031        0.000                      0                 5371        9.020        0.000                       0                  2147  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0         18.224        0.000                      0                   68                                                                        
clk_fpga_0    clk_fpga_1         38.510        0.000                      0                   86                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_1         clk_fpga_1              15.915        0.000                      0                    1        1.085        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.121ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.462ns  (logic 1.450ns (17.135%)  route 7.012ns (82.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 12.761 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        1.765     3.073    armps_wrapper_i/armps_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.523 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=78, routed)          7.012    11.535    armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/s_axi_wdata[1]
    SLICE_X36Y34         FDSE                                         r  armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        1.569    12.761    armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X36Y34         FDSE                                         r  armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_reg[1]/C
                         clock pessimism              0.130    12.891    
                         clock uncertainty           -0.154    12.737    
    SLICE_X36Y34         FDSE (Setup_fdse_C_D)       -0.081    12.656    armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.656    
                         arrival time                         -11.535    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.306ns  (logic 1.450ns (17.457%)  route 6.856ns (82.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        1.765     3.073    armps_wrapper_i/armps_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.523 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=78, routed)          6.856    11.379    armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/WRITE_FIFO_I/s_axi_wdata[1]
    SLICE_X34Y28         SRL16E                                       r  armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        1.488    12.680    armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/WRITE_FIFO_I/s_axi_aclk
    SLICE_X34Y28         SRL16E                                       r  armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
                         clock pessimism              0.130    12.810    
                         clock uncertainty           -0.154    12.656    
    SLICE_X34Y28         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    12.637    armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                         -11.379    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.155ns  (logic 1.450ns (17.781%)  route 6.705ns (82.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        1.765     3.073    armps_wrapper_i/armps_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.523 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=78, routed)          6.705    11.228    armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/s_axi_wdata[1]
    SLICE_X26Y32         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        1.491    12.683    armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/s_axi_aclk
    SLICE_X26Y32         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_reg[1]/C
                         clock pessimism              0.130    12.813    
                         clock uncertainty           -0.154    12.659    
    SLICE_X26Y32         FDRE (Setup_fdre_C_D)       -0.093    12.566    armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.184ns  (logic 1.450ns (17.718%)  route 6.734ns (82.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        1.765     3.073    armps_wrapper_i/armps_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.523 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=78, routed)          6.734    11.257    armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/s_axi_wdata[2]
    SLICE_X31Y32         FDSE                                         r  armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        1.491    12.683    armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X31Y32         FDSE                                         r  armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[2]/C
                         clock pessimism              0.130    12.813    
                         clock uncertainty           -0.154    12.659    
    SLICE_X31Y32         FDSE (Setup_fdse_C_D)       -0.061    12.598    armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.353ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.217ns  (logic 1.450ns (17.646%)  route 6.767ns (82.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        1.765     3.073    armps_wrapper_i/armps_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.523 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=65, routed)          6.767    11.290    armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/s_axi_wdata[7]
    SLICE_X30Y32         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        1.491    12.683    armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X30Y32         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_reg[7]/C
                         clock pessimism              0.130    12.813    
                         clock uncertainty           -0.154    12.659    
    SLICE_X30Y32         FDRE (Setup_fdre_C_D)       -0.016    12.643    armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_reg[7]
  -------------------------------------------------------------------
                         required time                         12.643    
                         arrival time                         -11.290    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.245ns  (logic 1.574ns (19.091%)  route 6.671ns (80.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        1.765     3.073    armps_wrapper_i/armps_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.523 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=65, routed)          6.671    11.193    armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[7]
    SLICE_X26Y31         LUT6 (Prop_lut6_I0_O)        0.124    11.317 r  armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    11.317    armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/Bus_RNW_reg_reg_6
    SLICE_X26Y31         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        1.489    12.681    armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/s_axi_aclk
    SLICE_X26Y31         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]/C
                         clock pessimism              0.130    12.811    
                         clock uncertainty           -0.154    12.657    
    SLICE_X26Y31         FDRE (Setup_fdre_C_D)        0.031    12.688    armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                         -11.317    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.233ns  (logic 1.574ns (19.119%)  route 6.659ns (80.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        1.765     3.073    armps_wrapper_i/armps_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[5])
                                                      1.450     4.523 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[5]
                         net (fo=65, routed)          6.659    11.182    armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[5]
    SLICE_X26Y31         LUT6 (Prop_lut6_I0_O)        0.124    11.306 r  armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    11.306    armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/Bus_RNW_reg_reg_4
    SLICE_X26Y31         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        1.489    12.681    armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/s_axi_aclk
    SLICE_X26Y31         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]/C
                         clock pessimism              0.130    12.811    
                         clock uncertainty           -0.154    12.657    
    SLICE_X26Y31         FDRE (Setup_fdre_C_D)        0.031    12.688    armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                         -11.306    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.106ns  (logic 1.450ns (17.888%)  route 6.656ns (82.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        1.765     3.073    armps_wrapper_i/armps_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.523 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=78, routed)          6.656    11.179    armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/s_axi_wdata[2]
    SLICE_X33Y33         FDSE                                         r  armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        1.493    12.685    armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X33Y33         FDSE                                         r  armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[2]/C
                         clock pessimism              0.130    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X33Y33         FDSE (Setup_fdse_C_D)       -0.067    12.594    armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                         -11.179    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/axi_uart16550_6/U0/XUART_I_1/UART16550_I_1/d_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.075ns  (logic 1.450ns (17.957%)  route 6.625ns (82.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        1.765     3.073    armps_wrapper_i/armps_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.523 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=78, routed)          6.625    11.147    armps_wrapper_i/armps_i/axi_uart16550_6/U0/XUART_I_1/UART16550_I_1/s_axi_wdata[1]
    SLICE_X29Y39         FDRE                                         r  armps_wrapper_i/armps_i/axi_uart16550_6/U0/XUART_I_1/UART16550_I_1/d_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        1.497    12.689    armps_wrapper_i/armps_i/axi_uart16550_6/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X29Y39         FDRE                                         r  armps_wrapper_i/armps_i/axi_uart16550_6/U0/XUART_I_1/UART16550_I_1/d_d_reg[1]/C
                         clock pessimism              0.130    12.819    
                         clock uncertainty           -0.154    12.665    
    SLICE_X29Y39         FDRE (Setup_fdre_C_D)       -0.081    12.584    armps_wrapper_i/armps_i/axi_uart16550_6/U0/XUART_I_1/UART16550_I_1/d_d_reg[1]
  -------------------------------------------------------------------
                         required time                         12.584    
                         arrival time                         -11.147    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.034ns  (logic 1.450ns (18.048%)  route 6.584ns (81.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        1.765     3.073    armps_wrapper_i/armps_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.523 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=78, routed)          6.584    11.107    armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/s_axi_wdata[1]
    SLICE_X31Y32         FDSE                                         r  armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        1.491    12.683    armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X31Y32         FDSE                                         r  armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[1]/C
                         clock pessimism              0.130    12.813    
                         clock uncertainty           -0.154    12.659    
    SLICE_X31Y32         FDSE (Setup_fdse_C_D)       -0.081    12.578    armps_wrapper_i/armps_i/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                         -11.107    
  -------------------------------------------------------------------
                         slack                                  1.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/IPIC_IF_I_1/wrReq_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/IPIC_IF_I_1/wrReq_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.589%)  route 0.224ns (61.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        0.551     0.892    armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/IPIC_IF_I_1/s_axi_aclk
    SLICE_X19Y71         FDRE                                         r  armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/IPIC_IF_I_1/wrReq_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y71         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/IPIC_IF_I_1/wrReq_d1_reg/Q
                         net (fo=2, routed)           0.224     1.257    armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/IPIC_IF_I_1/wrReq_d1
    SLICE_X23Y71         FDRE                                         r  armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/IPIC_IF_I_1/wrReq_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        0.815     1.185    armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/IPIC_IF_I_1/s_axi_aclk
    SLICE_X23Y71         FDRE                                         r  armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/IPIC_IF_I_1/wrReq_d2_reg/C
                         clock pessimism             -0.034     1.151    
    SLICE_X23Y71         FDRE (Hold_fdre_C_D)         0.070     1.221    armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/IPIC_IF_I_1/wrReq_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/al_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.861%)  route 0.242ns (63.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        0.554     0.895    armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X23Y64         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/al_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/al_i_reg/Q
                         net (fo=1, routed)           0.242     1.277    armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/al_i_reg[4]
    SLICE_X19Y61         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        0.828     1.198    armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X19Y61         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[0]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X19Y61         FDRE (Hold_fdre_C_D)         0.075     1.239    armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/srw_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/sr_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.558%)  route 0.245ns (63.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        0.554     0.895    armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X22Y63         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/srw_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y63         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/srw_i_reg/Q
                         net (fo=3, routed)           0.245     1.280    armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_3[2]
    SLICE_X18Y63         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/sr_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        0.825     1.195    armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X18Y63         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/sr_i_reg[4]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X18Y63         FDRE (Hold_fdre_C_D)         0.070     1.231    armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/sr_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.003%)  route 0.248ns (65.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        0.552     0.893    armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/s_axi_aclk
    SLICE_X22Y82         FDRE                                         r  armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y82         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d_reg[6]/Q
                         net (fo=2, routed)           0.248     1.269    armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/rx_fifo_data_in[6]
    SLICE_X20Y81         SRL16E                                       r  armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        0.820     1.190    armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/s_axi_aclk
    SLICE_X20Y81         SRL16E                                       r  armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism             -0.034     1.156    
    SLICE_X20Y81         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.218    armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.093%)  route 0.186ns (56.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        0.558     0.899    armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X23Y53         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y53         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=30, routed)          0.186     1.226    armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X20Y53         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        0.829     1.199    armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y53         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y53         FDRE (Hold_fdre_C_R)         0.009     1.174    armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.093%)  route 0.186ns (56.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        0.558     0.899    armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X23Y53         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y53         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=30, routed)          0.186     1.226    armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X20Y53         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        0.829     1.199    armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y53         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y53         FDRE (Hold_fdre_C_R)         0.009     1.174    armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        0.582     0.923    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y40          FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.110     1.174    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X0Y39          SRLC32E                                      r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        0.849     1.219    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y39          SRLC32E                                      r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.281     0.938    
    SLICE_X0Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.121    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.288%)  route 0.234ns (55.712%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        0.550     0.891    armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/IPIC_IF_I_1/s_axi_aclk
    SLICE_X23Y69         FDRE                                         r  armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y69         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg/Q
                         net (fo=4, routed)           0.234     1.266    armps_wrapper_i/armps_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_RdAcknowledge_reg
    SLICE_X19Y70         LUT5 (Prop_lut5_I4_O)        0.045     1.311 r  armps_wrapper_i/armps_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.311    armps_wrapper_i/armps_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1_n_0
    SLICE_X19Y70         FDRE                                         r  armps_wrapper_i/armps_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        0.819     1.189    armps_wrapper_i/armps_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X19Y70         FDRE                                         r  armps_wrapper_i/armps_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X19Y70         FDRE (Hold_fdre_C_D)         0.092     1.247    armps_wrapper_i/armps_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.680%)  route 0.240ns (56.319%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        0.562     0.903    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X19Y52         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[15]/Q
                         net (fo=4, routed)           0.240     1.283    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/xbar/inst/m_atarget_hot[15]
    SLICE_X19Y44         LUT5 (Prop_lut5_I3_O)        0.045     1.328 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/xbar/inst/gen_axilite.s_axi_rvalid_i_i_1/O
                         net (fo=1, routed)           0.000     1.328    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg_0
    SLICE_X19Y44         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        0.831     1.201    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X19Y44         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/C
                         clock pessimism             -0.029     1.172    
    SLICE_X19Y44         FDRE (Hold_fdre_C_D)         0.091     1.263    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.773%)  route 0.174ns (55.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        0.554     0.895    armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X23Y64         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en_reg/Q
                         net (fo=8, routed)           0.174     1.210    armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/E[0]
    SLICE_X20Y63         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5446, routed)        0.824     1.194    armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/s_axi_aclk
    SLICE_X20Y63         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_reg[1]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X20Y63         FDRE (Hold_fdre_C_CE)       -0.016     1.144    armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK   n/a            4.000         10.000      6.000      XADC_X0Y0      armps_wrapper_i/armps_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X24Y66   armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/dtre_d1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X23Y66   armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/gen_start_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X20Y66   armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/gen_stop_d1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X23Y66   armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/gen_stop_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X23Y64   armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X22Y65   armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/master_slave_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X23Y66   armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/msms_d1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X23Y66   armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/msms_d2_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y80   armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y80   armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y80   armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y66   armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y66   armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y66   armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y66   armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y66   armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y66   armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y66   armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y58   armps_wrapper_i/armps_i/axi_uart16550_3/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y58   armps_wrapper_i/armps_i/axi_uart16550_3/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y58   armps_wrapper_i/armps_i/axi_uart16550_3/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y58   armps_wrapper_i/armps_i/axi_uart16550_3/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y58   armps_wrapper_i/armps_i/axi_uart16550_3/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y59   armps_wrapper_i/armps_i/axi_uart16550_3/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y38   armps_wrapper_i/armps_i/rst_processing_system7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y64    armps_wrapper_i/armps_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y69   armps_wrapper_i/armps_i/axi_uart16550_5/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y69   armps_wrapper_i/armps_i/axi_uart16550_5/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        9.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.293ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg31_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.230ns  (logic 0.704ns (6.882%)  route 9.526ns (93.118%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 22.736 - 20.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        1.665     2.973    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/s_ready_i_reg_0
    SLICE_X21Y33         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/m_valid_i_reg/Q
                         net (fo=9, routed)           1.455     4.884    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X22Y29         LUT5 (Prop_lut5_I0_O)        0.124     5.008 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=64, routed)          6.736    11.744    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg1[31]_i_2_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I2_O)        0.124    11.868 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg31[23]_i_1/O
                         net (fo=8, routed)           1.335    13.203    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0
    SLICE_X4Y16          FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg31_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        1.544    22.736    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y16          FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg31_reg[18]/C
                         clock pessimism              0.230    22.967    
                         clock uncertainty           -0.302    22.665    
    SLICE_X4Y16          FDRE (Setup_fdre_C_CE)      -0.169    22.496    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg31_reg[18]
  -------------------------------------------------------------------
                         required time                         22.496    
                         arrival time                         -13.203    
  -------------------------------------------------------------------
                         slack                                  9.293    

Slack (MET) :             9.539ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg17_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.953ns  (logic 0.704ns (7.074%)  route 9.249ns (92.926%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.742 - 20.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        1.665     2.973    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/s_ready_i_reg_0
    SLICE_X21Y33         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/m_valid_i_reg/Q
                         net (fo=9, routed)           1.455     4.884    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X22Y29         LUT5 (Prop_lut5_I0_O)        0.124     5.008 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=64, routed)          6.794    11.802    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg1[31]_i_2_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I2_O)        0.124    11.926 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg17[23]_i_1/O
                         net (fo=8, routed)           1.000    12.926    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0
    SLICE_X2Y9           FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg17_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        1.549    22.742    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y9           FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg17_reg[18]/C
                         clock pessimism              0.230    22.972    
                         clock uncertainty           -0.302    22.670    
    SLICE_X2Y9           FDRE (Setup_fdre_C_CE)      -0.205    22.465    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg17_reg[18]
  -------------------------------------------------------------------
                         required time                         22.465    
                         arrival time                         -12.926    
  -------------------------------------------------------------------
                         slack                                  9.539    

Slack (MET) :             9.539ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg17_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.953ns  (logic 0.704ns (7.074%)  route 9.249ns (92.926%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.742 - 20.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        1.665     2.973    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/s_ready_i_reg_0
    SLICE_X21Y33         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/m_valid_i_reg/Q
                         net (fo=9, routed)           1.455     4.884    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X22Y29         LUT5 (Prop_lut5_I0_O)        0.124     5.008 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=64, routed)          6.794    11.802    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg1[31]_i_2_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I2_O)        0.124    11.926 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg17[23]_i_1/O
                         net (fo=8, routed)           1.000    12.926    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0
    SLICE_X2Y9           FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg17_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        1.549    22.742    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y9           FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg17_reg[19]/C
                         clock pessimism              0.230    22.972    
                         clock uncertainty           -0.302    22.670    
    SLICE_X2Y9           FDRE (Setup_fdre_C_CE)      -0.205    22.465    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg17_reg[19]
  -------------------------------------------------------------------
                         required time                         22.465    
                         arrival time                         -12.926    
  -------------------------------------------------------------------
                         slack                                  9.539    

Slack (MET) :             9.539ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg17_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.953ns  (logic 0.704ns (7.074%)  route 9.249ns (92.926%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.742 - 20.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        1.665     2.973    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/s_ready_i_reg_0
    SLICE_X21Y33         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/m_valid_i_reg/Q
                         net (fo=9, routed)           1.455     4.884    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X22Y29         LUT5 (Prop_lut5_I0_O)        0.124     5.008 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=64, routed)          6.794    11.802    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg1[31]_i_2_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I2_O)        0.124    11.926 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg17[23]_i_1/O
                         net (fo=8, routed)           1.000    12.926    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0
    SLICE_X2Y9           FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg17_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        1.549    22.742    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y9           FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg17_reg[20]/C
                         clock pessimism              0.230    22.972    
                         clock uncertainty           -0.302    22.670    
    SLICE_X2Y9           FDRE (Setup_fdre_C_CE)      -0.205    22.465    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg17_reg[20]
  -------------------------------------------------------------------
                         required time                         22.465    
                         arrival time                         -12.926    
  -------------------------------------------------------------------
                         slack                                  9.539    

Slack (MET) :             9.539ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg17_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.953ns  (logic 0.704ns (7.074%)  route 9.249ns (92.926%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.742 - 20.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        1.665     2.973    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/s_ready_i_reg_0
    SLICE_X21Y33         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/m_valid_i_reg/Q
                         net (fo=9, routed)           1.455     4.884    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X22Y29         LUT5 (Prop_lut5_I0_O)        0.124     5.008 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=64, routed)          6.794    11.802    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg1[31]_i_2_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I2_O)        0.124    11.926 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg17[23]_i_1/O
                         net (fo=8, routed)           1.000    12.926    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0
    SLICE_X2Y9           FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg17_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        1.549    22.742    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y9           FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg17_reg[21]/C
                         clock pessimism              0.230    22.972    
                         clock uncertainty           -0.302    22.670    
    SLICE_X2Y9           FDRE (Setup_fdre_C_CE)      -0.205    22.465    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg17_reg[21]
  -------------------------------------------------------------------
                         required time                         22.465    
                         arrival time                         -12.926    
  -------------------------------------------------------------------
                         slack                                  9.539    

Slack (MET) :             9.539ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg17_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.953ns  (logic 0.704ns (7.074%)  route 9.249ns (92.926%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.742 - 20.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        1.665     2.973    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/s_ready_i_reg_0
    SLICE_X21Y33         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/m_valid_i_reg/Q
                         net (fo=9, routed)           1.455     4.884    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X22Y29         LUT5 (Prop_lut5_I0_O)        0.124     5.008 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=64, routed)          6.794    11.802    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg1[31]_i_2_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I2_O)        0.124    11.926 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg17[23]_i_1/O
                         net (fo=8, routed)           1.000    12.926    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0
    SLICE_X2Y9           FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg17_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        1.549    22.742    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y9           FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg17_reg[22]/C
                         clock pessimism              0.230    22.972    
                         clock uncertainty           -0.302    22.670    
    SLICE_X2Y9           FDRE (Setup_fdre_C_CE)      -0.205    22.465    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg17_reg[22]
  -------------------------------------------------------------------
                         required time                         22.465    
                         arrival time                         -12.926    
  -------------------------------------------------------------------
                         slack                                  9.539    

Slack (MET) :             9.581ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg5_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.489ns  (logic 0.580ns (6.112%)  route 8.909ns (93.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        1.711     3.019    armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/slowest_sync_clk
    SLICE_X2Y27          FDRE                                         r  armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.456     3.475 f  armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=23, routed)          0.466     3.941    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X4Y25          LUT1 (Prop_lut1_I0_O)        0.124     4.065 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/pwm_i_1/O
                         net (fo=1082, routed)        8.443    12.508    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_araddr_reg[2]_0
    SLICE_X29Y7          FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg5_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        1.498    22.691    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y7          FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg5_reg[19]/C
                         clock pessimism              0.130    22.820    
                         clock uncertainty           -0.302    22.518    
    SLICE_X29Y7          FDRE (Setup_fdre_C_R)       -0.429    22.089    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg5_reg[19]
  -------------------------------------------------------------------
                         required time                         22.089    
                         arrival time                         -12.508    
  -------------------------------------------------------------------
                         slack                                  9.581    

Slack (MET) :             9.581ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg5_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.489ns  (logic 0.580ns (6.112%)  route 8.909ns (93.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        1.711     3.019    armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/slowest_sync_clk
    SLICE_X2Y27          FDRE                                         r  armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.456     3.475 f  armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=23, routed)          0.466     3.941    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X4Y25          LUT1 (Prop_lut1_I0_O)        0.124     4.065 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/pwm_i_1/O
                         net (fo=1082, routed)        8.443    12.508    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_araddr_reg[2]_0
    SLICE_X29Y7          FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg5_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        1.498    22.691    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y7          FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg5_reg[21]/C
                         clock pessimism              0.130    22.820    
                         clock uncertainty           -0.302    22.518    
    SLICE_X29Y7          FDRE (Setup_fdre_C_R)       -0.429    22.089    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg5_reg[21]
  -------------------------------------------------------------------
                         required time                         22.089    
                         arrival time                         -12.508    
  -------------------------------------------------------------------
                         slack                                  9.581    

Slack (MET) :             9.581ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg5_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.489ns  (logic 0.580ns (6.112%)  route 8.909ns (93.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        1.711     3.019    armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/slowest_sync_clk
    SLICE_X2Y27          FDRE                                         r  armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.456     3.475 f  armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=23, routed)          0.466     3.941    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X4Y25          LUT1 (Prop_lut1_I0_O)        0.124     4.065 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/pwm_i_1/O
                         net (fo=1082, routed)        8.443    12.508    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_araddr_reg[2]_0
    SLICE_X29Y7          FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg5_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        1.498    22.691    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y7          FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg5_reg[22]/C
                         clock pessimism              0.130    22.820    
                         clock uncertainty           -0.302    22.518    
    SLICE_X29Y7          FDRE (Setup_fdre_C_R)       -0.429    22.089    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg5_reg[22]
  -------------------------------------------------------------------
                         required time                         22.089    
                         arrival time                         -12.508    
  -------------------------------------------------------------------
                         slack                                  9.581    

Slack (MET) :             9.581ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg5_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.489ns  (logic 0.580ns (6.112%)  route 8.909ns (93.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        1.711     3.019    armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/slowest_sync_clk
    SLICE_X2Y27          FDRE                                         r  armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.456     3.475 f  armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=23, routed)          0.466     3.941    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X4Y25          LUT1 (Prop_lut1_I0_O)        0.124     4.065 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/pwm_i_1/O
                         net (fo=1082, routed)        8.443    12.508    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_araddr_reg[2]_0
    SLICE_X29Y7          FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg5_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        1.498    22.691    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y7          FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg5_reg[23]/C
                         clock pessimism              0.130    22.820    
                         clock uncertainty           -0.302    22.518    
    SLICE_X29Y7          FDRE (Setup_fdre_C_R)       -0.429    22.089    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg5_reg[23]
  -------------------------------------------------------------------
                         required time                         22.089    
                         arrival time                         -12.508    
  -------------------------------------------------------------------
                         slack                                  9.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/DI[26]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.064%)  route 0.217ns (56.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        0.556     0.896    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/s00_axi_aclk
    SLICE_X6Y28          FDRE                                         r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164     1.061 r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[26]/Q
                         net (fo=1, routed)           0.217     1.277    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/DI[26]
    RAMB18_X0Y10         FIFO18E1                                     r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/DI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        0.861     1.231    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/s00_axi_aclk
    RAMB18_X0Y10         FIFO18E1                                     r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/WRCLK
                         clock pessimism             -0.281     0.950    
    RAMB18_X0Y10         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[26])
                                                      0.296     1.246    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/DI[27]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.064%)  route 0.217ns (56.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        0.556     0.896    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/s00_axi_aclk
    SLICE_X6Y28          FDRE                                         r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164     1.061 r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[27]/Q
                         net (fo=1, routed)           0.217     1.277    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/DI[27]
    RAMB18_X0Y10         FIFO18E1                                     r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/DI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        0.861     1.231    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/s00_axi_aclk
    RAMB18_X0Y10         FIFO18E1                                     r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/WRCLK
                         clock pessimism             -0.281     0.950    
    RAMB18_X0Y10         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[27])
                                                      0.296     1.246    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/DI[28]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.952%)  route 0.218ns (57.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        0.556     0.896    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/s00_axi_aclk
    SLICE_X6Y28          FDRE                                         r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164     1.061 r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[28]/Q
                         net (fo=1, routed)           0.218     1.278    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/DI[28]
    RAMB18_X0Y10         FIFO18E1                                     r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/DI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        0.861     1.231    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/s00_axi_aclk
    RAMB18_X0Y10         FIFO18E1                                     r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/WRCLK
                         clock pessimism             -0.281     0.950    
    RAMB18_X0Y10         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[28])
                                                      0.296     1.246    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/DI[30]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.728%)  route 0.220ns (57.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        0.557     0.898    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/s00_axi_aclk
    SLICE_X6Y29          FDRE                                         r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.164     1.062 r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[30]/Q
                         net (fo=1, routed)           0.220     1.281    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/DI[30]
    RAMB18_X0Y10         FIFO18E1                                     r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/DI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        0.861     1.231    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/s00_axi_aclk
    RAMB18_X0Y10         FIFO18E1                                     r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/WRCLK
                         clock pessimism             -0.281     0.950    
    RAMB18_X0Y10         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[30])
                                                      0.296     1.246    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/DI[29]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.916%)  route 0.227ns (58.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        0.557     0.898    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/s00_axi_aclk
    SLICE_X6Y29          FDRE                                         r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.164     1.062 r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[29]/Q
                         net (fo=1, routed)           0.227     1.289    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/DI[29]
    RAMB18_X0Y10         FIFO18E1                                     r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/DI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        0.861     1.231    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/s00_axi_aclk
    RAMB18_X0Y10         FIFO18E1                                     r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/WRCLK
                         clock pessimism             -0.281     0.950    
    RAMB18_X0Y10         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[29])
                                                      0.296     1.246    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/src_send_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/src_sendd_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.227%)  route 0.248ns (63.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        0.556     0.897    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/out
    SLICE_X22Y34         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/src_send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/src_send_reg/Q
                         net (fo=2, routed)           0.248     1.286    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/src_send
    SLICE_X21Y37         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/src_sendd_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        0.826     1.196    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/src_clk
    SLICE_X21Y37         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/src_sendd_ff_reg/C
                         clock pessimism             -0.034     1.162    
    SLICE_X21Y37         FDRE (Hold_fdre_C_D)         0.066     1.228    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/src_sendd_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/pwm_inst0/period_prev_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.408%)  route 0.223ns (57.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        0.559     0.900    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y9          FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y9          FDRE (Prop_fdre_C_Q)         0.164     1.064 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=5, routed)           0.223     1.286    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/pwm_inst0/D[16]
    SLICE_X17Y8          FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/pwm_inst0/period_prev_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        0.830     1.200    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/pwm_inst0/s00_axi_aclk
    SLICE_X17Y8          FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/pwm_inst0/period_prev_reg[16]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X17Y8          FDRE (Hold_fdre_C_D)         0.055     1.221    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/pwm_inst0/period_prev_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/DI[31]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.179%)  route 0.311ns (68.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        0.572     0.913    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/s00_axi_aclk
    SLICE_X5Y25          FDRE                                         r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.141     1.054 r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_value_reg/Q
                         net (fo=1, routed)           0.311     1.365    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/DI[31]
    RAMB18_X0Y10         FIFO18E1                                     r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/DI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        0.861     1.231    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/s00_axi_aclk
    RAMB18_X0Y10         FIFO18E1                                     r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/WRCLK
                         clock pessimism             -0.262     0.969    
    RAMB18_X0Y10         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[31])
                                                      0.296     1.265    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg12_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.135%)  route 0.312ns (68.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        0.547     0.888    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_clk
    SLICE_X21Y25         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[2]/Q
                         net (fo=32, routed)          0.312     1.340    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_wdata[2]
    SLICE_X25Y14         FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg12_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        0.823     1.193    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y14         FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg12_reg[2]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X25Y14         FDRE (Hold_fdre_C_D)         0.070     1.229    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg12_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        0.551     0.892    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X23Y29         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.088    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff[0]
    SLICE_X23Y29         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        0.817     1.187    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X23Y29         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.295     0.892    
    SLICE_X23Y29         FDRE (Hold_fdre_C_D)         0.075     0.967    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FIFO18E1/RDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y10   armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y10   armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/WRCLK
Min Period        n/a     BUFG/I          n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C          n/a            1.000         20.000      19.000     SLICE_X21Y22   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C          n/a            1.000         20.000      19.000     SLICE_X21Y22   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
Min Period        n/a     FDRE/C          n/a            1.000         20.000      19.000     SLICE_X21Y22   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C          n/a            1.000         20.000      19.000     SLICE_X21Y22   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep/C
Min Period        n/a     FDRE/C          n/a            1.000         20.000      19.000     SLICE_X20Y26   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C          n/a            1.000         20.000      19.000     SLICE_X20Y22   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C          n/a            1.000         20.000      19.000     SLICE_X20Y22   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.980         10.000      9.020      SLICE_X0Y28    armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.980         10.000      9.020      SLICE_X0Y28    armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.500         10.000      9.500      SLICE_X20Y26   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         10.000      9.500      SLICE_X21Y29   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         10.000      9.500      SLICE_X21Y26   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         10.000      9.500      SLICE_X21Y26   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         10.000      9.500      SLICE_X15Y1    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg24_reg[5]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         10.000      9.500      SLICE_X17Y0    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg24_reg[6]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         10.000      9.500      SLICE_X17Y3    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg24_reg[7]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         10.000      9.500      SLICE_X5Y1     armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg24_reg[8]/C
High Pulse Width  Slow    SRL16E/CLK      n/a            0.980         10.000      9.020      SLICE_X0Y28    armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.980         10.000      9.020      SLICE_X0Y28    armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C          n/a            0.500         10.000      9.500      SLICE_X17Y0    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg24_reg[6]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         10.000      9.500      SLICE_X17Y3    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg24_reg[7]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         10.000      9.500      SLICE_X30Y2    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/pwm_inst2/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         10.000      9.500      SLICE_X30Y2    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/pwm_inst2/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         10.000      9.500      SLICE_X15Y10   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/pwm_inst7/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         10.000      9.500      SLICE_X19Y1    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg25_reg[2]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         10.000      9.500      SLICE_X19Y1    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg25_reg[3]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         10.000      9.500      SLICE_X30Y3    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/pwm_inst2/counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       18.224ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.224ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.496ns  (logic 0.419ns (28.012%)  route 1.077ns (71.988%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[22]/C
    SLICE_X14Y33         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           1.077     1.496    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[22]
    SLICE_X15Y35         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X15Y35         FDRE (Setup_fdre_C_D)       -0.280    19.720    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[22]
  -------------------------------------------------------------------
                         required time                         19.720    
                         arrival time                          -1.496    
  -------------------------------------------------------------------
                         slack                                 18.224    

Slack (MET) :             18.318ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.577ns  (logic 0.456ns (28.907%)  route 1.121ns (71.093%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[11]/C
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[11]/Q
                         net (fo=1, routed)           1.121     1.577    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[11]
    SLICE_X15Y33         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X15Y33         FDRE (Setup_fdre_C_D)       -0.105    19.895    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         19.895    
                         arrival time                          -1.577    
  -------------------------------------------------------------------
                         slack                                 18.318    

Slack (MET) :             18.513ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.426ns  (logic 0.456ns (31.978%)  route 0.970ns (68.022%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[19]/C
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[19]/Q
                         net (fo=1, routed)           0.970     1.426    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[19]
    SLICE_X14Y28         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X14Y28         FDRE (Setup_fdre_C_D)       -0.061    19.939    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[19]
  -------------------------------------------------------------------
                         required time                         19.939    
                         arrival time                          -1.426    
  -------------------------------------------------------------------
                         slack                                 18.513    

Slack (MET) :             18.555ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.203ns  (logic 0.419ns (34.843%)  route 0.784ns (65.157%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[13]/C
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[13]/Q
                         net (fo=1, routed)           0.784     1.203    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[13]
    SLICE_X17Y33         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X17Y33         FDRE (Setup_fdre_C_D)       -0.242    19.758    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[13]
  -------------------------------------------------------------------
                         required time                         19.758    
                         arrival time                          -1.203    
  -------------------------------------------------------------------
                         slack                                 18.555    

Slack (MET) :             18.619ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.137ns  (logic 0.478ns (42.035%)  route 0.659ns (57.965%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[31]/C
    SLICE_X16Y35         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)           0.659     1.137    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[31]
    SLICE_X19Y35         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X19Y35         FDRE (Setup_fdre_C_D)       -0.244    19.756    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[31]
  -------------------------------------------------------------------
                         required time                         19.756    
                         arrival time                          -1.137    
  -------------------------------------------------------------------
                         slack                                 18.619    

Slack (MET) :             18.627ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.268ns  (logic 0.456ns (35.969%)  route 0.812ns (64.031%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[14]/C
    SLICE_X14Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[14]/Q
                         net (fo=1, routed)           0.812     1.268    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[14]
    SLICE_X15Y33         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X15Y33         FDRE (Setup_fdre_C_D)       -0.105    19.895    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[14]
  -------------------------------------------------------------------
                         required time                         19.895    
                         arrival time                          -1.268    
  -------------------------------------------------------------------
                         slack                                 18.627    

Slack (MET) :             18.649ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.122ns  (logic 0.478ns (42.594%)  route 0.644ns (57.406%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[27]/C
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[27]/Q
                         net (fo=1, routed)           0.644     1.122    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[27]
    SLICE_X17Y33         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X17Y33         FDRE (Setup_fdre_C_D)       -0.229    19.771    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[27]
  -------------------------------------------------------------------
                         required time                         19.771    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                 18.649    

Slack (MET) :             18.672ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.247ns  (logic 0.456ns (36.565%)  route 0.791ns (63.435%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[2]/C
    SLICE_X18Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.791     1.247    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[2]
    SLICE_X19Y33         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X19Y33         FDRE (Setup_fdre_C_D)       -0.081    19.919    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         19.919    
                         arrival time                          -1.247    
  -------------------------------------------------------------------
                         slack                                 18.672    

Slack (MET) :             18.677ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.101ns  (logic 0.478ns (43.413%)  route 0.623ns (56.587%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[4]/C
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.623     1.101    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[4]
    SLICE_X20Y32         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X20Y32         FDRE (Setup_fdre_C_D)       -0.222    19.778    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         19.778    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 18.677    

Slack (MET) :             18.679ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.254ns  (logic 0.518ns (41.322%)  route 0.736ns (58.678%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y22                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[30]/C
    SLICE_X16Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.736     1.254    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[30]
    SLICE_X15Y26         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X15Y26         FDRE (Setup_fdre_C_D)       -0.067    19.933    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         19.933    
                         arrival time                          -1.254    
  -------------------------------------------------------------------
                         slack                                 18.679    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       38.510ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.510ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.423ns  (logic 0.456ns (32.043%)  route 0.967ns (67.957%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[6]/C
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.967     1.423    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[6]
    SLICE_X14Y23         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X14Y23         FDRE (Setup_fdre_C_D)       -0.067    39.933    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         39.933    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                 38.510    

Slack (MET) :             38.541ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.378ns  (logic 0.456ns (33.090%)  route 0.922ns (66.910%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[32]/C
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[32]/Q
                         net (fo=1, routed)           0.922     1.378    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[32]
    SLICE_X11Y25         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X11Y25         FDRE (Setup_fdre_C_D)       -0.081    39.919    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[32]
  -------------------------------------------------------------------
                         required time                         39.919    
                         arrival time                          -1.378    
  -------------------------------------------------------------------
                         slack                                 38.541    

Slack (MET) :             38.559ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.360ns  (logic 0.456ns (33.524%)  route 0.904ns (66.476%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[30]/C
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.904     1.360    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[30]
    SLICE_X18Y34         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X18Y34         FDRE (Setup_fdre_C_D)       -0.081    39.919    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         39.919    
                         arrival time                          -1.360    
  -------------------------------------------------------------------
                         slack                                 38.559    

Slack (MET) :             38.602ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.337ns  (logic 0.456ns (34.113%)  route 0.881ns (65.887%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[3]/C
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.881     1.337    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[3]
    SLICE_X15Y32         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X15Y32         FDRE (Setup_fdre_C_D)       -0.061    39.939    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         39.939    
                         arrival time                          -1.337    
  -------------------------------------------------------------------
                         slack                                 38.602    

Slack (MET) :             38.618ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.324ns  (logic 0.518ns (39.129%)  route 0.806ns (60.871%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[25]/C
    SLICE_X12Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[25]/Q
                         net (fo=1, routed)           0.806     1.324    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[25]
    SLICE_X11Y33         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X11Y33         FDRE (Setup_fdre_C_D)       -0.058    39.942    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[25]
  -------------------------------------------------------------------
                         required time                         39.942    
                         arrival time                          -1.324    
  -------------------------------------------------------------------
                         slack                                 38.618    

Slack (MET) :             38.623ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.310ns  (logic 0.518ns (39.533%)  route 0.792ns (60.467%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33                                       0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[18]/C
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[18]/Q
                         net (fo=1, routed)           0.792     1.310    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[18]
    SLICE_X7Y33          FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X7Y33          FDRE (Setup_fdre_C_D)       -0.067    39.933    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[18]
  -------------------------------------------------------------------
                         required time                         39.933    
                         arrival time                          -1.310    
  -------------------------------------------------------------------
                         slack                                 38.623    

Slack (MET) :             38.653ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.280ns  (logic 0.518ns (40.464%)  route 0.762ns (59.536%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[10]/C
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[10]/Q
                         net (fo=1, routed)           0.762     1.280    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[10]
    SLICE_X13Y30         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X13Y30         FDRE (Setup_fdre_C_D)       -0.067    39.933    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         39.933    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                 38.653    

Slack (MET) :             38.675ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.088ns  (logic 0.419ns (38.512%)  route 0.669ns (61.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[33]/C
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[33]/Q
                         net (fo=1, routed)           0.669     1.088    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[33]
    SLICE_X11Y33         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X11Y33         FDRE (Setup_fdre_C_D)       -0.237    39.763    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[33]
  -------------------------------------------------------------------
                         required time                         39.763    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                 38.675    

Slack (MET) :             38.703ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.064ns  (logic 0.419ns (39.398%)  route 0.645ns (60.602%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28                                       0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[23]/C
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           0.645     1.064    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[23]
    SLICE_X9Y26          FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X9Y26          FDRE (Setup_fdre_C_D)       -0.233    39.767    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         required time                         39.767    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                 38.703    

Slack (MET) :             38.705ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.073ns  (logic 0.419ns (39.045%)  route 0.654ns (60.955%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[6]/C
    SLICE_X19Y30         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.654     1.073    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[6]
    SLICE_X18Y30         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X18Y30         FDRE (Setup_fdre_C_D)       -0.222    39.778    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         39.778    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                 38.705    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       15.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.915ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RST
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.456ns (33.727%)  route 0.896ns (66.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 22.726 - 20.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        1.711     3.019    armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/slowest_sync_clk
    SLICE_X2Y27          FDRE                                         r  armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.456     3.475 r  armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=23, routed)          0.896     4.371    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/s00_axi_aresetn
    RAMB18_X0Y10         FIFO18E1                                     f  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        1.534    22.726    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/s00_axi_aclk
    RAMB18_X0Y10         FIFO18E1                                     r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/WRCLK
                         clock pessimism              0.230    22.956    
                         clock uncertainty           -0.302    22.654    
    RAMB18_X0Y10         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    20.286    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1
  -------------------------------------------------------------------
                         required time                         20.286    
                         arrival time                          -4.371    
  -------------------------------------------------------------------
                         slack                                 15.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RST
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.141ns (25.542%)  route 0.411ns (74.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        0.575     0.916    armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/slowest_sync_clk
    SLICE_X2Y27          FDRE                                         r  armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.141     1.057 r  armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=23, routed)          0.411     1.468    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/s00_axi_aresetn
    RAMB18_X0Y10         FIFO18E1                                     f  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2146, routed)        0.864     1.234    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/s00_axi_aclk
    RAMB18_X0Y10         FIFO18E1                                     r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                         clock pessimism             -0.262     0.972    
    RAMB18_X0Y10         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     0.383    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1
  -------------------------------------------------------------------
                         required time                         -0.383    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  1.085    





