#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Nov 13 11:49:01 2020
# Process ID: 6800
# Current directory: E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.runs/synth_1/design_1_wrapper.vds
# Journal file: E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/XilinxVitis/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xczu2cg-sfvc784-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12660
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1486.539 ; gain = 76.039
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_ad7606_sample_0_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.runs/synth_1/.Xil/Vivado-6800-DESKTOP-0FF260C/realtime/design_1_ad7606_sample_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ad7606_sample_0_0' (1#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.runs/synth_1/.Xil/Vivado-6800-DESKTOP-0FF260C/realtime/design_1_ad7606_sample_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.runs/synth_1/.Xil/Vivado-6800-DESKTOP-0FF260C/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (2#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.runs/synth_1/.Xil/Vivado-6800-DESKTOP-0FF260C/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:210]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' has 43 connections declared, but only 41 given [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:210]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:480]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:1814]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.runs/synth_1/.Xil/Vivado-6800-DESKTOP-0FF260C/realtime/design_1_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_0' (3#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.runs/synth_1/.Xil/Vivado-6800-DESKTOP-0FF260C/realtime/design_1_auto_us_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_0' is unconnected for instance 'auto_us' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:1965]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_0' has 40 connections declared, but only 39 given [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:1965]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (4#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:1814]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (5#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:480]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_register_slice_0_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.runs/synth_1/.Xil/Vivado-6800-DESKTOP-0FF260C/realtime/design_1_axis_register_slice_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_register_slice_0_0' (6#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.runs/synth_1/.Xil/Vivado-6800-DESKTOP-0FF260C/realtime/design_1_axis_register_slice_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_dac_50M_reset_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.runs/synth_1/.Xil/Vivado-6800-DESKTOP-0FF260C/realtime/design_1_dac_50M_reset_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dac_50M_reset_0' (7#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.runs/synth_1/.Xil/Vivado-6800-DESKTOP-0FF260C/realtime/design_1_dac_50M_reset_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_dac_50M_reset_0' is unconnected for instance 'dac_50M_reset' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:306]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_dac_50M_reset_0' is unconnected for instance 'dac_50M_reset' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:306]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_dac_50M_reset_0' is unconnected for instance 'dac_50M_reset' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:306]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_dac_50M_reset_0' is unconnected for instance 'dac_50M_reset' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:306]
WARNING: [Synth 8-7023] instance 'dac_50M_reset' of module 'design_1_dac_50M_reset_0' has 10 connections declared, but only 6 given [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:306]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:680]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:1241]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (8#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:1241]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1D3SAH3' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:1387]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1D3SAH3' (9#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:1387]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:1512]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.runs/synth_1/.Xil/Vivado-6800-DESKTOP-0FF260C/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (10#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.runs/synth_1/.Xil/Vivado-6800-DESKTOP-0FF260C/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (11#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:1512]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.runs/synth_1/.Xil/Vivado-6800-DESKTOP-0FF260C/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (12#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.runs/synth_1/.Xil/Vivado-6800-DESKTOP-0FF260C/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_arprot' does not match port width (6) of module 'design_1_xbar_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:1202]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awprot' does not match port width (6) of module 'design_1_xbar_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:1206]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_wstrb' does not match port width (8) of module 'design_1_xbar_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:1218]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (13#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:680]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_149M_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.runs/synth_1/.Xil/Vivado-6800-DESKTOP-0FF260C/realtime/design_1_rst_ps8_0_149M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_149M_0' (14#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.runs/synth_1/.Xil/Vivado-6800-DESKTOP-0FF260C/realtime/design_1_rst_ps8_0_149M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_149M_0' is unconnected for instance 'rst_ps8_0_149M' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:394]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_149M_0' is unconnected for instance 'rst_ps8_0_149M' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:394]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_149M_0' is unconnected for instance 'rst_ps8_0_149M' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:394]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_149M' of module 'design_1_rst_ps8_0_149M_0' has 10 connections declared, but only 7 given [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:394]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.runs/synth_1/.Xil/Vivado-6800-DESKTOP-0FF260C/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (15#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.runs/synth_1/.Xil/Vivado-6800-DESKTOP-0FF260C/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp2_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:402]
WARNING: [Synth 8-7071] port 'maxigp2_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:402]
WARNING: [Synth 8-7071] port 'saxigp2_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:402]
WARNING: [Synth 8-7071] port 'saxigp2_arready' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:402]
WARNING: [Synth 8-7071] port 'saxigp2_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:402]
WARNING: [Synth 8-7071] port 'saxigp2_rdata' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:402]
WARNING: [Synth 8-7071] port 'saxigp2_rresp' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:402]
WARNING: [Synth 8-7071] port 'saxigp2_rlast' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:402]
WARNING: [Synth 8-7071] port 'saxigp2_rvalid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:402]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 84 connections declared, but only 75 given [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:402]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (16#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (17#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1543.309 ; gain = 132.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1561.180 ; gain = 150.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1561.180 ; gain = 150.680
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1561.180 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
WARNING: [Vivado 12-584] No ports matched ''. [e:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [e:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc:4]
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/ip/design_1_ad7606_sample_0_0/design_1_ad7606_sample_0_0/design_1_ad7606_sample_0_0_in_context.xdc] for cell 'design_1_i/ad7606_sample_0'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/ip/design_1_ad7606_sample_0_0/design_1_ad7606_sample_0_0/design_1_ad7606_sample_0_0_in_context.xdc] for cell 'design_1_i/ad7606_sample_0'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_0/design_1_axis_register_slice_0_0/design_1_axis_register_slice_0_0_in_context.xdc] for cell 'design_1_i/axis_register_slice_0'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_0/design_1_axis_register_slice_0_0/design_1_axis_register_slice_0_0_in_context.xdc] for cell 'design_1_i/axis_register_slice_0'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/ip/design_1_dac_50M_reset_0/design_1_dac_50M_reset_0/design_1_dac_50M_reset_0_in_context.xdc] for cell 'design_1_i/dac_50M_reset'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/ip/design_1_dac_50M_reset_0/design_1_dac_50M_reset_0/design_1_dac_50M_reset_0_in_context.xdc] for cell 'design_1_i/dac_50M_reset'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_149M_0/design_1_rst_ps8_0_149M_0/design_1_rst_ps8_0_149M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_149M'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_149M_0/design_1_rst_ps8_0_149M_0/design_1_rst_ps8_0_149M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_149M'
Parsing XDC File [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/constrs_1/new/ad7606.xdc]
Finished Parsing XDC File [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/constrs_1/new/ad7606.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/constrs_1/new/ad7606.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.srcs/constrs_1/new/system.xdc]
Parsing XDC File [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1627.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1627.152 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1627.152 ; gain = 216.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2cg-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1627.152 ; gain = 216.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ad7606_sample_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_register_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_50M_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps8_0_149M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1627.152 ; gain = 216.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1627.152 ; gain = 216.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1627.152 ; gain = 216.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2270.563 ; gain = 860.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2270.637 ; gain = 860.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2289.695 ; gain = 879.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 2295.379 ; gain = 884.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 2295.379 ; gain = 884.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 2295.379 ; gain = 884.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 2295.379 ; gain = 884.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 2295.379 ; gain = 884.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 2295.379 ; gain = 884.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_auto_us_0               |         1|
|2     |design_1_xbar_0                  |         1|
|3     |design_1_auto_pc_0               |         1|
|4     |design_1_ad7606_sample_0_0       |         1|
|5     |design_1_axi_dma_0_0             |         1|
|6     |design_1_axis_register_slice_0_0 |         1|
|7     |design_1_dac_50M_reset_0         |         1|
|8     |design_1_rst_ps8_0_149M_0        |         1|
|9     |design_1_zynq_ultra_ps_e_0_0     |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |design_1_ad7606_sample_0       |     1|
|2     |design_1_auto_pc               |     1|
|3     |design_1_auto_us               |     1|
|4     |design_1_axi_dma_0             |     1|
|5     |design_1_axis_register_slice_0 |     1|
|6     |design_1_dac_50M_reset         |     1|
|7     |design_1_rst_ps8_0_149M        |     1|
|8     |design_1_xbar                  |     1|
|9     |design_1_zynq_ultra_ps_e_0     |     1|
|10    |IBUF                           |    18|
|11    |OBUF                           |     7|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 2295.379 ; gain = 884.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2295.379 ; gain = 818.906
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 2295.379 ; gain = 884.879
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2308.430 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2328.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:51 . Memory (MB): peak = 2328.547 ; gain = 1226.363
INFO: [Common 17-1381] The checkpoint 'E:/XilinxPrj/AXU2CG/course_64b/course_s2/21_ad7606_dma_dp/vivado/dma_ad.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 13 11:50:02 2020...
