;redcode
;assert 1
	SPL 0, <402
	CMP -307, <-120
	MOV -1, <-20
	MOV -15, <-20
	DJN -1, @-20
	JMP <-127, 100
	SPL 0, <402
	SPL 0, <402
	MOV @-127, 100
	DJN 210, <0
	MOV @-127, 100
	SLT 2, 50
	SUB -1, <-0
	DJN -1, @-20
	SUB -7, <-126
	ADD 30, 9
	ADD 30, 9
	SPL -7, @-126
	SPL -7, @-126
	SPL 52, 50
	SPL 0, <402
	ADD 210, 30
	SUB @-127, 100
	DAT #30, #9
	SUB -7, <-126
	MOV @-127, 100
	SUB @121, 103
	SUB #2, <0
	SUB 52, 50
	SUB @-127, -100
	DAT #0, <402
	SUB 200, 0
	JMZ 30, 9
	ADD 30, 9
	SUB @0, @2
	SUB <0, @2
	SUB @121, 106
	SUB @121, 106
	SUB @-127, -100
	CMP @121, 103
	SUB @121, 103
	MOV -1, <-20
	ADD 30, 9
	ADD 30, 9
	SUB -0, <0
	SUB -0, <0
	SUB @121, 103
	SPL 0, <402
	SPL 0, <402
	CMP -307, <-120
