part=xc7z020clg484-1

[hls]
clock=10
flow_target=vivado
syn.file=fxp_sqrt_top.cpp
syn.top=fxp_sqrt_top
tb.file=fxp_sqrt_test.cpp
syn.directive.interface=fxp_sqrt_top in_val register
syn.directive.interface=fxp_sqrt_top mode=ap_ctrl_hs return register
syn.directive.pipeline=fxp_sqrt_top
package.output.format=ip_catalog
package.output.syn=false
syn.interface.default_slave_interface=none
cosim.trace_level=port
cosim.wave_debug=true