// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
// Date        : Sat Dec  7 14:21:30 2019
// Host        : kamek running 64-bit CentOS release 6.10 (Final)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_image_filter_0_0_sim_netlist.v
// Design      : design_1_image_filter_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Array2Mat
   (Array2Mat_U0_img_0_rows_V_read,
    E,
    start_once_reg,
    \ap_reg_pp0_iter1_exitcond_i_i_i_reg_439_reg[0]_0 ,
    Q,
    ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg,
    Array2Mat_U0_img_data_stream_0_V_write,
    Array2Mat_U0_m_axi_in_V_RREADY,
    D,
    int_ap_idle_reg,
    ap_sync_ready,
    ap_sync_reg_Array2Mat_U0_ap_ready_reg,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][7]_1 ,
    ap_clk,
    if_din,
    ap_rst_n_inv,
    ap_rst_n,
    img_0_cols_V_c30_full_n,
    img_0_rows_V_c29_full_n,
    in_V_c_empty_n,
    internal_empty_n_reg,
    start_for_CvtColor_1_U0_full_n,
    ap_sync_reg_Array2Mat_U0_ap_ready,
    ap_start,
    internal_full_n_reg,
    img_0_data_stream_0_full_n,
    img_0_data_stream_2_full_n,
    img_0_data_stream_1_full_n,
    internal_full_n_reg_0,
    \state_reg[0] ,
    hostmem_ARREADY,
    Mat2Array_U0_ap_start,
    \ap_CS_fsm_reg[0]_0 ,
    Block_Mat_exit418_pr_U0_ap_ready,
    ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg_0,
    \SRL_SIG_reg[1][31] ,
    \SRL_SIG_reg[1][31]_0 ,
    \SRL_SIG_reg[1][31]_1 ,
    \data_p1_reg[23] );
  output Array2Mat_U0_img_0_rows_V_read;
  output [0:0]E;
  output start_once_reg;
  output \ap_reg_pp0_iter1_exitcond_i_i_i_reg_439_reg[0]_0 ;
  output [0:0]Q;
  output ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg;
  output Array2Mat_U0_img_data_stream_0_V_write;
  output Array2Mat_U0_m_axi_in_V_RREADY;
  output [61:0]D;
  output int_ap_idle_reg;
  output ap_sync_ready;
  output ap_sync_reg_Array2Mat_U0_ap_ready_reg;
  output [7:0]\SRL_SIG_reg[0][7] ;
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  output [7:0]\SRL_SIG_reg[0][7]_1 ;
  input ap_clk;
  input [10:0]if_din;
  input ap_rst_n_inv;
  input ap_rst_n;
  input img_0_cols_V_c30_full_n;
  input img_0_rows_V_c29_full_n;
  input in_V_c_empty_n;
  input internal_empty_n_reg;
  input start_for_CvtColor_1_U0_full_n;
  input ap_sync_reg_Array2Mat_U0_ap_ready;
  input ap_start;
  input internal_full_n_reg;
  input img_0_data_stream_0_full_n;
  input img_0_data_stream_2_full_n;
  input img_0_data_stream_1_full_n;
  input internal_full_n_reg_0;
  input [0:0]\state_reg[0] ;
  input hostmem_ARREADY;
  input Mat2Array_U0_ap_start;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input Block_Mat_exit418_pr_U0_ap_ready;
  input ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg_0;
  input [31:0]\SRL_SIG_reg[1][31] ;
  input [31:0]\SRL_SIG_reg[1][31]_0 ;
  input [29:0]\SRL_SIG_reg[1][31]_1 ;
  input [23:0]\data_p1_reg[23] ;

  wire Array2Mat_U0_img_0_rows_V_read;
  wire Array2Mat_U0_img_data_stream_0_V_write;
  wire Array2Mat_U0_m_axi_in_V_RREADY;
  wire Block_Mat_exit418_pr_U0_ap_ready;
  wire [61:0]D;
  wire [0:0]E;
  wire Mat2Array_U0_ap_start;
  wire [0:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0][7]_1 ;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire [31:0]\SRL_SIG_reg[1][31]_0 ;
  wire [29:0]\SRL_SIG_reg[1][31]_1 ;
  wire \ap_CS_fsm[0]_i_2_n_0 ;
  wire \ap_CS_fsm[0]_i_3_n_0 ;
  wire \ap_CS_fsm[10]_i_2_n_0 ;
  wire \ap_CS_fsm[11]_i_10_n_0 ;
  wire \ap_CS_fsm[11]_i_11_n_0 ;
  wire \ap_CS_fsm[11]_i_12_n_0 ;
  wire \ap_CS_fsm[11]_i_13_n_0 ;
  wire \ap_CS_fsm[11]_i_14_n_0 ;
  wire \ap_CS_fsm[11]_i_15_n_0 ;
  wire \ap_CS_fsm[11]_i_16_n_0 ;
  wire \ap_CS_fsm[11]_i_5_n_0 ;
  wire \ap_CS_fsm[11]_i_6_n_0 ;
  wire \ap_CS_fsm[11]_i_7_n_0 ;
  wire \ap_CS_fsm[11]_i_9_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[11]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[11]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[11]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[11]_i_4_n_1 ;
  wire \ap_CS_fsm_reg[11]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[11]_i_4_n_3 ;
  wire \ap_CS_fsm_reg[11]_i_8_n_0 ;
  wire \ap_CS_fsm_reg[11]_i_8_n_1 ;
  wire \ap_CS_fsm_reg[11]_i_8_n_2 ;
  wire \ap_CS_fsm_reg[11]_i_8_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire \ap_CS_fsm_reg_n_0_[8] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [11:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone6_in;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state11;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire \ap_reg_pp0_iter1_exitcond_i_i_i_reg_439[0]_i_1_n_0 ;
  wire \ap_reg_pp0_iter1_exitcond_i_i_i_reg_439_reg[0]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Array2Mat_U0_ap_ready;
  wire ap_sync_reg_Array2Mat_U0_ap_ready_reg;
  wire ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg;
  wire ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg_0;
  wire \cols_V_reg_404[31]_i_3_n_0 ;
  wire [23:0]\data_p1_reg[23] ;
  wire exitcond2_i_i_i_fu_326_p2;
  wire \exitcond_i_i_i_reg_439[0]_i_1_n_0 ;
  wire \exitcond_i_i_i_reg_439_reg_n_0_[0] ;
  wire hostmem_ARREADY;
  wire [10:0]if_din;
  wire img_0_cols_V_c30_full_n;
  wire img_0_data_stream_0_full_n;
  wire img_0_data_stream_1_full_n;
  wire img_0_data_stream_2_full_n;
  wire img_0_rows_V_c29_full_n;
  wire \in_V_addr_reg_433[11]_i_2_n_0 ;
  wire \in_V_addr_reg_433[11]_i_3_n_0 ;
  wire \in_V_addr_reg_433[11]_i_4_n_0 ;
  wire \in_V_addr_reg_433[11]_i_5_n_0 ;
  wire \in_V_addr_reg_433[15]_i_2_n_0 ;
  wire \in_V_addr_reg_433[15]_i_3_n_0 ;
  wire \in_V_addr_reg_433[15]_i_4_n_0 ;
  wire \in_V_addr_reg_433[15]_i_5_n_0 ;
  wire \in_V_addr_reg_433[19]_i_2_n_0 ;
  wire \in_V_addr_reg_433[19]_i_3_n_0 ;
  wire \in_V_addr_reg_433[19]_i_4_n_0 ;
  wire \in_V_addr_reg_433[19]_i_5_n_0 ;
  wire \in_V_addr_reg_433[23]_i_2_n_0 ;
  wire \in_V_addr_reg_433[23]_i_3_n_0 ;
  wire \in_V_addr_reg_433[23]_i_4_n_0 ;
  wire \in_V_addr_reg_433[23]_i_5_n_0 ;
  wire \in_V_addr_reg_433[27]_i_2_n_0 ;
  wire \in_V_addr_reg_433[27]_i_3_n_0 ;
  wire \in_V_addr_reg_433[27]_i_4_n_0 ;
  wire \in_V_addr_reg_433[27]_i_5_n_0 ;
  wire \in_V_addr_reg_433[29]_i_2_n_0 ;
  wire \in_V_addr_reg_433[29]_i_3_n_0 ;
  wire \in_V_addr_reg_433[3]_i_2_n_0 ;
  wire \in_V_addr_reg_433[3]_i_3_n_0 ;
  wire \in_V_addr_reg_433[3]_i_4_n_0 ;
  wire \in_V_addr_reg_433[3]_i_5_n_0 ;
  wire \in_V_addr_reg_433[7]_i_2_n_0 ;
  wire \in_V_addr_reg_433[7]_i_3_n_0 ;
  wire \in_V_addr_reg_433[7]_i_4_n_0 ;
  wire \in_V_addr_reg_433[7]_i_5_n_0 ;
  wire \in_V_addr_reg_433_reg[11]_i_1_n_0 ;
  wire \in_V_addr_reg_433_reg[11]_i_1_n_1 ;
  wire \in_V_addr_reg_433_reg[11]_i_1_n_2 ;
  wire \in_V_addr_reg_433_reg[11]_i_1_n_3 ;
  wire \in_V_addr_reg_433_reg[15]_i_1_n_0 ;
  wire \in_V_addr_reg_433_reg[15]_i_1_n_1 ;
  wire \in_V_addr_reg_433_reg[15]_i_1_n_2 ;
  wire \in_V_addr_reg_433_reg[15]_i_1_n_3 ;
  wire \in_V_addr_reg_433_reg[19]_i_1_n_0 ;
  wire \in_V_addr_reg_433_reg[19]_i_1_n_1 ;
  wire \in_V_addr_reg_433_reg[19]_i_1_n_2 ;
  wire \in_V_addr_reg_433_reg[19]_i_1_n_3 ;
  wire \in_V_addr_reg_433_reg[23]_i_1_n_0 ;
  wire \in_V_addr_reg_433_reg[23]_i_1_n_1 ;
  wire \in_V_addr_reg_433_reg[23]_i_1_n_2 ;
  wire \in_V_addr_reg_433_reg[23]_i_1_n_3 ;
  wire \in_V_addr_reg_433_reg[27]_i_1_n_0 ;
  wire \in_V_addr_reg_433_reg[27]_i_1_n_1 ;
  wire \in_V_addr_reg_433_reg[27]_i_1_n_2 ;
  wire \in_V_addr_reg_433_reg[27]_i_1_n_3 ;
  wire \in_V_addr_reg_433_reg[29]_i_1_n_3 ;
  wire \in_V_addr_reg_433_reg[3]_i_1_n_0 ;
  wire \in_V_addr_reg_433_reg[3]_i_1_n_1 ;
  wire \in_V_addr_reg_433_reg[3]_i_1_n_2 ;
  wire \in_V_addr_reg_433_reg[3]_i_1_n_3 ;
  wire \in_V_addr_reg_433_reg[7]_i_1_n_0 ;
  wire \in_V_addr_reg_433_reg[7]_i_1_n_1 ;
  wire \in_V_addr_reg_433_reg[7]_i_1_n_2 ;
  wire \in_V_addr_reg_433_reg[7]_i_1_n_3 ;
  wire in_V_c_empty_n;
  wire int_ap_idle_i_4_n_0;
  wire int_ap_idle_reg;
  wire int_ap_ready_i_10_n_0;
  wire int_ap_ready_i_11_n_0;
  wire int_ap_ready_i_12_n_0;
  wire int_ap_ready_i_13_n_0;
  wire int_ap_ready_i_14_n_0;
  wire int_ap_ready_i_15_n_0;
  wire int_ap_ready_i_16_n_0;
  wire int_ap_ready_i_17_n_0;
  wire int_ap_ready_i_6_n_0;
  wire int_ap_ready_i_7_n_0;
  wire int_ap_ready_i_8_n_0;
  wire int_ap_ready_reg_i_3_n_2;
  wire int_ap_ready_reg_i_3_n_3;
  wire int_ap_ready_reg_i_5_n_0;
  wire int_ap_ready_reg_i_5_n_1;
  wire int_ap_ready_reg_i_5_n_2;
  wire int_ap_ready_reg_i_5_n_3;
  wire int_ap_ready_reg_i_9_n_0;
  wire int_ap_ready_reg_i_9_n_1;
  wire int_ap_ready_reg_i_9_n_2;
  wire int_ap_ready_reg_i_9_n_3;
  wire internal_empty_n_reg;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire r_V_fu_341_p2_n_100;
  wire r_V_fu_341_p2_n_101;
  wire r_V_fu_341_p2_n_102;
  wire r_V_fu_341_p2_n_103;
  wire r_V_fu_341_p2_n_104;
  wire r_V_fu_341_p2_n_105;
  wire r_V_fu_341_p2_n_106;
  wire r_V_fu_341_p2_n_107;
  wire r_V_fu_341_p2_n_108;
  wire r_V_fu_341_p2_n_109;
  wire r_V_fu_341_p2_n_110;
  wire r_V_fu_341_p2_n_111;
  wire r_V_fu_341_p2_n_112;
  wire r_V_fu_341_p2_n_113;
  wire r_V_fu_341_p2_n_114;
  wire r_V_fu_341_p2_n_115;
  wire r_V_fu_341_p2_n_116;
  wire r_V_fu_341_p2_n_117;
  wire r_V_fu_341_p2_n_118;
  wire r_V_fu_341_p2_n_119;
  wire r_V_fu_341_p2_n_120;
  wire r_V_fu_341_p2_n_121;
  wire r_V_fu_341_p2_n_122;
  wire r_V_fu_341_p2_n_123;
  wire r_V_fu_341_p2_n_124;
  wire r_V_fu_341_p2_n_125;
  wire r_V_fu_341_p2_n_126;
  wire r_V_fu_341_p2_n_127;
  wire r_V_fu_341_p2_n_128;
  wire r_V_fu_341_p2_n_129;
  wire r_V_fu_341_p2_n_130;
  wire r_V_fu_341_p2_n_131;
  wire r_V_fu_341_p2_n_132;
  wire r_V_fu_341_p2_n_133;
  wire r_V_fu_341_p2_n_134;
  wire r_V_fu_341_p2_n_135;
  wire r_V_fu_341_p2_n_136;
  wire r_V_fu_341_p2_n_137;
  wire r_V_fu_341_p2_n_138;
  wire r_V_fu_341_p2_n_139;
  wire r_V_fu_341_p2_n_140;
  wire r_V_fu_341_p2_n_141;
  wire r_V_fu_341_p2_n_142;
  wire r_V_fu_341_p2_n_143;
  wire r_V_fu_341_p2_n_144;
  wire r_V_fu_341_p2_n_145;
  wire r_V_fu_341_p2_n_146;
  wire r_V_fu_341_p2_n_147;
  wire r_V_fu_341_p2_n_148;
  wire r_V_fu_341_p2_n_149;
  wire r_V_fu_341_p2_n_150;
  wire r_V_fu_341_p2_n_151;
  wire r_V_fu_341_p2_n_152;
  wire r_V_fu_341_p2_n_153;
  wire r_V_fu_341_p2_n_58;
  wire r_V_fu_341_p2_n_59;
  wire r_V_fu_341_p2_n_60;
  wire r_V_fu_341_p2_n_61;
  wire r_V_fu_341_p2_n_62;
  wire r_V_fu_341_p2_n_63;
  wire r_V_fu_341_p2_n_64;
  wire r_V_fu_341_p2_n_65;
  wire r_V_fu_341_p2_n_66;
  wire r_V_fu_341_p2_n_67;
  wire r_V_fu_341_p2_n_68;
  wire r_V_fu_341_p2_n_69;
  wire r_V_fu_341_p2_n_70;
  wire r_V_fu_341_p2_n_71;
  wire r_V_fu_341_p2_n_72;
  wire r_V_fu_341_p2_n_73;
  wire r_V_fu_341_p2_n_74;
  wire r_V_fu_341_p2_n_75;
  wire r_V_fu_341_p2_n_76;
  wire r_V_fu_341_p2_n_77;
  wire r_V_fu_341_p2_n_78;
  wire r_V_fu_341_p2_n_79;
  wire r_V_fu_341_p2_n_80;
  wire r_V_fu_341_p2_n_81;
  wire r_V_fu_341_p2_n_82;
  wire r_V_fu_341_p2_n_83;
  wire r_V_fu_341_p2_n_84;
  wire r_V_fu_341_p2_n_85;
  wire r_V_fu_341_p2_n_86;
  wire r_V_fu_341_p2_n_87;
  wire r_V_fu_341_p2_n_88;
  wire r_V_fu_341_p2_n_89;
  wire r_V_fu_341_p2_n_90;
  wire r_V_fu_341_p2_n_91;
  wire r_V_fu_341_p2_n_92;
  wire r_V_fu_341_p2_n_93;
  wire r_V_fu_341_p2_n_94;
  wire r_V_fu_341_p2_n_95;
  wire r_V_fu_341_p2_n_96;
  wire r_V_fu_341_p2_n_97;
  wire r_V_fu_341_p2_n_98;
  wire r_V_fu_341_p2_n_99;
  wire r_V_reg_428_reg__0_n_58;
  wire r_V_reg_428_reg__0_n_59;
  wire r_V_reg_428_reg__0_n_60;
  wire r_V_reg_428_reg__0_n_61;
  wire r_V_reg_428_reg__0_n_62;
  wire r_V_reg_428_reg__0_n_63;
  wire r_V_reg_428_reg__0_n_64;
  wire r_V_reg_428_reg__0_n_65;
  wire r_V_reg_428_reg__0_n_66;
  wire r_V_reg_428_reg__0_n_67;
  wire r_V_reg_428_reg__0_n_68;
  wire r_V_reg_428_reg__0_n_69;
  wire r_V_reg_428_reg__0_n_70;
  wire r_V_reg_428_reg__0_n_71;
  wire r_V_reg_428_reg__0_n_72;
  wire r_V_reg_428_reg__0_n_73;
  wire r_V_reg_428_reg__0_n_74;
  wire r_V_reg_428_reg__0_n_75;
  wire r_V_reg_428_reg__0_n_76;
  wire r_V_reg_428_reg__0_n_77;
  wire r_V_reg_428_reg__0_n_78;
  wire r_V_reg_428_reg__0_n_79;
  wire r_V_reg_428_reg__0_n_80;
  wire r_V_reg_428_reg__0_n_81;
  wire r_V_reg_428_reg__0_n_82;
  wire r_V_reg_428_reg__0_n_83;
  wire r_V_reg_428_reg__0_n_84;
  wire r_V_reg_428_reg__0_n_85;
  wire r_V_reg_428_reg__0_n_86;
  wire r_V_reg_428_reg__0_n_87;
  wire r_V_reg_428_reg__0_n_88;
  wire r_V_reg_428_reg__0_n_89;
  wire r_V_reg_428_reg__0_n_90;
  wire r_V_reg_428_reg__0_n_91;
  wire r_V_reg_428_reg__0_n_92;
  wire [29:0]r_V_reg_428_reg__1;
  wire [31:0]row_V_fu_331_p2;
  wire [31:0]row_V_reg_423;
  wire \row_V_reg_423_reg[13]_i_1_n_0 ;
  wire \row_V_reg_423_reg[13]_i_1_n_1 ;
  wire \row_V_reg_423_reg[13]_i_1_n_2 ;
  wire \row_V_reg_423_reg[13]_i_1_n_3 ;
  wire \row_V_reg_423_reg[17]_i_1_n_0 ;
  wire \row_V_reg_423_reg[17]_i_1_n_1 ;
  wire \row_V_reg_423_reg[17]_i_1_n_2 ;
  wire \row_V_reg_423_reg[17]_i_1_n_3 ;
  wire \row_V_reg_423_reg[1]_i_1_n_0 ;
  wire \row_V_reg_423_reg[1]_i_1_n_1 ;
  wire \row_V_reg_423_reg[1]_i_1_n_2 ;
  wire \row_V_reg_423_reg[1]_i_1_n_3 ;
  wire \row_V_reg_423_reg[21]_i_1_n_0 ;
  wire \row_V_reg_423_reg[21]_i_1_n_1 ;
  wire \row_V_reg_423_reg[21]_i_1_n_2 ;
  wire \row_V_reg_423_reg[21]_i_1_n_3 ;
  wire \row_V_reg_423_reg[25]_i_1_n_0 ;
  wire \row_V_reg_423_reg[25]_i_1_n_1 ;
  wire \row_V_reg_423_reg[25]_i_1_n_2 ;
  wire \row_V_reg_423_reg[25]_i_1_n_3 ;
  wire \row_V_reg_423_reg[29]_i_1_n_2 ;
  wire \row_V_reg_423_reg[29]_i_1_n_3 ;
  wire \row_V_reg_423_reg[5]_i_1_n_0 ;
  wire \row_V_reg_423_reg[5]_i_1_n_1 ;
  wire \row_V_reg_423_reg[5]_i_1_n_2 ;
  wire \row_V_reg_423_reg[5]_i_1_n_3 ;
  wire \row_V_reg_423_reg[9]_i_1_n_0 ;
  wire \row_V_reg_423_reg[9]_i_1_n_1 ;
  wire \row_V_reg_423_reg[9]_i_1_n_2 ;
  wire \row_V_reg_423_reg[9]_i_1_n_3 ;
  wire [31:0]rows_V_reg_399;
  wire [29:0]sext_cast_i_reg_415_reg__0;
  wire start_for_CvtColor_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_0;
  wire [0:0]\state_reg[0] ;
  wire [29:0]sum_i_fu_349_p2;
  wire t_V_2_reg_297;
  wire t_V_2_reg_2970;
  wire \t_V_2_reg_297[0]_i_4_n_0 ;
  wire \t_V_2_reg_297[0]_i_6_n_0 ;
  wire \t_V_2_reg_297[0]_i_7_n_0 ;
  wire [31:0]t_V_2_reg_297_reg;
  wire \t_V_2_reg_297_reg[0]_i_3_n_0 ;
  wire \t_V_2_reg_297_reg[0]_i_3_n_1 ;
  wire \t_V_2_reg_297_reg[0]_i_3_n_2 ;
  wire \t_V_2_reg_297_reg[0]_i_3_n_3 ;
  wire \t_V_2_reg_297_reg[0]_i_3_n_4 ;
  wire \t_V_2_reg_297_reg[0]_i_3_n_5 ;
  wire \t_V_2_reg_297_reg[0]_i_3_n_6 ;
  wire \t_V_2_reg_297_reg[0]_i_3_n_7 ;
  wire \t_V_2_reg_297_reg[12]_i_1_n_0 ;
  wire \t_V_2_reg_297_reg[12]_i_1_n_1 ;
  wire \t_V_2_reg_297_reg[12]_i_1_n_2 ;
  wire \t_V_2_reg_297_reg[12]_i_1_n_3 ;
  wire \t_V_2_reg_297_reg[12]_i_1_n_4 ;
  wire \t_V_2_reg_297_reg[12]_i_1_n_5 ;
  wire \t_V_2_reg_297_reg[12]_i_1_n_6 ;
  wire \t_V_2_reg_297_reg[12]_i_1_n_7 ;
  wire \t_V_2_reg_297_reg[16]_i_1_n_0 ;
  wire \t_V_2_reg_297_reg[16]_i_1_n_1 ;
  wire \t_V_2_reg_297_reg[16]_i_1_n_2 ;
  wire \t_V_2_reg_297_reg[16]_i_1_n_3 ;
  wire \t_V_2_reg_297_reg[16]_i_1_n_4 ;
  wire \t_V_2_reg_297_reg[16]_i_1_n_5 ;
  wire \t_V_2_reg_297_reg[16]_i_1_n_6 ;
  wire \t_V_2_reg_297_reg[16]_i_1_n_7 ;
  wire \t_V_2_reg_297_reg[20]_i_1_n_0 ;
  wire \t_V_2_reg_297_reg[20]_i_1_n_1 ;
  wire \t_V_2_reg_297_reg[20]_i_1_n_2 ;
  wire \t_V_2_reg_297_reg[20]_i_1_n_3 ;
  wire \t_V_2_reg_297_reg[20]_i_1_n_4 ;
  wire \t_V_2_reg_297_reg[20]_i_1_n_5 ;
  wire \t_V_2_reg_297_reg[20]_i_1_n_6 ;
  wire \t_V_2_reg_297_reg[20]_i_1_n_7 ;
  wire \t_V_2_reg_297_reg[24]_i_1_n_0 ;
  wire \t_V_2_reg_297_reg[24]_i_1_n_1 ;
  wire \t_V_2_reg_297_reg[24]_i_1_n_2 ;
  wire \t_V_2_reg_297_reg[24]_i_1_n_3 ;
  wire \t_V_2_reg_297_reg[24]_i_1_n_4 ;
  wire \t_V_2_reg_297_reg[24]_i_1_n_5 ;
  wire \t_V_2_reg_297_reg[24]_i_1_n_6 ;
  wire \t_V_2_reg_297_reg[24]_i_1_n_7 ;
  wire \t_V_2_reg_297_reg[28]_i_1_n_1 ;
  wire \t_V_2_reg_297_reg[28]_i_1_n_2 ;
  wire \t_V_2_reg_297_reg[28]_i_1_n_3 ;
  wire \t_V_2_reg_297_reg[28]_i_1_n_4 ;
  wire \t_V_2_reg_297_reg[28]_i_1_n_5 ;
  wire \t_V_2_reg_297_reg[28]_i_1_n_6 ;
  wire \t_V_2_reg_297_reg[28]_i_1_n_7 ;
  wire \t_V_2_reg_297_reg[4]_i_1_n_0 ;
  wire \t_V_2_reg_297_reg[4]_i_1_n_1 ;
  wire \t_V_2_reg_297_reg[4]_i_1_n_2 ;
  wire \t_V_2_reg_297_reg[4]_i_1_n_3 ;
  wire \t_V_2_reg_297_reg[4]_i_1_n_4 ;
  wire \t_V_2_reg_297_reg[4]_i_1_n_5 ;
  wire \t_V_2_reg_297_reg[4]_i_1_n_6 ;
  wire \t_V_2_reg_297_reg[4]_i_1_n_7 ;
  wire \t_V_2_reg_297_reg[8]_i_1_n_0 ;
  wire \t_V_2_reg_297_reg[8]_i_1_n_1 ;
  wire \t_V_2_reg_297_reg[8]_i_1_n_2 ;
  wire \t_V_2_reg_297_reg[8]_i_1_n_3 ;
  wire \t_V_2_reg_297_reg[8]_i_1_n_4 ;
  wire \t_V_2_reg_297_reg[8]_i_1_n_5 ;
  wire \t_V_2_reg_297_reg[8]_i_1_n_6 ;
  wire \t_V_2_reg_297_reg[8]_i_1_n_7 ;
  wire t_V_reg_286;
  wire \t_V_reg_286_reg_n_0_[0] ;
  wire \t_V_reg_286_reg_n_0_[10] ;
  wire \t_V_reg_286_reg_n_0_[11] ;
  wire \t_V_reg_286_reg_n_0_[12] ;
  wire \t_V_reg_286_reg_n_0_[13] ;
  wire \t_V_reg_286_reg_n_0_[14] ;
  wire \t_V_reg_286_reg_n_0_[15] ;
  wire \t_V_reg_286_reg_n_0_[16] ;
  wire \t_V_reg_286_reg_n_0_[17] ;
  wire \t_V_reg_286_reg_n_0_[18] ;
  wire \t_V_reg_286_reg_n_0_[19] ;
  wire \t_V_reg_286_reg_n_0_[1] ;
  wire \t_V_reg_286_reg_n_0_[20] ;
  wire \t_V_reg_286_reg_n_0_[21] ;
  wire \t_V_reg_286_reg_n_0_[22] ;
  wire \t_V_reg_286_reg_n_0_[23] ;
  wire \t_V_reg_286_reg_n_0_[24] ;
  wire \t_V_reg_286_reg_n_0_[25] ;
  wire \t_V_reg_286_reg_n_0_[26] ;
  wire \t_V_reg_286_reg_n_0_[27] ;
  wire \t_V_reg_286_reg_n_0_[28] ;
  wire \t_V_reg_286_reg_n_0_[29] ;
  wire \t_V_reg_286_reg_n_0_[2] ;
  wire \t_V_reg_286_reg_n_0_[30] ;
  wire \t_V_reg_286_reg_n_0_[31] ;
  wire \t_V_reg_286_reg_n_0_[3] ;
  wire \t_V_reg_286_reg_n_0_[4] ;
  wire \t_V_reg_286_reg_n_0_[5] ;
  wire \t_V_reg_286_reg_n_0_[6] ;
  wire \t_V_reg_286_reg_n_0_[7] ;
  wire \t_V_reg_286_reg_n_0_[8] ;
  wire \t_V_reg_286_reg_n_0_[9] ;
  wire tmp_12_reg_4480;
  wire \tmp_12_reg_448[7]_i_2_n_0 ;
  wire [3:3]\NLW_ap_CS_fsm_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[11]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[11]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[11]_i_8_O_UNCONNECTED ;
  wire [3:1]\NLW_in_V_addr_reg_433_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_in_V_addr_reg_433_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:3]NLW_int_ap_ready_reg_i_3_CO_UNCONNECTED;
  wire [3:0]NLW_int_ap_ready_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_ready_reg_i_5_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_ready_reg_i_9_O_UNCONNECTED;
  wire NLW_r_V_fu_341_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_fu_341_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_fu_341_p2_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_fu_341_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_fu_341_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_fu_341_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_fu_341_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_fu_341_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_fu_341_p2_CARRYOUT_UNCONNECTED;
  wire NLW_r_V_reg_428_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_reg_428_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_reg_428_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_reg_428_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_reg_428_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_reg_428_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_reg_428_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_reg_428_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_reg_428_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_r_V_reg_428_reg__0_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_row_V_reg_423_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_row_V_reg_423_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_t_V_2_reg_297_reg[28]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFF000800000008)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\ap_CS_fsm[0]_i_2_n_0 ),
        .I1(\ap_CS_fsm[0]_i_3_n_0 ),
        .I2(ap_CS_fsm_state3),
        .I3(Q),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(\cols_V_reg_404[31]_i_3_n_0 ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(\ap_CS_fsm_reg_n_0_[8] ),
        .I1(ap_CS_fsm_state10),
        .I2(\ap_CS_fsm_reg_n_0_[6] ),
        .I3(\ap_CS_fsm_reg_n_0_[7] ),
        .I4(ap_CS_fsm_state14),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(\ap_CS_fsm_reg_n_0_[5] ),
        .I1(\ap_CS_fsm_reg_n_0_[4] ),
        .I2(ap_CS_fsm_state2),
        .I3(exitcond2_i_i_i_fu_326_p2),
        .O(\ap_CS_fsm[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEAEAFA)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_CS_fsm_state10),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_condition_pp0_exit_iter0_state11),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .I5(\ap_CS_fsm[10]_i_2_n_0 ),
        .O(ap_NS_fsm[10]));
  LUT5 #(
    .INIT(32'h0C005500)) 
    \ap_CS_fsm[10]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(internal_full_n_reg),
        .I2(\ap_reg_pp0_iter1_exitcond_i_i_i_reg_439_reg[0]_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .O(\ap_CS_fsm[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4044400040004000)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(internal_full_n_reg_0),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(ap_condition_pp0_exit_iter0_state11),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[11]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[11]_i_10 
       (.I0(D[50]),
        .I1(t_V_2_reg_297_reg[20]),
        .I2(D[49]),
        .I3(t_V_2_reg_297_reg[19]),
        .I4(t_V_2_reg_297_reg[18]),
        .I5(D[48]),
        .O(\ap_CS_fsm[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[11]_i_11 
       (.I0(D[47]),
        .I1(t_V_2_reg_297_reg[17]),
        .I2(D[46]),
        .I3(t_V_2_reg_297_reg[16]),
        .I4(t_V_2_reg_297_reg[15]),
        .I5(D[45]),
        .O(\ap_CS_fsm[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[11]_i_12 
       (.I0(D[44]),
        .I1(t_V_2_reg_297_reg[14]),
        .I2(D[43]),
        .I3(t_V_2_reg_297_reg[13]),
        .I4(t_V_2_reg_297_reg[12]),
        .I5(D[42]),
        .O(\ap_CS_fsm[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[11]_i_13 
       (.I0(D[41]),
        .I1(t_V_2_reg_297_reg[11]),
        .I2(D[40]),
        .I3(t_V_2_reg_297_reg[10]),
        .I4(t_V_2_reg_297_reg[9]),
        .I5(D[39]),
        .O(\ap_CS_fsm[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[11]_i_14 
       (.I0(D[38]),
        .I1(t_V_2_reg_297_reg[8]),
        .I2(D[37]),
        .I3(t_V_2_reg_297_reg[7]),
        .I4(t_V_2_reg_297_reg[6]),
        .I5(D[36]),
        .O(\ap_CS_fsm[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[11]_i_15 
       (.I0(D[35]),
        .I1(t_V_2_reg_297_reg[5]),
        .I2(D[34]),
        .I3(t_V_2_reg_297_reg[4]),
        .I4(t_V_2_reg_297_reg[3]),
        .I5(D[33]),
        .O(\ap_CS_fsm[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[11]_i_16 
       (.I0(D[32]),
        .I1(t_V_2_reg_297_reg[2]),
        .I2(D[31]),
        .I3(t_V_2_reg_297_reg[1]),
        .I4(t_V_2_reg_297_reg[0]),
        .I5(D[30]),
        .O(\ap_CS_fsm[11]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[11]_i_5 
       (.I0(D[61]),
        .I1(t_V_2_reg_297_reg[31]),
        .I2(D[60]),
        .I3(t_V_2_reg_297_reg[30]),
        .O(\ap_CS_fsm[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[11]_i_6 
       (.I0(D[59]),
        .I1(t_V_2_reg_297_reg[29]),
        .I2(D[58]),
        .I3(t_V_2_reg_297_reg[28]),
        .I4(t_V_2_reg_297_reg[27]),
        .I5(D[57]),
        .O(\ap_CS_fsm[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[11]_i_7 
       (.I0(D[56]),
        .I1(t_V_2_reg_297_reg[26]),
        .I2(D[55]),
        .I3(t_V_2_reg_297_reg[25]),
        .I4(t_V_2_reg_297_reg[24]),
        .I5(D[54]),
        .O(\ap_CS_fsm[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[11]_i_9 
       (.I0(D[53]),
        .I1(t_V_2_reg_297_reg[23]),
        .I2(D[52]),
        .I3(t_V_2_reg_297_reg[22]),
        .I4(t_V_2_reg_297_reg[21]),
        .I5(D[51]),
        .O(\ap_CS_fsm[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Array2Mat_U0_img_0_rows_V_read),
        .I1(ap_CS_fsm_state14),
        .O(ap_NS_fsm[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond2_i_i_i_fu_326_p2),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(hostmem_ARREADY),
        .I1(Q),
        .I2(ap_CS_fsm_state3),
        .O(ap_NS_fsm[3]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[11]_i_3 
       (.CI(\ap_CS_fsm_reg[11]_i_4_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[11]_i_3_CO_UNCONNECTED [3],ap_condition_pp0_exit_iter0_state11,\ap_CS_fsm_reg[11]_i_3_n_2 ,\ap_CS_fsm_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[11]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[11]_i_5_n_0 ,\ap_CS_fsm[11]_i_6_n_0 ,\ap_CS_fsm[11]_i_7_n_0 }));
  CARRY4 \ap_CS_fsm_reg[11]_i_4 
       (.CI(\ap_CS_fsm_reg[11]_i_8_n_0 ),
        .CO({\ap_CS_fsm_reg[11]_i_4_n_0 ,\ap_CS_fsm_reg[11]_i_4_n_1 ,\ap_CS_fsm_reg[11]_i_4_n_2 ,\ap_CS_fsm_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[11]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[11]_i_9_n_0 ,\ap_CS_fsm[11]_i_10_n_0 ,\ap_CS_fsm[11]_i_11_n_0 ,\ap_CS_fsm[11]_i_12_n_0 }));
  CARRY4 \ap_CS_fsm_reg[11]_i_8 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[11]_i_8_n_0 ,\ap_CS_fsm_reg[11]_i_8_n_1 ,\ap_CS_fsm_reg[11]_i_8_n_2 ,\ap_CS_fsm_reg[11]_i_8_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[11]_i_8_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[11]_i_13_n_0 ,\ap_CS_fsm[11]_i_14_n_0 ,\ap_CS_fsm[11]_i_15_n_0 ,\ap_CS_fsm[11]_i_16_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(E),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[7] ),
        .Q(\ap_CS_fsm_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[8] ),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA8A800A8A8A8A8A8)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_state10),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_297[0]_i_4_n_0 ),
        .I5(ap_condition_pp0_exit_iter0_state11),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8A808A8000008A80)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_subdone6_in),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_condition_pp0_exit_iter0_state11),
        .I5(\t_V_2_reg_297[0]_i_4_n_0 ),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h888800A0)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(ap_CS_fsm_state10),
        .I4(ap_block_pp0_stage0_subdone6_in),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF7F780808080)) 
    \ap_reg_pp0_iter1_exitcond_i_i_i_reg_439[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\tmp_12_reg_448[7]_i_2_n_0 ),
        .I2(\exitcond_i_i_i_reg_439_reg_n_0_[0] ),
        .I3(\state_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(\ap_reg_pp0_iter1_exitcond_i_i_i_reg_439_reg[0]_0 ),
        .O(\ap_reg_pp0_iter1_exitcond_i_i_i_reg_439[0]_i_1_n_0 ));
  FDRE \ap_reg_pp0_iter1_exitcond_i_i_i_reg_439_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_exitcond_i_i_i_reg_439[0]_i_1_n_0 ),
        .Q(\ap_reg_pp0_iter1_exitcond_i_i_i_reg_439_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000F800F800F800)) 
    ap_sync_reg_Array2Mat_U0_ap_ready_i_1
       (.I0(exitcond2_i_i_i_fu_326_p2),
        .I1(ap_CS_fsm_state2),
        .I2(ap_sync_reg_Array2Mat_U0_ap_ready),
        .I3(ap_rst_n),
        .I4(ap_sync_ready),
        .I5(ap_start),
        .O(ap_sync_reg_Array2Mat_U0_ap_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_i_2
       (.I0(exitcond2_i_i_i_fu_326_p2),
        .I1(ap_CS_fsm_state2),
        .O(ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \cols_V_reg_404[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(\cols_V_reg_404[31]_i_3_n_0 ),
        .O(Array2Mat_U0_img_0_rows_V_read));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \cols_V_reg_404[31]_i_3 
       (.I0(int_ap_idle_i_4_n_0),
        .I1(img_0_cols_V_c30_full_n),
        .I2(img_0_rows_V_c29_full_n),
        .I3(in_V_c_empty_n),
        .I4(internal_empty_n_reg),
        .O(\cols_V_reg_404[31]_i_3_n_0 ));
  FDRE \cols_V_reg_404_reg[0] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [0]),
        .Q(D[30]),
        .R(1'b0));
  FDRE \cols_V_reg_404_reg[10] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [10]),
        .Q(D[40]),
        .R(1'b0));
  FDRE \cols_V_reg_404_reg[11] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [11]),
        .Q(D[41]),
        .R(1'b0));
  FDRE \cols_V_reg_404_reg[12] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [12]),
        .Q(D[42]),
        .R(1'b0));
  FDRE \cols_V_reg_404_reg[13] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [13]),
        .Q(D[43]),
        .R(1'b0));
  FDRE \cols_V_reg_404_reg[14] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [14]),
        .Q(D[44]),
        .R(1'b0));
  FDRE \cols_V_reg_404_reg[15] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [15]),
        .Q(D[45]),
        .R(1'b0));
  FDRE \cols_V_reg_404_reg[16] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [16]),
        .Q(D[46]),
        .R(1'b0));
  FDRE \cols_V_reg_404_reg[17] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [17]),
        .Q(D[47]),
        .R(1'b0));
  FDRE \cols_V_reg_404_reg[18] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [18]),
        .Q(D[48]),
        .R(1'b0));
  FDRE \cols_V_reg_404_reg[19] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [19]),
        .Q(D[49]),
        .R(1'b0));
  FDRE \cols_V_reg_404_reg[1] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [1]),
        .Q(D[31]),
        .R(1'b0));
  FDRE \cols_V_reg_404_reg[20] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [20]),
        .Q(D[50]),
        .R(1'b0));
  FDRE \cols_V_reg_404_reg[21] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [21]),
        .Q(D[51]),
        .R(1'b0));
  FDRE \cols_V_reg_404_reg[22] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [22]),
        .Q(D[52]),
        .R(1'b0));
  FDRE \cols_V_reg_404_reg[23] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [23]),
        .Q(D[53]),
        .R(1'b0));
  FDRE \cols_V_reg_404_reg[24] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [24]),
        .Q(D[54]),
        .R(1'b0));
  FDRE \cols_V_reg_404_reg[25] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [25]),
        .Q(D[55]),
        .R(1'b0));
  FDRE \cols_V_reg_404_reg[26] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [26]),
        .Q(D[56]),
        .R(1'b0));
  FDRE \cols_V_reg_404_reg[27] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [27]),
        .Q(D[57]),
        .R(1'b0));
  FDRE \cols_V_reg_404_reg[28] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [28]),
        .Q(D[58]),
        .R(1'b0));
  FDRE \cols_V_reg_404_reg[29] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [29]),
        .Q(D[59]),
        .R(1'b0));
  FDRE \cols_V_reg_404_reg[2] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [2]),
        .Q(D[32]),
        .R(1'b0));
  FDRE \cols_V_reg_404_reg[30] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [30]),
        .Q(D[60]),
        .R(1'b0));
  FDRE \cols_V_reg_404_reg[31] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [31]),
        .Q(D[61]),
        .R(1'b0));
  FDRE \cols_V_reg_404_reg[3] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [3]),
        .Q(D[33]),
        .R(1'b0));
  FDRE \cols_V_reg_404_reg[4] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [4]),
        .Q(D[34]),
        .R(1'b0));
  FDRE \cols_V_reg_404_reg[5] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [5]),
        .Q(D[35]),
        .R(1'b0));
  FDRE \cols_V_reg_404_reg[6] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [6]),
        .Q(D[36]),
        .R(1'b0));
  FDRE \cols_V_reg_404_reg[7] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [7]),
        .Q(D[37]),
        .R(1'b0));
  FDRE \cols_V_reg_404_reg[8] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [8]),
        .Q(D[38]),
        .R(1'b0));
  FDRE \cols_V_reg_404_reg[9] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [9]),
        .Q(D[39]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[63]_i_1__0 
       (.I0(Q),
        .I1(hostmem_ARREADY),
        .O(E));
  LUT6 #(
    .INIT(64'hBF80BF00BF80BF80)) 
    \exitcond_i_i_i_reg_439[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state11),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\tmp_12_reg_448[7]_i_2_n_0 ),
        .I3(\exitcond_i_i_i_reg_439_reg_n_0_[0] ),
        .I4(\state_reg[0] ),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\exitcond_i_i_i_reg_439[0]_i_1_n_0 ));
  FDRE \exitcond_i_i_i_reg_439_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_i_i_reg_439[0]_i_1_n_0 ),
        .Q(\exitcond_i_i_i_reg_439_reg_n_0_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \in_V_addr_reg_433[11]_i_2 
       (.I0(sext_cast_i_reg_415_reg__0[11]),
        .I1(r_V_reg_428_reg__1[11]),
        .O(\in_V_addr_reg_433[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \in_V_addr_reg_433[11]_i_3 
       (.I0(sext_cast_i_reg_415_reg__0[10]),
        .I1(r_V_reg_428_reg__1[10]),
        .O(\in_V_addr_reg_433[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \in_V_addr_reg_433[11]_i_4 
       (.I0(sext_cast_i_reg_415_reg__0[9]),
        .I1(r_V_reg_428_reg__1[9]),
        .O(\in_V_addr_reg_433[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \in_V_addr_reg_433[11]_i_5 
       (.I0(sext_cast_i_reg_415_reg__0[8]),
        .I1(r_V_reg_428_reg__1[8]),
        .O(\in_V_addr_reg_433[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \in_V_addr_reg_433[15]_i_2 
       (.I0(sext_cast_i_reg_415_reg__0[15]),
        .I1(r_V_reg_428_reg__1[15]),
        .O(\in_V_addr_reg_433[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \in_V_addr_reg_433[15]_i_3 
       (.I0(sext_cast_i_reg_415_reg__0[14]),
        .I1(r_V_reg_428_reg__1[14]),
        .O(\in_V_addr_reg_433[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \in_V_addr_reg_433[15]_i_4 
       (.I0(sext_cast_i_reg_415_reg__0[13]),
        .I1(r_V_reg_428_reg__1[13]),
        .O(\in_V_addr_reg_433[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \in_V_addr_reg_433[15]_i_5 
       (.I0(sext_cast_i_reg_415_reg__0[12]),
        .I1(r_V_reg_428_reg__1[12]),
        .O(\in_V_addr_reg_433[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \in_V_addr_reg_433[19]_i_2 
       (.I0(sext_cast_i_reg_415_reg__0[19]),
        .I1(r_V_reg_428_reg__1[19]),
        .O(\in_V_addr_reg_433[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \in_V_addr_reg_433[19]_i_3 
       (.I0(sext_cast_i_reg_415_reg__0[18]),
        .I1(r_V_reg_428_reg__1[18]),
        .O(\in_V_addr_reg_433[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \in_V_addr_reg_433[19]_i_4 
       (.I0(sext_cast_i_reg_415_reg__0[17]),
        .I1(r_V_reg_428_reg__1[17]),
        .O(\in_V_addr_reg_433[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \in_V_addr_reg_433[19]_i_5 
       (.I0(sext_cast_i_reg_415_reg__0[16]),
        .I1(r_V_reg_428_reg__1[16]),
        .O(\in_V_addr_reg_433[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \in_V_addr_reg_433[23]_i_2 
       (.I0(sext_cast_i_reg_415_reg__0[23]),
        .I1(r_V_reg_428_reg__1[23]),
        .O(\in_V_addr_reg_433[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \in_V_addr_reg_433[23]_i_3 
       (.I0(sext_cast_i_reg_415_reg__0[22]),
        .I1(r_V_reg_428_reg__1[22]),
        .O(\in_V_addr_reg_433[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \in_V_addr_reg_433[23]_i_4 
       (.I0(sext_cast_i_reg_415_reg__0[21]),
        .I1(r_V_reg_428_reg__1[21]),
        .O(\in_V_addr_reg_433[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \in_V_addr_reg_433[23]_i_5 
       (.I0(sext_cast_i_reg_415_reg__0[20]),
        .I1(r_V_reg_428_reg__1[20]),
        .O(\in_V_addr_reg_433[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \in_V_addr_reg_433[27]_i_2 
       (.I0(sext_cast_i_reg_415_reg__0[27]),
        .I1(r_V_reg_428_reg__1[27]),
        .O(\in_V_addr_reg_433[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \in_V_addr_reg_433[27]_i_3 
       (.I0(sext_cast_i_reg_415_reg__0[26]),
        .I1(r_V_reg_428_reg__1[26]),
        .O(\in_V_addr_reg_433[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \in_V_addr_reg_433[27]_i_4 
       (.I0(sext_cast_i_reg_415_reg__0[25]),
        .I1(r_V_reg_428_reg__1[25]),
        .O(\in_V_addr_reg_433[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \in_V_addr_reg_433[27]_i_5 
       (.I0(sext_cast_i_reg_415_reg__0[24]),
        .I1(r_V_reg_428_reg__1[24]),
        .O(\in_V_addr_reg_433[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \in_V_addr_reg_433[29]_i_2 
       (.I0(sext_cast_i_reg_415_reg__0[29]),
        .I1(r_V_reg_428_reg__1[29]),
        .O(\in_V_addr_reg_433[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \in_V_addr_reg_433[29]_i_3 
       (.I0(sext_cast_i_reg_415_reg__0[28]),
        .I1(r_V_reg_428_reg__1[28]),
        .O(\in_V_addr_reg_433[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \in_V_addr_reg_433[3]_i_2 
       (.I0(sext_cast_i_reg_415_reg__0[3]),
        .I1(r_V_reg_428_reg__1[3]),
        .O(\in_V_addr_reg_433[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \in_V_addr_reg_433[3]_i_3 
       (.I0(sext_cast_i_reg_415_reg__0[2]),
        .I1(r_V_reg_428_reg__1[2]),
        .O(\in_V_addr_reg_433[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \in_V_addr_reg_433[3]_i_4 
       (.I0(sext_cast_i_reg_415_reg__0[1]),
        .I1(r_V_reg_428_reg__1[1]),
        .O(\in_V_addr_reg_433[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \in_V_addr_reg_433[3]_i_5 
       (.I0(sext_cast_i_reg_415_reg__0[0]),
        .I1(r_V_reg_428_reg__1[0]),
        .O(\in_V_addr_reg_433[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \in_V_addr_reg_433[7]_i_2 
       (.I0(sext_cast_i_reg_415_reg__0[7]),
        .I1(r_V_reg_428_reg__1[7]),
        .O(\in_V_addr_reg_433[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \in_V_addr_reg_433[7]_i_3 
       (.I0(sext_cast_i_reg_415_reg__0[6]),
        .I1(r_V_reg_428_reg__1[6]),
        .O(\in_V_addr_reg_433[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \in_V_addr_reg_433[7]_i_4 
       (.I0(sext_cast_i_reg_415_reg__0[5]),
        .I1(r_V_reg_428_reg__1[5]),
        .O(\in_V_addr_reg_433[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \in_V_addr_reg_433[7]_i_5 
       (.I0(sext_cast_i_reg_415_reg__0[4]),
        .I1(r_V_reg_428_reg__1[4]),
        .O(\in_V_addr_reg_433[7]_i_5_n_0 ));
  FDRE \in_V_addr_reg_433_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_349_p2[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \in_V_addr_reg_433_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_349_p2[10]),
        .Q(D[10]),
        .R(1'b0));
  FDRE \in_V_addr_reg_433_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_349_p2[11]),
        .Q(D[11]),
        .R(1'b0));
  CARRY4 \in_V_addr_reg_433_reg[11]_i_1 
       (.CI(\in_V_addr_reg_433_reg[7]_i_1_n_0 ),
        .CO({\in_V_addr_reg_433_reg[11]_i_1_n_0 ,\in_V_addr_reg_433_reg[11]_i_1_n_1 ,\in_V_addr_reg_433_reg[11]_i_1_n_2 ,\in_V_addr_reg_433_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_cast_i_reg_415_reg__0[11:8]),
        .O(sum_i_fu_349_p2[11:8]),
        .S({\in_V_addr_reg_433[11]_i_2_n_0 ,\in_V_addr_reg_433[11]_i_3_n_0 ,\in_V_addr_reg_433[11]_i_4_n_0 ,\in_V_addr_reg_433[11]_i_5_n_0 }));
  FDRE \in_V_addr_reg_433_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_349_p2[12]),
        .Q(D[12]),
        .R(1'b0));
  FDRE \in_V_addr_reg_433_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_349_p2[13]),
        .Q(D[13]),
        .R(1'b0));
  FDRE \in_V_addr_reg_433_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_349_p2[14]),
        .Q(D[14]),
        .R(1'b0));
  FDRE \in_V_addr_reg_433_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_349_p2[15]),
        .Q(D[15]),
        .R(1'b0));
  CARRY4 \in_V_addr_reg_433_reg[15]_i_1 
       (.CI(\in_V_addr_reg_433_reg[11]_i_1_n_0 ),
        .CO({\in_V_addr_reg_433_reg[15]_i_1_n_0 ,\in_V_addr_reg_433_reg[15]_i_1_n_1 ,\in_V_addr_reg_433_reg[15]_i_1_n_2 ,\in_V_addr_reg_433_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_cast_i_reg_415_reg__0[15:12]),
        .O(sum_i_fu_349_p2[15:12]),
        .S({\in_V_addr_reg_433[15]_i_2_n_0 ,\in_V_addr_reg_433[15]_i_3_n_0 ,\in_V_addr_reg_433[15]_i_4_n_0 ,\in_V_addr_reg_433[15]_i_5_n_0 }));
  FDRE \in_V_addr_reg_433_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_349_p2[16]),
        .Q(D[16]),
        .R(1'b0));
  FDRE \in_V_addr_reg_433_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_349_p2[17]),
        .Q(D[17]),
        .R(1'b0));
  FDRE \in_V_addr_reg_433_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_349_p2[18]),
        .Q(D[18]),
        .R(1'b0));
  FDRE \in_V_addr_reg_433_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_349_p2[19]),
        .Q(D[19]),
        .R(1'b0));
  CARRY4 \in_V_addr_reg_433_reg[19]_i_1 
       (.CI(\in_V_addr_reg_433_reg[15]_i_1_n_0 ),
        .CO({\in_V_addr_reg_433_reg[19]_i_1_n_0 ,\in_V_addr_reg_433_reg[19]_i_1_n_1 ,\in_V_addr_reg_433_reg[19]_i_1_n_2 ,\in_V_addr_reg_433_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_cast_i_reg_415_reg__0[19:16]),
        .O(sum_i_fu_349_p2[19:16]),
        .S({\in_V_addr_reg_433[19]_i_2_n_0 ,\in_V_addr_reg_433[19]_i_3_n_0 ,\in_V_addr_reg_433[19]_i_4_n_0 ,\in_V_addr_reg_433[19]_i_5_n_0 }));
  FDRE \in_V_addr_reg_433_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_349_p2[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \in_V_addr_reg_433_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_349_p2[20]),
        .Q(D[20]),
        .R(1'b0));
  FDRE \in_V_addr_reg_433_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_349_p2[21]),
        .Q(D[21]),
        .R(1'b0));
  FDRE \in_V_addr_reg_433_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_349_p2[22]),
        .Q(D[22]),
        .R(1'b0));
  FDRE \in_V_addr_reg_433_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_349_p2[23]),
        .Q(D[23]),
        .R(1'b0));
  CARRY4 \in_V_addr_reg_433_reg[23]_i_1 
       (.CI(\in_V_addr_reg_433_reg[19]_i_1_n_0 ),
        .CO({\in_V_addr_reg_433_reg[23]_i_1_n_0 ,\in_V_addr_reg_433_reg[23]_i_1_n_1 ,\in_V_addr_reg_433_reg[23]_i_1_n_2 ,\in_V_addr_reg_433_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_cast_i_reg_415_reg__0[23:20]),
        .O(sum_i_fu_349_p2[23:20]),
        .S({\in_V_addr_reg_433[23]_i_2_n_0 ,\in_V_addr_reg_433[23]_i_3_n_0 ,\in_V_addr_reg_433[23]_i_4_n_0 ,\in_V_addr_reg_433[23]_i_5_n_0 }));
  FDRE \in_V_addr_reg_433_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_349_p2[24]),
        .Q(D[24]),
        .R(1'b0));
  FDRE \in_V_addr_reg_433_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_349_p2[25]),
        .Q(D[25]),
        .R(1'b0));
  FDRE \in_V_addr_reg_433_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_349_p2[26]),
        .Q(D[26]),
        .R(1'b0));
  FDRE \in_V_addr_reg_433_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_349_p2[27]),
        .Q(D[27]),
        .R(1'b0));
  CARRY4 \in_V_addr_reg_433_reg[27]_i_1 
       (.CI(\in_V_addr_reg_433_reg[23]_i_1_n_0 ),
        .CO({\in_V_addr_reg_433_reg[27]_i_1_n_0 ,\in_V_addr_reg_433_reg[27]_i_1_n_1 ,\in_V_addr_reg_433_reg[27]_i_1_n_2 ,\in_V_addr_reg_433_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_cast_i_reg_415_reg__0[27:24]),
        .O(sum_i_fu_349_p2[27:24]),
        .S({\in_V_addr_reg_433[27]_i_2_n_0 ,\in_V_addr_reg_433[27]_i_3_n_0 ,\in_V_addr_reg_433[27]_i_4_n_0 ,\in_V_addr_reg_433[27]_i_5_n_0 }));
  FDRE \in_V_addr_reg_433_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_349_p2[28]),
        .Q(D[28]),
        .R(1'b0));
  FDRE \in_V_addr_reg_433_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_349_p2[29]),
        .Q(D[29]),
        .R(1'b0));
  CARRY4 \in_V_addr_reg_433_reg[29]_i_1 
       (.CI(\in_V_addr_reg_433_reg[27]_i_1_n_0 ),
        .CO({\NLW_in_V_addr_reg_433_reg[29]_i_1_CO_UNCONNECTED [3:1],\in_V_addr_reg_433_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sext_cast_i_reg_415_reg__0[28]}),
        .O({\NLW_in_V_addr_reg_433_reg[29]_i_1_O_UNCONNECTED [3:2],sum_i_fu_349_p2[29:28]}),
        .S({1'b0,1'b0,\in_V_addr_reg_433[29]_i_2_n_0 ,\in_V_addr_reg_433[29]_i_3_n_0 }));
  FDRE \in_V_addr_reg_433_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_349_p2[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \in_V_addr_reg_433_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_349_p2[3]),
        .Q(D[3]),
        .R(1'b0));
  CARRY4 \in_V_addr_reg_433_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\in_V_addr_reg_433_reg[3]_i_1_n_0 ,\in_V_addr_reg_433_reg[3]_i_1_n_1 ,\in_V_addr_reg_433_reg[3]_i_1_n_2 ,\in_V_addr_reg_433_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_cast_i_reg_415_reg__0[3:0]),
        .O(sum_i_fu_349_p2[3:0]),
        .S({\in_V_addr_reg_433[3]_i_2_n_0 ,\in_V_addr_reg_433[3]_i_3_n_0 ,\in_V_addr_reg_433[3]_i_4_n_0 ,\in_V_addr_reg_433[3]_i_5_n_0 }));
  FDRE \in_V_addr_reg_433_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_349_p2[4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE \in_V_addr_reg_433_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_349_p2[5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE \in_V_addr_reg_433_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_349_p2[6]),
        .Q(D[6]),
        .R(1'b0));
  FDRE \in_V_addr_reg_433_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_349_p2[7]),
        .Q(D[7]),
        .R(1'b0));
  CARRY4 \in_V_addr_reg_433_reg[7]_i_1 
       (.CI(\in_V_addr_reg_433_reg[3]_i_1_n_0 ),
        .CO({\in_V_addr_reg_433_reg[7]_i_1_n_0 ,\in_V_addr_reg_433_reg[7]_i_1_n_1 ,\in_V_addr_reg_433_reg[7]_i_1_n_2 ,\in_V_addr_reg_433_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_cast_i_reg_415_reg__0[7:4]),
        .O(sum_i_fu_349_p2[7:4]),
        .S({\in_V_addr_reg_433[7]_i_2_n_0 ,\in_V_addr_reg_433[7]_i_3_n_0 ,\in_V_addr_reg_433[7]_i_4_n_0 ,\in_V_addr_reg_433[7]_i_5_n_0 }));
  FDRE \in_V_addr_reg_433_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_349_p2[8]),
        .Q(D[8]),
        .R(1'b0));
  FDRE \in_V_addr_reg_433_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_349_p2[9]),
        .Q(D[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF7FF)) 
    int_ap_idle_i_2
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(int_ap_idle_i_4_n_0),
        .I2(Mat2Array_U0_ap_start),
        .I3(\ap_CS_fsm_reg[0]_0 ),
        .O(int_ap_idle_reg));
  LUT4 #(
    .INIT(16'hF1FF)) 
    int_ap_idle_i_4
       (.I0(start_once_reg),
        .I1(start_for_CvtColor_1_U0_full_n),
        .I2(ap_sync_reg_Array2Mat_U0_ap_ready),
        .I3(ap_start),
        .O(int_ap_idle_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hEEEEE000)) 
    int_ap_ready_i_1
       (.I0(Block_Mat_exit418_pr_U0_ap_ready),
        .I1(ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg_0),
        .I2(exitcond2_i_i_i_fu_326_p2),
        .I3(ap_CS_fsm_state2),
        .I4(ap_sync_reg_Array2Mat_U0_ap_ready),
        .O(ap_sync_ready));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_10
       (.I0(rows_V_reg_399[23]),
        .I1(\t_V_reg_286_reg_n_0_[23] ),
        .I2(rows_V_reg_399[22]),
        .I3(\t_V_reg_286_reg_n_0_[22] ),
        .I4(\t_V_reg_286_reg_n_0_[21] ),
        .I5(rows_V_reg_399[21]),
        .O(int_ap_ready_i_10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_11
       (.I0(rows_V_reg_399[20]),
        .I1(\t_V_reg_286_reg_n_0_[20] ),
        .I2(rows_V_reg_399[19]),
        .I3(\t_V_reg_286_reg_n_0_[19] ),
        .I4(\t_V_reg_286_reg_n_0_[18] ),
        .I5(rows_V_reg_399[18]),
        .O(int_ap_ready_i_11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_12
       (.I0(rows_V_reg_399[17]),
        .I1(\t_V_reg_286_reg_n_0_[17] ),
        .I2(rows_V_reg_399[16]),
        .I3(\t_V_reg_286_reg_n_0_[16] ),
        .I4(\t_V_reg_286_reg_n_0_[15] ),
        .I5(rows_V_reg_399[15]),
        .O(int_ap_ready_i_12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_13
       (.I0(rows_V_reg_399[14]),
        .I1(\t_V_reg_286_reg_n_0_[14] ),
        .I2(rows_V_reg_399[13]),
        .I3(\t_V_reg_286_reg_n_0_[13] ),
        .I4(\t_V_reg_286_reg_n_0_[12] ),
        .I5(rows_V_reg_399[12]),
        .O(int_ap_ready_i_13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_14
       (.I0(rows_V_reg_399[11]),
        .I1(\t_V_reg_286_reg_n_0_[11] ),
        .I2(rows_V_reg_399[10]),
        .I3(\t_V_reg_286_reg_n_0_[10] ),
        .I4(\t_V_reg_286_reg_n_0_[9] ),
        .I5(rows_V_reg_399[9]),
        .O(int_ap_ready_i_14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_15
       (.I0(rows_V_reg_399[8]),
        .I1(\t_V_reg_286_reg_n_0_[8] ),
        .I2(rows_V_reg_399[7]),
        .I3(\t_V_reg_286_reg_n_0_[7] ),
        .I4(\t_V_reg_286_reg_n_0_[6] ),
        .I5(rows_V_reg_399[6]),
        .O(int_ap_ready_i_15_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_16
       (.I0(rows_V_reg_399[5]),
        .I1(\t_V_reg_286_reg_n_0_[5] ),
        .I2(rows_V_reg_399[4]),
        .I3(\t_V_reg_286_reg_n_0_[4] ),
        .I4(\t_V_reg_286_reg_n_0_[3] ),
        .I5(rows_V_reg_399[3]),
        .O(int_ap_ready_i_16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_17
       (.I0(rows_V_reg_399[2]),
        .I1(\t_V_reg_286_reg_n_0_[2] ),
        .I2(rows_V_reg_399[1]),
        .I3(\t_V_reg_286_reg_n_0_[1] ),
        .I4(\t_V_reg_286_reg_n_0_[0] ),
        .I5(rows_V_reg_399[0]),
        .O(int_ap_ready_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_6
       (.I0(rows_V_reg_399[31]),
        .I1(\t_V_reg_286_reg_n_0_[31] ),
        .I2(rows_V_reg_399[30]),
        .I3(\t_V_reg_286_reg_n_0_[30] ),
        .O(int_ap_ready_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_7
       (.I0(rows_V_reg_399[29]),
        .I1(\t_V_reg_286_reg_n_0_[29] ),
        .I2(rows_V_reg_399[28]),
        .I3(\t_V_reg_286_reg_n_0_[28] ),
        .I4(\t_V_reg_286_reg_n_0_[27] ),
        .I5(rows_V_reg_399[27]),
        .O(int_ap_ready_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_8
       (.I0(rows_V_reg_399[26]),
        .I1(\t_V_reg_286_reg_n_0_[26] ),
        .I2(rows_V_reg_399[25]),
        .I3(\t_V_reg_286_reg_n_0_[25] ),
        .I4(\t_V_reg_286_reg_n_0_[24] ),
        .I5(rows_V_reg_399[24]),
        .O(int_ap_ready_i_8_n_0));
  CARRY4 int_ap_ready_reg_i_3
       (.CI(int_ap_ready_reg_i_5_n_0),
        .CO({NLW_int_ap_ready_reg_i_3_CO_UNCONNECTED[3],exitcond2_i_i_i_fu_326_p2,int_ap_ready_reg_i_3_n_2,int_ap_ready_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_ready_reg_i_3_O_UNCONNECTED[3:0]),
        .S({1'b0,int_ap_ready_i_6_n_0,int_ap_ready_i_7_n_0,int_ap_ready_i_8_n_0}));
  CARRY4 int_ap_ready_reg_i_5
       (.CI(int_ap_ready_reg_i_9_n_0),
        .CO({int_ap_ready_reg_i_5_n_0,int_ap_ready_reg_i_5_n_1,int_ap_ready_reg_i_5_n_2,int_ap_ready_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_ready_reg_i_5_O_UNCONNECTED[3:0]),
        .S({int_ap_ready_i_10_n_0,int_ap_ready_i_11_n_0,int_ap_ready_i_12_n_0,int_ap_ready_i_13_n_0}));
  CARRY4 int_ap_ready_reg_i_9
       (.CI(1'b0),
        .CO({int_ap_ready_reg_i_9_n_0,int_ap_ready_reg_i_9_n_1,int_ap_ready_reg_i_9_n_2,int_ap_ready_reg_i_9_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_ready_reg_i_9_O_UNCONNECTED[3:0]),
        .S({int_ap_ready_i_14_n_0,int_ap_ready_i_15_n_0,int_ap_ready_i_16_n_0,int_ap_ready_i_17_n_0}));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \mOutPtr[1]_i_3 
       (.I0(\t_V_2_reg_297[0]_i_7_n_0 ),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(\ap_reg_pp0_iter1_exitcond_i_i_i_reg_439_reg[0]_0 ),
        .I3(img_0_data_stream_0_full_n),
        .I4(img_0_data_stream_2_full_n),
        .I5(img_0_data_stream_1_full_n),
        .O(Array2Mat_U0_img_data_stream_0_V_write));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_fu_341_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,row_V_reg_423[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_fu_341_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_fu_341_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_fu_341_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_fu_341_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state14),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Array2Mat_U0_img_0_rows_V_read),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_fu_341_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_fu_341_p2_OVERFLOW_UNCONNECTED),
        .P({r_V_fu_341_p2_n_58,r_V_fu_341_p2_n_59,r_V_fu_341_p2_n_60,r_V_fu_341_p2_n_61,r_V_fu_341_p2_n_62,r_V_fu_341_p2_n_63,r_V_fu_341_p2_n_64,r_V_fu_341_p2_n_65,r_V_fu_341_p2_n_66,r_V_fu_341_p2_n_67,r_V_fu_341_p2_n_68,r_V_fu_341_p2_n_69,r_V_fu_341_p2_n_70,r_V_fu_341_p2_n_71,r_V_fu_341_p2_n_72,r_V_fu_341_p2_n_73,r_V_fu_341_p2_n_74,r_V_fu_341_p2_n_75,r_V_fu_341_p2_n_76,r_V_fu_341_p2_n_77,r_V_fu_341_p2_n_78,r_V_fu_341_p2_n_79,r_V_fu_341_p2_n_80,r_V_fu_341_p2_n_81,r_V_fu_341_p2_n_82,r_V_fu_341_p2_n_83,r_V_fu_341_p2_n_84,r_V_fu_341_p2_n_85,r_V_fu_341_p2_n_86,r_V_fu_341_p2_n_87,r_V_fu_341_p2_n_88,r_V_fu_341_p2_n_89,r_V_fu_341_p2_n_90,r_V_fu_341_p2_n_91,r_V_fu_341_p2_n_92,r_V_fu_341_p2_n_93,r_V_fu_341_p2_n_94,r_V_fu_341_p2_n_95,r_V_fu_341_p2_n_96,r_V_fu_341_p2_n_97,r_V_fu_341_p2_n_98,r_V_fu_341_p2_n_99,r_V_fu_341_p2_n_100,r_V_fu_341_p2_n_101,r_V_fu_341_p2_n_102,r_V_fu_341_p2_n_103,r_V_fu_341_p2_n_104,r_V_fu_341_p2_n_105}),
        .PATTERNBDETECT(NLW_r_V_fu_341_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_fu_341_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({r_V_fu_341_p2_n_106,r_V_fu_341_p2_n_107,r_V_fu_341_p2_n_108,r_V_fu_341_p2_n_109,r_V_fu_341_p2_n_110,r_V_fu_341_p2_n_111,r_V_fu_341_p2_n_112,r_V_fu_341_p2_n_113,r_V_fu_341_p2_n_114,r_V_fu_341_p2_n_115,r_V_fu_341_p2_n_116,r_V_fu_341_p2_n_117,r_V_fu_341_p2_n_118,r_V_fu_341_p2_n_119,r_V_fu_341_p2_n_120,r_V_fu_341_p2_n_121,r_V_fu_341_p2_n_122,r_V_fu_341_p2_n_123,r_V_fu_341_p2_n_124,r_V_fu_341_p2_n_125,r_V_fu_341_p2_n_126,r_V_fu_341_p2_n_127,r_V_fu_341_p2_n_128,r_V_fu_341_p2_n_129,r_V_fu_341_p2_n_130,r_V_fu_341_p2_n_131,r_V_fu_341_p2_n_132,r_V_fu_341_p2_n_133,r_V_fu_341_p2_n_134,r_V_fu_341_p2_n_135,r_V_fu_341_p2_n_136,r_V_fu_341_p2_n_137,r_V_fu_341_p2_n_138,r_V_fu_341_p2_n_139,r_V_fu_341_p2_n_140,r_V_fu_341_p2_n_141,r_V_fu_341_p2_n_142,r_V_fu_341_p2_n_143,r_V_fu_341_p2_n_144,r_V_fu_341_p2_n_145,r_V_fu_341_p2_n_146,r_V_fu_341_p2_n_147,r_V_fu_341_p2_n_148,r_V_fu_341_p2_n_149,r_V_fu_341_p2_n_150,r_V_fu_341_p2_n_151,r_V_fu_341_p2_n_152,r_V_fu_341_p2_n_153}),
        .RSTA(t_V_reg_286),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_fu_341_p2_UNDERFLOW_UNCONNECTED));
  FDRE \r_V_reg_428_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(r_V_fu_341_p2_n_105),
        .Q(r_V_reg_428_reg__1[0]),
        .R(1'b0));
  FDRE \r_V_reg_428_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(r_V_fu_341_p2_n_95),
        .Q(r_V_reg_428_reg__1[10]),
        .R(1'b0));
  FDRE \r_V_reg_428_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(r_V_fu_341_p2_n_94),
        .Q(r_V_reg_428_reg__1[11]),
        .R(1'b0));
  FDRE \r_V_reg_428_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(r_V_fu_341_p2_n_93),
        .Q(r_V_reg_428_reg__1[12]),
        .R(1'b0));
  FDRE \r_V_reg_428_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(r_V_fu_341_p2_n_92),
        .Q(r_V_reg_428_reg__1[13]),
        .R(1'b0));
  FDRE \r_V_reg_428_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(r_V_fu_341_p2_n_91),
        .Q(r_V_reg_428_reg__1[14]),
        .R(1'b0));
  FDRE \r_V_reg_428_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(r_V_fu_341_p2_n_90),
        .Q(r_V_reg_428_reg__1[15]),
        .R(1'b0));
  FDRE \r_V_reg_428_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(r_V_fu_341_p2_n_89),
        .Q(r_V_reg_428_reg__1[16]),
        .R(1'b0));
  FDRE \r_V_reg_428_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(r_V_fu_341_p2_n_104),
        .Q(r_V_reg_428_reg__1[1]),
        .R(1'b0));
  FDRE \r_V_reg_428_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(r_V_fu_341_p2_n_103),
        .Q(r_V_reg_428_reg__1[2]),
        .R(1'b0));
  FDRE \r_V_reg_428_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(r_V_fu_341_p2_n_102),
        .Q(r_V_reg_428_reg__1[3]),
        .R(1'b0));
  FDRE \r_V_reg_428_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(r_V_fu_341_p2_n_101),
        .Q(r_V_reg_428_reg__1[4]),
        .R(1'b0));
  FDRE \r_V_reg_428_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(r_V_fu_341_p2_n_100),
        .Q(r_V_reg_428_reg__1[5]),
        .R(1'b0));
  FDRE \r_V_reg_428_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(r_V_fu_341_p2_n_99),
        .Q(r_V_reg_428_reg__1[6]),
        .R(1'b0));
  FDRE \r_V_reg_428_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(r_V_fu_341_p2_n_98),
        .Q(r_V_reg_428_reg__1[7]),
        .R(1'b0));
  FDRE \r_V_reg_428_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(r_V_fu_341_p2_n_97),
        .Q(r_V_reg_428_reg__1[8]),
        .R(1'b0));
  FDRE \r_V_reg_428_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(r_V_fu_341_p2_n_96),
        .Q(r_V_reg_428_reg__1[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_reg_428_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,row_V_reg_423[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_reg_428_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_reg_428_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_reg_428_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_reg_428_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state14),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Array2Mat_U0_img_0_rows_V_read),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_NS_fsm[2]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_reg_428_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_reg_428_reg__0_OVERFLOW_UNCONNECTED),
        .P({r_V_reg_428_reg__0_n_58,r_V_reg_428_reg__0_n_59,r_V_reg_428_reg__0_n_60,r_V_reg_428_reg__0_n_61,r_V_reg_428_reg__0_n_62,r_V_reg_428_reg__0_n_63,r_V_reg_428_reg__0_n_64,r_V_reg_428_reg__0_n_65,r_V_reg_428_reg__0_n_66,r_V_reg_428_reg__0_n_67,r_V_reg_428_reg__0_n_68,r_V_reg_428_reg__0_n_69,r_V_reg_428_reg__0_n_70,r_V_reg_428_reg__0_n_71,r_V_reg_428_reg__0_n_72,r_V_reg_428_reg__0_n_73,r_V_reg_428_reg__0_n_74,r_V_reg_428_reg__0_n_75,r_V_reg_428_reg__0_n_76,r_V_reg_428_reg__0_n_77,r_V_reg_428_reg__0_n_78,r_V_reg_428_reg__0_n_79,r_V_reg_428_reg__0_n_80,r_V_reg_428_reg__0_n_81,r_V_reg_428_reg__0_n_82,r_V_reg_428_reg__0_n_83,r_V_reg_428_reg__0_n_84,r_V_reg_428_reg__0_n_85,r_V_reg_428_reg__0_n_86,r_V_reg_428_reg__0_n_87,r_V_reg_428_reg__0_n_88,r_V_reg_428_reg__0_n_89,r_V_reg_428_reg__0_n_90,r_V_reg_428_reg__0_n_91,r_V_reg_428_reg__0_n_92,r_V_reg_428_reg__1[29:17]}),
        .PATTERNBDETECT(NLW_r_V_reg_428_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_reg_428_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({r_V_fu_341_p2_n_106,r_V_fu_341_p2_n_107,r_V_fu_341_p2_n_108,r_V_fu_341_p2_n_109,r_V_fu_341_p2_n_110,r_V_fu_341_p2_n_111,r_V_fu_341_p2_n_112,r_V_fu_341_p2_n_113,r_V_fu_341_p2_n_114,r_V_fu_341_p2_n_115,r_V_fu_341_p2_n_116,r_V_fu_341_p2_n_117,r_V_fu_341_p2_n_118,r_V_fu_341_p2_n_119,r_V_fu_341_p2_n_120,r_V_fu_341_p2_n_121,r_V_fu_341_p2_n_122,r_V_fu_341_p2_n_123,r_V_fu_341_p2_n_124,r_V_fu_341_p2_n_125,r_V_fu_341_p2_n_126,r_V_fu_341_p2_n_127,r_V_fu_341_p2_n_128,r_V_fu_341_p2_n_129,r_V_fu_341_p2_n_130,r_V_fu_341_p2_n_131,r_V_fu_341_p2_n_132,r_V_fu_341_p2_n_133,r_V_fu_341_p2_n_134,r_V_fu_341_p2_n_135,r_V_fu_341_p2_n_136,r_V_fu_341_p2_n_137,r_V_fu_341_p2_n_138,r_V_fu_341_p2_n_139,r_V_fu_341_p2_n_140,r_V_fu_341_p2_n_141,r_V_fu_341_p2_n_142,r_V_fu_341_p2_n_143,r_V_fu_341_p2_n_144,r_V_fu_341_p2_n_145,r_V_fu_341_p2_n_146,r_V_fu_341_p2_n_147,r_V_fu_341_p2_n_148,r_V_fu_341_p2_n_149,r_V_fu_341_p2_n_150,r_V_fu_341_p2_n_151,r_V_fu_341_p2_n_152,r_V_fu_341_p2_n_153}),
        .PCOUT(NLW_r_V_reg_428_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(t_V_reg_286),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_reg_428_reg__0_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    \row_V_reg_423[0]_i_1 
       (.I0(\t_V_reg_286_reg_n_0_[0] ),
        .O(row_V_fu_331_p2[0]));
  FDRE \row_V_reg_423_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_331_p2[0]),
        .Q(row_V_reg_423[0]),
        .R(1'b0));
  FDRE \row_V_reg_423_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_331_p2[10]),
        .Q(row_V_reg_423[10]),
        .R(1'b0));
  FDRE \row_V_reg_423_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_331_p2[11]),
        .Q(row_V_reg_423[11]),
        .R(1'b0));
  FDRE \row_V_reg_423_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_331_p2[12]),
        .Q(row_V_reg_423[12]),
        .R(1'b0));
  FDRE \row_V_reg_423_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_331_p2[13]),
        .Q(row_V_reg_423[13]),
        .R(1'b0));
  CARRY4 \row_V_reg_423_reg[13]_i_1 
       (.CI(\row_V_reg_423_reg[9]_i_1_n_0 ),
        .CO({\row_V_reg_423_reg[13]_i_1_n_0 ,\row_V_reg_423_reg[13]_i_1_n_1 ,\row_V_reg_423_reg[13]_i_1_n_2 ,\row_V_reg_423_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_V_fu_331_p2[16:13]),
        .S({\t_V_reg_286_reg_n_0_[16] ,\t_V_reg_286_reg_n_0_[15] ,\t_V_reg_286_reg_n_0_[14] ,\t_V_reg_286_reg_n_0_[13] }));
  FDRE \row_V_reg_423_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_331_p2[14]),
        .Q(row_V_reg_423[14]),
        .R(1'b0));
  FDRE \row_V_reg_423_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_331_p2[15]),
        .Q(row_V_reg_423[15]),
        .R(1'b0));
  FDRE \row_V_reg_423_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_331_p2[16]),
        .Q(row_V_reg_423[16]),
        .R(1'b0));
  FDRE \row_V_reg_423_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_331_p2[17]),
        .Q(row_V_reg_423[17]),
        .R(1'b0));
  CARRY4 \row_V_reg_423_reg[17]_i_1 
       (.CI(\row_V_reg_423_reg[13]_i_1_n_0 ),
        .CO({\row_V_reg_423_reg[17]_i_1_n_0 ,\row_V_reg_423_reg[17]_i_1_n_1 ,\row_V_reg_423_reg[17]_i_1_n_2 ,\row_V_reg_423_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_V_fu_331_p2[20:17]),
        .S({\t_V_reg_286_reg_n_0_[20] ,\t_V_reg_286_reg_n_0_[19] ,\t_V_reg_286_reg_n_0_[18] ,\t_V_reg_286_reg_n_0_[17] }));
  FDRE \row_V_reg_423_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_331_p2[18]),
        .Q(row_V_reg_423[18]),
        .R(1'b0));
  FDRE \row_V_reg_423_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_331_p2[19]),
        .Q(row_V_reg_423[19]),
        .R(1'b0));
  FDRE \row_V_reg_423_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_331_p2[1]),
        .Q(row_V_reg_423[1]),
        .R(1'b0));
  CARRY4 \row_V_reg_423_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\row_V_reg_423_reg[1]_i_1_n_0 ,\row_V_reg_423_reg[1]_i_1_n_1 ,\row_V_reg_423_reg[1]_i_1_n_2 ,\row_V_reg_423_reg[1]_i_1_n_3 }),
        .CYINIT(\t_V_reg_286_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_V_fu_331_p2[4:1]),
        .S({\t_V_reg_286_reg_n_0_[4] ,\t_V_reg_286_reg_n_0_[3] ,\t_V_reg_286_reg_n_0_[2] ,\t_V_reg_286_reg_n_0_[1] }));
  FDRE \row_V_reg_423_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_331_p2[20]),
        .Q(row_V_reg_423[20]),
        .R(1'b0));
  FDRE \row_V_reg_423_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_331_p2[21]),
        .Q(row_V_reg_423[21]),
        .R(1'b0));
  CARRY4 \row_V_reg_423_reg[21]_i_1 
       (.CI(\row_V_reg_423_reg[17]_i_1_n_0 ),
        .CO({\row_V_reg_423_reg[21]_i_1_n_0 ,\row_V_reg_423_reg[21]_i_1_n_1 ,\row_V_reg_423_reg[21]_i_1_n_2 ,\row_V_reg_423_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_V_fu_331_p2[24:21]),
        .S({\t_V_reg_286_reg_n_0_[24] ,\t_V_reg_286_reg_n_0_[23] ,\t_V_reg_286_reg_n_0_[22] ,\t_V_reg_286_reg_n_0_[21] }));
  FDRE \row_V_reg_423_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_331_p2[22]),
        .Q(row_V_reg_423[22]),
        .R(1'b0));
  FDRE \row_V_reg_423_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_331_p2[23]),
        .Q(row_V_reg_423[23]),
        .R(1'b0));
  FDRE \row_V_reg_423_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_331_p2[24]),
        .Q(row_V_reg_423[24]),
        .R(1'b0));
  FDRE \row_V_reg_423_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_331_p2[25]),
        .Q(row_V_reg_423[25]),
        .R(1'b0));
  CARRY4 \row_V_reg_423_reg[25]_i_1 
       (.CI(\row_V_reg_423_reg[21]_i_1_n_0 ),
        .CO({\row_V_reg_423_reg[25]_i_1_n_0 ,\row_V_reg_423_reg[25]_i_1_n_1 ,\row_V_reg_423_reg[25]_i_1_n_2 ,\row_V_reg_423_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_V_fu_331_p2[28:25]),
        .S({\t_V_reg_286_reg_n_0_[28] ,\t_V_reg_286_reg_n_0_[27] ,\t_V_reg_286_reg_n_0_[26] ,\t_V_reg_286_reg_n_0_[25] }));
  FDRE \row_V_reg_423_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_331_p2[26]),
        .Q(row_V_reg_423[26]),
        .R(1'b0));
  FDRE \row_V_reg_423_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_331_p2[27]),
        .Q(row_V_reg_423[27]),
        .R(1'b0));
  FDRE \row_V_reg_423_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_331_p2[28]),
        .Q(row_V_reg_423[28]),
        .R(1'b0));
  FDRE \row_V_reg_423_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_331_p2[29]),
        .Q(row_V_reg_423[29]),
        .R(1'b0));
  CARRY4 \row_V_reg_423_reg[29]_i_1 
       (.CI(\row_V_reg_423_reg[25]_i_1_n_0 ),
        .CO({\NLW_row_V_reg_423_reg[29]_i_1_CO_UNCONNECTED [3:2],\row_V_reg_423_reg[29]_i_1_n_2 ,\row_V_reg_423_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_V_reg_423_reg[29]_i_1_O_UNCONNECTED [3],row_V_fu_331_p2[31:29]}),
        .S({1'b0,\t_V_reg_286_reg_n_0_[31] ,\t_V_reg_286_reg_n_0_[30] ,\t_V_reg_286_reg_n_0_[29] }));
  FDRE \row_V_reg_423_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_331_p2[2]),
        .Q(row_V_reg_423[2]),
        .R(1'b0));
  FDRE \row_V_reg_423_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_331_p2[30]),
        .Q(row_V_reg_423[30]),
        .R(1'b0));
  FDRE \row_V_reg_423_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_331_p2[31]),
        .Q(row_V_reg_423[31]),
        .R(1'b0));
  FDRE \row_V_reg_423_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_331_p2[3]),
        .Q(row_V_reg_423[3]),
        .R(1'b0));
  FDRE \row_V_reg_423_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_331_p2[4]),
        .Q(row_V_reg_423[4]),
        .R(1'b0));
  FDRE \row_V_reg_423_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_331_p2[5]),
        .Q(row_V_reg_423[5]),
        .R(1'b0));
  CARRY4 \row_V_reg_423_reg[5]_i_1 
       (.CI(\row_V_reg_423_reg[1]_i_1_n_0 ),
        .CO({\row_V_reg_423_reg[5]_i_1_n_0 ,\row_V_reg_423_reg[5]_i_1_n_1 ,\row_V_reg_423_reg[5]_i_1_n_2 ,\row_V_reg_423_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_V_fu_331_p2[8:5]),
        .S({\t_V_reg_286_reg_n_0_[8] ,\t_V_reg_286_reg_n_0_[7] ,\t_V_reg_286_reg_n_0_[6] ,\t_V_reg_286_reg_n_0_[5] }));
  FDRE \row_V_reg_423_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_331_p2[6]),
        .Q(row_V_reg_423[6]),
        .R(1'b0));
  FDRE \row_V_reg_423_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_331_p2[7]),
        .Q(row_V_reg_423[7]),
        .R(1'b0));
  FDRE \row_V_reg_423_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_331_p2[8]),
        .Q(row_V_reg_423[8]),
        .R(1'b0));
  FDRE \row_V_reg_423_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_331_p2[9]),
        .Q(row_V_reg_423[9]),
        .R(1'b0));
  CARRY4 \row_V_reg_423_reg[9]_i_1 
       (.CI(\row_V_reg_423_reg[5]_i_1_n_0 ),
        .CO({\row_V_reg_423_reg[9]_i_1_n_0 ,\row_V_reg_423_reg[9]_i_1_n_1 ,\row_V_reg_423_reg[9]_i_1_n_2 ,\row_V_reg_423_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_V_fu_331_p2[12:9]),
        .S({\t_V_reg_286_reg_n_0_[12] ,\t_V_reg_286_reg_n_0_[11] ,\t_V_reg_286_reg_n_0_[10] ,\t_V_reg_286_reg_n_0_[9] }));
  FDRE \rows_V_reg_399_reg[0] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [0]),
        .Q(rows_V_reg_399[0]),
        .R(1'b0));
  FDRE \rows_V_reg_399_reg[10] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [10]),
        .Q(rows_V_reg_399[10]),
        .R(1'b0));
  FDRE \rows_V_reg_399_reg[11] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [11]),
        .Q(rows_V_reg_399[11]),
        .R(1'b0));
  FDRE \rows_V_reg_399_reg[12] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [12]),
        .Q(rows_V_reg_399[12]),
        .R(1'b0));
  FDRE \rows_V_reg_399_reg[13] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [13]),
        .Q(rows_V_reg_399[13]),
        .R(1'b0));
  FDRE \rows_V_reg_399_reg[14] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [14]),
        .Q(rows_V_reg_399[14]),
        .R(1'b0));
  FDRE \rows_V_reg_399_reg[15] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [15]),
        .Q(rows_V_reg_399[15]),
        .R(1'b0));
  FDRE \rows_V_reg_399_reg[16] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [16]),
        .Q(rows_V_reg_399[16]),
        .R(1'b0));
  FDRE \rows_V_reg_399_reg[17] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [17]),
        .Q(rows_V_reg_399[17]),
        .R(1'b0));
  FDRE \rows_V_reg_399_reg[18] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [18]),
        .Q(rows_V_reg_399[18]),
        .R(1'b0));
  FDRE \rows_V_reg_399_reg[19] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [19]),
        .Q(rows_V_reg_399[19]),
        .R(1'b0));
  FDRE \rows_V_reg_399_reg[1] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [1]),
        .Q(rows_V_reg_399[1]),
        .R(1'b0));
  FDRE \rows_V_reg_399_reg[20] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [20]),
        .Q(rows_V_reg_399[20]),
        .R(1'b0));
  FDRE \rows_V_reg_399_reg[21] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [21]),
        .Q(rows_V_reg_399[21]),
        .R(1'b0));
  FDRE \rows_V_reg_399_reg[22] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [22]),
        .Q(rows_V_reg_399[22]),
        .R(1'b0));
  FDRE \rows_V_reg_399_reg[23] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [23]),
        .Q(rows_V_reg_399[23]),
        .R(1'b0));
  FDRE \rows_V_reg_399_reg[24] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [24]),
        .Q(rows_V_reg_399[24]),
        .R(1'b0));
  FDRE \rows_V_reg_399_reg[25] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [25]),
        .Q(rows_V_reg_399[25]),
        .R(1'b0));
  FDRE \rows_V_reg_399_reg[26] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [26]),
        .Q(rows_V_reg_399[26]),
        .R(1'b0));
  FDRE \rows_V_reg_399_reg[27] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [27]),
        .Q(rows_V_reg_399[27]),
        .R(1'b0));
  FDRE \rows_V_reg_399_reg[28] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [28]),
        .Q(rows_V_reg_399[28]),
        .R(1'b0));
  FDRE \rows_V_reg_399_reg[29] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [29]),
        .Q(rows_V_reg_399[29]),
        .R(1'b0));
  FDRE \rows_V_reg_399_reg[2] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [2]),
        .Q(rows_V_reg_399[2]),
        .R(1'b0));
  FDRE \rows_V_reg_399_reg[30] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [30]),
        .Q(rows_V_reg_399[30]),
        .R(1'b0));
  FDRE \rows_V_reg_399_reg[31] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [31]),
        .Q(rows_V_reg_399[31]),
        .R(1'b0));
  FDRE \rows_V_reg_399_reg[3] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [3]),
        .Q(rows_V_reg_399[3]),
        .R(1'b0));
  FDRE \rows_V_reg_399_reg[4] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [4]),
        .Q(rows_V_reg_399[4]),
        .R(1'b0));
  FDRE \rows_V_reg_399_reg[5] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [5]),
        .Q(rows_V_reg_399[5]),
        .R(1'b0));
  FDRE \rows_V_reg_399_reg[6] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [6]),
        .Q(rows_V_reg_399[6]),
        .R(1'b0));
  FDRE \rows_V_reg_399_reg[7] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [7]),
        .Q(rows_V_reg_399[7]),
        .R(1'b0));
  FDRE \rows_V_reg_399_reg[8] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [8]),
        .Q(rows_V_reg_399[8]),
        .R(1'b0));
  FDRE \rows_V_reg_399_reg[9] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_0 [9]),
        .Q(rows_V_reg_399[9]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_415_reg[0] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_1 [0]),
        .Q(sext_cast_i_reg_415_reg__0[0]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_415_reg[10] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_1 [10]),
        .Q(sext_cast_i_reg_415_reg__0[10]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_415_reg[11] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_1 [11]),
        .Q(sext_cast_i_reg_415_reg__0[11]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_415_reg[12] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_1 [12]),
        .Q(sext_cast_i_reg_415_reg__0[12]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_415_reg[13] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_1 [13]),
        .Q(sext_cast_i_reg_415_reg__0[13]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_415_reg[14] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_1 [14]),
        .Q(sext_cast_i_reg_415_reg__0[14]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_415_reg[15] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_1 [15]),
        .Q(sext_cast_i_reg_415_reg__0[15]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_415_reg[16] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_1 [16]),
        .Q(sext_cast_i_reg_415_reg__0[16]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_415_reg[17] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_1 [17]),
        .Q(sext_cast_i_reg_415_reg__0[17]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_415_reg[18] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_1 [18]),
        .Q(sext_cast_i_reg_415_reg__0[18]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_415_reg[19] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_1 [19]),
        .Q(sext_cast_i_reg_415_reg__0[19]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_415_reg[1] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_1 [1]),
        .Q(sext_cast_i_reg_415_reg__0[1]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_415_reg[20] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_1 [20]),
        .Q(sext_cast_i_reg_415_reg__0[20]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_415_reg[21] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_1 [21]),
        .Q(sext_cast_i_reg_415_reg__0[21]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_415_reg[22] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_1 [22]),
        .Q(sext_cast_i_reg_415_reg__0[22]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_415_reg[23] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_1 [23]),
        .Q(sext_cast_i_reg_415_reg__0[23]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_415_reg[24] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_1 [24]),
        .Q(sext_cast_i_reg_415_reg__0[24]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_415_reg[25] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_1 [25]),
        .Q(sext_cast_i_reg_415_reg__0[25]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_415_reg[26] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_1 [26]),
        .Q(sext_cast_i_reg_415_reg__0[26]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_415_reg[27] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_1 [27]),
        .Q(sext_cast_i_reg_415_reg__0[27]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_415_reg[28] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_1 [28]),
        .Q(sext_cast_i_reg_415_reg__0[28]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_415_reg[29] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_1 [29]),
        .Q(sext_cast_i_reg_415_reg__0[29]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_415_reg[2] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_1 [2]),
        .Q(sext_cast_i_reg_415_reg__0[2]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_415_reg[3] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_1 [3]),
        .Q(sext_cast_i_reg_415_reg__0[3]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_415_reg[4] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_1 [4]),
        .Q(sext_cast_i_reg_415_reg__0[4]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_415_reg[5] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_1 [5]),
        .Q(sext_cast_i_reg_415_reg__0[5]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_415_reg[6] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_1 [6]),
        .Q(sext_cast_i_reg_415_reg__0[6]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_415_reg[7] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_1 [7]),
        .Q(sext_cast_i_reg_415_reg__0[7]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_415_reg[8] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_1 [8]),
        .Q(sext_cast_i_reg_415_reg__0[8]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_415_reg[9] 
       (.C(ap_clk),
        .CE(Array2Mat_U0_img_0_rows_V_read),
        .D(\SRL_SIG_reg[1][31]_1 [9]),
        .Q(sext_cast_i_reg_415_reg__0[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777777700700000)) 
    start_once_reg_i_1__0
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond2_i_i_i_fu_326_p2),
        .I2(ap_start),
        .I3(ap_sync_reg_Array2Mat_U0_ap_ready),
        .I4(start_for_CvtColor_1_U0_full_n),
        .I5(start_once_reg),
        .O(start_once_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \state[1]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\exitcond_i_i_i_reg_439_reg_n_0_[0] ),
        .I2(\state_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\tmp_12_reg_448[7]_i_2_n_0 ),
        .O(Array2Mat_U0_m_axi_in_V_RREADY));
  LUT5 #(
    .INIT(32'hFF00DF00)) 
    \t_V_2_reg_297[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_condition_pp0_exit_iter0_state11),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_state10),
        .I4(\t_V_2_reg_297[0]_i_4_n_0 ),
        .O(t_V_2_reg_297));
  LUT4 #(
    .INIT(16'h0800)) 
    \t_V_2_reg_297[0]_i_2 
       (.I0(ap_block_pp0_stage0_subdone6_in),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state11),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(t_V_2_reg_2970));
  LUT6 #(
    .INIT(64'h00007F00FFFFFFFF)) 
    \t_V_2_reg_297[0]_i_4 
       (.I0(img_0_data_stream_1_full_n),
        .I1(img_0_data_stream_2_full_n),
        .I2(img_0_data_stream_0_full_n),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(\ap_reg_pp0_iter1_exitcond_i_i_i_reg_439_reg[0]_0 ),
        .I5(\t_V_2_reg_297[0]_i_7_n_0 ),
        .O(\t_V_2_reg_297[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hEF00)) 
    \t_V_2_reg_297[0]_i_5 
       (.I0(\exitcond_i_i_i_reg_439_reg_n_0_[0] ),
        .I1(\state_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\tmp_12_reg_448[7]_i_2_n_0 ),
        .O(ap_block_pp0_stage0_subdone6_in));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_2_reg_297[0]_i_6 
       (.I0(t_V_2_reg_297_reg[0]),
        .O(\t_V_2_reg_297[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \t_V_2_reg_297[0]_i_7 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\state_reg[0] ),
        .I2(\exitcond_i_i_i_reg_439_reg_n_0_[0] ),
        .O(\t_V_2_reg_297[0]_i_7_n_0 ));
  FDRE \t_V_2_reg_297_reg[0] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2970),
        .D(\t_V_2_reg_297_reg[0]_i_3_n_7 ),
        .Q(t_V_2_reg_297_reg[0]),
        .R(t_V_2_reg_297));
  CARRY4 \t_V_2_reg_297_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_2_reg_297_reg[0]_i_3_n_0 ,\t_V_2_reg_297_reg[0]_i_3_n_1 ,\t_V_2_reg_297_reg[0]_i_3_n_2 ,\t_V_2_reg_297_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_2_reg_297_reg[0]_i_3_n_4 ,\t_V_2_reg_297_reg[0]_i_3_n_5 ,\t_V_2_reg_297_reg[0]_i_3_n_6 ,\t_V_2_reg_297_reg[0]_i_3_n_7 }),
        .S({t_V_2_reg_297_reg[3:1],\t_V_2_reg_297[0]_i_6_n_0 }));
  FDRE \t_V_2_reg_297_reg[10] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2970),
        .D(\t_V_2_reg_297_reg[8]_i_1_n_5 ),
        .Q(t_V_2_reg_297_reg[10]),
        .R(t_V_2_reg_297));
  FDRE \t_V_2_reg_297_reg[11] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2970),
        .D(\t_V_2_reg_297_reg[8]_i_1_n_4 ),
        .Q(t_V_2_reg_297_reg[11]),
        .R(t_V_2_reg_297));
  FDRE \t_V_2_reg_297_reg[12] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2970),
        .D(\t_V_2_reg_297_reg[12]_i_1_n_7 ),
        .Q(t_V_2_reg_297_reg[12]),
        .R(t_V_2_reg_297));
  CARRY4 \t_V_2_reg_297_reg[12]_i_1 
       (.CI(\t_V_2_reg_297_reg[8]_i_1_n_0 ),
        .CO({\t_V_2_reg_297_reg[12]_i_1_n_0 ,\t_V_2_reg_297_reg[12]_i_1_n_1 ,\t_V_2_reg_297_reg[12]_i_1_n_2 ,\t_V_2_reg_297_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_297_reg[12]_i_1_n_4 ,\t_V_2_reg_297_reg[12]_i_1_n_5 ,\t_V_2_reg_297_reg[12]_i_1_n_6 ,\t_V_2_reg_297_reg[12]_i_1_n_7 }),
        .S(t_V_2_reg_297_reg[15:12]));
  FDRE \t_V_2_reg_297_reg[13] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2970),
        .D(\t_V_2_reg_297_reg[12]_i_1_n_6 ),
        .Q(t_V_2_reg_297_reg[13]),
        .R(t_V_2_reg_297));
  FDRE \t_V_2_reg_297_reg[14] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2970),
        .D(\t_V_2_reg_297_reg[12]_i_1_n_5 ),
        .Q(t_V_2_reg_297_reg[14]),
        .R(t_V_2_reg_297));
  FDRE \t_V_2_reg_297_reg[15] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2970),
        .D(\t_V_2_reg_297_reg[12]_i_1_n_4 ),
        .Q(t_V_2_reg_297_reg[15]),
        .R(t_V_2_reg_297));
  FDRE \t_V_2_reg_297_reg[16] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2970),
        .D(\t_V_2_reg_297_reg[16]_i_1_n_7 ),
        .Q(t_V_2_reg_297_reg[16]),
        .R(t_V_2_reg_297));
  CARRY4 \t_V_2_reg_297_reg[16]_i_1 
       (.CI(\t_V_2_reg_297_reg[12]_i_1_n_0 ),
        .CO({\t_V_2_reg_297_reg[16]_i_1_n_0 ,\t_V_2_reg_297_reg[16]_i_1_n_1 ,\t_V_2_reg_297_reg[16]_i_1_n_2 ,\t_V_2_reg_297_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_297_reg[16]_i_1_n_4 ,\t_V_2_reg_297_reg[16]_i_1_n_5 ,\t_V_2_reg_297_reg[16]_i_1_n_6 ,\t_V_2_reg_297_reg[16]_i_1_n_7 }),
        .S(t_V_2_reg_297_reg[19:16]));
  FDRE \t_V_2_reg_297_reg[17] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2970),
        .D(\t_V_2_reg_297_reg[16]_i_1_n_6 ),
        .Q(t_V_2_reg_297_reg[17]),
        .R(t_V_2_reg_297));
  FDRE \t_V_2_reg_297_reg[18] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2970),
        .D(\t_V_2_reg_297_reg[16]_i_1_n_5 ),
        .Q(t_V_2_reg_297_reg[18]),
        .R(t_V_2_reg_297));
  FDRE \t_V_2_reg_297_reg[19] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2970),
        .D(\t_V_2_reg_297_reg[16]_i_1_n_4 ),
        .Q(t_V_2_reg_297_reg[19]),
        .R(t_V_2_reg_297));
  FDRE \t_V_2_reg_297_reg[1] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2970),
        .D(\t_V_2_reg_297_reg[0]_i_3_n_6 ),
        .Q(t_V_2_reg_297_reg[1]),
        .R(t_V_2_reg_297));
  FDRE \t_V_2_reg_297_reg[20] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2970),
        .D(\t_V_2_reg_297_reg[20]_i_1_n_7 ),
        .Q(t_V_2_reg_297_reg[20]),
        .R(t_V_2_reg_297));
  CARRY4 \t_V_2_reg_297_reg[20]_i_1 
       (.CI(\t_V_2_reg_297_reg[16]_i_1_n_0 ),
        .CO({\t_V_2_reg_297_reg[20]_i_1_n_0 ,\t_V_2_reg_297_reg[20]_i_1_n_1 ,\t_V_2_reg_297_reg[20]_i_1_n_2 ,\t_V_2_reg_297_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_297_reg[20]_i_1_n_4 ,\t_V_2_reg_297_reg[20]_i_1_n_5 ,\t_V_2_reg_297_reg[20]_i_1_n_6 ,\t_V_2_reg_297_reg[20]_i_1_n_7 }),
        .S(t_V_2_reg_297_reg[23:20]));
  FDRE \t_V_2_reg_297_reg[21] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2970),
        .D(\t_V_2_reg_297_reg[20]_i_1_n_6 ),
        .Q(t_V_2_reg_297_reg[21]),
        .R(t_V_2_reg_297));
  FDRE \t_V_2_reg_297_reg[22] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2970),
        .D(\t_V_2_reg_297_reg[20]_i_1_n_5 ),
        .Q(t_V_2_reg_297_reg[22]),
        .R(t_V_2_reg_297));
  FDRE \t_V_2_reg_297_reg[23] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2970),
        .D(\t_V_2_reg_297_reg[20]_i_1_n_4 ),
        .Q(t_V_2_reg_297_reg[23]),
        .R(t_V_2_reg_297));
  FDRE \t_V_2_reg_297_reg[24] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2970),
        .D(\t_V_2_reg_297_reg[24]_i_1_n_7 ),
        .Q(t_V_2_reg_297_reg[24]),
        .R(t_V_2_reg_297));
  CARRY4 \t_V_2_reg_297_reg[24]_i_1 
       (.CI(\t_V_2_reg_297_reg[20]_i_1_n_0 ),
        .CO({\t_V_2_reg_297_reg[24]_i_1_n_0 ,\t_V_2_reg_297_reg[24]_i_1_n_1 ,\t_V_2_reg_297_reg[24]_i_1_n_2 ,\t_V_2_reg_297_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_297_reg[24]_i_1_n_4 ,\t_V_2_reg_297_reg[24]_i_1_n_5 ,\t_V_2_reg_297_reg[24]_i_1_n_6 ,\t_V_2_reg_297_reg[24]_i_1_n_7 }),
        .S(t_V_2_reg_297_reg[27:24]));
  FDRE \t_V_2_reg_297_reg[25] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2970),
        .D(\t_V_2_reg_297_reg[24]_i_1_n_6 ),
        .Q(t_V_2_reg_297_reg[25]),
        .R(t_V_2_reg_297));
  FDRE \t_V_2_reg_297_reg[26] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2970),
        .D(\t_V_2_reg_297_reg[24]_i_1_n_5 ),
        .Q(t_V_2_reg_297_reg[26]),
        .R(t_V_2_reg_297));
  FDRE \t_V_2_reg_297_reg[27] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2970),
        .D(\t_V_2_reg_297_reg[24]_i_1_n_4 ),
        .Q(t_V_2_reg_297_reg[27]),
        .R(t_V_2_reg_297));
  FDRE \t_V_2_reg_297_reg[28] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2970),
        .D(\t_V_2_reg_297_reg[28]_i_1_n_7 ),
        .Q(t_V_2_reg_297_reg[28]),
        .R(t_V_2_reg_297));
  CARRY4 \t_V_2_reg_297_reg[28]_i_1 
       (.CI(\t_V_2_reg_297_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_2_reg_297_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_2_reg_297_reg[28]_i_1_n_1 ,\t_V_2_reg_297_reg[28]_i_1_n_2 ,\t_V_2_reg_297_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_297_reg[28]_i_1_n_4 ,\t_V_2_reg_297_reg[28]_i_1_n_5 ,\t_V_2_reg_297_reg[28]_i_1_n_6 ,\t_V_2_reg_297_reg[28]_i_1_n_7 }),
        .S(t_V_2_reg_297_reg[31:28]));
  FDRE \t_V_2_reg_297_reg[29] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2970),
        .D(\t_V_2_reg_297_reg[28]_i_1_n_6 ),
        .Q(t_V_2_reg_297_reg[29]),
        .R(t_V_2_reg_297));
  FDRE \t_V_2_reg_297_reg[2] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2970),
        .D(\t_V_2_reg_297_reg[0]_i_3_n_5 ),
        .Q(t_V_2_reg_297_reg[2]),
        .R(t_V_2_reg_297));
  FDRE \t_V_2_reg_297_reg[30] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2970),
        .D(\t_V_2_reg_297_reg[28]_i_1_n_5 ),
        .Q(t_V_2_reg_297_reg[30]),
        .R(t_V_2_reg_297));
  FDRE \t_V_2_reg_297_reg[31] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2970),
        .D(\t_V_2_reg_297_reg[28]_i_1_n_4 ),
        .Q(t_V_2_reg_297_reg[31]),
        .R(t_V_2_reg_297));
  FDRE \t_V_2_reg_297_reg[3] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2970),
        .D(\t_V_2_reg_297_reg[0]_i_3_n_4 ),
        .Q(t_V_2_reg_297_reg[3]),
        .R(t_V_2_reg_297));
  FDRE \t_V_2_reg_297_reg[4] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2970),
        .D(\t_V_2_reg_297_reg[4]_i_1_n_7 ),
        .Q(t_V_2_reg_297_reg[4]),
        .R(t_V_2_reg_297));
  CARRY4 \t_V_2_reg_297_reg[4]_i_1 
       (.CI(\t_V_2_reg_297_reg[0]_i_3_n_0 ),
        .CO({\t_V_2_reg_297_reg[4]_i_1_n_0 ,\t_V_2_reg_297_reg[4]_i_1_n_1 ,\t_V_2_reg_297_reg[4]_i_1_n_2 ,\t_V_2_reg_297_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_297_reg[4]_i_1_n_4 ,\t_V_2_reg_297_reg[4]_i_1_n_5 ,\t_V_2_reg_297_reg[4]_i_1_n_6 ,\t_V_2_reg_297_reg[4]_i_1_n_7 }),
        .S(t_V_2_reg_297_reg[7:4]));
  FDRE \t_V_2_reg_297_reg[5] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2970),
        .D(\t_V_2_reg_297_reg[4]_i_1_n_6 ),
        .Q(t_V_2_reg_297_reg[5]),
        .R(t_V_2_reg_297));
  FDRE \t_V_2_reg_297_reg[6] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2970),
        .D(\t_V_2_reg_297_reg[4]_i_1_n_5 ),
        .Q(t_V_2_reg_297_reg[6]),
        .R(t_V_2_reg_297));
  FDRE \t_V_2_reg_297_reg[7] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2970),
        .D(\t_V_2_reg_297_reg[4]_i_1_n_4 ),
        .Q(t_V_2_reg_297_reg[7]),
        .R(t_V_2_reg_297));
  FDRE \t_V_2_reg_297_reg[8] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2970),
        .D(\t_V_2_reg_297_reg[8]_i_1_n_7 ),
        .Q(t_V_2_reg_297_reg[8]),
        .R(t_V_2_reg_297));
  CARRY4 \t_V_2_reg_297_reg[8]_i_1 
       (.CI(\t_V_2_reg_297_reg[4]_i_1_n_0 ),
        .CO({\t_V_2_reg_297_reg[8]_i_1_n_0 ,\t_V_2_reg_297_reg[8]_i_1_n_1 ,\t_V_2_reg_297_reg[8]_i_1_n_2 ,\t_V_2_reg_297_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_297_reg[8]_i_1_n_4 ,\t_V_2_reg_297_reg[8]_i_1_n_5 ,\t_V_2_reg_297_reg[8]_i_1_n_6 ,\t_V_2_reg_297_reg[8]_i_1_n_7 }),
        .S(t_V_2_reg_297_reg[11:8]));
  FDRE \t_V_2_reg_297_reg[9] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2970),
        .D(\t_V_2_reg_297_reg[8]_i_1_n_6 ),
        .Q(t_V_2_reg_297_reg[9]),
        .R(t_V_2_reg_297));
  LUT3 #(
    .INIT(8'h04)) 
    \t_V_reg_286[31]_i_1 
       (.I0(ap_CS_fsm_state14),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(\cols_V_reg_404[31]_i_3_n_0 ),
        .O(t_V_reg_286));
  FDRE \t_V_reg_286_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(row_V_reg_423[0]),
        .Q(\t_V_reg_286_reg_n_0_[0] ),
        .R(t_V_reg_286));
  FDRE \t_V_reg_286_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(row_V_reg_423[10]),
        .Q(\t_V_reg_286_reg_n_0_[10] ),
        .R(t_V_reg_286));
  FDRE \t_V_reg_286_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(row_V_reg_423[11]),
        .Q(\t_V_reg_286_reg_n_0_[11] ),
        .R(t_V_reg_286));
  FDRE \t_V_reg_286_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(row_V_reg_423[12]),
        .Q(\t_V_reg_286_reg_n_0_[12] ),
        .R(t_V_reg_286));
  FDRE \t_V_reg_286_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(row_V_reg_423[13]),
        .Q(\t_V_reg_286_reg_n_0_[13] ),
        .R(t_V_reg_286));
  FDRE \t_V_reg_286_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(row_V_reg_423[14]),
        .Q(\t_V_reg_286_reg_n_0_[14] ),
        .R(t_V_reg_286));
  FDRE \t_V_reg_286_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(row_V_reg_423[15]),
        .Q(\t_V_reg_286_reg_n_0_[15] ),
        .R(t_V_reg_286));
  FDRE \t_V_reg_286_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(row_V_reg_423[16]),
        .Q(\t_V_reg_286_reg_n_0_[16] ),
        .R(t_V_reg_286));
  FDRE \t_V_reg_286_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(row_V_reg_423[17]),
        .Q(\t_V_reg_286_reg_n_0_[17] ),
        .R(t_V_reg_286));
  FDRE \t_V_reg_286_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(row_V_reg_423[18]),
        .Q(\t_V_reg_286_reg_n_0_[18] ),
        .R(t_V_reg_286));
  FDRE \t_V_reg_286_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(row_V_reg_423[19]),
        .Q(\t_V_reg_286_reg_n_0_[19] ),
        .R(t_V_reg_286));
  FDRE \t_V_reg_286_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(row_V_reg_423[1]),
        .Q(\t_V_reg_286_reg_n_0_[1] ),
        .R(t_V_reg_286));
  FDRE \t_V_reg_286_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(row_V_reg_423[20]),
        .Q(\t_V_reg_286_reg_n_0_[20] ),
        .R(t_V_reg_286));
  FDRE \t_V_reg_286_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(row_V_reg_423[21]),
        .Q(\t_V_reg_286_reg_n_0_[21] ),
        .R(t_V_reg_286));
  FDRE \t_V_reg_286_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(row_V_reg_423[22]),
        .Q(\t_V_reg_286_reg_n_0_[22] ),
        .R(t_V_reg_286));
  FDRE \t_V_reg_286_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(row_V_reg_423[23]),
        .Q(\t_V_reg_286_reg_n_0_[23] ),
        .R(t_V_reg_286));
  FDRE \t_V_reg_286_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(row_V_reg_423[24]),
        .Q(\t_V_reg_286_reg_n_0_[24] ),
        .R(t_V_reg_286));
  FDRE \t_V_reg_286_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(row_V_reg_423[25]),
        .Q(\t_V_reg_286_reg_n_0_[25] ),
        .R(t_V_reg_286));
  FDRE \t_V_reg_286_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(row_V_reg_423[26]),
        .Q(\t_V_reg_286_reg_n_0_[26] ),
        .R(t_V_reg_286));
  FDRE \t_V_reg_286_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(row_V_reg_423[27]),
        .Q(\t_V_reg_286_reg_n_0_[27] ),
        .R(t_V_reg_286));
  FDRE \t_V_reg_286_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(row_V_reg_423[28]),
        .Q(\t_V_reg_286_reg_n_0_[28] ),
        .R(t_V_reg_286));
  FDRE \t_V_reg_286_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(row_V_reg_423[29]),
        .Q(\t_V_reg_286_reg_n_0_[29] ),
        .R(t_V_reg_286));
  FDRE \t_V_reg_286_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(row_V_reg_423[2]),
        .Q(\t_V_reg_286_reg_n_0_[2] ),
        .R(t_V_reg_286));
  FDRE \t_V_reg_286_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(row_V_reg_423[30]),
        .Q(\t_V_reg_286_reg_n_0_[30] ),
        .R(t_V_reg_286));
  FDRE \t_V_reg_286_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(row_V_reg_423[31]),
        .Q(\t_V_reg_286_reg_n_0_[31] ),
        .R(t_V_reg_286));
  FDRE \t_V_reg_286_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(row_V_reg_423[3]),
        .Q(\t_V_reg_286_reg_n_0_[3] ),
        .R(t_V_reg_286));
  FDRE \t_V_reg_286_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(row_V_reg_423[4]),
        .Q(\t_V_reg_286_reg_n_0_[4] ),
        .R(t_V_reg_286));
  FDRE \t_V_reg_286_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(row_V_reg_423[5]),
        .Q(\t_V_reg_286_reg_n_0_[5] ),
        .R(t_V_reg_286));
  FDRE \t_V_reg_286_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(row_V_reg_423[6]),
        .Q(\t_V_reg_286_reg_n_0_[6] ),
        .R(t_V_reg_286));
  FDRE \t_V_reg_286_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(row_V_reg_423[7]),
        .Q(\t_V_reg_286_reg_n_0_[7] ),
        .R(t_V_reg_286));
  FDRE \t_V_reg_286_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(row_V_reg_423[8]),
        .Q(\t_V_reg_286_reg_n_0_[8] ),
        .R(t_V_reg_286));
  FDRE \t_V_reg_286_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(row_V_reg_423[9]),
        .Q(\t_V_reg_286_reg_n_0_[9] ),
        .R(t_V_reg_286));
  LUT5 #(
    .INIT(32'h00B00000)) 
    \tmp_12_reg_448[7]_i_1 
       (.I0(\state_reg[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_i_i_i_reg_439_reg_n_0_[0] ),
        .I4(\tmp_12_reg_448[7]_i_2_n_0 ),
        .O(tmp_12_reg_4480));
  LUT5 #(
    .INIT(32'hEAAAFFFF)) 
    \tmp_12_reg_448[7]_i_2 
       (.I0(\ap_reg_pp0_iter1_exitcond_i_i_i_reg_439_reg[0]_0 ),
        .I1(img_0_data_stream_0_full_n),
        .I2(img_0_data_stream_2_full_n),
        .I3(img_0_data_stream_1_full_n),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .O(\tmp_12_reg_448[7]_i_2_n_0 ));
  FDRE \tmp_12_reg_448_reg[0] 
       (.C(ap_clk),
        .CE(tmp_12_reg_4480),
        .D(\data_p1_reg[23] [0]),
        .Q(\SRL_SIG_reg[0][7] [0]),
        .R(1'b0));
  FDRE \tmp_12_reg_448_reg[1] 
       (.C(ap_clk),
        .CE(tmp_12_reg_4480),
        .D(\data_p1_reg[23] [1]),
        .Q(\SRL_SIG_reg[0][7] [1]),
        .R(1'b0));
  FDRE \tmp_12_reg_448_reg[2] 
       (.C(ap_clk),
        .CE(tmp_12_reg_4480),
        .D(\data_p1_reg[23] [2]),
        .Q(\SRL_SIG_reg[0][7] [2]),
        .R(1'b0));
  FDRE \tmp_12_reg_448_reg[3] 
       (.C(ap_clk),
        .CE(tmp_12_reg_4480),
        .D(\data_p1_reg[23] [3]),
        .Q(\SRL_SIG_reg[0][7] [3]),
        .R(1'b0));
  FDRE \tmp_12_reg_448_reg[4] 
       (.C(ap_clk),
        .CE(tmp_12_reg_4480),
        .D(\data_p1_reg[23] [4]),
        .Q(\SRL_SIG_reg[0][7] [4]),
        .R(1'b0));
  FDRE \tmp_12_reg_448_reg[5] 
       (.C(ap_clk),
        .CE(tmp_12_reg_4480),
        .D(\data_p1_reg[23] [5]),
        .Q(\SRL_SIG_reg[0][7] [5]),
        .R(1'b0));
  FDRE \tmp_12_reg_448_reg[6] 
       (.C(ap_clk),
        .CE(tmp_12_reg_4480),
        .D(\data_p1_reg[23] [6]),
        .Q(\SRL_SIG_reg[0][7] [6]),
        .R(1'b0));
  FDRE \tmp_12_reg_448_reg[7] 
       (.C(ap_clk),
        .CE(tmp_12_reg_4480),
        .D(\data_p1_reg[23] [7]),
        .Q(\SRL_SIG_reg[0][7] [7]),
        .R(1'b0));
  FDRE \tmp_13_reg_453_reg[0] 
       (.C(ap_clk),
        .CE(tmp_12_reg_4480),
        .D(\data_p1_reg[23] [8]),
        .Q(\SRL_SIG_reg[0][7]_0 [0]),
        .R(1'b0));
  FDRE \tmp_13_reg_453_reg[1] 
       (.C(ap_clk),
        .CE(tmp_12_reg_4480),
        .D(\data_p1_reg[23] [9]),
        .Q(\SRL_SIG_reg[0][7]_0 [1]),
        .R(1'b0));
  FDRE \tmp_13_reg_453_reg[2] 
       (.C(ap_clk),
        .CE(tmp_12_reg_4480),
        .D(\data_p1_reg[23] [10]),
        .Q(\SRL_SIG_reg[0][7]_0 [2]),
        .R(1'b0));
  FDRE \tmp_13_reg_453_reg[3] 
       (.C(ap_clk),
        .CE(tmp_12_reg_4480),
        .D(\data_p1_reg[23] [11]),
        .Q(\SRL_SIG_reg[0][7]_0 [3]),
        .R(1'b0));
  FDRE \tmp_13_reg_453_reg[4] 
       (.C(ap_clk),
        .CE(tmp_12_reg_4480),
        .D(\data_p1_reg[23] [12]),
        .Q(\SRL_SIG_reg[0][7]_0 [4]),
        .R(1'b0));
  FDRE \tmp_13_reg_453_reg[5] 
       (.C(ap_clk),
        .CE(tmp_12_reg_4480),
        .D(\data_p1_reg[23] [13]),
        .Q(\SRL_SIG_reg[0][7]_0 [5]),
        .R(1'b0));
  FDRE \tmp_13_reg_453_reg[6] 
       (.C(ap_clk),
        .CE(tmp_12_reg_4480),
        .D(\data_p1_reg[23] [14]),
        .Q(\SRL_SIG_reg[0][7]_0 [6]),
        .R(1'b0));
  FDRE \tmp_13_reg_453_reg[7] 
       (.C(ap_clk),
        .CE(tmp_12_reg_4480),
        .D(\data_p1_reg[23] [15]),
        .Q(\SRL_SIG_reg[0][7]_0 [7]),
        .R(1'b0));
  FDRE \tmp_14_reg_458_reg[0] 
       (.C(ap_clk),
        .CE(tmp_12_reg_4480),
        .D(\data_p1_reg[23] [16]),
        .Q(\SRL_SIG_reg[0][7]_1 [0]),
        .R(1'b0));
  FDRE \tmp_14_reg_458_reg[1] 
       (.C(ap_clk),
        .CE(tmp_12_reg_4480),
        .D(\data_p1_reg[23] [17]),
        .Q(\SRL_SIG_reg[0][7]_1 [1]),
        .R(1'b0));
  FDRE \tmp_14_reg_458_reg[2] 
       (.C(ap_clk),
        .CE(tmp_12_reg_4480),
        .D(\data_p1_reg[23] [18]),
        .Q(\SRL_SIG_reg[0][7]_1 [2]),
        .R(1'b0));
  FDRE \tmp_14_reg_458_reg[3] 
       (.C(ap_clk),
        .CE(tmp_12_reg_4480),
        .D(\data_p1_reg[23] [19]),
        .Q(\SRL_SIG_reg[0][7]_1 [3]),
        .R(1'b0));
  FDRE \tmp_14_reg_458_reg[4] 
       (.C(ap_clk),
        .CE(tmp_12_reg_4480),
        .D(\data_p1_reg[23] [20]),
        .Q(\SRL_SIG_reg[0][7]_1 [4]),
        .R(1'b0));
  FDRE \tmp_14_reg_458_reg[5] 
       (.C(ap_clk),
        .CE(tmp_12_reg_4480),
        .D(\data_p1_reg[23] [21]),
        .Q(\SRL_SIG_reg[0][7]_1 [5]),
        .R(1'b0));
  FDRE \tmp_14_reg_458_reg[6] 
       (.C(ap_clk),
        .CE(tmp_12_reg_4480),
        .D(\data_p1_reg[23] [22]),
        .Q(\SRL_SIG_reg[0][7]_1 [6]),
        .R(1'b0));
  FDRE \tmp_14_reg_458_reg[7] 
       (.C(ap_clk),
        .CE(tmp_12_reg_4480),
        .D(\data_p1_reg[23] [23]),
        .Q(\SRL_SIG_reg[0][7]_1 [7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit418_pr
   (start_once_reg,
    ap_rst_n_inv,
    ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg,
    ap_clk);
  output start_once_reg;
  input ap_rst_n_inv;
  input ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg;
  wire start_once_reg;

  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CvtColor
   (mOutPtr0,
    CO,
    Q,
    mOutPtr110_out,
    CvtColor_U0_p_src_rows_V_read,
    CvtColor_U0_p_dst_data_stream_2_V_write,
    start_once_reg,
    ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg,
    CvtColor_U0_ap_start,
    start_for_CvtColor_U0_full_n,
    img_1_cols_V_c_empty_n,
    img_1_rows_V_c_empty_n,
    if_dout,
    ap_clk,
    ap_rst_n_inv,
    \int_rows_reg[31] ,
    ap_rst_n,
    img_2_data_stream_1_full_n,
    img_2_data_stream_0_full_n,
    img_2_data_stream_2_full_n,
    img_1_data_stream_0_empty_n);
  output mOutPtr0;
  output [0:0]CO;
  output [1:0]Q;
  output mOutPtr110_out;
  output CvtColor_U0_p_src_rows_V_read;
  output CvtColor_U0_p_dst_data_stream_2_V_write;
  input start_once_reg;
  input ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg;
  input CvtColor_U0_ap_start;
  input start_for_CvtColor_U0_full_n;
  input img_1_cols_V_c_empty_n;
  input img_1_rows_V_c_empty_n;
  input [31:0]if_dout;
  input ap_clk;
  input ap_rst_n_inv;
  input [31:0]\int_rows_reg[31] ;
  input ap_rst_n;
  input img_2_data_stream_1_full_n;
  input img_2_data_stream_0_full_n;
  input img_2_data_stream_2_full_n;
  input img_1_data_stream_0_empty_n;

  wire [0:0]CO;
  wire CvtColor_U0_ap_start;
  wire CvtColor_U0_p_dst_data_stream_2_V_write;
  wire CvtColor_U0_p_src_rows_V_read;
  wire [1:0]Q;
  wire \ap_CS_fsm[2]_i_10__0_n_0 ;
  wire \ap_CS_fsm[2]_i_11__0_n_0 ;
  wire \ap_CS_fsm[2]_i_13__0_n_0 ;
  wire \ap_CS_fsm[2]_i_14__0_n_0 ;
  wire \ap_CS_fsm[2]_i_15__0_n_0 ;
  wire \ap_CS_fsm[2]_i_16__0_n_0 ;
  wire \ap_CS_fsm[2]_i_17__0_n_0 ;
  wire \ap_CS_fsm[2]_i_18__0_n_0 ;
  wire \ap_CS_fsm[2]_i_19__0_n_0 ;
  wire \ap_CS_fsm[2]_i_20__0_n_0 ;
  wire \ap_CS_fsm[2]_i_22__0_n_0 ;
  wire \ap_CS_fsm[2]_i_23__0_n_0 ;
  wire \ap_CS_fsm[2]_i_24__0_n_0 ;
  wire \ap_CS_fsm[2]_i_25__0_n_0 ;
  wire \ap_CS_fsm[2]_i_26__0_n_0 ;
  wire \ap_CS_fsm[2]_i_27__0_n_0 ;
  wire \ap_CS_fsm[2]_i_28__0_n_0 ;
  wire \ap_CS_fsm[2]_i_29__0_n_0 ;
  wire \ap_CS_fsm[2]_i_30__0_n_0 ;
  wire \ap_CS_fsm[2]_i_31__0_n_0 ;
  wire \ap_CS_fsm[2]_i_32__0_n_0 ;
  wire \ap_CS_fsm[2]_i_33__0_n_0 ;
  wire \ap_CS_fsm[2]_i_34__0_n_0 ;
  wire \ap_CS_fsm[2]_i_35__0_n_0 ;
  wire \ap_CS_fsm[2]_i_36__0_n_0 ;
  wire \ap_CS_fsm[2]_i_37__0_n_0 ;
  wire \ap_CS_fsm[2]_i_4__0_n_0 ;
  wire \ap_CS_fsm[2]_i_5__0_n_0 ;
  wire \ap_CS_fsm[2]_i_6__0_n_0 ;
  wire \ap_CS_fsm[2]_i_7__0_n_0 ;
  wire \ap_CS_fsm[2]_i_8__0_n_0 ;
  wire \ap_CS_fsm[2]_i_9__0_n_0 ;
  wire \ap_CS_fsm[3]_i_10_n_0 ;
  wire \ap_CS_fsm[3]_i_11_n_0 ;
  wire \ap_CS_fsm[3]_i_12_n_0 ;
  wire \ap_CS_fsm[3]_i_14_n_0 ;
  wire \ap_CS_fsm[3]_i_15_n_0 ;
  wire \ap_CS_fsm[3]_i_16_n_0 ;
  wire \ap_CS_fsm[3]_i_17_n_0 ;
  wire \ap_CS_fsm[3]_i_18_n_0 ;
  wire \ap_CS_fsm[3]_i_19_n_0 ;
  wire \ap_CS_fsm[3]_i_20_n_0 ;
  wire \ap_CS_fsm[3]_i_21_n_0 ;
  wire \ap_CS_fsm[3]_i_23_n_0 ;
  wire \ap_CS_fsm[3]_i_24_n_0 ;
  wire \ap_CS_fsm[3]_i_25_n_0 ;
  wire \ap_CS_fsm[3]_i_26_n_0 ;
  wire \ap_CS_fsm[3]_i_27_n_0 ;
  wire \ap_CS_fsm[3]_i_28_n_0 ;
  wire \ap_CS_fsm[3]_i_29_n_0 ;
  wire \ap_CS_fsm[3]_i_30_n_0 ;
  wire \ap_CS_fsm[3]_i_31_n_0 ;
  wire \ap_CS_fsm[3]_i_32_n_0 ;
  wire \ap_CS_fsm[3]_i_33_n_0 ;
  wire \ap_CS_fsm[3]_i_34_n_0 ;
  wire \ap_CS_fsm[3]_i_35_n_0 ;
  wire \ap_CS_fsm[3]_i_36_n_0 ;
  wire \ap_CS_fsm[3]_i_37_n_0 ;
  wire \ap_CS_fsm[3]_i_38_n_0 ;
  wire \ap_CS_fsm[3]_i_5_n_0 ;
  wire \ap_CS_fsm[3]_i_6_n_0 ;
  wire \ap_CS_fsm[3]_i_7_n_0 ;
  wire \ap_CS_fsm[3]_i_8_n_0 ;
  wire \ap_CS_fsm[3]_i_9_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_i_12__0_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_12__0_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_12__0_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_12__0_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_21__0_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_21__0_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_21__0_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_21__0_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__0_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__0_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__0_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__0_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_13_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_13_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_13_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_13_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_22_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_22_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_22_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_22_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_3 ;
  wire ap_CS_fsm_state5;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone9_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter0_i_2__1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg;
  wire [31:0]cols_reg_228;
  wire [10:0]i_fu_207_p2;
  wire \i_i_reg_176[10]_i_1_n_0 ;
  wire \i_i_reg_176_reg_n_0_[0] ;
  wire \i_i_reg_176_reg_n_0_[10] ;
  wire \i_i_reg_176_reg_n_0_[1] ;
  wire \i_i_reg_176_reg_n_0_[2] ;
  wire \i_i_reg_176_reg_n_0_[3] ;
  wire \i_i_reg_176_reg_n_0_[4] ;
  wire \i_i_reg_176_reg_n_0_[5] ;
  wire \i_i_reg_176_reg_n_0_[6] ;
  wire \i_i_reg_176_reg_n_0_[7] ;
  wire \i_i_reg_176_reg_n_0_[8] ;
  wire \i_i_reg_176_reg_n_0_[9] ;
  wire [10:0]i_reg_242;
  wire \i_reg_242[10]_i_2_n_0 ;
  wire [31:0]if_dout;
  wire img_1_cols_V_c_empty_n;
  wire img_1_data_stream_0_empty_n;
  wire img_1_rows_V_c_empty_n;
  wire img_2_data_stream_0_full_n;
  wire img_2_data_stream_1_full_n;
  wire img_2_data_stream_2_full_n;
  wire [31:0]\int_rows_reg[31] ;
  wire [10:1]j_fu_222_p2;
  wire j_i_reg_1870;
  wire \j_i_reg_187[0]_i_1_n_0 ;
  wire \j_i_reg_187[10]_i_1_n_0 ;
  wire \j_i_reg_187[10]_i_4_n_0 ;
  wire [10:0]j_i_reg_187_reg__0;
  wire mOutPtr0;
  wire mOutPtr110_out;
  wire [31:0]rows_reg_233;
  wire start_for_CvtColor_U0_full_n;
  wire start_once_reg;
  wire tmp_7_i_fu_217_p2;
  wire tmp_7_i_reg_247;
  wire \tmp_7_i_reg_247[0]_i_1_n_0 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_12__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_21__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h2AAA2AAAFFFF2AAA)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Q[0]),
        .I1(img_1_rows_V_c_empty_n),
        .I2(img_1_cols_V_c_empty_n),
        .I3(CvtColor_U0_ap_start),
        .I4(Q[1]),
        .I5(CO),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(Q[0]),
        .I1(img_1_rows_V_c_empty_n),
        .I2(img_1_cols_V_c_empty_n),
        .I3(CvtColor_U0_ap_start),
        .I4(ap_CS_fsm_state5),
        .O(ap_NS_fsm[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_10__0 
       (.I0(rows_reg_233[26]),
        .I1(rows_reg_233[27]),
        .O(\ap_CS_fsm[2]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_11__0 
       (.I0(rows_reg_233[24]),
        .I1(rows_reg_233[25]),
        .O(\ap_CS_fsm[2]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_13__0 
       (.I0(rows_reg_233[22]),
        .I1(rows_reg_233[23]),
        .O(\ap_CS_fsm[2]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_14__0 
       (.I0(rows_reg_233[20]),
        .I1(rows_reg_233[21]),
        .O(\ap_CS_fsm[2]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_15__0 
       (.I0(rows_reg_233[18]),
        .I1(rows_reg_233[19]),
        .O(\ap_CS_fsm[2]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_16__0 
       (.I0(rows_reg_233[16]),
        .I1(rows_reg_233[17]),
        .O(\ap_CS_fsm[2]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_17__0 
       (.I0(rows_reg_233[22]),
        .I1(rows_reg_233[23]),
        .O(\ap_CS_fsm[2]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_18__0 
       (.I0(rows_reg_233[20]),
        .I1(rows_reg_233[21]),
        .O(\ap_CS_fsm[2]_i_18__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_19__0 
       (.I0(rows_reg_233[18]),
        .I1(rows_reg_233[19]),
        .O(\ap_CS_fsm[2]_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(Q[1]),
        .I1(CO),
        .I2(tmp_7_i_fu_217_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_block_pp0_stage0_subdone9_out),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_20__0 
       (.I0(rows_reg_233[16]),
        .I1(rows_reg_233[17]),
        .O(\ap_CS_fsm[2]_i_20__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_22__0 
       (.I0(rows_reg_233[14]),
        .I1(rows_reg_233[15]),
        .O(\ap_CS_fsm[2]_i_22__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_23__0 
       (.I0(rows_reg_233[12]),
        .I1(rows_reg_233[13]),
        .O(\ap_CS_fsm[2]_i_23__0_n_0 ));
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[2]_i_24__0 
       (.I0(rows_reg_233[10]),
        .I1(\i_i_reg_176_reg_n_0_[10] ),
        .I2(rows_reg_233[11]),
        .O(\ap_CS_fsm[2]_i_24__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_25__0 
       (.I0(rows_reg_233[8]),
        .I1(\i_i_reg_176_reg_n_0_[8] ),
        .I2(\i_i_reg_176_reg_n_0_[9] ),
        .I3(rows_reg_233[9]),
        .O(\ap_CS_fsm[2]_i_25__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_26__0 
       (.I0(rows_reg_233[14]),
        .I1(rows_reg_233[15]),
        .O(\ap_CS_fsm[2]_i_26__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_27__0 
       (.I0(rows_reg_233[12]),
        .I1(rows_reg_233[13]),
        .O(\ap_CS_fsm[2]_i_27__0_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[2]_i_28__0 
       (.I0(rows_reg_233[10]),
        .I1(\i_i_reg_176_reg_n_0_[10] ),
        .I2(rows_reg_233[11]),
        .O(\ap_CS_fsm[2]_i_28__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_29__0 
       (.I0(rows_reg_233[8]),
        .I1(\i_i_reg_176_reg_n_0_[8] ),
        .I2(rows_reg_233[9]),
        .I3(\i_i_reg_176_reg_n_0_[9] ),
        .O(\ap_CS_fsm[2]_i_29__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_30__0 
       (.I0(rows_reg_233[6]),
        .I1(\i_i_reg_176_reg_n_0_[6] ),
        .I2(\i_i_reg_176_reg_n_0_[7] ),
        .I3(rows_reg_233[7]),
        .O(\ap_CS_fsm[2]_i_30__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_31__0 
       (.I0(rows_reg_233[4]),
        .I1(\i_i_reg_176_reg_n_0_[4] ),
        .I2(\i_i_reg_176_reg_n_0_[5] ),
        .I3(rows_reg_233[5]),
        .O(\ap_CS_fsm[2]_i_31__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_32__0 
       (.I0(rows_reg_233[2]),
        .I1(\i_i_reg_176_reg_n_0_[2] ),
        .I2(\i_i_reg_176_reg_n_0_[3] ),
        .I3(rows_reg_233[3]),
        .O(\ap_CS_fsm[2]_i_32__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_33__0 
       (.I0(rows_reg_233[0]),
        .I1(\i_i_reg_176_reg_n_0_[0] ),
        .I2(\i_i_reg_176_reg_n_0_[1] ),
        .I3(rows_reg_233[1]),
        .O(\ap_CS_fsm[2]_i_33__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_34__0 
       (.I0(rows_reg_233[6]),
        .I1(\i_i_reg_176_reg_n_0_[6] ),
        .I2(rows_reg_233[7]),
        .I3(\i_i_reg_176_reg_n_0_[7] ),
        .O(\ap_CS_fsm[2]_i_34__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_35__0 
       (.I0(rows_reg_233[4]),
        .I1(\i_i_reg_176_reg_n_0_[4] ),
        .I2(rows_reg_233[5]),
        .I3(\i_i_reg_176_reg_n_0_[5] ),
        .O(\ap_CS_fsm[2]_i_35__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_36__0 
       (.I0(rows_reg_233[2]),
        .I1(\i_i_reg_176_reg_n_0_[2] ),
        .I2(rows_reg_233[3]),
        .I3(\i_i_reg_176_reg_n_0_[3] ),
        .O(\ap_CS_fsm[2]_i_36__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_37__0 
       (.I0(rows_reg_233[0]),
        .I1(\i_i_reg_176_reg_n_0_[0] ),
        .I2(rows_reg_233[1]),
        .I3(\i_i_reg_176_reg_n_0_[1] ),
        .O(\ap_CS_fsm[2]_i_37__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(rows_reg_233[30]),
        .I1(rows_reg_233[31]),
        .O(\ap_CS_fsm[2]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_5__0 
       (.I0(rows_reg_233[28]),
        .I1(rows_reg_233[29]),
        .O(\ap_CS_fsm[2]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_6__0 
       (.I0(rows_reg_233[26]),
        .I1(rows_reg_233[27]),
        .O(\ap_CS_fsm[2]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_7__0 
       (.I0(rows_reg_233[24]),
        .I1(rows_reg_233[25]),
        .O(\ap_CS_fsm[2]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_8__0 
       (.I0(rows_reg_233[30]),
        .I1(rows_reg_233[31]),
        .O(\ap_CS_fsm[2]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_9__0 
       (.I0(rows_reg_233[28]),
        .I1(rows_reg_233[29]),
        .O(\ap_CS_fsm[2]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_10 
       (.I0(cols_reg_228[28]),
        .I1(cols_reg_228[29]),
        .O(\ap_CS_fsm[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_11 
       (.I0(cols_reg_228[26]),
        .I1(cols_reg_228[27]),
        .O(\ap_CS_fsm[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_12 
       (.I0(cols_reg_228[24]),
        .I1(cols_reg_228[25]),
        .O(\ap_CS_fsm[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_14 
       (.I0(cols_reg_228[22]),
        .I1(cols_reg_228[23]),
        .O(\ap_CS_fsm[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_15 
       (.I0(cols_reg_228[20]),
        .I1(cols_reg_228[21]),
        .O(\ap_CS_fsm[3]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_16 
       (.I0(cols_reg_228[18]),
        .I1(cols_reg_228[19]),
        .O(\ap_CS_fsm[3]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_17 
       (.I0(cols_reg_228[16]),
        .I1(cols_reg_228[17]),
        .O(\ap_CS_fsm[3]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_18 
       (.I0(cols_reg_228[22]),
        .I1(cols_reg_228[23]),
        .O(\ap_CS_fsm[3]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_19 
       (.I0(cols_reg_228[20]),
        .I1(cols_reg_228[21]),
        .O(\ap_CS_fsm[3]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone9_out),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp_7_i_fu_217_p2),
        .O(ap_NS_fsm[3]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_20 
       (.I0(cols_reg_228[18]),
        .I1(cols_reg_228[19]),
        .O(\ap_CS_fsm[3]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_21 
       (.I0(cols_reg_228[16]),
        .I1(cols_reg_228[17]),
        .O(\ap_CS_fsm[3]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_23 
       (.I0(cols_reg_228[14]),
        .I1(cols_reg_228[15]),
        .O(\ap_CS_fsm[3]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_24 
       (.I0(cols_reg_228[12]),
        .I1(cols_reg_228[13]),
        .O(\ap_CS_fsm[3]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[3]_i_25 
       (.I0(cols_reg_228[10]),
        .I1(j_i_reg_187_reg__0[10]),
        .I2(cols_reg_228[11]),
        .O(\ap_CS_fsm[3]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_26 
       (.I0(cols_reg_228[8]),
        .I1(j_i_reg_187_reg__0[8]),
        .I2(j_i_reg_187_reg__0[9]),
        .I3(cols_reg_228[9]),
        .O(\ap_CS_fsm[3]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_27 
       (.I0(cols_reg_228[14]),
        .I1(cols_reg_228[15]),
        .O(\ap_CS_fsm[3]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_28 
       (.I0(cols_reg_228[12]),
        .I1(cols_reg_228[13]),
        .O(\ap_CS_fsm[3]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[3]_i_29 
       (.I0(cols_reg_228[10]),
        .I1(j_i_reg_187_reg__0[10]),
        .I2(cols_reg_228[11]),
        .O(\ap_CS_fsm[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA00000000)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(img_2_data_stream_1_full_n),
        .I2(img_2_data_stream_0_full_n),
        .I3(img_2_data_stream_2_full_n),
        .I4(img_1_data_stream_0_empty_n),
        .I5(tmp_7_i_reg_247),
        .O(ap_block_pp0_stage0_subdone9_out));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_30 
       (.I0(cols_reg_228[8]),
        .I1(j_i_reg_187_reg__0[8]),
        .I2(cols_reg_228[9]),
        .I3(j_i_reg_187_reg__0[9]),
        .O(\ap_CS_fsm[3]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_31 
       (.I0(cols_reg_228[6]),
        .I1(j_i_reg_187_reg__0[6]),
        .I2(j_i_reg_187_reg__0[7]),
        .I3(cols_reg_228[7]),
        .O(\ap_CS_fsm[3]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_32 
       (.I0(cols_reg_228[4]),
        .I1(j_i_reg_187_reg__0[4]),
        .I2(j_i_reg_187_reg__0[5]),
        .I3(cols_reg_228[5]),
        .O(\ap_CS_fsm[3]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_33 
       (.I0(cols_reg_228[2]),
        .I1(j_i_reg_187_reg__0[2]),
        .I2(j_i_reg_187_reg__0[3]),
        .I3(cols_reg_228[3]),
        .O(\ap_CS_fsm[3]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_34 
       (.I0(cols_reg_228[0]),
        .I1(j_i_reg_187_reg__0[0]),
        .I2(j_i_reg_187_reg__0[1]),
        .I3(cols_reg_228[1]),
        .O(\ap_CS_fsm[3]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_35 
       (.I0(cols_reg_228[6]),
        .I1(j_i_reg_187_reg__0[6]),
        .I2(cols_reg_228[7]),
        .I3(j_i_reg_187_reg__0[7]),
        .O(\ap_CS_fsm[3]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_36 
       (.I0(cols_reg_228[4]),
        .I1(j_i_reg_187_reg__0[4]),
        .I2(cols_reg_228[5]),
        .I3(j_i_reg_187_reg__0[5]),
        .O(\ap_CS_fsm[3]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_37 
       (.I0(cols_reg_228[2]),
        .I1(j_i_reg_187_reg__0[2]),
        .I2(cols_reg_228[3]),
        .I3(j_i_reg_187_reg__0[3]),
        .O(\ap_CS_fsm[3]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_38 
       (.I0(cols_reg_228[0]),
        .I1(j_i_reg_187_reg__0[0]),
        .I2(cols_reg_228[1]),
        .I3(j_i_reg_187_reg__0[1]),
        .O(\ap_CS_fsm[3]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(cols_reg_228[30]),
        .I1(cols_reg_228[31]),
        .O(\ap_CS_fsm[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(cols_reg_228[28]),
        .I1(cols_reg_228[29]),
        .O(\ap_CS_fsm[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_7 
       (.I0(cols_reg_228[26]),
        .I1(cols_reg_228[27]),
        .O(\ap_CS_fsm[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_8 
       (.I0(cols_reg_228[24]),
        .I1(cols_reg_228[25]),
        .O(\ap_CS_fsm[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_9 
       (.I0(cols_reg_228[30]),
        .I1(cols_reg_228[31]),
        .O(\ap_CS_fsm[3]_i_9_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[2]_i_12__0 
       (.CI(\ap_CS_fsm_reg[2]_i_21__0_n_0 ),
        .CO({\ap_CS_fsm_reg[2]_i_12__0_n_0 ,\ap_CS_fsm_reg[2]_i_12__0_n_1 ,\ap_CS_fsm_reg[2]_i_12__0_n_2 ,\ap_CS_fsm_reg[2]_i_12__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_22__0_n_0 ,\ap_CS_fsm[2]_i_23__0_n_0 ,\ap_CS_fsm[2]_i_24__0_n_0 ,\ap_CS_fsm[2]_i_25__0_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_12__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_26__0_n_0 ,\ap_CS_fsm[2]_i_27__0_n_0 ,\ap_CS_fsm[2]_i_28__0_n_0 ,\ap_CS_fsm[2]_i_29__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_21__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_21__0_n_0 ,\ap_CS_fsm_reg[2]_i_21__0_n_1 ,\ap_CS_fsm_reg[2]_i_21__0_n_2 ,\ap_CS_fsm_reg[2]_i_21__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_30__0_n_0 ,\ap_CS_fsm[2]_i_31__0_n_0 ,\ap_CS_fsm[2]_i_32__0_n_0 ,\ap_CS_fsm[2]_i_33__0_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_21__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_34__0_n_0 ,\ap_CS_fsm[2]_i_35__0_n_0 ,\ap_CS_fsm[2]_i_36__0_n_0 ,\ap_CS_fsm[2]_i_37__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__0 
       (.CI(\ap_CS_fsm_reg[2]_i_3__0_n_0 ),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2__0_n_1 ,\ap_CS_fsm_reg[2]_i_2__0_n_2 ,\ap_CS_fsm_reg[2]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_4__0_n_0 ,\ap_CS_fsm[2]_i_5__0_n_0 ,\ap_CS_fsm[2]_i_6__0_n_0 ,\ap_CS_fsm[2]_i_7__0_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_8__0_n_0 ,\ap_CS_fsm[2]_i_9__0_n_0 ,\ap_CS_fsm[2]_i_10__0_n_0 ,\ap_CS_fsm[2]_i_11__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__0 
       (.CI(\ap_CS_fsm_reg[2]_i_12__0_n_0 ),
        .CO({\ap_CS_fsm_reg[2]_i_3__0_n_0 ,\ap_CS_fsm_reg[2]_i_3__0_n_1 ,\ap_CS_fsm_reg[2]_i_3__0_n_2 ,\ap_CS_fsm_reg[2]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_13__0_n_0 ,\ap_CS_fsm[2]_i_14__0_n_0 ,\ap_CS_fsm[2]_i_15__0_n_0 ,\ap_CS_fsm[2]_i_16__0_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_17__0_n_0 ,\ap_CS_fsm[2]_i_18__0_n_0 ,\ap_CS_fsm[2]_i_19__0_n_0 ,\ap_CS_fsm[2]_i_20__0_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[3]_i_13 
       (.CI(\ap_CS_fsm_reg[3]_i_22_n_0 ),
        .CO({\ap_CS_fsm_reg[3]_i_13_n_0 ,\ap_CS_fsm_reg[3]_i_13_n_1 ,\ap_CS_fsm_reg[3]_i_13_n_2 ,\ap_CS_fsm_reg[3]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_23_n_0 ,\ap_CS_fsm[3]_i_24_n_0 ,\ap_CS_fsm[3]_i_25_n_0 ,\ap_CS_fsm[3]_i_26_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_13_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_27_n_0 ,\ap_CS_fsm[3]_i_28_n_0 ,\ap_CS_fsm[3]_i_29_n_0 ,\ap_CS_fsm[3]_i_30_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_22 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_22_n_0 ,\ap_CS_fsm_reg[3]_i_22_n_1 ,\ap_CS_fsm_reg[3]_i_22_n_2 ,\ap_CS_fsm_reg[3]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_31_n_0 ,\ap_CS_fsm[3]_i_32_n_0 ,\ap_CS_fsm[3]_i_33_n_0 ,\ap_CS_fsm[3]_i_34_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_22_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_35_n_0 ,\ap_CS_fsm[3]_i_36_n_0 ,\ap_CS_fsm[3]_i_37_n_0 ,\ap_CS_fsm[3]_i_38_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_3 
       (.CI(\ap_CS_fsm_reg[3]_i_4_n_0 ),
        .CO({tmp_7_i_fu_217_p2,\ap_CS_fsm_reg[3]_i_3_n_1 ,\ap_CS_fsm_reg[3]_i_3_n_2 ,\ap_CS_fsm_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_5_n_0 ,\ap_CS_fsm[3]_i_6_n_0 ,\ap_CS_fsm[3]_i_7_n_0 ,\ap_CS_fsm[3]_i_8_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_9_n_0 ,\ap_CS_fsm[3]_i_10_n_0 ,\ap_CS_fsm[3]_i_11_n_0 ,\ap_CS_fsm[3]_i_12_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_4 
       (.CI(\ap_CS_fsm_reg[3]_i_13_n_0 ),
        .CO({\ap_CS_fsm_reg[3]_i_4_n_0 ,\ap_CS_fsm_reg[3]_i_4_n_1 ,\ap_CS_fsm_reg[3]_i_4_n_2 ,\ap_CS_fsm_reg[3]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_14_n_0 ,\ap_CS_fsm[3]_i_15_n_0 ,\ap_CS_fsm[3]_i_16_n_0 ,\ap_CS_fsm[3]_i_17_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_18_n_0 ,\ap_CS_fsm[3]_i_19_n_0 ,\ap_CS_fsm[3]_i_20_n_0 ,\ap_CS_fsm[3]_i_21_n_0 }));
  LUT6 #(
    .INIT(64'hEA00EA000000EA00)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[1]),
        .I2(CO),
        .I3(ap_rst_n),
        .I4(ap_enable_reg_pp0_iter0_i_2__1_n_0),
        .I5(tmp_7_i_fu_217_p2),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter0_i_2__1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone9_out),
        .O(ap_enable_reg_pp0_iter0_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000A0A0C000C000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(tmp_7_i_fu_217_p2),
        .I4(ap_enable_reg_pp0_iter00),
        .I5(ap_block_pp0_stage0_subdone9_out),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(Q[1]),
        .I1(CO),
        .O(ap_enable_reg_pp0_iter00));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \cols_reg_228[31]_i_1 
       (.I0(Q[0]),
        .I1(img_1_rows_V_c_empty_n),
        .I2(img_1_cols_V_c_empty_n),
        .I3(CvtColor_U0_ap_start),
        .O(CvtColor_U0_p_src_rows_V_read));
  FDRE \cols_reg_228_reg[0] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(if_dout[0]),
        .Q(cols_reg_228[0]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[10] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(if_dout[10]),
        .Q(cols_reg_228[10]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[11] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(if_dout[11]),
        .Q(cols_reg_228[11]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[12] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(if_dout[12]),
        .Q(cols_reg_228[12]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[13] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(if_dout[13]),
        .Q(cols_reg_228[13]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[14] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(if_dout[14]),
        .Q(cols_reg_228[14]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[15] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(if_dout[15]),
        .Q(cols_reg_228[15]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[16] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(if_dout[16]),
        .Q(cols_reg_228[16]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[17] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(if_dout[17]),
        .Q(cols_reg_228[17]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[18] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(if_dout[18]),
        .Q(cols_reg_228[18]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[19] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(if_dout[19]),
        .Q(cols_reg_228[19]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[1] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(if_dout[1]),
        .Q(cols_reg_228[1]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[20] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(if_dout[20]),
        .Q(cols_reg_228[20]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[21] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(if_dout[21]),
        .Q(cols_reg_228[21]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[22] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(if_dout[22]),
        .Q(cols_reg_228[22]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[23] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(if_dout[23]),
        .Q(cols_reg_228[23]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[24] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(if_dout[24]),
        .Q(cols_reg_228[24]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[25] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(if_dout[25]),
        .Q(cols_reg_228[25]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[26] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(if_dout[26]),
        .Q(cols_reg_228[26]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[27] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(if_dout[27]),
        .Q(cols_reg_228[27]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[28] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(if_dout[28]),
        .Q(cols_reg_228[28]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[29] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(if_dout[29]),
        .Q(cols_reg_228[29]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[2] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(if_dout[2]),
        .Q(cols_reg_228[2]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[30] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(if_dout[30]),
        .Q(cols_reg_228[30]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[31] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(if_dout[31]),
        .Q(cols_reg_228[31]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[3] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(if_dout[3]),
        .Q(cols_reg_228[3]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[4] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(if_dout[4]),
        .Q(cols_reg_228[4]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[5] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(if_dout[5]),
        .Q(cols_reg_228[5]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[6] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(if_dout[6]),
        .Q(cols_reg_228[6]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[7] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(if_dout[7]),
        .Q(cols_reg_228[7]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[8] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(if_dout[8]),
        .Q(cols_reg_228[8]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[9] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(if_dout[9]),
        .Q(cols_reg_228[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \i_i_reg_176[10]_i_1 
       (.I0(CvtColor_U0_ap_start),
        .I1(img_1_cols_V_c_empty_n),
        .I2(img_1_rows_V_c_empty_n),
        .I3(Q[0]),
        .I4(ap_CS_fsm_state5),
        .O(\i_i_reg_176[10]_i_1_n_0 ));
  FDRE \i_i_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[0]),
        .Q(\i_i_reg_176_reg_n_0_[0] ),
        .R(\i_i_reg_176[10]_i_1_n_0 ));
  FDRE \i_i_reg_176_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[10]),
        .Q(\i_i_reg_176_reg_n_0_[10] ),
        .R(\i_i_reg_176[10]_i_1_n_0 ));
  FDRE \i_i_reg_176_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[1]),
        .Q(\i_i_reg_176_reg_n_0_[1] ),
        .R(\i_i_reg_176[10]_i_1_n_0 ));
  FDRE \i_i_reg_176_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[2]),
        .Q(\i_i_reg_176_reg_n_0_[2] ),
        .R(\i_i_reg_176[10]_i_1_n_0 ));
  FDRE \i_i_reg_176_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[3]),
        .Q(\i_i_reg_176_reg_n_0_[3] ),
        .R(\i_i_reg_176[10]_i_1_n_0 ));
  FDRE \i_i_reg_176_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[4]),
        .Q(\i_i_reg_176_reg_n_0_[4] ),
        .R(\i_i_reg_176[10]_i_1_n_0 ));
  FDRE \i_i_reg_176_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[5]),
        .Q(\i_i_reg_176_reg_n_0_[5] ),
        .R(\i_i_reg_176[10]_i_1_n_0 ));
  FDRE \i_i_reg_176_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[6]),
        .Q(\i_i_reg_176_reg_n_0_[6] ),
        .R(\i_i_reg_176[10]_i_1_n_0 ));
  FDRE \i_i_reg_176_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[7]),
        .Q(\i_i_reg_176_reg_n_0_[7] ),
        .R(\i_i_reg_176[10]_i_1_n_0 ));
  FDRE \i_i_reg_176_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[8]),
        .Q(\i_i_reg_176_reg_n_0_[8] ),
        .R(\i_i_reg_176[10]_i_1_n_0 ));
  FDRE \i_i_reg_176_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[9]),
        .Q(\i_i_reg_176_reg_n_0_[9] ),
        .R(\i_i_reg_176[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_242[0]_i_1 
       (.I0(\i_i_reg_176_reg_n_0_[0] ),
        .O(i_fu_207_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_242[10]_i_1 
       (.I0(\i_i_reg_176_reg_n_0_[8] ),
        .I1(\i_i_reg_176_reg_n_0_[6] ),
        .I2(\i_reg_242[10]_i_2_n_0 ),
        .I3(\i_i_reg_176_reg_n_0_[7] ),
        .I4(\i_i_reg_176_reg_n_0_[9] ),
        .I5(\i_i_reg_176_reg_n_0_[10] ),
        .O(i_fu_207_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_reg_242[10]_i_2 
       (.I0(\i_i_reg_176_reg_n_0_[5] ),
        .I1(\i_i_reg_176_reg_n_0_[3] ),
        .I2(\i_i_reg_176_reg_n_0_[1] ),
        .I3(\i_i_reg_176_reg_n_0_[0] ),
        .I4(\i_i_reg_176_reg_n_0_[2] ),
        .I5(\i_i_reg_176_reg_n_0_[4] ),
        .O(\i_reg_242[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_242[1]_i_1 
       (.I0(\i_i_reg_176_reg_n_0_[0] ),
        .I1(\i_i_reg_176_reg_n_0_[1] ),
        .O(i_fu_207_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_242[2]_i_1 
       (.I0(\i_i_reg_176_reg_n_0_[0] ),
        .I1(\i_i_reg_176_reg_n_0_[1] ),
        .I2(\i_i_reg_176_reg_n_0_[2] ),
        .O(i_fu_207_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_242[3]_i_1 
       (.I0(\i_i_reg_176_reg_n_0_[1] ),
        .I1(\i_i_reg_176_reg_n_0_[0] ),
        .I2(\i_i_reg_176_reg_n_0_[2] ),
        .I3(\i_i_reg_176_reg_n_0_[3] ),
        .O(i_fu_207_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_242[4]_i_1 
       (.I0(\i_i_reg_176_reg_n_0_[2] ),
        .I1(\i_i_reg_176_reg_n_0_[0] ),
        .I2(\i_i_reg_176_reg_n_0_[1] ),
        .I3(\i_i_reg_176_reg_n_0_[3] ),
        .I4(\i_i_reg_176_reg_n_0_[4] ),
        .O(i_fu_207_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_242[5]_i_1 
       (.I0(\i_i_reg_176_reg_n_0_[3] ),
        .I1(\i_i_reg_176_reg_n_0_[1] ),
        .I2(\i_i_reg_176_reg_n_0_[0] ),
        .I3(\i_i_reg_176_reg_n_0_[2] ),
        .I4(\i_i_reg_176_reg_n_0_[4] ),
        .I5(\i_i_reg_176_reg_n_0_[5] ),
        .O(i_fu_207_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_242[6]_i_1 
       (.I0(\i_reg_242[10]_i_2_n_0 ),
        .I1(\i_i_reg_176_reg_n_0_[6] ),
        .O(i_fu_207_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_242[7]_i_1 
       (.I0(\i_reg_242[10]_i_2_n_0 ),
        .I1(\i_i_reg_176_reg_n_0_[6] ),
        .I2(\i_i_reg_176_reg_n_0_[7] ),
        .O(i_fu_207_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_242[8]_i_1 
       (.I0(\i_i_reg_176_reg_n_0_[6] ),
        .I1(\i_reg_242[10]_i_2_n_0 ),
        .I2(\i_i_reg_176_reg_n_0_[7] ),
        .I3(\i_i_reg_176_reg_n_0_[8] ),
        .O(i_fu_207_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_242[9]_i_1 
       (.I0(\i_i_reg_176_reg_n_0_[7] ),
        .I1(\i_reg_242[10]_i_2_n_0 ),
        .I2(\i_i_reg_176_reg_n_0_[6] ),
        .I3(\i_i_reg_176_reg_n_0_[8] ),
        .I4(\i_i_reg_176_reg_n_0_[9] ),
        .O(i_fu_207_p2[9]));
  FDRE \i_reg_242_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[0]),
        .Q(i_reg_242[0]),
        .R(1'b0));
  FDRE \i_reg_242_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[10]),
        .Q(i_reg_242[10]),
        .R(1'b0));
  FDRE \i_reg_242_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[1]),
        .Q(i_reg_242[1]),
        .R(1'b0));
  FDRE \i_reg_242_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[2]),
        .Q(i_reg_242[2]),
        .R(1'b0));
  FDRE \i_reg_242_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[3]),
        .Q(i_reg_242[3]),
        .R(1'b0));
  FDRE \i_reg_242_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[4]),
        .Q(i_reg_242[4]),
        .R(1'b0));
  FDRE \i_reg_242_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[5]),
        .Q(i_reg_242[5]),
        .R(1'b0));
  FDRE \i_reg_242_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[6]),
        .Q(i_reg_242[6]),
        .R(1'b0));
  FDRE \i_reg_242_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[7]),
        .Q(i_reg_242[7]),
        .R(1'b0));
  FDRE \i_reg_242_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[8]),
        .Q(i_reg_242[8]),
        .R(1'b0));
  FDRE \i_reg_242_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[9]),
        .Q(i_reg_242[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4044444400000000)) 
    internal_full_n_i_2__17
       (.I0(start_once_reg),
        .I1(ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg),
        .I2(CO),
        .I3(Q[1]),
        .I4(CvtColor_U0_ap_start),
        .I5(start_for_CvtColor_U0_full_n),
        .O(mOutPtr0));
  LUT1 #(
    .INIT(2'h1)) 
    \j_i_reg_187[0]_i_1 
       (.I0(j_i_reg_187_reg__0[0]),
        .O(\j_i_reg_187[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF000000000000)) 
    \j_i_reg_187[10]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone9_out),
        .I3(tmp_7_i_fu_217_p2),
        .I4(CO),
        .I5(Q[1]),
        .O(\j_i_reg_187[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \j_i_reg_187[10]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone9_out),
        .I3(tmp_7_i_fu_217_p2),
        .O(j_i_reg_1870));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_i_reg_187[10]_i_3 
       (.I0(j_i_reg_187_reg__0[8]),
        .I1(j_i_reg_187_reg__0[6]),
        .I2(\j_i_reg_187[10]_i_4_n_0 ),
        .I3(j_i_reg_187_reg__0[7]),
        .I4(j_i_reg_187_reg__0[9]),
        .I5(j_i_reg_187_reg__0[10]),
        .O(j_fu_222_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_i_reg_187[10]_i_4 
       (.I0(j_i_reg_187_reg__0[5]),
        .I1(j_i_reg_187_reg__0[3]),
        .I2(j_i_reg_187_reg__0[1]),
        .I3(j_i_reg_187_reg__0[0]),
        .I4(j_i_reg_187_reg__0[2]),
        .I5(j_i_reg_187_reg__0[4]),
        .O(\j_i_reg_187[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_i_reg_187[1]_i_1 
       (.I0(j_i_reg_187_reg__0[0]),
        .I1(j_i_reg_187_reg__0[1]),
        .O(j_fu_222_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_i_reg_187[2]_i_1 
       (.I0(j_i_reg_187_reg__0[0]),
        .I1(j_i_reg_187_reg__0[1]),
        .I2(j_i_reg_187_reg__0[2]),
        .O(j_fu_222_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_i_reg_187[3]_i_1 
       (.I0(j_i_reg_187_reg__0[1]),
        .I1(j_i_reg_187_reg__0[0]),
        .I2(j_i_reg_187_reg__0[2]),
        .I3(j_i_reg_187_reg__0[3]),
        .O(j_fu_222_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_i_reg_187[4]_i_1 
       (.I0(j_i_reg_187_reg__0[2]),
        .I1(j_i_reg_187_reg__0[0]),
        .I2(j_i_reg_187_reg__0[1]),
        .I3(j_i_reg_187_reg__0[3]),
        .I4(j_i_reg_187_reg__0[4]),
        .O(j_fu_222_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_i_reg_187[5]_i_1 
       (.I0(j_i_reg_187_reg__0[3]),
        .I1(j_i_reg_187_reg__0[1]),
        .I2(j_i_reg_187_reg__0[0]),
        .I3(j_i_reg_187_reg__0[2]),
        .I4(j_i_reg_187_reg__0[4]),
        .I5(j_i_reg_187_reg__0[5]),
        .O(j_fu_222_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_i_reg_187[6]_i_1 
       (.I0(\j_i_reg_187[10]_i_4_n_0 ),
        .I1(j_i_reg_187_reg__0[6]),
        .O(j_fu_222_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_i_reg_187[7]_i_1 
       (.I0(\j_i_reg_187[10]_i_4_n_0 ),
        .I1(j_i_reg_187_reg__0[6]),
        .I2(j_i_reg_187_reg__0[7]),
        .O(j_fu_222_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_i_reg_187[8]_i_1 
       (.I0(j_i_reg_187_reg__0[6]),
        .I1(\j_i_reg_187[10]_i_4_n_0 ),
        .I2(j_i_reg_187_reg__0[7]),
        .I3(j_i_reg_187_reg__0[8]),
        .O(j_fu_222_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_i_reg_187[9]_i_1 
       (.I0(j_i_reg_187_reg__0[7]),
        .I1(\j_i_reg_187[10]_i_4_n_0 ),
        .I2(j_i_reg_187_reg__0[6]),
        .I3(j_i_reg_187_reg__0[8]),
        .I4(j_i_reg_187_reg__0[9]),
        .O(j_fu_222_p2[9]));
  FDRE \j_i_reg_187_reg[0] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(\j_i_reg_187[0]_i_1_n_0 ),
        .Q(j_i_reg_187_reg__0[0]),
        .R(\j_i_reg_187[10]_i_1_n_0 ));
  FDRE \j_i_reg_187_reg[10] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(j_fu_222_p2[10]),
        .Q(j_i_reg_187_reg__0[10]),
        .R(\j_i_reg_187[10]_i_1_n_0 ));
  FDRE \j_i_reg_187_reg[1] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(j_fu_222_p2[1]),
        .Q(j_i_reg_187_reg__0[1]),
        .R(\j_i_reg_187[10]_i_1_n_0 ));
  FDRE \j_i_reg_187_reg[2] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(j_fu_222_p2[2]),
        .Q(j_i_reg_187_reg__0[2]),
        .R(\j_i_reg_187[10]_i_1_n_0 ));
  FDRE \j_i_reg_187_reg[3] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(j_fu_222_p2[3]),
        .Q(j_i_reg_187_reg__0[3]),
        .R(\j_i_reg_187[10]_i_1_n_0 ));
  FDRE \j_i_reg_187_reg[4] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(j_fu_222_p2[4]),
        .Q(j_i_reg_187_reg__0[4]),
        .R(\j_i_reg_187[10]_i_1_n_0 ));
  FDRE \j_i_reg_187_reg[5] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(j_fu_222_p2[5]),
        .Q(j_i_reg_187_reg__0[5]),
        .R(\j_i_reg_187[10]_i_1_n_0 ));
  FDRE \j_i_reg_187_reg[6] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(j_fu_222_p2[6]),
        .Q(j_i_reg_187_reg__0[6]),
        .R(\j_i_reg_187[10]_i_1_n_0 ));
  FDRE \j_i_reg_187_reg[7] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(j_fu_222_p2[7]),
        .Q(j_i_reg_187_reg__0[7]),
        .R(\j_i_reg_187[10]_i_1_n_0 ));
  FDRE \j_i_reg_187_reg[8] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(j_fu_222_p2[8]),
        .Q(j_i_reg_187_reg__0[8]),
        .R(\j_i_reg_187[10]_i_1_n_0 ));
  FDRE \j_i_reg_187_reg[9] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(j_fu_222_p2[9]),
        .Q(j_i_reg_187_reg__0[9]),
        .R(\j_i_reg_187[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \mOutPtr[1]_i_3__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone9_out),
        .I3(tmp_7_i_reg_247),
        .O(CvtColor_U0_p_dst_data_stream_2_V_write));
  LUT6 #(
    .INIT(64'h4044444400000000)) 
    \mOutPtr[2]_i_2__2 
       (.I0(CO),
        .I1(Q[1]),
        .I2(start_once_reg),
        .I3(ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg),
        .I4(start_for_CvtColor_U0_full_n),
        .I5(CvtColor_U0_ap_start),
        .O(mOutPtr110_out));
  FDRE \rows_reg_233_reg[0] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[31] [0]),
        .Q(rows_reg_233[0]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[10] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[31] [10]),
        .Q(rows_reg_233[10]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[11] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[31] [11]),
        .Q(rows_reg_233[11]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[12] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[31] [12]),
        .Q(rows_reg_233[12]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[13] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[31] [13]),
        .Q(rows_reg_233[13]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[14] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[31] [14]),
        .Q(rows_reg_233[14]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[15] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[31] [15]),
        .Q(rows_reg_233[15]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[16] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[31] [16]),
        .Q(rows_reg_233[16]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[17] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[31] [17]),
        .Q(rows_reg_233[17]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[18] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[31] [18]),
        .Q(rows_reg_233[18]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[19] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[31] [19]),
        .Q(rows_reg_233[19]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[1] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[31] [1]),
        .Q(rows_reg_233[1]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[20] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[31] [20]),
        .Q(rows_reg_233[20]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[21] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[31] [21]),
        .Q(rows_reg_233[21]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[22] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[31] [22]),
        .Q(rows_reg_233[22]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[23] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[31] [23]),
        .Q(rows_reg_233[23]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[24] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[31] [24]),
        .Q(rows_reg_233[24]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[25] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[31] [25]),
        .Q(rows_reg_233[25]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[26] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[31] [26]),
        .Q(rows_reg_233[26]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[27] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[31] [27]),
        .Q(rows_reg_233[27]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[28] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[31] [28]),
        .Q(rows_reg_233[28]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[29] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[31] [29]),
        .Q(rows_reg_233[29]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[2] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[31] [2]),
        .Q(rows_reg_233[2]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[30] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[31] [30]),
        .Q(rows_reg_233[30]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[31] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[31] [31]),
        .Q(rows_reg_233[31]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[3] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[31] [3]),
        .Q(rows_reg_233[3]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[4] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[31] [4]),
        .Q(rows_reg_233[4]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[5] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[31] [5]),
        .Q(rows_reg_233[5]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[6] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[31] [6]),
        .Q(rows_reg_233[6]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[7] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[31] [7]),
        .Q(rows_reg_233[7]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[8] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[31] [8]),
        .Q(rows_reg_233[8]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[9] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\int_rows_reg[31] [9]),
        .Q(rows_reg_233[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_7_i_reg_247[0]_i_1 
       (.I0(tmp_7_i_fu_217_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone9_out),
        .I3(tmp_7_i_reg_247),
        .O(\tmp_7_i_reg_247[0]_i_1_n_0 ));
  FDRE \tmp_7_i_reg_247_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_7_i_reg_247[0]_i_1_n_0 ),
        .Q(tmp_7_i_reg_247),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CvtColor_1
   (Q,
    CvtColor_1_U0_ap_ready,
    CvtColor_1_U0_p_src_data_stream_0_V_read,
    \mOutPtr_reg[0] ,
    E,
    mOutPtr110_out,
    mOutPtr0,
    \SRL_SIG_reg[0][7] ,
    ap_clk,
    B,
    \SRL_SIG_reg[1][7] ,
    ap_rst_n_inv,
    ap_rst_n,
    img_0_rows_V_c29_empty_n,
    img_0_cols_V_c30_empty_n,
    CvtColor_1_U0_ap_start,
    img_1_data_stream_0_full_n,
    img_0_data_stream_0_empty_n,
    img_0_data_stream_1_empty_n,
    img_0_data_stream_2_empty_n,
    \mOutPtr_reg[0]_0 ,
    img_1_data_stream_0_empty_n,
    CvtColor_U0_p_dst_data_stream_2_V_write,
    CvtColor_1_U0_p_src_rows_V_read,
    D,
    \SRL_SIG_reg[1][31] ,
    \SRL_SIG_reg[1][7]_0 );
  output [0:0]Q;
  output CvtColor_1_U0_ap_ready;
  output CvtColor_1_U0_p_src_data_stream_0_V_read;
  output \mOutPtr_reg[0] ;
  output [0:0]E;
  output mOutPtr110_out;
  output mOutPtr0;
  output [7:0]\SRL_SIG_reg[0][7] ;
  input ap_clk;
  input [7:0]B;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input ap_rst_n_inv;
  input ap_rst_n;
  input img_0_rows_V_c29_empty_n;
  input img_0_cols_V_c30_empty_n;
  input CvtColor_1_U0_ap_start;
  input img_1_data_stream_0_full_n;
  input img_0_data_stream_0_empty_n;
  input img_0_data_stream_1_empty_n;
  input img_0_data_stream_2_empty_n;
  input \mOutPtr_reg[0]_0 ;
  input img_1_data_stream_0_empty_n;
  input CvtColor_U0_p_dst_data_stream_2_V_write;
  input CvtColor_1_U0_p_src_rows_V_read;
  input [31:0]D;
  input [31:0]\SRL_SIG_reg[1][31] ;
  input [7:0]\SRL_SIG_reg[1][7]_0 ;

  wire [7:0]B;
  wire CvtColor_1_U0_ap_ready;
  wire CvtColor_1_U0_ap_start;
  wire CvtColor_1_U0_p_src_data_stream_0_V_read;
  wire CvtColor_1_U0_p_src_rows_V_read;
  wire CvtColor_U0_p_dst_data_stream_2_V_write;
  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \SRL_SIG[0][1]_i_2_n_0 ;
  wire \SRL_SIG[0][3]_i_2_n_0 ;
  wire \SRL_SIG[0][3]_i_3_n_0 ;
  wire \SRL_SIG[0][7]_i_3_n_0 ;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire \ap_CS_fsm[2]_i_10_n_0 ;
  wire \ap_CS_fsm[2]_i_11_n_0 ;
  wire \ap_CS_fsm[2]_i_13_n_0 ;
  wire \ap_CS_fsm[2]_i_14_n_0 ;
  wire \ap_CS_fsm[2]_i_15_n_0 ;
  wire \ap_CS_fsm[2]_i_16_n_0 ;
  wire \ap_CS_fsm[2]_i_17_n_0 ;
  wire \ap_CS_fsm[2]_i_18_n_0 ;
  wire \ap_CS_fsm[2]_i_19_n_0 ;
  wire \ap_CS_fsm[2]_i_20_n_0 ;
  wire \ap_CS_fsm[2]_i_22_n_0 ;
  wire \ap_CS_fsm[2]_i_23_n_0 ;
  wire \ap_CS_fsm[2]_i_24_n_0 ;
  wire \ap_CS_fsm[2]_i_25_n_0 ;
  wire \ap_CS_fsm[2]_i_26_n_0 ;
  wire \ap_CS_fsm[2]_i_27_n_0 ;
  wire \ap_CS_fsm[2]_i_28_n_0 ;
  wire \ap_CS_fsm[2]_i_29_n_0 ;
  wire \ap_CS_fsm[2]_i_30_n_0 ;
  wire \ap_CS_fsm[2]_i_31_n_0 ;
  wire \ap_CS_fsm[2]_i_32_n_0 ;
  wire \ap_CS_fsm[2]_i_33_n_0 ;
  wire \ap_CS_fsm[2]_i_34_n_0 ;
  wire \ap_CS_fsm[2]_i_35_n_0 ;
  wire \ap_CS_fsm[2]_i_36_n_0 ;
  wire \ap_CS_fsm[2]_i_37_n_0 ;
  wire \ap_CS_fsm[2]_i_4_n_0 ;
  wire \ap_CS_fsm[2]_i_5_n_0 ;
  wire \ap_CS_fsm[2]_i_6_n_0 ;
  wire \ap_CS_fsm[2]_i_7_n_0 ;
  wire \ap_CS_fsm[2]_i_8_n_0 ;
  wire \ap_CS_fsm[2]_i_9_n_0 ;
  wire \ap_CS_fsm[3]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_i_12_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_12_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_12_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_12_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_21_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_21_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_21_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_21_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_3 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state8;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_enable_reg_pp0_iter4_i_1_n_0;
  wire ap_enable_reg_pp0_iter4_reg_n_0;
  wire ap_reg_pp0_iter1_tmp_1_i_reg_362;
  wire ap_reg_pp0_iter1_tmp_1_i_reg_3620;
  wire \ap_reg_pp0_iter1_tmp_1_i_reg_362[0]_i_1_n_0 ;
  wire ap_reg_pp0_iter2_tmp_1_i_reg_362;
  wire \ap_reg_pp0_iter2_tmp_1_i_reg_362[0]_i_1_n_0 ;
  wire ap_reg_pp0_iter3_tmp_1_i_reg_362;
  wire \ap_reg_pp0_iter3_tmp_1_i_reg_362[0]_i_1_n_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]cols_reg_343;
  wire [10:0]i_fu_226_p2;
  wire i_i_reg_195;
  wire \i_i_reg_195_reg_n_0_[0] ;
  wire \i_i_reg_195_reg_n_0_[10] ;
  wire \i_i_reg_195_reg_n_0_[1] ;
  wire \i_i_reg_195_reg_n_0_[2] ;
  wire \i_i_reg_195_reg_n_0_[3] ;
  wire \i_i_reg_195_reg_n_0_[4] ;
  wire \i_i_reg_195_reg_n_0_[5] ;
  wire \i_i_reg_195_reg_n_0_[6] ;
  wire \i_i_reg_195_reg_n_0_[7] ;
  wire \i_i_reg_195_reg_n_0_[8] ;
  wire \i_i_reg_195_reg_n_0_[9] ;
  wire [10:0]i_reg_357;
  wire \i_reg_357[10]_i_2_n_0 ;
  wire image_filter_mac_cud_U26_n_0;
  wire image_filter_mac_cud_U26_n_1;
  wire image_filter_mac_cud_U26_n_10;
  wire image_filter_mac_cud_U26_n_11;
  wire image_filter_mac_cud_U26_n_12;
  wire image_filter_mac_cud_U26_n_13;
  wire image_filter_mac_cud_U26_n_14;
  wire image_filter_mac_cud_U26_n_15;
  wire image_filter_mac_cud_U26_n_16;
  wire image_filter_mac_cud_U26_n_17;
  wire image_filter_mac_cud_U26_n_18;
  wire image_filter_mac_cud_U26_n_19;
  wire image_filter_mac_cud_U26_n_2;
  wire image_filter_mac_cud_U26_n_20;
  wire image_filter_mac_cud_U26_n_21;
  wire image_filter_mac_cud_U26_n_22;
  wire image_filter_mac_cud_U26_n_23;
  wire image_filter_mac_cud_U26_n_24;
  wire image_filter_mac_cud_U26_n_25;
  wire image_filter_mac_cud_U26_n_26;
  wire image_filter_mac_cud_U26_n_27;
  wire image_filter_mac_cud_U26_n_28;
  wire image_filter_mac_cud_U26_n_3;
  wire image_filter_mac_cud_U26_n_4;
  wire image_filter_mac_cud_U26_n_5;
  wire image_filter_mac_cud_U26_n_6;
  wire image_filter_mac_cud_U26_n_7;
  wire image_filter_mac_cud_U26_n_8;
  wire image_filter_mac_cud_U26_n_9;
  wire image_filter_mac_dEe_U27_n_0;
  wire image_filter_mac_dEe_U27_n_1;
  wire image_filter_mac_dEe_U27_n_12;
  wire image_filter_mac_dEe_U27_n_2;
  wire image_filter_mac_dEe_U27_n_3;
  wire image_filter_mac_dEe_U27_n_4;
  wire image_filter_mac_dEe_U27_n_5;
  wire image_filter_mac_dEe_U27_n_6;
  wire image_filter_mac_dEe_U27_n_7;
  wire img_0_cols_V_c30_empty_n;
  wire img_0_data_stream_0_empty_n;
  wire img_0_data_stream_1_empty_n;
  wire img_0_data_stream_2_empty_n;
  wire img_0_rows_V_c29_empty_n;
  wire img_1_data_stream_0_empty_n;
  wire img_1_data_stream_0_full_n;
  wire [10:1]j_fu_241_p2;
  wire j_i_reg_206;
  wire j_i_reg_2060;
  wire \j_i_reg_206[0]_i_1_n_0 ;
  wire \j_i_reg_206[10]_i_10_n_0 ;
  wire \j_i_reg_206[10]_i_11_n_0 ;
  wire \j_i_reg_206[10]_i_12_n_0 ;
  wire \j_i_reg_206[10]_i_13_n_0 ;
  wire \j_i_reg_206[10]_i_14_n_0 ;
  wire \j_i_reg_206[10]_i_16_n_0 ;
  wire \j_i_reg_206[10]_i_17_n_0 ;
  wire \j_i_reg_206[10]_i_18_n_0 ;
  wire \j_i_reg_206[10]_i_19_n_0 ;
  wire \j_i_reg_206[10]_i_20_n_0 ;
  wire \j_i_reg_206[10]_i_21_n_0 ;
  wire \j_i_reg_206[10]_i_22_n_0 ;
  wire \j_i_reg_206[10]_i_23_n_0 ;
  wire \j_i_reg_206[10]_i_25_n_0 ;
  wire \j_i_reg_206[10]_i_26_n_0 ;
  wire \j_i_reg_206[10]_i_27_n_0 ;
  wire \j_i_reg_206[10]_i_28_n_0 ;
  wire \j_i_reg_206[10]_i_29_n_0 ;
  wire \j_i_reg_206[10]_i_30_n_0 ;
  wire \j_i_reg_206[10]_i_31_n_0 ;
  wire \j_i_reg_206[10]_i_32_n_0 ;
  wire \j_i_reg_206[10]_i_33_n_0 ;
  wire \j_i_reg_206[10]_i_34_n_0 ;
  wire \j_i_reg_206[10]_i_35_n_0 ;
  wire \j_i_reg_206[10]_i_36_n_0 ;
  wire \j_i_reg_206[10]_i_37_n_0 ;
  wire \j_i_reg_206[10]_i_38_n_0 ;
  wire \j_i_reg_206[10]_i_39_n_0 ;
  wire \j_i_reg_206[10]_i_40_n_0 ;
  wire \j_i_reg_206[10]_i_5_n_0 ;
  wire \j_i_reg_206[10]_i_7_n_0 ;
  wire \j_i_reg_206[10]_i_8_n_0 ;
  wire \j_i_reg_206[10]_i_9_n_0 ;
  wire \j_i_reg_206_reg[10]_i_15_n_0 ;
  wire \j_i_reg_206_reg[10]_i_15_n_1 ;
  wire \j_i_reg_206_reg[10]_i_15_n_2 ;
  wire \j_i_reg_206_reg[10]_i_15_n_3 ;
  wire \j_i_reg_206_reg[10]_i_24_n_0 ;
  wire \j_i_reg_206_reg[10]_i_24_n_1 ;
  wire \j_i_reg_206_reg[10]_i_24_n_2 ;
  wire \j_i_reg_206_reg[10]_i_24_n_3 ;
  wire \j_i_reg_206_reg[10]_i_4_n_1 ;
  wire \j_i_reg_206_reg[10]_i_4_n_2 ;
  wire \j_i_reg_206_reg[10]_i_4_n_3 ;
  wire \j_i_reg_206_reg[10]_i_6_n_0 ;
  wire \j_i_reg_206_reg[10]_i_6_n_1 ;
  wire \j_i_reg_206_reg[10]_i_6_n_2 ;
  wire \j_i_reg_206_reg[10]_i_6_n_3 ;
  wire [10:0]j_i_reg_206_reg__0;
  wire mOutPtr0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_2_n_0 ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire p_0_in;
  wire [7:0]p_Val2_3_reg_396;
  wire p_Val2_3_reg_3960;
  wire [28:0]r_V_4_i_i_fu_319_p2;
  wire [31:0]rows_reg_348;
  wire tmp_10_reg_3760;
  wire [7:0]tmp_11_reg_381;
  wire tmp_1_i_fu_236_p2;
  wire tmp_1_i_reg_362;
  wire \tmp_1_i_reg_362[0]_i_1_n_0 ;
  wire tmp_6_fu_278_p3;
  wire tmp_i_fu_221_p2;
  wire tmp_reg_401;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_j_i_reg_206_reg[10]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_j_i_reg_206_reg[10]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_j_i_reg_206_reg[10]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_j_i_reg_206_reg[10]_i_6_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h2822FFFFFFFF2222)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(tmp_6_fu_278_p3),
        .I1(p_Val2_3_reg_396[7]),
        .I2(\SRL_SIG[0][1]_i_2_n_0 ),
        .I3(p_Val2_3_reg_396[1]),
        .I4(tmp_reg_401),
        .I5(p_Val2_3_reg_396[0]),
        .O(\SRL_SIG_reg[0][7] [0]));
  LUT6 #(
    .INIT(64'h28FFFF22FF22FF22)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(tmp_6_fu_278_p3),
        .I1(p_Val2_3_reg_396[7]),
        .I2(\SRL_SIG[0][1]_i_2_n_0 ),
        .I3(p_Val2_3_reg_396[1]),
        .I4(p_Val2_3_reg_396[0]),
        .I5(tmp_reg_401),
        .O(\SRL_SIG_reg[0][7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \SRL_SIG[0][1]_i_2 
       (.I0(p_Val2_3_reg_396[6]),
        .I1(p_Val2_3_reg_396[4]),
        .I2(p_Val2_3_reg_396[5]),
        .I3(p_Val2_3_reg_396[3]),
        .I4(p_Val2_3_reg_396[2]),
        .O(\SRL_SIG[0][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF22222822FFFF)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(tmp_6_fu_278_p3),
        .I1(p_Val2_3_reg_396[7]),
        .I2(\SRL_SIG[0][3]_i_2_n_0 ),
        .I3(p_Val2_3_reg_396[3]),
        .I4(p_Val2_3_reg_396[2]),
        .I5(\SRL_SIG[0][3]_i_3_n_0 ),
        .O(\SRL_SIG_reg[0][7] [2]));
  LUT6 #(
    .INIT(64'hFF2228FFFF22FF22)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(tmp_6_fu_278_p3),
        .I1(p_Val2_3_reg_396[7]),
        .I2(\SRL_SIG[0][3]_i_2_n_0 ),
        .I3(p_Val2_3_reg_396[3]),
        .I4(\SRL_SIG[0][3]_i_3_n_0 ),
        .I5(p_Val2_3_reg_396[2]),
        .O(\SRL_SIG_reg[0][7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \SRL_SIG[0][3]_i_2 
       (.I0(p_Val2_3_reg_396[5]),
        .I1(p_Val2_3_reg_396[4]),
        .I2(p_Val2_3_reg_396[6]),
        .O(\SRL_SIG[0][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \SRL_SIG[0][3]_i_3 
       (.I0(tmp_reg_401),
        .I1(p_Val2_3_reg_396[0]),
        .I2(p_Val2_3_reg_396[1]),
        .O(\SRL_SIG[0][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF22228222FFFF)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(tmp_6_fu_278_p3),
        .I1(p_Val2_3_reg_396[7]),
        .I2(p_Val2_3_reg_396[5]),
        .I3(p_Val2_3_reg_396[6]),
        .I4(p_Val2_3_reg_396[4]),
        .I5(\SRL_SIG[0][7]_i_3_n_0 ),
        .O(\SRL_SIG_reg[0][7] [4]));
  LUT6 #(
    .INIT(64'hFF2282FFFF22FF22)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(tmp_6_fu_278_p3),
        .I1(p_Val2_3_reg_396[7]),
        .I2(p_Val2_3_reg_396[6]),
        .I3(p_Val2_3_reg_396[5]),
        .I4(\SRL_SIG[0][7]_i_3_n_0 ),
        .I5(p_Val2_3_reg_396[4]),
        .O(\SRL_SIG_reg[0][7] [5]));
  LUT6 #(
    .INIT(64'hF28FF2F2F2F2F2F2)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(tmp_6_fu_278_p3),
        .I1(p_Val2_3_reg_396[7]),
        .I2(p_Val2_3_reg_396[6]),
        .I3(\SRL_SIG[0][7]_i_3_n_0 ),
        .I4(p_Val2_3_reg_396[5]),
        .I5(p_Val2_3_reg_396[4]),
        .O(\SRL_SIG_reg[0][7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(img_1_data_stream_0_full_n),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(ap_reg_pp0_iter3_tmp_1_i_reg_362),
        .I3(ap_block_pp0_stage0_subdone),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAA6AAA)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(p_Val2_3_reg_396[7]),
        .I1(p_Val2_3_reg_396[6]),
        .I2(p_Val2_3_reg_396[4]),
        .I3(p_Val2_3_reg_396[5]),
        .I4(\SRL_SIG[0][7]_i_3_n_0 ),
        .I5(tmp_6_fu_278_p3),
        .O(\SRL_SIG_reg[0][7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \SRL_SIG[0][7]_i_3 
       (.I0(p_Val2_3_reg_396[3]),
        .I1(p_Val2_3_reg_396[2]),
        .I2(p_Val2_3_reg_396[1]),
        .I3(p_Val2_3_reg_396[0]),
        .I4(tmp_reg_401),
        .O(\SRL_SIG[0][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2F22FF22FF22FF22)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(tmp_i_fu_221_p2),
        .I2(CvtColor_1_U0_ap_start),
        .I3(Q),
        .I4(img_0_cols_V_c30_empty_n),
        .I5(img_0_rows_V_c29_empty_n),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(CvtColor_1_U0_ap_start),
        .I1(Q),
        .I2(img_0_cols_V_c30_empty_n),
        .I3(img_0_rows_V_c29_empty_n),
        .I4(ap_CS_fsm_state8),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm[3]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_state2),
        .I3(tmp_i_fu_221_p2),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_10 
       (.I0(rows_reg_348[27]),
        .I1(rows_reg_348[26]),
        .O(\ap_CS_fsm[2]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_11 
       (.I0(rows_reg_348[25]),
        .I1(rows_reg_348[24]),
        .O(\ap_CS_fsm[2]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_13 
       (.I0(rows_reg_348[22]),
        .I1(rows_reg_348[23]),
        .O(\ap_CS_fsm[2]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_14 
       (.I0(rows_reg_348[20]),
        .I1(rows_reg_348[21]),
        .O(\ap_CS_fsm[2]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_15 
       (.I0(rows_reg_348[18]),
        .I1(rows_reg_348[19]),
        .O(\ap_CS_fsm[2]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_16 
       (.I0(rows_reg_348[16]),
        .I1(rows_reg_348[17]),
        .O(\ap_CS_fsm[2]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_17 
       (.I0(rows_reg_348[23]),
        .I1(rows_reg_348[22]),
        .O(\ap_CS_fsm[2]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_18 
       (.I0(rows_reg_348[21]),
        .I1(rows_reg_348[20]),
        .O(\ap_CS_fsm[2]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_19 
       (.I0(rows_reg_348[19]),
        .I1(rows_reg_348[18]),
        .O(\ap_CS_fsm[2]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_20 
       (.I0(rows_reg_348[17]),
        .I1(rows_reg_348[16]),
        .O(\ap_CS_fsm[2]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_22 
       (.I0(rows_reg_348[14]),
        .I1(rows_reg_348[15]),
        .O(\ap_CS_fsm[2]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_23 
       (.I0(rows_reg_348[12]),
        .I1(rows_reg_348[13]),
        .O(\ap_CS_fsm[2]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[2]_i_24 
       (.I0(\i_i_reg_195_reg_n_0_[10] ),
        .I1(rows_reg_348[10]),
        .I2(rows_reg_348[11]),
        .O(\ap_CS_fsm[2]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_25 
       (.I0(rows_reg_348[8]),
        .I1(\i_i_reg_195_reg_n_0_[8] ),
        .I2(\i_i_reg_195_reg_n_0_[9] ),
        .I3(rows_reg_348[9]),
        .O(\ap_CS_fsm[2]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_26 
       (.I0(rows_reg_348[15]),
        .I1(rows_reg_348[14]),
        .O(\ap_CS_fsm[2]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_27 
       (.I0(rows_reg_348[13]),
        .I1(rows_reg_348[12]),
        .O(\ap_CS_fsm[2]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[2]_i_28 
       (.I0(\i_i_reg_195_reg_n_0_[10] ),
        .I1(rows_reg_348[10]),
        .I2(rows_reg_348[11]),
        .O(\ap_CS_fsm[2]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_29 
       (.I0(\i_i_reg_195_reg_n_0_[9] ),
        .I1(rows_reg_348[9]),
        .I2(\i_i_reg_195_reg_n_0_[8] ),
        .I3(rows_reg_348[8]),
        .O(\ap_CS_fsm[2]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_30 
       (.I0(rows_reg_348[6]),
        .I1(\i_i_reg_195_reg_n_0_[6] ),
        .I2(\i_i_reg_195_reg_n_0_[7] ),
        .I3(rows_reg_348[7]),
        .O(\ap_CS_fsm[2]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_31 
       (.I0(rows_reg_348[4]),
        .I1(\i_i_reg_195_reg_n_0_[4] ),
        .I2(\i_i_reg_195_reg_n_0_[5] ),
        .I3(rows_reg_348[5]),
        .O(\ap_CS_fsm[2]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_32 
       (.I0(rows_reg_348[2]),
        .I1(\i_i_reg_195_reg_n_0_[2] ),
        .I2(\i_i_reg_195_reg_n_0_[3] ),
        .I3(rows_reg_348[3]),
        .O(\ap_CS_fsm[2]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_33 
       (.I0(rows_reg_348[0]),
        .I1(\i_i_reg_195_reg_n_0_[0] ),
        .I2(\i_i_reg_195_reg_n_0_[1] ),
        .I3(rows_reg_348[1]),
        .O(\ap_CS_fsm[2]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_34 
       (.I0(\i_i_reg_195_reg_n_0_[7] ),
        .I1(rows_reg_348[7]),
        .I2(\i_i_reg_195_reg_n_0_[6] ),
        .I3(rows_reg_348[6]),
        .O(\ap_CS_fsm[2]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_35 
       (.I0(\i_i_reg_195_reg_n_0_[5] ),
        .I1(rows_reg_348[5]),
        .I2(\i_i_reg_195_reg_n_0_[4] ),
        .I3(rows_reg_348[4]),
        .O(\ap_CS_fsm[2]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_36 
       (.I0(\i_i_reg_195_reg_n_0_[3] ),
        .I1(rows_reg_348[3]),
        .I2(\i_i_reg_195_reg_n_0_[2] ),
        .I3(rows_reg_348[2]),
        .O(\ap_CS_fsm[2]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_37 
       (.I0(\i_i_reg_195_reg_n_0_[1] ),
        .I1(rows_reg_348[1]),
        .I2(\i_i_reg_195_reg_n_0_[0] ),
        .I3(rows_reg_348[0]),
        .O(\ap_CS_fsm[2]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(rows_reg_348[30]),
        .I1(rows_reg_348[31]),
        .O(\ap_CS_fsm[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(rows_reg_348[28]),
        .I1(rows_reg_348[29]),
        .O(\ap_CS_fsm[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(rows_reg_348[26]),
        .I1(rows_reg_348[27]),
        .O(\ap_CS_fsm[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(rows_reg_348[24]),
        .I1(rows_reg_348[25]),
        .O(\ap_CS_fsm[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(rows_reg_348[31]),
        .I1(rows_reg_348[30]),
        .O(\ap_CS_fsm[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(rows_reg_348[29]),
        .I1(rows_reg_348[28]),
        .O(\ap_CS_fsm[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(\ap_CS_fsm[3]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0004000400FF0004)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(tmp_1_i_fu_236_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_enable_reg_pp0_iter4_reg_n_0),
        .I5(ap_enable_reg_pp0_iter3),
        .O(\ap_CS_fsm[3]_i_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[2]_i_12 
       (.CI(\ap_CS_fsm_reg[2]_i_21_n_0 ),
        .CO({\ap_CS_fsm_reg[2]_i_12_n_0 ,\ap_CS_fsm_reg[2]_i_12_n_1 ,\ap_CS_fsm_reg[2]_i_12_n_2 ,\ap_CS_fsm_reg[2]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_22_n_0 ,\ap_CS_fsm[2]_i_23_n_0 ,\ap_CS_fsm[2]_i_24_n_0 ,\ap_CS_fsm[2]_i_25_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_12_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_26_n_0 ,\ap_CS_fsm[2]_i_27_n_0 ,\ap_CS_fsm[2]_i_28_n_0 ,\ap_CS_fsm[2]_i_29_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_2 
       (.CI(\ap_CS_fsm_reg[2]_i_3_n_0 ),
        .CO({tmp_i_fu_221_p2,\ap_CS_fsm_reg[2]_i_2_n_1 ,\ap_CS_fsm_reg[2]_i_2_n_2 ,\ap_CS_fsm_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_4_n_0 ,\ap_CS_fsm[2]_i_5_n_0 ,\ap_CS_fsm[2]_i_6_n_0 ,\ap_CS_fsm[2]_i_7_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_8_n_0 ,\ap_CS_fsm[2]_i_9_n_0 ,\ap_CS_fsm[2]_i_10_n_0 ,\ap_CS_fsm[2]_i_11_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_21 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_21_n_0 ,\ap_CS_fsm_reg[2]_i_21_n_1 ,\ap_CS_fsm_reg[2]_i_21_n_2 ,\ap_CS_fsm_reg[2]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_30_n_0 ,\ap_CS_fsm[2]_i_31_n_0 ,\ap_CS_fsm[2]_i_32_n_0 ,\ap_CS_fsm[2]_i_33_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_21_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_34_n_0 ,\ap_CS_fsm[2]_i_35_n_0 ,\ap_CS_fsm[2]_i_36_n_0 ,\ap_CS_fsm[2]_i_37_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3 
       (.CI(\ap_CS_fsm_reg[2]_i_12_n_0 ),
        .CO({\ap_CS_fsm_reg[2]_i_3_n_0 ,\ap_CS_fsm_reg[2]_i_3_n_1 ,\ap_CS_fsm_reg[2]_i_3_n_2 ,\ap_CS_fsm_reg[2]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_13_n_0 ,\ap_CS_fsm[2]_i_14_n_0 ,\ap_CS_fsm[2]_i_15_n_0 ,\ap_CS_fsm[2]_i_16_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_17_n_0 ,\ap_CS_fsm[2]_i_18_n_0 ,\ap_CS_fsm[2]_i_19_n_0 ,\ap_CS_fsm[2]_i_20_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEA00EA000000EA00)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(tmp_i_fu_221_p2),
        .I2(ap_CS_fsm_state2),
        .I3(ap_rst_n),
        .I4(ap_reg_pp0_iter1_tmp_1_i_reg_3620),
        .I5(tmp_1_i_fu_236_p2),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .O(ap_reg_pp0_iter1_tmp_1_i_reg_3620));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0A0C000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(tmp_1_i_fu_236_p2),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00A0C0A0C0A0C0A0)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_CS_fsm_state2),
        .I5(tmp_i_fu_221_p2),
        .O(ap_enable_reg_pp0_iter4_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter4_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_reg_pp0_iter1_tmp_1_i_reg_362[0]_i_1 
       (.I0(tmp_1_i_reg_362),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_reg_pp0_iter1_tmp_1_i_reg_362),
        .O(\ap_reg_pp0_iter1_tmp_1_i_reg_362[0]_i_1_n_0 ));
  FDRE \ap_reg_pp0_iter1_tmp_1_i_reg_362_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_tmp_1_i_reg_362[0]_i_1_n_0 ),
        .Q(ap_reg_pp0_iter1_tmp_1_i_reg_362),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE2)) 
    \ap_reg_pp0_iter2_tmp_1_i_reg_362[0]_i_1 
       (.I0(ap_reg_pp0_iter1_tmp_1_i_reg_362),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_reg_pp0_iter2_tmp_1_i_reg_362),
        .O(\ap_reg_pp0_iter2_tmp_1_i_reg_362[0]_i_1_n_0 ));
  FDRE \ap_reg_pp0_iter2_tmp_1_i_reg_362_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter2_tmp_1_i_reg_362[0]_i_1_n_0 ),
        .Q(ap_reg_pp0_iter2_tmp_1_i_reg_362),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \ap_reg_pp0_iter3_tmp_1_i_reg_362[0]_i_1 
       (.I0(ap_reg_pp0_iter2_tmp_1_i_reg_362),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_reg_pp0_iter3_tmp_1_i_reg_362),
        .O(\ap_reg_pp0_iter3_tmp_1_i_reg_362[0]_i_1_n_0 ));
  FDRE \ap_reg_pp0_iter3_tmp_1_i_reg_362_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter3_tmp_1_i_reg_362[0]_i_1_n_0 ),
        .Q(ap_reg_pp0_iter3_tmp_1_i_reg_362),
        .R(1'b0));
  FDRE \cols_reg_343_reg[0] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(D[0]),
        .Q(cols_reg_343[0]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[10] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(D[10]),
        .Q(cols_reg_343[10]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[11] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(D[11]),
        .Q(cols_reg_343[11]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[12] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(D[12]),
        .Q(cols_reg_343[12]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[13] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(D[13]),
        .Q(cols_reg_343[13]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[14] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(D[14]),
        .Q(cols_reg_343[14]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[15] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(D[15]),
        .Q(cols_reg_343[15]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[16] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(D[16]),
        .Q(cols_reg_343[16]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[17] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(D[17]),
        .Q(cols_reg_343[17]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[18] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(D[18]),
        .Q(cols_reg_343[18]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[19] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(D[19]),
        .Q(cols_reg_343[19]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[1] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(D[1]),
        .Q(cols_reg_343[1]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[20] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(D[20]),
        .Q(cols_reg_343[20]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[21] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(D[21]),
        .Q(cols_reg_343[21]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[22] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(D[22]),
        .Q(cols_reg_343[22]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[23] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(D[23]),
        .Q(cols_reg_343[23]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[24] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(D[24]),
        .Q(cols_reg_343[24]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[25] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(D[25]),
        .Q(cols_reg_343[25]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[26] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(D[26]),
        .Q(cols_reg_343[26]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[27] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(D[27]),
        .Q(cols_reg_343[27]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[28] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(D[28]),
        .Q(cols_reg_343[28]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[29] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(D[29]),
        .Q(cols_reg_343[29]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[2] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(D[2]),
        .Q(cols_reg_343[2]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[30] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(D[30]),
        .Q(cols_reg_343[30]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[31] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(D[31]),
        .Q(cols_reg_343[31]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[3] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(D[3]),
        .Q(cols_reg_343[3]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[4] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(D[4]),
        .Q(cols_reg_343[4]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[5] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(D[5]),
        .Q(cols_reg_343[5]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[6] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(D[6]),
        .Q(cols_reg_343[6]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[7] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(D[7]),
        .Q(cols_reg_343[7]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[8] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(D[8]),
        .Q(cols_reg_343[8]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[9] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(D[9]),
        .Q(cols_reg_343[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \i_i_reg_195[10]_i_1 
       (.I0(img_0_rows_V_c29_empty_n),
        .I1(img_0_cols_V_c30_empty_n),
        .I2(Q),
        .I3(CvtColor_1_U0_ap_start),
        .I4(ap_CS_fsm_state8),
        .O(i_i_reg_195));
  FDRE \i_i_reg_195_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[0]),
        .Q(\i_i_reg_195_reg_n_0_[0] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[10]),
        .Q(\i_i_reg_195_reg_n_0_[10] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[1]),
        .Q(\i_i_reg_195_reg_n_0_[1] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[2]),
        .Q(\i_i_reg_195_reg_n_0_[2] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[3]),
        .Q(\i_i_reg_195_reg_n_0_[3] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[4]),
        .Q(\i_i_reg_195_reg_n_0_[4] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[5]),
        .Q(\i_i_reg_195_reg_n_0_[5] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[6]),
        .Q(\i_i_reg_195_reg_n_0_[6] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[7]),
        .Q(\i_i_reg_195_reg_n_0_[7] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[8]),
        .Q(\i_i_reg_195_reg_n_0_[8] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[9]),
        .Q(\i_i_reg_195_reg_n_0_[9] ),
        .R(i_i_reg_195));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_357[0]_i_1 
       (.I0(\i_i_reg_195_reg_n_0_[0] ),
        .O(i_fu_226_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_357[10]_i_1 
       (.I0(\i_i_reg_195_reg_n_0_[8] ),
        .I1(\i_i_reg_195_reg_n_0_[6] ),
        .I2(\i_reg_357[10]_i_2_n_0 ),
        .I3(\i_i_reg_195_reg_n_0_[7] ),
        .I4(\i_i_reg_195_reg_n_0_[9] ),
        .I5(\i_i_reg_195_reg_n_0_[10] ),
        .O(i_fu_226_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_reg_357[10]_i_2 
       (.I0(\i_i_reg_195_reg_n_0_[5] ),
        .I1(\i_i_reg_195_reg_n_0_[3] ),
        .I2(\i_i_reg_195_reg_n_0_[1] ),
        .I3(\i_i_reg_195_reg_n_0_[0] ),
        .I4(\i_i_reg_195_reg_n_0_[2] ),
        .I5(\i_i_reg_195_reg_n_0_[4] ),
        .O(\i_reg_357[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_357[1]_i_1 
       (.I0(\i_i_reg_195_reg_n_0_[0] ),
        .I1(\i_i_reg_195_reg_n_0_[1] ),
        .O(i_fu_226_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_357[2]_i_1 
       (.I0(\i_i_reg_195_reg_n_0_[0] ),
        .I1(\i_i_reg_195_reg_n_0_[1] ),
        .I2(\i_i_reg_195_reg_n_0_[2] ),
        .O(i_fu_226_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_357[3]_i_1 
       (.I0(\i_i_reg_195_reg_n_0_[1] ),
        .I1(\i_i_reg_195_reg_n_0_[0] ),
        .I2(\i_i_reg_195_reg_n_0_[2] ),
        .I3(\i_i_reg_195_reg_n_0_[3] ),
        .O(i_fu_226_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_357[4]_i_1 
       (.I0(\i_i_reg_195_reg_n_0_[2] ),
        .I1(\i_i_reg_195_reg_n_0_[0] ),
        .I2(\i_i_reg_195_reg_n_0_[1] ),
        .I3(\i_i_reg_195_reg_n_0_[3] ),
        .I4(\i_i_reg_195_reg_n_0_[4] ),
        .O(i_fu_226_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_357[5]_i_1 
       (.I0(\i_i_reg_195_reg_n_0_[3] ),
        .I1(\i_i_reg_195_reg_n_0_[1] ),
        .I2(\i_i_reg_195_reg_n_0_[0] ),
        .I3(\i_i_reg_195_reg_n_0_[2] ),
        .I4(\i_i_reg_195_reg_n_0_[4] ),
        .I5(\i_i_reg_195_reg_n_0_[5] ),
        .O(i_fu_226_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_357[6]_i_1 
       (.I0(\i_reg_357[10]_i_2_n_0 ),
        .I1(\i_i_reg_195_reg_n_0_[6] ),
        .O(i_fu_226_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_357[7]_i_1 
       (.I0(\i_reg_357[10]_i_2_n_0 ),
        .I1(\i_i_reg_195_reg_n_0_[6] ),
        .I2(\i_i_reg_195_reg_n_0_[7] ),
        .O(i_fu_226_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_357[8]_i_1 
       (.I0(\i_i_reg_195_reg_n_0_[6] ),
        .I1(\i_reg_357[10]_i_2_n_0 ),
        .I2(\i_i_reg_195_reg_n_0_[7] ),
        .I3(\i_i_reg_195_reg_n_0_[8] ),
        .O(i_fu_226_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_357[9]_i_1 
       (.I0(\i_i_reg_195_reg_n_0_[7] ),
        .I1(\i_reg_357[10]_i_2_n_0 ),
        .I2(\i_i_reg_195_reg_n_0_[6] ),
        .I3(\i_i_reg_195_reg_n_0_[8] ),
        .I4(\i_i_reg_195_reg_n_0_[9] ),
        .O(i_fu_226_p2[9]));
  FDRE \i_reg_357_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_226_p2[0]),
        .Q(i_reg_357[0]),
        .R(1'b0));
  FDRE \i_reg_357_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_226_p2[10]),
        .Q(i_reg_357[10]),
        .R(1'b0));
  FDRE \i_reg_357_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_226_p2[1]),
        .Q(i_reg_357[1]),
        .R(1'b0));
  FDRE \i_reg_357_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_226_p2[2]),
        .Q(i_reg_357[2]),
        .R(1'b0));
  FDRE \i_reg_357_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_226_p2[3]),
        .Q(i_reg_357[3]),
        .R(1'b0));
  FDRE \i_reg_357_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_226_p2[4]),
        .Q(i_reg_357[4]),
        .R(1'b0));
  FDRE \i_reg_357_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_226_p2[5]),
        .Q(i_reg_357[5]),
        .R(1'b0));
  FDRE \i_reg_357_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_226_p2[6]),
        .Q(i_reg_357[6]),
        .R(1'b0));
  FDRE \i_reg_357_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_226_p2[7]),
        .Q(i_reg_357[7]),
        .R(1'b0));
  FDRE \i_reg_357_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_226_p2[8]),
        .Q(i_reg_357[8]),
        .R(1'b0));
  FDRE \i_reg_357_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_226_p2[9]),
        .Q(i_reg_357[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_mac_cud image_filter_mac_cud_U26
       (.B(B),
        .E(tmp_10_reg_3760),
        .P({image_filter_mac_cud_U26_n_0,image_filter_mac_cud_U26_n_1,image_filter_mac_cud_U26_n_2,image_filter_mac_cud_U26_n_3,image_filter_mac_cud_U26_n_4,image_filter_mac_cud_U26_n_5,image_filter_mac_cud_U26_n_6,image_filter_mac_cud_U26_n_7,image_filter_mac_cud_U26_n_8,image_filter_mac_cud_U26_n_9,image_filter_mac_cud_U26_n_10,image_filter_mac_cud_U26_n_11,image_filter_mac_cud_U26_n_12,image_filter_mac_cud_U26_n_13,image_filter_mac_cud_U26_n_14,image_filter_mac_cud_U26_n_15,image_filter_mac_cud_U26_n_16,image_filter_mac_cud_U26_n_17,image_filter_mac_cud_U26_n_18,image_filter_mac_cud_U26_n_19,image_filter_mac_cud_U26_n_20,image_filter_mac_cud_U26_n_21,image_filter_mac_cud_U26_n_22,image_filter_mac_cud_U26_n_23,image_filter_mac_cud_U26_n_24,image_filter_mac_cud_U26_n_25,image_filter_mac_cud_U26_n_26,image_filter_mac_cud_U26_n_27,image_filter_mac_cud_U26_n_28}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_clk(ap_clk),
        .ap_reg_pp0_iter1_tmp_1_i_reg_362(ap_reg_pp0_iter1_tmp_1_i_reg_362),
        .out(r_V_4_i_i_fu_319_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_mac_dEe image_filter_mac_dEe_U27
       (.E(tmp_10_reg_3760),
        .P({image_filter_mac_dEe_U27_n_0,image_filter_mac_dEe_U27_n_1,image_filter_mac_dEe_U27_n_2,image_filter_mac_dEe_U27_n_3,image_filter_mac_dEe_U27_n_4,image_filter_mac_dEe_U27_n_5,image_filter_mac_dEe_U27_n_6,image_filter_mac_dEe_U27_n_7,p_0_in}),
        .Q(ap_CS_fsm_pp0_stage0),
        .\SRL_SIG_reg[1][7] (\SRL_SIG_reg[1][7] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_0),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4_reg(ap_enable_reg_pp0_iter4_reg_n_0),
        .ap_reg_pp0_iter2_tmp_1_i_reg_362(ap_reg_pp0_iter2_tmp_1_i_reg_362),
        .ap_reg_pp0_iter3_tmp_1_i_reg_362(ap_reg_pp0_iter3_tmp_1_i_reg_362),
        .img_0_data_stream_0_empty_n(img_0_data_stream_0_empty_n),
        .img_0_data_stream_1_empty_n(img_0_data_stream_1_empty_n),
        .img_0_data_stream_2_empty_n(img_0_data_stream_2_empty_n),
        .img_1_data_stream_0_full_n(img_1_data_stream_0_full_n),
        .p({image_filter_mac_cud_U26_n_0,image_filter_mac_cud_U26_n_1,image_filter_mac_cud_U26_n_2,image_filter_mac_cud_U26_n_3,image_filter_mac_cud_U26_n_4,image_filter_mac_cud_U26_n_5,image_filter_mac_cud_U26_n_6,image_filter_mac_cud_U26_n_7,image_filter_mac_cud_U26_n_8,image_filter_mac_cud_U26_n_9,image_filter_mac_cud_U26_n_10,image_filter_mac_cud_U26_n_11,image_filter_mac_cud_U26_n_12,image_filter_mac_cud_U26_n_13,image_filter_mac_cud_U26_n_14,image_filter_mac_cud_U26_n_15,image_filter_mac_cud_U26_n_16,image_filter_mac_cud_U26_n_17,image_filter_mac_cud_U26_n_18,image_filter_mac_cud_U26_n_19,image_filter_mac_cud_U26_n_20,image_filter_mac_cud_U26_n_21,image_filter_mac_cud_U26_n_22,image_filter_mac_cud_U26_n_23,image_filter_mac_cud_U26_n_24,image_filter_mac_cud_U26_n_25,image_filter_mac_cud_U26_n_26,image_filter_mac_cud_U26_n_27,image_filter_mac_cud_U26_n_28}),
        .\r_V_1_reg_391_reg[29] (image_filter_mac_dEe_U27_n_12),
        .tmp_1_i_reg_362(tmp_1_i_reg_362),
        .tmp_6_fu_278_p3(tmp_6_fu_278_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_mul_bkb image_filter_mul_bkb_U25
       (.Q(tmp_11_reg_381),
        .out(r_V_4_i_i_fu_319_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \j_i_reg_206[0]_i_1 
       (.I0(j_i_reg_206_reg__0[0]),
        .O(\j_i_reg_206[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F000000000000)) 
    \j_i_reg_206[10]_i_1 
       (.I0(tmp_1_i_fu_236_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_CS_fsm_state2),
        .I5(tmp_i_fu_221_p2),
        .O(j_i_reg_206));
  LUT2 #(
    .INIT(4'hE)) 
    \j_i_reg_206[10]_i_10 
       (.I0(cols_reg_343[24]),
        .I1(cols_reg_343[25]),
        .O(\j_i_reg_206[10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_i_reg_206[10]_i_11 
       (.I0(cols_reg_343[31]),
        .I1(cols_reg_343[30]),
        .O(\j_i_reg_206[10]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_i_reg_206[10]_i_12 
       (.I0(cols_reg_343[29]),
        .I1(cols_reg_343[28]),
        .O(\j_i_reg_206[10]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_i_reg_206[10]_i_13 
       (.I0(cols_reg_343[27]),
        .I1(cols_reg_343[26]),
        .O(\j_i_reg_206[10]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_i_reg_206[10]_i_14 
       (.I0(cols_reg_343[25]),
        .I1(cols_reg_343[24]),
        .O(\j_i_reg_206[10]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_i_reg_206[10]_i_16 
       (.I0(cols_reg_343[22]),
        .I1(cols_reg_343[23]),
        .O(\j_i_reg_206[10]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_i_reg_206[10]_i_17 
       (.I0(cols_reg_343[20]),
        .I1(cols_reg_343[21]),
        .O(\j_i_reg_206[10]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_i_reg_206[10]_i_18 
       (.I0(cols_reg_343[18]),
        .I1(cols_reg_343[19]),
        .O(\j_i_reg_206[10]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_i_reg_206[10]_i_19 
       (.I0(cols_reg_343[16]),
        .I1(cols_reg_343[17]),
        .O(\j_i_reg_206[10]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \j_i_reg_206[10]_i_2 
       (.I0(tmp_1_i_fu_236_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone),
        .O(j_i_reg_2060));
  LUT2 #(
    .INIT(4'h1)) 
    \j_i_reg_206[10]_i_20 
       (.I0(cols_reg_343[23]),
        .I1(cols_reg_343[22]),
        .O(\j_i_reg_206[10]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_i_reg_206[10]_i_21 
       (.I0(cols_reg_343[21]),
        .I1(cols_reg_343[20]),
        .O(\j_i_reg_206[10]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_i_reg_206[10]_i_22 
       (.I0(cols_reg_343[19]),
        .I1(cols_reg_343[18]),
        .O(\j_i_reg_206[10]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_i_reg_206[10]_i_23 
       (.I0(cols_reg_343[17]),
        .I1(cols_reg_343[16]),
        .O(\j_i_reg_206[10]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_i_reg_206[10]_i_25 
       (.I0(cols_reg_343[14]),
        .I1(cols_reg_343[15]),
        .O(\j_i_reg_206[10]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_i_reg_206[10]_i_26 
       (.I0(cols_reg_343[12]),
        .I1(cols_reg_343[13]),
        .O(\j_i_reg_206[10]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \j_i_reg_206[10]_i_27 
       (.I0(j_i_reg_206_reg__0[10]),
        .I1(cols_reg_343[10]),
        .I2(cols_reg_343[11]),
        .O(\j_i_reg_206[10]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_206[10]_i_28 
       (.I0(cols_reg_343[8]),
        .I1(j_i_reg_206_reg__0[8]),
        .I2(j_i_reg_206_reg__0[9]),
        .I3(cols_reg_343[9]),
        .O(\j_i_reg_206[10]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_i_reg_206[10]_i_29 
       (.I0(cols_reg_343[15]),
        .I1(cols_reg_343[14]),
        .O(\j_i_reg_206[10]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_i_reg_206[10]_i_3 
       (.I0(j_i_reg_206_reg__0[8]),
        .I1(j_i_reg_206_reg__0[6]),
        .I2(\j_i_reg_206[10]_i_5_n_0 ),
        .I3(j_i_reg_206_reg__0[7]),
        .I4(j_i_reg_206_reg__0[9]),
        .I5(j_i_reg_206_reg__0[10]),
        .O(j_fu_241_p2[10]));
  LUT2 #(
    .INIT(4'h1)) 
    \j_i_reg_206[10]_i_30 
       (.I0(cols_reg_343[13]),
        .I1(cols_reg_343[12]),
        .O(\j_i_reg_206[10]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'h21)) 
    \j_i_reg_206[10]_i_31 
       (.I0(cols_reg_343[10]),
        .I1(cols_reg_343[11]),
        .I2(j_i_reg_206_reg__0[10]),
        .O(\j_i_reg_206[10]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_206[10]_i_32 
       (.I0(j_i_reg_206_reg__0[9]),
        .I1(cols_reg_343[9]),
        .I2(cols_reg_343[8]),
        .I3(j_i_reg_206_reg__0[8]),
        .O(\j_i_reg_206[10]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_206[10]_i_33 
       (.I0(cols_reg_343[6]),
        .I1(j_i_reg_206_reg__0[6]),
        .I2(j_i_reg_206_reg__0[7]),
        .I3(cols_reg_343[7]),
        .O(\j_i_reg_206[10]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_206[10]_i_34 
       (.I0(cols_reg_343[4]),
        .I1(j_i_reg_206_reg__0[4]),
        .I2(j_i_reg_206_reg__0[5]),
        .I3(cols_reg_343[5]),
        .O(\j_i_reg_206[10]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_206[10]_i_35 
       (.I0(cols_reg_343[2]),
        .I1(j_i_reg_206_reg__0[2]),
        .I2(j_i_reg_206_reg__0[3]),
        .I3(cols_reg_343[3]),
        .O(\j_i_reg_206[10]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_206[10]_i_36 
       (.I0(cols_reg_343[0]),
        .I1(j_i_reg_206_reg__0[0]),
        .I2(j_i_reg_206_reg__0[1]),
        .I3(cols_reg_343[1]),
        .O(\j_i_reg_206[10]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_206[10]_i_37 
       (.I0(j_i_reg_206_reg__0[7]),
        .I1(cols_reg_343[7]),
        .I2(cols_reg_343[6]),
        .I3(j_i_reg_206_reg__0[6]),
        .O(\j_i_reg_206[10]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_206[10]_i_38 
       (.I0(j_i_reg_206_reg__0[5]),
        .I1(cols_reg_343[5]),
        .I2(cols_reg_343[4]),
        .I3(j_i_reg_206_reg__0[4]),
        .O(\j_i_reg_206[10]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_206[10]_i_39 
       (.I0(j_i_reg_206_reg__0[3]),
        .I1(cols_reg_343[3]),
        .I2(cols_reg_343[2]),
        .I3(j_i_reg_206_reg__0[2]),
        .O(\j_i_reg_206[10]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_206[10]_i_40 
       (.I0(j_i_reg_206_reg__0[1]),
        .I1(cols_reg_343[1]),
        .I2(cols_reg_343[0]),
        .I3(j_i_reg_206_reg__0[0]),
        .O(\j_i_reg_206[10]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_i_reg_206[10]_i_5 
       (.I0(j_i_reg_206_reg__0[5]),
        .I1(j_i_reg_206_reg__0[3]),
        .I2(j_i_reg_206_reg__0[1]),
        .I3(j_i_reg_206_reg__0[0]),
        .I4(j_i_reg_206_reg__0[2]),
        .I5(j_i_reg_206_reg__0[4]),
        .O(\j_i_reg_206[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_i_reg_206[10]_i_7 
       (.I0(cols_reg_343[30]),
        .I1(cols_reg_343[31]),
        .O(\j_i_reg_206[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_i_reg_206[10]_i_8 
       (.I0(cols_reg_343[28]),
        .I1(cols_reg_343[29]),
        .O(\j_i_reg_206[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_i_reg_206[10]_i_9 
       (.I0(cols_reg_343[26]),
        .I1(cols_reg_343[27]),
        .O(\j_i_reg_206[10]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_i_reg_206[1]_i_1 
       (.I0(j_i_reg_206_reg__0[0]),
        .I1(j_i_reg_206_reg__0[1]),
        .O(j_fu_241_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_i_reg_206[2]_i_1 
       (.I0(j_i_reg_206_reg__0[0]),
        .I1(j_i_reg_206_reg__0[1]),
        .I2(j_i_reg_206_reg__0[2]),
        .O(j_fu_241_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_i_reg_206[3]_i_1 
       (.I0(j_i_reg_206_reg__0[1]),
        .I1(j_i_reg_206_reg__0[0]),
        .I2(j_i_reg_206_reg__0[2]),
        .I3(j_i_reg_206_reg__0[3]),
        .O(j_fu_241_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_i_reg_206[4]_i_1 
       (.I0(j_i_reg_206_reg__0[2]),
        .I1(j_i_reg_206_reg__0[0]),
        .I2(j_i_reg_206_reg__0[1]),
        .I3(j_i_reg_206_reg__0[3]),
        .I4(j_i_reg_206_reg__0[4]),
        .O(j_fu_241_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_i_reg_206[5]_i_1 
       (.I0(j_i_reg_206_reg__0[3]),
        .I1(j_i_reg_206_reg__0[1]),
        .I2(j_i_reg_206_reg__0[0]),
        .I3(j_i_reg_206_reg__0[2]),
        .I4(j_i_reg_206_reg__0[4]),
        .I5(j_i_reg_206_reg__0[5]),
        .O(j_fu_241_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_i_reg_206[6]_i_1 
       (.I0(\j_i_reg_206[10]_i_5_n_0 ),
        .I1(j_i_reg_206_reg__0[6]),
        .O(j_fu_241_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_i_reg_206[7]_i_1 
       (.I0(\j_i_reg_206[10]_i_5_n_0 ),
        .I1(j_i_reg_206_reg__0[6]),
        .I2(j_i_reg_206_reg__0[7]),
        .O(j_fu_241_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_i_reg_206[8]_i_1 
       (.I0(j_i_reg_206_reg__0[6]),
        .I1(\j_i_reg_206[10]_i_5_n_0 ),
        .I2(j_i_reg_206_reg__0[7]),
        .I3(j_i_reg_206_reg__0[8]),
        .O(j_fu_241_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_i_reg_206[9]_i_1 
       (.I0(j_i_reg_206_reg__0[7]),
        .I1(\j_i_reg_206[10]_i_5_n_0 ),
        .I2(j_i_reg_206_reg__0[6]),
        .I3(j_i_reg_206_reg__0[8]),
        .I4(j_i_reg_206_reg__0[9]),
        .O(j_fu_241_p2[9]));
  FDRE \j_i_reg_206_reg[0] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(\j_i_reg_206[0]_i_1_n_0 ),
        .Q(j_i_reg_206_reg__0[0]),
        .R(j_i_reg_206));
  FDRE \j_i_reg_206_reg[10] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(j_fu_241_p2[10]),
        .Q(j_i_reg_206_reg__0[10]),
        .R(j_i_reg_206));
  CARRY4 \j_i_reg_206_reg[10]_i_15 
       (.CI(\j_i_reg_206_reg[10]_i_24_n_0 ),
        .CO({\j_i_reg_206_reg[10]_i_15_n_0 ,\j_i_reg_206_reg[10]_i_15_n_1 ,\j_i_reg_206_reg[10]_i_15_n_2 ,\j_i_reg_206_reg[10]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\j_i_reg_206[10]_i_25_n_0 ,\j_i_reg_206[10]_i_26_n_0 ,\j_i_reg_206[10]_i_27_n_0 ,\j_i_reg_206[10]_i_28_n_0 }),
        .O(\NLW_j_i_reg_206_reg[10]_i_15_O_UNCONNECTED [3:0]),
        .S({\j_i_reg_206[10]_i_29_n_0 ,\j_i_reg_206[10]_i_30_n_0 ,\j_i_reg_206[10]_i_31_n_0 ,\j_i_reg_206[10]_i_32_n_0 }));
  CARRY4 \j_i_reg_206_reg[10]_i_24 
       (.CI(1'b0),
        .CO({\j_i_reg_206_reg[10]_i_24_n_0 ,\j_i_reg_206_reg[10]_i_24_n_1 ,\j_i_reg_206_reg[10]_i_24_n_2 ,\j_i_reg_206_reg[10]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\j_i_reg_206[10]_i_33_n_0 ,\j_i_reg_206[10]_i_34_n_0 ,\j_i_reg_206[10]_i_35_n_0 ,\j_i_reg_206[10]_i_36_n_0 }),
        .O(\NLW_j_i_reg_206_reg[10]_i_24_O_UNCONNECTED [3:0]),
        .S({\j_i_reg_206[10]_i_37_n_0 ,\j_i_reg_206[10]_i_38_n_0 ,\j_i_reg_206[10]_i_39_n_0 ,\j_i_reg_206[10]_i_40_n_0 }));
  CARRY4 \j_i_reg_206_reg[10]_i_4 
       (.CI(\j_i_reg_206_reg[10]_i_6_n_0 ),
        .CO({tmp_1_i_fu_236_p2,\j_i_reg_206_reg[10]_i_4_n_1 ,\j_i_reg_206_reg[10]_i_4_n_2 ,\j_i_reg_206_reg[10]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\j_i_reg_206[10]_i_7_n_0 ,\j_i_reg_206[10]_i_8_n_0 ,\j_i_reg_206[10]_i_9_n_0 ,\j_i_reg_206[10]_i_10_n_0 }),
        .O(\NLW_j_i_reg_206_reg[10]_i_4_O_UNCONNECTED [3:0]),
        .S({\j_i_reg_206[10]_i_11_n_0 ,\j_i_reg_206[10]_i_12_n_0 ,\j_i_reg_206[10]_i_13_n_0 ,\j_i_reg_206[10]_i_14_n_0 }));
  CARRY4 \j_i_reg_206_reg[10]_i_6 
       (.CI(\j_i_reg_206_reg[10]_i_15_n_0 ),
        .CO({\j_i_reg_206_reg[10]_i_6_n_0 ,\j_i_reg_206_reg[10]_i_6_n_1 ,\j_i_reg_206_reg[10]_i_6_n_2 ,\j_i_reg_206_reg[10]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\j_i_reg_206[10]_i_16_n_0 ,\j_i_reg_206[10]_i_17_n_0 ,\j_i_reg_206[10]_i_18_n_0 ,\j_i_reg_206[10]_i_19_n_0 }),
        .O(\NLW_j_i_reg_206_reg[10]_i_6_O_UNCONNECTED [3:0]),
        .S({\j_i_reg_206[10]_i_20_n_0 ,\j_i_reg_206[10]_i_21_n_0 ,\j_i_reg_206[10]_i_22_n_0 ,\j_i_reg_206[10]_i_23_n_0 }));
  FDRE \j_i_reg_206_reg[1] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(j_fu_241_p2[1]),
        .Q(j_i_reg_206_reg__0[1]),
        .R(j_i_reg_206));
  FDRE \j_i_reg_206_reg[2] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(j_fu_241_p2[2]),
        .Q(j_i_reg_206_reg__0[2]),
        .R(j_i_reg_206));
  FDRE \j_i_reg_206_reg[3] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(j_fu_241_p2[3]),
        .Q(j_i_reg_206_reg__0[3]),
        .R(j_i_reg_206));
  FDRE \j_i_reg_206_reg[4] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(j_fu_241_p2[4]),
        .Q(j_i_reg_206_reg__0[4]),
        .R(j_i_reg_206));
  FDRE \j_i_reg_206_reg[5] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(j_fu_241_p2[5]),
        .Q(j_i_reg_206_reg__0[5]),
        .R(j_i_reg_206));
  FDRE \j_i_reg_206_reg[6] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(j_fu_241_p2[6]),
        .Q(j_i_reg_206_reg__0[6]),
        .R(j_i_reg_206));
  FDRE \j_i_reg_206_reg[7] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(j_fu_241_p2[7]),
        .Q(j_i_reg_206_reg__0[7]),
        .R(j_i_reg_206));
  FDRE \j_i_reg_206_reg[8] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(j_fu_241_p2[8]),
        .Q(j_i_reg_206_reg__0[8]),
        .R(j_i_reg_206));
  FDRE \j_i_reg_206_reg[9] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(j_fu_241_p2[9]),
        .Q(j_i_reg_206_reg__0[9]),
        .R(j_i_reg_206));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__14 
       (.I0(\mOutPtr[0]_i_2_n_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'hC0C0C0C06AC0C0C0)) 
    \mOutPtr[0]_i_2 
       (.I0(img_1_data_stream_0_full_n),
        .I1(img_1_data_stream_0_empty_n),
        .I2(CvtColor_U0_p_dst_data_stream_2_V_write),
        .I3(ap_enable_reg_pp0_iter4_reg_n_0),
        .I4(ap_reg_pp0_iter3_tmp_1_i_reg_362),
        .I5(ap_block_pp0_stage0_subdone),
        .O(\mOutPtr[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \mOutPtr[1]_i_2 
       (.I0(tmp_1_i_reg_362),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(CvtColor_1_U0_p_src_data_stream_0_V_read));
  LUT6 #(
    .INIT(64'h8AAAAAAA00000000)) 
    \mOutPtr[1]_i_2__1 
       (.I0(CvtColor_U0_p_dst_data_stream_2_V_write),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_reg_pp0_iter3_tmp_1_i_reg_362),
        .I3(ap_enable_reg_pp0_iter4_reg_n_0),
        .I4(img_1_data_stream_0_full_n),
        .I5(img_1_data_stream_0_empty_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h0040404000000000)) 
    \mOutPtr[1]_i_3__1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_reg_pp0_iter3_tmp_1_i_reg_362),
        .I2(ap_enable_reg_pp0_iter4_reg_n_0),
        .I3(CvtColor_U0_p_dst_data_stream_2_V_write),
        .I4(img_1_data_stream_0_empty_n),
        .I5(img_1_data_stream_0_full_n),
        .O(mOutPtr0));
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[2]_i_4 
       (.I0(ap_CS_fsm_state2),
        .I1(tmp_i_fu_221_p2),
        .O(CvtColor_1_U0_ap_ready));
  FDRE \p_Val2_3_reg_396_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_3960),
        .D(image_filter_mac_dEe_U27_n_7),
        .Q(p_Val2_3_reg_396[0]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_396_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_3960),
        .D(image_filter_mac_dEe_U27_n_6),
        .Q(p_Val2_3_reg_396[1]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_396_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_3960),
        .D(image_filter_mac_dEe_U27_n_5),
        .Q(p_Val2_3_reg_396[2]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_396_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_3960),
        .D(image_filter_mac_dEe_U27_n_4),
        .Q(p_Val2_3_reg_396[3]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_396_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_3960),
        .D(image_filter_mac_dEe_U27_n_3),
        .Q(p_Val2_3_reg_396[4]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_396_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_3960),
        .D(image_filter_mac_dEe_U27_n_2),
        .Q(p_Val2_3_reg_396[5]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_396_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_3960),
        .D(image_filter_mac_dEe_U27_n_1),
        .Q(p_Val2_3_reg_396[6]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_396_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_3960),
        .D(image_filter_mac_dEe_U27_n_0),
        .Q(p_Val2_3_reg_396[7]),
        .R(1'b0));
  FDRE \r_V_1_reg_391_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(image_filter_mac_dEe_U27_n_12),
        .Q(tmp_6_fu_278_p3),
        .R(1'b0));
  FDRE \rows_reg_348_reg[0] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [0]),
        .Q(rows_reg_348[0]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[10] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [10]),
        .Q(rows_reg_348[10]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[11] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [11]),
        .Q(rows_reg_348[11]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[12] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [12]),
        .Q(rows_reg_348[12]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[13] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [13]),
        .Q(rows_reg_348[13]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[14] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [14]),
        .Q(rows_reg_348[14]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[15] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [15]),
        .Q(rows_reg_348[15]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[16] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [16]),
        .Q(rows_reg_348[16]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[17] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [17]),
        .Q(rows_reg_348[17]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[18] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [18]),
        .Q(rows_reg_348[18]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[19] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [19]),
        .Q(rows_reg_348[19]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[1] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [1]),
        .Q(rows_reg_348[1]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[20] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [20]),
        .Q(rows_reg_348[20]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[21] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [21]),
        .Q(rows_reg_348[21]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[22] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [22]),
        .Q(rows_reg_348[22]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[23] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [23]),
        .Q(rows_reg_348[23]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[24] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [24]),
        .Q(rows_reg_348[24]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[25] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [25]),
        .Q(rows_reg_348[25]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[26] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [26]),
        .Q(rows_reg_348[26]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[27] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [27]),
        .Q(rows_reg_348[27]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[28] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [28]),
        .Q(rows_reg_348[28]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[29] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [29]),
        .Q(rows_reg_348[29]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[2] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [2]),
        .Q(rows_reg_348[2]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[30] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [30]),
        .Q(rows_reg_348[30]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[31] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [31]),
        .Q(rows_reg_348[31]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[3] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [3]),
        .Q(rows_reg_348[3]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[4] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [4]),
        .Q(rows_reg_348[4]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[5] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [5]),
        .Q(rows_reg_348[5]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[6] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [6]),
        .Q(rows_reg_348[6]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[7] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [7]),
        .Q(rows_reg_348[7]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[8] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [8]),
        .Q(rows_reg_348[8]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[9] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_rows_V_read),
        .D(\SRL_SIG_reg[1][31] [9]),
        .Q(rows_reg_348[9]),
        .R(1'b0));
  FDRE \tmp_11_reg_381_reg[0] 
       (.C(ap_clk),
        .CE(tmp_10_reg_3760),
        .D(\SRL_SIG_reg[1][7]_0 [0]),
        .Q(tmp_11_reg_381[0]),
        .R(1'b0));
  FDRE \tmp_11_reg_381_reg[1] 
       (.C(ap_clk),
        .CE(tmp_10_reg_3760),
        .D(\SRL_SIG_reg[1][7]_0 [1]),
        .Q(tmp_11_reg_381[1]),
        .R(1'b0));
  FDRE \tmp_11_reg_381_reg[2] 
       (.C(ap_clk),
        .CE(tmp_10_reg_3760),
        .D(\SRL_SIG_reg[1][7]_0 [2]),
        .Q(tmp_11_reg_381[2]),
        .R(1'b0));
  FDRE \tmp_11_reg_381_reg[3] 
       (.C(ap_clk),
        .CE(tmp_10_reg_3760),
        .D(\SRL_SIG_reg[1][7]_0 [3]),
        .Q(tmp_11_reg_381[3]),
        .R(1'b0));
  FDRE \tmp_11_reg_381_reg[4] 
       (.C(ap_clk),
        .CE(tmp_10_reg_3760),
        .D(\SRL_SIG_reg[1][7]_0 [4]),
        .Q(tmp_11_reg_381[4]),
        .R(1'b0));
  FDRE \tmp_11_reg_381_reg[5] 
       (.C(ap_clk),
        .CE(tmp_10_reg_3760),
        .D(\SRL_SIG_reg[1][7]_0 [5]),
        .Q(tmp_11_reg_381[5]),
        .R(1'b0));
  FDRE \tmp_11_reg_381_reg[6] 
       (.C(ap_clk),
        .CE(tmp_10_reg_3760),
        .D(\SRL_SIG_reg[1][7]_0 [6]),
        .Q(tmp_11_reg_381[6]),
        .R(1'b0));
  FDRE \tmp_11_reg_381_reg[7] 
       (.C(ap_clk),
        .CE(tmp_10_reg_3760),
        .D(\SRL_SIG_reg[1][7]_0 [7]),
        .Q(tmp_11_reg_381[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_1_i_reg_362[0]_i_1 
       (.I0(tmp_1_i_fu_236_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(tmp_1_i_reg_362),
        .O(\tmp_1_i_reg_362[0]_i_1_n_0 ));
  FDRE \tmp_1_i_reg_362_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_1_i_reg_362[0]_i_1_n_0 ),
        .Q(tmp_1_i_reg_362),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_reg_401[0]_i_1 
       (.I0(ap_reg_pp0_iter2_tmp_1_i_reg_362),
        .I1(ap_block_pp0_stage0_subdone),
        .O(p_Val2_3_reg_3960));
  FDRE \tmp_reg_401_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_3960),
        .D(p_0_in),
        .Q(tmp_reg_401),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mat2Array
   (Q,
    \data_p2_reg[63] ,
    CO,
    Mat2Array_U0_ap_done,
    WEBWE,
    Mat2Array_U0_img_data_stream_2_V_read,
    D,
    push,
    \q_tmp_reg[23] ,
    E,
    Mat2Array_U0_img_rows_V_read,
    ap_clk,
    SR,
    if_dout,
    ap_rst_n_inv,
    hostmem_AWREADY,
    ap_rst_n,
    hostmem_BVALID,
    ap_NS_fsm1,
    hostmem_WREADY,
    img_2_data_stream_0_empty_n,
    img_2_data_stream_1_empty_n,
    img_2_data_stream_2_empty_n,
    \int_cols_reg[31] ,
    \int_rows_reg[31] ,
    \int_out_V_reg[31] ,
    \SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][7]_1 );
  output [3:0]Q;
  output [0:0]\data_p2_reg[63] ;
  output [0:0]CO;
  output Mat2Array_U0_ap_done;
  output [0:0]WEBWE;
  output Mat2Array_U0_img_data_stream_2_V_read;
  output [61:0]D;
  output push;
  output [23:0]\q_tmp_reg[23] ;
  input [0:0]E;
  input Mat2Array_U0_img_rows_V_read;
  input ap_clk;
  input [0:0]SR;
  input [10:0]if_dout;
  input ap_rst_n_inv;
  input hostmem_AWREADY;
  input ap_rst_n;
  input hostmem_BVALID;
  input ap_NS_fsm1;
  input hostmem_WREADY;
  input img_2_data_stream_0_empty_n;
  input img_2_data_stream_1_empty_n;
  input img_2_data_stream_2_empty_n;
  input [31:0]\int_cols_reg[31] ;
  input [31:0]\int_rows_reg[31] ;
  input [29:0]\int_out_V_reg[31] ;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [7:0]\SRL_SIG_reg[1][7]_0 ;
  input [7:0]\SRL_SIG_reg[1][7]_1 ;

  wire [0:0]CO;
  wire [61:0]D;
  wire [0:0]E;
  wire Mat2Array_U0_ap_done;
  wire Mat2Array_U0_img_data_stream_2_V_read;
  wire Mat2Array_U0_img_rows_V_read;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_1 ;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm[4]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[6]_srl2___Mat2Array_U0_ap_CS_fsm_reg_r_0_n_0 ;
  wire \ap_CS_fsm_reg[7]_Mat2Array_U0_ap_CS_fsm_reg_r_1_n_0 ;
  wire ap_CS_fsm_reg_gate_n_0;
  wire \ap_CS_fsm_reg_n_0_[8] ;
  wire ap_CS_fsm_reg_r_0_n_0;
  wire ap_CS_fsm_reg_r_1_n_0;
  wire ap_CS_fsm_reg_r_n_0;
  wire ap_CS_fsm_state3;
  wire [9:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_01001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state5;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_reg_ioackin_m_axi_out_V_WREADY_i_1_n_0;
  wire ap_reg_ioackin_m_axi_out_V_WREADY_reg_n_0;
  wire ap_reg_pp0_iter1_exitcond_i_i_i_reg_356;
  wire \ap_reg_pp0_iter1_exitcond_i_i_i_reg_356[0]_i_1_n_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]\data_p2_reg[63] ;
  wire \exitcond_i_i_i_reg_356[0]_i_1_n_0 ;
  wire \exitcond_i_i_i_reg_356_reg_n_0_[0] ;
  wire hostmem_AWREADY;
  wire hostmem_BVALID;
  wire hostmem_WREADY;
  wire [10:0]if_dout;
  wire img_2_data_stream_0_empty_n;
  wire img_2_data_stream_1_empty_n;
  wire img_2_data_stream_2_empty_n;
  wire [31:0]\int_cols_reg[31] ;
  wire \int_isr[0]_i_10_n_0 ;
  wire \int_isr[0]_i_11_n_0 ;
  wire \int_isr[0]_i_12_n_0 ;
  wire \int_isr[0]_i_13_n_0 ;
  wire \int_isr[0]_i_14_n_0 ;
  wire \int_isr[0]_i_15_n_0 ;
  wire \int_isr[0]_i_16_n_0 ;
  wire \int_isr[0]_i_5_n_0 ;
  wire \int_isr[0]_i_6_n_0 ;
  wire \int_isr[0]_i_7_n_0 ;
  wire \int_isr[0]_i_9_n_0 ;
  wire \int_isr_reg[0]_i_3_n_2 ;
  wire \int_isr_reg[0]_i_3_n_3 ;
  wire \int_isr_reg[0]_i_4_n_0 ;
  wire \int_isr_reg[0]_i_4_n_1 ;
  wire \int_isr_reg[0]_i_4_n_2 ;
  wire \int_isr_reg[0]_i_4_n_3 ;
  wire \int_isr_reg[0]_i_8_n_0 ;
  wire \int_isr_reg[0]_i_8_n_1 ;
  wire \int_isr_reg[0]_i_8_n_2 ;
  wire \int_isr_reg[0]_i_8_n_3 ;
  wire [29:0]\int_out_V_reg[31] ;
  wire [31:0]\int_rows_reg[31] ;
  wire \out_V_addr_reg_350[11]_i_2_n_0 ;
  wire \out_V_addr_reg_350[11]_i_3_n_0 ;
  wire \out_V_addr_reg_350[11]_i_4_n_0 ;
  wire \out_V_addr_reg_350[11]_i_5_n_0 ;
  wire \out_V_addr_reg_350[15]_i_2_n_0 ;
  wire \out_V_addr_reg_350[15]_i_3_n_0 ;
  wire \out_V_addr_reg_350[15]_i_4_n_0 ;
  wire \out_V_addr_reg_350[15]_i_5_n_0 ;
  wire \out_V_addr_reg_350[19]_i_2_n_0 ;
  wire \out_V_addr_reg_350[19]_i_3_n_0 ;
  wire \out_V_addr_reg_350[19]_i_4_n_0 ;
  wire \out_V_addr_reg_350[19]_i_5_n_0 ;
  wire \out_V_addr_reg_350[23]_i_2_n_0 ;
  wire \out_V_addr_reg_350[23]_i_3_n_0 ;
  wire \out_V_addr_reg_350[23]_i_4_n_0 ;
  wire \out_V_addr_reg_350[23]_i_5_n_0 ;
  wire \out_V_addr_reg_350[27]_i_2_n_0 ;
  wire \out_V_addr_reg_350[27]_i_3_n_0 ;
  wire \out_V_addr_reg_350[27]_i_4_n_0 ;
  wire \out_V_addr_reg_350[27]_i_5_n_0 ;
  wire \out_V_addr_reg_350[29]_i_2_n_0 ;
  wire \out_V_addr_reg_350[29]_i_3_n_0 ;
  wire \out_V_addr_reg_350[3]_i_2_n_0 ;
  wire \out_V_addr_reg_350[3]_i_3_n_0 ;
  wire \out_V_addr_reg_350[3]_i_4_n_0 ;
  wire \out_V_addr_reg_350[3]_i_5_n_0 ;
  wire \out_V_addr_reg_350[7]_i_2_n_0 ;
  wire \out_V_addr_reg_350[7]_i_3_n_0 ;
  wire \out_V_addr_reg_350[7]_i_4_n_0 ;
  wire \out_V_addr_reg_350[7]_i_5_n_0 ;
  wire \out_V_addr_reg_350_reg[11]_i_1_n_0 ;
  wire \out_V_addr_reg_350_reg[11]_i_1_n_1 ;
  wire \out_V_addr_reg_350_reg[11]_i_1_n_2 ;
  wire \out_V_addr_reg_350_reg[11]_i_1_n_3 ;
  wire \out_V_addr_reg_350_reg[15]_i_1_n_0 ;
  wire \out_V_addr_reg_350_reg[15]_i_1_n_1 ;
  wire \out_V_addr_reg_350_reg[15]_i_1_n_2 ;
  wire \out_V_addr_reg_350_reg[15]_i_1_n_3 ;
  wire \out_V_addr_reg_350_reg[19]_i_1_n_0 ;
  wire \out_V_addr_reg_350_reg[19]_i_1_n_1 ;
  wire \out_V_addr_reg_350_reg[19]_i_1_n_2 ;
  wire \out_V_addr_reg_350_reg[19]_i_1_n_3 ;
  wire \out_V_addr_reg_350_reg[23]_i_1_n_0 ;
  wire \out_V_addr_reg_350_reg[23]_i_1_n_1 ;
  wire \out_V_addr_reg_350_reg[23]_i_1_n_2 ;
  wire \out_V_addr_reg_350_reg[23]_i_1_n_3 ;
  wire \out_V_addr_reg_350_reg[27]_i_1_n_0 ;
  wire \out_V_addr_reg_350_reg[27]_i_1_n_1 ;
  wire \out_V_addr_reg_350_reg[27]_i_1_n_2 ;
  wire \out_V_addr_reg_350_reg[27]_i_1_n_3 ;
  wire \out_V_addr_reg_350_reg[29]_i_1_n_3 ;
  wire \out_V_addr_reg_350_reg[3]_i_1_n_0 ;
  wire \out_V_addr_reg_350_reg[3]_i_1_n_1 ;
  wire \out_V_addr_reg_350_reg[3]_i_1_n_2 ;
  wire \out_V_addr_reg_350_reg[3]_i_1_n_3 ;
  wire \out_V_addr_reg_350_reg[7]_i_1_n_0 ;
  wire \out_V_addr_reg_350_reg[7]_i_1_n_1 ;
  wire \out_V_addr_reg_350_reg[7]_i_1_n_2 ;
  wire \out_V_addr_reg_350_reg[7]_i_1_n_3 ;
  wire push;
  wire [23:0]\q_tmp_reg[23] ;
  wire r_V_fu_272_p2_n_10;
  wire r_V_fu_272_p2_n_100;
  wire r_V_fu_272_p2_n_101;
  wire r_V_fu_272_p2_n_102;
  wire r_V_fu_272_p2_n_103;
  wire r_V_fu_272_p2_n_104;
  wire r_V_fu_272_p2_n_105;
  wire r_V_fu_272_p2_n_106;
  wire r_V_fu_272_p2_n_107;
  wire r_V_fu_272_p2_n_108;
  wire r_V_fu_272_p2_n_109;
  wire r_V_fu_272_p2_n_11;
  wire r_V_fu_272_p2_n_110;
  wire r_V_fu_272_p2_n_111;
  wire r_V_fu_272_p2_n_112;
  wire r_V_fu_272_p2_n_113;
  wire r_V_fu_272_p2_n_114;
  wire r_V_fu_272_p2_n_115;
  wire r_V_fu_272_p2_n_116;
  wire r_V_fu_272_p2_n_117;
  wire r_V_fu_272_p2_n_118;
  wire r_V_fu_272_p2_n_119;
  wire r_V_fu_272_p2_n_12;
  wire r_V_fu_272_p2_n_120;
  wire r_V_fu_272_p2_n_121;
  wire r_V_fu_272_p2_n_122;
  wire r_V_fu_272_p2_n_123;
  wire r_V_fu_272_p2_n_124;
  wire r_V_fu_272_p2_n_125;
  wire r_V_fu_272_p2_n_126;
  wire r_V_fu_272_p2_n_127;
  wire r_V_fu_272_p2_n_128;
  wire r_V_fu_272_p2_n_129;
  wire r_V_fu_272_p2_n_13;
  wire r_V_fu_272_p2_n_130;
  wire r_V_fu_272_p2_n_131;
  wire r_V_fu_272_p2_n_132;
  wire r_V_fu_272_p2_n_133;
  wire r_V_fu_272_p2_n_134;
  wire r_V_fu_272_p2_n_135;
  wire r_V_fu_272_p2_n_136;
  wire r_V_fu_272_p2_n_137;
  wire r_V_fu_272_p2_n_138;
  wire r_V_fu_272_p2_n_139;
  wire r_V_fu_272_p2_n_14;
  wire r_V_fu_272_p2_n_140;
  wire r_V_fu_272_p2_n_141;
  wire r_V_fu_272_p2_n_142;
  wire r_V_fu_272_p2_n_143;
  wire r_V_fu_272_p2_n_144;
  wire r_V_fu_272_p2_n_145;
  wire r_V_fu_272_p2_n_146;
  wire r_V_fu_272_p2_n_147;
  wire r_V_fu_272_p2_n_148;
  wire r_V_fu_272_p2_n_149;
  wire r_V_fu_272_p2_n_15;
  wire r_V_fu_272_p2_n_150;
  wire r_V_fu_272_p2_n_151;
  wire r_V_fu_272_p2_n_152;
  wire r_V_fu_272_p2_n_153;
  wire r_V_fu_272_p2_n_16;
  wire r_V_fu_272_p2_n_17;
  wire r_V_fu_272_p2_n_18;
  wire r_V_fu_272_p2_n_19;
  wire r_V_fu_272_p2_n_20;
  wire r_V_fu_272_p2_n_21;
  wire r_V_fu_272_p2_n_22;
  wire r_V_fu_272_p2_n_23;
  wire r_V_fu_272_p2_n_58;
  wire r_V_fu_272_p2_n_59;
  wire r_V_fu_272_p2_n_6;
  wire r_V_fu_272_p2_n_60;
  wire r_V_fu_272_p2_n_61;
  wire r_V_fu_272_p2_n_62;
  wire r_V_fu_272_p2_n_63;
  wire r_V_fu_272_p2_n_64;
  wire r_V_fu_272_p2_n_65;
  wire r_V_fu_272_p2_n_66;
  wire r_V_fu_272_p2_n_67;
  wire r_V_fu_272_p2_n_68;
  wire r_V_fu_272_p2_n_69;
  wire r_V_fu_272_p2_n_7;
  wire r_V_fu_272_p2_n_70;
  wire r_V_fu_272_p2_n_71;
  wire r_V_fu_272_p2_n_72;
  wire r_V_fu_272_p2_n_73;
  wire r_V_fu_272_p2_n_74;
  wire r_V_fu_272_p2_n_75;
  wire r_V_fu_272_p2_n_76;
  wire r_V_fu_272_p2_n_77;
  wire r_V_fu_272_p2_n_78;
  wire r_V_fu_272_p2_n_79;
  wire r_V_fu_272_p2_n_8;
  wire r_V_fu_272_p2_n_80;
  wire r_V_fu_272_p2_n_81;
  wire r_V_fu_272_p2_n_82;
  wire r_V_fu_272_p2_n_83;
  wire r_V_fu_272_p2_n_84;
  wire r_V_fu_272_p2_n_85;
  wire r_V_fu_272_p2_n_86;
  wire r_V_fu_272_p2_n_87;
  wire r_V_fu_272_p2_n_88;
  wire r_V_fu_272_p2_n_89;
  wire r_V_fu_272_p2_n_9;
  wire r_V_fu_272_p2_n_90;
  wire r_V_fu_272_p2_n_91;
  wire r_V_fu_272_p2_n_92;
  wire r_V_fu_272_p2_n_93;
  wire r_V_fu_272_p2_n_94;
  wire r_V_fu_272_p2_n_95;
  wire r_V_fu_272_p2_n_96;
  wire r_V_fu_272_p2_n_97;
  wire r_V_fu_272_p2_n_98;
  wire r_V_fu_272_p2_n_99;
  wire r_V_reg_3450;
  wire r_V_reg_345_reg__0_n_58;
  wire r_V_reg_345_reg__0_n_59;
  wire r_V_reg_345_reg__0_n_60;
  wire r_V_reg_345_reg__0_n_61;
  wire r_V_reg_345_reg__0_n_62;
  wire r_V_reg_345_reg__0_n_63;
  wire r_V_reg_345_reg__0_n_64;
  wire r_V_reg_345_reg__0_n_65;
  wire r_V_reg_345_reg__0_n_66;
  wire r_V_reg_345_reg__0_n_67;
  wire r_V_reg_345_reg__0_n_68;
  wire r_V_reg_345_reg__0_n_69;
  wire r_V_reg_345_reg__0_n_70;
  wire r_V_reg_345_reg__0_n_71;
  wire r_V_reg_345_reg__0_n_72;
  wire r_V_reg_345_reg__0_n_73;
  wire r_V_reg_345_reg__0_n_74;
  wire r_V_reg_345_reg__0_n_75;
  wire r_V_reg_345_reg__0_n_76;
  wire r_V_reg_345_reg__0_n_77;
  wire r_V_reg_345_reg__0_n_78;
  wire r_V_reg_345_reg__0_n_79;
  wire r_V_reg_345_reg__0_n_80;
  wire r_V_reg_345_reg__0_n_81;
  wire r_V_reg_345_reg__0_n_82;
  wire r_V_reg_345_reg__0_n_83;
  wire r_V_reg_345_reg__0_n_84;
  wire r_V_reg_345_reg__0_n_85;
  wire r_V_reg_345_reg__0_n_86;
  wire r_V_reg_345_reg__0_n_87;
  wire r_V_reg_345_reg__0_n_88;
  wire r_V_reg_345_reg__0_n_89;
  wire r_V_reg_345_reg__0_n_90;
  wire r_V_reg_345_reg__0_n_91;
  wire r_V_reg_345_reg__0_n_92;
  wire [29:0]r_V_reg_345_reg__1;
  wire [31:0]row_V_fu_262_p2;
  wire [31:0]row_V_reg_340;
  wire \row_V_reg_340_reg[13]_i_1_n_0 ;
  wire \row_V_reg_340_reg[13]_i_1_n_1 ;
  wire \row_V_reg_340_reg[13]_i_1_n_2 ;
  wire \row_V_reg_340_reg[13]_i_1_n_3 ;
  wire \row_V_reg_340_reg[17]_i_1_n_0 ;
  wire \row_V_reg_340_reg[17]_i_1_n_1 ;
  wire \row_V_reg_340_reg[17]_i_1_n_2 ;
  wire \row_V_reg_340_reg[17]_i_1_n_3 ;
  wire \row_V_reg_340_reg[1]_i_1_n_0 ;
  wire \row_V_reg_340_reg[1]_i_1_n_1 ;
  wire \row_V_reg_340_reg[1]_i_1_n_2 ;
  wire \row_V_reg_340_reg[1]_i_1_n_3 ;
  wire \row_V_reg_340_reg[21]_i_1_n_0 ;
  wire \row_V_reg_340_reg[21]_i_1_n_1 ;
  wire \row_V_reg_340_reg[21]_i_1_n_2 ;
  wire \row_V_reg_340_reg[21]_i_1_n_3 ;
  wire \row_V_reg_340_reg[25]_i_1_n_0 ;
  wire \row_V_reg_340_reg[25]_i_1_n_1 ;
  wire \row_V_reg_340_reg[25]_i_1_n_2 ;
  wire \row_V_reg_340_reg[25]_i_1_n_3 ;
  wire \row_V_reg_340_reg[29]_i_1_n_2 ;
  wire \row_V_reg_340_reg[29]_i_1_n_3 ;
  wire \row_V_reg_340_reg[5]_i_1_n_0 ;
  wire \row_V_reg_340_reg[5]_i_1_n_1 ;
  wire \row_V_reg_340_reg[5]_i_1_n_2 ;
  wire \row_V_reg_340_reg[5]_i_1_n_3 ;
  wire \row_V_reg_340_reg[9]_i_1_n_0 ;
  wire \row_V_reg_340_reg[9]_i_1_n_1 ;
  wire \row_V_reg_340_reg[9]_i_1_n_2 ;
  wire \row_V_reg_340_reg[9]_i_1_n_3 ;
  wire [31:0]rows_V_reg_316;
  wire [29:0]sext_cast_i_reg_332_reg__0;
  wire [29:0]sum_i_fu_280_p2;
  wire t_V_1_reg_228;
  wire t_V_1_reg_2280;
  wire \t_V_1_reg_228[0]_i_11_n_0 ;
  wire \t_V_1_reg_228[0]_i_12_n_0 ;
  wire \t_V_1_reg_228[0]_i_13_n_0 ;
  wire \t_V_1_reg_228[0]_i_14_n_0 ;
  wire \t_V_1_reg_228[0]_i_15_n_0 ;
  wire \t_V_1_reg_228[0]_i_16_n_0 ;
  wire \t_V_1_reg_228[0]_i_17_n_0 ;
  wire \t_V_1_reg_228[0]_i_18_n_0 ;
  wire \t_V_1_reg_228[0]_i_5_n_0 ;
  wire \t_V_1_reg_228[0]_i_7_n_0 ;
  wire \t_V_1_reg_228[0]_i_8_n_0 ;
  wire \t_V_1_reg_228[0]_i_9_n_0 ;
  wire [31:0]t_V_1_reg_228_reg;
  wire \t_V_1_reg_228_reg[0]_i_10_n_0 ;
  wire \t_V_1_reg_228_reg[0]_i_10_n_1 ;
  wire \t_V_1_reg_228_reg[0]_i_10_n_2 ;
  wire \t_V_1_reg_228_reg[0]_i_10_n_3 ;
  wire \t_V_1_reg_228_reg[0]_i_3_n_0 ;
  wire \t_V_1_reg_228_reg[0]_i_3_n_1 ;
  wire \t_V_1_reg_228_reg[0]_i_3_n_2 ;
  wire \t_V_1_reg_228_reg[0]_i_3_n_3 ;
  wire \t_V_1_reg_228_reg[0]_i_3_n_4 ;
  wire \t_V_1_reg_228_reg[0]_i_3_n_5 ;
  wire \t_V_1_reg_228_reg[0]_i_3_n_6 ;
  wire \t_V_1_reg_228_reg[0]_i_3_n_7 ;
  wire \t_V_1_reg_228_reg[0]_i_4_n_2 ;
  wire \t_V_1_reg_228_reg[0]_i_4_n_3 ;
  wire \t_V_1_reg_228_reg[0]_i_6_n_0 ;
  wire \t_V_1_reg_228_reg[0]_i_6_n_1 ;
  wire \t_V_1_reg_228_reg[0]_i_6_n_2 ;
  wire \t_V_1_reg_228_reg[0]_i_6_n_3 ;
  wire \t_V_1_reg_228_reg[12]_i_1_n_0 ;
  wire \t_V_1_reg_228_reg[12]_i_1_n_1 ;
  wire \t_V_1_reg_228_reg[12]_i_1_n_2 ;
  wire \t_V_1_reg_228_reg[12]_i_1_n_3 ;
  wire \t_V_1_reg_228_reg[12]_i_1_n_4 ;
  wire \t_V_1_reg_228_reg[12]_i_1_n_5 ;
  wire \t_V_1_reg_228_reg[12]_i_1_n_6 ;
  wire \t_V_1_reg_228_reg[12]_i_1_n_7 ;
  wire \t_V_1_reg_228_reg[16]_i_1_n_0 ;
  wire \t_V_1_reg_228_reg[16]_i_1_n_1 ;
  wire \t_V_1_reg_228_reg[16]_i_1_n_2 ;
  wire \t_V_1_reg_228_reg[16]_i_1_n_3 ;
  wire \t_V_1_reg_228_reg[16]_i_1_n_4 ;
  wire \t_V_1_reg_228_reg[16]_i_1_n_5 ;
  wire \t_V_1_reg_228_reg[16]_i_1_n_6 ;
  wire \t_V_1_reg_228_reg[16]_i_1_n_7 ;
  wire \t_V_1_reg_228_reg[20]_i_1_n_0 ;
  wire \t_V_1_reg_228_reg[20]_i_1_n_1 ;
  wire \t_V_1_reg_228_reg[20]_i_1_n_2 ;
  wire \t_V_1_reg_228_reg[20]_i_1_n_3 ;
  wire \t_V_1_reg_228_reg[20]_i_1_n_4 ;
  wire \t_V_1_reg_228_reg[20]_i_1_n_5 ;
  wire \t_V_1_reg_228_reg[20]_i_1_n_6 ;
  wire \t_V_1_reg_228_reg[20]_i_1_n_7 ;
  wire \t_V_1_reg_228_reg[24]_i_1_n_0 ;
  wire \t_V_1_reg_228_reg[24]_i_1_n_1 ;
  wire \t_V_1_reg_228_reg[24]_i_1_n_2 ;
  wire \t_V_1_reg_228_reg[24]_i_1_n_3 ;
  wire \t_V_1_reg_228_reg[24]_i_1_n_4 ;
  wire \t_V_1_reg_228_reg[24]_i_1_n_5 ;
  wire \t_V_1_reg_228_reg[24]_i_1_n_6 ;
  wire \t_V_1_reg_228_reg[24]_i_1_n_7 ;
  wire \t_V_1_reg_228_reg[28]_i_1_n_1 ;
  wire \t_V_1_reg_228_reg[28]_i_1_n_2 ;
  wire \t_V_1_reg_228_reg[28]_i_1_n_3 ;
  wire \t_V_1_reg_228_reg[28]_i_1_n_4 ;
  wire \t_V_1_reg_228_reg[28]_i_1_n_5 ;
  wire \t_V_1_reg_228_reg[28]_i_1_n_6 ;
  wire \t_V_1_reg_228_reg[28]_i_1_n_7 ;
  wire \t_V_1_reg_228_reg[4]_i_1_n_0 ;
  wire \t_V_1_reg_228_reg[4]_i_1_n_1 ;
  wire \t_V_1_reg_228_reg[4]_i_1_n_2 ;
  wire \t_V_1_reg_228_reg[4]_i_1_n_3 ;
  wire \t_V_1_reg_228_reg[4]_i_1_n_4 ;
  wire \t_V_1_reg_228_reg[4]_i_1_n_5 ;
  wire \t_V_1_reg_228_reg[4]_i_1_n_6 ;
  wire \t_V_1_reg_228_reg[4]_i_1_n_7 ;
  wire \t_V_1_reg_228_reg[8]_i_1_n_0 ;
  wire \t_V_1_reg_228_reg[8]_i_1_n_1 ;
  wire \t_V_1_reg_228_reg[8]_i_1_n_2 ;
  wire \t_V_1_reg_228_reg[8]_i_1_n_3 ;
  wire \t_V_1_reg_228_reg[8]_i_1_n_4 ;
  wire \t_V_1_reg_228_reg[8]_i_1_n_5 ;
  wire \t_V_1_reg_228_reg[8]_i_1_n_6 ;
  wire \t_V_1_reg_228_reg[8]_i_1_n_7 ;
  wire \t_V_reg_217_reg_n_0_[0] ;
  wire \t_V_reg_217_reg_n_0_[10] ;
  wire \t_V_reg_217_reg_n_0_[11] ;
  wire \t_V_reg_217_reg_n_0_[12] ;
  wire \t_V_reg_217_reg_n_0_[13] ;
  wire \t_V_reg_217_reg_n_0_[14] ;
  wire \t_V_reg_217_reg_n_0_[15] ;
  wire \t_V_reg_217_reg_n_0_[16] ;
  wire \t_V_reg_217_reg_n_0_[17] ;
  wire \t_V_reg_217_reg_n_0_[18] ;
  wire \t_V_reg_217_reg_n_0_[19] ;
  wire \t_V_reg_217_reg_n_0_[1] ;
  wire \t_V_reg_217_reg_n_0_[20] ;
  wire \t_V_reg_217_reg_n_0_[21] ;
  wire \t_V_reg_217_reg_n_0_[22] ;
  wire \t_V_reg_217_reg_n_0_[23] ;
  wire \t_V_reg_217_reg_n_0_[24] ;
  wire \t_V_reg_217_reg_n_0_[25] ;
  wire \t_V_reg_217_reg_n_0_[26] ;
  wire \t_V_reg_217_reg_n_0_[27] ;
  wire \t_V_reg_217_reg_n_0_[28] ;
  wire \t_V_reg_217_reg_n_0_[29] ;
  wire \t_V_reg_217_reg_n_0_[2] ;
  wire \t_V_reg_217_reg_n_0_[30] ;
  wire \t_V_reg_217_reg_n_0_[31] ;
  wire \t_V_reg_217_reg_n_0_[3] ;
  wire \t_V_reg_217_reg_n_0_[4] ;
  wire \t_V_reg_217_reg_n_0_[5] ;
  wire \t_V_reg_217_reg_n_0_[6] ;
  wire \t_V_reg_217_reg_n_0_[7] ;
  wire \t_V_reg_217_reg_n_0_[8] ;
  wire \t_V_reg_217_reg_n_0_[9] ;
  wire tmp_3_reg_3750;
  wire [3:3]\NLW_int_isr_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_int_isr_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_int_isr_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_int_isr_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:1]\NLW_out_V_addr_reg_350_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_out_V_addr_reg_350_reg[29]_i_1_O_UNCONNECTED ;
  wire NLW_r_V_fu_272_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_fu_272_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_fu_272_p2_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_fu_272_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_fu_272_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_fu_272_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_fu_272_p2_ACOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_fu_272_p2_CARRYOUT_UNCONNECTED;
  wire NLW_r_V_reg_345_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_reg_345_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_reg_345_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_reg_345_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_reg_345_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_reg_345_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_reg_345_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_reg_345_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_reg_345_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_r_V_reg_345_reg__0_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_row_V_reg_340_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_row_V_reg_340_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_1_reg_228_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_t_V_1_reg_228_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_t_V_1_reg_228_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_1_reg_228_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_t_V_1_reg_228_reg[28]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(Q[1]),
        .I1(CO),
        .I2(Mat2Array_U0_img_rows_V_read),
        .I3(Q[0]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(hostmem_BVALID),
        .I1(Q[3]),
        .I2(Mat2Array_U0_img_rows_V_read),
        .I3(Q[0]),
        .O(ap_NS_fsm[1]));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(CO),
        .I1(Q[1]),
        .O(ap_NS_fsm[2]));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(hostmem_AWREADY),
        .I1(Q[2]),
        .I2(ap_CS_fsm_state3),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(\ap_CS_fsm[4]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[2]),
        .I3(hostmem_AWREADY),
        .O(ap_NS_fsm[4]));
  LUT5 #(
    .INIT(32'h03020202)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_condition_pp0_exit_iter0_state5),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(hostmem_BVALID),
        .I1(Q[3]),
        .I2(\ap_CS_fsm_reg_n_0_[8] ),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\Mat2Array_U0/ap_CS_fsm_reg " *) 
  (* srl_name = "inst/\Mat2Array_U0/ap_CS_fsm_reg[6]_srl2___Mat2Array_U0_ap_CS_fsm_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ap_CS_fsm_reg[6]_srl2___Mat2Array_U0_ap_CS_fsm_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_NS_fsm[5]),
        .Q(\ap_CS_fsm_reg[6]_srl2___Mat2Array_U0_ap_CS_fsm_reg_r_0_n_0 ));
  LUT6 #(
    .INIT(64'h000F000800000000)) 
    \ap_CS_fsm_reg[6]_srl2___Mat2Array_U0_ap_CS_fsm_reg_r_0_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_condition_pp0_exit_iter0_state5),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[5]));
  FDRE \ap_CS_fsm_reg[7]_Mat2Array_U0_ap_CS_fsm_reg_r_1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[6]_srl2___Mat2Array_U0_ap_CS_fsm_reg_r_0_n_0 ),
        .Q(\ap_CS_fsm_reg[7]_Mat2Array_U0_ap_CS_fsm_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_gate_n_0),
        .Q(\ap_CS_fsm_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    ap_CS_fsm_reg_gate
       (.I0(\ap_CS_fsm_reg[7]_Mat2Array_U0_ap_CS_fsm_reg_r_1_n_0 ),
        .I1(ap_CS_fsm_reg_r_1_n_0),
        .O(ap_CS_fsm_reg_gate_n_0));
  FDRE ap_CS_fsm_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(ap_CS_fsm_reg_r_n_0),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_n_0),
        .Q(ap_CS_fsm_reg_r_0_n_0),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_1
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_0_n_0),
        .Q(ap_CS_fsm_reg_r_1_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hE0E0E0E000E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_NS_fsm1),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_condition_pp0_exit_iter0_state5),
        .I5(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_rst_n),
        .I3(ap_condition_pp0_exit_iter0_state5),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00C0C0C0A0A0A0A0)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(ap_rst_n),
        .I3(Q[2]),
        .I4(hostmem_AWREADY),
        .I5(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA080A0A0)) 
    ap_reg_ioackin_m_axi_out_V_WREADY_i_1
       (.I0(ap_rst_n),
        .I1(ap_block_pp0_stage0_01001),
        .I2(ap_reg_ioackin_m_axi_out_V_WREADY_reg_n_0),
        .I3(ap_reg_pp0_iter1_exitcond_i_i_i_reg_356),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .O(ap_reg_ioackin_m_axi_out_V_WREADY_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_m_axi_out_V_WREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_reg_ioackin_m_axi_out_V_WREADY_i_1_n_0),
        .Q(ap_reg_ioackin_m_axi_out_V_WREADY_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_reg_pp0_iter1_exitcond_i_i_i_reg_356[0]_i_1 
       (.I0(\exitcond_i_i_i_reg_356_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_reg_pp0_iter1_exitcond_i_i_i_reg_356),
        .O(\ap_reg_pp0_iter1_exitcond_i_i_i_reg_356[0]_i_1_n_0 ));
  FDRE \ap_reg_pp0_iter1_exitcond_i_i_i_reg_356_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_exitcond_i_i_i_reg_356[0]_i_1_n_0 ),
        .Q(ap_reg_pp0_iter1_exitcond_i_i_i_reg_356),
        .R(1'b0));
  FDRE \cols_V_reg_321_reg[0] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_cols_reg[31] [0]),
        .Q(D[30]),
        .R(1'b0));
  FDRE \cols_V_reg_321_reg[10] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_cols_reg[31] [10]),
        .Q(D[40]),
        .R(1'b0));
  FDRE \cols_V_reg_321_reg[11] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_cols_reg[31] [11]),
        .Q(D[41]),
        .R(1'b0));
  FDRE \cols_V_reg_321_reg[12] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_cols_reg[31] [12]),
        .Q(D[42]),
        .R(1'b0));
  FDRE \cols_V_reg_321_reg[13] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_cols_reg[31] [13]),
        .Q(D[43]),
        .R(1'b0));
  FDRE \cols_V_reg_321_reg[14] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_cols_reg[31] [14]),
        .Q(D[44]),
        .R(1'b0));
  FDRE \cols_V_reg_321_reg[15] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_cols_reg[31] [15]),
        .Q(D[45]),
        .R(1'b0));
  FDRE \cols_V_reg_321_reg[16] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_cols_reg[31] [16]),
        .Q(D[46]),
        .R(1'b0));
  FDRE \cols_V_reg_321_reg[17] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_cols_reg[31] [17]),
        .Q(D[47]),
        .R(1'b0));
  FDRE \cols_V_reg_321_reg[18] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_cols_reg[31] [18]),
        .Q(D[48]),
        .R(1'b0));
  FDRE \cols_V_reg_321_reg[19] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_cols_reg[31] [19]),
        .Q(D[49]),
        .R(1'b0));
  FDRE \cols_V_reg_321_reg[1] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_cols_reg[31] [1]),
        .Q(D[31]),
        .R(1'b0));
  FDRE \cols_V_reg_321_reg[20] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_cols_reg[31] [20]),
        .Q(D[50]),
        .R(1'b0));
  FDRE \cols_V_reg_321_reg[21] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_cols_reg[31] [21]),
        .Q(D[51]),
        .R(1'b0));
  FDRE \cols_V_reg_321_reg[22] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_cols_reg[31] [22]),
        .Q(D[52]),
        .R(1'b0));
  FDRE \cols_V_reg_321_reg[23] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_cols_reg[31] [23]),
        .Q(D[53]),
        .R(1'b0));
  FDRE \cols_V_reg_321_reg[24] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_cols_reg[31] [24]),
        .Q(D[54]),
        .R(1'b0));
  FDRE \cols_V_reg_321_reg[25] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_cols_reg[31] [25]),
        .Q(D[55]),
        .R(1'b0));
  FDRE \cols_V_reg_321_reg[26] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_cols_reg[31] [26]),
        .Q(D[56]),
        .R(1'b0));
  FDRE \cols_V_reg_321_reg[27] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_cols_reg[31] [27]),
        .Q(D[57]),
        .R(1'b0));
  FDRE \cols_V_reg_321_reg[28] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_cols_reg[31] [28]),
        .Q(D[58]),
        .R(1'b0));
  FDRE \cols_V_reg_321_reg[29] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_cols_reg[31] [29]),
        .Q(D[59]),
        .R(1'b0));
  FDRE \cols_V_reg_321_reg[2] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_cols_reg[31] [2]),
        .Q(D[32]),
        .R(1'b0));
  FDRE \cols_V_reg_321_reg[30] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_cols_reg[31] [30]),
        .Q(D[60]),
        .R(1'b0));
  FDRE \cols_V_reg_321_reg[31] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_cols_reg[31] [31]),
        .Q(D[61]),
        .R(1'b0));
  FDRE \cols_V_reg_321_reg[3] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_cols_reg[31] [3]),
        .Q(D[33]),
        .R(1'b0));
  FDRE \cols_V_reg_321_reg[4] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_cols_reg[31] [4]),
        .Q(D[34]),
        .R(1'b0));
  FDRE \cols_V_reg_321_reg[5] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_cols_reg[31] [5]),
        .Q(D[35]),
        .R(1'b0));
  FDRE \cols_V_reg_321_reg[6] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_cols_reg[31] [6]),
        .Q(D[36]),
        .R(1'b0));
  FDRE \cols_V_reg_321_reg[7] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_cols_reg[31] [7]),
        .Q(D[37]),
        .R(1'b0));
  FDRE \cols_V_reg_321_reg[8] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_cols_reg[31] [8]),
        .Q(D[38]),
        .R(1'b0));
  FDRE \cols_V_reg_321_reg[9] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_cols_reg[31] [9]),
        .Q(D[39]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[63]_i_1 
       (.I0(Q[2]),
        .I1(hostmem_AWREADY),
        .O(\data_p2_reg[63] ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_i_i_i_reg_356[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state5),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\exitcond_i_i_i_reg_356_reg_n_0_[0] ),
        .O(\exitcond_i_i_i_reg_356[0]_i_1_n_0 ));
  FDRE \exitcond_i_i_i_reg_356_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_i_i_reg_356[0]_i_1_n_0 ),
        .Q(\exitcond_i_i_i_reg_356_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_ap_done_i_2
       (.I0(Q[1]),
        .I1(CO),
        .O(Mat2Array_U0_ap_done));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_10 
       (.I0(\t_V_reg_217_reg_n_0_[19] ),
        .I1(rows_V_reg_316[19]),
        .I2(\t_V_reg_217_reg_n_0_[18] ),
        .I3(rows_V_reg_316[18]),
        .I4(rows_V_reg_316[20]),
        .I5(\t_V_reg_217_reg_n_0_[20] ),
        .O(\int_isr[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_11 
       (.I0(\t_V_reg_217_reg_n_0_[16] ),
        .I1(rows_V_reg_316[16]),
        .I2(\t_V_reg_217_reg_n_0_[15] ),
        .I3(rows_V_reg_316[15]),
        .I4(rows_V_reg_316[17]),
        .I5(\t_V_reg_217_reg_n_0_[17] ),
        .O(\int_isr[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_12 
       (.I0(\t_V_reg_217_reg_n_0_[13] ),
        .I1(rows_V_reg_316[13]),
        .I2(\t_V_reg_217_reg_n_0_[12] ),
        .I3(rows_V_reg_316[12]),
        .I4(rows_V_reg_316[14]),
        .I5(\t_V_reg_217_reg_n_0_[14] ),
        .O(\int_isr[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_13 
       (.I0(\t_V_reg_217_reg_n_0_[10] ),
        .I1(rows_V_reg_316[10]),
        .I2(\t_V_reg_217_reg_n_0_[9] ),
        .I3(rows_V_reg_316[9]),
        .I4(rows_V_reg_316[11]),
        .I5(\t_V_reg_217_reg_n_0_[11] ),
        .O(\int_isr[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_14 
       (.I0(\t_V_reg_217_reg_n_0_[7] ),
        .I1(rows_V_reg_316[7]),
        .I2(\t_V_reg_217_reg_n_0_[6] ),
        .I3(rows_V_reg_316[6]),
        .I4(rows_V_reg_316[8]),
        .I5(\t_V_reg_217_reg_n_0_[8] ),
        .O(\int_isr[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_15 
       (.I0(\t_V_reg_217_reg_n_0_[4] ),
        .I1(rows_V_reg_316[4]),
        .I2(\t_V_reg_217_reg_n_0_[3] ),
        .I3(rows_V_reg_316[3]),
        .I4(rows_V_reg_316[5]),
        .I5(\t_V_reg_217_reg_n_0_[5] ),
        .O(\int_isr[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_16 
       (.I0(\t_V_reg_217_reg_n_0_[1] ),
        .I1(rows_V_reg_316[1]),
        .I2(\t_V_reg_217_reg_n_0_[0] ),
        .I3(rows_V_reg_316[0]),
        .I4(rows_V_reg_316[2]),
        .I5(\t_V_reg_217_reg_n_0_[2] ),
        .O(\int_isr[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \int_isr[0]_i_5 
       (.I0(\t_V_reg_217_reg_n_0_[30] ),
        .I1(rows_V_reg_316[30]),
        .I2(rows_V_reg_316[31]),
        .I3(\t_V_reg_217_reg_n_0_[31] ),
        .O(\int_isr[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_6 
       (.I0(\t_V_reg_217_reg_n_0_[28] ),
        .I1(rows_V_reg_316[28]),
        .I2(\t_V_reg_217_reg_n_0_[27] ),
        .I3(rows_V_reg_316[27]),
        .I4(rows_V_reg_316[29]),
        .I5(\t_V_reg_217_reg_n_0_[29] ),
        .O(\int_isr[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_7 
       (.I0(\t_V_reg_217_reg_n_0_[25] ),
        .I1(rows_V_reg_316[25]),
        .I2(\t_V_reg_217_reg_n_0_[24] ),
        .I3(rows_V_reg_316[24]),
        .I4(rows_V_reg_316[26]),
        .I5(\t_V_reg_217_reg_n_0_[26] ),
        .O(\int_isr[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_9 
       (.I0(\t_V_reg_217_reg_n_0_[22] ),
        .I1(rows_V_reg_316[22]),
        .I2(\t_V_reg_217_reg_n_0_[21] ),
        .I3(rows_V_reg_316[21]),
        .I4(rows_V_reg_316[23]),
        .I5(\t_V_reg_217_reg_n_0_[23] ),
        .O(\int_isr[0]_i_9_n_0 ));
  CARRY4 \int_isr_reg[0]_i_3 
       (.CI(\int_isr_reg[0]_i_4_n_0 ),
        .CO({\NLW_int_isr_reg[0]_i_3_CO_UNCONNECTED [3],CO,\int_isr_reg[0]_i_3_n_2 ,\int_isr_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_int_isr_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\int_isr[0]_i_5_n_0 ,\int_isr[0]_i_6_n_0 ,\int_isr[0]_i_7_n_0 }));
  CARRY4 \int_isr_reg[0]_i_4 
       (.CI(\int_isr_reg[0]_i_8_n_0 ),
        .CO({\int_isr_reg[0]_i_4_n_0 ,\int_isr_reg[0]_i_4_n_1 ,\int_isr_reg[0]_i_4_n_2 ,\int_isr_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_int_isr_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\int_isr[0]_i_9_n_0 ,\int_isr[0]_i_10_n_0 ,\int_isr[0]_i_11_n_0 ,\int_isr[0]_i_12_n_0 }));
  CARRY4 \int_isr_reg[0]_i_8 
       (.CI(1'b0),
        .CO({\int_isr_reg[0]_i_8_n_0 ,\int_isr_reg[0]_i_8_n_1 ,\int_isr_reg[0]_i_8_n_2 ,\int_isr_reg[0]_i_8_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_int_isr_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\int_isr[0]_i_13_n_0 ,\int_isr[0]_i_14_n_0 ,\int_isr[0]_i_15_n_0 ,\int_isr[0]_i_16_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \mOutPtr[1]_i_2__0 
       (.I0(\exitcond_i_i_i_reg_356_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(Mat2Array_U0_img_data_stream_2_V_read));
  LUT5 #(
    .INIT(32'h04444444)) 
    mem_reg_i_14
       (.I0(\exitcond_i_i_i_reg_356_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(img_2_data_stream_0_empty_n),
        .I3(img_2_data_stream_1_empty_n),
        .I4(img_2_data_stream_2_empty_n),
        .O(ap_block_pp0_stage0_01001));
  LUT4 #(
    .INIT(16'h0004)) 
    mem_reg_i_9__0
       (.I0(ap_reg_ioackin_m_axi_out_V_WREADY_reg_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(ap_reg_pp0_iter1_exitcond_i_i_i_reg_356),
        .I3(ap_block_pp0_stage0_01001),
        .O(WEBWE));
  LUT2 #(
    .INIT(4'h6)) 
    \out_V_addr_reg_350[11]_i_2 
       (.I0(sext_cast_i_reg_332_reg__0[11]),
        .I1(r_V_reg_345_reg__1[11]),
        .O(\out_V_addr_reg_350[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_V_addr_reg_350[11]_i_3 
       (.I0(sext_cast_i_reg_332_reg__0[10]),
        .I1(r_V_reg_345_reg__1[10]),
        .O(\out_V_addr_reg_350[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_V_addr_reg_350[11]_i_4 
       (.I0(sext_cast_i_reg_332_reg__0[9]),
        .I1(r_V_reg_345_reg__1[9]),
        .O(\out_V_addr_reg_350[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_V_addr_reg_350[11]_i_5 
       (.I0(sext_cast_i_reg_332_reg__0[8]),
        .I1(r_V_reg_345_reg__1[8]),
        .O(\out_V_addr_reg_350[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_V_addr_reg_350[15]_i_2 
       (.I0(sext_cast_i_reg_332_reg__0[15]),
        .I1(r_V_reg_345_reg__1[15]),
        .O(\out_V_addr_reg_350[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_V_addr_reg_350[15]_i_3 
       (.I0(sext_cast_i_reg_332_reg__0[14]),
        .I1(r_V_reg_345_reg__1[14]),
        .O(\out_V_addr_reg_350[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_V_addr_reg_350[15]_i_4 
       (.I0(sext_cast_i_reg_332_reg__0[13]),
        .I1(r_V_reg_345_reg__1[13]),
        .O(\out_V_addr_reg_350[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_V_addr_reg_350[15]_i_5 
       (.I0(sext_cast_i_reg_332_reg__0[12]),
        .I1(r_V_reg_345_reg__1[12]),
        .O(\out_V_addr_reg_350[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_V_addr_reg_350[19]_i_2 
       (.I0(sext_cast_i_reg_332_reg__0[19]),
        .I1(r_V_reg_345_reg__1[19]),
        .O(\out_V_addr_reg_350[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_V_addr_reg_350[19]_i_3 
       (.I0(sext_cast_i_reg_332_reg__0[18]),
        .I1(r_V_reg_345_reg__1[18]),
        .O(\out_V_addr_reg_350[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_V_addr_reg_350[19]_i_4 
       (.I0(sext_cast_i_reg_332_reg__0[17]),
        .I1(r_V_reg_345_reg__1[17]),
        .O(\out_V_addr_reg_350[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_V_addr_reg_350[19]_i_5 
       (.I0(sext_cast_i_reg_332_reg__0[16]),
        .I1(r_V_reg_345_reg__1[16]),
        .O(\out_V_addr_reg_350[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_V_addr_reg_350[23]_i_2 
       (.I0(sext_cast_i_reg_332_reg__0[23]),
        .I1(r_V_reg_345_reg__1[23]),
        .O(\out_V_addr_reg_350[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_V_addr_reg_350[23]_i_3 
       (.I0(sext_cast_i_reg_332_reg__0[22]),
        .I1(r_V_reg_345_reg__1[22]),
        .O(\out_V_addr_reg_350[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_V_addr_reg_350[23]_i_4 
       (.I0(sext_cast_i_reg_332_reg__0[21]),
        .I1(r_V_reg_345_reg__1[21]),
        .O(\out_V_addr_reg_350[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_V_addr_reg_350[23]_i_5 
       (.I0(sext_cast_i_reg_332_reg__0[20]),
        .I1(r_V_reg_345_reg__1[20]),
        .O(\out_V_addr_reg_350[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_V_addr_reg_350[27]_i_2 
       (.I0(sext_cast_i_reg_332_reg__0[27]),
        .I1(r_V_reg_345_reg__1[27]),
        .O(\out_V_addr_reg_350[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_V_addr_reg_350[27]_i_3 
       (.I0(sext_cast_i_reg_332_reg__0[26]),
        .I1(r_V_reg_345_reg__1[26]),
        .O(\out_V_addr_reg_350[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_V_addr_reg_350[27]_i_4 
       (.I0(sext_cast_i_reg_332_reg__0[25]),
        .I1(r_V_reg_345_reg__1[25]),
        .O(\out_V_addr_reg_350[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_V_addr_reg_350[27]_i_5 
       (.I0(sext_cast_i_reg_332_reg__0[24]),
        .I1(r_V_reg_345_reg__1[24]),
        .O(\out_V_addr_reg_350[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_V_addr_reg_350[29]_i_2 
       (.I0(sext_cast_i_reg_332_reg__0[29]),
        .I1(r_V_reg_345_reg__1[29]),
        .O(\out_V_addr_reg_350[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_V_addr_reg_350[29]_i_3 
       (.I0(sext_cast_i_reg_332_reg__0[28]),
        .I1(r_V_reg_345_reg__1[28]),
        .O(\out_V_addr_reg_350[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_V_addr_reg_350[3]_i_2 
       (.I0(sext_cast_i_reg_332_reg__0[3]),
        .I1(r_V_reg_345_reg__1[3]),
        .O(\out_V_addr_reg_350[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_V_addr_reg_350[3]_i_3 
       (.I0(sext_cast_i_reg_332_reg__0[2]),
        .I1(r_V_reg_345_reg__1[2]),
        .O(\out_V_addr_reg_350[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_V_addr_reg_350[3]_i_4 
       (.I0(sext_cast_i_reg_332_reg__0[1]),
        .I1(r_V_reg_345_reg__1[1]),
        .O(\out_V_addr_reg_350[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_V_addr_reg_350[3]_i_5 
       (.I0(sext_cast_i_reg_332_reg__0[0]),
        .I1(r_V_reg_345_reg__1[0]),
        .O(\out_V_addr_reg_350[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_V_addr_reg_350[7]_i_2 
       (.I0(sext_cast_i_reg_332_reg__0[7]),
        .I1(r_V_reg_345_reg__1[7]),
        .O(\out_V_addr_reg_350[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_V_addr_reg_350[7]_i_3 
       (.I0(sext_cast_i_reg_332_reg__0[6]),
        .I1(r_V_reg_345_reg__1[6]),
        .O(\out_V_addr_reg_350[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_V_addr_reg_350[7]_i_4 
       (.I0(sext_cast_i_reg_332_reg__0[5]),
        .I1(r_V_reg_345_reg__1[5]),
        .O(\out_V_addr_reg_350[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_V_addr_reg_350[7]_i_5 
       (.I0(sext_cast_i_reg_332_reg__0[4]),
        .I1(r_V_reg_345_reg__1[4]),
        .O(\out_V_addr_reg_350[7]_i_5_n_0 ));
  FDRE \out_V_addr_reg_350_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_280_p2[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \out_V_addr_reg_350_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_280_p2[10]),
        .Q(D[10]),
        .R(1'b0));
  FDRE \out_V_addr_reg_350_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_280_p2[11]),
        .Q(D[11]),
        .R(1'b0));
  CARRY4 \out_V_addr_reg_350_reg[11]_i_1 
       (.CI(\out_V_addr_reg_350_reg[7]_i_1_n_0 ),
        .CO({\out_V_addr_reg_350_reg[11]_i_1_n_0 ,\out_V_addr_reg_350_reg[11]_i_1_n_1 ,\out_V_addr_reg_350_reg[11]_i_1_n_2 ,\out_V_addr_reg_350_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_cast_i_reg_332_reg__0[11:8]),
        .O(sum_i_fu_280_p2[11:8]),
        .S({\out_V_addr_reg_350[11]_i_2_n_0 ,\out_V_addr_reg_350[11]_i_3_n_0 ,\out_V_addr_reg_350[11]_i_4_n_0 ,\out_V_addr_reg_350[11]_i_5_n_0 }));
  FDRE \out_V_addr_reg_350_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_280_p2[12]),
        .Q(D[12]),
        .R(1'b0));
  FDRE \out_V_addr_reg_350_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_280_p2[13]),
        .Q(D[13]),
        .R(1'b0));
  FDRE \out_V_addr_reg_350_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_280_p2[14]),
        .Q(D[14]),
        .R(1'b0));
  FDRE \out_V_addr_reg_350_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_280_p2[15]),
        .Q(D[15]),
        .R(1'b0));
  CARRY4 \out_V_addr_reg_350_reg[15]_i_1 
       (.CI(\out_V_addr_reg_350_reg[11]_i_1_n_0 ),
        .CO({\out_V_addr_reg_350_reg[15]_i_1_n_0 ,\out_V_addr_reg_350_reg[15]_i_1_n_1 ,\out_V_addr_reg_350_reg[15]_i_1_n_2 ,\out_V_addr_reg_350_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_cast_i_reg_332_reg__0[15:12]),
        .O(sum_i_fu_280_p2[15:12]),
        .S({\out_V_addr_reg_350[15]_i_2_n_0 ,\out_V_addr_reg_350[15]_i_3_n_0 ,\out_V_addr_reg_350[15]_i_4_n_0 ,\out_V_addr_reg_350[15]_i_5_n_0 }));
  FDRE \out_V_addr_reg_350_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_280_p2[16]),
        .Q(D[16]),
        .R(1'b0));
  FDRE \out_V_addr_reg_350_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_280_p2[17]),
        .Q(D[17]),
        .R(1'b0));
  FDRE \out_V_addr_reg_350_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_280_p2[18]),
        .Q(D[18]),
        .R(1'b0));
  FDRE \out_V_addr_reg_350_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_280_p2[19]),
        .Q(D[19]),
        .R(1'b0));
  CARRY4 \out_V_addr_reg_350_reg[19]_i_1 
       (.CI(\out_V_addr_reg_350_reg[15]_i_1_n_0 ),
        .CO({\out_V_addr_reg_350_reg[19]_i_1_n_0 ,\out_V_addr_reg_350_reg[19]_i_1_n_1 ,\out_V_addr_reg_350_reg[19]_i_1_n_2 ,\out_V_addr_reg_350_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_cast_i_reg_332_reg__0[19:16]),
        .O(sum_i_fu_280_p2[19:16]),
        .S({\out_V_addr_reg_350[19]_i_2_n_0 ,\out_V_addr_reg_350[19]_i_3_n_0 ,\out_V_addr_reg_350[19]_i_4_n_0 ,\out_V_addr_reg_350[19]_i_5_n_0 }));
  FDRE \out_V_addr_reg_350_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_280_p2[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \out_V_addr_reg_350_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_280_p2[20]),
        .Q(D[20]),
        .R(1'b0));
  FDRE \out_V_addr_reg_350_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_280_p2[21]),
        .Q(D[21]),
        .R(1'b0));
  FDRE \out_V_addr_reg_350_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_280_p2[22]),
        .Q(D[22]),
        .R(1'b0));
  FDRE \out_V_addr_reg_350_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_280_p2[23]),
        .Q(D[23]),
        .R(1'b0));
  CARRY4 \out_V_addr_reg_350_reg[23]_i_1 
       (.CI(\out_V_addr_reg_350_reg[19]_i_1_n_0 ),
        .CO({\out_V_addr_reg_350_reg[23]_i_1_n_0 ,\out_V_addr_reg_350_reg[23]_i_1_n_1 ,\out_V_addr_reg_350_reg[23]_i_1_n_2 ,\out_V_addr_reg_350_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_cast_i_reg_332_reg__0[23:20]),
        .O(sum_i_fu_280_p2[23:20]),
        .S({\out_V_addr_reg_350[23]_i_2_n_0 ,\out_V_addr_reg_350[23]_i_3_n_0 ,\out_V_addr_reg_350[23]_i_4_n_0 ,\out_V_addr_reg_350[23]_i_5_n_0 }));
  FDRE \out_V_addr_reg_350_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_280_p2[24]),
        .Q(D[24]),
        .R(1'b0));
  FDRE \out_V_addr_reg_350_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_280_p2[25]),
        .Q(D[25]),
        .R(1'b0));
  FDRE \out_V_addr_reg_350_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_280_p2[26]),
        .Q(D[26]),
        .R(1'b0));
  FDRE \out_V_addr_reg_350_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_280_p2[27]),
        .Q(D[27]),
        .R(1'b0));
  CARRY4 \out_V_addr_reg_350_reg[27]_i_1 
       (.CI(\out_V_addr_reg_350_reg[23]_i_1_n_0 ),
        .CO({\out_V_addr_reg_350_reg[27]_i_1_n_0 ,\out_V_addr_reg_350_reg[27]_i_1_n_1 ,\out_V_addr_reg_350_reg[27]_i_1_n_2 ,\out_V_addr_reg_350_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_cast_i_reg_332_reg__0[27:24]),
        .O(sum_i_fu_280_p2[27:24]),
        .S({\out_V_addr_reg_350[27]_i_2_n_0 ,\out_V_addr_reg_350[27]_i_3_n_0 ,\out_V_addr_reg_350[27]_i_4_n_0 ,\out_V_addr_reg_350[27]_i_5_n_0 }));
  FDRE \out_V_addr_reg_350_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_280_p2[28]),
        .Q(D[28]),
        .R(1'b0));
  FDRE \out_V_addr_reg_350_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_280_p2[29]),
        .Q(D[29]),
        .R(1'b0));
  CARRY4 \out_V_addr_reg_350_reg[29]_i_1 
       (.CI(\out_V_addr_reg_350_reg[27]_i_1_n_0 ),
        .CO({\NLW_out_V_addr_reg_350_reg[29]_i_1_CO_UNCONNECTED [3:1],\out_V_addr_reg_350_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sext_cast_i_reg_332_reg__0[28]}),
        .O({\NLW_out_V_addr_reg_350_reg[29]_i_1_O_UNCONNECTED [3:2],sum_i_fu_280_p2[29:28]}),
        .S({1'b0,1'b0,\out_V_addr_reg_350[29]_i_2_n_0 ,\out_V_addr_reg_350[29]_i_3_n_0 }));
  FDRE \out_V_addr_reg_350_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_280_p2[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \out_V_addr_reg_350_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_280_p2[3]),
        .Q(D[3]),
        .R(1'b0));
  CARRY4 \out_V_addr_reg_350_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\out_V_addr_reg_350_reg[3]_i_1_n_0 ,\out_V_addr_reg_350_reg[3]_i_1_n_1 ,\out_V_addr_reg_350_reg[3]_i_1_n_2 ,\out_V_addr_reg_350_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_cast_i_reg_332_reg__0[3:0]),
        .O(sum_i_fu_280_p2[3:0]),
        .S({\out_V_addr_reg_350[3]_i_2_n_0 ,\out_V_addr_reg_350[3]_i_3_n_0 ,\out_V_addr_reg_350[3]_i_4_n_0 ,\out_V_addr_reg_350[3]_i_5_n_0 }));
  FDRE \out_V_addr_reg_350_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_280_p2[4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE \out_V_addr_reg_350_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_280_p2[5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE \out_V_addr_reg_350_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_280_p2[6]),
        .Q(D[6]),
        .R(1'b0));
  FDRE \out_V_addr_reg_350_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_280_p2[7]),
        .Q(D[7]),
        .R(1'b0));
  CARRY4 \out_V_addr_reg_350_reg[7]_i_1 
       (.CI(\out_V_addr_reg_350_reg[3]_i_1_n_0 ),
        .CO({\out_V_addr_reg_350_reg[7]_i_1_n_0 ,\out_V_addr_reg_350_reg[7]_i_1_n_1 ,\out_V_addr_reg_350_reg[7]_i_1_n_2 ,\out_V_addr_reg_350_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sext_cast_i_reg_332_reg__0[7:4]),
        .O(sum_i_fu_280_p2[7:4]),
        .S({\out_V_addr_reg_350[7]_i_2_n_0 ,\out_V_addr_reg_350[7]_i_3_n_0 ,\out_V_addr_reg_350[7]_i_4_n_0 ,\out_V_addr_reg_350[7]_i_5_n_0 }));
  FDRE \out_V_addr_reg_350_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_280_p2[8]),
        .Q(D[8]),
        .R(1'b0));
  FDRE \out_V_addr_reg_350_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sum_i_fu_280_p2[9]),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_fu_272_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,row_V_reg_340[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_fu_272_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT({r_V_fu_272_p2_n_6,r_V_fu_272_p2_n_7,r_V_fu_272_p2_n_8,r_V_fu_272_p2_n_9,r_V_fu_272_p2_n_10,r_V_fu_272_p2_n_11,r_V_fu_272_p2_n_12,r_V_fu_272_p2_n_13,r_V_fu_272_p2_n_14,r_V_fu_272_p2_n_15,r_V_fu_272_p2_n_16,r_V_fu_272_p2_n_17,r_V_fu_272_p2_n_18,r_V_fu_272_p2_n_19,r_V_fu_272_p2_n_20,r_V_fu_272_p2_n_21,r_V_fu_272_p2_n_22,r_V_fu_272_p2_n_23}),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_fu_272_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_fu_272_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Mat2Array_U0_img_rows_V_read),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_fu_272_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_fu_272_p2_OVERFLOW_UNCONNECTED),
        .P({r_V_fu_272_p2_n_58,r_V_fu_272_p2_n_59,r_V_fu_272_p2_n_60,r_V_fu_272_p2_n_61,r_V_fu_272_p2_n_62,r_V_fu_272_p2_n_63,r_V_fu_272_p2_n_64,r_V_fu_272_p2_n_65,r_V_fu_272_p2_n_66,r_V_fu_272_p2_n_67,r_V_fu_272_p2_n_68,r_V_fu_272_p2_n_69,r_V_fu_272_p2_n_70,r_V_fu_272_p2_n_71,r_V_fu_272_p2_n_72,r_V_fu_272_p2_n_73,r_V_fu_272_p2_n_74,r_V_fu_272_p2_n_75,r_V_fu_272_p2_n_76,r_V_fu_272_p2_n_77,r_V_fu_272_p2_n_78,r_V_fu_272_p2_n_79,r_V_fu_272_p2_n_80,r_V_fu_272_p2_n_81,r_V_fu_272_p2_n_82,r_V_fu_272_p2_n_83,r_V_fu_272_p2_n_84,r_V_fu_272_p2_n_85,r_V_fu_272_p2_n_86,r_V_fu_272_p2_n_87,r_V_fu_272_p2_n_88,r_V_fu_272_p2_n_89,r_V_fu_272_p2_n_90,r_V_fu_272_p2_n_91,r_V_fu_272_p2_n_92,r_V_fu_272_p2_n_93,r_V_fu_272_p2_n_94,r_V_fu_272_p2_n_95,r_V_fu_272_p2_n_96,r_V_fu_272_p2_n_97,r_V_fu_272_p2_n_98,r_V_fu_272_p2_n_99,r_V_fu_272_p2_n_100,r_V_fu_272_p2_n_101,r_V_fu_272_p2_n_102,r_V_fu_272_p2_n_103,r_V_fu_272_p2_n_104,r_V_fu_272_p2_n_105}),
        .PATTERNBDETECT(NLW_r_V_fu_272_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_fu_272_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({r_V_fu_272_p2_n_106,r_V_fu_272_p2_n_107,r_V_fu_272_p2_n_108,r_V_fu_272_p2_n_109,r_V_fu_272_p2_n_110,r_V_fu_272_p2_n_111,r_V_fu_272_p2_n_112,r_V_fu_272_p2_n_113,r_V_fu_272_p2_n_114,r_V_fu_272_p2_n_115,r_V_fu_272_p2_n_116,r_V_fu_272_p2_n_117,r_V_fu_272_p2_n_118,r_V_fu_272_p2_n_119,r_V_fu_272_p2_n_120,r_V_fu_272_p2_n_121,r_V_fu_272_p2_n_122,r_V_fu_272_p2_n_123,r_V_fu_272_p2_n_124,r_V_fu_272_p2_n_125,r_V_fu_272_p2_n_126,r_V_fu_272_p2_n_127,r_V_fu_272_p2_n_128,r_V_fu_272_p2_n_129,r_V_fu_272_p2_n_130,r_V_fu_272_p2_n_131,r_V_fu_272_p2_n_132,r_V_fu_272_p2_n_133,r_V_fu_272_p2_n_134,r_V_fu_272_p2_n_135,r_V_fu_272_p2_n_136,r_V_fu_272_p2_n_137,r_V_fu_272_p2_n_138,r_V_fu_272_p2_n_139,r_V_fu_272_p2_n_140,r_V_fu_272_p2_n_141,r_V_fu_272_p2_n_142,r_V_fu_272_p2_n_143,r_V_fu_272_p2_n_144,r_V_fu_272_p2_n_145,r_V_fu_272_p2_n_146,r_V_fu_272_p2_n_147,r_V_fu_272_p2_n_148,r_V_fu_272_p2_n_149,r_V_fu_272_p2_n_150,r_V_fu_272_p2_n_151,r_V_fu_272_p2_n_152,r_V_fu_272_p2_n_153}),
        .RSTA(SR),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_fu_272_p2_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    \r_V_reg_345[16]_i_1 
       (.I0(Q[1]),
        .I1(CO),
        .O(r_V_reg_3450));
  FDRE \r_V_reg_345_reg[0] 
       (.C(ap_clk),
        .CE(r_V_reg_3450),
        .D(r_V_fu_272_p2_n_105),
        .Q(r_V_reg_345_reg__1[0]),
        .R(1'b0));
  FDRE \r_V_reg_345_reg[10] 
       (.C(ap_clk),
        .CE(r_V_reg_3450),
        .D(r_V_fu_272_p2_n_95),
        .Q(r_V_reg_345_reg__1[10]),
        .R(1'b0));
  FDRE \r_V_reg_345_reg[11] 
       (.C(ap_clk),
        .CE(r_V_reg_3450),
        .D(r_V_fu_272_p2_n_94),
        .Q(r_V_reg_345_reg__1[11]),
        .R(1'b0));
  FDRE \r_V_reg_345_reg[12] 
       (.C(ap_clk),
        .CE(r_V_reg_3450),
        .D(r_V_fu_272_p2_n_93),
        .Q(r_V_reg_345_reg__1[12]),
        .R(1'b0));
  FDRE \r_V_reg_345_reg[13] 
       (.C(ap_clk),
        .CE(r_V_reg_3450),
        .D(r_V_fu_272_p2_n_92),
        .Q(r_V_reg_345_reg__1[13]),
        .R(1'b0));
  FDRE \r_V_reg_345_reg[14] 
       (.C(ap_clk),
        .CE(r_V_reg_3450),
        .D(r_V_fu_272_p2_n_91),
        .Q(r_V_reg_345_reg__1[14]),
        .R(1'b0));
  FDRE \r_V_reg_345_reg[15] 
       (.C(ap_clk),
        .CE(r_V_reg_3450),
        .D(r_V_fu_272_p2_n_90),
        .Q(r_V_reg_345_reg__1[15]),
        .R(1'b0));
  FDRE \r_V_reg_345_reg[16] 
       (.C(ap_clk),
        .CE(r_V_reg_3450),
        .D(r_V_fu_272_p2_n_89),
        .Q(r_V_reg_345_reg__1[16]),
        .R(1'b0));
  FDRE \r_V_reg_345_reg[1] 
       (.C(ap_clk),
        .CE(r_V_reg_3450),
        .D(r_V_fu_272_p2_n_104),
        .Q(r_V_reg_345_reg__1[1]),
        .R(1'b0));
  FDRE \r_V_reg_345_reg[2] 
       (.C(ap_clk),
        .CE(r_V_reg_3450),
        .D(r_V_fu_272_p2_n_103),
        .Q(r_V_reg_345_reg__1[2]),
        .R(1'b0));
  FDRE \r_V_reg_345_reg[3] 
       (.C(ap_clk),
        .CE(r_V_reg_3450),
        .D(r_V_fu_272_p2_n_102),
        .Q(r_V_reg_345_reg__1[3]),
        .R(1'b0));
  FDRE \r_V_reg_345_reg[4] 
       (.C(ap_clk),
        .CE(r_V_reg_3450),
        .D(r_V_fu_272_p2_n_101),
        .Q(r_V_reg_345_reg__1[4]),
        .R(1'b0));
  FDRE \r_V_reg_345_reg[5] 
       (.C(ap_clk),
        .CE(r_V_reg_3450),
        .D(r_V_fu_272_p2_n_100),
        .Q(r_V_reg_345_reg__1[5]),
        .R(1'b0));
  FDRE \r_V_reg_345_reg[6] 
       (.C(ap_clk),
        .CE(r_V_reg_3450),
        .D(r_V_fu_272_p2_n_99),
        .Q(r_V_reg_345_reg__1[6]),
        .R(1'b0));
  FDRE \r_V_reg_345_reg[7] 
       (.C(ap_clk),
        .CE(r_V_reg_3450),
        .D(r_V_fu_272_p2_n_98),
        .Q(r_V_reg_345_reg__1[7]),
        .R(1'b0));
  FDRE \r_V_reg_345_reg[8] 
       (.C(ap_clk),
        .CE(r_V_reg_3450),
        .D(r_V_fu_272_p2_n_97),
        .Q(r_V_reg_345_reg__1[8]),
        .R(1'b0));
  FDRE \r_V_reg_345_reg[9] 
       (.C(ap_clk),
        .CE(r_V_reg_3450),
        .D(r_V_fu_272_p2_n_96),
        .Q(r_V_reg_345_reg__1[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_reg_345_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,row_V_reg_340[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_reg_345_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({r_V_fu_272_p2_n_6,r_V_fu_272_p2_n_7,r_V_fu_272_p2_n_8,r_V_fu_272_p2_n_9,r_V_fu_272_p2_n_10,r_V_fu_272_p2_n_11,r_V_fu_272_p2_n_12,r_V_fu_272_p2_n_13,r_V_fu_272_p2_n_14,r_V_fu_272_p2_n_15,r_V_fu_272_p2_n_16,r_V_fu_272_p2_n_17,r_V_fu_272_p2_n_18,r_V_fu_272_p2_n_19,r_V_fu_272_p2_n_20,r_V_fu_272_p2_n_21,r_V_fu_272_p2_n_22,r_V_fu_272_p2_n_23}),
        .BCOUT(NLW_r_V_reg_345_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_reg_345_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_reg_345_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(r_V_reg_3450),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_reg_345_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_reg_345_reg__0_OVERFLOW_UNCONNECTED),
        .P({r_V_reg_345_reg__0_n_58,r_V_reg_345_reg__0_n_59,r_V_reg_345_reg__0_n_60,r_V_reg_345_reg__0_n_61,r_V_reg_345_reg__0_n_62,r_V_reg_345_reg__0_n_63,r_V_reg_345_reg__0_n_64,r_V_reg_345_reg__0_n_65,r_V_reg_345_reg__0_n_66,r_V_reg_345_reg__0_n_67,r_V_reg_345_reg__0_n_68,r_V_reg_345_reg__0_n_69,r_V_reg_345_reg__0_n_70,r_V_reg_345_reg__0_n_71,r_V_reg_345_reg__0_n_72,r_V_reg_345_reg__0_n_73,r_V_reg_345_reg__0_n_74,r_V_reg_345_reg__0_n_75,r_V_reg_345_reg__0_n_76,r_V_reg_345_reg__0_n_77,r_V_reg_345_reg__0_n_78,r_V_reg_345_reg__0_n_79,r_V_reg_345_reg__0_n_80,r_V_reg_345_reg__0_n_81,r_V_reg_345_reg__0_n_82,r_V_reg_345_reg__0_n_83,r_V_reg_345_reg__0_n_84,r_V_reg_345_reg__0_n_85,r_V_reg_345_reg__0_n_86,r_V_reg_345_reg__0_n_87,r_V_reg_345_reg__0_n_88,r_V_reg_345_reg__0_n_89,r_V_reg_345_reg__0_n_90,r_V_reg_345_reg__0_n_91,r_V_reg_345_reg__0_n_92,r_V_reg_345_reg__1[29:17]}),
        .PATTERNBDETECT(NLW_r_V_reg_345_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_reg_345_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({r_V_fu_272_p2_n_106,r_V_fu_272_p2_n_107,r_V_fu_272_p2_n_108,r_V_fu_272_p2_n_109,r_V_fu_272_p2_n_110,r_V_fu_272_p2_n_111,r_V_fu_272_p2_n_112,r_V_fu_272_p2_n_113,r_V_fu_272_p2_n_114,r_V_fu_272_p2_n_115,r_V_fu_272_p2_n_116,r_V_fu_272_p2_n_117,r_V_fu_272_p2_n_118,r_V_fu_272_p2_n_119,r_V_fu_272_p2_n_120,r_V_fu_272_p2_n_121,r_V_fu_272_p2_n_122,r_V_fu_272_p2_n_123,r_V_fu_272_p2_n_124,r_V_fu_272_p2_n_125,r_V_fu_272_p2_n_126,r_V_fu_272_p2_n_127,r_V_fu_272_p2_n_128,r_V_fu_272_p2_n_129,r_V_fu_272_p2_n_130,r_V_fu_272_p2_n_131,r_V_fu_272_p2_n_132,r_V_fu_272_p2_n_133,r_V_fu_272_p2_n_134,r_V_fu_272_p2_n_135,r_V_fu_272_p2_n_136,r_V_fu_272_p2_n_137,r_V_fu_272_p2_n_138,r_V_fu_272_p2_n_139,r_V_fu_272_p2_n_140,r_V_fu_272_p2_n_141,r_V_fu_272_p2_n_142,r_V_fu_272_p2_n_143,r_V_fu_272_p2_n_144,r_V_fu_272_p2_n_145,r_V_fu_272_p2_n_146,r_V_fu_272_p2_n_147,r_V_fu_272_p2_n_148,r_V_fu_272_p2_n_149,r_V_fu_272_p2_n_150,r_V_fu_272_p2_n_151,r_V_fu_272_p2_n_152,r_V_fu_272_p2_n_153}),
        .PCOUT(NLW_r_V_reg_345_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(SR),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_reg_345_reg__0_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    \row_V_reg_340[0]_i_1 
       (.I0(\t_V_reg_217_reg_n_0_[0] ),
        .O(row_V_fu_262_p2[0]));
  FDRE \row_V_reg_340_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_fu_262_p2[0]),
        .Q(row_V_reg_340[0]),
        .R(1'b0));
  FDRE \row_V_reg_340_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_fu_262_p2[10]),
        .Q(row_V_reg_340[10]),
        .R(1'b0));
  FDRE \row_V_reg_340_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_fu_262_p2[11]),
        .Q(row_V_reg_340[11]),
        .R(1'b0));
  FDRE \row_V_reg_340_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_fu_262_p2[12]),
        .Q(row_V_reg_340[12]),
        .R(1'b0));
  FDRE \row_V_reg_340_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_fu_262_p2[13]),
        .Q(row_V_reg_340[13]),
        .R(1'b0));
  CARRY4 \row_V_reg_340_reg[13]_i_1 
       (.CI(\row_V_reg_340_reg[9]_i_1_n_0 ),
        .CO({\row_V_reg_340_reg[13]_i_1_n_0 ,\row_V_reg_340_reg[13]_i_1_n_1 ,\row_V_reg_340_reg[13]_i_1_n_2 ,\row_V_reg_340_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_V_fu_262_p2[16:13]),
        .S({\t_V_reg_217_reg_n_0_[16] ,\t_V_reg_217_reg_n_0_[15] ,\t_V_reg_217_reg_n_0_[14] ,\t_V_reg_217_reg_n_0_[13] }));
  FDRE \row_V_reg_340_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_fu_262_p2[14]),
        .Q(row_V_reg_340[14]),
        .R(1'b0));
  FDRE \row_V_reg_340_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_fu_262_p2[15]),
        .Q(row_V_reg_340[15]),
        .R(1'b0));
  FDRE \row_V_reg_340_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_fu_262_p2[16]),
        .Q(row_V_reg_340[16]),
        .R(1'b0));
  FDRE \row_V_reg_340_reg[17] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_fu_262_p2[17]),
        .Q(row_V_reg_340[17]),
        .R(1'b0));
  CARRY4 \row_V_reg_340_reg[17]_i_1 
       (.CI(\row_V_reg_340_reg[13]_i_1_n_0 ),
        .CO({\row_V_reg_340_reg[17]_i_1_n_0 ,\row_V_reg_340_reg[17]_i_1_n_1 ,\row_V_reg_340_reg[17]_i_1_n_2 ,\row_V_reg_340_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_V_fu_262_p2[20:17]),
        .S({\t_V_reg_217_reg_n_0_[20] ,\t_V_reg_217_reg_n_0_[19] ,\t_V_reg_217_reg_n_0_[18] ,\t_V_reg_217_reg_n_0_[17] }));
  FDRE \row_V_reg_340_reg[18] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_fu_262_p2[18]),
        .Q(row_V_reg_340[18]),
        .R(1'b0));
  FDRE \row_V_reg_340_reg[19] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_fu_262_p2[19]),
        .Q(row_V_reg_340[19]),
        .R(1'b0));
  FDRE \row_V_reg_340_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_fu_262_p2[1]),
        .Q(row_V_reg_340[1]),
        .R(1'b0));
  CARRY4 \row_V_reg_340_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\row_V_reg_340_reg[1]_i_1_n_0 ,\row_V_reg_340_reg[1]_i_1_n_1 ,\row_V_reg_340_reg[1]_i_1_n_2 ,\row_V_reg_340_reg[1]_i_1_n_3 }),
        .CYINIT(\t_V_reg_217_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_V_fu_262_p2[4:1]),
        .S({\t_V_reg_217_reg_n_0_[4] ,\t_V_reg_217_reg_n_0_[3] ,\t_V_reg_217_reg_n_0_[2] ,\t_V_reg_217_reg_n_0_[1] }));
  FDRE \row_V_reg_340_reg[20] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_fu_262_p2[20]),
        .Q(row_V_reg_340[20]),
        .R(1'b0));
  FDRE \row_V_reg_340_reg[21] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_fu_262_p2[21]),
        .Q(row_V_reg_340[21]),
        .R(1'b0));
  CARRY4 \row_V_reg_340_reg[21]_i_1 
       (.CI(\row_V_reg_340_reg[17]_i_1_n_0 ),
        .CO({\row_V_reg_340_reg[21]_i_1_n_0 ,\row_V_reg_340_reg[21]_i_1_n_1 ,\row_V_reg_340_reg[21]_i_1_n_2 ,\row_V_reg_340_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_V_fu_262_p2[24:21]),
        .S({\t_V_reg_217_reg_n_0_[24] ,\t_V_reg_217_reg_n_0_[23] ,\t_V_reg_217_reg_n_0_[22] ,\t_V_reg_217_reg_n_0_[21] }));
  FDRE \row_V_reg_340_reg[22] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_fu_262_p2[22]),
        .Q(row_V_reg_340[22]),
        .R(1'b0));
  FDRE \row_V_reg_340_reg[23] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_fu_262_p2[23]),
        .Q(row_V_reg_340[23]),
        .R(1'b0));
  FDRE \row_V_reg_340_reg[24] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_fu_262_p2[24]),
        .Q(row_V_reg_340[24]),
        .R(1'b0));
  FDRE \row_V_reg_340_reg[25] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_fu_262_p2[25]),
        .Q(row_V_reg_340[25]),
        .R(1'b0));
  CARRY4 \row_V_reg_340_reg[25]_i_1 
       (.CI(\row_V_reg_340_reg[21]_i_1_n_0 ),
        .CO({\row_V_reg_340_reg[25]_i_1_n_0 ,\row_V_reg_340_reg[25]_i_1_n_1 ,\row_V_reg_340_reg[25]_i_1_n_2 ,\row_V_reg_340_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_V_fu_262_p2[28:25]),
        .S({\t_V_reg_217_reg_n_0_[28] ,\t_V_reg_217_reg_n_0_[27] ,\t_V_reg_217_reg_n_0_[26] ,\t_V_reg_217_reg_n_0_[25] }));
  FDRE \row_V_reg_340_reg[26] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_fu_262_p2[26]),
        .Q(row_V_reg_340[26]),
        .R(1'b0));
  FDRE \row_V_reg_340_reg[27] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_fu_262_p2[27]),
        .Q(row_V_reg_340[27]),
        .R(1'b0));
  FDRE \row_V_reg_340_reg[28] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_fu_262_p2[28]),
        .Q(row_V_reg_340[28]),
        .R(1'b0));
  FDRE \row_V_reg_340_reg[29] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_fu_262_p2[29]),
        .Q(row_V_reg_340[29]),
        .R(1'b0));
  CARRY4 \row_V_reg_340_reg[29]_i_1 
       (.CI(\row_V_reg_340_reg[25]_i_1_n_0 ),
        .CO({\NLW_row_V_reg_340_reg[29]_i_1_CO_UNCONNECTED [3:2],\row_V_reg_340_reg[29]_i_1_n_2 ,\row_V_reg_340_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_V_reg_340_reg[29]_i_1_O_UNCONNECTED [3],row_V_fu_262_p2[31:29]}),
        .S({1'b0,\t_V_reg_217_reg_n_0_[31] ,\t_V_reg_217_reg_n_0_[30] ,\t_V_reg_217_reg_n_0_[29] }));
  FDRE \row_V_reg_340_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_fu_262_p2[2]),
        .Q(row_V_reg_340[2]),
        .R(1'b0));
  FDRE \row_V_reg_340_reg[30] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_fu_262_p2[30]),
        .Q(row_V_reg_340[30]),
        .R(1'b0));
  FDRE \row_V_reg_340_reg[31] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_fu_262_p2[31]),
        .Q(row_V_reg_340[31]),
        .R(1'b0));
  FDRE \row_V_reg_340_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_fu_262_p2[3]),
        .Q(row_V_reg_340[3]),
        .R(1'b0));
  FDRE \row_V_reg_340_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_fu_262_p2[4]),
        .Q(row_V_reg_340[4]),
        .R(1'b0));
  FDRE \row_V_reg_340_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_fu_262_p2[5]),
        .Q(row_V_reg_340[5]),
        .R(1'b0));
  CARRY4 \row_V_reg_340_reg[5]_i_1 
       (.CI(\row_V_reg_340_reg[1]_i_1_n_0 ),
        .CO({\row_V_reg_340_reg[5]_i_1_n_0 ,\row_V_reg_340_reg[5]_i_1_n_1 ,\row_V_reg_340_reg[5]_i_1_n_2 ,\row_V_reg_340_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_V_fu_262_p2[8:5]),
        .S({\t_V_reg_217_reg_n_0_[8] ,\t_V_reg_217_reg_n_0_[7] ,\t_V_reg_217_reg_n_0_[6] ,\t_V_reg_217_reg_n_0_[5] }));
  FDRE \row_V_reg_340_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_fu_262_p2[6]),
        .Q(row_V_reg_340[6]),
        .R(1'b0));
  FDRE \row_V_reg_340_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_fu_262_p2[7]),
        .Q(row_V_reg_340[7]),
        .R(1'b0));
  FDRE \row_V_reg_340_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_fu_262_p2[8]),
        .Q(row_V_reg_340[8]),
        .R(1'b0));
  FDRE \row_V_reg_340_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_fu_262_p2[9]),
        .Q(row_V_reg_340[9]),
        .R(1'b0));
  CARRY4 \row_V_reg_340_reg[9]_i_1 
       (.CI(\row_V_reg_340_reg[5]_i_1_n_0 ),
        .CO({\row_V_reg_340_reg[9]_i_1_n_0 ,\row_V_reg_340_reg[9]_i_1_n_1 ,\row_V_reg_340_reg[9]_i_1_n_2 ,\row_V_reg_340_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_V_fu_262_p2[12:9]),
        .S({\t_V_reg_217_reg_n_0_[12] ,\t_V_reg_217_reg_n_0_[11] ,\t_V_reg_217_reg_n_0_[10] ,\t_V_reg_217_reg_n_0_[9] }));
  FDRE \rows_V_reg_316_reg[0] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_rows_reg[31] [0]),
        .Q(rows_V_reg_316[0]),
        .R(1'b0));
  FDRE \rows_V_reg_316_reg[10] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_rows_reg[31] [10]),
        .Q(rows_V_reg_316[10]),
        .R(1'b0));
  FDRE \rows_V_reg_316_reg[11] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_rows_reg[31] [11]),
        .Q(rows_V_reg_316[11]),
        .R(1'b0));
  FDRE \rows_V_reg_316_reg[12] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_rows_reg[31] [12]),
        .Q(rows_V_reg_316[12]),
        .R(1'b0));
  FDRE \rows_V_reg_316_reg[13] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_rows_reg[31] [13]),
        .Q(rows_V_reg_316[13]),
        .R(1'b0));
  FDRE \rows_V_reg_316_reg[14] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_rows_reg[31] [14]),
        .Q(rows_V_reg_316[14]),
        .R(1'b0));
  FDRE \rows_V_reg_316_reg[15] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_rows_reg[31] [15]),
        .Q(rows_V_reg_316[15]),
        .R(1'b0));
  FDRE \rows_V_reg_316_reg[16] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_rows_reg[31] [16]),
        .Q(rows_V_reg_316[16]),
        .R(1'b0));
  FDRE \rows_V_reg_316_reg[17] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_rows_reg[31] [17]),
        .Q(rows_V_reg_316[17]),
        .R(1'b0));
  FDRE \rows_V_reg_316_reg[18] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_rows_reg[31] [18]),
        .Q(rows_V_reg_316[18]),
        .R(1'b0));
  FDRE \rows_V_reg_316_reg[19] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_rows_reg[31] [19]),
        .Q(rows_V_reg_316[19]),
        .R(1'b0));
  FDRE \rows_V_reg_316_reg[1] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_rows_reg[31] [1]),
        .Q(rows_V_reg_316[1]),
        .R(1'b0));
  FDRE \rows_V_reg_316_reg[20] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_rows_reg[31] [20]),
        .Q(rows_V_reg_316[20]),
        .R(1'b0));
  FDRE \rows_V_reg_316_reg[21] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_rows_reg[31] [21]),
        .Q(rows_V_reg_316[21]),
        .R(1'b0));
  FDRE \rows_V_reg_316_reg[22] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_rows_reg[31] [22]),
        .Q(rows_V_reg_316[22]),
        .R(1'b0));
  FDRE \rows_V_reg_316_reg[23] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_rows_reg[31] [23]),
        .Q(rows_V_reg_316[23]),
        .R(1'b0));
  FDRE \rows_V_reg_316_reg[24] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_rows_reg[31] [24]),
        .Q(rows_V_reg_316[24]),
        .R(1'b0));
  FDRE \rows_V_reg_316_reg[25] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_rows_reg[31] [25]),
        .Q(rows_V_reg_316[25]),
        .R(1'b0));
  FDRE \rows_V_reg_316_reg[26] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_rows_reg[31] [26]),
        .Q(rows_V_reg_316[26]),
        .R(1'b0));
  FDRE \rows_V_reg_316_reg[27] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_rows_reg[31] [27]),
        .Q(rows_V_reg_316[27]),
        .R(1'b0));
  FDRE \rows_V_reg_316_reg[28] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_rows_reg[31] [28]),
        .Q(rows_V_reg_316[28]),
        .R(1'b0));
  FDRE \rows_V_reg_316_reg[29] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_rows_reg[31] [29]),
        .Q(rows_V_reg_316[29]),
        .R(1'b0));
  FDRE \rows_V_reg_316_reg[2] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_rows_reg[31] [2]),
        .Q(rows_V_reg_316[2]),
        .R(1'b0));
  FDRE \rows_V_reg_316_reg[30] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_rows_reg[31] [30]),
        .Q(rows_V_reg_316[30]),
        .R(1'b0));
  FDRE \rows_V_reg_316_reg[31] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_rows_reg[31] [31]),
        .Q(rows_V_reg_316[31]),
        .R(1'b0));
  FDRE \rows_V_reg_316_reg[3] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_rows_reg[31] [3]),
        .Q(rows_V_reg_316[3]),
        .R(1'b0));
  FDRE \rows_V_reg_316_reg[4] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_rows_reg[31] [4]),
        .Q(rows_V_reg_316[4]),
        .R(1'b0));
  FDRE \rows_V_reg_316_reg[5] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_rows_reg[31] [5]),
        .Q(rows_V_reg_316[5]),
        .R(1'b0));
  FDRE \rows_V_reg_316_reg[6] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_rows_reg[31] [6]),
        .Q(rows_V_reg_316[6]),
        .R(1'b0));
  FDRE \rows_V_reg_316_reg[7] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_rows_reg[31] [7]),
        .Q(rows_V_reg_316[7]),
        .R(1'b0));
  FDRE \rows_V_reg_316_reg[8] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_rows_reg[31] [8]),
        .Q(rows_V_reg_316[8]),
        .R(1'b0));
  FDRE \rows_V_reg_316_reg[9] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_rows_reg[31] [9]),
        .Q(rows_V_reg_316[9]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_332_reg[0] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_out_V_reg[31] [0]),
        .Q(sext_cast_i_reg_332_reg__0[0]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_332_reg[10] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_out_V_reg[31] [10]),
        .Q(sext_cast_i_reg_332_reg__0[10]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_332_reg[11] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_out_V_reg[31] [11]),
        .Q(sext_cast_i_reg_332_reg__0[11]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_332_reg[12] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_out_V_reg[31] [12]),
        .Q(sext_cast_i_reg_332_reg__0[12]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_332_reg[13] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_out_V_reg[31] [13]),
        .Q(sext_cast_i_reg_332_reg__0[13]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_332_reg[14] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_out_V_reg[31] [14]),
        .Q(sext_cast_i_reg_332_reg__0[14]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_332_reg[15] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_out_V_reg[31] [15]),
        .Q(sext_cast_i_reg_332_reg__0[15]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_332_reg[16] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_out_V_reg[31] [16]),
        .Q(sext_cast_i_reg_332_reg__0[16]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_332_reg[17] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_out_V_reg[31] [17]),
        .Q(sext_cast_i_reg_332_reg__0[17]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_332_reg[18] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_out_V_reg[31] [18]),
        .Q(sext_cast_i_reg_332_reg__0[18]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_332_reg[19] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_out_V_reg[31] [19]),
        .Q(sext_cast_i_reg_332_reg__0[19]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_332_reg[1] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_out_V_reg[31] [1]),
        .Q(sext_cast_i_reg_332_reg__0[1]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_332_reg[20] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_out_V_reg[31] [20]),
        .Q(sext_cast_i_reg_332_reg__0[20]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_332_reg[21] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_out_V_reg[31] [21]),
        .Q(sext_cast_i_reg_332_reg__0[21]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_332_reg[22] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_out_V_reg[31] [22]),
        .Q(sext_cast_i_reg_332_reg__0[22]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_332_reg[23] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_out_V_reg[31] [23]),
        .Q(sext_cast_i_reg_332_reg__0[23]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_332_reg[24] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_out_V_reg[31] [24]),
        .Q(sext_cast_i_reg_332_reg__0[24]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_332_reg[25] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_out_V_reg[31] [25]),
        .Q(sext_cast_i_reg_332_reg__0[25]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_332_reg[26] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_out_V_reg[31] [26]),
        .Q(sext_cast_i_reg_332_reg__0[26]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_332_reg[27] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_out_V_reg[31] [27]),
        .Q(sext_cast_i_reg_332_reg__0[27]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_332_reg[28] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_out_V_reg[31] [28]),
        .Q(sext_cast_i_reg_332_reg__0[28]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_332_reg[29] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_out_V_reg[31] [29]),
        .Q(sext_cast_i_reg_332_reg__0[29]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_332_reg[2] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_out_V_reg[31] [2]),
        .Q(sext_cast_i_reg_332_reg__0[2]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_332_reg[3] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_out_V_reg[31] [3]),
        .Q(sext_cast_i_reg_332_reg__0[3]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_332_reg[4] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_out_V_reg[31] [4]),
        .Q(sext_cast_i_reg_332_reg__0[4]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_332_reg[5] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_out_V_reg[31] [5]),
        .Q(sext_cast_i_reg_332_reg__0[5]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_332_reg[6] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_out_V_reg[31] [6]),
        .Q(sext_cast_i_reg_332_reg__0[6]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_332_reg[7] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_out_V_reg[31] [7]),
        .Q(sext_cast_i_reg_332_reg__0[7]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_332_reg[8] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_out_V_reg[31] [8]),
        .Q(sext_cast_i_reg_332_reg__0[8]),
        .R(1'b0));
  FDRE \sext_cast_i_reg_332_reg[9] 
       (.C(ap_clk),
        .CE(Mat2Array_U0_img_rows_V_read),
        .D(\int_out_V_reg[31] [9]),
        .Q(sext_cast_i_reg_332_reg__0[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFF000000000000)) 
    \t_V_1_reg_228[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state5),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(Q[2]),
        .I5(hostmem_AWREADY),
        .O(t_V_1_reg_228));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_1_reg_228[0]_i_11 
       (.I0(t_V_1_reg_228_reg[22]),
        .I1(D[52]),
        .I2(t_V_1_reg_228_reg[21]),
        .I3(D[51]),
        .I4(D[53]),
        .I5(t_V_1_reg_228_reg[23]),
        .O(\t_V_1_reg_228[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_1_reg_228[0]_i_12 
       (.I0(t_V_1_reg_228_reg[19]),
        .I1(D[49]),
        .I2(t_V_1_reg_228_reg[18]),
        .I3(D[48]),
        .I4(D[50]),
        .I5(t_V_1_reg_228_reg[20]),
        .O(\t_V_1_reg_228[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_1_reg_228[0]_i_13 
       (.I0(t_V_1_reg_228_reg[16]),
        .I1(D[46]),
        .I2(t_V_1_reg_228_reg[15]),
        .I3(D[45]),
        .I4(D[47]),
        .I5(t_V_1_reg_228_reg[17]),
        .O(\t_V_1_reg_228[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_1_reg_228[0]_i_14 
       (.I0(t_V_1_reg_228_reg[13]),
        .I1(D[43]),
        .I2(t_V_1_reg_228_reg[12]),
        .I3(D[42]),
        .I4(D[44]),
        .I5(t_V_1_reg_228_reg[14]),
        .O(\t_V_1_reg_228[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_1_reg_228[0]_i_15 
       (.I0(t_V_1_reg_228_reg[10]),
        .I1(D[40]),
        .I2(t_V_1_reg_228_reg[9]),
        .I3(D[39]),
        .I4(D[41]),
        .I5(t_V_1_reg_228_reg[11]),
        .O(\t_V_1_reg_228[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_1_reg_228[0]_i_16 
       (.I0(t_V_1_reg_228_reg[7]),
        .I1(D[37]),
        .I2(t_V_1_reg_228_reg[6]),
        .I3(D[36]),
        .I4(D[38]),
        .I5(t_V_1_reg_228_reg[8]),
        .O(\t_V_1_reg_228[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_1_reg_228[0]_i_17 
       (.I0(t_V_1_reg_228_reg[4]),
        .I1(D[34]),
        .I2(t_V_1_reg_228_reg[3]),
        .I3(D[33]),
        .I4(D[35]),
        .I5(t_V_1_reg_228_reg[5]),
        .O(\t_V_1_reg_228[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_1_reg_228[0]_i_18 
       (.I0(t_V_1_reg_228_reg[1]),
        .I1(D[31]),
        .I2(t_V_1_reg_228_reg[0]),
        .I3(D[30]),
        .I4(D[32]),
        .I5(t_V_1_reg_228_reg[2]),
        .O(\t_V_1_reg_228[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \t_V_1_reg_228[0]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state5),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(t_V_1_reg_2280));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_1_reg_228[0]_i_5 
       (.I0(t_V_1_reg_228_reg[0]),
        .O(\t_V_1_reg_228[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \t_V_1_reg_228[0]_i_7 
       (.I0(t_V_1_reg_228_reg[30]),
        .I1(D[60]),
        .I2(D[61]),
        .I3(t_V_1_reg_228_reg[31]),
        .O(\t_V_1_reg_228[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_1_reg_228[0]_i_8 
       (.I0(t_V_1_reg_228_reg[28]),
        .I1(D[58]),
        .I2(t_V_1_reg_228_reg[27]),
        .I3(D[57]),
        .I4(D[59]),
        .I5(t_V_1_reg_228_reg[29]),
        .O(\t_V_1_reg_228[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_1_reg_228[0]_i_9 
       (.I0(t_V_1_reg_228_reg[25]),
        .I1(D[55]),
        .I2(t_V_1_reg_228_reg[24]),
        .I3(D[54]),
        .I4(D[56]),
        .I5(t_V_1_reg_228_reg[26]),
        .O(\t_V_1_reg_228[0]_i_9_n_0 ));
  FDRE \t_V_1_reg_228_reg[0] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2280),
        .D(\t_V_1_reg_228_reg[0]_i_3_n_7 ),
        .Q(t_V_1_reg_228_reg[0]),
        .R(t_V_1_reg_228));
  CARRY4 \t_V_1_reg_228_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\t_V_1_reg_228_reg[0]_i_10_n_0 ,\t_V_1_reg_228_reg[0]_i_10_n_1 ,\t_V_1_reg_228_reg[0]_i_10_n_2 ,\t_V_1_reg_228_reg[0]_i_10_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_t_V_1_reg_228_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\t_V_1_reg_228[0]_i_15_n_0 ,\t_V_1_reg_228[0]_i_16_n_0 ,\t_V_1_reg_228[0]_i_17_n_0 ,\t_V_1_reg_228[0]_i_18_n_0 }));
  CARRY4 \t_V_1_reg_228_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_1_reg_228_reg[0]_i_3_n_0 ,\t_V_1_reg_228_reg[0]_i_3_n_1 ,\t_V_1_reg_228_reg[0]_i_3_n_2 ,\t_V_1_reg_228_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_1_reg_228_reg[0]_i_3_n_4 ,\t_V_1_reg_228_reg[0]_i_3_n_5 ,\t_V_1_reg_228_reg[0]_i_3_n_6 ,\t_V_1_reg_228_reg[0]_i_3_n_7 }),
        .S({t_V_1_reg_228_reg[3:1],\t_V_1_reg_228[0]_i_5_n_0 }));
  CARRY4 \t_V_1_reg_228_reg[0]_i_4 
       (.CI(\t_V_1_reg_228_reg[0]_i_6_n_0 ),
        .CO({\NLW_t_V_1_reg_228_reg[0]_i_4_CO_UNCONNECTED [3],ap_condition_pp0_exit_iter0_state5,\t_V_1_reg_228_reg[0]_i_4_n_2 ,\t_V_1_reg_228_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_t_V_1_reg_228_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,\t_V_1_reg_228[0]_i_7_n_0 ,\t_V_1_reg_228[0]_i_8_n_0 ,\t_V_1_reg_228[0]_i_9_n_0 }));
  CARRY4 \t_V_1_reg_228_reg[0]_i_6 
       (.CI(\t_V_1_reg_228_reg[0]_i_10_n_0 ),
        .CO({\t_V_1_reg_228_reg[0]_i_6_n_0 ,\t_V_1_reg_228_reg[0]_i_6_n_1 ,\t_V_1_reg_228_reg[0]_i_6_n_2 ,\t_V_1_reg_228_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_t_V_1_reg_228_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\t_V_1_reg_228[0]_i_11_n_0 ,\t_V_1_reg_228[0]_i_12_n_0 ,\t_V_1_reg_228[0]_i_13_n_0 ,\t_V_1_reg_228[0]_i_14_n_0 }));
  FDRE \t_V_1_reg_228_reg[10] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2280),
        .D(\t_V_1_reg_228_reg[8]_i_1_n_5 ),
        .Q(t_V_1_reg_228_reg[10]),
        .R(t_V_1_reg_228));
  FDRE \t_V_1_reg_228_reg[11] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2280),
        .D(\t_V_1_reg_228_reg[8]_i_1_n_4 ),
        .Q(t_V_1_reg_228_reg[11]),
        .R(t_V_1_reg_228));
  FDRE \t_V_1_reg_228_reg[12] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2280),
        .D(\t_V_1_reg_228_reg[12]_i_1_n_7 ),
        .Q(t_V_1_reg_228_reg[12]),
        .R(t_V_1_reg_228));
  CARRY4 \t_V_1_reg_228_reg[12]_i_1 
       (.CI(\t_V_1_reg_228_reg[8]_i_1_n_0 ),
        .CO({\t_V_1_reg_228_reg[12]_i_1_n_0 ,\t_V_1_reg_228_reg[12]_i_1_n_1 ,\t_V_1_reg_228_reg[12]_i_1_n_2 ,\t_V_1_reg_228_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_228_reg[12]_i_1_n_4 ,\t_V_1_reg_228_reg[12]_i_1_n_5 ,\t_V_1_reg_228_reg[12]_i_1_n_6 ,\t_V_1_reg_228_reg[12]_i_1_n_7 }),
        .S(t_V_1_reg_228_reg[15:12]));
  FDRE \t_V_1_reg_228_reg[13] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2280),
        .D(\t_V_1_reg_228_reg[12]_i_1_n_6 ),
        .Q(t_V_1_reg_228_reg[13]),
        .R(t_V_1_reg_228));
  FDRE \t_V_1_reg_228_reg[14] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2280),
        .D(\t_V_1_reg_228_reg[12]_i_1_n_5 ),
        .Q(t_V_1_reg_228_reg[14]),
        .R(t_V_1_reg_228));
  FDRE \t_V_1_reg_228_reg[15] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2280),
        .D(\t_V_1_reg_228_reg[12]_i_1_n_4 ),
        .Q(t_V_1_reg_228_reg[15]),
        .R(t_V_1_reg_228));
  FDRE \t_V_1_reg_228_reg[16] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2280),
        .D(\t_V_1_reg_228_reg[16]_i_1_n_7 ),
        .Q(t_V_1_reg_228_reg[16]),
        .R(t_V_1_reg_228));
  CARRY4 \t_V_1_reg_228_reg[16]_i_1 
       (.CI(\t_V_1_reg_228_reg[12]_i_1_n_0 ),
        .CO({\t_V_1_reg_228_reg[16]_i_1_n_0 ,\t_V_1_reg_228_reg[16]_i_1_n_1 ,\t_V_1_reg_228_reg[16]_i_1_n_2 ,\t_V_1_reg_228_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_228_reg[16]_i_1_n_4 ,\t_V_1_reg_228_reg[16]_i_1_n_5 ,\t_V_1_reg_228_reg[16]_i_1_n_6 ,\t_V_1_reg_228_reg[16]_i_1_n_7 }),
        .S(t_V_1_reg_228_reg[19:16]));
  FDRE \t_V_1_reg_228_reg[17] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2280),
        .D(\t_V_1_reg_228_reg[16]_i_1_n_6 ),
        .Q(t_V_1_reg_228_reg[17]),
        .R(t_V_1_reg_228));
  FDRE \t_V_1_reg_228_reg[18] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2280),
        .D(\t_V_1_reg_228_reg[16]_i_1_n_5 ),
        .Q(t_V_1_reg_228_reg[18]),
        .R(t_V_1_reg_228));
  FDRE \t_V_1_reg_228_reg[19] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2280),
        .D(\t_V_1_reg_228_reg[16]_i_1_n_4 ),
        .Q(t_V_1_reg_228_reg[19]),
        .R(t_V_1_reg_228));
  FDRE \t_V_1_reg_228_reg[1] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2280),
        .D(\t_V_1_reg_228_reg[0]_i_3_n_6 ),
        .Q(t_V_1_reg_228_reg[1]),
        .R(t_V_1_reg_228));
  FDRE \t_V_1_reg_228_reg[20] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2280),
        .D(\t_V_1_reg_228_reg[20]_i_1_n_7 ),
        .Q(t_V_1_reg_228_reg[20]),
        .R(t_V_1_reg_228));
  CARRY4 \t_V_1_reg_228_reg[20]_i_1 
       (.CI(\t_V_1_reg_228_reg[16]_i_1_n_0 ),
        .CO({\t_V_1_reg_228_reg[20]_i_1_n_0 ,\t_V_1_reg_228_reg[20]_i_1_n_1 ,\t_V_1_reg_228_reg[20]_i_1_n_2 ,\t_V_1_reg_228_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_228_reg[20]_i_1_n_4 ,\t_V_1_reg_228_reg[20]_i_1_n_5 ,\t_V_1_reg_228_reg[20]_i_1_n_6 ,\t_V_1_reg_228_reg[20]_i_1_n_7 }),
        .S(t_V_1_reg_228_reg[23:20]));
  FDRE \t_V_1_reg_228_reg[21] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2280),
        .D(\t_V_1_reg_228_reg[20]_i_1_n_6 ),
        .Q(t_V_1_reg_228_reg[21]),
        .R(t_V_1_reg_228));
  FDRE \t_V_1_reg_228_reg[22] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2280),
        .D(\t_V_1_reg_228_reg[20]_i_1_n_5 ),
        .Q(t_V_1_reg_228_reg[22]),
        .R(t_V_1_reg_228));
  FDRE \t_V_1_reg_228_reg[23] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2280),
        .D(\t_V_1_reg_228_reg[20]_i_1_n_4 ),
        .Q(t_V_1_reg_228_reg[23]),
        .R(t_V_1_reg_228));
  FDRE \t_V_1_reg_228_reg[24] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2280),
        .D(\t_V_1_reg_228_reg[24]_i_1_n_7 ),
        .Q(t_V_1_reg_228_reg[24]),
        .R(t_V_1_reg_228));
  CARRY4 \t_V_1_reg_228_reg[24]_i_1 
       (.CI(\t_V_1_reg_228_reg[20]_i_1_n_0 ),
        .CO({\t_V_1_reg_228_reg[24]_i_1_n_0 ,\t_V_1_reg_228_reg[24]_i_1_n_1 ,\t_V_1_reg_228_reg[24]_i_1_n_2 ,\t_V_1_reg_228_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_228_reg[24]_i_1_n_4 ,\t_V_1_reg_228_reg[24]_i_1_n_5 ,\t_V_1_reg_228_reg[24]_i_1_n_6 ,\t_V_1_reg_228_reg[24]_i_1_n_7 }),
        .S(t_V_1_reg_228_reg[27:24]));
  FDRE \t_V_1_reg_228_reg[25] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2280),
        .D(\t_V_1_reg_228_reg[24]_i_1_n_6 ),
        .Q(t_V_1_reg_228_reg[25]),
        .R(t_V_1_reg_228));
  FDRE \t_V_1_reg_228_reg[26] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2280),
        .D(\t_V_1_reg_228_reg[24]_i_1_n_5 ),
        .Q(t_V_1_reg_228_reg[26]),
        .R(t_V_1_reg_228));
  FDRE \t_V_1_reg_228_reg[27] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2280),
        .D(\t_V_1_reg_228_reg[24]_i_1_n_4 ),
        .Q(t_V_1_reg_228_reg[27]),
        .R(t_V_1_reg_228));
  FDRE \t_V_1_reg_228_reg[28] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2280),
        .D(\t_V_1_reg_228_reg[28]_i_1_n_7 ),
        .Q(t_V_1_reg_228_reg[28]),
        .R(t_V_1_reg_228));
  CARRY4 \t_V_1_reg_228_reg[28]_i_1 
       (.CI(\t_V_1_reg_228_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_1_reg_228_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_1_reg_228_reg[28]_i_1_n_1 ,\t_V_1_reg_228_reg[28]_i_1_n_2 ,\t_V_1_reg_228_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_228_reg[28]_i_1_n_4 ,\t_V_1_reg_228_reg[28]_i_1_n_5 ,\t_V_1_reg_228_reg[28]_i_1_n_6 ,\t_V_1_reg_228_reg[28]_i_1_n_7 }),
        .S(t_V_1_reg_228_reg[31:28]));
  FDRE \t_V_1_reg_228_reg[29] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2280),
        .D(\t_V_1_reg_228_reg[28]_i_1_n_6 ),
        .Q(t_V_1_reg_228_reg[29]),
        .R(t_V_1_reg_228));
  FDRE \t_V_1_reg_228_reg[2] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2280),
        .D(\t_V_1_reg_228_reg[0]_i_3_n_5 ),
        .Q(t_V_1_reg_228_reg[2]),
        .R(t_V_1_reg_228));
  FDRE \t_V_1_reg_228_reg[30] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2280),
        .D(\t_V_1_reg_228_reg[28]_i_1_n_5 ),
        .Q(t_V_1_reg_228_reg[30]),
        .R(t_V_1_reg_228));
  FDRE \t_V_1_reg_228_reg[31] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2280),
        .D(\t_V_1_reg_228_reg[28]_i_1_n_4 ),
        .Q(t_V_1_reg_228_reg[31]),
        .R(t_V_1_reg_228));
  FDRE \t_V_1_reg_228_reg[3] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2280),
        .D(\t_V_1_reg_228_reg[0]_i_3_n_4 ),
        .Q(t_V_1_reg_228_reg[3]),
        .R(t_V_1_reg_228));
  FDRE \t_V_1_reg_228_reg[4] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2280),
        .D(\t_V_1_reg_228_reg[4]_i_1_n_7 ),
        .Q(t_V_1_reg_228_reg[4]),
        .R(t_V_1_reg_228));
  CARRY4 \t_V_1_reg_228_reg[4]_i_1 
       (.CI(\t_V_1_reg_228_reg[0]_i_3_n_0 ),
        .CO({\t_V_1_reg_228_reg[4]_i_1_n_0 ,\t_V_1_reg_228_reg[4]_i_1_n_1 ,\t_V_1_reg_228_reg[4]_i_1_n_2 ,\t_V_1_reg_228_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_228_reg[4]_i_1_n_4 ,\t_V_1_reg_228_reg[4]_i_1_n_5 ,\t_V_1_reg_228_reg[4]_i_1_n_6 ,\t_V_1_reg_228_reg[4]_i_1_n_7 }),
        .S(t_V_1_reg_228_reg[7:4]));
  FDRE \t_V_1_reg_228_reg[5] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2280),
        .D(\t_V_1_reg_228_reg[4]_i_1_n_6 ),
        .Q(t_V_1_reg_228_reg[5]),
        .R(t_V_1_reg_228));
  FDRE \t_V_1_reg_228_reg[6] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2280),
        .D(\t_V_1_reg_228_reg[4]_i_1_n_5 ),
        .Q(t_V_1_reg_228_reg[6]),
        .R(t_V_1_reg_228));
  FDRE \t_V_1_reg_228_reg[7] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2280),
        .D(\t_V_1_reg_228_reg[4]_i_1_n_4 ),
        .Q(t_V_1_reg_228_reg[7]),
        .R(t_V_1_reg_228));
  FDRE \t_V_1_reg_228_reg[8] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2280),
        .D(\t_V_1_reg_228_reg[8]_i_1_n_7 ),
        .Q(t_V_1_reg_228_reg[8]),
        .R(t_V_1_reg_228));
  CARRY4 \t_V_1_reg_228_reg[8]_i_1 
       (.CI(\t_V_1_reg_228_reg[4]_i_1_n_0 ),
        .CO({\t_V_1_reg_228_reg[8]_i_1_n_0 ,\t_V_1_reg_228_reg[8]_i_1_n_1 ,\t_V_1_reg_228_reg[8]_i_1_n_2 ,\t_V_1_reg_228_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_228_reg[8]_i_1_n_4 ,\t_V_1_reg_228_reg[8]_i_1_n_5 ,\t_V_1_reg_228_reg[8]_i_1_n_6 ,\t_V_1_reg_228_reg[8]_i_1_n_7 }),
        .S(t_V_1_reg_228_reg[11:8]));
  FDRE \t_V_1_reg_228_reg[9] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2280),
        .D(\t_V_1_reg_228_reg[8]_i_1_n_6 ),
        .Q(t_V_1_reg_228_reg[9]),
        .R(t_V_1_reg_228));
  FDRE \t_V_reg_217_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(row_V_reg_340[0]),
        .Q(\t_V_reg_217_reg_n_0_[0] ),
        .R(SR));
  FDRE \t_V_reg_217_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(row_V_reg_340[10]),
        .Q(\t_V_reg_217_reg_n_0_[10] ),
        .R(SR));
  FDRE \t_V_reg_217_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(row_V_reg_340[11]),
        .Q(\t_V_reg_217_reg_n_0_[11] ),
        .R(SR));
  FDRE \t_V_reg_217_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(row_V_reg_340[12]),
        .Q(\t_V_reg_217_reg_n_0_[12] ),
        .R(SR));
  FDRE \t_V_reg_217_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(row_V_reg_340[13]),
        .Q(\t_V_reg_217_reg_n_0_[13] ),
        .R(SR));
  FDRE \t_V_reg_217_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(row_V_reg_340[14]),
        .Q(\t_V_reg_217_reg_n_0_[14] ),
        .R(SR));
  FDRE \t_V_reg_217_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(row_V_reg_340[15]),
        .Q(\t_V_reg_217_reg_n_0_[15] ),
        .R(SR));
  FDRE \t_V_reg_217_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(row_V_reg_340[16]),
        .Q(\t_V_reg_217_reg_n_0_[16] ),
        .R(SR));
  FDRE \t_V_reg_217_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(row_V_reg_340[17]),
        .Q(\t_V_reg_217_reg_n_0_[17] ),
        .R(SR));
  FDRE \t_V_reg_217_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(row_V_reg_340[18]),
        .Q(\t_V_reg_217_reg_n_0_[18] ),
        .R(SR));
  FDRE \t_V_reg_217_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(row_V_reg_340[19]),
        .Q(\t_V_reg_217_reg_n_0_[19] ),
        .R(SR));
  FDRE \t_V_reg_217_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(row_V_reg_340[1]),
        .Q(\t_V_reg_217_reg_n_0_[1] ),
        .R(SR));
  FDRE \t_V_reg_217_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(row_V_reg_340[20]),
        .Q(\t_V_reg_217_reg_n_0_[20] ),
        .R(SR));
  FDRE \t_V_reg_217_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(row_V_reg_340[21]),
        .Q(\t_V_reg_217_reg_n_0_[21] ),
        .R(SR));
  FDRE \t_V_reg_217_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(row_V_reg_340[22]),
        .Q(\t_V_reg_217_reg_n_0_[22] ),
        .R(SR));
  FDRE \t_V_reg_217_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(row_V_reg_340[23]),
        .Q(\t_V_reg_217_reg_n_0_[23] ),
        .R(SR));
  FDRE \t_V_reg_217_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(row_V_reg_340[24]),
        .Q(\t_V_reg_217_reg_n_0_[24] ),
        .R(SR));
  FDRE \t_V_reg_217_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(row_V_reg_340[25]),
        .Q(\t_V_reg_217_reg_n_0_[25] ),
        .R(SR));
  FDRE \t_V_reg_217_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(row_V_reg_340[26]),
        .Q(\t_V_reg_217_reg_n_0_[26] ),
        .R(SR));
  FDRE \t_V_reg_217_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(row_V_reg_340[27]),
        .Q(\t_V_reg_217_reg_n_0_[27] ),
        .R(SR));
  FDRE \t_V_reg_217_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(row_V_reg_340[28]),
        .Q(\t_V_reg_217_reg_n_0_[28] ),
        .R(SR));
  FDRE \t_V_reg_217_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(row_V_reg_340[29]),
        .Q(\t_V_reg_217_reg_n_0_[29] ),
        .R(SR));
  FDRE \t_V_reg_217_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(row_V_reg_340[2]),
        .Q(\t_V_reg_217_reg_n_0_[2] ),
        .R(SR));
  FDRE \t_V_reg_217_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(row_V_reg_340[30]),
        .Q(\t_V_reg_217_reg_n_0_[30] ),
        .R(SR));
  FDRE \t_V_reg_217_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(row_V_reg_340[31]),
        .Q(\t_V_reg_217_reg_n_0_[31] ),
        .R(SR));
  FDRE \t_V_reg_217_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(row_V_reg_340[3]),
        .Q(\t_V_reg_217_reg_n_0_[3] ),
        .R(SR));
  FDRE \t_V_reg_217_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(row_V_reg_340[4]),
        .Q(\t_V_reg_217_reg_n_0_[4] ),
        .R(SR));
  FDRE \t_V_reg_217_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(row_V_reg_340[5]),
        .Q(\t_V_reg_217_reg_n_0_[5] ),
        .R(SR));
  FDRE \t_V_reg_217_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(row_V_reg_340[6]),
        .Q(\t_V_reg_217_reg_n_0_[6] ),
        .R(SR));
  FDRE \t_V_reg_217_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(row_V_reg_340[7]),
        .Q(\t_V_reg_217_reg_n_0_[7] ),
        .R(SR));
  FDRE \t_V_reg_217_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(row_V_reg_340[8]),
        .Q(\t_V_reg_217_reg_n_0_[8] ),
        .R(SR));
  FDRE \t_V_reg_217_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(row_V_reg_340[9]),
        .Q(\t_V_reg_217_reg_n_0_[9] ),
        .R(SR));
  FDRE \tmp_3_reg_375_reg[0] 
       (.C(ap_clk),
        .CE(tmp_3_reg_3750),
        .D(\SRL_SIG_reg[1][7]_1 [0]),
        .Q(\q_tmp_reg[23] [16]),
        .R(1'b0));
  FDRE \tmp_3_reg_375_reg[1] 
       (.C(ap_clk),
        .CE(tmp_3_reg_3750),
        .D(\SRL_SIG_reg[1][7]_1 [1]),
        .Q(\q_tmp_reg[23] [17]),
        .R(1'b0));
  FDRE \tmp_3_reg_375_reg[2] 
       (.C(ap_clk),
        .CE(tmp_3_reg_3750),
        .D(\SRL_SIG_reg[1][7]_1 [2]),
        .Q(\q_tmp_reg[23] [18]),
        .R(1'b0));
  FDRE \tmp_3_reg_375_reg[3] 
       (.C(ap_clk),
        .CE(tmp_3_reg_3750),
        .D(\SRL_SIG_reg[1][7]_1 [3]),
        .Q(\q_tmp_reg[23] [19]),
        .R(1'b0));
  FDRE \tmp_3_reg_375_reg[4] 
       (.C(ap_clk),
        .CE(tmp_3_reg_3750),
        .D(\SRL_SIG_reg[1][7]_1 [4]),
        .Q(\q_tmp_reg[23] [20]),
        .R(1'b0));
  FDRE \tmp_3_reg_375_reg[5] 
       (.C(ap_clk),
        .CE(tmp_3_reg_3750),
        .D(\SRL_SIG_reg[1][7]_1 [5]),
        .Q(\q_tmp_reg[23] [21]),
        .R(1'b0));
  FDRE \tmp_3_reg_375_reg[6] 
       (.C(ap_clk),
        .CE(tmp_3_reg_3750),
        .D(\SRL_SIG_reg[1][7]_1 [6]),
        .Q(\q_tmp_reg[23] [22]),
        .R(1'b0));
  FDRE \tmp_3_reg_375_reg[7] 
       (.C(ap_clk),
        .CE(tmp_3_reg_3750),
        .D(\SRL_SIG_reg[1][7]_1 [7]),
        .Q(\q_tmp_reg[23] [23]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \tmp_4_reg_365[7]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_i_i_i_reg_356_reg_n_0_[0] ),
        .O(tmp_3_reg_3750));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hFFFF0002)) 
    \tmp_4_reg_365[7]_i_3 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_0),
        .I1(ap_reg_pp0_iter1_exitcond_i_i_i_reg_356),
        .I2(ap_reg_ioackin_m_axi_out_V_WREADY_reg_n_0),
        .I3(hostmem_WREADY),
        .I4(ap_block_pp0_stage0_01001),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \tmp_4_reg_365_reg[0] 
       (.C(ap_clk),
        .CE(tmp_3_reg_3750),
        .D(\SRL_SIG_reg[1][7] [0]),
        .Q(\q_tmp_reg[23] [0]),
        .R(1'b0));
  FDRE \tmp_4_reg_365_reg[1] 
       (.C(ap_clk),
        .CE(tmp_3_reg_3750),
        .D(\SRL_SIG_reg[1][7] [1]),
        .Q(\q_tmp_reg[23] [1]),
        .R(1'b0));
  FDRE \tmp_4_reg_365_reg[2] 
       (.C(ap_clk),
        .CE(tmp_3_reg_3750),
        .D(\SRL_SIG_reg[1][7] [2]),
        .Q(\q_tmp_reg[23] [2]),
        .R(1'b0));
  FDRE \tmp_4_reg_365_reg[3] 
       (.C(ap_clk),
        .CE(tmp_3_reg_3750),
        .D(\SRL_SIG_reg[1][7] [3]),
        .Q(\q_tmp_reg[23] [3]),
        .R(1'b0));
  FDRE \tmp_4_reg_365_reg[4] 
       (.C(ap_clk),
        .CE(tmp_3_reg_3750),
        .D(\SRL_SIG_reg[1][7] [4]),
        .Q(\q_tmp_reg[23] [4]),
        .R(1'b0));
  FDRE \tmp_4_reg_365_reg[5] 
       (.C(ap_clk),
        .CE(tmp_3_reg_3750),
        .D(\SRL_SIG_reg[1][7] [5]),
        .Q(\q_tmp_reg[23] [5]),
        .R(1'b0));
  FDRE \tmp_4_reg_365_reg[6] 
       (.C(ap_clk),
        .CE(tmp_3_reg_3750),
        .D(\SRL_SIG_reg[1][7] [6]),
        .Q(\q_tmp_reg[23] [6]),
        .R(1'b0));
  FDRE \tmp_4_reg_365_reg[7] 
       (.C(ap_clk),
        .CE(tmp_3_reg_3750),
        .D(\SRL_SIG_reg[1][7] [7]),
        .Q(\q_tmp_reg[23] [7]),
        .R(1'b0));
  FDRE \tmp_5_reg_370_reg[0] 
       (.C(ap_clk),
        .CE(tmp_3_reg_3750),
        .D(\SRL_SIG_reg[1][7]_0 [0]),
        .Q(\q_tmp_reg[23] [8]),
        .R(1'b0));
  FDRE \tmp_5_reg_370_reg[1] 
       (.C(ap_clk),
        .CE(tmp_3_reg_3750),
        .D(\SRL_SIG_reg[1][7]_0 [1]),
        .Q(\q_tmp_reg[23] [9]),
        .R(1'b0));
  FDRE \tmp_5_reg_370_reg[2] 
       (.C(ap_clk),
        .CE(tmp_3_reg_3750),
        .D(\SRL_SIG_reg[1][7]_0 [2]),
        .Q(\q_tmp_reg[23] [10]),
        .R(1'b0));
  FDRE \tmp_5_reg_370_reg[3] 
       (.C(ap_clk),
        .CE(tmp_3_reg_3750),
        .D(\SRL_SIG_reg[1][7]_0 [3]),
        .Q(\q_tmp_reg[23] [11]),
        .R(1'b0));
  FDRE \tmp_5_reg_370_reg[4] 
       (.C(ap_clk),
        .CE(tmp_3_reg_3750),
        .D(\SRL_SIG_reg[1][7]_0 [4]),
        .Q(\q_tmp_reg[23] [12]),
        .R(1'b0));
  FDRE \tmp_5_reg_370_reg[5] 
       (.C(ap_clk),
        .CE(tmp_3_reg_3750),
        .D(\SRL_SIG_reg[1][7]_0 [5]),
        .Q(\q_tmp_reg[23] [13]),
        .R(1'b0));
  FDRE \tmp_5_reg_370_reg[6] 
       (.C(ap_clk),
        .CE(tmp_3_reg_3750),
        .D(\SRL_SIG_reg[1][7]_0 [6]),
        .Q(\q_tmp_reg[23] [14]),
        .R(1'b0));
  FDRE \tmp_5_reg_370_reg[7] 
       (.C(ap_clk),
        .CE(tmp_3_reg_3750),
        .D(\SRL_SIG_reg[1][7]_0 [7]),
        .Q(\q_tmp_reg[23] [15]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \waddr[7]_i_1__0 
       (.I0(ap_reg_ioackin_m_axi_out_V_WREADY_reg_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(ap_reg_pp0_iter1_exitcond_i_i_i_reg_356),
        .I3(ap_block_pp0_stage0_01001),
        .I4(hostmem_WREADY),
        .O(push));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_image_filter_0_0,image_filter,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "image_filter,Vivado 2017.4" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_CONTROL_BUS_AWADDR,
    s_axi_CONTROL_BUS_AWVALID,
    s_axi_CONTROL_BUS_AWREADY,
    s_axi_CONTROL_BUS_WDATA,
    s_axi_CONTROL_BUS_WSTRB,
    s_axi_CONTROL_BUS_WVALID,
    s_axi_CONTROL_BUS_WREADY,
    s_axi_CONTROL_BUS_BRESP,
    s_axi_CONTROL_BUS_BVALID,
    s_axi_CONTROL_BUS_BREADY,
    s_axi_CONTROL_BUS_ARADDR,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_ARREADY,
    s_axi_CONTROL_BUS_RDATA,
    s_axi_CONTROL_BUS_RRESP,
    s_axi_CONTROL_BUS_RVALID,
    s_axi_CONTROL_BUS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_hostmem_AWADDR,
    m_axi_hostmem_AWLEN,
    m_axi_hostmem_AWSIZE,
    m_axi_hostmem_AWBURST,
    m_axi_hostmem_AWLOCK,
    m_axi_hostmem_AWREGION,
    m_axi_hostmem_AWCACHE,
    m_axi_hostmem_AWPROT,
    m_axi_hostmem_AWQOS,
    m_axi_hostmem_AWVALID,
    m_axi_hostmem_AWREADY,
    m_axi_hostmem_WDATA,
    m_axi_hostmem_WSTRB,
    m_axi_hostmem_WLAST,
    m_axi_hostmem_WVALID,
    m_axi_hostmem_WREADY,
    m_axi_hostmem_BRESP,
    m_axi_hostmem_BVALID,
    m_axi_hostmem_BREADY,
    m_axi_hostmem_ARADDR,
    m_axi_hostmem_ARLEN,
    m_axi_hostmem_ARSIZE,
    m_axi_hostmem_ARBURST,
    m_axi_hostmem_ARLOCK,
    m_axi_hostmem_ARREGION,
    m_axi_hostmem_ARCACHE,
    m_axi_hostmem_ARPROT,
    m_axi_hostmem_ARQOS,
    m_axi_hostmem_ARVALID,
    m_axi_hostmem_ARREADY,
    m_axi_hostmem_RDATA,
    m_axi_hostmem_RRESP,
    m_axi_hostmem_RLAST,
    m_axi_hostmem_RVALID,
    m_axi_hostmem_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWADDR" *) input [5:0]s_axi_CONTROL_BUS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWVALID" *) input s_axi_CONTROL_BUS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWREADY" *) output s_axi_CONTROL_BUS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WDATA" *) input [31:0]s_axi_CONTROL_BUS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WSTRB" *) input [3:0]s_axi_CONTROL_BUS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WVALID" *) input s_axi_CONTROL_BUS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WREADY" *) output s_axi_CONTROL_BUS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BRESP" *) output [1:0]s_axi_CONTROL_BUS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BVALID" *) output s_axi_CONTROL_BUS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BREADY" *) input s_axi_CONTROL_BUS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARADDR" *) input [5:0]s_axi_CONTROL_BUS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARVALID" *) input s_axi_CONTROL_BUS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARREADY" *) output s_axi_CONTROL_BUS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RDATA" *) output [31:0]s_axi_CONTROL_BUS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RRESP" *) output [1:0]s_axi_CONTROL_BUS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RVALID" *) output s_axi_CONTROL_BUS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CONTROL_BUS, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s_axi_CONTROL_BUS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CONTROL_BUS:m_axi_hostmem, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem AWADDR" *) output [31:0]m_axi_hostmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem AWLEN" *) output [7:0]m_axi_hostmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem AWSIZE" *) output [2:0]m_axi_hostmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem AWBURST" *) output [1:0]m_axi_hostmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem AWLOCK" *) output [1:0]m_axi_hostmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem AWREGION" *) output [3:0]m_axi_hostmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem AWCACHE" *) output [3:0]m_axi_hostmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem AWPROT" *) output [2:0]m_axi_hostmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem AWQOS" *) output [3:0]m_axi_hostmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem AWVALID" *) output m_axi_hostmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem AWREADY" *) input m_axi_hostmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem WDATA" *) output [63:0]m_axi_hostmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem WSTRB" *) output [7:0]m_axi_hostmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem WLAST" *) output m_axi_hostmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem WVALID" *) output m_axi_hostmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem WREADY" *) input m_axi_hostmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem BRESP" *) input [1:0]m_axi_hostmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem BVALID" *) input m_axi_hostmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem BREADY" *) output m_axi_hostmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem ARADDR" *) output [31:0]m_axi_hostmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem ARLEN" *) output [7:0]m_axi_hostmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem ARSIZE" *) output [2:0]m_axi_hostmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem ARBURST" *) output [1:0]m_axi_hostmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem ARLOCK" *) output [1:0]m_axi_hostmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem ARREGION" *) output [3:0]m_axi_hostmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem ARCACHE" *) output [3:0]m_axi_hostmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem ARPROT" *) output [2:0]m_axi_hostmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem ARQOS" *) output [3:0]m_axi_hostmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem ARVALID" *) output m_axi_hostmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem ARREADY" *) input m_axi_hostmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem RDATA" *) input [63:0]m_axi_hostmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem RRESP" *) input [1:0]m_axi_hostmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem RLAST" *) input m_axi_hostmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem RVALID" *) input m_axi_hostmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_hostmem RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_hostmem, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 64, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output m_axi_hostmem_RREADY;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:0]m_axi_hostmem_ARADDR;
  wire [1:0]m_axi_hostmem_ARBURST;
  wire [3:0]m_axi_hostmem_ARCACHE;
  wire [7:0]m_axi_hostmem_ARLEN;
  wire [1:0]m_axi_hostmem_ARLOCK;
  wire [2:0]m_axi_hostmem_ARPROT;
  wire [3:0]m_axi_hostmem_ARQOS;
  wire m_axi_hostmem_ARREADY;
  wire [3:0]m_axi_hostmem_ARREGION;
  wire [2:0]m_axi_hostmem_ARSIZE;
  wire m_axi_hostmem_ARVALID;
  wire [31:0]m_axi_hostmem_AWADDR;
  wire [1:0]m_axi_hostmem_AWBURST;
  wire [3:0]m_axi_hostmem_AWCACHE;
  wire [7:0]m_axi_hostmem_AWLEN;
  wire [1:0]m_axi_hostmem_AWLOCK;
  wire [2:0]m_axi_hostmem_AWPROT;
  wire [3:0]m_axi_hostmem_AWQOS;
  wire m_axi_hostmem_AWREADY;
  wire [3:0]m_axi_hostmem_AWREGION;
  wire [2:0]m_axi_hostmem_AWSIZE;
  wire m_axi_hostmem_AWVALID;
  wire m_axi_hostmem_BREADY;
  wire [1:0]m_axi_hostmem_BRESP;
  wire m_axi_hostmem_BVALID;
  wire [63:0]m_axi_hostmem_RDATA;
  wire m_axi_hostmem_RLAST;
  wire m_axi_hostmem_RREADY;
  wire [1:0]m_axi_hostmem_RRESP;
  wire m_axi_hostmem_RVALID;
  wire [63:0]m_axi_hostmem_WDATA;
  wire m_axi_hostmem_WLAST;
  wire m_axi_hostmem_WREADY;
  wire [3:0]\^m_axi_hostmem_WSTRB ;
  wire m_axi_hostmem_WVALID;
  wire [5:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARREADY;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [5:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWREADY;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire [1:0]s_axi_CONTROL_BUS_BRESP;
  wire s_axi_CONTROL_BUS_BVALID;
  wire [31:0]s_axi_CONTROL_BUS_RDATA;
  wire s_axi_CONTROL_BUS_RREADY;
  wire [1:0]s_axi_CONTROL_BUS_RRESP;
  wire s_axi_CONTROL_BUS_RVALID;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire s_axi_CONTROL_BUS_WREADY;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;
  wire [0:0]NLW_inst_m_axi_hostmem_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_hostmem_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_hostmem_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_hostmem_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_hostmem_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_hostmem_WUSER_UNCONNECTED;

  assign m_axi_hostmem_WSTRB[7] = \<const0> ;
  assign m_axi_hostmem_WSTRB[6] = \<const0> ;
  assign m_axi_hostmem_WSTRB[5] = \<const0> ;
  assign m_axi_hostmem_WSTRB[4] = \<const0> ;
  assign m_axi_hostmem_WSTRB[3:0] = \^m_axi_hostmem_WSTRB [3:0];
  GND GND
       (.G(\<const0> ));
  (* C_M_AXI_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_HOSTMEM_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_HOSTMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_HOSTMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_HOSTMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_HOSTMEM_CACHE_VALUE = "3" *) 
  (* C_M_AXI_HOSTMEM_DATA_WIDTH = "64" *) 
  (* C_M_AXI_HOSTMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_HOSTMEM_PROT_VALUE = "0" *) 
  (* C_M_AXI_HOSTMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_HOSTMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_HOSTMEM_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_HOSTMEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_ID_WIDTH = "1" *) 
  (* C_M_AXI_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_WUSER_WIDTH = "1" *) 
  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_BUS_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_BUS_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_hostmem_ARADDR(m_axi_hostmem_ARADDR),
        .m_axi_hostmem_ARBURST(m_axi_hostmem_ARBURST),
        .m_axi_hostmem_ARCACHE(m_axi_hostmem_ARCACHE),
        .m_axi_hostmem_ARID(NLW_inst_m_axi_hostmem_ARID_UNCONNECTED[0]),
        .m_axi_hostmem_ARLEN(m_axi_hostmem_ARLEN),
        .m_axi_hostmem_ARLOCK(m_axi_hostmem_ARLOCK),
        .m_axi_hostmem_ARPROT(m_axi_hostmem_ARPROT),
        .m_axi_hostmem_ARQOS(m_axi_hostmem_ARQOS),
        .m_axi_hostmem_ARREADY(m_axi_hostmem_ARREADY),
        .m_axi_hostmem_ARREGION(m_axi_hostmem_ARREGION),
        .m_axi_hostmem_ARSIZE(m_axi_hostmem_ARSIZE),
        .m_axi_hostmem_ARUSER(NLW_inst_m_axi_hostmem_ARUSER_UNCONNECTED[0]),
        .m_axi_hostmem_ARVALID(m_axi_hostmem_ARVALID),
        .m_axi_hostmem_AWADDR(m_axi_hostmem_AWADDR),
        .m_axi_hostmem_AWBURST(m_axi_hostmem_AWBURST),
        .m_axi_hostmem_AWCACHE(m_axi_hostmem_AWCACHE),
        .m_axi_hostmem_AWID(NLW_inst_m_axi_hostmem_AWID_UNCONNECTED[0]),
        .m_axi_hostmem_AWLEN(m_axi_hostmem_AWLEN),
        .m_axi_hostmem_AWLOCK(m_axi_hostmem_AWLOCK),
        .m_axi_hostmem_AWPROT(m_axi_hostmem_AWPROT),
        .m_axi_hostmem_AWQOS(m_axi_hostmem_AWQOS),
        .m_axi_hostmem_AWREADY(m_axi_hostmem_AWREADY),
        .m_axi_hostmem_AWREGION(m_axi_hostmem_AWREGION),
        .m_axi_hostmem_AWSIZE(m_axi_hostmem_AWSIZE),
        .m_axi_hostmem_AWUSER(NLW_inst_m_axi_hostmem_AWUSER_UNCONNECTED[0]),
        .m_axi_hostmem_AWVALID(m_axi_hostmem_AWVALID),
        .m_axi_hostmem_BID(1'b0),
        .m_axi_hostmem_BREADY(m_axi_hostmem_BREADY),
        .m_axi_hostmem_BRESP(m_axi_hostmem_BRESP),
        .m_axi_hostmem_BUSER(1'b0),
        .m_axi_hostmem_BVALID(m_axi_hostmem_BVALID),
        .m_axi_hostmem_RDATA(m_axi_hostmem_RDATA),
        .m_axi_hostmem_RID(1'b0),
        .m_axi_hostmem_RLAST(m_axi_hostmem_RLAST),
        .m_axi_hostmem_RREADY(m_axi_hostmem_RREADY),
        .m_axi_hostmem_RRESP(m_axi_hostmem_RRESP),
        .m_axi_hostmem_RUSER(1'b0),
        .m_axi_hostmem_RVALID(m_axi_hostmem_RVALID),
        .m_axi_hostmem_WDATA(m_axi_hostmem_WDATA),
        .m_axi_hostmem_WID(NLW_inst_m_axi_hostmem_WID_UNCONNECTED[0]),
        .m_axi_hostmem_WLAST(m_axi_hostmem_WLAST),
        .m_axi_hostmem_WREADY(m_axi_hostmem_WREADY),
        .m_axi_hostmem_WSTRB(\^m_axi_hostmem_WSTRB ),
        .m_axi_hostmem_WUSER(NLW_inst_m_axi_hostmem_WUSER_UNCONNECTED[0]),
        .m_axi_hostmem_WVALID(m_axi_hostmem_WVALID),
        .s_axi_CONTROL_BUS_ARADDR(s_axi_CONTROL_BUS_ARADDR),
        .s_axi_CONTROL_BUS_ARREADY(s_axi_CONTROL_BUS_ARREADY),
        .s_axi_CONTROL_BUS_ARVALID(s_axi_CONTROL_BUS_ARVALID),
        .s_axi_CONTROL_BUS_AWADDR(s_axi_CONTROL_BUS_AWADDR),
        .s_axi_CONTROL_BUS_AWREADY(s_axi_CONTROL_BUS_AWREADY),
        .s_axi_CONTROL_BUS_AWVALID(s_axi_CONTROL_BUS_AWVALID),
        .s_axi_CONTROL_BUS_BREADY(s_axi_CONTROL_BUS_BREADY),
        .s_axi_CONTROL_BUS_BRESP(s_axi_CONTROL_BUS_BRESP),
        .s_axi_CONTROL_BUS_BVALID(s_axi_CONTROL_BUS_BVALID),
        .s_axi_CONTROL_BUS_RDATA(s_axi_CONTROL_BUS_RDATA),
        .s_axi_CONTROL_BUS_RREADY(s_axi_CONTROL_BUS_RREADY),
        .s_axi_CONTROL_BUS_RRESP(s_axi_CONTROL_BUS_RRESP),
        .s_axi_CONTROL_BUS_RVALID(s_axi_CONTROL_BUS_RVALID),
        .s_axi_CONTROL_BUS_WDATA(s_axi_CONTROL_BUS_WDATA),
        .s_axi_CONTROL_BUS_WREADY(s_axi_CONTROL_BUS_WREADY),
        .s_axi_CONTROL_BUS_WSTRB(s_axi_CONTROL_BUS_WSTRB),
        .s_axi_CONTROL_BUS_WVALID(s_axi_CONTROL_BUS_WVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d1_A
   (cols_cast17_loc_c_empty_n,
    cols_cast17_loc_c_full_n,
    in,
    Block_Mat_exit418_pr_U0_ap_ready,
    Array2Mat_U0_img_0_rows_V_read,
    ap_rst_n_inv,
    ap_clk,
    Q,
    ap_rst_n);
  output cols_cast17_loc_c_empty_n;
  output cols_cast17_loc_c_full_n;
  output [10:0]in;
  input Block_Mat_exit418_pr_U0_ap_ready;
  input Array2Mat_U0_img_0_rows_V_read;
  input ap_rst_n_inv;
  input ap_clk;
  input [10:0]Q;
  input ap_rst_n;

  wire Array2Mat_U0_img_0_rows_V_read;
  wire Block_Mat_exit418_pr_U0_ap_ready;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_cast17_loc_c_empty_n;
  wire cols_cast17_loc_c_full_n;
  wire [10:0]in;
  wire internal_empty_n_i_1__5_n_0;
  wire internal_full_n_i_1__5_n_0;
  wire mOutPtr0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d1_A_shiftReg U_fifo_w11_d1_A_ram
       (.Block_Mat_exit418_pr_U0_ap_ready(Block_Mat_exit418_pr_U0_ap_ready),
        .Q(Q),
        .ap_clk(ap_clk),
        .in(in),
        .internal_full_n_reg(cols_cast17_loc_c_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__5
       (.I0(cols_cast17_loc_c_empty_n),
        .I1(mOutPtr0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_0),
        .Q(cols_cast17_loc_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__5
       (.I0(mOutPtr0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(cols_cast17_loc_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h2A00)) 
    internal_full_n_i_2__5
       (.I0(Block_Mat_exit418_pr_U0_ap_ready),
        .I1(Array2Mat_U0_img_0_rows_V_read),
        .I2(cols_cast17_loc_c_empty_n),
        .I3(cols_cast17_loc_c_full_n),
        .O(mOutPtr0));
  LUT4 #(
    .INIT(16'h2A00)) 
    internal_full_n_i_3__3
       (.I0(Array2Mat_U0_img_0_rows_V_read),
        .I1(Block_Mat_exit418_pr_U0_ap_ready),
        .I2(cols_cast17_loc_c_full_n),
        .I3(cols_cast17_loc_c_empty_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_0),
        .Q(cols_cast17_loc_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__5 
       (.I0(Block_Mat_exit418_pr_U0_ap_ready),
        .I1(Array2Mat_U0_img_0_rows_V_read),
        .I2(cols_cast17_loc_c_empty_n),
        .I3(cols_cast17_loc_c_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(cols_cast17_loc_c_full_n),
        .I2(cols_cast17_loc_c_empty_n),
        .I3(Array2Mat_U0_img_0_rows_V_read),
        .I4(Block_Mat_exit418_pr_U0_ap_ready),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d1_A_shiftReg
   (in,
    internal_full_n_reg,
    Block_Mat_exit418_pr_U0_ap_ready,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    Q,
    ap_clk);
  output [10:0]in;
  input internal_full_n_reg;
  input Block_Mat_exit418_pr_U0_ap_ready;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [10:0]Q;
  input ap_clk;

  wire Block_Mat_exit418_pr_U0_ap_ready;
  wire [10:0]Q;
  wire [10:0]\SRL_SIG_reg[0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [10:0]in;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(internal_full_n_reg),
        .I1(Block_Mat_exit418_pr_U0_ap_ready),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_fu_341_p2_i_1
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_fu_341_p2_i_10
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_fu_341_p2_i_11
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_fu_341_p2_i_2
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(in[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_fu_341_p2_i_3
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_fu_341_p2_i_4
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_fu_341_p2_i_5
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_fu_341_p2_i_6
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_fu_341_p2_i_7
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_fu_341_p2_i_8
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_fu_341_p2_i_9
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(in[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d3_A
   (out,
    cols_cast17_loc_c28_empty_n,
    cols_cast17_loc_c28_full_n,
    in,
    ap_clk,
    Array2Mat_U0_img_0_rows_V_read,
    Mat2Array_U0_img_rows_V_read,
    ap_rst_n_inv,
    ap_rst_n);
  output [10:0]out;
  output cols_cast17_loc_c28_empty_n;
  output cols_cast17_loc_c28_full_n;
  input [10:0]in;
  input ap_clk;
  input Array2Mat_U0_img_0_rows_V_read;
  input Mat2Array_U0_img_rows_V_read;
  input ap_rst_n_inv;
  input ap_rst_n;

  wire Array2Mat_U0_img_0_rows_V_read;
  wire Mat2Array_U0_img_rows_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_cast17_loc_c28_empty_n;
  wire cols_cast17_loc_c28_full_n;
  wire [10:0]in;
  wire internal_empty_n_i_1__11_n_0;
  wire internal_full_n_i_1__11_n_0;
  wire internal_full_n_i_3__8_n_0;
  wire [2:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__11_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr[2]_i_1__4_n_0 ;
  wire \mOutPtr[2]_i_3__1_n_0 ;
  wire [10:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d3_A_shiftReg U_fifo_w11_d3_A_ram
       (.Array2Mat_U0_img_0_rows_V_read(Array2Mat_U0_img_0_rows_V_read),
        .ap_clk(ap_clk),
        .in(in),
        .internal_full_n_reg(cols_cast17_loc_c28_full_n),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__11
       (.I0(cols_cast17_loc_c28_empty_n),
        .I1(mOutPtr0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(internal_full_n_i_3__8_n_0),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_0),
        .Q(cols_cast17_loc_c28_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF00FFFF)) 
    internal_full_n_i_1__11
       (.I0(mOutPtr0),
        .I1(internal_full_n_i_3__8_n_0),
        .I2(mOutPtr[1]),
        .I3(cols_cast17_loc_c28_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h2A00)) 
    internal_full_n_i_2__11
       (.I0(Array2Mat_U0_img_0_rows_V_read),
        .I1(Mat2Array_U0_img_rows_V_read),
        .I2(cols_cast17_loc_c28_empty_n),
        .I3(cols_cast17_loc_c28_full_n),
        .O(mOutPtr0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'hE)) 
    internal_full_n_i_3__8
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(internal_full_n_i_3__8_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_0),
        .Q(cols_cast17_loc_c28_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__11 
       (.I0(Array2Mat_U0_img_0_rows_V_read),
        .I1(Mat2Array_U0_img_rows_V_read),
        .I2(cols_cast17_loc_c28_empty_n),
        .I3(cols_cast17_loc_c28_full_n),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__8 
       (.I0(mOutPtr[0]),
        .I1(cols_cast17_loc_c28_full_n),
        .I2(cols_cast17_loc_c28_empty_n),
        .I3(Mat2Array_U0_img_rows_V_read),
        .I4(Array2Mat_U0_img_0_rows_V_read),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hE7FF1800)) 
    \mOutPtr[2]_i_1__4 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr110_out),
        .I3(\mOutPtr[2]_i_3__1_n_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h2A00)) 
    \mOutPtr[2]_i_2__1 
       (.I0(Mat2Array_U0_img_rows_V_read),
        .I1(Array2Mat_U0_img_0_rows_V_read),
        .I2(cols_cast17_loc_c28_full_n),
        .I3(cols_cast17_loc_c28_empty_n),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h6AC0)) 
    \mOutPtr[2]_i_3__1 
       (.I0(cols_cast17_loc_c28_full_n),
        .I1(cols_cast17_loc_c28_empty_n),
        .I2(Mat2Array_U0_img_rows_V_read),
        .I3(Array2Mat_U0_img_0_rows_V_read),
        .O(\mOutPtr[2]_i_3__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__11_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__4_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d3_A_shiftReg
   (out,
    mOutPtr,
    internal_full_n_reg,
    Array2Mat_U0_img_0_rows_V_read,
    in,
    ap_clk);
  output [10:0]out;
  input [2:0]mOutPtr;
  input internal_full_n_reg;
  input Array2Mat_U0_img_0_rows_V_read;
  input [10:0]in;
  input ap_clk;

  wire Array2Mat_U0_img_0_rows_V_read;
  wire \SRL_SIG_reg[3][0]_srl4_i_2__1_n_0 ;
  wire \SRL_SIG_reg[3][0]_srl4_i_3__1_n_0 ;
  wire ap_clk;
  wire [10:0]in;
  wire internal_full_n_reg;
  wire [2:0]mOutPtr;
  wire [10:0]out;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\cols_cast17_loc_c28_U/U_fifo_w11_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cols_cast17_loc_c28_U/U_fifo_w11_d3_A_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__1_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__1_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__1 
       (.I0(internal_full_n_reg),
        .I1(Array2Mat_U0_img_0_rows_V_read),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\SRL_SIG_reg[3][0]_srl4_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(\SRL_SIG_reg[3][0]_srl4_i_3__1_n_0 ));
  (* srl_bus_name = "inst/\cols_cast17_loc_c28_U/U_fifo_w11_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cols_cast17_loc_c28_U/U_fifo_w11_d3_A_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__1_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__1_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\cols_cast17_loc_c28_U/U_fifo_w11_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cols_cast17_loc_c28_U/U_fifo_w11_d3_A_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__1_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__1_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\cols_cast17_loc_c28_U/U_fifo_w11_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cols_cast17_loc_c28_U/U_fifo_w11_d3_A_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__1_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__1_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\cols_cast17_loc_c28_U/U_fifo_w11_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cols_cast17_loc_c28_U/U_fifo_w11_d3_A_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__1_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__1_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\cols_cast17_loc_c28_U/U_fifo_w11_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cols_cast17_loc_c28_U/U_fifo_w11_d3_A_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__1_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__1_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\cols_cast17_loc_c28_U/U_fifo_w11_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cols_cast17_loc_c28_U/U_fifo_w11_d3_A_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__1_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__1_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\cols_cast17_loc_c28_U/U_fifo_w11_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cols_cast17_loc_c28_U/U_fifo_w11_d3_A_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__1_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__1_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\cols_cast17_loc_c28_U/U_fifo_w11_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cols_cast17_loc_c28_U/U_fifo_w11_d3_A_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__1_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__1_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\cols_cast17_loc_c28_U/U_fifo_w11_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cols_cast17_loc_c28_U/U_fifo_w11_d3_A_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__1_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__1_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\cols_cast17_loc_c28_U/U_fifo_w11_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cols_cast17_loc_c28_U/U_fifo_w11_d3_A_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__1_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__1_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d1_A
   (img_0_cols_V_c30_full_n,
    img_0_cols_V_c30_empty_n,
    D,
    CvtColor_1_U0_p_src_rows_V_read,
    Array2Mat_U0_img_0_rows_V_read,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    ap_rst_n);
  output img_0_cols_V_c30_full_n;
  output img_0_cols_V_c30_empty_n;
  output [31:0]D;
  input CvtColor_1_U0_p_src_rows_V_read;
  input Array2Mat_U0_img_0_rows_V_read;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]if_din;
  input ap_rst_n;

  wire Array2Mat_U0_img_0_rows_V_read;
  wire CvtColor_1_U0_p_src_rows_V_read;
  wire [31:0]D;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]if_din;
  wire img_0_cols_V_c30_empty_n;
  wire img_0_cols_V_c30_full_n;
  wire internal_empty_n_i_1__13_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__13_n_0;
  wire \mOutPtr[0]_i_1__13_n_0 ;
  wire \mOutPtr[1]_i_1__10_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d1_A_shiftReg_25 U_fifo_w32_d1_A_ram
       (.Array2Mat_U0_img_0_rows_V_read(Array2Mat_U0_img_0_rows_V_read),
        .D(D),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .internal_full_n_reg(img_0_cols_V_c30_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA000A888A888A888)) 
    internal_empty_n_i_1__13
       (.I0(ap_rst_n),
        .I1(img_0_cols_V_c30_empty_n),
        .I2(img_0_cols_V_c30_full_n),
        .I3(Array2Mat_U0_img_0_rows_V_read),
        .I4(CvtColor_1_U0_p_src_rows_V_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_0),
        .Q(img_0_cols_V_c30_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF3F377FF3333)) 
    internal_full_n_i_1__13
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(CvtColor_1_U0_p_src_rows_V_read),
        .I3(Array2Mat_U0_img_0_rows_V_read),
        .I4(img_0_cols_V_c30_full_n),
        .I5(img_0_cols_V_c30_empty_n),
        .O(internal_full_n_i_1__13_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__13
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_0),
        .Q(img_0_cols_V_c30_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__13 
       (.I0(Array2Mat_U0_img_0_rows_V_read),
        .I1(CvtColor_1_U0_p_src_rows_V_read),
        .I2(img_0_cols_V_c30_empty_n),
        .I3(img_0_cols_V_c30_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(img_0_cols_V_c30_full_n),
        .I2(img_0_cols_V_c30_empty_n),
        .I3(CvtColor_1_U0_p_src_rows_V_read),
        .I4(Array2Mat_U0_img_0_rows_V_read),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__10_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d1_A_0
   (img_0_cols_V_c_full_n,
    img_0_cols_V_c_empty_n,
    \SRL_SIG_reg[0][31] ,
    Array2Mat_U0_img_0_rows_V_read,
    Block_Mat_exit418_pr_U0_ap_ready,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    ap_rst_n);
  output img_0_cols_V_c_full_n;
  output img_0_cols_V_c_empty_n;
  output [31:0]\SRL_SIG_reg[0][31] ;
  input Array2Mat_U0_img_0_rows_V_read;
  input Block_Mat_exit418_pr_U0_ap_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]if_din;
  input ap_rst_n;

  wire Array2Mat_U0_img_0_rows_V_read;
  wire Block_Mat_exit418_pr_U0_ap_ready;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]if_din;
  wire img_0_cols_V_c_empty_n;
  wire img_0_cols_V_c_full_n;
  wire internal_empty_n_i_1__0_n_0;
  wire internal_full_n_i_1__0_n_0;
  wire mOutPtr0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d1_A_shiftReg_24 U_fifo_w32_d1_A_ram
       (.Block_Mat_exit418_pr_U0_ap_ready(Block_Mat_exit418_pr_U0_ap_ready),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .internal_full_n_reg(img_0_cols_V_c_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__0
       (.I0(img_0_cols_V_c_empty_n),
        .I1(mOutPtr0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_0),
        .Q(img_0_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__0
       (.I0(mOutPtr0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_0_cols_V_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2A00)) 
    internal_full_n_i_2__0
       (.I0(Block_Mat_exit418_pr_U0_ap_ready),
        .I1(Array2Mat_U0_img_0_rows_V_read),
        .I2(img_0_cols_V_c_empty_n),
        .I3(img_0_cols_V_c_full_n),
        .O(mOutPtr0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h2A00)) 
    internal_full_n_i_3__0
       (.I0(Array2Mat_U0_img_0_rows_V_read),
        .I1(Block_Mat_exit418_pr_U0_ap_ready),
        .I2(img_0_cols_V_c_full_n),
        .I3(img_0_cols_V_c_empty_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_0),
        .Q(img_0_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__0 
       (.I0(Block_Mat_exit418_pr_U0_ap_ready),
        .I1(Array2Mat_U0_img_0_rows_V_read),
        .I2(img_0_cols_V_c_empty_n),
        .I3(img_0_cols_V_c_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(img_0_cols_V_c_full_n),
        .I2(img_0_cols_V_c_empty_n),
        .I3(Array2Mat_U0_img_0_rows_V_read),
        .I4(Block_Mat_exit418_pr_U0_ap_ready),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d1_A_11
   (in_V_c_full_n,
    in_V_c_empty_n,
    \sext_cast_i_reg_415_reg[29] ,
    Array2Mat_U0_img_0_rows_V_read,
    Block_Mat_exit418_pr_U0_ap_ready,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    ap_rst_n);
  output in_V_c_full_n;
  output in_V_c_empty_n;
  output [29:0]\sext_cast_i_reg_415_reg[29] ;
  input Array2Mat_U0_img_0_rows_V_read;
  input Block_Mat_exit418_pr_U0_ap_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input [29:0]if_din;
  input ap_rst_n;

  wire Array2Mat_U0_img_0_rows_V_read;
  wire Block_Mat_exit418_pr_U0_ap_ready;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [29:0]if_din;
  wire in_V_c_empty_n;
  wire in_V_c_full_n;
  wire internal_empty_n_i_1__6_n_0;
  wire internal_full_n_i_1__6_n_0;
  wire mOutPtr0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [29:0]\sext_cast_i_reg_415_reg[29] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d1_A_shiftReg U_fifo_w32_d1_A_ram
       (.Block_Mat_exit418_pr_U0_ap_ready(Block_Mat_exit418_pr_U0_ap_ready),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .internal_full_n_reg(in_V_c_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\sext_cast_i_reg_415_reg[29] (\sext_cast_i_reg_415_reg[29] ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__6
       (.I0(in_V_c_empty_n),
        .I1(mOutPtr0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_0),
        .Q(in_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__6
       (.I0(mOutPtr0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(in_V_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__6_n_0));
  LUT4 #(
    .INIT(16'h2A00)) 
    internal_full_n_i_2__6
       (.I0(Block_Mat_exit418_pr_U0_ap_ready),
        .I1(Array2Mat_U0_img_0_rows_V_read),
        .I2(in_V_c_empty_n),
        .I3(in_V_c_full_n),
        .O(mOutPtr0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h2A00)) 
    internal_full_n_i_3__4
       (.I0(Array2Mat_U0_img_0_rows_V_read),
        .I1(Block_Mat_exit418_pr_U0_ap_ready),
        .I2(in_V_c_full_n),
        .I3(in_V_c_empty_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_0),
        .Q(in_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__6 
       (.I0(Block_Mat_exit418_pr_U0_ap_ready),
        .I1(Array2Mat_U0_img_0_rows_V_read),
        .I2(in_V_c_empty_n),
        .I3(in_V_c_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(in_V_c_full_n),
        .I2(in_V_c_empty_n),
        .I3(Array2Mat_U0_img_0_rows_V_read),
        .I4(Block_Mat_exit418_pr_U0_ap_ready),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d1_A_3
   (img_0_rows_V_c29_full_n,
    img_0_rows_V_c29_empty_n,
    \rows_reg_348_reg[31] ,
    CvtColor_1_U0_p_src_rows_V_read,
    Array2Mat_U0_img_0_rows_V_read,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    ap_rst_n);
  output img_0_rows_V_c29_full_n;
  output img_0_rows_V_c29_empty_n;
  output [31:0]\rows_reg_348_reg[31] ;
  input CvtColor_1_U0_p_src_rows_V_read;
  input Array2Mat_U0_img_0_rows_V_read;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]if_din;
  input ap_rst_n;

  wire Array2Mat_U0_img_0_rows_V_read;
  wire CvtColor_1_U0_p_src_rows_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]if_din;
  wire img_0_rows_V_c29_empty_n;
  wire img_0_rows_V_c29_full_n;
  wire internal_empty_n_i_1__12_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__12_n_0;
  wire \mOutPtr[0]_i_1__12_n_0 ;
  wire \mOutPtr[1]_i_1__9_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [31:0]\rows_reg_348_reg[31] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d1_A_shiftReg_20 U_fifo_w32_d1_A_ram
       (.Array2Mat_U0_img_0_rows_V_read(Array2Mat_U0_img_0_rows_V_read),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .internal_full_n_reg(img_0_rows_V_c29_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\rows_reg_348_reg[31] (\rows_reg_348_reg[31] ));
  LUT6 #(
    .INIT(64'hA000A888A888A888)) 
    internal_empty_n_i_1__12
       (.I0(ap_rst_n),
        .I1(img_0_rows_V_c29_empty_n),
        .I2(img_0_rows_V_c29_full_n),
        .I3(Array2Mat_U0_img_0_rows_V_read),
        .I4(CvtColor_1_U0_p_src_rows_V_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_0),
        .Q(img_0_rows_V_c29_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF3F377FF3333)) 
    internal_full_n_i_1__12
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(CvtColor_1_U0_p_src_rows_V_read),
        .I3(Array2Mat_U0_img_0_rows_V_read),
        .I4(img_0_rows_V_c29_full_n),
        .I5(img_0_rows_V_c29_empty_n),
        .O(internal_full_n_i_1__12_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__12
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_0),
        .Q(img_0_rows_V_c29_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__12 
       (.I0(Array2Mat_U0_img_0_rows_V_read),
        .I1(CvtColor_1_U0_p_src_rows_V_read),
        .I2(img_0_rows_V_c29_empty_n),
        .I3(img_0_rows_V_c29_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(img_0_rows_V_c29_full_n),
        .I2(img_0_rows_V_c29_empty_n),
        .I3(CvtColor_1_U0_p_src_rows_V_read),
        .I4(Array2Mat_U0_img_0_rows_V_read),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__9_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d1_A_4
   (r_V_reg_428_reg__0,
    img_0_rows_V_c_full_n,
    \SRL_SIG_reg[0][31] ,
    cols_cast17_loc_c_empty_n,
    cols_cast17_loc_c28_full_n,
    img_0_cols_V_c_empty_n,
    Array2Mat_U0_img_0_rows_V_read,
    Block_Mat_exit418_pr_U0_ap_ready,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    ap_rst_n);
  output r_V_reg_428_reg__0;
  output img_0_rows_V_c_full_n;
  output [31:0]\SRL_SIG_reg[0][31] ;
  input cols_cast17_loc_c_empty_n;
  input cols_cast17_loc_c28_full_n;
  input img_0_cols_V_c_empty_n;
  input Array2Mat_U0_img_0_rows_V_read;
  input Block_Mat_exit418_pr_U0_ap_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]if_din;
  input ap_rst_n;

  wire Array2Mat_U0_img_0_rows_V_read;
  wire Block_Mat_exit418_pr_U0_ap_ready;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_cast17_loc_c28_full_n;
  wire cols_cast17_loc_c_empty_n;
  wire [31:0]if_din;
  wire img_0_cols_V_c_empty_n;
  wire img_0_rows_V_c_empty_n;
  wire img_0_rows_V_c_full_n;
  wire internal_empty_n_i_1_n_0;
  wire internal_full_n_i_1_n_0;
  wire mOutPtr0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire r_V_reg_428_reg__0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d1_A_shiftReg_19 U_fifo_w32_d1_A_ram
       (.Block_Mat_exit418_pr_U0_ap_ready(Block_Mat_exit418_pr_U0_ap_ready),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .internal_full_n_reg(img_0_rows_V_c_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \cols_V_reg_404[31]_i_4 
       (.I0(img_0_rows_V_c_empty_n),
        .I1(cols_cast17_loc_c_empty_n),
        .I2(cols_cast17_loc_c28_full_n),
        .I3(img_0_cols_V_c_empty_n),
        .O(r_V_reg_428_reg__0));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1
       (.I0(img_0_rows_V_c_empty_n),
        .I1(mOutPtr0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_0),
        .Q(img_0_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1
       (.I0(mOutPtr0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_0_rows_V_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1_n_0));
  LUT4 #(
    .INIT(16'h2A00)) 
    internal_full_n_i_2
       (.I0(Block_Mat_exit418_pr_U0_ap_ready),
        .I1(Array2Mat_U0_img_0_rows_V_read),
        .I2(img_0_rows_V_c_empty_n),
        .I3(img_0_rows_V_c_full_n),
        .O(mOutPtr0));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h2A00)) 
    internal_full_n_i_3
       (.I0(Array2Mat_U0_img_0_rows_V_read),
        .I1(Block_Mat_exit418_pr_U0_ap_ready),
        .I2(img_0_rows_V_c_full_n),
        .I3(img_0_rows_V_c_empty_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_0),
        .Q(img_0_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1 
       (.I0(Block_Mat_exit418_pr_U0_ap_ready),
        .I1(Array2Mat_U0_img_0_rows_V_read),
        .I2(img_0_rows_V_c_empty_n),
        .I3(img_0_rows_V_c_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(img_0_rows_V_c_full_n),
        .I2(img_0_rows_V_c_empty_n),
        .I3(Array2Mat_U0_img_0_rows_V_read),
        .I4(Block_Mat_exit418_pr_U0_ap_ready),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d1_A_shiftReg
   (\sext_cast_i_reg_415_reg[29] ,
    internal_full_n_reg,
    Block_Mat_exit418_pr_U0_ap_ready,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    if_din,
    ap_clk);
  output [29:0]\sext_cast_i_reg_415_reg[29] ;
  input internal_full_n_reg;
  input Block_Mat_exit418_pr_U0_ap_ready;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [29:0]if_din;
  input ap_clk;

  wire Block_Mat_exit418_pr_U0_ap_ready;
  wire [31:2]\SRL_SIG_reg[0]_0 ;
  wire [31:2]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [29:0]if_din;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [29:0]\sext_cast_i_reg_415_reg[29] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__1 
       (.I0(internal_full_n_reg),
        .I1(Block_Mat_exit418_pr_U0_ap_ready),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[16]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[17]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[18]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[19]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[20]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[21]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[22]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[23]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[24]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[25]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[26]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[27]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[28]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[29]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sext_cast_i_reg_415[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\sext_cast_i_reg_415_reg[29] [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sext_cast_i_reg_415[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\sext_cast_i_reg_415_reg[29] [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sext_cast_i_reg_415[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\sext_cast_i_reg_415_reg[29] [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sext_cast_i_reg_415[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\sext_cast_i_reg_415_reg[29] [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sext_cast_i_reg_415[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\sext_cast_i_reg_415_reg[29] [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sext_cast_i_reg_415[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\sext_cast_i_reg_415_reg[29] [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sext_cast_i_reg_415[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\sext_cast_i_reg_415_reg[29] [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sext_cast_i_reg_415[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\sext_cast_i_reg_415_reg[29] [16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sext_cast_i_reg_415[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\sext_cast_i_reg_415_reg[29] [17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sext_cast_i_reg_415[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\sext_cast_i_reg_415_reg[29] [18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sext_cast_i_reg_415[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\sext_cast_i_reg_415_reg[29] [19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sext_cast_i_reg_415[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\sext_cast_i_reg_415_reg[29] [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sext_cast_i_reg_415[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\sext_cast_i_reg_415_reg[29] [20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sext_cast_i_reg_415[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\sext_cast_i_reg_415_reg[29] [21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sext_cast_i_reg_415[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\sext_cast_i_reg_415_reg[29] [22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sext_cast_i_reg_415[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\sext_cast_i_reg_415_reg[29] [23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sext_cast_i_reg_415[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\sext_cast_i_reg_415_reg[29] [24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sext_cast_i_reg_415[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\sext_cast_i_reg_415_reg[29] [25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sext_cast_i_reg_415[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\sext_cast_i_reg_415_reg[29] [26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sext_cast_i_reg_415[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\sext_cast_i_reg_415_reg[29] [27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sext_cast_i_reg_415[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\sext_cast_i_reg_415_reg[29] [28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sext_cast_i_reg_415[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\sext_cast_i_reg_415_reg[29] [29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sext_cast_i_reg_415[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\sext_cast_i_reg_415_reg[29] [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sext_cast_i_reg_415[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\sext_cast_i_reg_415_reg[29] [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sext_cast_i_reg_415[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\sext_cast_i_reg_415_reg[29] [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sext_cast_i_reg_415[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\sext_cast_i_reg_415_reg[29] [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sext_cast_i_reg_415[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\sext_cast_i_reg_415_reg[29] [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sext_cast_i_reg_415[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\sext_cast_i_reg_415_reg[29] [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sext_cast_i_reg_415[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\sext_cast_i_reg_415_reg[29] [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sext_cast_i_reg_415[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\sext_cast_i_reg_415_reg[29] [9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d1_A_shiftReg_19
   (\SRL_SIG_reg[0][31]_0 ,
    internal_full_n_reg,
    Block_Mat_exit418_pr_U0_ap_ready,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    if_din,
    ap_clk);
  output [31:0]\SRL_SIG_reg[0][31]_0 ;
  input internal_full_n_reg;
  input Block_Mat_exit418_pr_U0_ap_ready;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [31:0]if_din;
  input ap_clk;

  wire Block_Mat_exit418_pr_U0_ap_ready;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [31:0]if_din;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(internal_full_n_reg),
        .I1(Block_Mat_exit418_pr_U0_ap_ready),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_399[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_399[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_399[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_399[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_399[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_399[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_399[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_399[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_399[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_399[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_399[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_399[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_399[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_399[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_399[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_399[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_399[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_399[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_399[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_399[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_399[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_399[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_399[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_399[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_399[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_399[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_399[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_399[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_399[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_399[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_399[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_399[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d1_A_shiftReg_20
   (\rows_reg_348_reg[31] ,
    internal_full_n_reg,
    Array2Mat_U0_img_0_rows_V_read,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    if_din,
    ap_clk);
  output [31:0]\rows_reg_348_reg[31] ;
  input internal_full_n_reg;
  input Array2Mat_U0_img_0_rows_V_read;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [31:0]if_din;
  input ap_clk;

  wire Array2Mat_U0_img_0_rows_V_read;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [31:0]if_din;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [31:0]\rows_reg_348_reg[31] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__2 
       (.I0(internal_full_n_reg),
        .I1(Array2Mat_U0_img_0_rows_V_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\rows_reg_348_reg[31] [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\rows_reg_348_reg[31] [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\rows_reg_348_reg[31] [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\rows_reg_348_reg[31] [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\rows_reg_348_reg[31] [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\rows_reg_348_reg[31] [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\rows_reg_348_reg[31] [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\rows_reg_348_reg[31] [16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\rows_reg_348_reg[31] [17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\rows_reg_348_reg[31] [18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\rows_reg_348_reg[31] [19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\rows_reg_348_reg[31] [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\rows_reg_348_reg[31] [20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\rows_reg_348_reg[31] [21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\rows_reg_348_reg[31] [22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\rows_reg_348_reg[31] [23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\rows_reg_348_reg[31] [24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\rows_reg_348_reg[31] [25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\rows_reg_348_reg[31] [26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\rows_reg_348_reg[31] [27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\rows_reg_348_reg[31] [28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\rows_reg_348_reg[31] [29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\rows_reg_348_reg[31] [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\rows_reg_348_reg[31] [30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\rows_reg_348_reg[31] [31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\rows_reg_348_reg[31] [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\rows_reg_348_reg[31] [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\rows_reg_348_reg[31] [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\rows_reg_348_reg[31] [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\rows_reg_348_reg[31] [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\rows_reg_348_reg[31] [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\rows_reg_348_reg[31] [9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d1_A_shiftReg_24
   (\SRL_SIG_reg[0][31]_0 ,
    internal_full_n_reg,
    Block_Mat_exit418_pr_U0_ap_ready,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    if_din,
    ap_clk);
  output [31:0]\SRL_SIG_reg[0][31]_0 ;
  input internal_full_n_reg;
  input Block_Mat_exit418_pr_U0_ap_ready;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [31:0]if_din;
  input ap_clk;

  wire Block_Mat_exit418_pr_U0_ap_ready;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [31:0]if_din;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__0 
       (.I0(internal_full_n_reg),
        .I1(Block_Mat_exit418_pr_U0_ap_ready),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_404[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_404[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_404[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_404[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_404[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_404[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_404[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_404[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_404[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_404[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_404[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_404[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_404[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_404[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_404[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_404[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_404[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_404[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_404[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_404[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_404[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_404[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_404[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_404[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_404[31]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_404[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_404[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_404[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_404[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_404[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_404[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_404[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d1_A_shiftReg_25
   (D,
    internal_full_n_reg,
    Array2Mat_U0_img_0_rows_V_read,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    if_din,
    ap_clk);
  output [31:0]D;
  input internal_full_n_reg;
  input Array2Mat_U0_img_0_rows_V_read;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [31:0]if_din;
  input ap_clk;

  wire Array2Mat_U0_img_0_rows_V_read;
  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [31:0]if_din;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__3 
       (.I0(internal_full_n_reg),
        .I1(Array2Mat_U0_img_0_rows_V_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[31]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d3_A
   (start_once_reg_reg,
    out,
    img_1_cols_V_c_empty_n,
    img_1_rows_V_c_full_n,
    img_2_cols_V_c_full_n,
    img_2_rows_V_c_full_n,
    img_0_rows_V_c_full_n,
    img_0_cols_V_c_full_n,
    if_din,
    ap_clk,
    CvtColor_U0_p_src_rows_V_read,
    Block_Mat_exit418_pr_U0_ap_ready,
    ap_rst_n_inv,
    ap_rst_n,
    Q,
    img_1_rows_V_c_empty_n,
    CvtColor_U0_ap_start);
  output start_once_reg_reg;
  output [31:0]out;
  output img_1_cols_V_c_empty_n;
  input img_1_rows_V_c_full_n;
  input img_2_cols_V_c_full_n;
  input img_2_rows_V_c_full_n;
  input img_0_rows_V_c_full_n;
  input img_0_cols_V_c_full_n;
  input [31:0]if_din;
  input ap_clk;
  input CvtColor_U0_p_src_rows_V_read;
  input Block_Mat_exit418_pr_U0_ap_ready;
  input ap_rst_n_inv;
  input ap_rst_n;
  input [0:0]Q;
  input img_1_rows_V_c_empty_n;
  input CvtColor_U0_ap_start;

  wire Block_Mat_exit418_pr_U0_ap_ready;
  wire CvtColor_U0_ap_start;
  wire CvtColor_U0_p_src_rows_V_read;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]if_din;
  wire img_0_cols_V_c_full_n;
  wire img_0_rows_V_c_full_n;
  wire img_1_cols_V_c_empty_n;
  wire img_1_cols_V_c_full_n;
  wire img_1_rows_V_c_empty_n;
  wire img_1_rows_V_c_full_n;
  wire img_2_cols_V_c_full_n;
  wire img_2_rows_V_c_full_n;
  wire internal_empty_n_i_1__2_n_0;
  wire internal_full_n_i_1__2_n_0;
  wire internal_full_n_i_3__2_n_0;
  wire [2:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire \mOutPtr[2]_i_3__0_n_0 ;
  wire [31:0]out;
  wire start_once_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d3_A_shiftReg_18 U_fifo_w32_d3_A_ram
       (.Block_Mat_exit418_pr_U0_ap_ready(Block_Mat_exit418_pr_U0_ap_ready),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .img_0_cols_V_c_full_n(img_0_cols_V_c_full_n),
        .img_0_rows_V_c_full_n(img_0_rows_V_c_full_n),
        .img_1_cols_V_c_full_n(img_1_cols_V_c_full_n),
        .img_1_rows_V_c_full_n(img_1_rows_V_c_full_n),
        .img_2_cols_V_c_full_n(img_2_cols_V_c_full_n),
        .img_2_rows_V_c_full_n(img_2_rows_V_c_full_n),
        .mOutPtr(mOutPtr),
        .out(out),
        .start_once_reg_reg(start_once_reg_reg));
  LUT6 #(
    .INIT(64'hA0E000E0A0E0A0E0)) 
    internal_empty_n_i_1__2
       (.I0(img_1_cols_V_c_empty_n),
        .I1(mOutPtr0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__2_n_0),
        .O(internal_empty_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_0),
        .Q(img_1_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__2
       (.I0(mOutPtr0),
        .I1(internal_full_n_i_3__2_n_0),
        .I2(mOutPtr[1]),
        .I3(img_1_cols_V_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h2AAAAAAA00000000)) 
    internal_full_n_i_2__2
       (.I0(Block_Mat_exit418_pr_U0_ap_ready),
        .I1(CvtColor_U0_ap_start),
        .I2(img_1_rows_V_c_empty_n),
        .I3(Q),
        .I4(img_1_cols_V_c_empty_n),
        .I5(img_1_cols_V_c_full_n),
        .O(mOutPtr0));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__2
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_0),
        .Q(img_1_cols_V_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__2 
       (.I0(Block_Mat_exit418_pr_U0_ap_ready),
        .I1(CvtColor_U0_p_src_rows_V_read),
        .I2(img_1_cols_V_c_empty_n),
        .I3(img_1_cols_V_c_full_n),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__2 
       (.I0(mOutPtr[0]),
        .I1(img_1_cols_V_c_full_n),
        .I2(img_1_cols_V_c_empty_n),
        .I3(CvtColor_U0_p_src_rows_V_read),
        .I4(Block_Mat_exit418_pr_U0_ap_ready),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'hE7FF1800)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr110_out),
        .I3(\mOutPtr[2]_i_3__0_n_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    \mOutPtr[2]_i_2__0 
       (.I0(CvtColor_U0_ap_start),
        .I1(img_1_rows_V_c_empty_n),
        .I2(Q),
        .I3(Block_Mat_exit418_pr_U0_ap_ready),
        .I4(img_1_cols_V_c_full_n),
        .I5(img_1_cols_V_c_empty_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h6AAAAAAAC0000000)) 
    \mOutPtr[2]_i_3__0 
       (.I0(img_1_cols_V_c_full_n),
        .I1(img_1_cols_V_c_empty_n),
        .I2(Q),
        .I3(img_1_rows_V_c_empty_n),
        .I4(CvtColor_U0_ap_start),
        .I5(Block_Mat_exit418_pr_U0_ap_ready),
        .O(\mOutPtr[2]_i_3__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d3_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d3_A_6
   (out,
    img_1_rows_V_c_full_n,
    img_1_rows_V_c_empty_n,
    if_din,
    ap_clk,
    CvtColor_U0_p_src_rows_V_read,
    Block_Mat_exit418_pr_U0_ap_ready,
    ap_rst_n_inv,
    ap_rst_n,
    Q,
    img_1_cols_V_c_empty_n,
    CvtColor_U0_ap_start);
  output [31:0]out;
  output img_1_rows_V_c_full_n;
  output img_1_rows_V_c_empty_n;
  input [31:0]if_din;
  input ap_clk;
  input CvtColor_U0_p_src_rows_V_read;
  input Block_Mat_exit418_pr_U0_ap_ready;
  input ap_rst_n_inv;
  input ap_rst_n;
  input [0:0]Q;
  input img_1_cols_V_c_empty_n;
  input CvtColor_U0_ap_start;

  wire Block_Mat_exit418_pr_U0_ap_ready;
  wire CvtColor_U0_ap_start;
  wire CvtColor_U0_p_src_rows_V_read;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]if_din;
  wire img_1_cols_V_c_empty_n;
  wire img_1_rows_V_c_empty_n;
  wire img_1_rows_V_c_full_n;
  wire internal_empty_n_i_1__1_n_0;
  wire internal_full_n_i_1__1_n_0;
  wire internal_full_n_i_3__1_n_0;
  wire [2:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[2]_i_3_n_0 ;
  wire [31:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d3_A_shiftReg U_fifo_w32_d3_A_ram
       (.Block_Mat_exit418_pr_U0_ap_ready(Block_Mat_exit418_pr_U0_ap_ready),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .internal_full_n_reg(img_1_rows_V_c_full_n),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'hA0E000E0A0E0A0E0)) 
    internal_empty_n_i_1__1
       (.I0(img_1_rows_V_c_empty_n),
        .I1(mOutPtr0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__1_n_0),
        .O(internal_empty_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_0),
        .Q(img_1_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__1
       (.I0(mOutPtr0),
        .I1(internal_full_n_i_3__1_n_0),
        .I2(mOutPtr[1]),
        .I3(img_1_rows_V_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h2AAAAAAA00000000)) 
    internal_full_n_i_2__1
       (.I0(Block_Mat_exit418_pr_U0_ap_ready),
        .I1(CvtColor_U0_ap_start),
        .I2(img_1_cols_V_c_empty_n),
        .I3(Q),
        .I4(img_1_rows_V_c_empty_n),
        .I5(img_1_rows_V_c_full_n),
        .O(mOutPtr0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__1
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_0),
        .Q(img_1_rows_V_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__1 
       (.I0(Block_Mat_exit418_pr_U0_ap_ready),
        .I1(CvtColor_U0_p_src_rows_V_read),
        .I2(img_1_rows_V_c_empty_n),
        .I3(img_1_rows_V_c_full_n),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__1 
       (.I0(mOutPtr[0]),
        .I1(img_1_rows_V_c_full_n),
        .I2(img_1_rows_V_c_empty_n),
        .I3(CvtColor_U0_p_src_rows_V_read),
        .I4(Block_Mat_exit418_pr_U0_ap_ready),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'hE7FF1800)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr110_out),
        .I3(\mOutPtr[2]_i_3_n_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    \mOutPtr[2]_i_2 
       (.I0(CvtColor_U0_ap_start),
        .I1(img_1_cols_V_c_empty_n),
        .I2(Q),
        .I3(Block_Mat_exit418_pr_U0_ap_ready),
        .I4(img_1_rows_V_c_full_n),
        .I5(img_1_rows_V_c_empty_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h6AAAAAAAC0000000)) 
    \mOutPtr[2]_i_3 
       (.I0(img_1_rows_V_c_full_n),
        .I1(img_1_rows_V_c_empty_n),
        .I2(Q),
        .I3(img_1_cols_V_c_empty_n),
        .I4(CvtColor_U0_ap_start),
        .I5(Block_Mat_exit418_pr_U0_ap_ready),
        .O(\mOutPtr[2]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d3_A_shiftReg
   (out,
    mOutPtr,
    internal_full_n_reg,
    Block_Mat_exit418_pr_U0_ap_ready,
    if_din,
    ap_clk);
  output [31:0]out;
  input [2:0]mOutPtr;
  input internal_full_n_reg;
  input Block_Mat_exit418_pr_U0_ap_ready;
  input [31:0]if_din;
  input ap_clk;

  wire Block_Mat_exit418_pr_U0_ap_ready;
  wire \SRL_SIG_reg[3][0]_srl4_i_2_n_0 ;
  wire \SRL_SIG_reg[3][0]_srl4_i_3_n_0 ;
  wire ap_clk;
  wire [31:0]if_din;
  wire internal_full_n_reg;
  wire [2:0]mOutPtr;
  wire [31:0]out;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(internal_full_n_reg),
        .I1(Block_Mat_exit418_pr_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_rows_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d3_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d3_A_shiftReg_18
   (start_once_reg_reg,
    out,
    img_1_cols_V_c_full_n,
    img_1_rows_V_c_full_n,
    img_2_cols_V_c_full_n,
    img_2_rows_V_c_full_n,
    img_0_rows_V_c_full_n,
    img_0_cols_V_c_full_n,
    mOutPtr,
    Block_Mat_exit418_pr_U0_ap_ready,
    if_din,
    ap_clk);
  output start_once_reg_reg;
  output [31:0]out;
  input img_1_cols_V_c_full_n;
  input img_1_rows_V_c_full_n;
  input img_2_cols_V_c_full_n;
  input img_2_rows_V_c_full_n;
  input img_0_rows_V_c_full_n;
  input img_0_cols_V_c_full_n;
  input [2:0]mOutPtr;
  input Block_Mat_exit418_pr_U0_ap_ready;
  input [31:0]if_din;
  input ap_clk;

  wire Block_Mat_exit418_pr_U0_ap_ready;
  wire \SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ;
  wire \SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ;
  wire ap_clk;
  wire [31:0]if_din;
  wire img_0_cols_V_c_full_n;
  wire img_0_rows_V_c_full_n;
  wire img_1_cols_V_c_full_n;
  wire img_1_rows_V_c_full_n;
  wire img_2_cols_V_c_full_n;
  wire img_2_rows_V_c_full_n;
  wire [2:0]mOutPtr;
  wire [31:0]out;
  wire shiftReg_ce;
  wire start_once_reg_reg;

  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(img_1_cols_V_c_full_n),
        .I1(Block_Mat_exit418_pr_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_1_cols_V_c_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[3][0]_srl4_i_3__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[9]),
        .Q(out[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    int_ap_ready_i_4
       (.I0(img_1_cols_V_c_full_n),
        .I1(img_1_rows_V_c_full_n),
        .I2(img_2_cols_V_c_full_n),
        .I3(img_2_rows_V_c_full_n),
        .I4(img_0_rows_V_c_full_n),
        .I5(img_0_cols_V_c_full_n),
        .O(start_once_reg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A
   (img_2_cols_V_c_full_n,
    img_2_cols_V_c_empty_n,
    out,
    Mat2Array_U0_img_rows_V_read,
    Block_Mat_exit418_pr_U0_ap_ready,
    cols,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n);
  output img_2_cols_V_c_full_n;
  output img_2_cols_V_c_empty_n;
  output [31:0]out;
  input Mat2Array_U0_img_rows_V_read;
  input Block_Mat_exit418_pr_U0_ap_ready;
  input [31:0]cols;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;

  wire Block_Mat_exit418_pr_U0_ap_ready;
  wire Mat2Array_U0_img_rows_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]cols;
  wire img_2_cols_V_c_empty_n;
  wire img_2_cols_V_c_full_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__4_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__4_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[1]_i_1__18_n_0 ;
  wire \mOutPtr[2]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_1__0_n_0 ;
  wire \mOutPtr[3]_i_2__0_n_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [31:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A_shiftReg_16 U_fifo_w32_d4_A_ram
       (.Block_Mat_exit418_pr_U0_ap_ready(Block_Mat_exit418_pr_U0_ap_ready),
        .Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .cols(cols),
        .internal_full_n_reg(img_2_cols_V_c_full_n),
        .out(out));
  LUT6 #(
    .INIT(64'hA000A888A888A888)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(img_2_cols_V_c_empty_n),
        .I2(img_2_cols_V_c_full_n),
        .I3(Block_Mat_exit418_pr_U0_ap_ready),
        .I4(Mat2Array_U0_img_rows_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__0
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_0),
        .Q(img_2_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF3F377FF3333)) 
    internal_full_n_i_1__4
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Mat2Array_U0_img_rows_V_read),
        .I3(Block_Mat_exit418_pr_U0_ap_ready),
        .I4(img_2_cols_V_c_full_n),
        .I5(img_2_cols_V_c_empty_n),
        .O(internal_full_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__4
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_0),
        .Q(img_2_cols_V_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h59995555A666AAAA)) 
    \mOutPtr[1]_i_1__18 
       (.I0(mOutPtr_reg__0[0]),
        .I1(Mat2Array_U0_img_rows_V_read),
        .I2(Block_Mat_exit418_pr_U0_ap_ready),
        .I3(img_2_cols_V_c_full_n),
        .I4(img_2_cols_V_c_empty_n),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h6AC0)) 
    \mOutPtr[3]_i_1__0 
       (.I0(img_2_cols_V_c_full_n),
        .I1(img_2_cols_V_c_empty_n),
        .I2(Mat2Array_U0_img_rows_V_read),
        .I3(Block_Mat_exit418_pr_U0_ap_ready),
        .O(\mOutPtr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__0 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h2A00)) 
    \mOutPtr[3]_i_3__0 
       (.I0(Mat2Array_U0_img_rows_V_read),
        .I1(Block_Mat_exit418_pr_U0_ap_ready),
        .I2(img_2_cols_V_c_full_n),
        .I3(img_2_cols_V_c_empty_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1__18_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_1__2_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[3]_i_2__0_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d4_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A_10
   (img_2_rows_V_c_full_n,
    img_2_rows_V_c_empty_n,
    out,
    Mat2Array_U0_img_rows_V_read,
    Block_Mat_exit418_pr_U0_ap_ready,
    in,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n);
  output img_2_rows_V_c_full_n;
  output img_2_rows_V_c_empty_n;
  output [31:0]out;
  input Mat2Array_U0_img_rows_V_read;
  input Block_Mat_exit418_pr_U0_ap_ready;
  input [31:0]in;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;

  wire Block_Mat_exit418_pr_U0_ap_ready;
  wire Mat2Array_U0_img_rows_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_2_rows_V_c_empty_n;
  wire img_2_rows_V_c_full_n;
  wire [31:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__3_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__3_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__19_n_0 ;
  wire \mOutPtr[2]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_1_n_0 ;
  wire \mOutPtr[3]_i_2_n_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [31:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A_shiftReg_13 U_fifo_w32_d4_A_ram
       (.Block_Mat_exit418_pr_U0_ap_ready(Block_Mat_exit418_pr_U0_ap_ready),
        .Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .in(in),
        .internal_full_n_reg(img_2_rows_V_c_full_n),
        .out(out));
  LUT6 #(
    .INIT(64'hA000A888A888A888)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(img_2_rows_V_c_empty_n),
        .I2(img_2_rows_V_c_full_n),
        .I3(Block_Mat_exit418_pr_U0_ap_ready),
        .I4(Mat2Array_U0_img_rows_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_0),
        .Q(img_2_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF3F377FF3333)) 
    internal_full_n_i_1__3
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Mat2Array_U0_img_rows_V_read),
        .I3(Block_Mat_exit418_pr_U0_ap_ready),
        .I4(img_2_rows_V_c_full_n),
        .I5(img_2_rows_V_c_empty_n),
        .O(internal_full_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__3
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_0),
        .Q(img_2_rows_V_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h59995555A666AAAA)) 
    \mOutPtr[1]_i_1__19 
       (.I0(mOutPtr_reg__0[0]),
        .I1(Mat2Array_U0_img_rows_V_read),
        .I2(Block_Mat_exit418_pr_U0_ap_ready),
        .I3(img_2_rows_V_c_full_n),
        .I4(img_2_rows_V_c_empty_n),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h6AC0)) 
    \mOutPtr[3]_i_1 
       (.I0(img_2_rows_V_c_full_n),
        .I1(img_2_rows_V_c_empty_n),
        .I2(Mat2Array_U0_img_rows_V_read),
        .I3(Block_Mat_exit418_pr_U0_ap_ready),
        .O(\mOutPtr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2A00)) 
    \mOutPtr[3]_i_3 
       (.I0(Mat2Array_U0_img_rows_V_read),
        .I1(Block_Mat_exit418_pr_U0_ap_ready),
        .I2(img_2_rows_V_c_full_n),
        .I3(img_2_rows_V_c_empty_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1__19_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1__1_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_2_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d4_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A_12
   (SR,
    Mat2Array_U0_img_rows_V_read,
    out_V_c_full_n,
    out,
    Q,
    hostmem_BVALID,
    Mat2Array_U0_ap_start,
    cols_cast17_loc_c28_empty_n,
    img_2_cols_V_c_empty_n,
    img_2_rows_V_c_empty_n,
    Block_Mat_exit418_pr_U0_ap_ready,
    in,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n);
  output [0:0]SR;
  output Mat2Array_U0_img_rows_V_read;
  output out_V_c_full_n;
  output [29:0]out;
  input [1:0]Q;
  input hostmem_BVALID;
  input Mat2Array_U0_ap_start;
  input cols_cast17_loc_c28_empty_n;
  input img_2_cols_V_c_empty_n;
  input img_2_rows_V_c_empty_n;
  input Block_Mat_exit418_pr_U0_ap_ready;
  input [29:0]in;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;

  wire Block_Mat_exit418_pr_U0_ap_ready;
  wire Mat2Array_U0_ap_start;
  wire Mat2Array_U0_img_rows_V_read;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_cast17_loc_c28_empty_n;
  wire hostmem_BVALID;
  wire img_2_cols_V_c_empty_n;
  wire img_2_rows_V_c_empty_n;
  wire [29:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__7_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__7_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_1__17_n_0 ;
  wire \mOutPtr[2]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_2__1_n_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [29:0]out;
  wire out_V_c_empty_n;
  wire out_V_c_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A_shiftReg U_fifo_w32_d4_A_ram
       (.Block_Mat_exit418_pr_U0_ap_ready(Block_Mat_exit418_pr_U0_ap_ready),
        .Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .in(in),
        .internal_full_n_reg(out_V_c_full_n),
        .out(out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cols_V_reg_321[31]_i_1 
       (.I0(out_V_c_empty_n),
        .I1(Mat2Array_U0_ap_start),
        .I2(cols_cast17_loc_c28_empty_n),
        .I3(Q[0]),
        .I4(img_2_cols_V_c_empty_n),
        .I5(img_2_rows_V_c_empty_n),
        .O(Mat2Array_U0_img_rows_V_read));
  LUT6 #(
    .INIT(64'hA000A888A888A888)) 
    internal_empty_n_i_1__7
       (.I0(ap_rst_n),
        .I1(out_V_c_empty_n),
        .I2(out_V_c_full_n),
        .I3(Block_Mat_exit418_pr_U0_ap_ready),
        .I4(Mat2Array_U0_img_rows_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__1
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_0),
        .Q(out_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF3F377FF3333)) 
    internal_full_n_i_1__7
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Mat2Array_U0_img_rows_V_read),
        .I3(Block_Mat_exit418_pr_U0_ap_ready),
        .I4(out_V_c_full_n),
        .I5(out_V_c_empty_n),
        .O(internal_full_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__7
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_0),
        .Q(out_V_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h59995555A666AAAA)) 
    \mOutPtr[1]_i_1__17 
       (.I0(mOutPtr_reg__0[0]),
        .I1(Mat2Array_U0_img_rows_V_read),
        .I2(Block_Mat_exit418_pr_U0_ap_ready),
        .I3(out_V_c_full_n),
        .I4(out_V_c_empty_n),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__3 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h6AC0)) 
    \mOutPtr[3]_i_1__1 
       (.I0(out_V_c_full_n),
        .I1(out_V_c_empty_n),
        .I2(Mat2Array_U0_img_rows_V_read),
        .I3(Block_Mat_exit418_pr_U0_ap_ready),
        .O(\mOutPtr[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__1 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h2A00)) 
    \mOutPtr[3]_i_3__1 
       (.I0(Mat2Array_U0_img_rows_V_read),
        .I1(Block_Mat_exit418_pr_U0_ap_ready),
        .I2(out_V_c_full_n),
        .I3(out_V_c_empty_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[1]_i_1__17_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[2]_i_1__3_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[3]_i_2__1_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_V_reg_217[31]_i_1 
       (.I0(Mat2Array_U0_img_rows_V_read),
        .I1(Q[1]),
        .I2(hostmem_BVALID),
        .O(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A_shiftReg
   (out,
    Q,
    internal_full_n_reg,
    Block_Mat_exit418_pr_U0_ap_ready,
    in,
    ap_clk);
  output [29:0]out;
  input [3:0]Q;
  input internal_full_n_reg;
  input Block_Mat_exit418_pr_U0_ap_ready;
  input [29:0]in;
  input ap_clk;

  wire Block_Mat_exit418_pr_U0_ap_ready;
  wire [3:0]Q;
  wire \SRL_SIG_reg[4][2]_srl5_i_2_n_0 ;
  wire \SRL_SIG_reg[4][2]_srl5_i_3_n_0 ;
  wire \SRL_SIG_reg[4][2]_srl5_i_4_n_0 ;
  wire ap_clk;
  wire [29:0]in;
  wire internal_full_n_reg;
  wire [29:0]out;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(\SRL_SIG_reg[4][2]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][2]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][2]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(\SRL_SIG_reg[4][2]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][2]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][2]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(\SRL_SIG_reg[4][2]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][2]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][2]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(\SRL_SIG_reg[4][2]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][2]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][2]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(\SRL_SIG_reg[4][2]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][2]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][2]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(\SRL_SIG_reg[4][2]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][2]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][2]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][16]_srl5 
       (.A0(\SRL_SIG_reg[4][2]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][2]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][2]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][17]_srl5 
       (.A0(\SRL_SIG_reg[4][2]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][2]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][2]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][18]_srl5 
       (.A0(\SRL_SIG_reg[4][2]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][2]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][2]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][19]_srl5 
       (.A0(\SRL_SIG_reg[4][2]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][2]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][2]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][20]_srl5 
       (.A0(\SRL_SIG_reg[4][2]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][2]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][2]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][21]_srl5 
       (.A0(\SRL_SIG_reg[4][2]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][2]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][2]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][22]_srl5 
       (.A0(\SRL_SIG_reg[4][2]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][2]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][2]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][23]_srl5 
       (.A0(\SRL_SIG_reg[4][2]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][2]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][2]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][24]_srl5 
       (.A0(\SRL_SIG_reg[4][2]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][2]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][2]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][25]_srl5 
       (.A0(\SRL_SIG_reg[4][2]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][2]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][2]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][26]_srl5 
       (.A0(\SRL_SIG_reg[4][2]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][2]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][2]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][27]_srl5 
       (.A0(\SRL_SIG_reg[4][2]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][2]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][2]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][28]_srl5 
       (.A0(\SRL_SIG_reg[4][2]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][2]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][2]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][29]_srl5 
       (.A0(\SRL_SIG_reg[4][2]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][2]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][2]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(\SRL_SIG_reg[4][2]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][2]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][2]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[4][2]_srl5_i_1 
       (.I0(internal_full_n_reg),
        .I1(Block_Mat_exit418_pr_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][2]_srl5_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(\SRL_SIG_reg[4][2]_srl5_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][2]_srl5_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(\SRL_SIG_reg[4][2]_srl5_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][2]_srl5_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\SRL_SIG_reg[4][2]_srl5_i_4_n_0 ));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][30]_srl5 
       (.A0(\SRL_SIG_reg[4][2]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][2]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][2]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][31]_srl5 
       (.A0(\SRL_SIG_reg[4][2]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][2]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][2]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(\SRL_SIG_reg[4][2]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][2]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][2]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(\SRL_SIG_reg[4][2]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][2]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][2]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(\SRL_SIG_reg[4][2]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][2]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][2]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(\SRL_SIG_reg[4][2]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][2]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][2]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(\SRL_SIG_reg[4][2]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][2]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][2]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(\SRL_SIG_reg[4][2]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][2]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][2]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\out_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(\SRL_SIG_reg[4][2]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][2]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][2]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d4_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A_shiftReg_13
   (out,
    Q,
    internal_full_n_reg,
    Block_Mat_exit418_pr_U0_ap_ready,
    in,
    ap_clk);
  output [31:0]out;
  input [3:0]Q;
  input internal_full_n_reg;
  input Block_Mat_exit418_pr_U0_ap_ready;
  input [31:0]in;
  input ap_clk;

  wire Block_Mat_exit418_pr_U0_ap_ready;
  wire [3:0]Q;
  wire \SRL_SIG_reg[4][0]_srl5_i_2_n_0 ;
  wire \SRL_SIG_reg[4][0]_srl5_i_3_n_0 ;
  wire \SRL_SIG_reg[4][0]_srl5_i_4_n_0 ;
  wire ap_clk;
  wire [31:0]in;
  wire internal_full_n_reg;
  wire [31:0]out;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[4][0]_srl5_i_1 
       (.I0(internal_full_n_reg),
        .I1(Block_Mat_exit418_pr_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][16]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][17]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][18]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][19]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][20]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][21]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][22]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][23]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][24]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][25]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][26]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][27]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][28]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][29]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][30]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][31]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d4_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A_shiftReg_16
   (out,
    Q,
    internal_full_n_reg,
    Block_Mat_exit418_pr_U0_ap_ready,
    cols,
    ap_clk);
  output [31:0]out;
  input [3:0]Q;
  input internal_full_n_reg;
  input Block_Mat_exit418_pr_U0_ap_ready;
  input [31:0]cols;
  input ap_clk;

  wire Block_Mat_exit418_pr_U0_ap_ready;
  wire [3:0]Q;
  wire \SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ;
  wire \SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ;
  wire \SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ;
  wire ap_clk;
  wire [31:0]cols;
  wire internal_full_n_reg;
  wire [31:0]out;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__0 
       (.I0(internal_full_n_reg),
        .I1(Block_Mat_exit418_pr_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][16]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][17]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][18]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][19]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][20]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][21]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][22]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][23]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][24]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][25]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][26]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][27]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][28]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][29]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][30]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][31]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img_2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(\SRL_SIG_reg[4][0]_srl5_i_2__0_n_0 ),
        .A1(\SRL_SIG_reg[4][0]_srl5_i_3__0_n_0 ),
        .A2(\SRL_SIG_reg[4][0]_srl5_i_4__0_n_0 ),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A
   (img_0_data_stream_0_full_n,
    img_0_data_stream_0_empty_n,
    B,
    CvtColor_1_U0_p_src_data_stream_0_V_read,
    Array2Mat_U0_img_data_stream_0_V_write,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    ap_rst_n);
  output img_0_data_stream_0_full_n;
  output img_0_data_stream_0_empty_n;
  output [7:0]B;
  input CvtColor_1_U0_p_src_data_stream_0_V_read;
  input Array2Mat_U0_img_data_stream_0_V_write;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]if_din;
  input ap_rst_n;

  wire Array2Mat_U0_img_data_stream_0_V_write;
  wire [7:0]B;
  wire CvtColor_1_U0_p_src_data_stream_0_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]if_din;
  wire img_0_data_stream_0_empty_n;
  wire img_0_data_stream_0_full_n;
  wire internal_empty_n_i_1__8_n_0;
  wire internal_full_n_i_1__8_n_0;
  wire mOutPtr0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[1]_i_1__5_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_23 U_fifo_w8_d1_A_ram
       (.Array2Mat_U0_img_data_stream_0_V_write(Array2Mat_U0_img_data_stream_0_V_write),
        .B(B),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .internal_full_n_reg(img_0_data_stream_0_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__8
       (.I0(img_0_data_stream_0_empty_n),
        .I1(mOutPtr0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_0),
        .Q(img_0_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__8
       (.I0(mOutPtr0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_0_data_stream_0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__8_n_0));
  LUT4 #(
    .INIT(16'h2A00)) 
    internal_full_n_i_2__8
       (.I0(Array2Mat_U0_img_data_stream_0_V_write),
        .I1(CvtColor_1_U0_p_src_data_stream_0_V_read),
        .I2(img_0_data_stream_0_empty_n),
        .I3(img_0_data_stream_0_full_n),
        .O(mOutPtr0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h2A00)) 
    internal_full_n_i_3__5
       (.I0(CvtColor_1_U0_p_src_data_stream_0_V_read),
        .I1(Array2Mat_U0_img_data_stream_0_V_write),
        .I2(img_0_data_stream_0_full_n),
        .I3(img_0_data_stream_0_empty_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_0),
        .Q(img_0_data_stream_0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__8 
       (.I0(Array2Mat_U0_img_data_stream_0_V_write),
        .I1(CvtColor_1_U0_p_src_data_stream_0_V_read),
        .I2(img_0_data_stream_0_empty_n),
        .I3(img_0_data_stream_0_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(img_0_data_stream_0_full_n),
        .I2(img_0_data_stream_0_empty_n),
        .I3(CvtColor_1_U0_p_src_data_stream_0_V_read),
        .I4(Array2Mat_U0_img_data_stream_0_V_write),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_1
   (\ap_CS_fsm_reg[11] ,
    img_0_data_stream_1_full_n,
    \ap_CS_fsm_reg[10] ,
    img_0_data_stream_1_empty_n,
    p,
    img_0_data_stream_2_full_n,
    img_0_data_stream_0_full_n,
    \ap_reg_pp0_iter1_exitcond_i_i_i_reg_439_reg[0] ,
    CvtColor_1_U0_p_src_data_stream_0_V_read,
    Array2Mat_U0_img_data_stream_0_V_write,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    ap_rst_n);
  output \ap_CS_fsm_reg[11] ;
  output img_0_data_stream_1_full_n;
  output \ap_CS_fsm_reg[10] ;
  output img_0_data_stream_1_empty_n;
  output [7:0]p;
  input img_0_data_stream_2_full_n;
  input img_0_data_stream_0_full_n;
  input \ap_reg_pp0_iter1_exitcond_i_i_i_reg_439_reg[0] ;
  input CvtColor_1_U0_p_src_data_stream_0_V_read;
  input Array2Mat_U0_img_data_stream_0_V_write;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]if_din;
  input ap_rst_n;

  wire Array2Mat_U0_img_data_stream_0_V_write;
  wire CvtColor_1_U0_p_src_data_stream_0_V_read;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[11] ;
  wire ap_clk;
  wire \ap_reg_pp0_iter1_exitcond_i_i_i_reg_439_reg[0] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]if_din;
  wire img_0_data_stream_0_full_n;
  wire img_0_data_stream_1_empty_n;
  wire img_0_data_stream_1_full_n;
  wire img_0_data_stream_2_full_n;
  wire internal_empty_n_i_1__9_n_0;
  wire internal_full_n_i_1__9_n_0;
  wire mOutPtr0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_22 U_fifo_w8_d1_A_ram
       (.Array2Mat_U0_img_data_stream_0_V_write(Array2Mat_U0_img_data_stream_0_V_write),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .internal_full_n_reg(img_0_data_stream_1_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .p(p));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \ap_CS_fsm[10]_i_3 
       (.I0(img_0_data_stream_1_full_n),
        .I1(img_0_data_stream_2_full_n),
        .I2(img_0_data_stream_0_full_n),
        .O(\ap_CS_fsm_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \ap_CS_fsm[11]_i_2 
       (.I0(img_0_data_stream_1_full_n),
        .I1(img_0_data_stream_2_full_n),
        .I2(img_0_data_stream_0_full_n),
        .I3(\ap_reg_pp0_iter1_exitcond_i_i_i_reg_439_reg[0] ),
        .O(\ap_CS_fsm_reg[11] ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__9
       (.I0(img_0_data_stream_1_empty_n),
        .I1(mOutPtr0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_0),
        .Q(img_0_data_stream_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__9
       (.I0(mOutPtr0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_0_data_stream_1_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__9_n_0));
  LUT4 #(
    .INIT(16'h2A00)) 
    internal_full_n_i_2__9
       (.I0(Array2Mat_U0_img_data_stream_0_V_write),
        .I1(CvtColor_1_U0_p_src_data_stream_0_V_read),
        .I2(img_0_data_stream_1_empty_n),
        .I3(img_0_data_stream_1_full_n),
        .O(mOutPtr0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h2A00)) 
    internal_full_n_i_3__6
       (.I0(CvtColor_1_U0_p_src_data_stream_0_V_read),
        .I1(Array2Mat_U0_img_data_stream_0_V_write),
        .I2(img_0_data_stream_1_full_n),
        .I3(img_0_data_stream_1_empty_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_0),
        .Q(img_0_data_stream_1_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__9 
       (.I0(Array2Mat_U0_img_data_stream_0_V_write),
        .I1(CvtColor_1_U0_p_src_data_stream_0_V_read),
        .I2(img_0_data_stream_1_empty_n),
        .I3(img_0_data_stream_1_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(img_0_data_stream_1_full_n),
        .I2(img_0_data_stream_1_empty_n),
        .I3(CvtColor_1_U0_p_src_data_stream_0_V_read),
        .I4(Array2Mat_U0_img_data_stream_0_V_write),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_2
   (img_0_data_stream_2_full_n,
    img_0_data_stream_2_empty_n,
    \tmp_11_reg_381_reg[7] ,
    CvtColor_1_U0_p_src_data_stream_0_V_read,
    Array2Mat_U0_img_data_stream_0_V_write,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    ap_rst_n);
  output img_0_data_stream_2_full_n;
  output img_0_data_stream_2_empty_n;
  output [7:0]\tmp_11_reg_381_reg[7] ;
  input CvtColor_1_U0_p_src_data_stream_0_V_read;
  input Array2Mat_U0_img_data_stream_0_V_write;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]if_din;
  input ap_rst_n;

  wire Array2Mat_U0_img_data_stream_0_V_write;
  wire CvtColor_1_U0_p_src_data_stream_0_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]if_din;
  wire img_0_data_stream_2_empty_n;
  wire img_0_data_stream_2_full_n;
  wire internal_empty_n_i_1__10_n_0;
  wire internal_full_n_i_1__10_n_0;
  wire mOutPtr0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__10_n_0 ;
  wire \mOutPtr[1]_i_1__7_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]\tmp_11_reg_381_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_21 U_fifo_w8_d1_A_ram
       (.Array2Mat_U0_img_data_stream_0_V_write(Array2Mat_U0_img_data_stream_0_V_write),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .internal_full_n_reg(img_0_data_stream_2_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\tmp_11_reg_381_reg[7] (\tmp_11_reg_381_reg[7] ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__10
       (.I0(img_0_data_stream_2_empty_n),
        .I1(mOutPtr0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_0),
        .Q(img_0_data_stream_2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__10
       (.I0(mOutPtr0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_0_data_stream_2_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__10_n_0));
  LUT4 #(
    .INIT(16'h2A00)) 
    internal_full_n_i_2__10
       (.I0(Array2Mat_U0_img_data_stream_0_V_write),
        .I1(CvtColor_1_U0_p_src_data_stream_0_V_read),
        .I2(img_0_data_stream_2_empty_n),
        .I3(img_0_data_stream_2_full_n),
        .O(mOutPtr0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h2A00)) 
    internal_full_n_i_3__7
       (.I0(CvtColor_1_U0_p_src_data_stream_0_V_read),
        .I1(Array2Mat_U0_img_data_stream_0_V_write),
        .I2(img_0_data_stream_2_full_n),
        .I3(img_0_data_stream_2_empty_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_0),
        .Q(img_0_data_stream_2_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__10 
       (.I0(Array2Mat_U0_img_data_stream_0_V_write),
        .I1(CvtColor_1_U0_p_src_data_stream_0_V_read),
        .I2(img_0_data_stream_2_empty_n),
        .I3(img_0_data_stream_2_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(img_0_data_stream_2_full_n),
        .I2(img_0_data_stream_2_empty_n),
        .I3(CvtColor_1_U0_p_src_data_stream_0_V_read),
        .I4(Array2Mat_U0_img_data_stream_0_V_write),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__7_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_5
   (\SRL_SIG_reg[0][7] ,
    img_1_data_stream_0_full_n,
    img_1_data_stream_0_empty_n,
    D,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    mOutPtr110_out,
    mOutPtr0,
    ap_rst_n,
    E,
    \p_Val2_3_reg_396_reg[7] );
  output \SRL_SIG_reg[0][7] ;
  output img_1_data_stream_0_full_n;
  output img_1_data_stream_0_empty_n;
  output [7:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input mOutPtr110_out;
  input mOutPtr0;
  input ap_rst_n;
  input [0:0]E;
  input [7:0]\p_Val2_3_reg_396_reg[7] ;

  wire [7:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_1_data_stream_0_empty_n;
  wire img_1_data_stream_0_full_n;
  wire internal_empty_n_i_1__14_n_0;
  wire internal_full_n_i_1__14_n_0;
  wire mOutPtr0;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__11_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]\p_Val2_3_reg_396_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_17 U_fifo_w8_d1_A_ram
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (\SRL_SIG_reg[0][7] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\p_Val2_3_reg_396_reg[7] (\p_Val2_3_reg_396_reg[7] ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__14
       (.I0(img_1_data_stream_0_empty_n),
        .I1(mOutPtr0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\SRL_SIG_reg[0][7] ),
        .O(internal_empty_n_i_1__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_0),
        .Q(img_1_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__14
       (.I0(mOutPtr0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\SRL_SIG_reg[0][7] ),
        .I3(img_1_data_stream_0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__14_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_0),
        .Q(img_1_data_stream_0_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__11 
       (.I0(\SRL_SIG_reg[0][7] ),
        .I1(mOutPtr110_out),
        .I2(mOutPtr0),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__11_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_0 ),
        .Q(\SRL_SIG_reg[0][7] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_7
   (img_2_data_stream_0_full_n,
    img_2_data_stream_0_empty_n,
    \tmp_4_reg_365_reg[7] ,
    Mat2Array_U0_img_data_stream_2_V_read,
    CvtColor_U0_p_dst_data_stream_2_V_write,
    ap_rst_n_inv,
    ap_clk,
    D,
    ap_rst_n);
  output img_2_data_stream_0_full_n;
  output img_2_data_stream_0_empty_n;
  output [7:0]\tmp_4_reg_365_reg[7] ;
  input Mat2Array_U0_img_data_stream_2_V_read;
  input CvtColor_U0_p_dst_data_stream_2_V_write;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]D;
  input ap_rst_n;

  wire CvtColor_U0_p_dst_data_stream_2_V_write;
  wire [7:0]D;
  wire Mat2Array_U0_img_data_stream_2_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_2_data_stream_0_empty_n;
  wire img_2_data_stream_0_full_n;
  wire internal_empty_n_i_1__15_n_0;
  wire internal_full_n_i_1__15_n_0;
  wire mOutPtr0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__15_n_0 ;
  wire \mOutPtr[1]_i_1__12_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]\tmp_4_reg_365_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_15 U_fifo_w8_d1_A_ram
       (.CvtColor_U0_p_dst_data_stream_2_V_write(CvtColor_U0_p_dst_data_stream_2_V_write),
        .D(D),
        .ap_clk(ap_clk),
        .internal_full_n_reg(img_2_data_stream_0_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\tmp_4_reg_365_reg[7] (\tmp_4_reg_365_reg[7] ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__15
       (.I0(img_2_data_stream_0_empty_n),
        .I1(mOutPtr0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_0),
        .Q(img_2_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__15
       (.I0(mOutPtr0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_2_data_stream_0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__15_n_0));
  LUT4 #(
    .INIT(16'h2A00)) 
    internal_full_n_i_2__14
       (.I0(CvtColor_U0_p_dst_data_stream_2_V_write),
        .I1(Mat2Array_U0_img_data_stream_2_V_read),
        .I2(img_2_data_stream_0_empty_n),
        .I3(img_2_data_stream_0_full_n),
        .O(mOutPtr0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h2A00)) 
    internal_full_n_i_3__9
       (.I0(Mat2Array_U0_img_data_stream_2_V_read),
        .I1(CvtColor_U0_p_dst_data_stream_2_V_write),
        .I2(img_2_data_stream_0_full_n),
        .I3(img_2_data_stream_0_empty_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_0),
        .Q(img_2_data_stream_0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__15 
       (.I0(CvtColor_U0_p_dst_data_stream_2_V_write),
        .I1(Mat2Array_U0_img_data_stream_2_V_read),
        .I2(img_2_data_stream_0_empty_n),
        .I3(img_2_data_stream_0_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__15_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__12 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(img_2_data_stream_0_full_n),
        .I2(img_2_data_stream_0_empty_n),
        .I3(Mat2Array_U0_img_data_stream_2_V_read),
        .I4(CvtColor_U0_p_dst_data_stream_2_V_write),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__12_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__15_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_8
   (img_2_data_stream_1_full_n,
    img_2_data_stream_1_empty_n,
    \tmp_5_reg_370_reg[7] ,
    Mat2Array_U0_img_data_stream_2_V_read,
    CvtColor_U0_p_dst_data_stream_2_V_write,
    ap_rst_n_inv,
    ap_clk,
    D,
    ap_rst_n);
  output img_2_data_stream_1_full_n;
  output img_2_data_stream_1_empty_n;
  output [7:0]\tmp_5_reg_370_reg[7] ;
  input Mat2Array_U0_img_data_stream_2_V_read;
  input CvtColor_U0_p_dst_data_stream_2_V_write;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]D;
  input ap_rst_n;

  wire CvtColor_U0_p_dst_data_stream_2_V_write;
  wire [7:0]D;
  wire Mat2Array_U0_img_data_stream_2_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_2_data_stream_1_empty_n;
  wire img_2_data_stream_1_full_n;
  wire internal_empty_n_i_1__16_n_0;
  wire internal_full_n_i_1__16_n_0;
  wire mOutPtr0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__16_n_0 ;
  wire \mOutPtr[1]_i_1__13_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]\tmp_5_reg_370_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_14 U_fifo_w8_d1_A_ram
       (.CvtColor_U0_p_dst_data_stream_2_V_write(CvtColor_U0_p_dst_data_stream_2_V_write),
        .D(D),
        .ap_clk(ap_clk),
        .internal_full_n_reg(img_2_data_stream_1_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\tmp_5_reg_370_reg[7] (\tmp_5_reg_370_reg[7] ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__16
       (.I0(img_2_data_stream_1_empty_n),
        .I1(mOutPtr0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__16_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_0),
        .Q(img_2_data_stream_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__16
       (.I0(mOutPtr0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_2_data_stream_1_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__16_n_0));
  LUT4 #(
    .INIT(16'h2A00)) 
    internal_full_n_i_2__15
       (.I0(CvtColor_U0_p_dst_data_stream_2_V_write),
        .I1(Mat2Array_U0_img_data_stream_2_V_read),
        .I2(img_2_data_stream_1_empty_n),
        .I3(img_2_data_stream_1_full_n),
        .O(mOutPtr0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h2A00)) 
    internal_full_n_i_3__10
       (.I0(Mat2Array_U0_img_data_stream_2_V_read),
        .I1(CvtColor_U0_p_dst_data_stream_2_V_write),
        .I2(img_2_data_stream_1_full_n),
        .I3(img_2_data_stream_1_empty_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_0),
        .Q(img_2_data_stream_1_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__16 
       (.I0(CvtColor_U0_p_dst_data_stream_2_V_write),
        .I1(Mat2Array_U0_img_data_stream_2_V_read),
        .I2(img_2_data_stream_1_empty_n),
        .I3(img_2_data_stream_1_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__16_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__13 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(img_2_data_stream_1_full_n),
        .I2(img_2_data_stream_1_empty_n),
        .I3(Mat2Array_U0_img_data_stream_2_V_read),
        .I4(CvtColor_U0_p_dst_data_stream_2_V_write),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__13_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__16_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_9
   (img_2_data_stream_2_full_n,
    img_2_data_stream_2_empty_n,
    \tmp_3_reg_375_reg[7] ,
    Mat2Array_U0_img_data_stream_2_V_read,
    CvtColor_U0_p_dst_data_stream_2_V_write,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    ap_rst_n);
  output img_2_data_stream_2_full_n;
  output img_2_data_stream_2_empty_n;
  output [7:0]\tmp_3_reg_375_reg[7] ;
  input Mat2Array_U0_img_data_stream_2_V_read;
  input CvtColor_U0_p_dst_data_stream_2_V_write;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]if_din;
  input ap_rst_n;

  wire CvtColor_U0_p_dst_data_stream_2_V_write;
  wire Mat2Array_U0_img_data_stream_2_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]if_din;
  wire img_2_data_stream_2_empty_n;
  wire img_2_data_stream_2_full_n;
  wire internal_empty_n_i_1__17_n_0;
  wire internal_full_n_i_1__17_n_0;
  wire mOutPtr0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__17_n_0 ;
  wire \mOutPtr[1]_i_1__14_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]\tmp_3_reg_375_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg U_fifo_w8_d1_A_ram
       (.CvtColor_U0_p_dst_data_stream_2_V_write(CvtColor_U0_p_dst_data_stream_2_V_write),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .internal_full_n_reg(img_2_data_stream_2_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\tmp_3_reg_375_reg[7] (\tmp_3_reg_375_reg[7] ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__17
       (.I0(img_2_data_stream_2_empty_n),
        .I1(mOutPtr0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__17_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_0),
        .Q(img_2_data_stream_2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__17
       (.I0(mOutPtr0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_2_data_stream_2_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__17_n_0));
  LUT4 #(
    .INIT(16'h2A00)) 
    internal_full_n_i_2__16
       (.I0(CvtColor_U0_p_dst_data_stream_2_V_write),
        .I1(Mat2Array_U0_img_data_stream_2_V_read),
        .I2(img_2_data_stream_2_empty_n),
        .I3(img_2_data_stream_2_full_n),
        .O(mOutPtr0));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h2A00)) 
    internal_full_n_i_3__11
       (.I0(Mat2Array_U0_img_data_stream_2_V_read),
        .I1(CvtColor_U0_p_dst_data_stream_2_V_write),
        .I2(img_2_data_stream_2_full_n),
        .I3(img_2_data_stream_2_empty_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_0),
        .Q(img_2_data_stream_2_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__17 
       (.I0(CvtColor_U0_p_dst_data_stream_2_V_write),
        .I1(Mat2Array_U0_img_data_stream_2_V_read),
        .I2(img_2_data_stream_2_empty_n),
        .I3(img_2_data_stream_2_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__17_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__14 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(img_2_data_stream_2_full_n),
        .I2(img_2_data_stream_2_empty_n),
        .I3(Mat2Array_U0_img_data_stream_2_V_read),
        .I4(CvtColor_U0_p_dst_data_stream_2_V_write),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__14_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__17_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__14_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg
   (\tmp_3_reg_375_reg[7] ,
    internal_full_n_reg,
    CvtColor_U0_p_dst_data_stream_2_V_write,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    if_din,
    ap_clk);
  output [7:0]\tmp_3_reg_375_reg[7] ;
  input internal_full_n_reg;
  input CvtColor_U0_p_dst_data_stream_2_V_write;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]if_din;
  input ap_clk;

  wire CvtColor_U0_p_dst_data_stream_2_V_write;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]if_din;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;
  wire [7:0]\tmp_3_reg_375_reg[7] ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__5 
       (.I0(internal_full_n_reg),
        .I1(CvtColor_U0_p_dst_data_stream_2_V_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_reg_375[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_3_reg_375_reg[7] [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_reg_375[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_3_reg_375_reg[7] [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_reg_375[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_3_reg_375_reg[7] [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_reg_375[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_3_reg_375_reg[7] [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_reg_375[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_3_reg_375_reg[7] [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_reg_375[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_3_reg_375_reg[7] [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_reg_375[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_3_reg_375_reg[7] [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_reg_375[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_3_reg_375_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_14
   (\tmp_5_reg_370_reg[7] ,
    internal_full_n_reg,
    CvtColor_U0_p_dst_data_stream_2_V_write,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    D,
    ap_clk);
  output [7:0]\tmp_5_reg_370_reg[7] ;
  input internal_full_n_reg;
  input CvtColor_U0_p_dst_data_stream_2_V_write;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]D;
  input ap_clk;

  wire CvtColor_U0_p_dst_data_stream_2_V_write;
  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;
  wire [7:0]\tmp_5_reg_370_reg[7] ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__4 
       (.I0(internal_full_n_reg),
        .I1(CvtColor_U0_p_dst_data_stream_2_V_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_5_reg_370[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_5_reg_370_reg[7] [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_5_reg_370[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_5_reg_370_reg[7] [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_5_reg_370[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_5_reg_370_reg[7] [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_5_reg_370[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_5_reg_370_reg[7] [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_5_reg_370[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_5_reg_370_reg[7] [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_5_reg_370[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_5_reg_370_reg[7] [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_5_reg_370[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_5_reg_370_reg[7] [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_5_reg_370[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_5_reg_370_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_15
   (\tmp_4_reg_365_reg[7] ,
    internal_full_n_reg,
    CvtColor_U0_p_dst_data_stream_2_V_write,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    D,
    ap_clk);
  output [7:0]\tmp_4_reg_365_reg[7] ;
  input internal_full_n_reg;
  input CvtColor_U0_p_dst_data_stream_2_V_write;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]D;
  input ap_clk;

  wire CvtColor_U0_p_dst_data_stream_2_V_write;
  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;
  wire [7:0]\tmp_4_reg_365_reg[7] ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(internal_full_n_reg),
        .I1(CvtColor_U0_p_dst_data_stream_2_V_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_4_reg_365[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_4_reg_365_reg[7] [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_4_reg_365[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_4_reg_365_reg[7] [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_4_reg_365[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_4_reg_365_reg[7] [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_4_reg_365[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_4_reg_365_reg[7] [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_4_reg_365[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_4_reg_365_reg[7] [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_4_reg_365[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_4_reg_365_reg[7] [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_4_reg_365[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_4_reg_365_reg[7] [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_4_reg_365[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_4_reg_365_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_17
   (D,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    E,
    \p_Val2_3_reg_396_reg[7] ,
    ap_clk);
  output [7:0]D;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [0:0]E;
  input [7:0]\p_Val2_3_reg_396_reg[7] ;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [7:0]\p_Val2_3_reg_396_reg[7] ;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_2__0 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_3_reg_396_reg[7] [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_3_reg_396_reg[7] [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_3_reg_396_reg[7] [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_3_reg_396_reg[7] [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_3_reg_396_reg[7] [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_3_reg_396_reg[7] [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_3_reg_396_reg[7] [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_Val2_3_reg_396_reg[7] [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_21
   (\tmp_11_reg_381_reg[7] ,
    internal_full_n_reg,
    Array2Mat_U0_img_data_stream_0_V_write,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    if_din,
    ap_clk);
  output [7:0]\tmp_11_reg_381_reg[7] ;
  input internal_full_n_reg;
  input Array2Mat_U0_img_data_stream_0_V_write;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]if_din;
  input ap_clk;

  wire Array2Mat_U0_img_data_stream_0_V_write;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]if_din;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;
  wire [7:0]\tmp_11_reg_381_reg[7] ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(internal_full_n_reg),
        .I1(Array2Mat_U0_img_data_stream_0_V_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_11_reg_381[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_11_reg_381_reg[7] [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_11_reg_381[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_11_reg_381_reg[7] [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_11_reg_381[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_11_reg_381_reg[7] [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_11_reg_381[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_11_reg_381_reg[7] [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_11_reg_381[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_11_reg_381_reg[7] [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_11_reg_381[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_11_reg_381_reg[7] [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_11_reg_381[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_11_reg_381_reg[7] [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_11_reg_381[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_11_reg_381_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_22
   (p,
    internal_full_n_reg,
    Array2Mat_U0_img_data_stream_0_V_write,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    if_din,
    ap_clk);
  output [7:0]p;
  input internal_full_n_reg;
  input Array2Mat_U0_img_data_stream_0_V_write;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]if_din;
  input ap_clk;

  wire Array2Mat_U0_img_data_stream_0_V_write;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]if_din;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [7:0]p;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(internal_full_n_reg),
        .I1(Array2Mat_U0_img_data_stream_0_V_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_1__0
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_2__0
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_3__0
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_4__0
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_5__0
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_6__0
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_7__0
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_8__0
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p[0]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_23
   (B,
    internal_full_n_reg,
    Array2Mat_U0_img_data_stream_0_V_write,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    if_din,
    ap_clk);
  output [7:0]B;
  input internal_full_n_reg;
  input Array2Mat_U0_img_data_stream_0_V_write;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]if_din;
  input ap_clk;

  wire Array2Mat_U0_img_data_stream_0_V_write;
  wire [7:0]B;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]if_din;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(internal_full_n_reg),
        .I1(Array2Mat_U0_img_data_stream_0_V_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_10
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_11
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_4
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_5
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_6
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_7
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_8
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_9
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[2]));
endmodule

(* C_M_AXI_ADDR_WIDTH = "32" *) (* C_M_AXI_ARUSER_WIDTH = "1" *) (* C_M_AXI_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_BUSER_WIDTH = "1" *) (* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_HOSTMEM_ADDR_WIDTH = "32" *) 
(* C_M_AXI_HOSTMEM_ARUSER_WIDTH = "1" *) (* C_M_AXI_HOSTMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_HOSTMEM_BUSER_WIDTH = "1" *) 
(* C_M_AXI_HOSTMEM_CACHE_VALUE = "3" *) (* C_M_AXI_HOSTMEM_DATA_WIDTH = "64" *) (* C_M_AXI_HOSTMEM_ID_WIDTH = "1" *) 
(* C_M_AXI_HOSTMEM_PROT_VALUE = "0" *) (* C_M_AXI_HOSTMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_HOSTMEM_USER_VALUE = "0" *) 
(* C_M_AXI_HOSTMEM_WSTRB_WIDTH = "4" *) (* C_M_AXI_HOSTMEM_WUSER_WIDTH = "1" *) (* C_M_AXI_ID_WIDTH = "1" *) 
(* C_M_AXI_RUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_M_AXI_WUSER_WIDTH = "1" *) 
(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_CONTROL_BUS_ADDR_WIDTH = "6" *) (* C_S_AXI_CONTROL_BUS_DATA_WIDTH = "32" *) 
(* C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter
   (s_axi_CONTROL_BUS_AWVALID,
    s_axi_CONTROL_BUS_AWREADY,
    s_axi_CONTROL_BUS_AWADDR,
    s_axi_CONTROL_BUS_WVALID,
    s_axi_CONTROL_BUS_WREADY,
    s_axi_CONTROL_BUS_WDATA,
    s_axi_CONTROL_BUS_WSTRB,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_ARREADY,
    s_axi_CONTROL_BUS_ARADDR,
    s_axi_CONTROL_BUS_RVALID,
    s_axi_CONTROL_BUS_RREADY,
    s_axi_CONTROL_BUS_RDATA,
    s_axi_CONTROL_BUS_RRESP,
    s_axi_CONTROL_BUS_BVALID,
    s_axi_CONTROL_BUS_BREADY,
    s_axi_CONTROL_BUS_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_hostmem_AWVALID,
    m_axi_hostmem_AWREADY,
    m_axi_hostmem_AWADDR,
    m_axi_hostmem_AWID,
    m_axi_hostmem_AWLEN,
    m_axi_hostmem_AWSIZE,
    m_axi_hostmem_AWBURST,
    m_axi_hostmem_AWLOCK,
    m_axi_hostmem_AWCACHE,
    m_axi_hostmem_AWPROT,
    m_axi_hostmem_AWQOS,
    m_axi_hostmem_AWREGION,
    m_axi_hostmem_AWUSER,
    m_axi_hostmem_WVALID,
    m_axi_hostmem_WREADY,
    m_axi_hostmem_WDATA,
    m_axi_hostmem_WSTRB,
    m_axi_hostmem_WLAST,
    m_axi_hostmem_WID,
    m_axi_hostmem_WUSER,
    m_axi_hostmem_ARVALID,
    m_axi_hostmem_ARREADY,
    m_axi_hostmem_ARADDR,
    m_axi_hostmem_ARID,
    m_axi_hostmem_ARLEN,
    m_axi_hostmem_ARSIZE,
    m_axi_hostmem_ARBURST,
    m_axi_hostmem_ARLOCK,
    m_axi_hostmem_ARCACHE,
    m_axi_hostmem_ARPROT,
    m_axi_hostmem_ARQOS,
    m_axi_hostmem_ARREGION,
    m_axi_hostmem_ARUSER,
    m_axi_hostmem_RVALID,
    m_axi_hostmem_RREADY,
    m_axi_hostmem_RDATA,
    m_axi_hostmem_RLAST,
    m_axi_hostmem_RID,
    m_axi_hostmem_RUSER,
    m_axi_hostmem_RRESP,
    m_axi_hostmem_BVALID,
    m_axi_hostmem_BREADY,
    m_axi_hostmem_BRESP,
    m_axi_hostmem_BID,
    m_axi_hostmem_BUSER);
  input s_axi_CONTROL_BUS_AWVALID;
  output s_axi_CONTROL_BUS_AWREADY;
  input [5:0]s_axi_CONTROL_BUS_AWADDR;
  input s_axi_CONTROL_BUS_WVALID;
  output s_axi_CONTROL_BUS_WREADY;
  input [31:0]s_axi_CONTROL_BUS_WDATA;
  input [3:0]s_axi_CONTROL_BUS_WSTRB;
  input s_axi_CONTROL_BUS_ARVALID;
  output s_axi_CONTROL_BUS_ARREADY;
  input [5:0]s_axi_CONTROL_BUS_ARADDR;
  output s_axi_CONTROL_BUS_RVALID;
  input s_axi_CONTROL_BUS_RREADY;
  output [31:0]s_axi_CONTROL_BUS_RDATA;
  output [1:0]s_axi_CONTROL_BUS_RRESP;
  output s_axi_CONTROL_BUS_BVALID;
  input s_axi_CONTROL_BUS_BREADY;
  output [1:0]s_axi_CONTROL_BUS_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  output m_axi_hostmem_AWVALID;
  input m_axi_hostmem_AWREADY;
  output [31:0]m_axi_hostmem_AWADDR;
  output [0:0]m_axi_hostmem_AWID;
  output [7:0]m_axi_hostmem_AWLEN;
  output [2:0]m_axi_hostmem_AWSIZE;
  output [1:0]m_axi_hostmem_AWBURST;
  output [1:0]m_axi_hostmem_AWLOCK;
  output [3:0]m_axi_hostmem_AWCACHE;
  output [2:0]m_axi_hostmem_AWPROT;
  output [3:0]m_axi_hostmem_AWQOS;
  output [3:0]m_axi_hostmem_AWREGION;
  output [0:0]m_axi_hostmem_AWUSER;
  output m_axi_hostmem_WVALID;
  input m_axi_hostmem_WREADY;
  output [63:0]m_axi_hostmem_WDATA;
  output [3:0]m_axi_hostmem_WSTRB;
  output m_axi_hostmem_WLAST;
  output [0:0]m_axi_hostmem_WID;
  output [0:0]m_axi_hostmem_WUSER;
  output m_axi_hostmem_ARVALID;
  input m_axi_hostmem_ARREADY;
  output [31:0]m_axi_hostmem_ARADDR;
  output [0:0]m_axi_hostmem_ARID;
  output [7:0]m_axi_hostmem_ARLEN;
  output [2:0]m_axi_hostmem_ARSIZE;
  output [1:0]m_axi_hostmem_ARBURST;
  output [1:0]m_axi_hostmem_ARLOCK;
  output [3:0]m_axi_hostmem_ARCACHE;
  output [2:0]m_axi_hostmem_ARPROT;
  output [3:0]m_axi_hostmem_ARQOS;
  output [3:0]m_axi_hostmem_ARREGION;
  output [0:0]m_axi_hostmem_ARUSER;
  input m_axi_hostmem_RVALID;
  output m_axi_hostmem_RREADY;
  input [63:0]m_axi_hostmem_RDATA;
  input m_axi_hostmem_RLAST;
  input [0:0]m_axi_hostmem_RID;
  input [0:0]m_axi_hostmem_RUSER;
  input [1:0]m_axi_hostmem_RRESP;
  input m_axi_hostmem_BVALID;
  output m_axi_hostmem_BREADY;
  input [1:0]m_axi_hostmem_BRESP;
  input [0:0]m_axi_hostmem_BID;
  input [0:0]m_axi_hostmem_BUSER;

  wire \<const0> ;
  wire \<const1> ;
  wire Array2Mat_U0_img_0_rows_V_read;
  wire [7:0]Array2Mat_U0_img_data_stream_0_V_din;
  wire Array2Mat_U0_img_data_stream_0_V_write;
  wire [7:0]Array2Mat_U0_img_data_stream_1_V_din;
  wire [7:0]Array2Mat_U0_img_data_stream_2_V_din;
  wire [29:0]Array2Mat_U0_m_axi_in_V_ARADDR;
  wire [31:0]Array2Mat_U0_m_axi_in_V_ARLEN;
  wire Array2Mat_U0_m_axi_in_V_ARVALID;
  wire Array2Mat_U0_m_axi_in_V_RREADY;
  wire Array2Mat_U0_n_3;
  wire Array2Mat_U0_n_5;
  wire Array2Mat_U0_n_70;
  wire Array2Mat_U0_n_72;
  wire Block_Mat_exit418_pr_U0_ap_ready;
  wire CvtColor_1_U0_ap_ready;
  wire CvtColor_1_U0_ap_start;
  wire CvtColor_1_U0_n_0;
  wire CvtColor_1_U0_n_3;
  wire [7:0]CvtColor_1_U0_p_dst_data_stream_V_din;
  wire CvtColor_1_U0_p_src_data_stream_0_V_read;
  wire CvtColor_1_U0_p_src_rows_V_read;
  wire CvtColor_U0_ap_start;
  wire CvtColor_U0_n_3;
  wire CvtColor_U0_p_dst_data_stream_2_V_write;
  wire CvtColor_U0_p_src_rows_V_read;
  wire Mat2Array_U0_ap_done;
  wire Mat2Array_U0_ap_start;
  wire Mat2Array_U0_img_data_stream_2_V_read;
  wire Mat2Array_U0_img_rows_V_read;
  wire [29:0]Mat2Array_U0_m_axi_out_V_AWADDR;
  wire [31:0]Mat2Array_U0_m_axi_out_V_AWLEN;
  wire Mat2Array_U0_m_axi_out_V_AWVALID;
  wire Mat2Array_U0_m_axi_out_V_BREADY;
  wire [23:0]Mat2Array_U0_m_axi_out_V_WDATA;
  wire Mat2Array_U0_m_axi_out_V_WVALID;
  wire Mat2Array_U0_n_3;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_3;
  wire [4:4]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Array2Mat_U0_ap_ready;
  wire ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg_n_0;
  wire \bus_write/buff_wdata/push ;
  wire \bus_write/rs_wreq/load_p2 ;
  wire [31:0]cols;
  wire [10:0]cols_cast17_loc_c28_dout;
  wire cols_cast17_loc_c28_empty_n;
  wire cols_cast17_loc_c28_full_n;
  wire [10:0]cols_cast17_loc_c_dout;
  wire cols_cast17_loc_c_empty_n;
  wire cols_cast17_loc_c_full_n;
  wire exitcond1_i_i_i_fu_257_p2;
  wire hostmem_ARREADY;
  wire hostmem_AWREADY;
  wire hostmem_BVALID;
  wire [23:0]hostmem_RDATA;
  wire hostmem_RVALID;
  wire hostmem_WREADY;
  wire image_filter_CONTROL_BUS_s_axi_U_n_1;
  wire image_filter_CONTROL_BUS_s_axi_U_n_3;
  wire image_filter_CONTROL_BUS_s_axi_U_n_7;
  wire [31:0]img_0_cols_V_c30_dout;
  wire img_0_cols_V_c30_empty_n;
  wire img_0_cols_V_c30_full_n;
  wire [31:0]img_0_cols_V_c_dout;
  wire img_0_cols_V_c_empty_n;
  wire img_0_cols_V_c_full_n;
  wire [7:0]img_0_data_stream_0_dout;
  wire img_0_data_stream_0_empty_n;
  wire img_0_data_stream_0_full_n;
  wire img_0_data_stream_1_U_n_0;
  wire img_0_data_stream_1_U_n_2;
  wire [7:0]img_0_data_stream_1_dout;
  wire img_0_data_stream_1_empty_n;
  wire img_0_data_stream_1_full_n;
  wire [7:0]img_0_data_stream_2_dout;
  wire img_0_data_stream_2_empty_n;
  wire img_0_data_stream_2_full_n;
  wire [31:0]img_0_rows_V_c29_dout;
  wire img_0_rows_V_c29_empty_n;
  wire img_0_rows_V_c29_full_n;
  wire img_0_rows_V_c_U_n_0;
  wire [31:0]img_0_rows_V_c_dout;
  wire img_0_rows_V_c_full_n;
  wire img_1_cols_V_c_U_n_0;
  wire [31:0]img_1_cols_V_c_dout;
  wire img_1_cols_V_c_empty_n;
  wire img_1_data_stream_0_U_n_0;
  wire [7:0]img_1_data_stream_0_dout;
  wire img_1_data_stream_0_empty_n;
  wire img_1_data_stream_0_full_n;
  wire [31:0]img_1_rows_V_c_dout;
  wire img_1_rows_V_c_empty_n;
  wire img_1_rows_V_c_full_n;
  wire [31:0]img_2_cols_V_c_dout;
  wire img_2_cols_V_c_empty_n;
  wire img_2_cols_V_c_full_n;
  wire [7:0]img_2_data_stream_0_dout;
  wire img_2_data_stream_0_empty_n;
  wire img_2_data_stream_0_full_n;
  wire [7:0]img_2_data_stream_1_dout;
  wire img_2_data_stream_1_empty_n;
  wire img_2_data_stream_1_full_n;
  wire [7:0]img_2_data_stream_2_dout;
  wire img_2_data_stream_2_empty_n;
  wire img_2_data_stream_2_full_n;
  wire [31:0]img_2_rows_V_c_dout;
  wire img_2_rows_V_c_empty_n;
  wire img_2_rows_V_c_full_n;
  wire [31:2]in_V;
  wire [31:2]in_V_c_dout;
  wire in_V_c_empty_n;
  wire in_V_c_full_n;
  wire interrupt;
  wire mOutPtr0;
  wire mOutPtr0_2;
  wire mOutPtr110_out;
  wire mOutPtr110_out_1;
  wire [31:3]\^m_axi_hostmem_ARADDR ;
  wire [3:0]\^m_axi_hostmem_ARLEN ;
  wire m_axi_hostmem_ARREADY;
  wire m_axi_hostmem_ARVALID;
  wire [31:3]\^m_axi_hostmem_AWADDR ;
  wire [3:0]\^m_axi_hostmem_AWLEN ;
  wire m_axi_hostmem_AWREADY;
  wire m_axi_hostmem_AWVALID;
  wire m_axi_hostmem_BREADY;
  wire m_axi_hostmem_BVALID;
  wire [63:0]m_axi_hostmem_RDATA;
  wire m_axi_hostmem_RLAST;
  wire m_axi_hostmem_RREADY;
  wire [1:0]m_axi_hostmem_RRESP;
  wire m_axi_hostmem_RVALID;
  wire [63:0]m_axi_hostmem_WDATA;
  wire m_axi_hostmem_WLAST;
  wire m_axi_hostmem_WREADY;
  wire [3:0]m_axi_hostmem_WSTRB;
  wire m_axi_hostmem_WVALID;
  wire [31:2]out_V;
  wire [31:2]out_V_c_dout;
  wire out_V_c_full_n;
  wire [31:0]rows;
  wire [5:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARREADY;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [5:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWREADY;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire s_axi_CONTROL_BUS_BVALID;
  wire [31:0]s_axi_CONTROL_BUS_RDATA;
  wire s_axi_CONTROL_BUS_RREADY;
  wire s_axi_CONTROL_BUS_RVALID;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire s_axi_CONTROL_BUS_WREADY;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;
  wire shiftReg_ce;
  wire start_for_CvtColor_1_U0_full_n;
  wire start_for_CvtColor_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;
  wire t_V_reg_217;
  wire tmp_6_i_fu_202_p2;

  assign m_axi_hostmem_ARADDR[31:3] = \^m_axi_hostmem_ARADDR [31:3];
  assign m_axi_hostmem_ARADDR[2] = \<const0> ;
  assign m_axi_hostmem_ARADDR[1] = \<const0> ;
  assign m_axi_hostmem_ARADDR[0] = \<const0> ;
  assign m_axi_hostmem_ARBURST[1] = \<const0> ;
  assign m_axi_hostmem_ARBURST[0] = \<const1> ;
  assign m_axi_hostmem_ARCACHE[3] = \<const0> ;
  assign m_axi_hostmem_ARCACHE[2] = \<const0> ;
  assign m_axi_hostmem_ARCACHE[1] = \<const1> ;
  assign m_axi_hostmem_ARCACHE[0] = \<const1> ;
  assign m_axi_hostmem_ARID[0] = \<const0> ;
  assign m_axi_hostmem_ARLEN[7] = \<const0> ;
  assign m_axi_hostmem_ARLEN[6] = \<const0> ;
  assign m_axi_hostmem_ARLEN[5] = \<const0> ;
  assign m_axi_hostmem_ARLEN[4] = \<const0> ;
  assign m_axi_hostmem_ARLEN[3:0] = \^m_axi_hostmem_ARLEN [3:0];
  assign m_axi_hostmem_ARLOCK[1] = \<const0> ;
  assign m_axi_hostmem_ARLOCK[0] = \<const0> ;
  assign m_axi_hostmem_ARPROT[2] = \<const0> ;
  assign m_axi_hostmem_ARPROT[1] = \<const0> ;
  assign m_axi_hostmem_ARPROT[0] = \<const0> ;
  assign m_axi_hostmem_ARQOS[3] = \<const0> ;
  assign m_axi_hostmem_ARQOS[2] = \<const0> ;
  assign m_axi_hostmem_ARQOS[1] = \<const0> ;
  assign m_axi_hostmem_ARQOS[0] = \<const0> ;
  assign m_axi_hostmem_ARREGION[3] = \<const0> ;
  assign m_axi_hostmem_ARREGION[2] = \<const0> ;
  assign m_axi_hostmem_ARREGION[1] = \<const0> ;
  assign m_axi_hostmem_ARREGION[0] = \<const0> ;
  assign m_axi_hostmem_ARSIZE[2] = \<const0> ;
  assign m_axi_hostmem_ARSIZE[1] = \<const1> ;
  assign m_axi_hostmem_ARSIZE[0] = \<const1> ;
  assign m_axi_hostmem_ARUSER[0] = \<const0> ;
  assign m_axi_hostmem_AWADDR[31:3] = \^m_axi_hostmem_AWADDR [31:3];
  assign m_axi_hostmem_AWADDR[2] = \<const0> ;
  assign m_axi_hostmem_AWADDR[1] = \<const0> ;
  assign m_axi_hostmem_AWADDR[0] = \<const0> ;
  assign m_axi_hostmem_AWBURST[1] = \<const0> ;
  assign m_axi_hostmem_AWBURST[0] = \<const1> ;
  assign m_axi_hostmem_AWCACHE[3] = \<const0> ;
  assign m_axi_hostmem_AWCACHE[2] = \<const0> ;
  assign m_axi_hostmem_AWCACHE[1] = \<const1> ;
  assign m_axi_hostmem_AWCACHE[0] = \<const1> ;
  assign m_axi_hostmem_AWID[0] = \<const0> ;
  assign m_axi_hostmem_AWLEN[7] = \<const0> ;
  assign m_axi_hostmem_AWLEN[6] = \<const0> ;
  assign m_axi_hostmem_AWLEN[5] = \<const0> ;
  assign m_axi_hostmem_AWLEN[4] = \<const0> ;
  assign m_axi_hostmem_AWLEN[3:0] = \^m_axi_hostmem_AWLEN [3:0];
  assign m_axi_hostmem_AWLOCK[1] = \<const0> ;
  assign m_axi_hostmem_AWLOCK[0] = \<const0> ;
  assign m_axi_hostmem_AWPROT[2] = \<const0> ;
  assign m_axi_hostmem_AWPROT[1] = \<const0> ;
  assign m_axi_hostmem_AWPROT[0] = \<const0> ;
  assign m_axi_hostmem_AWQOS[3] = \<const0> ;
  assign m_axi_hostmem_AWQOS[2] = \<const0> ;
  assign m_axi_hostmem_AWQOS[1] = \<const0> ;
  assign m_axi_hostmem_AWQOS[0] = \<const0> ;
  assign m_axi_hostmem_AWREGION[3] = \<const0> ;
  assign m_axi_hostmem_AWREGION[2] = \<const0> ;
  assign m_axi_hostmem_AWREGION[1] = \<const0> ;
  assign m_axi_hostmem_AWREGION[0] = \<const0> ;
  assign m_axi_hostmem_AWSIZE[2] = \<const0> ;
  assign m_axi_hostmem_AWSIZE[1] = \<const1> ;
  assign m_axi_hostmem_AWSIZE[0] = \<const1> ;
  assign m_axi_hostmem_AWUSER[0] = \<const0> ;
  assign m_axi_hostmem_WID[0] = \<const0> ;
  assign m_axi_hostmem_WUSER[0] = \<const0> ;
  assign s_axi_CONTROL_BUS_BRESP[1] = \<const0> ;
  assign s_axi_CONTROL_BUS_BRESP[0] = \<const0> ;
  assign s_axi_CONTROL_BUS_RRESP[1] = \<const0> ;
  assign s_axi_CONTROL_BUS_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Array2Mat Array2Mat_U0
       (.Array2Mat_U0_img_0_rows_V_read(Array2Mat_U0_img_0_rows_V_read),
        .Array2Mat_U0_img_data_stream_0_V_write(Array2Mat_U0_img_data_stream_0_V_write),
        .Array2Mat_U0_m_axi_in_V_RREADY(Array2Mat_U0_m_axi_in_V_RREADY),
        .Block_Mat_exit418_pr_U0_ap_ready(Block_Mat_exit418_pr_U0_ap_ready),
        .D({Array2Mat_U0_m_axi_in_V_ARLEN,Array2Mat_U0_m_axi_in_V_ARADDR}),
        .E(ap_NS_fsm),
        .Mat2Array_U0_ap_start(Mat2Array_U0_ap_start),
        .Q(Array2Mat_U0_m_axi_in_V_ARVALID),
        .\SRL_SIG_reg[0][7] (Array2Mat_U0_img_data_stream_0_V_din),
        .\SRL_SIG_reg[0][7]_0 (Array2Mat_U0_img_data_stream_1_V_din),
        .\SRL_SIG_reg[0][7]_1 (Array2Mat_U0_img_data_stream_2_V_din),
        .\SRL_SIG_reg[1][31] (img_0_cols_V_c_dout),
        .\SRL_SIG_reg[1][31]_0 (img_0_rows_V_c_dout),
        .\SRL_SIG_reg[1][31]_1 (in_V_c_dout),
        .\ap_CS_fsm_reg[0]_0 (Mat2Array_U0_n_3),
        .ap_clk(ap_clk),
        .\ap_reg_pp0_iter1_exitcond_i_i_i_reg_439_reg[0]_0 (Array2Mat_U0_n_3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Array2Mat_U0_ap_ready(ap_sync_reg_Array2Mat_U0_ap_ready),
        .ap_sync_reg_Array2Mat_U0_ap_ready_reg(Array2Mat_U0_n_72),
        .ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg(Array2Mat_U0_n_5),
        .ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg_0(ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg_n_0),
        .\data_p1_reg[23] (hostmem_RDATA),
        .hostmem_ARREADY(hostmem_ARREADY),
        .if_din(cols_cast17_loc_c_dout),
        .img_0_cols_V_c30_full_n(img_0_cols_V_c30_full_n),
        .img_0_data_stream_0_full_n(img_0_data_stream_0_full_n),
        .img_0_data_stream_1_full_n(img_0_data_stream_1_full_n),
        .img_0_data_stream_2_full_n(img_0_data_stream_2_full_n),
        .img_0_rows_V_c29_full_n(img_0_rows_V_c29_full_n),
        .in_V_c_empty_n(in_V_c_empty_n),
        .int_ap_idle_reg(Array2Mat_U0_n_70),
        .internal_empty_n_reg(img_0_rows_V_c_U_n_0),
        .internal_full_n_reg(img_0_data_stream_1_U_n_2),
        .internal_full_n_reg_0(img_0_data_stream_1_U_n_0),
        .start_for_CvtColor_1_U0_full_n(start_for_CvtColor_1_U0_full_n),
        .start_once_reg(start_once_reg_0),
        .\state_reg[0] (hostmem_RVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit418_pr Block_Mat_exit418_pr_U0
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg(image_filter_CONTROL_BUS_s_axi_U_n_3),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CvtColor_1 CvtColor_1_U0
       (.B(img_0_data_stream_0_dout),
        .CvtColor_1_U0_ap_ready(CvtColor_1_U0_ap_ready),
        .CvtColor_1_U0_ap_start(CvtColor_1_U0_ap_start),
        .CvtColor_1_U0_p_src_data_stream_0_V_read(CvtColor_1_U0_p_src_data_stream_0_V_read),
        .CvtColor_1_U0_p_src_rows_V_read(CvtColor_1_U0_p_src_rows_V_read),
        .CvtColor_U0_p_dst_data_stream_2_V_write(CvtColor_U0_p_dst_data_stream_2_V_write),
        .D(img_0_cols_V_c30_dout),
        .E(shiftReg_ce),
        .Q(CvtColor_1_U0_n_0),
        .\SRL_SIG_reg[0][7] (CvtColor_1_U0_p_dst_data_stream_V_din),
        .\SRL_SIG_reg[1][31] (img_0_rows_V_c29_dout),
        .\SRL_SIG_reg[1][7] (img_0_data_stream_1_dout),
        .\SRL_SIG_reg[1][7]_0 (img_0_data_stream_2_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_0_cols_V_c30_empty_n(img_0_cols_V_c30_empty_n),
        .img_0_data_stream_0_empty_n(img_0_data_stream_0_empty_n),
        .img_0_data_stream_1_empty_n(img_0_data_stream_1_empty_n),
        .img_0_data_stream_2_empty_n(img_0_data_stream_2_empty_n),
        .img_0_rows_V_c29_empty_n(img_0_rows_V_c29_empty_n),
        .img_1_data_stream_0_empty_n(img_1_data_stream_0_empty_n),
        .img_1_data_stream_0_full_n(img_1_data_stream_0_full_n),
        .mOutPtr0(mOutPtr0),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] (CvtColor_1_U0_n_3),
        .\mOutPtr_reg[0]_0 (img_1_data_stream_0_U_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CvtColor CvtColor_U0
       (.CO(tmp_6_i_fu_202_p2),
        .CvtColor_U0_ap_start(CvtColor_U0_ap_start),
        .CvtColor_U0_p_dst_data_stream_2_V_write(CvtColor_U0_p_dst_data_stream_2_V_write),
        .CvtColor_U0_p_src_rows_V_read(CvtColor_U0_p_src_rows_V_read),
        .Q({ap_CS_fsm_state2,CvtColor_U0_n_3}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg(image_filter_CONTROL_BUS_s_axi_U_n_1),
        .if_dout(img_1_cols_V_c_dout),
        .img_1_cols_V_c_empty_n(img_1_cols_V_c_empty_n),
        .img_1_data_stream_0_empty_n(img_1_data_stream_0_empty_n),
        .img_1_rows_V_c_empty_n(img_1_rows_V_c_empty_n),
        .img_2_data_stream_0_full_n(img_2_data_stream_0_full_n),
        .img_2_data_stream_1_full_n(img_2_data_stream_1_full_n),
        .img_2_data_stream_2_full_n(img_2_data_stream_2_full_n),
        .\int_rows_reg[31] (img_1_rows_V_c_dout),
        .mOutPtr0(mOutPtr0_2),
        .mOutPtr110_out(mOutPtr110_out_1),
        .start_for_CvtColor_U0_full_n(start_for_CvtColor_U0_full_n),
        .start_once_reg(start_once_reg));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mat2Array Mat2Array_U0
       (.CO(exitcond1_i_i_i_fu_257_p2),
        .D({Mat2Array_U0_m_axi_out_V_AWLEN,Mat2Array_U0_m_axi_out_V_AWADDR}),
        .E(Mat2Array_U0_m_axi_out_V_BREADY),
        .Mat2Array_U0_ap_done(Mat2Array_U0_ap_done),
        .Mat2Array_U0_img_data_stream_2_V_read(Mat2Array_U0_img_data_stream_2_V_read),
        .Mat2Array_U0_img_rows_V_read(Mat2Array_U0_img_rows_V_read),
        .Q({ap_CS_fsm_state12,Mat2Array_U0_m_axi_out_V_AWVALID,ap_CS_fsm_state2_3,Mat2Array_U0_n_3}),
        .SR(t_V_reg_217),
        .\SRL_SIG_reg[1][7] (img_2_data_stream_0_dout),
        .\SRL_SIG_reg[1][7]_0 (img_2_data_stream_1_dout),
        .\SRL_SIG_reg[1][7]_1 (img_2_data_stream_2_dout),
        .WEBWE(Mat2Array_U0_m_axi_out_V_WVALID),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p2_reg[63] (\bus_write/rs_wreq/load_p2 ),
        .hostmem_AWREADY(hostmem_AWREADY),
        .hostmem_BVALID(hostmem_BVALID),
        .hostmem_WREADY(hostmem_WREADY),
        .if_dout(cols_cast17_loc_c28_dout),
        .img_2_data_stream_0_empty_n(img_2_data_stream_0_empty_n),
        .img_2_data_stream_1_empty_n(img_2_data_stream_1_empty_n),
        .img_2_data_stream_2_empty_n(img_2_data_stream_2_empty_n),
        .\int_cols_reg[31] (img_2_cols_V_c_dout),
        .\int_out_V_reg[31] (out_V_c_dout),
        .\int_rows_reg[31] (img_2_rows_V_c_dout),
        .push(\bus_write/buff_wdata/push ),
        .\q_tmp_reg[23] (Mat2Array_U0_m_axi_out_V_WDATA));
  FDRE #(
    .INIT(1'b0)) 
    Mat2Array_U0_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Mat2Array_U0_ap_start),
        .R(ap_rst_n_inv));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Array2Mat_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Array2Mat_U0_n_72),
        .Q(ap_sync_reg_Array2Mat_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(image_filter_CONTROL_BUS_s_axi_U_n_7),
        .Q(ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d3_A cols_cast17_loc_c28_U
       (.Array2Mat_U0_img_0_rows_V_read(Array2Mat_U0_img_0_rows_V_read),
        .Mat2Array_U0_img_rows_V_read(Mat2Array_U0_img_rows_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_cast17_loc_c28_empty_n(cols_cast17_loc_c28_empty_n),
        .cols_cast17_loc_c28_full_n(cols_cast17_loc_c28_full_n),
        .in(cols_cast17_loc_c_dout),
        .out(cols_cast17_loc_c28_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w11_d1_A cols_cast17_loc_c_U
       (.Array2Mat_U0_img_0_rows_V_read(Array2Mat_U0_img_0_rows_V_read),
        .Block_Mat_exit418_pr_U0_ap_ready(Block_Mat_exit418_pr_U0_ap_ready),
        .Q(cols[10:0]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_cast17_loc_c_empty_n(cols_cast17_loc_c_empty_n),
        .cols_cast17_loc_c_full_n(cols_cast17_loc_c_full_n),
        .in(cols_cast17_loc_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_CONTROL_BUS_s_axi image_filter_CONTROL_BUS_s_axi_U
       (.Block_Mat_exit418_pr_U0_ap_ready(Block_Mat_exit418_pr_U0_ap_ready),
        .CO(exitcond1_i_i_i_fu_257_p2),
        .Mat2Array_U0_ap_done(Mat2Array_U0_ap_done),
        .Q(ap_CS_fsm_state2_3),
        .\ap_CS_fsm_reg[1] (Array2Mat_U0_n_5),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Array2Mat_U0_ap_ready(ap_sync_reg_Array2Mat_U0_ap_ready),
        .ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg(image_filter_CONTROL_BUS_s_axi_U_n_7),
        .ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg_0(ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg_n_0),
        .cols(cols),
        .cols_cast17_loc_c_full_n(cols_cast17_loc_c_full_n),
        .in_V(in_V),
        .in_V_c_full_n(in_V_c_full_n),
        .int_ap_idle_reg_0(image_filter_CONTROL_BUS_s_axi_U_n_1),
        .internal_full_n_reg(img_1_cols_V_c_U_n_0),
        .interrupt(interrupt),
        .out({s_axi_CONTROL_BUS_BVALID,s_axi_CONTROL_BUS_WREADY,s_axi_CONTROL_BUS_AWREADY}),
        .out_V(out_V),
        .out_V_c_full_n(out_V_c_full_n),
        .rows(rows),
        .s_axi_CONTROL_BUS_ARADDR(s_axi_CONTROL_BUS_ARADDR),
        .s_axi_CONTROL_BUS_ARREADY(s_axi_CONTROL_BUS_ARREADY),
        .s_axi_CONTROL_BUS_ARVALID(s_axi_CONTROL_BUS_ARVALID),
        .s_axi_CONTROL_BUS_AWADDR(s_axi_CONTROL_BUS_AWADDR),
        .s_axi_CONTROL_BUS_AWVALID(s_axi_CONTROL_BUS_AWVALID),
        .s_axi_CONTROL_BUS_BREADY(s_axi_CONTROL_BUS_BREADY),
        .s_axi_CONTROL_BUS_RDATA(s_axi_CONTROL_BUS_RDATA),
        .s_axi_CONTROL_BUS_RREADY(s_axi_CONTROL_BUS_RREADY),
        .s_axi_CONTROL_BUS_RVALID(s_axi_CONTROL_BUS_RVALID),
        .s_axi_CONTROL_BUS_WDATA(s_axi_CONTROL_BUS_WDATA),
        .s_axi_CONTROL_BUS_WSTRB(s_axi_CONTROL_BUS_WSTRB),
        .s_axi_CONTROL_BUS_WVALID(s_axi_CONTROL_BUS_WVALID),
        .start_for_CvtColor_U0_full_n(start_for_CvtColor_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(image_filter_CONTROL_BUS_s_axi_U_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi image_filter_hostmem_m_axi_U
       (.Array2Mat_U0_m_axi_in_V_RREADY(Array2Mat_U0_m_axi_in_V_RREADY),
        .D(Mat2Array_U0_m_axi_out_V_WDATA),
        .DIPADIP({m_axi_hostmem_RLAST,m_axi_hostmem_RRESP}),
        .E(Mat2Array_U0_m_axi_out_V_BREADY),
        .Q({ap_CS_fsm_state12,Mat2Array_U0_m_axi_out_V_AWVALID}),
        .WEBWE(Mat2Array_U0_m_axi_out_V_WVALID),
        .\ap_CS_fsm_reg[3] (Array2Mat_U0_m_axi_in_V_ARVALID),
        .\ap_CS_fsm_reg[3]_0 (\bus_write/rs_wreq/load_p2 ),
        .\ap_CS_fsm_reg[3]_1 (ap_NS_fsm),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cols_V_reg_321_reg[31] ({Mat2Array_U0_m_axi_out_V_AWLEN,Mat2Array_U0_m_axi_out_V_AWADDR}),
        .\cols_V_reg_404_reg[31] ({Array2Mat_U0_m_axi_in_V_ARLEN,Array2Mat_U0_m_axi_in_V_ARADDR}),
        .hostmem_ARREADY(hostmem_ARREADY),
        .hostmem_AWREADY(hostmem_AWREADY),
        .hostmem_BVALID(hostmem_BVALID),
        .hostmem_WREADY(hostmem_WREADY),
        .m_axi_hostmem_ARADDR(\^m_axi_hostmem_ARADDR ),
        .\m_axi_hostmem_ARLEN[3] (\^m_axi_hostmem_ARLEN ),
        .m_axi_hostmem_ARREADY(m_axi_hostmem_ARREADY),
        .m_axi_hostmem_ARVALID(m_axi_hostmem_ARVALID),
        .m_axi_hostmem_AWADDR(\^m_axi_hostmem_AWADDR ),
        .\m_axi_hostmem_AWLEN[3] (\^m_axi_hostmem_AWLEN ),
        .m_axi_hostmem_AWREADY(m_axi_hostmem_AWREADY),
        .m_axi_hostmem_AWVALID(m_axi_hostmem_AWVALID),
        .m_axi_hostmem_BREADY(m_axi_hostmem_BREADY),
        .m_axi_hostmem_BVALID(m_axi_hostmem_BVALID),
        .m_axi_hostmem_RDATA(m_axi_hostmem_RDATA),
        .m_axi_hostmem_RREADY(m_axi_hostmem_RREADY),
        .m_axi_hostmem_RVALID(m_axi_hostmem_RVALID),
        .m_axi_hostmem_WDATA(m_axi_hostmem_WDATA),
        .m_axi_hostmem_WLAST(m_axi_hostmem_WLAST),
        .m_axi_hostmem_WREADY(m_axi_hostmem_WREADY),
        .m_axi_hostmem_WSTRB(m_axi_hostmem_WSTRB),
        .m_axi_hostmem_WVALID(m_axi_hostmem_WVALID),
        .push(\bus_write/buff_wdata/push ),
        .s_ready_t_reg(hostmem_RVALID),
        .\tmp_14_reg_458_reg[7] (hostmem_RDATA));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d1_A img_0_cols_V_c30_U
       (.Array2Mat_U0_img_0_rows_V_read(Array2Mat_U0_img_0_rows_V_read),
        .CvtColor_1_U0_p_src_rows_V_read(CvtColor_1_U0_p_src_rows_V_read),
        .D(img_0_cols_V_c30_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(img_0_cols_V_c_dout),
        .img_0_cols_V_c30_empty_n(img_0_cols_V_c30_empty_n),
        .img_0_cols_V_c30_full_n(img_0_cols_V_c30_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d1_A_0 img_0_cols_V_c_U
       (.Array2Mat_U0_img_0_rows_V_read(Array2Mat_U0_img_0_rows_V_read),
        .Block_Mat_exit418_pr_U0_ap_ready(Block_Mat_exit418_pr_U0_ap_ready),
        .\SRL_SIG_reg[0][31] (img_0_cols_V_c_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(cols),
        .img_0_cols_V_c_empty_n(img_0_cols_V_c_empty_n),
        .img_0_cols_V_c_full_n(img_0_cols_V_c_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A img_0_data_stream_0_U
       (.Array2Mat_U0_img_data_stream_0_V_write(Array2Mat_U0_img_data_stream_0_V_write),
        .B(img_0_data_stream_0_dout),
        .CvtColor_1_U0_p_src_data_stream_0_V_read(CvtColor_1_U0_p_src_data_stream_0_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(Array2Mat_U0_img_data_stream_0_V_din),
        .img_0_data_stream_0_empty_n(img_0_data_stream_0_empty_n),
        .img_0_data_stream_0_full_n(img_0_data_stream_0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_1 img_0_data_stream_1_U
       (.Array2Mat_U0_img_data_stream_0_V_write(Array2Mat_U0_img_data_stream_0_V_write),
        .CvtColor_1_U0_p_src_data_stream_0_V_read(CvtColor_1_U0_p_src_data_stream_0_V_read),
        .\ap_CS_fsm_reg[10] (img_0_data_stream_1_U_n_2),
        .\ap_CS_fsm_reg[11] (img_0_data_stream_1_U_n_0),
        .ap_clk(ap_clk),
        .\ap_reg_pp0_iter1_exitcond_i_i_i_reg_439_reg[0] (Array2Mat_U0_n_3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(Array2Mat_U0_img_data_stream_1_V_din),
        .img_0_data_stream_0_full_n(img_0_data_stream_0_full_n),
        .img_0_data_stream_1_empty_n(img_0_data_stream_1_empty_n),
        .img_0_data_stream_1_full_n(img_0_data_stream_1_full_n),
        .img_0_data_stream_2_full_n(img_0_data_stream_2_full_n),
        .p(img_0_data_stream_1_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_2 img_0_data_stream_2_U
       (.Array2Mat_U0_img_data_stream_0_V_write(Array2Mat_U0_img_data_stream_0_V_write),
        .CvtColor_1_U0_p_src_data_stream_0_V_read(CvtColor_1_U0_p_src_data_stream_0_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(Array2Mat_U0_img_data_stream_2_V_din),
        .img_0_data_stream_2_empty_n(img_0_data_stream_2_empty_n),
        .img_0_data_stream_2_full_n(img_0_data_stream_2_full_n),
        .\tmp_11_reg_381_reg[7] (img_0_data_stream_2_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d1_A_3 img_0_rows_V_c29_U
       (.Array2Mat_U0_img_0_rows_V_read(Array2Mat_U0_img_0_rows_V_read),
        .CvtColor_1_U0_p_src_rows_V_read(CvtColor_1_U0_p_src_rows_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(img_0_rows_V_c_dout),
        .img_0_rows_V_c29_empty_n(img_0_rows_V_c29_empty_n),
        .img_0_rows_V_c29_full_n(img_0_rows_V_c29_full_n),
        .\rows_reg_348_reg[31] (img_0_rows_V_c29_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d1_A_4 img_0_rows_V_c_U
       (.Array2Mat_U0_img_0_rows_V_read(Array2Mat_U0_img_0_rows_V_read),
        .Block_Mat_exit418_pr_U0_ap_ready(Block_Mat_exit418_pr_U0_ap_ready),
        .\SRL_SIG_reg[0][31] (img_0_rows_V_c_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_cast17_loc_c28_full_n(cols_cast17_loc_c28_full_n),
        .cols_cast17_loc_c_empty_n(cols_cast17_loc_c_empty_n),
        .if_din(rows),
        .img_0_cols_V_c_empty_n(img_0_cols_V_c_empty_n),
        .img_0_rows_V_c_full_n(img_0_rows_V_c_full_n),
        .r_V_reg_428_reg__0(img_0_rows_V_c_U_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d3_A img_1_cols_V_c_U
       (.Block_Mat_exit418_pr_U0_ap_ready(Block_Mat_exit418_pr_U0_ap_ready),
        .CvtColor_U0_ap_start(CvtColor_U0_ap_start),
        .CvtColor_U0_p_src_rows_V_read(CvtColor_U0_p_src_rows_V_read),
        .Q(CvtColor_U0_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(cols),
        .img_0_cols_V_c_full_n(img_0_cols_V_c_full_n),
        .img_0_rows_V_c_full_n(img_0_rows_V_c_full_n),
        .img_1_cols_V_c_empty_n(img_1_cols_V_c_empty_n),
        .img_1_rows_V_c_empty_n(img_1_rows_V_c_empty_n),
        .img_1_rows_V_c_full_n(img_1_rows_V_c_full_n),
        .img_2_cols_V_c_full_n(img_2_cols_V_c_full_n),
        .img_2_rows_V_c_full_n(img_2_rows_V_c_full_n),
        .out(img_1_cols_V_c_dout),
        .start_once_reg_reg(img_1_cols_V_c_U_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_5 img_1_data_stream_0_U
       (.D(img_1_data_stream_0_dout),
        .E(shiftReg_ce),
        .\SRL_SIG_reg[0][7] (img_1_data_stream_0_U_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_1_data_stream_0_empty_n(img_1_data_stream_0_empty_n),
        .img_1_data_stream_0_full_n(img_1_data_stream_0_full_n),
        .mOutPtr0(mOutPtr0),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0]_0 (CvtColor_1_U0_n_3),
        .\p_Val2_3_reg_396_reg[7] (CvtColor_1_U0_p_dst_data_stream_V_din));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d3_A_6 img_1_rows_V_c_U
       (.Block_Mat_exit418_pr_U0_ap_ready(Block_Mat_exit418_pr_U0_ap_ready),
        .CvtColor_U0_ap_start(CvtColor_U0_ap_start),
        .CvtColor_U0_p_src_rows_V_read(CvtColor_U0_p_src_rows_V_read),
        .Q(CvtColor_U0_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(rows),
        .img_1_cols_V_c_empty_n(img_1_cols_V_c_empty_n),
        .img_1_rows_V_c_empty_n(img_1_rows_V_c_empty_n),
        .img_1_rows_V_c_full_n(img_1_rows_V_c_full_n),
        .out(img_1_rows_V_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A img_2_cols_V_c_U
       (.Block_Mat_exit418_pr_U0_ap_ready(Block_Mat_exit418_pr_U0_ap_ready),
        .Mat2Array_U0_img_rows_V_read(Mat2Array_U0_img_rows_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols(cols),
        .img_2_cols_V_c_empty_n(img_2_cols_V_c_empty_n),
        .img_2_cols_V_c_full_n(img_2_cols_V_c_full_n),
        .out(img_2_cols_V_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_7 img_2_data_stream_0_U
       (.CvtColor_U0_p_dst_data_stream_2_V_write(CvtColor_U0_p_dst_data_stream_2_V_write),
        .D(img_1_data_stream_0_dout),
        .Mat2Array_U0_img_data_stream_2_V_read(Mat2Array_U0_img_data_stream_2_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_2_data_stream_0_empty_n(img_2_data_stream_0_empty_n),
        .img_2_data_stream_0_full_n(img_2_data_stream_0_full_n),
        .\tmp_4_reg_365_reg[7] (img_2_data_stream_0_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_8 img_2_data_stream_1_U
       (.CvtColor_U0_p_dst_data_stream_2_V_write(CvtColor_U0_p_dst_data_stream_2_V_write),
        .D(img_1_data_stream_0_dout),
        .Mat2Array_U0_img_data_stream_2_V_read(Mat2Array_U0_img_data_stream_2_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_2_data_stream_1_empty_n(img_2_data_stream_1_empty_n),
        .img_2_data_stream_1_full_n(img_2_data_stream_1_full_n),
        .\tmp_5_reg_370_reg[7] (img_2_data_stream_1_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_9 img_2_data_stream_2_U
       (.CvtColor_U0_p_dst_data_stream_2_V_write(CvtColor_U0_p_dst_data_stream_2_V_write),
        .Mat2Array_U0_img_data_stream_2_V_read(Mat2Array_U0_img_data_stream_2_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(img_1_data_stream_0_dout),
        .img_2_data_stream_2_empty_n(img_2_data_stream_2_empty_n),
        .img_2_data_stream_2_full_n(img_2_data_stream_2_full_n),
        .\tmp_3_reg_375_reg[7] (img_2_data_stream_2_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A_10 img_2_rows_V_c_U
       (.Block_Mat_exit418_pr_U0_ap_ready(Block_Mat_exit418_pr_U0_ap_ready),
        .Mat2Array_U0_img_rows_V_read(Mat2Array_U0_img_rows_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_2_rows_V_c_empty_n(img_2_rows_V_c_empty_n),
        .img_2_rows_V_c_full_n(img_2_rows_V_c_full_n),
        .in(rows),
        .out(img_2_rows_V_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d1_A_11 in_V_c_U
       (.Array2Mat_U0_img_0_rows_V_read(Array2Mat_U0_img_0_rows_V_read),
        .Block_Mat_exit418_pr_U0_ap_ready(Block_Mat_exit418_pr_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(in_V),
        .in_V_c_empty_n(in_V_c_empty_n),
        .in_V_c_full_n(in_V_c_full_n),
        .\sext_cast_i_reg_415_reg[29] (in_V_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A_12 out_V_c_U
       (.Block_Mat_exit418_pr_U0_ap_ready(Block_Mat_exit418_pr_U0_ap_ready),
        .Mat2Array_U0_ap_start(Mat2Array_U0_ap_start),
        .Mat2Array_U0_img_rows_V_read(Mat2Array_U0_img_rows_V_read),
        .Q({ap_CS_fsm_state12,Mat2Array_U0_n_3}),
        .SR(t_V_reg_217),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_cast17_loc_c28_empty_n(cols_cast17_loc_c28_empty_n),
        .hostmem_BVALID(hostmem_BVALID),
        .img_2_cols_V_c_empty_n(img_2_cols_V_c_empty_n),
        .img_2_rows_V_c_empty_n(img_2_rows_V_c_empty_n),
        .in(out_V),
        .out(out_V_c_dout),
        .out_V_c_full_n(out_V_c_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_CvtColoeOg start_for_CvtColoeOg_U
       (.CO(tmp_6_i_fu_202_p2),
        .CvtColor_U0_ap_start(CvtColor_U0_ap_start),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg(image_filter_CONTROL_BUS_s_axi_U_n_1),
        .mOutPtr0(mOutPtr0_2),
        .mOutPtr110_out(mOutPtr110_out_1),
        .start_for_CvtColor_U0_full_n(start_for_CvtColor_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_CvtColofYi start_for_CvtColofYi_U
       (.CvtColor_1_U0_ap_ready(CvtColor_1_U0_ap_ready),
        .CvtColor_1_U0_ap_start(CvtColor_1_U0_ap_start),
        .CvtColor_1_U0_p_src_rows_V_read(CvtColor_1_U0_p_src_rows_V_read),
        .CvtColor_U0_ap_start(CvtColor_U0_ap_start),
        .Q(CvtColor_1_U0_n_0),
        .\ap_CS_fsm_reg[0] (Array2Mat_U0_n_70),
        .\ap_CS_fsm_reg[0]_0 (CvtColor_U0_n_3),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_Array2Mat_U0_ap_ready(ap_sync_reg_Array2Mat_U0_ap_ready),
        .ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg(image_filter_CONTROL_BUS_s_axi_U_n_1),
        .img_0_cols_V_c30_empty_n(img_0_cols_V_c30_empty_n),
        .img_0_rows_V_c29_empty_n(img_0_rows_V_c29_empty_n),
        .start_for_CvtColor_1_U0_full_n(start_for_CvtColor_1_U0_full_n),
        .start_once_reg(start_once_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_CONTROL_BUS_s_axi
   (Block_Mat_exit418_pr_U0_ap_ready,
    int_ap_idle_reg_0,
    ap_start,
    start_once_reg_reg,
    out,
    ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg,
    in_V,
    out_V,
    rows,
    cols,
    s_axi_CONTROL_BUS_RDATA,
    interrupt,
    s_axi_CONTROL_BUS_RVALID,
    s_axi_CONTROL_BUS_ARREADY,
    cols_cast17_loc_c_full_n,
    in_V_c_full_n,
    out_V_c_full_n,
    internal_full_n_reg,
    ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg_0,
    start_for_CvtColor_U0_full_n,
    start_once_reg,
    s_axi_CONTROL_BUS_BREADY,
    s_axi_CONTROL_BUS_WVALID,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_RREADY,
    s_axi_CONTROL_BUS_ARADDR,
    ap_rst_n,
    ap_sync_reg_Array2Mat_U0_ap_ready,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n_inv,
    ap_clk,
    s_axi_CONTROL_BUS_AWVALID,
    s_axi_CONTROL_BUS_AWADDR,
    ap_sync_ready,
    s_axi_CONTROL_BUS_WDATA,
    s_axi_CONTROL_BUS_WSTRB,
    Q,
    CO,
    Mat2Array_U0_ap_done,
    ap_idle);
  output Block_Mat_exit418_pr_U0_ap_ready;
  output int_ap_idle_reg_0;
  output ap_start;
  output start_once_reg_reg;
  output [2:0]out;
  output ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg;
  output [29:0]in_V;
  output [29:0]out_V;
  output [31:0]rows;
  output [31:0]cols;
  output [31:0]s_axi_CONTROL_BUS_RDATA;
  output interrupt;
  output s_axi_CONTROL_BUS_RVALID;
  output s_axi_CONTROL_BUS_ARREADY;
  input cols_cast17_loc_c_full_n;
  input in_V_c_full_n;
  input out_V_c_full_n;
  input internal_full_n_reg;
  input ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg_0;
  input start_for_CvtColor_U0_full_n;
  input start_once_reg;
  input s_axi_CONTROL_BUS_BREADY;
  input s_axi_CONTROL_BUS_WVALID;
  input s_axi_CONTROL_BUS_ARVALID;
  input s_axi_CONTROL_BUS_RREADY;
  input [5:0]s_axi_CONTROL_BUS_ARADDR;
  input ap_rst_n;
  input ap_sync_reg_Array2Mat_U0_ap_ready;
  input \ap_CS_fsm_reg[1] ;
  input ap_rst_n_inv;
  input ap_clk;
  input s_axi_CONTROL_BUS_AWVALID;
  input [5:0]s_axi_CONTROL_BUS_AWADDR;
  input ap_sync_ready;
  input [31:0]s_axi_CONTROL_BUS_WDATA;
  input [3:0]s_axi_CONTROL_BUS_WSTRB;
  input [0:0]Q;
  input [0:0]CO;
  input Mat2Array_U0_ap_done;
  input ap_idle;

  wire \/FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \/FSM_onehot_wstate[2]_i_1_n_0 ;
  wire Block_Mat_exit418_pr_U0_ap_ready;
  wire [0:0]CO;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_wstate_reg_n_0_[0] ;
  wire Mat2Array_U0_ap_done;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Array2Mat_U0_ap_ready;
  wire ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg;
  wire ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg_0;
  wire ar_hs;
  wire [31:0]cols;
  wire cols_cast17_loc_c_full_n;
  wire [7:7]data0;
  wire [29:0]in_V;
  wire in_V_c_full_n;
  wire int_ap_done;
  wire int_ap_done_i_1_n_0;
  wire int_ap_done_i_3_n_0;
  wire int_ap_idle;
  wire int_ap_idle_reg_0;
  wire int_ap_ready;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire [31:0]int_cols0;
  wire \int_cols[31]_i_1_n_0 ;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire [31:0]int_in_V0;
  wire \int_in_V[31]_i_3_n_0 ;
  wire \int_in_V_reg_n_0_[0] ;
  wire \int_in_V_reg_n_0_[1] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire [31:0]int_out_V0;
  wire \int_out_V[31]_i_1_n_0 ;
  wire \int_out_V_reg_n_0_[0] ;
  wire \int_out_V_reg_n_0_[1] ;
  wire [31:0]int_rows0;
  wire \int_rows[31]_i_1_n_0 ;
  wire \int_rows[31]_i_3_n_0 ;
  wire internal_full_n_reg;
  wire interrupt;
  (* RTL_KEEP = "yes" *) wire [2:0]out;
  wire [29:0]out_V;
  wire out_V_c_full_n;
  wire p_0_in;
  wire p_0_in0;
  wire p_1_in;
  wire [7:2]rdata;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[1]_i_5_n_0 ;
  wire \rdata[1]_i_6_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire \rdata_reg[0]_i_2_n_0 ;
  wire \rdata_reg[1]_i_2_n_0 ;
  wire [31:0]rows;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_0 ;
  wire [5:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARREADY;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [5:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire [31:0]s_axi_CONTROL_BUS_RDATA;
  wire s_axi_CONTROL_BUS_RREADY;
  wire s_axi_CONTROL_BUS_RVALID;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;
  wire start_for_CvtColor_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;

  LUT5 #(
    .INIT(32'h000BFF0B)) 
    \/FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_BREADY),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(s_axi_CONTROL_BUS_AWVALID),
        .O(\/FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \/FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_AWVALID),
        .I1(out[0]),
        .I2(out[1]),
        .I3(s_axi_CONTROL_BUS_WVALID),
        .O(\/FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000F404)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_BREADY),
        .I1(out[2]),
        .I2(out[1]),
        .I3(s_axi_CONTROL_BUS_WVALID),
        .I4(out[0]),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRIDLE:0010,WRDATA:0100,WRRESP:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_wstate_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRIDLE:0010,WRDATA:0100,WRRESP:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\/FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(out[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRIDLE:0010,WRDATA:0100,WRRESP:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\/FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(out[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRIDLE:0010,WRDATA:0100,WRRESP:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(out[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h20202000AAAAAA00)) 
    ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_sync_reg_Array2Mat_U0_ap_ready),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg_0),
        .I4(Block_Mat_exit418_pr_U0_ap_ready),
        .I5(ap_start),
        .O(ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    int_ap_done_i_1
       (.I0(Mat2Array_U0_ap_done),
        .I1(int_ap_done_i_3_n_0),
        .I2(ar_hs),
        .I3(s_axi_CONTROL_BUS_ARADDR[0]),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(int_ap_done),
        .O(int_ap_done_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_done_i_3
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .O(int_ap_done_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(int_ap_done),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    int_ap_idle_i_3
       (.I0(ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg_0),
        .I1(ap_start),
        .I2(start_for_CvtColor_U0_full_n),
        .I3(start_once_reg),
        .O(int_ap_idle_reg_0));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(int_ap_idle),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00008000)) 
    int_ap_ready_i_2
       (.I0(int_ap_idle_reg_0),
        .I1(cols_cast17_loc_c_full_n),
        .I2(in_V_c_full_n),
        .I3(out_V_c_full_n),
        .I4(internal_full_n_reg),
        .O(Block_Mat_exit418_pr_U0_ap_ready));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_ready),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0),
        .I1(ap_sync_ready),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    int_ap_start_i_2
       (.I0(s_axi_CONTROL_BUS_WSTRB[0]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(s_axi_CONTROL_BUS_WDATA[0]),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    int_auto_restart_i_1
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(s_axi_CONTROL_BUS_WSTRB[0]),
        .I5(data0),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(data0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(cols[0]),
        .O(int_cols0[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(cols[10]),
        .O(int_cols0[10]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(cols[11]),
        .O(int_cols0[11]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(cols[12]),
        .O(int_cols0[12]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(cols[13]),
        .O(int_cols0[13]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(cols[14]),
        .O(int_cols0[14]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(cols[15]),
        .O(int_cols0[15]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(cols[16]),
        .O(int_cols0[16]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(cols[17]),
        .O(int_cols0[17]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(cols[18]),
        .O(int_cols0[18]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(cols[19]),
        .O(int_cols0[19]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(cols[1]),
        .O(int_cols0[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(cols[20]),
        .O(int_cols0[20]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(cols[21]),
        .O(int_cols0[21]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(cols[22]),
        .O(int_cols0[22]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(cols[23]),
        .O(int_cols0[23]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(cols[24]),
        .O(int_cols0[24]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(cols[25]),
        .O(int_cols0[25]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(cols[26]),
        .O(int_cols0[26]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(cols[27]),
        .O(int_cols0[27]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(cols[28]),
        .O(int_cols0[28]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(cols[29]),
        .O(int_cols0[29]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(cols[2]),
        .O(int_cols0[2]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(cols[30]),
        .O(int_cols0[30]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \int_cols[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_rows[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[4] ),
        .O(\int_cols[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(cols[31]),
        .O(int_cols0[31]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(cols[3]),
        .O(int_cols0[3]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(cols[4]),
        .O(int_cols0[4]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(cols[5]),
        .O(int_cols0[5]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(cols[6]),
        .O(int_cols0[6]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(cols[7]),
        .O(int_cols0[7]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(cols[8]),
        .O(int_cols0[8]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(cols[9]),
        .O(int_cols0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[0]),
        .Q(cols[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[10]),
        .Q(cols[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[11]),
        .Q(cols[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[12]),
        .Q(cols[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[13]),
        .Q(cols[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[14]),
        .Q(cols[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[15]),
        .Q(cols[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[16] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[16]),
        .Q(cols[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[17] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[17]),
        .Q(cols[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[18] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[18]),
        .Q(cols[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[19] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[19]),
        .Q(cols[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[1]),
        .Q(cols[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[20] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[20]),
        .Q(cols[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[21] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[21]),
        .Q(cols[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[22] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[22]),
        .Q(cols[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[23] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[23]),
        .Q(cols[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[24] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[24]),
        .Q(cols[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[25] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[25]),
        .Q(cols[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[26] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[26]),
        .Q(cols[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[27] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[27]),
        .Q(cols[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[28] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[28]),
        .Q(cols[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[29] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[29]),
        .Q(cols[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[2]),
        .Q(cols[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[30] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[30]),
        .Q(cols[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[31] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[31]),
        .Q(cols[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[3]),
        .Q(cols[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[4]),
        .Q(cols[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[5]),
        .Q(cols[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[6]),
        .Q(cols[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[7]),
        .Q(cols[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[8]),
        .Q(cols[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[9]),
        .Q(cols[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    int_gie_i_1
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(out[1]),
        .I4(s_axi_CONTROL_BUS_WVALID),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_in_V_reg_n_0_[0] ),
        .O(int_in_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(in_V[8]),
        .O(int_in_V0[10]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(in_V[9]),
        .O(int_in_V0[11]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(in_V[10]),
        .O(int_in_V0[12]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(in_V[11]),
        .O(int_in_V0[13]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(in_V[12]),
        .O(int_in_V0[14]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(in_V[13]),
        .O(int_in_V0[15]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(in_V[14]),
        .O(int_in_V0[16]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(in_V[15]),
        .O(int_in_V0[17]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(in_V[16]),
        .O(int_in_V0[18]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(in_V[17]),
        .O(int_in_V0[19]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_in_V_reg_n_0_[1] ),
        .O(int_in_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(in_V[18]),
        .O(int_in_V0[20]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(in_V[19]),
        .O(int_in_V0[21]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(in_V[20]),
        .O(int_in_V0[22]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(in_V[21]),
        .O(int_in_V0[23]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(in_V[22]),
        .O(int_in_V0[24]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(in_V[23]),
        .O(int_in_V0[25]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(in_V[24]),
        .O(int_in_V0[26]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(in_V[25]),
        .O(int_in_V0[27]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(in_V[26]),
        .O(int_in_V0[28]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(in_V[27]),
        .O(int_in_V0[29]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(in_V[0]),
        .O(int_in_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(in_V[28]),
        .O(int_in_V0[30]));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_in_V[31]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_in_V[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(p_0_in0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(in_V[29]),
        .O(int_in_V0[31]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \int_in_V[31]_i_3 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(s_axi_CONTROL_BUS_WVALID),
        .I2(out[1]),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(\int_in_V[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(in_V[1]),
        .O(int_in_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(in_V[2]),
        .O(int_in_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(in_V[3]),
        .O(int_in_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(in_V[4]),
        .O(int_in_V0[6]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(in_V[5]),
        .O(int_in_V0[7]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(in_V[6]),
        .O(int_in_V0[8]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_in_V[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(in_V[7]),
        .O(int_in_V0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[0]),
        .Q(\int_in_V_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[10] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[10]),
        .Q(in_V[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[11] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[11]),
        .Q(in_V[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[12] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[12]),
        .Q(in_V[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[13] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[13]),
        .Q(in_V[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[14] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[14]),
        .Q(in_V[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[15] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[15]),
        .Q(in_V[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[16] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[16]),
        .Q(in_V[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[17] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[17]),
        .Q(in_V[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[18] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[18]),
        .Q(in_V[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[19] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[19]),
        .Q(in_V[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[1]),
        .Q(\int_in_V_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[20] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[20]),
        .Q(in_V[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[21] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[21]),
        .Q(in_V[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[22] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[22]),
        .Q(in_V[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[23] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[23]),
        .Q(in_V[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[24] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[24]),
        .Q(in_V[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[25] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[25]),
        .Q(in_V[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[26] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[26]),
        .Q(in_V[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[27] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[27]),
        .Q(in_V[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[28] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[28]),
        .Q(in_V[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[29] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[29]),
        .Q(in_V[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[2]),
        .Q(in_V[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[30] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[30]),
        .Q(in_V[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[31] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[31]),
        .Q(in_V[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[3]),
        .Q(in_V[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[4]),
        .Q(in_V[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[5]),
        .Q(in_V[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[6]),
        .Q(in_V[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[7]),
        .Q(in_V[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[8] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[8]),
        .Q(in_V[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[9] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[9]),
        .Q(in_V[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(Q),
        .I3(CO),
        .I4(\int_ier_reg_n_0_[0] ),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_CONTROL_BUS_WSTRB[0]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(p_0_in),
        .I3(ap_sync_ready),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_out_V_reg_n_0_[0] ),
        .O(int_out_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(out_V[8]),
        .O(int_out_V0[10]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(out_V[9]),
        .O(int_out_V0[11]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(out_V[10]),
        .O(int_out_V0[12]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(out_V[11]),
        .O(int_out_V0[13]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(out_V[12]),
        .O(int_out_V0[14]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(out_V[13]),
        .O(int_out_V0[15]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(out_V[14]),
        .O(int_out_V0[16]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(out_V[15]),
        .O(int_out_V0[17]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(out_V[16]),
        .O(int_out_V0[18]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(out_V[17]),
        .O(int_out_V0[19]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_out_V_reg_n_0_[1] ),
        .O(int_out_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(out_V[18]),
        .O(int_out_V0[20]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(out_V[19]),
        .O(int_out_V0[21]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(out_V[20]),
        .O(int_out_V0[22]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(out_V[21]),
        .O(int_out_V0[23]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(out_V[22]),
        .O(int_out_V0[24]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(out_V[23]),
        .O(int_out_V0[25]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(out_V[24]),
        .O(int_out_V0[26]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(out_V[25]),
        .O(int_out_V0[27]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(out_V[26]),
        .O(int_out_V0[28]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(out_V[27]),
        .O(int_out_V0[29]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(out_V[0]),
        .O(int_out_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(out_V[28]),
        .O(int_out_V0[30]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_out_V[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_in_V[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[2] ),
        .O(\int_out_V[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(out_V[29]),
        .O(int_out_V0[31]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(out_V[1]),
        .O(int_out_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(out_V[2]),
        .O(int_out_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(out_V[3]),
        .O(int_out_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(out_V[4]),
        .O(int_out_V0[6]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(out_V[5]),
        .O(int_out_V0[7]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(out_V[6]),
        .O(int_out_V0[8]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_V[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(out_V[7]),
        .O(int_out_V0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_0 ),
        .D(int_out_V0[0]),
        .Q(\int_out_V_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[10] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_0 ),
        .D(int_out_V0[10]),
        .Q(out_V[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[11] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_0 ),
        .D(int_out_V0[11]),
        .Q(out_V[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[12] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_0 ),
        .D(int_out_V0[12]),
        .Q(out_V[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[13] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_0 ),
        .D(int_out_V0[13]),
        .Q(out_V[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[14] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_0 ),
        .D(int_out_V0[14]),
        .Q(out_V[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[15] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_0 ),
        .D(int_out_V0[15]),
        .Q(out_V[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[16] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_0 ),
        .D(int_out_V0[16]),
        .Q(out_V[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[17] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_0 ),
        .D(int_out_V0[17]),
        .Q(out_V[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[18] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_0 ),
        .D(int_out_V0[18]),
        .Q(out_V[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[19] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_0 ),
        .D(int_out_V0[19]),
        .Q(out_V[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_0 ),
        .D(int_out_V0[1]),
        .Q(\int_out_V_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[20] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_0 ),
        .D(int_out_V0[20]),
        .Q(out_V[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[21] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_0 ),
        .D(int_out_V0[21]),
        .Q(out_V[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[22] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_0 ),
        .D(int_out_V0[22]),
        .Q(out_V[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[23] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_0 ),
        .D(int_out_V0[23]),
        .Q(out_V[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[24] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_0 ),
        .D(int_out_V0[24]),
        .Q(out_V[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[25] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_0 ),
        .D(int_out_V0[25]),
        .Q(out_V[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[26] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_0 ),
        .D(int_out_V0[26]),
        .Q(out_V[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[27] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_0 ),
        .D(int_out_V0[27]),
        .Q(out_V[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[28] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_0 ),
        .D(int_out_V0[28]),
        .Q(out_V[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[29] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_0 ),
        .D(int_out_V0[29]),
        .Q(out_V[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_0 ),
        .D(int_out_V0[2]),
        .Q(out_V[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[30] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_0 ),
        .D(int_out_V0[30]),
        .Q(out_V[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[31] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_0 ),
        .D(int_out_V0[31]),
        .Q(out_V[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_0 ),
        .D(int_out_V0[3]),
        .Q(out_V[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_0 ),
        .D(int_out_V0[4]),
        .Q(out_V[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_0 ),
        .D(int_out_V0[5]),
        .Q(out_V[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_0 ),
        .D(int_out_V0[6]),
        .Q(out_V[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_0 ),
        .D(int_out_V0[7]),
        .Q(out_V[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[8] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_0 ),
        .D(int_out_V0[8]),
        .Q(out_V[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[9] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_0 ),
        .D(int_out_V0[9]),
        .Q(out_V[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(rows[0]),
        .O(int_rows0[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(rows[10]),
        .O(int_rows0[10]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(rows[11]),
        .O(int_rows0[11]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(rows[12]),
        .O(int_rows0[12]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(rows[13]),
        .O(int_rows0[13]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(rows[14]),
        .O(int_rows0[14]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(rows[15]),
        .O(int_rows0[15]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(rows[16]),
        .O(int_rows0[16]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(rows[17]),
        .O(int_rows0[17]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(rows[18]),
        .O(int_rows0[18]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(rows[19]),
        .O(int_rows0[19]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(rows[1]),
        .O(int_rows0[1]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(rows[20]),
        .O(int_rows0[20]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(rows[21]),
        .O(int_rows0[21]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(rows[22]),
        .O(int_rows0[22]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(rows[23]),
        .O(int_rows0[23]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(rows[24]),
        .O(int_rows0[24]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(rows[25]),
        .O(int_rows0[25]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(rows[26]),
        .O(int_rows0[26]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(rows[27]),
        .O(int_rows0[27]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(rows[28]),
        .O(int_rows0[28]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(rows[29]),
        .O(int_rows0[29]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(rows[2]),
        .O(int_rows0[2]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(rows[30]),
        .O(int_rows0[30]));
  LUT5 #(
    .INIT(32'h00001000)) 
    \int_rows[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\int_rows[31]_i_3_n_0 ),
        .I4(\waddr_reg_n_0_[3] ),
        .O(\int_rows[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(rows[31]),
        .O(int_rows0[31]));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_rows[31]_i_3 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(out[1]),
        .I2(s_axi_CONTROL_BUS_WVALID),
        .I3(\waddr_reg_n_0_[1] ),
        .O(\int_rows[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(rows[3]),
        .O(int_rows0[3]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(rows[4]),
        .O(int_rows0[4]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(rows[5]),
        .O(int_rows0[5]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(rows[6]),
        .O(int_rows0[6]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(rows[7]),
        .O(int_rows0[7]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(rows[8]),
        .O(int_rows0[8]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(rows[9]),
        .O(int_rows0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[0] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[0]),
        .Q(rows[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[10] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[10]),
        .Q(rows[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[11] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[11]),
        .Q(rows[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[12] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[12]),
        .Q(rows[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[13] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[13]),
        .Q(rows[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[14] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[14]),
        .Q(rows[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[15] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[15]),
        .Q(rows[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[16] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[16]),
        .Q(rows[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[17] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[17]),
        .Q(rows[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[18] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[18]),
        .Q(rows[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[19] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[19]),
        .Q(rows[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[1] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[1]),
        .Q(rows[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[20] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[20]),
        .Q(rows[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[21] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[21]),
        .Q(rows[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[22] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[22]),
        .Q(rows[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[23] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[23]),
        .Q(rows[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[24] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[24]),
        .Q(rows[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[25] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[25]),
        .Q(rows[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[26] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[26]),
        .Q(rows[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[27] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[27]),
        .Q(rows[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[28] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[28]),
        .Q(rows[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[29] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[29]),
        .Q(rows[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[2] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[2]),
        .Q(rows[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[30] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[30]),
        .Q(rows[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[31] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[31]),
        .Q(rows[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[3] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[3]),
        .Q(rows[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[4] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[4]),
        .Q(rows[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[5] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[5]),
        .Q(rows[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[6] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[6]),
        .Q(rows[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[7] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[7]),
        .Q(rows[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[8] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[8]),
        .Q(rows[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[9] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[9]),
        .Q(rows[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(p_1_in),
        .I2(int_gie_reg_n_0),
        .O(interrupt));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rdata[0]_i_1 
       (.I0(\rdata_reg[0]_i_2_n_0 ),
        .I1(s_axi_CONTROL_BUS_ARADDR[2]),
        .I2(\rdata[0]_i_3_n_0 ),
        .I3(s_axi_CONTROL_BUS_ARADDR[0]),
        .I4(s_axi_CONTROL_BUS_ARADDR[1]),
        .O(\rdata[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[0]_i_3 
       (.I0(s_axi_CONTROL_BUS_ARADDR[5]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(int_gie_reg_n_0),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\rdata[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_4 
       (.I0(\int_in_V_reg_n_0_[0] ),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(rows[0]),
        .I3(s_axi_CONTROL_BUS_ARADDR[5]),
        .I4(ap_start),
        .O(\rdata[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_5 
       (.I0(\int_out_V_reg_n_0_[0] ),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(cols[0]),
        .I3(s_axi_CONTROL_BUS_ARADDR[5]),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(\rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_1 
       (.I0(out_V[8]),
        .I1(cols[10]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(in_V[8]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(rows[10]),
        .O(\rdata[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_1 
       (.I0(out_V[9]),
        .I1(cols[11]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(in_V[9]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(rows[11]),
        .O(\rdata[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_1 
       (.I0(out_V[10]),
        .I1(cols[12]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(in_V[10]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(rows[12]),
        .O(\rdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_1 
       (.I0(out_V[11]),
        .I1(cols[13]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(in_V[11]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(rows[13]),
        .O(\rdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_1 
       (.I0(out_V[12]),
        .I1(cols[14]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(in_V[12]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(rows[14]),
        .O(\rdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_1 
       (.I0(out_V[13]),
        .I1(cols[15]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(in_V[13]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(rows[15]),
        .O(\rdata[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[16]_i_1 
       (.I0(out_V[14]),
        .I1(cols[16]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(in_V[14]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(rows[16]),
        .O(\rdata[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[17]_i_1 
       (.I0(out_V[15]),
        .I1(cols[17]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(in_V[15]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(rows[17]),
        .O(\rdata[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[18]_i_1 
       (.I0(out_V[16]),
        .I1(cols[18]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(in_V[16]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(rows[18]),
        .O(\rdata[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[19]_i_1 
       (.I0(out_V[17]),
        .I1(cols[19]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(in_V[17]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(rows[19]),
        .O(\rdata[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000002222E222)) 
    \rdata[1]_i_1 
       (.I0(\rdata_reg[1]_i_2_n_0 ),
        .I1(s_axi_CONTROL_BUS_ARADDR[2]),
        .I2(p_1_in),
        .I3(s_axi_CONTROL_BUS_ARADDR[3]),
        .I4(\rdata[1]_i_3_n_0 ),
        .I5(\rdata[1]_i_4_n_0 ),
        .O(\rdata[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[1]_i_3 
       (.I0(s_axi_CONTROL_BUS_ARADDR[5]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[1]_i_4 
       (.I0(s_axi_CONTROL_BUS_ARADDR[1]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_5 
       (.I0(\int_in_V_reg_n_0_[1] ),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(rows[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[5]),
        .I4(int_ap_done),
        .O(\rdata[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_6 
       (.I0(\int_out_V_reg_n_0_[1] ),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(cols[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[5]),
        .I4(p_0_in),
        .O(\rdata[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[20]_i_1 
       (.I0(out_V[18]),
        .I1(cols[20]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(in_V[18]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(rows[20]),
        .O(\rdata[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[21]_i_1 
       (.I0(out_V[19]),
        .I1(cols[21]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(in_V[19]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(rows[21]),
        .O(\rdata[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[22]_i_1 
       (.I0(out_V[20]),
        .I1(cols[22]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(in_V[20]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(rows[22]),
        .O(\rdata[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[23]_i_1 
       (.I0(out_V[21]),
        .I1(cols[23]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(in_V[21]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(rows[23]),
        .O(\rdata[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[24]_i_1 
       (.I0(out_V[22]),
        .I1(cols[24]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(in_V[22]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(rows[24]),
        .O(\rdata[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[25]_i_1 
       (.I0(out_V[23]),
        .I1(cols[25]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(in_V[23]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(rows[25]),
        .O(\rdata[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[26]_i_1 
       (.I0(out_V[24]),
        .I1(cols[26]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(in_V[24]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(rows[26]),
        .O(\rdata[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[27]_i_1 
       (.I0(out_V[25]),
        .I1(cols[27]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(in_V[25]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(rows[27]),
        .O(\rdata[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[28]_i_1 
       (.I0(out_V[26]),
        .I1(cols[28]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(in_V[26]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(rows[28]),
        .O(\rdata[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[29]_i_1 
       (.I0(out_V[27]),
        .I1(cols[29]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(in_V[27]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(rows[29]),
        .O(\rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[1]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[2]),
        .I3(\rdata[2]_i_2_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\rdata[2]_i_3_n_0 ),
        .O(rdata[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_2 
       (.I0(in_V[0]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(rows[2]),
        .I3(s_axi_CONTROL_BUS_ARADDR[5]),
        .I4(int_ap_idle),
        .O(\rdata[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[2]_i_3 
       (.I0(out_V[0]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(s_axi_CONTROL_BUS_ARADDR[5]),
        .I3(cols[2]),
        .O(\rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[30]_i_1 
       (.I0(out_V[28]),
        .I1(cols[30]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(in_V[28]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(rows[30]),
        .O(\rdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA88A)) 
    \rdata[31]_i_1 
       (.I0(ar_hs),
        .I1(s_axi_CONTROL_BUS_ARADDR[1]),
        .I2(s_axi_CONTROL_BUS_ARADDR[5]),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .I4(s_axi_CONTROL_BUS_ARADDR[0]),
        .I5(s_axi_CONTROL_BUS_ARADDR[2]),
        .O(\rdata[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \rdata[31]_i_2 
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .I2(s_axi_CONTROL_BUS_ARVALID),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[31]_i_3 
       (.I0(out_V[29]),
        .I1(cols[31]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(in_V[29]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(rows[31]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[1]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[2]),
        .I3(\rdata[3]_i_2_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\rdata[3]_i_3_n_0 ),
        .O(rdata[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_2 
       (.I0(in_V[1]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(rows[3]),
        .I3(s_axi_CONTROL_BUS_ARADDR[5]),
        .I4(int_ap_ready),
        .O(\rdata[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[3]_i_3 
       (.I0(out_V[1]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(s_axi_CONTROL_BUS_ARADDR[5]),
        .I3(cols[3]),
        .O(\rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_1 
       (.I0(out_V[2]),
        .I1(cols[4]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(in_V[2]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(rows[4]),
        .O(\rdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_1 
       (.I0(out_V[3]),
        .I1(cols[5]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(in_V[3]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(rows[5]),
        .O(\rdata[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_1 
       (.I0(out_V[4]),
        .I1(cols[6]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(in_V[4]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(rows[6]),
        .O(\rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[1]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[2]),
        .I3(\rdata[7]_i_2_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\rdata[7]_i_3_n_0 ),
        .O(rdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_2 
       (.I0(in_V[5]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(rows[7]),
        .I3(s_axi_CONTROL_BUS_ARADDR[5]),
        .I4(data0),
        .O(\rdata[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[7]_i_3 
       (.I0(out_V[5]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(s_axi_CONTROL_BUS_ARADDR[5]),
        .I3(cols[7]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_1 
       (.I0(out_V[6]),
        .I1(cols[8]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(in_V[6]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(rows[8]),
        .O(\rdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_1 
       (.I0(out_V[7]),
        .I1(cols[9]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(in_V[7]),
        .I4(s_axi_CONTROL_BUS_ARADDR[4]),
        .I5(rows[9]),
        .O(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_2 
       (.I0(\rdata[0]_i_4_n_0 ),
        .I1(\rdata[0]_i_5_n_0 ),
        .O(\rdata_reg[0]_i_2_n_0 ),
        .S(s_axi_CONTROL_BUS_ARADDR[3]));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_2 
       (.I0(\rdata[1]_i_5_n_0 ),
        .I1(\rdata[1]_i_6_n_0 ),
        .O(\rdata_reg[1]_i_2_n_0 ),
        .S(s_axi_CONTROL_BUS_ARADDR[3]));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_CONTROL_BUS_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_CONTROL_BUS_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_CONTROL_BUS_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h002E)) 
    \rstate[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARVALID),
        .I1(rstate[0]),
        .I2(s_axi_CONTROL_BUS_RREADY),
        .I3(rstate[1]),
        .O(\rstate[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_0 ),
        .Q(rstate[0]),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_CONTROL_BUS_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_CONTROL_BUS_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_CONTROL_BUS_RVALID_INST_0
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .O(s_axi_CONTROL_BUS_RVALID));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h0000FF40)) 
    start_once_reg_i_1
       (.I0(ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg_0),
        .I1(ap_start),
        .I2(start_for_CvtColor_U0_full_n),
        .I3(start_once_reg),
        .I4(Block_Mat_exit418_pr_U0_ap_ready),
        .O(start_once_reg_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(out[0]),
        .I1(s_axi_CONTROL_BUS_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi
   (hostmem_WREADY,
    ap_rst_n_inv,
    m_axi_hostmem_RREADY,
    hostmem_AWREADY,
    m_axi_hostmem_BREADY,
    hostmem_BVALID,
    m_axi_hostmem_WVALID,
    m_axi_hostmem_WLAST,
    hostmem_ARREADY,
    m_axi_hostmem_ARVALID,
    s_ready_t_reg,
    \m_axi_hostmem_AWLEN[3] ,
    m_axi_hostmem_AWVALID,
    m_axi_hostmem_AWADDR,
    m_axi_hostmem_ARADDR,
    ap_NS_fsm1,
    E,
    \m_axi_hostmem_ARLEN[3] ,
    m_axi_hostmem_WDATA,
    m_axi_hostmem_WSTRB,
    \tmp_14_reg_458_reg[7] ,
    ap_clk,
    D,
    WEBWE,
    m_axi_hostmem_RDATA,
    DIPADIP,
    m_axi_hostmem_RVALID,
    ap_rst_n,
    push,
    m_axi_hostmem_ARREADY,
    Q,
    m_axi_hostmem_WREADY,
    m_axi_hostmem_BVALID,
    \ap_CS_fsm_reg[3] ,
    Array2Mat_U0_m_axi_in_V_RREADY,
    m_axi_hostmem_AWREADY,
    \cols_V_reg_321_reg[31] ,
    \cols_V_reg_404_reg[31] ,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[3]_1 );
  output hostmem_WREADY;
  output ap_rst_n_inv;
  output m_axi_hostmem_RREADY;
  output hostmem_AWREADY;
  output m_axi_hostmem_BREADY;
  output hostmem_BVALID;
  output m_axi_hostmem_WVALID;
  output m_axi_hostmem_WLAST;
  output hostmem_ARREADY;
  output m_axi_hostmem_ARVALID;
  output [0:0]s_ready_t_reg;
  output [3:0]\m_axi_hostmem_AWLEN[3] ;
  output m_axi_hostmem_AWVALID;
  output [28:0]m_axi_hostmem_AWADDR;
  output [28:0]m_axi_hostmem_ARADDR;
  output ap_NS_fsm1;
  output [0:0]E;
  output [3:0]\m_axi_hostmem_ARLEN[3] ;
  output [63:0]m_axi_hostmem_WDATA;
  output [3:0]m_axi_hostmem_WSTRB;
  output [23:0]\tmp_14_reg_458_reg[7] ;
  input ap_clk;
  input [23:0]D;
  input [0:0]WEBWE;
  input [63:0]m_axi_hostmem_RDATA;
  input [2:0]DIPADIP;
  input m_axi_hostmem_RVALID;
  input ap_rst_n;
  input push;
  input m_axi_hostmem_ARREADY;
  input [1:0]Q;
  input m_axi_hostmem_WREADY;
  input m_axi_hostmem_BVALID;
  input [0:0]\ap_CS_fsm_reg[3] ;
  input Array2Mat_U0_m_axi_in_V_RREADY;
  input m_axi_hostmem_AWREADY;
  input [61:0]\cols_V_reg_321_reg[31] ;
  input [61:0]\cols_V_reg_404_reg[31] ;
  input [0:0]\ap_CS_fsm_reg[3]_0 ;
  input [0:0]\ap_CS_fsm_reg[3]_1 ;

  wire AWREADY_Dummy;
  wire Array2Mat_U0_m_axi_in_V_RREADY;
  wire [23:0]D;
  wire [2:0]DIPADIP;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3]_1 ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bus_write_n_13;
  wire [61:0]\cols_V_reg_321_reg[31] ;
  wire [61:0]\cols_V_reg_404_reg[31] ;
  wire hostmem_ARREADY;
  wire hostmem_AWREADY;
  wire hostmem_BVALID;
  wire hostmem_WREADY;
  wire [28:0]m_axi_hostmem_ARADDR;
  wire [3:0]\m_axi_hostmem_ARLEN[3] ;
  wire m_axi_hostmem_ARREADY;
  wire m_axi_hostmem_ARVALID;
  wire [28:0]m_axi_hostmem_AWADDR;
  wire [3:0]\m_axi_hostmem_AWLEN[3] ;
  wire m_axi_hostmem_AWREADY;
  wire m_axi_hostmem_AWVALID;
  wire m_axi_hostmem_BREADY;
  wire m_axi_hostmem_BVALID;
  wire [63:0]m_axi_hostmem_RDATA;
  wire m_axi_hostmem_RREADY;
  wire m_axi_hostmem_RVALID;
  wire [63:0]m_axi_hostmem_WDATA;
  wire m_axi_hostmem_WLAST;
  wire m_axi_hostmem_WREADY;
  wire [3:0]m_axi_hostmem_WSTRB;
  wire m_axi_hostmem_WVALID;
  wire [1:0]p_0_in__3;
  wire push;
  wire req_en__6;
  wire [0:0]s_ready_t_reg;
  wire throttl_cnt10_out__4;
  wire [1:0]throttl_cnt_reg;
  wire [23:0]\tmp_14_reg_458_reg[7] ;
  wire wreq_throttl_n_3;
  wire wreq_throttl_n_4;
  wire wreq_throttl_n_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_read bus_read
       (.Array2Mat_U0_m_axi_in_V_RREADY(Array2Mat_U0_m_axi_in_V_RREADY),
        .DIPADIP(DIPADIP),
        .Q(s_ready_t_reg),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_1 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\cols_V_reg_404_reg[31] (\cols_V_reg_404_reg[31] ),
        .hostmem_ARREADY(hostmem_ARREADY),
        .m_axi_hostmem_ARADDR(m_axi_hostmem_ARADDR),
        .\m_axi_hostmem_ARLEN[3] (\m_axi_hostmem_ARLEN[3] ),
        .m_axi_hostmem_ARREADY(m_axi_hostmem_ARREADY),
        .m_axi_hostmem_ARVALID(m_axi_hostmem_ARVALID),
        .m_axi_hostmem_RDATA(m_axi_hostmem_RDATA),
        .m_axi_hostmem_RREADY(m_axi_hostmem_RREADY),
        .m_axi_hostmem_RVALID(m_axi_hostmem_RVALID),
        .\tmp_14_reg_458_reg[7] (\tmp_14_reg_458_reg[7] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(D),
        .E(bus_write_n_13),
        .Q(Q),
        .SR(ap_rst_n_inv),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3]_0 ),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\cols_V_reg_321_reg[31] (\cols_V_reg_321_reg[31] ),
        .empty_n_reg(hostmem_BVALID),
        .hostmem_WREADY(hostmem_WREADY),
        .m_axi_hostmem_AWADDR(m_axi_hostmem_AWADDR),
        .\m_axi_hostmem_AWLEN[3] (\m_axi_hostmem_AWLEN[3] ),
        .m_axi_hostmem_AWREADY(m_axi_hostmem_AWREADY),
        .m_axi_hostmem_AWVALID(m_axi_hostmem_AWVALID),
        .m_axi_hostmem_BREADY(m_axi_hostmem_BREADY),
        .m_axi_hostmem_BVALID(m_axi_hostmem_BVALID),
        .m_axi_hostmem_WDATA(m_axi_hostmem_WDATA),
        .m_axi_hostmem_WLAST(m_axi_hostmem_WLAST),
        .m_axi_hostmem_WREADY(m_axi_hostmem_WREADY),
        .m_axi_hostmem_WSTRB(m_axi_hostmem_WSTRB),
        .m_axi_hostmem_WVALID(m_axi_hostmem_WVALID),
        .push(push),
        .r_V_fu_272_p2(E),
        .req_en__6(req_en__6),
        .s_ready_t_reg(hostmem_AWREADY),
        .throttl_cnt10_out__4(throttl_cnt10_out__4),
        .\throttl_cnt_reg[1] (p_0_in__3),
        .\throttl_cnt_reg[1]_0 (wreq_throttl_n_3),
        .\throttl_cnt_reg[1]_1 (throttl_cnt_reg),
        .\throttl_cnt_reg[6] (wreq_throttl_n_6),
        .\throttl_cnt_reg[7] (wreq_throttl_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_throttl wreq_throttl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(p_0_in__3),
        .E(bus_write_n_13),
        .Q(throttl_cnt_reg),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .\could_multi_bursts.awlen_buf_reg[3] (\m_axi_hostmem_AWLEN[3] [3:2]),
        .\could_multi_bursts.loop_cnt_reg[0] (wreq_throttl_n_3),
        .\could_multi_bursts.loop_cnt_reg[0]_0 (wreq_throttl_n_6),
        .m_axi_hostmem_AWREADY(m_axi_hostmem_AWREADY),
        .req_en__6(req_en__6),
        .throttl_cnt10_out__4(throttl_cnt10_out__4),
        .\throttl_cnt_reg[7]_0 (wreq_throttl_n_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_buffer
   (hostmem_WREADY,
    data_valid,
    Q,
    DI,
    S,
    \usedw_reg[7]_0 ,
    \bus_wide_gen.strb_buf_reg[3] ,
    ap_clk,
    D,
    WEBWE,
    SR,
    ap_rst_n,
    push,
    burst_valid,
    m_axi_hostmem_WREADY,
    \bus_wide_gen.WVALID_Dummy_reg ,
    \usedw_reg[5]_0 );
  output hostmem_WREADY;
  output data_valid;
  output [5:0]Q;
  output [0:0]DI;
  output [3:0]S;
  output [2:0]\usedw_reg[7]_0 ;
  output [35:0]\bus_wide_gen.strb_buf_reg[3] ;
  input ap_clk;
  input [23:0]D;
  input [0:0]WEBWE;
  input [0:0]SR;
  input ap_rst_n;
  input push;
  input burst_valid;
  input m_axi_hostmem_WREADY;
  input \bus_wide_gen.WVALID_Dummy_reg ;
  input [6:0]\usedw_reg[5]_0 ;

  wire [23:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire [35:0]\bus_wide_gen.strb_buf_reg[3] ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_1_n_0 ;
  wire \dout_buf[18]_i_1_n_0 ;
  wire \dout_buf[19]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[20]_i_1_n_0 ;
  wire \dout_buf[21]_i_1_n_0 ;
  wire \dout_buf[22]_i_1_n_0 ;
  wire \dout_buf[23]_i_1_n_0 ;
  wire \dout_buf[24]_i_1_n_0 ;
  wire \dout_buf[25]_i_1_n_0 ;
  wire \dout_buf[26]_i_1_n_0 ;
  wire \dout_buf[27]_i_1_n_0 ;
  wire \dout_buf[28]_i_1_n_0 ;
  wire \dout_buf[29]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[30]_i_1_n_0 ;
  wire \dout_buf[31]_i_1_n_0 ;
  wire \dout_buf[32]_i_1_n_0 ;
  wire \dout_buf[33]_i_1_n_0 ;
  wire \dout_buf[34]_i_1_n_0 ;
  wire \dout_buf[35]_i_1_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire dout_valid_i_1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1_n_0;
  wire full_n_i_2__1_n_0;
  wire full_n_i_3__3_n_0;
  wire hostmem_WREADY;
  wire m_axi_hostmem_WREADY;
  wire mem_reg_i_10_n_0;
  wire mem_reg_i_11_n_0;
  wire mem_reg_i_12_n_0;
  wire mem_reg_i_13_n_0;
  wire mem_reg_i_15_n_0;
  wire pop;
  wire push;
  wire [35:0]q_buf;
  wire [31:0]q_tmp;
  wire [7:0]raddr;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr[3]_i_1_n_0 ;
  wire \raddr[4]_i_1_n_0 ;
  wire \raddr[5]_i_1_n_0 ;
  wire \raddr[6]_i_1_n_0 ;
  wire \raddr[7]_i_2_n_0 ;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2_n_0;
  wire show_ahead_i_3_n_0;
  wire \usedw[0]_i_1_n_0 ;
  wire \usedw[7]_i_1_n_0 ;
  wire [6:0]\usedw_reg[5]_0 ;
  wire [2:0]\usedw_reg[7]_0 ;
  wire [7:6]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1__0_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[6]_i_2_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr[7]_i_3_n_0 ;
  wire \waddr[7]_i_4_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[32]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[32]),
        .I2(show_ahead),
        .O(\dout_buf[32]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[33]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[33]),
        .I2(show_ahead),
        .O(\dout_buf[33]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[35]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[35]),
        .I2(show_ahead),
        .O(\dout_buf[35]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[32]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[33]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[35]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[3] [9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hAAEAEEEE)) 
    dout_valid_i_1
       (.I0(empty_n_reg_n_0),
        .I1(data_valid),
        .I2(\bus_wide_gen.WVALID_Dummy_reg ),
        .I3(m_axi_hostmem_WREADY),
        .I4(burst_valid),
        .O(dout_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_0),
        .Q(data_valid),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    empty_n_i_2__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(empty_n_i_3__0_n_0),
        .O(empty_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    empty_n_i_3__0
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(empty_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hAFCFFFAF)) 
    full_n_i_1
       (.I0(hostmem_WREADY),
        .I1(full_n_i_2__1_n_0),
        .I2(ap_rst_n),
        .I3(pop),
        .I4(push),
        .O(full_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    full_n_i_2__1
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(full_n_i_3__3_n_0),
        .O(full_n_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    full_n_i_3__3
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(usedw_reg__0[6]),
        .I3(usedw_reg__0[7]),
        .O(full_n_i_3__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(hostmem_WREADY),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9216" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(D[15:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,D[23:16]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP(q_buf[33:32]),
        .DOPBDOP(q_buf[35:34]),
        .ENARDEN(1'b1),
        .ENBWREN(hostmem_WREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_i_1
       (.I0(raddr[6]),
        .I1(mem_reg_i_10_n_0),
        .I2(mem_reg_i_11_n_0),
        .I3(raddr[7]),
        .I4(pop),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_10
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_10_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    mem_reg_i_11
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[6]),
        .I3(raddr[7]),
        .I4(mem_reg_i_15_n_0),
        .O(mem_reg_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_12
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_13
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(mem_reg_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_15
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .O(mem_reg_i_15_n_0));
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_i_2
       (.I0(mem_reg_i_10_n_0),
        .I1(mem_reg_i_11_n_0),
        .I2(raddr[6]),
        .I3(pop),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_i_3
       (.I0(mem_reg_i_12_n_0),
        .I1(mem_reg_i_11_n_0),
        .I2(raddr[5]),
        .I3(pop),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hDF002000FFFF0000)) 
    mem_reg_i_4
       (.I0(raddr[3]),
        .I1(mem_reg_i_13_n_0),
        .I2(raddr[2]),
        .I3(mem_reg_i_11_n_0),
        .I4(raddr[4]),
        .I5(pop),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h7F008000FFFF0000)) 
    mem_reg_i_5
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(mem_reg_i_11_n_0),
        .I4(raddr[3]),
        .I5(pop),
        .O(rnext[3]));
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_i_6
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_i_11_n_0),
        .I3(raddr[2]),
        .I4(pop),
        .O(rnext[2]));
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_i_7
       (.I0(raddr[0]),
        .I1(mem_reg_i_11_n_0),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[1]));
  LUT3 #(
    .INIT(8'h2C)) 
    mem_reg_i_8
       (.I0(mem_reg_i_11_n_0),
        .I1(raddr[0]),
        .I2(pop),
        .O(rnext[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__0
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__0
       (.I0(Q[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__0
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\usedw_reg[7]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__0
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h65)) 
    p_0_out_carry_i_5
       (.I0(Q[1]),
        .I1(pop),
        .I2(push),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(q_tmp[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(q_tmp[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(q_tmp[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(q_tmp[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(q_tmp[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(q_tmp[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(q_tmp[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1 
       (.I0(mem_reg_i_11_n_0),
        .I1(raddr[0]),
        .O(\raddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[1]_i_1 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_i_11_n_0),
        .O(\raddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[2]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(mem_reg_i_11_n_0),
        .O(\raddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \raddr[3]_i_1 
       (.I0(raddr[3]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(mem_reg_i_11_n_0),
        .O(\raddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \raddr[4]_i_1 
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(mem_reg_i_11_n_0),
        .O(\raddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAA00000000)) 
    \raddr[5]_i_1 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[2]),
        .I3(mem_reg_i_13_n_0),
        .I4(raddr[3]),
        .I5(mem_reg_i_11_n_0),
        .O(\raddr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[6]_i_1 
       (.I0(raddr[6]),
        .I1(mem_reg_i_10_n_0),
        .I2(mem_reg_i_11_n_0),
        .O(\raddr[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA222A2A2)) 
    \raddr[7]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(data_valid),
        .I2(burst_valid),
        .I3(m_axi_hostmem_WREADY),
        .I4(\bus_wide_gen.WVALID_Dummy_reg ),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[7]_i_2 
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_10_n_0),
        .I3(mem_reg_i_11_n_0),
        .O(\raddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1_n_0 ),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1_n_0 ),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1_n_0 ),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1_n_0 ),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2_n_0 ),
        .Q(raddr[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'h0002)) 
    show_ahead_i_1
       (.I0(push),
        .I1(show_ahead_i_2_n_0),
        .I2(usedw_reg__0[6]),
        .I3(usedw_reg__0[7]),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFE)) 
    show_ahead_i_2
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(pop),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(show_ahead_i_3_n_0),
        .O(show_ahead_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    show_ahead_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(show_ahead_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h66A6A6A666A666A6)) 
    \usedw[7]_i_1 
       (.I0(push),
        .I1(empty_n_reg_n_0),
        .I2(data_valid),
        .I3(burst_valid),
        .I4(m_axi_hostmem_WREADY),
        .I5(\bus_wide_gen.WVALID_Dummy_reg ),
        .O(\usedw[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [3]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [4]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [5]),
        .Q(usedw_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [6]),
        .Q(usedw_reg__0[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_0 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2_n_0 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "image_filter_hostmem_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_buffer__parameterized0
   (m_axi_hostmem_RREADY,
    beat_valid,
    \q_tmp_reg[0]_0 ,
    Q,
    DI,
    \bus_wide_gen.rdata_valid_t_reg ,
    \bus_wide_gen.split_cnt_buf ,
    empty_n_reg_0,
    S,
    \usedw_reg[7]_0 ,
    \bus_wide_gen.rdata_valid_t_reg_0 ,
    data_vld_reg,
    ap_clk,
    m_axi_hostmem_RDATA,
    DIPADIP,
    m_axi_hostmem_RVALID,
    ap_rst_n,
    pop,
    \bus_wide_gen.len_cnt_reg[5] ,
    rdata_ack_t,
    \bus_wide_gen.rdata_valid_t_reg_1 ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    p_30_in,
    E,
    D);
  output m_axi_hostmem_RREADY;
  output beat_valid;
  output \q_tmp_reg[0]_0 ;
  output [5:0]Q;
  output [0:0]DI;
  output \bus_wide_gen.rdata_valid_t_reg ;
  output \bus_wide_gen.split_cnt_buf ;
  output empty_n_reg_0;
  output [3:0]S;
  output [2:0]\usedw_reg[7]_0 ;
  output \bus_wide_gen.rdata_valid_t_reg_0 ;
  output [48:0]data_vld_reg;
  input ap_clk;
  input [63:0]m_axi_hostmem_RDATA;
  input [2:0]DIPADIP;
  input m_axi_hostmem_RVALID;
  input ap_rst_n;
  input pop;
  input [5:0]\bus_wide_gen.len_cnt_reg[5] ;
  input rdata_ack_t;
  input \bus_wide_gen.rdata_valid_t_reg_1 ;
  input \bus_wide_gen.split_cnt_buf_reg[0] ;
  input p_30_in;
  input [0:0]E;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]DI;
  wire [2:0]DIPADIP;
  wire [0:0]E;
  wire [5:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire [5:0]\bus_wide_gen.len_cnt_reg[5] ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_0 ;
  wire \bus_wide_gen.rdata_valid_t_reg_1 ;
  wire \bus_wide_gen.split_cnt_buf ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire [48:0]data_vld_reg;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_1_n_0 ;
  wire \dout_buf[18]_i_1_n_0 ;
  wire \dout_buf[19]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[20]_i_1_n_0 ;
  wire \dout_buf[21]_i_1_n_0 ;
  wire \dout_buf[22]_i_1_n_0 ;
  wire \dout_buf[23]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[32]_i_1_n_0 ;
  wire \dout_buf[33]_i_1_n_0 ;
  wire \dout_buf[34]_i_1_n_0 ;
  wire \dout_buf[35]_i_1_n_0 ;
  wire \dout_buf[36]_i_1_n_0 ;
  wire \dout_buf[37]_i_1_n_0 ;
  wire \dout_buf[38]_i_1_n_0 ;
  wire \dout_buf[39]_i_1_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[40]_i_1_n_0 ;
  wire \dout_buf[41]_i_1_n_0 ;
  wire \dout_buf[42]_i_1_n_0 ;
  wire \dout_buf[43]_i_1_n_0 ;
  wire \dout_buf[44]_i_1_n_0 ;
  wire \dout_buf[45]_i_1_n_0 ;
  wire \dout_buf[46]_i_1_n_0 ;
  wire \dout_buf[47]_i_1_n_0 ;
  wire \dout_buf[48]_i_1_n_0 ;
  wire \dout_buf[49]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[50]_i_1_n_0 ;
  wire \dout_buf[51]_i_1_n_0 ;
  wire \dout_buf[52]_i_1_n_0 ;
  wire \dout_buf[53]_i_1_n_0 ;
  wire \dout_buf[54]_i_1_n_0 ;
  wire \dout_buf[55]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[66]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire dout_valid_i_1__0_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_i_3__1_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2__2_n_0;
  wire full_n_i_3__6_n_0;
  wire [63:0]m_axi_hostmem_RDATA;
  wire m_axi_hostmem_RREADY;
  wire m_axi_hostmem_RVALID;
  wire mem_reg_i_10__0_n_0;
  wire mem_reg_i_11__0_n_0;
  wire mem_reg_i_12__0_n_0;
  wire mem_reg_i_13__0_n_0;
  wire mem_reg_i_9_n_0;
  wire mem_reg_n_21;
  wire mem_reg_n_22;
  wire mem_reg_n_23;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_53;
  wire mem_reg_n_54;
  wire mem_reg_n_55;
  wire mem_reg_n_56;
  wire mem_reg_n_57;
  wire mem_reg_n_58;
  wire mem_reg_n_59;
  wire mem_reg_n_60;
  wire mem_reg_n_87;
  wire mem_reg_n_88;
  wire p_30_in;
  wire pop;
  wire push;
  wire [66:0]q_buf;
  wire [66:0]q_tmp;
  wire \q_tmp_reg[0]_0 ;
  wire [7:0]raddr;
  wire \raddr[0]_i_1__0_n_0 ;
  wire \raddr[1]_i_1__0_n_0 ;
  wire \raddr[2]_i_1__0_n_0 ;
  wire \raddr[3]_i_1__0_n_0 ;
  wire \raddr[4]_i_1__0_n_0 ;
  wire \raddr[5]_i_1__0_n_0 ;
  wire \raddr[6]_i_1__0_n_0 ;
  wire \raddr[7]_i_2__0_n_0 ;
  wire rdata_ack_t;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2__0_n_0;
  wire show_ahead_i_3__0_n_0;
  wire show_ahead_i_4_n_0;
  wire \usedw[0]_i_1__0_n_0 ;
  wire \usedw[7]_i_1__0_n_0 ;
  wire [2:0]\usedw_reg[7]_0 ;
  wire [7:6]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_0 ;
  wire \waddr[1]_i_1__0_n_0 ;
  wire \waddr[2]_i_1__0_n_0 ;
  wire \waddr[3]_i_1__0_n_0 ;
  wire \waddr[4]_i_1__0_n_0 ;
  wire \waddr[5]_i_1__1_n_0 ;
  wire \waddr[6]_i_1__0_n_0 ;
  wire \waddr[6]_i_2__0_n_0 ;
  wire \waddr[7]_i_2__0_n_0 ;
  wire \waddr[7]_i_3__0_n_0 ;
  wire \waddr[7]_i_4__0_n_0 ;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:3]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  LUT4 #(
    .INIT(16'hFFFE)) 
    \bus_wide_gen.data_buf[55]_i_6 
       (.I0(\bus_wide_gen.len_cnt_reg[5] [2]),
        .I1(\bus_wide_gen.len_cnt_reg[5] [3]),
        .I2(\bus_wide_gen.len_cnt_reg[5] [0]),
        .I3(\bus_wide_gen.len_cnt_reg[5] [1]),
        .O(\bus_wide_gen.rdata_valid_t_reg ));
  LUT2 #(
    .INIT(4'h1)) 
    \bus_wide_gen.data_buf[55]_i_7 
       (.I0(\bus_wide_gen.len_cnt_reg[5] [4]),
        .I1(\bus_wide_gen.len_cnt_reg[5] [5]),
        .O(\bus_wide_gen.rdata_valid_t_reg_0 ));
  LUT5 #(
    .INIT(32'hCFCFCF8A)) 
    \bus_wide_gen.split_cnt_buf[0]_i_2 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(\bus_wide_gen.rdata_valid_t_reg_1 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I4(p_30_in),
        .O(\bus_wide_gen.split_cnt_buf ));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(ap_rst_n),
        .O(\q_tmp_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[32]_i_1 
       (.I0(q_tmp[32]),
        .I1(q_buf[32]),
        .I2(show_ahead),
        .O(\dout_buf[32]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[33]_i_1 
       (.I0(q_tmp[33]),
        .I1(q_buf[33]),
        .I2(show_ahead),
        .O(\dout_buf[33]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[35]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[35]),
        .I2(show_ahead),
        .O(\dout_buf[35]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[36]_i_1 
       (.I0(q_tmp[36]),
        .I1(q_buf[36]),
        .I2(show_ahead),
        .O(\dout_buf[36]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[37]_i_1 
       (.I0(q_tmp[37]),
        .I1(q_buf[37]),
        .I2(show_ahead),
        .O(\dout_buf[37]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[38]_i_1 
       (.I0(q_tmp[38]),
        .I1(q_buf[38]),
        .I2(show_ahead),
        .O(\dout_buf[38]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[39]_i_1 
       (.I0(q_tmp[39]),
        .I1(q_buf[39]),
        .I2(show_ahead),
        .O(\dout_buf[39]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[40]_i_1 
       (.I0(q_tmp[40]),
        .I1(q_buf[40]),
        .I2(show_ahead),
        .O(\dout_buf[40]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[41]_i_1 
       (.I0(q_tmp[41]),
        .I1(q_buf[41]),
        .I2(show_ahead),
        .O(\dout_buf[41]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[42]_i_1 
       (.I0(q_tmp[42]),
        .I1(q_buf[42]),
        .I2(show_ahead),
        .O(\dout_buf[42]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[43]_i_1 
       (.I0(q_tmp[43]),
        .I1(q_buf[43]),
        .I2(show_ahead),
        .O(\dout_buf[43]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[44]_i_1 
       (.I0(q_tmp[44]),
        .I1(q_buf[44]),
        .I2(show_ahead),
        .O(\dout_buf[44]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[45]_i_1 
       (.I0(q_tmp[45]),
        .I1(q_buf[45]),
        .I2(show_ahead),
        .O(\dout_buf[45]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[46]_i_1 
       (.I0(q_tmp[46]),
        .I1(q_buf[46]),
        .I2(show_ahead),
        .O(\dout_buf[46]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[47]_i_1 
       (.I0(q_tmp[47]),
        .I1(q_buf[47]),
        .I2(show_ahead),
        .O(\dout_buf[47]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[48]_i_1 
       (.I0(q_tmp[48]),
        .I1(q_buf[48]),
        .I2(show_ahead),
        .O(\dout_buf[48]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[49]_i_1 
       (.I0(q_tmp[49]),
        .I1(q_buf[49]),
        .I2(show_ahead),
        .O(\dout_buf[49]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[50]_i_1 
       (.I0(q_tmp[50]),
        .I1(q_buf[50]),
        .I2(show_ahead),
        .O(\dout_buf[50]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[51]_i_1 
       (.I0(q_tmp[51]),
        .I1(q_buf[51]),
        .I2(show_ahead),
        .O(\dout_buf[51]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[52]_i_1 
       (.I0(q_tmp[52]),
        .I1(q_buf[52]),
        .I2(show_ahead),
        .O(\dout_buf[52]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[53]_i_1 
       (.I0(q_tmp[53]),
        .I1(q_buf[53]),
        .I2(show_ahead),
        .O(\dout_buf[53]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[54]_i_1 
       (.I0(q_tmp[54]),
        .I1(q_buf[54]),
        .I2(show_ahead),
        .O(\dout_buf[54]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[55]_i_1 
       (.I0(q_tmp[55]),
        .I1(q_buf[55]),
        .I2(show_ahead),
        .O(\dout_buf[55]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[66]_i_1 
       (.I0(q_tmp[66]),
        .I1(q_buf[66]),
        .I2(show_ahead),
        .O(\dout_buf[66]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(data_vld_reg[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(data_vld_reg[10]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(data_vld_reg[11]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(data_vld_reg[12]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(data_vld_reg[13]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(data_vld_reg[14]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(data_vld_reg[15]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(data_vld_reg[16]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_0 ),
        .Q(data_vld_reg[17]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_0 ),
        .Q(data_vld_reg[18]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_0 ),
        .Q(data_vld_reg[19]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(data_vld_reg[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_0 ),
        .Q(data_vld_reg[20]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_0 ),
        .Q(data_vld_reg[21]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_0 ),
        .Q(data_vld_reg[22]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_0 ),
        .Q(data_vld_reg[23]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(data_vld_reg[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[32]_i_1_n_0 ),
        .Q(data_vld_reg[24]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[33]_i_1_n_0 ),
        .Q(data_vld_reg[25]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_0 ),
        .Q(data_vld_reg[26]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[35]_i_1_n_0 ),
        .Q(data_vld_reg[27]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[36]_i_1_n_0 ),
        .Q(data_vld_reg[28]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[37]_i_1_n_0 ),
        .Q(data_vld_reg[29]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[38]_i_1_n_0 ),
        .Q(data_vld_reg[30]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[39]_i_1_n_0 ),
        .Q(data_vld_reg[31]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(data_vld_reg[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[40]_i_1_n_0 ),
        .Q(data_vld_reg[32]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[41]_i_1_n_0 ),
        .Q(data_vld_reg[33]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[42]_i_1_n_0 ),
        .Q(data_vld_reg[34]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[43]_i_1_n_0 ),
        .Q(data_vld_reg[35]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[44]_i_1_n_0 ),
        .Q(data_vld_reg[36]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[45]_i_1_n_0 ),
        .Q(data_vld_reg[37]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[46]_i_1_n_0 ),
        .Q(data_vld_reg[38]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[47]_i_1_n_0 ),
        .Q(data_vld_reg[39]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[48]_i_1_n_0 ),
        .Q(data_vld_reg[40]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[49]_i_1_n_0 ),
        .Q(data_vld_reg[41]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(data_vld_reg[4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[50]_i_1_n_0 ),
        .Q(data_vld_reg[42]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[51]_i_1_n_0 ),
        .Q(data_vld_reg[43]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[52]_i_1_n_0 ),
        .Q(data_vld_reg[44]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[53]_i_1_n_0 ),
        .Q(data_vld_reg[45]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[54]_i_1_n_0 ),
        .Q(data_vld_reg[46]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[55]_i_1_n_0 ),
        .Q(data_vld_reg[47]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(data_vld_reg[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[66]_i_1_n_0 ),
        .Q(data_vld_reg[48]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(data_vld_reg[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(data_vld_reg[7]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(data_vld_reg[8]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(data_vld_reg[9]),
        .R(\q_tmp_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hCE)) 
    dout_valid_i_1__0
       (.I0(beat_valid),
        .I1(empty_n_reg_0),
        .I2(E),
        .O(dout_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_0),
        .Q(beat_valid),
        .R(\q_tmp_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_0),
        .I1(pop),
        .I2(m_axi_hostmem_RVALID),
        .I3(m_axi_hostmem_RREADY),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    empty_n_i_2__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(empty_n_i_3__1_n_0),
        .O(empty_n_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    empty_n_i_3__1
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(empty_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(\q_tmp_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFBFFF3F3)) 
    full_n_i_1__0
       (.I0(full_n_i_2__2_n_0),
        .I1(ap_rst_n),
        .I2(pop),
        .I3(m_axi_hostmem_RVALID),
        .I4(m_axi_hostmem_RREADY),
        .O(full_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    full_n_i_2__2
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(full_n_i_3__6_n_0),
        .O(full_n_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    full_n_i_3__6
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(usedw_reg__0[6]),
        .I3(usedw_reg__0[7]),
        .O(full_n_i_3__6_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(m_axi_hostmem_RREADY),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d64" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d64" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "17152" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "66" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(m_axi_hostmem_RDATA[31:0]),
        .DIBDI(m_axi_hostmem_RDATA[63:32]),
        .DIPADIP({1'b1,DIPADIP}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({mem_reg_n_21,mem_reg_n_22,mem_reg_n_23,mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,q_buf[23:0]}),
        .DOBDO({mem_reg_n_53,mem_reg_n_54,mem_reg_n_55,mem_reg_n_56,mem_reg_n_57,mem_reg_n_58,mem_reg_n_59,mem_reg_n_60,q_buf[55:32]}),
        .DOPADOP({NLW_mem_reg_DOPADOP_UNCONNECTED[3],q_buf[66],mem_reg_n_87,mem_reg_n_88}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(m_axi_hostmem_RREADY),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({m_axi_hostmem_RVALID,m_axi_hostmem_RVALID,m_axi_hostmem_RVALID,m_axi_hostmem_RVALID,m_axi_hostmem_RVALID,m_axi_hostmem_RVALID,m_axi_hostmem_RVALID,m_axi_hostmem_RVALID}));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    mem_reg_i_10__0
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[6]),
        .I3(raddr[7]),
        .I4(mem_reg_i_13__0_n_0),
        .O(mem_reg_i_10__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_11__0
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_i_11__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_12__0
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(mem_reg_i_12__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_13__0
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .O(mem_reg_i_13__0_n_0));
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_i_1__0
       (.I0(raddr[6]),
        .I1(mem_reg_i_9_n_0),
        .I2(mem_reg_i_10__0_n_0),
        .I3(raddr[7]),
        .I4(pop),
        .O(rnext[7]));
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_i_2__0
       (.I0(mem_reg_i_9_n_0),
        .I1(mem_reg_i_10__0_n_0),
        .I2(raddr[6]),
        .I3(pop),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_i_3__0
       (.I0(mem_reg_i_11__0_n_0),
        .I1(mem_reg_i_10__0_n_0),
        .I2(raddr[5]),
        .I3(pop),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hDF002000FFFF0000)) 
    mem_reg_i_4__0
       (.I0(raddr[3]),
        .I1(mem_reg_i_12__0_n_0),
        .I2(raddr[2]),
        .I3(mem_reg_i_10__0_n_0),
        .I4(raddr[4]),
        .I5(pop),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h7F008000FFFF0000)) 
    mem_reg_i_5__0
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(mem_reg_i_10__0_n_0),
        .I4(raddr[3]),
        .I5(pop),
        .O(rnext[3]));
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_i_6__0
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_i_10__0_n_0),
        .I3(raddr[2]),
        .I4(pop),
        .O(rnext[2]));
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_i_7__0
       (.I0(raddr[0]),
        .I1(mem_reg_i_10__0_n_0),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[1]));
  LUT3 #(
    .INIT(8'h2C)) 
    mem_reg_i_8__0
       (.I0(mem_reg_i_10__0_n_0),
        .I1(raddr[0]),
        .I2(pop),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_9
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(Q[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\usedw_reg[7]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5__0
       (.I0(Q[1]),
        .I1(pop),
        .I2(m_axi_hostmem_RVALID),
        .I3(m_axi_hostmem_RREADY),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[0]),
        .Q(q_tmp[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[10]),
        .Q(q_tmp[10]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[11]),
        .Q(q_tmp[11]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[12]),
        .Q(q_tmp[12]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[13]),
        .Q(q_tmp[13]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[14]),
        .Q(q_tmp[14]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[15]),
        .Q(q_tmp[15]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[16]),
        .Q(q_tmp[16]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[17]),
        .Q(q_tmp[17]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[18]),
        .Q(q_tmp[18]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[19]),
        .Q(q_tmp[19]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[1]),
        .Q(q_tmp[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[20]),
        .Q(q_tmp[20]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[21]),
        .Q(q_tmp[21]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[22]),
        .Q(q_tmp[22]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[23]),
        .Q(q_tmp[23]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[2]),
        .Q(q_tmp[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[32] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[32]),
        .Q(q_tmp[32]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[33] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[33]),
        .Q(q_tmp[33]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[34]),
        .Q(q_tmp[34]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[35] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[35]),
        .Q(q_tmp[35]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[36] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[36]),
        .Q(q_tmp[36]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[37] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[37]),
        .Q(q_tmp[37]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[38] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[38]),
        .Q(q_tmp[38]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[39] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[39]),
        .Q(q_tmp[39]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[3]),
        .Q(q_tmp[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[40] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[40]),
        .Q(q_tmp[40]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[41] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[41]),
        .Q(q_tmp[41]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[42] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[42]),
        .Q(q_tmp[42]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[43] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[43]),
        .Q(q_tmp[43]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[44] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[44]),
        .Q(q_tmp[44]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[45] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[45]),
        .Q(q_tmp[45]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[46] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[46]),
        .Q(q_tmp[46]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[47] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[47]),
        .Q(q_tmp[47]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[48] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[48]),
        .Q(q_tmp[48]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[49] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[49]),
        .Q(q_tmp[49]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[4]),
        .Q(q_tmp[4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[50] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[50]),
        .Q(q_tmp[50]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[51] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[51]),
        .Q(q_tmp[51]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[52] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[52]),
        .Q(q_tmp[52]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[53] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[53]),
        .Q(q_tmp[53]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[54] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[54]),
        .Q(q_tmp[54]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[55] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[55]),
        .Q(q_tmp[55]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[5]),
        .Q(q_tmp[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[66] 
       (.C(ap_clk),
        .CE(push),
        .D(DIPADIP[2]),
        .Q(q_tmp[66]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[6]),
        .Q(q_tmp[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[7]),
        .Q(q_tmp[7]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[8]),
        .Q(q_tmp[8]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_hostmem_RDATA[9]),
        .Q(q_tmp[9]),
        .R(\q_tmp_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1__0 
       (.I0(mem_reg_i_10__0_n_0),
        .I1(raddr[0]),
        .O(\raddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[1]_i_1__0 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_i_10__0_n_0),
        .O(\raddr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[2]_i_1__0 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(mem_reg_i_10__0_n_0),
        .O(\raddr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \raddr[3]_i_1__0 
       (.I0(raddr[3]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(mem_reg_i_10__0_n_0),
        .O(\raddr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \raddr[4]_i_1__0 
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(mem_reg_i_10__0_n_0),
        .O(\raddr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAA00000000)) 
    \raddr[5]_i_1__0 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[2]),
        .I3(mem_reg_i_12__0_n_0),
        .I4(raddr[3]),
        .I5(mem_reg_i_10__0_n_0),
        .O(\raddr[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[6]_i_1__0 
       (.I0(raddr[6]),
        .I1(mem_reg_i_9_n_0),
        .I2(mem_reg_i_10__0_n_0),
        .O(\raddr[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[7]_i_2__0 
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9_n_0),
        .I3(mem_reg_i_10__0_n_0),
        .O(\raddr[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1__0_n_0 ),
        .Q(raddr[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1__0_n_0 ),
        .Q(raddr[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1__0_n_0 ),
        .Q(raddr[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1__0_n_0 ),
        .Q(raddr[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1__0_n_0 ),
        .Q(raddr[4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1__0_n_0 ),
        .Q(raddr[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1__0_n_0 ),
        .Q(raddr[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2__0_n_0 ),
        .Q(raddr[7]),
        .R(\q_tmp_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h8008000000000000)) 
    show_ahead_i_1__0
       (.I0(push),
        .I1(show_ahead_i_2__0_n_0),
        .I2(pop),
        .I3(Q[0]),
        .I4(show_ahead_i_3__0_n_0),
        .I5(show_ahead_i_4_n_0),
        .O(show_ahead0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h1)) 
    show_ahead_i_2__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(show_ahead_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead_i_3__0
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[3]),
        .O(show_ahead_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    show_ahead_i_4
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .O(show_ahead_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(\q_tmp_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \usedw[7]_i_1__0 
       (.I0(m_axi_hostmem_RVALID),
        .I1(m_axi_hostmem_RREADY),
        .I2(pop),
        .O(\usedw[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[0]),
        .Q(Q[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[1]),
        .Q(Q[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[2]),
        .Q(Q[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[3]),
        .Q(Q[4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[4]),
        .Q(Q[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[5]),
        .Q(usedw_reg__0[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[6]),
        .Q(usedw_reg__0[7]),
        .R(\q_tmp_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(m_axi_hostmem_RVALID),
        .I1(m_axi_hostmem_RREADY),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__0_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_0 ),
        .Q(waddr[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_0 ),
        .Q(waddr[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_0 ),
        .Q(waddr[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_0 ),
        .Q(waddr[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_0 ),
        .Q(waddr[4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__1_n_0 ),
        .Q(waddr[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_0 ),
        .Q(waddr[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__0_n_0 ),
        .Q(waddr[7]),
        .R(\q_tmp_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_fifo
   (burst_valid,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    \could_multi_bursts.next_loop ,
    p_51_in,
    E,
    p_47_in,
    D,
    next_wreq,
    \could_multi_bursts.last_loop__8 ,
    \bus_wide_gen.strb_buf_reg[0] ,
    \bus_wide_gen.data_buf_reg[32] ,
    \bus_wide_gen.data_buf_reg[32]_0 ,
    \bus_wide_gen.data_buf_reg[0] ,
    \could_multi_bursts.awaddr_buf_reg[3] ,
    \could_multi_bursts.awaddr_buf_reg[3]_0 ,
    wreq_handling_reg,
    \could_multi_bursts.sect_handling_reg ,
    invalid_len_event_reg2_reg,
    \bus_wide_gen.WVALID_Dummy_reg ,
    \bus_wide_gen.first_pad_reg ,
    \could_multi_bursts.last_sect_buf_reg ,
    \q_reg[0]_0 ,
    \could_multi_bursts.loop_cnt_reg[4] ,
    \sect_addr_buf_reg[2] ,
    in,
    \bus_wide_gen.len_cnt_reg[7] ,
    \bus_wide_gen.WLAST_Dummy_reg ,
    \bus_wide_gen.strb_buf_reg[3] ,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    \sect_end_buf_reg[2] ,
    SR,
    ap_clk,
    AWVALID_Dummy,
    AWREADY_Dummy,
    ap_rst_n,
    invalid_len_event_reg2,
    wreq_handling_reg_0,
    CO,
    fifo_wreq_valid,
    Q,
    \sect_cnt_reg[0] ,
    sect_cnt0,
    \could_multi_bursts.sect_handling_reg_0 ,
    empty_n_reg_0,
    data_valid,
    \bus_wide_gen.WVALID_Dummy_reg_0 ,
    m_axi_hostmem_WREADY,
    \bus_wide_gen.first_pad_reg_0 ,
    \bus_wide_gen.pad_oh_reg_reg[1]_0 ,
    \bus_wide_gen.len_cnt_reg[7]_0 ,
    \sect_end_buf_reg[2]_0 ,
    \throttl_cnt_reg[6] ,
    \throttl_cnt_reg[1] ,
    m_axi_hostmem_AWREADY,
    fifo_resp_ready,
    \could_multi_bursts.loop_cnt_reg[4]_0 ,
    \sect_len_buf_reg[8] ,
    O,
    \sect_addr_buf_reg[2]_0 ,
    fifo_wreq_valid_buf_reg,
    invalid_len_event_reg1,
    \sect_cnt_reg[18] ,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    m_axi_hostmem_WLAST,
    \end_addr_buf_reg[2] );
  output burst_valid;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output \could_multi_bursts.next_loop ;
  output p_51_in;
  output [0:0]E;
  output p_47_in;
  output [19:0]D;
  output next_wreq;
  output \could_multi_bursts.last_loop__8 ;
  output [0:0]\bus_wide_gen.strb_buf_reg[0] ;
  output [0:0]\bus_wide_gen.data_buf_reg[32] ;
  output [0:0]\bus_wide_gen.data_buf_reg[32]_0 ;
  output [0:0]\bus_wide_gen.data_buf_reg[0] ;
  output \could_multi_bursts.awaddr_buf_reg[3] ;
  output \could_multi_bursts.awaddr_buf_reg[3]_0 ;
  output wreq_handling_reg;
  output \could_multi_bursts.sect_handling_reg ;
  output invalid_len_event_reg2_reg;
  output \bus_wide_gen.WVALID_Dummy_reg ;
  output \bus_wide_gen.first_pad_reg ;
  output \could_multi_bursts.last_sect_buf_reg ;
  output \q_reg[0]_0 ;
  output [0:0]\could_multi_bursts.loop_cnt_reg[4] ;
  output [0:0]\sect_addr_buf_reg[2] ;
  output [3:0]in;
  output [0:0]\bus_wide_gen.len_cnt_reg[7] ;
  output \bus_wide_gen.WLAST_Dummy_reg ;
  output [0:0]\bus_wide_gen.strb_buf_reg[3] ;
  output \bus_wide_gen.pad_oh_reg_reg[1] ;
  output \sect_end_buf_reg[2] ;
  input [0:0]SR;
  input ap_clk;
  input AWVALID_Dummy;
  input AWREADY_Dummy;
  input ap_rst_n;
  input invalid_len_event_reg2;
  input wreq_handling_reg_0;
  input [0:0]CO;
  input fifo_wreq_valid;
  input [19:0]Q;
  input [0:0]\sect_cnt_reg[0] ;
  input [18:0]sect_cnt0;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input empty_n_reg_0;
  input data_valid;
  input \bus_wide_gen.WVALID_Dummy_reg_0 ;
  input m_axi_hostmem_WREADY;
  input \bus_wide_gen.first_pad_reg_0 ;
  input \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  input [7:0]\bus_wide_gen.len_cnt_reg[7]_0 ;
  input \sect_end_buf_reg[2]_0 ;
  input \throttl_cnt_reg[6] ;
  input \throttl_cnt_reg[1] ;
  input m_axi_hostmem_AWREADY;
  input fifo_resp_ready;
  input [4:0]\could_multi_bursts.loop_cnt_reg[4]_0 ;
  input [8:0]\sect_len_buf_reg[8] ;
  input [0:0]O;
  input [0:0]\sect_addr_buf_reg[2]_0 ;
  input fifo_wreq_valid_buf_reg;
  input invalid_len_event_reg1;
  input [0:0]\sect_cnt_reg[18] ;
  input \could_multi_bursts.last_sect_buf_reg_0 ;
  input m_axi_hostmem_WLAST;
  input [0:0]\end_addr_buf_reg[2] ;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [0:0]O;
  wire [19:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_wide_gen.WLAST_Dummy_reg ;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire \bus_wide_gen.WVALID_Dummy_reg_0 ;
  wire [9:8]\bus_wide_gen.burst_pack ;
  wire \bus_wide_gen.data_buf[31]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf[63]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[63]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[63]_i_6_n_0 ;
  wire [0:0]\bus_wide_gen.data_buf_reg[0] ;
  wire [0:0]\bus_wide_gen.data_buf_reg[32] ;
  wire [0:0]\bus_wide_gen.data_buf_reg[32]_0 ;
  wire \bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.first_pad_reg_0 ;
  wire \bus_wide_gen.last_pad__0 ;
  wire \bus_wide_gen.len_cnt[7]_i_4_n_0 ;
  wire \bus_wide_gen.len_cnt[7]_i_5_n_0 ;
  wire [0:0]\bus_wide_gen.len_cnt_reg[7] ;
  wire [7:0]\bus_wide_gen.len_cnt_reg[7]_0 ;
  wire \bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  wire [0:0]\bus_wide_gen.strb_buf_reg[0] ;
  wire [0:0]\bus_wide_gen.strb_buf_reg[3] ;
  wire [9:8]\bus_wide_gen.tmp_burst_info ;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.awaddr_buf[31]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[3] ;
  wire \could_multi_bursts.awaddr_buf_reg[3]_0 ;
  wire \could_multi_bursts.awlen_buf[3]_i_3_n_0 ;
  wire \could_multi_bursts.last_loop__8 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[4] ;
  wire [4:0]\could_multi_bursts.loop_cnt_reg[4]_0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_valid;
  wire data_vld_i_1_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__3_n_0;
  wire empty_n_reg_0;
  wire [0:0]\end_addr_buf_reg[2] ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2__5_n_0;
  wire full_n_i_3__2_n_0;
  wire [3:0]in;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire invalid_len_event_reg2_reg;
  wire m_axi_hostmem_AWREADY;
  wire m_axi_hostmem_WLAST;
  wire m_axi_hostmem_WREADY;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire next_wreq;
  wire p_10_in;
  wire p_47_in;
  wire p_51_in;
  wire p_52_in;
  wire p_54_in;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [3:0]q;
  wire \q_reg[0]_0 ;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire [0:0]\sect_addr_buf_reg[2]_0 ;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [0:0]\sect_cnt_reg[18] ;
  wire \sect_end_buf_reg[2] ;
  wire \sect_end_buf_reg[2]_0 ;
  wire [8:0]\sect_len_buf_reg[8] ;
  wire \throttl_cnt_reg[1] ;
  wire \throttl_cnt_reg[6] ;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \align_len[31]_i_2 
       (.I0(wreq_handling_reg_0),
        .I1(p_47_in),
        .I2(CO),
        .I3(fifo_wreq_valid),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h88F88888)) 
    \bus_wide_gen.WLAST_Dummy_i_1 
       (.I0(p_51_in),
        .I1(p_52_in),
        .I2(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I3(m_axi_hostmem_WREADY),
        .I4(m_axi_hostmem_WLAST),
        .O(\bus_wide_gen.WLAST_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \bus_wide_gen.WVALID_Dummy_i_1 
       (.I0(p_51_in),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I2(m_axi_hostmem_WREADY),
        .O(\bus_wide_gen.WVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_hostmem_WREADY),
        .I2(\bus_wide_gen.burst_pack [9]),
        .I3(p_54_in),
        .O(\bus_wide_gen.data_buf_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \bus_wide_gen.data_buf[31]_i_2 
       (.I0(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_hostmem_WREADY),
        .I2(\bus_wide_gen.data_buf[31]_i_4_n_0 ),
        .O(\bus_wide_gen.strb_buf_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \bus_wide_gen.data_buf[31]_i_3 
       (.I0(burst_valid),
        .I1(\bus_wide_gen.data_buf[31]_i_5_n_0 ),
        .I2(\bus_wide_gen.len_cnt_reg[7]_0 [0]),
        .I3(\bus_wide_gen.len_cnt_reg[7]_0 [7]),
        .I4(\bus_wide_gen.len_cnt_reg[7]_0 [5]),
        .I5(\bus_wide_gen.len_cnt_reg[7]_0 [6]),
        .O(p_54_in));
  LUT6 #(
    .INIT(64'h8888880888888888)) 
    \bus_wide_gen.data_buf[31]_i_4 
       (.I0(data_valid),
        .I1(\bus_wide_gen.first_pad_reg_0 ),
        .I2(burst_valid),
        .I3(\bus_wide_gen.data_buf[31]_i_5_n_0 ),
        .I4(\bus_wide_gen.data_buf[31]_i_6_n_0 ),
        .I5(\bus_wide_gen.burst_pack [9]),
        .O(\bus_wide_gen.data_buf[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bus_wide_gen.data_buf[31]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg[7]_0 [3]),
        .I1(\bus_wide_gen.len_cnt_reg[7]_0 [4]),
        .I2(\bus_wide_gen.len_cnt_reg[7]_0 [1]),
        .I3(\bus_wide_gen.len_cnt_reg[7]_0 [2]),
        .O(\bus_wide_gen.data_buf[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bus_wide_gen.data_buf[31]_i_6 
       (.I0(\bus_wide_gen.len_cnt_reg[7]_0 [0]),
        .I1(\bus_wide_gen.len_cnt_reg[7]_0 [7]),
        .I2(\bus_wide_gen.len_cnt_reg[7]_0 [5]),
        .I3(\bus_wide_gen.len_cnt_reg[7]_0 [6]),
        .O(\bus_wide_gen.data_buf[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \bus_wide_gen.data_buf[63]_i_1 
       (.I0(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_hostmem_WREADY),
        .I2(\bus_wide_gen.burst_pack [8]),
        .I3(p_52_in),
        .O(\bus_wide_gen.data_buf_reg[32]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \bus_wide_gen.data_buf[63]_i_2 
       (.I0(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_hostmem_WREADY),
        .I2(\bus_wide_gen.data_buf[63]_i_4_n_0 ),
        .O(\bus_wide_gen.data_buf_reg[32] ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \bus_wide_gen.data_buf[63]_i_3 
       (.I0(burst_valid),
        .I1(\bus_wide_gen.data_buf[63]_i_5_n_0 ),
        .I2(\bus_wide_gen.data_buf[63]_i_6_n_0 ),
        .I3(\bus_wide_gen.len_cnt_reg[7]_0 [6]),
        .I4(\bus_wide_gen.len_cnt_reg[7]_0 [7]),
        .O(p_52_in));
  LUT5 #(
    .INIT(32'hA8080808)) 
    \bus_wide_gen.data_buf[63]_i_4 
       (.I0(data_valid),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I2(\bus_wide_gen.first_pad_reg_0 ),
        .I3(p_54_in),
        .I4(\bus_wide_gen.burst_pack [9]),
        .O(\bus_wide_gen.data_buf[63]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.data_buf[63]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg[7]_0 [0]),
        .I1(q[0]),
        .I2(q[2]),
        .I3(\bus_wide_gen.len_cnt_reg[7]_0 [2]),
        .I4(q[1]),
        .I5(\bus_wide_gen.len_cnt_reg[7]_0 [1]),
        .O(\bus_wide_gen.data_buf[63]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0009)) 
    \bus_wide_gen.data_buf[63]_i_6 
       (.I0(\bus_wide_gen.len_cnt_reg[7]_0 [3]),
        .I1(q[3]),
        .I2(\bus_wide_gen.len_cnt_reg[7]_0 [5]),
        .I3(\bus_wide_gen.len_cnt_reg[7]_0 [4]),
        .O(\bus_wide_gen.data_buf[63]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF75FF8A000000)) 
    \bus_wide_gen.first_pad_i_1 
       (.I0(burst_valid),
        .I1(m_axi_hostmem_WREADY),
        .I2(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I3(data_valid),
        .I4(\bus_wide_gen.last_pad__0 ),
        .I5(\bus_wide_gen.first_pad_reg_0 ),
        .O(\bus_wide_gen.first_pad_reg ));
  LUT5 #(
    .INIT(32'hEF404040)) 
    \bus_wide_gen.first_pad_i_2 
       (.I0(\bus_wide_gen.burst_pack [8]),
        .I1(\bus_wide_gen.data_buf[31]_i_4_n_0 ),
        .I2(p_52_in),
        .I3(data_valid),
        .I4(\bus_wide_gen.len_cnt[7]_i_5_n_0 ),
        .O(\bus_wide_gen.last_pad__0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \bus_wide_gen.len_cnt[7]_i_1 
       (.I0(p_51_in),
        .I1(p_52_in),
        .I2(ap_rst_n),
        .O(\bus_wide_gen.len_cnt_reg[7] ));
  LUT6 #(
    .INIT(64'h80808080AA800080)) 
    \bus_wide_gen.len_cnt[7]_i_2 
       (.I0(\bus_wide_gen.len_cnt[7]_i_4_n_0 ),
        .I1(\bus_wide_gen.len_cnt[7]_i_5_n_0 ),
        .I2(data_valid),
        .I3(p_52_in),
        .I4(\bus_wide_gen.data_buf[31]_i_4_n_0 ),
        .I5(\bus_wide_gen.burst_pack [8]),
        .O(p_51_in));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \bus_wide_gen.len_cnt[7]_i_4 
       (.I0(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_hostmem_WREADY),
        .I2(burst_valid),
        .O(\bus_wide_gen.len_cnt[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    \bus_wide_gen.len_cnt[7]_i_5 
       (.I0(\bus_wide_gen.burst_pack [9]),
        .I1(\bus_wide_gen.data_buf[31]_i_6_n_0 ),
        .I2(\bus_wide_gen.data_buf[31]_i_5_n_0 ),
        .I3(burst_valid),
        .I4(\bus_wide_gen.first_pad_reg_0 ),
        .I5(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .O(\bus_wide_gen.len_cnt[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFBBFFFF80880000)) 
    \bus_wide_gen.pad_oh_reg[1]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_4_n_0 ),
        .I1(burst_valid),
        .I2(m_axi_hostmem_WREADY),
        .I3(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I4(data_valid),
        .I5(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .O(\bus_wide_gen.pad_oh_reg_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hD000FFFF)) 
    \bus_wide_gen.strb_buf[3]_i_1 
       (.I0(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_hostmem_WREADY),
        .I2(\bus_wide_gen.burst_pack [9]),
        .I3(p_54_in),
        .I4(ap_rst_n),
        .O(\bus_wide_gen.strb_buf_reg[3] ));
  LUT5 #(
    .INIT(32'h0020F020)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(AWVALID_Dummy),
        .I1(AWREADY_Dummy),
        .I2(ap_rst_n),
        .I3(\could_multi_bursts.next_loop ),
        .I4(invalid_len_event_reg2),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  LUT6 #(
    .INIT(64'h0400555500000000)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I1(\throttl_cnt_reg[6] ),
        .I2(\throttl_cnt_reg[1] ),
        .I3(m_axi_hostmem_AWREADY),
        .I4(AWVALID_Dummy),
        .I5(fifo_resp_ready),
        .O(\could_multi_bursts.next_loop ));
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.awaddr_buf[31]_i_4 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(fifo_burst_ready),
        .O(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awaddr_buf[31]_i_7 
       (.I0(\could_multi_bursts.loop_cnt_reg[4]_0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg[4]_0 [2]),
        .O(\could_multi_bursts.awaddr_buf_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \could_multi_bursts.awaddr_buf[31]_i_9 
       (.I0(\could_multi_bursts.loop_cnt_reg[4]_0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg[4]_0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg[4]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\sect_len_buf_reg[8] [0]),
        .I1(\could_multi_bursts.last_loop__8 ),
        .O(in[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\sect_len_buf_reg[8] [1]),
        .I1(\could_multi_bursts.last_loop__8 ),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\sect_len_buf_reg[8] [2]),
        .I1(\could_multi_bursts.last_loop__8 ),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\sect_len_buf_reg[8] [3]),
        .I1(\could_multi_bursts.last_loop__8 ),
        .O(in[3]));
  LUT5 #(
    .INIT(32'h90000090)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg[4]_0 [3]),
        .I1(\sect_len_buf_reg[8] [7]),
        .I2(\could_multi_bursts.awlen_buf[3]_i_3_n_0 ),
        .I3(\sect_len_buf_reg[8] [8]),
        .I4(\could_multi_bursts.loop_cnt_reg[4]_0 [4]),
        .O(\could_multi_bursts.last_loop__8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg[4]_0 [0]),
        .I1(\sect_len_buf_reg[8] [4]),
        .I2(\sect_len_buf_reg[8] [6]),
        .I3(\could_multi_bursts.loop_cnt_reg[4]_0 [2]),
        .I4(\sect_len_buf_reg[8] [5]),
        .I5(\could_multi_bursts.loop_cnt_reg[4]_0 [1]),
        .O(\could_multi_bursts.awlen_buf[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(CO),
        .I1(p_47_in),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(p_47_in),
        .I1(ap_rst_n),
        .O(\could_multi_bursts.loop_cnt_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hF2FA)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\could_multi_bursts.last_loop__8 ),
        .I2(wreq_handling_reg_0),
        .I3(\could_multi_bursts.next_loop ),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAEFAA)) 
    data_vld_i_1
       (.I0(push),
        .I1(\pout_reg_n_0_[0] ),
        .I2(empty_n_i_1__3_n_0),
        .I3(data_vld_reg_n_0),
        .I4(\pout_reg_n_0_[1] ),
        .I5(\pout_reg_n_0_[2] ),
        .O(data_vld_i_1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_1__2
       (.I0(next_wreq),
        .I1(fifo_wreq_valid),
        .O(\q_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    empty_n_i_1__3
       (.I0(p_52_in),
        .I1(p_51_in),
        .I2(burst_valid),
        .O(empty_n_i_1__3_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(empty_n_i_1__3_n_0),
        .D(data_vld_reg_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hF777555500000000)) 
    fifo_wreq_valid_buf_i_1
       (.I0(wreq_handling_reg_0),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(\could_multi_bursts.last_loop__8 ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(CO),
        .I5(empty_n_reg_0),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB00FFFF)) 
    full_n_i_1__1
       (.I0(full_n_i_2__5_n_0),
        .I1(push),
        .I2(full_n_i_3__2_n_0),
        .I3(fifo_burst_ready),
        .I4(ap_rst_n),
        .I5(p_10_in),
        .O(full_n_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    full_n_i_2__5
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .O(full_n_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_3__2
       (.I0(\pout_reg_n_0_[0] ),
        .I1(data_vld_reg_n_0),
        .O(full_n_i_3__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    full_n_i_4
       (.I0(data_vld_reg_n_0),
        .I1(burst_valid),
        .I2(p_51_in),
        .I3(p_52_in),
        .O(p_10_in));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBAF0B0F0)) 
    invalid_len_event_reg2_i_1
       (.I0(invalid_len_event_reg1),
        .I1(\sect_cnt_reg[18] ),
        .I2(invalid_len_event_reg2),
        .I3(p_47_in),
        .I4(CO),
        .O(invalid_len_event_reg2_reg));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(fifo_burst_ready),
        .I1(invalid_len_event_reg2),
        .I2(\could_multi_bursts.next_loop ),
        .O(push));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[4][8]_srl5_i_1 
       (.I0(\sect_end_buf_reg[2]_0 ),
        .I1(\could_multi_bursts.last_loop__8 ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \mem_reg[4][9]_srl5_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg[4]_0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg[4]_0 [3]),
        .I2(\could_multi_bursts.awaddr_buf_reg[3] ),
        .I3(O),
        .I4(\could_multi_bursts.awaddr_buf_reg[3]_0 ),
        .I5(\sect_addr_buf_reg[2]_0 ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'hAAFF55FF5400AA00)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(data_vld_reg_n_0),
        .I4(empty_n_i_1__3_n_0),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBFF4400FF770080)) 
    \pout[1]_i_1 
       (.I0(empty_n_i_1__3_n_0),
        .I1(data_vld_reg_n_0),
        .I2(\pout_reg_n_0_[2] ),
        .I3(\pout_reg_n_0_[0] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(push),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB4F0F0F0F0F0F070)) 
    \pout[2]_i_1 
       (.I0(empty_n_i_1__3_n_0),
        .I1(data_vld_reg_n_0),
        .I2(\pout_reg_n_0_[2] ),
        .I3(\pout_reg_n_0_[0] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(push),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_i_1__3_n_0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(q[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_i_1__3_n_0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(q[1]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_i_1__3_n_0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(q[2]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_i_1__3_n_0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(q[3]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(empty_n_i_1__3_n_0),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\bus_wide_gen.burst_pack [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(empty_n_i_1__3_n_0),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\bus_wide_gen.burst_pack [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\sect_cnt_reg[18] ),
        .I1(p_47_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[0]),
        .I1(next_wreq),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[10]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[11]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[12]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[13]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[14]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[15]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[16]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[17]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[18]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2 
       (.I0(Q[19]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[1]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[2]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[3]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[4]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[5]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[6]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[7]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[8]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[9]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[2]_i_1 
       (.I0(\end_addr_buf_reg[2] ),
        .I1(CO),
        .I2(p_47_in),
        .I3(\sect_end_buf_reg[2]_0 ),
        .O(\sect_end_buf_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \sect_len_buf[8]_i_1 
       (.I0(wreq_handling_reg_0),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\could_multi_bursts.last_loop__8 ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .O(p_47_in));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hCEEE)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_0),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(p_47_in),
        .I3(CO),
        .O(wreq_handling_reg));
endmodule

(* ORIG_REF_NAME = "image_filter_hostmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_fifo_26
   (fifo_burst_ready,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \could_multi_bursts.next_loop ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    E,
    \start_addr_reg[2] ,
    p_23_in,
    D,
    next_rreq,
    pop,
    \bus_wide_gen.data_buf_reg[55] ,
    p_30_in,
    \could_multi_bursts.araddr_buf_reg[3] ,
    \could_multi_bursts.araddr_buf_reg[3]_0 ,
    \bus_wide_gen.data_buf_reg[0] ,
    rreq_handling_reg,
    \could_multi_bursts.sect_handling_reg ,
    invalid_len_event_reg2_reg,
    \bus_wide_gen.rdata_valid_t_reg ,
    \could_multi_bursts.loop_cnt_reg[4] ,
    \sect_addr_buf_reg[2] ,
    in,
    \q_reg[0]_0 ,
    \bus_wide_gen.len_cnt_reg[7] ,
    \sect_end_buf_reg[2] ,
    SR,
    ap_clk,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    m_axi_hostmem_ARREADY,
    ap_rst_n,
    invalid_len_event_reg2,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \bus_wide_gen.split_cnt_buf ,
    s_ready_t_reg,
    rreq_handling_reg_0,
    CO,
    fifo_rreq_valid,
    Q,
    \sect_cnt_reg[0] ,
    sect_cnt0,
    fifo_rreq_valid_buf_reg,
    empty_n_reg_0,
    beat_valid,
    \bus_wide_gen.rdata_valid_t_reg_0 ,
    rdata_ack_t,
    \dout_buf_reg[55] ,
    \bus_wide_gen.data_buf_reg[55]_0 ,
    \bus_wide_gen.len_cnt_reg[2] ,
    \bus_wide_gen.len_cnt_reg[7]_0 ,
    \bus_wide_gen.len_cnt_reg[4] ,
    \sect_end_buf_reg[2]_0 ,
    \could_multi_bursts.sect_handling_reg_0 ,
    fifo_rctl_ready,
    \could_multi_bursts.loop_cnt_reg[4]_0 ,
    \sect_len_buf_reg[8] ,
    O,
    \sect_addr_buf_reg[2]_0 ,
    push,
    invalid_len_event,
    invalid_len_event_reg1,
    \sect_cnt_reg[18] ,
    \end_addr_buf_reg[2] );
  output fifo_burst_ready;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output \could_multi_bursts.next_loop ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  output [0:0]E;
  output [0:0]\start_addr_reg[2] ;
  output p_23_in;
  output [19:0]D;
  output next_rreq;
  output pop;
  output [47:0]\bus_wide_gen.data_buf_reg[55] ;
  output p_30_in;
  output \could_multi_bursts.araddr_buf_reg[3] ;
  output \could_multi_bursts.araddr_buf_reg[3]_0 ;
  output [0:0]\bus_wide_gen.data_buf_reg[0] ;
  output rreq_handling_reg;
  output \could_multi_bursts.sect_handling_reg ;
  output invalid_len_event_reg2_reg;
  output \bus_wide_gen.rdata_valid_t_reg ;
  output [0:0]\could_multi_bursts.loop_cnt_reg[4] ;
  output [0:0]\sect_addr_buf_reg[2] ;
  output [3:0]in;
  output \q_reg[0]_0 ;
  output [0:0]\bus_wide_gen.len_cnt_reg[7] ;
  output \sect_end_buf_reg[2] ;
  input [0:0]SR;
  input ap_clk;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input m_axi_hostmem_ARREADY;
  input ap_rst_n;
  input invalid_len_event_reg2;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input \bus_wide_gen.split_cnt_buf ;
  input s_ready_t_reg;
  input rreq_handling_reg_0;
  input [0:0]CO;
  input fifo_rreq_valid;
  input [19:0]Q;
  input [0:0]\sect_cnt_reg[0] ;
  input [18:0]sect_cnt0;
  input fifo_rreq_valid_buf_reg;
  input empty_n_reg_0;
  input beat_valid;
  input \bus_wide_gen.rdata_valid_t_reg_0 ;
  input rdata_ack_t;
  input [47:0]\dout_buf_reg[55] ;
  input [23:0]\bus_wide_gen.data_buf_reg[55]_0 ;
  input \bus_wide_gen.len_cnt_reg[2] ;
  input [7:0]\bus_wide_gen.len_cnt_reg[7]_0 ;
  input \bus_wide_gen.len_cnt_reg[4] ;
  input \sect_end_buf_reg[2]_0 ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input fifo_rctl_ready;
  input [4:0]\could_multi_bursts.loop_cnt_reg[4]_0 ;
  input [8:0]\sect_len_buf_reg[8] ;
  input [0:0]O;
  input [0:0]\sect_addr_buf_reg[2]_0 ;
  input push;
  input invalid_len_event;
  input invalid_len_event_reg1;
  input [0:0]\sect_cnt_reg[18] ;
  input [0:0]\end_addr_buf_reg[2] ;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [0:0]O;
  wire [19:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire burst_valid;
  wire [9:9]\bus_wide_gen.burst_pack ;
  wire \bus_wide_gen.data_buf1__0 ;
  wire [0:0]\bus_wide_gen.data_buf_reg[0] ;
  wire [47:0]\bus_wide_gen.data_buf_reg[55] ;
  wire [23:0]\bus_wide_gen.data_buf_reg[55]_0 ;
  wire \bus_wide_gen.first_split ;
  wire \bus_wide_gen.last_beat__0 ;
  wire \bus_wide_gen.len_cnt_reg[2] ;
  wire \bus_wide_gen.len_cnt_reg[4] ;
  wire [0:0]\bus_wide_gen.len_cnt_reg[7] ;
  wire [7:0]\bus_wide_gen.len_cnt_reg[7]_0 ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_0 ;
  wire \bus_wide_gen.split_cnt__0 ;
  wire \bus_wide_gen.split_cnt_buf ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.tail_split ;
  wire [9:8]\bus_wide_gen.tmp_burst_info ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf_reg[3] ;
  wire \could_multi_bursts.araddr_buf_reg[3]_0 ;
  wire \could_multi_bursts.arlen_buf[3]_i_3_n_0 ;
  wire \could_multi_bursts.last_loop__8 ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[4] ;
  wire [4:0]\could_multi_bursts.loop_cnt_reg[4]_0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld_i_1__3_n_0;
  wire data_vld_reg_n_0;
  wire [47:0]\dout_buf_reg[55] ;
  wire empty_n_i_1__4_n_0;
  wire empty_n_i_4_n_0;
  wire empty_n_i_5_n_0;
  wire empty_n_reg_0;
  wire [0:0]\end_addr_buf_reg[2] ;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_i_1__5_n_0;
  wire full_n_i_2__6_n_0;
  wire full_n_i_3__4_n_0;
  wire [3:0]in;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire invalid_len_event_reg2_reg;
  wire m_axi_hostmem_ARREADY;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire next_rreq;
  wire p_10_in;
  wire p_23_in;
  wire p_30_in;
  wire pop;
  wire \pout[0]_i_1__0_n_0 ;
  wire \pout[1]_i_1__0_n_0 ;
  wire \pout[2]_i_1__0_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire \q_reg[0]_0 ;
  wire \q_reg_n_0_[0] ;
  wire \q_reg_n_0_[1] ;
  wire \q_reg_n_0_[2] ;
  wire \q_reg_n_0_[3] ;
  wire rdata_ack_t;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire s_ready_t_reg;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire [0:0]\sect_addr_buf_reg[2]_0 ;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [0:0]\sect_cnt_reg[18] ;
  wire \sect_end_buf_reg[2] ;
  wire \sect_end_buf_reg[2]_0 ;
  wire [8:0]\sect_len_buf_reg[8] ;
  wire [0:0]\start_addr_reg[2] ;

  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \align_len[31]_i_1 
       (.I0(rreq_handling_reg_0),
        .I1(CO),
        .I2(p_23_in),
        .I3(fifo_rreq_valid),
        .O(\start_addr_reg[2] ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[0]_i_1 
       (.I0(\dout_buf_reg[55] [24]),
        .I1(\bus_wide_gen.burst_pack ),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\dout_buf_reg[55] [0]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[55]_0 [0]),
        .O(\bus_wide_gen.data_buf_reg[55] [0]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[10]_i_1 
       (.I0(\dout_buf_reg[55] [34]),
        .I1(\bus_wide_gen.burst_pack ),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\dout_buf_reg[55] [10]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[55]_0 [10]),
        .O(\bus_wide_gen.data_buf_reg[55] [10]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[11]_i_1 
       (.I0(\dout_buf_reg[55] [35]),
        .I1(\bus_wide_gen.burst_pack ),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\dout_buf_reg[55] [11]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[55]_0 [11]),
        .O(\bus_wide_gen.data_buf_reg[55] [11]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[12]_i_1 
       (.I0(\dout_buf_reg[55] [36]),
        .I1(\bus_wide_gen.burst_pack ),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\dout_buf_reg[55] [12]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[55]_0 [12]),
        .O(\bus_wide_gen.data_buf_reg[55] [12]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[13]_i_1 
       (.I0(\dout_buf_reg[55] [37]),
        .I1(\bus_wide_gen.burst_pack ),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\dout_buf_reg[55] [13]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[55]_0 [13]),
        .O(\bus_wide_gen.data_buf_reg[55] [13]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[14]_i_1 
       (.I0(\dout_buf_reg[55] [38]),
        .I1(\bus_wide_gen.burst_pack ),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\dout_buf_reg[55] [14]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[55]_0 [14]),
        .O(\bus_wide_gen.data_buf_reg[55] [14]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\dout_buf_reg[55] [39]),
        .I1(\bus_wide_gen.burst_pack ),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\dout_buf_reg[55] [15]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[55]_0 [15]),
        .O(\bus_wide_gen.data_buf_reg[55] [15]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[16]_i_1 
       (.I0(\dout_buf_reg[55] [40]),
        .I1(\bus_wide_gen.burst_pack ),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\dout_buf_reg[55] [16]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[55]_0 [16]),
        .O(\bus_wide_gen.data_buf_reg[55] [16]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[17]_i_1 
       (.I0(\dout_buf_reg[55] [41]),
        .I1(\bus_wide_gen.burst_pack ),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\dout_buf_reg[55] [17]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[55]_0 [17]),
        .O(\bus_wide_gen.data_buf_reg[55] [17]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[18]_i_1 
       (.I0(\dout_buf_reg[55] [42]),
        .I1(\bus_wide_gen.burst_pack ),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\dout_buf_reg[55] [18]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[55]_0 [18]),
        .O(\bus_wide_gen.data_buf_reg[55] [18]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[19]_i_1 
       (.I0(\dout_buf_reg[55] [43]),
        .I1(\bus_wide_gen.burst_pack ),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\dout_buf_reg[55] [19]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[55]_0 [19]),
        .O(\bus_wide_gen.data_buf_reg[55] [19]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[1]_i_1 
       (.I0(\dout_buf_reg[55] [25]),
        .I1(\bus_wide_gen.burst_pack ),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\dout_buf_reg[55] [1]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[55]_0 [1]),
        .O(\bus_wide_gen.data_buf_reg[55] [1]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[20]_i_1 
       (.I0(\dout_buf_reg[55] [44]),
        .I1(\bus_wide_gen.burst_pack ),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\dout_buf_reg[55] [20]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[55]_0 [20]),
        .O(\bus_wide_gen.data_buf_reg[55] [20]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[21]_i_1 
       (.I0(\dout_buf_reg[55] [45]),
        .I1(\bus_wide_gen.burst_pack ),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\dout_buf_reg[55] [21]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[55]_0 [21]),
        .O(\bus_wide_gen.data_buf_reg[55] [21]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[22]_i_1 
       (.I0(\dout_buf_reg[55] [46]),
        .I1(\bus_wide_gen.burst_pack ),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\dout_buf_reg[55] [22]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[55]_0 [22]),
        .O(\bus_wide_gen.data_buf_reg[55] [22]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[23]_i_1 
       (.I0(\dout_buf_reg[55] [47]),
        .I1(\bus_wide_gen.burst_pack ),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\dout_buf_reg[55] [23]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[55]_0 [23]),
        .O(\bus_wide_gen.data_buf_reg[55] [23]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[2]_i_1 
       (.I0(\dout_buf_reg[55] [26]),
        .I1(\bus_wide_gen.burst_pack ),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\dout_buf_reg[55] [2]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[55]_0 [2]),
        .O(\bus_wide_gen.data_buf_reg[55] [2]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h7400)) 
    \bus_wide_gen.data_buf[32]_i_1 
       (.I0(\bus_wide_gen.burst_pack ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.first_split ),
        .I3(\dout_buf_reg[55] [24]),
        .O(\bus_wide_gen.data_buf_reg[55] [24]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h7400)) 
    \bus_wide_gen.data_buf[33]_i_1 
       (.I0(\bus_wide_gen.burst_pack ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.first_split ),
        .I3(\dout_buf_reg[55] [25]),
        .O(\bus_wide_gen.data_buf_reg[55] [25]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h7400)) 
    \bus_wide_gen.data_buf[34]_i_1 
       (.I0(\bus_wide_gen.burst_pack ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.first_split ),
        .I3(\dout_buf_reg[55] [26]),
        .O(\bus_wide_gen.data_buf_reg[55] [26]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h7400)) 
    \bus_wide_gen.data_buf[35]_i_1 
       (.I0(\bus_wide_gen.burst_pack ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.first_split ),
        .I3(\dout_buf_reg[55] [27]),
        .O(\bus_wide_gen.data_buf_reg[55] [27]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h7400)) 
    \bus_wide_gen.data_buf[36]_i_1 
       (.I0(\bus_wide_gen.burst_pack ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.first_split ),
        .I3(\dout_buf_reg[55] [28]),
        .O(\bus_wide_gen.data_buf_reg[55] [28]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h7400)) 
    \bus_wide_gen.data_buf[37]_i_1 
       (.I0(\bus_wide_gen.burst_pack ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.first_split ),
        .I3(\dout_buf_reg[55] [29]),
        .O(\bus_wide_gen.data_buf_reg[55] [29]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h7400)) 
    \bus_wide_gen.data_buf[38]_i_1 
       (.I0(\bus_wide_gen.burst_pack ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.first_split ),
        .I3(\dout_buf_reg[55] [30]),
        .O(\bus_wide_gen.data_buf_reg[55] [30]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h7400)) 
    \bus_wide_gen.data_buf[39]_i_1 
       (.I0(\bus_wide_gen.burst_pack ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.first_split ),
        .I3(\dout_buf_reg[55] [31]),
        .O(\bus_wide_gen.data_buf_reg[55] [31]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[3]_i_1 
       (.I0(\dout_buf_reg[55] [27]),
        .I1(\bus_wide_gen.burst_pack ),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\dout_buf_reg[55] [3]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[55]_0 [3]),
        .O(\bus_wide_gen.data_buf_reg[55] [3]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h7400)) 
    \bus_wide_gen.data_buf[40]_i_1 
       (.I0(\bus_wide_gen.burst_pack ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.first_split ),
        .I3(\dout_buf_reg[55] [32]),
        .O(\bus_wide_gen.data_buf_reg[55] [32]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h7400)) 
    \bus_wide_gen.data_buf[41]_i_1 
       (.I0(\bus_wide_gen.burst_pack ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.first_split ),
        .I3(\dout_buf_reg[55] [33]),
        .O(\bus_wide_gen.data_buf_reg[55] [33]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h7400)) 
    \bus_wide_gen.data_buf[42]_i_1 
       (.I0(\bus_wide_gen.burst_pack ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.first_split ),
        .I3(\dout_buf_reg[55] [34]),
        .O(\bus_wide_gen.data_buf_reg[55] [34]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h7400)) 
    \bus_wide_gen.data_buf[43]_i_1 
       (.I0(\bus_wide_gen.burst_pack ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.first_split ),
        .I3(\dout_buf_reg[55] [35]),
        .O(\bus_wide_gen.data_buf_reg[55] [35]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h7400)) 
    \bus_wide_gen.data_buf[44]_i_1 
       (.I0(\bus_wide_gen.burst_pack ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.first_split ),
        .I3(\dout_buf_reg[55] [36]),
        .O(\bus_wide_gen.data_buf_reg[55] [36]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h7400)) 
    \bus_wide_gen.data_buf[45]_i_1 
       (.I0(\bus_wide_gen.burst_pack ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.first_split ),
        .I3(\dout_buf_reg[55] [37]),
        .O(\bus_wide_gen.data_buf_reg[55] [37]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h7400)) 
    \bus_wide_gen.data_buf[46]_i_1 
       (.I0(\bus_wide_gen.burst_pack ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.first_split ),
        .I3(\dout_buf_reg[55] [38]),
        .O(\bus_wide_gen.data_buf_reg[55] [38]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h7400)) 
    \bus_wide_gen.data_buf[47]_i_1 
       (.I0(\bus_wide_gen.burst_pack ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.first_split ),
        .I3(\dout_buf_reg[55] [39]),
        .O(\bus_wide_gen.data_buf_reg[55] [39]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h7400)) 
    \bus_wide_gen.data_buf[48]_i_1 
       (.I0(\bus_wide_gen.burst_pack ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.first_split ),
        .I3(\dout_buf_reg[55] [40]),
        .O(\bus_wide_gen.data_buf_reg[55] [40]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h7400)) 
    \bus_wide_gen.data_buf[49]_i_1 
       (.I0(\bus_wide_gen.burst_pack ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.first_split ),
        .I3(\dout_buf_reg[55] [41]),
        .O(\bus_wide_gen.data_buf_reg[55] [41]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[4]_i_1 
       (.I0(\dout_buf_reg[55] [28]),
        .I1(\bus_wide_gen.burst_pack ),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\dout_buf_reg[55] [4]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[55]_0 [4]),
        .O(\bus_wide_gen.data_buf_reg[55] [4]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h7400)) 
    \bus_wide_gen.data_buf[50]_i_1 
       (.I0(\bus_wide_gen.burst_pack ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.first_split ),
        .I3(\dout_buf_reg[55] [42]),
        .O(\bus_wide_gen.data_buf_reg[55] [42]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h7400)) 
    \bus_wide_gen.data_buf[51]_i_1 
       (.I0(\bus_wide_gen.burst_pack ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.first_split ),
        .I3(\dout_buf_reg[55] [43]),
        .O(\bus_wide_gen.data_buf_reg[55] [43]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h7400)) 
    \bus_wide_gen.data_buf[52]_i_1 
       (.I0(\bus_wide_gen.burst_pack ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.first_split ),
        .I3(\dout_buf_reg[55] [44]),
        .O(\bus_wide_gen.data_buf_reg[55] [44]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h7400)) 
    \bus_wide_gen.data_buf[53]_i_1 
       (.I0(\bus_wide_gen.burst_pack ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.first_split ),
        .I3(\dout_buf_reg[55] [45]),
        .O(\bus_wide_gen.data_buf_reg[55] [45]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h7400)) 
    \bus_wide_gen.data_buf[54]_i_1 
       (.I0(\bus_wide_gen.burst_pack ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.first_split ),
        .I3(\dout_buf_reg[55] [46]),
        .O(\bus_wide_gen.data_buf_reg[55] [46]));
  LUT5 #(
    .INIT(32'hFF0FEE0E)) 
    \bus_wide_gen.data_buf[55]_i_1 
       (.I0(p_30_in),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I3(rdata_ack_t),
        .I4(beat_valid),
        .O(\bus_wide_gen.data_buf_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h7400)) 
    \bus_wide_gen.data_buf[55]_i_2 
       (.I0(\bus_wide_gen.burst_pack ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.first_split ),
        .I3(\dout_buf_reg[55] [47]),
        .O(\bus_wide_gen.data_buf_reg[55] [47]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \bus_wide_gen.data_buf[55]_i_3 
       (.I0(burst_valid),
        .I1(beat_valid),
        .I2(\bus_wide_gen.len_cnt_reg[2] ),
        .I3(\bus_wide_gen.len_cnt_reg[7]_0 [7]),
        .I4(\bus_wide_gen.len_cnt_reg[7]_0 [6]),
        .I5(\bus_wide_gen.len_cnt_reg[4] ),
        .O(p_30_in));
  LUT5 #(
    .INIT(32'hD0DD0000)) 
    \bus_wide_gen.data_buf[55]_i_4 
       (.I0(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I1(rdata_ack_t),
        .I2(\bus_wide_gen.burst_pack ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(p_30_in),
        .O(\bus_wide_gen.data_buf1__0 ));
  LUT6 #(
    .INIT(64'hB3A20000B3A2B3A2)) 
    \bus_wide_gen.data_buf[55]_i_5 
       (.I0(p_30_in),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.burst_pack ),
        .I3(beat_valid),
        .I4(rdata_ack_t),
        .I5(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .O(\bus_wide_gen.first_split ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[5]_i_1 
       (.I0(\dout_buf_reg[55] [29]),
        .I1(\bus_wide_gen.burst_pack ),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\dout_buf_reg[55] [5]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[55]_0 [5]),
        .O(\bus_wide_gen.data_buf_reg[55] [5]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[6]_i_1 
       (.I0(\dout_buf_reg[55] [30]),
        .I1(\bus_wide_gen.burst_pack ),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\dout_buf_reg[55] [6]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[55]_0 [6]),
        .O(\bus_wide_gen.data_buf_reg[55] [6]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[7]_i_1 
       (.I0(\dout_buf_reg[55] [31]),
        .I1(\bus_wide_gen.burst_pack ),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\dout_buf_reg[55] [7]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[55]_0 [7]),
        .O(\bus_wide_gen.data_buf_reg[55] [7]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[8]_i_1 
       (.I0(\dout_buf_reg[55] [32]),
        .I1(\bus_wide_gen.burst_pack ),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\dout_buf_reg[55] [8]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[55]_0 [8]),
        .O(\bus_wide_gen.data_buf_reg[55] [8]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[9]_i_1 
       (.I0(\dout_buf_reg[55] [33]),
        .I1(\bus_wide_gen.burst_pack ),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\dout_buf_reg[55] [9]),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[55]_0 [9]),
        .O(\bus_wide_gen.data_buf_reg[55] [9]));
  LUT6 #(
    .INIT(64'h8A450000FFFFFFFF)) 
    \bus_wide_gen.len_cnt[7]_i_1__0 
       (.I0(\bus_wide_gen.split_cnt__0 ),
        .I1(rdata_ack_t),
        .I2(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I3(\bus_wide_gen.tail_split ),
        .I4(\bus_wide_gen.last_beat__0 ),
        .I5(ap_rst_n),
        .O(\bus_wide_gen.len_cnt_reg[7] ));
  LUT5 #(
    .INIT(32'hBB0B4404)) 
    \bus_wide_gen.len_cnt[7]_i_2__0 
       (.I0(\bus_wide_gen.tail_split ),
        .I1(\bus_wide_gen.last_beat__0 ),
        .I2(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I3(rdata_ack_t),
        .I4(\bus_wide_gen.split_cnt__0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFEFECE0EFFFFCE0E)) 
    \bus_wide_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(p_30_in),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(\bus_wide_gen.burst_pack ),
        .I4(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I5(rdata_ack_t),
        .O(\bus_wide_gen.rdata_valid_t_reg ));
  LUT5 #(
    .INIT(32'h00002E00)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.split_cnt_buf ),
        .I2(\bus_wide_gen.split_cnt__0 ),
        .I3(ap_rst_n),
        .I4(E),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  LUT5 #(
    .INIT(32'h00F02020)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I1(m_axi_hostmem_ARREADY),
        .I2(ap_rst_n),
        .I3(invalid_len_event_reg2),
        .I4(\could_multi_bursts.next_loop ),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  LUT5 #(
    .INIT(32'h80880000)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(fifo_burst_ready),
        .I2(m_axi_hostmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(fifo_rctl_ready),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.araddr_buf[31]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg[4]_0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg[4]_0 [2]),
        .O(\could_multi_bursts.araddr_buf_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \could_multi_bursts.araddr_buf[31]_i_5 
       (.I0(\could_multi_bursts.loop_cnt_reg[4]_0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg[4]_0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg[4]_0 [0]),
        .O(\could_multi_bursts.araddr_buf_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(\sect_len_buf_reg[8] [0]),
        .I1(\could_multi_bursts.last_loop__8 ),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(\sect_len_buf_reg[8] [1]),
        .I1(\could_multi_bursts.last_loop__8 ),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(\sect_len_buf_reg[8] [2]),
        .I1(\could_multi_bursts.last_loop__8 ),
        .O(in[2]));
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(\sect_len_buf_reg[8] [3]),
        .I1(\could_multi_bursts.last_loop__8 ),
        .O(in[3]));
  LUT5 #(
    .INIT(32'h90000090)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg[4]_0 [3]),
        .I1(\sect_len_buf_reg[8] [7]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_n_0 ),
        .I3(\sect_len_buf_reg[8] [8]),
        .I4(\could_multi_bursts.loop_cnt_reg[4]_0 [4]),
        .O(\could_multi_bursts.last_loop__8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg[4]_0 [0]),
        .I1(\sect_len_buf_reg[8] [4]),
        .I2(\sect_len_buf_reg[8] [6]),
        .I3(\could_multi_bursts.loop_cnt_reg[4]_0 [2]),
        .I4(\sect_len_buf_reg[8] [5]),
        .I5(\could_multi_bursts.loop_cnt_reg[4]_0 [1]),
        .O(\could_multi_bursts.arlen_buf[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(p_23_in),
        .I1(ap_rst_n),
        .O(\could_multi_bursts.loop_cnt_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hF2FA)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\could_multi_bursts.last_loop__8 ),
        .I2(rreq_handling_reg_0),
        .I3(\could_multi_bursts.next_loop ),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAEFAA)) 
    data_vld_i_1__3
       (.I0(push),
        .I1(\pout_reg_n_0_[0] ),
        .I2(empty_n_i_1__4_n_0),
        .I3(data_vld_reg_n_0),
        .I4(\pout_reg_n_0_[1] ),
        .I5(\pout_reg_n_0_[2] ),
        .O(data_vld_i_1__3_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h88082202FFFFFFFF)) 
    empty_n_i_1__4
       (.I0(\bus_wide_gen.last_beat__0 ),
        .I1(\bus_wide_gen.tail_split ),
        .I2(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I3(rdata_ack_t),
        .I4(\bus_wide_gen.split_cnt__0 ),
        .I5(burst_valid),
        .O(empty_n_i_1__4_n_0));
  LUT4 #(
    .INIT(16'h8FFF)) 
    empty_n_i_1__5
       (.I0(p_23_in),
        .I1(CO),
        .I2(rreq_handling_reg_0),
        .I3(fifo_rreq_valid),
        .O(\q_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    empty_n_i_2
       (.I0(burst_valid),
        .I1(beat_valid),
        .I2(empty_n_i_4_n_0),
        .I3(empty_n_i_5_n_0),
        .I4(\bus_wide_gen.len_cnt_reg[7]_0 [6]),
        .I5(\bus_wide_gen.len_cnt_reg[7]_0 [7]),
        .O(\bus_wide_gen.last_beat__0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    empty_n_i_3
       (.I0(\bus_wide_gen.burst_pack ),
        .I1(p_30_in),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .O(\bus_wide_gen.split_cnt__0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_n_i_4
       (.I0(\bus_wide_gen.len_cnt_reg[7]_0 [0]),
        .I1(\q_reg_n_0_[0] ),
        .I2(\q_reg_n_0_[2] ),
        .I3(\bus_wide_gen.len_cnt_reg[7]_0 [2]),
        .I4(\q_reg_n_0_[1] ),
        .I5(\bus_wide_gen.len_cnt_reg[7]_0 [1]),
        .O(empty_n_i_4_n_0));
  LUT4 #(
    .INIT(16'h0009)) 
    empty_n_i_5
       (.I0(\bus_wide_gen.len_cnt_reg[7]_0 [3]),
        .I1(\q_reg_n_0_[3] ),
        .I2(\bus_wide_gen.len_cnt_reg[7]_0 [5]),
        .I3(\bus_wide_gen.len_cnt_reg[7]_0 [4]),
        .O(empty_n_i_5_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(empty_n_i_1__4_n_0),
        .D(data_vld_reg_n_0),
        .Q(burst_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hD5D5D500)) 
    fifo_rreq_valid_buf_i_1
       (.I0(rreq_handling_reg_0),
        .I1(CO),
        .I2(p_23_in),
        .I3(fifo_rreq_valid_buf_reg),
        .I4(fifo_rreq_valid),
        .O(next_rreq));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0B0FFFF)) 
    full_n_i_1__5
       (.I0(full_n_i_2__6_n_0),
        .I1(\could_multi_bursts.next_loop ),
        .I2(fifo_burst_ready),
        .I3(full_n_i_3__4_n_0),
        .I4(ap_rst_n),
        .I5(p_10_in),
        .O(full_n_i_1__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    full_n_i_2__6
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .O(full_n_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_3__4
       (.I0(\pout_reg_n_0_[0] ),
        .I1(data_vld_reg_n_0),
        .O(full_n_i_3__4_n_0));
  LUT6 #(
    .INIT(64'hA2222A2222222222)) 
    full_n_i_4__0
       (.I0(data_vld_reg_n_0),
        .I1(burst_valid),
        .I2(\bus_wide_gen.split_cnt__0 ),
        .I3(s_ready_t_reg),
        .I4(\bus_wide_gen.tail_split ),
        .I5(\bus_wide_gen.last_beat__0 ),
        .O(p_10_in));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBAB0F0F0)) 
    invalid_len_event_reg2_i_1__0
       (.I0(invalid_len_event_reg1),
        .I1(\sect_cnt_reg[18] ),
        .I2(invalid_len_event_reg2),
        .I3(CO),
        .I4(p_23_in),
        .O(invalid_len_event_reg2_reg));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[4][8]_srl5_i_1__0 
       (.I0(\sect_end_buf_reg[2]_0 ),
        .I1(\could_multi_bursts.last_loop__8 ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \mem_reg[4][9]_srl5_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg[4]_0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg[4]_0 [3]),
        .I2(\could_multi_bursts.araddr_buf_reg[3] ),
        .I3(O),
        .I4(\could_multi_bursts.araddr_buf_reg[3]_0 ),
        .I5(\sect_addr_buf_reg[2]_0 ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'hAAFF55FF5400AA00)) 
    \pout[0]_i_1__0 
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(data_vld_reg_n_0),
        .I4(empty_n_i_1__4_n_0),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBFF4400FF770080)) 
    \pout[1]_i_1__0 
       (.I0(empty_n_i_1__4_n_0),
        .I1(data_vld_reg_n_0),
        .I2(\pout_reg_n_0_[2] ),
        .I3(\pout_reg_n_0_[0] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(push),
        .O(\pout[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hB4F0F0F0F0F0F070)) 
    \pout[2]_i_1__0 
       (.I0(empty_n_i_1__4_n_0),
        .I1(data_vld_reg_n_0),
        .I2(\pout_reg_n_0_[2] ),
        .I3(\pout_reg_n_0_[0] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(push),
        .O(\pout[2]_i_1__0_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__0_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1__0_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1__0_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_i_1__4_n_0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\q_reg_n_0_[0] ),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_i_1__4_n_0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\q_reg_n_0_[1] ),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_i_1__4_n_0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\q_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_i_1__4_n_0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\q_reg_n_0_[3] ),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(empty_n_i_1__4_n_0),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\bus_wide_gen.tail_split ),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(empty_n_i_1__4_n_0),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\bus_wide_gen.burst_pack ),
        .R(SR));
  LUT6 #(
    .INIT(64'hA2AA22222A222222)) 
    \raddr[7]_i_1__0 
       (.I0(empty_n_reg_0),
        .I1(beat_valid),
        .I2(\bus_wide_gen.tail_split ),
        .I3(\bus_wide_gen.last_beat__0 ),
        .I4(s_ready_t_reg),
        .I5(\bus_wide_gen.split_cnt__0 ),
        .O(pop));
  LUT5 #(
    .INIT(32'h22F2AAFA)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_0),
        .I1(p_23_in),
        .I2(fifo_rreq_valid_buf_reg),
        .I3(invalid_len_event),
        .I4(CO),
        .O(rreq_handling_reg));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(\sect_cnt_reg[18] ),
        .I1(p_23_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[0]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(Q[10]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(Q[11]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(Q[12]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(Q[13]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(Q[14]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(Q[15]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(Q[16]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(Q[17]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(Q[18]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__0 
       (.I0(Q[19]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(Q[1]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(Q[2]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(Q[3]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(Q[4]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(Q[5]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(Q[6]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(Q[7]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(Q[8]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(Q[9]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[2]_i_1__0 
       (.I0(\end_addr_buf_reg[2] ),
        .I1(CO),
        .I2(p_23_in),
        .I3(\sect_end_buf_reg[2]_0 ),
        .O(\sect_end_buf_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(rreq_handling_reg_0),
        .I1(\could_multi_bursts.last_loop__8 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .O(p_23_in));
endmodule

(* ORIG_REF_NAME = "image_filter_hostmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    S,
    \align_len_reg[31] ,
    \align_len_reg[28] ,
    \align_len_reg[24] ,
    \align_len_reg[20] ,
    \align_len_reg[16] ,
    \align_len_reg[12] ,
    \align_len_reg[8] ,
    \align_len_reg[4] ,
    \align_len_reg[31]_0 ,
    \align_len_reg[31]_1 ,
    invalid_len_event_reg,
    fifo_wreq_valid_buf_reg,
    E,
    \align_len_reg[31]_2 ,
    SR,
    empty_n_reg_0,
    ap_clk,
    ap_rst_n,
    next_wreq,
    Q,
    \sect_cnt_reg[19] ,
    \end_addr_buf_reg[31] ,
    fifo_wreq_valid_buf_reg_0,
    wreq_handling_reg,
    p_47_in,
    CO,
    \data_p1_reg[63] );
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output [2:0]S;
  output [58:0]\align_len_reg[31] ;
  output [3:0]\align_len_reg[28] ;
  output [3:0]\align_len_reg[24] ;
  output [3:0]\align_len_reg[20] ;
  output [3:0]\align_len_reg[16] ;
  output [3:0]\align_len_reg[12] ;
  output [3:0]\align_len_reg[8] ;
  output [2:0]\align_len_reg[4] ;
  output [3:0]\align_len_reg[31]_0 ;
  output [2:0]\align_len_reg[31]_1 ;
  output invalid_len_event_reg;
  output fifo_wreq_valid_buf_reg;
  output [0:0]E;
  output [0:0]\align_len_reg[31]_2 ;
  input [0:0]SR;
  input empty_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input next_wreq;
  input [0:0]Q;
  input [19:0]\sect_cnt_reg[19] ;
  input [19:0]\end_addr_buf_reg[31] ;
  input fifo_wreq_valid_buf_reg_0;
  input wreq_handling_reg;
  input p_47_in;
  input [0:0]CO;
  input [61:0]\data_p1_reg[63] ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire [3:0]\align_len_reg[12] ;
  wire [3:0]\align_len_reg[16] ;
  wire [3:0]\align_len_reg[20] ;
  wire [3:0]\align_len_reg[24] ;
  wire [3:0]\align_len_reg[28] ;
  wire [58:0]\align_len_reg[31] ;
  wire [3:0]\align_len_reg[31]_0 ;
  wire [2:0]\align_len_reg[31]_1 ;
  wire [0:0]\align_len_reg[31]_2 ;
  wire [2:0]\align_len_reg[4] ;
  wire [3:0]\align_len_reg[8] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [61:0]\data_p1_reg[63] ;
  wire data_vld_i_1__0_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_reg_0;
  wire [19:0]\end_addr_buf_reg[31] ;
  wire [63:61]fifo_wreq_data;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire fifo_wreq_valid_buf_reg_0;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__3_n_0;
  wire invalid_len_event_i_2_n_0;
  wire invalid_len_event_i_3_n_0;
  wire invalid_len_event_i_4_n_0;
  wire invalid_len_event_i_5_n_0;
  wire invalid_len_event_i_6_n_0;
  wire invalid_len_event_i_7_n_0;
  wire invalid_len_event_i_8_n_0;
  wire invalid_len_event_i_9_n_0;
  wire invalid_len_event_reg;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][12]_srl5_n_0 ;
  wire \mem_reg[4][13]_srl5_n_0 ;
  wire \mem_reg[4][14]_srl5_n_0 ;
  wire \mem_reg[4][15]_srl5_n_0 ;
  wire \mem_reg[4][16]_srl5_n_0 ;
  wire \mem_reg[4][17]_srl5_n_0 ;
  wire \mem_reg[4][18]_srl5_n_0 ;
  wire \mem_reg[4][19]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][20]_srl5_n_0 ;
  wire \mem_reg[4][21]_srl5_n_0 ;
  wire \mem_reg[4][22]_srl5_n_0 ;
  wire \mem_reg[4][23]_srl5_n_0 ;
  wire \mem_reg[4][24]_srl5_n_0 ;
  wire \mem_reg[4][25]_srl5_n_0 ;
  wire \mem_reg[4][26]_srl5_n_0 ;
  wire \mem_reg[4][27]_srl5_n_0 ;
  wire \mem_reg[4][28]_srl5_n_0 ;
  wire \mem_reg[4][29]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][32]_srl5_n_0 ;
  wire \mem_reg[4][33]_srl5_n_0 ;
  wire \mem_reg[4][34]_srl5_n_0 ;
  wire \mem_reg[4][35]_srl5_n_0 ;
  wire \mem_reg[4][36]_srl5_n_0 ;
  wire \mem_reg[4][37]_srl5_n_0 ;
  wire \mem_reg[4][38]_srl5_n_0 ;
  wire \mem_reg[4][39]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][40]_srl5_n_0 ;
  wire \mem_reg[4][41]_srl5_n_0 ;
  wire \mem_reg[4][42]_srl5_n_0 ;
  wire \mem_reg[4][43]_srl5_n_0 ;
  wire \mem_reg[4][44]_srl5_n_0 ;
  wire \mem_reg[4][45]_srl5_n_0 ;
  wire \mem_reg[4][46]_srl5_n_0 ;
  wire \mem_reg[4][47]_srl5_n_0 ;
  wire \mem_reg[4][48]_srl5_n_0 ;
  wire \mem_reg[4][49]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire \mem_reg[4][50]_srl5_n_0 ;
  wire \mem_reg[4][51]_srl5_n_0 ;
  wire \mem_reg[4][52]_srl5_n_0 ;
  wire \mem_reg[4][53]_srl5_n_0 ;
  wire \mem_reg[4][54]_srl5_n_0 ;
  wire \mem_reg[4][55]_srl5_n_0 ;
  wire \mem_reg[4][56]_srl5_n_0 ;
  wire \mem_reg[4][57]_srl5_n_0 ;
  wire \mem_reg[4][58]_srl5_n_0 ;
  wire \mem_reg[4][59]_srl5_n_0 ;
  wire \mem_reg[4][5]_srl5_n_0 ;
  wire \mem_reg[4][60]_srl5_n_0 ;
  wire \mem_reg[4][61]_srl5_n_0 ;
  wire \mem_reg[4][62]_srl5_n_0 ;
  wire \mem_reg[4][63]_srl5_n_0 ;
  wire \mem_reg[4][6]_srl5_n_0 ;
  wire \mem_reg[4][7]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire next_wreq;
  wire p_10_in;
  wire p_47_in;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire rs2f_wreq_ack;
  wire [19:0]\sect_cnt_reg[19] ;
  wire wreq_handling_reg;

  LUT6 #(
    .INIT(64'hD5000000FFFFFFFF)) 
    \align_len[31]_i_1__0 
       (.I0(wreq_handling_reg),
        .I1(p_47_in),
        .I2(CO),
        .I3(fifo_wreq_valid),
        .I4(invalid_len_event_reg),
        .I5(ap_rst_n),
        .O(\align_len_reg[31]_2 ));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAEFAA)) 
    data_vld_i_1__0
       (.I0(push),
        .I1(\pout_reg_n_0_[0] ),
        .I2(empty_n_reg_0),
        .I3(data_vld_reg_n_0),
        .I4(\pout_reg_n_0_[1] ),
        .I5(\pout_reg_n_0_[2] ),
        .O(data_vld_i_1__0_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(data_vld_reg_n_0),
        .Q(fifo_wreq_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'hE)) 
    fifo_wreq_valid_buf_i_2
       (.I0(fifo_wreq_valid),
        .I1(fifo_wreq_valid_buf_reg_0),
        .O(fifo_wreq_valid_buf_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    full_n_i_1__2
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[2] ),
        .I2(full_n_i_2__3_n_0),
        .I3(rs2f_wreq_ack),
        .I4(ap_rst_n),
        .I5(p_10_in),
        .O(full_n_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFF)) 
    full_n_i_2__3
       (.I0(\pout_reg_n_0_[0] ),
        .I1(data_vld_reg_n_0),
        .I2(fifo_wreq_valid),
        .I3(next_wreq),
        .I4(rs2f_wreq_ack),
        .I5(Q),
        .O(full_n_i_2__3_n_0));
  LUT3 #(
    .INIT(8'hA2)) 
    full_n_i_3
       (.I0(data_vld_reg_n_0),
        .I1(fifo_wreq_valid),
        .I2(next_wreq),
        .O(p_10_in));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(\align_len_reg[31] [36]),
        .O(\align_len_reg[8] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2
       (.I0(\align_len_reg[31] [35]),
        .O(\align_len_reg[8] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3
       (.I0(\align_len_reg[31] [34]),
        .O(\align_len_reg[8] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4
       (.I0(\align_len_reg[31] [33]),
        .O(\align_len_reg[8] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1
       (.I0(\align_len_reg[31] [40]),
        .O(\align_len_reg[12] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2
       (.I0(\align_len_reg[31] [39]),
        .O(\align_len_reg[12] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3
       (.I0(\align_len_reg[31] [38]),
        .O(\align_len_reg[12] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4
       (.I0(\align_len_reg[31] [37]),
        .O(\align_len_reg[12] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1
       (.I0(\align_len_reg[31] [44]),
        .O(\align_len_reg[16] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2
       (.I0(\align_len_reg[31] [43]),
        .O(\align_len_reg[16] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3
       (.I0(\align_len_reg[31] [42]),
        .O(\align_len_reg[16] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4
       (.I0(\align_len_reg[31] [41]),
        .O(\align_len_reg[16] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1
       (.I0(\align_len_reg[31] [48]),
        .O(\align_len_reg[20] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2
       (.I0(\align_len_reg[31] [47]),
        .O(\align_len_reg[20] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3
       (.I0(\align_len_reg[31] [46]),
        .O(\align_len_reg[20] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4
       (.I0(\align_len_reg[31] [45]),
        .O(\align_len_reg[20] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1
       (.I0(\align_len_reg[31] [52]),
        .O(\align_len_reg[24] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2
       (.I0(\align_len_reg[31] [51]),
        .O(\align_len_reg[24] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3
       (.I0(\align_len_reg[31] [50]),
        .O(\align_len_reg[24] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4
       (.I0(\align_len_reg[31] [49]),
        .O(\align_len_reg[24] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1
       (.I0(\align_len_reg[31] [56]),
        .O(\align_len_reg[28] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2
       (.I0(\align_len_reg[31] [55]),
        .O(\align_len_reg[28] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3
       (.I0(\align_len_reg[31] [54]),
        .O(\align_len_reg[28] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4
       (.I0(\align_len_reg[31] [53]),
        .O(\align_len_reg[28] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1
       (.I0(fifo_wreq_data[61]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2
       (.I0(\align_len_reg[31] [58]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3
       (.I0(\align_len_reg[31] [57]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(\align_len_reg[31] [32]),
        .O(\align_len_reg[4] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(\align_len_reg[31] [31]),
        .O(\align_len_reg[4] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3
       (.I0(\align_len_reg[31] [30]),
        .O(\align_len_reg[4] [0]));
  LUT5 #(
    .INIT(32'hAAAA0002)) 
    invalid_len_event_i_1
       (.I0(fifo_wreq_valid),
        .I1(invalid_len_event_i_2_n_0),
        .I2(invalid_len_event_i_3_n_0),
        .I3(invalid_len_event_i_4_n_0),
        .I4(fifo_wreq_data[63]),
        .O(invalid_len_event_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    invalid_len_event_i_2
       (.I0(invalid_len_event_i_5_n_0),
        .I1(fifo_wreq_data[61]),
        .I2(\align_len_reg[31] [58]),
        .I3(fifo_wreq_data[62]),
        .I4(invalid_len_event_i_6_n_0),
        .I5(invalid_len_event_i_7_n_0),
        .O(invalid_len_event_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    invalid_len_event_i_3
       (.I0(\align_len_reg[31] [35]),
        .I1(\align_len_reg[31] [34]),
        .I2(\align_len_reg[31] [37]),
        .I3(\align_len_reg[31] [36]),
        .I4(invalid_len_event_i_8_n_0),
        .O(invalid_len_event_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    invalid_len_event_i_4
       (.I0(\align_len_reg[31] [43]),
        .I1(\align_len_reg[31] [42]),
        .I2(\align_len_reg[31] [45]),
        .I3(\align_len_reg[31] [44]),
        .I4(invalid_len_event_i_9_n_0),
        .O(invalid_len_event_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_5
       (.I0(\align_len_reg[31] [56]),
        .I1(\align_len_reg[31] [57]),
        .I2(\align_len_reg[31] [54]),
        .I3(\align_len_reg[31] [55]),
        .O(invalid_len_event_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_6
       (.I0(\align_len_reg[31] [48]),
        .I1(\align_len_reg[31] [49]),
        .I2(\align_len_reg[31] [46]),
        .I3(\align_len_reg[31] [47]),
        .O(invalid_len_event_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_7
       (.I0(\align_len_reg[31] [52]),
        .I1(\align_len_reg[31] [53]),
        .I2(\align_len_reg[31] [50]),
        .I3(\align_len_reg[31] [51]),
        .O(invalid_len_event_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_8
       (.I0(\align_len_reg[31] [32]),
        .I1(\align_len_reg[31] [33]),
        .I2(\align_len_reg[31] [30]),
        .I3(\align_len_reg[31] [31]),
        .O(invalid_len_event_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_9
       (.I0(\align_len_reg[31] [40]),
        .I1(\align_len_reg[31] [41]),
        .I2(\align_len_reg[31] [38]),
        .I3(\align_len_reg[31] [39]),
        .O(invalid_len_event_i_9_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(\sect_cnt_reg[19] [18]),
        .I1(\end_addr_buf_reg[31] [18]),
        .I2(\sect_cnt_reg[19] [19]),
        .I3(\end_addr_buf_reg[31] [19]),
        .O(\align_len_reg[31]_1 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\sect_cnt_reg[19] [15]),
        .I1(\end_addr_buf_reg[31] [15]),
        .I2(\end_addr_buf_reg[31] [17]),
        .I3(\sect_cnt_reg[19] [17]),
        .I4(\end_addr_buf_reg[31] [16]),
        .I5(\sect_cnt_reg[19] [16]),
        .O(\align_len_reg[31]_1 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\sect_cnt_reg[19] [12]),
        .I1(\end_addr_buf_reg[31] [12]),
        .I2(\end_addr_buf_reg[31] [14]),
        .I3(\sect_cnt_reg[19] [14]),
        .I4(\end_addr_buf_reg[31] [13]),
        .I5(\sect_cnt_reg[19] [13]),
        .O(\align_len_reg[31]_1 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg[19] [9]),
        .I1(\end_addr_buf_reg[31] [9]),
        .I2(\end_addr_buf_reg[31] [11]),
        .I3(\sect_cnt_reg[19] [11]),
        .I4(\end_addr_buf_reg[31] [10]),
        .I5(\sect_cnt_reg[19] [10]),
        .O(\align_len_reg[31]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg[19] [6]),
        .I1(\end_addr_buf_reg[31] [6]),
        .I2(\end_addr_buf_reg[31] [8]),
        .I3(\sect_cnt_reg[19] [8]),
        .I4(\end_addr_buf_reg[31] [7]),
        .I5(\sect_cnt_reg[19] [7]),
        .O(\align_len_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg[19] [3]),
        .I1(\end_addr_buf_reg[31] [3]),
        .I2(\end_addr_buf_reg[31] [5]),
        .I3(\sect_cnt_reg[19] [5]),
        .I4(\end_addr_buf_reg[31] [4]),
        .I5(\sect_cnt_reg[19] [4]),
        .O(\align_len_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg[19] [0]),
        .I1(\end_addr_buf_reg[31] [0]),
        .I2(\end_addr_buf_reg[31] [2]),
        .I3(\sect_cnt_reg[19] [2]),
        .I4(\end_addr_buf_reg[31] [1]),
        .I5(\sect_cnt_reg[19] [1]),
        .O(\align_len_reg[31]_0 [0]));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(rs2f_wreq_ack),
        .I1(Q),
        .O(push));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [12]),
        .Q(\mem_reg[4][12]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [13]),
        .Q(\mem_reg[4][13]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [14]),
        .Q(\mem_reg[4][14]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [15]),
        .Q(\mem_reg[4][15]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [16]),
        .Q(\mem_reg[4][16]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [17]),
        .Q(\mem_reg[4][17]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [18]),
        .Q(\mem_reg[4][18]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [19]),
        .Q(\mem_reg[4][19]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [20]),
        .Q(\mem_reg[4][20]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [21]),
        .Q(\mem_reg[4][21]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [22]),
        .Q(\mem_reg[4][22]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [23]),
        .Q(\mem_reg[4][23]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [24]),
        .Q(\mem_reg[4][24]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [25]),
        .Q(\mem_reg[4][25]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [26]),
        .Q(\mem_reg[4][26]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [27]),
        .Q(\mem_reg[4][27]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [28]),
        .Q(\mem_reg[4][28]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [29]),
        .Q(\mem_reg[4][29]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [30]),
        .Q(\mem_reg[4][32]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [31]),
        .Q(\mem_reg[4][33]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [32]),
        .Q(\mem_reg[4][34]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [33]),
        .Q(\mem_reg[4][35]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [34]),
        .Q(\mem_reg[4][36]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [35]),
        .Q(\mem_reg[4][37]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [36]),
        .Q(\mem_reg[4][38]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [37]),
        .Q(\mem_reg[4][39]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [38]),
        .Q(\mem_reg[4][40]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [39]),
        .Q(\mem_reg[4][41]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [40]),
        .Q(\mem_reg[4][42]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [41]),
        .Q(\mem_reg[4][43]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [42]),
        .Q(\mem_reg[4][44]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [43]),
        .Q(\mem_reg[4][45]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [44]),
        .Q(\mem_reg[4][46]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [45]),
        .Q(\mem_reg[4][47]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [46]),
        .Q(\mem_reg[4][48]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [47]),
        .Q(\mem_reg[4][49]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [4]),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [48]),
        .Q(\mem_reg[4][50]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [49]),
        .Q(\mem_reg[4][51]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [50]),
        .Q(\mem_reg[4][52]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [51]),
        .Q(\mem_reg[4][53]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [52]),
        .Q(\mem_reg[4][54]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [53]),
        .Q(\mem_reg[4][55]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [54]),
        .Q(\mem_reg[4][56]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [55]),
        .Q(\mem_reg[4][57]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [56]),
        .Q(\mem_reg[4][58]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [57]),
        .Q(\mem_reg[4][59]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [5]),
        .Q(\mem_reg[4][5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [58]),
        .Q(\mem_reg[4][60]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [59]),
        .Q(\mem_reg[4][61]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][62]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][62]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [60]),
        .Q(\mem_reg[4][62]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][63]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][63]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [61]),
        .Q(\mem_reg[4][63]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [6]),
        .Q(\mem_reg[4][6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [7]),
        .Q(\mem_reg[4][7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF55FF5400AA00)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(data_vld_reg_n_0),
        .I4(empty_n_reg_0),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBFF4400FF770080)) 
    \pout[1]_i_1 
       (.I0(empty_n_reg_0),
        .I1(data_vld_reg_n_0),
        .I2(\pout_reg_n_0_[2] ),
        .I3(\pout_reg_n_0_[0] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(push),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB4F0F0F0F0F0F070)) 
    \pout[2]_i_1 
       (.I0(empty_n_reg_0),
        .I1(data_vld_reg_n_0),
        .I2(\pout_reg_n_0_[2] ),
        .I3(\pout_reg_n_0_[0] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(push),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\align_len_reg[31] [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(\align_len_reg[31] [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(\align_len_reg[31] [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][12]_srl5_n_0 ),
        .Q(\align_len_reg[31] [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][13]_srl5_n_0 ),
        .Q(\align_len_reg[31] [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][14]_srl5_n_0 ),
        .Q(\align_len_reg[31] [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][15]_srl5_n_0 ),
        .Q(\align_len_reg[31] [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][16]_srl5_n_0 ),
        .Q(\align_len_reg[31] [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][17]_srl5_n_0 ),
        .Q(\align_len_reg[31] [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][18]_srl5_n_0 ),
        .Q(\align_len_reg[31] [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][19]_srl5_n_0 ),
        .Q(\align_len_reg[31] [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\align_len_reg[31] [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][20]_srl5_n_0 ),
        .Q(\align_len_reg[31] [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][21]_srl5_n_0 ),
        .Q(\align_len_reg[31] [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][22]_srl5_n_0 ),
        .Q(\align_len_reg[31] [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][23]_srl5_n_0 ),
        .Q(\align_len_reg[31] [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][24]_srl5_n_0 ),
        .Q(\align_len_reg[31] [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][25]_srl5_n_0 ),
        .Q(\align_len_reg[31] [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][26]_srl5_n_0 ),
        .Q(\align_len_reg[31] [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][27]_srl5_n_0 ),
        .Q(\align_len_reg[31] [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][28]_srl5_n_0 ),
        .Q(\align_len_reg[31] [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][29]_srl5_n_0 ),
        .Q(\align_len_reg[31] [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\align_len_reg[31] [2]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][32]_srl5_n_0 ),
        .Q(\align_len_reg[31] [30]),
        .R(SR));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][33]_srl5_n_0 ),
        .Q(\align_len_reg[31] [31]),
        .R(SR));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][34]_srl5_n_0 ),
        .Q(\align_len_reg[31] [32]),
        .R(SR));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][35]_srl5_n_0 ),
        .Q(\align_len_reg[31] [33]),
        .R(SR));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][36]_srl5_n_0 ),
        .Q(\align_len_reg[31] [34]),
        .R(SR));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][37]_srl5_n_0 ),
        .Q(\align_len_reg[31] [35]),
        .R(SR));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][38]_srl5_n_0 ),
        .Q(\align_len_reg[31] [36]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][39]_srl5_n_0 ),
        .Q(\align_len_reg[31] [37]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\align_len_reg[31] [3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][40]_srl5_n_0 ),
        .Q(\align_len_reg[31] [38]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][41]_srl5_n_0 ),
        .Q(\align_len_reg[31] [39]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][42]_srl5_n_0 ),
        .Q(\align_len_reg[31] [40]),
        .R(SR));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][43]_srl5_n_0 ),
        .Q(\align_len_reg[31] [41]),
        .R(SR));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][44]_srl5_n_0 ),
        .Q(\align_len_reg[31] [42]),
        .R(SR));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][45]_srl5_n_0 ),
        .Q(\align_len_reg[31] [43]),
        .R(SR));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][46]_srl5_n_0 ),
        .Q(\align_len_reg[31] [44]),
        .R(SR));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][47]_srl5_n_0 ),
        .Q(\align_len_reg[31] [45]),
        .R(SR));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][48]_srl5_n_0 ),
        .Q(\align_len_reg[31] [46]),
        .R(SR));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][49]_srl5_n_0 ),
        .Q(\align_len_reg[31] [47]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(\align_len_reg[31] [4]),
        .R(SR));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][50]_srl5_n_0 ),
        .Q(\align_len_reg[31] [48]),
        .R(SR));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][51]_srl5_n_0 ),
        .Q(\align_len_reg[31] [49]),
        .R(SR));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][52]_srl5_n_0 ),
        .Q(\align_len_reg[31] [50]),
        .R(SR));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][53]_srl5_n_0 ),
        .Q(\align_len_reg[31] [51]),
        .R(SR));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][54]_srl5_n_0 ),
        .Q(\align_len_reg[31] [52]),
        .R(SR));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][55]_srl5_n_0 ),
        .Q(\align_len_reg[31] [53]),
        .R(SR));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][56]_srl5_n_0 ),
        .Q(\align_len_reg[31] [54]),
        .R(SR));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][57]_srl5_n_0 ),
        .Q(\align_len_reg[31] [55]),
        .R(SR));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][58]_srl5_n_0 ),
        .Q(\align_len_reg[31] [56]),
        .R(SR));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][59]_srl5_n_0 ),
        .Q(\align_len_reg[31] [57]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][5]_srl5_n_0 ),
        .Q(\align_len_reg[31] [5]),
        .R(SR));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][60]_srl5_n_0 ),
        .Q(\align_len_reg[31] [58]),
        .R(SR));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][61]_srl5_n_0 ),
        .Q(fifo_wreq_data[61]),
        .R(SR));
  FDRE \q_reg[62] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][62]_srl5_n_0 ),
        .Q(fifo_wreq_data[62]),
        .R(SR));
  FDRE \q_reg[63] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][63]_srl5_n_0 ),
        .Q(fifo_wreq_data[63]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][6]_srl5_n_0 ),
        .Q(\align_len_reg[31] [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][7]_srl5_n_0 ),
        .Q(\align_len_reg[31] [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\align_len_reg[31] [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\align_len_reg[31] [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'hFF0E)) 
    \sect_cnt[19]_i_1 
       (.I0(fifo_wreq_valid),
        .I1(fifo_wreq_valid_buf_reg_0),
        .I2(wreq_handling_reg),
        .I3(p_47_in),
        .O(E));
endmodule

(* ORIG_REF_NAME = "image_filter_hostmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_fifo__parameterized0_28
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    S,
    \align_len_reg[31] ,
    \align_len_reg[28] ,
    \align_len_reg[24] ,
    \align_len_reg[20] ,
    \align_len_reg[16] ,
    \align_len_reg[12] ,
    \align_len_reg[8] ,
    \align_len_reg[4] ,
    invalid_len_event0,
    E,
    ap_rst_n_0,
    rreq_handling_reg,
    ap_clk,
    Q,
    ap_rst_n,
    rreq_handling_reg_0,
    CO,
    p_23_in,
    fifo_rreq_valid_buf_reg,
    \data_p1_reg[63] );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output [2:0]S;
  output [58:0]\align_len_reg[31] ;
  output [3:0]\align_len_reg[28] ;
  output [3:0]\align_len_reg[24] ;
  output [3:0]\align_len_reg[20] ;
  output [3:0]\align_len_reg[16] ;
  output [3:0]\align_len_reg[12] ;
  output [3:0]\align_len_reg[8] ;
  output [2:0]\align_len_reg[4] ;
  output invalid_len_event0;
  output [0:0]E;
  input ap_rst_n_0;
  input rreq_handling_reg;
  input ap_clk;
  input [0:0]Q;
  input ap_rst_n;
  input rreq_handling_reg_0;
  input [0:0]CO;
  input p_23_in;
  input fifo_rreq_valid_buf_reg;
  input [61:0]\data_p1_reg[63] ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]S;
  wire [3:0]\align_len_reg[12] ;
  wire [3:0]\align_len_reg[16] ;
  wire [3:0]\align_len_reg[20] ;
  wire [3:0]\align_len_reg[24] ;
  wire [3:0]\align_len_reg[28] ;
  wire [58:0]\align_len_reg[31] ;
  wire [2:0]\align_len_reg[4] ;
  wire [3:0]\align_len_reg[8] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [61:0]\data_p1_reg[63] ;
  wire data_vld_i_1__4_n_0;
  wire data_vld_reg_n_0;
  wire [63:61]fifo_rreq_data;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_i_1__6_n_0;
  wire full_n_i_2__7_n_0;
  wire full_n_i_3__5_n_0;
  wire invalid_len_event0;
  wire invalid_len_event_i_2__0_n_0;
  wire invalid_len_event_i_3__0_n_0;
  wire invalid_len_event_i_4__0_n_0;
  wire invalid_len_event_i_5__0_n_0;
  wire invalid_len_event_i_6__0_n_0;
  wire invalid_len_event_i_7__0_n_0;
  wire invalid_len_event_i_8__0_n_0;
  wire invalid_len_event_i_9__0_n_0;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][12]_srl5_n_0 ;
  wire \mem_reg[4][13]_srl5_n_0 ;
  wire \mem_reg[4][14]_srl5_n_0 ;
  wire \mem_reg[4][15]_srl5_n_0 ;
  wire \mem_reg[4][16]_srl5_n_0 ;
  wire \mem_reg[4][17]_srl5_n_0 ;
  wire \mem_reg[4][18]_srl5_n_0 ;
  wire \mem_reg[4][19]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][20]_srl5_n_0 ;
  wire \mem_reg[4][21]_srl5_n_0 ;
  wire \mem_reg[4][22]_srl5_n_0 ;
  wire \mem_reg[4][23]_srl5_n_0 ;
  wire \mem_reg[4][24]_srl5_n_0 ;
  wire \mem_reg[4][25]_srl5_n_0 ;
  wire \mem_reg[4][26]_srl5_n_0 ;
  wire \mem_reg[4][27]_srl5_n_0 ;
  wire \mem_reg[4][28]_srl5_n_0 ;
  wire \mem_reg[4][29]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][32]_srl5_n_0 ;
  wire \mem_reg[4][33]_srl5_n_0 ;
  wire \mem_reg[4][34]_srl5_n_0 ;
  wire \mem_reg[4][35]_srl5_n_0 ;
  wire \mem_reg[4][36]_srl5_n_0 ;
  wire \mem_reg[4][37]_srl5_n_0 ;
  wire \mem_reg[4][38]_srl5_n_0 ;
  wire \mem_reg[4][39]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][40]_srl5_n_0 ;
  wire \mem_reg[4][41]_srl5_n_0 ;
  wire \mem_reg[4][42]_srl5_n_0 ;
  wire \mem_reg[4][43]_srl5_n_0 ;
  wire \mem_reg[4][44]_srl5_n_0 ;
  wire \mem_reg[4][45]_srl5_n_0 ;
  wire \mem_reg[4][46]_srl5_n_0 ;
  wire \mem_reg[4][47]_srl5_n_0 ;
  wire \mem_reg[4][48]_srl5_n_0 ;
  wire \mem_reg[4][49]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire \mem_reg[4][50]_srl5_n_0 ;
  wire \mem_reg[4][51]_srl5_n_0 ;
  wire \mem_reg[4][52]_srl5_n_0 ;
  wire \mem_reg[4][53]_srl5_n_0 ;
  wire \mem_reg[4][54]_srl5_n_0 ;
  wire \mem_reg[4][55]_srl5_n_0 ;
  wire \mem_reg[4][56]_srl5_n_0 ;
  wire \mem_reg[4][57]_srl5_n_0 ;
  wire \mem_reg[4][58]_srl5_n_0 ;
  wire \mem_reg[4][59]_srl5_n_0 ;
  wire \mem_reg[4][5]_srl5_n_0 ;
  wire \mem_reg[4][60]_srl5_n_0 ;
  wire \mem_reg[4][61]_srl5_n_0 ;
  wire \mem_reg[4][62]_srl5_n_0 ;
  wire \mem_reg[4][63]_srl5_n_0 ;
  wire \mem_reg[4][6]_srl5_n_0 ;
  wire \mem_reg[4][7]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire p_10_in;
  wire p_23_in;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rs2f_rreq_ack;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_1
       (.I0(\align_len_reg[31] [36]),
        .O(\align_len_reg[8] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_2
       (.I0(\align_len_reg[31] [35]),
        .O(\align_len_reg[8] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_3
       (.I0(\align_len_reg[31] [34]),
        .O(\align_len_reg[8] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_4
       (.I0(\align_len_reg[31] [33]),
        .O(\align_len_reg[8] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_1
       (.I0(\align_len_reg[31] [40]),
        .O(\align_len_reg[12] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_2
       (.I0(\align_len_reg[31] [39]),
        .O(\align_len_reg[12] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_3
       (.I0(\align_len_reg[31] [38]),
        .O(\align_len_reg[12] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_4
       (.I0(\align_len_reg[31] [37]),
        .O(\align_len_reg[12] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_1
       (.I0(\align_len_reg[31] [44]),
        .O(\align_len_reg[16] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_2
       (.I0(\align_len_reg[31] [43]),
        .O(\align_len_reg[16] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_3
       (.I0(\align_len_reg[31] [42]),
        .O(\align_len_reg[16] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_4
       (.I0(\align_len_reg[31] [41]),
        .O(\align_len_reg[16] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_1
       (.I0(\align_len_reg[31] [48]),
        .O(\align_len_reg[20] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_2
       (.I0(\align_len_reg[31] [47]),
        .O(\align_len_reg[20] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_3
       (.I0(\align_len_reg[31] [46]),
        .O(\align_len_reg[20] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_4
       (.I0(\align_len_reg[31] [45]),
        .O(\align_len_reg[20] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_1
       (.I0(\align_len_reg[31] [52]),
        .O(\align_len_reg[24] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_2
       (.I0(\align_len_reg[31] [51]),
        .O(\align_len_reg[24] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_3
       (.I0(\align_len_reg[31] [50]),
        .O(\align_len_reg[24] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_4
       (.I0(\align_len_reg[31] [49]),
        .O(\align_len_reg[24] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_1
       (.I0(\align_len_reg[31] [56]),
        .O(\align_len_reg[28] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_2
       (.I0(\align_len_reg[31] [55]),
        .O(\align_len_reg[28] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_3
       (.I0(\align_len_reg[31] [54]),
        .O(\align_len_reg[28] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_4
       (.I0(\align_len_reg[31] [53]),
        .O(\align_len_reg[28] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__6_i_1
       (.I0(fifo_rreq_data[61]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__6_i_2
       (.I0(\align_len_reg[31] [58]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__6_i_3
       (.I0(\align_len_reg[31] [57]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1
       (.I0(\align_len_reg[31] [32]),
        .O(\align_len_reg[4] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_2
       (.I0(\align_len_reg[31] [31]),
        .O(\align_len_reg[4] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_3
       (.I0(\align_len_reg[31] [30]),
        .O(\align_len_reg[4] [0]));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAEFAA)) 
    data_vld_i_1__4
       (.I0(push),
        .I1(\pout_reg_n_0_[0] ),
        .I2(rreq_handling_reg),
        .I3(data_vld_reg_n_0),
        .I4(\pout_reg_n_0_[1] ),
        .I5(\pout_reg_n_0_[2] ),
        .O(data_vld_i_1__4_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_0),
        .Q(data_vld_reg_n_0),
        .R(ap_rst_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(data_vld_reg_n_0),
        .Q(fifo_rreq_valid),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0B0FFFF)) 
    full_n_i_1__6
       (.I0(full_n_i_2__7_n_0),
        .I1(Q),
        .I2(rs2f_rreq_ack),
        .I3(full_n_i_3__5_n_0),
        .I4(ap_rst_n),
        .I5(p_10_in),
        .O(full_n_i_1__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    full_n_i_2__7
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .O(full_n_i_2__7_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_3__5
       (.I0(\pout_reg_n_0_[0] ),
        .I1(data_vld_reg_n_0),
        .O(full_n_i_3__5_n_0));
  LUT5 #(
    .INIT(32'hAA2A2A2A)) 
    full_n_i_4__1
       (.I0(data_vld_reg_n_0),
        .I1(fifo_rreq_valid),
        .I2(rreq_handling_reg_0),
        .I3(CO),
        .I4(p_23_in),
        .O(p_10_in));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_0),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAA0002)) 
    invalid_len_event_i_1__0
       (.I0(fifo_rreq_valid),
        .I1(invalid_len_event_i_2__0_n_0),
        .I2(invalid_len_event_i_3__0_n_0),
        .I3(invalid_len_event_i_4__0_n_0),
        .I4(fifo_rreq_data[63]),
        .O(invalid_len_event0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    invalid_len_event_i_2__0
       (.I0(invalid_len_event_i_5__0_n_0),
        .I1(fifo_rreq_data[61]),
        .I2(\align_len_reg[31] [58]),
        .I3(fifo_rreq_data[62]),
        .I4(invalid_len_event_i_6__0_n_0),
        .I5(invalid_len_event_i_7__0_n_0),
        .O(invalid_len_event_i_2__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    invalid_len_event_i_3__0
       (.I0(\align_len_reg[31] [35]),
        .I1(\align_len_reg[31] [34]),
        .I2(\align_len_reg[31] [37]),
        .I3(\align_len_reg[31] [36]),
        .I4(invalid_len_event_i_8__0_n_0),
        .O(invalid_len_event_i_3__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    invalid_len_event_i_4__0
       (.I0(\align_len_reg[31] [43]),
        .I1(\align_len_reg[31] [42]),
        .I2(\align_len_reg[31] [45]),
        .I3(\align_len_reg[31] [44]),
        .I4(invalid_len_event_i_9__0_n_0),
        .O(invalid_len_event_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_5__0
       (.I0(\align_len_reg[31] [56]),
        .I1(\align_len_reg[31] [57]),
        .I2(\align_len_reg[31] [54]),
        .I3(\align_len_reg[31] [55]),
        .O(invalid_len_event_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_6__0
       (.I0(\align_len_reg[31] [48]),
        .I1(\align_len_reg[31] [49]),
        .I2(\align_len_reg[31] [46]),
        .I3(\align_len_reg[31] [47]),
        .O(invalid_len_event_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_7__0
       (.I0(\align_len_reg[31] [52]),
        .I1(\align_len_reg[31] [53]),
        .I2(\align_len_reg[31] [50]),
        .I3(\align_len_reg[31] [51]),
        .O(invalid_len_event_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_8__0
       (.I0(\align_len_reg[31] [32]),
        .I1(\align_len_reg[31] [33]),
        .I2(\align_len_reg[31] [30]),
        .I3(\align_len_reg[31] [31]),
        .O(invalid_len_event_i_8__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_9__0
       (.I0(\align_len_reg[31] [40]),
        .I1(\align_len_reg[31] [41]),
        .I2(\align_len_reg[31] [38]),
        .I3(\align_len_reg[31] [39]),
        .O(invalid_len_event_i_9__0_n_0));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__2 
       (.I0(rs2f_rreq_ack),
        .I1(Q),
        .O(push));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [12]),
        .Q(\mem_reg[4][12]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [13]),
        .Q(\mem_reg[4][13]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [14]),
        .Q(\mem_reg[4][14]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [15]),
        .Q(\mem_reg[4][15]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [16]),
        .Q(\mem_reg[4][16]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [17]),
        .Q(\mem_reg[4][17]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [18]),
        .Q(\mem_reg[4][18]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [19]),
        .Q(\mem_reg[4][19]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [20]),
        .Q(\mem_reg[4][20]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [21]),
        .Q(\mem_reg[4][21]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [22]),
        .Q(\mem_reg[4][22]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [23]),
        .Q(\mem_reg[4][23]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [24]),
        .Q(\mem_reg[4][24]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [25]),
        .Q(\mem_reg[4][25]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [26]),
        .Q(\mem_reg[4][26]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [27]),
        .Q(\mem_reg[4][27]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [28]),
        .Q(\mem_reg[4][28]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [29]),
        .Q(\mem_reg[4][29]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [30]),
        .Q(\mem_reg[4][32]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [31]),
        .Q(\mem_reg[4][33]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [32]),
        .Q(\mem_reg[4][34]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [33]),
        .Q(\mem_reg[4][35]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [34]),
        .Q(\mem_reg[4][36]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [35]),
        .Q(\mem_reg[4][37]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [36]),
        .Q(\mem_reg[4][38]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [37]),
        .Q(\mem_reg[4][39]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [38]),
        .Q(\mem_reg[4][40]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [39]),
        .Q(\mem_reg[4][41]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [40]),
        .Q(\mem_reg[4][42]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [41]),
        .Q(\mem_reg[4][43]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [42]),
        .Q(\mem_reg[4][44]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [43]),
        .Q(\mem_reg[4][45]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [44]),
        .Q(\mem_reg[4][46]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [45]),
        .Q(\mem_reg[4][47]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [46]),
        .Q(\mem_reg[4][48]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [47]),
        .Q(\mem_reg[4][49]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [4]),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [48]),
        .Q(\mem_reg[4][50]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [49]),
        .Q(\mem_reg[4][51]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [50]),
        .Q(\mem_reg[4][52]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [51]),
        .Q(\mem_reg[4][53]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [52]),
        .Q(\mem_reg[4][54]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [53]),
        .Q(\mem_reg[4][55]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [54]),
        .Q(\mem_reg[4][56]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [55]),
        .Q(\mem_reg[4][57]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [56]),
        .Q(\mem_reg[4][58]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [57]),
        .Q(\mem_reg[4][59]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [5]),
        .Q(\mem_reg[4][5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [58]),
        .Q(\mem_reg[4][60]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [59]),
        .Q(\mem_reg[4][61]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][62]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][62]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [60]),
        .Q(\mem_reg[4][62]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][63]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][63]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [61]),
        .Q(\mem_reg[4][63]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [6]),
        .Q(\mem_reg[4][6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [7]),
        .Q(\mem_reg[4][7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[63] [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF55FF5400AA00)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(data_vld_reg_n_0),
        .I4(rreq_handling_reg),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBFF4400FF770080)) 
    \pout[1]_i_1 
       (.I0(rreq_handling_reg),
        .I1(data_vld_reg_n_0),
        .I2(\pout_reg_n_0_[2] ),
        .I3(\pout_reg_n_0_[0] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(push),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB4F0F0F0F0F0F070)) 
    \pout[2]_i_1 
       (.I0(rreq_handling_reg),
        .I1(data_vld_reg_n_0),
        .I2(\pout_reg_n_0_[2] ),
        .I3(\pout_reg_n_0_[0] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(push),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(ap_rst_n_0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\align_len_reg[31] [0]),
        .R(ap_rst_n_0));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(\align_len_reg[31] [10]),
        .R(ap_rst_n_0));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(\align_len_reg[31] [11]),
        .R(ap_rst_n_0));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][12]_srl5_n_0 ),
        .Q(\align_len_reg[31] [12]),
        .R(ap_rst_n_0));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][13]_srl5_n_0 ),
        .Q(\align_len_reg[31] [13]),
        .R(ap_rst_n_0));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][14]_srl5_n_0 ),
        .Q(\align_len_reg[31] [14]),
        .R(ap_rst_n_0));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][15]_srl5_n_0 ),
        .Q(\align_len_reg[31] [15]),
        .R(ap_rst_n_0));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][16]_srl5_n_0 ),
        .Q(\align_len_reg[31] [16]),
        .R(ap_rst_n_0));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][17]_srl5_n_0 ),
        .Q(\align_len_reg[31] [17]),
        .R(ap_rst_n_0));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][18]_srl5_n_0 ),
        .Q(\align_len_reg[31] [18]),
        .R(ap_rst_n_0));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][19]_srl5_n_0 ),
        .Q(\align_len_reg[31] [19]),
        .R(ap_rst_n_0));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\align_len_reg[31] [1]),
        .R(ap_rst_n_0));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][20]_srl5_n_0 ),
        .Q(\align_len_reg[31] [20]),
        .R(ap_rst_n_0));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][21]_srl5_n_0 ),
        .Q(\align_len_reg[31] [21]),
        .R(ap_rst_n_0));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][22]_srl5_n_0 ),
        .Q(\align_len_reg[31] [22]),
        .R(ap_rst_n_0));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][23]_srl5_n_0 ),
        .Q(\align_len_reg[31] [23]),
        .R(ap_rst_n_0));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][24]_srl5_n_0 ),
        .Q(\align_len_reg[31] [24]),
        .R(ap_rst_n_0));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][25]_srl5_n_0 ),
        .Q(\align_len_reg[31] [25]),
        .R(ap_rst_n_0));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][26]_srl5_n_0 ),
        .Q(\align_len_reg[31] [26]),
        .R(ap_rst_n_0));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][27]_srl5_n_0 ),
        .Q(\align_len_reg[31] [27]),
        .R(ap_rst_n_0));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][28]_srl5_n_0 ),
        .Q(\align_len_reg[31] [28]),
        .R(ap_rst_n_0));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][29]_srl5_n_0 ),
        .Q(\align_len_reg[31] [29]),
        .R(ap_rst_n_0));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\align_len_reg[31] [2]),
        .R(ap_rst_n_0));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][32]_srl5_n_0 ),
        .Q(\align_len_reg[31] [30]),
        .R(ap_rst_n_0));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][33]_srl5_n_0 ),
        .Q(\align_len_reg[31] [31]),
        .R(ap_rst_n_0));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][34]_srl5_n_0 ),
        .Q(\align_len_reg[31] [32]),
        .R(ap_rst_n_0));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][35]_srl5_n_0 ),
        .Q(\align_len_reg[31] [33]),
        .R(ap_rst_n_0));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][36]_srl5_n_0 ),
        .Q(\align_len_reg[31] [34]),
        .R(ap_rst_n_0));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][37]_srl5_n_0 ),
        .Q(\align_len_reg[31] [35]),
        .R(ap_rst_n_0));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][38]_srl5_n_0 ),
        .Q(\align_len_reg[31] [36]),
        .R(ap_rst_n_0));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][39]_srl5_n_0 ),
        .Q(\align_len_reg[31] [37]),
        .R(ap_rst_n_0));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\align_len_reg[31] [3]),
        .R(ap_rst_n_0));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][40]_srl5_n_0 ),
        .Q(\align_len_reg[31] [38]),
        .R(ap_rst_n_0));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][41]_srl5_n_0 ),
        .Q(\align_len_reg[31] [39]),
        .R(ap_rst_n_0));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][42]_srl5_n_0 ),
        .Q(\align_len_reg[31] [40]),
        .R(ap_rst_n_0));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][43]_srl5_n_0 ),
        .Q(\align_len_reg[31] [41]),
        .R(ap_rst_n_0));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][44]_srl5_n_0 ),
        .Q(\align_len_reg[31] [42]),
        .R(ap_rst_n_0));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][45]_srl5_n_0 ),
        .Q(\align_len_reg[31] [43]),
        .R(ap_rst_n_0));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][46]_srl5_n_0 ),
        .Q(\align_len_reg[31] [44]),
        .R(ap_rst_n_0));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][47]_srl5_n_0 ),
        .Q(\align_len_reg[31] [45]),
        .R(ap_rst_n_0));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][48]_srl5_n_0 ),
        .Q(\align_len_reg[31] [46]),
        .R(ap_rst_n_0));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][49]_srl5_n_0 ),
        .Q(\align_len_reg[31] [47]),
        .R(ap_rst_n_0));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(\align_len_reg[31] [4]),
        .R(ap_rst_n_0));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][50]_srl5_n_0 ),
        .Q(\align_len_reg[31] [48]),
        .R(ap_rst_n_0));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][51]_srl5_n_0 ),
        .Q(\align_len_reg[31] [49]),
        .R(ap_rst_n_0));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][52]_srl5_n_0 ),
        .Q(\align_len_reg[31] [50]),
        .R(ap_rst_n_0));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][53]_srl5_n_0 ),
        .Q(\align_len_reg[31] [51]),
        .R(ap_rst_n_0));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][54]_srl5_n_0 ),
        .Q(\align_len_reg[31] [52]),
        .R(ap_rst_n_0));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][55]_srl5_n_0 ),
        .Q(\align_len_reg[31] [53]),
        .R(ap_rst_n_0));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][56]_srl5_n_0 ),
        .Q(\align_len_reg[31] [54]),
        .R(ap_rst_n_0));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][57]_srl5_n_0 ),
        .Q(\align_len_reg[31] [55]),
        .R(ap_rst_n_0));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][58]_srl5_n_0 ),
        .Q(\align_len_reg[31] [56]),
        .R(ap_rst_n_0));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][59]_srl5_n_0 ),
        .Q(\align_len_reg[31] [57]),
        .R(ap_rst_n_0));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][5]_srl5_n_0 ),
        .Q(\align_len_reg[31] [5]),
        .R(ap_rst_n_0));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][60]_srl5_n_0 ),
        .Q(\align_len_reg[31] [58]),
        .R(ap_rst_n_0));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][61]_srl5_n_0 ),
        .Q(fifo_rreq_data[61]),
        .R(ap_rst_n_0));
  FDRE \q_reg[62] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][62]_srl5_n_0 ),
        .Q(fifo_rreq_data[62]),
        .R(ap_rst_n_0));
  FDRE \q_reg[63] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][63]_srl5_n_0 ),
        .Q(fifo_rreq_data[63]),
        .R(ap_rst_n_0));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][6]_srl5_n_0 ),
        .Q(\align_len_reg[31] [6]),
        .R(ap_rst_n_0));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][7]_srl5_n_0 ),
        .Q(\align_len_reg[31] [7]),
        .R(ap_rst_n_0));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\align_len_reg[31] [8]),
        .R(ap_rst_n_0));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(rreq_handling_reg),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\align_len_reg[31] [9]),
        .R(ap_rst_n_0));
  LUT4 #(
    .INIT(16'hFF0E)) 
    \sect_cnt[19]_i_1__0 
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(rreq_handling_reg_0),
        .I3(p_23_in),
        .O(E));
endmodule

(* ORIG_REF_NAME = "image_filter_hostmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_fifo__parameterized1
   (fifo_resp_ready,
    push,
    next_resp0,
    ap_clk,
    SR,
    ap_rst_n,
    next_resp,
    \could_multi_bursts.next_loop ,
    full_n_reg_0,
    m_axi_hostmem_BVALID,
    \could_multi_bursts.last_sect_buf_reg ,
    \could_multi_bursts.last_loop__8 ,
    in);
  output fifo_resp_ready;
  output push;
  output next_resp0;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input next_resp;
  input \could_multi_bursts.next_loop ;
  input full_n_reg_0;
  input m_axi_hostmem_BVALID;
  input \could_multi_bursts.last_sect_buf_reg ;
  input \could_multi_bursts.last_loop__8 ;
  input [0:0]in;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.last_loop__8 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.next_loop ;
  wire data_vld_i_1__1_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__1_n_0;
  wire fifo_resp_ready;
  wire full_n4_out;
  wire full_n_i_1__3_n_0;
  wire full_n_i_3__7_n_0;
  wire full_n_reg_0;
  wire [0:0]in;
  wire m_axi_hostmem_BVALID;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire pout17_out;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1__0_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[3]_i_1_n_0 ;
  wire \pout[3]_i_2_n_0 ;
  wire \pout[3]_i_3_n_0 ;
  wire [3:0]pout_reg__0;
  wire push;
  wire push_0;
  wire \q[1]_i_1_n_0 ;

  LUT6 #(
    .INIT(64'h8F888F88FF888F88)) 
    data_vld_i_1__1
       (.I0(\could_multi_bursts.next_loop ),
        .I1(fifo_resp_ready),
        .I2(\pout[3]_i_3_n_0 ),
        .I3(data_vld_reg_n_0),
        .I4(need_wrsp),
        .I5(next_resp),
        .O(data_vld_i_1__1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__1
       (.I0(data_vld_reg_n_0),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__1_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(need_wrsp),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF4FFF4F4F4FFF4F)) 
    full_n_i_1__3
       (.I0(full_n4_out),
        .I1(fifo_resp_ready),
        .I2(ap_rst_n),
        .I3(data_vld_reg_n_0),
        .I4(need_wrsp),
        .I5(next_resp),
        .O(full_n_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    full_n_i_2
       (.I0(pout_reg__0[2]),
        .I1(pout_reg__0[3]),
        .I2(pout_reg__0[1]),
        .I3(full_n_i_3__7_n_0),
        .I4(pout_reg__0[0]),
        .I5(data_vld_reg_n_0),
        .O(full_n4_out));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h08008888)) 
    full_n_i_3__7
       (.I0(\could_multi_bursts.next_loop ),
        .I1(fifo_resp_ready),
        .I2(next_resp),
        .I3(need_wrsp),
        .I4(data_vld_reg_n_0),
        .O(full_n_i_3__7_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .O(push_0));
  (* srl_bus_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\image_filter_hostmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\could_multi_bursts.last_sect_buf_reg ),
        .I1(\could_multi_bursts.last_loop__8 ),
        .O(aw2b_awdata));
  LUT5 #(
    .INIT(32'h8F888888)) 
    next_resp_i_1
       (.I0(m_axi_hostmem_BVALID),
        .I1(full_n_reg_0),
        .I2(next_resp),
        .I3(need_wrsp),
        .I4(aw2b_bdata[0]),
        .O(next_resp0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F078F00F0F870F)) 
    \pout[1]_i_1__0 
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .I2(pout_reg__0[0]),
        .I3(need_wrsp),
        .I4(next_resp),
        .I5(pout_reg__0[1]),
        .O(\pout[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \pout[2]_i_1 
       (.I0(pout_reg__0[0]),
        .I1(pout17_out),
        .I2(pout_reg__0[2]),
        .I3(pout_reg__0[1]),
        .O(\pout[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88800000)) 
    \pout[2]_i_2 
       (.I0(full_n_reg_0),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(aw2b_bdata[1]),
        .I4(next_resp),
        .O(push));
  LUT6 #(
    .INIT(64'h3000450045004500)) 
    \pout[3]_i_1 
       (.I0(\pout[3]_i_3_n_0 ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_0),
        .I4(fifo_resp_ready),
        .I5(\could_multi_bursts.next_loop ),
        .O(\pout[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \pout[3]_i_2 
       (.I0(pout17_out),
        .I1(pout_reg__0[0]),
        .I2(pout_reg__0[1]),
        .I3(pout_reg__0[3]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg__0[3]),
        .I1(pout_reg__0[2]),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .O(\pout[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \pout[3]_i_4 
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(fifo_resp_ready),
        .I3(\could_multi_bursts.next_loop ),
        .I4(data_vld_reg_n_0),
        .O(pout17_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[0]_i_1_n_0 ),
        .Q(pout_reg__0[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[1]_i_1__0_n_0 ),
        .Q(pout_reg__0[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[2]_i_1_n_0 ),
        .Q(pout_reg__0[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[3]_i_2_n_0 ),
        .Q(pout_reg__0[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(\q[1]_i_1_n_0 ));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(\q[1]_i_1_n_0 ),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(aw2b_bdata[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(\q[1]_i_1_n_0 ),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(aw2b_bdata[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "image_filter_hostmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_fifo__parameterized1_27
   (fifo_rctl_ready,
    push,
    ap_clk,
    SR,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    m_axi_hostmem_ARREADY,
    fifo_burst_ready,
    \could_multi_bursts.sect_handling_reg ,
    ap_rst_n,
    beat_valid,
    \dout_buf_reg[66] ,
    E);
  output fifo_rctl_ready;
  output push;
  input ap_clk;
  input [0:0]SR;
  input \could_multi_bursts.ARVALID_Dummy_reg ;
  input m_axi_hostmem_ARREADY;
  input fifo_burst_ready;
  input \could_multi_bursts.sect_handling_reg ;
  input ap_rst_n;
  input beat_valid;
  input [0:0]\dout_buf_reg[66] ;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire data_vld_i_1__5_n_0;
  wire data_vld_reg_n_0;
  wire [0:0]\dout_buf_reg[66] ;
  wire empty_n_i_1__0_n_0;
  wire empty_n_reg_n_0;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire full_n4_out;
  wire full_n_i_1__7_n_0;
  wire full_n_i_4__2_n_0;
  wire m_axi_hostmem_ARREADY;
  wire p_10_in;
  wire pout17_out;
  wire \pout[0]_i_1__0_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1__0_n_0 ;
  wire \pout[3]_i_1__0_n_0 ;
  wire \pout[3]_i_2__0_n_0 ;
  wire \pout[3]_i_3__0_n_0 ;
  wire [3:0]pout_reg__0;
  wire push;

  LUT6 #(
    .INIT(64'hBABAFABAFABAFABA)) 
    data_vld_i_1__5
       (.I0(push),
        .I1(\pout[3]_i_3__0_n_0 ),
        .I2(data_vld_reg_n_0),
        .I3(empty_n_reg_n_0),
        .I4(\dout_buf_reg[66] ),
        .I5(beat_valid),
        .O(data_vld_i_1__5_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__5_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    empty_n_i_1__0
       (.I0(data_vld_reg_n_0),
        .I1(beat_valid),
        .I2(\dout_buf_reg[66] ),
        .I3(empty_n_reg_n_0),
        .O(empty_n_i_1__0_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT4 #(
    .INIT(16'hFF4F)) 
    full_n_i_1__7
       (.I0(full_n4_out),
        .I1(fifo_rctl_ready),
        .I2(ap_rst_n),
        .I3(p_10_in),
        .O(full_n_i_1__7_n_0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    full_n_i_2__0
       (.I0(pout_reg__0[2]),
        .I1(pout_reg__0[3]),
        .I2(pout_reg__0[1]),
        .I3(full_n_i_4__2_n_0),
        .I4(pout_reg__0[0]),
        .I5(data_vld_reg_n_0),
        .O(full_n4_out));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    full_n_i_3__1
       (.I0(data_vld_reg_n_0),
        .I1(empty_n_reg_n_0),
        .I2(\dout_buf_reg[66] ),
        .I3(beat_valid),
        .O(p_10_in));
  LUT6 #(
    .INIT(64'h0888000088888888)) 
    full_n_i_4__2
       (.I0(E),
        .I1(fifo_rctl_ready),
        .I2(beat_valid),
        .I3(\dout_buf_reg[66] ),
        .I4(empty_n_reg_n_0),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_4__2_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_0),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA2000000)) 
    \mem_reg[4][0]_srl5_i_1__1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(m_axi_hostmem_ARREADY),
        .I3(fifo_burst_ready),
        .I4(\could_multi_bursts.sect_handling_reg ),
        .O(push));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \pout[1]_i_1 
       (.I0(pout_reg__0[0]),
        .I1(pout17_out),
        .I2(pout_reg__0[1]),
        .O(\pout[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \pout[2]_i_1__0 
       (.I0(pout_reg__0[0]),
        .I1(pout17_out),
        .I2(pout_reg__0[2]),
        .I3(pout_reg__0[1]),
        .O(\pout[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h3F00000040550000)) 
    \pout[3]_i_1__0 
       (.I0(\pout[3]_i_3__0_n_0 ),
        .I1(beat_valid),
        .I2(\dout_buf_reg[66] ),
        .I3(empty_n_reg_n_0),
        .I4(data_vld_reg_n_0),
        .I5(push),
        .O(\pout[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \pout[3]_i_2__0 
       (.I0(pout17_out),
        .I1(pout_reg__0[0]),
        .I2(pout_reg__0[1]),
        .I3(pout_reg__0[3]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg__0[3]),
        .I1(pout_reg__0[2]),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .O(\pout[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h2A00000000000000)) 
    \pout[3]_i_4__0 
       (.I0(empty_n_reg_n_0),
        .I1(\dout_buf_reg[66] ),
        .I2(beat_valid),
        .I3(fifo_rctl_ready),
        .I4(E),
        .I5(data_vld_reg_n_0),
        .O(pout17_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[0]_i_1__0_n_0 ),
        .Q(pout_reg__0[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[1]_i_1_n_0 ),
        .Q(pout_reg__0[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[2]_i_1__0_n_0 ),
        .Q(pout_reg__0[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[3]_i_2__0_n_0 ),
        .Q(pout_reg__0[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "image_filter_hostmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_fifo__parameterized2
   (m_axi_hostmem_BREADY,
    empty_n_reg_0,
    r_V_fu_272_p2,
    ap_clk,
    SR,
    ap_rst_n,
    Q,
    push);
  output m_axi_hostmem_BREADY;
  output empty_n_reg_0;
  output [0:0]r_V_fu_272_p2;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input [0:0]Q;
  input push;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire data_vld_i_1__2_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__4_n_0;
  wire full_n_i_2__4_n_0;
  wire m_axi_hostmem_BREADY;
  wire p_10_in;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [0:0]r_V_fu_272_p2;

  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    data_vld_i_1__2
       (.I0(push),
        .I1(\pout_reg_n_0_[0] ),
        .I2(p_10_in),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[2] ),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1__2_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1
       (.I0(data_vld_reg_n_0),
        .I1(Q),
        .I2(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    full_n_i_1__4
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[2] ),
        .I2(full_n_i_2__4_n_0),
        .I3(m_axi_hostmem_BREADY),
        .I4(ap_rst_n),
        .I5(p_10_in),
        .O(full_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    full_n_i_2__4
       (.I0(\pout_reg_n_0_[0] ),
        .I1(data_vld_reg_n_0),
        .I2(empty_n_reg_0),
        .I3(Q),
        .I4(push),
        .O(full_n_i_2__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    full_n_i_3__0
       (.I0(data_vld_reg_n_0),
        .I1(empty_n_reg_0),
        .I2(Q),
        .O(p_10_in));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(m_axi_hostmem_BREADY),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA55AAFF54AA5400)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(p_10_in),
        .I4(data_vld_reg_n_0),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDFF2200FF3300C0)) 
    \pout[1]_i_1 
       (.I0(data_vld_reg_n_0),
        .I1(p_10_in),
        .I2(\pout_reg_n_0_[2] ),
        .I3(\pout_reg_n_0_[0] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(push),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD2F0F0F0F0F0F030)) 
    \pout[2]_i_1 
       (.I0(data_vld_reg_n_0),
        .I1(p_10_in),
        .I2(\pout_reg_n_0_[2] ),
        .I3(\pout_reg_n_0_[0] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(push),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \t_V_reg_217[31]_i_2 
       (.I0(empty_n_reg_0),
        .I1(Q),
        .O(r_V_fu_272_p2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_read
   (m_axi_hostmem_RREADY,
    SR,
    hostmem_ARREADY,
    m_axi_hostmem_ARVALID,
    Q,
    m_axi_hostmem_ARADDR,
    \m_axi_hostmem_ARLEN[3] ,
    \tmp_14_reg_458_reg[7] ,
    ap_clk,
    m_axi_hostmem_RDATA,
    DIPADIP,
    m_axi_hostmem_RVALID,
    ap_rst_n,
    m_axi_hostmem_ARREADY,
    \ap_CS_fsm_reg[3] ,
    Array2Mat_U0_m_axi_in_V_RREADY,
    \cols_V_reg_404_reg[31] ,
    \ap_CS_fsm_reg[3]_0 );
  output m_axi_hostmem_RREADY;
  output [0:0]SR;
  output hostmem_ARREADY;
  output m_axi_hostmem_ARVALID;
  output [0:0]Q;
  output [28:0]m_axi_hostmem_ARADDR;
  output [3:0]\m_axi_hostmem_ARLEN[3] ;
  output [23:0]\tmp_14_reg_458_reg[7] ;
  input ap_clk;
  input [63:0]m_axi_hostmem_RDATA;
  input [2:0]DIPADIP;
  input m_axi_hostmem_RVALID;
  input ap_rst_n;
  input m_axi_hostmem_ARREADY;
  input [0:0]\ap_CS_fsm_reg[3] ;
  input Array2Mat_U0_m_axi_in_V_RREADY;
  input [61:0]\cols_V_reg_404_reg[31] ;
  input [0:0]\ap_CS_fsm_reg[3]_0 ;

  wire Array2Mat_U0_m_axi_in_V_RREADY;
  wire [2:0]DIPADIP;
  wire [0:0]Q;
  wire [0:0]SR;
  wire align_len;
  wire [31:2]align_len0;
  wire align_len0_carry__0_n_0;
  wire align_len0_carry__0_n_1;
  wire align_len0_carry__0_n_2;
  wire align_len0_carry__0_n_3;
  wire align_len0_carry__1_n_0;
  wire align_len0_carry__1_n_1;
  wire align_len0_carry__1_n_2;
  wire align_len0_carry__1_n_3;
  wire align_len0_carry__2_n_0;
  wire align_len0_carry__2_n_1;
  wire align_len0_carry__2_n_2;
  wire align_len0_carry__2_n_3;
  wire align_len0_carry__3_n_0;
  wire align_len0_carry__3_n_1;
  wire align_len0_carry__3_n_2;
  wire align_len0_carry__3_n_3;
  wire align_len0_carry__4_n_0;
  wire align_len0_carry__4_n_1;
  wire align_len0_carry__4_n_2;
  wire align_len0_carry__4_n_3;
  wire align_len0_carry__5_n_0;
  wire align_len0_carry__5_n_1;
  wire align_len0_carry__5_n_2;
  wire align_len0_carry__5_n_3;
  wire align_len0_carry__6_n_2;
  wire align_len0_carry__6_n_3;
  wire align_len0_carry_n_0;
  wire align_len0_carry_n_1;
  wire align_len0_carry_n_2;
  wire align_len0_carry_n_3;
  wire \align_len_reg_n_0_[10] ;
  wire \align_len_reg_n_0_[11] ;
  wire \align_len_reg_n_0_[12] ;
  wire \align_len_reg_n_0_[13] ;
  wire \align_len_reg_n_0_[14] ;
  wire \align_len_reg_n_0_[15] ;
  wire \align_len_reg_n_0_[16] ;
  wire \align_len_reg_n_0_[17] ;
  wire \align_len_reg_n_0_[18] ;
  wire \align_len_reg_n_0_[19] ;
  wire \align_len_reg_n_0_[20] ;
  wire \align_len_reg_n_0_[21] ;
  wire \align_len_reg_n_0_[22] ;
  wire \align_len_reg_n_0_[23] ;
  wire \align_len_reg_n_0_[24] ;
  wire \align_len_reg_n_0_[25] ;
  wire \align_len_reg_n_0_[26] ;
  wire \align_len_reg_n_0_[27] ;
  wire \align_len_reg_n_0_[28] ;
  wire \align_len_reg_n_0_[29] ;
  wire \align_len_reg_n_0_[2] ;
  wire \align_len_reg_n_0_[30] ;
  wire \align_len_reg_n_0_[31] ;
  wire \align_len_reg_n_0_[3] ;
  wire \align_len_reg_n_0_[4] ;
  wire \align_len_reg_n_0_[5] ;
  wire \align_len_reg_n_0_[6] ;
  wire \align_len_reg_n_0_[7] ;
  wire \align_len_reg_n_0_[8] ;
  wire \align_len_reg_n_0_[9] ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:3]araddr_tmp;
  wire [8:0]beat_len_buf;
  wire \beat_len_buf[2]_i_2__0_n_0 ;
  wire \beat_len_buf_reg[2]_i_1__0_n_0 ;
  wire \beat_len_buf_reg[2]_i_1__0_n_1 ;
  wire \beat_len_buf_reg[2]_i_1__0_n_2 ;
  wire \beat_len_buf_reg[2]_i_1__0_n_3 ;
  wire \beat_len_buf_reg[6]_i_1__0_n_0 ;
  wire \beat_len_buf_reg[6]_i_1__0_n_1 ;
  wire \beat_len_buf_reg[6]_i_1__0_n_2 ;
  wire \beat_len_buf_reg[6]_i_1__0_n_3 ;
  wire \beat_len_buf_reg[8]_i_1__0_n_3 ;
  wire beat_valid;
  wire buff_rdata_n_10;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_42;
  wire buff_rdata_n_43;
  wire buff_rdata_n_44;
  wire buff_rdata_n_45;
  wire buff_rdata_n_46;
  wire buff_rdata_n_47;
  wire buff_rdata_n_48;
  wire buff_rdata_n_49;
  wire buff_rdata_n_50;
  wire buff_rdata_n_51;
  wire buff_rdata_n_52;
  wire buff_rdata_n_53;
  wire buff_rdata_n_54;
  wire buff_rdata_n_55;
  wire buff_rdata_n_56;
  wire buff_rdata_n_57;
  wire buff_rdata_n_58;
  wire buff_rdata_n_59;
  wire buff_rdata_n_60;
  wire buff_rdata_n_61;
  wire buff_rdata_n_62;
  wire buff_rdata_n_63;
  wire buff_rdata_n_64;
  wire buff_rdata_n_65;
  wire buff_rdata_n_66;
  wire buff_rdata_n_67;
  wire buff_rdata_n_68;
  wire buff_rdata_n_69;
  wire buff_rdata_n_9;
  wire \bus_wide_gen.data_buf_reg_n_0_[0] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[1] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[2] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[32] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[33] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[34] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[35] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[36] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[37] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[38] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[39] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[3] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[40] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[41] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[42] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[43] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[44] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[45] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[46] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[47] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[48] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[49] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[4] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[50] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[51] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[52] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[53] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[54] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[55] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[5] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[6] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[7] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[9] ;
  wire \bus_wide_gen.fifo_burst_n_1 ;
  wire \bus_wide_gen.fifo_burst_n_10 ;
  wire \bus_wide_gen.fifo_burst_n_11 ;
  wire \bus_wide_gen.fifo_burst_n_12 ;
  wire \bus_wide_gen.fifo_burst_n_13 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_15 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_18 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_20 ;
  wire \bus_wide_gen.fifo_burst_n_21 ;
  wire \bus_wide_gen.fifo_burst_n_22 ;
  wire \bus_wide_gen.fifo_burst_n_23 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_25 ;
  wire \bus_wide_gen.fifo_burst_n_26 ;
  wire \bus_wide_gen.fifo_burst_n_29 ;
  wire \bus_wide_gen.fifo_burst_n_3 ;
  wire \bus_wide_gen.fifo_burst_n_30 ;
  wire \bus_wide_gen.fifo_burst_n_31 ;
  wire \bus_wide_gen.fifo_burst_n_32 ;
  wire \bus_wide_gen.fifo_burst_n_33 ;
  wire \bus_wide_gen.fifo_burst_n_34 ;
  wire \bus_wide_gen.fifo_burst_n_35 ;
  wire \bus_wide_gen.fifo_burst_n_36 ;
  wire \bus_wide_gen.fifo_burst_n_37 ;
  wire \bus_wide_gen.fifo_burst_n_38 ;
  wire \bus_wide_gen.fifo_burst_n_39 ;
  wire \bus_wide_gen.fifo_burst_n_40 ;
  wire \bus_wide_gen.fifo_burst_n_41 ;
  wire \bus_wide_gen.fifo_burst_n_42 ;
  wire \bus_wide_gen.fifo_burst_n_43 ;
  wire \bus_wide_gen.fifo_burst_n_44 ;
  wire \bus_wide_gen.fifo_burst_n_45 ;
  wire \bus_wide_gen.fifo_burst_n_46 ;
  wire \bus_wide_gen.fifo_burst_n_47 ;
  wire \bus_wide_gen.fifo_burst_n_48 ;
  wire \bus_wide_gen.fifo_burst_n_49 ;
  wire \bus_wide_gen.fifo_burst_n_50 ;
  wire \bus_wide_gen.fifo_burst_n_51 ;
  wire \bus_wide_gen.fifo_burst_n_52 ;
  wire \bus_wide_gen.fifo_burst_n_53 ;
  wire \bus_wide_gen.fifo_burst_n_54 ;
  wire \bus_wide_gen.fifo_burst_n_55 ;
  wire \bus_wide_gen.fifo_burst_n_56 ;
  wire \bus_wide_gen.fifo_burst_n_57 ;
  wire \bus_wide_gen.fifo_burst_n_58 ;
  wire \bus_wide_gen.fifo_burst_n_59 ;
  wire \bus_wide_gen.fifo_burst_n_60 ;
  wire \bus_wide_gen.fifo_burst_n_61 ;
  wire \bus_wide_gen.fifo_burst_n_62 ;
  wire \bus_wide_gen.fifo_burst_n_63 ;
  wire \bus_wide_gen.fifo_burst_n_64 ;
  wire \bus_wide_gen.fifo_burst_n_65 ;
  wire \bus_wide_gen.fifo_burst_n_66 ;
  wire \bus_wide_gen.fifo_burst_n_67 ;
  wire \bus_wide_gen.fifo_burst_n_68 ;
  wire \bus_wide_gen.fifo_burst_n_69 ;
  wire \bus_wide_gen.fifo_burst_n_7 ;
  wire \bus_wide_gen.fifo_burst_n_70 ;
  wire \bus_wide_gen.fifo_burst_n_71 ;
  wire \bus_wide_gen.fifo_burst_n_72 ;
  wire \bus_wide_gen.fifo_burst_n_73 ;
  wire \bus_wide_gen.fifo_burst_n_74 ;
  wire \bus_wide_gen.fifo_burst_n_75 ;
  wire \bus_wide_gen.fifo_burst_n_76 ;
  wire \bus_wide_gen.fifo_burst_n_78 ;
  wire \bus_wide_gen.fifo_burst_n_79 ;
  wire \bus_wide_gen.fifo_burst_n_8 ;
  wire \bus_wide_gen.fifo_burst_n_80 ;
  wire \bus_wide_gen.fifo_burst_n_81 ;
  wire \bus_wide_gen.fifo_burst_n_82 ;
  wire \bus_wide_gen.fifo_burst_n_83 ;
  wire \bus_wide_gen.fifo_burst_n_84 ;
  wire \bus_wide_gen.fifo_burst_n_85 ;
  wire \bus_wide_gen.fifo_burst_n_86 ;
  wire \bus_wide_gen.fifo_burst_n_87 ;
  wire \bus_wide_gen.fifo_burst_n_88 ;
  wire \bus_wide_gen.fifo_burst_n_89 ;
  wire \bus_wide_gen.fifo_burst_n_9 ;
  wire \bus_wide_gen.fifo_burst_n_90 ;
  wire \bus_wide_gen.fifo_burst_n_91 ;
  wire \bus_wide_gen.fifo_burst_n_92 ;
  wire \bus_wide_gen.fifo_burst_n_93 ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt[7]_i_4__0_n_0 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_n_0 ;
  wire \bus_wide_gen.split_cnt_buf ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[0] ;
  wire [61:0]\cols_V_reg_404_reg[31] ;
  wire \could_multi_bursts.araddr_buf[5]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[5]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf[5]_i_5_n_0 ;
  wire \could_multi_bursts.araddr_buf[9]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[9]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[13]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[13]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[13]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[13]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[17]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[17]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[17]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[17]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[21]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[21]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[21]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[21]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[25]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[25]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[25]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[25]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[29]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[29]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[29]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[29]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[5]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[5]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[5]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[5]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[9]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[9]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[9]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[9]_i_2_n_3 ;
  wire [4:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [31:2]data1;
  wire [66:66]data_pack;
  wire [31:2]end_addr;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire end_addr_carry__0_i_1__0_n_0;
  wire end_addr_carry__0_i_2__0_n_0;
  wire end_addr_carry__0_i_3__0_n_0;
  wire end_addr_carry__0_i_4__0_n_0;
  wire end_addr_carry__0_n_0;
  wire end_addr_carry__0_n_1;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__1_i_1__0_n_0;
  wire end_addr_carry__1_i_2__0_n_0;
  wire end_addr_carry__1_i_3__0_n_0;
  wire end_addr_carry__1_i_4__0_n_0;
  wire end_addr_carry__1_n_0;
  wire end_addr_carry__1_n_1;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__2_i_1__0_n_0;
  wire end_addr_carry__2_i_2__0_n_0;
  wire end_addr_carry__2_i_3__0_n_0;
  wire end_addr_carry__2_i_4__0_n_0;
  wire end_addr_carry__2_n_0;
  wire end_addr_carry__2_n_1;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__3_i_1__0_n_0;
  wire end_addr_carry__3_i_2__0_n_0;
  wire end_addr_carry__3_i_3__0_n_0;
  wire end_addr_carry__3_i_4__0_n_0;
  wire end_addr_carry__3_n_0;
  wire end_addr_carry__3_n_1;
  wire end_addr_carry__3_n_2;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__4_i_1__0_n_0;
  wire end_addr_carry__4_i_2__0_n_0;
  wire end_addr_carry__4_i_3__0_n_0;
  wire end_addr_carry__4_i_4__0_n_0;
  wire end_addr_carry__4_n_0;
  wire end_addr_carry__4_n_1;
  wire end_addr_carry__4_n_2;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__5_i_1__0_n_0;
  wire end_addr_carry__5_i_2__0_n_0;
  wire end_addr_carry__5_i_3__0_n_0;
  wire end_addr_carry__5_i_4__0_n_0;
  wire end_addr_carry__5_n_0;
  wire end_addr_carry__5_n_1;
  wire end_addr_carry__5_n_2;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__6_i_1__0_n_0;
  wire end_addr_carry__6_i_2__0_n_0;
  wire end_addr_carry__6_n_3;
  wire end_addr_carry_i_1__0_n_0;
  wire end_addr_carry_i_2__0_n_0;
  wire end_addr_carry_i_3__0_n_0;
  wire end_addr_carry_i_4__0_n_0;
  wire end_addr_carry_n_0;
  wire end_addr_carry_n_1;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire [60:32]fifo_rreq_data;
  wire fifo_rreq_n_2;
  wire fifo_rreq_n_3;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_4;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_73;
  wire fifo_rreq_n_74;
  wire fifo_rreq_n_75;
  wire fifo_rreq_n_76;
  wire fifo_rreq_n_77;
  wire fifo_rreq_n_78;
  wire fifo_rreq_n_79;
  wire fifo_rreq_n_80;
  wire fifo_rreq_n_81;
  wire fifo_rreq_n_82;
  wire fifo_rreq_n_83;
  wire fifo_rreq_n_84;
  wire fifo_rreq_n_85;
  wire fifo_rreq_n_86;
  wire fifo_rreq_n_87;
  wire fifo_rreq_n_88;
  wire fifo_rreq_n_89;
  wire fifo_rreq_n_90;
  wire fifo_rreq_n_92;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_0;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_0;
  wire first_sect_carry__0_i_2__0_n_0;
  wire first_sect_carry__0_i_3__0_n_0;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry_i_1__0_n_0;
  wire first_sect_carry_i_2__0_n_0;
  wire first_sect_carry_i_3__0_n_0;
  wire first_sect_carry_i_4__0_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire hostmem_ARREADY;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_i_1__0_n_0;
  wire last_sect_carry__0_i_2__0_n_0;
  wire last_sect_carry__0_i_3__0_n_0;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry_i_1__0_n_0;
  wire last_sect_carry_i_2__0_n_0;
  wire last_sect_carry_i_3__0_n_0;
  wire last_sect_carry_i_4__0_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire [28:0]m_axi_hostmem_ARADDR;
  wire [3:0]\m_axi_hostmem_ARLEN[3] ;
  wire m_axi_hostmem_ARREADY;
  wire m_axi_hostmem_ARVALID;
  wire [63:0]m_axi_hostmem_RDATA;
  wire m_axi_hostmem_RREADY;
  wire m_axi_hostmem_RVALID;
  wire next_rreq;
  wire [8:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [4:0]p_0_in__1;
  wire [7:0]p_0_in__2;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_23_in;
  wire p_30_in;
  wire pop;
  wire push;
  wire rdata_ack_t;
  wire rreq_handling_reg_n_0;
  wire rs2f_rreq_ack;
  wire [63:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire rs_rdata_n_2;
  wire [31:2]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_end_buf_reg_n_0_[2] ;
  wire \sect_len_buf[0]_i_1__0_n_0 ;
  wire \sect_len_buf[1]_i_1__0_n_0 ;
  wire \sect_len_buf[2]_i_1__0_n_0 ;
  wire \sect_len_buf[3]_i_1__0_n_0 ;
  wire \sect_len_buf[4]_i_1__0_n_0 ;
  wire \sect_len_buf[5]_i_1__0_n_0 ;
  wire \sect_len_buf[6]_i_1__0_n_0 ;
  wire \sect_len_buf[7]_i_1__0_n_0 ;
  wire \sect_len_buf[8]_i_2__0_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire [31:2]start_addr;
  wire \start_addr_buf_reg_n_0_[10] ;
  wire \start_addr_buf_reg_n_0_[11] ;
  wire \start_addr_buf_reg_n_0_[12] ;
  wire \start_addr_buf_reg_n_0_[13] ;
  wire \start_addr_buf_reg_n_0_[14] ;
  wire \start_addr_buf_reg_n_0_[15] ;
  wire \start_addr_buf_reg_n_0_[16] ;
  wire \start_addr_buf_reg_n_0_[17] ;
  wire \start_addr_buf_reg_n_0_[18] ;
  wire \start_addr_buf_reg_n_0_[19] ;
  wire \start_addr_buf_reg_n_0_[20] ;
  wire \start_addr_buf_reg_n_0_[21] ;
  wire \start_addr_buf_reg_n_0_[22] ;
  wire \start_addr_buf_reg_n_0_[23] ;
  wire \start_addr_buf_reg_n_0_[24] ;
  wire \start_addr_buf_reg_n_0_[25] ;
  wire \start_addr_buf_reg_n_0_[26] ;
  wire \start_addr_buf_reg_n_0_[27] ;
  wire \start_addr_buf_reg_n_0_[28] ;
  wire \start_addr_buf_reg_n_0_[29] ;
  wire \start_addr_buf_reg_n_0_[2] ;
  wire \start_addr_buf_reg_n_0_[30] ;
  wire \start_addr_buf_reg_n_0_[31] ;
  wire \start_addr_buf_reg_n_0_[3] ;
  wire \start_addr_buf_reg_n_0_[4] ;
  wire \start_addr_buf_reg_n_0_[5] ;
  wire \start_addr_buf_reg_n_0_[6] ;
  wire \start_addr_buf_reg_n_0_[7] ;
  wire \start_addr_buf_reg_n_0_[8] ;
  wire \start_addr_buf_reg_n_0_[9] ;
  wire [23:0]\tmp_14_reg_458_reg[7] ;
  wire [5:0]usedw_reg;
  wire [0:0]NLW_align_len0_carry_O_UNCONNECTED;
  wire [3:2]NLW_align_len0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_align_len0_carry__6_O_UNCONNECTED;
  wire [0:0]\NLW_beat_len_buf_reg[2]_i_1__0_O_UNCONNECTED ;
  wire [3:1]\NLW_beat_len_buf_reg[8]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_beat_len_buf_reg[8]_i_1__0_O_UNCONNECTED ;
  wire [3:1]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({align_len0_carry_n_0,align_len0_carry_n_1,align_len0_carry_n_2,align_len0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({fifo_rreq_data[34:32],1'b0}),
        .O({align_len0[4:2],NLW_align_len0_carry_O_UNCONNECTED[0]}),
        .S({fifo_rreq_n_88,fifo_rreq_n_89,fifo_rreq_n_90,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__0
       (.CI(align_len0_carry_n_0),
        .CO({align_len0_carry__0_n_0,align_len0_carry__0_n_1,align_len0_carry__0_n_2,align_len0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[38:35]),
        .O(align_len0[8:5]),
        .S({fifo_rreq_n_84,fifo_rreq_n_85,fifo_rreq_n_86,fifo_rreq_n_87}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__1
       (.CI(align_len0_carry__0_n_0),
        .CO({align_len0_carry__1_n_0,align_len0_carry__1_n_1,align_len0_carry__1_n_2,align_len0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[42:39]),
        .O(align_len0[12:9]),
        .S({fifo_rreq_n_80,fifo_rreq_n_81,fifo_rreq_n_82,fifo_rreq_n_83}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__2
       (.CI(align_len0_carry__1_n_0),
        .CO({align_len0_carry__2_n_0,align_len0_carry__2_n_1,align_len0_carry__2_n_2,align_len0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[46:43]),
        .O(align_len0[16:13]),
        .S({fifo_rreq_n_76,fifo_rreq_n_77,fifo_rreq_n_78,fifo_rreq_n_79}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__3
       (.CI(align_len0_carry__2_n_0),
        .CO({align_len0_carry__3_n_0,align_len0_carry__3_n_1,align_len0_carry__3_n_2,align_len0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[50:47]),
        .O(align_len0[20:17]),
        .S({fifo_rreq_n_72,fifo_rreq_n_73,fifo_rreq_n_74,fifo_rreq_n_75}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__4
       (.CI(align_len0_carry__3_n_0),
        .CO({align_len0_carry__4_n_0,align_len0_carry__4_n_1,align_len0_carry__4_n_2,align_len0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[54:51]),
        .O(align_len0[24:21]),
        .S({fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__5
       (.CI(align_len0_carry__4_n_0),
        .CO({align_len0_carry__5_n_0,align_len0_carry__5_n_1,align_len0_carry__5_n_2,align_len0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[58:55]),
        .O(align_len0[28:25]),
        .S({fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__6
       (.CI(align_len0_carry__5_n_0),
        .CO({NLW_align_len0_carry__6_CO_UNCONNECTED[3:2],align_len0_carry__6_n_2,align_len0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_rreq_data[60:59]}),
        .O({NLW_align_len0_carry__6_O_UNCONNECTED[3],align_len0[31:29]}),
        .S({1'b0,fifo_rreq_n_2,fifo_rreq_n_3,fifo_rreq_n_4}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[10]),
        .Q(\align_len_reg_n_0_[10] ),
        .R(SR));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[11]),
        .Q(\align_len_reg_n_0_[11] ),
        .R(SR));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[12]),
        .Q(\align_len_reg_n_0_[12] ),
        .R(SR));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[13]),
        .Q(\align_len_reg_n_0_[13] ),
        .R(SR));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[14]),
        .Q(\align_len_reg_n_0_[14] ),
        .R(SR));
  FDRE \align_len_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[15]),
        .Q(\align_len_reg_n_0_[15] ),
        .R(SR));
  FDRE \align_len_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[16]),
        .Q(\align_len_reg_n_0_[16] ),
        .R(SR));
  FDRE \align_len_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[17]),
        .Q(\align_len_reg_n_0_[17] ),
        .R(SR));
  FDRE \align_len_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[18]),
        .Q(\align_len_reg_n_0_[18] ),
        .R(SR));
  FDRE \align_len_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[19]),
        .Q(\align_len_reg_n_0_[19] ),
        .R(SR));
  FDRE \align_len_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[20]),
        .Q(\align_len_reg_n_0_[20] ),
        .R(SR));
  FDRE \align_len_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[21]),
        .Q(\align_len_reg_n_0_[21] ),
        .R(SR));
  FDRE \align_len_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[22]),
        .Q(\align_len_reg_n_0_[22] ),
        .R(SR));
  FDRE \align_len_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[23]),
        .Q(\align_len_reg_n_0_[23] ),
        .R(SR));
  FDRE \align_len_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[24]),
        .Q(\align_len_reg_n_0_[24] ),
        .R(SR));
  FDRE \align_len_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[25]),
        .Q(\align_len_reg_n_0_[25] ),
        .R(SR));
  FDRE \align_len_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[26]),
        .Q(\align_len_reg_n_0_[26] ),
        .R(SR));
  FDRE \align_len_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[27]),
        .Q(\align_len_reg_n_0_[27] ),
        .R(SR));
  FDRE \align_len_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[28]),
        .Q(\align_len_reg_n_0_[28] ),
        .R(SR));
  FDRE \align_len_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[29]),
        .Q(\align_len_reg_n_0_[29] ),
        .R(SR));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[2]),
        .Q(\align_len_reg_n_0_[2] ),
        .R(SR));
  FDRE \align_len_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[30]),
        .Q(\align_len_reg_n_0_[30] ),
        .R(SR));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(SR));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[3]),
        .Q(\align_len_reg_n_0_[3] ),
        .R(SR));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[4]),
        .Q(\align_len_reg_n_0_[4] ),
        .R(SR));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[5]),
        .Q(\align_len_reg_n_0_[5] ),
        .R(SR));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[6]),
        .Q(\align_len_reg_n_0_[6] ),
        .R(SR));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[7]),
        .Q(\align_len_reg_n_0_[7] ),
        .R(SR));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[8]),
        .Q(\align_len_reg_n_0_[8] ),
        .R(SR));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[9]),
        .Q(\align_len_reg_n_0_[9] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[2]_i_2__0 
       (.I0(\align_len_reg_n_0_[2] ),
        .I1(start_addr[2]),
        .O(\beat_len_buf[2]_i_2__0_n_0 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(p_0_in[0]),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(p_0_in[1]),
        .Q(beat_len_buf[1]),
        .R(SR));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(p_0_in[2]),
        .Q(beat_len_buf[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[2]_i_1__0 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[2]_i_1__0_n_0 ,\beat_len_buf_reg[2]_i_1__0_n_1 ,\beat_len_buf_reg[2]_i_1__0_n_2 ,\beat_len_buf_reg[2]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\align_len_reg_n_0_[2] }),
        .O({p_0_in[2:0],\NLW_beat_len_buf_reg[2]_i_1__0_O_UNCONNECTED [0]}),
        .S({\align_len_reg_n_0_[5] ,\align_len_reg_n_0_[4] ,\align_len_reg_n_0_[3] ,\beat_len_buf[2]_i_2__0_n_0 }));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(p_0_in[3]),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(p_0_in[4]),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(p_0_in[5]),
        .Q(beat_len_buf[5]),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(p_0_in[6]),
        .Q(beat_len_buf[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[6]_i_1__0 
       (.CI(\beat_len_buf_reg[2]_i_1__0_n_0 ),
        .CO({\beat_len_buf_reg[6]_i_1__0_n_0 ,\beat_len_buf_reg[6]_i_1__0_n_1 ,\beat_len_buf_reg[6]_i_1__0_n_2 ,\beat_len_buf_reg[6]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[6:3]),
        .S({\align_len_reg_n_0_[9] ,\align_len_reg_n_0_[8] ,\align_len_reg_n_0_[7] ,\align_len_reg_n_0_[6] }));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(p_0_in[7]),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(p_0_in[8]),
        .Q(beat_len_buf[8]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[8]_i_1__0 
       (.CI(\beat_len_buf_reg[6]_i_1__0_n_0 ),
        .CO({\NLW_beat_len_buf_reg[8]_i_1__0_CO_UNCONNECTED [3:1],\beat_len_buf_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_beat_len_buf_reg[8]_i_1__0_O_UNCONNECTED [3:2],p_0_in[8:7]}),
        .S({1'b0,1'b0,\align_len_reg_n_0_[11] ,\align_len_reg_n_0_[10] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_buffer__parameterized0 buff_rdata
       (.D({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI(buff_rdata_n_9),
        .DIPADIP(DIPADIP),
        .E(\bus_wide_gen.last_split ),
        .Q(usedw_reg),
        .S({buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_wide_gen.len_cnt_reg[5] (\bus_wide_gen.len_cnt_reg [5:0]),
        .\bus_wide_gen.rdata_valid_t_reg (buff_rdata_n_10),
        .\bus_wide_gen.rdata_valid_t_reg_0 (buff_rdata_n_20),
        .\bus_wide_gen.rdata_valid_t_reg_1 (\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .\bus_wide_gen.split_cnt_buf (\bus_wide_gen.split_cnt_buf ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .data_vld_reg({data_pack,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50,buff_rdata_n_51,buff_rdata_n_52,buff_rdata_n_53,buff_rdata_n_54,buff_rdata_n_55,buff_rdata_n_56,buff_rdata_n_57,buff_rdata_n_58,buff_rdata_n_59,buff_rdata_n_60,buff_rdata_n_61,buff_rdata_n_62,buff_rdata_n_63,buff_rdata_n_64,buff_rdata_n_65,buff_rdata_n_66,buff_rdata_n_67,buff_rdata_n_68,buff_rdata_n_69}),
        .empty_n_reg_0(buff_rdata_n_12),
        .m_axi_hostmem_RDATA(m_axi_hostmem_RDATA),
        .m_axi_hostmem_RREADY(m_axi_hostmem_RREADY),
        .m_axi_hostmem_RVALID(m_axi_hostmem_RVALID),
        .p_30_in(p_30_in),
        .pop(pop),
        .\q_tmp_reg[0]_0 (SR),
        .rdata_ack_t(rdata_ack_t),
        .\usedw_reg[7]_0 ({buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19}));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_76 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_66 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_65 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_64 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_63 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_62 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_61 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_60 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_59 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_58 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_57 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_75 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_56 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_55 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_54 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_53 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_74 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[32] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_52 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[33] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_51 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[34] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_50 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[35] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_49 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[36] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_48 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[37] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_47 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[38] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_46 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[39] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_45 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_73 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[40] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_44 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[41] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_43 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[42] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_42 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[43] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_41 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[44] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_40 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[45] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_39 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[46] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_38 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[47] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_37 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[48] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_36 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[49] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_35 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_72 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[50] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_34 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[51] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_33 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[52] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_32 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[53] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_31 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[54] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_30 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[55] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_29 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_71 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_70 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_69 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_68 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_80 ),
        .D(\bus_wide_gen.fifo_burst_n_67 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_fifo_26 \bus_wide_gen.fifo_burst 
       (.CO(last_sect),
        .D({\bus_wide_gen.fifo_burst_n_7 ,\bus_wide_gen.fifo_burst_n_8 ,\bus_wide_gen.fifo_burst_n_9 ,\bus_wide_gen.fifo_burst_n_10 ,\bus_wide_gen.fifo_burst_n_11 ,\bus_wide_gen.fifo_burst_n_12 ,\bus_wide_gen.fifo_burst_n_13 ,\bus_wide_gen.fifo_burst_n_14 ,\bus_wide_gen.fifo_burst_n_15 ,\bus_wide_gen.fifo_burst_n_16 ,\bus_wide_gen.fifo_burst_n_17 ,\bus_wide_gen.fifo_burst_n_18 ,\bus_wide_gen.fifo_burst_n_19 ,\bus_wide_gen.fifo_burst_n_20 ,\bus_wide_gen.fifo_burst_n_21 ,\bus_wide_gen.fifo_burst_n_22 ,\bus_wide_gen.fifo_burst_n_23 ,\bus_wide_gen.fifo_burst_n_24 ,\bus_wide_gen.fifo_burst_n_25 ,\bus_wide_gen.fifo_burst_n_26 }),
        .E(\bus_wide_gen.last_split ),
        .O(data1[2]),
        .Q(start_addr[31:12]),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[0] (\bus_wide_gen.fifo_burst_n_80 ),
        .\bus_wide_gen.data_buf_reg[55] ({\bus_wide_gen.fifo_burst_n_29 ,\bus_wide_gen.fifo_burst_n_30 ,\bus_wide_gen.fifo_burst_n_31 ,\bus_wide_gen.fifo_burst_n_32 ,\bus_wide_gen.fifo_burst_n_33 ,\bus_wide_gen.fifo_burst_n_34 ,\bus_wide_gen.fifo_burst_n_35 ,\bus_wide_gen.fifo_burst_n_36 ,\bus_wide_gen.fifo_burst_n_37 ,\bus_wide_gen.fifo_burst_n_38 ,\bus_wide_gen.fifo_burst_n_39 ,\bus_wide_gen.fifo_burst_n_40 ,\bus_wide_gen.fifo_burst_n_41 ,\bus_wide_gen.fifo_burst_n_42 ,\bus_wide_gen.fifo_burst_n_43 ,\bus_wide_gen.fifo_burst_n_44 ,\bus_wide_gen.fifo_burst_n_45 ,\bus_wide_gen.fifo_burst_n_46 ,\bus_wide_gen.fifo_burst_n_47 ,\bus_wide_gen.fifo_burst_n_48 ,\bus_wide_gen.fifo_burst_n_49 ,\bus_wide_gen.fifo_burst_n_50 ,\bus_wide_gen.fifo_burst_n_51 ,\bus_wide_gen.fifo_burst_n_52 ,\bus_wide_gen.fifo_burst_n_53 ,\bus_wide_gen.fifo_burst_n_54 ,\bus_wide_gen.fifo_burst_n_55 ,\bus_wide_gen.fifo_burst_n_56 ,\bus_wide_gen.fifo_burst_n_57 ,\bus_wide_gen.fifo_burst_n_58 ,\bus_wide_gen.fifo_burst_n_59 ,\bus_wide_gen.fifo_burst_n_60 ,\bus_wide_gen.fifo_burst_n_61 ,\bus_wide_gen.fifo_burst_n_62 ,\bus_wide_gen.fifo_burst_n_63 ,\bus_wide_gen.fifo_burst_n_64 ,\bus_wide_gen.fifo_burst_n_65 ,\bus_wide_gen.fifo_burst_n_66 ,\bus_wide_gen.fifo_burst_n_67 ,\bus_wide_gen.fifo_burst_n_68 ,\bus_wide_gen.fifo_burst_n_69 ,\bus_wide_gen.fifo_burst_n_70 ,\bus_wide_gen.fifo_burst_n_71 ,\bus_wide_gen.fifo_burst_n_72 ,\bus_wide_gen.fifo_burst_n_73 ,\bus_wide_gen.fifo_burst_n_74 ,\bus_wide_gen.fifo_burst_n_75 ,\bus_wide_gen.fifo_burst_n_76 }),
        .\bus_wide_gen.data_buf_reg[55]_0 ({\bus_wide_gen.data_buf_reg_n_0_[55] ,\bus_wide_gen.data_buf_reg_n_0_[54] ,\bus_wide_gen.data_buf_reg_n_0_[53] ,\bus_wide_gen.data_buf_reg_n_0_[52] ,\bus_wide_gen.data_buf_reg_n_0_[51] ,\bus_wide_gen.data_buf_reg_n_0_[50] ,\bus_wide_gen.data_buf_reg_n_0_[49] ,\bus_wide_gen.data_buf_reg_n_0_[48] ,\bus_wide_gen.data_buf_reg_n_0_[47] ,\bus_wide_gen.data_buf_reg_n_0_[46] ,\bus_wide_gen.data_buf_reg_n_0_[45] ,\bus_wide_gen.data_buf_reg_n_0_[44] ,\bus_wide_gen.data_buf_reg_n_0_[43] ,\bus_wide_gen.data_buf_reg_n_0_[42] ,\bus_wide_gen.data_buf_reg_n_0_[41] ,\bus_wide_gen.data_buf_reg_n_0_[40] ,\bus_wide_gen.data_buf_reg_n_0_[39] ,\bus_wide_gen.data_buf_reg_n_0_[38] ,\bus_wide_gen.data_buf_reg_n_0_[37] ,\bus_wide_gen.data_buf_reg_n_0_[36] ,\bus_wide_gen.data_buf_reg_n_0_[35] ,\bus_wide_gen.data_buf_reg_n_0_[34] ,\bus_wide_gen.data_buf_reg_n_0_[33] ,\bus_wide_gen.data_buf_reg_n_0_[32] }),
        .\bus_wide_gen.len_cnt_reg[2] (buff_rdata_n_10),
        .\bus_wide_gen.len_cnt_reg[4] (buff_rdata_n_20),
        .\bus_wide_gen.len_cnt_reg[7] (\bus_wide_gen.fifo_burst_n_92 ),
        .\bus_wide_gen.len_cnt_reg[7]_0 (\bus_wide_gen.len_cnt_reg ),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.fifo_burst_n_84 ),
        .\bus_wide_gen.rdata_valid_t_reg_0 (\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .\bus_wide_gen.split_cnt_buf (\bus_wide_gen.split_cnt_buf ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.fifo_burst_n_3 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .\could_multi_bursts.ARVALID_Dummy_reg (\bus_wide_gen.fifo_burst_n_1 ),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (m_axi_hostmem_ARVALID),
        .\could_multi_bursts.araddr_buf_reg[3] (\bus_wide_gen.fifo_burst_n_78 ),
        .\could_multi_bursts.araddr_buf_reg[3]_0 (\bus_wide_gen.fifo_burst_n_79 ),
        .\could_multi_bursts.loop_cnt_reg[4] (\bus_wide_gen.fifo_burst_n_85 ),
        .\could_multi_bursts.loop_cnt_reg[4]_0 (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (\bus_wide_gen.fifo_burst_n_82 ),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\dout_buf_reg[55] ({buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50,buff_rdata_n_51,buff_rdata_n_52,buff_rdata_n_53,buff_rdata_n_54,buff_rdata_n_55,buff_rdata_n_56,buff_rdata_n_57,buff_rdata_n_58,buff_rdata_n_59,buff_rdata_n_60,buff_rdata_n_61,buff_rdata_n_62,buff_rdata_n_63,buff_rdata_n_64,buff_rdata_n_65,buff_rdata_n_66,buff_rdata_n_67,buff_rdata_n_68,buff_rdata_n_69}),
        .empty_n_reg_0(buff_rdata_n_12),
        .\end_addr_buf_reg[2] (\end_addr_buf_reg_n_0_[2] ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_0),
        .in({\bus_wide_gen.fifo_burst_n_87 ,\bus_wide_gen.fifo_burst_n_88 ,\bus_wide_gen.fifo_burst_n_89 ,\bus_wide_gen.fifo_burst_n_90 }),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg1(invalid_len_event_reg1),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(\bus_wide_gen.fifo_burst_n_83 ),
        .m_axi_hostmem_ARREADY(m_axi_hostmem_ARREADY),
        .next_rreq(next_rreq),
        .p_23_in(p_23_in),
        .p_30_in(p_30_in),
        .pop(pop),
        .push(push),
        .\q_reg[0]_0 (\bus_wide_gen.fifo_burst_n_91 ),
        .rdata_ack_t(rdata_ack_t),
        .rreq_handling_reg(\bus_wide_gen.fifo_burst_n_81 ),
        .rreq_handling_reg_0(rreq_handling_reg_n_0),
        .s_ready_t_reg(rs_rdata_n_2),
        .\sect_addr_buf_reg[2] (\bus_wide_gen.fifo_burst_n_86 ),
        .\sect_addr_buf_reg[2]_0 (\sect_addr_buf_reg_n_0_[2] ),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (\sect_cnt_reg_n_0_[0] ),
        .\sect_cnt_reg[18] (first_sect),
        .\sect_end_buf_reg[2] (\bus_wide_gen.fifo_burst_n_93 ),
        .\sect_end_buf_reg[2]_0 (\sect_end_buf_reg_n_0_[2] ),
        .\sect_len_buf_reg[8] ({\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] ,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\start_addr_reg[2] (align_len));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[2]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bus_wide_gen.len_cnt[3]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [1]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [2]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bus_wide_gen.len_cnt[4]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bus_wide_gen.len_cnt[5]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [3]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [2]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .I5(\bus_wide_gen.len_cnt_reg [5]),
        .O(p_0_in__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt[7]_i_4__0_n_0 ),
        .I1(\bus_wide_gen.len_cnt_reg [6]),
        .O(p_0_in__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[7]_i_3__0 
       (.I0(\bus_wide_gen.len_cnt[7]_i_4__0_n_0 ),
        .I1(\bus_wide_gen.len_cnt_reg [6]),
        .I2(\bus_wide_gen.len_cnt_reg [7]),
        .O(p_0_in__2[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_4__0 
       (.I0(\bus_wide_gen.len_cnt_reg [5]),
        .I1(\bus_wide_gen.len_cnt_reg [3]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [0]),
        .I4(\bus_wide_gen.len_cnt_reg [2]),
        .I5(\bus_wide_gen.len_cnt_reg [4]),
        .O(\bus_wide_gen.len_cnt[7]_i_4__0_n_0 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[0]),
        .Q(\bus_wide_gen.len_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_92 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[1]),
        .Q(\bus_wide_gen.len_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_92 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[2]),
        .Q(\bus_wide_gen.len_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_92 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[3]),
        .Q(\bus_wide_gen.len_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_92 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[4]),
        .Q(\bus_wide_gen.len_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_92 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[5]),
        .Q(\bus_wide_gen.len_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_92 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[6]),
        .Q(\bus_wide_gen.len_cnt_reg [6]),
        .R(\bus_wide_gen.fifo_burst_n_92 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[7]),
        .Q(\bus_wide_gen.len_cnt_reg [7]),
        .R(\bus_wide_gen.fifo_burst_n_92 ));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_84 ),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .R(SR));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_3 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_1 ),
        .Q(m_axi_hostmem_ARVALID),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\bus_wide_gen.fifo_burst_n_78 ),
        .I3(data1[10]),
        .I4(\bus_wide_gen.fifo_burst_n_79 ),
        .I5(\sect_addr_buf_reg_n_0_[10] ),
        .O(araddr_tmp[10]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\bus_wide_gen.fifo_burst_n_78 ),
        .I3(data1[11]),
        .I4(\bus_wide_gen.fifo_burst_n_79 ),
        .I5(\sect_addr_buf_reg_n_0_[11] ),
        .O(araddr_tmp[11]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\bus_wide_gen.fifo_burst_n_78 ),
        .I3(data1[12]),
        .I4(\bus_wide_gen.fifo_burst_n_79 ),
        .I5(\sect_addr_buf_reg_n_0_[12] ),
        .O(araddr_tmp[12]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\bus_wide_gen.fifo_burst_n_78 ),
        .I3(data1[13]),
        .I4(\bus_wide_gen.fifo_burst_n_79 ),
        .I5(\sect_addr_buf_reg_n_0_[13] ),
        .O(araddr_tmp[13]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\bus_wide_gen.fifo_burst_n_78 ),
        .I3(data1[14]),
        .I4(\bus_wide_gen.fifo_burst_n_79 ),
        .I5(\sect_addr_buf_reg_n_0_[14] ),
        .O(araddr_tmp[14]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\bus_wide_gen.fifo_burst_n_78 ),
        .I3(data1[15]),
        .I4(\bus_wide_gen.fifo_burst_n_79 ),
        .I5(\sect_addr_buf_reg_n_0_[15] ),
        .O(araddr_tmp[15]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\bus_wide_gen.fifo_burst_n_78 ),
        .I3(data1[16]),
        .I4(\bus_wide_gen.fifo_burst_n_79 ),
        .I5(\sect_addr_buf_reg_n_0_[16] ),
        .O(araddr_tmp[16]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\bus_wide_gen.fifo_burst_n_78 ),
        .I3(data1[17]),
        .I4(\bus_wide_gen.fifo_burst_n_79 ),
        .I5(\sect_addr_buf_reg_n_0_[17] ),
        .O(araddr_tmp[17]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\bus_wide_gen.fifo_burst_n_78 ),
        .I3(data1[18]),
        .I4(\bus_wide_gen.fifo_burst_n_79 ),
        .I5(\sect_addr_buf_reg_n_0_[18] ),
        .O(araddr_tmp[18]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\bus_wide_gen.fifo_burst_n_78 ),
        .I3(data1[19]),
        .I4(\bus_wide_gen.fifo_burst_n_79 ),
        .I5(\sect_addr_buf_reg_n_0_[19] ),
        .O(araddr_tmp[19]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\bus_wide_gen.fifo_burst_n_78 ),
        .I3(data1[20]),
        .I4(\bus_wide_gen.fifo_burst_n_79 ),
        .I5(\sect_addr_buf_reg_n_0_[20] ),
        .O(araddr_tmp[20]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\bus_wide_gen.fifo_burst_n_78 ),
        .I3(data1[21]),
        .I4(\bus_wide_gen.fifo_burst_n_79 ),
        .I5(\sect_addr_buf_reg_n_0_[21] ),
        .O(araddr_tmp[21]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\bus_wide_gen.fifo_burst_n_78 ),
        .I3(data1[22]),
        .I4(\bus_wide_gen.fifo_burst_n_79 ),
        .I5(\sect_addr_buf_reg_n_0_[22] ),
        .O(araddr_tmp[22]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\bus_wide_gen.fifo_burst_n_78 ),
        .I3(data1[23]),
        .I4(\bus_wide_gen.fifo_burst_n_79 ),
        .I5(\sect_addr_buf_reg_n_0_[23] ),
        .O(araddr_tmp[23]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\bus_wide_gen.fifo_burst_n_78 ),
        .I3(data1[24]),
        .I4(\bus_wide_gen.fifo_burst_n_79 ),
        .I5(\sect_addr_buf_reg_n_0_[24] ),
        .O(araddr_tmp[24]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\bus_wide_gen.fifo_burst_n_78 ),
        .I3(data1[25]),
        .I4(\bus_wide_gen.fifo_burst_n_79 ),
        .I5(\sect_addr_buf_reg_n_0_[25] ),
        .O(araddr_tmp[25]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\bus_wide_gen.fifo_burst_n_78 ),
        .I3(data1[26]),
        .I4(\bus_wide_gen.fifo_burst_n_79 ),
        .I5(\sect_addr_buf_reg_n_0_[26] ),
        .O(araddr_tmp[26]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\bus_wide_gen.fifo_burst_n_78 ),
        .I3(data1[27]),
        .I4(\bus_wide_gen.fifo_burst_n_79 ),
        .I5(\sect_addr_buf_reg_n_0_[27] ),
        .O(araddr_tmp[27]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\bus_wide_gen.fifo_burst_n_78 ),
        .I3(data1[28]),
        .I4(\bus_wide_gen.fifo_burst_n_79 ),
        .I5(\sect_addr_buf_reg_n_0_[28] ),
        .O(araddr_tmp[28]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\bus_wide_gen.fifo_burst_n_78 ),
        .I3(data1[29]),
        .I4(\bus_wide_gen.fifo_burst_n_79 ),
        .I5(\sect_addr_buf_reg_n_0_[29] ),
        .O(araddr_tmp[29]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\bus_wide_gen.fifo_burst_n_78 ),
        .I3(data1[30]),
        .I4(\bus_wide_gen.fifo_burst_n_79 ),
        .I5(\sect_addr_buf_reg_n_0_[30] ),
        .O(araddr_tmp[30]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[31]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\bus_wide_gen.fifo_burst_n_78 ),
        .I3(data1[31]),
        .I4(\bus_wide_gen.fifo_burst_n_79 ),
        .I5(\sect_addr_buf_reg_n_0_[31] ),
        .O(araddr_tmp[31]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\bus_wide_gen.fifo_burst_n_78 ),
        .I3(data1[3]),
        .I4(\bus_wide_gen.fifo_burst_n_79 ),
        .I5(\sect_addr_buf_reg_n_0_[3] ),
        .O(araddr_tmp[3]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\bus_wide_gen.fifo_burst_n_78 ),
        .I3(data1[4]),
        .I4(\bus_wide_gen.fifo_burst_n_79 ),
        .I5(\sect_addr_buf_reg_n_0_[4] ),
        .O(araddr_tmp[4]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\bus_wide_gen.fifo_burst_n_78 ),
        .I3(data1[5]),
        .I4(\bus_wide_gen.fifo_burst_n_79 ),
        .I5(\sect_addr_buf_reg_n_0_[5] ),
        .O(araddr_tmp[5]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.araddr_buf[5]_i_3 
       (.I0(m_axi_hostmem_ARADDR[2]),
        .I1(\m_axi_hostmem_ARLEN[3] [2]),
        .I2(\m_axi_hostmem_ARLEN[3] [1]),
        .I3(\m_axi_hostmem_ARLEN[3] [0]),
        .O(\could_multi_bursts.araddr_buf[5]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[5]_i_4 
       (.I0(m_axi_hostmem_ARADDR[1]),
        .I1(\m_axi_hostmem_ARLEN[3] [1]),
        .I2(\m_axi_hostmem_ARLEN[3] [0]),
        .O(\could_multi_bursts.araddr_buf[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[5]_i_5 
       (.I0(m_axi_hostmem_ARADDR[0]),
        .I1(\m_axi_hostmem_ARLEN[3] [0]),
        .O(\could_multi_bursts.araddr_buf[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\bus_wide_gen.fifo_burst_n_78 ),
        .I3(data1[6]),
        .I4(\bus_wide_gen.fifo_burst_n_79 ),
        .I5(\sect_addr_buf_reg_n_0_[6] ),
        .O(araddr_tmp[6]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\bus_wide_gen.fifo_burst_n_78 ),
        .I3(data1[7]),
        .I4(\bus_wide_gen.fifo_burst_n_79 ),
        .I5(\sect_addr_buf_reg_n_0_[7] ),
        .O(araddr_tmp[7]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\bus_wide_gen.fifo_burst_n_78 ),
        .I3(data1[8]),
        .I4(\bus_wide_gen.fifo_burst_n_79 ),
        .I5(\sect_addr_buf_reg_n_0_[8] ),
        .O(araddr_tmp[8]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\bus_wide_gen.fifo_burst_n_78 ),
        .I3(data1[9]),
        .I4(\bus_wide_gen.fifo_burst_n_79 ),
        .I5(\sect_addr_buf_reg_n_0_[9] ),
        .O(araddr_tmp[9]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[9]_i_3 
       (.I0(m_axi_hostmem_ARADDR[4]),
        .I1(\m_axi_hostmem_ARLEN[3] [2]),
        .I2(\m_axi_hostmem_ARLEN[3] [0]),
        .I3(\m_axi_hostmem_ARLEN[3] [1]),
        .I4(\m_axi_hostmem_ARLEN[3] [3]),
        .O(\could_multi_bursts.araddr_buf[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.araddr_buf[9]_i_4 
       (.I0(m_axi_hostmem_ARADDR[3]),
        .I1(\m_axi_hostmem_ARLEN[3] [3]),
        .I2(\m_axi_hostmem_ARLEN[3] [2]),
        .I3(\m_axi_hostmem_ARLEN[3] [0]),
        .I4(\m_axi_hostmem_ARLEN[3] [1]),
        .O(\could_multi_bursts.araddr_buf[9]_i_4_n_0 ));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[10]),
        .Q(m_axi_hostmem_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[11]),
        .Q(m_axi_hostmem_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[12]),
        .Q(m_axi_hostmem_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[13]),
        .Q(m_axi_hostmem_ARADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[13]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[9]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[13]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[13]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[13]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[13]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_hostmem_ARADDR[8:7]}),
        .O(data1[13:10]),
        .S(m_axi_hostmem_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[14]),
        .Q(m_axi_hostmem_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[15]),
        .Q(m_axi_hostmem_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[16]),
        .Q(m_axi_hostmem_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[17]),
        .Q(m_axi_hostmem_ARADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[17]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[13]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[17]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[17]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[17]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[17]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[17:14]),
        .S(m_axi_hostmem_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[18]),
        .Q(m_axi_hostmem_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[19]),
        .Q(m_axi_hostmem_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[20]),
        .Q(m_axi_hostmem_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[21]),
        .Q(m_axi_hostmem_ARADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[21]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[17]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[21]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[21]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[21]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[21]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[21:18]),
        .S(m_axi_hostmem_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[22]),
        .Q(m_axi_hostmem_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[23]),
        .Q(m_axi_hostmem_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[24]),
        .Q(m_axi_hostmem_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[25]),
        .Q(m_axi_hostmem_ARADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[25]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[21]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[25]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[25]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[25]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[25]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[25:22]),
        .S(m_axi_hostmem_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[26]),
        .Q(m_axi_hostmem_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[27]),
        .Q(m_axi_hostmem_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[28]),
        .Q(m_axi_hostmem_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[29]),
        .Q(m_axi_hostmem_ARADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[29]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[25]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[29]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[29]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[29]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[29]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[29:26]),
        .S(m_axi_hostmem_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[30]),
        .Q(m_axi_hostmem_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[31]),
        .Q(m_axi_hostmem_ARADDR[28]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[29]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED [3:1],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED [3:2],data1[31:30]}),
        .S({1'b0,1'b0,m_axi_hostmem_ARADDR[28:27]}));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[3]),
        .Q(m_axi_hostmem_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[4]),
        .Q(m_axi_hostmem_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[5]),
        .Q(m_axi_hostmem_ARADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[5]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[5]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[5]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[5]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_hostmem_ARADDR[2:0],1'b0}),
        .O(data1[5:2]),
        .S({\could_multi_bursts.araddr_buf[5]_i_3_n_0 ,\could_multi_bursts.araddr_buf[5]_i_4_n_0 ,\could_multi_bursts.araddr_buf[5]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[6]),
        .Q(m_axi_hostmem_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[7]),
        .Q(m_axi_hostmem_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[8]),
        .Q(m_axi_hostmem_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[9]),
        .Q(m_axi_hostmem_ARADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[9]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[5]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[9]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[9]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[9]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_hostmem_ARADDR[6:3]),
        .O(data1[9:6]),
        .S({m_axi_hostmem_ARADDR[6:5],\could_multi_bursts.araddr_buf[9]_i_3_n_0 ,\could_multi_bursts.araddr_buf[9]_i_4_n_0 }));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\bus_wide_gen.fifo_burst_n_90 ),
        .Q(\m_axi_hostmem_ARLEN[3] [0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\bus_wide_gen.fifo_burst_n_89 ),
        .Q(\m_axi_hostmem_ARLEN[3] [1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\bus_wide_gen.fifo_burst_n_88 ),
        .Q(\m_axi_hostmem_ARLEN[3] [2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\bus_wide_gen.fifo_burst_n_87 ),
        .Q(\m_axi_hostmem_ARLEN[3] [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in__1[4]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_85 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_85 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_85 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_85 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_85 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_82 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[2]_i_1__0 
       (.I0(start_addr[2]),
        .I1(\align_len_reg_n_0_[2] ),
        .O(end_addr[2]));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_0,end_addr_carry_n_1,end_addr_carry_n_2,end_addr_carry_n_3}),
        .CYINIT(1'b0),
        .DI(start_addr[5:2]),
        .O({end_addr[5:3],NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1__0_n_0,end_addr_carry_i_2__0_n_0,end_addr_carry_i_3__0_n_0,end_addr_carry_i_4__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_0),
        .CO({end_addr_carry__0_n_0,end_addr_carry__0_n_1,end_addr_carry__0_n_2,end_addr_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(start_addr[9:6]),
        .O(end_addr[9:6]),
        .S({end_addr_carry__0_i_1__0_n_0,end_addr_carry__0_i_2__0_n_0,end_addr_carry__0_i_3__0_n_0,end_addr_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__0
       (.I0(start_addr[9]),
        .I1(\align_len_reg_n_0_[9] ),
        .O(end_addr_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__0
       (.I0(start_addr[8]),
        .I1(\align_len_reg_n_0_[8] ),
        .O(end_addr_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__0
       (.I0(start_addr[7]),
        .I1(\align_len_reg_n_0_[7] ),
        .O(end_addr_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__0
       (.I0(start_addr[6]),
        .I1(\align_len_reg_n_0_[6] ),
        .O(end_addr_carry__0_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_0),
        .CO({end_addr_carry__1_n_0,end_addr_carry__1_n_1,end_addr_carry__1_n_2,end_addr_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(start_addr[13:10]),
        .O(end_addr[13:10]),
        .S({end_addr_carry__1_i_1__0_n_0,end_addr_carry__1_i_2__0_n_0,end_addr_carry__1_i_3__0_n_0,end_addr_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__0
       (.I0(start_addr[13]),
        .I1(\align_len_reg_n_0_[13] ),
        .O(end_addr_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__0
       (.I0(start_addr[12]),
        .I1(\align_len_reg_n_0_[12] ),
        .O(end_addr_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__0
       (.I0(start_addr[11]),
        .I1(\align_len_reg_n_0_[11] ),
        .O(end_addr_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__0
       (.I0(start_addr[10]),
        .I1(\align_len_reg_n_0_[10] ),
        .O(end_addr_carry__1_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_0),
        .CO({end_addr_carry__2_n_0,end_addr_carry__2_n_1,end_addr_carry__2_n_2,end_addr_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(start_addr[17:14]),
        .O(end_addr[17:14]),
        .S({end_addr_carry__2_i_1__0_n_0,end_addr_carry__2_i_2__0_n_0,end_addr_carry__2_i_3__0_n_0,end_addr_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__0
       (.I0(start_addr[17]),
        .I1(\align_len_reg_n_0_[17] ),
        .O(end_addr_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__0
       (.I0(start_addr[16]),
        .I1(\align_len_reg_n_0_[16] ),
        .O(end_addr_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__0
       (.I0(start_addr[15]),
        .I1(\align_len_reg_n_0_[15] ),
        .O(end_addr_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__0
       (.I0(start_addr[14]),
        .I1(\align_len_reg_n_0_[14] ),
        .O(end_addr_carry__2_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_0),
        .CO({end_addr_carry__3_n_0,end_addr_carry__3_n_1,end_addr_carry__3_n_2,end_addr_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(start_addr[21:18]),
        .O(end_addr[21:18]),
        .S({end_addr_carry__3_i_1__0_n_0,end_addr_carry__3_i_2__0_n_0,end_addr_carry__3_i_3__0_n_0,end_addr_carry__3_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__0
       (.I0(start_addr[21]),
        .I1(\align_len_reg_n_0_[21] ),
        .O(end_addr_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__0
       (.I0(start_addr[20]),
        .I1(\align_len_reg_n_0_[20] ),
        .O(end_addr_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__0
       (.I0(start_addr[19]),
        .I1(\align_len_reg_n_0_[19] ),
        .O(end_addr_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__0
       (.I0(start_addr[18]),
        .I1(\align_len_reg_n_0_[18] ),
        .O(end_addr_carry__3_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_0),
        .CO({end_addr_carry__4_n_0,end_addr_carry__4_n_1,end_addr_carry__4_n_2,end_addr_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(start_addr[25:22]),
        .O(end_addr[25:22]),
        .S({end_addr_carry__4_i_1__0_n_0,end_addr_carry__4_i_2__0_n_0,end_addr_carry__4_i_3__0_n_0,end_addr_carry__4_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__0
       (.I0(start_addr[25]),
        .I1(\align_len_reg_n_0_[25] ),
        .O(end_addr_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__0
       (.I0(start_addr[24]),
        .I1(\align_len_reg_n_0_[24] ),
        .O(end_addr_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__0
       (.I0(start_addr[23]),
        .I1(\align_len_reg_n_0_[23] ),
        .O(end_addr_carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__0
       (.I0(start_addr[22]),
        .I1(\align_len_reg_n_0_[22] ),
        .O(end_addr_carry__4_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_0),
        .CO({end_addr_carry__5_n_0,end_addr_carry__5_n_1,end_addr_carry__5_n_2,end_addr_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(start_addr[29:26]),
        .O(end_addr[29:26]),
        .S({end_addr_carry__5_i_1__0_n_0,end_addr_carry__5_i_2__0_n_0,end_addr_carry__5_i_3__0_n_0,end_addr_carry__5_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__0
       (.I0(start_addr[29]),
        .I1(\align_len_reg_n_0_[29] ),
        .O(end_addr_carry__5_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__0
       (.I0(start_addr[28]),
        .I1(\align_len_reg_n_0_[28] ),
        .O(end_addr_carry__5_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__0
       (.I0(start_addr[27]),
        .I1(\align_len_reg_n_0_[27] ),
        .O(end_addr_carry__5_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__0
       (.I0(start_addr[26]),
        .I1(\align_len_reg_n_0_[26] ),
        .O(end_addr_carry__5_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_0),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,start_addr[30]}),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr[31:30]}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1__0_n_0,end_addr_carry__6_i_2__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__0
       (.I0(start_addr[31]),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__6_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__0
       (.I0(start_addr[30]),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__6_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__0
       (.I0(start_addr[5]),
        .I1(\align_len_reg_n_0_[5] ),
        .O(end_addr_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__0
       (.I0(start_addr[4]),
        .I1(\align_len_reg_n_0_[4] ),
        .O(end_addr_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__0
       (.I0(start_addr[3]),
        .I1(\align_len_reg_n_0_[3] ),
        .O(end_addr_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__0
       (.I0(start_addr[2]),
        .I1(\align_len_reg_n_0_[2] ),
        .O(end_addr_carry_i_4__0_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_fifo__parameterized1_27 fifo_rctl
       (.E(\could_multi_bursts.next_loop ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_hostmem_ARVALID),
        .\could_multi_bursts.sect_handling_reg (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\dout_buf_reg[66] (data_pack),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .m_axi_hostmem_ARREADY(m_axi_hostmem_ARREADY),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_fifo__parameterized0_28 fifo_rreq
       (.CO(last_sect),
        .E(fifo_rreq_n_92),
        .Q(rs2f_rreq_valid),
        .S({fifo_rreq_n_2,fifo_rreq_n_3,fifo_rreq_n_4}),
        .\align_len_reg[12] ({fifo_rreq_n_80,fifo_rreq_n_81,fifo_rreq_n_82,fifo_rreq_n_83}),
        .\align_len_reg[16] ({fifo_rreq_n_76,fifo_rreq_n_77,fifo_rreq_n_78,fifo_rreq_n_79}),
        .\align_len_reg[20] ({fifo_rreq_n_72,fifo_rreq_n_73,fifo_rreq_n_74,fifo_rreq_n_75}),
        .\align_len_reg[24] ({fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71}),
        .\align_len_reg[28] ({fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67}),
        .\align_len_reg[31] ({fifo_rreq_data,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63}),
        .\align_len_reg[4] ({fifo_rreq_n_88,fifo_rreq_n_89,fifo_rreq_n_90}),
        .\align_len_reg[8] ({fifo_rreq_n_84,fifo_rreq_n_85,fifo_rreq_n_86,fifo_rreq_n_87}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .\data_p1_reg[63] ({rs2f_rreq_data[63:32],rs2f_rreq_data[29:0]}),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_0),
        .invalid_len_event0(invalid_len_event0),
        .p_23_in(p_23_in),
        .rreq_handling_reg(\bus_wide_gen.fifo_burst_n_91 ),
        .rreq_handling_reg_0(rreq_handling_reg_n_0),
        .rs2f_rreq_ack(rs2f_rreq_ack));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_0),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_0,first_sect_carry_i_2__0_n_0,first_sect_carry_i_3__0_n_0,first_sect_carry_i_4__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__0_n_0,first_sect_carry__0_i_2__0_n_0,first_sect_carry__0_i_3__0_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg_n_0_[18] ),
        .I1(\start_addr_buf_reg_n_0_[30] ),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .I3(\start_addr_buf_reg_n_0_[31] ),
        .O(first_sect_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg_n_0_[15] ),
        .I1(\start_addr_buf_reg_n_0_[27] ),
        .I2(\start_addr_buf_reg_n_0_[29] ),
        .I3(\sect_cnt_reg_n_0_[17] ),
        .I4(\start_addr_buf_reg_n_0_[28] ),
        .I5(\sect_cnt_reg_n_0_[16] ),
        .O(first_sect_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_0_[12] ),
        .I1(\start_addr_buf_reg_n_0_[24] ),
        .I2(\start_addr_buf_reg_n_0_[26] ),
        .I3(\sect_cnt_reg_n_0_[14] ),
        .I4(\start_addr_buf_reg_n_0_[25] ),
        .I5(\sect_cnt_reg_n_0_[13] ),
        .O(first_sect_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_0_[9] ),
        .I1(\start_addr_buf_reg_n_0_[21] ),
        .I2(\start_addr_buf_reg_n_0_[23] ),
        .I3(\sect_cnt_reg_n_0_[11] ),
        .I4(\start_addr_buf_reg_n_0_[22] ),
        .I5(\sect_cnt_reg_n_0_[10] ),
        .O(first_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_0_[6] ),
        .I1(\start_addr_buf_reg_n_0_[18] ),
        .I2(\start_addr_buf_reg_n_0_[20] ),
        .I3(\sect_cnt_reg_n_0_[8] ),
        .I4(\start_addr_buf_reg_n_0_[19] ),
        .I5(\sect_cnt_reg_n_0_[7] ),
        .O(first_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_0_[3] ),
        .I1(\start_addr_buf_reg_n_0_[15] ),
        .I2(\start_addr_buf_reg_n_0_[17] ),
        .I3(\sect_cnt_reg_n_0_[5] ),
        .I4(\start_addr_buf_reg_n_0_[16] ),
        .I5(\sect_cnt_reg_n_0_[4] ),
        .O(first_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_0_[0] ),
        .I1(\start_addr_buf_reg_n_0_[12] ),
        .I2(\start_addr_buf_reg_n_0_[14] ),
        .I3(\sect_cnt_reg_n_0_[2] ),
        .I4(\start_addr_buf_reg_n_0_[13] ),
        .I5(\sect_cnt_reg_n_0_[1] ),
        .O(first_sect_carry_i_4__0_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_83 ),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__0_n_0,last_sect_carry_i_2__0_n_0,last_sect_carry_i_3__0_n_0,last_sect_carry_i_4__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,last_sect_carry__0_i_1__0_n_0,last_sect_carry__0_i_2__0_n_0,last_sect_carry__0_i_3__0_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg_n_0_[18] ),
        .I1(p_0_in0_in[18]),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .I3(p_0_in0_in[19]),
        .O(last_sect_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg_n_0_[15] ),
        .I1(p_0_in0_in[15]),
        .I2(p_0_in0_in[17]),
        .I3(\sect_cnt_reg_n_0_[17] ),
        .I4(p_0_in0_in[16]),
        .I5(\sect_cnt_reg_n_0_[16] ),
        .O(last_sect_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_0_[12] ),
        .I1(p_0_in0_in[12]),
        .I2(p_0_in0_in[14]),
        .I3(\sect_cnt_reg_n_0_[14] ),
        .I4(p_0_in0_in[13]),
        .I5(\sect_cnt_reg_n_0_[13] ),
        .O(last_sect_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_0_[9] ),
        .I1(p_0_in0_in[9]),
        .I2(p_0_in0_in[11]),
        .I3(\sect_cnt_reg_n_0_[11] ),
        .I4(p_0_in0_in[10]),
        .I5(\sect_cnt_reg_n_0_[10] ),
        .O(last_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_0_[6] ),
        .I1(p_0_in0_in[6]),
        .I2(p_0_in0_in[8]),
        .I3(\sect_cnt_reg_n_0_[8] ),
        .I4(p_0_in0_in[7]),
        .I5(\sect_cnt_reg_n_0_[7] ),
        .O(last_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_0_[3] ),
        .I1(p_0_in0_in[3]),
        .I2(p_0_in0_in[5]),
        .I3(\sect_cnt_reg_n_0_[5] ),
        .I4(p_0_in0_in[4]),
        .I5(\sect_cnt_reg_n_0_[4] ),
        .O(last_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_0_[0] ),
        .I1(p_0_in0_in[0]),
        .I2(p_0_in0_in[2]),
        .I3(\sect_cnt_reg_n_0_[2] ),
        .I4(p_0_in0_in[1]),
        .I5(\sect_cnt_reg_n_0_[1] ),
        .O(last_sect_carry_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],buff_rdata_n_9}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_81 ),
        .Q(rreq_handling_reg_n_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_reg_slice__parameterized0 rs_rdata
       (.Array2Mat_U0_m_axi_in_V_RREADY(Array2Mat_U0_m_axi_in_V_RREADY),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n(SR),
        .\bus_wide_gen.data_buf_reg[23] ({\bus_wide_gen.data_buf_reg_n_0_[23] ,\bus_wide_gen.data_buf_reg_n_0_[22] ,\bus_wide_gen.data_buf_reg_n_0_[21] ,\bus_wide_gen.data_buf_reg_n_0_[20] ,\bus_wide_gen.data_buf_reg_n_0_[19] ,\bus_wide_gen.data_buf_reg_n_0_[18] ,\bus_wide_gen.data_buf_reg_n_0_[17] ,\bus_wide_gen.data_buf_reg_n_0_[16] ,\bus_wide_gen.data_buf_reg_n_0_[15] ,\bus_wide_gen.data_buf_reg_n_0_[14] ,\bus_wide_gen.data_buf_reg_n_0_[13] ,\bus_wide_gen.data_buf_reg_n_0_[12] ,\bus_wide_gen.data_buf_reg_n_0_[11] ,\bus_wide_gen.data_buf_reg_n_0_[10] ,\bus_wide_gen.data_buf_reg_n_0_[9] ,\bus_wide_gen.data_buf_reg_n_0_[8] ,\bus_wide_gen.data_buf_reg_n_0_[7] ,\bus_wide_gen.data_buf_reg_n_0_[6] ,\bus_wide_gen.data_buf_reg_n_0_[5] ,\bus_wide_gen.data_buf_reg_n_0_[4] ,\bus_wide_gen.data_buf_reg_n_0_[3] ,\bus_wide_gen.data_buf_reg_n_0_[2] ,\bus_wide_gen.data_buf_reg_n_0_[1] ,\bus_wide_gen.data_buf_reg_n_0_[0] }),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .\dout_buf_reg[0] (rs_rdata_n_2),
        .rdata_ack_t(rdata_ack_t),
        .\tmp_14_reg_458_reg[7] (\tmp_14_reg_458_reg[7] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_reg_slice_29 rs_rreq
       (.Q(rs2f_rreq_valid),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(SR),
        .\cols_V_reg_404_reg[31] (\cols_V_reg_404_reg[31] ),
        .hostmem_ARREADY(hostmem_ARREADY),
        .\q_reg[63] ({rs2f_rreq_data[63:32],rs2f_rreq_data[29:0]}),
        .rs2f_rreq_ack(rs2f_rreq_ack));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[12] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[13] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[14] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[15] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[16] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[17] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[18] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[19] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[20] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[21] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[22] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[23] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[24] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[25] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[26] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[27] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[28] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[29] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[30] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[31] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(\bus_wide_gen.fifo_burst_n_86 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(\bus_wide_gen.fifo_burst_n_86 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(\bus_wide_gen.fifo_burst_n_86 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(\bus_wide_gen.fifo_burst_n_86 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(\bus_wide_gen.fifo_burst_n_86 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(\bus_wide_gen.fifo_burst_n_86 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(\bus_wide_gen.fifo_burst_n_86 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(\bus_wide_gen.fifo_burst_n_86 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(\bus_wide_gen.fifo_burst_n_86 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(\bus_wide_gen.fifo_burst_n_86 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_92),
        .D(\bus_wide_gen.fifo_burst_n_26 ),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_92),
        .D(\bus_wide_gen.fifo_burst_n_16 ),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_92),
        .D(\bus_wide_gen.fifo_burst_n_15 ),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_92),
        .D(\bus_wide_gen.fifo_burst_n_14 ),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_92),
        .D(\bus_wide_gen.fifo_burst_n_13 ),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_92),
        .D(\bus_wide_gen.fifo_burst_n_12 ),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_92),
        .D(\bus_wide_gen.fifo_burst_n_11 ),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_92),
        .D(\bus_wide_gen.fifo_burst_n_10 ),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_92),
        .D(\bus_wide_gen.fifo_burst_n_9 ),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_92),
        .D(\bus_wide_gen.fifo_burst_n_8 ),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_92),
        .D(\bus_wide_gen.fifo_burst_n_7 ),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_92),
        .D(\bus_wide_gen.fifo_burst_n_25 ),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_92),
        .D(\bus_wide_gen.fifo_burst_n_24 ),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_92),
        .D(\bus_wide_gen.fifo_burst_n_23 ),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_92),
        .D(\bus_wide_gen.fifo_burst_n_22 ),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_92),
        .D(\bus_wide_gen.fifo_burst_n_21 ),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_92),
        .D(\bus_wide_gen.fifo_burst_n_20 ),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_92),
        .D(\bus_wide_gen.fifo_burst_n_19 ),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_92),
        .D(\bus_wide_gen.fifo_burst_n_18 ),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_92),
        .D(\bus_wide_gen.fifo_burst_n_17 ),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  FDRE \sect_end_buf_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_93 ),
        .Q(\sect_end_buf_reg_n_0_[2] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(\end_addr_buf_reg_n_0_[3] ),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .I2(beat_len_buf[0]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(\end_addr_buf_reg_n_0_[4] ),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .I2(beat_len_buf[1]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(\end_addr_buf_reg_n_0_[5] ),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .I2(beat_len_buf[2]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(\end_addr_buf_reg_n_0_[6] ),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .I2(beat_len_buf[3]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(\end_addr_buf_reg_n_0_[7] ),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .I2(beat_len_buf[4]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(\end_addr_buf_reg_n_0_[8] ),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .I2(beat_len_buf[5]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(\end_addr_buf_reg_n_0_[9] ),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .I2(beat_len_buf[6]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(\end_addr_buf_reg_n_0_[10] ),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .I2(beat_len_buf[7]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[8]_i_2__0 
       (.I0(\end_addr_buf_reg_n_0_[11] ),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .I2(beat_len_buf[8]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[8]_i_2__0_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[0]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[1]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[2]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[3]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[4]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[5]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[6]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[7]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\sect_len_buf[8]_i_2__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(start_addr[10]),
        .Q(\start_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(start_addr[11]),
        .Q(\start_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(start_addr[12]),
        .Q(\start_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(start_addr[13]),
        .Q(\start_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(start_addr[14]),
        .Q(\start_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(start_addr[15]),
        .Q(\start_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(start_addr[16]),
        .Q(\start_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(start_addr[17]),
        .Q(\start_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(start_addr[18]),
        .Q(\start_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(start_addr[19]),
        .Q(\start_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(start_addr[20]),
        .Q(\start_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(start_addr[21]),
        .Q(\start_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(start_addr[22]),
        .Q(\start_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(start_addr[23]),
        .Q(\start_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(start_addr[24]),
        .Q(\start_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(start_addr[25]),
        .Q(\start_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(start_addr[26]),
        .Q(\start_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(start_addr[27]),
        .Q(\start_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(start_addr[28]),
        .Q(\start_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(start_addr[29]),
        .Q(\start_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(start_addr[2]),
        .Q(\start_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(start_addr[30]),
        .Q(\start_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(start_addr[31]),
        .Q(\start_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(start_addr[3]),
        .Q(\start_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(start_addr[4]),
        .Q(\start_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(start_addr[5]),
        .Q(\start_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(start_addr[6]),
        .Q(\start_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(start_addr[7]),
        .Q(\start_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(start_addr[8]),
        .Q(\start_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(start_addr[9]),
        .Q(\start_addr_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_55),
        .Q(start_addr[10]),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_54),
        .Q(start_addr[11]),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_53),
        .Q(start_addr[12]),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_52),
        .Q(start_addr[13]),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_51),
        .Q(start_addr[14]),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_50),
        .Q(start_addr[15]),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_49),
        .Q(start_addr[16]),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_48),
        .Q(start_addr[17]),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_47),
        .Q(start_addr[18]),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_46),
        .Q(start_addr[19]),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_45),
        .Q(start_addr[20]),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_44),
        .Q(start_addr[21]),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_43),
        .Q(start_addr[22]),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_42),
        .Q(start_addr[23]),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_41),
        .Q(start_addr[24]),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_40),
        .Q(start_addr[25]),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_39),
        .Q(start_addr[26]),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_38),
        .Q(start_addr[27]),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_37),
        .Q(start_addr[28]),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_36),
        .Q(start_addr[29]),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_63),
        .Q(start_addr[2]),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_35),
        .Q(start_addr[30]),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_34),
        .Q(start_addr[31]),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_62),
        .Q(start_addr[3]),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_61),
        .Q(start_addr[4]),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_60),
        .Q(start_addr[5]),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_59),
        .Q(start_addr[6]),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_58),
        .Q(start_addr[7]),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_57),
        .Q(start_addr[8]),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_56),
        .Q(start_addr[9]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_reg_slice
   (s_ready_t_reg_0,
    Q,
    ap_NS_fsm1,
    \q_reg[63] ,
    SR,
    ap_clk,
    rs2f_wreq_ack,
    \ap_CS_fsm_reg[3] ,
    \cols_V_reg_321_reg[31] ,
    \ap_CS_fsm_reg[3]_0 );
  output s_ready_t_reg_0;
  output [0:0]Q;
  output ap_NS_fsm1;
  output [61:0]\q_reg[63] ;
  input [0:0]SR;
  input ap_clk;
  input rs2f_wreq_ack;
  input [0:0]\ap_CS_fsm_reg[3] ;
  input [61:0]\cols_V_reg_321_reg[31] ;
  input [0:0]\ap_CS_fsm_reg[3]_0 ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire [61:0]\cols_V_reg_321_reg[31] ;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[32]_i_1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[60]_i_1_n_0 ;
  wire \data_p1[61]_i_1_n_0 ;
  wire \data_p1[62]_i_1_n_0 ;
  wire \data_p1[63]_i_2_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [63:0]data_p2;
  wire load_p1;
  wire [61:0]\q_reg[63] ;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter0_i_2__0
       (.I0(s_ready_t_reg_0),
        .I1(\ap_CS_fsm_reg[3] ),
        .O(ap_NS_fsm1));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[0]_i_1 
       (.I0(data_p2[0]),
        .I1(\cols_V_reg_321_reg[31] [0]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(\cols_V_reg_321_reg[31] [10]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(\cols_V_reg_321_reg[31] [11]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(\cols_V_reg_321_reg[31] [12]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(\cols_V_reg_321_reg[31] [13]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(\cols_V_reg_321_reg[31] [14]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(\cols_V_reg_321_reg[31] [15]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(\cols_V_reg_321_reg[31] [16]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(\cols_V_reg_321_reg[31] [17]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(\cols_V_reg_321_reg[31] [18]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(\cols_V_reg_321_reg[31] [19]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[1]_i_1 
       (.I0(data_p2[1]),
        .I1(\cols_V_reg_321_reg[31] [1]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(\cols_V_reg_321_reg[31] [20]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(\cols_V_reg_321_reg[31] [21]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(\cols_V_reg_321_reg[31] [22]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(\cols_V_reg_321_reg[31] [23]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(\cols_V_reg_321_reg[31] [24]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(\cols_V_reg_321_reg[31] [25]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(\cols_V_reg_321_reg[31] [26]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(\cols_V_reg_321_reg[31] [27]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(\cols_V_reg_321_reg[31] [28]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(\cols_V_reg_321_reg[31] [29]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(\cols_V_reg_321_reg[31] [2]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[32]_i_1 
       (.I0(data_p2[32]),
        .I1(\cols_V_reg_321_reg[31] [30]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[33]_i_1 
       (.I0(data_p2[33]),
        .I1(\cols_V_reg_321_reg[31] [31]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[34]_i_1 
       (.I0(data_p2[34]),
        .I1(\cols_V_reg_321_reg[31] [32]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[35]_i_1 
       (.I0(data_p2[35]),
        .I1(\cols_V_reg_321_reg[31] [33]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[36]_i_1 
       (.I0(data_p2[36]),
        .I1(\cols_V_reg_321_reg[31] [34]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[37]_i_1 
       (.I0(data_p2[37]),
        .I1(\cols_V_reg_321_reg[31] [35]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[38]_i_1 
       (.I0(data_p2[38]),
        .I1(\cols_V_reg_321_reg[31] [36]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[39]_i_1 
       (.I0(data_p2[39]),
        .I1(\cols_V_reg_321_reg[31] [37]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(\cols_V_reg_321_reg[31] [3]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[40]_i_1 
       (.I0(data_p2[40]),
        .I1(\cols_V_reg_321_reg[31] [38]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[41]_i_1 
       (.I0(data_p2[41]),
        .I1(\cols_V_reg_321_reg[31] [39]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[42]_i_1 
       (.I0(data_p2[42]),
        .I1(\cols_V_reg_321_reg[31] [40]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[43]_i_1 
       (.I0(data_p2[43]),
        .I1(\cols_V_reg_321_reg[31] [41]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[44]_i_1 
       (.I0(data_p2[44]),
        .I1(\cols_V_reg_321_reg[31] [42]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[45]_i_1 
       (.I0(data_p2[45]),
        .I1(\cols_V_reg_321_reg[31] [43]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[46]_i_1 
       (.I0(data_p2[46]),
        .I1(\cols_V_reg_321_reg[31] [44]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[47]_i_1 
       (.I0(data_p2[47]),
        .I1(\cols_V_reg_321_reg[31] [45]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[48]_i_1 
       (.I0(data_p2[48]),
        .I1(\cols_V_reg_321_reg[31] [46]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[49]_i_1 
       (.I0(data_p2[49]),
        .I1(\cols_V_reg_321_reg[31] [47]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(\cols_V_reg_321_reg[31] [4]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[50]_i_1 
       (.I0(data_p2[50]),
        .I1(\cols_V_reg_321_reg[31] [48]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[51]_i_1 
       (.I0(data_p2[51]),
        .I1(\cols_V_reg_321_reg[31] [49]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[52]_i_1 
       (.I0(data_p2[52]),
        .I1(\cols_V_reg_321_reg[31] [50]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[53]_i_1 
       (.I0(data_p2[53]),
        .I1(\cols_V_reg_321_reg[31] [51]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[54]_i_1 
       (.I0(data_p2[54]),
        .I1(\cols_V_reg_321_reg[31] [52]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[55]_i_1 
       (.I0(data_p2[55]),
        .I1(\cols_V_reg_321_reg[31] [53]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[56]_i_1 
       (.I0(data_p2[56]),
        .I1(\cols_V_reg_321_reg[31] [54]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[57]_i_1 
       (.I0(data_p2[57]),
        .I1(\cols_V_reg_321_reg[31] [55]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[58]_i_1 
       (.I0(data_p2[58]),
        .I1(\cols_V_reg_321_reg[31] [56]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[59]_i_1 
       (.I0(data_p2[59]),
        .I1(\cols_V_reg_321_reg[31] [57]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(\cols_V_reg_321_reg[31] [5]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[60]_i_1 
       (.I0(data_p2[60]),
        .I1(\cols_V_reg_321_reg[31] [58]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[61]_i_1 
       (.I0(data_p2[61]),
        .I1(\cols_V_reg_321_reg[31] [59]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[61]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[62]_i_1 
       (.I0(data_p2[62]),
        .I1(\cols_V_reg_321_reg[31] [60]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[62]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8AC0)) 
    \data_p1[63]_i_1 
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(rs2f_wreq_ack),
        .I2(Q),
        .I3(state),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[63]_i_2 
       (.I0(data_p2[63]),
        .I1(\cols_V_reg_321_reg[31] [61]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[63]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(\cols_V_reg_321_reg[31] [6]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(\cols_V_reg_321_reg[31] [7]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(\cols_V_reg_321_reg[31] [8]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(\cols_V_reg_321_reg[31] [9]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\q_reg[63] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(\q_reg[63] [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(\q_reg[63] [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(\q_reg[63] [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(\q_reg[63] [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(\q_reg[63] [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(\q_reg[63] [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(\q_reg[63] [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(\q_reg[63] [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(\q_reg[63] [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(\q_reg[63] [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\q_reg[63] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(\q_reg[63] [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(\q_reg[63] [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(\q_reg[63] [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(\q_reg[63] [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(\q_reg[63] [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(\q_reg[63] [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(\q_reg[63] [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(\q_reg[63] [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(\q_reg[63] [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(\q_reg[63] [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(\q_reg[63] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_0 ),
        .Q(\q_reg[63] [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(\q_reg[63] [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(\q_reg[63] [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(\q_reg[63] [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(\q_reg[63] [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(\q_reg[63] [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(\q_reg[63] [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(\q_reg[63] [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(\q_reg[63] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(\q_reg[63] [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(\q_reg[63] [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(\q_reg[63] [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(\q_reg[63] [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(\q_reg[63] [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(\q_reg[63] [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(\q_reg[63] [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(\q_reg[63] [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(\q_reg[63] [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(\q_reg[63] [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(\q_reg[63] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(\q_reg[63] [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(\q_reg[63] [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(\q_reg[63] [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(\q_reg[63] [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(\q_reg[63] [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(\q_reg[63] [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(\q_reg[63] [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(\q_reg[63] [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(\q_reg[63] [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(\q_reg[63] [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(\q_reg[63] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_0 ),
        .Q(\q_reg[63] [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_0 ),
        .Q(\q_reg[63] [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_0 ),
        .Q(\q_reg[63] [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_0 ),
        .Q(\q_reg[63] [61]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(\q_reg[63] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(\q_reg[63] [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(\q_reg[63] [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(\q_reg[63] [9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [30]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [31]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [32]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [33]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [34]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [35]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [36]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [37]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [38]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [39]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [40]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [41]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [42]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [43]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [44]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [45]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [46]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [47]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [48]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [49]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [50]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [51]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [52]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [53]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [54]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [55]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [56]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [57]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [58]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [59]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [60]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [61]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_321_reg[31] [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h8AFFEEAA)) 
    s_ready_t_i_1
       (.I0(s_ready_t_reg_0),
        .I1(rs2f_wreq_ack),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(Q),
        .I4(state),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'hFC44CCCC)) 
    \state[0]_i_1 
       (.I0(rs2f_wreq_ack),
        .I1(Q),
        .I2(s_ready_t_reg_0),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(state),
        .O(\state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hAEFF)) 
    \state[1]_i_1__1 
       (.I0(rs2f_wreq_ack),
        .I1(state),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(Q),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "image_filter_hostmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_reg_slice_29
   (hostmem_ARREADY,
    Q,
    \q_reg[63] ,
    ap_rst_n,
    ap_clk,
    rs2f_rreq_ack,
    \ap_CS_fsm_reg[3] ,
    \cols_V_reg_404_reg[31] ,
    \ap_CS_fsm_reg[3]_0 );
  output hostmem_ARREADY;
  output [0:0]Q;
  output [61:0]\q_reg[63] ;
  input ap_rst_n;
  input ap_clk;
  input rs2f_rreq_ack;
  input [0:0]\ap_CS_fsm_reg[3] ;
  input [61:0]\cols_V_reg_404_reg[31] ;
  input [0:0]\ap_CS_fsm_reg[3]_0 ;

  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire [61:0]\cols_V_reg_404_reg[31] ;
  wire \data_p1[0]_i_1__0_n_0 ;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[1]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__1_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[32]_i_1__0_n_0 ;
  wire \data_p1[33]_i_1__0_n_0 ;
  wire \data_p1[34]_i_1__0_n_0 ;
  wire \data_p1[35]_i_1__0_n_0 ;
  wire \data_p1[36]_i_1__0_n_0 ;
  wire \data_p1[37]_i_1__0_n_0 ;
  wire \data_p1[38]_i_1__0_n_0 ;
  wire \data_p1[39]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[40]_i_1__0_n_0 ;
  wire \data_p1[41]_i_1__0_n_0 ;
  wire \data_p1[42]_i_1__0_n_0 ;
  wire \data_p1[43]_i_1__0_n_0 ;
  wire \data_p1[44]_i_1__0_n_0 ;
  wire \data_p1[45]_i_1__0_n_0 ;
  wire \data_p1[46]_i_1__0_n_0 ;
  wire \data_p1[47]_i_1__0_n_0 ;
  wire \data_p1[48]_i_1__0_n_0 ;
  wire \data_p1[49]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[50]_i_1__0_n_0 ;
  wire \data_p1[51]_i_1__0_n_0 ;
  wire \data_p1[52]_i_1__0_n_0 ;
  wire \data_p1[53]_i_1__0_n_0 ;
  wire \data_p1[54]_i_1__0_n_0 ;
  wire \data_p1[55]_i_1__0_n_0 ;
  wire \data_p1[56]_i_1__0_n_0 ;
  wire \data_p1[57]_i_1__0_n_0 ;
  wire \data_p1[58]_i_1__0_n_0 ;
  wire \data_p1[59]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[60]_i_1__0_n_0 ;
  wire \data_p1[61]_i_1__0_n_0 ;
  wire \data_p1[62]_i_1__0_n_0 ;
  wire \data_p1[63]_i_2__0_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [63:0]data_p2;
  wire hostmem_ARREADY;
  wire load_p1;
  wire [61:0]\q_reg[63] ;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1__0_n_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[0]_i_1__0 
       (.I0(data_p2[0]),
        .I1(\cols_V_reg_404_reg[31] [0]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[10]_i_1__0 
       (.I0(data_p2[10]),
        .I1(\cols_V_reg_404_reg[31] [10]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[11]_i_1__0 
       (.I0(data_p2[11]),
        .I1(\cols_V_reg_404_reg[31] [11]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[12]_i_1__0 
       (.I0(data_p2[12]),
        .I1(\cols_V_reg_404_reg[31] [12]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[13]_i_1__0 
       (.I0(data_p2[13]),
        .I1(\cols_V_reg_404_reg[31] [13]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[14]_i_1__0 
       (.I0(data_p2[14]),
        .I1(\cols_V_reg_404_reg[31] [14]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[15]_i_1__0 
       (.I0(data_p2[15]),
        .I1(\cols_V_reg_404_reg[31] [15]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[16]_i_1__0 
       (.I0(data_p2[16]),
        .I1(\cols_V_reg_404_reg[31] [16]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[17]_i_1__0 
       (.I0(data_p2[17]),
        .I1(\cols_V_reg_404_reg[31] [17]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[18]_i_1__0 
       (.I0(data_p2[18]),
        .I1(\cols_V_reg_404_reg[31] [18]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[19]_i_1__0 
       (.I0(data_p2[19]),
        .I1(\cols_V_reg_404_reg[31] [19]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[1]_i_1__0 
       (.I0(data_p2[1]),
        .I1(\cols_V_reg_404_reg[31] [1]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[20]_i_1__0 
       (.I0(data_p2[20]),
        .I1(\cols_V_reg_404_reg[31] [20]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[21]_i_1__0 
       (.I0(data_p2[21]),
        .I1(\cols_V_reg_404_reg[31] [21]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[22]_i_1__0 
       (.I0(data_p2[22]),
        .I1(\cols_V_reg_404_reg[31] [22]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[23]_i_1__1 
       (.I0(data_p2[23]),
        .I1(\cols_V_reg_404_reg[31] [23]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[23]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[24]_i_1__0 
       (.I0(data_p2[24]),
        .I1(\cols_V_reg_404_reg[31] [24]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[25]_i_1__0 
       (.I0(data_p2[25]),
        .I1(\cols_V_reg_404_reg[31] [25]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[26]_i_1__0 
       (.I0(data_p2[26]),
        .I1(\cols_V_reg_404_reg[31] [26]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[27]_i_1__0 
       (.I0(data_p2[27]),
        .I1(\cols_V_reg_404_reg[31] [27]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[28]_i_1__0 
       (.I0(data_p2[28]),
        .I1(\cols_V_reg_404_reg[31] [28]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[29]_i_1__0 
       (.I0(data_p2[29]),
        .I1(\cols_V_reg_404_reg[31] [29]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[2]_i_1__0 
       (.I0(data_p2[2]),
        .I1(\cols_V_reg_404_reg[31] [2]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[32]_i_1__0 
       (.I0(data_p2[32]),
        .I1(\cols_V_reg_404_reg[31] [30]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[32]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[33]_i_1__0 
       (.I0(data_p2[33]),
        .I1(\cols_V_reg_404_reg[31] [31]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[33]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[34]_i_1__0 
       (.I0(data_p2[34]),
        .I1(\cols_V_reg_404_reg[31] [32]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[34]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[35]_i_1__0 
       (.I0(data_p2[35]),
        .I1(\cols_V_reg_404_reg[31] [33]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[35]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[36]_i_1__0 
       (.I0(data_p2[36]),
        .I1(\cols_V_reg_404_reg[31] [34]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[36]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[37]_i_1__0 
       (.I0(data_p2[37]),
        .I1(\cols_V_reg_404_reg[31] [35]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[37]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[38]_i_1__0 
       (.I0(data_p2[38]),
        .I1(\cols_V_reg_404_reg[31] [36]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[38]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[39]_i_1__0 
       (.I0(data_p2[39]),
        .I1(\cols_V_reg_404_reg[31] [37]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[39]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[3]_i_1__0 
       (.I0(data_p2[3]),
        .I1(\cols_V_reg_404_reg[31] [3]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[40]_i_1__0 
       (.I0(data_p2[40]),
        .I1(\cols_V_reg_404_reg[31] [38]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[40]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[41]_i_1__0 
       (.I0(data_p2[41]),
        .I1(\cols_V_reg_404_reg[31] [39]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[41]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[42]_i_1__0 
       (.I0(data_p2[42]),
        .I1(\cols_V_reg_404_reg[31] [40]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[42]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[43]_i_1__0 
       (.I0(data_p2[43]),
        .I1(\cols_V_reg_404_reg[31] [41]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[43]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[44]_i_1__0 
       (.I0(data_p2[44]),
        .I1(\cols_V_reg_404_reg[31] [42]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[44]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[45]_i_1__0 
       (.I0(data_p2[45]),
        .I1(\cols_V_reg_404_reg[31] [43]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[45]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[46]_i_1__0 
       (.I0(data_p2[46]),
        .I1(\cols_V_reg_404_reg[31] [44]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[46]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[47]_i_1__0 
       (.I0(data_p2[47]),
        .I1(\cols_V_reg_404_reg[31] [45]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[47]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[48]_i_1__0 
       (.I0(data_p2[48]),
        .I1(\cols_V_reg_404_reg[31] [46]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[48]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[49]_i_1__0 
       (.I0(data_p2[49]),
        .I1(\cols_V_reg_404_reg[31] [47]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[49]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[4]_i_1__0 
       (.I0(data_p2[4]),
        .I1(\cols_V_reg_404_reg[31] [4]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[50]_i_1__0 
       (.I0(data_p2[50]),
        .I1(\cols_V_reg_404_reg[31] [48]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[50]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[51]_i_1__0 
       (.I0(data_p2[51]),
        .I1(\cols_V_reg_404_reg[31] [49]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[51]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[52]_i_1__0 
       (.I0(data_p2[52]),
        .I1(\cols_V_reg_404_reg[31] [50]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[52]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[53]_i_1__0 
       (.I0(data_p2[53]),
        .I1(\cols_V_reg_404_reg[31] [51]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[53]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[54]_i_1__0 
       (.I0(data_p2[54]),
        .I1(\cols_V_reg_404_reg[31] [52]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[54]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[55]_i_1__0 
       (.I0(data_p2[55]),
        .I1(\cols_V_reg_404_reg[31] [53]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[55]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[56]_i_1__0 
       (.I0(data_p2[56]),
        .I1(\cols_V_reg_404_reg[31] [54]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[56]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[57]_i_1__0 
       (.I0(data_p2[57]),
        .I1(\cols_V_reg_404_reg[31] [55]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[57]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[58]_i_1__0 
       (.I0(data_p2[58]),
        .I1(\cols_V_reg_404_reg[31] [56]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[58]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[59]_i_1__0 
       (.I0(data_p2[59]),
        .I1(\cols_V_reg_404_reg[31] [57]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[59]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[5]_i_1__0 
       (.I0(data_p2[5]),
        .I1(\cols_V_reg_404_reg[31] [5]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[60]_i_1__0 
       (.I0(data_p2[60]),
        .I1(\cols_V_reg_404_reg[31] [58]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[60]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[61]_i_1__0 
       (.I0(data_p2[61]),
        .I1(\cols_V_reg_404_reg[31] [59]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[61]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[62]_i_1__0 
       (.I0(data_p2[62]),
        .I1(\cols_V_reg_404_reg[31] [60]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[62]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8AC0)) 
    \data_p1[63]_i_1__0 
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(rs2f_rreq_ack),
        .I2(Q),
        .I3(state),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[63]_i_2__0 
       (.I0(data_p2[63]),
        .I1(\cols_V_reg_404_reg[31] [61]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[63]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[6]_i_1__0 
       (.I0(data_p2[6]),
        .I1(\cols_V_reg_404_reg[31] [6]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[7]_i_1__0 
       (.I0(data_p2[7]),
        .I1(\cols_V_reg_404_reg[31] [7]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[8]_i_1__0 
       (.I0(data_p2[8]),
        .I1(\cols_V_reg_404_reg[31] [8]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[9]_i_1__0 
       (.I0(data_p2[9]),
        .I1(\cols_V_reg_404_reg[31] [9]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_0 ),
        .Q(\q_reg[63] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\q_reg[63] [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\q_reg[63] [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\q_reg[63] [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\q_reg[63] [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\q_reg[63] [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(\q_reg[63] [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\q_reg[63] [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\q_reg[63] [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\q_reg[63] [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\q_reg[63] [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_0 ),
        .Q(\q_reg[63] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\q_reg[63] [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\q_reg[63] [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\q_reg[63] [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_0 ),
        .Q(\q_reg[63] [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\q_reg[63] [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\q_reg[63] [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\q_reg[63] [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\q_reg[63] [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\q_reg[63] [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\q_reg[63] [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\q_reg[63] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_0 ),
        .Q(\q_reg[63] [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_0 ),
        .Q(\q_reg[63] [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_0 ),
        .Q(\q_reg[63] [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_0 ),
        .Q(\q_reg[63] [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_0 ),
        .Q(\q_reg[63] [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_0 ),
        .Q(\q_reg[63] [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_0 ),
        .Q(\q_reg[63] [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_0 ),
        .Q(\q_reg[63] [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\q_reg[63] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_0 ),
        .Q(\q_reg[63] [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_0 ),
        .Q(\q_reg[63] [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_0 ),
        .Q(\q_reg[63] [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_0 ),
        .Q(\q_reg[63] [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_0 ),
        .Q(\q_reg[63] [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_0 ),
        .Q(\q_reg[63] [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_0 ),
        .Q(\q_reg[63] [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_0 ),
        .Q(\q_reg[63] [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_0 ),
        .Q(\q_reg[63] [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_0 ),
        .Q(\q_reg[63] [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\q_reg[63] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_0 ),
        .Q(\q_reg[63] [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_0 ),
        .Q(\q_reg[63] [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_0 ),
        .Q(\q_reg[63] [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_0 ),
        .Q(\q_reg[63] [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_0 ),
        .Q(\q_reg[63] [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_0 ),
        .Q(\q_reg[63] [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_0 ),
        .Q(\q_reg[63] [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_0 ),
        .Q(\q_reg[63] [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_0 ),
        .Q(\q_reg[63] [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_0 ),
        .Q(\q_reg[63] [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\q_reg[63] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_0 ),
        .Q(\q_reg[63] [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_0 ),
        .Q(\q_reg[63] [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_0 ),
        .Q(\q_reg[63] [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2__0_n_0 ),
        .Q(\q_reg[63] [61]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\q_reg[63] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\q_reg[63] [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\q_reg[63] [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\q_reg[63] [9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [30]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [31]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [32]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [33]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [34]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [35]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [36]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [37]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [38]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [39]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [40]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [41]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [42]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [43]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [44]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [45]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [46]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [47]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [48]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [49]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [50]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [51]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [52]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [53]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [54]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [55]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [56]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [57]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [58]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [59]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [60]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [61]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\cols_V_reg_404_reg[31] [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h8AFFEEAA)) 
    s_ready_t_i_1__0
       (.I0(hostmem_ARREADY),
        .I1(rs2f_rreq_ack),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(Q),
        .I4(state),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(hostmem_ARREADY),
        .R(ap_rst_n));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hFC44CCCC)) 
    \state[0]_i_1__0 
       (.I0(rs2f_rreq_ack),
        .I1(Q),
        .I2(hostmem_ARREADY),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(state),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hAEFF)) 
    \state[1]_i_1__0 
       (.I0(rs2f_rreq_ack),
        .I1(state),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(Q),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(Q),
        .R(ap_rst_n));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(ap_rst_n));
endmodule

(* ORIG_REF_NAME = "image_filter_hostmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    Q,
    \dout_buf_reg[0] ,
    \tmp_14_reg_458_reg[7] ,
    ap_rst_n,
    ap_clk,
    Array2Mat_U0_m_axi_in_V_RREADY,
    \bus_wide_gen.rdata_valid_t_reg ,
    \bus_wide_gen.data_buf_reg[23] );
  output rdata_ack_t;
  output [0:0]Q;
  output \dout_buf_reg[0] ;
  output [23:0]\tmp_14_reg_458_reg[7] ;
  input ap_rst_n;
  input ap_clk;
  input Array2Mat_U0_m_axi_in_V_RREADY;
  input \bus_wide_gen.rdata_valid_t_reg ;
  input [23:0]\bus_wide_gen.data_buf_reg[23] ;

  wire Array2Mat_U0_m_axi_in_V_RREADY;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire [23:0]\bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \data_p1[0]_i_1__1_n_0 ;
  wire \data_p1[10]_i_1__1_n_0 ;
  wire \data_p1[11]_i_1__1_n_0 ;
  wire \data_p1[12]_i_1__1_n_0 ;
  wire \data_p1[13]_i_1__1_n_0 ;
  wire \data_p1[14]_i_1__1_n_0 ;
  wire \data_p1[15]_i_1__1_n_0 ;
  wire \data_p1[16]_i_1__1_n_0 ;
  wire \data_p1[17]_i_1__1_n_0 ;
  wire \data_p1[18]_i_1__1_n_0 ;
  wire \data_p1[19]_i_1__1_n_0 ;
  wire \data_p1[1]_i_1__1_n_0 ;
  wire \data_p1[20]_i_1__1_n_0 ;
  wire \data_p1[21]_i_1__1_n_0 ;
  wire \data_p1[22]_i_1__1_n_0 ;
  wire \data_p1[23]_i_2_n_0 ;
  wire \data_p1[2]_i_1__1_n_0 ;
  wire \data_p1[3]_i_1__1_n_0 ;
  wire \data_p1[4]_i_1__1_n_0 ;
  wire \data_p1[5]_i_1__1_n_0 ;
  wire \data_p1[6]_i_1__1_n_0 ;
  wire \data_p1[7]_i_1__1_n_0 ;
  wire \data_p1[8]_i_1__1_n_0 ;
  wire \data_p1[9]_i_1__1_n_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire \dout_buf_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire rdata_ack_t;
  wire s_ready_t_i_1__1_n_0;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [23:0]\tmp_14_reg_458_reg[7] ;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[0]_i_1__1 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(\bus_wide_gen.data_buf_reg[23] [0]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[10]_i_1__1 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(\bus_wide_gen.data_buf_reg[23] [10]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[11]_i_1__1 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(\bus_wide_gen.data_buf_reg[23] [11]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[12]_i_1__1 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(\bus_wide_gen.data_buf_reg[23] [12]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[13]_i_1__1 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(\bus_wide_gen.data_buf_reg[23] [13]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[14]_i_1__1 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(\bus_wide_gen.data_buf_reg[23] [14]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[15]_i_1__1 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(\bus_wide_gen.data_buf_reg[23] [15]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[16]_i_1__1 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(\bus_wide_gen.data_buf_reg[23] [16]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[16]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[17]_i_1__1 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(\bus_wide_gen.data_buf_reg[23] [17]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[17]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[18]_i_1__1 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(\bus_wide_gen.data_buf_reg[23] [18]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[18]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[19]_i_1__1 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(\bus_wide_gen.data_buf_reg[23] [19]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[19]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[1]_i_1__1 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(\bus_wide_gen.data_buf_reg[23] [1]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[20]_i_1__1 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(\bus_wide_gen.data_buf_reg[23] [20]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[20]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[21]_i_1__1 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(\bus_wide_gen.data_buf_reg[23] [21]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[21]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[22]_i_1__1 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(\bus_wide_gen.data_buf_reg[23] [22]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[22]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h8AC0)) 
    \data_p1[23]_i_1__0 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(Array2Mat_U0_m_axi_in_V_RREADY),
        .I2(Q),
        .I3(state),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[23]_i_2 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23] [23]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[2]_i_1__1 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(\bus_wide_gen.data_buf_reg[23] [2]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[3]_i_1__1 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(\bus_wide_gen.data_buf_reg[23] [3]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[4]_i_1__1 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(\bus_wide_gen.data_buf_reg[23] [4]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[5]_i_1__1 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(\bus_wide_gen.data_buf_reg[23] [5]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[6]_i_1__1 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(\bus_wide_gen.data_buf_reg[23] [6]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[7]_i_1__1 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(\bus_wide_gen.data_buf_reg[23] [7]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[8]_i_1__1 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(\bus_wide_gen.data_buf_reg[23] [8]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[9]_i_1__1 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(\bus_wide_gen.data_buf_reg[23] [9]),
        .I2(Q),
        .I3(state),
        .O(\data_p1[9]_i_1__1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_0 ),
        .Q(\tmp_14_reg_458_reg[7] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_0 ),
        .Q(\tmp_14_reg_458_reg[7] [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_0 ),
        .Q(\tmp_14_reg_458_reg[7] [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_0 ),
        .Q(\tmp_14_reg_458_reg[7] [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_0 ),
        .Q(\tmp_14_reg_458_reg[7] [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_0 ),
        .Q(\tmp_14_reg_458_reg[7] [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_0 ),
        .Q(\tmp_14_reg_458_reg[7] [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_0 ),
        .Q(\tmp_14_reg_458_reg[7] [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_0 ),
        .Q(\tmp_14_reg_458_reg[7] [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_0 ),
        .Q(\tmp_14_reg_458_reg[7] [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_0 ),
        .Q(\tmp_14_reg_458_reg[7] [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_0 ),
        .Q(\tmp_14_reg_458_reg[7] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_0 ),
        .Q(\tmp_14_reg_458_reg[7] [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_0 ),
        .Q(\tmp_14_reg_458_reg[7] [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_0 ),
        .Q(\tmp_14_reg_458_reg[7] [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_2_n_0 ),
        .Q(\tmp_14_reg_458_reg[7] [23]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_0 ),
        .Q(\tmp_14_reg_458_reg[7] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_0 ),
        .Q(\tmp_14_reg_458_reg[7] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_0 ),
        .Q(\tmp_14_reg_458_reg[7] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_0 ),
        .Q(\tmp_14_reg_458_reg[7] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_0 ),
        .Q(\tmp_14_reg_458_reg[7] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_0 ),
        .Q(\tmp_14_reg_458_reg[7] [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_0 ),
        .Q(\tmp_14_reg_458_reg[7] [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_0 ),
        .Q(\tmp_14_reg_458_reg[7] [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[23]_i_1 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(rdata_ack_t),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[23] [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[23] [10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[23] [11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[23] [12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[23] [13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[23] [14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[23] [15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[23] [16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[23] [17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[23] [18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[23] [19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[23] [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[23] [20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[23] [21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[23] [22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[23] [23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[23] [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[23] [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[23] [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[23] [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[23] [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[23] [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[23] [8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[23] [9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \raddr[7]_i_3 
       (.I0(rdata_ack_t),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .O(\dout_buf_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h8AFFEEAA)) 
    s_ready_t_i_1__1
       (.I0(rdata_ack_t),
        .I1(Array2Mat_U0_m_axi_in_V_RREADY),
        .I2(\bus_wide_gen.rdata_valid_t_reg ),
        .I3(Q),
        .I4(state),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(rdata_ack_t),
        .R(ap_rst_n));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hFC44CCCC)) 
    \state[0]_i_1__1 
       (.I0(Array2Mat_U0_m_axi_in_V_RREADY),
        .I1(Q),
        .I2(rdata_ack_t),
        .I3(\bus_wide_gen.rdata_valid_t_reg ),
        .I4(state),
        .O(\state[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hAEFF)) 
    \state[1]_i_1 
       (.I0(Array2Mat_U0_m_axi_in_V_RREADY),
        .I1(state),
        .I2(\bus_wide_gen.rdata_valid_t_reg ),
        .I3(Q),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(Q),
        .R(ap_rst_n));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(ap_rst_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_throttl
   (Q,
    AWREADY_Dummy,
    \could_multi_bursts.loop_cnt_reg[0] ,
    \throttl_cnt_reg[7]_0 ,
    req_en__6,
    \could_multi_bursts.loop_cnt_reg[0]_0 ,
    D,
    \could_multi_bursts.awlen_buf_reg[3] ,
    throttl_cnt10_out__4,
    m_axi_hostmem_AWREADY,
    SR,
    E,
    ap_clk);
  output [1:0]Q;
  output AWREADY_Dummy;
  output \could_multi_bursts.loop_cnt_reg[0] ;
  output \throttl_cnt_reg[7]_0 ;
  output req_en__6;
  output \could_multi_bursts.loop_cnt_reg[0]_0 ;
  input [1:0]D;
  input [1:0]\could_multi_bursts.awlen_buf_reg[3] ;
  input throttl_cnt10_out__4;
  input m_axi_hostmem_AWREADY;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire AWREADY_Dummy;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [1:0]\could_multi_bursts.awlen_buf_reg[3] ;
  wire \could_multi_bursts.loop_cnt_reg[0] ;
  wire \could_multi_bursts.loop_cnt_reg[0]_0 ;
  wire m_axi_hostmem_AWREADY;
  wire m_axi_hostmem_AWVALID_INST_0_i_2_n_0;
  wire m_axi_hostmem_AWVALID_INST_0_i_3_n_0;
  wire [3:2]p_0_in__3;
  wire req_en__6;
  wire throttl_cnt10_out__4;
  wire \throttl_cnt[4]_i_1_n_0 ;
  wire \throttl_cnt[5]_i_1_n_0 ;
  wire \throttl_cnt[6]_i_1_n_0 ;
  wire \throttl_cnt[7]_i_2_n_0 ;
  wire \throttl_cnt[7]_i_5_n_0 ;
  wire [7:2]throttl_cnt_reg;
  wire \throttl_cnt_reg[7]_0 ;

  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \could_multi_bursts.AWVALID_Dummy_i_2 
       (.I0(m_axi_hostmem_AWREADY),
        .I1(\could_multi_bursts.loop_cnt_reg[0] ),
        .I2(throttl_cnt_reg[6]),
        .I3(throttl_cnt_reg[7]),
        .I4(throttl_cnt_reg[5]),
        .I5(throttl_cnt_reg[4]),
        .O(AWREADY_Dummy));
  LUT4 #(
    .INIT(16'h0001)) 
    \could_multi_bursts.awaddr_buf[31]_i_5 
       (.I0(throttl_cnt_reg[6]),
        .I1(throttl_cnt_reg[7]),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt_reg[4]),
        .O(\could_multi_bursts.loop_cnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.awaddr_buf[31]_i_6 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(throttl_cnt_reg[3]),
        .I3(throttl_cnt_reg[2]),
        .O(\could_multi_bursts.loop_cnt_reg[0] ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    m_axi_hostmem_AWVALID_INST_0_i_1
       (.I0(throttl_cnt_reg[4]),
        .I1(throttl_cnt_reg[5]),
        .I2(throttl_cnt_reg[7]),
        .I3(throttl_cnt_reg[6]),
        .I4(m_axi_hostmem_AWVALID_INST_0_i_2_n_0),
        .I5(m_axi_hostmem_AWVALID_INST_0_i_3_n_0),
        .O(req_en__6));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h1)) 
    m_axi_hostmem_AWVALID_INST_0_i_2
       (.I0(throttl_cnt_reg[2]),
        .I1(throttl_cnt_reg[3]),
        .O(m_axi_hostmem_AWVALID_INST_0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h1)) 
    m_axi_hostmem_AWVALID_INST_0_i_3
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(m_axi_hostmem_AWVALID_INST_0_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \throttl_cnt[2]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] [0]),
        .I1(throttl_cnt10_out__4),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(throttl_cnt_reg[2]),
        .O(p_0_in__3[2]));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \throttl_cnt[3]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] [1]),
        .I1(throttl_cnt10_out__4),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(throttl_cnt_reg[2]),
        .I5(throttl_cnt_reg[3]),
        .O(p_0_in__3[3]));
  LUT6 #(
    .INIT(64'h4444444444444441)) 
    \throttl_cnt[4]_i_1 
       (.I0(throttl_cnt10_out__4),
        .I1(throttl_cnt_reg[4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(throttl_cnt_reg[2]),
        .I5(throttl_cnt_reg[3]),
        .O(\throttl_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444414444)) 
    \throttl_cnt[5]_i_1 
       (.I0(throttl_cnt10_out__4),
        .I1(throttl_cnt_reg[5]),
        .I2(throttl_cnt_reg[3]),
        .I3(throttl_cnt_reg[2]),
        .I4(m_axi_hostmem_AWVALID_INST_0_i_3_n_0),
        .I5(throttl_cnt_reg[4]),
        .O(\throttl_cnt[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \throttl_cnt[6]_i_1 
       (.I0(throttl_cnt10_out__4),
        .I1(throttl_cnt_reg[6]),
        .I2(\throttl_cnt[7]_i_5_n_0 ),
        .O(\throttl_cnt[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h4441)) 
    \throttl_cnt[7]_i_2 
       (.I0(throttl_cnt10_out__4),
        .I1(throttl_cnt_reg[7]),
        .I2(\throttl_cnt[7]_i_5_n_0 ),
        .I3(throttl_cnt_reg[6]),
        .O(\throttl_cnt[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \throttl_cnt[7]_i_4 
       (.I0(throttl_cnt_reg[7]),
        .I1(throttl_cnt_reg[6]),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt_reg[4]),
        .I4(m_axi_hostmem_AWVALID_INST_0_i_3_n_0),
        .I5(m_axi_hostmem_AWVALID_INST_0_i_2_n_0),
        .O(\throttl_cnt_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \throttl_cnt[7]_i_5 
       (.I0(throttl_cnt_reg[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(throttl_cnt_reg[2]),
        .I4(throttl_cnt_reg[3]),
        .I5(throttl_cnt_reg[5]),
        .O(\throttl_cnt[7]_i_5_n_0 ));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__3[2]),
        .Q(throttl_cnt_reg[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__3[3]),
        .Q(throttl_cnt_reg[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\throttl_cnt[4]_i_1_n_0 ),
        .Q(throttl_cnt_reg[4]),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\throttl_cnt[5]_i_1_n_0 ),
        .Q(throttl_cnt_reg[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\throttl_cnt[6]_i_1_n_0 ),
        .Q(throttl_cnt_reg[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\throttl_cnt[7]_i_2_n_0 ),
        .Q(throttl_cnt_reg[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_write
   (hostmem_WREADY,
    s_ready_t_reg,
    m_axi_hostmem_BREADY,
    empty_n_reg,
    m_axi_hostmem_WVALID,
    m_axi_hostmem_WLAST,
    \throttl_cnt_reg[1] ,
    \m_axi_hostmem_AWLEN[3] ,
    throttl_cnt10_out__4,
    E,
    m_axi_hostmem_AWVALID,
    m_axi_hostmem_AWADDR,
    ap_NS_fsm1,
    r_V_fu_272_p2,
    m_axi_hostmem_WDATA,
    m_axi_hostmem_WSTRB,
    ap_clk,
    D,
    WEBWE,
    SR,
    ap_rst_n,
    push,
    AWREADY_Dummy,
    Q,
    m_axi_hostmem_WREADY,
    m_axi_hostmem_BVALID,
    \throttl_cnt_reg[6] ,
    \throttl_cnt_reg[1]_0 ,
    m_axi_hostmem_AWREADY,
    \throttl_cnt_reg[1]_1 ,
    \throttl_cnt_reg[7] ,
    req_en__6,
    \cols_V_reg_321_reg[31] ,
    \ap_CS_fsm_reg[3] );
  output hostmem_WREADY;
  output s_ready_t_reg;
  output m_axi_hostmem_BREADY;
  output empty_n_reg;
  output m_axi_hostmem_WVALID;
  output m_axi_hostmem_WLAST;
  output [1:0]\throttl_cnt_reg[1] ;
  output [3:0]\m_axi_hostmem_AWLEN[3] ;
  output throttl_cnt10_out__4;
  output [0:0]E;
  output m_axi_hostmem_AWVALID;
  output [28:0]m_axi_hostmem_AWADDR;
  output ap_NS_fsm1;
  output [0:0]r_V_fu_272_p2;
  output [63:0]m_axi_hostmem_WDATA;
  output [3:0]m_axi_hostmem_WSTRB;
  input ap_clk;
  input [23:0]D;
  input [0:0]WEBWE;
  input [0:0]SR;
  input ap_rst_n;
  input push;
  input AWREADY_Dummy;
  input [1:0]Q;
  input m_axi_hostmem_WREADY;
  input m_axi_hostmem_BVALID;
  input \throttl_cnt_reg[6] ;
  input \throttl_cnt_reg[1]_0 ;
  input m_axi_hostmem_AWREADY;
  input [1:0]\throttl_cnt_reg[1]_1 ;
  input \throttl_cnt_reg[7] ;
  input req_en__6;
  input [61:0]\cols_V_reg_321_reg[31] ;
  input [0:0]\ap_CS_fsm_reg[3] ;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [23:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [31:2]align_len0;
  wire align_len0__0;
  wire \align_len0_inferred__1/i__carry__0_n_0 ;
  wire \align_len0_inferred__1/i__carry__0_n_1 ;
  wire \align_len0_inferred__1/i__carry__0_n_2 ;
  wire \align_len0_inferred__1/i__carry__0_n_3 ;
  wire \align_len0_inferred__1/i__carry__1_n_0 ;
  wire \align_len0_inferred__1/i__carry__1_n_1 ;
  wire \align_len0_inferred__1/i__carry__1_n_2 ;
  wire \align_len0_inferred__1/i__carry__1_n_3 ;
  wire \align_len0_inferred__1/i__carry__2_n_0 ;
  wire \align_len0_inferred__1/i__carry__2_n_1 ;
  wire \align_len0_inferred__1/i__carry__2_n_2 ;
  wire \align_len0_inferred__1/i__carry__2_n_3 ;
  wire \align_len0_inferred__1/i__carry__3_n_0 ;
  wire \align_len0_inferred__1/i__carry__3_n_1 ;
  wire \align_len0_inferred__1/i__carry__3_n_2 ;
  wire \align_len0_inferred__1/i__carry__3_n_3 ;
  wire \align_len0_inferred__1/i__carry__4_n_0 ;
  wire \align_len0_inferred__1/i__carry__4_n_1 ;
  wire \align_len0_inferred__1/i__carry__4_n_2 ;
  wire \align_len0_inferred__1/i__carry__4_n_3 ;
  wire \align_len0_inferred__1/i__carry__5_n_0 ;
  wire \align_len0_inferred__1/i__carry__5_n_1 ;
  wire \align_len0_inferred__1/i__carry__5_n_2 ;
  wire \align_len0_inferred__1/i__carry__5_n_3 ;
  wire \align_len0_inferred__1/i__carry__6_n_2 ;
  wire \align_len0_inferred__1/i__carry__6_n_3 ;
  wire \align_len0_inferred__1/i__carry_n_0 ;
  wire \align_len0_inferred__1/i__carry_n_1 ;
  wire \align_len0_inferred__1/i__carry_n_2 ;
  wire \align_len0_inferred__1/i__carry_n_3 ;
  wire \align_len_reg_n_0_[10] ;
  wire \align_len_reg_n_0_[11] ;
  wire \align_len_reg_n_0_[12] ;
  wire \align_len_reg_n_0_[13] ;
  wire \align_len_reg_n_0_[14] ;
  wire \align_len_reg_n_0_[15] ;
  wire \align_len_reg_n_0_[16] ;
  wire \align_len_reg_n_0_[17] ;
  wire \align_len_reg_n_0_[18] ;
  wire \align_len_reg_n_0_[19] ;
  wire \align_len_reg_n_0_[20] ;
  wire \align_len_reg_n_0_[21] ;
  wire \align_len_reg_n_0_[22] ;
  wire \align_len_reg_n_0_[23] ;
  wire \align_len_reg_n_0_[24] ;
  wire \align_len_reg_n_0_[25] ;
  wire \align_len_reg_n_0_[26] ;
  wire \align_len_reg_n_0_[27] ;
  wire \align_len_reg_n_0_[28] ;
  wire \align_len_reg_n_0_[29] ;
  wire \align_len_reg_n_0_[2] ;
  wire \align_len_reg_n_0_[30] ;
  wire \align_len_reg_n_0_[31] ;
  wire \align_len_reg_n_0_[3] ;
  wire \align_len_reg_n_0_[4] ;
  wire \align_len_reg_n_0_[5] ;
  wire \align_len_reg_n_0_[6] ;
  wire \align_len_reg_n_0_[7] ;
  wire \align_len_reg_n_0_[8] ;
  wire \align_len_reg_n_0_[9] ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:3]awaddr_tmp;
  wire [8:0]beat_len_buf;
  wire [11:3]beat_len_buf1;
  wire \beat_len_buf[2]_i_2_n_0 ;
  wire \beat_len_buf_reg[2]_i_1_n_0 ;
  wire \beat_len_buf_reg[2]_i_1_n_1 ;
  wire \beat_len_buf_reg[2]_i_1_n_2 ;
  wire \beat_len_buf_reg[2]_i_1_n_3 ;
  wire \beat_len_buf_reg[6]_i_1_n_0 ;
  wire \beat_len_buf_reg[6]_i_1_n_1 ;
  wire \beat_len_buf_reg[6]_i_1_n_2 ;
  wire \beat_len_buf_reg[6]_i_1_n_3 ;
  wire \beat_len_buf_reg[8]_i_1_n_3 ;
  wire buff_wdata_n_10;
  wire buff_wdata_n_11;
  wire buff_wdata_n_12;
  wire buff_wdata_n_13;
  wire buff_wdata_n_14;
  wire buff_wdata_n_15;
  wire buff_wdata_n_20;
  wire buff_wdata_n_21;
  wire buff_wdata_n_22;
  wire buff_wdata_n_23;
  wire buff_wdata_n_24;
  wire buff_wdata_n_25;
  wire buff_wdata_n_26;
  wire buff_wdata_n_27;
  wire buff_wdata_n_28;
  wire buff_wdata_n_29;
  wire buff_wdata_n_30;
  wire buff_wdata_n_31;
  wire buff_wdata_n_32;
  wire buff_wdata_n_33;
  wire buff_wdata_n_34;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire buff_wdata_n_42;
  wire buff_wdata_n_43;
  wire buff_wdata_n_44;
  wire buff_wdata_n_45;
  wire buff_wdata_n_46;
  wire buff_wdata_n_47;
  wire buff_wdata_n_48;
  wire buff_wdata_n_49;
  wire buff_wdata_n_50;
  wire buff_wdata_n_51;
  wire buff_wdata_n_8;
  wire buff_wdata_n_9;
  wire burst_valid;
  wire \bus_wide_gen.data_buf ;
  wire \bus_wide_gen.data_buf2_out ;
  wire \bus_wide_gen.data_buf3_out ;
  wire \bus_wide_gen.data_buf5_out ;
  wire \bus_wide_gen.fifo_burst_n_1 ;
  wire \bus_wide_gen.fifo_burst_n_10 ;
  wire \bus_wide_gen.fifo_burst_n_11 ;
  wire \bus_wide_gen.fifo_burst_n_12 ;
  wire \bus_wide_gen.fifo_burst_n_13 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_15 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_18 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_20 ;
  wire \bus_wide_gen.fifo_burst_n_21 ;
  wire \bus_wide_gen.fifo_burst_n_22 ;
  wire \bus_wide_gen.fifo_burst_n_23 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_25 ;
  wire \bus_wide_gen.fifo_burst_n_32 ;
  wire \bus_wide_gen.fifo_burst_n_33 ;
  wire \bus_wide_gen.fifo_burst_n_34 ;
  wire \bus_wide_gen.fifo_burst_n_35 ;
  wire \bus_wide_gen.fifo_burst_n_36 ;
  wire \bus_wide_gen.fifo_burst_n_37 ;
  wire \bus_wide_gen.fifo_burst_n_38 ;
  wire \bus_wide_gen.fifo_burst_n_39 ;
  wire \bus_wide_gen.fifo_burst_n_40 ;
  wire \bus_wide_gen.fifo_burst_n_41 ;
  wire \bus_wide_gen.fifo_burst_n_42 ;
  wire \bus_wide_gen.fifo_burst_n_43 ;
  wire \bus_wide_gen.fifo_burst_n_44 ;
  wire \bus_wide_gen.fifo_burst_n_45 ;
  wire \bus_wide_gen.fifo_burst_n_46 ;
  wire \bus_wide_gen.fifo_burst_n_47 ;
  wire \bus_wide_gen.fifo_burst_n_48 ;
  wire \bus_wide_gen.fifo_burst_n_49 ;
  wire \bus_wide_gen.fifo_burst_n_50 ;
  wire \bus_wide_gen.fifo_burst_n_51 ;
  wire \bus_wide_gen.fifo_burst_n_6 ;
  wire \bus_wide_gen.fifo_burst_n_7 ;
  wire \bus_wide_gen.fifo_burst_n_8 ;
  wire \bus_wide_gen.fifo_burst_n_9 ;
  wire \bus_wide_gen.first_pad_reg_n_0 ;
  wire \bus_wide_gen.len_cnt[7]_i_6_n_0 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg__0 ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[1] ;
  wire [61:0]\cols_V_reg_321_reg[31] ;
  wire \could_multi_bursts.awaddr_buf[5]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[5]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[5]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_8_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_3 ;
  wire \could_multi_bursts.last_loop__8 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_0 ;
  wire [4:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [31:2]data1;
  wire data_valid;
  wire empty_n_reg;
  wire [31:2]end_addr;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire end_addr_carry__0_i_1_n_0;
  wire end_addr_carry__0_i_2_n_0;
  wire end_addr_carry__0_i_3_n_0;
  wire end_addr_carry__0_i_4_n_0;
  wire end_addr_carry__0_n_0;
  wire end_addr_carry__0_n_1;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__1_i_1_n_0;
  wire end_addr_carry__1_i_2_n_0;
  wire end_addr_carry__1_i_3_n_0;
  wire end_addr_carry__1_i_4_n_0;
  wire end_addr_carry__1_n_0;
  wire end_addr_carry__1_n_1;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__2_i_1_n_0;
  wire end_addr_carry__2_i_2_n_0;
  wire end_addr_carry__2_i_3_n_0;
  wire end_addr_carry__2_i_4_n_0;
  wire end_addr_carry__2_n_0;
  wire end_addr_carry__2_n_1;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__3_i_1_n_0;
  wire end_addr_carry__3_i_2_n_0;
  wire end_addr_carry__3_i_3_n_0;
  wire end_addr_carry__3_i_4_n_0;
  wire end_addr_carry__3_n_0;
  wire end_addr_carry__3_n_1;
  wire end_addr_carry__3_n_2;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__4_i_1_n_0;
  wire end_addr_carry__4_i_2_n_0;
  wire end_addr_carry__4_i_3_n_0;
  wire end_addr_carry__4_i_4_n_0;
  wire end_addr_carry__4_n_0;
  wire end_addr_carry__4_n_1;
  wire end_addr_carry__4_n_2;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__5_i_1_n_0;
  wire end_addr_carry__5_i_2_n_0;
  wire end_addr_carry__5_i_3_n_0;
  wire end_addr_carry__5_i_4_n_0;
  wire end_addr_carry__5_n_0;
  wire end_addr_carry__5_n_1;
  wire end_addr_carry__5_n_2;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__6_i_1_n_0;
  wire end_addr_carry__6_i_2_n_0;
  wire end_addr_carry__6_n_3;
  wire end_addr_carry_i_1_n_0;
  wire end_addr_carry_i_2_n_0;
  wire end_addr_carry_i_3_n_0;
  wire end_addr_carry_i_4_n_0;
  wire end_addr_carry_n_0;
  wire end_addr_carry_n_1;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire fifo_resp_ready;
  wire [60:32]fifo_wreq_data;
  wire fifo_wreq_n_100;
  wire fifo_wreq_n_101;
  wire fifo_wreq_n_2;
  wire fifo_wreq_n_3;
  wire fifo_wreq_n_4;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wreq_n_77;
  wire fifo_wreq_n_78;
  wire fifo_wreq_n_79;
  wire fifo_wreq_n_80;
  wire fifo_wreq_n_81;
  wire fifo_wreq_n_82;
  wire fifo_wreq_n_83;
  wire fifo_wreq_n_84;
  wire fifo_wreq_n_85;
  wire fifo_wreq_n_86;
  wire fifo_wreq_n_87;
  wire fifo_wreq_n_88;
  wire fifo_wreq_n_89;
  wire fifo_wreq_n_90;
  wire fifo_wreq_n_91;
  wire fifo_wreq_n_92;
  wire fifo_wreq_n_93;
  wire fifo_wreq_n_94;
  wire fifo_wreq_n_95;
  wire fifo_wreq_n_96;
  wire fifo_wreq_n_97;
  wire fifo_wreq_n_98;
  wire fifo_wreq_n_99;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_0;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire hostmem_WREADY;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire [28:0]m_axi_hostmem_AWADDR;
  wire [3:0]\m_axi_hostmem_AWLEN[3] ;
  wire m_axi_hostmem_AWREADY;
  wire m_axi_hostmem_AWVALID;
  wire m_axi_hostmem_BREADY;
  wire m_axi_hostmem_BVALID;
  wire [63:0]m_axi_hostmem_WDATA;
  wire m_axi_hostmem_WLAST;
  wire m_axi_hostmem_WREADY;
  wire [3:0]m_axi_hostmem_WSTRB;
  wire m_axi_hostmem_WVALID;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [4:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [19:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_47_in;
  wire p_51_in;
  wire push;
  wire push_0;
  wire [29:0]q__0;
  wire [0:0]r_V_fu_272_p2;
  wire req_en__6;
  wire rs2f_wreq_ack;
  wire [63:0]rs2f_wreq_data;
  wire rs2f_wreq_valid;
  wire s_ready_t_reg;
  wire [31:2]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_end_buf_reg_n_0_[2] ;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf[4]_i_1_n_0 ;
  wire \sect_len_buf[5]_i_1_n_0 ;
  wire \sect_len_buf[6]_i_1_n_0 ;
  wire \sect_len_buf[7]_i_1_n_0 ;
  wire \sect_len_buf[8]_i_2_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \start_addr_buf_reg_n_0_[10] ;
  wire \start_addr_buf_reg_n_0_[11] ;
  wire \start_addr_buf_reg_n_0_[2] ;
  wire \start_addr_buf_reg_n_0_[3] ;
  wire \start_addr_buf_reg_n_0_[4] ;
  wire \start_addr_buf_reg_n_0_[5] ;
  wire \start_addr_buf_reg_n_0_[6] ;
  wire \start_addr_buf_reg_n_0_[7] ;
  wire \start_addr_buf_reg_n_0_[8] ;
  wire \start_addr_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire throttl_cnt10_out__4;
  wire [1:0]\throttl_cnt_reg[1] ;
  wire \throttl_cnt_reg[1]_0 ;
  wire [1:0]\throttl_cnt_reg[1]_1 ;
  wire \throttl_cnt_reg[6] ;
  wire \throttl_cnt_reg[7] ;
  wire [3:0]tmp_strb;
  wire [5:0]usedw_reg;
  wire wreq_handling_reg_n_0;
  wire [0:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_align_len0_inferred__1/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_align_len0_inferred__1/i__carry__6_O_UNCONNECTED ;
  wire [0:0]\NLW_beat_len_buf_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_beat_len_buf_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_beat_len_buf_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_8_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_8_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\align_len0_inferred__1/i__carry_n_0 ,\align_len0_inferred__1/i__carry_n_1 ,\align_len0_inferred__1/i__carry_n_2 ,\align_len0_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({fifo_wreq_data[34:32],1'b0}),
        .O({align_len0[4:2],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({fifo_wreq_n_88,fifo_wreq_n_89,fifo_wreq_n_90,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__0 
       (.CI(\align_len0_inferred__1/i__carry_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__0_n_0 ,\align_len0_inferred__1/i__carry__0_n_1 ,\align_len0_inferred__1/i__carry__0_n_2 ,\align_len0_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[38:35]),
        .O(align_len0[8:5]),
        .S({fifo_wreq_n_84,fifo_wreq_n_85,fifo_wreq_n_86,fifo_wreq_n_87}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__1 
       (.CI(\align_len0_inferred__1/i__carry__0_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__1_n_0 ,\align_len0_inferred__1/i__carry__1_n_1 ,\align_len0_inferred__1/i__carry__1_n_2 ,\align_len0_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[42:39]),
        .O(align_len0[12:9]),
        .S({fifo_wreq_n_80,fifo_wreq_n_81,fifo_wreq_n_82,fifo_wreq_n_83}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__2 
       (.CI(\align_len0_inferred__1/i__carry__1_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__2_n_0 ,\align_len0_inferred__1/i__carry__2_n_1 ,\align_len0_inferred__1/i__carry__2_n_2 ,\align_len0_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[46:43]),
        .O(align_len0[16:13]),
        .S({fifo_wreq_n_76,fifo_wreq_n_77,fifo_wreq_n_78,fifo_wreq_n_79}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__3 
       (.CI(\align_len0_inferred__1/i__carry__2_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__3_n_0 ,\align_len0_inferred__1/i__carry__3_n_1 ,\align_len0_inferred__1/i__carry__3_n_2 ,\align_len0_inferred__1/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[50:47]),
        .O(align_len0[20:17]),
        .S({fifo_wreq_n_72,fifo_wreq_n_73,fifo_wreq_n_74,fifo_wreq_n_75}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__4 
       (.CI(\align_len0_inferred__1/i__carry__3_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__4_n_0 ,\align_len0_inferred__1/i__carry__4_n_1 ,\align_len0_inferred__1/i__carry__4_n_2 ,\align_len0_inferred__1/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[54:51]),
        .O(align_len0[24:21]),
        .S({fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__5 
       (.CI(\align_len0_inferred__1/i__carry__4_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__5_n_0 ,\align_len0_inferred__1/i__carry__5_n_1 ,\align_len0_inferred__1/i__carry__5_n_2 ,\align_len0_inferred__1/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[58:55]),
        .O(align_len0[28:25]),
        .S({fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__6 
       (.CI(\align_len0_inferred__1/i__carry__5_n_0 ),
        .CO({\NLW_align_len0_inferred__1/i__carry__6_CO_UNCONNECTED [3:2],\align_len0_inferred__1/i__carry__6_n_2 ,\align_len0_inferred__1/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_wreq_data[60:59]}),
        .O({\NLW_align_len0_inferred__1/i__carry__6_O_UNCONNECTED [3],align_len0[31:29]}),
        .S({1'b0,fifo_wreq_n_2,fifo_wreq_n_3,fifo_wreq_n_4}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[10]),
        .Q(\align_len_reg_n_0_[10] ),
        .R(fifo_wreq_n_101));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[11]),
        .Q(\align_len_reg_n_0_[11] ),
        .R(fifo_wreq_n_101));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[12]),
        .Q(\align_len_reg_n_0_[12] ),
        .R(fifo_wreq_n_101));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[13]),
        .Q(\align_len_reg_n_0_[13] ),
        .R(fifo_wreq_n_101));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[14]),
        .Q(\align_len_reg_n_0_[14] ),
        .R(fifo_wreq_n_101));
  FDRE \align_len_reg[15] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[15]),
        .Q(\align_len_reg_n_0_[15] ),
        .R(fifo_wreq_n_101));
  FDRE \align_len_reg[16] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[16]),
        .Q(\align_len_reg_n_0_[16] ),
        .R(fifo_wreq_n_101));
  FDRE \align_len_reg[17] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[17]),
        .Q(\align_len_reg_n_0_[17] ),
        .R(fifo_wreq_n_101));
  FDRE \align_len_reg[18] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[18]),
        .Q(\align_len_reg_n_0_[18] ),
        .R(fifo_wreq_n_101));
  FDRE \align_len_reg[19] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[19]),
        .Q(\align_len_reg_n_0_[19] ),
        .R(fifo_wreq_n_101));
  FDRE \align_len_reg[20] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[20]),
        .Q(\align_len_reg_n_0_[20] ),
        .R(fifo_wreq_n_101));
  FDRE \align_len_reg[21] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[21]),
        .Q(\align_len_reg_n_0_[21] ),
        .R(fifo_wreq_n_101));
  FDRE \align_len_reg[22] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[22]),
        .Q(\align_len_reg_n_0_[22] ),
        .R(fifo_wreq_n_101));
  FDRE \align_len_reg[23] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[23]),
        .Q(\align_len_reg_n_0_[23] ),
        .R(fifo_wreq_n_101));
  FDRE \align_len_reg[24] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[24]),
        .Q(\align_len_reg_n_0_[24] ),
        .R(fifo_wreq_n_101));
  FDRE \align_len_reg[25] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[25]),
        .Q(\align_len_reg_n_0_[25] ),
        .R(fifo_wreq_n_101));
  FDRE \align_len_reg[26] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[26]),
        .Q(\align_len_reg_n_0_[26] ),
        .R(fifo_wreq_n_101));
  FDRE \align_len_reg[27] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[27]),
        .Q(\align_len_reg_n_0_[27] ),
        .R(fifo_wreq_n_101));
  FDRE \align_len_reg[28] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[28]),
        .Q(\align_len_reg_n_0_[28] ),
        .R(fifo_wreq_n_101));
  FDRE \align_len_reg[29] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[29]),
        .Q(\align_len_reg_n_0_[29] ),
        .R(fifo_wreq_n_101));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[2]),
        .Q(\align_len_reg_n_0_[2] ),
        .R(fifo_wreq_n_101));
  FDRE \align_len_reg[30] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[30]),
        .Q(\align_len_reg_n_0_[30] ),
        .R(fifo_wreq_n_101));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(fifo_wreq_n_101));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[3]),
        .Q(\align_len_reg_n_0_[3] ),
        .R(fifo_wreq_n_101));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[4]),
        .Q(\align_len_reg_n_0_[4] ),
        .R(fifo_wreq_n_101));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[5]),
        .Q(\align_len_reg_n_0_[5] ),
        .R(fifo_wreq_n_101));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[6]),
        .Q(\align_len_reg_n_0_[6] ),
        .R(fifo_wreq_n_101));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[7]),
        .Q(\align_len_reg_n_0_[7] ),
        .R(fifo_wreq_n_101));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[8]),
        .Q(\align_len_reg_n_0_[8] ),
        .R(fifo_wreq_n_101));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(align_len0[9]),
        .Q(\align_len_reg_n_0_[9] ),
        .R(fifo_wreq_n_101));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[2]_i_2 
       (.I0(\align_len_reg_n_0_[2] ),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(\beat_len_buf[2]_i_2_n_0 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[1]),
        .R(SR));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[2]_i_1_n_0 ,\beat_len_buf_reg[2]_i_1_n_1 ,\beat_len_buf_reg[2]_i_1_n_2 ,\beat_len_buf_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\align_len_reg_n_0_[2] }),
        .O({beat_len_buf1[5:3],\NLW_beat_len_buf_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\align_len_reg_n_0_[5] ,\align_len_reg_n_0_[4] ,\align_len_reg_n_0_[3] ,\beat_len_buf[2]_i_2_n_0 }));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[5]),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[6]_i_1 
       (.CI(\beat_len_buf_reg[2]_i_1_n_0 ),
        .CO({\beat_len_buf_reg[6]_i_1_n_0 ,\beat_len_buf_reg[6]_i_1_n_1 ,\beat_len_buf_reg[6]_i_1_n_2 ,\beat_len_buf_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[9:6]),
        .S({\align_len_reg_n_0_[9] ,\align_len_reg_n_0_[8] ,\align_len_reg_n_0_[7] ,\align_len_reg_n_0_[6] }));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[8]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[8]_i_1 
       (.CI(\beat_len_buf_reg[6]_i_1_n_0 ),
        .CO({\NLW_beat_len_buf_reg[8]_i_1_CO_UNCONNECTED [3:1],\beat_len_buf_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_beat_len_buf_reg[8]_i_1_O_UNCONNECTED [3:2],beat_len_buf1[11:10]}),
        .S({1'b0,1'b0,\align_len_reg_n_0_[11] ,\align_len_reg_n_0_[10] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_buffer buff_wdata
       (.D(D),
        .DI(buff_wdata_n_8),
        .Q(usedw_reg),
        .S({buff_wdata_n_9,buff_wdata_n_10,buff_wdata_n_11,buff_wdata_n_12}),
        .SR(SR),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_wide_gen.WVALID_Dummy_reg (m_axi_hostmem_WVALID),
        .\bus_wide_gen.strb_buf_reg[3] ({tmp_strb,buff_wdata_n_20,buff_wdata_n_21,buff_wdata_n_22,buff_wdata_n_23,buff_wdata_n_24,buff_wdata_n_25,buff_wdata_n_26,buff_wdata_n_27,buff_wdata_n_28,buff_wdata_n_29,buff_wdata_n_30,buff_wdata_n_31,buff_wdata_n_32,buff_wdata_n_33,buff_wdata_n_34,buff_wdata_n_35,buff_wdata_n_36,buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40,buff_wdata_n_41,buff_wdata_n_42,buff_wdata_n_43,buff_wdata_n_44,buff_wdata_n_45,buff_wdata_n_46,buff_wdata_n_47,buff_wdata_n_48,buff_wdata_n_49,buff_wdata_n_50,buff_wdata_n_51}),
        .data_valid(data_valid),
        .hostmem_WREADY(hostmem_WREADY),
        .m_axi_hostmem_WREADY(m_axi_hostmem_WREADY),
        .push(push),
        .\usedw_reg[5]_0 ({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .\usedw_reg[7]_0 ({buff_wdata_n_13,buff_wdata_n_14,buff_wdata_n_15}));
  FDRE \bus_wide_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_48 ),
        .Q(m_axi_hostmem_WLAST),
        .R(SR));
  FDRE \bus_wide_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_37 ),
        .Q(m_axi_hostmem_WVALID),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_51),
        .Q(m_axi_hostmem_WDATA[0]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_41),
        .Q(m_axi_hostmem_WDATA[10]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_40),
        .Q(m_axi_hostmem_WDATA[11]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_39),
        .Q(m_axi_hostmem_WDATA[12]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_38),
        .Q(m_axi_hostmem_WDATA[13]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_37),
        .Q(m_axi_hostmem_WDATA[14]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_36),
        .Q(m_axi_hostmem_WDATA[15]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_35),
        .Q(m_axi_hostmem_WDATA[16]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_34),
        .Q(m_axi_hostmem_WDATA[17]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_33),
        .Q(m_axi_hostmem_WDATA[18]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_32),
        .Q(m_axi_hostmem_WDATA[19]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_50),
        .Q(m_axi_hostmem_WDATA[1]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_31),
        .Q(m_axi_hostmem_WDATA[20]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_30),
        .Q(m_axi_hostmem_WDATA[21]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_29),
        .Q(m_axi_hostmem_WDATA[22]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_28),
        .Q(m_axi_hostmem_WDATA[23]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_27),
        .Q(m_axi_hostmem_WDATA[24]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_26),
        .Q(m_axi_hostmem_WDATA[25]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_25),
        .Q(m_axi_hostmem_WDATA[26]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_24),
        .Q(m_axi_hostmem_WDATA[27]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_23),
        .Q(m_axi_hostmem_WDATA[28]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_22),
        .Q(m_axi_hostmem_WDATA[29]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_49),
        .Q(m_axi_hostmem_WDATA[2]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_21),
        .Q(m_axi_hostmem_WDATA[30]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_20),
        .Q(m_axi_hostmem_WDATA[31]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[32] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_51),
        .Q(m_axi_hostmem_WDATA[32]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[33] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_50),
        .Q(m_axi_hostmem_WDATA[33]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[34] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_49),
        .Q(m_axi_hostmem_WDATA[34]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[35] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_48),
        .Q(m_axi_hostmem_WDATA[35]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[36] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_47),
        .Q(m_axi_hostmem_WDATA[36]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[37] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_46),
        .Q(m_axi_hostmem_WDATA[37]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[38] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_45),
        .Q(m_axi_hostmem_WDATA[38]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[39] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_44),
        .Q(m_axi_hostmem_WDATA[39]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_48),
        .Q(m_axi_hostmem_WDATA[3]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[40] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_43),
        .Q(m_axi_hostmem_WDATA[40]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[41] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_42),
        .Q(m_axi_hostmem_WDATA[41]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[42] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_41),
        .Q(m_axi_hostmem_WDATA[42]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[43] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_40),
        .Q(m_axi_hostmem_WDATA[43]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[44] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_39),
        .Q(m_axi_hostmem_WDATA[44]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[45] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_38),
        .Q(m_axi_hostmem_WDATA[45]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[46] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_37),
        .Q(m_axi_hostmem_WDATA[46]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[47] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_36),
        .Q(m_axi_hostmem_WDATA[47]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[48] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_35),
        .Q(m_axi_hostmem_WDATA[48]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[49] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_34),
        .Q(m_axi_hostmem_WDATA[49]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_47),
        .Q(m_axi_hostmem_WDATA[4]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[50] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_33),
        .Q(m_axi_hostmem_WDATA[50]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[51] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_32),
        .Q(m_axi_hostmem_WDATA[51]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[52] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_31),
        .Q(m_axi_hostmem_WDATA[52]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[53] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_30),
        .Q(m_axi_hostmem_WDATA[53]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[54] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_29),
        .Q(m_axi_hostmem_WDATA[54]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[55] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_28),
        .Q(m_axi_hostmem_WDATA[55]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[56] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_27),
        .Q(m_axi_hostmem_WDATA[56]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[57] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_26),
        .Q(m_axi_hostmem_WDATA[57]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[58] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_25),
        .Q(m_axi_hostmem_WDATA[58]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[59] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_24),
        .Q(m_axi_hostmem_WDATA[59]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_46),
        .Q(m_axi_hostmem_WDATA[5]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[60] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_23),
        .Q(m_axi_hostmem_WDATA[60]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[61] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_22),
        .Q(m_axi_hostmem_WDATA[61]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[62] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_21),
        .Q(m_axi_hostmem_WDATA[62]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[63] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_20),
        .Q(m_axi_hostmem_WDATA[63]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_45),
        .Q(m_axi_hostmem_WDATA[6]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_44),
        .Q(m_axi_hostmem_WDATA[7]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_43),
        .Q(m_axi_hostmem_WDATA[8]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_42),
        .Q(m_axi_hostmem_WDATA[9]),
        .R(\bus_wide_gen.data_buf5_out ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .CO(last_sect),
        .D({\bus_wide_gen.fifo_burst_n_6 ,\bus_wide_gen.fifo_burst_n_7 ,\bus_wide_gen.fifo_burst_n_8 ,\bus_wide_gen.fifo_burst_n_9 ,\bus_wide_gen.fifo_burst_n_10 ,\bus_wide_gen.fifo_burst_n_11 ,\bus_wide_gen.fifo_burst_n_12 ,\bus_wide_gen.fifo_burst_n_13 ,\bus_wide_gen.fifo_burst_n_14 ,\bus_wide_gen.fifo_burst_n_15 ,\bus_wide_gen.fifo_burst_n_16 ,\bus_wide_gen.fifo_burst_n_17 ,\bus_wide_gen.fifo_burst_n_18 ,\bus_wide_gen.fifo_burst_n_19 ,\bus_wide_gen.fifo_burst_n_20 ,\bus_wide_gen.fifo_burst_n_21 ,\bus_wide_gen.fifo_burst_n_22 ,\bus_wide_gen.fifo_burst_n_23 ,\bus_wide_gen.fifo_burst_n_24 ,\bus_wide_gen.fifo_burst_n_25 }),
        .E(align_len0__0),
        .O(data1[2]),
        .Q({\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_wide_gen.WLAST_Dummy_reg (\bus_wide_gen.fifo_burst_n_48 ),
        .\bus_wide_gen.WVALID_Dummy_reg (\bus_wide_gen.fifo_burst_n_37 ),
        .\bus_wide_gen.WVALID_Dummy_reg_0 (m_axi_hostmem_WVALID),
        .\bus_wide_gen.data_buf_reg[0] (\bus_wide_gen.data_buf5_out ),
        .\bus_wide_gen.data_buf_reg[32] (\bus_wide_gen.data_buf ),
        .\bus_wide_gen.data_buf_reg[32]_0 (\bus_wide_gen.data_buf2_out ),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.fifo_burst_n_38 ),
        .\bus_wide_gen.first_pad_reg_0 (\bus_wide_gen.first_pad_reg_n_0 ),
        .\bus_wide_gen.len_cnt_reg[7] (\bus_wide_gen.fifo_burst_n_47 ),
        .\bus_wide_gen.len_cnt_reg[7]_0 (\bus_wide_gen.len_cnt_reg__0 ),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.fifo_burst_n_50 ),
        .\bus_wide_gen.pad_oh_reg_reg[1]_0 (\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .\bus_wide_gen.strb_buf_reg[0] (\bus_wide_gen.data_buf3_out ),
        .\bus_wide_gen.strb_buf_reg[3] (\bus_wide_gen.fifo_burst_n_49 ),
        .\could_multi_bursts.AWVALID_Dummy_reg (\bus_wide_gen.fifo_burst_n_1 ),
        .\could_multi_bursts.awaddr_buf_reg[3] (\bus_wide_gen.fifo_burst_n_32 ),
        .\could_multi_bursts.awaddr_buf_reg[3]_0 (\bus_wide_gen.fifo_burst_n_33 ),
        .\could_multi_bursts.last_loop__8 (\could_multi_bursts.last_loop__8 ),
        .\could_multi_bursts.last_sect_buf_reg (\bus_wide_gen.fifo_burst_n_39 ),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .\could_multi_bursts.loop_cnt_reg[4] (\bus_wide_gen.fifo_burst_n_41 ),
        .\could_multi_bursts.loop_cnt_reg[4]_0 (\could_multi_bursts.loop_cnt_reg__0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (\bus_wide_gen.fifo_burst_n_35 ),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .data_valid(data_valid),
        .empty_n_reg_0(fifo_wreq_n_99),
        .\end_addr_buf_reg[2] (\end_addr_buf_reg_n_0_[2] ),
        .fifo_resp_ready(fifo_resp_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_0),
        .in({\bus_wide_gen.fifo_burst_n_43 ,\bus_wide_gen.fifo_burst_n_44 ,\bus_wide_gen.fifo_burst_n_45 ,\bus_wide_gen.fifo_burst_n_46 }),
        .invalid_len_event_reg1(invalid_len_event_reg1),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(\bus_wide_gen.fifo_burst_n_36 ),
        .m_axi_hostmem_AWREADY(m_axi_hostmem_AWREADY),
        .m_axi_hostmem_WLAST(m_axi_hostmem_WLAST),
        .m_axi_hostmem_WREADY(m_axi_hostmem_WREADY),
        .next_wreq(next_wreq),
        .p_47_in(p_47_in),
        .p_51_in(p_51_in),
        .\q_reg[0]_0 (\bus_wide_gen.fifo_burst_n_40 ),
        .\sect_addr_buf_reg[2] (\bus_wide_gen.fifo_burst_n_42 ),
        .\sect_addr_buf_reg[2]_0 (\sect_addr_buf_reg_n_0_[2] ),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (\sect_cnt_reg_n_0_[0] ),
        .\sect_cnt_reg[18] (first_sect),
        .\sect_end_buf_reg[2] (\bus_wide_gen.fifo_burst_n_51 ),
        .\sect_end_buf_reg[2]_0 (\sect_end_buf_reg_n_0_[2] ),
        .\sect_len_buf_reg[8] ({\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] ,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\throttl_cnt_reg[1] (\throttl_cnt_reg[1]_0 ),
        .\throttl_cnt_reg[6] (\throttl_cnt_reg[6] ),
        .wreq_handling_reg(\bus_wide_gen.fifo_burst_n_34 ),
        .wreq_handling_reg_0(wreq_handling_reg_n_0));
  FDSE \bus_wide_gen.first_pad_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_38 ),
        .Q(\bus_wide_gen.first_pad_reg_n_0 ),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[2]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bus_wide_gen.len_cnt[3]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bus_wide_gen.len_cnt[4]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bus_wide_gen.len_cnt[5]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [4]),
        .I5(\bus_wide_gen.len_cnt_reg__0 [5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1 
       (.I0(\bus_wide_gen.len_cnt[7]_i_6_n_0 ),
        .I1(\bus_wide_gen.len_cnt_reg__0 [6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[7]_i_3 
       (.I0(\bus_wide_gen.len_cnt[7]_i_6_n_0 ),
        .I1(\bus_wide_gen.len_cnt_reg__0 [6]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_6 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [5]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I5(\bus_wide_gen.len_cnt_reg__0 [4]),
        .O(\bus_wide_gen.len_cnt[7]_i_6_n_0 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[0]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [0]),
        .R(\bus_wide_gen.fifo_burst_n_47 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[1]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [1]),
        .R(\bus_wide_gen.fifo_burst_n_47 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[2]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [2]),
        .R(\bus_wide_gen.fifo_burst_n_47 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[3]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [3]),
        .R(\bus_wide_gen.fifo_burst_n_47 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[4]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [4]),
        .R(\bus_wide_gen.fifo_burst_n_47 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[5]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [5]),
        .R(\bus_wide_gen.fifo_burst_n_47 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[6]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [6]),
        .R(\bus_wide_gen.fifo_burst_n_47 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[7]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [7]),
        .R(\bus_wide_gen.fifo_burst_n_47 ));
  FDRE \bus_wide_gen.pad_oh_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_50 ),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE \bus_wide_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(tmp_strb[0]),
        .Q(m_axi_hostmem_WSTRB[0]),
        .R(\bus_wide_gen.fifo_burst_n_49 ));
  FDRE \bus_wide_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(tmp_strb[1]),
        .Q(m_axi_hostmem_WSTRB[1]),
        .R(\bus_wide_gen.fifo_burst_n_49 ));
  FDRE \bus_wide_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(tmp_strb[2]),
        .Q(m_axi_hostmem_WSTRB[2]),
        .R(\bus_wide_gen.fifo_burst_n_49 ));
  FDRE \bus_wide_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(tmp_strb[3]),
        .Q(m_axi_hostmem_WSTRB[3]),
        .R(\bus_wide_gen.fifo_burst_n_49 ));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_1 ),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.fifo_burst_n_32 ),
        .I3(data1[10]),
        .I4(\bus_wide_gen.fifo_burst_n_33 ),
        .I5(\sect_addr_buf_reg_n_0_[10] ),
        .O(awaddr_tmp[10]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.fifo_burst_n_32 ),
        .I3(data1[11]),
        .I4(\bus_wide_gen.fifo_burst_n_33 ),
        .I5(\sect_addr_buf_reg_n_0_[11] ),
        .O(awaddr_tmp[11]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.fifo_burst_n_32 ),
        .I3(data1[12]),
        .I4(\bus_wide_gen.fifo_burst_n_33 ),
        .I5(\sect_addr_buf_reg_n_0_[12] ),
        .O(awaddr_tmp[12]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.fifo_burst_n_32 ),
        .I3(data1[13]),
        .I4(\bus_wide_gen.fifo_burst_n_33 ),
        .I5(\sect_addr_buf_reg_n_0_[13] ),
        .O(awaddr_tmp[13]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.fifo_burst_n_32 ),
        .I3(data1[14]),
        .I4(\bus_wide_gen.fifo_burst_n_33 ),
        .I5(\sect_addr_buf_reg_n_0_[14] ),
        .O(awaddr_tmp[14]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.fifo_burst_n_32 ),
        .I3(data1[15]),
        .I4(\bus_wide_gen.fifo_burst_n_33 ),
        .I5(\sect_addr_buf_reg_n_0_[15] ),
        .O(awaddr_tmp[15]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.fifo_burst_n_32 ),
        .I3(data1[16]),
        .I4(\bus_wide_gen.fifo_burst_n_33 ),
        .I5(\sect_addr_buf_reg_n_0_[16] ),
        .O(awaddr_tmp[16]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.fifo_burst_n_32 ),
        .I3(data1[17]),
        .I4(\bus_wide_gen.fifo_burst_n_33 ),
        .I5(\sect_addr_buf_reg_n_0_[17] ),
        .O(awaddr_tmp[17]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.fifo_burst_n_32 ),
        .I3(data1[18]),
        .I4(\bus_wide_gen.fifo_burst_n_33 ),
        .I5(\sect_addr_buf_reg_n_0_[18] ),
        .O(awaddr_tmp[18]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.fifo_burst_n_32 ),
        .I3(data1[19]),
        .I4(\bus_wide_gen.fifo_burst_n_33 ),
        .I5(\sect_addr_buf_reg_n_0_[19] ),
        .O(awaddr_tmp[19]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.fifo_burst_n_32 ),
        .I3(data1[20]),
        .I4(\bus_wide_gen.fifo_burst_n_33 ),
        .I5(\sect_addr_buf_reg_n_0_[20] ),
        .O(awaddr_tmp[20]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.fifo_burst_n_32 ),
        .I3(data1[21]),
        .I4(\bus_wide_gen.fifo_burst_n_33 ),
        .I5(\sect_addr_buf_reg_n_0_[21] ),
        .O(awaddr_tmp[21]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.fifo_burst_n_32 ),
        .I3(data1[22]),
        .I4(\bus_wide_gen.fifo_burst_n_33 ),
        .I5(\sect_addr_buf_reg_n_0_[22] ),
        .O(awaddr_tmp[22]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.fifo_burst_n_32 ),
        .I3(data1[23]),
        .I4(\bus_wide_gen.fifo_burst_n_33 ),
        .I5(\sect_addr_buf_reg_n_0_[23] ),
        .O(awaddr_tmp[23]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.fifo_burst_n_32 ),
        .I3(data1[24]),
        .I4(\bus_wide_gen.fifo_burst_n_33 ),
        .I5(\sect_addr_buf_reg_n_0_[24] ),
        .O(awaddr_tmp[24]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.fifo_burst_n_32 ),
        .I3(data1[25]),
        .I4(\bus_wide_gen.fifo_burst_n_33 ),
        .I5(\sect_addr_buf_reg_n_0_[25] ),
        .O(awaddr_tmp[25]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.fifo_burst_n_32 ),
        .I3(data1[26]),
        .I4(\bus_wide_gen.fifo_burst_n_33 ),
        .I5(\sect_addr_buf_reg_n_0_[26] ),
        .O(awaddr_tmp[26]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.fifo_burst_n_32 ),
        .I3(data1[27]),
        .I4(\bus_wide_gen.fifo_burst_n_33 ),
        .I5(\sect_addr_buf_reg_n_0_[27] ),
        .O(awaddr_tmp[27]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.fifo_burst_n_32 ),
        .I3(data1[28]),
        .I4(\bus_wide_gen.fifo_burst_n_33 ),
        .I5(\sect_addr_buf_reg_n_0_[28] ),
        .O(awaddr_tmp[28]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.fifo_burst_n_32 ),
        .I3(data1[29]),
        .I4(\bus_wide_gen.fifo_burst_n_33 ),
        .I5(\sect_addr_buf_reg_n_0_[29] ),
        .O(awaddr_tmp[29]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.fifo_burst_n_32 ),
        .I3(data1[30]),
        .I4(\bus_wide_gen.fifo_burst_n_33 ),
        .I5(\sect_addr_buf_reg_n_0_[30] ),
        .O(awaddr_tmp[30]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[31]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.fifo_burst_n_32 ),
        .I3(data1[31]),
        .I4(\bus_wide_gen.fifo_burst_n_33 ),
        .I5(\sect_addr_buf_reg_n_0_[31] ),
        .O(awaddr_tmp[31]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.fifo_burst_n_32 ),
        .I3(data1[3]),
        .I4(\bus_wide_gen.fifo_burst_n_33 ),
        .I5(\sect_addr_buf_reg_n_0_[3] ),
        .O(awaddr_tmp[3]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.fifo_burst_n_32 ),
        .I3(data1[4]),
        .I4(\bus_wide_gen.fifo_burst_n_33 ),
        .I5(\sect_addr_buf_reg_n_0_[4] ),
        .O(awaddr_tmp[4]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.fifo_burst_n_32 ),
        .I3(data1[5]),
        .I4(\bus_wide_gen.fifo_burst_n_33 ),
        .I5(\sect_addr_buf_reg_n_0_[5] ),
        .O(awaddr_tmp[5]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[5]_i_3 
       (.I0(m_axi_hostmem_AWADDR[2]),
        .I1(\m_axi_hostmem_AWLEN[3] [2]),
        .I2(\m_axi_hostmem_AWLEN[3] [1]),
        .I3(\m_axi_hostmem_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[5]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[5]_i_4 
       (.I0(m_axi_hostmem_AWADDR[1]),
        .I1(\m_axi_hostmem_AWLEN[3] [1]),
        .I2(\m_axi_hostmem_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[5]_i_5 
       (.I0(m_axi_hostmem_AWADDR[0]),
        .I1(\m_axi_hostmem_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.fifo_burst_n_32 ),
        .I3(data1[6]),
        .I4(\bus_wide_gen.fifo_burst_n_33 ),
        .I5(\sect_addr_buf_reg_n_0_[6] ),
        .O(awaddr_tmp[6]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.fifo_burst_n_32 ),
        .I3(data1[7]),
        .I4(\bus_wide_gen.fifo_burst_n_33 ),
        .I5(\sect_addr_buf_reg_n_0_[7] ),
        .O(awaddr_tmp[7]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.fifo_burst_n_32 ),
        .I3(data1[8]),
        .I4(\bus_wide_gen.fifo_burst_n_33 ),
        .I5(\sect_addr_buf_reg_n_0_[8] ),
        .O(awaddr_tmp[8]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.fifo_burst_n_32 ),
        .I3(data1[9]),
        .I4(\bus_wide_gen.fifo_burst_n_33 ),
        .I5(\sect_addr_buf_reg_n_0_[9] ),
        .O(awaddr_tmp[9]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[9]_i_3 
       (.I0(m_axi_hostmem_AWADDR[4]),
        .I1(\m_axi_hostmem_AWLEN[3] [2]),
        .I2(\m_axi_hostmem_AWLEN[3] [0]),
        .I3(\m_axi_hostmem_AWLEN[3] [1]),
        .I4(\m_axi_hostmem_AWLEN[3] [3]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.awaddr_buf[9]_i_4 
       (.I0(m_axi_hostmem_AWADDR[3]),
        .I1(\m_axi_hostmem_AWLEN[3] [3]),
        .I2(\m_axi_hostmem_AWLEN[3] [2]),
        .I3(\m_axi_hostmem_AWLEN[3] [0]),
        .I4(\m_axi_hostmem_AWLEN[3] [1]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_4_n_0 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(m_axi_hostmem_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(m_axi_hostmem_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(m_axi_hostmem_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(m_axi_hostmem_AWADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[13]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_hostmem_AWADDR[8:7]}),
        .O(data1[13:10]),
        .S(m_axi_hostmem_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(m_axi_hostmem_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(m_axi_hostmem_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(m_axi_hostmem_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(m_axi_hostmem_AWADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[17]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[17:14]),
        .S(m_axi_hostmem_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(m_axi_hostmem_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(m_axi_hostmem_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(m_axi_hostmem_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(m_axi_hostmem_AWADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[21]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[21:18]),
        .S(m_axi_hostmem_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(m_axi_hostmem_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(m_axi_hostmem_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(m_axi_hostmem_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(m_axi_hostmem_AWADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[25]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[25:22]),
        .S(m_axi_hostmem_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(m_axi_hostmem_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(m_axi_hostmem_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(m_axi_hostmem_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(m_axi_hostmem_AWADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[29]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[29:26]),
        .S(m_axi_hostmem_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(m_axi_hostmem_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(m_axi_hostmem_AWADDR[28]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_8 
       (.CI(\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_8_CO_UNCONNECTED [3:1],\could_multi_bursts.awaddr_buf_reg[31]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_8_O_UNCONNECTED [3:2],data1[31:30]}),
        .S({1'b0,1'b0,m_axi_hostmem_AWADDR[28:27]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(m_axi_hostmem_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(m_axi_hostmem_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(m_axi_hostmem_AWADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[5]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_hostmem_AWADDR[2:0],1'b0}),
        .O(data1[5:2]),
        .S({\could_multi_bursts.awaddr_buf[5]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[5]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[5]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(m_axi_hostmem_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(m_axi_hostmem_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(m_axi_hostmem_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(m_axi_hostmem_AWADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[9]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_hostmem_AWADDR[6:3]),
        .O(data1[9:6]),
        .S({m_axi_hostmem_AWADDR[6:5],\could_multi_bursts.awaddr_buf[9]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[9]_i_4_n_0 }));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\bus_wide_gen.fifo_burst_n_46 ),
        .Q(\m_axi_hostmem_AWLEN[3] [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\bus_wide_gen.fifo_burst_n_45 ),
        .Q(\m_axi_hostmem_AWLEN[3] [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\bus_wide_gen.fifo_burst_n_44 ),
        .Q(\m_axi_hostmem_AWLEN[3] [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\bus_wide_gen.fifo_burst_n_43 ),
        .Q(\m_axi_hostmem_AWLEN[3] [3]),
        .R(SR));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_39 ),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(p_0_in[4]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(\bus_wide_gen.fifo_burst_n_41 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(\bus_wide_gen.fifo_burst_n_41 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(\bus_wide_gen.fifo_burst_n_41 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(\bus_wide_gen.fifo_burst_n_41 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(\bus_wide_gen.fifo_burst_n_41 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_35 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[2]_i_1 
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(end_addr[2]));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_0,end_addr_carry_n_1,end_addr_carry_n_2,end_addr_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[5] ,\start_addr_reg_n_0_[4] ,\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] }),
        .O({end_addr[5:3],NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1_n_0,end_addr_carry_i_2_n_0,end_addr_carry_i_3_n_0,end_addr_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_0),
        .CO({end_addr_carry__0_n_0,end_addr_carry__0_n_1,end_addr_carry__0_n_2,end_addr_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[9] ,\start_addr_reg_n_0_[8] ,\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] }),
        .O(end_addr[9:6]),
        .S({end_addr_carry__0_i_1_n_0,end_addr_carry__0_i_2_n_0,end_addr_carry__0_i_3_n_0,end_addr_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1
       (.I0(\start_addr_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[9] ),
        .O(end_addr_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2
       (.I0(\start_addr_reg_n_0_[8] ),
        .I1(\align_len_reg_n_0_[8] ),
        .O(end_addr_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3
       (.I0(\start_addr_reg_n_0_[7] ),
        .I1(\align_len_reg_n_0_[7] ),
        .O(end_addr_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[6] ),
        .O(end_addr_carry__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_0),
        .CO({end_addr_carry__1_n_0,end_addr_carry__1_n_1,end_addr_carry__1_n_2,end_addr_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] ,\start_addr_reg_n_0_[11] ,\start_addr_reg_n_0_[10] }),
        .O(end_addr[13:10]),
        .S({end_addr_carry__1_i_1_n_0,end_addr_carry__1_i_2_n_0,end_addr_carry__1_i_3_n_0,end_addr_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(\align_len_reg_n_0_[13] ),
        .O(end_addr_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(\align_len_reg_n_0_[12] ),
        .O(end_addr_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3
       (.I0(\start_addr_reg_n_0_[11] ),
        .I1(\align_len_reg_n_0_[11] ),
        .O(end_addr_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4
       (.I0(\start_addr_reg_n_0_[10] ),
        .I1(\align_len_reg_n_0_[10] ),
        .O(end_addr_carry__1_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_0),
        .CO({end_addr_carry__2_n_0,end_addr_carry__2_n_1,end_addr_carry__2_n_2,end_addr_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] }),
        .O(end_addr[17:14]),
        .S({end_addr_carry__2_i_1_n_0,end_addr_carry__2_i_2_n_0,end_addr_carry__2_i_3_n_0,end_addr_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(\align_len_reg_n_0_[17] ),
        .O(end_addr_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(\align_len_reg_n_0_[16] ),
        .O(end_addr_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(\align_len_reg_n_0_[15] ),
        .O(end_addr_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(\align_len_reg_n_0_[14] ),
        .O(end_addr_carry__2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_0),
        .CO({end_addr_carry__3_n_0,end_addr_carry__3_n_1,end_addr_carry__3_n_2,end_addr_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] }),
        .O(end_addr[21:18]),
        .S({end_addr_carry__3_i_1_n_0,end_addr_carry__3_i_2_n_0,end_addr_carry__3_i_3_n_0,end_addr_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(\align_len_reg_n_0_[21] ),
        .O(end_addr_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(\align_len_reg_n_0_[20] ),
        .O(end_addr_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(\align_len_reg_n_0_[19] ),
        .O(end_addr_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(\align_len_reg_n_0_[18] ),
        .O(end_addr_carry__3_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_0),
        .CO({end_addr_carry__4_n_0,end_addr_carry__4_n_1,end_addr_carry__4_n_2,end_addr_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] }),
        .O(end_addr[25:22]),
        .S({end_addr_carry__4_i_1_n_0,end_addr_carry__4_i_2_n_0,end_addr_carry__4_i_3_n_0,end_addr_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(\align_len_reg_n_0_[25] ),
        .O(end_addr_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(\align_len_reg_n_0_[24] ),
        .O(end_addr_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(\align_len_reg_n_0_[23] ),
        .O(end_addr_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(\align_len_reg_n_0_[22] ),
        .O(end_addr_carry__4_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_0),
        .CO({end_addr_carry__5_n_0,end_addr_carry__5_n_1,end_addr_carry__5_n_2,end_addr_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] }),
        .O(end_addr[29:26]),
        .S({end_addr_carry__5_i_1_n_0,end_addr_carry__5_i_2_n_0,end_addr_carry__5_i_3_n_0,end_addr_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(\align_len_reg_n_0_[29] ),
        .O(end_addr_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(\align_len_reg_n_0_[28] ),
        .O(end_addr_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(\align_len_reg_n_0_[27] ),
        .O(end_addr_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(\align_len_reg_n_0_[26] ),
        .O(end_addr_carry__5_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_0),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_0_[30] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr[31:30]}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1_n_0,end_addr_carry__6_i_2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\align_len_reg_n_0_[5] ),
        .O(end_addr_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\align_len_reg_n_0_[4] ),
        .O(end_addr_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\align_len_reg_n_0_[3] ),
        .O(end_addr_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(end_addr_carry_i_4_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_fifo__parameterized1 fifo_resp
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.last_loop__8 (\could_multi_bursts.last_loop__8 ),
        .\could_multi_bursts.last_sect_buf_reg (\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg_0(m_axi_hostmem_BREADY),
        .in(invalid_len_event_reg2),
        .m_axi_hostmem_BVALID(m_axi_hostmem_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .push(push_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.Q(Q[1]),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .empty_n_reg_0(empty_n_reg),
        .m_axi_hostmem_BREADY(m_axi_hostmem_BREADY),
        .push(push_0),
        .r_V_fu_272_p2(r_V_fu_272_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_fifo__parameterized0 fifo_wreq
       (.CO(last_sect),
        .E(fifo_wreq_n_100),
        .Q(rs2f_wreq_valid),
        .S({fifo_wreq_n_2,fifo_wreq_n_3,fifo_wreq_n_4}),
        .SR(SR),
        .\align_len_reg[12] ({fifo_wreq_n_80,fifo_wreq_n_81,fifo_wreq_n_82,fifo_wreq_n_83}),
        .\align_len_reg[16] ({fifo_wreq_n_76,fifo_wreq_n_77,fifo_wreq_n_78,fifo_wreq_n_79}),
        .\align_len_reg[20] ({fifo_wreq_n_72,fifo_wreq_n_73,fifo_wreq_n_74,fifo_wreq_n_75}),
        .\align_len_reg[24] ({fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71}),
        .\align_len_reg[28] ({fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67}),
        .\align_len_reg[31] ({fifo_wreq_data,q__0}),
        .\align_len_reg[31]_0 ({fifo_wreq_n_91,fifo_wreq_n_92,fifo_wreq_n_93,fifo_wreq_n_94}),
        .\align_len_reg[31]_1 ({fifo_wreq_n_95,fifo_wreq_n_96,fifo_wreq_n_97}),
        .\align_len_reg[31]_2 (fifo_wreq_n_101),
        .\align_len_reg[4] ({fifo_wreq_n_88,fifo_wreq_n_89,fifo_wreq_n_90}),
        .\align_len_reg[8] ({fifo_wreq_n_84,fifo_wreq_n_85,fifo_wreq_n_86,fifo_wreq_n_87}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[63] ({rs2f_wreq_data[63:32],rs2f_wreq_data[29:0]}),
        .empty_n_reg_0(\bus_wide_gen.fifo_burst_n_40 ),
        .\end_addr_buf_reg[31] (p_0_in0_in),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_n_99),
        .fifo_wreq_valid_buf_reg_0(fifo_wreq_valid_buf_reg_n_0),
        .invalid_len_event_reg(fifo_wreq_n_98),
        .next_wreq(next_wreq),
        .p_47_in(p_47_in),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .\sect_cnt_reg[19] ({\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] ,\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] ,\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] ,\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] ,\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] ,\sect_cnt_reg_n_0_[0] }),
        .wreq_handling_reg(wreq_handling_reg_n_0));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_0),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_0_[18] ),
        .I1(p_0_in_0[18]),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .I3(p_0_in_0[19]),
        .O(first_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_0_[15] ),
        .I1(p_0_in_0[15]),
        .I2(p_0_in_0[17]),
        .I3(\sect_cnt_reg_n_0_[17] ),
        .I4(p_0_in_0[16]),
        .I5(\sect_cnt_reg_n_0_[16] ),
        .O(first_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[12] ),
        .I1(p_0_in_0[12]),
        .I2(p_0_in_0[14]),
        .I3(\sect_cnt_reg_n_0_[14] ),
        .I4(p_0_in_0[13]),
        .I5(\sect_cnt_reg_n_0_[13] ),
        .O(first_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[9] ),
        .I1(p_0_in_0[9]),
        .I2(p_0_in_0[11]),
        .I3(\sect_cnt_reg_n_0_[11] ),
        .I4(p_0_in_0[10]),
        .I5(\sect_cnt_reg_n_0_[10] ),
        .O(first_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_0_[6] ),
        .I1(p_0_in_0[6]),
        .I2(p_0_in_0[8]),
        .I3(\sect_cnt_reg_n_0_[8] ),
        .I4(p_0_in_0[7]),
        .I5(\sect_cnt_reg_n_0_[7] ),
        .O(first_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[3] ),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[5]),
        .I3(\sect_cnt_reg_n_0_[5] ),
        .I4(p_0_in_0[4]),
        .I5(\sect_cnt_reg_n_0_[4] ),
        .O(first_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[0] ),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[2]),
        .I3(\sect_cnt_reg_n_0_[2] ),
        .I4(p_0_in_0[1]),
        .I5(\sect_cnt_reg_n_0_[1] ),
        .O(first_sect_carry_i_4_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_98),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_36 ),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_wreq_n_91,fifo_wreq_n_92,fifo_wreq_n_93,fifo_wreq_n_94}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_95,fifo_wreq_n_96,fifo_wreq_n_97}));
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_hostmem_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(req_en__6),
        .O(m_axi_hostmem_AWVALID));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],buff_wdata_n_8}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({buff_wdata_n_9,buff_wdata_n_10,buff_wdata_n_11,buff_wdata_n_12}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,buff_wdata_n_13,buff_wdata_n_14,buff_wdata_n_15}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_hostmem_m_axi_reg_slice rs_wreq
       (.Q(rs2f_wreq_valid),
        .SR(SR),
        .\ap_CS_fsm_reg[3] (Q[0]),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3] ),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .\cols_V_reg_321_reg[31] (\cols_V_reg_321_reg[31] ),
        .\q_reg[63] ({rs2f_wreq_data[63:32],rs2f_wreq_data[29:0]}),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(\bus_wide_gen.fifo_burst_n_42 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(\bus_wide_gen.fifo_burst_n_42 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(\bus_wide_gen.fifo_burst_n_42 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(\bus_wide_gen.fifo_burst_n_42 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(\bus_wide_gen.fifo_burst_n_42 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(\bus_wide_gen.fifo_burst_n_42 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(\bus_wide_gen.fifo_burst_n_42 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(\bus_wide_gen.fifo_burst_n_42 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(\bus_wide_gen.fifo_burst_n_42 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(\bus_wide_gen.fifo_burst_n_42 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_100),
        .D(\bus_wide_gen.fifo_burst_n_25 ),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_100),
        .D(\bus_wide_gen.fifo_burst_n_15 ),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_100),
        .D(\bus_wide_gen.fifo_burst_n_14 ),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_100),
        .D(\bus_wide_gen.fifo_burst_n_13 ),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_100),
        .D(\bus_wide_gen.fifo_burst_n_12 ),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_100),
        .D(\bus_wide_gen.fifo_burst_n_11 ),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_100),
        .D(\bus_wide_gen.fifo_burst_n_10 ),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_100),
        .D(\bus_wide_gen.fifo_burst_n_9 ),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_100),
        .D(\bus_wide_gen.fifo_burst_n_8 ),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_100),
        .D(\bus_wide_gen.fifo_burst_n_7 ),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_100),
        .D(\bus_wide_gen.fifo_burst_n_6 ),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_100),
        .D(\bus_wide_gen.fifo_burst_n_24 ),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_100),
        .D(\bus_wide_gen.fifo_burst_n_23 ),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_100),
        .D(\bus_wide_gen.fifo_burst_n_22 ),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_100),
        .D(\bus_wide_gen.fifo_burst_n_21 ),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_100),
        .D(\bus_wide_gen.fifo_burst_n_20 ),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_100),
        .D(\bus_wide_gen.fifo_burst_n_19 ),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_100),
        .D(\bus_wide_gen.fifo_burst_n_18 ),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_100),
        .D(\bus_wide_gen.fifo_burst_n_17 ),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_100),
        .D(\bus_wide_gen.fifo_burst_n_16 ),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  FDRE \sect_end_buf_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_51 ),
        .Q(\sect_end_buf_reg_n_0_[2] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[3] ),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .I2(beat_len_buf[0]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[1]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[4] ),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .I2(beat_len_buf[1]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[2]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[5] ),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .I2(beat_len_buf[2]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[3]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[6] ),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .I2(beat_len_buf[3]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[4]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[7] ),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .I2(beat_len_buf[4]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[5]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[8] ),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .I2(beat_len_buf[5]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[6]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[9] ),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .I2(beat_len_buf[6]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[7]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[10] ),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .I2(beat_len_buf[7]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[8]_i_2 
       (.I0(\end_addr_buf_reg_n_0_[11] ),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .I2(beat_len_buf[8]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[8]_i_2_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(\sect_len_buf[4]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(\sect_len_buf[5]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(\sect_len_buf[6]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(\sect_len_buf[7]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(\sect_len_buf[8]_i_2_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[10] ),
        .Q(\start_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[11] ),
        .Q(\start_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[12] ),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[13] ),
        .Q(p_0_in_0[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[14] ),
        .Q(p_0_in_0[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[15] ),
        .Q(p_0_in_0[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[16] ),
        .Q(p_0_in_0[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[17] ),
        .Q(p_0_in_0[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[18] ),
        .Q(p_0_in_0[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[19] ),
        .Q(p_0_in_0[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[20] ),
        .Q(p_0_in_0[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[21] ),
        .Q(p_0_in_0[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[22] ),
        .Q(p_0_in_0[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[23] ),
        .Q(p_0_in_0[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[24] ),
        .Q(p_0_in_0[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[25] ),
        .Q(p_0_in_0[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[26] ),
        .Q(p_0_in_0[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[27] ),
        .Q(p_0_in_0[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[28] ),
        .Q(p_0_in_0[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[29] ),
        .Q(p_0_in_0[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[2] ),
        .Q(\start_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(p_0_in_0[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[31] ),
        .Q(p_0_in_0[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[3] ),
        .Q(\start_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[4] ),
        .Q(\start_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[5] ),
        .Q(\start_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[6] ),
        .Q(\start_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[7] ),
        .Q(\start_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[8] ),
        .Q(\start_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[9] ),
        .Q(\start_addr_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(q__0[8]),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(q__0[9]),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(q__0[10]),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(q__0[11]),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(q__0[12]),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(q__0[13]),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(q__0[14]),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(q__0[15]),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(q__0[16]),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(q__0[17]),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(q__0[18]),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(q__0[19]),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(q__0[20]),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(q__0[21]),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(q__0[22]),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(q__0[23]),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(q__0[24]),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(q__0[25]),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(q__0[26]),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(q__0[27]),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(q__0[0]),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(q__0[28]),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(q__0[29]),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(q__0[1]),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(q__0[2]),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(q__0[3]),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(q__0[4]),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(q__0[5]),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(q__0[6]),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len0__0),
        .D(q__0[7]),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \throttl_cnt[0]_i_1 
       (.I0(\m_axi_hostmem_AWLEN[3] [0]),
        .I1(throttl_cnt10_out__4),
        .I2(\throttl_cnt_reg[1]_1 [0]),
        .O(\throttl_cnt_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \throttl_cnt[1]_i_1 
       (.I0(\m_axi_hostmem_AWLEN[3] [1]),
        .I1(throttl_cnt10_out__4),
        .I2(\throttl_cnt_reg[1]_1 [0]),
        .I3(\throttl_cnt_reg[1]_1 [1]),
        .O(\throttl_cnt_reg[1] [1]));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \throttl_cnt[7]_i_1 
       (.I0(throttl_cnt10_out__4),
        .I1(\throttl_cnt_reg[7] ),
        .I2(m_axi_hostmem_WVALID),
        .I3(m_axi_hostmem_WREADY),
        .O(E));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \throttl_cnt[7]_i_3 
       (.I0(AWREADY_Dummy),
        .I1(AWVALID_Dummy),
        .I2(\m_axi_hostmem_AWLEN[3] [1]),
        .I3(\m_axi_hostmem_AWLEN[3] [0]),
        .I4(\m_axi_hostmem_AWLEN[3] [3]),
        .I5(\m_axi_hostmem_AWLEN[3] [2]),
        .O(throttl_cnt10_out__4));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_34 ),
        .Q(wreq_handling_reg_n_0),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_mac_cud
   (P,
    E,
    ap_block_pp0_stage0_subdone2_in,
    ap_clk,
    B,
    out,
    ap_reg_pp0_iter1_tmp_1_i_reg_362,
    ap_block_pp0_stage0_subdone);
  output [28:0]P;
  input [0:0]E;
  input ap_block_pp0_stage0_subdone2_in;
  input ap_clk;
  input [7:0]B;
  input [28:0]out;
  input ap_reg_pp0_iter1_tmp_1_i_reg_362;
  input ap_block_pp0_stage0_subdone;

  wire [7:0]B;
  wire [0:0]E;
  wire [28:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire ap_reg_pp0_iter1_tmp_1_i_reg_362;
  wire [28:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_mac_cud_DSP48_1 image_filter_mac_cud_DSP48_1_U
       (.B(B),
        .E(E),
        .P(P),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_clk(ap_clk),
        .ap_reg_pp0_iter1_tmp_1_i_reg_362(ap_reg_pp0_iter1_tmp_1_i_reg_362),
        .out(out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_mac_cud_DSP48_1
   (P,
    E,
    ap_block_pp0_stage0_subdone2_in,
    ap_clk,
    B,
    out,
    ap_reg_pp0_iter1_tmp_1_i_reg_362,
    ap_block_pp0_stage0_subdone);
  output [28:0]P;
  input [0:0]E;
  input ap_block_pp0_stage0_subdone2_in;
  input ap_clk;
  input [7:0]B;
  input [28:0]out;
  input ap_reg_pp0_iter1_tmp_1_i_reg_362;
  input ap_block_pp0_stage0_subdone;

  wire [7:0]B;
  wire [0:0]E;
  wire [28:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire ap_reg_pp0_iter1_tmp_1_i_reg_362;
  wire [28:0]out;
  wire r_V_4_i_i_reg_3860;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out[28],out}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(ap_block_pp0_stage0_subdone2_in),
        .CEC(r_V_4_i_i_reg_3860),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_3
       (.I0(ap_reg_pp0_iter1_tmp_1_i_reg_362),
        .I1(ap_block_pp0_stage0_subdone),
        .O(r_V_4_i_i_reg_3860));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_mac_dEe
   (P,
    E,
    ap_block_pp0_stage0_subdone2_in,
    ap_block_pp0_stage0_subdone,
    \r_V_1_reg_391_reg[29] ,
    ap_clk,
    \SRL_SIG_reg[1][7] ,
    p,
    tmp_1_i_reg_362,
    Q,
    img_1_data_stream_0_full_n,
    ap_reg_pp0_iter3_tmp_1_i_reg_362,
    ap_enable_reg_pp0_iter4_reg,
    ap_enable_reg_pp0_iter1_reg,
    img_0_data_stream_0_empty_n,
    img_0_data_stream_1_empty_n,
    img_0_data_stream_2_empty_n,
    ap_reg_pp0_iter2_tmp_1_i_reg_362,
    ap_enable_reg_pp0_iter3,
    tmp_6_fu_278_p3);
  output [8:0]P;
  output [0:0]E;
  output ap_block_pp0_stage0_subdone2_in;
  output ap_block_pp0_stage0_subdone;
  output \r_V_1_reg_391_reg[29] ;
  input ap_clk;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [28:0]p;
  input tmp_1_i_reg_362;
  input [0:0]Q;
  input img_1_data_stream_0_full_n;
  input ap_reg_pp0_iter3_tmp_1_i_reg_362;
  input ap_enable_reg_pp0_iter4_reg;
  input ap_enable_reg_pp0_iter1_reg;
  input img_0_data_stream_0_empty_n;
  input img_0_data_stream_1_empty_n;
  input img_0_data_stream_2_empty_n;
  input ap_reg_pp0_iter2_tmp_1_i_reg_362;
  input ap_enable_reg_pp0_iter3;
  input tmp_6_fu_278_p3;

  wire [0:0]E;
  wire [8:0]P;
  wire [0:0]Q;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4_reg;
  wire ap_reg_pp0_iter2_tmp_1_i_reg_362;
  wire ap_reg_pp0_iter3_tmp_1_i_reg_362;
  wire img_0_data_stream_0_empty_n;
  wire img_0_data_stream_1_empty_n;
  wire img_0_data_stream_2_empty_n;
  wire img_1_data_stream_0_full_n;
  wire [28:0]p;
  wire \r_V_1_reg_391_reg[29] ;
  wire tmp_1_i_reg_362;
  wire tmp_6_fu_278_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_mac_dEe_DSP48_2 image_filter_mac_dEe_DSP48_2_U
       (.E(E),
        .P(P),
        .Q(Q),
        .\SRL_SIG_reg[1][7] (\SRL_SIG_reg[1][7] ),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4_reg(ap_enable_reg_pp0_iter4_reg),
        .ap_reg_pp0_iter2_tmp_1_i_reg_362(ap_reg_pp0_iter2_tmp_1_i_reg_362),
        .ap_reg_pp0_iter3_tmp_1_i_reg_362(ap_reg_pp0_iter3_tmp_1_i_reg_362),
        .img_0_data_stream_0_empty_n(img_0_data_stream_0_empty_n),
        .img_0_data_stream_1_empty_n(img_0_data_stream_1_empty_n),
        .img_0_data_stream_2_empty_n(img_0_data_stream_2_empty_n),
        .img_1_data_stream_0_full_n(img_1_data_stream_0_full_n),
        .p_0(ap_block_pp0_stage0_subdone),
        .p_1(p),
        .\r_V_1_reg_391_reg[29] (\r_V_1_reg_391_reg[29] ),
        .tmp_1_i_reg_362(tmp_1_i_reg_362),
        .tmp_6_fu_278_p3(tmp_6_fu_278_p3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_mac_dEe_DSP48_2
   (P,
    E,
    ap_block_pp0_stage0_subdone2_in,
    p_0,
    \r_V_1_reg_391_reg[29] ,
    ap_clk,
    \SRL_SIG_reg[1][7] ,
    p_1,
    tmp_1_i_reg_362,
    Q,
    img_1_data_stream_0_full_n,
    ap_reg_pp0_iter3_tmp_1_i_reg_362,
    ap_enable_reg_pp0_iter4_reg,
    ap_enable_reg_pp0_iter1_reg,
    img_0_data_stream_0_empty_n,
    img_0_data_stream_1_empty_n,
    img_0_data_stream_2_empty_n,
    ap_reg_pp0_iter2_tmp_1_i_reg_362,
    ap_enable_reg_pp0_iter3,
    tmp_6_fu_278_p3);
  output [8:0]P;
  output [0:0]E;
  output ap_block_pp0_stage0_subdone2_in;
  output p_0;
  output \r_V_1_reg_391_reg[29] ;
  input ap_clk;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [28:0]p_1;
  input tmp_1_i_reg_362;
  input [0:0]Q;
  input img_1_data_stream_0_full_n;
  input ap_reg_pp0_iter3_tmp_1_i_reg_362;
  input ap_enable_reg_pp0_iter4_reg;
  input ap_enable_reg_pp0_iter1_reg;
  input img_0_data_stream_0_empty_n;
  input img_0_data_stream_1_empty_n;
  input img_0_data_stream_2_empty_n;
  input ap_reg_pp0_iter2_tmp_1_i_reg_362;
  input ap_enable_reg_pp0_iter3;
  input tmp_6_fu_278_p3;

  wire [0:0]E;
  wire [8:0]P;
  wire [0:0]Q;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4_reg;
  wire ap_reg_pp0_iter2_tmp_1_i_reg_362;
  wire ap_reg_pp0_iter3_tmp_1_i_reg_362;
  wire img_0_data_stream_0_empty_n;
  wire img_0_data_stream_1_empty_n;
  wire img_0_data_stream_2_empty_n;
  wire img_1_data_stream_0_full_n;
  wire p_0;
  wire [28:0]p_1;
  wire p_i_13_n_0;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire \r_V_1_reg_391_reg[29] ;
  wire tmp_1_i_reg_362;
  wire tmp_6_fu_278_p3;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\SRL_SIG_reg[1][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(ap_block_pp0_stage0_subdone2_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:30],P,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h20)) 
    p_i_1
       (.I0(tmp_1_i_reg_362),
        .I1(p_0),
        .I2(Q),
        .O(E));
  LUT4 #(
    .INIT(16'hBAAA)) 
    p_i_12
       (.I0(p_i_13_n_0),
        .I1(img_1_data_stream_0_full_n),
        .I2(ap_reg_pp0_iter3_tmp_1_i_reg_362),
        .I3(ap_enable_reg_pp0_iter4_reg),
        .O(p_0));
  LUT5 #(
    .INIT(32'h08888888)) 
    p_i_13
       (.I0(tmp_1_i_reg_362),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(img_0_data_stream_0_empty_n),
        .I3(img_0_data_stream_1_empty_n),
        .I4(img_0_data_stream_2_empty_n),
        .O(p_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_2
       (.I0(p_0),
        .O(ap_block_pp0_stage0_subdone2_in));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \r_V_1_reg_391[29]_i_1 
       (.I0(P[8]),
        .I1(ap_reg_pp0_iter2_tmp_1_i_reg_362),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(p_0),
        .I4(tmp_6_fu_278_p3),
        .O(\r_V_1_reg_391_reg[29] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_mul_bkb
   (out,
    Q);
  output [28:0]out;
  input [7:0]Q;

  wire [7:0]Q;
  wire [28:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_mul_bkb_DSP48_0 image_filter_mul_bkb_DSP48_0_U
       (.Q(Q),
        .out(out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_filter_mul_bkb_DSP48_0
   (out,
    Q);
  output [28:0]out;
  input [7:0]Q;

  (* RTL_KEEP = "true" *) wire [7:0]Q;
  wire in00_n_76;
  (* RTL_KEEP = "true" *) wire [28:0]out;
  (* RTL_KEEP = "true" *) wire [21:0]p_0_in;
  wire NLW_in00_CARRYCASCOUT_UNCONNECTED;
  wire NLW_in00_MULTSIGNOUT_UNCONNECTED;
  wire NLW_in00_OVERFLOW_UNCONNECTED;
  wire NLW_in00_PATTERNBDETECT_UNCONNECTED;
  wire NLW_in00_PATTERNDETECT_UNCONNECTED;
  wire NLW_in00_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_in00_ACOUT_UNCONNECTED;
  wire [17:0]NLW_in00_BCOUT_UNCONNECTED;
  wire [3:0]NLW_in00_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_in00_P_UNCONNECTED;
  wire [47:0]NLW_in00_PCOUT_UNCONNECTED;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_0_in[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b1),
        .O(p_0_in[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b1),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b1),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b1),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b1),
        .O(p_0_in[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b1),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b1),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_0_in[12]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    in00
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_in}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_in00_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_in00_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_in00_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_in00_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_in00_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_in00_OVERFLOW_UNCONNECTED),
        .P({NLW_in00_P_UNCONNECTED[47:30],in00_n_76,out}),
        .PATTERNBDETECT(NLW_in00_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_in00_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_in00_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_in00_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_CvtColoeOg
   (start_for_CvtColor_U0_full_n,
    CvtColor_U0_ap_start,
    ap_clk,
    mOutPtr0,
    ap_rst_n,
    mOutPtr110_out,
    Q,
    CO,
    ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg,
    start_once_reg,
    ap_rst_n_inv);
  output start_for_CvtColor_U0_full_n;
  output CvtColor_U0_ap_start;
  input ap_clk;
  input mOutPtr0;
  input ap_rst_n;
  input mOutPtr110_out;
  input [0:0]Q;
  input [0:0]CO;
  input ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg;
  input start_once_reg;
  input ap_rst_n_inv;

  wire [0:0]CO;
  wire CvtColor_U0_ap_start;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg;
  wire internal_empty_n_i_1__18_n_0;
  wire internal_full_n_i_1__18_n_0;
  wire internal_full_n_i_3__12_n_0;
  wire [2:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__18_n_0 ;
  wire \mOutPtr[1]_i_1__15_n_0 ;
  wire \mOutPtr[2]_i_1__5_n_0 ;
  wire \mOutPtr[2]_i_3__2_n_0 ;
  wire start_for_CvtColor_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hA0E000E0A0E0A0E0)) 
    internal_empty_n_i_1__18
       (.I0(CvtColor_U0_ap_start),
        .I1(mOutPtr0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__12_n_0),
        .O(internal_empty_n_i_1__18_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_0),
        .Q(CvtColor_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__18
       (.I0(mOutPtr0),
        .I1(internal_full_n_i_3__12_n_0),
        .I2(mOutPtr[1]),
        .I3(start_for_CvtColor_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__12
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__12_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_0),
        .Q(start_for_CvtColor_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__18 
       (.I0(\mOutPtr[2]_i_3__2_n_0 ),
        .I1(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h9F60)) 
    \mOutPtr[1]_i_1__15 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr[2]_i_3__2_n_0 ),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'hE7FF1800)) 
    \mOutPtr[2]_i_1__5 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr110_out),
        .I3(\mOutPtr[2]_i_3__2_n_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h00C000C0AA6A00C0)) 
    \mOutPtr[2]_i_3__2 
       (.I0(start_for_CvtColor_U0_full_n),
        .I1(CvtColor_U0_ap_start),
        .I2(Q),
        .I3(CO),
        .I4(ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg),
        .I5(start_once_reg),
        .O(\mOutPtr[2]_i_3__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__18_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__15_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__5_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_CvtColofYi
   (CvtColor_1_U0_p_src_rows_V_read,
    CvtColor_1_U0_ap_start,
    ap_idle,
    start_for_CvtColor_1_U0_full_n,
    Q,
    img_0_cols_V_c30_empty_n,
    img_0_rows_V_c29_empty_n,
    \ap_CS_fsm_reg[0] ,
    ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg,
    CvtColor_U0_ap_start,
    \ap_CS_fsm_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    CvtColor_1_U0_ap_ready,
    start_once_reg,
    ap_sync_reg_Array2Mat_U0_ap_ready,
    ap_start);
  output CvtColor_1_U0_p_src_rows_V_read;
  output CvtColor_1_U0_ap_start;
  output ap_idle;
  output start_for_CvtColor_1_U0_full_n;
  input [0:0]Q;
  input img_0_cols_V_c30_empty_n;
  input img_0_rows_V_c29_empty_n;
  input \ap_CS_fsm_reg[0] ;
  input ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg;
  input CvtColor_U0_ap_start;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input CvtColor_1_U0_ap_ready;
  input start_once_reg;
  input ap_sync_reg_Array2Mat_U0_ap_ready;
  input ap_start;

  wire CvtColor_1_U0_ap_ready;
  wire CvtColor_1_U0_ap_start;
  wire CvtColor_1_U0_p_src_rows_V_read;
  wire CvtColor_U0_ap_start;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_Array2Mat_U0_ap_ready;
  wire ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg;
  wire img_0_cols_V_c30_empty_n;
  wire img_0_rows_V_c29_empty_n;
  wire internal_empty_n_i_1__19_n_0;
  wire internal_empty_n_i_2__2_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__19_n_0;
  wire [2:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__19_n_0 ;
  wire \mOutPtr[1]_i_1__16_n_0 ;
  wire \mOutPtr[2]_i_1__6_n_0 ;
  wire \mOutPtr[2]_i_3__3_n_0 ;
  wire start_for_CvtColor_1_U0_full_n;
  wire start_once_reg;

  LUT4 #(
    .INIT(16'h8000)) 
    \cols_reg_343[31]_i_1 
       (.I0(CvtColor_1_U0_ap_start),
        .I1(Q),
        .I2(img_0_cols_V_c30_empty_n),
        .I3(img_0_rows_V_c29_empty_n),
        .O(CvtColor_1_U0_p_src_rows_V_read));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    int_ap_idle_i_1
       (.I0(CvtColor_1_U0_ap_start),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[0] ),
        .I3(ap_sync_reg_Block_Mat_exit418_pr_U0_ap_ready_reg),
        .I4(CvtColor_U0_ap_start),
        .I5(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'h8888888888888808)) 
    internal_empty_n_i_1__19
       (.I0(internal_empty_n_i_2__2_n_0),
        .I1(ap_rst_n),
        .I2(mOutPtr110_out),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__19_n_0));
  LUT5 #(
    .INIT(32'hFFFF0200)) 
    internal_empty_n_i_2__2
       (.I0(ap_start),
        .I1(ap_sync_reg_Array2Mat_U0_ap_ready),
        .I2(start_once_reg),
        .I3(start_for_CvtColor_1_U0_full_n),
        .I4(CvtColor_1_U0_ap_start),
        .O(internal_empty_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__19_n_0),
        .Q(CvtColor_1_U0_ap_start),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    internal_full_n_i_1__19
       (.I0(mOutPtr0),
        .I1(internal_full_n),
        .I2(start_for_CvtColor_1_U0_full_n),
        .I3(ap_rst_n),
        .I4(mOutPtr110_out),
        .O(internal_full_n_i_1__19_n_0));
  LUT6 #(
    .INIT(64'h0002020200000000)) 
    internal_full_n_i_2__18
       (.I0(ap_start),
        .I1(ap_sync_reg_Array2Mat_U0_ap_ready),
        .I2(start_once_reg),
        .I3(CvtColor_1_U0_ap_ready),
        .I4(CvtColor_1_U0_ap_start),
        .I5(start_for_CvtColor_1_U0_full_n),
        .O(mOutPtr0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_3__13
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__19_n_0),
        .Q(start_for_CvtColor_1_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__19 
       (.I0(\mOutPtr[2]_i_3__3_n_0 ),
        .I1(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h9F60)) 
    \mOutPtr[1]_i_1__16 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr[2]_i_3__3_n_0 ),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'hE7FF1800)) 
    \mOutPtr[2]_i_1__6 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr110_out),
        .I3(\mOutPtr[2]_i_3__3_n_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hAAA2AAAA00000000)) 
    \mOutPtr[2]_i_2__3 
       (.I0(CvtColor_1_U0_ap_ready),
        .I1(ap_start),
        .I2(ap_sync_reg_Array2Mat_U0_ap_ready),
        .I3(start_once_reg),
        .I4(start_for_CvtColor_1_U0_full_n),
        .I5(CvtColor_1_U0_ap_start),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'hC0C0C06AC0C0C0C0)) 
    \mOutPtr[2]_i_3__3 
       (.I0(start_for_CvtColor_1_U0_full_n),
        .I1(CvtColor_1_U0_ap_start),
        .I2(CvtColor_1_U0_ap_ready),
        .I3(start_once_reg),
        .I4(ap_sync_reg_Array2Mat_U0_ap_ready),
        .I5(ap_start),
        .O(\mOutPtr[2]_i_3__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__19_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__16_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__6_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
