Fitter report for UA3REO
Sun Oct 28 00:58:54 2018
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. I/O Assignment Warnings
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. LAB Logic Elements
 32. LAB-wide Signals
 33. LAB Signals Sourced
 34. LAB Signals Sourced Out
 35. LAB Distinct Inputs
 36. I/O Rules Summary
 37. I/O Rules Details
 38. I/O Rules Matrix
 39. Fitter Device Options
 40. Operating Settings and Conditions
 41. Estimated Delay Added for Hold Timing Summary
 42. Estimated Delay Added for Hold Timing Details
 43. Fitter Messages
 44. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------------------+
; Fitter Summary                                                                                ;
+------------------------------------+----------------------------------------------------------+
; Fitter Status                      ; Successful - Sun Oct 28 00:58:54 2018                    ;
; Quartus Prime Version              ; 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition ;
; Revision Name                      ; UA3REO                                                   ;
; Top-level Entity Name              ; UA3REO                                                   ;
; Family                             ; Cyclone IV E                                             ;
; Device                             ; EP4CE22E22C8                                             ;
; Timing Models                      ; Final                                                    ;
; Total logic elements               ; 9,279 / 22,320 ( 42 % )                                  ;
;     Total combinational functions  ; 6,637 / 22,320 ( 30 % )                                  ;
;     Dedicated logic registers      ; 7,964 / 22,320 ( 36 % )                                  ;
; Total registers                    ; 7964                                                     ;
; Total pins                         ; 41 / 80 ( 51 % )                                         ;
; Total virtual pins                 ; 0                                                        ;
; Total memory bits                  ; 77,040 / 608,256 ( 13 % )                                ;
; Embedded Multiplier 9-bit elements ; 24 / 132 ( 18 % )                                        ;
; Total PLLs                         ; 2 / 4 ( 50 % )                                           ;
+------------------------------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                               ;
+----------------------------------------------------------------------------+--------------------------+---------------------------------------+
; Option                                                                     ; Setting                  ; Default Value                         ;
+----------------------------------------------------------------------------+--------------------------+---------------------------------------+
; Device                                                                     ; EP4CE22E22C8             ;                                       ;
; Use smart compilation                                                      ; On                       ; Off                                   ;
; Maximum processors allowed for parallel compilation                        ; All                      ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                        ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                       ;                                       ;
; Fit Attempts to Skip                                                       ; 0                        ; 0.0                                   ;
; Reserve all unused pins                                                    ; As output driving ground ; As input tri-stated with weak pull-up ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                       ; On                                    ;
; Enable compact report table                                                ; Off                      ; Off                                   ;
; Auto Merge PLLs                                                            ; On                       ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                   ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                      ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                      ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                      ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                       ; On                                    ;
; Power Optimization During Fitting                                          ; Normal compilation       ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                      ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation       ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                      ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                      ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                   ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                      ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically            ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically            ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                        ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                      ; Off                                   ;
; PCI I/O                                                                    ; Off                      ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                      ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                      ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                     ; Auto                                  ;
; Auto Delay Chains                                                          ; On                       ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                      ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                      ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                      ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                      ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                      ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                      ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                      ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                      ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                      ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                 ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                   ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                     ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                     ; Auto                                  ;
; Auto Global Clock                                                          ; On                       ; On                                    ;
; Auto Global Register Control Signals                                       ; On                       ; On                                    ;
; Synchronizer Identification                                                ; Auto                     ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                       ; On                                    ;
; Optimize Design for Metastability                                          ; On                       ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                      ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                      ; Off                                   ;
+----------------------------------------------------------------------------+--------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.16        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.8%      ;
;     Processor 3            ;   5.2%      ;
;     Processor 4            ;   4.8%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                         ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                             ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[0]                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_Q|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAA            ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[0]                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[0]~_Duplicate_1                       ; Q                ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[0]~35                                 ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                              ;                  ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[0]~_Duplicate_1                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_I|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAA            ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[1]                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_Q|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAA            ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[1]                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[1]~_Duplicate_1                       ; Q                ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[1]~_Duplicate_1                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_I|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAA            ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[2]                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_Q|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAA            ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[2]                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[2]~_Duplicate_1                       ; Q                ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[2]~_Duplicate_1                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_I|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAA            ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[3]                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_Q|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAA            ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[3]                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[3]~_Duplicate_1                       ; Q                ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[3]~_Duplicate_1                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_I|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAA            ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[4]                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_Q|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAA            ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[4]                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[4]~_Duplicate_1                       ; Q                ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[4]~_Duplicate_1                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_I|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAA            ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[5]                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_Q|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAA            ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[5]                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[5]~_Duplicate_1                       ; Q                ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[5]~_Duplicate_1                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_I|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAA            ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[6]                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_Q|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAA            ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[6]                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[6]~_Duplicate_1                       ; Q                ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[6]~_Duplicate_1                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_I|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAA            ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[7]                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_Q|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAA            ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[7]                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[7]~_Duplicate_1                       ; Q                ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[7]~_Duplicate_1                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_I|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAA            ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[8]                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_Q|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAA            ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[8]                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[8]~_Duplicate_1                       ; Q                ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[8]~_Duplicate_1                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_I|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAA            ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[9]                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_Q|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAA            ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[9]                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[9]~_Duplicate_1                       ; Q                ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[9]~_Duplicate_1                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_I|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAA            ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[10]                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_Q|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAA            ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[10]                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[10]~_Duplicate_1                      ; Q                ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[10]~_Duplicate_1                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_I|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAA            ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[11]                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_Q|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAA            ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[11]                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[11]~_Duplicate_1                      ; Q                ;                       ;
; ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[11]~_Duplicate_1                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_I|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAA            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; tx_mixer:TX_MIXER_I|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[0]~_Duplicate_1  ; Q                ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_I|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; tx_mixer:TX_MIXER_I|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[1]~_Duplicate_1  ; Q                ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_I|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; tx_mixer:TX_MIXER_I|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[2]~_Duplicate_1  ; Q                ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_I|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; tx_mixer:TX_MIXER_I|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[3]~_Duplicate_1  ; Q                ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_I|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; tx_mixer:TX_MIXER_I|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[4]~_Duplicate_1  ; Q                ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_I|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; tx_mixer:TX_MIXER_I|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[5]~_Duplicate_1  ; Q                ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_I|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; tx_mixer:TX_MIXER_I|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[6]~_Duplicate_1  ; Q                ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_I|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; tx_mixer:TX_MIXER_I|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[7]~_Duplicate_1  ; Q                ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_I|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; tx_mixer:TX_MIXER_I|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[8]~_Duplicate_1  ; Q                ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_I|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; tx_mixer:TX_MIXER_I|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[9]~_Duplicate_1  ; Q                ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_I|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; tx_mixer:TX_MIXER_I|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[10]~_Duplicate_1 ; Q                ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_I|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; tx_mixer:TX_MIXER_I|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[11]~_Duplicate_1 ; Q                ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_I|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; tx_mixer:TX_MIXER_Q|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[0]~_Duplicate_1  ; Q                ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_Q|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; tx_mixer:TX_MIXER_Q|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[1]~_Duplicate_1  ; Q                ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_Q|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; tx_mixer:TX_MIXER_Q|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[2]~_Duplicate_1  ; Q                ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_Q|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; tx_mixer:TX_MIXER_Q|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[3]~_Duplicate_1  ; Q                ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_Q|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; tx_mixer:TX_MIXER_Q|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[4]~_Duplicate_1  ; Q                ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_Q|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; tx_mixer:TX_MIXER_Q|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[5]~_Duplicate_1  ; Q                ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_Q|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; tx_mixer:TX_MIXER_Q|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[6]~_Duplicate_1  ; Q                ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_Q|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; tx_mixer:TX_MIXER_Q|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[7]~_Duplicate_1  ; Q                ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_Q|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; tx_mixer:TX_MIXER_Q|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[8]~_Duplicate_1  ; Q                ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_Q|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; tx_mixer:TX_MIXER_Q|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[9]~_Duplicate_1  ; Q                ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_Q|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; tx_mixer:TX_MIXER_Q|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[10]~_Duplicate_1 ; Q                ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_Q|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; tx_mixer:TX_MIXER_Q|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[11]~_Duplicate_1 ; Q                ;                       ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated|pipeline_dffe[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mixer:MIXER_Q|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                                                  ; DATAB            ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+--------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                        ;
+--------------+----------------+--------------+------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+------------+---------------+----------------+
; I/O Standard ; UA3REO         ;              ; DAC_OUTPUT ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+----------------+--------------+------------+---------------+----------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 15087 ) ; 0.00 % ( 0 / 15087 )       ; 0.00 % ( 0 / 15087 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 15087 ) ; 0.00 % ( 0 / 15087 )       ; 0.00 % ( 0 / 15087 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Post-Fit               ; Placement and Routing        ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 15082 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 5 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/Dropbox/Develop/Projects/UA3REO/FPGA/output_files/UA3REO.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 9,279 / 22,320 ( 42 % )    ;
;     -- Combinational with no register       ; 1315                       ;
;     -- Register only                        ; 2642                       ;
;     -- Combinational with a register        ; 5322                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 2401                       ;
;     -- 3 input functions                    ; 3460                       ;
;     -- <=2 input functions                  ; 776                        ;
;     -- Register only                        ; 2642                       ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 3154                       ;
;     -- arithmetic mode                      ; 3483                       ;
;                                             ;                            ;
; Total registers*                            ; 7,964 / 22,648 ( 35 % )    ;
;     -- Dedicated logic registers            ; 7,964 / 22,320 ( 36 % )    ;
;     -- I/O registers                        ; 0 / 328 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 750 / 1,395 ( 54 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 41 / 80 ( 51 % )           ;
;     -- Clock pins                           ; 2 / 7 ( 29 % )             ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )              ;
;                                             ;                            ;
; M9Ks                                        ; 23 / 66 ( 35 % )           ;
; Total block memory bits                     ; 77,040 / 608,256 ( 13 % )  ;
; Total block memory implementation bits      ; 211,968 / 608,256 ( 35 % ) ;
; Embedded Multiplier 9-bit elements          ; 24 / 132 ( 18 % )          ;
; PLLs                                        ; 2 / 4 ( 50 % )             ;
; Global signals                              ; 5                          ;
;     -- Global clocks                        ; 5 / 20 ( 25 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 8.8% / 9.3% / 8.0%         ;
; Peak interconnect usage (total/H/V)         ; 15.3% / 16.5% / 15.3%      ;
; Maximum fan-out                             ; 4706                       ;
; Highest non-global fan-out                  ; 1701                       ;
; Total fan-out                               ; 52157                      ;
; Average fan-out                             ; 3.14                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 9279 / 22320 ( 42 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 1315                  ; 0                              ;
;     -- Register only                        ; 2642                  ; 0                              ;
;     -- Combinational with a register        ; 5322                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 2401                  ; 0                              ;
;     -- 3 input functions                    ; 3460                  ; 0                              ;
;     -- <=2 input functions                  ; 776                   ; 0                              ;
;     -- Register only                        ; 2642                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 3154                  ; 0                              ;
;     -- arithmetic mode                      ; 3483                  ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 7964                  ; 0                              ;
;     -- Dedicated logic registers            ; 7964 / 22320 ( 36 % ) ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 750 / 1395 ( 54 % )   ; 0 / 1395 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 41                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 24 / 132 ( 18 % )     ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 77040                 ; 0                              ;
; Total RAM block bits                        ; 211968                ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 2 / 4 ( 50 % )                 ;
; M9K                                         ; 23 / 66 ( 34 % )      ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 2 / 24 ( 8 % )        ; 3 / 24 ( 12 % )                ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 7909                  ; 1                              ;
;     -- Registered Input Connections         ; 7903                  ; 0                              ;
;     -- Output Connections                   ; 1                     ; 7909                           ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 52799                 ; 7916                           ;
;     -- Registered Connections               ; 29979                 ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 7910                           ;
;     -- hard_block:auto_generated_inst       ; 7910                  ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 20                    ; 1                              ;
;     -- Output Ports                         ; 21                    ; 3                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                        ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; ADC_INPUT[0]     ; 10    ; 1        ; 0            ; 23           ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ADC_INPUT[10]    ; 129   ; 8        ; 25           ; 34           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ADC_INPUT[11]    ; 128   ; 8        ; 25           ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ADC_INPUT[1]     ; 11    ; 1        ; 0            ; 23           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ADC_INPUT[2]     ; 7     ; 1        ; 0            ; 26           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ADC_INPUT[3]     ; 142   ; 8        ; 3            ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ADC_INPUT[4]     ; 141   ; 8        ; 7            ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ADC_INPUT[5]     ; 137   ; 8        ; 16           ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ADC_INPUT[6]     ; 136   ; 8        ; 18           ; 34           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ADC_INPUT[7]     ; 135   ; 8        ; 18           ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ADC_INPUT[8]     ; 133   ; 8        ; 20           ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ADC_INPUT[9]     ; 132   ; 8        ; 20           ; 34           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ADC_OTR          ; 125   ; 7        ; 29           ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; STM32_CLK        ; 30    ; 2        ; 0            ; 11           ; 0            ; 102                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; STM32_DATA_IN[0] ; 31    ; 2        ; 0            ; 10           ; 21           ; 20                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; STM32_DATA_IN[1] ; 32    ; 2        ; 0            ; 7            ; 7            ; 21                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; STM32_DATA_IN[2] ; 33    ; 2        ; 0            ; 6            ; 14           ; 21                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; STM32_DATA_IN[3] ; 39    ; 3        ; 1            ; 0            ; 7            ; 21                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; STM32_SYNC       ; 28    ; 2        ; 0            ; 14           ; 0            ; 14                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; clk_sys          ; 23    ; 1        ; 0            ; 16           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CLK           ; 143   ; 8        ; 1            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_CLK           ; 71    ; 4        ; 49           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_OUTPUT[0]     ; 100   ; 6        ; 53           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_OUTPUT[10]    ; 59    ; 4        ; 34           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_OUTPUT[11]    ; 58    ; 4        ; 34           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_OUTPUT[12]    ; 51    ; 3        ; 20           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_OUTPUT[13]    ; 50    ; 3        ; 20           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_OUTPUT[1]     ; 99    ; 6        ; 53           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_OUTPUT[2]     ; 72    ; 4        ; 49           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_OUTPUT[3]     ; 69    ; 4        ; 47           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_OUTPUT[4]     ; 68    ; 4        ; 45           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_OUTPUT[5]     ; 67    ; 4        ; 43           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_OUTPUT[6]     ; 66    ; 4        ; 43           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_OUTPUT[7]     ; 65    ; 4        ; 38           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_OUTPUT[8]     ; 64    ; 4        ; 38           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_OUTPUT[9]     ; 60    ; 4        ; 36           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PREAMP            ; 103   ; 6        ; 53           ; 22           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; STM32_DATA_OUT[0] ; 42    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; STM32_DATA_OUT[1] ; 43    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; STM32_DATA_OUT[2] ; 44    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; STM32_DATA_OUT[3] ; 46    ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                      ;
+----------+----------------------------------------+-------------------+------------------+---------------------------+
; Location ; Pin Name                               ; Reserved As       ; User Signal Name ; Pin Type                  ;
+----------+----------------------------------------+-------------------+------------------+---------------------------+
; 9        ; nSTATUS                                ; -                 ; -                ; Dedicated Programming Pin ;
; 14       ; nCONFIG                                ; -                 ; -                ; Dedicated Programming Pin ;
; 21       ; nCE                                    ; -                 ; -                ; Dedicated Programming Pin ;
; 92       ; CONF_DONE                              ; -                 ; -                ; Dedicated Programming Pin ;
; 94       ; MSEL0                                  ; -                 ; -                ; Dedicated Programming Pin ;
; 96       ; MSEL1                                  ; -                 ; -                ; Dedicated Programming Pin ;
; 97       ; MSEL2                                  ; -                 ; -                ; Dedicated Programming Pin ;
; 97       ; MSEL3                                  ; -                 ; -                ; Dedicated Programming Pin ;
; 99       ; DIFFIO_R5p, CRC_ERROR                  ; Use as regular IO ; DAC_OUTPUT[1]    ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R4p, CLKUSR                     ; Use as regular IO ; PREAMP           ; Dual Purpose Pin          ;
; 125      ; DIFFIO_T13p, PADD12, DQS4T/CQ5T,DPCLK9 ; Use as regular IO ; ADC_OTR          ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2                     ; Use as regular IO ; ADC_INPUT[9]     ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3                     ; Use as regular IO ; ADC_INPUT[8]     ; Dual Purpose Pin          ;
; 135      ; DIFFIO_T9p, DATA4                      ; Use as regular IO ; ADC_INPUT[7]     ; Dual Purpose Pin          ;
; 137      ; DATA5                                  ; Use as regular IO ; ADC_INPUT[5]     ; Dual Purpose Pin          ;
; 142      ; DATA12, DQS1T/CQ1T#,CDPCLK7            ; Use as regular IO ; ADC_INPUT[3]     ; Dual Purpose Pin          ;
+----------+----------------------------------------+-------------------+------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 4 / 8 ( 50 % )   ; 2.5V          ; --           ;
; 2        ; 5 / 7 ( 71 % )   ; 3.3V          ; --           ;
; 3        ; 7 / 10 ( 70 % )  ; 3.3V          ; --           ;
; 4        ; 11 / 13 ( 85 % ) ; 3.3V          ; --           ;
; 5        ; 0 / 9 ( 0 % )    ; 2.5V          ; --           ;
; 6        ; 3 / 10 ( 30 % )  ; 3.3V          ; --           ;
; 7        ; 1 / 12 ( 8 % )   ; 3.3V          ; --           ;
; 8        ; 10 / 11 ( 91 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                ;
+----------+------------+----------+-------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage    ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ;            ;          ; VCCD_PLL3         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 2        ;            ;          ; GNDA3             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 3        ;            ; --       ; VCCA3             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 4        ;            ;          ; GND               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 7          ; 1        ; GND*              ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 7        ; 8          ; 1        ; ADC_INPUT[2]      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 8        ; 9          ; 1        ; GND*              ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 9        ; 11         ; 1        ; ^nSTATUS          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 15         ; 1        ; ADC_INPUT[0]      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 11       ; 16         ; 1        ; ADC_INPUT[1]      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 12       ; 17         ; 1        ; GND*              ;        ;              ;         ; Row I/O    ;                 ; --       ; Off          ;
; 13       ; 18         ; 1        ; GND*              ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 14       ; 19         ; 1        ; ^nCONFIG          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 20         ; 1        ; #TDI              ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 21         ; 1        ; #TCK              ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1            ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 22         ; 1        ; #TMS              ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 23         ; 1        ; #TDO              ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 24         ; 1        ; ^nCE              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 26         ; 1        ; clk_sys           ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 27         ; 2        ; GND+              ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 28         ; 2        ; GND+              ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; STM32_SYNC        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 38         ; 2        ; STM32_CLK         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 31       ; 40         ; 2        ; STM32_DATA_IN[0]  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 45         ; 2        ; STM32_DATA_IN[1]  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ; 46         ; 2        ; STM32_DATA_IN[2]  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ;            ;          ; VCCINT            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 35       ;            ; --       ; VCCA1             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ;            ;          ; VCCINT            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 39       ; 54         ; 3        ; STM32_DATA_IN[3]  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 59         ; 3        ; STM32_DATA_OUT[0] ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 60         ; 3        ; STM32_DATA_OUT[1] ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 61         ; 3        ; STM32_DATA_OUT[2] ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 67         ; 3        ; STM32_DATA_OUT[3] ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 79         ; 3        ; GND*              ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 50       ; 81         ; 3        ; DAC_OUTPUT[13]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 82         ; 3        ; DAC_OUTPUT[12]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 86         ; 3        ; GND+              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 53       ; 87         ; 3        ; GND+              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 54       ; 88         ; 4        ; GND+              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 55       ; 89         ; 4        ; GND+              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 56       ;            ; 4        ; VCCIO4            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 96         ; 4        ; DAC_OUTPUT[11]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 98         ; 4        ; DAC_OUTPUT[10]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 99         ; 4        ; DAC_OUTPUT[9]     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 105        ; 4        ; DAC_OUTPUT[8]     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 106        ; 4        ; DAC_OUTPUT[7]     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 111        ; 4        ; DAC_OUTPUT[6]     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 67       ; 112        ; 4        ; DAC_OUTPUT[5]     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 68       ; 116        ; 4        ; DAC_OUTPUT[4]     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 117        ; 4        ; DAC_OUTPUT[3]     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ;            ;          ; VCCINT            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 71       ; 119        ; 4        ; DAC_CLK           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 120        ; 4        ; DAC_OUTPUT[2]     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ;            ;          ; VCCD_PLL4         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 74       ;            ;          ; GNDA4             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 75       ;            ; --       ; VCCA4             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 76       ; 126        ; 5        ; GND*              ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 77       ; 127        ; 5        ; GND*              ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 78       ;            ;          ; VCCINT            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 134        ; 5        ; GND*              ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ;            ; 5        ; VCCIO5            ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 138        ; 5        ; GND*              ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 84       ;            ;          ; VCCINT            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 85       ; 141        ; 5        ; GND*              ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 86       ; 142        ; 5        ; GND*              ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 87       ; 143        ; 5        ; GND*              ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 88       ; 148        ; 5        ; GND+              ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 149        ; 5        ; GND+              ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 150        ; 6        ; GND+              ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 151        ; 6        ; GND+              ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 152        ; 6        ; ^CONF_DONE        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 94       ; 153        ; 6        ; ^MSEL0            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 154        ; 6        ; ^MSEL1            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 155        ; 6        ; ^MSEL2            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 156        ; 6        ; ^MSEL3            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 159        ; 6        ; GND*              ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 99       ; 160        ; 6        ; DAC_OUTPUT[1]     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 100      ; 161        ; 6        ; DAC_OUTPUT[0]     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 101      ; 162        ; 6        ; GND*              ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 102      ;            ;          ; VCCINT            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 163        ; 6        ; PREAMP            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 104      ; 164        ; 6        ; GND*              ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 105      ; 167        ; 6        ; GND*              ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 173        ; 6        ; GND*              ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 178        ; 7        ; GND*              ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 111      ; 180        ; 7        ; GND*              ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 112      ; 181        ; 7        ; GND*              ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 113      ; 182        ; 7        ; GND*              ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 114      ; 183        ; 7        ; GND*              ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 115      ; 184        ; 7        ; GND*              ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 116      ;            ;          ; VCCINT            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 190        ; 7        ; GND*              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 191        ; 7        ; GND*              ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 121      ; 197        ; 7        ; GND*              ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ;            ;          ; VCCINT            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 125      ; 205        ; 7        ; ADC_OTR           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 126      ; 209        ; 7        ; GND+              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 127      ; 210        ; 7        ; GND+              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 128      ; 211        ; 8        ; ADC_INPUT[11]     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 129      ; 212        ; 8        ; ADC_INPUT[10]     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 218        ; 8        ; ADC_INPUT[9]      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 133      ; 219        ; 8        ; ADC_INPUT[8]      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 134      ;            ;          ; VCCINT            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 221        ; 8        ; ADC_INPUT[7]      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 136      ; 224        ; 8        ; ADC_INPUT[6]      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 137      ; 227        ; 8        ; ADC_INPUT[5]      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 138      ;            ;          ; VCCINT            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 139      ;            ; 8        ; VCCIO8            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 239        ; 8        ; ADC_INPUT[4]      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 142      ; 242        ; 8        ; ADC_INPUT[3]      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 143      ; 245        ; 8        ; ADC_CLK           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 144      ; 246        ; 8        ; GND*              ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; EPAD     ;            ;          ; GND               ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                               ;
+-------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Name                          ; MAIN_PLL:main_pll|altpll:altpll_component|MAIN_PLL_altpll:auto_generated|pll1 ; SECOND_PLL:second_pll|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|pll1       ;
+-------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; SDC pin name                  ; main_pll|altpll_component|auto_generated|pll1                                 ; second_pll|altpll_component|auto_generated|pll1                                           ;
; PLL mode                      ; Normal                                                                        ; Normal                                                                                    ;
; Compensate clock              ; clock0                                                                        ; clock0                                                                                    ;
; Compensated input/output pins ; --                                                                            ; --                                                                                        ;
; Switchover type               ; --                                                                            ; --                                                                                        ;
; Input frequency 0             ; 50.0 MHz                                                                      ; 48.0 MHz                                                                                  ;
; Input frequency 1             ; --                                                                            ; --                                                                                        ;
; Nominal PFD frequency         ; 10.0 MHz                                                                      ; 12.0 MHz                                                                                  ;
; Nominal VCO frequency         ; 480.0 MHz                                                                     ; 564.0 MHz                                                                                 ;
; VCO post scale K counter      ; 2                                                                             ; 2                                                                                         ;
; VCO frequency control         ; Auto                                                                          ; Auto                                                                                      ;
; VCO phase shift step          ; 260 ps                                                                        ; 221 ps                                                                                    ;
; VCO multiply                  ; --                                                                            ; --                                                                                        ;
; VCO divide                    ; --                                                                            ; --                                                                                        ;
; Freq min lock                 ; 31.25 MHz                                                                     ; 25.53 MHz                                                                                 ;
; Freq max lock                 ; 67.73 MHz                                                                     ; 55.34 MHz                                                                                 ;
; M VCO Tap                     ; 0                                                                             ; 0                                                                                         ;
; M Initial                     ; 1                                                                             ; 1                                                                                         ;
; M value                       ; 48                                                                            ; 47                                                                                        ;
; N value                       ; 5                                                                             ; 4                                                                                         ;
; Charge pump current           ; setting 1                                                                     ; setting 1                                                                                 ;
; Loop filter resistance        ; setting 20                                                                    ; setting 20                                                                                ;
; Loop filter capacitance       ; setting 0                                                                     ; setting 0                                                                                 ;
; Bandwidth                     ; 450 kHz to 590 kHz                                                            ; 450 kHz to 590 kHz                                                                        ;
; Bandwidth type                ; Medium                                                                        ; Medium                                                                                    ;
; Real time reconfigurable      ; Off                                                                           ; Off                                                                                       ;
; Scan chain MIF file           ; --                                                                            ; --                                                                                        ;
; Preserve PLL counter order    ; Off                                                                           ; Off                                                                                       ;
; PLL location                  ; PLL_1                                                                         ; PLL_3                                                                                     ;
; Inclk0 signal                 ; clk_sys                                                                       ; MAIN_PLL:main_pll|altpll:altpll_component|MAIN_PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Inclk1 signal                 ; --                                                                            ; --                                                                                        ;
; Inclk0 signal type            ; Dedicated Pin                                                                 ; Global Clock                                                                              ;
; Inclk1 signal type            ; --                                                                            ; --                                                                                        ;
+-------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------+--------------+------+------+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+--------------------------------------------------------+
; Name                                                                                            ; Output Clock ; Mult ; Div  ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                           ;
+-------------------------------------------------------------------------------------------------+--------------+------+------+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+--------------------------------------------------------+
; MAIN_PLL:main_pll|altpll:altpll_component|MAIN_PLL_altpll:auto_generated|wire_pll1_clk[0]       ; clock0       ; 24   ; 25   ; 48.0 MHz         ; 0 (0 ps)    ; 4.50 (260 ps)    ; 50/50      ; C0      ; 10            ; 5/5 Even     ; --            ; 1       ; 0       ; main_pll|altpll_component|auto_generated|pll1|clk[0]   ;
; MAIN_PLL:main_pll|altpll:altpll_component|MAIN_PLL_altpll:auto_generated|wire_pll1_clk[1]       ; clock1       ; 24   ; 625  ; 1.92 MHz         ; 0 (0 ps)    ; 0.18 (260 ps)    ; 50/50      ; C1      ; 250           ; 125/125 Even ; --            ; 1       ; 0       ; main_pll|altpll_component|auto_generated|pll1|clk[1]   ;
; SECOND_PLL:second_pll|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 47   ; 1000 ; 2.26 MHz         ; 0 (0 ps)    ; 0.18 (221 ps)    ; 50/50      ; C0      ; 250           ; 125/125 Even ; --            ; 1       ; 0       ; second_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-------------------------------------------------------------------------------------------------+--------------+------+------+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+--------------------------------------------------------+


+---------------------------------------------------+
; I/O Assignment Warnings                           ;
+-------------------+-------------------------------+
; Pin Name          ; Reason                        ;
+-------------------+-------------------------------+
; ADC_CLK           ; Missing drive strength        ;
; PREAMP            ; Missing drive strength        ;
; DAC_CLK           ; Missing drive strength        ;
; DAC_OUTPUT[13]    ; Missing drive strength        ;
; DAC_OUTPUT[12]    ; Missing drive strength        ;
; DAC_OUTPUT[11]    ; Missing drive strength        ;
; DAC_OUTPUT[10]    ; Missing drive strength        ;
; DAC_OUTPUT[9]     ; Missing drive strength        ;
; DAC_OUTPUT[8]     ; Missing drive strength        ;
; DAC_OUTPUT[7]     ; Missing drive strength        ;
; DAC_OUTPUT[6]     ; Missing drive strength        ;
; DAC_OUTPUT[5]     ; Missing drive strength        ;
; DAC_OUTPUT[4]     ; Missing drive strength        ;
; DAC_OUTPUT[3]     ; Missing drive strength        ;
; DAC_OUTPUT[2]     ; Missing drive strength        ;
; DAC_OUTPUT[1]     ; Missing drive strength        ;
; DAC_OUTPUT[0]     ; Missing drive strength        ;
; STM32_DATA_OUT[3] ; Missing drive strength        ;
; STM32_DATA_OUT[2] ; Missing drive strength        ;
; STM32_DATA_OUT[1] ; Missing drive strength        ;
; STM32_DATA_OUT[0] ; Missing drive strength        ;
; clk_sys           ; Incomplete set of assignments ;
+-------------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; Compilation Hierarchy Node                                                     ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                  ; Entity Name                           ; Library Name ;
+--------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; |UA3REO                                                                        ; 9279 (1)    ; 7964 (0)                  ; 0 (0)         ; 77040       ; 23   ; 24           ; 0       ; 12        ; 41   ; 0            ; 1315 (1)     ; 2642 (0)          ; 5322 (0)         ; |UA3REO                                                                                                                                                                                                              ; UA3REO                                ; work         ;
;    |ADC_corrector:ADC_CORRECTOR|                                               ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |UA3REO|ADC_corrector:ADC_CORRECTOR                                                                                                                                                                                  ; ADC_corrector                         ; work         ;
;       |lpm_add_sub:LPM_ADD_SUB_component|                                      ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |UA3REO|ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                ; lpm_add_sub                           ; work         ;
;          |add_sub_ikj:auto_generated|                                          ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |UA3REO|ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated                                                                                                                     ; add_sub_ikj                           ; work         ;
;    |DAC_corrector:DAC_CORRECTOR|                                               ; 15 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 14 (0)           ; |UA3REO|DAC_corrector:DAC_CORRECTOR                                                                                                                                                                                  ; DAC_corrector                         ; work         ;
;       |lpm_add_sub:LPM_ADD_SUB_component|                                      ; 15 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 14 (0)           ; |UA3REO|DAC_corrector:DAC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                ; lpm_add_sub                           ; work         ;
;          |add_sub_16k:auto_generated|                                          ; 15 (15)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 14 (14)          ; |UA3REO|DAC_corrector:DAC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_16k:auto_generated                                                                                                                     ; add_sub_16k                           ; work         ;
;    |MAIN_PLL:main_pll|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|MAIN_PLL:main_pll                                                                                                                                                                                            ; MAIN_PLL                              ; work         ;
;       |altpll:altpll_component|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|MAIN_PLL:main_pll|altpll:altpll_component                                                                                                                                                                    ; altpll                                ; work         ;
;          |MAIN_PLL_altpll:auto_generated|                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|MAIN_PLL:main_pll|altpll:altpll_component|MAIN_PLL_altpll:auto_generated                                                                                                                                     ; MAIN_PLL_altpll                       ; work         ;
;    |SECOND_PLL:second_pll|                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|SECOND_PLL:second_pll                                                                                                                                                                                        ; SECOND_PLL                            ; work         ;
;       |altpll:altpll_component|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|SECOND_PLL:second_pll|altpll:altpll_component                                                                                                                                                                ; altpll                                ; work         ;
;          |SECOND_PLL_altpll:auto_generated|                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|SECOND_PLL:second_pll|altpll:altpll_component|SECOND_PLL_altpll:auto_generated                                                                                                                               ; SECOND_PLL_altpll                     ; work         ;
;    |cic:CIC_I|                                                                 ; 1618 (0)    ; 1514 (0)                  ; 0 (0)         ; 1016        ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 104 (0)      ; 467 (0)           ; 1047 (0)         ; |UA3REO|cic:CIC_I                                                                                                                                                                                                    ; cic                                   ; cic          ;
;       |cic_cic_ii_0:cic_ii_0|                                                  ; 1618 (0)    ; 1514 (0)                  ; 0 (0)         ; 1016        ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 104 (0)      ; 467 (0)           ; 1047 (0)         ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0                                                                                                                                                                              ; cic_cic_ii_0                          ; cic          ;
;          |alt_cic_core:core|                                                   ; 1618 (0)    ; 1514 (0)                  ; 0 (0)         ; 1016        ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 104 (0)      ; 467 (0)           ; 1047 (0)         ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                                                            ; alt_cic_core                          ; cic          ;
;             |alt_cic_dec_siso:dec_one|                                         ; 1516 (9)    ; 1457 (6)                  ; 0 (0)         ; 312         ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (3)       ; 467 (0)           ; 990 (5)          ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one                                                                                                                                   ; alt_cic_dec_siso                      ; cic          ;
;                |auk_dspip_channel_buffer:fifo_regulator|                       ; 28 (0)      ; 12 (0)                    ; 0 (0)         ; 312         ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 13 (0)           ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator                                                                                           ; auk_dspip_channel_buffer              ; cic          ;
;                   |scfifo:buffer_FIFO|                                         ; 28 (0)      ; 12 (0)                    ; 0 (0)         ; 312         ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 13 (0)           ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO                                                                        ; scfifo                                ; work         ;
;                      |scfifo_rm51:auto_generated|                              ; 28 (0)      ; 12 (0)                    ; 0 (0)         ; 312         ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 13 (0)           ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated                                             ; scfifo_rm51                           ; work         ;
;                         |a_dpfifo_6ku:dpfifo|                                  ; 28 (20)     ; 12 (7)                    ; 0 (0)         ; 312         ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (12)      ; 0 (0)             ; 13 (8)           ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo                         ; a_dpfifo_6ku                          ; work         ;
;                            |altsyncram_n7h1:FIFOram|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 312         ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram ; altsyncram_n7h1                       ; work         ;
;                            |cntr_7a7:usedw_counter|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|cntr_7a7:usedw_counter  ; cntr_7a7                              ; work         ;
;                            |cntr_q9b:rd_ptr_msb|                               ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|cntr_q9b:rd_ptr_msb     ; cntr_q9b                              ; work         ;
;                            |cntr_r9b:wr_ptr|                                   ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|cntr_r9b:wr_ptr         ; cntr_r9b                              ; work         ;
;                |auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff| ; 158 (80)    ; 157 (79)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 77 (0)            ; 80 (80)          ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff                                                                     ; auk_dspip_differentiator              ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 78 (78)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 77 (77)           ; 1 (1)            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff| ; 159 (81)    ; 157 (79)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 78 (0)            ; 79 (79)          ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff                                                                     ; auk_dspip_differentiator              ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 78 (78)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 78 (78)           ; 0 (0)            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff| ; 160 (82)    ; 157 (79)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 78 (0)            ; 79 (79)          ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff                                                                     ; auk_dspip_differentiator              ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 78 (78)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 78 (78)           ; 0 (0)            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff| ; 159 (81)    ; 157 (79)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 78 (0)            ; 79 (79)          ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff                                                                     ; auk_dspip_differentiator              ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 78 (78)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 78 (78)           ; 0 (0)            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff| ; 159 (81)    ; 157 (79)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 78 (0)            ; 79 (79)          ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff                                                                     ; auk_dspip_differentiator              ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 78 (78)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 78 (78)           ; 0 (0)            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff| ; 159 (81)    ; 157 (79)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 78 (0)            ; 79 (79)          ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff                                                                     ; auk_dspip_differentiator              ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 78 (78)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 78 (78)           ; 0 (0)            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_downsample:vrc_en_0.first_dsample|                   ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample                                                                                       ; auk_dspip_downsample                  ; cic          ;
;                   |counter_module:counter_fs_inst|                             ; 13 (13)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 9 (9)            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                        ; counter_module                        ; cic          ;
;                |auk_dspip_integrator:integrator[0].integration|                ; 78 (0)      ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 78 (0)           ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration                                                                                    ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 78 (78)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 78 (78)          ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[1].integration|                ; 78 (0)      ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 78 (0)           ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration                                                                                    ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 78 (78)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 78 (78)          ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[2].integration|                ; 78 (0)      ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 78 (0)           ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration                                                                                    ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 78 (78)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 78 (78)          ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[3].integration|                ; 78 (0)      ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 78 (0)           ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration                                                                                    ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 78 (78)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 78 (78)          ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[4].integration|                ; 78 (0)      ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 78 (0)           ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration                                                                                    ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 78 (78)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 78 (78)          ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[5].integration|                ; 78 (0)      ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 78 (0)           ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration                                                                                    ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 78 (78)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 78 (78)          ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_roundsat:output_rounding_inst|                       ; 37 (37)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 16 (16)          ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst                                                                                           ; auk_dspip_roundsat                    ; cic          ;
;                |counter_module:latency_cnt_inst|                               ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst                                                                                                   ; counter_module                        ; cic          ;
;             |auk_dspip_avalon_streaming_controller:avalon_controller|          ; 28 (1)      ; 16 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 16 (1)           ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller                                                                                                    ; auk_dspip_avalon_streaming_controller ; cic          ;
;                |auk_dspip_avalon_streaming_small_fifo:ready_FIFO|              ; 27 (27)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 15 (15)          ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO                                                   ; auk_dspip_avalon_streaming_small_fifo ; cic          ;
;             |auk_dspip_avalon_streaming_sink:input_sink|                       ; 34 (0)      ; 17 (0)                    ; 0 (0)         ; 192         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 17 (0)           ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink                                                                                                                 ; auk_dspip_avalon_streaming_sink       ; cic          ;
;                |scfifo:sink_FIFO|                                              ; 34 (0)      ; 17 (0)                    ; 0 (0)         ; 192         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 17 (0)           ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO                                                                                                ; scfifo                                ; work         ;
;                   |scfifo_ff71:auto_generated|                                 ; 34 (1)      ; 17 (1)                    ; 0 (0)         ; 192         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 17 (1)           ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated                                                                     ; scfifo_ff71                           ; work         ;
;                      |a_dpfifo_0lv:dpfifo|                                     ; 33 (20)     ; 16 (8)                    ; 0 (0)         ; 192         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (12)      ; 0 (0)             ; 16 (8)           ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo                                                 ; a_dpfifo_0lv                          ; work         ;
;                         |altsyncram_j7h1:FIFOram|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 192         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|altsyncram_j7h1:FIFOram                         ; altsyncram_j7h1                       ; work         ;
;                         |cntr_8a7:usedw_counter|                               ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 3 (3)            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|cntr_8a7:usedw_counter                          ; cntr_8a7                              ; work         ;
;                         |cntr_r9b:rd_ptr_msb|                                  ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|cntr_r9b:rd_ptr_msb                             ; cntr_r9b                              ; work         ;
;                         |cntr_s9b:wr_ptr|                                      ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|cntr_s9b:wr_ptr                                 ; cntr_s9b                              ; work         ;
;             |auk_dspip_avalon_streaming_source:output_source_0|                ; 40 (0)      ; 24 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 24 (0)           ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0                                                                                                          ; auk_dspip_avalon_streaming_source     ; cic          ;
;                |scfifo:source_FIFO|                                            ; 40 (0)      ; 24 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 24 (0)           ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO                                                                                       ; scfifo                                ; work         ;
;                   |scfifo_ci71:auto_generated|                                 ; 40 (0)      ; 24 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 24 (0)           ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated                                                            ; scfifo_ci71                           ; work         ;
;                      |a_dpfifo_9qv:dpfifo|                                     ; 40 (23)     ; 24 (10)                   ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (13)      ; 0 (0)             ; 24 (10)          ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo                                        ; a_dpfifo_9qv                          ; work         ;
;                         |altsyncram_hah1:FIFOram|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram                ; altsyncram_hah1                       ; work         ;
;                         |cntr_aa7:usedw_counter|                               ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_aa7:usedw_counter                 ; cntr_aa7                              ; work         ;
;                         |cntr_t9b:rd_ptr_msb|                                  ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_t9b:rd_ptr_msb                    ; cntr_t9b                              ; work         ;
;                         |cntr_u9b:wr_ptr|                                      ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |UA3REO|cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr                        ; cntr_u9b                              ; work         ;
;    |cic:CIC_Q|                                                                 ; 1621 (0)    ; 1514 (0)                  ; 0 (0)         ; 1016        ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 107 (0)      ; 469 (0)           ; 1045 (0)         ; |UA3REO|cic:CIC_Q                                                                                                                                                                                                    ; cic                                   ; cic          ;
;       |cic_cic_ii_0:cic_ii_0|                                                  ; 1621 (0)    ; 1514 (0)                  ; 0 (0)         ; 1016        ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 107 (0)      ; 469 (0)           ; 1045 (0)         ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0                                                                                                                                                                              ; cic_cic_ii_0                          ; cic          ;
;          |alt_cic_core:core|                                                   ; 1621 (0)    ; 1514 (0)                  ; 0 (0)         ; 1016        ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 107 (0)      ; 469 (0)           ; 1045 (0)         ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                                                            ; alt_cic_core                          ; cic          ;
;             |alt_cic_dec_siso:dec_one|                                         ; 1518 (9)    ; 1457 (6)                  ; 0 (0)         ; 312         ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (3)       ; 469 (0)           ; 988 (5)          ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one                                                                                                                                   ; alt_cic_dec_siso                      ; cic          ;
;                |auk_dspip_channel_buffer:fifo_regulator|                       ; 28 (0)      ; 12 (0)                    ; 0 (0)         ; 312         ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 13 (0)           ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator                                                                                           ; auk_dspip_channel_buffer              ; cic          ;
;                   |scfifo:buffer_FIFO|                                         ; 28 (0)      ; 12 (0)                    ; 0 (0)         ; 312         ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 13 (0)           ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO                                                                        ; scfifo                                ; work         ;
;                      |scfifo_rm51:auto_generated|                              ; 28 (0)      ; 12 (0)                    ; 0 (0)         ; 312         ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 13 (0)           ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated                                             ; scfifo_rm51                           ; work         ;
;                         |a_dpfifo_6ku:dpfifo|                                  ; 28 (20)     ; 12 (7)                    ; 0 (0)         ; 312         ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (12)      ; 0 (0)             ; 13 (8)           ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo                         ; a_dpfifo_6ku                          ; work         ;
;                            |altsyncram_n7h1:FIFOram|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 312         ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram ; altsyncram_n7h1                       ; work         ;
;                            |cntr_7a7:usedw_counter|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|cntr_7a7:usedw_counter  ; cntr_7a7                              ; work         ;
;                            |cntr_q9b:rd_ptr_msb|                               ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|cntr_q9b:rd_ptr_msb     ; cntr_q9b                              ; work         ;
;                            |cntr_r9b:wr_ptr|                                   ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|cntr_r9b:wr_ptr         ; cntr_r9b                              ; work         ;
;                |auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff| ; 159 (81)    ; 157 (79)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 78 (0)            ; 79 (79)          ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff                                                                     ; auk_dspip_differentiator              ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 78 (78)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 78 (78)           ; 0 (0)            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff| ; 159 (81)    ; 157 (79)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 78 (0)            ; 79 (79)          ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff                                                                     ; auk_dspip_differentiator              ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 78 (78)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 78 (78)           ; 0 (0)            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff| ; 160 (82)    ; 157 (79)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 78 (0)            ; 79 (79)          ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff                                                                     ; auk_dspip_differentiator              ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 78 (78)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 78 (78)           ; 0 (0)            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff| ; 159 (81)    ; 157 (79)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 78 (0)            ; 79 (79)          ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff                                                                     ; auk_dspip_differentiator              ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 78 (78)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 78 (78)           ; 0 (0)            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff| ; 159 (81)    ; 157 (79)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 78 (0)            ; 79 (79)          ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff                                                                     ; auk_dspip_differentiator              ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 78 (78)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 78 (78)           ; 0 (0)            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff| ; 159 (81)    ; 157 (79)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 78 (0)            ; 79 (79)          ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff                                                                     ; auk_dspip_differentiator              ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 78 (78)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 78 (78)           ; 0 (0)            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_downsample:vrc_en_0.first_dsample|                   ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample                                                                                       ; auk_dspip_downsample                  ; cic          ;
;                   |counter_module:counter_fs_inst|                             ; 13 (13)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 9 (9)            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                        ; counter_module                        ; cic          ;
;                |auk_dspip_integrator:integrator[0].integration|                ; 78 (0)      ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 78 (0)           ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration                                                                                    ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 78 (78)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 78 (78)          ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[1].integration|                ; 78 (0)      ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 78 (0)           ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration                                                                                    ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 78 (78)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 78 (78)          ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[2].integration|                ; 78 (0)      ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 78 (0)           ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration                                                                                    ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 78 (78)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 78 (78)          ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[3].integration|                ; 79 (0)      ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 1 (0)             ; 77 (0)           ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration                                                                                    ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 79 (79)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 77 (77)          ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[4].integration|                ; 78 (0)      ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 78 (0)           ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration                                                                                    ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 78 (78)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 78 (78)          ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_integrator:integrator[5].integration|                ; 78 (0)      ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 78 (0)           ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration                                                                                    ; auk_dspip_integrator                  ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 78 (78)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 78 (78)          ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                          ; auk_dspip_delay                       ; cic          ;
;                |auk_dspip_roundsat:output_rounding_inst|                       ; 37 (37)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 16 (16)          ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst                                                                                           ; auk_dspip_roundsat                    ; cic          ;
;                |counter_module:latency_cnt_inst|                               ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst                                                                                                   ; counter_module                        ; cic          ;
;             |auk_dspip_avalon_streaming_controller:avalon_controller|          ; 28 (1)      ; 16 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 16 (1)           ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller                                                                                                    ; auk_dspip_avalon_streaming_controller ; cic          ;
;                |auk_dspip_avalon_streaming_small_fifo:ready_FIFO|              ; 27 (27)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 15 (15)          ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO                                                   ; auk_dspip_avalon_streaming_small_fifo ; cic          ;
;             |auk_dspip_avalon_streaming_sink:input_sink|                       ; 35 (0)      ; 17 (0)                    ; 0 (0)         ; 192         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 17 (0)           ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink                                                                                                                 ; auk_dspip_avalon_streaming_sink       ; cic          ;
;                |scfifo:sink_FIFO|                                              ; 35 (0)      ; 17 (0)                    ; 0 (0)         ; 192         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 17 (0)           ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO                                                                                                ; scfifo                                ; work         ;
;                   |scfifo_ff71:auto_generated|                                 ; 35 (1)      ; 17 (1)                    ; 0 (0)         ; 192         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 17 (1)           ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated                                                                     ; scfifo_ff71                           ; work         ;
;                      |a_dpfifo_0lv:dpfifo|                                     ; 34 (22)     ; 16 (8)                    ; 0 (0)         ; 192         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (14)      ; 0 (0)             ; 16 (8)           ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo                                                 ; a_dpfifo_0lv                          ; work         ;
;                         |altsyncram_j7h1:FIFOram|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 192         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|altsyncram_j7h1:FIFOram                         ; altsyncram_j7h1                       ; work         ;
;                         |cntr_8a7:usedw_counter|                               ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|cntr_8a7:usedw_counter                          ; cntr_8a7                              ; work         ;
;                         |cntr_r9b:rd_ptr_msb|                                  ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|cntr_r9b:rd_ptr_msb                             ; cntr_r9b                              ; work         ;
;                         |cntr_s9b:wr_ptr|                                      ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|cntr_s9b:wr_ptr                                 ; cntr_s9b                              ; work         ;
;             |auk_dspip_avalon_streaming_source:output_source_0|                ; 40 (0)      ; 24 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 24 (0)           ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0                                                                                                          ; auk_dspip_avalon_streaming_source     ; cic          ;
;                |scfifo:source_FIFO|                                            ; 40 (0)      ; 24 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 24 (0)           ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO                                                                                       ; scfifo                                ; work         ;
;                   |scfifo_ci71:auto_generated|                                 ; 40 (0)      ; 24 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 24 (0)           ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated                                                            ; scfifo_ci71                           ; work         ;
;                      |a_dpfifo_9qv:dpfifo|                                     ; 40 (23)     ; 24 (10)                   ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (13)      ; 0 (0)             ; 24 (10)          ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo                                        ; a_dpfifo_9qv                          ; work         ;
;                         |altsyncram_hah1:FIFOram|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram                ; altsyncram_hah1                       ; work         ;
;                         |cntr_aa7:usedw_counter|                               ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_aa7:usedw_counter                 ; cntr_aa7                              ; work         ;
;                         |cntr_t9b:rd_ptr_msb|                                  ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_t9b:rd_ptr_msb                    ; cntr_t9b                              ; work         ;
;                         |cntr_u9b:wr_ptr|                                      ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |UA3REO|cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr                        ; cntr_u9b                              ; work         ;
;    |ciccomp:CICCOMP_I|                                                         ; 864 (864)   ; 778 (778)                 ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 86 (86)      ; 374 (374)         ; 404 (404)        ; |UA3REO|ciccomp:CICCOMP_I                                                                                                                                                                                            ; ciccomp                               ; work         ;
;       |lpm_mult:Mult0|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|ciccomp:CICCOMP_I|lpm_mult:Mult0                                                                                                                                                                             ; lpm_mult                              ; work         ;
;          |mult_36t:auto_generated|                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|ciccomp:CICCOMP_I|lpm_mult:Mult0|mult_36t:auto_generated                                                                                                                                                     ; mult_36t                              ; work         ;
;    |ciccomp:CICCOMP_Q|                                                         ; 899 (899)   ; 732 (732)                 ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 166 (166)    ; 336 (336)         ; 397 (397)        ; |UA3REO|ciccomp:CICCOMP_Q                                                                                                                                                                                            ; ciccomp                               ; work         ;
;       |lpm_mult:Mult0|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|ciccomp:CICCOMP_Q|lpm_mult:Mult0                                                                                                                                                                             ; lpm_mult                              ; work         ;
;          |mult_36t:auto_generated|                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|ciccomp:CICCOMP_Q|lpm_mult:Mult0|mult_36t:auto_generated                                                                                                                                                     ; mult_36t                              ; work         ;
;    |mixer:MIXER_I|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|mixer:MIXER_I                                                                                                                                                                                                ; mixer                                 ; work         ;
;       |lpm_mult:lpm_mult_component|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|mixer:MIXER_I|lpm_mult:lpm_mult_component                                                                                                                                                                    ; lpm_mult                              ; work         ;
;          |mult_66p:auto_generated|                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|mixer:MIXER_I|lpm_mult:lpm_mult_component|mult_66p:auto_generated                                                                                                                                            ; mult_66p                              ; work         ;
;    |mixer:MIXER_Q|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|mixer:MIXER_Q                                                                                                                                                                                                ; mixer                                 ; work         ;
;       |lpm_mult:lpm_mult_component|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|mixer:MIXER_Q|lpm_mult:lpm_mult_component                                                                                                                                                                    ; lpm_mult                              ; work         ;
;          |mult_66p:auto_generated|                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|mixer:MIXER_Q|lpm_mult:lpm_mult_component|mult_66p:auto_generated                                                                                                                                            ; mult_66p                              ; work         ;
;    |mux14:DAC_MUX|                                                             ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |UA3REO|mux14:DAC_MUX                                                                                                                                                                                                ; mux14                                 ; work         ;
;       |lpm_mux:LPM_MUX_component|                                              ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |UA3REO|mux14:DAC_MUX|lpm_mux:LPM_MUX_component                                                                                                                                                                      ; lpm_mux                               ; work         ;
;          |mux_rsc:auto_generated|                                              ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |UA3REO|mux14:DAC_MUX|lpm_mux:LPM_MUX_component|mux_rsc:auto_generated                                                                                                                                               ; mux_rsc                               ; work         ;
;    |nco:NCO|                                                                   ; 150 (0)     ; 119 (0)                   ; 0 (0)         ; 73728       ; 9    ; 8            ; 0       ; 4         ; 0    ; 0            ; 31 (0)       ; 29 (0)            ; 90 (0)           ; |UA3REO|nco:NCO                                                                                                                                                                                                      ; nco                                   ; nco          ;
;       |nco_nco_ii_0:nco_ii_0|                                                  ; 150 (0)     ; 119 (0)                   ; 0 (0)         ; 73728       ; 9    ; 8            ; 0       ; 4         ; 0    ; 0            ; 31 (0)       ; 29 (0)            ; 90 (0)           ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0                                                                                                                                                                                ; nco_nco_ii_0                          ; nco          ;
;          |asj_altqmcpipe:ux000|                                                ; 45 (23)     ; 44 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 36 (14)          ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000                                                                                                                                                           ; asj_altqmcpipe                        ; nco          ;
;             |lpm_add_sub:acc|                                                  ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 22 (0)           ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                           ; lpm_add_sub                           ; work         ;
;                |add_sub_u4i:auto_generated|                                    ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 22 (22)          ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_u4i:auto_generated                                                                                                                ; add_sub_u4i                           ; work         ;
;          |asj_gam_dp:ux008|                                                    ; 24 (24)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 20 (20)           ; 3 (3)            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008                                                                                                                                                               ; asj_gam_dp                            ; nco          ;
;          |asj_nco_as_m_cen:ux0122|                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 24576       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122                                                                                                                                                        ; asj_nco_as_m_cen                      ; nco          ;
;             |altsyncram:altsyncram_component0|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 24576       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0                                                                                                                       ; altsyncram                            ; work         ;
;                |altsyncram_fu91:auto_generated|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 24576       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated                                                                                        ; altsyncram_fu91                       ; work         ;
;          |asj_nco_as_m_cen:ux0123|                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 24576       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123                                                                                                                                                        ; asj_nco_as_m_cen                      ; nco          ;
;             |altsyncram:altsyncram_component0|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 24576       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0                                                                                                                       ; altsyncram                            ; work         ;
;                |altsyncram_au91:auto_generated|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 24576       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated                                                                                        ; altsyncram_au91                       ; work         ;
;          |asj_nco_as_m_dp_cen:ux0220|                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 24576       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220                                                                                                                                                     ; asj_nco_as_m_dp_cen                   ; nco          ;
;             |altsyncram:altsyncram_component|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 24576       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component                                                                                                                     ; altsyncram                            ; work         ;
;                |altsyncram_h982:auto_generated|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 24576       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated                                                                                      ; altsyncram_h982                       ; work         ;
;          |asj_nco_madx_cen:m1|                                                 ; 24 (24)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 13 (13)          ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1                                                                                                                                                            ; asj_nco_madx_cen                      ; nco          ;
;             |lpm_mult:Mult0|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|lpm_mult:Mult0                                                                                                                                             ; lpm_mult                              ; work         ;
;                |mult_t5t:auto_generated|                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|lpm_mult:Mult0|mult_t5t:auto_generated                                                                                                                     ; mult_t5t                              ; work         ;
;             |lpm_mult:Mult1|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|lpm_mult:Mult1                                                                                                                                             ; lpm_mult                              ; work         ;
;                |mult_t5t:auto_generated|                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|lpm_mult:Mult1|mult_t5t:auto_generated                                                                                                                     ; mult_t5t                              ; work         ;
;          |asj_nco_mady_cen:m0|                                                 ; 24 (24)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 13 (13)          ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0                                                                                                                                                            ; asj_nco_mady_cen                      ; nco          ;
;             |lpm_mult:Mult0|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|lpm_mult:Mult0                                                                                                                                             ; lpm_mult                              ; work         ;
;                |mult_t5t:auto_generated|                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|lpm_mult:Mult0|mult_t5t:auto_generated                                                                                                                     ; mult_t5t                              ; work         ;
;             |lpm_mult:Mult1|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|lpm_mult:Mult1                                                                                                                                             ; lpm_mult                              ; work         ;
;                |mult_t5t:auto_generated|                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|lpm_mult:Mult1|mult_t5t:auto_generated                                                                                                                     ; mult_t5t                              ; work         ;
;          |asj_nco_mob_w:blk0|                                                  ; 17 (5)      ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 0 (0)             ; 13 (2)           ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0                                                                                                                                                             ; asj_nco_mob_w                         ; nco          ;
;             |lpm_add_sub:lpm_add_sub_component|                                ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 11 (0)           ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component                                                                                                                           ; lpm_add_sub                           ; work         ;
;                |add_sub_fpk:auto_generated|                                    ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 11 (11)          ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated                                                                                                ; add_sub_fpk                           ; work         ;
;          |asj_nco_mob_w:blk1|                                                  ; 17 (5)      ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 0 (0)             ; 13 (2)           ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1                                                                                                                                                             ; asj_nco_mob_w                         ; nco          ;
;             |lpm_add_sub:lpm_add_sub_component|                                ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 11 (0)           ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component                                                                                                                           ; lpm_add_sub                           ; work         ;
;                |add_sub_fpk:auto_generated|                                    ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 11 (11)          ; |UA3REO|nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_fpk:auto_generated                                                                                                ; add_sub_fpk                           ; work         ;
;    |stm32_interface:STM32_INTERFACE|                                           ; 223 (223)   ; 102 (102)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 121 (121)    ; 41 (41)           ; 61 (61)          ; |UA3REO|stm32_interface:STM32_INTERFACE                                                                                                                                                                              ; stm32_interface                       ; work         ;
;    |tx_cic:TX_CIC_I|                                                           ; 892 (0)     ; 734 (0)                   ; 0 (0)         ; 640         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 158 (0)      ; 69 (0)            ; 665 (0)          ; |UA3REO|tx_cic:TX_CIC_I                                                                                                                                                                                              ; tx_cic                                ; tx_cic       ;
;       |tx_cic_cic_ii_0:cic_ii_0|                                               ; 892 (0)     ; 734 (0)                   ; 0 (0)         ; 640         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 158 (0)      ; 69 (0)            ; 665 (0)          ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0                                                                                                                                                                     ; tx_cic_cic_ii_0                       ; tx_cic       ;
;          |alt_cic_core:core|                                                   ; 892 (0)     ; 734 (0)                   ; 0 (0)         ; 640         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 158 (0)      ; 69 (0)            ; 665 (0)          ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                                                   ; alt_cic_core                          ; tx_cic       ;
;             |alt_cic_int_siso:int_one|                                         ; 783 (6)     ; 676 (3)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 107 (3)      ; 69 (0)            ; 607 (3)          ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one                                                                                                                          ; alt_cic_int_siso                      ; tx_cic       ;
;                |auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|            ; 36 (20)     ; 34 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 15 (0)            ; 19 (18)          ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff                                                                       ; auk_dspip_differentiator              ; tx_cic       ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 1 (1)            ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                            ; auk_dspip_delay                       ; tx_cic       ;
;                |auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|            ; 38 (21)     ; 36 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 17 (0)            ; 19 (19)          ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff                                                                       ; auk_dspip_differentiator              ; tx_cic       ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 0 (0)            ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                            ; auk_dspip_delay                       ; tx_cic       ;
;                |auk_dspip_differentiator:COMB_LOOP[2].auk_dsp_diff|            ; 40 (22)     ; 38 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 18 (0)            ; 20 (20)          ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[2].auk_dsp_diff                                                                       ; auk_dspip_differentiator              ; tx_cic       ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 0 (0)            ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                            ; auk_dspip_delay                       ; tx_cic       ;
;                |auk_dspip_differentiator:COMB_LOOP[3].auk_dsp_diff|            ; 42 (23)     ; 40 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 19 (0)            ; 21 (21)          ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[3].auk_dsp_diff                                                                       ; auk_dspip_differentiator              ; tx_cic       ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 19 (19)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 0 (0)            ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                            ; auk_dspip_delay                       ; tx_cic       ;
;                |auk_dspip_differentiator:COMB_LOOP[4].auk_dsp_diff|            ; 46 (46)     ; 42 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 42 (42)          ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[4].auk_dsp_diff                                                                       ; auk_dspip_differentiator              ; tx_cic       ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 20 (20)          ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[4].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                            ; auk_dspip_delay                       ; tx_cic       ;
;                |auk_dspip_differentiator:COMB_LOOP[5].auk_dsp_diff|            ; 105 (105)   ; 73 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 73 (73)          ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[5].auk_dsp_diff                                                                       ; auk_dspip_differentiator              ; tx_cic       ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 21 (21)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[5].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                            ; auk_dspip_delay                       ; tx_cic       ;
;                |auk_dspip_integrator:integrator_loop[0].auK_integrator|        ; 66 (0)      ; 66 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 66 (0)           ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[0].auK_integrator                                                                   ; auk_dspip_integrator                  ; tx_cic       ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 66 (66)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 66 (66)          ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[0].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1         ; auk_dspip_delay                       ; tx_cic       ;
;                |auk_dspip_integrator:integrator_loop[1].auK_integrator|        ; 66 (0)      ; 66 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 66 (0)           ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[1].auK_integrator                                                                   ; auk_dspip_integrator                  ; tx_cic       ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 66 (66)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 66 (66)          ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[1].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1         ; auk_dspip_delay                       ; tx_cic       ;
;                |auk_dspip_integrator:integrator_loop[2].auK_integrator|        ; 66 (0)      ; 66 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 66 (0)           ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[2].auK_integrator                                                                   ; auk_dspip_integrator                  ; tx_cic       ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 66 (66)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 66 (66)          ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[2].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1         ; auk_dspip_delay                       ; tx_cic       ;
;                |auk_dspip_integrator:integrator_loop[3].auK_integrator|        ; 66 (0)      ; 66 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 66 (0)           ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[3].auK_integrator                                                                   ; auk_dspip_integrator                  ; tx_cic       ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 66 (66)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 66 (66)          ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[3].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1         ; auk_dspip_delay                       ; tx_cic       ;
;                |auk_dspip_integrator:integrator_loop[4].auK_integrator|        ; 66 (0)      ; 66 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 66 (0)           ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[4].auK_integrator                                                                   ; auk_dspip_integrator                  ; tx_cic       ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 66 (66)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 66 (66)          ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[4].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1         ; auk_dspip_delay                       ; tx_cic       ;
;                |auk_dspip_integrator:integrator_loop[5].auK_integrator|        ; 66 (0)      ; 66 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 66 (0)           ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[5].auK_integrator                                                                   ; auk_dspip_integrator                  ; tx_cic       ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 66 (66)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 66 (66)          ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[5].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1         ; auk_dspip_delay                       ; tx_cic       ;
;                |auk_dspip_upsample:first_upsample|                             ; 51 (51)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (51)      ; 0 (0)             ; 0 (0)            ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_upsample:first_upsample                                                                                        ; auk_dspip_upsample                    ; tx_cic       ;
;                |counter_module:counter_fs_inst|                                ; 14 (14)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 10 (10)          ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:counter_fs_inst                                                                                           ; counter_module                        ; tx_cic       ;
;                |counter_module:latency_cnt_inst|                               ; 9 (9)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 4 (4)            ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst                                                                                          ; counter_module                        ; tx_cic       ;
;             |auk_dspip_avalon_streaming_controller:avalon_controller|          ; 38 (7)      ; 16 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (5)       ; 0 (0)             ; 17 (2)           ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller                                                                                           ; auk_dspip_avalon_streaming_controller ; tx_cic       ;
;                |auk_dspip_avalon_streaming_small_fifo:ready_FIFO|              ; 31 (31)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 15 (15)          ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO                                          ; auk_dspip_avalon_streaming_small_fifo ; tx_cic       ;
;             |auk_dspip_avalon_streaming_sink:input_sink|                       ; 32 (1)      ; 18 (1)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 18 (1)           ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink                                                                                                        ; auk_dspip_avalon_streaming_sink       ; tx_cic       ;
;                |scfifo:sink_FIFO|                                              ; 31 (0)      ; 17 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 17 (0)           ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO                                                                                       ; scfifo                                ; work         ;
;                   |scfifo_gf71:auto_generated|                                 ; 31 (1)      ; 17 (1)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 17 (1)           ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated                                                            ; scfifo_gf71                           ; work         ;
;                      |a_dpfifo_1lv:dpfifo|                                     ; 30 (19)     ; 16 (8)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (11)      ; 0 (0)             ; 16 (8)           ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo                                        ; a_dpfifo_1lv                          ; work         ;
;                         |altsyncram_l7h1:FIFOram|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram                ; altsyncram_l7h1                       ; work         ;
;                         |cntr_8a7:usedw_counter|                               ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_8a7:usedw_counter                 ; cntr_8a7                              ; work         ;
;                         |cntr_r9b:rd_ptr_msb|                                  ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_r9b:rd_ptr_msb                    ; cntr_r9b                              ; work         ;
;                         |cntr_s9b:wr_ptr|                                      ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_s9b:wr_ptr                        ; cntr_s9b                              ; work         ;
;             |auk_dspip_avalon_streaming_source:output_source_0|                ; 40 (0)      ; 24 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 24 (0)           ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0                                                                                                 ; auk_dspip_avalon_streaming_source     ; tx_cic       ;
;                |scfifo:source_FIFO|                                            ; 40 (0)      ; 24 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 24 (0)           ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO                                                                              ; scfifo                                ; work         ;
;                   |scfifo_ci71:auto_generated|                                 ; 40 (0)      ; 24 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 24 (0)           ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated                                                   ; scfifo_ci71                           ; work         ;
;                      |a_dpfifo_9qv:dpfifo|                                     ; 40 (23)     ; 24 (10)                   ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (13)      ; 0 (0)             ; 24 (10)          ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo                               ; a_dpfifo_9qv                          ; work         ;
;                         |altsyncram_hah1:FIFOram|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram       ; altsyncram_hah1                       ; work         ;
;                         |cntr_aa7:usedw_counter|                               ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_aa7:usedw_counter        ; cntr_aa7                              ; work         ;
;                         |cntr_t9b:rd_ptr_msb|                                  ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_t9b:rd_ptr_msb           ; cntr_t9b                              ; work         ;
;                         |cntr_u9b:wr_ptr|                                      ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |UA3REO|tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr               ; cntr_u9b                              ; work         ;
;    |tx_cic:TX_CIC_Q|                                                           ; 892 (0)     ; 749 (0)                   ; 0 (0)         ; 640         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 143 (0)      ; 91 (0)            ; 658 (0)          ; |UA3REO|tx_cic:TX_CIC_Q                                                                                                                                                                                              ; tx_cic                                ; tx_cic       ;
;       |tx_cic_cic_ii_0:cic_ii_0|                                               ; 892 (0)     ; 749 (0)                   ; 0 (0)         ; 640         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 143 (0)      ; 91 (0)            ; 658 (0)          ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0                                                                                                                                                                     ; tx_cic_cic_ii_0                       ; tx_cic       ;
;          |alt_cic_core:core|                                                   ; 892 (0)     ; 749 (0)                   ; 0 (0)         ; 640         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 143 (0)      ; 91 (0)            ; 658 (0)          ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                                                   ; alt_cic_core                          ; tx_cic       ;
;             |alt_cic_int_siso:int_one|                                         ; 783 (6)     ; 691 (3)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 92 (3)       ; 91 (0)            ; 600 (3)          ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one                                                                                                                          ; alt_cic_int_siso                      ; tx_cic       ;
;                |auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|            ; 36 (20)     ; 34 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 16 (0)            ; 18 (18)          ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff                                                                       ; auk_dspip_differentiator              ; tx_cic       ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                            ; auk_dspip_delay                       ; tx_cic       ;
;                |auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|            ; 38 (21)     ; 36 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 17 (0)            ; 19 (19)          ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff                                                                       ; auk_dspip_differentiator              ; tx_cic       ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 0 (0)            ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                            ; auk_dspip_delay                       ; tx_cic       ;
;                |auk_dspip_differentiator:COMB_LOOP[2].auk_dsp_diff|            ; 41 (23)     ; 38 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 18 (0)            ; 20 (20)          ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[2].auk_dsp_diff                                                                       ; auk_dspip_differentiator              ; tx_cic       ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 0 (0)            ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                            ; auk_dspip_delay                       ; tx_cic       ;
;                |auk_dspip_differentiator:COMB_LOOP[3].auk_dsp_diff|            ; 42 (23)     ; 40 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 19 (0)            ; 21 (21)          ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[3].auk_dsp_diff                                                                       ; auk_dspip_differentiator              ; tx_cic       ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 19 (19)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 0 (0)            ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                            ; auk_dspip_delay                       ; tx_cic       ;
;                |auk_dspip_differentiator:COMB_LOOP[4].auk_dsp_diff|            ; 45 (45)     ; 42 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 42 (42)          ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[4].auk_dsp_diff                                                                       ; auk_dspip_differentiator              ; tx_cic       ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 20 (20)          ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[4].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                            ; auk_dspip_delay                       ; tx_cic       ;
;                |auk_dspip_differentiator:COMB_LOOP[5].auk_dsp_diff|            ; 90 (69)     ; 88 (67)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 21 (0)            ; 67 (67)          ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[5].auk_dsp_diff                                                                       ; auk_dspip_differentiator              ; tx_cic       ;
;                   |auk_dspip_delay:\glogic:u0|                                 ; 21 (21)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (21)           ; 0 (0)            ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[5].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                            ; auk_dspip_delay                       ; tx_cic       ;
;                |auk_dspip_integrator:integrator_loop[0].auK_integrator|        ; 66 (0)      ; 66 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 66 (0)           ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[0].auK_integrator                                                                   ; auk_dspip_integrator                  ; tx_cic       ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 66 (66)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 66 (66)          ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[0].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1         ; auk_dspip_delay                       ; tx_cic       ;
;                |auk_dspip_integrator:integrator_loop[1].auK_integrator|        ; 66 (0)      ; 66 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 66 (0)           ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[1].auK_integrator                                                                   ; auk_dspip_integrator                  ; tx_cic       ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 66 (66)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 66 (66)          ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[1].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1         ; auk_dspip_delay                       ; tx_cic       ;
;                |auk_dspip_integrator:integrator_loop[2].auK_integrator|        ; 66 (0)      ; 66 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 66 (0)           ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[2].auK_integrator                                                                   ; auk_dspip_integrator                  ; tx_cic       ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 66 (66)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 66 (66)          ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[2].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1         ; auk_dspip_delay                       ; tx_cic       ;
;                |auk_dspip_integrator:integrator_loop[3].auK_integrator|        ; 66 (0)      ; 66 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 66 (0)           ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[3].auK_integrator                                                                   ; auk_dspip_integrator                  ; tx_cic       ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 66 (66)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 66 (66)          ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[3].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1         ; auk_dspip_delay                       ; tx_cic       ;
;                |auk_dspip_integrator:integrator_loop[4].auK_integrator|        ; 66 (0)      ; 66 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 66 (0)           ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[4].auK_integrator                                                                   ; auk_dspip_integrator                  ; tx_cic       ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 66 (66)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 66 (66)          ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[4].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1         ; auk_dspip_delay                       ; tx_cic       ;
;                |auk_dspip_integrator:integrator_loop[5].auK_integrator|        ; 66 (0)      ; 66 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 66 (0)           ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[5].auK_integrator                                                                   ; auk_dspip_integrator                  ; tx_cic       ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|  ; 66 (66)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 66 (66)          ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[5].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1         ; auk_dspip_delay                       ; tx_cic       ;
;                |auk_dspip_upsample:first_upsample|                             ; 66 (66)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (66)      ; 0 (0)             ; 0 (0)            ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_upsample:first_upsample                                                                                        ; auk_dspip_upsample                    ; tx_cic       ;
;                |counter_module:counter_fs_inst|                                ; 14 (14)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 10 (10)          ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:counter_fs_inst                                                                                           ; counter_module                        ; tx_cic       ;
;                |counter_module:latency_cnt_inst|                               ; 9 (9)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 4 (4)            ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst                                                                                          ; counter_module                        ; tx_cic       ;
;             |auk_dspip_avalon_streaming_controller:avalon_controller|          ; 38 (7)      ; 16 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (5)       ; 0 (0)             ; 17 (2)           ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller                                                                                           ; auk_dspip_avalon_streaming_controller ; tx_cic       ;
;                |auk_dspip_avalon_streaming_small_fifo:ready_FIFO|              ; 31 (31)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 15 (15)          ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO                                          ; auk_dspip_avalon_streaming_small_fifo ; tx_cic       ;
;             |auk_dspip_avalon_streaming_sink:input_sink|                       ; 32 (1)      ; 18 (1)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 18 (1)           ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink                                                                                                        ; auk_dspip_avalon_streaming_sink       ; tx_cic       ;
;                |scfifo:sink_FIFO|                                              ; 31 (0)      ; 17 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 17 (0)           ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO                                                                                       ; scfifo                                ; work         ;
;                   |scfifo_gf71:auto_generated|                                 ; 31 (1)      ; 17 (1)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 17 (1)           ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated                                                            ; scfifo_gf71                           ; work         ;
;                      |a_dpfifo_1lv:dpfifo|                                     ; 30 (19)     ; 16 (8)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (11)      ; 0 (0)             ; 16 (8)           ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo                                        ; a_dpfifo_1lv                          ; work         ;
;                         |altsyncram_l7h1:FIFOram|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram                ; altsyncram_l7h1                       ; work         ;
;                         |cntr_8a7:usedw_counter|                               ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_8a7:usedw_counter                 ; cntr_8a7                              ; work         ;
;                         |cntr_r9b:rd_ptr_msb|                                  ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_r9b:rd_ptr_msb                    ; cntr_r9b                              ; work         ;
;                         |cntr_s9b:wr_ptr|                                      ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_s9b:wr_ptr                        ; cntr_s9b                              ; work         ;
;             |auk_dspip_avalon_streaming_source:output_source_0|                ; 40 (0)      ; 24 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 24 (0)           ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0                                                                                                 ; auk_dspip_avalon_streaming_source     ; tx_cic       ;
;                |scfifo:source_FIFO|                                            ; 40 (0)      ; 24 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 24 (0)           ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO                                                                              ; scfifo                                ; work         ;
;                   |scfifo_ci71:auto_generated|                                 ; 40 (0)      ; 24 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 24 (0)           ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated                                                   ; scfifo_ci71                           ; work         ;
;                      |a_dpfifo_9qv:dpfifo|                                     ; 40 (23)     ; 24 (10)                   ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (13)      ; 0 (0)             ; 24 (10)          ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo                               ; a_dpfifo_9qv                          ; work         ;
;                         |altsyncram_hah1:FIFOram|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram       ; altsyncram_hah1                       ; work         ;
;                         |cntr_aa7:usedw_counter|                               ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_aa7:usedw_counter        ; cntr_aa7                              ; work         ;
;                         |cntr_t9b:rd_ptr_msb|                                  ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_t9b:rd_ptr_msb           ; cntr_t9b                              ; work         ;
;                         |cntr_u9b:wr_ptr|                                      ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |UA3REO|tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr               ; cntr_u9b                              ; work         ;
;    |tx_ciccomp:TX_CICCOMP_I|                                                   ; 993 (993)   ; 850 (850)                 ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 143 (143)    ; 383 (383)         ; 467 (467)        ; |UA3REO|tx_ciccomp:TX_CICCOMP_I                                                                                                                                                                                      ; tx_ciccomp                            ; work         ;
;       |lpm_mult:Mult0|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|tx_ciccomp:TX_CICCOMP_I|lpm_mult:Mult0                                                                                                                                                                       ; lpm_mult                              ; work         ;
;          |mult_36t:auto_generated|                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|tx_ciccomp:TX_CICCOMP_I|lpm_mult:Mult0|mult_36t:auto_generated                                                                                                                                               ; mult_36t                              ; work         ;
;    |tx_ciccomp:TX_CICCOMP_Q|                                                   ; 1073 (1073) ; 844 (844)                 ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 228 (228)    ; 383 (383)         ; 462 (462)        ; |UA3REO|tx_ciccomp:TX_CICCOMP_Q                                                                                                                                                                                      ; tx_ciccomp                            ; work         ;
;       |lpm_mult:Mult0|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|tx_ciccomp:TX_CICCOMP_Q|lpm_mult:Mult0                                                                                                                                                                       ; lpm_mult                              ; work         ;
;          |mult_36t:auto_generated|                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|tx_ciccomp:TX_CICCOMP_Q|lpm_mult:Mult0|mult_36t:auto_generated                                                                                                                                               ; mult_36t                              ; work         ;
;    |tx_mixer:TX_MIXER_I|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|tx_mixer:TX_MIXER_I                                                                                                                                                                                          ; tx_mixer                              ; work         ;
;       |lpm_mult:lpm_mult_component|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|tx_mixer:TX_MIXER_I|lpm_mult:lpm_mult_component                                                                                                                                                              ; lpm_mult                              ; work         ;
;          |mult_96p:auto_generated|                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|tx_mixer:TX_MIXER_I|lpm_mult:lpm_mult_component|mult_96p:auto_generated                                                                                                                                      ; mult_96p                              ; work         ;
;    |tx_mixer:TX_MIXER_Q|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|tx_mixer:TX_MIXER_Q                                                                                                                                                                                          ; tx_mixer                              ; work         ;
;       |lpm_mult:lpm_mult_component|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|tx_mixer:TX_MIXER_Q|lpm_mult:lpm_mult_component                                                                                                                                                              ; lpm_mult                              ; work         ;
;          |mult_96p:auto_generated|                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UA3REO|tx_mixer:TX_MIXER_Q|lpm_mult:lpm_mult_component|mult_96p:auto_generated                                                                                                                                      ; mult_96p                              ; work         ;
;    |tx_summator:TX_SUMMATOR|                                                   ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |UA3REO|tx_summator:TX_SUMMATOR                                                                                                                                                                                      ; tx_summator                           ; work         ;
;       |lpm_add_sub:LPM_ADD_SUB_component|                                      ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |UA3REO|tx_summator:TX_SUMMATOR|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                    ; lpm_add_sub                           ; work         ;
;          |add_sub_d2k:auto_generated|                                          ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |UA3REO|tx_summator:TX_SUMMATOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_d2k:auto_generated                                                                                                                         ; add_sub_d2k                           ; work         ;
+--------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                               ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name              ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+
; ADC_CLK           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PREAMP            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_CLK           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_OUTPUT[13]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_OUTPUT[12]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_OUTPUT[11]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_OUTPUT[10]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_OUTPUT[9]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_OUTPUT[8]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_OUTPUT[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_OUTPUT[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_OUTPUT[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_OUTPUT[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_OUTPUT[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_OUTPUT[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_OUTPUT[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_OUTPUT[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; STM32_DATA_OUT[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; STM32_DATA_OUT[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; STM32_DATA_OUT[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; STM32_DATA_OUT[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk_sys           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; STM32_DATA_IN[2]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; STM32_CLK         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; STM32_SYNC        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; STM32_DATA_IN[3]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ADC_OTR           ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; STM32_DATA_IN[0]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; STM32_DATA_IN[1]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ADC_INPUT[0]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC_INPUT[1]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ADC_INPUT[2]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC_INPUT[3]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ADC_INPUT[4]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC_INPUT[5]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC_INPUT[6]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC_INPUT[7]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC_INPUT[8]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC_INPUT[9]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ADC_INPUT[10]     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; ADC_INPUT[11]     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                 ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; clk_sys                                                                                                             ;                   ;         ;
; STM32_DATA_IN[2]                                                                                                    ;                   ;         ;
;      - stm32_interface:STM32_INTERFACE|k~9                                                                          ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|k~10                                                                         ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|k~27                                                                         ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|k[6]~28                                                                      ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|Equal3~0                                                                     ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|Equal2~0                                                                     ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|Q_HOLD~7                                                                     ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|Q_HOLD~8                                                                     ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|I_HOLD~15                                                                    ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|I_HOLD~16                                                                    ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|I_HOLD~17                                                                    ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|I_HOLD~18                                                                    ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|Q_HOLD~9                                                                     ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|Q_HOLD~19                                                                    ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|freq_out[10]~10                                                              ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|freq_out[6]~13                                                               ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|freq_out[2]~16                                                               ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|freq_out[14]~21                                                              ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|TX_I[2]~feeder                                                               ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|preamp_enable~feeder                                                         ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|freq_out[18]~feeder                                                          ; 0                 ; 6       ;
; STM32_CLK                                                                                                           ;                   ;         ;
; STM32_SYNC                                                                                                          ;                   ;         ;
;      - stm32_interface:STM32_INTERFACE|k[2]~0                                                                       ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|k[3]~1                                                                       ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|k[4]~2                                                                       ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|k[5]~3                                                                       ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|k[6]~4                                                                       ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|k[7]~5                                                                       ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|k[8]~6                                                                       ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|preamp_enable~0                                                              ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|TX_I[8]~0                                                                    ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|k~11                                                                         ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|k[1]~12                                                                      ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|k[6]~29                                                                      ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|k[9]~35                                                                      ; 0                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|freq_out[21]~7                                                               ; 0                 ; 6       ;
; STM32_DATA_IN[3]                                                                                                    ;                   ;         ;
;      - stm32_interface:STM32_INTERFACE|k~9                                                                          ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|k~10                                                                         ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|k~27                                                                         ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|k[6]~28                                                                      ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|Equal3~0                                                                     ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|Equal2~0                                                                     ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|Q_HOLD~0                                                                     ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|Q_HOLD~2                                                                     ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|I_HOLD~3                                                                     ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|I_HOLD~7                                                                     ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|I_HOLD~10                                                                    ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|I_HOLD~13                                                                    ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|Q_HOLD~5                                                                     ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|freq_out[7]                                                                  ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|freq_out[3]                                                                  ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|Q_HOLD~20                                                                    ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|freq_out[19]~23                                                              ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|freq_out[11]~feeder                                                          ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|freq_out[15]~feeder                                                          ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|rx~feeder                                                                    ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|TX_I[3]~feeder                                                               ; 1                 ; 6       ;
; ADC_OTR                                                                                                             ;                   ;         ;
;      - stm32_interface:STM32_INTERFACE|DATA_OUT[0]~23                                                               ; 0                 ; 6       ;
; STM32_DATA_IN[0]                                                                                                    ;                   ;         ;
;      - stm32_interface:STM32_INTERFACE|k~9                                                                          ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|k~10                                                                         ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|k~27                                                                         ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|k[6]~28                                                                      ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|Equal3~0                                                                     ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|Q_HOLD~13                                                                    ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|Q_HOLD~14                                                                    ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|I_HOLD~23                                                                    ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|I_HOLD~24                                                                    ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|I_HOLD~25                                                                    ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|I_HOLD~26                                                                    ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|Q_HOLD~15                                                                    ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|TX_I[0]                                                                      ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|Q_HOLD~16                                                                    ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|freq_out[8]~12                                                               ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|freq_out[4]~15                                                               ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|freq_out[0]~18                                                               ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|freq_out[12]~19                                                              ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|freq_out[16]~22                                                              ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|freq_out[20]~feeder                                                          ; 1                 ; 6       ;
; STM32_DATA_IN[1]                                                                                                    ;                   ;         ;
;      - stm32_interface:STM32_INTERFACE|k~9                                                                          ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|k~10                                                                         ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|k~27                                                                         ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|k[6]~28                                                                      ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|Equal3~0                                                                     ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|Equal2~0                                                                     ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|Q_HOLD~10                                                                    ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|Q_HOLD~11                                                                    ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|I_HOLD~19                                                                    ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|I_HOLD~20                                                                    ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|I_HOLD~21                                                                    ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|I_HOLD~22                                                                    ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|Q_HOLD~12                                                                    ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|freq_out[17]                                                                 ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|TX_I[1]                                                                      ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|Q_HOLD~18                                                                    ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|freq_out[9]~11                                                               ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|freq_out[5]~14                                                               ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|freq_out[1]~17                                                               ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|freq_out[13]~20                                                              ; 1                 ; 6       ;
;      - stm32_interface:STM32_INTERFACE|freq_out[21]~feeder                                                          ; 1                 ; 6       ;
; ADC_INPUT[0]                                                                                                        ;                   ;         ;
;      - ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[1]~12 ; 0                 ; 6       ;
;      - mixer:MIXER_Q|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                  ; 0                 ; 6       ;
;      - mixer:MIXER_I|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                                  ; 0                 ; 6       ;
; ADC_INPUT[1]                                                                                                        ;                   ;         ;
;      - ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[1]~13 ; 1                 ; 6       ;
; ADC_INPUT[2]                                                                                                        ;                   ;         ;
;      - ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[2]~15 ; 0                 ; 6       ;
; ADC_INPUT[3]                                                                                                        ;                   ;         ;
;      - ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[3]~17 ; 1                 ; 6       ;
; ADC_INPUT[4]                                                                                                        ;                   ;         ;
;      - ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[4]~19 ; 0                 ; 6       ;
; ADC_INPUT[5]                                                                                                        ;                   ;         ;
;      - ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[5]~21 ; 0                 ; 6       ;
; ADC_INPUT[6]                                                                                                        ;                   ;         ;
;      - ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[6]~23 ; 0                 ; 6       ;
; ADC_INPUT[7]                                                                                                        ;                   ;         ;
;      - ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[7]~25 ; 0                 ; 6       ;
; ADC_INPUT[8]                                                                                                        ;                   ;         ;
;      - ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[8]~27 ; 0                 ; 6       ;
; ADC_INPUT[9]                                                                                                        ;                   ;         ;
;      - ADC_corrector:ADC_CORRECTOR|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ikj:auto_generated|pipeline_dffe[9]~29 ; 1                 ; 6       ;
; ADC_INPUT[10]                                                                                                       ;                   ;         ;
; ADC_INPUT[11]                                                                                                       ;                   ;         ;
+---------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                            ; Location           ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; MAIN_PLL:main_pll|altpll:altpll_component|MAIN_PLL_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                       ; PLL_1              ; 4692    ; Clock                                 ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; MAIN_PLL:main_pll|altpll:altpll_component|MAIN_PLL_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                       ; PLL_1              ; 1510    ; Clock                                 ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; SECOND_PLL:second_pll|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                 ; PLL_3              ; 1694    ; Clock                                 ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; STM32_CLK                                                                                                                                                                                                       ; PIN_30             ; 102     ; Clock                                 ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|cntr_7a7:usedw_counter|_~0 ; LCCOMB_X24_Y5_N10  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|cntr_q9b:rd_ptr_msb|_~0    ; LCCOMB_X24_Y4_N30  ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|cntr_r9b:wr_ptr|_~0        ; LCCOMB_X23_Y3_N30  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|rd_ptr_lsb~1               ; LCCOMB_X24_Y5_N0   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|valid_rreq                 ; LCCOMB_X24_Y5_N24  ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|valid_wreq~3               ; LCCOMB_X24_Y4_N18  ; 10      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout[55]~204                                                           ; LCCOMB_X20_Y5_N0   ; 78      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout~235                                                               ; LCCOMB_X21_Y6_N16  ; 78      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout[77]~204                                                           ; LCCOMB_X10_Y6_N14  ; 78      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout~235                                                               ; LCCOMB_X10_Y6_N20  ; 78      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout[50]~204                                                           ; LCCOMB_X10_Y6_N28  ; 78      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout_valid~0                                                           ; LCCOMB_X10_Y6_N30  ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout~235                                                               ; LCCOMB_X10_Y6_N4   ; 78      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout[33]~204                                                           ; LCCOMB_X10_Y6_N22  ; 78      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout~235                                                               ; LCCOMB_X10_Y6_N26  ; 78      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|dout[16]~204                                                           ; LCCOMB_X10_Y6_N8   ; 78      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|dout~235                                                               ; LCCOMB_X9_Y6_N24   ; 78      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|dout[77]~204                                                           ; LCCOMB_X5_Y7_N22   ; 78      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|dout~235                                                               ; LCCOMB_X5_Y7_N10   ; 78      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[1]~15                                               ; LCCOMB_X25_Y4_N28  ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[1]~16                                               ; LCCOMB_X25_Y4_N30  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]~1                                     ; LCCOMB_X20_Y11_N6  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]~1                                     ; LCCOMB_X20_Y11_N30 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|stall_reg                                                                                             ; FF_X21_Y11_N31     ; 501     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|cntr_8a7:usedw_counter|_~1                         ; LCCOMB_X23_Y11_N30 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|cntr_r9b:rd_ptr_msb|_~1                            ; LCCOMB_X23_Y8_N14  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|cntr_s9b:wr_ptr|_~0                                ; LCCOMB_X23_Y9_N30  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|full_dff                                           ; FF_X23_Y10_N3      ; 11      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|rd_ptr_lsb~1                                       ; LCCOMB_X23_Y9_N28  ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|valid_rreq~3                                       ; LCCOMB_X23_Y11_N18 ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_aa7:usedw_counter|_~0                ; LCCOMB_X32_Y11_N12 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_t9b:rd_ptr_msb|_~0                   ; LCCOMB_X31_Y11_N8  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|_~0                       ; LCCOMB_X31_Y11_N16 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|empty_dff                                 ; FF_X31_Y11_N25     ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|rd_ptr_lsb~1                              ; LCCOMB_X31_Y11_N26 ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|valid_wreq~0                              ; LCCOMB_X31_Y11_N14 ; 10      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|cntr_7a7:usedw_counter|_~0 ; LCCOMB_X30_Y10_N18 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|cntr_q9b:rd_ptr_msb|_~0    ; LCCOMB_X30_Y10_N28 ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|cntr_r9b:wr_ptr|_~0        ; LCCOMB_X30_Y9_N30  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|rd_ptr_lsb~1               ; LCCOMB_X30_Y10_N22 ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|valid_rreq                 ; LCCOMB_X30_Y10_N10 ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|valid_wreq~3               ; LCCOMB_X29_Y10_N4  ; 10      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout[4]~204                                                            ; LCCOMB_X40_Y11_N24 ; 78      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout~235                                                               ; LCCOMB_X36_Y9_N0   ; 78      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout[11]~204                                                           ; LCCOMB_X40_Y11_N4  ; 78      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout~235                                                               ; LCCOMB_X40_Y11_N18 ; 78      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout[59]~204                                                           ; LCCOMB_X40_Y11_N26 ; 78      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout_valid~0                                                           ; LCCOMB_X40_Y11_N0  ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout~235                                                               ; LCCOMB_X40_Y11_N6  ; 78      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout[61]~204                                                           ; LCCOMB_X40_Y11_N28 ; 78      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout~235                                                               ; LCCOMB_X40_Y11_N8  ; 78      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|dout[30]~204                                                           ; LCCOMB_X40_Y11_N2  ; 78      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|dout~235                                                               ; LCCOMB_X40_Y11_N10 ; 78      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|dout[52]~204                                                           ; LCCOMB_X40_Y12_N4  ; 78      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|dout~235                                                               ; LCCOMB_X40_Y12_N14 ; 78      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[8]~15                                               ; LCCOMB_X28_Y10_N6  ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[8]~16                                               ; LCCOMB_X28_Y10_N30 ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]~1                                     ; LCCOMB_X27_Y11_N14 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]~1                                     ; LCCOMB_X26_Y11_N18 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|stall_reg                                                                                             ; FF_X27_Y11_N23     ; 501     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|cntr_8a7:usedw_counter|_~0                         ; LCCOMB_X24_Y11_N16 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|cntr_r9b:rd_ptr_msb|_~1                            ; LCCOMB_X24_Y11_N26 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|cntr_s9b:wr_ptr|_~0                                ; LCCOMB_X25_Y11_N28 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|full_dff                                           ; FF_X24_Y11_N9      ; 11      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|rd_ptr_lsb~2                                       ; LCCOMB_X24_Y11_N18 ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|valid_rreq~3                                       ; LCCOMB_X24_Y11_N10 ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_aa7:usedw_counter|_~0                ; LCCOMB_X29_Y11_N14 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_t9b:rd_ptr_msb|_~0                   ; LCCOMB_X30_Y15_N28 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|_~0                       ; LCCOMB_X30_Y11_N22 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|empty_dff                                 ; FF_X30_Y11_N13     ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|rd_ptr_lsb~1                              ; LCCOMB_X30_Y11_N8  ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|valid_wreq~0                              ; LCCOMB_X30_Y11_N6  ; 10      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; ciccomp:CICCOMP_I|LessThan0~3                                                                                                                                                                                   ; LCCOMB_X37_Y25_N28 ; 6       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ciccomp:CICCOMP_Q|Equal0~5                                                                                                                                                                                      ; LCCOMB_X43_Y20_N0  ; 641     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ciccomp:CICCOMP_Q|Equal1~1                                                                                                                                                                                      ; LCCOMB_X43_Y24_N20 ; 640     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ciccomp:CICCOMP_Q|Equal21~0                                                                                                                                                                                     ; LCCOMB_X43_Y24_N14 ; 120     ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; ciccomp:CICCOMP_Q|phase_reg                                                                                                                                                                                     ; LCCOMB_X43_Y24_N4  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; clk_sys                                                                                                                                                                                                         ; PIN_23             ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; stm32_interface:STM32_INTERFACE|DATA_OUT[3]~9                                                                                                                                                                   ; LCCOMB_X28_Y17_N20 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stm32_interface:STM32_INTERFACE|I_HOLD[11]~6                                                                                                                                                                    ; LCCOMB_X27_Y18_N28 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stm32_interface:STM32_INTERFACE|I_HOLD[15]~14                                                                                                                                                                   ; LCCOMB_X27_Y18_N26 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stm32_interface:STM32_INTERFACE|I_HOLD[3]~12                                                                                                                                                                    ; LCCOMB_X28_Y21_N2  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stm32_interface:STM32_INTERFACE|I_HOLD[7]~9                                                                                                                                                                     ; LCCOMB_X28_Y21_N14 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stm32_interface:STM32_INTERFACE|Q_HOLD[11]~6                                                                                                                                                                    ; LCCOMB_X29_Y19_N18 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stm32_interface:STM32_INTERFACE|Q_HOLD[15]~17                                                                                                                                                                   ; LCCOMB_X25_Y21_N28 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stm32_interface:STM32_INTERFACE|Q_HOLD[3]~4                                                                                                                                                                     ; LCCOMB_X27_Y19_N8  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stm32_interface:STM32_INTERFACE|Q_HOLD[7]~1                                                                                                                                                                     ; LCCOMB_X29_Y19_N8  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stm32_interface:STM32_INTERFACE|TX_Q[15]~0                                                                                                                                                                      ; LCCOMB_X28_Y19_N30 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stm32_interface:STM32_INTERFACE|freq_out[11]~4                                                                                                                                                                  ; LCCOMB_X25_Y16_N24 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stm32_interface:STM32_INTERFACE|freq_out[15]~5                                                                                                                                                                  ; LCCOMB_X26_Y16_N0  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stm32_interface:STM32_INTERFACE|freq_out[19]~6                                                                                                                                                                  ; LCCOMB_X28_Y17_N2  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stm32_interface:STM32_INTERFACE|freq_out[21]~7                                                                                                                                                                  ; LCCOMB_X27_Y16_N8  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stm32_interface:STM32_INTERFACE|freq_out[3]~9                                                                                                                                                                   ; LCCOMB_X27_Y16_N30 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stm32_interface:STM32_INTERFACE|freq_out[7]~8                                                                                                                                                                   ; LCCOMB_X27_Y16_N28 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stm32_interface:STM32_INTERFACE|k[6]~29                                                                                                                                                                         ; LCCOMB_X26_Y17_N4  ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; stm32_interface:STM32_INTERFACE|preamp_enable~0                                                                                                                                                                 ; LCCOMB_X27_Y16_N20 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stm32_interface:STM32_INTERFACE|rx                                                                                                                                                                              ; FF_X24_Y14_N3      ; 1702    ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; stm32_interface:STM32_INTERFACE|rx                                                                                                                                                                              ; FF_X24_Y14_N3      ; 2886    ; Async. clear                          ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|dout[4]~51                                                               ; LCCOMB_X32_Y13_N20 ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|dout~52                                                                  ; LCCOMB_X32_Y13_N18 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|dout[11]~54                                                              ; LCCOMB_X32_Y13_N0  ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|dout~55                                                                  ; LCCOMB_X32_Y13_N30 ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[2].auk_dsp_diff|dout[45]~57                                                              ; LCCOMB_X32_Y13_N10 ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[2].auk_dsp_diff|dout~58                                                                  ; LCCOMB_X32_Y13_N6  ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[3].auk_dsp_diff|dout[45]~60                                                              ; LCCOMB_X32_Y13_N2  ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[3].auk_dsp_diff|dout~61                                                                  ; LCCOMB_X32_Y13_N22 ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[4].auk_dsp_diff|dout[56]~1                                                               ; LCCOMB_X29_Y9_N6   ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[4].auk_dsp_diff|dout_valid~0                                                             ; LCCOMB_X32_Y13_N16 ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[4].auk_dsp_diff|dout~22                                                                  ; LCCOMB_X29_Y9_N16  ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[5].auk_dsp_diff|dout[3]~1                                                                ; LCCOMB_X29_Y9_N30  ; 51      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[5].auk_dsp_diff|dout~52                                                                  ; LCCOMB_X29_Y9_N0   ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:counter_fs_inst|count[7]~18                                                                                  ; LCCOMB_X26_Y14_N26 ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[0]~1                            ; LCCOMB_X30_Y16_N8  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]~1                            ; LCCOMB_X28_Y16_N14 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|stall_reg                                                                                    ; FF_X28_Y16_N11     ; 422     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_8a7:usedw_counter|_~0                ; LCCOMB_X34_Y16_N28 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_r9b:rd_ptr_msb|_~0                   ; LCCOMB_X31_Y16_N10 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_s9b:wr_ptr|_~0                       ; LCCOMB_X34_Y16_N18 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|full_dff                                  ; FF_X29_Y16_N21     ; 10      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|rd_ptr_lsb~3                              ; LCCOMB_X31_Y16_N24 ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|valid_rreq                                ; LCCOMB_X31_Y16_N16 ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_aa7:usedw_counter|_~0       ; LCCOMB_X30_Y6_N28  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_t9b:rd_ptr_msb|_~0          ; LCCOMB_X27_Y5_N28  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|_~0              ; LCCOMB_X28_Y3_N6   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|empty_dff                        ; FF_X30_Y6_N21      ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|rd_ptr_lsb~1                     ; LCCOMB_X28_Y3_N28  ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|valid_wreq~0                     ; LCCOMB_X28_Y3_N20  ; 10      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|dout[4]~51                                                               ; LCCOMB_X17_Y25_N24 ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|dout~52                                                                  ; LCCOMB_X21_Y19_N30 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|dout[56]~54                                                              ; LCCOMB_X17_Y25_N28 ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|dout~55                                                                  ; LCCOMB_X17_Y25_N26 ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[2].auk_dsp_diff|dout[65]~57                                                              ; LCCOMB_X17_Y25_N22 ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[2].auk_dsp_diff|dout_valid~0                                                             ; LCCOMB_X17_Y25_N12 ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[2].auk_dsp_diff|dout~58                                                                  ; LCCOMB_X17_Y25_N14 ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[3].auk_dsp_diff|dout[51]~60                                                              ; LCCOMB_X17_Y25_N0  ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[3].auk_dsp_diff|dout~61                                                                  ; LCCOMB_X17_Y25_N20 ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[4].auk_dsp_diff|dout[49]~1                                                               ; LCCOMB_X15_Y29_N30 ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[4].auk_dsp_diff|dout~22                                                                  ; LCCOMB_X17_Y25_N10 ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[5].auk_dsp_diff|dout[1]~168                                                              ; LCCOMB_X15_Y29_N22 ; 66      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[5].auk_dsp_diff|dout~199                                                                 ; LCCOMB_X15_Y29_N28 ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:counter_fs_inst|count[6]~18                                                                                  ; LCCOMB_X18_Y18_N2  ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[0]~1                            ; LCCOMB_X27_Y13_N12 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]~1                            ; LCCOMB_X25_Y13_N28 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|stall_reg                                                                                    ; FF_X25_Y13_N11     ; 422     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_8a7:usedw_counter|_~0                ; LCCOMB_X29_Y14_N4  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_r9b:rd_ptr_msb|_~0                   ; LCCOMB_X32_Y14_N28 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_s9b:wr_ptr|_~0                       ; LCCOMB_X29_Y14_N18 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|full_dff                                  ; FF_X28_Y14_N25     ; 10      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|rd_ptr_lsb~3                              ; LCCOMB_X28_Y14_N18 ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|valid_rreq                                ; LCCOMB_X28_Y14_N14 ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_aa7:usedw_counter|_~0       ; LCCOMB_X24_Y18_N22 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_t9b:rd_ptr_msb|_~0          ; LCCOMB_X23_Y18_N4  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|_~0              ; LCCOMB_X23_Y18_N0  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|empty_dff                        ; FF_X24_Y18_N21     ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|rd_ptr_lsb~1                     ; LCCOMB_X23_Y18_N14 ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|valid_wreq~0                     ; LCCOMB_X23_Y18_N26 ; 10      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; tx_ciccomp:TX_CICCOMP_I|LessThan0~0                                                                                                                                                                             ; LCCOMB_X23_Y24_N28 ; 6       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; tx_ciccomp:TX_CICCOMP_Q|Equal1~10                                                                                                                                                                               ; LCCOMB_X23_Y28_N26 ; 1568    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_ciccomp:TX_CICCOMP_Q|Equal1~8                                                                                                                                                                                ; LCCOMB_X35_Y19_N14 ; 120     ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                            ; Location      ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; MAIN_PLL:main_pll|altpll:altpll_component|MAIN_PLL_altpll:auto_generated|wire_pll1_clk[0]       ; PLL_1         ; 4692    ; 8                                    ; Global Clock         ; GCLK3            ; --                        ;
; MAIN_PLL:main_pll|altpll:altpll_component|MAIN_PLL_altpll:auto_generated|wire_pll1_clk[1]       ; PLL_1         ; 1510    ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; SECOND_PLL:second_pll|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_3         ; 1694    ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; STM32_CLK                                                                                       ; PIN_30        ; 102     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; stm32_interface:STM32_INTERFACE|rx                                                              ; FF_X24_Y14_N3 ; 2886    ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
+-------------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------+---------+
; stm32_interface:STM32_INTERFACE|rx                                                                                  ; 1701    ;
; tx_ciccomp:TX_CICCOMP_Q|Equal1~10                                                                                   ; 1568    ;
; ciccomp:CICCOMP_Q|Equal0~5                                                                                          ; 641     ;
; ciccomp:CICCOMP_Q|Equal1~1                                                                                          ; 640     ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|stall_reg ; 501     ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|stall_reg ; 501     ;
+---------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------+------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                    ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                    ; Location                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------+------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 78           ; 4            ; 78           ; yes                    ; no                      ; yes                    ; yes                     ; 312   ; 4                           ; 78                          ; 4                           ; 78                          ; 312                 ; 3    ; None                   ; M9K_X22_Y3_N0, M9K_X22_Y5_N0, M9K_X22_Y1_N0    ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|altsyncram_j7h1:FIFOram|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 26           ; 8            ; 26           ; yes                    ; no                      ; yes                    ; yes                     ; 208   ; 8                           ; 24                          ; 8                           ; 24                          ; 192                 ; 1    ; None                   ; M9K_X22_Y8_N0                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 17           ; 32           ; 17           ; yes                    ; no                      ; yes                    ; yes                     ; 544   ; 32                          ; 16                          ; 32                          ; 16                          ; 512                 ; 1    ; None                   ; M9K_X33_Y11_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 78           ; 4            ; 78           ; yes                    ; no                      ; yes                    ; yes                     ; 312   ; 4                           ; 78                          ; 4                           ; 78                          ; 312                 ; 3    ; None                   ; M9K_X33_Y8_N0, M9K_X33_Y10_N0, M9K_X33_Y6_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|altsyncram_j7h1:FIFOram|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 26           ; 8            ; 26           ; yes                    ; no                      ; yes                    ; yes                     ; 208   ; 8                           ; 24                          ; 8                           ; 24                          ; 192                 ; 1    ; None                   ; M9K_X22_Y10_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 17           ; 32           ; 17           ; yes                    ; no                      ; yes                    ; yes                     ; 544   ; 32                          ; 16                          ; 32                          ; 16                          ; 512                 ; 1    ; None                   ; M9K_X33_Y15_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|ALTSYNCRAM                                                                                        ; AUTO ; ROM              ; Single Clock ; 2048         ; 12           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 24576 ; 2048                        ; 12                          ; --                          ; --                          ; 24576               ; 3    ; nco_nco_ii_0_sin_f.hex ; M9K_X22_Y19_N0, M9K_X22_Y14_N0, M9K_X22_Y18_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|ALTSYNCRAM                                                                                        ; AUTO ; ROM              ; Single Clock ; 2048         ; 12           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 24576 ; 2048                        ; 12                          ; --                          ; --                          ; 24576               ; 3    ; nco_nco_ii_0_cos_f.hex ; M9K_X22_Y17_N0, M9K_X22_Y15_N0, M9K_X22_Y16_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ALTSYNCRAM                                                                                      ; AUTO ; True Dual Port   ; Single Clock ; 2048         ; 12           ; 2048         ; 12           ; yes                    ; yes                     ; yes                    ; yes                     ; 24576 ; 2048                        ; 12                          ; 2048                        ; 12                          ; 24576               ; 3    ; nco_nco_ii_0_sin_c.hex ; M9K_X22_Y11_N0, M9K_X22_Y12_N0, M9K_X22_Y13_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 18           ; 8            ; 18           ; yes                    ; no                      ; yes                    ; yes                     ; 144   ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1    ; None                   ; M9K_X33_Y17_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 17           ; 32           ; 17           ; yes                    ; no                      ; yes                    ; yes                     ; 544   ; 32                          ; 16                          ; 32                          ; 16                          ; 512                 ; 1    ; None                   ; M9K_X33_Y5_N0                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 18           ; 8            ; 18           ; yes                    ; no                      ; yes                    ; yes                     ; 144   ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1    ; None                   ; M9K_X33_Y14_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 17           ; 32           ; 17           ; yes                    ; no                      ; yes                    ; yes                     ; 544   ; 32                          ; 16                          ; 32                          ; 16                          ; 512                 ; 1    ; None                   ; M9K_X22_Y21_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------+------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 132               ;
; Simple Multipliers (18-bit)           ; 12          ; 1                   ; 66                ;
; Embedded Multiplier Blocks            ; 12          ; --                  ; 66                ;
; Embedded Multiplier 9-bit elements    ; 24          ; 2                   ; 132               ;
; Signed Embedded Multipliers           ; 12          ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                  ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; tx_mixer:TX_MIXER_Q|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_out2                      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    tx_mixer:TX_MIXER_Q|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_mult1                  ;                            ; DSPMULT_X13_Y17_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; tx_mixer:TX_MIXER_I|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_out2                      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    tx_mixer:TX_MIXER_I|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_mult1                  ;                            ; DSPMULT_X13_Y12_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; ciccomp:CICCOMP_Q|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2                                     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ciccomp:CICCOMP_Q|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1                                 ;                            ; DSPMULT_X42_Y24_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; ciccomp:CICCOMP_I|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2                                     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ciccomp:CICCOMP_I|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1                                 ;                            ; DSPMULT_X42_Y25_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|lpm_mult:Mult1|mult_t5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y14_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y13_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|lpm_mult:Mult1|mult_t5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y15_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y16_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; tx_ciccomp:TX_CICCOMP_Q|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2                               ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    tx_ciccomp:TX_CICCOMP_Q|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1                           ;                            ; DSPMULT_X42_Y17_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; tx_ciccomp:TX_CICCOMP_I|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2                               ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    tx_ciccomp:TX_CICCOMP_I|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1                           ;                            ; DSPMULT_X42_Y18_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; mixer:MIXER_Q|lpm_mult:lpm_mult_component|mult_66p:auto_generated|result[0]                           ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mixer:MIXER_Q|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                        ;                            ; DSPMULT_X13_Y10_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; mixer:MIXER_I|lpm_mult:lpm_mult_component|mult_66p:auto_generated|result[0]                           ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mixer:MIXER_I|lpm_mult:lpm_mult_component|mult_66p:auto_generated|mac_mult1                        ;                            ; DSPMULT_X13_Y8_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
+-------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+--------------------------------------------------+
; Routing Usage Summary                            ;
+-----------------------+--------------------------+
; Routing Resource Type ; Usage                    ;
+-----------------------+--------------------------+
; Block interconnects   ; 12,328 / 71,559 ( 17 % ) ;
; C16 interconnects     ; 87 / 2,597 ( 3 % )       ;
; C4 interconnects      ; 3,728 / 46,848 ( 8 % )   ;
; Direct links          ; 4,106 / 71,559 ( 6 % )   ;
; Global clocks         ; 5 / 20 ( 25 % )          ;
; Local interconnects   ; 4,909 / 24,624 ( 20 % )  ;
; R24 interconnects     ; 105 / 2,496 ( 4 % )      ;
; R4 interconnects      ; 5,734 / 62,424 ( 9 % )   ;
+-----------------------+--------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.37) ; Number of LABs  (Total = 750) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 35                            ;
; 2                                           ; 22                            ;
; 3                                           ; 28                            ;
; 4                                           ; 15                            ;
; 5                                           ; 22                            ;
; 6                                           ; 16                            ;
; 7                                           ; 14                            ;
; 8                                           ; 9                             ;
; 9                                           ; 38                            ;
; 10                                          ; 18                            ;
; 11                                          ; 18                            ;
; 12                                          ; 22                            ;
; 13                                          ; 26                            ;
; 14                                          ; 27                            ;
; 15                                          ; 60                            ;
; 16                                          ; 380                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.34) ; Number of LABs  (Total = 750) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 309                           ;
; 1 Clock                            ; 708                           ;
; 1 Clock enable                     ; 523                           ;
; 1 Sync. clear                      ; 92                            ;
; 1 Sync. load                       ; 12                            ;
; 2 Clock enables                    ; 105                           ;
; 2 Clocks                           ; 4                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 21.83) ; Number of LABs  (Total = 750) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 15                            ;
; 2                                            ; 25                            ;
; 3                                            ; 11                            ;
; 4                                            ; 12                            ;
; 5                                            ; 15                            ;
; 6                                            ; 19                            ;
; 7                                            ; 7                             ;
; 8                                            ; 9                             ;
; 9                                            ; 14                            ;
; 10                                           ; 17                            ;
; 11                                           ; 7                             ;
; 12                                           ; 11                            ;
; 13                                           ; 8                             ;
; 14                                           ; 17                            ;
; 15                                           ; 11                            ;
; 16                                           ; 28                            ;
; 17                                           ; 12                            ;
; 18                                           ; 35                            ;
; 19                                           ; 19                            ;
; 20                                           ; 17                            ;
; 21                                           ; 9                             ;
; 22                                           ; 15                            ;
; 23                                           ; 11                            ;
; 24                                           ; 12                            ;
; 25                                           ; 18                            ;
; 26                                           ; 27                            ;
; 27                                           ; 25                            ;
; 28                                           ; 21                            ;
; 29                                           ; 35                            ;
; 30                                           ; 55                            ;
; 31                                           ; 38                            ;
; 32                                           ; 175                           ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.19) ; Number of LABs  (Total = 750) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 6                             ;
; 1                                               ; 55                            ;
; 2                                               ; 59                            ;
; 3                                               ; 65                            ;
; 4                                               ; 61                            ;
; 5                                               ; 82                            ;
; 6                                               ; 35                            ;
; 7                                               ; 23                            ;
; 8                                               ; 25                            ;
; 9                                               ; 53                            ;
; 10                                              ; 24                            ;
; 11                                              ; 23                            ;
; 12                                              ; 27                            ;
; 13                                              ; 17                            ;
; 14                                              ; 14                            ;
; 15                                              ; 59                            ;
; 16                                              ; 119                           ;
; 17                                              ; 2                             ;
; 18                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 13.82) ; Number of LABs  (Total = 750) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 13                            ;
; 3                                            ; 20                            ;
; 4                                            ; 32                            ;
; 5                                            ; 81                            ;
; 6                                            ; 42                            ;
; 7                                            ; 25                            ;
; 8                                            ; 34                            ;
; 9                                            ; 34                            ;
; 10                                           ; 48                            ;
; 11                                           ; 27                            ;
; 12                                           ; 35                            ;
; 13                                           ; 37                            ;
; 14                                           ; 23                            ;
; 15                                           ; 22                            ;
; 16                                           ; 23                            ;
; 17                                           ; 17                            ;
; 18                                           ; 35                            ;
; 19                                           ; 20                            ;
; 20                                           ; 81                            ;
; 21                                           ; 7                             ;
; 22                                           ; 7                             ;
; 23                                           ; 2                             ;
; 24                                           ; 7                             ;
; 25                                           ; 5                             ;
; 26                                           ; 4                             ;
; 27                                           ; 3                             ;
; 28                                           ; 3                             ;
; 29                                           ; 0                             ;
; 30                                           ; 3                             ;
; 31                                           ; 0                             ;
; 32                                           ; 0                             ;
; 33                                           ; 1                             ;
; 34                                           ; 11                            ;
; 35                                           ; 12                            ;
; 36                                           ; 36                            ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 11    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                           ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                      ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 41        ; 0            ; 41        ; 0            ; 0            ; 41        ; 41        ; 0            ; 41        ; 41        ; 0            ; 0            ; 0            ; 11           ; 20           ; 0            ; 0            ; 20           ; 11           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 41        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 41           ; 0         ; 41           ; 41           ; 0         ; 0         ; 41           ; 0         ; 0         ; 41           ; 41           ; 41           ; 30           ; 21           ; 41           ; 41           ; 21           ; 30           ; 41           ; 41           ; 41           ; 41           ; 41           ; 41           ; 41           ; 41           ; 0         ; 41           ; 41           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; ADC_CLK            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PREAMP             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_CLK            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_OUTPUT[13]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_OUTPUT[12]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_OUTPUT[11]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_OUTPUT[10]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_OUTPUT[9]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_OUTPUT[8]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_OUTPUT[7]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_OUTPUT[6]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_OUTPUT[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_OUTPUT[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_OUTPUT[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_OUTPUT[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_OUTPUT[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_OUTPUT[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; STM32_DATA_OUT[3]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; STM32_DATA_OUT[2]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; STM32_DATA_OUT[1]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; STM32_DATA_OUT[0]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_sys            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; STM32_DATA_IN[2]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; STM32_CLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; STM32_SYNC         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; STM32_DATA_IN[3]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_OTR            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; STM32_DATA_IN[0]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; STM32_DATA_IN[1]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_INPUT[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_INPUT[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_INPUT[2]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_INPUT[3]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_INPUT[4]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_INPUT[5]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_INPUT[6]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_INPUT[7]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_INPUT[8]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_INPUT[9]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_INPUT[10]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_INPUT[11]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; 2.5V          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                     ;
+--------------------------------------------------------+------------------------------------------------------+-------------------+
; Source Clock(s)                                        ; Destination Clock(s)                                 ; Delay Added in ns ;
+--------------------------------------------------------+------------------------------------------------------+-------------------+
; second_pll|altpll_component|auto_generated|pll1|clk[0] ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 67.9              ;
; main_pll|altpll_component|auto_generated|pll1|clk[0]   ; main_pll|altpll_component|auto_generated|pll1|clk[0] ; 37.1              ;
+--------------------------------------------------------+------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                     ; Destination Register                                                                                                                                                                                                                         ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; tx_ciccomp:TX_CICCOMP_I|output_register[4]                                                                                                                                                                          ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a4~porta_datain_reg0                 ; 2.133             ;
; tx_ciccomp:TX_CICCOMP_I|output_register[3]                                                                                                                                                                          ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a3~porta_datain_reg0                 ; 2.133             ;
; tx_ciccomp:TX_CICCOMP_I|output_register[0]                                                                                                                                                                          ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0                 ; 2.133             ;
; tx_ciccomp:TX_CICCOMP_I|output_register[5]                                                                                                                                                                          ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a5~porta_datain_reg0                 ; 2.130             ;
; tx_ciccomp:TX_CICCOMP_Q|output_register[0]                                                                                                                                                                          ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_datain_reg0                 ; 2.130             ;
; tx_ciccomp:TX_CICCOMP_I|output_register[8]                                                                                                                                                                          ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a8~porta_datain_reg0                 ; 2.129             ;
; tx_ciccomp:TX_CICCOMP_Q|output_register[3]                                                                                                                                                                          ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a3~porta_datain_reg0                 ; 2.128             ;
; tx_ciccomp:TX_CICCOMP_Q|output_register[2]                                                                                                                                                                          ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a2~porta_datain_reg0                 ; 2.128             ;
; tx_ciccomp:TX_CICCOMP_I|output_register[13]                                                                                                                                                                         ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a13~porta_datain_reg0                ; 2.128             ;
; tx_ciccomp:TX_CICCOMP_I|output_register[12]                                                                                                                                                                         ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a12~porta_datain_reg0                ; 2.128             ;
; tx_ciccomp:TX_CICCOMP_I|output_register[11]                                                                                                                                                                         ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a11~porta_datain_reg0                ; 2.127             ;
; tx_ciccomp:TX_CICCOMP_I|output_register[10]                                                                                                                                                                         ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a10~porta_datain_reg0                ; 2.127             ;
; tx_ciccomp:TX_CICCOMP_I|output_register[7]                                                                                                                                                                          ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a7~porta_datain_reg0                 ; 2.127             ;
; tx_ciccomp:TX_CICCOMP_Q|output_register[7]                                                                                                                                                                          ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a7~porta_datain_reg0                 ; 2.126             ;
; tx_ciccomp:TX_CICCOMP_Q|output_register[6]                                                                                                                                                                          ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a6~porta_datain_reg0                 ; 2.126             ;
; tx_ciccomp:TX_CICCOMP_Q|output_register[8]                                                                                                                                                                          ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a8~porta_datain_reg0                 ; 2.125             ;
; tx_ciccomp:TX_CICCOMP_Q|output_register[15]                                                                                                                                                                         ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a15~porta_datain_reg0                ; 2.125             ;
; tx_ciccomp:TX_CICCOMP_Q|output_register[14]                                                                                                                                                                         ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a14~porta_datain_reg0                ; 2.125             ;
; tx_ciccomp:TX_CICCOMP_Q|output_register[13]                                                                                                                                                                         ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a13~porta_datain_reg0                ; 2.123             ;
; tx_ciccomp:TX_CICCOMP_I|output_register[9]                                                                                                                                                                          ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a9~porta_datain_reg0                 ; 2.122             ;
; tx_ciccomp:TX_CICCOMP_Q|output_register[10]                                                                                                                                                                         ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a10~porta_datain_reg0                ; 2.122             ;
; tx_ciccomp:TX_CICCOMP_Q|output_register[9]                                                                                                                                                                          ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a9~porta_datain_reg0                 ; 2.122             ;
; tx_ciccomp:TX_CICCOMP_Q|output_register[1]                                                                                                                                                                          ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a1~porta_datain_reg0                 ; 2.122             ;
; tx_ciccomp:TX_CICCOMP_I|output_register[1]                                                                                                                                                                          ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a1~porta_datain_reg0                 ; 2.121             ;
; tx_ciccomp:TX_CICCOMP_Q|output_register[4]                                                                                                                                                                          ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a4~porta_datain_reg0                 ; 2.121             ;
; tx_ciccomp:TX_CICCOMP_Q|output_register[5]                                                                                                                                                                          ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a5~porta_datain_reg0                 ; 2.118             ;
; tx_ciccomp:TX_CICCOMP_Q|output_register[11]                                                                                                                                                                         ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a11~porta_datain_reg0                ; 2.117             ;
; tx_ciccomp:TX_CICCOMP_I|output_register[6]                                                                                                                                                                          ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a6~porta_datain_reg0                 ; 2.117             ;
; tx_ciccomp:TX_CICCOMP_I|output_register[2]                                                                                                                                                                          ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a2~porta_datain_reg0                 ; 2.108             ;
; tx_ciccomp:TX_CICCOMP_I|output_register[15]                                                                                                                                                                         ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a15~porta_datain_reg0                ; 2.106             ;
; tx_ciccomp:TX_CICCOMP_I|output_register[14]                                                                                                                                                                         ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a14~porta_datain_reg0                ; 2.106             ;
; tx_ciccomp:TX_CICCOMP_Q|output_register[12]                                                                                                                                                                         ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a12~porta_datain_reg0                ; 2.097             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a2~porta_datain_reg0  ; 0.411             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a2~porta_datain_reg0  ; 0.411             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][77] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a77~porta_datain_reg0 ; 0.394             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][76] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a76~porta_datain_reg0 ; 0.394             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][75] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a75~porta_datain_reg0 ; 0.394             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][74] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a74~porta_datain_reg0 ; 0.394             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][73] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a73~porta_datain_reg0 ; 0.394             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][72] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; 0.394             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][46] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a46~porta_datain_reg0 ; 0.394             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][45] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a45~porta_datain_reg0 ; 0.394             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][44] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a44~porta_datain_reg0 ; 0.394             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][43] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a43~porta_datain_reg0 ; 0.394             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][42] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a42~porta_datain_reg0 ; 0.394             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][41] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a41~porta_datain_reg0 ; 0.394             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][40] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a40~porta_datain_reg0 ; 0.394             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][39] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a39~porta_datain_reg0 ; 0.394             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][38] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a38~porta_datain_reg0 ; 0.394             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][37] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a37~porta_datain_reg0 ; 0.394             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][36] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a36~porta_datain_reg0 ; 0.394             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][35] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a35~porta_datain_reg0 ; 0.394             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][33] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a33~porta_datain_reg0 ; 0.394             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a32~porta_datain_reg0 ; 0.394             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][31] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a31~porta_datain_reg0 ; 0.394             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a13~porta_datain_reg0 ; 0.394             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a12~porta_datain_reg0 ; 0.394             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a11~porta_datain_reg0 ; 0.394             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a10~porta_datain_reg0 ; 0.394             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a9~porta_datain_reg0  ; 0.394             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a8~porta_datain_reg0  ; 0.394             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a7~porta_datain_reg0  ; 0.394             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a6~porta_datain_reg0  ; 0.394             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a5~porta_datain_reg0  ; 0.394             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a4~porta_datain_reg0  ; 0.394             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a3~porta_datain_reg0  ; 0.394             ;
; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][77] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a77~porta_datain_reg0 ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][76] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a76~porta_datain_reg0 ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][75] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a75~porta_datain_reg0 ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][74] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a74~porta_datain_reg0 ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][73] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a73~porta_datain_reg0 ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][72] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][46] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a46~porta_datain_reg0 ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][45] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a45~porta_datain_reg0 ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][44] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a44~porta_datain_reg0 ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][43] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a43~porta_datain_reg0 ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][42] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a42~porta_datain_reg0 ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][41] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a41~porta_datain_reg0 ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][40] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a40~porta_datain_reg0 ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][39] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a39~porta_datain_reg0 ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][38] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a38~porta_datain_reg0 ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][37] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a37~porta_datain_reg0 ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][36] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a36~porta_datain_reg0 ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][35] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a35~porta_datain_reg0 ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][33] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a33~porta_datain_reg0 ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a32~porta_datain_reg0 ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][31] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a31~porta_datain_reg0 ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a13~porta_datain_reg0 ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a12~porta_datain_reg0 ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a11~porta_datain_reg0 ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a10~porta_datain_reg0 ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a9~porta_datain_reg0  ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a8~porta_datain_reg0  ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a7~porta_datain_reg0  ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a6~porta_datain_reg0  ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a5~porta_datain_reg0  ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a4~porta_datain_reg0  ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a3~porta_datain_reg0  ; 0.394             ;
; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; 0.394             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE22E22C8 for design "UA3REO"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "MAIN_PLL:main_pll|altpll:altpll_component|MAIN_PLL_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/main_pll_altpll.v Line: 43
    Info (15099): Implementing clock multiplication of 24, clock division of 25, and phase shift of 0 degrees (0 ps) for MAIN_PLL:main_pll|altpll:altpll_component|MAIN_PLL_altpll:auto_generated|wire_pll1_clk[0] port File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/main_pll_altpll.v Line: 43
    Info (15099): Implementing clock multiplication of 24, clock division of 625, and phase shift of 0 degrees (0 ps) for MAIN_PLL:main_pll|altpll:altpll_component|MAIN_PLL_altpll:auto_generated|wire_pll1_clk[1] port File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/main_pll_altpll.v Line: 43
Info (15535): Implemented PLL "SECOND_PLL:second_pll|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/second_pll_altpll.v Line: 43
    Info (15099): Implementing clock multiplication of 47, clock division of 1000, and phase shift of 0 degrees (0 ps) for SECOND_PLL:second_pll|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0] port File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/second_pll_altpll.v Line: 43
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE6E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (169197): Configuration voltage level is automatically enforced for the device family 'Cyclone IV E' with the configuration scheme 'Active Serial'
Info (169213): Configuration voltage level of 2.5V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 2.5V.
Info (169213): Configuration voltage level of 2.5V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 2.5V.
Info (15535): Implemented PLL "MAIN_PLL:main_pll|altpll:altpll_component|MAIN_PLL_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/main_pll_altpll.v Line: 43
    Info (15099): Implementing clock multiplication of 24, clock division of 25, and phase shift of 0 degrees (0 ps) for MAIN_PLL:main_pll|altpll:altpll_component|MAIN_PLL_altpll:auto_generated|wire_pll1_clk[0] port File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/main_pll_altpll.v Line: 43
    Info (15099): Implementing clock multiplication of 24, clock division of 625, and phase shift of 0 degrees (0 ps) for MAIN_PLL:main_pll|altpll:altpll_component|MAIN_PLL_altpll:auto_generated|wire_pll1_clk[1] port File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/main_pll_altpll.v Line: 43
Info (15535): Implemented PLL "SECOND_PLL:second_pll|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/second_pll_altpll.v Line: 43
    Info (15099): Implementing clock multiplication of 47, clock division of 1000, and phase shift of 0 degrees (0 ps) for SECOND_PLL:second_pll|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0] port File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/second_pll_altpll.v Line: 43
Info (332104): Reading SDC File: 'SDC.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_sys clk_sys
    Info (332110): create_generated_clock -source {main_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 24 -duty_cycle 50.00 -name {main_pll|altpll_component|auto_generated|pll1|clk[0]} {main_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {main_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 625 -multiply_by 24 -duty_cycle 50.00 -name {main_pll|altpll_component|auto_generated|pll1|clk[1]} {main_pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {second_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1000 -multiply_by 47 -duty_cycle 50.00 -name {second_pll|altpll_component|auto_generated|pll1|clk[0]} {second_pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: STM32_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register stm32_interface:STM32_INTERFACE|rx is being clocked by STM32_CLK
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 4 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000      clk_sys
    Info (332111):   20.833 main_pll|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):  520.833 main_pll|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):  443.262 second_pll|altpll_component|auto_generated|pll1|clk[0]
Info (176353): Automatically promoted node MAIN_PLL:main_pll|altpll:altpll_component|MAIN_PLL_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/main_pll_altpll.v Line: 77
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node MAIN_PLL:main_pll|altpll:altpll_component|MAIN_PLL_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1) File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/main_pll_altpll.v Line: 77
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node SECOND_PLL:second_pll|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_3) File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/second_pll_altpll.v Line: 77
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13
Info (176353): Automatically promoted node STM32_CLK~input (placed in PIN 30 (DIFFIO_L11p, DQS1L/CQ1L#,DPCLK1))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node stm32_interface:STM32_INTERFACE|rx  File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 30
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|cntr_r9b:wr_ptr|counter_reg_bit[1] File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cntr_r9b.tdf Line: 43
        Info (176357): Destination node cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|cntr_r9b:wr_ptr|counter_reg_bit[0] File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cntr_r9b.tdf Line: 43
        Info (176357): Destination node cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|cntr_7a7:usedw_counter|counter_reg_bit[1] File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cntr_7a7.tdf Line: 44
        Info (176357): Destination node cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|cntr_7a7:usedw_counter|counter_reg_bit[0] File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cntr_7a7.tdf Line: 44
        Info (176357): Destination node cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|cntr_q9b:rd_ptr_msb|counter_reg_bit[0] File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cntr_q9b.tdf Line: 38
        Info (176357): Destination node cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4] File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cntr_u9b.tdf Line: 58
        Info (176357): Destination node cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3] File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cntr_u9b.tdf Line: 58
        Info (176357): Destination node cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2] File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cntr_u9b.tdf Line: 58
        Info (176357): Destination node cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1] File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cntr_u9b.tdf Line: 58
        Info (176357): Destination node cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0] File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/cntr_u9b.tdf Line: 58
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 72 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 36 register duplicates
Warning (15064): PLL "MAIN_PLL:main_pll|altpll:altpll_component|MAIN_PLL_altpll:auto_generated|pll1" output port clk[0] feeds output pin "ADC_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/main_pll_altpll.v Line: 43
Warning (15064): PLL "MAIN_PLL:main_pll|altpll:altpll_component|MAIN_PLL_altpll:auto_generated|pll1" output port clk[0] feeds output pin "DAC_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/main_pll_altpll.v Line: 43
Warning (15055): PLL "SECOND_PLL:second_pll|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/second_pll_altpll.v Line: 43
    Info (15024): Input port INCLK[0] of node "SECOND_PLL:second_pll|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|pll1" is driven by MAIN_PLL:main_pll|altpll:altpll_component|MAIN_PLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl which is OUTCLK output port of Clock control block type node MAIN_PLL:main_pll|altpll:altpll_component|MAIN_PLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/second_pll_altpll.v Line: 43
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:07
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:22
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 7% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:11
Info (11888): Total time spent on timing analysis during the Fitter is 10.80 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Info (169197): Configuration voltage level is automatically enforced for the device family 'Cyclone IV E' with the configuration scheme 'Active Serial'
Info (169213): Configuration voltage level of 2.5V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 2.5V.
Info (169213): Configuration voltage level of 2.5V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 2.5V.
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 19 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin STM32_DATA_IN[2] uses I/O standard 3.3-V LVTTL at 33
    Info (169178): Pin STM32_CLK uses I/O standard 3.3-V LVTTL at 30
    Info (169178): Pin STM32_SYNC uses I/O standard 3.3-V LVTTL at 28
    Info (169178): Pin STM32_DATA_IN[3] uses I/O standard 3.3-V LVTTL at 39
    Info (169178): Pin ADC_OTR uses I/O standard 3.3-V LVTTL at 125
    Info (169178): Pin STM32_DATA_IN[0] uses I/O standard 3.3-V LVTTL at 31
    Info (169178): Pin STM32_DATA_IN[1] uses I/O standard 3.3-V LVTTL at 32
    Info (169178): Pin ADC_INPUT[0] uses I/O standard 3.3-V LVTTL at 10
    Info (169178): Pin ADC_INPUT[1] uses I/O standard 3.3-V LVTTL at 11
    Info (169178): Pin ADC_INPUT[2] uses I/O standard 3.3-V LVTTL at 7
    Info (169178): Pin ADC_INPUT[3] uses I/O standard 3.3-V LVTTL at 142
    Info (169178): Pin ADC_INPUT[4] uses I/O standard 3.3-V LVTTL at 141
    Info (169178): Pin ADC_INPUT[5] uses I/O standard 3.3-V LVTTL at 137
    Info (169178): Pin ADC_INPUT[6] uses I/O standard 3.3-V LVTTL at 136
    Info (169178): Pin ADC_INPUT[7] uses I/O standard 3.3-V LVTTL at 135
    Info (169178): Pin ADC_INPUT[8] uses I/O standard 3.3-V LVTTL at 133
    Info (169178): Pin ADC_INPUT[9] uses I/O standard 3.3-V LVTTL at 132
    Info (169178): Pin ADC_INPUT[10] uses I/O standard 3.3-V LVTTL at 129
    Info (169178): Pin ADC_INPUT[11] uses I/O standard 3.3-V LVTTL at 128
Info (144001): Generated suppressed messages file D:/Dropbox/Develop/Projects/UA3REO/FPGA/output_files/UA3REO.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 5787 megabytes
    Info: Processing ended: Sun Oct 28 00:58:57 2018
    Info: Elapsed time: 00:00:59
    Info: Total CPU time (on all processors): 00:01:41


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/Dropbox/Develop/Projects/UA3REO/FPGA/output_files/UA3REO.fit.smsg.


