#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002bf274c9220 .scope module, "adder_cell_tb" "adder_cell_tb" 2 2;
 .timescale -9 -10;
L_000002bf275a5488 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002bf274a8ba0_0 .net "A", 0 0, L_000002bf275a5488;  1 drivers
L_000002bf275a54d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002bf274c98f0_0 .net "B", 0 0, L_000002bf275a54d0;  1 drivers
L_000002bf275a5518 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002bf274c9990_0 .net "Cin", 0 0, L_000002bf275a5518;  1 drivers
v000002bf274b4c90_0 .net "S", 0 0, L_000002bf274bdf40;  1 drivers
S_000002bf274c9760 .scope module, "TEST" "adder_cell" 2 9, 3 1 0, S_000002bf274c9220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "Cin";
L_000002bf274bdf40 .functor XOR 1, L_000002bf275a5488, L_000002bf275a54d0, L_000002bf275a5518, C4<0>;
v000002bf274c93b0_0 .net "A", 0 0, L_000002bf275a5488;  alias, 1 drivers
v000002bf274bef00_0 .net "B", 0 0, L_000002bf275a54d0;  alias, 1 drivers
v000002bf274c9500_0 .net "Cin", 0 0, L_000002bf275a5518;  alias, 1 drivers
v000002bf274a8b00_0 .net "S", 0 0, L_000002bf274bdf40;  alias, 1 drivers
    .scope S_000002bf274c9220;
T_0 ;
    %delay 200, 0;
    %vpi_call 2 13 "$display", "A: %b\012B: %b\012Cin: %b\012S: %b", v000002bf274a8ba0_0, v000002bf274c98f0_0, v000002bf274c9990_0, v000002bf274b4c90_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "adder_cell_tb.v";
    "adder_cell.v";
