// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1561\sampleModel1561_5_sub\Mysubsystem_4.v
// Created: 2024-06-10 06:53:09
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_4
// Source Path: sampleModel1561_5_sub/Subsystem/Mysubsystem_4
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_4
          (In1,
           Out1);


  input   In1;  // ufix1
  output  [7:0] Out1;  // uint8


  wire cfblk118_out1;  // ufix1
  wire signed [1:0] cfblk72_out1;  // sfix2
  wire [7:0] cfblk184_out1;  // uint8


  assign cfblk118_out1 = In1;



  assign cfblk72_out1 = (cfblk118_out1 > 1'b0 ? 2'sb01 :
              2'sb00);



  assign cfblk184_out1 = {{6{cfblk72_out1[1]}}, cfblk72_out1};



  assign Out1 = cfblk184_out1;

endmodule  // Mysubsystem_4

