INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.srcs/sources_1/new/1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TrafficBoy
WARNING: [VRFC 10-756] identifier cnt is used before its declaration [C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.srcs/sources_1/new/1.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/test_traffic/test_traffic.srcs/sim_1/new/1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TrafficBoy_tb
