begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * SPDX-License-Identifier: BSD-3-Clause  *  * Copyright(c) 2002-2011 Exar Corp.  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification are permitted provided the following conditions are met:  *  *    1. Redistributions of source code must retain the above copyright notice,  *       this list of conditions and the following disclaimer.  *  *    2. Redistributions in binary form must reproduce the above copyright  *       notice, this list of conditions and the following disclaimer in the  *       documentation and/or other materials provided with the distribution.  *  *    3. Neither the name of the Exar Corporation nor the names of its  *       contributors may be used to endorse or promote products derived from  *       this software without specific prior written permission.  *  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE  * POSSIBILITY OF SUCH DAMAGE.  */
end_comment

begin_comment
comment|/*$FreeBSD$*/
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|VXGE_HAL_REGDEFS_H
end_ifndef

begin_define
define|#
directive|define
name|VXGE_HAL_REGDEFS_H
end_define

begin_expr_stmt
name|__EXTERN_BEGIN_DECLS
define|#
directive|define
name|VXGE_HAL_TITAN_ASIC_ID_GET_INITIAL_DEVICE_ID
parameter_list|(
name|bits
parameter_list|)
value|bVAL16(bits, 0)
define|#
directive|define
name|VXGE_HAL_TITAN_ASIC_ID_GET_INITIAL_MAJOR_REVISION
parameter_list|(
name|bits
parameter_list|)
value|bVAL8(bits, 48)
define|#
directive|define
name|VXGE_HAL_TITAN_ASIC_ID_GET_INITIAL_MINOR_REVISION
parameter_list|(
name|bits
parameter_list|)
value|bVAL8(bits, 56)
define|#
directive|define
name|VXGE_HAL_VPD_LEN
value|80
define|#
directive|define
name|VXGE_HAL_CARD_TITAN_VPD_ADDR
value|0x80
define|#
directive|define
name|VPD_READ_COMPLETE
value|0x80
define|#
directive|define
name|VXGE_HAL_VPATH_TO_FUNC_MAP_CFG1_GET_CFG1
parameter_list|(
name|bits
parameter_list|)
value|bVAL5(bits, 3)
define|#
directive|define
name|VXGE_HAL_DEBUG_ASSIGNMENTS_GET_VHLABEL
parameter_list|(
name|bits
parameter_list|)
value|bVAL5(bits, 3)
define|#
directive|define
name|VXGE_HAL_DEBUG_ASSIGNMENTS_GET_VPLANE
parameter_list|(
name|bits
parameter_list|)
value|bVAL5(bits, 11)
define|#
directive|define
name|VXGE_HAL_DEBUG_ASSIGNMENTS_GET_FUNC
parameter_list|(
name|bits
parameter_list|)
value|bVAL5(bits, 19)
define|#
directive|define
name|VXGE_HAL_HOST_TYPE_ASSIGNMENTS_GET_HOST_TYPE_ASSIGNMENTS
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL3(bits, 5)
define|#
directive|define
name|VXGE_HAL_VPLANE_ASSIGNMENTS_GET_VPLANE_ASSIGNMENTS
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL5(bits, 3)
define|#
directive|define
name|VXGE_HAL_PF_SW_RESET_COMMAND
value|0xA5
define|#
directive|define
name|VXGE_HAL_TITAN_PCICFGMGMT_REG_SPACES
value|17
define|#
directive|define
name|VXGE_HAL_TITAN_SRPCIM_REG_SPACES
value|17
define|#
directive|define
name|VXGE_HAL_TITAN_VPMGMT_REG_SPACES
value|17
define|#
directive|define
name|VXGE_HAL_TITAN_VPATH_REG_SPACES
value|17
define|#
directive|define
name|VXGE_HAL_PRIV_VPATH_ACTION
value|5
define|#
directive|define
name|VXGE_HAL_BW_CONTROL
value|12
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_FW_MEMO_ACTION_NON_PRIV_BANDWIDTH_CTRL
value|32
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_FW_MEMO_ACTION_PRIV_NWIF
value|17
define|#
directive|define
name|VXGE_HAL_API_FUNC_MODE_COMMIT
value|21
define|#
directive|define
name|VXGE_HAL_ASIC_MODE_RESERVED
value|0
define|#
directive|define
name|VXGE_HAL_ASIC_MODE_NO_IOV
value|1
define|#
directive|define
name|VXGE_HAL_ASIC_MODE_SR_IOV
value|2
define|#
directive|define
name|VXGE_HAL_ASIC_MODE_MR_IOV
value|3
define|#
directive|define
name|VXGE_HAL_TXMAC_GEN_CFG1_TMAC_PERMA_STOP_EN
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_TXMAC_GEN_CFG1_BLOCK_BCAST_TO_WIRE
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_TXMAC_GEN_CFG1_BLOCK_BCAST_TO_SWITCH
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_TXMAC_GEN_CFG1_HOST_APPEND_FCS
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_VPATH_IS_FIRST_GET_VPATH_IS_FIRST
parameter_list|(
name|bits
parameter_list|)
value|bVAL1(bits, 3)
define|#
directive|define
name|VXGE_HAL_TIM_VPATH_ASSIGNMENT_GET_BMAP_ROOT
parameter_list|(
name|bits
parameter_list|)
value|bVAL32(bits, 0)
define|#
directive|define
name|VXGE_HAL_RXMAC_CFG0_PORT_VPMGMT_CLONE_GET_MAX_PYLD_LEN
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL14(bits, 50)
define|#
directive|define
name|VXGE_HAL_XMAC_VSPORT_CHOICES_VP_GET_VSPORT_VECTOR
parameter_list|(
name|bits
parameter_list|)
value|bVAL17(bits, 0)
define|#
directive|define
name|VXGE_HAL_XMAC_VPATH_TO_VSPORT_VPMGMT_CLONE_GET_VSPORT_NUMBER
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL5(bits, 3)
define|#
directive|define
name|VXGE_HAL_KDFC_DRBL_TRIPLET_TOTAL_GET_KDFC_MAX_SIZE
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL15(bits, 17)
define|#
directive|define
name|VXGE_HAL_KDFC_TRPL_FIFO_0_CTRL_MODE_LEGACY_MODE
value|0
define|#
directive|define
name|VXGE_HAL_KDFC_TRPL_FIFO_0_CTRL_MODE_NON_OFFLOAD_ONLY
value|1
define|#
directive|define
name|VXGE_HAL_KDFC_TRPL_FIFO_0_CTRL_MODE_MULTI_OP_MODE
value|2
define|#
directive|define
name|VXGE_HAL_KDFC_TRPL_FIFO_1_CTRL_MODE_MESSAGES_ONLY
value|0
define|#
directive|define
name|VXGE_HAL_KDFC_TRPL_FIFO_1_CTRL_MODE_MULTI_OP_MODE
value|1
define|#
directive|define
name|VXGE_HAL_TOC_GET_KDFC_INITIAL_OFFSET
parameter_list|(
name|val
parameter_list|)
define|\
value|(val&~VXGE_HAL_TOC_KDFC_INITIAL_BIR(7))
define|#
directive|define
name|VXGE_HAL_TOC_GET_KDFC_INITIAL_BIR
parameter_list|(
name|val
parameter_list|)
value|bVAL3(val, 61)
define|#
directive|define
name|VXGE_HAL_TOC_GET_USDC_INITIAL_OFFSET
parameter_list|(
name|val
parameter_list|)
define|\
value|(val&~VXGE_HAL_TOC_USDC_INITIAL_BIR(7))
define|#
directive|define
name|VXGE_HAL_TOC_GET_USDC_INITIAL_BIR
parameter_list|(
name|val
parameter_list|)
value|bVAL3(val, 61)
define|#
directive|define
name|VXGE_HAL_LAG_CFG_GET_MODE
parameter_list|(
name|bits
parameter_list|)
value|bVAL2(bits, 6)
define|#
directive|define
name|VXGE_HAL_LAG_TX_CFG_GET_DISTRIB_ALG_SEL
parameter_list|(
name|bits
parameter_list|)
value|bVAL2(bits, 6)
define|#
directive|define
name|VXGE_HAL_TOC_KDFC_VPATH_STRIDE_GET_TOC_KDFC_VPATH_STRIDE
parameter_list|(
name|bits
parameter_list|)
value|bits
define|#
directive|define
name|VXGE_HAL_TOC_KDFC_FIFO_STRIDE_GET_TOC_KDFC_FIFO_STRIDE
parameter_list|(
name|bits
parameter_list|)
value|bits
define|#
directive|define
name|VXGE_HAL_KDFC_TRPL_FIFO_OFFSET_GET_KDFC_RCTR0
parameter_list|(
name|bits
parameter_list|)
value|bVAL15(bits, 1)
define|#
directive|define
name|VXGE_HAL_KDFC_TRPL_FIFO_OFFSET_GET_KDFC_RCTR1
parameter_list|(
name|bits
parameter_list|)
value|bVAL15(bits, 17)
define|#
directive|define
name|VXGE_HAL_KDFC_TRPL_FIFO_OFFSET_GET_KDFC_RCTR2
parameter_list|(
name|bits
parameter_list|)
value|bVAL15(bits, 33)
define|#
directive|define
name|VXGE_HAL_KDFC_TRPL_FIFO_OFFSET_KDFC_VAPTH_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 42, 5)
define|#
directive|define
name|VXGE_HAL_KDFC_TRPL_FIFO_OFFSET_KDFC_FIFO_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 47, 2)
define|#
directive|define
name|VXGE_HAL_KDFC_TRPL_FIFO_OFFSET_KDFC_FIFO_OFFSET
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 49, 15)
define|#
directive|define
name|VXGE_HAL_PRC_CFG4_RING_MODE_ONE_BUFFER
value|0
define|#
directive|define
name|VXGE_HAL_PRC_CFG4_RING_MODE_THREE_BUFFER
value|1
define|#
directive|define
name|VXGE_HAL_PRC_CFG4_RING_MODE_FIVE_BUFFER
value|2
define|#
directive|define
name|VXGE_HAL_PRC_CFG7_SCATTER_MODE_A
value|0
define|#
directive|define
name|VXGE_HAL_PRC_CFG7_SCATTER_MODE_B
value|2
define|#
directive|define
name|VXGE_HAL_PRC_CFG7_SCATTER_MODE_C
value|1
define|#
directive|define
name|VXGE_HAL_RTDMA_BW_CTRL_GET_DESIRED_BW
parameter_list|(
name|bits
parameter_list|)
value|bVAL18(bits, 46)
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_CTRL_WE_READ
value|0
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_CTRL_WE_WRITE
value|1
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_CTRL_DATA_STRUCT_SEL_DA
value|0
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_CTRL_DATA_STRUCT_SEL_VID
value|1
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_CTRL_DATA_STRUCT_SEL_ETYPE
value|2
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_CTRL_DATA_STRUCT_SEL_PN
value|3
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_CTRL_DATA_STRUCT_SEL_RANGE_PN
value|4
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_CTRL_DATA_STRUCT_SEL_RTH_GEN_CFG
value|5
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_CTRL_DATA_STRUCT_SEL_RTH_SOLO_IT
value|6
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_CTRL_DATA_STRUCT_SEL_RTH_JHASH_CFG
value|7
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_CTRL_DATA_STRUCT_SEL_RTH_MASK
value|8
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_CTRL_DATA_STRUCT_SEL_RTH_KEY
value|9
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_CTRL_DATA_STRUCT_SEL_QOS
value|10
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_CTRL_DATA_STRUCT_SEL_DS
value|11
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_CTRL_DATA_STRUCT_SEL_RTH_MULTI_IT
value|12
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_CTRL_DATA_STRUCT_SEL_FW_MEMO
value|13
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_DATA0_GET_DA_MAC_ADDR
parameter_list|(
name|bits
parameter_list|)
value|bVAL48(bits, 0)
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_DATA0_DA_MAC_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 48)
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_DATA1_GET_DA_MAC_ADDR_MASK
parameter_list|(
name|bits
parameter_list|)
value|bVAL48(bits, 0)
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_DATA1_DA_MAC_ADDR_MASK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 48)
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_DATA1_DA_MAC_ADDR_ADD_PRIVILEGED_MODE
value|mBIT(54)
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_DATA1_GET_DA_MAC_ADDR_ADD_VPATH
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL5(bits, 55)
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_DATA1_DA_MAC_ADDR_ADD_VPATH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 55, 5)
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_DATA1_GET_DA_MAC_ADDR_ADD_MODE
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL2(bits, 62)
define|#
directive|define
name|VXGE_HAL_RTS_MGR_STEER_DATA1_DA_MAC_ADDR_MODE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 62, 2)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_ACTION_ADD_ENTRY
value|0
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_ACTION_DELETE_ENTRY
value|1
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_ACTION_LIST_FIRST_ENTRY
value|2
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_ACTION_LIST_NEXT_ENTRY
value|3
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_ACTION_READ_ENTRY
value|0
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_ACTION_WRITE_ENTRY
value|1
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_ACTION_CLEAR_TABLE
value|2
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_ACTION_FW_MEMO_VERSION
value|0
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_ACTION_FW_MEMO_CARD_INFO
value|3
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_ACTION_LED_CONTROL
value|4
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_ACTION_VPATH_MAP
value|5
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_ACTION_PCI_CONFIG
value|6
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_ACTION_UDP_RTH
value|10
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_ACTION_FUNC_MODE
value|11
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_ACTION_SEND_MSG
value|15
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_ACTION_FW_UPGRADE
value|16
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_ACTION_PORT_CTRL
value|17
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_ACTION_PORT_INFO
value|18
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_ACTION_COMMIT
value|21
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_ACTION_GET_FUNC_COUNT
value|24
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_ACTION_GET_FUNC_MODE
value|29
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_ACTION_ALL_CLEAR
value|172
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_DATA_STRUCT_SEL_DA
value|0
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_DATA_STRUCT_SEL_VID
value|1
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_DATA_STRUCT_SEL_ETYPE
value|2
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_DATA_STRUCT_SEL_PN
value|3
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_DATA_STRUCT_SEL_RTH_GEN_CFG
value|5
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_DATA_STRUCT_SEL_RTH_SOLO_IT
value|6
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_DATA_STRUCT_SEL_RTH_JHASH_CFG
value|7
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_DATA_STRUCT_SEL_RTH_MASK
value|8
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_DATA_STRUCT_SEL_RTH_KEY
value|9
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_DATA_STRUCT_SEL_QOS
value|10
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_DATA_STRUCT_SEL_DS
value|11
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_DATA_STRUCT_SEL_RTH_MULTI_IT
value|12
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_DATA_STRUCT_SEL_FW_MEMO
value|13
define|#
directive|define
name|VXGE_HAL_MSG_SEND_TO_VPATH_MASK
value|0xFFFFFFFFUL
define|#
directive|define
name|VXGE_HAL_MSG_SEND_RETRY
value|100
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_OFFSET_FW_UPGRADE_MODE
value|2
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_OFFSET_FW_UPGRADE_DATA
value|3
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_CTRL_OFFSET_FW_UPGRADE_COMMIT
value|4
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FW_UPGRADE_STREAM_SKIP
value|mBIT(63)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FW_UPGRADE_GET_RET_CODE
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL8(bits, 56)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FW_UPGRADE_GET_RET_CODE_OK
value|0
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FW_UPGRADE_GET_RET_CODE_DONE
value|1
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FW_UPGRADE_GET_RET_CODE_ERROR
value|2
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FW_UPGRADE_GET_RET_CODE_SKIP
value|3
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FW_UPGRADE_GET_SUB_CODE
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL8(bits, 48)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FW_UPGRADE_GET_SUB_SUB_CODE
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL8(bits, 40)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FW_UPGRADE_GET_SKIP_BYTES
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL32(bits, 24)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_FW_UPGRADE_GET_TOTAL_STEPS
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL32(bits, 0)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_FW_UPGRADE_GET_COMPL_STEPS
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL32(bits, 32)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_DA_MAC_ADDR
parameter_list|(
name|bits
parameter_list|)
value|bVAL48(bits, 0)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_DA_MAC_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 48)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_VLAN_ID
parameter_list|(
name|bits
parameter_list|)
value|bVAL11(bits, 0)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_VLAN_ID
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 12)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_ETYPE
parameter_list|(
name|bits
parameter_list|)
value|bVAL11(bits, 0)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_ETYPE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_SEND_MSG_TYPE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_SEND_MSG_DEST
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_SEND_MSG_SRC
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_SEND_MSG_DATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_PN_SRC_DEST_SEL
parameter_list|(
name|bits
parameter_list|)
value|bVAL1(bits, 3)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_PN_SRC_DEST_SEL
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_PN_TCP_UDP_SEL
parameter_list|(
name|bits
parameter_list|)
value|bVAL1(bits, 7)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_PN_TCP_UDP_SEL
value|mBIT(7)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_PN_PORT_NUM
parameter_list|(
name|bits
parameter_list|)
value|bVAL16(bits, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_PN_PORT_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 16)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_RTH_GEN_RTH_EN
parameter_list|(
name|bits
parameter_list|)
value|bVAL1(bits, 3)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_RTH_GEN_RTH_EN
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_RTH_GEN_BUCKET_SIZE
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL4(bits, 4)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_RTH_GEN_BUCKET_SIZE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 4, 4)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_RTH_GEN_ALG_SEL
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL2(bits, 10)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_RTH_GEN_ALG_SEL
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 10, 2)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_RTH_GEN_ALG_SEL_JENKINS
value|0
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_RTH_GEN_ALG_SEL_MS_RSS
value|1
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_RTH_GEN_ALG_SEL_CRC32C
value|2
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_RTH_GEN_RTH_TCP_IPV4_EN
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL1(bits, 15)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_RTH_GEN_RTH_TCP_IPV4_EN
value|mBIT(15)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_RTH_GEN_RTH_IPV4_EN
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL1(bits, 19)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_RTH_GEN_RTH_IPV4_EN
value|mBIT(19)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_RTH_GEN_RTH_TCP_IPV6_EN
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL1(bits, 23)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_RTH_GEN_RTH_TCP_IPV6_EN
value|mBIT(23)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_RTH_GEN_RTH_IPV6_EN
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL1(bits, 27)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_RTH_GEN_RTH_IPV6_EN
value|mBIT(27)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_RTH_GEN_RTH_TCP_IPV6_EX_EN
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL1(bits, 31)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_RTH_GEN_RTH_TCP_IPV6_EX_EN
value|mBIT(31)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_RTH_GEN_RTH_IPV6_EX_EN
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL1(bits, 35)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_RTH_GEN_RTH_IPV6_EX_EN
value|mBIT(35)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_RTH_GEN_ACTIVE_TABLE
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL1(bits, 39)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_RTH_GEN_ACTIVE_TABLE
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_RTH_GEN_REPL_ENTRY_EN
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL1(bits, 43)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_RTH_GEN_REPL_ENTRY_EN
value|mBIT(43)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_RTH_SOLO_IT_ENTRY_EN
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL1(bits, 3)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_RTH_SOLO_IT_ENTRY_EN
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_RTH_SOLO_IT_BUCKET_DATA
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL7(bits, 9)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_RTH_SOLO_IT_BUCKET_DATA
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_RTH_ITEM0_BUCKET_NUM
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL8(bits, 0)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_RTH_ITEM0_BUCKET_NUM
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_RTH_ITEM0_ENTRY_EN
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL1(bits, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_RTH_ITEM0_ENTRY_EN
value|mBIT(8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_RTH_ITEM0_BUCKET_DATA
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL7(bits, 9)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_RTH_ITEM0_BUCKET_DATA
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_RTH_ITEM1_BUCKET_NUM
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL8(bits, 16)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_RTH_ITEM1_BUCKET_NUM
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_RTH_ITEM1_ENTRY_EN
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL1(bits, 24)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_RTH_ITEM1_ENTRY_EN
value|mBIT(24)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_RTH_ITEM1_BUCKET_DATA
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL7(bits, 25)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_RTH_ITEM1_BUCKET_DATA
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 25, 7)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_GET_RTH_ITEM0_BUCKET_NUM
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL8(bits, 0)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_RTH_ITEM0_BUCKET_NUM
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_GET_RTH_ITEM0_ENTRY_EN
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL1(bits, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_RTH_ITEM0_ENTRY_EN
value|mBIT(8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_GET_RTH_ITEM0_BUCKET_DATA
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL7(bits, 9)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_RTH_ITEM0_BUCKET_DATA
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_GET_RTH_ITEM1_BUCKET_NUM
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL8(bits, 16)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_RTH_ITEM1_BUCKET_NUM
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_GET_RTH_ITEM1_ENTRY_EN
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL1(bits, 24)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_RTH_ITEM1_ENTRY_EN
value|mBIT(24)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_GET_RTH_ITEM1_BUCKET_DATA
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL7(bits, 25)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_RTH_ITEM1_BUCKET_DATA
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 25, 7)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_RTH_JHASH_CFG_GOLDEN_RATIO
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL32(bits, 0)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_RTH_JHASH_CFG_GOLDEN_RATIO
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 32)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_RTH_JHASH_CFG_INIT_VALUE
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL32(bits, 32)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_RTH_JHASH_CFG_INIT_VALUE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 32)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_RTH_MASK_IPV6_SA_MASK
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL16(bits, 0)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_RTH_MASK_IPV6_SA_MASK
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 16)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_RTH_MASK_IPV6_DA_MASK
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL16(bits, 16)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_RTH_MASK_IPV6_DA_MASK
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_RTH_MASK_IPV4_SA_MASK
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL4(bits, 32)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_RTH_MASK_IPV4_SA_MASK
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 4)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_RTH_MASK_IPV4_DA_MASK
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL4(bits, 36)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_RTH_MASK_IPV4_DA_MASK
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 36, 4)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_RTH_MASK_L4SP_MASK
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL2(bits, 40)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_RTH_MASK_L4SP_MASK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 2)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_RTH_MASK_L4DP_MASK
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL2(bits, 42)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_RTH_MASK_L4DP_MASK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 42, 2)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_RTH_KEY_KEY
parameter_list|(
name|bits
parameter_list|)
value|bVAL64(bits, 0)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_RTH_KEY_KEY
value|vBIT(val, 0, 64)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_QOS_ENTRY_EN
parameter_list|(
name|bits
parameter_list|)
value|bVAL1(bits, 3)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_QOS_ENTRY_EN
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_DS_ENTRY_EN
parameter_list|(
name|bits
parameter_list|)
value|bVAL1(bits, 3)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_DS_ENTRY_EN
value|mBIT(3)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_GET_DA_MAC_ADDR_MASK
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL48(bits, 0)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_DA_MAC_ADDR_MASK
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 48)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_DA_MAC_ADDR_ADD_PRIVILEGED_MODE
value|mBIT(54)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_GET_DA_MAC_ADDR_ADD_VPATH
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL5(bits, 55)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_DA_MAC_ADDR_ADD_VPATH
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 55, 5)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_GET_DA_MAC_ADDR_ADD_MODE
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL2(bits, 62)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_DA_MAC_ADDR_MODE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 62, 2)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_GET_RTH_ITEM4_BUCKET_NUM
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL8(bits, 0)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_RTH_ITEM4_BUCKET_NUM
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_GET_RTH_ITEM4_ENTRY_EN
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL1(bits, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_RTH_ITEM4_ENTRY_EN
value|mBIT(8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_GET_RTH_ITEM4_BUCKET_DATA
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL7(bits, 9)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_RTH_ITEM4_BUCKET_DATA
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 9, 7)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_GET_RTH_ITEM5_BUCKET_NUM
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL8(bits, 16)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_RTH_ITEM5_BUCKET_NUM
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 16, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_GET_RTH_ITEM5_ENTRY_EN
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL1(bits, 24)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_RTH_ITEM5_ENTRY_EN
value|mBIT(24)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_GET_RTH_ITEM5_BUCKET_DATA
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL7(bits, 25)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_RTH_ITEM5_BUCKET_DATA
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 25, 7)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_GET_RTH_ITEM6_BUCKET_NUM
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL8(bits, 32)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_RTH_ITEM6_BUCKET_NUM
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_GET_RTH_ITEM6_ENTRY_EN
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL1(bits, 40)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_RTH_ITEM6_ENTRY_EN
value|mBIT(40)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_GET_RTH_ITEM6_BUCKET_DATA
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL7(bits, 41)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_RTH_ITEM6_BUCKET_DATA
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 41, 7)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_GET_RTH_ITEM7_BUCKET_NUM
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL8(bits, 48)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_RTH_ITEM7_BUCKET_NUM
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 48, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_GET_RTH_ITEM7_ENTRY_EN
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL1(bits, 56)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_RTH_ITEM7_ENTRY_EN
value|mBIT(56)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_GET_RTH_ITEM7_BUCKET_DATA
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL7(bits, 57)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_RTH_ITEM7_BUCKET_DATA
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 57, 7)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MEMO_ITEM_FW_VERSION
value|0
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MEMO_ITEM_PART_NUMBER
value|0
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MEMO_ITEM_SERIAL_NUMBER
value|1
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MEMO_ITEM_FLASH_VERSION
value|2
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MEMO_ITEM_PCI_MODE
value|3
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MEMO_ITEM_DESC_0
value|4
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MEMO_ITEM_DESC_1
value|5
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MEMO_ITEM_DESC_2
value|6
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MEMO_ITEM_DESC_3
value|7
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MEMO_ITEM_PORTS
value|8
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MEMO_ITEM_PORT0_PMD_TYPE
value|10
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MEMO_ITEM_PORT0_PMD_VENDOR
value|11
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MEMO_ITEM_PORT0_PMD_PARTNO
value|13
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MEMO_ITEM_PORT0_PMD_SERNO
value|14
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MEMO_ITEM_PORT1_PMD_TYPE
value|20
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MEMO_ITEM_PORT1_PMD_VENDOR
value|21
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MEMO_ITEM_PORT1_PMD_PARTNO
value|23
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MEMO_ITEM_PORT1_PMD_SERNO
value|24
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MEMO_ITEM_LAG_MODE
value|1
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MEMO_ITEM_ACTIVE_PORT
value|2
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_MEMO_ITEM_STATUS
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL8(bits, 56)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MEMO_ITEM_STATUS
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 56, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MEMO_ITEM_STATUS_SUCCESS
value|1
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MEMO_ITEM_STATUS_FAIL
value|0
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_MEMO_ITEM_GET_LAG_MODE
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL3(bits, 61)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_MEMO_ITEM_LAG_MODE
parameter_list|(
name|val
parameter_list|)
define|\
value|vBIT(val, 61, 3)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_MEMO_ITEM_PREFFERRED_PORT
value|mBIT(62)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_MEMO_ITEM_ACTIVE_PORT
value|mBIT(63)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_LED_CONTROL_ON
value|1
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_LED_CONTROL_OFF
value|0
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_PCI_ADDR
parameter_list|(
name|bits
parameter_list|)
value|bVAL16(bits, 16)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_PCI_ADDR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_PCI_CONFIG_READ
value|0
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_PCI_CONFIG_WRITE
value|mBIT(39)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_BYTE_COUNT
parameter_list|(
name|bits
parameter_list|)
value|bVAL8(bits, 40)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_BYTE_COUNT
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 40, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_VH
parameter_list|(
name|bits
parameter_list|)
value|bVAL8(bits, 48)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_VH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_FUNCTION
parameter_list|(
name|bits
parameter_list|)
value|bVAL8(bits, 56)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FUNCTION
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 56, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_PCI_DATA
parameter_list|(
name|bits
parameter_list|)
value|bVAL32(bits, 32)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_PCI_DATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_GET_PCI_DATA
parameter_list|(
name|bits
parameter_list|)
value|bVAL32(bits, 32)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_PCI_DATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 32)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_IS_VPATH_ASSIGNED
parameter_list|(
name|vpid
parameter_list|)
value|mBIT((63-vpid))
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_IGNORE_IN_SVC_CHECK
value|mBIT(0)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_MSG_TYPE
parameter_list|(
name|bits
parameter_list|)
value|bVAL7(bits, 1)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MSG_TYPE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 1, 7)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MSG_TYPE_UNKNOWN
value|0
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MSG_TYPE_DEVICE_RESET_BEGIN
value|1
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MSG_TYPE_DEVICE_RESET_END
value|2
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MSG_TYPE_VPATH_RESET_BEGIN
value|3
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MSG_TYPE_VPATH_RESET_END
value|4
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MSG_TYPE_PRIV_DRIVER_UP
value|5
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MSG_TYPE_PRIV_DRIVER_DOWN
value|6
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MSG_TYPE_ACK
value|127
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_MSG_DEST
parameter_list|(
name|bits
parameter_list|)
value|bVAL8(bits, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MSG_DEST
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_MSG_DEST_MRPCIM
value|0xfe
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_MSG_DEST_BROADCAST
value|0xff
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_MSG_SRC
parameter_list|(
name|bits
parameter_list|)
value|bVAL8(bits, 16)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MSG_SRC
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_SEQ_NUM
parameter_list|(
name|bits
parameter_list|)
value|bVAL32(bits, 16)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_SEQ_NUM
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 16)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_MSG_DATA
parameter_list|(
name|bits
parameter_list|)
value|bVAL16(bits, 48)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MSG_DATA
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 16)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MSG_ERROR_PENDING
value|0
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_MSG_ERROR_NOT_IN_SVC
value|1
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_UDP_RTH_ENABLE
value|mBIT(63)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_VHN
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_VFID
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 56, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_GET_RX_PRIORITY
parameter_list|(
name|bits
parameter_list|)
value|bVAL3(bits, 45)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_GET_RX_MIN_BW
parameter_list|(
name|bits
parameter_list|)
value|bVAL8(bits, 48)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_GET_RX_MAX_BW
parameter_list|(
name|bits
parameter_list|)
value|bVAL8(bits, 56)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_SET_RX_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 45, 3)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_SET_RX_MIN_BW
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 48, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_SET_RX_MAX_BW
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 56, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_SET_VPATH_OR_FUNC
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_GET_TX_PRIORITY
parameter_list|(
name|bits
parameter_list|)
value|bVAL3(bits, 21)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_GET_TX_MIN_BW
parameter_list|(
name|bits
parameter_list|)
value|bVAL8(bits, 24)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_GET_TX_MAX_BW
parameter_list|(
name|bits
parameter_list|)
value|bVAL8(bits, 32)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_SET_TX_PRIORITY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 21, 3)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_SET_TX_MIN_BW
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 24, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA1_SET_TX_MAX_BW
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_NUM_FUNC
parameter_list|(
name|bits
parameter_list|)
value|bVAL8(bits, 32)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_FUNC_MODE
parameter_list|(
name|bits
parameter_list|)
value|bVAL8(bits, 56)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FUNC_MODE
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 56, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FUNC_MODE_SF1_VP17
value|0
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FUNC_MODE_MF8_VP2
value|1
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FUNC_MODE_SR17_VP1
value|2
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FUNC_MODE_MR17_VP1
value|3
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FUNC_MODE_MR8_VP2
value|4
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FUNC_MODE_MF17_VP1
value|5
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FUNC_MODE_SR8_VP2
value|6
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FUNC_MODE_SR4_VP4
value|7
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FUNC_MODE_MF2_VP8
value|8
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FUNC_MODE_MF4_VP4
value|9
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FUNC_MODE_MR4_VP4
value|10
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FUNC_MODE_MF8P_VP2
value|11
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_FW_VER_DAY
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL8(bits, 0)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FW_VER_DAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_FW_VER_MONTH
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL8(bits, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FW_VER_MONTH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_FW_VER_YEAR
parameter_list|(
name|bits
parameter_list|)
value|bVAL16(bits, 16)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FW_VER_YEAR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_FW_VER_MAJOR
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL8(bits, 32)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FW_VER_MAJOR
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_FW_VER_MINOR
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL8(bits, 40)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FW_VER_MINOR
value|vBIT(val, 40, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_FW_VER_BUILD
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL16(bits, 48)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FW_VER_BUILD
value|vBIT(val, 48, 16)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_FLASH_VER_DAY
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL8(bits, 0)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FLASH_VER_DAY
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_FLASH_VER_MONTH
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL8(bits, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FLASH_VER_MONTH
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 8, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_FLASH_VER_YEAR
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL16(bits, 16)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FLASH_VER_YEAR
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 16, 16)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_FLASH_VER_MAJOR
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL8(bits, 32)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FLASH_VER_MAJOR
value|vBIT(val, 32, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_FLASH_VER_MINOR
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL8(bits, 40)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FLASH_VER_MINOR
value|vBIT(val, 40, 8)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_FLASH_VER_BUILD
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL16(bits, 48)
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_FLASH_VER_BUILD
value|vBIT(val, 48, 16)
comment|/* Netork port control API related */
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_SET_NWIF_CMD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 0, 8)
comment|/* Bandwidth& priority related MACROS */
define|#
directive|define
name|VXGE_HAL_RTS_ACCESS_STEER_DATA0_GET_API_VER
parameter_list|(
name|bits
parameter_list|)
define|\
value|vxge_bVALn(bits, 0, 8)
define|#
directive|define
name|VXGE_HAL_ASIC_NTWK_VP_CTRL_GET_XMACJ_SHOW_PORT_INFO
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL1(bits, 55)
define|#
directive|define
name|VXGE_HAL_ASIC_NTWK_VP_CTRL_GET_XMACJ_PORT_NUM
parameter_list|(
name|bits
parameter_list|)
value|bVAL1(bits, 63)
define|#
directive|define
name|VXGE_HAL_SRPCIM_TO_VPATH_ALARM_REG_GET_ALARM
parameter_list|(
name|bits
parameter_list|)
value|bVAL17(bits, 0)
define|#
directive|define
name|VXGE_HAL_RX_MULTI_CAST_STATS_GET_FRAME_DISCARD
parameter_list|(
name|bits
parameter_list|)
value|bVAL16(bits, 48)
define|#
directive|define
name|VXGE_HAL_RX_FRM_TRANSFERRED_GET_RX_FRM_TRANSFERRED
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL32(bits, 32)
define|#
directive|define
name|VXGE_HAL_RXD_RETURNED_GET_RXD_RETURNED
parameter_list|(
name|bits
parameter_list|)
value|bVAL16(bits, 48)
define|#
directive|define
name|VXGE_HAL_PRC_RXD_DOORBELL_GET_NEW_QW_CNT
parameter_list|(
name|bits
parameter_list|)
value|bVAL16(bits, 48)
define|#
directive|define
name|VXGE_HAL_PRC_CFG6_GET_RXD_SPAT
parameter_list|(
name|bits
parameter_list|)
value|bVAL9(bits, 36)
define|#
directive|define
name|VXGE_HAL_VPATH_DEBUG_STATS0_GET_INI_NUM_MWR_SENT
parameter_list|(
name|bits
parameter_list|)
value|bVAL32(bits, 0)
define|#
directive|define
name|VXGE_HAL_VPATH_DEBUG_STATS1_GET_INI_NUM_MRD_SENT
parameter_list|(
name|bits
parameter_list|)
value|bVAL32(bits, 0)
define|#
directive|define
name|VXGE_HAL_VPATH_DEBUG_STATS2_GET_INI_NUM_CPL_RCVD
parameter_list|(
name|bits
parameter_list|)
value|bVAL32(bits, 0)
define|#
directive|define
name|VXGE_HAL_VPATH_DEBUG_STATS3_GET_INI_NUM_MWR_BYTE_SENT
parameter_list|(
name|bits
parameter_list|)
value|(bits)
define|#
directive|define
name|VXGE_HAL_VPATH_DEBUG_STATS4_GET_INI_NUM_CPL_BYTE_RCVD
parameter_list|(
name|bits
parameter_list|)
value|(bits)
define|#
directive|define
name|VXGE_HAL_VPATH_DEBUG_STATS5_GET_WRCRDTARB_XOFF
parameter_list|(
name|bits
parameter_list|)
value|bVAL32(bits, 32)
define|#
directive|define
name|VXGE_HAL_VPATH_DEBUG_STATS6_GET_RDCRDTARB_XOFF
parameter_list|(
name|bits
parameter_list|)
value|bVAL32(bits, 32)
define|#
directive|define
name|VXGE_HAL_VPATH_GENSTATS_COUNT01_GET_PPIF_VPATH_GENSTATS_COUNT1
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL32(bits, 0)
define|#
directive|define
name|VXGE_HAL_VPATH_GENSTATS_COUNT01_GET_PPIF_VPATH_GENSTATS_COUNT0
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL32(bits, 32)
define|#
directive|define
name|VXGE_HAL_VPATH_GENSTATS_COUNT23_GET_PPIF_VPATH_GENSTATS_COUNT3
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL32(bits, 0)
define|#
directive|define
name|VXGE_HAL_VPATH_GENSTATS_COUNT23_GET_PPIF_VPATH_GENSTATS_COUNT2
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL32(bits, 32)
define|#
directive|define
name|VXGE_HAL_VPATH_GENSTATS_COUNT4_GET_PPIF_VPATH_GENSTATS_COUNT4
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL32(bits, 0)
define|#
directive|define
name|VXGE_HAL_VPATH_GENSTATS_COUNT5_GET_PPIF_VPATH_GENSTATS_COUNT5
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL32(bits, 32)
define|#
directive|define
define|\
name|VXGE_HAL_TX_VP_RESET_DISCARDED_FRMS_GET_TX_VP_RESET_DISCARDED_FRMS
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL16(bits, 48)
define|#
directive|define
name|VXGE_HAL_DBG_STATS_GET_RX_MPA_CRC_FAIL_FRMS
parameter_list|(
name|bits
parameter_list|)
value|bVAL16(bits, 0)
define|#
directive|define
name|VXGE_HAL_DBG_STATS_GET_RX_MPA_MRK_FAIL_FRMS
parameter_list|(
name|bits
parameter_list|)
value|bVAL16(bits, 16)
define|#
directive|define
name|VXGE_HAL_DBG_STATS_GET_RX_MPA_LEN_FAIL_FRMS
parameter_list|(
name|bits
parameter_list|)
value|bVAL16(bits, 32)
define|#
directive|define
name|VXGE_HAL_DBG_STATS_GET_RX_FAU_RX_WOL_FRMS
parameter_list|(
name|bits
parameter_list|)
value|bVAL16(bits, 0)
define|#
directive|define
name|VXGE_HAL_DBG_STATS_GET_RX_FAU_RX_VP_RESET_DISCARDED_FRMS
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL16(bits, 16)
define|#
directive|define
name|VXGE_HAL_DBG_STATS_GET_RX_FAU_RX_PERMITTED_FRMS
parameter_list|(
name|bits
parameter_list|)
value|bVAL16(bits, 32)
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_OP_TYPE_ADDR
value|0x0
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_OP_TYPE_WRITE
value|0x1
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_OP_TYPE_READ_INCR
value|0x2
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_OP_TYPE_READ
value|0x3
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_OP_TYPE_RESERVED
value|0x4
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_OP_TYPE_ADDR_WRITE
value|0x5
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_OP_TYPE_ADDR_READ_INCR
value|0x6
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_OP_TYPE_ADDR_READ
value|0x7
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_PMA_CONTROL_1
value|0x0000
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_PMA_CONTROL_1_LOOPBACK
value|0x01
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_EEPROM_NVR_CONTROL
value|0x8000
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_EEPROM_NVR_CONTROL_1_BYTE
value|0x02
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_EEPROM_NVR_CONTROL_256_BYTES
value|0x03
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_EEPROM_NVR_CONTROL_COMPLETE
value|0x04
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_EEPROM_NVR_CONTROL_PROGRESS
value|0x08
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_EEPROM_NVR_CONTROL_FAILED
value|0x0C
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_EEPROM_NVR_CONTROL_STAT_MASK
value|0x0C
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_EEPROM_NVR_CONTROL_READ
value|0x00
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_EEPROM_NVR_CONTROL_WRITE
value|0x20
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_EEPROM_NVR_CONTROL_ADDR
parameter_list|(
name|val
parameter_list|)
value|(val<<8)
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_EEPROM_NVR_DATA_XFP_TEMP_1
value|0x8067
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_EEPROM_NVR_DATA_XFP_TEMP_2
value|0x8068
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_EEPROM_NVR_DATA_DATA
parameter_list|(
name|val
parameter_list|)
define|\
value|(val&0xff)
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_DOM_TX_ALARM_FLAG
value|0xA070
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_DOM_TX_ALARM_FLAG_PWR_LOW
value|0x01
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_DOM_TX_ALARM_FLAG_PWR_HIGH
value|0x02
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_DOM_TX_ALARM_FLAG_CUR_LOW
value|0x04
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_DOM_TX_ALARM_FLAG_CUR_HIGH
value|0x08
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_DOM_TX_ALARM_FLAG_TEMP_LOW
value|0x40
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_DOM_TX_ALARM_FLAG_TEMP_HIGH
value|0x80
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_DOM_TX_WARN_FLAG
value|0xA074
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_DOM_TX_WARN_FLAG_PWR_LOW
value|0x01
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_DOM_TX_WARN_FLAG_PWR_HIGH
value|0x02
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_DOM_TX_WARN_FLAG_CUR_LOW
value|0x04
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_DOM_TX_WARN_FLAG_CUR_HIGH
value|0x08
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_DOM_TX_WARN_FLAG_TEMP_LOW
value|0x40
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_DOM_TX_WARN_FLAG_TEMP_HIGH
value|0x80
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_DOM_CMD_STAT
value|0xA100
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_DOM_CMD_STAT_SINGLE_UPDATE
value|0x0000
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_DOM_CMD_STAT_SLOW_PER_UPDATE
value|0x0001
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_DOM_CMD_STAT_INT_PER_UPDATE
value|0x0002
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_DOM_CMD_STAT_FAST_PER_UPDATE
value|0x0003
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_DOM_CMD_STAT_READ_IDLE
value|0x0000
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_DOM_CMD_STAT_READ_COMPLETE
value|0x0004
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_DOM_CMD_STAT_READ_PROGRESS
value|0x0008
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_DOM_CMD_STAT_READ_FAILED
value|0x000C
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_DOM_CMD_STAT_UPLOAD_EN
value|0x0010
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_DOM_CMD_STAT_256_BYTES
value|0x0000
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_DOM_CMD_STAT_1_BYTES
value|0x0100
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_DOM_CMD_STAT_WRITE_IDLE
value|0x0000
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_DOM_CMD_STAT_WRITE_COMPLETE
value|0x1000
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_DOM_CMD_STAT_WRITE_PROGRESS
value|0x2000
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_DOM_CMD_STAT_WRITE_FAILED
value|0x3000
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_TX_LED
value|0xD006
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_RX_LED
value|0xD007
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_ADDR_LINK_LED
value|0xD008
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_DEVAD_PMA_PMD
value|1
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_DEVAD_PCS
value|3
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_DEVAD_PHY_XS
value|4
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_DEVAD_DTE_XS
value|5
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_PORT_DEVAD_AN
value|7
define|#
directive|define
name|VXGE_HAL_MDIO_GEN_CFG_PORT_GET_MDIO_PHY_PRTAD
parameter_list|(
name|bits
parameter_list|)
value|bVAL5(bits, 19)
define|#
directive|define
name|VXGE_HAL_MDIO_GEN_CFG_PORT_MDIO_PHY_PRTAD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 19, 5)
define|#
directive|define
name|VXGE_HAL_XGXS_STATIC_CFG_PORT_GET_MDIO_DTE_PRTAD
parameter_list|(
name|bits
parameter_list|)
value|bVAL5(bits, 7)
define|#
directive|define
name|VXGE_HAL_XGXS_STATIC_CFG_PORT_MDIO_DTE_PRTAD
parameter_list|(
name|val
parameter_list|)
value|vBIT(val, 7, 5)
define|#
directive|define
name|VXGE_HAL_MDIO_MGR_ACCESS_GET_PORT_DATA
parameter_list|(
name|bits
parameter_list|)
value|bVAL16(bits, 32)
define|#
directive|define
name|VXGE_HAL_MRPCIM_DEBUG_STATS0_GET_INI_WR_DROP
parameter_list|(
name|bits
parameter_list|)
value|bVAL32(bits, 0)
define|#
directive|define
name|VXGE_HAL_MRPCIM_DEBUG_STATS0_GET_INI_RD_DROP
parameter_list|(
name|bits
parameter_list|)
value|bVAL32(bits, 32)
define|#
directive|define
define|\
name|VXGE_HAL_MRPCIM_DEBUG_STATS1_GET_VPLANE_WRCRDTARB_PH_CRDT_DEPLETED
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL32(bits, 32)
define|#
directive|define
define|\
name|VXGE_HAL_MRPCIM_DEBUG_STATS2_GET_VPLANE_WRCRDTARB_PD_CRDT_DEPLETED
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL32(bits, 32)
define|#
directive|define
define|\
name|VXGE_HAL_MRPCIM_DEBUG_STATS3_GET_VPLANE_RDCRDTARB_NPH_CRDT_DEPLETED
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL32(bits, 32)
define|#
directive|define
name|VXGE_HAL_MRPCIM_DEBUG_STATS4_GET_INI_WR_VPIN_DROP
parameter_list|(
name|bits
parameter_list|)
value|bVAL32(bits, 0)
define|#
directive|define
name|VXGE_HAL_MRPCIM_DEBUG_STATS4_GET_INI_RD_VPIN_DROP
parameter_list|(
name|bits
parameter_list|)
value|bVAL32(bits, 32)
define|#
directive|define
name|VXGE_HAL_GENSTATS_COUNT01_GET_GENSTATS_COUNT1
parameter_list|(
name|bits
parameter_list|)
value|bVAL32(bits, 0)
define|#
directive|define
name|VXGE_HAL_GENSTATS_COUNT01_GET_GENSTATS_COUNT0
parameter_list|(
name|bits
parameter_list|)
value|bVAL32(bits, 32)
define|#
directive|define
name|VXGE_HAL_GENSTATS_COUNT23_GET_GENSTATS_COUNT3
parameter_list|(
name|bits
parameter_list|)
value|bVAL32(bits, 0)
define|#
directive|define
name|VXGE_HAL_GENSTATS_COUNT23_GET_GENSTATS_COUNT2
parameter_list|(
name|bits
parameter_list|)
value|bVAL32(bits, 32)
define|#
directive|define
name|VXGE_HAL_GENSTATS_COUNT4_GET_GENSTATS_COUNT4
parameter_list|(
name|bits
parameter_list|)
value|bVAL32(bits, 32)
define|#
directive|define
name|VXGE_HAL_GENSTATS_COUNT5_GET_GENSTATS_COUNT5
parameter_list|(
name|bits
parameter_list|)
value|bVAL32(bits, 32)
define|#
directive|define
name|VXGE_HAL_DEBUG_STATS0_GET_RSTDROP_MSG
parameter_list|(
name|bits
parameter_list|)
value|bVAL32(bits, 0)
define|#
directive|define
name|VXGE_HAL_DEBUG_STATS0_GET_RSTDROP_CPL
parameter_list|(
name|bits
parameter_list|)
value|bVAL32(bits, 32)
define|#
directive|define
name|VXGE_HAL_DEBUG_STATS1_GET_RSTDROP_CLIENT0
parameter_list|(
name|bits
parameter_list|)
value|bVAL32(bits, 0)
define|#
directive|define
name|VXGE_HAL_DEBUG_STATS1_GET_RSTDROP_CLIENT1
parameter_list|(
name|bits
parameter_list|)
value|bVAL32(bits, 32)
define|#
directive|define
name|VXGE_HAL_DEBUG_STATS2_GET_RSTDROP_CLIENT2
parameter_list|(
name|bits
parameter_list|)
value|bVAL32(bits, 0)
define|#
directive|define
name|VXGE_HAL_DEBUG_STATS3_GET_VPLANE_DEPL_PH
parameter_list|(
name|bits
parameter_list|)
value|bVAL16(bits, 0)
define|#
directive|define
name|VXGE_HAL_DEBUG_STATS3_GET_VPLANE_DEPL_NPH
parameter_list|(
name|bits
parameter_list|)
value|bVAL16(bits, 16)
define|#
directive|define
name|VXGE_HAL_DEBUG_STATS3_GET_VPLANE_DEPL_CPLH
parameter_list|(
name|bits
parameter_list|)
value|bVAL16(bits, 32)
define|#
directive|define
name|VXGE_HAL_DEBUG_STATS4_GET_VPLANE_DEPL_PD
parameter_list|(
name|bits
parameter_list|)
value|bVAL16(bits, 0)
define|#
directive|define
name|VXGE_HAL_DEBUG_STATS4_GET_VPLANE_DEPL_NPD
parameter_list|(
name|bits
parameter_list|)
value|bVAL16(bits, 16)
define|#
directive|define
name|VXGE_HAL_DEBUG_STATS4_GET_VPLANE_DEPL_CPLD
parameter_list|(
name|bits
parameter_list|)
value|bVAL16(bits, 32)
define|#
directive|define
name|VXGE_HAL_ORP_LRO_EVENTS_GET_ORP_LRO_EVENTS
parameter_list|(
name|bits
parameter_list|)
value|(bits)
define|#
directive|define
name|VXGE_HAL_ORP_BS_EVENTS_GET_ORP_BS_EVENTS
parameter_list|(
name|bits
parameter_list|)
value|(bits)
define|#
directive|define
name|VXGE_HAL_ORP_IWARP_EVENTS_GET_ORP_IWARP_EVENTS
parameter_list|(
name|bits
parameter_list|)
value|(bits)
define|#
directive|define
name|VXGE_HAL_DBG_STATS_TPA_TX_PATH_GET_TX_PERMITTED_FRMS
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL32(bits, 32)
define|#
directive|define
name|VXGE_HAL_DBG_STAT_TX_ANY_FRMS_GET_PORT0_TX_ANY_FRMS
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL8(bits, 0)
define|#
directive|define
name|VXGE_HAL_DBG_STAT_TX_ANY_FRMS_GET_PORT1_TX_ANY_FRMS
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL8(bits, 8)
define|#
directive|define
name|VXGE_HAL_DBG_STAT_TX_ANY_FRMS_GET_PORT2_TX_ANY_FRMS
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL8(bits, 16)
define|#
directive|define
name|VXGE_HAL_DBG_STAT_RX_ANY_FRMS_GET_PORT0_RX_ANY_FRMS
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL8(bits, 0)
define|#
directive|define
name|VXGE_HAL_DBG_STAT_RX_ANY_FRMS_GET_PORT1_RX_ANY_FRMS
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL8(bits, 8)
define|#
directive|define
name|VXGE_HAL_DBG_STAT_RX_ANY_FRMS_GET_PORT2_RX_ANY_FRMS
parameter_list|(
name|bits
parameter_list|)
define|\
value|bVAL8(bits, 16)
name|__EXTERN_END_DECLS
end_expr_stmt

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* VXGE_HAL_REGDEFS_H */
end_comment

end_unit

