`timescale 1ns / 1ps
`ifndef LIB_STYCZYNSKI_REG_MUX_V
`define LIB_STYCZYNSKI_REG_MUX_V

/*
 * Piotr Styczy≈Ñski @styczynski
 * Verilog Components Library
 *
 * MUXes collection
 * 
 *
 * MIT License
 */

`include "RegMux4.v"
`include "TestRegMux4.v"

`endif