OpenROAD v2.0-17013-gf7f634f88 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 12 thread(s).
detailed_route -output_drc ./reports/sky130hd/rvmyth/base/5_route_drc.rpt -output_maze ./results/sky130hd/rvmyth/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       30
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net _02586_ has 104 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net97 has 129 pins which may impact routing performance. Consider optimization.

Design:                   RV_CPU
Die area:                 ( 0 0 ) ( 450000 520000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     11253
Number of terminals:      12
Number of snets:          2
Number of nets:           8553

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 276.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 266679.
[INFO DRT-0033] mcon shape region query size = 358135.
[INFO DRT-0033] met1 shape region query size = 36065.
[INFO DRT-0033] via shape region query size = 13500.
[INFO DRT-0033] met2 shape region query size = 8100.
[INFO DRT-0033] via2 shape region query size = 10800.
[INFO DRT-0033] met3 shape region query size = 8112.
[INFO DRT-0033] via3 shape region query size = 10800.
[INFO DRT-0033] met4 shape region query size = 3255.
[INFO DRT-0033] via4 shape region query size = 525.
[INFO DRT-0033] met5 shape region query size = 560.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2219 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 276 unique inst patterns.
[INFO DRT-0084]   Complete 3931 groups.
#scanned instances     = 11253
#unique  instances     = 276
#stdCellGenAp          = 9236
#stdCellValidPlanarAp  = 105
#stdCellValidViaAp     = 6512
#stdCellPinNoAp        = 6
#stdCellPinCnt         = 27968
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:02:48, elapsed time = 00:00:15, memory = 291.82 (MB), peak = 294.02 (MB)

[INFO DRT-0157] Number of guides:     66338

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 65 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 75 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 23454.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 16081.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 7339.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 996.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 324.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 4.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 307.82 (MB), peak = 307.82 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 31117 vertical wires in 2 frboxes and 17081 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 4558 vertical wires in 2 frboxes and 6427 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 461.57 (MB), peak = 461.57 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 461.57 (MB), peak = 461.57 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 675.70 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 1037.22 (MB).
    Completing 30% with 2169 violations.
    elapsed time = 00:00:21, memory = 822.71 (MB).
    Completing 40% with 2169 violations.
    elapsed time = 00:00:28, memory = 1193.53 (MB).
    Completing 50% with 2169 violations.
    elapsed time = 00:00:43, memory = 1041.41 (MB).
    Completing 60% with 4487 violations.
    elapsed time = 00:00:50, memory = 1251.79 (MB).
    Completing 70% with 4487 violations.
    elapsed time = 00:00:53, memory = 1265.20 (MB).
    Completing 80% with 6974 violations.
    elapsed time = 00:01:11, memory = 1319.89 (MB).
    Completing 90% with 6974 violations.
    elapsed time = 00:01:16, memory = 1391.51 (MB).
    Completing 100% with 9653 violations.
    elapsed time = 00:01:41, memory = 1113.89 (MB).
[INFO DRT-0199]   Number of violations = 10938.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0     16      0      0      0      0      0
Metal Spacing        5      0   1107      0    613     35      2
Min Hole             0      0      1      0      0      0      0
Recheck             28      0    800      0    394     47     16
Short                9      9   6201      9   1611     33      2
[INFO DRT-0267] cpu time = 00:10:31, elapsed time = 00:01:42, memory = 1418.14 (MB), peak = 1426.52 (MB)
Total wire length = 288310 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 118690 um.
Total wire length on LAYER met2 = 124615 um.
Total wire length on LAYER met3 = 30731 um.
Total wire length on LAYER met4 = 14121 um.
Total wire length on LAYER met5 = 150 um.
Total number of vias = 65146.
Up-via summary (total 65146):

------------------------
 FR_MASTERSLICE        0
            li1    28254
           met1    32280
           met2     3503
           met3     1105
           met4        4
------------------------
                   65146


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 10938 violations.
    elapsed time = 00:00:00, memory = 1598.27 (MB).
    Completing 20% with 10938 violations.
    elapsed time = 00:00:07, memory = 1600.20 (MB).
    Completing 30% with 9982 violations.
    elapsed time = 00:00:18, memory = 1435.20 (MB).
    Completing 40% with 9982 violations.
    elapsed time = 00:00:26, memory = 1564.70 (MB).
    Completing 50% with 9982 violations.
    elapsed time = 00:00:39, memory = 1431.50 (MB).
    Completing 60% with 8782 violations.
    elapsed time = 00:00:43, memory = 1679.00 (MB).
    Completing 70% with 8782 violations.
    elapsed time = 00:00:44, memory = 1652.84 (MB).
    Completing 80% with 7710 violations.
    elapsed time = 00:01:07, memory = 1600.42 (MB).
    Completing 90% with 7710 violations.
    elapsed time = 00:01:12, memory = 1676.42 (MB).
    Completing 100% with 7053 violations.
    elapsed time = 00:01:39, memory = 1437.68 (MB).
[INFO DRT-0199]   Number of violations = 7053.
Viol/Layer        mcon   met1    via   met2   met3
Cut Spacing         15      0      0      0      0
Metal Spacing        0    959      0    460     17
Min Hole             0      1      0      0      0
Short                0   4785      2    798     16
[INFO DRT-0267] cpu time = 00:09:53, elapsed time = 00:01:40, memory = 1440.68 (MB), peak = 1705.17 (MB)
Total wire length = 284962 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 116152 um.
Total wire length on LAYER met2 = 122816 um.
Total wire length on LAYER met3 = 31771 um.
Total wire length on LAYER met4 = 14065 um.
Total wire length on LAYER met5 = 155 um.
Total number of vias = 64519.
Up-via summary (total 64519):

------------------------
 FR_MASTERSLICE        0
            li1    28284
           met1    31492
           met2     3646
           met3     1093
           met4        4
------------------------
                   64519


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 7053 violations.
    elapsed time = 00:00:00, memory = 1677.18 (MB).
    Completing 20% with 7053 violations.
    elapsed time = 00:00:14, memory = 1675.55 (MB).
    Completing 30% with 6965 violations.
    elapsed time = 00:00:20, memory = 1440.63 (MB).
    Completing 40% with 6965 violations.
    elapsed time = 00:00:27, memory = 1793.63 (MB).
    Completing 50% with 6965 violations.
    elapsed time = 00:00:46, memory = 1445.15 (MB).
    Completing 60% with 6887 violations.
    elapsed time = 00:00:47, memory = 1732.53 (MB).
    Completing 70% with 6887 violations.
    elapsed time = 00:00:54, memory = 1683.69 (MB).
    Completing 80% with 6474 violations.
    elapsed time = 00:01:13, memory = 1446.59 (MB).
    Completing 90% with 6474 violations.
    elapsed time = 00:01:13, memory = 1634.72 (MB).
    Completing 100% with 6098 violations.
    elapsed time = 00:01:32, memory = 1446.70 (MB).
[INFO DRT-0199]   Number of violations = 6098.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing         17      0      0      0      0      0
Metal Spacing        0    813      0    328     15      1
Short                0   4205      1    701     16      1
[INFO DRT-0267] cpu time = 00:10:05, elapsed time = 00:01:33, memory = 1449.70 (MB), peak = 1827.31 (MB)
Total wire length = 284129 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 115666 um.
Total wire length on LAYER met2 = 122315 um.
Total wire length on LAYER met3 = 31943 um.
Total wire length on LAYER met4 = 14048 um.
Total wire length on LAYER met5 = 155 um.
Total number of vias = 64301.
Up-via summary (total 64301):

------------------------
 FR_MASTERSLICE        0
            li1    28276
           met1    31373
           met2     3568
           met3     1080
           met4        4
------------------------
                   64301


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6098 violations.
    elapsed time = 00:00:00, memory = 1449.83 (MB).
    Completing 20% with 6098 violations.
    elapsed time = 00:00:04, memory = 1603.26 (MB).
    Completing 30% with 5230 violations.
    elapsed time = 00:00:17, memory = 1449.98 (MB).
    Completing 40% with 5230 violations.
    elapsed time = 00:00:21, memory = 1665.95 (MB).
    Completing 50% with 5230 violations.
    elapsed time = 00:00:36, memory = 1519.50 (MB).
    Completing 60% with 4226 violations.
    elapsed time = 00:00:40, memory = 1674.99 (MB).
    Completing 70% with 4226 violations.
    elapsed time = 00:00:42, memory = 1639.74 (MB).
    Completing 80% with 2950 violations.
    elapsed time = 00:01:08, memory = 1686.99 (MB).
    Completing 90% with 2950 violations.
    elapsed time = 00:01:11, memory = 1750.99 (MB).
    Completing 100% with 1884 violations.
    elapsed time = 00:01:36, memory = 1516.57 (MB).
[INFO DRT-0199]   Number of violations = 1884.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          4      0      0      0      0
Metal Spacing        0    481    102      3      0
Min Hole             0      1      0      0      0
NS Metal             0      1      0      0      0
Short                0   1100    180      9      3
[INFO DRT-0267] cpu time = 00:08:11, elapsed time = 00:01:36, memory = 1516.57 (MB), peak = 1827.31 (MB)
Total wire length = 283525 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 103973 um.
Total wire length on LAYER met2 = 117847 um.
Total wire length on LAYER met3 = 42702 um.
Total wire length on LAYER met4 = 18847 um.
Total wire length on LAYER met5 = 155 um.
Total number of vias = 66098.
Up-via summary (total 66098):

------------------------
 FR_MASTERSLICE        0
            li1    28298
           met1    30921
           met2     5348
           met3     1527
           met4        4
------------------------
                   66098


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1884 violations.
    elapsed time = 00:00:00, memory = 1516.57 (MB).
    Completing 20% with 1884 violations.
    elapsed time = 00:00:00, memory = 1672.18 (MB).
    Completing 30% with 1588 violations.
    elapsed time = 00:00:08, memory = 1516.30 (MB).
    Completing 40% with 1588 violations.
    elapsed time = 00:00:08, memory = 1694.05 (MB).
    Completing 50% with 1588 violations.
    elapsed time = 00:00:19, memory = 1516.30 (MB).
    Completing 60% with 1334 violations.
    elapsed time = 00:00:19, memory = 1516.30 (MB).
    Completing 70% with 1334 violations.
    elapsed time = 00:00:20, memory = 1673.55 (MB).
    Completing 80% with 1008 violations.
    elapsed time = 00:00:34, memory = 1461.33 (MB).
    Completing 90% with 1008 violations.
    elapsed time = 00:00:34, memory = 1461.33 (MB).
    Completing 100% with 714 violations.
    elapsed time = 00:00:48, memory = 1461.39 (MB).
[INFO DRT-0199]   Number of violations = 714.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          3      0      0      0      0
Metal Spacing        0    170     69      8      0
Min Hole             0      2      0      0      0
Short                0    345    105      9      3
[INFO DRT-0267] cpu time = 00:02:54, elapsed time = 00:00:48, memory = 1461.39 (MB), peak = 1827.31 (MB)
Total wire length = 283573 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 103166 um.
Total wire length on LAYER met2 = 117172 um.
Total wire length on LAYER met3 = 43551 um.
Total wire length on LAYER met4 = 19534 um.
Total wire length on LAYER met5 = 149 um.
Total number of vias = 66219.
Up-via summary (total 66219):

------------------------
 FR_MASTERSLICE        0
            li1    28294
           met1    30854
           met2     5463
           met3     1604
           met4        4
------------------------
                   66219


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 714 violations.
    elapsed time = 00:00:00, memory = 1461.39 (MB).
    Completing 20% with 714 violations.
    elapsed time = 00:00:00, memory = 1461.39 (MB).
    Completing 30% with 678 violations.
    elapsed time = 00:00:02, memory = 1461.48 (MB).
    Completing 40% with 678 violations.
    elapsed time = 00:00:02, memory = 1461.48 (MB).
    Completing 50% with 678 violations.
    elapsed time = 00:00:06, memory = 1461.54 (MB).
    Completing 60% with 580 violations.
    elapsed time = 00:00:06, memory = 1461.54 (MB).
    Completing 70% with 580 violations.
    elapsed time = 00:00:06, memory = 1461.54 (MB).
    Completing 80% with 491 violations.
    elapsed time = 00:00:22, memory = 1461.48 (MB).
    Completing 90% with 491 violations.
    elapsed time = 00:00:22, memory = 1461.48 (MB).
    Completing 100% with 386 violations.
    elapsed time = 00:00:34, memory = 1462.55 (MB).
[INFO DRT-0199]   Number of violations = 386.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0     85     36      2
Min Hole             0      1      0      0
Short                0    193     65      3
[INFO DRT-0267] cpu time = 00:01:15, elapsed time = 00:00:34, memory = 1462.55 (MB), peak = 1827.31 (MB)
Total wire length = 283500 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 102933 um.
Total wire length on LAYER met2 = 116986 um.
Total wire length on LAYER met3 = 43726 um.
Total wire length on LAYER met4 = 19727 um.
Total wire length on LAYER met5 = 126 um.
Total number of vias = 66269.
Up-via summary (total 66269):

------------------------
 FR_MASTERSLICE        0
            li1    28294
           met1    30878
           met2     5478
           met3     1617
           met4        2
------------------------
                   66269


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 386 violations.
    elapsed time = 00:00:00, memory = 1462.80 (MB).
    Completing 20% with 386 violations.
    elapsed time = 00:00:00, memory = 1462.80 (MB).
    Completing 30% with 371 violations.
    elapsed time = 00:00:02, memory = 1462.95 (MB).
    Completing 40% with 371 violations.
    elapsed time = 00:00:02, memory = 1462.95 (MB).
    Completing 50% with 371 violations.
    elapsed time = 00:00:05, memory = 1462.86 (MB).
    Completing 60% with 366 violations.
    elapsed time = 00:00:05, memory = 1462.86 (MB).
    Completing 70% with 366 violations.
    elapsed time = 00:00:05, memory = 1462.86 (MB).
    Completing 80% with 153 violations.
    elapsed time = 00:00:23, memory = 1462.74 (MB).
    Completing 90% with 153 violations.
    elapsed time = 00:00:23, memory = 1462.74 (MB).
    Completing 100% with 135 violations.
    elapsed time = 00:00:35, memory = 1462.61 (MB).
[INFO DRT-0199]   Number of violations = 135.
Viol/Layer        met1   met2
Metal Spacing       30     13
Short               77     15
[INFO DRT-0267] cpu time = 00:00:54, elapsed time = 00:00:35, memory = 1462.61 (MB), peak = 1827.31 (MB)
Total wire length = 283372 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 102858 um.
Total wire length on LAYER met2 = 116830 um.
Total wire length on LAYER met3 = 43795 um.
Total wire length on LAYER met4 = 19738 um.
Total wire length on LAYER met5 = 150 um.
Total number of vias = 66269.
Up-via summary (total 66269):

------------------------
 FR_MASTERSLICE        0
            li1    28294
           met1    30865
           met2     5489
           met3     1617
           met4        4
------------------------
                   66269


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 135 violations.
    elapsed time = 00:00:00, memory = 1462.61 (MB).
    Completing 20% with 135 violations.
    elapsed time = 00:00:00, memory = 1462.61 (MB).
    Completing 30% with 133 violations.
    elapsed time = 00:00:00, memory = 1462.61 (MB).
    Completing 40% with 133 violations.
    elapsed time = 00:00:00, memory = 1462.61 (MB).
    Completing 50% with 133 violations.
    elapsed time = 00:00:10, memory = 1462.60 (MB).
    Completing 60% with 128 violations.
    elapsed time = 00:00:11, memory = 1462.60 (MB).
    Completing 70% with 128 violations.
    elapsed time = 00:00:11, memory = 1462.60 (MB).
    Completing 80% with 128 violations.
    elapsed time = 00:00:31, memory = 1462.60 (MB).
    Completing 90% with 128 violations.
    elapsed time = 00:00:31, memory = 1462.60 (MB).
    Completing 100% with 100 violations.
    elapsed time = 00:00:38, memory = 1462.58 (MB).
[INFO DRT-0199]   Number of violations = 100.
Viol/Layer        met1   met2
Metal Spacing       23     11
Short               53     13
[INFO DRT-0267] cpu time = 00:00:44, elapsed time = 00:00:39, memory = 1462.58 (MB), peak = 1827.31 (MB)
Total wire length = 283385 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 102811 um.
Total wire length on LAYER met2 = 116858 um.
Total wire length on LAYER met3 = 43819 um.
Total wire length on LAYER met4 = 19745 um.
Total wire length on LAYER met5 = 150 um.
Total number of vias = 66304.
Up-via summary (total 66304):

------------------------
 FR_MASTERSLICE        0
            li1    28294
           met1    30890
           met2     5502
           met3     1614
           met4        4
------------------------
                   66304


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 100 violations.
    elapsed time = 00:00:00, memory = 1462.58 (MB).
    Completing 20% with 100 violations.
    elapsed time = 00:00:00, memory = 1462.58 (MB).
    Completing 30% with 100 violations.
    elapsed time = 00:00:02, memory = 1462.58 (MB).
    Completing 40% with 100 violations.
    elapsed time = 00:00:02, memory = 1462.58 (MB).
    Completing 50% with 100 violations.
    elapsed time = 00:00:16, memory = 1462.46 (MB).
    Completing 60% with 87 violations.
    elapsed time = 00:00:16, memory = 1462.46 (MB).
    Completing 70% with 87 violations.
    elapsed time = 00:00:16, memory = 1462.46 (MB).
    Completing 80% with 86 violations.
    elapsed time = 00:00:23, memory = 1462.45 (MB).
    Completing 90% with 86 violations.
    elapsed time = 00:00:23, memory = 1462.45 (MB).
    Completing 100% with 71 violations.
    elapsed time = 00:00:23, memory = 1462.44 (MB).
[INFO DRT-0199]   Number of violations = 71.
Viol/Layer        met1   met2
Metal Spacing       11      7
Short               42     11
[INFO DRT-0267] cpu time = 00:00:26, elapsed time = 00:00:23, memory = 1462.44 (MB), peak = 1827.31 (MB)
Total wire length = 283376 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 102768 um.
Total wire length on LAYER met2 = 116887 um.
Total wire length on LAYER met3 = 43836 um.
Total wire length on LAYER met4 = 19733 um.
Total wire length on LAYER met5 = 150 um.
Total number of vias = 66308.
Up-via summary (total 66308):

------------------------
 FR_MASTERSLICE        0
            li1    28294
           met1    30894
           met2     5501
           met3     1615
           met4        4
------------------------
                   66308


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 71 violations.
    elapsed time = 00:00:00, memory = 1462.44 (MB).
    Completing 20% with 71 violations.
    elapsed time = 00:00:00, memory = 1462.44 (MB).
    Completing 30% with 71 violations.
    elapsed time = 00:00:07, memory = 1462.44 (MB).
    Completing 40% with 71 violations.
    elapsed time = 00:00:07, memory = 1462.44 (MB).
    Completing 50% with 71 violations.
    elapsed time = 00:00:07, memory = 1462.44 (MB).
    Completing 60% with 71 violations.
    elapsed time = 00:00:18, memory = 1462.34 (MB).
    Completing 70% with 71 violations.
    elapsed time = 00:00:18, memory = 1462.34 (MB).
    Completing 80% with 71 violations.
    elapsed time = 00:00:25, memory = 1469.84 (MB).
    Completing 90% with 71 violations.
    elapsed time = 00:00:25, memory = 1469.84 (MB).
    Completing 100% with 71 violations.
    elapsed time = 00:00:25, memory = 1469.84 (MB).
[INFO DRT-0199]   Number of violations = 71.
Viol/Layer        met1   met2
Metal Spacing       13      7
Short               41     10
[INFO DRT-0267] cpu time = 00:00:26, elapsed time = 00:00:25, memory = 1469.84 (MB), peak = 1827.31 (MB)
Total wire length = 283345 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 102746 um.
Total wire length on LAYER met2 = 116891 um.
Total wire length on LAYER met3 = 43830 um.
Total wire length on LAYER met4 = 19725 um.
Total wire length on LAYER met5 = 150 um.
Total number of vias = 66312.
Up-via summary (total 66312):

------------------------
 FR_MASTERSLICE        0
            li1    28294
           met1    30901
           met2     5504
           met3     1609
           met4        4
------------------------
                   66312


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 71 violations.
    elapsed time = 00:00:00, memory = 1469.84 (MB).
    Completing 20% with 71 violations.
    elapsed time = 00:00:00, memory = 1469.84 (MB).
    Completing 30% with 71 violations.
    elapsed time = 00:00:05, memory = 1469.84 (MB).
    Completing 40% with 71 violations.
    elapsed time = 00:00:05, memory = 1469.84 (MB).
    Completing 50% with 71 violations.
    elapsed time = 00:00:08, memory = 1469.84 (MB).
    Completing 60% with 71 violations.
    elapsed time = 00:00:08, memory = 1469.84 (MB).
    Completing 70% with 71 violations.
    elapsed time = 00:00:08, memory = 1469.84 (MB).
    Completing 80% with 57 violations.
    elapsed time = 00:00:12, memory = 1504.40 (MB).
    Completing 90% with 57 violations.
    elapsed time = 00:00:12, memory = 1504.40 (MB).
    Completing 100% with 46 violations.
    elapsed time = 00:00:17, memory = 1504.39 (MB).
[INFO DRT-0199]   Number of violations = 46.
Viol/Layer        met1   met2
Metal Spacing        2      7
Short                6     31
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:17, memory = 1504.39 (MB), peak = 1827.31 (MB)
Total wire length = 283373 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 102718 um.
Total wire length on LAYER met2 = 116887 um.
Total wire length on LAYER met3 = 43868 um.
Total wire length on LAYER met4 = 19737 um.
Total wire length on LAYER met5 = 161 um.
Total number of vias = 66308.
Up-via summary (total 66308):

------------------------
 FR_MASTERSLICE        0
            li1    28294
           met1    30887
           met2     5508
           met3     1613
           met4        6
------------------------
                   66308


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 46 violations.
    elapsed time = 00:00:00, memory = 1504.39 (MB).
    Completing 20% with 46 violations.
    elapsed time = 00:00:00, memory = 1504.39 (MB).
    Completing 30% with 46 violations.
    elapsed time = 00:00:00, memory = 1504.39 (MB).
    Completing 40% with 46 violations.
    elapsed time = 00:00:00, memory = 1504.39 (MB).
    Completing 50% with 46 violations.
    elapsed time = 00:00:00, memory = 1504.39 (MB).
    Completing 60% with 46 violations.
    elapsed time = 00:00:00, memory = 1504.39 (MB).
    Completing 70% with 46 violations.
    elapsed time = 00:00:00, memory = 1504.39 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:02, memory = 1504.39 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:02, memory = 1504.39 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:05, memory = 1504.39 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer        met1   met2
Metal Spacing        1      0
Short                2      4
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1504.39 (MB), peak = 1827.31 (MB)
Total wire length = 283385 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 102714 um.
Total wire length on LAYER met2 = 116876 um.
Total wire length on LAYER met3 = 43857 um.
Total wire length on LAYER met4 = 19774 um.
Total wire length on LAYER met5 = 161 um.
Total number of vias = 66307.
Up-via summary (total 66307):

------------------------
 FR_MASTERSLICE        0
            li1    28295
           met1    30885
           met2     5509
           met3     1612
           met4        6
------------------------
                   66307


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 1504.39 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 1504.39 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:00, memory = 1504.39 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:00, memory = 1504.39 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:00, memory = 1504.39 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:00, memory = 1504.39 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:00, memory = 1504.39 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:05, memory = 1504.40 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:05, memory = 1504.40 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:05, memory = 1504.40 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1504.40 (MB), peak = 1827.31 (MB)
Total wire length = 283396 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 102717 um.
Total wire length on LAYER met2 = 116869 um.
Total wire length on LAYER met3 = 43867 um.
Total wire length on LAYER met4 = 19780 um.
Total wire length on LAYER met5 = 161 um.
Total number of vias = 66314.
Up-via summary (total 66314):

------------------------
 FR_MASTERSLICE        0
            li1    28294
           met1    30894
           met2     5510
           met3     1610
           met4        6
------------------------
                   66314


[INFO DRT-0198] Complete detail routing.
Total wire length = 283396 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 102717 um.
Total wire length on LAYER met2 = 116869 um.
Total wire length on LAYER met3 = 43867 um.
Total wire length on LAYER met4 = 19780 um.
Total wire length on LAYER met5 = 161 um.
Total number of vias = 66314.
Up-via summary (total 66314):

------------------------
 FR_MASTERSLICE        0
            li1    28294
           met1    30894
           met2     5510
           met3     1610
           met4        6
------------------------
                   66314


[INFO DRT-0267] cpu time = 00:45:57, elapsed time = 00:10:29, memory = 1504.40 (MB), peak = 1827.31 (MB)

[INFO DRT-0180] Post processing.
[INFO GRT-0012] Found 5 antenna violations.
[INFO GRT-0015] Inserted 5 diodes.
[WARNING DRT-0120] Large net _02586_ has 104 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net97 has 129 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2219 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 276 unique inst patterns.
[INFO DRT-0084]   Complete 3933 groups.
#scanned instances     = 11258
#unique  instances     = 276
#stdCellGenAp          = 9236
#stdCellValidPlanarAp  = 105
#stdCellValidViaAp     = 6512
#stdCellPinNoAp        = 6
#stdCellPinCnt         = 27968
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:03:01, elapsed time = 00:00:16, memory = 1452.33 (MB), peak = 1827.31 (MB)

[INFO DRT-0157] Number of guides:     69752

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 65 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 75 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 23457.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 16062.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 7300.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 974.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 319.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 4.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1452.33 (MB), peak = 1827.31 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 31076 vertical wires in 2 frboxes and 17040 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 4488 vertical wires in 2 frboxes and 6596 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1452.33 (MB), peak = 1827.31 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1452.33 (MB), peak = 1827.31 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 1574.83 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 1646.46 (MB).
    Completing 30% with 151 violations.
    elapsed time = 00:00:03, memory = 1452.31 (MB).
    Completing 40% with 151 violations.
    elapsed time = 00:00:03, memory = 1642.93 (MB).
    Completing 50% with 151 violations.
    elapsed time = 00:00:05, memory = 1454.31 (MB).
    Completing 60% with 285 violations.
    elapsed time = 00:00:05, memory = 1647.06 (MB).
    Completing 70% with 285 violations.
    elapsed time = 00:00:06, memory = 1575.58 (MB).
    Completing 80% with 375 violations.
    elapsed time = 00:00:07, memory = 1642.07 (MB).
    Completing 90% with 375 violations.
    elapsed time = 00:00:07, memory = 1708.46 (MB).
    Completing 100% with 515 violations.
    elapsed time = 00:00:09, memory = 1453.62 (MB).
[INFO DRT-0199]   Number of violations = 538.
Viol/Layer        met1   met2   met3
Metal Spacing       27     40      4
Min Hole             1      0      0
Recheck             10     13      0
Short              277    166      0
[INFO DRT-0267] cpu time = 00:00:58, elapsed time = 00:00:09, memory = 1511.62 (MB), peak = 1827.31 (MB)
Total wire length = 283482 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 103718 um.
Total wire length on LAYER met2 = 117103 um.
Total wire length on LAYER met3 = 43124 um.
Total wire length on LAYER met4 = 19373 um.
Total wire length on LAYER met5 = 161 um.
Total number of vias = 66333.
Up-via summary (total 66333):

------------------------
 FR_MASTERSLICE        0
            li1    28297
           met1    31010
           met2     5450
           met3     1570
           met4        6
------------------------
                   66333


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 538 violations.
    elapsed time = 00:00:00, memory = 1696.87 (MB).
    Completing 20% with 538 violations.
    elapsed time = 00:00:00, memory = 1663.03 (MB).
    Completing 30% with 455 violations.
    elapsed time = 00:00:02, memory = 1511.85 (MB).
    Completing 40% with 455 violations.
    elapsed time = 00:00:02, memory = 1663.22 (MB).
    Completing 50% with 455 violations.
    elapsed time = 00:00:05, memory = 1519.39 (MB).
    Completing 60% with 373 violations.
    elapsed time = 00:00:05, memory = 1748.39 (MB).
    Completing 70% with 373 violations.
    elapsed time = 00:00:05, memory = 1748.39 (MB).
    Completing 80% with 286 violations.
    elapsed time = 00:00:07, memory = 1727.93 (MB).
    Completing 90% with 286 violations.
    elapsed time = 00:00:07, memory = 1796.93 (MB).
    Completing 100% with 202 violations.
    elapsed time = 00:00:09, memory = 1519.33 (MB).
[INFO DRT-0199]   Number of violations = 202.
Viol/Layer        met1   met2
Metal Spacing       16     19
Short              110     57
[INFO DRT-0267] cpu time = 00:00:52, elapsed time = 00:00:09, memory = 1519.33 (MB), peak = 1827.31 (MB)
Total wire length = 283366 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 103497 um.
Total wire length on LAYER met2 = 117009 um.
Total wire length on LAYER met3 = 43291 um.
Total wire length on LAYER met4 = 19406 um.
Total wire length on LAYER met5 = 161 um.
Total number of vias = 66316.
Up-via summary (total 66316):

------------------------
 FR_MASTERSLICE        0
            li1    28297
           met1    30964
           met2     5474
           met3     1575
           met4        6
------------------------
                   66316


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 202 violations.
    elapsed time = 00:00:00, memory = 1519.33 (MB).
    Completing 20% with 202 violations.
    elapsed time = 00:00:00, memory = 1641.96 (MB).
    Completing 30% with 172 violations.
    elapsed time = 00:00:01, memory = 1519.22 (MB).
    Completing 40% with 172 violations.
    elapsed time = 00:00:01, memory = 1519.22 (MB).
    Completing 50% with 172 violations.
    elapsed time = 00:00:04, memory = 1519.32 (MB).
    Completing 60% with 127 violations.
    elapsed time = 00:00:04, memory = 1519.32 (MB).
    Completing 70% with 127 violations.
    elapsed time = 00:00:04, memory = 1519.32 (MB).
    Completing 80% with 127 violations.
    elapsed time = 00:00:05, memory = 1519.27 (MB).
    Completing 90% with 127 violations.
    elapsed time = 00:00:05, memory = 1519.27 (MB).
    Completing 100% with 116 violations.
    elapsed time = 00:00:07, memory = 1519.32 (MB).
[INFO DRT-0199]   Number of violations = 116.
Viol/Layer        met1   met2   met3
Metal Spacing        1     17      0
Short               65     32      1
[INFO DRT-0267] cpu time = 00:00:28, elapsed time = 00:00:07, memory = 1519.32 (MB), peak = 1827.31 (MB)
Total wire length = 283347 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 103355 um.
Total wire length on LAYER met2 = 116932 um.
Total wire length on LAYER met3 = 43412 um.
Total wire length on LAYER met4 = 19485 um.
Total wire length on LAYER met5 = 161 um.
Total number of vias = 66292.
Up-via summary (total 66292):

------------------------
 FR_MASTERSLICE        0
            li1    28298
           met1    30930
           met2     5478
           met3     1580
           met4        6
------------------------
                   66292


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 116 violations.
    elapsed time = 00:00:00, memory = 1519.32 (MB).
    Completing 20% with 116 violations.
    elapsed time = 00:00:00, memory = 1519.32 (MB).
    Completing 30% with 82 violations.
    elapsed time = 00:00:01, memory = 1519.18 (MB).
    Completing 40% with 82 violations.
    elapsed time = 00:00:01, memory = 1519.18 (MB).
    Completing 50% with 82 violations.
    elapsed time = 00:00:09, memory = 1519.16 (MB).
    Completing 60% with 72 violations.
    elapsed time = 00:00:09, memory = 1519.16 (MB).
    Completing 70% with 72 violations.
    elapsed time = 00:00:09, memory = 1519.16 (MB).
    Completing 80% with 59 violations.
    elapsed time = 00:00:15, memory = 1519.16 (MB).
    Completing 90% with 59 violations.
    elapsed time = 00:00:15, memory = 1519.16 (MB).
    Completing 100% with 45 violations.
    elapsed time = 00:00:21, memory = 1519.28 (MB).
[INFO DRT-0199]   Number of violations = 45.
Viol/Layer        met1   met2
Metal Spacing        1      7
Short               23     14
[INFO DRT-0267] cpu time = 00:00:39, elapsed time = 00:00:21, memory = 1519.28 (MB), peak = 1827.31 (MB)
Total wire length = 283378 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 103094 um.
Total wire length on LAYER met2 = 116816 um.
Total wire length on LAYER met3 = 43685 um.
Total wire length on LAYER met4 = 19621 um.
Total wire length on LAYER met5 = 161 um.
Total number of vias = 66321.
Up-via summary (total 66321):

------------------------
 FR_MASTERSLICE        0
            li1    28298
           met1    30910
           met2     5519
           met3     1588
           met4        6
------------------------
                   66321


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 45 violations.
    elapsed time = 00:00:00, memory = 1519.28 (MB).
    Completing 20% with 45 violations.
    elapsed time = 00:00:00, memory = 1519.28 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:00, memory = 1519.28 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:00, memory = 1519.28 (MB).
    Completing 50% with 45 violations.
    elapsed time = 00:00:00, memory = 1519.25 (MB).
    Completing 60% with 39 violations.
    elapsed time = 00:00:00, memory = 1519.25 (MB).
    Completing 70% with 39 violations.
    elapsed time = 00:00:00, memory = 1519.25 (MB).
    Completing 80% with 36 violations.
    elapsed time = 00:00:07, memory = 1519.25 (MB).
    Completing 90% with 36 violations.
    elapsed time = 00:00:07, memory = 1519.25 (MB).
    Completing 100% with 15 violations.
    elapsed time = 00:00:16, memory = 1519.29 (MB).
[INFO DRT-0199]   Number of violations = 15.
Viol/Layer        met1   met2
Metal Spacing        0      1
Short                6      8
[INFO DRT-0267] cpu time = 00:00:28, elapsed time = 00:00:16, memory = 1519.29 (MB), peak = 1827.31 (MB)
Total wire length = 283372 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 103087 um.
Total wire length on LAYER met2 = 116767 um.
Total wire length on LAYER met3 = 43680 um.
Total wire length on LAYER met4 = 19675 um.
Total wire length on LAYER met5 = 161 um.
Total number of vias = 66323.
Up-via summary (total 66323):

------------------------
 FR_MASTERSLICE        0
            li1    28299
           met1    30907
           met2     5518
           met3     1593
           met4        6
------------------------
                   66323


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 15 violations.
    elapsed time = 00:00:00, memory = 1519.29 (MB).
    Completing 20% with 15 violations.
    elapsed time = 00:00:00, memory = 1519.29 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:00, memory = 1519.29 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:00, memory = 1519.29 (MB).
    Completing 50% with 15 violations.
    elapsed time = 00:00:00, memory = 1519.29 (MB).
    Completing 60% with 15 violations.
    elapsed time = 00:00:00, memory = 1519.29 (MB).
    Completing 70% with 15 violations.
    elapsed time = 00:00:00, memory = 1519.29 (MB).
    Completing 80% with 15 violations.
    elapsed time = 00:00:11, memory = 1519.29 (MB).
    Completing 90% with 15 violations.
    elapsed time = 00:00:11, memory = 1519.29 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:12, memory = 1519.23 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer        met1   met2
Metal Spacing        0      1
Short                2      8
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1519.23 (MB), peak = 1827.31 (MB)
Total wire length = 283369 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 103076 um.
Total wire length on LAYER met2 = 116774 um.
Total wire length on LAYER met3 = 43677 um.
Total wire length on LAYER met4 = 19679 um.
Total wire length on LAYER met5 = 161 um.
Total number of vias = 66325.
Up-via summary (total 66325):

------------------------
 FR_MASTERSLICE        0
            li1    28299
           met1    30907
           met2     5519
           met3     1594
           met4        6
------------------------
                   66325


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:00, memory = 1519.23 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:00, memory = 1519.23 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:00, memory = 1519.23 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:00, memory = 1519.23 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:00, memory = 1519.23 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:00, memory = 1519.23 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:00, memory = 1519.23 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:11, memory = 1519.17 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:11, memory = 1519.17 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:11, memory = 1519.17 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer        met1   met2
Metal Spacing        0      1
Short                2      8
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1519.17 (MB), peak = 1827.31 (MB)
Total wire length = 283369 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 103076 um.
Total wire length on LAYER met2 = 116774 um.
Total wire length on LAYER met3 = 43677 um.
Total wire length on LAYER met4 = 19679 um.
Total wire length on LAYER met5 = 161 um.
Total number of vias = 66325.
Up-via summary (total 66325):

------------------------
 FR_MASTERSLICE        0
            li1    28299
           met1    30907
           met2     5519
           met3     1594
           met4        6
------------------------
                   66325


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:00, memory = 1519.17 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:00, memory = 1519.17 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:00, memory = 1519.17 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:00, memory = 1519.17 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:00, memory = 1519.17 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:00, memory = 1519.17 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:00, memory = 1519.17 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:13, memory = 1519.29 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:13, memory = 1519.29 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:13, memory = 1519.29 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer        met1   met2
Metal Spacing        0      1
Short                2      8
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1519.29 (MB), peak = 1827.31 (MB)
Total wire length = 283369 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 103076 um.
Total wire length on LAYER met2 = 116774 um.
Total wire length on LAYER met3 = 43677 um.
Total wire length on LAYER met4 = 19679 um.
Total wire length on LAYER met5 = 161 um.
Total number of vias = 66325.
Up-via summary (total 66325):

------------------------
 FR_MASTERSLICE        0
            li1    28299
           met1    30907
           met2     5519
           met3     1594
           met4        6
------------------------
                   66325


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:00, memory = 1519.29 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:00, memory = 1519.29 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:08, memory = 1519.29 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:08, memory = 1519.29 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:08, memory = 1519.29 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:08, memory = 1519.29 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:08, memory = 1519.29 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:08, memory = 1519.29 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:08, memory = 1519.29 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:08, memory = 1519.29 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer        met1   met2
Metal Spacing        0      1
Short                2      8
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1519.29 (MB), peak = 1827.31 (MB)
Total wire length = 283369 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 103076 um.
Total wire length on LAYER met2 = 116774 um.
Total wire length on LAYER met3 = 43677 um.
Total wire length on LAYER met4 = 19679 um.
Total wire length on LAYER met5 = 161 um.
Total number of vias = 66325.
Up-via summary (total 66325):

------------------------
 FR_MASTERSLICE        0
            li1    28299
           met1    30907
           met2     5519
           met3     1594
           met4        6
------------------------
                   66325


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:00, memory = 1519.29 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:00, memory = 1519.29 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:11, memory = 1519.27 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:11, memory = 1519.27 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:11, memory = 1519.27 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:11, memory = 1519.27 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:11, memory = 1519.27 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:11, memory = 1519.27 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:11, memory = 1519.27 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:11, memory = 1519.27 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met2
Metal Spacing        1
Short                8
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:11, memory = 1519.27 (MB), peak = 1827.31 (MB)
Total wire length = 283369 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 103076 um.
Total wire length on LAYER met2 = 116774 um.
Total wire length on LAYER met3 = 43677 um.
Total wire length on LAYER met4 = 19679 um.
Total wire length on LAYER met5 = 161 um.
Total number of vias = 66325.
Up-via summary (total 66325):

------------------------
 FR_MASTERSLICE        0
            li1    28299
           met1    30907
           met2     5519
           met3     1594
           met4        6
------------------------
                   66325


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 1519.27 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 1519.27 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 1519.27 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 1519.27 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:00, memory = 1519.27 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:00, memory = 1519.27 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:00, memory = 1519.27 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:00, memory = 1519.27 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:00, memory = 1519.27 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 1519.27 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1519.27 (MB), peak = 1827.31 (MB)
Total wire length = 283370 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 103081 um.
Total wire length on LAYER met2 = 116767 um.
Total wire length on LAYER met3 = 43679 um.
Total wire length on LAYER met4 = 19680 um.
Total wire length on LAYER met5 = 161 um.
Total number of vias = 66336.
Up-via summary (total 66336):

------------------------
 FR_MASTERSLICE        0
            li1    28299
           met1    30915
           met2     5521
           met3     1595
           met4        6
------------------------
                   66336


[INFO DRT-0198] Complete detail routing.
Total wire length = 283370 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 103081 um.
Total wire length on LAYER met2 = 116767 um.
Total wire length on LAYER met3 = 43679 um.
Total wire length on LAYER met4 = 19680 um.
Total wire length on LAYER met5 = 161 um.
Total number of vias = 66336.
Up-via summary (total 66336):

------------------------
 FR_MASTERSLICE        0
            li1    28299
           met1    30915
           met2     5521
           met3     1595
           met4        6
------------------------
                   66336


[INFO DRT-0267] cpu time = 00:04:29, elapsed time = 00:02:04, memory = 1519.27 (MB), peak = 1827.31 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 13:14.97[h:]min:sec. CPU time: user 3420.80 sys 5.91 (431%). Peak memory: 1871164KB.
