/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [18:0] _02_;
  wire [2:0] _03_;
  reg [17:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [15:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [15:0] celloutsig_0_14z;
  wire [19:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_40z;
  wire celloutsig_0_50z;
  wire [2:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_62z;
  wire [3:0] celloutsig_0_76z;
  wire celloutsig_0_7z;
  wire celloutsig_0_84z;
  wire celloutsig_0_85z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [36:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [18:0] celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = celloutsig_0_15z[9] ? celloutsig_0_1z : celloutsig_0_14z[3];
  assign celloutsig_1_3z = celloutsig_1_0z ? celloutsig_1_1z : in_data[109];
  assign celloutsig_1_5z = in_data[134] ? _00_ : celloutsig_1_4z[3];
  assign celloutsig_0_50z = ~(celloutsig_0_11z | celloutsig_0_15z[5]);
  assign celloutsig_0_11z = ~(celloutsig_0_3z | in_data[34]);
  assign celloutsig_0_1z = ~celloutsig_0_0z;
  assign celloutsig_1_1z = ~in_data[134];
  assign celloutsig_0_28z = ~celloutsig_0_19z[1];
  assign celloutsig_0_3z = celloutsig_0_0z | ~(celloutsig_0_0z);
  assign celloutsig_0_85z = celloutsig_0_10z | ~(celloutsig_0_14z[2]);
  assign celloutsig_1_17z = celloutsig_1_14z[2] | ~(in_data[191]);
  assign celloutsig_0_2z = in_data[11] | ~(celloutsig_0_0z);
  assign celloutsig_0_10z = ~(celloutsig_0_3z ^ celloutsig_0_5z[0]);
  assign celloutsig_1_7z = { _02_[18], _00_, celloutsig_1_5z, _02_[15:14], _02_[18], _00_, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z } + in_data[162:144];
  assign celloutsig_1_8z = { celloutsig_1_4z[4:0], celloutsig_1_1z, _02_[15:14], _02_[18], _00_ } + in_data[153:144];
  reg [2:0] _20_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _20_ <= 3'h0;
    else _20_ <= { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign { _03_[2], _01_, _03_[0] } = _20_;
  reg [3:0] _21_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _21_ <= 4'h0;
    else _21_ <= { in_data[151:150], celloutsig_1_1z, celloutsig_1_0z };
  assign { _02_[15:14], _02_[18], _00_ } = _21_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 18'h00000;
    else _04_ <= { celloutsig_1_4z[9:8], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, _02_[15:14], _02_[18], _00_ };
  assign celloutsig_0_15z = { celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_14z } & { celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_17z = in_data[72:67] & { in_data[41:37], celloutsig_0_1z };
  assign celloutsig_0_9z = { in_data[51:46], celloutsig_0_8z, celloutsig_0_3z } / { 1'h1, in_data[77:72], celloutsig_0_2z };
  assign celloutsig_0_26z = celloutsig_0_14z[9:5] / { 1'h1, celloutsig_0_9z[3], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_7z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z } === in_data[43:41];
  assign celloutsig_0_13z = { _03_[2], _01_, _03_[0], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_3z } === { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_1_10z = celloutsig_1_8z[9:4] && celloutsig_1_4z[7:2];
  assign celloutsig_0_84z = celloutsig_0_40z[0] & ~(celloutsig_0_76z[2]);
  assign celloutsig_0_62z = { celloutsig_0_28z, celloutsig_0_2z, celloutsig_0_50z } % { 1'h1, celloutsig_0_1z, celloutsig_0_22z };
  assign celloutsig_0_5z = { _03_[2], _01_, _03_[0] } % { 1'h1, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_12z = { in_data[70:67], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_5z } % { 1'h1, in_data[57:49], _03_[2], _01_, _03_[0], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_23z = { celloutsig_0_16z[3:2], celloutsig_0_22z } * { celloutsig_0_5z[2:1], celloutsig_0_0z };
  assign celloutsig_1_19z = celloutsig_1_15z ? celloutsig_1_9z[3:1] : celloutsig_1_7z[18:16];
  assign celloutsig_0_19z = celloutsig_0_0z ? { celloutsig_0_16z[6:1], 1'h1 } : { celloutsig_0_15z[5:3], celloutsig_0_7z, _03_[2], _01_, _03_[0] };
  assign celloutsig_0_8z = | { _01_, _03_[2], _03_[0] };
  assign celloutsig_1_15z = | { celloutsig_1_10z, celloutsig_1_9z[10:1], _02_[14], celloutsig_1_0z };
  assign celloutsig_0_22z = | { celloutsig_0_17z, celloutsig_0_7z, in_data[74:72] };
  assign celloutsig_0_40z = celloutsig_0_18z[8:2] >> { celloutsig_0_10z, celloutsig_0_23z, celloutsig_0_5z };
  assign celloutsig_1_4z = { _02_[15:14], _02_[18], _00_, celloutsig_1_3z, _02_[15:14], _02_[18], _00_, celloutsig_1_3z } >> { in_data[172:171], _02_[15:14], _02_[18], _00_, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_14z = in_data[145:136] >> celloutsig_1_7z[11:2];
  assign celloutsig_1_18z = { celloutsig_1_7z[18:5], _04_, celloutsig_1_17z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_3z } >> { in_data[132:114], _04_ };
  assign celloutsig_0_14z = { celloutsig_0_12z[9:1], _03_[2], _01_, _03_[0], celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_13z } >> { in_data[38:24], celloutsig_0_1z };
  assign celloutsig_0_18z = { celloutsig_0_5z[0], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_2z, _03_[2], _01_, _03_[0], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_1z } >> { celloutsig_0_16z[1:0], _03_[2], _01_, _03_[0], celloutsig_0_10z, celloutsig_0_0z, _03_[2], _01_, _03_[0] };
  assign celloutsig_0_76z = { celloutsig_0_26z[2:0], celloutsig_0_36z } >> { in_data[59], celloutsig_0_62z };
  assign celloutsig_0_16z = { celloutsig_0_9z[6:2], celloutsig_0_10z, celloutsig_0_8z } >> { celloutsig_0_14z[9:4], celloutsig_0_13z };
  assign celloutsig_0_0z = ~((in_data[41] & in_data[78]) | (in_data[6] & in_data[24]));
  assign celloutsig_1_0z = ~((in_data[147] & in_data[151]) | (in_data[169] & in_data[182]));
  assign { celloutsig_1_9z[10:8], celloutsig_1_9z[1], celloutsig_1_9z[7:2] } = { celloutsig_1_8z[8:6], celloutsig_1_5z, celloutsig_1_3z, _02_[15:14], _02_[18], _00_, celloutsig_1_0z } ^ { celloutsig_1_8z[4:2], celloutsig_1_3z, celloutsig_1_8z[1:0], _02_[15:14], _02_[18], _00_ };
  assign { _02_[17:16], _02_[13:0] } = { _00_, celloutsig_1_5z, _02_[18], _00_, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z };
  assign _03_[1] = _01_;
  assign celloutsig_1_9z[0] = 1'h0;
  assign { out_data[159:128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z[34:3], celloutsig_1_19z, celloutsig_0_84z, celloutsig_0_85z };
endmodule
