

================================================================
== Vitis HLS Report for 'systolic_array_k_12_Loop_data_drain_AB_proc326'
================================================================
* Date:           Tue Sep  5 22:48:28 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 1.217 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       14|       14| 46.662 ns | 46.662 ns |   14|   14|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_drain_AB  |       12|       12|         2|          1|          1|    12|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       19|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|        6|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      126|    -|
|Register             |        -|     -|       11|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       11|      151|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+------------------------------+---------+----+---+----+-----+
    |              Instance              |            Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------------+------------------------------+---------+----+---+----+-----+
    |Bert_layer_add_4ns_4ns_4_1_1_U2765  |Bert_layer_add_4ns_4ns_4_1_1  |        0|   0|  0|   6|    0|
    +------------------------------------+------------------------------+---------+----+---+----+-----+
    |Total                               |                              |        0|   0|  0|   6|    0|
    +------------------------------------+------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_11001         |    and   |   0|  0|   2|           1|           1|
    |icmp_ln203_fu_109_p2              |   icmp   |   0|  0|   9|           4|           4|
    |ap_block_state1                   |    or    |   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  19|          10|          10|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_fifo_0_4_blk_n         |   9|          2|    1|          2|
    |A_fifo_1_4_blk_n         |   9|          2|    1|          2|
    |A_fifo_2_4_blk_n         |   9|          2|    1|          2|
    |A_fifo_3_4_blk_n         |   9|          2|    1|          2|
    |B_fifo_0_4_blk_n         |   9|          2|    1|          2|
    |B_fifo_1_4_blk_n         |   9|          2|    1|          2|
    |B_fifo_2_4_blk_n         |   9|          2|    1|          2|
    |B_fifo_3_4_blk_n         |   9|          2|    1|          2|
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |k_reg_98                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 126|         27|   15|         33|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  3|   0|    3|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |icmp_ln203_reg_121       |  1|   0|    1|          0|
    |k_reg_98                 |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   11|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+--------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | systolic_array_k_12_Loop_data_drain_AB_proc326 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | systolic_array_k_12_Loop_data_drain_AB_proc326 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | systolic_array_k_12_Loop_data_drain_AB_proc326 | return value |
|ap_done             | out |    1| ap_ctrl_hs | systolic_array_k_12_Loop_data_drain_AB_proc326 | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | systolic_array_k_12_Loop_data_drain_AB_proc326 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | systolic_array_k_12_Loop_data_drain_AB_proc326 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | systolic_array_k_12_Loop_data_drain_AB_proc326 | return value |
|A_fifo_0_4_dout     |  in |   24|   ap_fifo  |                   A_fifo_0_4                   |    pointer   |
|A_fifo_0_4_empty_n  |  in |    1|   ap_fifo  |                   A_fifo_0_4                   |    pointer   |
|A_fifo_0_4_read     | out |    1|   ap_fifo  |                   A_fifo_0_4                   |    pointer   |
|A_fifo_1_4_dout     |  in |   24|   ap_fifo  |                   A_fifo_1_4                   |    pointer   |
|A_fifo_1_4_empty_n  |  in |    1|   ap_fifo  |                   A_fifo_1_4                   |    pointer   |
|A_fifo_1_4_read     | out |    1|   ap_fifo  |                   A_fifo_1_4                   |    pointer   |
|A_fifo_2_4_dout     |  in |   24|   ap_fifo  |                   A_fifo_2_4                   |    pointer   |
|A_fifo_2_4_empty_n  |  in |    1|   ap_fifo  |                   A_fifo_2_4                   |    pointer   |
|A_fifo_2_4_read     | out |    1|   ap_fifo  |                   A_fifo_2_4                   |    pointer   |
|A_fifo_3_4_dout     |  in |   24|   ap_fifo  |                   A_fifo_3_4                   |    pointer   |
|A_fifo_3_4_empty_n  |  in |    1|   ap_fifo  |                   A_fifo_3_4                   |    pointer   |
|A_fifo_3_4_read     | out |    1|   ap_fifo  |                   A_fifo_3_4                   |    pointer   |
|B_fifo_0_4_dout     |  in |   24|   ap_fifo  |                   B_fifo_0_4                   |    pointer   |
|B_fifo_0_4_empty_n  |  in |    1|   ap_fifo  |                   B_fifo_0_4                   |    pointer   |
|B_fifo_0_4_read     | out |    1|   ap_fifo  |                   B_fifo_0_4                   |    pointer   |
|B_fifo_1_4_dout     |  in |   24|   ap_fifo  |                   B_fifo_1_4                   |    pointer   |
|B_fifo_1_4_empty_n  |  in |    1|   ap_fifo  |                   B_fifo_1_4                   |    pointer   |
|B_fifo_1_4_read     | out |    1|   ap_fifo  |                   B_fifo_1_4                   |    pointer   |
|B_fifo_2_4_dout     |  in |   24|   ap_fifo  |                   B_fifo_2_4                   |    pointer   |
|B_fifo_2_4_empty_n  |  in |    1|   ap_fifo  |                   B_fifo_2_4                   |    pointer   |
|B_fifo_2_4_read     | out |    1|   ap_fifo  |                   B_fifo_2_4                   |    pointer   |
|B_fifo_3_4_dout     |  in |   24|   ap_fifo  |                   B_fifo_3_4                   |    pointer   |
|B_fifo_3_4_empty_n  |  in |    1|   ap_fifo  |                   B_fifo_3_4                   |    pointer   |
|B_fifo_3_4_read     | out |    1|   ap_fifo  |                   B_fifo_3_4                   |    pointer   |
+--------------------+-----+-----+------------+------------------------------------------------+--------------+

