// The real sink: an I2S DAC, standard mode or TDM depending on what the
// active layout needs, on one or two of the S3's I2S lines.
//
// Selected by default. See ../../audio_sink.hpp for why this is a directory
// CMake picks rather than a branch in the player, and
// ../../../../include/iclforge/sink_plan.hpp for the mode/slot-count
// arithmetic this file only calls, and for why a second line has to share
// line 0's bit clock and word select rather than free-run on its own.
//
// 1-2 channels: standard I2S, mono or stereo slot mode. 3 or more: TDM, up to
// one line's own ceiling (4 slots at 32-bit slots, 8 at 16: a TDM frame holds
// 128 bits). Past one line's ceiling, at 32-bit slots, a second line -
// ICLFORGE_EXAMPLE_I2S_SECOND_LINE - takes the overflow,
// sharing line 0's BCLK/WS pins as inputs (the GPIO matrix routes a pad's
// input side per peripheral independently of who drives it as an output, so
// this needs no external jumper) and running as a slave in TDM mode at the
// same width line 0 runs, real channels filling from line 0 first.
//
// CONFIG_ICLFORGE_EXAMPLE_I2S_FIXED_FRAME=1 opens TDM at the full width for
// 1-2 channels too, for a TDM DAC set up for one frame shape (an ES9080), and
// keeps a second line, when there is one, running zeroed slots for every
// layout (iclforge::SinkFrame::fixed). Every play then finds its lines
// already in the shape it needs, and the bit clock does not stop between plays.
//
// Slot width and sample rate are 32-bit-slots-at-32-bit-samples by default
// (CONFIG_ICLFORGE_EXAMPLE_I2S_SLOT_BITS; 16 is the other answer): 32-bit
// slots carry the 24-bit samples every DAC here accepts and a SigmaDSP
// requires, and cost nothing but bit clock. Line 0 is master by default;
// CONFIG_ICLFORGE_EXAMPLE_I2S_SLAVE hands its clocks to the DAC instead, which
// is how an ADAU1452 or ADAU1467 wants it when the DSP is the house's clock -
// line 1, when it exists, is always a slave to whichever end drives those
// pins, since its own job is only to read them.
//
// RECONFIGURING BETWEEN PLAYS, NOT MID-PLAY. sink_open is callable more than
// once - hearth_sink.cpp's begin_play calls it again whenever the layout
// about to play needs a different slot count or mode than what is currently
// open - and each line prefers i2s_channel_reconfig_std_slot/_tdm_slot over a
// full disable+delete+recreate whenever it can stay in the same mode: no new
// DMA descriptors, no new GPIO routing, just a different slot layout. Only a
// std<->TDM crossing, or a line coming up or going down entirely, tears the
// channel down. Every channel this file ever creates asks for the same DMA
// depth regardless of how many slots it is actually carrying today - sized
// once, from this line's OWN ceiling rather than the layout in hand - which
// is what keeps a reconfigure that stays in one mode from also having to
// reallocate the DMA buffers under it; whether ESP-IDF v6.1's driver actually
// avoids reallocating them on a slot-only reconfig, rather than just avoiding
// the channel recreation around it, is the piece most worth confirming on a
// board.

#include "audio_sink.hpp"

#include <algorithm>
#include <array>
#include <cstdio>

#include "iclforge/ac3/core/tables.hpp"
#include "iclforge/dac_queue_model.hpp"
#include "iclforge/interleave.hpp"
#include "iclforge/playout.hpp"
#include "iclforge/sink_plan.hpp"
#include "driver/i2s_std.h"
#include "driver/i2s_tdm.h"
#include "esp_attr.h"
#include "esp_timer.h"
#include "freertos/FreeRTOS.h"
#include "freertos/task.h"
#include "hal/i2s_ll.h"

#include "../../settings.hpp"
#include "../sink_common.hpp"

namespace player {
namespace {

// The slot width the sink is set to, and the only one of these four that can
// change while the part is running. Which width a board wants is a property
// of the DACs it is wired to rather than of the image - an ES9080 is told its
// slot width over I2C, a SigmaDSP wants 32 - and the same image now serves
// both: Kconfig gives the width the sink starts at, sink_set_slot_bits()
// changes it between plays, and the next sink_open() opens the lines for it.
int g_slot_bits = CONFIG_ICLFORGE_EXAMPLE_I2S_SLOT_BITS;
static_assert(CONFIG_ICLFORGE_EXAMPLE_I2S_SLOT_BITS == 16 ||
                  CONFIG_ICLFORGE_EXAMPLE_I2S_SLOT_BITS == 32,
              "CONFIG_ICLFORGE_EXAMPLE_I2S_SLOT_BITS is 16 or 32");
constexpr bool kSlave = CONFIG_ICLFORGE_EXAMPLE_I2S_SLAVE != 0;

// Whether a second line is wired to anything is the board's, not the image's,
// and is stored beside the slot width (settings.hpp): both describe what the
// DACs on this board are, and both survive a reflash. Kconfig is still the
// answer until something stores another.
//
// Only where the part has a second I2S controller to open that line on: two on
// an ESP32-S3, one on an ESP32-C6. ESP-IDF v6.1 states the count in its I2S
// low-level layer (I2S_LL_INST_NUM) and no longer in soc_caps.h.
constexpr bool kSecondController = I2S_LL_INST_NUM > 1;
[[nodiscard]] bool second_line_wired() { return kSecondController && settings().second_line; }
constexpr iclforge::SinkFrame kFrame = CONFIG_ICLFORGE_EXAMPLE_I2S_FIXED_FRAME != 0
                                           ? iclforge::SinkFrame::fixed
                                           : iclforge::SinkFrame::follow_layout;

[[nodiscard]] std::size_t bytes_per_slot() { return static_cast<std::size_t>(g_slot_bits) / 8; }

[[nodiscard]] i2s_data_bit_width_t data_bits() {
    return g_slot_bits == 32 ? I2S_DATA_BIT_WIDTH_32BIT : I2S_DATA_BIT_WIDTH_16BIT;
}

// The combined ceiling both lines together could carry at that width - what
// sink_slots() reports, and what accept_layout() (hearth_sink.cpp) checks
// a requested layout against before any of this runs. Eight at 32 bits with a
// second line wired, sixteen at 16 - I2S_LL_SLOT_FRAME_BIT_MAX (128 on this
// part) passed explicitly, since sink_plan.hpp no longer assumes any one
// target's frame width; see firmware/esp-idf/iclforge/include/iclforge/sink_plan.hpp.
[[nodiscard]] std::size_t ceiling() {
    return iclforge::sink_ceiling(g_slot_bits, second_line_wired(), I2S_LL_SLOT_FRAME_BIT_MAX);
}

// One line's hardware state. GPIO numbers and role are fixed for the run
// (Kconfig) and passed in rather than stored here - see kLine0Gpio/kLine1Gpio
// below - so this is only what changes across a reconfigure.
struct Line {
    i2s_chan_handle_t chan = nullptr;
    bool tdm = false;          // which mode `chan` is presently running, if it exists at all
    std::size_t slots = 0;     // its current frame width; 0 means this line is not open
    std::size_t channels = 0;  // how many of those slots carry real audio, from the plan
};

struct LineGpio {
    gpio_num_t bclk;
    gpio_num_t ws;
    gpio_num_t dout;
    bool slave;
};

const LineGpio kLine0Gpio{
    static_cast<gpio_num_t>(CONFIG_ICLFORGE_EXAMPLE_I2S_BCLK_GPIO),
    static_cast<gpio_num_t>(CONFIG_ICLFORGE_EXAMPLE_I2S_WS_GPIO),
    static_cast<gpio_num_t>(CONFIG_ICLFORGE_EXAMPLE_I2S_DOUT_GPIO),
    kSlave,
};
// BCLK/WS are line 0's own pins, read here as a second input rather than
// wired anywhere new - see the top-of-file comment. Always a slave: its job
// is to read those pins, not decide what they carry.
const LineGpio kLine1Gpio{
    kLine0Gpio.bclk,
    kLine0Gpio.ws,
    static_cast<gpio_num_t>(CONFIG_ICLFORGE_EXAMPLE_I2S_DOUT2_GPIO),
    true,
};

Line g_line0;
Line g_line1;
iclforge::DacQueueModel g_model;

// When line 0's DMA buffers play, for the timed writes a Sendspin stream
// makes (iclforge/playout.hpp): its end-of-frame interrupts, and the line
// fitted through them. Line 1 shares line 0's clocks, so line 0's ring times
// both.
iclforge::DmaRing g_ring;
iclforge::DmaClock g_clock;

// Line 0's on_sent callback. The channel's interrupt is not IRAM-safe here
// (CONFIG_I2S_ISR_IRAM_SAFE is off), so it never runs while the flash cache is
// off, and the ring's side of it may live in flash.
IRAM_ATTR bool on_sent(i2s_chan_handle_t /*handle*/, i2s_event_data_t* /*event*/, void* /*context*/) {
    g_ring.sent(esp_timer_get_time());
    return false;
}

// One block of interleaved samples per line, in whichever width the sink is
// set to. A line's frame is 128 bits however it divides - four 32-bit slots
// or eight 16-bit ones - so 4 KB a line serves both, and a union says that
// rather than leaving two arrays where only one is ever written. Only the
// member matching g_slot_bits is touched, and it is filled by the interleave
// and handed to i2s_channel_write in the same call. At namespace scope
// because the sink is the only thing that needs them - the player hands over
// planar float and never sees this format at all.
union LineBuffer {
    std::array<std::int32_t, iclforge::ac3::kSamplesPerBlock * 4> wide;
    std::array<std::int16_t, iclforge::ac3::kSamplesPerBlock * 8> narrow;
};
static_assert(sizeof(LineBuffer) == iclforge::ac3::kSamplesPerBlock * 16,
              "a line's block is 16 bytes a frame at either slot width");
LineBuffer g_buffer0{};
LineBuffer g_buffer1{};

// The DMA queue, from Kconfig - see main/Kconfig.projbuild for why the
// default is smaller than a frame. Computed once, from this line's ceiling
// bytes-per-frame rather than whatever the active layout needs, so
// dma_desc_num/dma_frame_num - the values a line is actually created with -
// stay the same across every reconfigure that stays within one mode; see the
// top-of-file comment on why that matters and what is not yet confirmed
// about it.
constexpr int kDmaDescriptors = CONFIG_ICLFORGE_EXAMPLE_I2S_DMA_DESCRIPTORS;
constexpr int kDmaFrames = CONFIG_ICLFORGE_EXAMPLE_I2S_DMA_FRAMES;
// 16 bytes a frame at either slot width, so the plan does not move when the
// width does: dma_frame_num has to keep dividing every write (ESP-IDF v6.1's
// i2s_channel_write abandons a partly filled DMA buffer), and a plan that
// changed under a reconfigure would break that for the play after it.
constexpr std::size_t kLineBytesPerFrame = 16;
const DmaPlan g_dma_plan =
    dma_plan(kDmaDescriptors, kDmaFrames, kLineBytesPerFrame, iclforge::ac3::kSamplesPerBlock);

// Line 0's ring starts counting again: the driver empties its queue of free
// buffers when a channel is disabled, and a new channel starts with none.
// Called with the channel not running, so no interrupt is in the ring.
void restart_clock(std::uint32_t sample_rate) {
    g_ring.reset();
    g_clock.open(static_cast<std::uint32_t>(g_dma_plan.descriptors), static_cast<std::uint32_t>(g_dma_plan.frames),
                 sample_rate);
}

// Standard mode's slot_mode for `slots` real channels. 16-bit slots always
// run stereo - interleave_16 has no narrower or padded form, so a mono
// layout at this width is duplicated onto both slots by hand in write_line,
// exactly as the pre-dynamic sink always sent it. 32-bit slots use
// interleave_24in32, which supports one slot natively, so a mono layout
// there is I2S_SLOT_MODE_MONO and the driver's own job to put it on the
// wire - standard for an I2S DAC, and also worth confirming on a board.
i2s_slot_mode_t std_slot_mode(std::size_t slots) {
    if (g_slot_bits == 16) {
        return I2S_SLOT_MODE_STEREO;
    }
    return slots <= 1 ? I2S_SLOT_MODE_MONO : I2S_SLOT_MODE_STEREO;
}

// Which slots a TDM frame carries. Always the full width, not the channel
// count: a TDM frame is a fixed shape, and a 5.1 programme on an 8-slot bus
// leaves two slots that must still be written (with zeros - see
// interleave.hpp).
i2s_tdm_slot_mask_t slot_mask(std::size_t slots) {
    unsigned mask = 0;
    for (std::size_t slot = 0; slot < slots; ++slot) {
        mask |= 1U << slot;
    }
    return static_cast<i2s_tdm_slot_mask_t>(mask);
}

// Brings `line` to exactly `plan.slots` slots in `plan.tdm` mode, allocating
// a channel only if it does not have one yet, tearing it down if `plan.slots`
// is now zero, and preferring i2s_channel_reconfig_std_slot/_tdm_slot over a
// full teardown whenever the mode does not have to cross the std/TDM
// boundary - see the top-of-file comment on why, and how far that goes
// without a board to check it against.
// This line's channel gone, so the next configure_line builds it again. What
// a slot-width change needs: a channel's data width is fixed when it is
// created, and configure_line's early return compares mode and slot count
// only - which a stereo layout matches at either width.
void close_line(Line& line) {
    if (line.chan != nullptr) {
        (void)i2s_channel_disable(line.chan);
        (void)i2s_del_channel(line.chan);
        line.chan = nullptr;
    }
    line.slots = 0;
    line.channels = 0;
}

bool configure_line(Line& line, const iclforge::SinkLinePlan& plan, const LineGpio& gpio,
                    std::uint32_t sample_rate) {
    line.channels = plan.channels;

    if (plan.slots == 0) {
        close_line(line);
        return true;
    }

    if (line.chan != nullptr && line.tdm == plan.tdm && line.slots == plan.slots) {
        return true;  // already exactly this - nothing to reconfigure
    }

    if (line.chan != nullptr && line.tdm == plan.tdm) {
        if (i2s_channel_disable(line.chan) != ESP_OK) {
            return false;
        }
        if (&line == &g_line0) {
            restart_clock(sample_rate);
        }
        esp_err_t err;
        if (plan.tdm) {
            i2s_tdm_slot_config_t slot_cfg = I2S_TDM_PHILIPS_SLOT_DEFAULT_CONFIG(
                data_bits(), I2S_SLOT_MODE_STEREO, slot_mask(plan.slots));
            err = i2s_channel_reconfig_tdm_slot(line.chan, &slot_cfg);
        } else {
            i2s_std_slot_config_t slot_cfg =
                I2S_STD_PHILIPS_SLOT_DEFAULT_CONFIG(data_bits(), std_slot_mode(plan.slots));
            err = i2s_channel_reconfig_std_slot(line.chan, &slot_cfg);
        }
        if (err != ESP_OK || i2s_channel_enable(line.chan) != ESP_OK) {
            std::printf("error: could not reconfigure an I2S line to %u slots\n",
                        static_cast<unsigned>(plan.slots));
            return false;
        }
        line.slots = plan.slots;
        return true;
    }

    // No channel yet, or the mode itself has to change:
    // i2s_channel_reconfig_*_slot cannot cross std/TDM, so this is a full
    // teardown and recreate. dma_desc_num/dma_frame_num come from
    // g_dma_plan - this line's ceiling, not plan.slots - every time, so a
    // later reconfigure that stays in the new mode never needs this path
    // again to get back to the same depth.
    if (line.chan != nullptr) {
        (void)i2s_channel_disable(line.chan);
        (void)i2s_del_channel(line.chan);
        line.chan = nullptr;
    }
    i2s_chan_config_t chan_cfg =
        I2S_CHANNEL_DEFAULT_CONFIG(I2S_NUM_AUTO, gpio.slave ? I2S_ROLE_SLAVE : I2S_ROLE_MASTER);
    chan_cfg.dma_desc_num = static_cast<uint32_t>(g_dma_plan.descriptors);
    chan_cfg.dma_frame_num = static_cast<uint32_t>(g_dma_plan.frames);
    chan_cfg.auto_clear = true;  // silence on underrun, not the last buffer again
    if (i2s_new_channel(&chan_cfg, &line.chan, nullptr) != ESP_OK) {
        std::printf("error: could not allocate an I2S channel\n");
        return false;
    }
    if (&line == &g_line0) {
        // Registered before the channel runs, which the driver requires.
        restart_clock(sample_rate);
        i2s_event_callbacks_t callbacks{};
        callbacks.on_sent = &on_sent;
        if (i2s_channel_register_event_callback(line.chan, &callbacks, nullptr) != ESP_OK) {
            std::printf("warning: no DMA interrupts from I2S line 0; a Sendspin stream plays untimed\n");
        }
    }

    // Field by field onto a zeroed struct: C++ requires designated
    // initialisers in declaration order and IDF's layout is free to change
    // between versions.
    esp_err_t init_err;
    if (plan.tdm) {
        i2s_tdm_config_t tdm_cfg = {};
        tdm_cfg.clk_cfg = I2S_TDM_CLK_DEFAULT_CONFIG(sample_rate);
        tdm_cfg.slot_cfg = I2S_TDM_PHILIPS_SLOT_DEFAULT_CONFIG(data_bits(), I2S_SLOT_MODE_STEREO,
                                                               slot_mask(plan.slots));
        tdm_cfg.gpio_cfg.mclk = I2S_GPIO_UNUSED;
        tdm_cfg.gpio_cfg.bclk = gpio.bclk;
        tdm_cfg.gpio_cfg.ws = gpio.ws;
        tdm_cfg.gpio_cfg.dout = gpio.dout;
        tdm_cfg.gpio_cfg.din = I2S_GPIO_UNUSED;
        init_err = i2s_channel_init_tdm_mode(line.chan, &tdm_cfg);
    } else {
        i2s_std_config_t std_cfg = {};
        std_cfg.clk_cfg = I2S_STD_CLK_DEFAULT_CONFIG(sample_rate);
        std_cfg.slot_cfg = I2S_STD_PHILIPS_SLOT_DEFAULT_CONFIG(data_bits(), std_slot_mode(plan.slots));
        std_cfg.gpio_cfg.mclk = I2S_GPIO_UNUSED;
        std_cfg.gpio_cfg.bclk = gpio.bclk;
        std_cfg.gpio_cfg.ws = gpio.ws;
        std_cfg.gpio_cfg.dout = gpio.dout;
        std_cfg.gpio_cfg.din = I2S_GPIO_UNUSED;
        init_err = i2s_channel_init_std_mode(line.chan, &std_cfg);
    }
    if (init_err != ESP_OK || i2s_channel_enable(line.chan) != ESP_OK) {
        std::printf("error: could not start I2S%s\n", plan.tdm ? " in TDM mode" : "");
        return false;
    }
    line.tdm = plan.tdm;
    line.slots = plan.slots;
    return true;
}

// Converts one line's share of a block and writes it, in the slot width in
// force: `channels` is already that line's (a second line's caller passes the
// ones past line 0's), `buffer` its own. Returns the bytes written, which is
// what the queue model counts for line 0.
std::size_t write_line(const Line& line, std::span<const std::span<const float>> channels,
                       std::size_t frames, LineBuffer& buffer) {
    std::size_t bytes = 0;
    const void* data = nullptr;
    if (g_slot_bits == 16 && line.tdm) {
        iclforge::interleave_16in16(channels, line.slots, frames,
                                    std::span<std::int16_t>(buffer.narrow)
                                        .first(frames * line.slots));
        bytes = frames * line.slots * sizeof(std::int16_t);
        data = buffer.narrow.data();
    } else if (g_slot_bits == 16) {
        // Standard mode's one physical shape at this width: two slots, a mono
        // layout to both - see std_slot_mode's comment.
        const std::array<std::span<const float>, 2> pair = {
            channels[0], channels.size() > 1 ? channels[1] : channels[0]};
        iclforge::interleave_16(pair, frames, std::span<std::int16_t>(buffer.narrow).first(frames * 2));
        bytes = frames * 2 * sizeof(std::int16_t);
        data = buffer.narrow.data();
    } else {
        iclforge::interleave_24in32(channels, line.slots, frames,
                                    std::span<std::int32_t>(buffer.wide).first(frames * line.slots));
        bytes = frames * line.slots * sizeof(std::int32_t);
        data = buffer.wide.data();
    }
    std::size_t written = 0;
    (void)i2s_channel_write(line.chan, data, bytes, &written, portMAX_DELAY);
    return bytes;
}

}  // namespace

bool sink_open(std::uint32_t sample_rate, int channels) {
    if (channels <= 0) {
        std::printf("error: %d channels is not a sink to open\n", channels);
        return false;
    }
    const auto plan = iclforge::plan_sink(static_cast<std::size_t>(channels), g_slot_bits,
                                          second_line_wired(), kFrame, I2S_LL_SLOT_FRAME_BIT_MAX);
    if (!plan.has_value()) {
        std::printf("error: %d channels do not fit this sink's %u-slot ceiling (%d-bit slots, "
                    "%s line)\n",
                    channels, static_cast<unsigned>(ceiling()), g_slot_bits,
                    second_line_wired() ? "a second" : "no second");
        return false;
    }

    // 16-bit standard mode has one physical shape - two slots, always -
    // regardless of whether the plan's logical slot count is one (a mono
    // layout) or two: interleave_16 has no narrower form, so this line
    // always opens stereo at this width and write_line duplicates a mono
    // channel onto both by hand, as the pre-dynamic sink always did. TDM at
    // 16 bits opens at the plan's own width, as at 32.
    iclforge::SinkLinePlan line0_plan = plan->line0;
    if (g_slot_bits == 16 && !line0_plan.tdm && line0_plan.slots > 0) {
        line0_plan.slots = 2;
    }

    if (!configure_line(g_line0, line0_plan, kLine0Gpio, sample_rate) ||
        !configure_line(g_line1, plan->line1, kLine1Gpio, sample_rate)) {
        return false;
    }

    const std::size_t bytes_per_frame = g_line0.slots * bytes_per_slot();
    const std::size_t dma_bytes = static_cast<std::size_t>(g_dma_plan.descriptors) *
                                  static_cast<std::size_t>(g_dma_plan.frames) * bytes_per_frame;
    g_model.open(sample_rate * static_cast<std::uint32_t>(bytes_per_frame), dma_bytes);

    const bool fixed = kFrame == iclforge::SinkFrame::fixed;
    const char* line0_mode = "";
    if (g_line0.tdm) {
        line0_mode = fixed ? " (tdm, fixed frame)" : " (tdm)";
    }
    const char* line1_state = "";
    if (g_line1.slots > 0) {
        line1_state = g_line1.channels > 0 ? ", line1 in use (tdm)" : ", line1 zeroed (tdm)";
    }
    std::printf("sink: i2s %lu Hz %d-bit, %d channels: line0 %u slots%s%s, %s, bclk=%d ws=%d "
                "dout=%d, dma=%dx%d frames (%ld ms)\n",
                static_cast<unsigned long>(sample_rate), g_slot_bits, channels,
                static_cast<unsigned>(g_line0.slots), line0_mode, line1_state,
                kSlave ? "slave (the DAC clocks)" : "master", kLine0Gpio.bclk, kLine0Gpio.ws,
                kLine0Gpio.dout, g_dma_plan.descriptors, g_dma_plan.frames,
                static_cast<long>(g_model.capacity_ms()));
    return true;
}

void sink_write(std::span<const std::span<const float>> channels) {
    if (channels.empty()) {
        return;
    }
    std::size_t frames = channels[0].size();
    if (frames > iclforge::ac3::kSamplesPerBlock) {
        frames = iclforge::ac3::kSamplesPerBlock;
    }

    g_model.arriving(esp_timer_get_time());
    std::size_t bytes_for_model = 0;

    // Per line, in either width, each with its own buffers: a second line is
    // planned at both widths now (iclforge::line_ceiling), so line 1 carries
    // slots 8-15 of a sixteen-channel layout at 16 bits as it carries slots
    // 4-7 at 32. In a fixed frame line 1 is written for every layout, with no
    // channels at all while line 0 holds the whole layout, which writes a
    // block of zeroed slots.
    if (g_line0.slots > 0) {
        const std::size_t used = std::min(g_line0.channels, channels.size());
        bytes_for_model = write_line(g_line0, channels.subspan(0, used), frames, g_buffer0);
    }
    if (g_line1.slots > 0) {
        const std::size_t offset = std::min(g_line0.channels, channels.size());
        const std::size_t available = channels.size() > offset ? channels.size() - offset : 0;
        const std::size_t used = std::min(g_line1.channels, available);
        (void)write_line(g_line1, channels.subspan(offset, used), frames, g_buffer1);
    }

    g_model.queued(bytes_for_model, esp_timer_get_time());
}

std::optional<iclforge::PlayoutWrite> sink_write_timed(std::span<const std::span<const float>> channels) {
    if (g_line0.slots == 0 || channels.empty()) {
        return std::nullopt;
    }
    sink_write(channels);
    // A block is exactly the player's 256 frames, which the DMA plan's
    // descriptor divides: this many buffers of line 0's ring took it.
    const auto buffers = static_cast<std::uint32_t>(iclforge::ac3::kSamplesPerBlock / static_cast<std::size_t>(g_dma_plan.frames));
    const std::optional<iclforge::DmaClock::Taken> taken = g_clock.took(g_ring, esp_timer_get_time(), buffers);
    if (!taken) {
        return std::nullopt;
    }
    return iclforge::PlayoutWrite{.play_us = taken->play_us, .late = taken->late, .gap = taken->skipped > 0};
}

const char* sink_name() { return "i2s"; }

int sink_slots() { return static_cast<int>(ceiling()); }

int sink_max_slots() {
    return static_cast<int>(std::max(
        iclforge::sink_ceiling(16, kSecondController, I2S_LL_SLOT_FRAME_BIT_MAX),
        iclforge::sink_ceiling(32, kSecondController, I2S_LL_SLOT_FRAME_BIT_MAX)));
}

// sink_ceiling()'s own arithmetic (sink_plan.hpp: slots = frame_bit_max /
// slot_bits) means the max above always comes from the narrower width -
// halving slot_bits doubles the slot count for the same fixed frame, so
// 16-bit can never lose this comparison. Not a coincidence worth
// re-deriving at every call site: sink_max_slots()'s own figure is always
// the 16-bit one.
int sink_max_slots_bit_width() { return 16; }

bool sink_second_line_possible() { return kSecondController; }

int sink_slot_bits() { return g_slot_bits; }

bool sink_set_slot_bits(int bits) {
    if (bits != 16 && bits != 32) {
        std::printf("error: %d-bit slots is not a width this sink has (16 or 32)\n", bits);
        return false;
    }
    if (bits == g_slot_bits) {
        return true;
    }
    g_slot_bits = bits;
    // Both lines go rather than being reconfigured: see close_line.
    close_line(g_line0);
    close_line(g_line1);
    std::printf("sink: i2s slot width %d-bit, ceiling %u slots\n", g_slot_bits,
                static_cast<unsigned>(ceiling()));
    return true;
}

std::uint64_t sink_frames_written() { return g_model.writes(); }

// The channels stay enabled from one play to the next and play zeros once
// their queue runs dry, so a new play has nothing to set up here: only the
// model starts again. See audio_sink.hpp.
void sink_begin_play() { g_model.restart(); }

void sink_close() {
    close_line(g_line0);
    close_line(g_line1);
}

// What the DAC did with the samples is not visible from this side of the wire -
// sink/capture/ is the one that checks the conversion, and it runs the same
// interleave this does. What IS visible is whether the samples got there in
// time, and that is what this reports: see iclforge/dac_queue_model.hpp.
void sink_report() { g_model.report(); }

}  // namespace player
