// Seed: 1420131735
module module_0 (
    input tri id_0,
    input wand id_1,
    input supply0 id_2,
    output tri1 id_3,
    output supply1 id_4,
    input tri1 id_5,
    output wire id_6,
    input wire id_7
    , id_24,
    inout wand id_8,
    input wor id_9,
    input wire id_10,
    output wire id_11,
    input tri0 id_12,
    output supply1 id_13,
    output supply0 id_14,
    input supply1 id_15,
    input tri0 id_16,
    input tri0 id_17,
    input supply1 id_18,
    output tri id_19,
    output tri id_20,
    input supply0 id_21,
    input uwire id_22
);
  wire id_25;
  assign id_13 = id_9;
  wire id_26;
  wire id_27;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input tri1 id_3,
    input tri id_4,
    input wand id_5,
    input supply1 id_6,
    inout wand id_7,
    input wor id_8,
    input wand id_9,
    input supply1 id_10,
    input supply0 id_11,
    input wor id_12,
    input wire id_13,
    output wand id_14,
    output tri id_15,
    input uwire id_16,
    input uwire id_17,
    output tri id_18,
    output wire id_19,
    output wand id_20,
    output tri id_21
);
  wire id_23;
  module_0(
      id_0,
      id_11,
      id_13,
      id_20,
      id_2,
      id_0,
      id_14,
      id_17,
      id_7,
      id_9,
      id_11,
      id_21,
      id_7,
      id_14,
      id_7,
      id_0,
      id_10,
      id_6,
      id_4,
      id_7,
      id_7,
      id_17,
      id_1
  );
endmodule
