// Seed: 728868478
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    access,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire module_0;
  ;
endmodule
module module_1 #(
    parameter id_7 = 32'd90
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7
);
  input wire _id_7;
  input wire id_6;
  inout logic [7:0] id_5;
  input logic [7:0] id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  supply0 [id_7 : -1] id_8 = id_4 ^ ~id_4[""];
  module_0 modCall_1 (
      id_1,
      id_6,
      id_8,
      id_3,
      id_8,
      id_1,
      id_8,
      id_2,
      id_3,
      id_6,
      id_3,
      id_3,
      id_8,
      id_8,
      id_2,
      id_8
  );
  assign id_5[-1] = -1;
endmodule
