
// Library name: CORELIB
// Cell name: NOR23
// View name: cmos_sch
subckt NOR23 A B Q inh_gnd inh_vdd
    I1 (B A Q inh_gnd inh_vdd) nor2_core GT_MN1W=3.00u GT_MN1L=0.35u sx=8.5e-07 lc=5e-07 GT_MN2W=3.00u GT_MN2L=0.35u GT_MP1W=9.60u GT_MP1L=0.35u GT_MP2W=9.60u GT_MP2L=0.35u
ends NOR23
// End of subcircuit definition.

// Library name: CORELIB
// Cell name: NAND23
// View name: cmos_sch
subckt NAND23 A B Q inh_gnd inh_vdd
    I1 (A B Q inh_gnd inh_vdd) nand2_core GT_MN1W=5.97u GT_MN1L=0.35u sx=8.5e-07 lc=5e-07 GT_MN2W=6.00u GT_MN2L=0.35u GT_MP1W=4.80u GT_MP1L=0.35u GT_MP2W=4.80u GT_MP2L=0.35u
ends NAND23
// End of subcircuit definition.
// Library name: GATES
// Cell name: nor3_core
// View name: schematic
subckt nor3_core a b c out inh_gnd inh_vdd
parameters GT_MN1W=0.35u GT_MN1L=0.35u sx=8.5e-07 lc=5e-07 GT_MN3W=0.35u GT_MN3L=0.35u GT_MN2W=0.35u GT_MN2L=0.35u GT_MP3W=0.35u GT_MP3L=0.35u GT_MP1W=0.35u GT_MP1L=0.35u GT_MP2W=0.35u GT_MP2L=0.35u
    MN1 (out a inh_gnd inh_gnd) modn w=GT_MN1W l=GT_MN1L as=sx*(GT_MN1W) ad=sx*(GT_MN1W) ps=2*sx+(GT_MN1W) pd=2*sx+(GT_MN1W) nrd=lc/(GT_MN1W) nrs=lc/(GT_MN1W) ng=1
    MN3 (out c inh_gnd inh_gnd) modn w=GT_MN3W l=GT_MN3L as=sx*(GT_MN3W) ad=sx*(GT_MN3W) ps=2*sx+(GT_MN3W) pd=2*sx+(GT_MN3W) nrd=lc/(GT_MN3W) nrs=lc/(GT_MN3W) ng=1
    MN2 (out b inh_gnd inh_gnd) modn w=GT_MN2W l=GT_MN2L as=sx*(GT_MN2W) ad=sx*(GT_MN2W) ps=2*sx+(GT_MN2W) pd=2*sx+(GT_MN2W) nrd=lc/(GT_MN2W) nrs=lc/(GT_MN2W) ng=1
    MP3 (net18 c inh_vdd inh_vdd) modp w=GT_MP3W l=GT_MP3L as=sx*(GT_MP3W) ad=sx*(GT_MP3W) ps=2*sx+(GT_MP3W) pd=2*sx+(GT_MP3W) nrd=lc/(GT_MP3W) nrs=lc/(GT_MP3W) ng=1
    MP1 (out a net22 inh_vdd) modp w=GT_MP1W l=GT_MP1L as=sx*(GT_MP1W) ad=sx*(GT_MP1W) ps=2*sx+(GT_MP1W) pd=2*sx+(GT_MP1W) nrd=lc/(GT_MP1W) nrs=lc/(GT_MP1W) ng=1
    MP2 (net22 b net18 inh_vdd) modp w=GT_MP2W l=GT_MP2L as=sx*(GT_MP2W) ad=sx*(GT_MP2W) ps=2*sx+(GT_MP2W) pd=2*sx+(GT_MP2W) nrd=lc/(GT_MP2W) nrs=lc/(GT_MP2W) ng=1
ends nor3_core
// End of subcircuit definition.

subckt sbox m\<7\> m\<6\> m\<5\> m\<4\> m\<3\> m\<2\> m\<1\> m\<0\> k\<7\> k\<6\> k\<5\> k\<4\> k\<3\> k\<2\> k\<1\> k\<0\> c\<7\> c\<6\> c\<5\> c\<4\> c\<3\> c\<2\> c\<1\> c\<0\> clk rst inh_gnd inh_vdd
    reg_reg\[7\] (clk n_606 c\<7\> UNCONNECTED6 n_0 inh_gnd inh_vdd) DFC3
    reg_reg\[6\] (clk n_652 c\<6\> UNCONNECTED5 n_0 inh_gnd inh_vdd) DFC3
    reg_reg\[5\] (clk n_623 c\<5\> UNCONNECTED4 n_0 inh_gnd inh_vdd) DFC3
    reg_reg\[4\] (clk n_625 c\<4\> UNCONNECTED3 n_0 inh_gnd inh_vdd) DFC3
    reg_reg\[3\] (clk n_626 c\<3\> UNCONNECTED2 n_0 inh_gnd inh_vdd) DFC3
ends sbox

