# uvm-alu-testbench
SystemVerilog/UVM testbench for a 32-bit ALU. Includes constrained-random stimulus, full UVM environment, opcode-based operations, and waveform generation.
