
uCBootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003120  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  080032f0  080032f0  000132f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003348  08003348  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003348  08003348  00013348  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003350  08003350  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003350  08003350  00013350  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003354  08003354  00013354  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003358  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000080  20000070  080033c8  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f0  080033c8  000200f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c7f1  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f8a  00000000  00000000  0002c891  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007f8  00000000  00000000  0002e820  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000720  00000000  00000000  0002f018  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021b73  00000000  00000000  0002f738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000be38  00000000  00000000  000512ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c8d79  00000000  00000000  0005d0e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00125e5c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000021f4  00000000  00000000  00125eb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080032d8 	.word	0x080032d8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	080032d8 	.word	0x080032d8

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b96e 	b.w	80005b4 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468c      	mov	ip, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	f040 8083 	bne.w	8000406 <__udivmoddi4+0x116>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d947      	bls.n	8000396 <__udivmoddi4+0xa6>
 8000306:	fab2 f282 	clz	r2, r2
 800030a:	b142      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030c:	f1c2 0020 	rsb	r0, r2, #32
 8000310:	fa24 f000 	lsr.w	r0, r4, r0
 8000314:	4091      	lsls	r1, r2
 8000316:	4097      	lsls	r7, r2
 8000318:	ea40 0c01 	orr.w	ip, r0, r1
 800031c:	4094      	lsls	r4, r2
 800031e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000322:	0c23      	lsrs	r3, r4, #16
 8000324:	fbbc f6f8 	udiv	r6, ip, r8
 8000328:	fa1f fe87 	uxth.w	lr, r7
 800032c:	fb08 c116 	mls	r1, r8, r6, ip
 8000330:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000334:	fb06 f10e 	mul.w	r1, r6, lr
 8000338:	4299      	cmp	r1, r3
 800033a:	d909      	bls.n	8000350 <__udivmoddi4+0x60>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000342:	f080 8119 	bcs.w	8000578 <__udivmoddi4+0x288>
 8000346:	4299      	cmp	r1, r3
 8000348:	f240 8116 	bls.w	8000578 <__udivmoddi4+0x288>
 800034c:	3e02      	subs	r6, #2
 800034e:	443b      	add	r3, r7
 8000350:	1a5b      	subs	r3, r3, r1
 8000352:	b2a4      	uxth	r4, r4
 8000354:	fbb3 f0f8 	udiv	r0, r3, r8
 8000358:	fb08 3310 	mls	r3, r8, r0, r3
 800035c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000360:	fb00 fe0e 	mul.w	lr, r0, lr
 8000364:	45a6      	cmp	lr, r4
 8000366:	d909      	bls.n	800037c <__udivmoddi4+0x8c>
 8000368:	193c      	adds	r4, r7, r4
 800036a:	f100 33ff 	add.w	r3, r0, #4294967295
 800036e:	f080 8105 	bcs.w	800057c <__udivmoddi4+0x28c>
 8000372:	45a6      	cmp	lr, r4
 8000374:	f240 8102 	bls.w	800057c <__udivmoddi4+0x28c>
 8000378:	3802      	subs	r0, #2
 800037a:	443c      	add	r4, r7
 800037c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000380:	eba4 040e 	sub.w	r4, r4, lr
 8000384:	2600      	movs	r6, #0
 8000386:	b11d      	cbz	r5, 8000390 <__udivmoddi4+0xa0>
 8000388:	40d4      	lsrs	r4, r2
 800038a:	2300      	movs	r3, #0
 800038c:	e9c5 4300 	strd	r4, r3, [r5]
 8000390:	4631      	mov	r1, r6
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	b902      	cbnz	r2, 800039a <__udivmoddi4+0xaa>
 8000398:	deff      	udf	#255	; 0xff
 800039a:	fab2 f282 	clz	r2, r2
 800039e:	2a00      	cmp	r2, #0
 80003a0:	d150      	bne.n	8000444 <__udivmoddi4+0x154>
 80003a2:	1bcb      	subs	r3, r1, r7
 80003a4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a8:	fa1f f887 	uxth.w	r8, r7
 80003ac:	2601      	movs	r6, #1
 80003ae:	fbb3 fcfe 	udiv	ip, r3, lr
 80003b2:	0c21      	lsrs	r1, r4, #16
 80003b4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003bc:	fb08 f30c 	mul.w	r3, r8, ip
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0xe4>
 80003c4:	1879      	adds	r1, r7, r1
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0xe2>
 80003cc:	428b      	cmp	r3, r1
 80003ce:	f200 80e9 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1ac9      	subs	r1, r1, r3
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003e0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x10c>
 80003ec:	193c      	adds	r4, r7, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x10a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80d9 	bhi.w	80005ac <__udivmoddi4+0x2bc>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e7bf      	b.n	8000386 <__udivmoddi4+0x96>
 8000406:	428b      	cmp	r3, r1
 8000408:	d909      	bls.n	800041e <__udivmoddi4+0x12e>
 800040a:	2d00      	cmp	r5, #0
 800040c:	f000 80b1 	beq.w	8000572 <__udivmoddi4+0x282>
 8000410:	2600      	movs	r6, #0
 8000412:	e9c5 0100 	strd	r0, r1, [r5]
 8000416:	4630      	mov	r0, r6
 8000418:	4631      	mov	r1, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	fab3 f683 	clz	r6, r3
 8000422:	2e00      	cmp	r6, #0
 8000424:	d14a      	bne.n	80004bc <__udivmoddi4+0x1cc>
 8000426:	428b      	cmp	r3, r1
 8000428:	d302      	bcc.n	8000430 <__udivmoddi4+0x140>
 800042a:	4282      	cmp	r2, r0
 800042c:	f200 80b8 	bhi.w	80005a0 <__udivmoddi4+0x2b0>
 8000430:	1a84      	subs	r4, r0, r2
 8000432:	eb61 0103 	sbc.w	r1, r1, r3
 8000436:	2001      	movs	r0, #1
 8000438:	468c      	mov	ip, r1
 800043a:	2d00      	cmp	r5, #0
 800043c:	d0a8      	beq.n	8000390 <__udivmoddi4+0xa0>
 800043e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000442:	e7a5      	b.n	8000390 <__udivmoddi4+0xa0>
 8000444:	f1c2 0320 	rsb	r3, r2, #32
 8000448:	fa20 f603 	lsr.w	r6, r0, r3
 800044c:	4097      	lsls	r7, r2
 800044e:	fa01 f002 	lsl.w	r0, r1, r2
 8000452:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000456:	40d9      	lsrs	r1, r3
 8000458:	4330      	orrs	r0, r6
 800045a:	0c03      	lsrs	r3, r0, #16
 800045c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000460:	fa1f f887 	uxth.w	r8, r7
 8000464:	fb0e 1116 	mls	r1, lr, r6, r1
 8000468:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800046c:	fb06 f108 	mul.w	r1, r6, r8
 8000470:	4299      	cmp	r1, r3
 8000472:	fa04 f402 	lsl.w	r4, r4, r2
 8000476:	d909      	bls.n	800048c <__udivmoddi4+0x19c>
 8000478:	18fb      	adds	r3, r7, r3
 800047a:	f106 3cff 	add.w	ip, r6, #4294967295
 800047e:	f080 808d 	bcs.w	800059c <__udivmoddi4+0x2ac>
 8000482:	4299      	cmp	r1, r3
 8000484:	f240 808a 	bls.w	800059c <__udivmoddi4+0x2ac>
 8000488:	3e02      	subs	r6, #2
 800048a:	443b      	add	r3, r7
 800048c:	1a5b      	subs	r3, r3, r1
 800048e:	b281      	uxth	r1, r0
 8000490:	fbb3 f0fe 	udiv	r0, r3, lr
 8000494:	fb0e 3310 	mls	r3, lr, r0, r3
 8000498:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049c:	fb00 f308 	mul.w	r3, r0, r8
 80004a0:	428b      	cmp	r3, r1
 80004a2:	d907      	bls.n	80004b4 <__udivmoddi4+0x1c4>
 80004a4:	1879      	adds	r1, r7, r1
 80004a6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004aa:	d273      	bcs.n	8000594 <__udivmoddi4+0x2a4>
 80004ac:	428b      	cmp	r3, r1
 80004ae:	d971      	bls.n	8000594 <__udivmoddi4+0x2a4>
 80004b0:	3802      	subs	r0, #2
 80004b2:	4439      	add	r1, r7
 80004b4:	1acb      	subs	r3, r1, r3
 80004b6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ba:	e778      	b.n	80003ae <__udivmoddi4+0xbe>
 80004bc:	f1c6 0c20 	rsb	ip, r6, #32
 80004c0:	fa03 f406 	lsl.w	r4, r3, r6
 80004c4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004c8:	431c      	orrs	r4, r3
 80004ca:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ce:	fa01 f306 	lsl.w	r3, r1, r6
 80004d2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004d6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004da:	431f      	orrs	r7, r3
 80004dc:	0c3b      	lsrs	r3, r7, #16
 80004de:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e2:	fa1f f884 	uxth.w	r8, r4
 80004e6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ea:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ee:	fb09 fa08 	mul.w	sl, r9, r8
 80004f2:	458a      	cmp	sl, r1
 80004f4:	fa02 f206 	lsl.w	r2, r2, r6
 80004f8:	fa00 f306 	lsl.w	r3, r0, r6
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x220>
 80004fe:	1861      	adds	r1, r4, r1
 8000500:	f109 30ff 	add.w	r0, r9, #4294967295
 8000504:	d248      	bcs.n	8000598 <__udivmoddi4+0x2a8>
 8000506:	458a      	cmp	sl, r1
 8000508:	d946      	bls.n	8000598 <__udivmoddi4+0x2a8>
 800050a:	f1a9 0902 	sub.w	r9, r9, #2
 800050e:	4421      	add	r1, r4
 8000510:	eba1 010a 	sub.w	r1, r1, sl
 8000514:	b2bf      	uxth	r7, r7
 8000516:	fbb1 f0fe 	udiv	r0, r1, lr
 800051a:	fb0e 1110 	mls	r1, lr, r0, r1
 800051e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000522:	fb00 f808 	mul.w	r8, r0, r8
 8000526:	45b8      	cmp	r8, r7
 8000528:	d907      	bls.n	800053a <__udivmoddi4+0x24a>
 800052a:	19e7      	adds	r7, r4, r7
 800052c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000530:	d22e      	bcs.n	8000590 <__udivmoddi4+0x2a0>
 8000532:	45b8      	cmp	r8, r7
 8000534:	d92c      	bls.n	8000590 <__udivmoddi4+0x2a0>
 8000536:	3802      	subs	r0, #2
 8000538:	4427      	add	r7, r4
 800053a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800053e:	eba7 0708 	sub.w	r7, r7, r8
 8000542:	fba0 8902 	umull	r8, r9, r0, r2
 8000546:	454f      	cmp	r7, r9
 8000548:	46c6      	mov	lr, r8
 800054a:	4649      	mov	r1, r9
 800054c:	d31a      	bcc.n	8000584 <__udivmoddi4+0x294>
 800054e:	d017      	beq.n	8000580 <__udivmoddi4+0x290>
 8000550:	b15d      	cbz	r5, 800056a <__udivmoddi4+0x27a>
 8000552:	ebb3 020e 	subs.w	r2, r3, lr
 8000556:	eb67 0701 	sbc.w	r7, r7, r1
 800055a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800055e:	40f2      	lsrs	r2, r6
 8000560:	ea4c 0202 	orr.w	r2, ip, r2
 8000564:	40f7      	lsrs	r7, r6
 8000566:	e9c5 2700 	strd	r2, r7, [r5]
 800056a:	2600      	movs	r6, #0
 800056c:	4631      	mov	r1, r6
 800056e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e70b      	b.n	8000390 <__udivmoddi4+0xa0>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0x60>
 800057c:	4618      	mov	r0, r3
 800057e:	e6fd      	b.n	800037c <__udivmoddi4+0x8c>
 8000580:	4543      	cmp	r3, r8
 8000582:	d2e5      	bcs.n	8000550 <__udivmoddi4+0x260>
 8000584:	ebb8 0e02 	subs.w	lr, r8, r2
 8000588:	eb69 0104 	sbc.w	r1, r9, r4
 800058c:	3801      	subs	r0, #1
 800058e:	e7df      	b.n	8000550 <__udivmoddi4+0x260>
 8000590:	4608      	mov	r0, r1
 8000592:	e7d2      	b.n	800053a <__udivmoddi4+0x24a>
 8000594:	4660      	mov	r0, ip
 8000596:	e78d      	b.n	80004b4 <__udivmoddi4+0x1c4>
 8000598:	4681      	mov	r9, r0
 800059a:	e7b9      	b.n	8000510 <__udivmoddi4+0x220>
 800059c:	4666      	mov	r6, ip
 800059e:	e775      	b.n	800048c <__udivmoddi4+0x19c>
 80005a0:	4630      	mov	r0, r6
 80005a2:	e74a      	b.n	800043a <__udivmoddi4+0x14a>
 80005a4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a8:	4439      	add	r1, r7
 80005aa:	e713      	b.n	80003d4 <__udivmoddi4+0xe4>
 80005ac:	3802      	subs	r0, #2
 80005ae:	443c      	add	r4, r7
 80005b0:	e724      	b.n	80003fc <__udivmoddi4+0x10c>
 80005b2:	bf00      	nop

080005b4 <__aeabi_idiv0>:
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop

080005b8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	b083      	sub	sp, #12
 80005bc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005be:	2300      	movs	r3, #0
 80005c0:	607b      	str	r3, [r7, #4]
 80005c2:	4b10      	ldr	r3, [pc, #64]	; (8000604 <MX_GPIO_Init+0x4c>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c6:	4a0f      	ldr	r2, [pc, #60]	; (8000604 <MX_GPIO_Init+0x4c>)
 80005c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005cc:	6313      	str	r3, [r2, #48]	; 0x30
 80005ce:	4b0d      	ldr	r3, [pc, #52]	; (8000604 <MX_GPIO_Init+0x4c>)
 80005d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005d6:	607b      	str	r3, [r7, #4]
 80005d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005da:	2300      	movs	r3, #0
 80005dc:	603b      	str	r3, [r7, #0]
 80005de:	4b09      	ldr	r3, [pc, #36]	; (8000604 <MX_GPIO_Init+0x4c>)
 80005e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e2:	4a08      	ldr	r2, [pc, #32]	; (8000604 <MX_GPIO_Init+0x4c>)
 80005e4:	f043 0301 	orr.w	r3, r3, #1
 80005e8:	6313      	str	r3, [r2, #48]	; 0x30
 80005ea:	4b06      	ldr	r3, [pc, #24]	; (8000604 <MX_GPIO_Init+0x4c>)
 80005ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ee:	f003 0301 	and.w	r3, r3, #1
 80005f2:	603b      	str	r3, [r7, #0]
 80005f4:	683b      	ldr	r3, [r7, #0]

}
 80005f6:	bf00      	nop
 80005f8:	370c      	adds	r7, #12
 80005fa:	46bd      	mov	sp, r7
 80005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop
 8000604:	40023800 	.word	0x40023800

08000608 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060c:	f000 f9ca 	bl	80009a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000610:	f000 f808 	bl	8000624 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000614:	f7ff ffd0 	bl	80005b8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000618:	f000 f920 	bl	800085c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  //should never return
  booloader_main();
 800061c:	f002 f98e 	bl	800293c <booloader_main>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000620:	e7fe      	b.n	8000620 <main+0x18>
	...

08000624 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b094      	sub	sp, #80	; 0x50
 8000628:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800062a:	f107 031c 	add.w	r3, r7, #28
 800062e:	2234      	movs	r2, #52	; 0x34
 8000630:	2100      	movs	r1, #0
 8000632:	4618      	mov	r0, r3
 8000634:	f002 fa1a 	bl	8002a6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000638:	f107 0308 	add.w	r3, r7, #8
 800063c:	2200      	movs	r2, #0
 800063e:	601a      	str	r2, [r3, #0]
 8000640:	605a      	str	r2, [r3, #4]
 8000642:	609a      	str	r2, [r3, #8]
 8000644:	60da      	str	r2, [r3, #12]
 8000646:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000648:	2300      	movs	r3, #0
 800064a:	607b      	str	r3, [r7, #4]
 800064c:	4b2c      	ldr	r3, [pc, #176]	; (8000700 <SystemClock_Config+0xdc>)
 800064e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000650:	4a2b      	ldr	r2, [pc, #172]	; (8000700 <SystemClock_Config+0xdc>)
 8000652:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000656:	6413      	str	r3, [r2, #64]	; 0x40
 8000658:	4b29      	ldr	r3, [pc, #164]	; (8000700 <SystemClock_Config+0xdc>)
 800065a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800065c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000660:	607b      	str	r3, [r7, #4]
 8000662:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000664:	2300      	movs	r3, #0
 8000666:	603b      	str	r3, [r7, #0]
 8000668:	4b26      	ldr	r3, [pc, #152]	; (8000704 <SystemClock_Config+0xe0>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	4a25      	ldr	r2, [pc, #148]	; (8000704 <SystemClock_Config+0xe0>)
 800066e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000672:	6013      	str	r3, [r2, #0]
 8000674:	4b23      	ldr	r3, [pc, #140]	; (8000704 <SystemClock_Config+0xe0>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800067c:	603b      	str	r3, [r7, #0]
 800067e:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000680:	2301      	movs	r3, #1
 8000682:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000684:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000688:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800068a:	2302      	movs	r3, #2
 800068c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800068e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000692:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000694:	2304      	movs	r3, #4
 8000696:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000698:	23b4      	movs	r3, #180	; 0xb4
 800069a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800069c:	2302      	movs	r3, #2
 800069e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006a0:	2302      	movs	r3, #2
 80006a2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006a4:	2302      	movs	r3, #2
 80006a6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006a8:	f107 031c 	add.w	r3, r7, #28
 80006ac:	4618      	mov	r0, r3
 80006ae:	f001 f83f 	bl	8001730 <HAL_RCC_OscConfig>
 80006b2:	4603      	mov	r3, r0
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d001      	beq.n	80006bc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80006b8:	f000 f826 	bl	8000708 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80006bc:	f000 fd1c 	bl	80010f8 <HAL_PWREx_EnableOverDrive>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d001      	beq.n	80006ca <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80006c6:	f000 f81f 	bl	8000708 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ca:	230f      	movs	r3, #15
 80006cc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ce:	2302      	movs	r3, #2
 80006d0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006d2:	2300      	movs	r3, #0
 80006d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006d6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80006da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006e0:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006e2:	f107 0308 	add.w	r3, r7, #8
 80006e6:	2105      	movs	r1, #5
 80006e8:	4618      	mov	r0, r3
 80006ea:	f000 fd55 	bl	8001198 <HAL_RCC_ClockConfig>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d001      	beq.n	80006f8 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80006f4:	f000 f808 	bl	8000708 <Error_Handler>
  }
}
 80006f8:	bf00      	nop
 80006fa:	3750      	adds	r7, #80	; 0x50
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	40023800 	.word	0x40023800
 8000704:	40007000 	.word	0x40007000

08000708 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000708:	b480      	push	{r7}
 800070a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800070c:	b672      	cpsid	i
}
 800070e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000710:	e7fe      	b.n	8000710 <Error_Handler+0x8>
	...

08000714 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000714:	b480      	push	{r7}
 8000716:	b083      	sub	sp, #12
 8000718:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800071a:	2300      	movs	r3, #0
 800071c:	607b      	str	r3, [r7, #4]
 800071e:	4b10      	ldr	r3, [pc, #64]	; (8000760 <HAL_MspInit+0x4c>)
 8000720:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000722:	4a0f      	ldr	r2, [pc, #60]	; (8000760 <HAL_MspInit+0x4c>)
 8000724:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000728:	6453      	str	r3, [r2, #68]	; 0x44
 800072a:	4b0d      	ldr	r3, [pc, #52]	; (8000760 <HAL_MspInit+0x4c>)
 800072c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800072e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000732:	607b      	str	r3, [r7, #4]
 8000734:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000736:	2300      	movs	r3, #0
 8000738:	603b      	str	r3, [r7, #0]
 800073a:	4b09      	ldr	r3, [pc, #36]	; (8000760 <HAL_MspInit+0x4c>)
 800073c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800073e:	4a08      	ldr	r2, [pc, #32]	; (8000760 <HAL_MspInit+0x4c>)
 8000740:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000744:	6413      	str	r3, [r2, #64]	; 0x40
 8000746:	4b06      	ldr	r3, [pc, #24]	; (8000760 <HAL_MspInit+0x4c>)
 8000748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800074a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800074e:	603b      	str	r3, [r7, #0]
 8000750:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000752:	bf00      	nop
 8000754:	370c      	adds	r7, #12
 8000756:	46bd      	mov	sp, r7
 8000758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075c:	4770      	bx	lr
 800075e:	bf00      	nop
 8000760:	40023800 	.word	0x40023800

08000764 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000768:	e7fe      	b.n	8000768 <NMI_Handler+0x4>

0800076a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800076a:	b480      	push	{r7}
 800076c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800076e:	e7fe      	b.n	800076e <HardFault_Handler+0x4>

08000770 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000774:	e7fe      	b.n	8000774 <MemManage_Handler+0x4>

08000776 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000776:	b480      	push	{r7}
 8000778:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800077a:	e7fe      	b.n	800077a <BusFault_Handler+0x4>

0800077c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000780:	e7fe      	b.n	8000780 <UsageFault_Handler+0x4>

08000782 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000782:	b480      	push	{r7}
 8000784:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000786:	bf00      	nop
 8000788:	46bd      	mov	sp, r7
 800078a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078e:	4770      	bx	lr

08000790 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000790:	b480      	push	{r7}
 8000792:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000794:	bf00      	nop
 8000796:	46bd      	mov	sp, r7
 8000798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079c:	4770      	bx	lr

0800079e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800079e:	b480      	push	{r7}
 80007a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007a2:	bf00      	nop
 80007a4:	46bd      	mov	sp, r7
 80007a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007aa:	4770      	bx	lr

080007ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007b0:	f000 f94a 	bl	8000a48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007b4:	bf00      	nop
 80007b6:	bd80      	pop	{r7, pc}

080007b8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80007bc:	4802      	ldr	r0, [pc, #8]	; (80007c8 <USART2_IRQHandler+0x10>)
 80007be:	f001 faa3 	bl	8001d08 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80007c2:	bf00      	nop
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	20000098 	.word	0x20000098

080007cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b086      	sub	sp, #24
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80007d4:	4a14      	ldr	r2, [pc, #80]	; (8000828 <_sbrk+0x5c>)
 80007d6:	4b15      	ldr	r3, [pc, #84]	; (800082c <_sbrk+0x60>)
 80007d8:	1ad3      	subs	r3, r2, r3
 80007da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007dc:	697b      	ldr	r3, [r7, #20]
 80007de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007e0:	4b13      	ldr	r3, [pc, #76]	; (8000830 <_sbrk+0x64>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d102      	bne.n	80007ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007e8:	4b11      	ldr	r3, [pc, #68]	; (8000830 <_sbrk+0x64>)
 80007ea:	4a12      	ldr	r2, [pc, #72]	; (8000834 <_sbrk+0x68>)
 80007ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007ee:	4b10      	ldr	r3, [pc, #64]	; (8000830 <_sbrk+0x64>)
 80007f0:	681a      	ldr	r2, [r3, #0]
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	4413      	add	r3, r2
 80007f6:	693a      	ldr	r2, [r7, #16]
 80007f8:	429a      	cmp	r2, r3
 80007fa:	d207      	bcs.n	800080c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80007fc:	f002 f90c 	bl	8002a18 <__errno>
 8000800:	4603      	mov	r3, r0
 8000802:	220c      	movs	r2, #12
 8000804:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000806:	f04f 33ff 	mov.w	r3, #4294967295
 800080a:	e009      	b.n	8000820 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800080c:	4b08      	ldr	r3, [pc, #32]	; (8000830 <_sbrk+0x64>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000812:	4b07      	ldr	r3, [pc, #28]	; (8000830 <_sbrk+0x64>)
 8000814:	681a      	ldr	r2, [r3, #0]
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	4413      	add	r3, r2
 800081a:	4a05      	ldr	r2, [pc, #20]	; (8000830 <_sbrk+0x64>)
 800081c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800081e:	68fb      	ldr	r3, [r7, #12]
}
 8000820:	4618      	mov	r0, r3
 8000822:	3718      	adds	r7, #24
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}
 8000828:	20020000 	.word	0x20020000
 800082c:	00000400 	.word	0x00000400
 8000830:	2000008c 	.word	0x2000008c
 8000834:	200000f0 	.word	0x200000f0

08000838 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000838:	b480      	push	{r7}
 800083a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800083c:	4b06      	ldr	r3, [pc, #24]	; (8000858 <SystemInit+0x20>)
 800083e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000842:	4a05      	ldr	r2, [pc, #20]	; (8000858 <SystemInit+0x20>)
 8000844:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000848:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800084c:	bf00      	nop
 800084e:	46bd      	mov	sp, r7
 8000850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000854:	4770      	bx	lr
 8000856:	bf00      	nop
 8000858:	e000ed00 	.word	0xe000ed00

0800085c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000860:	4b11      	ldr	r3, [pc, #68]	; (80008a8 <MX_USART2_UART_Init+0x4c>)
 8000862:	4a12      	ldr	r2, [pc, #72]	; (80008ac <MX_USART2_UART_Init+0x50>)
 8000864:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000866:	4b10      	ldr	r3, [pc, #64]	; (80008a8 <MX_USART2_UART_Init+0x4c>)
 8000868:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800086c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800086e:	4b0e      	ldr	r3, [pc, #56]	; (80008a8 <MX_USART2_UART_Init+0x4c>)
 8000870:	2200      	movs	r2, #0
 8000872:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000874:	4b0c      	ldr	r3, [pc, #48]	; (80008a8 <MX_USART2_UART_Init+0x4c>)
 8000876:	2200      	movs	r2, #0
 8000878:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800087a:	4b0b      	ldr	r3, [pc, #44]	; (80008a8 <MX_USART2_UART_Init+0x4c>)
 800087c:	2200      	movs	r2, #0
 800087e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000880:	4b09      	ldr	r3, [pc, #36]	; (80008a8 <MX_USART2_UART_Init+0x4c>)
 8000882:	220c      	movs	r2, #12
 8000884:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000886:	4b08      	ldr	r3, [pc, #32]	; (80008a8 <MX_USART2_UART_Init+0x4c>)
 8000888:	2200      	movs	r2, #0
 800088a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800088c:	4b06      	ldr	r3, [pc, #24]	; (80008a8 <MX_USART2_UART_Init+0x4c>)
 800088e:	2200      	movs	r2, #0
 8000890:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000892:	4805      	ldr	r0, [pc, #20]	; (80008a8 <MX_USART2_UART_Init+0x4c>)
 8000894:	f001 f9ea 	bl	8001c6c <HAL_UART_Init>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800089e:	f7ff ff33 	bl	8000708 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008a2:	bf00      	nop
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	20000098 	.word	0x20000098
 80008ac:	40004400 	.word	0x40004400

080008b0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b08a      	sub	sp, #40	; 0x28
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008b8:	f107 0314 	add.w	r3, r7, #20
 80008bc:	2200      	movs	r2, #0
 80008be:	601a      	str	r2, [r3, #0]
 80008c0:	605a      	str	r2, [r3, #4]
 80008c2:	609a      	str	r2, [r3, #8]
 80008c4:	60da      	str	r2, [r3, #12]
 80008c6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	4a1d      	ldr	r2, [pc, #116]	; (8000944 <HAL_UART_MspInit+0x94>)
 80008ce:	4293      	cmp	r3, r2
 80008d0:	d133      	bne.n	800093a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80008d2:	2300      	movs	r3, #0
 80008d4:	613b      	str	r3, [r7, #16]
 80008d6:	4b1c      	ldr	r3, [pc, #112]	; (8000948 <HAL_UART_MspInit+0x98>)
 80008d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008da:	4a1b      	ldr	r2, [pc, #108]	; (8000948 <HAL_UART_MspInit+0x98>)
 80008dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008e0:	6413      	str	r3, [r2, #64]	; 0x40
 80008e2:	4b19      	ldr	r3, [pc, #100]	; (8000948 <HAL_UART_MspInit+0x98>)
 80008e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008ea:	613b      	str	r3, [r7, #16]
 80008ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ee:	2300      	movs	r3, #0
 80008f0:	60fb      	str	r3, [r7, #12]
 80008f2:	4b15      	ldr	r3, [pc, #84]	; (8000948 <HAL_UART_MspInit+0x98>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f6:	4a14      	ldr	r2, [pc, #80]	; (8000948 <HAL_UART_MspInit+0x98>)
 80008f8:	f043 0301 	orr.w	r3, r3, #1
 80008fc:	6313      	str	r3, [r2, #48]	; 0x30
 80008fe:	4b12      	ldr	r3, [pc, #72]	; (8000948 <HAL_UART_MspInit+0x98>)
 8000900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000902:	f003 0301 	and.w	r3, r3, #1
 8000906:	60fb      	str	r3, [r7, #12]
 8000908:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800090a:	230c      	movs	r3, #12
 800090c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800090e:	2302      	movs	r3, #2
 8000910:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000912:	2300      	movs	r3, #0
 8000914:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000916:	2303      	movs	r3, #3
 8000918:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800091a:	2307      	movs	r3, #7
 800091c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800091e:	f107 0314 	add.w	r3, r7, #20
 8000922:	4619      	mov	r1, r3
 8000924:	4809      	ldr	r0, [pc, #36]	; (800094c <HAL_UART_MspInit+0x9c>)
 8000926:	f000 fa53 	bl	8000dd0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800092a:	2200      	movs	r2, #0
 800092c:	2100      	movs	r1, #0
 800092e:	2026      	movs	r0, #38	; 0x26
 8000930:	f000 f985 	bl	8000c3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000934:	2026      	movs	r0, #38	; 0x26
 8000936:	f000 f99e 	bl	8000c76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800093a:	bf00      	nop
 800093c:	3728      	adds	r7, #40	; 0x28
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	40004400 	.word	0x40004400
 8000948:	40023800 	.word	0x40023800
 800094c:	40020000 	.word	0x40020000

08000950 <Reset_Handler>:
 8000950:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000988 <LoopFillZerobss+0x12>
 8000954:	480d      	ldr	r0, [pc, #52]	; (800098c <LoopFillZerobss+0x16>)
 8000956:	490e      	ldr	r1, [pc, #56]	; (8000990 <LoopFillZerobss+0x1a>)
 8000958:	4a0e      	ldr	r2, [pc, #56]	; (8000994 <LoopFillZerobss+0x1e>)
 800095a:	2300      	movs	r3, #0
 800095c:	e002      	b.n	8000964 <LoopCopyDataInit>

0800095e <CopyDataInit>:
 800095e:	58d4      	ldr	r4, [r2, r3]
 8000960:	50c4      	str	r4, [r0, r3]
 8000962:	3304      	adds	r3, #4

08000964 <LoopCopyDataInit>:
 8000964:	18c4      	adds	r4, r0, r3
 8000966:	428c      	cmp	r4, r1
 8000968:	d3f9      	bcc.n	800095e <CopyDataInit>
 800096a:	4a0b      	ldr	r2, [pc, #44]	; (8000998 <LoopFillZerobss+0x22>)
 800096c:	4c0b      	ldr	r4, [pc, #44]	; (800099c <LoopFillZerobss+0x26>)
 800096e:	2300      	movs	r3, #0
 8000970:	e001      	b.n	8000976 <LoopFillZerobss>

08000972 <FillZerobss>:
 8000972:	6013      	str	r3, [r2, #0]
 8000974:	3204      	adds	r2, #4

08000976 <LoopFillZerobss>:
 8000976:	42a2      	cmp	r2, r4
 8000978:	d3fb      	bcc.n	8000972 <FillZerobss>
 800097a:	f7ff ff5d 	bl	8000838 <SystemInit>
 800097e:	f002 f851 	bl	8002a24 <__libc_init_array>
 8000982:	f7ff fe41 	bl	8000608 <main>
 8000986:	4770      	bx	lr
 8000988:	20020000 	.word	0x20020000
 800098c:	20000000 	.word	0x20000000
 8000990:	20000070 	.word	0x20000070
 8000994:	08003358 	.word	0x08003358
 8000998:	20000070 	.word	0x20000070
 800099c:	200000f0 	.word	0x200000f0

080009a0 <ADC_IRQHandler>:
 80009a0:	e7fe      	b.n	80009a0 <ADC_IRQHandler>
	...

080009a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80009a8:	4b0e      	ldr	r3, [pc, #56]	; (80009e4 <HAL_Init+0x40>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	4a0d      	ldr	r2, [pc, #52]	; (80009e4 <HAL_Init+0x40>)
 80009ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80009b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80009b4:	4b0b      	ldr	r3, [pc, #44]	; (80009e4 <HAL_Init+0x40>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	4a0a      	ldr	r2, [pc, #40]	; (80009e4 <HAL_Init+0x40>)
 80009ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80009be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009c0:	4b08      	ldr	r3, [pc, #32]	; (80009e4 <HAL_Init+0x40>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	4a07      	ldr	r2, [pc, #28]	; (80009e4 <HAL_Init+0x40>)
 80009c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009cc:	2003      	movs	r0, #3
 80009ce:	f000 f92b 	bl	8000c28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009d2:	200f      	movs	r0, #15
 80009d4:	f000 f808 	bl	80009e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009d8:	f7ff fe9c 	bl	8000714 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009dc:	2300      	movs	r3, #0
}
 80009de:	4618      	mov	r0, r3
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	40023c00 	.word	0x40023c00

080009e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b082      	sub	sp, #8
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009f0:	4b12      	ldr	r3, [pc, #72]	; (8000a3c <HAL_InitTick+0x54>)
 80009f2:	681a      	ldr	r2, [r3, #0]
 80009f4:	4b12      	ldr	r3, [pc, #72]	; (8000a40 <HAL_InitTick+0x58>)
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	4619      	mov	r1, r3
 80009fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a02:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a06:	4618      	mov	r0, r3
 8000a08:	f000 f943 	bl	8000c92 <HAL_SYSTICK_Config>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d001      	beq.n	8000a16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a12:	2301      	movs	r3, #1
 8000a14:	e00e      	b.n	8000a34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	2b0f      	cmp	r3, #15
 8000a1a:	d80a      	bhi.n	8000a32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	6879      	ldr	r1, [r7, #4]
 8000a20:	f04f 30ff 	mov.w	r0, #4294967295
 8000a24:	f000 f90b 	bl	8000c3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a28:	4a06      	ldr	r2, [pc, #24]	; (8000a44 <HAL_InitTick+0x5c>)
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	e000      	b.n	8000a34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a32:	2301      	movs	r3, #1
}
 8000a34:	4618      	mov	r0, r3
 8000a36:	3708      	adds	r7, #8
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	20000000 	.word	0x20000000
 8000a40:	20000008 	.word	0x20000008
 8000a44:	20000004 	.word	0x20000004

08000a48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a4c:	4b06      	ldr	r3, [pc, #24]	; (8000a68 <HAL_IncTick+0x20>)
 8000a4e:	781b      	ldrb	r3, [r3, #0]
 8000a50:	461a      	mov	r2, r3
 8000a52:	4b06      	ldr	r3, [pc, #24]	; (8000a6c <HAL_IncTick+0x24>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	4413      	add	r3, r2
 8000a58:	4a04      	ldr	r2, [pc, #16]	; (8000a6c <HAL_IncTick+0x24>)
 8000a5a:	6013      	str	r3, [r2, #0]
}
 8000a5c:	bf00      	nop
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop
 8000a68:	20000008 	.word	0x20000008
 8000a6c:	200000dc 	.word	0x200000dc

08000a70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0
  return uwTick;
 8000a74:	4b03      	ldr	r3, [pc, #12]	; (8000a84 <HAL_GetTick+0x14>)
 8000a76:	681b      	ldr	r3, [r3, #0]
}
 8000a78:	4618      	mov	r0, r3
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop
 8000a84:	200000dc 	.word	0x200000dc

08000a88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b085      	sub	sp, #20
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	f003 0307 	and.w	r3, r3, #7
 8000a96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a98:	4b0c      	ldr	r3, [pc, #48]	; (8000acc <__NVIC_SetPriorityGrouping+0x44>)
 8000a9a:	68db      	ldr	r3, [r3, #12]
 8000a9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a9e:	68ba      	ldr	r2, [r7, #8]
 8000aa0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000aa4:	4013      	ands	r3, r2
 8000aa6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000aa8:	68fb      	ldr	r3, [r7, #12]
 8000aaa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000aac:	68bb      	ldr	r3, [r7, #8]
 8000aae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ab0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ab4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ab8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000aba:	4a04      	ldr	r2, [pc, #16]	; (8000acc <__NVIC_SetPriorityGrouping+0x44>)
 8000abc:	68bb      	ldr	r3, [r7, #8]
 8000abe:	60d3      	str	r3, [r2, #12]
}
 8000ac0:	bf00      	nop
 8000ac2:	3714      	adds	r7, #20
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aca:	4770      	bx	lr
 8000acc:	e000ed00 	.word	0xe000ed00

08000ad0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ad4:	4b04      	ldr	r3, [pc, #16]	; (8000ae8 <__NVIC_GetPriorityGrouping+0x18>)
 8000ad6:	68db      	ldr	r3, [r3, #12]
 8000ad8:	0a1b      	lsrs	r3, r3, #8
 8000ada:	f003 0307 	and.w	r3, r3, #7
}
 8000ade:	4618      	mov	r0, r3
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae6:	4770      	bx	lr
 8000ae8:	e000ed00 	.word	0xe000ed00

08000aec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000aec:	b480      	push	{r7}
 8000aee:	b083      	sub	sp, #12
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	4603      	mov	r3, r0
 8000af4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000af6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	db0b      	blt.n	8000b16 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000afe:	79fb      	ldrb	r3, [r7, #7]
 8000b00:	f003 021f 	and.w	r2, r3, #31
 8000b04:	4907      	ldr	r1, [pc, #28]	; (8000b24 <__NVIC_EnableIRQ+0x38>)
 8000b06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b0a:	095b      	lsrs	r3, r3, #5
 8000b0c:	2001      	movs	r0, #1
 8000b0e:	fa00 f202 	lsl.w	r2, r0, r2
 8000b12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b16:	bf00      	nop
 8000b18:	370c      	adds	r7, #12
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	e000e100 	.word	0xe000e100

08000b28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	b083      	sub	sp, #12
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	4603      	mov	r3, r0
 8000b30:	6039      	str	r1, [r7, #0]
 8000b32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	db0a      	blt.n	8000b52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	b2da      	uxtb	r2, r3
 8000b40:	490c      	ldr	r1, [pc, #48]	; (8000b74 <__NVIC_SetPriority+0x4c>)
 8000b42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b46:	0112      	lsls	r2, r2, #4
 8000b48:	b2d2      	uxtb	r2, r2
 8000b4a:	440b      	add	r3, r1
 8000b4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b50:	e00a      	b.n	8000b68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b52:	683b      	ldr	r3, [r7, #0]
 8000b54:	b2da      	uxtb	r2, r3
 8000b56:	4908      	ldr	r1, [pc, #32]	; (8000b78 <__NVIC_SetPriority+0x50>)
 8000b58:	79fb      	ldrb	r3, [r7, #7]
 8000b5a:	f003 030f 	and.w	r3, r3, #15
 8000b5e:	3b04      	subs	r3, #4
 8000b60:	0112      	lsls	r2, r2, #4
 8000b62:	b2d2      	uxtb	r2, r2
 8000b64:	440b      	add	r3, r1
 8000b66:	761a      	strb	r2, [r3, #24]
}
 8000b68:	bf00      	nop
 8000b6a:	370c      	adds	r7, #12
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b72:	4770      	bx	lr
 8000b74:	e000e100 	.word	0xe000e100
 8000b78:	e000ed00 	.word	0xe000ed00

08000b7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	b089      	sub	sp, #36	; 0x24
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	60f8      	str	r0, [r7, #12]
 8000b84:	60b9      	str	r1, [r7, #8]
 8000b86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	f003 0307 	and.w	r3, r3, #7
 8000b8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b90:	69fb      	ldr	r3, [r7, #28]
 8000b92:	f1c3 0307 	rsb	r3, r3, #7
 8000b96:	2b04      	cmp	r3, #4
 8000b98:	bf28      	it	cs
 8000b9a:	2304      	movcs	r3, #4
 8000b9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b9e:	69fb      	ldr	r3, [r7, #28]
 8000ba0:	3304      	adds	r3, #4
 8000ba2:	2b06      	cmp	r3, #6
 8000ba4:	d902      	bls.n	8000bac <NVIC_EncodePriority+0x30>
 8000ba6:	69fb      	ldr	r3, [r7, #28]
 8000ba8:	3b03      	subs	r3, #3
 8000baa:	e000      	b.n	8000bae <NVIC_EncodePriority+0x32>
 8000bac:	2300      	movs	r3, #0
 8000bae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bb0:	f04f 32ff 	mov.w	r2, #4294967295
 8000bb4:	69bb      	ldr	r3, [r7, #24]
 8000bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000bba:	43da      	mvns	r2, r3
 8000bbc:	68bb      	ldr	r3, [r7, #8]
 8000bbe:	401a      	ands	r2, r3
 8000bc0:	697b      	ldr	r3, [r7, #20]
 8000bc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bc4:	f04f 31ff 	mov.w	r1, #4294967295
 8000bc8:	697b      	ldr	r3, [r7, #20]
 8000bca:	fa01 f303 	lsl.w	r3, r1, r3
 8000bce:	43d9      	mvns	r1, r3
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bd4:	4313      	orrs	r3, r2
         );
}
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	3724      	adds	r7, #36	; 0x24
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be0:	4770      	bx	lr
	...

08000be4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	3b01      	subs	r3, #1
 8000bf0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000bf4:	d301      	bcc.n	8000bfa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000bf6:	2301      	movs	r3, #1
 8000bf8:	e00f      	b.n	8000c1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bfa:	4a0a      	ldr	r2, [pc, #40]	; (8000c24 <SysTick_Config+0x40>)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	3b01      	subs	r3, #1
 8000c00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c02:	210f      	movs	r1, #15
 8000c04:	f04f 30ff 	mov.w	r0, #4294967295
 8000c08:	f7ff ff8e 	bl	8000b28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c0c:	4b05      	ldr	r3, [pc, #20]	; (8000c24 <SysTick_Config+0x40>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c12:	4b04      	ldr	r3, [pc, #16]	; (8000c24 <SysTick_Config+0x40>)
 8000c14:	2207      	movs	r2, #7
 8000c16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c18:	2300      	movs	r3, #0
}
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	3708      	adds	r7, #8
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	e000e010 	.word	0xe000e010

08000c28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b082      	sub	sp, #8
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c30:	6878      	ldr	r0, [r7, #4]
 8000c32:	f7ff ff29 	bl	8000a88 <__NVIC_SetPriorityGrouping>
}
 8000c36:	bf00      	nop
 8000c38:	3708      	adds	r7, #8
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}

08000c3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c3e:	b580      	push	{r7, lr}
 8000c40:	b086      	sub	sp, #24
 8000c42:	af00      	add	r7, sp, #0
 8000c44:	4603      	mov	r3, r0
 8000c46:	60b9      	str	r1, [r7, #8]
 8000c48:	607a      	str	r2, [r7, #4]
 8000c4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c50:	f7ff ff3e 	bl	8000ad0 <__NVIC_GetPriorityGrouping>
 8000c54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c56:	687a      	ldr	r2, [r7, #4]
 8000c58:	68b9      	ldr	r1, [r7, #8]
 8000c5a:	6978      	ldr	r0, [r7, #20]
 8000c5c:	f7ff ff8e 	bl	8000b7c <NVIC_EncodePriority>
 8000c60:	4602      	mov	r2, r0
 8000c62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c66:	4611      	mov	r1, r2
 8000c68:	4618      	mov	r0, r3
 8000c6a:	f7ff ff5d 	bl	8000b28 <__NVIC_SetPriority>
}
 8000c6e:	bf00      	nop
 8000c70:	3718      	adds	r7, #24
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}

08000c76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c76:	b580      	push	{r7, lr}
 8000c78:	b082      	sub	sp, #8
 8000c7a:	af00      	add	r7, sp, #0
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c84:	4618      	mov	r0, r3
 8000c86:	f7ff ff31 	bl	8000aec <__NVIC_EnableIRQ>
}
 8000c8a:	bf00      	nop
 8000c8c:	3708      	adds	r7, #8
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}

08000c92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c92:	b580      	push	{r7, lr}
 8000c94:	b082      	sub	sp, #8
 8000c96:	af00      	add	r7, sp, #0
 8000c98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c9a:	6878      	ldr	r0, [r7, #4]
 8000c9c:	f7ff ffa2 	bl	8000be4 <SysTick_Config>
 8000ca0:	4603      	mov	r3, r0
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	3708      	adds	r7, #8
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}

08000caa <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000caa:	b580      	push	{r7, lr}
 8000cac:	b084      	sub	sp, #16
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cb6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000cb8:	f7ff feda 	bl	8000a70 <HAL_GetTick>
 8000cbc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000cc4:	b2db      	uxtb	r3, r3
 8000cc6:	2b02      	cmp	r3, #2
 8000cc8:	d008      	beq.n	8000cdc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	2280      	movs	r2, #128	; 0x80
 8000cce:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8000cd8:	2301      	movs	r3, #1
 8000cda:	e052      	b.n	8000d82 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	681a      	ldr	r2, [r3, #0]
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	f022 0216 	bic.w	r2, r2, #22
 8000cea:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	695a      	ldr	r2, [r3, #20]
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000cfa:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d103      	bne.n	8000d0c <HAL_DMA_Abort+0x62>
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d007      	beq.n	8000d1c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	681a      	ldr	r2, [r3, #0]
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	f022 0208 	bic.w	r2, r2, #8
 8000d1a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	681a      	ldr	r2, [r3, #0]
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	f022 0201 	bic.w	r2, r2, #1
 8000d2a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000d2c:	e013      	b.n	8000d56 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000d2e:	f7ff fe9f 	bl	8000a70 <HAL_GetTick>
 8000d32:	4602      	mov	r2, r0
 8000d34:	68bb      	ldr	r3, [r7, #8]
 8000d36:	1ad3      	subs	r3, r2, r3
 8000d38:	2b05      	cmp	r3, #5
 8000d3a:	d90c      	bls.n	8000d56 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	2220      	movs	r2, #32
 8000d40:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	2203      	movs	r2, #3
 8000d46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8000d52:	2303      	movs	r3, #3
 8000d54:	e015      	b.n	8000d82 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	f003 0301 	and.w	r3, r3, #1
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d1e4      	bne.n	8000d2e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000d68:	223f      	movs	r2, #63	; 0x3f
 8000d6a:	409a      	lsls	r2, r3
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	2201      	movs	r2, #1
 8000d74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8000d80:	2300      	movs	r3, #0
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	3710      	adds	r7, #16
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}

08000d8a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000d8a:	b480      	push	{r7}
 8000d8c:	b083      	sub	sp, #12
 8000d8e:	af00      	add	r7, sp, #0
 8000d90:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000d98:	b2db      	uxtb	r3, r3
 8000d9a:	2b02      	cmp	r3, #2
 8000d9c:	d004      	beq.n	8000da8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	2280      	movs	r2, #128	; 0x80
 8000da2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8000da4:	2301      	movs	r3, #1
 8000da6:	e00c      	b.n	8000dc2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	2205      	movs	r2, #5
 8000dac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	681a      	ldr	r2, [r3, #0]
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	f022 0201 	bic.w	r2, r2, #1
 8000dbe:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000dc0:	2300      	movs	r3, #0
}
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	370c      	adds	r7, #12
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dcc:	4770      	bx	lr
	...

08000dd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b089      	sub	sp, #36	; 0x24
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
 8000dd8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000dde:	2300      	movs	r3, #0
 8000de0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000de2:	2300      	movs	r3, #0
 8000de4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000de6:	2300      	movs	r3, #0
 8000de8:	61fb      	str	r3, [r7, #28]
 8000dea:	e165      	b.n	80010b8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000dec:	2201      	movs	r2, #1
 8000dee:	69fb      	ldr	r3, [r7, #28]
 8000df0:	fa02 f303 	lsl.w	r3, r2, r3
 8000df4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	697a      	ldr	r2, [r7, #20]
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e00:	693a      	ldr	r2, [r7, #16]
 8000e02:	697b      	ldr	r3, [r7, #20]
 8000e04:	429a      	cmp	r2, r3
 8000e06:	f040 8154 	bne.w	80010b2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	685b      	ldr	r3, [r3, #4]
 8000e0e:	f003 0303 	and.w	r3, r3, #3
 8000e12:	2b01      	cmp	r3, #1
 8000e14:	d005      	beq.n	8000e22 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e1e:	2b02      	cmp	r3, #2
 8000e20:	d130      	bne.n	8000e84 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	689b      	ldr	r3, [r3, #8]
 8000e26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e28:	69fb      	ldr	r3, [r7, #28]
 8000e2a:	005b      	lsls	r3, r3, #1
 8000e2c:	2203      	movs	r2, #3
 8000e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e32:	43db      	mvns	r3, r3
 8000e34:	69ba      	ldr	r2, [r7, #24]
 8000e36:	4013      	ands	r3, r2
 8000e38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	68da      	ldr	r2, [r3, #12]
 8000e3e:	69fb      	ldr	r3, [r7, #28]
 8000e40:	005b      	lsls	r3, r3, #1
 8000e42:	fa02 f303 	lsl.w	r3, r2, r3
 8000e46:	69ba      	ldr	r2, [r7, #24]
 8000e48:	4313      	orrs	r3, r2
 8000e4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	69ba      	ldr	r2, [r7, #24]
 8000e50:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e58:	2201      	movs	r2, #1
 8000e5a:	69fb      	ldr	r3, [r7, #28]
 8000e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e60:	43db      	mvns	r3, r3
 8000e62:	69ba      	ldr	r2, [r7, #24]
 8000e64:	4013      	ands	r3, r2
 8000e66:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	091b      	lsrs	r3, r3, #4
 8000e6e:	f003 0201 	and.w	r2, r3, #1
 8000e72:	69fb      	ldr	r3, [r7, #28]
 8000e74:	fa02 f303 	lsl.w	r3, r2, r3
 8000e78:	69ba      	ldr	r2, [r7, #24]
 8000e7a:	4313      	orrs	r3, r2
 8000e7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	69ba      	ldr	r2, [r7, #24]
 8000e82:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	f003 0303 	and.w	r3, r3, #3
 8000e8c:	2b03      	cmp	r3, #3
 8000e8e:	d017      	beq.n	8000ec0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	68db      	ldr	r3, [r3, #12]
 8000e94:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e96:	69fb      	ldr	r3, [r7, #28]
 8000e98:	005b      	lsls	r3, r3, #1
 8000e9a:	2203      	movs	r2, #3
 8000e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea0:	43db      	mvns	r3, r3
 8000ea2:	69ba      	ldr	r2, [r7, #24]
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	689a      	ldr	r2, [r3, #8]
 8000eac:	69fb      	ldr	r3, [r7, #28]
 8000eae:	005b      	lsls	r3, r3, #1
 8000eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb4:	69ba      	ldr	r2, [r7, #24]
 8000eb6:	4313      	orrs	r3, r2
 8000eb8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	69ba      	ldr	r2, [r7, #24]
 8000ebe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	685b      	ldr	r3, [r3, #4]
 8000ec4:	f003 0303 	and.w	r3, r3, #3
 8000ec8:	2b02      	cmp	r3, #2
 8000eca:	d123      	bne.n	8000f14 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ecc:	69fb      	ldr	r3, [r7, #28]
 8000ece:	08da      	lsrs	r2, r3, #3
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	3208      	adds	r2, #8
 8000ed4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ed8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000eda:	69fb      	ldr	r3, [r7, #28]
 8000edc:	f003 0307 	and.w	r3, r3, #7
 8000ee0:	009b      	lsls	r3, r3, #2
 8000ee2:	220f      	movs	r2, #15
 8000ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee8:	43db      	mvns	r3, r3
 8000eea:	69ba      	ldr	r2, [r7, #24]
 8000eec:	4013      	ands	r3, r2
 8000eee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	691a      	ldr	r2, [r3, #16]
 8000ef4:	69fb      	ldr	r3, [r7, #28]
 8000ef6:	f003 0307 	and.w	r3, r3, #7
 8000efa:	009b      	lsls	r3, r3, #2
 8000efc:	fa02 f303 	lsl.w	r3, r2, r3
 8000f00:	69ba      	ldr	r2, [r7, #24]
 8000f02:	4313      	orrs	r3, r2
 8000f04:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f06:	69fb      	ldr	r3, [r7, #28]
 8000f08:	08da      	lsrs	r2, r3, #3
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	3208      	adds	r2, #8
 8000f0e:	69b9      	ldr	r1, [r7, #24]
 8000f10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f1a:	69fb      	ldr	r3, [r7, #28]
 8000f1c:	005b      	lsls	r3, r3, #1
 8000f1e:	2203      	movs	r2, #3
 8000f20:	fa02 f303 	lsl.w	r3, r2, r3
 8000f24:	43db      	mvns	r3, r3
 8000f26:	69ba      	ldr	r2, [r7, #24]
 8000f28:	4013      	ands	r3, r2
 8000f2a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	f003 0203 	and.w	r2, r3, #3
 8000f34:	69fb      	ldr	r3, [r7, #28]
 8000f36:	005b      	lsls	r3, r3, #1
 8000f38:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3c:	69ba      	ldr	r2, [r7, #24]
 8000f3e:	4313      	orrs	r3, r2
 8000f40:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	69ba      	ldr	r2, [r7, #24]
 8000f46:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	f000 80ae 	beq.w	80010b2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f56:	2300      	movs	r3, #0
 8000f58:	60fb      	str	r3, [r7, #12]
 8000f5a:	4b5d      	ldr	r3, [pc, #372]	; (80010d0 <HAL_GPIO_Init+0x300>)
 8000f5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f5e:	4a5c      	ldr	r2, [pc, #368]	; (80010d0 <HAL_GPIO_Init+0x300>)
 8000f60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f64:	6453      	str	r3, [r2, #68]	; 0x44
 8000f66:	4b5a      	ldr	r3, [pc, #360]	; (80010d0 <HAL_GPIO_Init+0x300>)
 8000f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f6e:	60fb      	str	r3, [r7, #12]
 8000f70:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f72:	4a58      	ldr	r2, [pc, #352]	; (80010d4 <HAL_GPIO_Init+0x304>)
 8000f74:	69fb      	ldr	r3, [r7, #28]
 8000f76:	089b      	lsrs	r3, r3, #2
 8000f78:	3302      	adds	r3, #2
 8000f7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f80:	69fb      	ldr	r3, [r7, #28]
 8000f82:	f003 0303 	and.w	r3, r3, #3
 8000f86:	009b      	lsls	r3, r3, #2
 8000f88:	220f      	movs	r2, #15
 8000f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8e:	43db      	mvns	r3, r3
 8000f90:	69ba      	ldr	r2, [r7, #24]
 8000f92:	4013      	ands	r3, r2
 8000f94:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	4a4f      	ldr	r2, [pc, #316]	; (80010d8 <HAL_GPIO_Init+0x308>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d025      	beq.n	8000fea <HAL_GPIO_Init+0x21a>
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	4a4e      	ldr	r2, [pc, #312]	; (80010dc <HAL_GPIO_Init+0x30c>)
 8000fa2:	4293      	cmp	r3, r2
 8000fa4:	d01f      	beq.n	8000fe6 <HAL_GPIO_Init+0x216>
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	4a4d      	ldr	r2, [pc, #308]	; (80010e0 <HAL_GPIO_Init+0x310>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d019      	beq.n	8000fe2 <HAL_GPIO_Init+0x212>
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	4a4c      	ldr	r2, [pc, #304]	; (80010e4 <HAL_GPIO_Init+0x314>)
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d013      	beq.n	8000fde <HAL_GPIO_Init+0x20e>
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	4a4b      	ldr	r2, [pc, #300]	; (80010e8 <HAL_GPIO_Init+0x318>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d00d      	beq.n	8000fda <HAL_GPIO_Init+0x20a>
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	4a4a      	ldr	r2, [pc, #296]	; (80010ec <HAL_GPIO_Init+0x31c>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d007      	beq.n	8000fd6 <HAL_GPIO_Init+0x206>
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4a49      	ldr	r2, [pc, #292]	; (80010f0 <HAL_GPIO_Init+0x320>)
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	d101      	bne.n	8000fd2 <HAL_GPIO_Init+0x202>
 8000fce:	2306      	movs	r3, #6
 8000fd0:	e00c      	b.n	8000fec <HAL_GPIO_Init+0x21c>
 8000fd2:	2307      	movs	r3, #7
 8000fd4:	e00a      	b.n	8000fec <HAL_GPIO_Init+0x21c>
 8000fd6:	2305      	movs	r3, #5
 8000fd8:	e008      	b.n	8000fec <HAL_GPIO_Init+0x21c>
 8000fda:	2304      	movs	r3, #4
 8000fdc:	e006      	b.n	8000fec <HAL_GPIO_Init+0x21c>
 8000fde:	2303      	movs	r3, #3
 8000fe0:	e004      	b.n	8000fec <HAL_GPIO_Init+0x21c>
 8000fe2:	2302      	movs	r3, #2
 8000fe4:	e002      	b.n	8000fec <HAL_GPIO_Init+0x21c>
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	e000      	b.n	8000fec <HAL_GPIO_Init+0x21c>
 8000fea:	2300      	movs	r3, #0
 8000fec:	69fa      	ldr	r2, [r7, #28]
 8000fee:	f002 0203 	and.w	r2, r2, #3
 8000ff2:	0092      	lsls	r2, r2, #2
 8000ff4:	4093      	lsls	r3, r2
 8000ff6:	69ba      	ldr	r2, [r7, #24]
 8000ff8:	4313      	orrs	r3, r2
 8000ffa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000ffc:	4935      	ldr	r1, [pc, #212]	; (80010d4 <HAL_GPIO_Init+0x304>)
 8000ffe:	69fb      	ldr	r3, [r7, #28]
 8001000:	089b      	lsrs	r3, r3, #2
 8001002:	3302      	adds	r3, #2
 8001004:	69ba      	ldr	r2, [r7, #24]
 8001006:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800100a:	4b3a      	ldr	r3, [pc, #232]	; (80010f4 <HAL_GPIO_Init+0x324>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001010:	693b      	ldr	r3, [r7, #16]
 8001012:	43db      	mvns	r3, r3
 8001014:	69ba      	ldr	r2, [r7, #24]
 8001016:	4013      	ands	r3, r2
 8001018:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001022:	2b00      	cmp	r3, #0
 8001024:	d003      	beq.n	800102e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001026:	69ba      	ldr	r2, [r7, #24]
 8001028:	693b      	ldr	r3, [r7, #16]
 800102a:	4313      	orrs	r3, r2
 800102c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800102e:	4a31      	ldr	r2, [pc, #196]	; (80010f4 <HAL_GPIO_Init+0x324>)
 8001030:	69bb      	ldr	r3, [r7, #24]
 8001032:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001034:	4b2f      	ldr	r3, [pc, #188]	; (80010f4 <HAL_GPIO_Init+0x324>)
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800103a:	693b      	ldr	r3, [r7, #16]
 800103c:	43db      	mvns	r3, r3
 800103e:	69ba      	ldr	r2, [r7, #24]
 8001040:	4013      	ands	r3, r2
 8001042:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800104c:	2b00      	cmp	r3, #0
 800104e:	d003      	beq.n	8001058 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001050:	69ba      	ldr	r2, [r7, #24]
 8001052:	693b      	ldr	r3, [r7, #16]
 8001054:	4313      	orrs	r3, r2
 8001056:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001058:	4a26      	ldr	r2, [pc, #152]	; (80010f4 <HAL_GPIO_Init+0x324>)
 800105a:	69bb      	ldr	r3, [r7, #24]
 800105c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800105e:	4b25      	ldr	r3, [pc, #148]	; (80010f4 <HAL_GPIO_Init+0x324>)
 8001060:	689b      	ldr	r3, [r3, #8]
 8001062:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001064:	693b      	ldr	r3, [r7, #16]
 8001066:	43db      	mvns	r3, r3
 8001068:	69ba      	ldr	r2, [r7, #24]
 800106a:	4013      	ands	r3, r2
 800106c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001076:	2b00      	cmp	r3, #0
 8001078:	d003      	beq.n	8001082 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800107a:	69ba      	ldr	r2, [r7, #24]
 800107c:	693b      	ldr	r3, [r7, #16]
 800107e:	4313      	orrs	r3, r2
 8001080:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001082:	4a1c      	ldr	r2, [pc, #112]	; (80010f4 <HAL_GPIO_Init+0x324>)
 8001084:	69bb      	ldr	r3, [r7, #24]
 8001086:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001088:	4b1a      	ldr	r3, [pc, #104]	; (80010f4 <HAL_GPIO_Init+0x324>)
 800108a:	68db      	ldr	r3, [r3, #12]
 800108c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800108e:	693b      	ldr	r3, [r7, #16]
 8001090:	43db      	mvns	r3, r3
 8001092:	69ba      	ldr	r2, [r7, #24]
 8001094:	4013      	ands	r3, r2
 8001096:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d003      	beq.n	80010ac <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80010a4:	69ba      	ldr	r2, [r7, #24]
 80010a6:	693b      	ldr	r3, [r7, #16]
 80010a8:	4313      	orrs	r3, r2
 80010aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80010ac:	4a11      	ldr	r2, [pc, #68]	; (80010f4 <HAL_GPIO_Init+0x324>)
 80010ae:	69bb      	ldr	r3, [r7, #24]
 80010b0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010b2:	69fb      	ldr	r3, [r7, #28]
 80010b4:	3301      	adds	r3, #1
 80010b6:	61fb      	str	r3, [r7, #28]
 80010b8:	69fb      	ldr	r3, [r7, #28]
 80010ba:	2b0f      	cmp	r3, #15
 80010bc:	f67f ae96 	bls.w	8000dec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80010c0:	bf00      	nop
 80010c2:	bf00      	nop
 80010c4:	3724      	adds	r7, #36	; 0x24
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop
 80010d0:	40023800 	.word	0x40023800
 80010d4:	40013800 	.word	0x40013800
 80010d8:	40020000 	.word	0x40020000
 80010dc:	40020400 	.word	0x40020400
 80010e0:	40020800 	.word	0x40020800
 80010e4:	40020c00 	.word	0x40020c00
 80010e8:	40021000 	.word	0x40021000
 80010ec:	40021400 	.word	0x40021400
 80010f0:	40021800 	.word	0x40021800
 80010f4:	40013c00 	.word	0x40013c00

080010f8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80010fe:	2300      	movs	r3, #0
 8001100:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001102:	2300      	movs	r3, #0
 8001104:	603b      	str	r3, [r7, #0]
 8001106:	4b20      	ldr	r3, [pc, #128]	; (8001188 <HAL_PWREx_EnableOverDrive+0x90>)
 8001108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800110a:	4a1f      	ldr	r2, [pc, #124]	; (8001188 <HAL_PWREx_EnableOverDrive+0x90>)
 800110c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001110:	6413      	str	r3, [r2, #64]	; 0x40
 8001112:	4b1d      	ldr	r3, [pc, #116]	; (8001188 <HAL_PWREx_EnableOverDrive+0x90>)
 8001114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001116:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800111a:	603b      	str	r3, [r7, #0]
 800111c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800111e:	4b1b      	ldr	r3, [pc, #108]	; (800118c <HAL_PWREx_EnableOverDrive+0x94>)
 8001120:	2201      	movs	r2, #1
 8001122:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001124:	f7ff fca4 	bl	8000a70 <HAL_GetTick>
 8001128:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800112a:	e009      	b.n	8001140 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800112c:	f7ff fca0 	bl	8000a70 <HAL_GetTick>
 8001130:	4602      	mov	r2, r0
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	1ad3      	subs	r3, r2, r3
 8001136:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800113a:	d901      	bls.n	8001140 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800113c:	2303      	movs	r3, #3
 800113e:	e01f      	b.n	8001180 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001140:	4b13      	ldr	r3, [pc, #76]	; (8001190 <HAL_PWREx_EnableOverDrive+0x98>)
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001148:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800114c:	d1ee      	bne.n	800112c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800114e:	4b11      	ldr	r3, [pc, #68]	; (8001194 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001150:	2201      	movs	r2, #1
 8001152:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001154:	f7ff fc8c 	bl	8000a70 <HAL_GetTick>
 8001158:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800115a:	e009      	b.n	8001170 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800115c:	f7ff fc88 	bl	8000a70 <HAL_GetTick>
 8001160:	4602      	mov	r2, r0
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	1ad3      	subs	r3, r2, r3
 8001166:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800116a:	d901      	bls.n	8001170 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800116c:	2303      	movs	r3, #3
 800116e:	e007      	b.n	8001180 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001170:	4b07      	ldr	r3, [pc, #28]	; (8001190 <HAL_PWREx_EnableOverDrive+0x98>)
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001178:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800117c:	d1ee      	bne.n	800115c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800117e:	2300      	movs	r3, #0
}
 8001180:	4618      	mov	r0, r3
 8001182:	3708      	adds	r7, #8
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	40023800 	.word	0x40023800
 800118c:	420e0040 	.word	0x420e0040
 8001190:	40007000 	.word	0x40007000
 8001194:	420e0044 	.word	0x420e0044

08001198 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b084      	sub	sp, #16
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
 80011a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d101      	bne.n	80011ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80011a8:	2301      	movs	r3, #1
 80011aa:	e0cc      	b.n	8001346 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80011ac:	4b68      	ldr	r3, [pc, #416]	; (8001350 <HAL_RCC_ClockConfig+0x1b8>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f003 030f 	and.w	r3, r3, #15
 80011b4:	683a      	ldr	r2, [r7, #0]
 80011b6:	429a      	cmp	r2, r3
 80011b8:	d90c      	bls.n	80011d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011ba:	4b65      	ldr	r3, [pc, #404]	; (8001350 <HAL_RCC_ClockConfig+0x1b8>)
 80011bc:	683a      	ldr	r2, [r7, #0]
 80011be:	b2d2      	uxtb	r2, r2
 80011c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80011c2:	4b63      	ldr	r3, [pc, #396]	; (8001350 <HAL_RCC_ClockConfig+0x1b8>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f003 030f 	and.w	r3, r3, #15
 80011ca:	683a      	ldr	r2, [r7, #0]
 80011cc:	429a      	cmp	r2, r3
 80011ce:	d001      	beq.n	80011d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80011d0:	2301      	movs	r3, #1
 80011d2:	e0b8      	b.n	8001346 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f003 0302 	and.w	r3, r3, #2
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d020      	beq.n	8001222 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f003 0304 	and.w	r3, r3, #4
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d005      	beq.n	80011f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80011ec:	4b59      	ldr	r3, [pc, #356]	; (8001354 <HAL_RCC_ClockConfig+0x1bc>)
 80011ee:	689b      	ldr	r3, [r3, #8]
 80011f0:	4a58      	ldr	r2, [pc, #352]	; (8001354 <HAL_RCC_ClockConfig+0x1bc>)
 80011f2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80011f6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f003 0308 	and.w	r3, r3, #8
 8001200:	2b00      	cmp	r3, #0
 8001202:	d005      	beq.n	8001210 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001204:	4b53      	ldr	r3, [pc, #332]	; (8001354 <HAL_RCC_ClockConfig+0x1bc>)
 8001206:	689b      	ldr	r3, [r3, #8]
 8001208:	4a52      	ldr	r2, [pc, #328]	; (8001354 <HAL_RCC_ClockConfig+0x1bc>)
 800120a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800120e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001210:	4b50      	ldr	r3, [pc, #320]	; (8001354 <HAL_RCC_ClockConfig+0x1bc>)
 8001212:	689b      	ldr	r3, [r3, #8]
 8001214:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	689b      	ldr	r3, [r3, #8]
 800121c:	494d      	ldr	r1, [pc, #308]	; (8001354 <HAL_RCC_ClockConfig+0x1bc>)
 800121e:	4313      	orrs	r3, r2
 8001220:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f003 0301 	and.w	r3, r3, #1
 800122a:	2b00      	cmp	r3, #0
 800122c:	d044      	beq.n	80012b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	2b01      	cmp	r3, #1
 8001234:	d107      	bne.n	8001246 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001236:	4b47      	ldr	r3, [pc, #284]	; (8001354 <HAL_RCC_ClockConfig+0x1bc>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800123e:	2b00      	cmp	r3, #0
 8001240:	d119      	bne.n	8001276 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001242:	2301      	movs	r3, #1
 8001244:	e07f      	b.n	8001346 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	2b02      	cmp	r3, #2
 800124c:	d003      	beq.n	8001256 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001252:	2b03      	cmp	r3, #3
 8001254:	d107      	bne.n	8001266 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001256:	4b3f      	ldr	r3, [pc, #252]	; (8001354 <HAL_RCC_ClockConfig+0x1bc>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800125e:	2b00      	cmp	r3, #0
 8001260:	d109      	bne.n	8001276 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001262:	2301      	movs	r3, #1
 8001264:	e06f      	b.n	8001346 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001266:	4b3b      	ldr	r3, [pc, #236]	; (8001354 <HAL_RCC_ClockConfig+0x1bc>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f003 0302 	and.w	r3, r3, #2
 800126e:	2b00      	cmp	r3, #0
 8001270:	d101      	bne.n	8001276 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001272:	2301      	movs	r3, #1
 8001274:	e067      	b.n	8001346 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001276:	4b37      	ldr	r3, [pc, #220]	; (8001354 <HAL_RCC_ClockConfig+0x1bc>)
 8001278:	689b      	ldr	r3, [r3, #8]
 800127a:	f023 0203 	bic.w	r2, r3, #3
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	4934      	ldr	r1, [pc, #208]	; (8001354 <HAL_RCC_ClockConfig+0x1bc>)
 8001284:	4313      	orrs	r3, r2
 8001286:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001288:	f7ff fbf2 	bl	8000a70 <HAL_GetTick>
 800128c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800128e:	e00a      	b.n	80012a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001290:	f7ff fbee 	bl	8000a70 <HAL_GetTick>
 8001294:	4602      	mov	r2, r0
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	1ad3      	subs	r3, r2, r3
 800129a:	f241 3288 	movw	r2, #5000	; 0x1388
 800129e:	4293      	cmp	r3, r2
 80012a0:	d901      	bls.n	80012a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80012a2:	2303      	movs	r3, #3
 80012a4:	e04f      	b.n	8001346 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012a6:	4b2b      	ldr	r3, [pc, #172]	; (8001354 <HAL_RCC_ClockConfig+0x1bc>)
 80012a8:	689b      	ldr	r3, [r3, #8]
 80012aa:	f003 020c 	and.w	r2, r3, #12
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	009b      	lsls	r3, r3, #2
 80012b4:	429a      	cmp	r2, r3
 80012b6:	d1eb      	bne.n	8001290 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80012b8:	4b25      	ldr	r3, [pc, #148]	; (8001350 <HAL_RCC_ClockConfig+0x1b8>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f003 030f 	and.w	r3, r3, #15
 80012c0:	683a      	ldr	r2, [r7, #0]
 80012c2:	429a      	cmp	r2, r3
 80012c4:	d20c      	bcs.n	80012e0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012c6:	4b22      	ldr	r3, [pc, #136]	; (8001350 <HAL_RCC_ClockConfig+0x1b8>)
 80012c8:	683a      	ldr	r2, [r7, #0]
 80012ca:	b2d2      	uxtb	r2, r2
 80012cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012ce:	4b20      	ldr	r3, [pc, #128]	; (8001350 <HAL_RCC_ClockConfig+0x1b8>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f003 030f 	and.w	r3, r3, #15
 80012d6:	683a      	ldr	r2, [r7, #0]
 80012d8:	429a      	cmp	r2, r3
 80012da:	d001      	beq.n	80012e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80012dc:	2301      	movs	r3, #1
 80012de:	e032      	b.n	8001346 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f003 0304 	and.w	r3, r3, #4
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d008      	beq.n	80012fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80012ec:	4b19      	ldr	r3, [pc, #100]	; (8001354 <HAL_RCC_ClockConfig+0x1bc>)
 80012ee:	689b      	ldr	r3, [r3, #8]
 80012f0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	68db      	ldr	r3, [r3, #12]
 80012f8:	4916      	ldr	r1, [pc, #88]	; (8001354 <HAL_RCC_ClockConfig+0x1bc>)
 80012fa:	4313      	orrs	r3, r2
 80012fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f003 0308 	and.w	r3, r3, #8
 8001306:	2b00      	cmp	r3, #0
 8001308:	d009      	beq.n	800131e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800130a:	4b12      	ldr	r3, [pc, #72]	; (8001354 <HAL_RCC_ClockConfig+0x1bc>)
 800130c:	689b      	ldr	r3, [r3, #8]
 800130e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	691b      	ldr	r3, [r3, #16]
 8001316:	00db      	lsls	r3, r3, #3
 8001318:	490e      	ldr	r1, [pc, #56]	; (8001354 <HAL_RCC_ClockConfig+0x1bc>)
 800131a:	4313      	orrs	r3, r2
 800131c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800131e:	f000 f855 	bl	80013cc <HAL_RCC_GetSysClockFreq>
 8001322:	4602      	mov	r2, r0
 8001324:	4b0b      	ldr	r3, [pc, #44]	; (8001354 <HAL_RCC_ClockConfig+0x1bc>)
 8001326:	689b      	ldr	r3, [r3, #8]
 8001328:	091b      	lsrs	r3, r3, #4
 800132a:	f003 030f 	and.w	r3, r3, #15
 800132e:	490a      	ldr	r1, [pc, #40]	; (8001358 <HAL_RCC_ClockConfig+0x1c0>)
 8001330:	5ccb      	ldrb	r3, [r1, r3]
 8001332:	fa22 f303 	lsr.w	r3, r2, r3
 8001336:	4a09      	ldr	r2, [pc, #36]	; (800135c <HAL_RCC_ClockConfig+0x1c4>)
 8001338:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800133a:	4b09      	ldr	r3, [pc, #36]	; (8001360 <HAL_RCC_ClockConfig+0x1c8>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4618      	mov	r0, r3
 8001340:	f7ff fb52 	bl	80009e8 <HAL_InitTick>

  return HAL_OK;
 8001344:	2300      	movs	r3, #0
}
 8001346:	4618      	mov	r0, r3
 8001348:	3710      	adds	r7, #16
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	40023c00 	.word	0x40023c00
 8001354:	40023800 	.word	0x40023800
 8001358:	080032fc 	.word	0x080032fc
 800135c:	20000000 	.word	0x20000000
 8001360:	20000004 	.word	0x20000004

08001364 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001368:	4b03      	ldr	r3, [pc, #12]	; (8001378 <HAL_RCC_GetHCLKFreq+0x14>)
 800136a:	681b      	ldr	r3, [r3, #0]
}
 800136c:	4618      	mov	r0, r3
 800136e:	46bd      	mov	sp, r7
 8001370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001374:	4770      	bx	lr
 8001376:	bf00      	nop
 8001378:	20000000 	.word	0x20000000

0800137c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001380:	f7ff fff0 	bl	8001364 <HAL_RCC_GetHCLKFreq>
 8001384:	4602      	mov	r2, r0
 8001386:	4b05      	ldr	r3, [pc, #20]	; (800139c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001388:	689b      	ldr	r3, [r3, #8]
 800138a:	0a9b      	lsrs	r3, r3, #10
 800138c:	f003 0307 	and.w	r3, r3, #7
 8001390:	4903      	ldr	r1, [pc, #12]	; (80013a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001392:	5ccb      	ldrb	r3, [r1, r3]
 8001394:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001398:	4618      	mov	r0, r3
 800139a:	bd80      	pop	{r7, pc}
 800139c:	40023800 	.word	0x40023800
 80013a0:	0800330c 	.word	0x0800330c

080013a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80013a8:	f7ff ffdc 	bl	8001364 <HAL_RCC_GetHCLKFreq>
 80013ac:	4602      	mov	r2, r0
 80013ae:	4b05      	ldr	r3, [pc, #20]	; (80013c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	0b5b      	lsrs	r3, r3, #13
 80013b4:	f003 0307 	and.w	r3, r3, #7
 80013b8:	4903      	ldr	r1, [pc, #12]	; (80013c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80013ba:	5ccb      	ldrb	r3, [r1, r3]
 80013bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	40023800 	.word	0x40023800
 80013c8:	0800330c 	.word	0x0800330c

080013cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80013cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80013d0:	b088      	sub	sp, #32
 80013d2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80013d4:	2300      	movs	r3, #0
 80013d6:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 80013d8:	2300      	movs	r3, #0
 80013da:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 80013dc:	2300      	movs	r3, #0
 80013de:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 80013e0:	2300      	movs	r3, #0
 80013e2:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 80013e4:	2300      	movs	r3, #0
 80013e6:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80013e8:	4bce      	ldr	r3, [pc, #824]	; (8001724 <HAL_RCC_GetSysClockFreq+0x358>)
 80013ea:	689b      	ldr	r3, [r3, #8]
 80013ec:	f003 030c 	and.w	r3, r3, #12
 80013f0:	2b0c      	cmp	r3, #12
 80013f2:	f200 818d 	bhi.w	8001710 <HAL_RCC_GetSysClockFreq+0x344>
 80013f6:	a201      	add	r2, pc, #4	; (adr r2, 80013fc <HAL_RCC_GetSysClockFreq+0x30>)
 80013f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013fc:	08001431 	.word	0x08001431
 8001400:	08001711 	.word	0x08001711
 8001404:	08001711 	.word	0x08001711
 8001408:	08001711 	.word	0x08001711
 800140c:	08001437 	.word	0x08001437
 8001410:	08001711 	.word	0x08001711
 8001414:	08001711 	.word	0x08001711
 8001418:	08001711 	.word	0x08001711
 800141c:	0800143d 	.word	0x0800143d
 8001420:	08001711 	.word	0x08001711
 8001424:	08001711 	.word	0x08001711
 8001428:	08001711 	.word	0x08001711
 800142c:	080015b1 	.word	0x080015b1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001430:	4bbd      	ldr	r3, [pc, #756]	; (8001728 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001432:	61bb      	str	r3, [r7, #24]
       break;
 8001434:	e16f      	b.n	8001716 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001436:	4bbd      	ldr	r3, [pc, #756]	; (800172c <HAL_RCC_GetSysClockFreq+0x360>)
 8001438:	61bb      	str	r3, [r7, #24]
      break;
 800143a:	e16c      	b.n	8001716 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800143c:	4bb9      	ldr	r3, [pc, #740]	; (8001724 <HAL_RCC_GetSysClockFreq+0x358>)
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001444:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001446:	4bb7      	ldr	r3, [pc, #732]	; (8001724 <HAL_RCC_GetSysClockFreq+0x358>)
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800144e:	2b00      	cmp	r3, #0
 8001450:	d053      	beq.n	80014fa <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001452:	4bb4      	ldr	r3, [pc, #720]	; (8001724 <HAL_RCC_GetSysClockFreq+0x358>)
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	099b      	lsrs	r3, r3, #6
 8001458:	461a      	mov	r2, r3
 800145a:	f04f 0300 	mov.w	r3, #0
 800145e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001462:	f04f 0100 	mov.w	r1, #0
 8001466:	ea02 0400 	and.w	r4, r2, r0
 800146a:	603c      	str	r4, [r7, #0]
 800146c:	400b      	ands	r3, r1
 800146e:	607b      	str	r3, [r7, #4]
 8001470:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001474:	4620      	mov	r0, r4
 8001476:	4629      	mov	r1, r5
 8001478:	f04f 0200 	mov.w	r2, #0
 800147c:	f04f 0300 	mov.w	r3, #0
 8001480:	014b      	lsls	r3, r1, #5
 8001482:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001486:	0142      	lsls	r2, r0, #5
 8001488:	4610      	mov	r0, r2
 800148a:	4619      	mov	r1, r3
 800148c:	4623      	mov	r3, r4
 800148e:	1ac0      	subs	r0, r0, r3
 8001490:	462b      	mov	r3, r5
 8001492:	eb61 0103 	sbc.w	r1, r1, r3
 8001496:	f04f 0200 	mov.w	r2, #0
 800149a:	f04f 0300 	mov.w	r3, #0
 800149e:	018b      	lsls	r3, r1, #6
 80014a0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80014a4:	0182      	lsls	r2, r0, #6
 80014a6:	1a12      	subs	r2, r2, r0
 80014a8:	eb63 0301 	sbc.w	r3, r3, r1
 80014ac:	f04f 0000 	mov.w	r0, #0
 80014b0:	f04f 0100 	mov.w	r1, #0
 80014b4:	00d9      	lsls	r1, r3, #3
 80014b6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80014ba:	00d0      	lsls	r0, r2, #3
 80014bc:	4602      	mov	r2, r0
 80014be:	460b      	mov	r3, r1
 80014c0:	4621      	mov	r1, r4
 80014c2:	1852      	adds	r2, r2, r1
 80014c4:	4629      	mov	r1, r5
 80014c6:	eb43 0101 	adc.w	r1, r3, r1
 80014ca:	460b      	mov	r3, r1
 80014cc:	f04f 0000 	mov.w	r0, #0
 80014d0:	f04f 0100 	mov.w	r1, #0
 80014d4:	0259      	lsls	r1, r3, #9
 80014d6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80014da:	0250      	lsls	r0, r2, #9
 80014dc:	4602      	mov	r2, r0
 80014de:	460b      	mov	r3, r1
 80014e0:	4610      	mov	r0, r2
 80014e2:	4619      	mov	r1, r3
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	461a      	mov	r2, r3
 80014e8:	f04f 0300 	mov.w	r3, #0
 80014ec:	f7fe fee8 	bl	80002c0 <__aeabi_uldivmod>
 80014f0:	4602      	mov	r2, r0
 80014f2:	460b      	mov	r3, r1
 80014f4:	4613      	mov	r3, r2
 80014f6:	61fb      	str	r3, [r7, #28]
 80014f8:	e04c      	b.n	8001594 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014fa:	4b8a      	ldr	r3, [pc, #552]	; (8001724 <HAL_RCC_GetSysClockFreq+0x358>)
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	099b      	lsrs	r3, r3, #6
 8001500:	461a      	mov	r2, r3
 8001502:	f04f 0300 	mov.w	r3, #0
 8001506:	f240 10ff 	movw	r0, #511	; 0x1ff
 800150a:	f04f 0100 	mov.w	r1, #0
 800150e:	ea02 0a00 	and.w	sl, r2, r0
 8001512:	ea03 0b01 	and.w	fp, r3, r1
 8001516:	4650      	mov	r0, sl
 8001518:	4659      	mov	r1, fp
 800151a:	f04f 0200 	mov.w	r2, #0
 800151e:	f04f 0300 	mov.w	r3, #0
 8001522:	014b      	lsls	r3, r1, #5
 8001524:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001528:	0142      	lsls	r2, r0, #5
 800152a:	4610      	mov	r0, r2
 800152c:	4619      	mov	r1, r3
 800152e:	ebb0 000a 	subs.w	r0, r0, sl
 8001532:	eb61 010b 	sbc.w	r1, r1, fp
 8001536:	f04f 0200 	mov.w	r2, #0
 800153a:	f04f 0300 	mov.w	r3, #0
 800153e:	018b      	lsls	r3, r1, #6
 8001540:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001544:	0182      	lsls	r2, r0, #6
 8001546:	1a12      	subs	r2, r2, r0
 8001548:	eb63 0301 	sbc.w	r3, r3, r1
 800154c:	f04f 0000 	mov.w	r0, #0
 8001550:	f04f 0100 	mov.w	r1, #0
 8001554:	00d9      	lsls	r1, r3, #3
 8001556:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800155a:	00d0      	lsls	r0, r2, #3
 800155c:	4602      	mov	r2, r0
 800155e:	460b      	mov	r3, r1
 8001560:	eb12 020a 	adds.w	r2, r2, sl
 8001564:	eb43 030b 	adc.w	r3, r3, fp
 8001568:	f04f 0000 	mov.w	r0, #0
 800156c:	f04f 0100 	mov.w	r1, #0
 8001570:	0299      	lsls	r1, r3, #10
 8001572:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001576:	0290      	lsls	r0, r2, #10
 8001578:	4602      	mov	r2, r0
 800157a:	460b      	mov	r3, r1
 800157c:	4610      	mov	r0, r2
 800157e:	4619      	mov	r1, r3
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	461a      	mov	r2, r3
 8001584:	f04f 0300 	mov.w	r3, #0
 8001588:	f7fe fe9a 	bl	80002c0 <__aeabi_uldivmod>
 800158c:	4602      	mov	r2, r0
 800158e:	460b      	mov	r3, r1
 8001590:	4613      	mov	r3, r2
 8001592:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001594:	4b63      	ldr	r3, [pc, #396]	; (8001724 <HAL_RCC_GetSysClockFreq+0x358>)
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	0c1b      	lsrs	r3, r3, #16
 800159a:	f003 0303 	and.w	r3, r3, #3
 800159e:	3301      	adds	r3, #1
 80015a0:	005b      	lsls	r3, r3, #1
 80015a2:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 80015a4:	69fa      	ldr	r2, [r7, #28]
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80015ac:	61bb      	str	r3, [r7, #24]
      break;
 80015ae:	e0b2      	b.n	8001716 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80015b0:	4b5c      	ldr	r3, [pc, #368]	; (8001724 <HAL_RCC_GetSysClockFreq+0x358>)
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80015b8:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80015ba:	4b5a      	ldr	r3, [pc, #360]	; (8001724 <HAL_RCC_GetSysClockFreq+0x358>)
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d04d      	beq.n	8001662 <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015c6:	4b57      	ldr	r3, [pc, #348]	; (8001724 <HAL_RCC_GetSysClockFreq+0x358>)
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	099b      	lsrs	r3, r3, #6
 80015cc:	461a      	mov	r2, r3
 80015ce:	f04f 0300 	mov.w	r3, #0
 80015d2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80015d6:	f04f 0100 	mov.w	r1, #0
 80015da:	ea02 0800 	and.w	r8, r2, r0
 80015de:	ea03 0901 	and.w	r9, r3, r1
 80015e2:	4640      	mov	r0, r8
 80015e4:	4649      	mov	r1, r9
 80015e6:	f04f 0200 	mov.w	r2, #0
 80015ea:	f04f 0300 	mov.w	r3, #0
 80015ee:	014b      	lsls	r3, r1, #5
 80015f0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80015f4:	0142      	lsls	r2, r0, #5
 80015f6:	4610      	mov	r0, r2
 80015f8:	4619      	mov	r1, r3
 80015fa:	ebb0 0008 	subs.w	r0, r0, r8
 80015fe:	eb61 0109 	sbc.w	r1, r1, r9
 8001602:	f04f 0200 	mov.w	r2, #0
 8001606:	f04f 0300 	mov.w	r3, #0
 800160a:	018b      	lsls	r3, r1, #6
 800160c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001610:	0182      	lsls	r2, r0, #6
 8001612:	1a12      	subs	r2, r2, r0
 8001614:	eb63 0301 	sbc.w	r3, r3, r1
 8001618:	f04f 0000 	mov.w	r0, #0
 800161c:	f04f 0100 	mov.w	r1, #0
 8001620:	00d9      	lsls	r1, r3, #3
 8001622:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001626:	00d0      	lsls	r0, r2, #3
 8001628:	4602      	mov	r2, r0
 800162a:	460b      	mov	r3, r1
 800162c:	eb12 0208 	adds.w	r2, r2, r8
 8001630:	eb43 0309 	adc.w	r3, r3, r9
 8001634:	f04f 0000 	mov.w	r0, #0
 8001638:	f04f 0100 	mov.w	r1, #0
 800163c:	0259      	lsls	r1, r3, #9
 800163e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001642:	0250      	lsls	r0, r2, #9
 8001644:	4602      	mov	r2, r0
 8001646:	460b      	mov	r3, r1
 8001648:	4610      	mov	r0, r2
 800164a:	4619      	mov	r1, r3
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	461a      	mov	r2, r3
 8001650:	f04f 0300 	mov.w	r3, #0
 8001654:	f7fe fe34 	bl	80002c0 <__aeabi_uldivmod>
 8001658:	4602      	mov	r2, r0
 800165a:	460b      	mov	r3, r1
 800165c:	4613      	mov	r3, r2
 800165e:	61fb      	str	r3, [r7, #28]
 8001660:	e04a      	b.n	80016f8 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001662:	4b30      	ldr	r3, [pc, #192]	; (8001724 <HAL_RCC_GetSysClockFreq+0x358>)
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	099b      	lsrs	r3, r3, #6
 8001668:	461a      	mov	r2, r3
 800166a:	f04f 0300 	mov.w	r3, #0
 800166e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001672:	f04f 0100 	mov.w	r1, #0
 8001676:	ea02 0400 	and.w	r4, r2, r0
 800167a:	ea03 0501 	and.w	r5, r3, r1
 800167e:	4620      	mov	r0, r4
 8001680:	4629      	mov	r1, r5
 8001682:	f04f 0200 	mov.w	r2, #0
 8001686:	f04f 0300 	mov.w	r3, #0
 800168a:	014b      	lsls	r3, r1, #5
 800168c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001690:	0142      	lsls	r2, r0, #5
 8001692:	4610      	mov	r0, r2
 8001694:	4619      	mov	r1, r3
 8001696:	1b00      	subs	r0, r0, r4
 8001698:	eb61 0105 	sbc.w	r1, r1, r5
 800169c:	f04f 0200 	mov.w	r2, #0
 80016a0:	f04f 0300 	mov.w	r3, #0
 80016a4:	018b      	lsls	r3, r1, #6
 80016a6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80016aa:	0182      	lsls	r2, r0, #6
 80016ac:	1a12      	subs	r2, r2, r0
 80016ae:	eb63 0301 	sbc.w	r3, r3, r1
 80016b2:	f04f 0000 	mov.w	r0, #0
 80016b6:	f04f 0100 	mov.w	r1, #0
 80016ba:	00d9      	lsls	r1, r3, #3
 80016bc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80016c0:	00d0      	lsls	r0, r2, #3
 80016c2:	4602      	mov	r2, r0
 80016c4:	460b      	mov	r3, r1
 80016c6:	1912      	adds	r2, r2, r4
 80016c8:	eb45 0303 	adc.w	r3, r5, r3
 80016cc:	f04f 0000 	mov.w	r0, #0
 80016d0:	f04f 0100 	mov.w	r1, #0
 80016d4:	0299      	lsls	r1, r3, #10
 80016d6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80016da:	0290      	lsls	r0, r2, #10
 80016dc:	4602      	mov	r2, r0
 80016de:	460b      	mov	r3, r1
 80016e0:	4610      	mov	r0, r2
 80016e2:	4619      	mov	r1, r3
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	461a      	mov	r2, r3
 80016e8:	f04f 0300 	mov.w	r3, #0
 80016ec:	f7fe fde8 	bl	80002c0 <__aeabi_uldivmod>
 80016f0:	4602      	mov	r2, r0
 80016f2:	460b      	mov	r3, r1
 80016f4:	4613      	mov	r3, r2
 80016f6:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80016f8:	4b0a      	ldr	r3, [pc, #40]	; (8001724 <HAL_RCC_GetSysClockFreq+0x358>)
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	0f1b      	lsrs	r3, r3, #28
 80016fe:	f003 0307 	and.w	r3, r3, #7
 8001702:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 8001704:	69fa      	ldr	r2, [r7, #28]
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	fbb2 f3f3 	udiv	r3, r2, r3
 800170c:	61bb      	str	r3, [r7, #24]
      break;
 800170e:	e002      	b.n	8001716 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001710:	4b05      	ldr	r3, [pc, #20]	; (8001728 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001712:	61bb      	str	r3, [r7, #24]
      break;
 8001714:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001716:	69bb      	ldr	r3, [r7, #24]
}
 8001718:	4618      	mov	r0, r3
 800171a:	3720      	adds	r7, #32
 800171c:	46bd      	mov	sp, r7
 800171e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001722:	bf00      	nop
 8001724:	40023800 	.word	0x40023800
 8001728:	00f42400 	.word	0x00f42400
 800172c:	007a1200 	.word	0x007a1200

08001730 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b086      	sub	sp, #24
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d101      	bne.n	8001742 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800173e:	2301      	movs	r3, #1
 8001740:	e28d      	b.n	8001c5e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f003 0301 	and.w	r3, r3, #1
 800174a:	2b00      	cmp	r3, #0
 800174c:	f000 8083 	beq.w	8001856 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001750:	4b94      	ldr	r3, [pc, #592]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 8001752:	689b      	ldr	r3, [r3, #8]
 8001754:	f003 030c 	and.w	r3, r3, #12
 8001758:	2b04      	cmp	r3, #4
 800175a:	d019      	beq.n	8001790 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800175c:	4b91      	ldr	r3, [pc, #580]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001764:	2b08      	cmp	r3, #8
 8001766:	d106      	bne.n	8001776 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001768:	4b8e      	ldr	r3, [pc, #568]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001770:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001774:	d00c      	beq.n	8001790 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001776:	4b8b      	ldr	r3, [pc, #556]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 8001778:	689b      	ldr	r3, [r3, #8]
 800177a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800177e:	2b0c      	cmp	r3, #12
 8001780:	d112      	bne.n	80017a8 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001782:	4b88      	ldr	r3, [pc, #544]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800178a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800178e:	d10b      	bne.n	80017a8 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001790:	4b84      	ldr	r3, [pc, #528]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001798:	2b00      	cmp	r3, #0
 800179a:	d05b      	beq.n	8001854 <HAL_RCC_OscConfig+0x124>
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d157      	bne.n	8001854 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80017a4:	2301      	movs	r3, #1
 80017a6:	e25a      	b.n	8001c5e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017b0:	d106      	bne.n	80017c0 <HAL_RCC_OscConfig+0x90>
 80017b2:	4b7c      	ldr	r3, [pc, #496]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	4a7b      	ldr	r2, [pc, #492]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 80017b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017bc:	6013      	str	r3, [r2, #0]
 80017be:	e01d      	b.n	80017fc <HAL_RCC_OscConfig+0xcc>
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80017c8:	d10c      	bne.n	80017e4 <HAL_RCC_OscConfig+0xb4>
 80017ca:	4b76      	ldr	r3, [pc, #472]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4a75      	ldr	r2, [pc, #468]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 80017d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017d4:	6013      	str	r3, [r2, #0]
 80017d6:	4b73      	ldr	r3, [pc, #460]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	4a72      	ldr	r2, [pc, #456]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 80017dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017e0:	6013      	str	r3, [r2, #0]
 80017e2:	e00b      	b.n	80017fc <HAL_RCC_OscConfig+0xcc>
 80017e4:	4b6f      	ldr	r3, [pc, #444]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4a6e      	ldr	r2, [pc, #440]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 80017ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017ee:	6013      	str	r3, [r2, #0]
 80017f0:	4b6c      	ldr	r3, [pc, #432]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a6b      	ldr	r2, [pc, #428]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 80017f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d013      	beq.n	800182c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001804:	f7ff f934 	bl	8000a70 <HAL_GetTick>
 8001808:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800180a:	e008      	b.n	800181e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800180c:	f7ff f930 	bl	8000a70 <HAL_GetTick>
 8001810:	4602      	mov	r2, r0
 8001812:	693b      	ldr	r3, [r7, #16]
 8001814:	1ad3      	subs	r3, r2, r3
 8001816:	2b64      	cmp	r3, #100	; 0x64
 8001818:	d901      	bls.n	800181e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800181a:	2303      	movs	r3, #3
 800181c:	e21f      	b.n	8001c5e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800181e:	4b61      	ldr	r3, [pc, #388]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001826:	2b00      	cmp	r3, #0
 8001828:	d0f0      	beq.n	800180c <HAL_RCC_OscConfig+0xdc>
 800182a:	e014      	b.n	8001856 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800182c:	f7ff f920 	bl	8000a70 <HAL_GetTick>
 8001830:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001832:	e008      	b.n	8001846 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001834:	f7ff f91c 	bl	8000a70 <HAL_GetTick>
 8001838:	4602      	mov	r2, r0
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	1ad3      	subs	r3, r2, r3
 800183e:	2b64      	cmp	r3, #100	; 0x64
 8001840:	d901      	bls.n	8001846 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001842:	2303      	movs	r3, #3
 8001844:	e20b      	b.n	8001c5e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001846:	4b57      	ldr	r3, [pc, #348]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800184e:	2b00      	cmp	r3, #0
 8001850:	d1f0      	bne.n	8001834 <HAL_RCC_OscConfig+0x104>
 8001852:	e000      	b.n	8001856 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001854:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f003 0302 	and.w	r3, r3, #2
 800185e:	2b00      	cmp	r3, #0
 8001860:	d06f      	beq.n	8001942 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001862:	4b50      	ldr	r3, [pc, #320]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 8001864:	689b      	ldr	r3, [r3, #8]
 8001866:	f003 030c 	and.w	r3, r3, #12
 800186a:	2b00      	cmp	r3, #0
 800186c:	d017      	beq.n	800189e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800186e:	4b4d      	ldr	r3, [pc, #308]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001876:	2b08      	cmp	r3, #8
 8001878:	d105      	bne.n	8001886 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800187a:	4b4a      	ldr	r3, [pc, #296]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001882:	2b00      	cmp	r3, #0
 8001884:	d00b      	beq.n	800189e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001886:	4b47      	ldr	r3, [pc, #284]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 8001888:	689b      	ldr	r3, [r3, #8]
 800188a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800188e:	2b0c      	cmp	r3, #12
 8001890:	d11c      	bne.n	80018cc <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001892:	4b44      	ldr	r3, [pc, #272]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800189a:	2b00      	cmp	r3, #0
 800189c:	d116      	bne.n	80018cc <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800189e:	4b41      	ldr	r3, [pc, #260]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f003 0302 	and.w	r3, r3, #2
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d005      	beq.n	80018b6 <HAL_RCC_OscConfig+0x186>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	68db      	ldr	r3, [r3, #12]
 80018ae:	2b01      	cmp	r3, #1
 80018b0:	d001      	beq.n	80018b6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
 80018b4:	e1d3      	b.n	8001c5e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018b6:	4b3b      	ldr	r3, [pc, #236]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	691b      	ldr	r3, [r3, #16]
 80018c2:	00db      	lsls	r3, r3, #3
 80018c4:	4937      	ldr	r1, [pc, #220]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 80018c6:	4313      	orrs	r3, r2
 80018c8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018ca:	e03a      	b.n	8001942 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	68db      	ldr	r3, [r3, #12]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d020      	beq.n	8001916 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018d4:	4b34      	ldr	r3, [pc, #208]	; (80019a8 <HAL_RCC_OscConfig+0x278>)
 80018d6:	2201      	movs	r2, #1
 80018d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018da:	f7ff f8c9 	bl	8000a70 <HAL_GetTick>
 80018de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018e0:	e008      	b.n	80018f4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80018e2:	f7ff f8c5 	bl	8000a70 <HAL_GetTick>
 80018e6:	4602      	mov	r2, r0
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	1ad3      	subs	r3, r2, r3
 80018ec:	2b02      	cmp	r3, #2
 80018ee:	d901      	bls.n	80018f4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80018f0:	2303      	movs	r3, #3
 80018f2:	e1b4      	b.n	8001c5e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018f4:	4b2b      	ldr	r3, [pc, #172]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f003 0302 	and.w	r3, r3, #2
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d0f0      	beq.n	80018e2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001900:	4b28      	ldr	r3, [pc, #160]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	691b      	ldr	r3, [r3, #16]
 800190c:	00db      	lsls	r3, r3, #3
 800190e:	4925      	ldr	r1, [pc, #148]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 8001910:	4313      	orrs	r3, r2
 8001912:	600b      	str	r3, [r1, #0]
 8001914:	e015      	b.n	8001942 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001916:	4b24      	ldr	r3, [pc, #144]	; (80019a8 <HAL_RCC_OscConfig+0x278>)
 8001918:	2200      	movs	r2, #0
 800191a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800191c:	f7ff f8a8 	bl	8000a70 <HAL_GetTick>
 8001920:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001922:	e008      	b.n	8001936 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001924:	f7ff f8a4 	bl	8000a70 <HAL_GetTick>
 8001928:	4602      	mov	r2, r0
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	1ad3      	subs	r3, r2, r3
 800192e:	2b02      	cmp	r3, #2
 8001930:	d901      	bls.n	8001936 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001932:	2303      	movs	r3, #3
 8001934:	e193      	b.n	8001c5e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001936:	4b1b      	ldr	r3, [pc, #108]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f003 0302 	and.w	r3, r3, #2
 800193e:	2b00      	cmp	r3, #0
 8001940:	d1f0      	bne.n	8001924 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f003 0308 	and.w	r3, r3, #8
 800194a:	2b00      	cmp	r3, #0
 800194c:	d036      	beq.n	80019bc <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	695b      	ldr	r3, [r3, #20]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d016      	beq.n	8001984 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001956:	4b15      	ldr	r3, [pc, #84]	; (80019ac <HAL_RCC_OscConfig+0x27c>)
 8001958:	2201      	movs	r2, #1
 800195a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800195c:	f7ff f888 	bl	8000a70 <HAL_GetTick>
 8001960:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001962:	e008      	b.n	8001976 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001964:	f7ff f884 	bl	8000a70 <HAL_GetTick>
 8001968:	4602      	mov	r2, r0
 800196a:	693b      	ldr	r3, [r7, #16]
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	2b02      	cmp	r3, #2
 8001970:	d901      	bls.n	8001976 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001972:	2303      	movs	r3, #3
 8001974:	e173      	b.n	8001c5e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001976:	4b0b      	ldr	r3, [pc, #44]	; (80019a4 <HAL_RCC_OscConfig+0x274>)
 8001978:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800197a:	f003 0302 	and.w	r3, r3, #2
 800197e:	2b00      	cmp	r3, #0
 8001980:	d0f0      	beq.n	8001964 <HAL_RCC_OscConfig+0x234>
 8001982:	e01b      	b.n	80019bc <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001984:	4b09      	ldr	r3, [pc, #36]	; (80019ac <HAL_RCC_OscConfig+0x27c>)
 8001986:	2200      	movs	r2, #0
 8001988:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800198a:	f7ff f871 	bl	8000a70 <HAL_GetTick>
 800198e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001990:	e00e      	b.n	80019b0 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001992:	f7ff f86d 	bl	8000a70 <HAL_GetTick>
 8001996:	4602      	mov	r2, r0
 8001998:	693b      	ldr	r3, [r7, #16]
 800199a:	1ad3      	subs	r3, r2, r3
 800199c:	2b02      	cmp	r3, #2
 800199e:	d907      	bls.n	80019b0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80019a0:	2303      	movs	r3, #3
 80019a2:	e15c      	b.n	8001c5e <HAL_RCC_OscConfig+0x52e>
 80019a4:	40023800 	.word	0x40023800
 80019a8:	42470000 	.word	0x42470000
 80019ac:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019b0:	4b8a      	ldr	r3, [pc, #552]	; (8001bdc <HAL_RCC_OscConfig+0x4ac>)
 80019b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80019b4:	f003 0302 	and.w	r3, r3, #2
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d1ea      	bne.n	8001992 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f003 0304 	and.w	r3, r3, #4
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	f000 8097 	beq.w	8001af8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019ca:	2300      	movs	r3, #0
 80019cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019ce:	4b83      	ldr	r3, [pc, #524]	; (8001bdc <HAL_RCC_OscConfig+0x4ac>)
 80019d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d10f      	bne.n	80019fa <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019da:	2300      	movs	r3, #0
 80019dc:	60bb      	str	r3, [r7, #8]
 80019de:	4b7f      	ldr	r3, [pc, #508]	; (8001bdc <HAL_RCC_OscConfig+0x4ac>)
 80019e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e2:	4a7e      	ldr	r2, [pc, #504]	; (8001bdc <HAL_RCC_OscConfig+0x4ac>)
 80019e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019e8:	6413      	str	r3, [r2, #64]	; 0x40
 80019ea:	4b7c      	ldr	r3, [pc, #496]	; (8001bdc <HAL_RCC_OscConfig+0x4ac>)
 80019ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019f2:	60bb      	str	r3, [r7, #8]
 80019f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019f6:	2301      	movs	r3, #1
 80019f8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019fa:	4b79      	ldr	r3, [pc, #484]	; (8001be0 <HAL_RCC_OscConfig+0x4b0>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d118      	bne.n	8001a38 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a06:	4b76      	ldr	r3, [pc, #472]	; (8001be0 <HAL_RCC_OscConfig+0x4b0>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a75      	ldr	r2, [pc, #468]	; (8001be0 <HAL_RCC_OscConfig+0x4b0>)
 8001a0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a12:	f7ff f82d 	bl	8000a70 <HAL_GetTick>
 8001a16:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a18:	e008      	b.n	8001a2c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a1a:	f7ff f829 	bl	8000a70 <HAL_GetTick>
 8001a1e:	4602      	mov	r2, r0
 8001a20:	693b      	ldr	r3, [r7, #16]
 8001a22:	1ad3      	subs	r3, r2, r3
 8001a24:	2b02      	cmp	r3, #2
 8001a26:	d901      	bls.n	8001a2c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001a28:	2303      	movs	r3, #3
 8001a2a:	e118      	b.n	8001c5e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a2c:	4b6c      	ldr	r3, [pc, #432]	; (8001be0 <HAL_RCC_OscConfig+0x4b0>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d0f0      	beq.n	8001a1a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	689b      	ldr	r3, [r3, #8]
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d106      	bne.n	8001a4e <HAL_RCC_OscConfig+0x31e>
 8001a40:	4b66      	ldr	r3, [pc, #408]	; (8001bdc <HAL_RCC_OscConfig+0x4ac>)
 8001a42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a44:	4a65      	ldr	r2, [pc, #404]	; (8001bdc <HAL_RCC_OscConfig+0x4ac>)
 8001a46:	f043 0301 	orr.w	r3, r3, #1
 8001a4a:	6713      	str	r3, [r2, #112]	; 0x70
 8001a4c:	e01c      	b.n	8001a88 <HAL_RCC_OscConfig+0x358>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	689b      	ldr	r3, [r3, #8]
 8001a52:	2b05      	cmp	r3, #5
 8001a54:	d10c      	bne.n	8001a70 <HAL_RCC_OscConfig+0x340>
 8001a56:	4b61      	ldr	r3, [pc, #388]	; (8001bdc <HAL_RCC_OscConfig+0x4ac>)
 8001a58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a5a:	4a60      	ldr	r2, [pc, #384]	; (8001bdc <HAL_RCC_OscConfig+0x4ac>)
 8001a5c:	f043 0304 	orr.w	r3, r3, #4
 8001a60:	6713      	str	r3, [r2, #112]	; 0x70
 8001a62:	4b5e      	ldr	r3, [pc, #376]	; (8001bdc <HAL_RCC_OscConfig+0x4ac>)
 8001a64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a66:	4a5d      	ldr	r2, [pc, #372]	; (8001bdc <HAL_RCC_OscConfig+0x4ac>)
 8001a68:	f043 0301 	orr.w	r3, r3, #1
 8001a6c:	6713      	str	r3, [r2, #112]	; 0x70
 8001a6e:	e00b      	b.n	8001a88 <HAL_RCC_OscConfig+0x358>
 8001a70:	4b5a      	ldr	r3, [pc, #360]	; (8001bdc <HAL_RCC_OscConfig+0x4ac>)
 8001a72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a74:	4a59      	ldr	r2, [pc, #356]	; (8001bdc <HAL_RCC_OscConfig+0x4ac>)
 8001a76:	f023 0301 	bic.w	r3, r3, #1
 8001a7a:	6713      	str	r3, [r2, #112]	; 0x70
 8001a7c:	4b57      	ldr	r3, [pc, #348]	; (8001bdc <HAL_RCC_OscConfig+0x4ac>)
 8001a7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a80:	4a56      	ldr	r2, [pc, #344]	; (8001bdc <HAL_RCC_OscConfig+0x4ac>)
 8001a82:	f023 0304 	bic.w	r3, r3, #4
 8001a86:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d015      	beq.n	8001abc <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a90:	f7fe ffee 	bl	8000a70 <HAL_GetTick>
 8001a94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a96:	e00a      	b.n	8001aae <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a98:	f7fe ffea 	bl	8000a70 <HAL_GetTick>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	693b      	ldr	r3, [r7, #16]
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d901      	bls.n	8001aae <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	e0d7      	b.n	8001c5e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001aae:	4b4b      	ldr	r3, [pc, #300]	; (8001bdc <HAL_RCC_OscConfig+0x4ac>)
 8001ab0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ab2:	f003 0302 	and.w	r3, r3, #2
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d0ee      	beq.n	8001a98 <HAL_RCC_OscConfig+0x368>
 8001aba:	e014      	b.n	8001ae6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001abc:	f7fe ffd8 	bl	8000a70 <HAL_GetTick>
 8001ac0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ac2:	e00a      	b.n	8001ada <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ac4:	f7fe ffd4 	bl	8000a70 <HAL_GetTick>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	1ad3      	subs	r3, r2, r3
 8001ace:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d901      	bls.n	8001ada <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	e0c1      	b.n	8001c5e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ada:	4b40      	ldr	r3, [pc, #256]	; (8001bdc <HAL_RCC_OscConfig+0x4ac>)
 8001adc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ade:	f003 0302 	and.w	r3, r3, #2
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d1ee      	bne.n	8001ac4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001ae6:	7dfb      	ldrb	r3, [r7, #23]
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	d105      	bne.n	8001af8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001aec:	4b3b      	ldr	r3, [pc, #236]	; (8001bdc <HAL_RCC_OscConfig+0x4ac>)
 8001aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af0:	4a3a      	ldr	r2, [pc, #232]	; (8001bdc <HAL_RCC_OscConfig+0x4ac>)
 8001af2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001af6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	699b      	ldr	r3, [r3, #24]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	f000 80ad 	beq.w	8001c5c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001b02:	4b36      	ldr	r3, [pc, #216]	; (8001bdc <HAL_RCC_OscConfig+0x4ac>)
 8001b04:	689b      	ldr	r3, [r3, #8]
 8001b06:	f003 030c 	and.w	r3, r3, #12
 8001b0a:	2b08      	cmp	r3, #8
 8001b0c:	d060      	beq.n	8001bd0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	699b      	ldr	r3, [r3, #24]
 8001b12:	2b02      	cmp	r3, #2
 8001b14:	d145      	bne.n	8001ba2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b16:	4b33      	ldr	r3, [pc, #204]	; (8001be4 <HAL_RCC_OscConfig+0x4b4>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b1c:	f7fe ffa8 	bl	8000a70 <HAL_GetTick>
 8001b20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b22:	e008      	b.n	8001b36 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b24:	f7fe ffa4 	bl	8000a70 <HAL_GetTick>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	2b02      	cmp	r3, #2
 8001b30:	d901      	bls.n	8001b36 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001b32:	2303      	movs	r3, #3
 8001b34:	e093      	b.n	8001c5e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b36:	4b29      	ldr	r3, [pc, #164]	; (8001bdc <HAL_RCC_OscConfig+0x4ac>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d1f0      	bne.n	8001b24 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	69da      	ldr	r2, [r3, #28]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6a1b      	ldr	r3, [r3, #32]
 8001b4a:	431a      	orrs	r2, r3
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b50:	019b      	lsls	r3, r3, #6
 8001b52:	431a      	orrs	r2, r3
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b58:	085b      	lsrs	r3, r3, #1
 8001b5a:	3b01      	subs	r3, #1
 8001b5c:	041b      	lsls	r3, r3, #16
 8001b5e:	431a      	orrs	r2, r3
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b64:	061b      	lsls	r3, r3, #24
 8001b66:	431a      	orrs	r2, r3
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b6c:	071b      	lsls	r3, r3, #28
 8001b6e:	491b      	ldr	r1, [pc, #108]	; (8001bdc <HAL_RCC_OscConfig+0x4ac>)
 8001b70:	4313      	orrs	r3, r2
 8001b72:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b74:	4b1b      	ldr	r3, [pc, #108]	; (8001be4 <HAL_RCC_OscConfig+0x4b4>)
 8001b76:	2201      	movs	r2, #1
 8001b78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b7a:	f7fe ff79 	bl	8000a70 <HAL_GetTick>
 8001b7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b80:	e008      	b.n	8001b94 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b82:	f7fe ff75 	bl	8000a70 <HAL_GetTick>
 8001b86:	4602      	mov	r2, r0
 8001b88:	693b      	ldr	r3, [r7, #16]
 8001b8a:	1ad3      	subs	r3, r2, r3
 8001b8c:	2b02      	cmp	r3, #2
 8001b8e:	d901      	bls.n	8001b94 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001b90:	2303      	movs	r3, #3
 8001b92:	e064      	b.n	8001c5e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b94:	4b11      	ldr	r3, [pc, #68]	; (8001bdc <HAL_RCC_OscConfig+0x4ac>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d0f0      	beq.n	8001b82 <HAL_RCC_OscConfig+0x452>
 8001ba0:	e05c      	b.n	8001c5c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ba2:	4b10      	ldr	r3, [pc, #64]	; (8001be4 <HAL_RCC_OscConfig+0x4b4>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ba8:	f7fe ff62 	bl	8000a70 <HAL_GetTick>
 8001bac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bae:	e008      	b.n	8001bc2 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bb0:	f7fe ff5e 	bl	8000a70 <HAL_GetTick>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	693b      	ldr	r3, [r7, #16]
 8001bb8:	1ad3      	subs	r3, r2, r3
 8001bba:	2b02      	cmp	r3, #2
 8001bbc:	d901      	bls.n	8001bc2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001bbe:	2303      	movs	r3, #3
 8001bc0:	e04d      	b.n	8001c5e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bc2:	4b06      	ldr	r3, [pc, #24]	; (8001bdc <HAL_RCC_OscConfig+0x4ac>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d1f0      	bne.n	8001bb0 <HAL_RCC_OscConfig+0x480>
 8001bce:	e045      	b.n	8001c5c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	699b      	ldr	r3, [r3, #24]
 8001bd4:	2b01      	cmp	r3, #1
 8001bd6:	d107      	bne.n	8001be8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	e040      	b.n	8001c5e <HAL_RCC_OscConfig+0x52e>
 8001bdc:	40023800 	.word	0x40023800
 8001be0:	40007000 	.word	0x40007000
 8001be4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001be8:	4b1f      	ldr	r3, [pc, #124]	; (8001c68 <HAL_RCC_OscConfig+0x538>)
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	699b      	ldr	r3, [r3, #24]
 8001bf2:	2b01      	cmp	r3, #1
 8001bf4:	d030      	beq.n	8001c58 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d129      	bne.n	8001c58 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c0e:	429a      	cmp	r2, r3
 8001c10:	d122      	bne.n	8001c58 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c12:	68fa      	ldr	r2, [r7, #12]
 8001c14:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001c18:	4013      	ands	r3, r2
 8001c1a:	687a      	ldr	r2, [r7, #4]
 8001c1c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001c1e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d119      	bne.n	8001c58 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c2e:	085b      	lsrs	r3, r3, #1
 8001c30:	3b01      	subs	r3, #1
 8001c32:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d10f      	bne.n	8001c58 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c42:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c44:	429a      	cmp	r2, r3
 8001c46:	d107      	bne.n	8001c58 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c52:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001c54:	429a      	cmp	r2, r3
 8001c56:	d001      	beq.n	8001c5c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e000      	b.n	8001c5e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001c5c:	2300      	movs	r3, #0
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	3718      	adds	r7, #24
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	40023800 	.word	0x40023800

08001c6c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d101      	bne.n	8001c7e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e03f      	b.n	8001cfe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c84:	b2db      	uxtb	r3, r3
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d106      	bne.n	8001c98 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001c92:	6878      	ldr	r0, [r7, #4]
 8001c94:	f7fe fe0c 	bl	80008b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2224      	movs	r2, #36	; 0x24
 8001c9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	68da      	ldr	r2, [r3, #12]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001cae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001cb0:	6878      	ldr	r0, [r7, #4]
 8001cb2:	f000 fc7b 	bl	80025ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	691a      	ldr	r2, [r3, #16]
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001cc4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	695a      	ldr	r2, [r3, #20]
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001cd4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	68da      	ldr	r2, [r3, #12]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001ce4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2220      	movs	r2, #32
 8001cf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2220      	movs	r2, #32
 8001cf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001cfc:	2300      	movs	r3, #0
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3708      	adds	r7, #8
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
	...

08001d08 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b0ba      	sub	sp, #232	; 0xe8
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	695b      	ldr	r3, [r3, #20]
 8001d2a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8001d34:	2300      	movs	r3, #0
 8001d36:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001d3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001d3e:	f003 030f 	and.w	r3, r3, #15
 8001d42:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8001d46:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d10f      	bne.n	8001d6e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001d4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001d52:	f003 0320 	and.w	r3, r3, #32
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d009      	beq.n	8001d6e <HAL_UART_IRQHandler+0x66>
 8001d5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001d5e:	f003 0320 	and.w	r3, r3, #32
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d003      	beq.n	8001d6e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8001d66:	6878      	ldr	r0, [r7, #4]
 8001d68:	f000 fb65 	bl	8002436 <UART_Receive_IT>
      return;
 8001d6c:	e256      	b.n	800221c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8001d6e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	f000 80de 	beq.w	8001f34 <HAL_UART_IRQHandler+0x22c>
 8001d78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001d7c:	f003 0301 	and.w	r3, r3, #1
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d106      	bne.n	8001d92 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001d84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001d88:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	f000 80d1 	beq.w	8001f34 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001d92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001d96:	f003 0301 	and.w	r3, r3, #1
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d00b      	beq.n	8001db6 <HAL_UART_IRQHandler+0xae>
 8001d9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001da2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d005      	beq.n	8001db6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dae:	f043 0201 	orr.w	r2, r3, #1
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001db6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001dba:	f003 0304 	and.w	r3, r3, #4
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d00b      	beq.n	8001dda <HAL_UART_IRQHandler+0xd2>
 8001dc2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001dc6:	f003 0301 	and.w	r3, r3, #1
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d005      	beq.n	8001dda <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dd2:	f043 0202 	orr.w	r2, r3, #2
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001dda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001dde:	f003 0302 	and.w	r3, r3, #2
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d00b      	beq.n	8001dfe <HAL_UART_IRQHandler+0xf6>
 8001de6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001dea:	f003 0301 	and.w	r3, r3, #1
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d005      	beq.n	8001dfe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df6:	f043 0204 	orr.w	r2, r3, #4
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8001dfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001e02:	f003 0308 	and.w	r3, r3, #8
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d011      	beq.n	8001e2e <HAL_UART_IRQHandler+0x126>
 8001e0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001e0e:	f003 0320 	and.w	r3, r3, #32
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d105      	bne.n	8001e22 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8001e16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001e1a:	f003 0301 	and.w	r3, r3, #1
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d005      	beq.n	8001e2e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e26:	f043 0208 	orr.w	r2, r3, #8
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	f000 81ed 	beq.w	8002212 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001e38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001e3c:	f003 0320 	and.w	r3, r3, #32
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d008      	beq.n	8001e56 <HAL_UART_IRQHandler+0x14e>
 8001e44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001e48:	f003 0320 	and.w	r3, r3, #32
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d002      	beq.n	8001e56 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8001e50:	6878      	ldr	r0, [r7, #4]
 8001e52:	f000 faf0 	bl	8002436 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	695b      	ldr	r3, [r3, #20]
 8001e5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e60:	2b40      	cmp	r3, #64	; 0x40
 8001e62:	bf0c      	ite	eq
 8001e64:	2301      	moveq	r3, #1
 8001e66:	2300      	movne	r3, #0
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e72:	f003 0308 	and.w	r3, r3, #8
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d103      	bne.n	8001e82 <HAL_UART_IRQHandler+0x17a>
 8001e7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d04f      	beq.n	8001f22 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001e82:	6878      	ldr	r0, [r7, #4]
 8001e84:	f000 f9f8 	bl	8002278 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	695b      	ldr	r3, [r3, #20]
 8001e8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e92:	2b40      	cmp	r3, #64	; 0x40
 8001e94:	d141      	bne.n	8001f1a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	3314      	adds	r3, #20
 8001e9c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ea0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001ea4:	e853 3f00 	ldrex	r3, [r3]
 8001ea8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8001eac:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001eb0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001eb4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	3314      	adds	r3, #20
 8001ebe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8001ec2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8001ec6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001eca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8001ece:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8001ed2:	e841 2300 	strex	r3, r2, [r1]
 8001ed6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8001eda:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d1d9      	bne.n	8001e96 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d013      	beq.n	8001f12 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001eee:	4a7d      	ldr	r2, [pc, #500]	; (80020e4 <HAL_UART_IRQHandler+0x3dc>)
 8001ef0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f7fe ff47 	bl	8000d8a <HAL_DMA_Abort_IT>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d016      	beq.n	8001f30 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f08:	687a      	ldr	r2, [r7, #4]
 8001f0a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001f0c:	4610      	mov	r0, r2
 8001f0e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f10:	e00e      	b.n	8001f30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001f12:	6878      	ldr	r0, [r7, #4]
 8001f14:	f000 f99a 	bl	800224c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f18:	e00a      	b.n	8001f30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f000 f996 	bl	800224c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f20:	e006      	b.n	8001f30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f000 f992 	bl	800224c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8001f2e:	e170      	b.n	8002212 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f30:	bf00      	nop
    return;
 8001f32:	e16e      	b.n	8002212 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	f040 814a 	bne.w	80021d2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8001f3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001f42:	f003 0310 	and.w	r3, r3, #16
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	f000 8143 	beq.w	80021d2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8001f4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001f50:	f003 0310 	and.w	r3, r3, #16
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	f000 813c 	beq.w	80021d2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	60bb      	str	r3, [r7, #8]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	60bb      	str	r3, [r7, #8]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	60bb      	str	r3, [r7, #8]
 8001f6e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	695b      	ldr	r3, [r3, #20]
 8001f76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f7a:	2b40      	cmp	r3, #64	; 0x40
 8001f7c:	f040 80b4 	bne.w	80020e8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8001f8c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	f000 8140 	beq.w	8002216 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001f9a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8001f9e:	429a      	cmp	r2, r3
 8001fa0:	f080 8139 	bcs.w	8002216 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8001faa:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fb0:	69db      	ldr	r3, [r3, #28]
 8001fb2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001fb6:	f000 8088 	beq.w	80020ca <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	330c      	adds	r3, #12
 8001fc0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001fc4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001fc8:	e853 3f00 	ldrex	r3, [r3]
 8001fcc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8001fd0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001fd4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001fd8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	330c      	adds	r3, #12
 8001fe2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8001fe6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8001fea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001fee:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8001ff2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8001ff6:	e841 2300 	strex	r3, r2, [r1]
 8001ffa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8001ffe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002002:	2b00      	cmp	r3, #0
 8002004:	d1d9      	bne.n	8001fba <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	3314      	adds	r3, #20
 800200c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800200e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002010:	e853 3f00 	ldrex	r3, [r3]
 8002014:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002016:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002018:	f023 0301 	bic.w	r3, r3, #1
 800201c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	3314      	adds	r3, #20
 8002026:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800202a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800202e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002030:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002032:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002036:	e841 2300 	strex	r3, r2, [r1]
 800203a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800203c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800203e:	2b00      	cmp	r3, #0
 8002040:	d1e1      	bne.n	8002006 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	3314      	adds	r3, #20
 8002048:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800204a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800204c:	e853 3f00 	ldrex	r3, [r3]
 8002050:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002052:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002054:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002058:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	3314      	adds	r3, #20
 8002062:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002066:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002068:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800206a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800206c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800206e:	e841 2300 	strex	r3, r2, [r1]
 8002072:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002074:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002076:	2b00      	cmp	r3, #0
 8002078:	d1e3      	bne.n	8002042 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2220      	movs	r2, #32
 800207e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2200      	movs	r2, #0
 8002086:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	330c      	adds	r3, #12
 800208e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002090:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002092:	e853 3f00 	ldrex	r3, [r3]
 8002096:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002098:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800209a:	f023 0310 	bic.w	r3, r3, #16
 800209e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	330c      	adds	r3, #12
 80020a8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80020ac:	65ba      	str	r2, [r7, #88]	; 0x58
 80020ae:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020b0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80020b2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80020b4:	e841 2300 	strex	r3, r2, [r1]
 80020b8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80020ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d1e3      	bne.n	8002088 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020c4:	4618      	mov	r0, r3
 80020c6:	f7fe fdf0 	bl	8000caa <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80020d2:	b29b      	uxth	r3, r3
 80020d4:	1ad3      	subs	r3, r2, r3
 80020d6:	b29b      	uxth	r3, r3
 80020d8:	4619      	mov	r1, r3
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f000 f8c0 	bl	8002260 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80020e0:	e099      	b.n	8002216 <HAL_UART_IRQHandler+0x50e>
 80020e2:	bf00      	nop
 80020e4:	0800233f 	.word	0x0800233f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80020f0:	b29b      	uxth	r3, r3
 80020f2:	1ad3      	subs	r3, r2, r3
 80020f4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80020fc:	b29b      	uxth	r3, r3
 80020fe:	2b00      	cmp	r3, #0
 8002100:	f000 808b 	beq.w	800221a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8002104:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002108:	2b00      	cmp	r3, #0
 800210a:	f000 8086 	beq.w	800221a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	330c      	adds	r3, #12
 8002114:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002116:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002118:	e853 3f00 	ldrex	r3, [r3]
 800211c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800211e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002120:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002124:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	330c      	adds	r3, #12
 800212e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002132:	647a      	str	r2, [r7, #68]	; 0x44
 8002134:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002136:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002138:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800213a:	e841 2300 	strex	r3, r2, [r1]
 800213e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002140:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002142:	2b00      	cmp	r3, #0
 8002144:	d1e3      	bne.n	800210e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	3314      	adds	r3, #20
 800214c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800214e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002150:	e853 3f00 	ldrex	r3, [r3]
 8002154:	623b      	str	r3, [r7, #32]
   return(result);
 8002156:	6a3b      	ldr	r3, [r7, #32]
 8002158:	f023 0301 	bic.w	r3, r3, #1
 800215c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	3314      	adds	r3, #20
 8002166:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800216a:	633a      	str	r2, [r7, #48]	; 0x30
 800216c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800216e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002170:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002172:	e841 2300 	strex	r3, r2, [r1]
 8002176:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002178:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800217a:	2b00      	cmp	r3, #0
 800217c:	d1e3      	bne.n	8002146 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2220      	movs	r2, #32
 8002182:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2200      	movs	r2, #0
 800218a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	330c      	adds	r3, #12
 8002192:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002194:	693b      	ldr	r3, [r7, #16]
 8002196:	e853 3f00 	ldrex	r3, [r3]
 800219a:	60fb      	str	r3, [r7, #12]
   return(result);
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	f023 0310 	bic.w	r3, r3, #16
 80021a2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	330c      	adds	r3, #12
 80021ac:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80021b0:	61fa      	str	r2, [r7, #28]
 80021b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021b4:	69b9      	ldr	r1, [r7, #24]
 80021b6:	69fa      	ldr	r2, [r7, #28]
 80021b8:	e841 2300 	strex	r3, r2, [r1]
 80021bc:	617b      	str	r3, [r7, #20]
   return(result);
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d1e3      	bne.n	800218c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80021c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80021c8:	4619      	mov	r1, r3
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f000 f848 	bl	8002260 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80021d0:	e023      	b.n	800221a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80021d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80021d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d009      	beq.n	80021f2 <HAL_UART_IRQHandler+0x4ea>
 80021de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80021e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d003      	beq.n	80021f2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f000 f8bb 	bl	8002366 <UART_Transmit_IT>
    return;
 80021f0:	e014      	b.n	800221c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80021f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80021f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d00e      	beq.n	800221c <HAL_UART_IRQHandler+0x514>
 80021fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002202:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002206:	2b00      	cmp	r3, #0
 8002208:	d008      	beq.n	800221c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	f000 f8fb 	bl	8002406 <UART_EndTransmit_IT>
    return;
 8002210:	e004      	b.n	800221c <HAL_UART_IRQHandler+0x514>
    return;
 8002212:	bf00      	nop
 8002214:	e002      	b.n	800221c <HAL_UART_IRQHandler+0x514>
      return;
 8002216:	bf00      	nop
 8002218:	e000      	b.n	800221c <HAL_UART_IRQHandler+0x514>
      return;
 800221a:	bf00      	nop
  }
}
 800221c:	37e8      	adds	r7, #232	; 0xe8
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop

08002224 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800222c:	bf00      	nop
 800222e:	370c      	adds	r7, #12
 8002230:	46bd      	mov	sp, r7
 8002232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002236:	4770      	bx	lr

08002238 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002240:	bf00      	nop
 8002242:	370c      	adds	r7, #12
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr

0800224c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800224c:	b480      	push	{r7}
 800224e:	b083      	sub	sp, #12
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002254:	bf00      	nop
 8002256:	370c      	adds	r7, #12
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr

08002260 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
 8002268:	460b      	mov	r3, r1
 800226a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800226c:	bf00      	nop
 800226e:	370c      	adds	r7, #12
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr

08002278 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002278:	b480      	push	{r7}
 800227a:	b095      	sub	sp, #84	; 0x54
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	330c      	adds	r3, #12
 8002286:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002288:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800228a:	e853 3f00 	ldrex	r3, [r3]
 800228e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002290:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002292:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002296:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	330c      	adds	r3, #12
 800229e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80022a0:	643a      	str	r2, [r7, #64]	; 0x40
 80022a2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022a4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80022a6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80022a8:	e841 2300 	strex	r3, r2, [r1]
 80022ac:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80022ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d1e5      	bne.n	8002280 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	3314      	adds	r3, #20
 80022ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022bc:	6a3b      	ldr	r3, [r7, #32]
 80022be:	e853 3f00 	ldrex	r3, [r3]
 80022c2:	61fb      	str	r3, [r7, #28]
   return(result);
 80022c4:	69fb      	ldr	r3, [r7, #28]
 80022c6:	f023 0301 	bic.w	r3, r3, #1
 80022ca:	64bb      	str	r3, [r7, #72]	; 0x48
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	3314      	adds	r3, #20
 80022d2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80022d4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80022d6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022d8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80022da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80022dc:	e841 2300 	strex	r3, r2, [r1]
 80022e0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80022e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d1e5      	bne.n	80022b4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ec:	2b01      	cmp	r3, #1
 80022ee:	d119      	bne.n	8002324 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	330c      	adds	r3, #12
 80022f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	e853 3f00 	ldrex	r3, [r3]
 80022fe:	60bb      	str	r3, [r7, #8]
   return(result);
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	f023 0310 	bic.w	r3, r3, #16
 8002306:	647b      	str	r3, [r7, #68]	; 0x44
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	330c      	adds	r3, #12
 800230e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002310:	61ba      	str	r2, [r7, #24]
 8002312:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002314:	6979      	ldr	r1, [r7, #20]
 8002316:	69ba      	ldr	r2, [r7, #24]
 8002318:	e841 2300 	strex	r3, r2, [r1]
 800231c:	613b      	str	r3, [r7, #16]
   return(result);
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d1e5      	bne.n	80022f0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2220      	movs	r2, #32
 8002328:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2200      	movs	r2, #0
 8002330:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002332:	bf00      	nop
 8002334:	3754      	adds	r7, #84	; 0x54
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr

0800233e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800233e:	b580      	push	{r7, lr}
 8002340:	b084      	sub	sp, #16
 8002342:	af00      	add	r7, sp, #0
 8002344:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800234a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	2200      	movs	r2, #0
 8002350:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	2200      	movs	r2, #0
 8002356:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002358:	68f8      	ldr	r0, [r7, #12]
 800235a:	f7ff ff77 	bl	800224c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800235e:	bf00      	nop
 8002360:	3710      	adds	r7, #16
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}

08002366 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002366:	b480      	push	{r7}
 8002368:	b085      	sub	sp, #20
 800236a:	af00      	add	r7, sp, #0
 800236c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002374:	b2db      	uxtb	r3, r3
 8002376:	2b21      	cmp	r3, #33	; 0x21
 8002378:	d13e      	bne.n	80023f8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002382:	d114      	bne.n	80023ae <UART_Transmit_IT+0x48>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	691b      	ldr	r3, [r3, #16]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d110      	bne.n	80023ae <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6a1b      	ldr	r3, [r3, #32]
 8002390:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	881b      	ldrh	r3, [r3, #0]
 8002396:	461a      	mov	r2, r3
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80023a0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6a1b      	ldr	r3, [r3, #32]
 80023a6:	1c9a      	adds	r2, r3, #2
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	621a      	str	r2, [r3, #32]
 80023ac:	e008      	b.n	80023c0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6a1b      	ldr	r3, [r3, #32]
 80023b2:	1c59      	adds	r1, r3, #1
 80023b4:	687a      	ldr	r2, [r7, #4]
 80023b6:	6211      	str	r1, [r2, #32]
 80023b8:	781a      	ldrb	r2, [r3, #0]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80023c4:	b29b      	uxth	r3, r3
 80023c6:	3b01      	subs	r3, #1
 80023c8:	b29b      	uxth	r3, r3
 80023ca:	687a      	ldr	r2, [r7, #4]
 80023cc:	4619      	mov	r1, r3
 80023ce:	84d1      	strh	r1, [r2, #38]	; 0x26
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d10f      	bne.n	80023f4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	68da      	ldr	r2, [r3, #12]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80023e2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	68da      	ldr	r2, [r3, #12]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80023f2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80023f4:	2300      	movs	r3, #0
 80023f6:	e000      	b.n	80023fa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80023f8:	2302      	movs	r3, #2
  }
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3714      	adds	r7, #20
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr

08002406 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002406:	b580      	push	{r7, lr}
 8002408:	b082      	sub	sp, #8
 800240a:	af00      	add	r7, sp, #0
 800240c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	68da      	ldr	r2, [r3, #12]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800241c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2220      	movs	r2, #32
 8002422:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f7ff fefc 	bl	8002224 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800242c:	2300      	movs	r3, #0
}
 800242e:	4618      	mov	r0, r3
 8002430:	3708      	adds	r7, #8
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}

08002436 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002436:	b580      	push	{r7, lr}
 8002438:	b08c      	sub	sp, #48	; 0x30
 800243a:	af00      	add	r7, sp, #0
 800243c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002444:	b2db      	uxtb	r3, r3
 8002446:	2b22      	cmp	r3, #34	; 0x22
 8002448:	f040 80ab 	bne.w	80025a2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	689b      	ldr	r3, [r3, #8]
 8002450:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002454:	d117      	bne.n	8002486 <UART_Receive_IT+0x50>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	691b      	ldr	r3, [r3, #16]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d113      	bne.n	8002486 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800245e:	2300      	movs	r3, #0
 8002460:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002466:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	b29b      	uxth	r3, r3
 8002470:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002474:	b29a      	uxth	r2, r3
 8002476:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002478:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800247e:	1c9a      	adds	r2, r3, #2
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	629a      	str	r2, [r3, #40]	; 0x28
 8002484:	e026      	b.n	80024d4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800248a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800248c:	2300      	movs	r3, #0
 800248e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002498:	d007      	beq.n	80024aa <UART_Receive_IT+0x74>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	689b      	ldr	r3, [r3, #8]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d10a      	bne.n	80024b8 <UART_Receive_IT+0x82>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	691b      	ldr	r3, [r3, #16]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d106      	bne.n	80024b8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	b2da      	uxtb	r2, r3
 80024b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024b4:	701a      	strb	r2, [r3, #0]
 80024b6:	e008      	b.n	80024ca <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	b2db      	uxtb	r3, r3
 80024c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80024c4:	b2da      	uxtb	r2, r3
 80024c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024c8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024ce:	1c5a      	adds	r2, r3, #1
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80024d8:	b29b      	uxth	r3, r3
 80024da:	3b01      	subs	r3, #1
 80024dc:	b29b      	uxth	r3, r3
 80024de:	687a      	ldr	r2, [r7, #4]
 80024e0:	4619      	mov	r1, r3
 80024e2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d15a      	bne.n	800259e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	68da      	ldr	r2, [r3, #12]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f022 0220 	bic.w	r2, r2, #32
 80024f6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	68da      	ldr	r2, [r3, #12]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002506:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	695a      	ldr	r2, [r3, #20]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f022 0201 	bic.w	r2, r2, #1
 8002516:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2220      	movs	r2, #32
 800251c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002524:	2b01      	cmp	r3, #1
 8002526:	d135      	bne.n	8002594 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2200      	movs	r2, #0
 800252c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	330c      	adds	r3, #12
 8002534:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	e853 3f00 	ldrex	r3, [r3]
 800253c:	613b      	str	r3, [r7, #16]
   return(result);
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	f023 0310 	bic.w	r3, r3, #16
 8002544:	627b      	str	r3, [r7, #36]	; 0x24
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	330c      	adds	r3, #12
 800254c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800254e:	623a      	str	r2, [r7, #32]
 8002550:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002552:	69f9      	ldr	r1, [r7, #28]
 8002554:	6a3a      	ldr	r2, [r7, #32]
 8002556:	e841 2300 	strex	r3, r2, [r1]
 800255a:	61bb      	str	r3, [r7, #24]
   return(result);
 800255c:	69bb      	ldr	r3, [r7, #24]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d1e5      	bne.n	800252e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f003 0310 	and.w	r3, r3, #16
 800256c:	2b10      	cmp	r3, #16
 800256e:	d10a      	bne.n	8002586 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002570:	2300      	movs	r3, #0
 8002572:	60fb      	str	r3, [r7, #12]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	60fb      	str	r3, [r7, #12]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	60fb      	str	r3, [r7, #12]
 8002584:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800258a:	4619      	mov	r1, r3
 800258c:	6878      	ldr	r0, [r7, #4]
 800258e:	f7ff fe67 	bl	8002260 <HAL_UARTEx_RxEventCallback>
 8002592:	e002      	b.n	800259a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002594:	6878      	ldr	r0, [r7, #4]
 8002596:	f7ff fe4f 	bl	8002238 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800259a:	2300      	movs	r3, #0
 800259c:	e002      	b.n	80025a4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800259e:	2300      	movs	r3, #0
 80025a0:	e000      	b.n	80025a4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80025a2:	2302      	movs	r3, #2
  }
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	3730      	adds	r7, #48	; 0x30
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}

080025ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80025ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025b0:	b09f      	sub	sp, #124	; 0x7c
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80025b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	691b      	ldr	r3, [r3, #16]
 80025bc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80025c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80025c2:	68d9      	ldr	r1, [r3, #12]
 80025c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	ea40 0301 	orr.w	r3, r0, r1
 80025cc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80025ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80025d0:	689a      	ldr	r2, [r3, #8]
 80025d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80025d4:	691b      	ldr	r3, [r3, #16]
 80025d6:	431a      	orrs	r2, r3
 80025d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80025da:	695b      	ldr	r3, [r3, #20]
 80025dc:	431a      	orrs	r2, r3
 80025de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80025e0:	69db      	ldr	r3, [r3, #28]
 80025e2:	4313      	orrs	r3, r2
 80025e4:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80025e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	68db      	ldr	r3, [r3, #12]
 80025ec:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80025f0:	f021 010c 	bic.w	r1, r1, #12
 80025f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80025fa:	430b      	orrs	r3, r1
 80025fc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80025fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	695b      	ldr	r3, [r3, #20]
 8002604:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002608:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800260a:	6999      	ldr	r1, [r3, #24]
 800260c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	ea40 0301 	orr.w	r3, r0, r1
 8002614:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002616:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	4bc5      	ldr	r3, [pc, #788]	; (8002930 <UART_SetConfig+0x384>)
 800261c:	429a      	cmp	r2, r3
 800261e:	d004      	beq.n	800262a <UART_SetConfig+0x7e>
 8002620:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	4bc3      	ldr	r3, [pc, #780]	; (8002934 <UART_SetConfig+0x388>)
 8002626:	429a      	cmp	r2, r3
 8002628:	d103      	bne.n	8002632 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800262a:	f7fe febb 	bl	80013a4 <HAL_RCC_GetPCLK2Freq>
 800262e:	6778      	str	r0, [r7, #116]	; 0x74
 8002630:	e002      	b.n	8002638 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002632:	f7fe fea3 	bl	800137c <HAL_RCC_GetPCLK1Freq>
 8002636:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002638:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800263a:	69db      	ldr	r3, [r3, #28]
 800263c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002640:	f040 80b6 	bne.w	80027b0 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002644:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002646:	461c      	mov	r4, r3
 8002648:	f04f 0500 	mov.w	r5, #0
 800264c:	4622      	mov	r2, r4
 800264e:	462b      	mov	r3, r5
 8002650:	1891      	adds	r1, r2, r2
 8002652:	6439      	str	r1, [r7, #64]	; 0x40
 8002654:	415b      	adcs	r3, r3
 8002656:	647b      	str	r3, [r7, #68]	; 0x44
 8002658:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800265c:	1912      	adds	r2, r2, r4
 800265e:	eb45 0303 	adc.w	r3, r5, r3
 8002662:	f04f 0000 	mov.w	r0, #0
 8002666:	f04f 0100 	mov.w	r1, #0
 800266a:	00d9      	lsls	r1, r3, #3
 800266c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002670:	00d0      	lsls	r0, r2, #3
 8002672:	4602      	mov	r2, r0
 8002674:	460b      	mov	r3, r1
 8002676:	1911      	adds	r1, r2, r4
 8002678:	6639      	str	r1, [r7, #96]	; 0x60
 800267a:	416b      	adcs	r3, r5
 800267c:	667b      	str	r3, [r7, #100]	; 0x64
 800267e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	461a      	mov	r2, r3
 8002684:	f04f 0300 	mov.w	r3, #0
 8002688:	1891      	adds	r1, r2, r2
 800268a:	63b9      	str	r1, [r7, #56]	; 0x38
 800268c:	415b      	adcs	r3, r3
 800268e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002690:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002694:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002698:	f7fd fe12 	bl	80002c0 <__aeabi_uldivmod>
 800269c:	4602      	mov	r2, r0
 800269e:	460b      	mov	r3, r1
 80026a0:	4ba5      	ldr	r3, [pc, #660]	; (8002938 <UART_SetConfig+0x38c>)
 80026a2:	fba3 2302 	umull	r2, r3, r3, r2
 80026a6:	095b      	lsrs	r3, r3, #5
 80026a8:	011e      	lsls	r6, r3, #4
 80026aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80026ac:	461c      	mov	r4, r3
 80026ae:	f04f 0500 	mov.w	r5, #0
 80026b2:	4622      	mov	r2, r4
 80026b4:	462b      	mov	r3, r5
 80026b6:	1891      	adds	r1, r2, r2
 80026b8:	6339      	str	r1, [r7, #48]	; 0x30
 80026ba:	415b      	adcs	r3, r3
 80026bc:	637b      	str	r3, [r7, #52]	; 0x34
 80026be:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80026c2:	1912      	adds	r2, r2, r4
 80026c4:	eb45 0303 	adc.w	r3, r5, r3
 80026c8:	f04f 0000 	mov.w	r0, #0
 80026cc:	f04f 0100 	mov.w	r1, #0
 80026d0:	00d9      	lsls	r1, r3, #3
 80026d2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80026d6:	00d0      	lsls	r0, r2, #3
 80026d8:	4602      	mov	r2, r0
 80026da:	460b      	mov	r3, r1
 80026dc:	1911      	adds	r1, r2, r4
 80026de:	65b9      	str	r1, [r7, #88]	; 0x58
 80026e0:	416b      	adcs	r3, r5
 80026e2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80026e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	461a      	mov	r2, r3
 80026ea:	f04f 0300 	mov.w	r3, #0
 80026ee:	1891      	adds	r1, r2, r2
 80026f0:	62b9      	str	r1, [r7, #40]	; 0x28
 80026f2:	415b      	adcs	r3, r3
 80026f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80026f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80026fa:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80026fe:	f7fd fddf 	bl	80002c0 <__aeabi_uldivmod>
 8002702:	4602      	mov	r2, r0
 8002704:	460b      	mov	r3, r1
 8002706:	4b8c      	ldr	r3, [pc, #560]	; (8002938 <UART_SetConfig+0x38c>)
 8002708:	fba3 1302 	umull	r1, r3, r3, r2
 800270c:	095b      	lsrs	r3, r3, #5
 800270e:	2164      	movs	r1, #100	; 0x64
 8002710:	fb01 f303 	mul.w	r3, r1, r3
 8002714:	1ad3      	subs	r3, r2, r3
 8002716:	00db      	lsls	r3, r3, #3
 8002718:	3332      	adds	r3, #50	; 0x32
 800271a:	4a87      	ldr	r2, [pc, #540]	; (8002938 <UART_SetConfig+0x38c>)
 800271c:	fba2 2303 	umull	r2, r3, r2, r3
 8002720:	095b      	lsrs	r3, r3, #5
 8002722:	005b      	lsls	r3, r3, #1
 8002724:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002728:	441e      	add	r6, r3
 800272a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800272c:	4618      	mov	r0, r3
 800272e:	f04f 0100 	mov.w	r1, #0
 8002732:	4602      	mov	r2, r0
 8002734:	460b      	mov	r3, r1
 8002736:	1894      	adds	r4, r2, r2
 8002738:	623c      	str	r4, [r7, #32]
 800273a:	415b      	adcs	r3, r3
 800273c:	627b      	str	r3, [r7, #36]	; 0x24
 800273e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002742:	1812      	adds	r2, r2, r0
 8002744:	eb41 0303 	adc.w	r3, r1, r3
 8002748:	f04f 0400 	mov.w	r4, #0
 800274c:	f04f 0500 	mov.w	r5, #0
 8002750:	00dd      	lsls	r5, r3, #3
 8002752:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002756:	00d4      	lsls	r4, r2, #3
 8002758:	4622      	mov	r2, r4
 800275a:	462b      	mov	r3, r5
 800275c:	1814      	adds	r4, r2, r0
 800275e:	653c      	str	r4, [r7, #80]	; 0x50
 8002760:	414b      	adcs	r3, r1
 8002762:	657b      	str	r3, [r7, #84]	; 0x54
 8002764:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	461a      	mov	r2, r3
 800276a:	f04f 0300 	mov.w	r3, #0
 800276e:	1891      	adds	r1, r2, r2
 8002770:	61b9      	str	r1, [r7, #24]
 8002772:	415b      	adcs	r3, r3
 8002774:	61fb      	str	r3, [r7, #28]
 8002776:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800277a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800277e:	f7fd fd9f 	bl	80002c0 <__aeabi_uldivmod>
 8002782:	4602      	mov	r2, r0
 8002784:	460b      	mov	r3, r1
 8002786:	4b6c      	ldr	r3, [pc, #432]	; (8002938 <UART_SetConfig+0x38c>)
 8002788:	fba3 1302 	umull	r1, r3, r3, r2
 800278c:	095b      	lsrs	r3, r3, #5
 800278e:	2164      	movs	r1, #100	; 0x64
 8002790:	fb01 f303 	mul.w	r3, r1, r3
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	00db      	lsls	r3, r3, #3
 8002798:	3332      	adds	r3, #50	; 0x32
 800279a:	4a67      	ldr	r2, [pc, #412]	; (8002938 <UART_SetConfig+0x38c>)
 800279c:	fba2 2303 	umull	r2, r3, r2, r3
 80027a0:	095b      	lsrs	r3, r3, #5
 80027a2:	f003 0207 	and.w	r2, r3, #7
 80027a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4432      	add	r2, r6
 80027ac:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80027ae:	e0b9      	b.n	8002924 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80027b0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80027b2:	461c      	mov	r4, r3
 80027b4:	f04f 0500 	mov.w	r5, #0
 80027b8:	4622      	mov	r2, r4
 80027ba:	462b      	mov	r3, r5
 80027bc:	1891      	adds	r1, r2, r2
 80027be:	6139      	str	r1, [r7, #16]
 80027c0:	415b      	adcs	r3, r3
 80027c2:	617b      	str	r3, [r7, #20]
 80027c4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80027c8:	1912      	adds	r2, r2, r4
 80027ca:	eb45 0303 	adc.w	r3, r5, r3
 80027ce:	f04f 0000 	mov.w	r0, #0
 80027d2:	f04f 0100 	mov.w	r1, #0
 80027d6:	00d9      	lsls	r1, r3, #3
 80027d8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80027dc:	00d0      	lsls	r0, r2, #3
 80027de:	4602      	mov	r2, r0
 80027e0:	460b      	mov	r3, r1
 80027e2:	eb12 0804 	adds.w	r8, r2, r4
 80027e6:	eb43 0905 	adc.w	r9, r3, r5
 80027ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	4618      	mov	r0, r3
 80027f0:	f04f 0100 	mov.w	r1, #0
 80027f4:	f04f 0200 	mov.w	r2, #0
 80027f8:	f04f 0300 	mov.w	r3, #0
 80027fc:	008b      	lsls	r3, r1, #2
 80027fe:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002802:	0082      	lsls	r2, r0, #2
 8002804:	4640      	mov	r0, r8
 8002806:	4649      	mov	r1, r9
 8002808:	f7fd fd5a 	bl	80002c0 <__aeabi_uldivmod>
 800280c:	4602      	mov	r2, r0
 800280e:	460b      	mov	r3, r1
 8002810:	4b49      	ldr	r3, [pc, #292]	; (8002938 <UART_SetConfig+0x38c>)
 8002812:	fba3 2302 	umull	r2, r3, r3, r2
 8002816:	095b      	lsrs	r3, r3, #5
 8002818:	011e      	lsls	r6, r3, #4
 800281a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800281c:	4618      	mov	r0, r3
 800281e:	f04f 0100 	mov.w	r1, #0
 8002822:	4602      	mov	r2, r0
 8002824:	460b      	mov	r3, r1
 8002826:	1894      	adds	r4, r2, r2
 8002828:	60bc      	str	r4, [r7, #8]
 800282a:	415b      	adcs	r3, r3
 800282c:	60fb      	str	r3, [r7, #12]
 800282e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002832:	1812      	adds	r2, r2, r0
 8002834:	eb41 0303 	adc.w	r3, r1, r3
 8002838:	f04f 0400 	mov.w	r4, #0
 800283c:	f04f 0500 	mov.w	r5, #0
 8002840:	00dd      	lsls	r5, r3, #3
 8002842:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002846:	00d4      	lsls	r4, r2, #3
 8002848:	4622      	mov	r2, r4
 800284a:	462b      	mov	r3, r5
 800284c:	1814      	adds	r4, r2, r0
 800284e:	64bc      	str	r4, [r7, #72]	; 0x48
 8002850:	414b      	adcs	r3, r1
 8002852:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002854:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	4618      	mov	r0, r3
 800285a:	f04f 0100 	mov.w	r1, #0
 800285e:	f04f 0200 	mov.w	r2, #0
 8002862:	f04f 0300 	mov.w	r3, #0
 8002866:	008b      	lsls	r3, r1, #2
 8002868:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800286c:	0082      	lsls	r2, r0, #2
 800286e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002872:	f7fd fd25 	bl	80002c0 <__aeabi_uldivmod>
 8002876:	4602      	mov	r2, r0
 8002878:	460b      	mov	r3, r1
 800287a:	4b2f      	ldr	r3, [pc, #188]	; (8002938 <UART_SetConfig+0x38c>)
 800287c:	fba3 1302 	umull	r1, r3, r3, r2
 8002880:	095b      	lsrs	r3, r3, #5
 8002882:	2164      	movs	r1, #100	; 0x64
 8002884:	fb01 f303 	mul.w	r3, r1, r3
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	011b      	lsls	r3, r3, #4
 800288c:	3332      	adds	r3, #50	; 0x32
 800288e:	4a2a      	ldr	r2, [pc, #168]	; (8002938 <UART_SetConfig+0x38c>)
 8002890:	fba2 2303 	umull	r2, r3, r2, r3
 8002894:	095b      	lsrs	r3, r3, #5
 8002896:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800289a:	441e      	add	r6, r3
 800289c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800289e:	4618      	mov	r0, r3
 80028a0:	f04f 0100 	mov.w	r1, #0
 80028a4:	4602      	mov	r2, r0
 80028a6:	460b      	mov	r3, r1
 80028a8:	1894      	adds	r4, r2, r2
 80028aa:	603c      	str	r4, [r7, #0]
 80028ac:	415b      	adcs	r3, r3
 80028ae:	607b      	str	r3, [r7, #4]
 80028b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80028b4:	1812      	adds	r2, r2, r0
 80028b6:	eb41 0303 	adc.w	r3, r1, r3
 80028ba:	f04f 0400 	mov.w	r4, #0
 80028be:	f04f 0500 	mov.w	r5, #0
 80028c2:	00dd      	lsls	r5, r3, #3
 80028c4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80028c8:	00d4      	lsls	r4, r2, #3
 80028ca:	4622      	mov	r2, r4
 80028cc:	462b      	mov	r3, r5
 80028ce:	eb12 0a00 	adds.w	sl, r2, r0
 80028d2:	eb43 0b01 	adc.w	fp, r3, r1
 80028d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	4618      	mov	r0, r3
 80028dc:	f04f 0100 	mov.w	r1, #0
 80028e0:	f04f 0200 	mov.w	r2, #0
 80028e4:	f04f 0300 	mov.w	r3, #0
 80028e8:	008b      	lsls	r3, r1, #2
 80028ea:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80028ee:	0082      	lsls	r2, r0, #2
 80028f0:	4650      	mov	r0, sl
 80028f2:	4659      	mov	r1, fp
 80028f4:	f7fd fce4 	bl	80002c0 <__aeabi_uldivmod>
 80028f8:	4602      	mov	r2, r0
 80028fa:	460b      	mov	r3, r1
 80028fc:	4b0e      	ldr	r3, [pc, #56]	; (8002938 <UART_SetConfig+0x38c>)
 80028fe:	fba3 1302 	umull	r1, r3, r3, r2
 8002902:	095b      	lsrs	r3, r3, #5
 8002904:	2164      	movs	r1, #100	; 0x64
 8002906:	fb01 f303 	mul.w	r3, r1, r3
 800290a:	1ad3      	subs	r3, r2, r3
 800290c:	011b      	lsls	r3, r3, #4
 800290e:	3332      	adds	r3, #50	; 0x32
 8002910:	4a09      	ldr	r2, [pc, #36]	; (8002938 <UART_SetConfig+0x38c>)
 8002912:	fba2 2303 	umull	r2, r3, r2, r3
 8002916:	095b      	lsrs	r3, r3, #5
 8002918:	f003 020f 	and.w	r2, r3, #15
 800291c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4432      	add	r2, r6
 8002922:	609a      	str	r2, [r3, #8]
}
 8002924:	bf00      	nop
 8002926:	377c      	adds	r7, #124	; 0x7c
 8002928:	46bd      	mov	sp, r7
 800292a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800292e:	bf00      	nop
 8002930:	40011000 	.word	0x40011000
 8002934:	40011400 	.word	0x40011400
 8002938:	51eb851f 	.word	0x51eb851f

0800293c <booloader_main>:
//prototype
static void print(char *msg, ...);
static void jump_to_user_app(void);

void booloader_main(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b082      	sub	sp, #8
 8002940:	af00      	add	r7, sp, #0
	uint32_t timeNow = HAL_GetTick(); //current timestamp
 8002942:	f7fe f895 	bl	8000a70 <HAL_GetTick>
 8002946:	6078      	str	r0, [r7, #4]
	while(1)
	{
		print("tick: %d\r\n", HAL_GetTick());
 8002948:	f7fe f892 	bl	8000a70 <HAL_GetTick>
 800294c:	4603      	mov	r3, r0
 800294e:	4619      	mov	r1, r3
 8002950:	4807      	ldr	r0, [pc, #28]	; (8002970 <booloader_main+0x34>)
 8002952:	f000 f81d 	bl	8002990 <print>
		if((HAL_GetTick() - timeNow) >= 5000) //5s
 8002956:	f7fe f88b 	bl	8000a70 <HAL_GetTick>
 800295a:	4602      	mov	r2, r0
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	1ad3      	subs	r3, r2, r3
 8002960:	f241 3287 	movw	r2, #4999	; 0x1387
 8002964:	4293      	cmp	r3, r2
 8002966:	d9ef      	bls.n	8002948 <booloader_main+0xc>
		{
			jump_to_user_app();
 8002968:	f000 f804 	bl	8002974 <jump_to_user_app>
		print("tick: %d\r\n", HAL_GetTick());
 800296c:	e7ec      	b.n	8002948 <booloader_main+0xc>
 800296e:	bf00      	nop
 8002970:	080032f0 	.word	0x080032f0

08002974 <jump_to_user_app>:

	}
}

static void jump_to_user_app(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af00      	add	r7, sp, #0
	void (*user_app_reset_handler)(void) = (void *)(*((uint32_t *)(USER_APP_LOCATION)));
 800297a:	4b04      	ldr	r3, [pc, #16]	; (800298c <jump_to_user_app+0x18>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	607b      	str	r3, [r7, #4]
	user_app_reset_handler();
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	4798      	blx	r3
}
 8002984:	bf00      	nop
 8002986:	3708      	adds	r7, #8
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}
 800298c:	08020004 	.word	0x08020004

08002990 <print>:

static void print(char *msg, ...)
{
 8002990:	b40f      	push	{r0, r1, r2, r3}
 8002992:	b580      	push	{r7, lr}
 8002994:	b0c2      	sub	sp, #264	; 0x108
 8002996:	af00      	add	r7, sp, #0
	char buff[250];
	va_list args;
	va_start(args, msg);
 8002998:	f507 728a 	add.w	r2, r7, #276	; 0x114
 800299c:	1d3b      	adds	r3, r7, #4
 800299e:	601a      	str	r2, [r3, #0]
	vsprintf(buff, msg, args);
 80029a0:	1d3b      	adds	r3, r7, #4
 80029a2:	f107 0008 	add.w	r0, r7, #8
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
 80029ac:	f000 f87c 	bl	8002aa8 <vsiprintf>

	for (int i = 0; i < strlen(buff); i++)
 80029b0:	2300      	movs	r3, #0
 80029b2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80029b6:	e013      	b.n	80029e0 <print+0x50>
	{
		USART2->DR = buff[i];
 80029b8:	f107 0208 	add.w	r2, r7, #8
 80029bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80029c0:	4413      	add	r3, r2
 80029c2:	781a      	ldrb	r2, [r3, #0]
 80029c4:	4b13      	ldr	r3, [pc, #76]	; (8002a14 <print+0x84>)
 80029c6:	605a      	str	r2, [r3, #4]
		while (!(USART2->SR & USART_SR_TXE))
 80029c8:	bf00      	nop
 80029ca:	4b12      	ldr	r3, [pc, #72]	; (8002a14 <print+0x84>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d0f9      	beq.n	80029ca <print+0x3a>
	for (int i = 0; i < strlen(buff); i++)
 80029d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80029da:	3301      	adds	r3, #1
 80029dc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80029e0:	f107 0308 	add.w	r3, r7, #8
 80029e4:	4618      	mov	r0, r3
 80029e6:	f7fd fc13 	bl	8000210 <strlen>
 80029ea:	4602      	mov	r2, r0
 80029ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d8e1      	bhi.n	80029b8 <print+0x28>
			;
	}

	while (!(USART2->SR & USART_SR_TC))
 80029f4:	bf00      	nop
 80029f6:	4b07      	ldr	r3, [pc, #28]	; (8002a14 <print+0x84>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d0f9      	beq.n	80029f6 <print+0x66>
		;
}
 8002a02:	bf00      	nop
 8002a04:	bf00      	nop
 8002a06:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002a10:	b004      	add	sp, #16
 8002a12:	4770      	bx	lr
 8002a14:	40004400 	.word	0x40004400

08002a18 <__errno>:
 8002a18:	4b01      	ldr	r3, [pc, #4]	; (8002a20 <__errno+0x8>)
 8002a1a:	6818      	ldr	r0, [r3, #0]
 8002a1c:	4770      	bx	lr
 8002a1e:	bf00      	nop
 8002a20:	2000000c 	.word	0x2000000c

08002a24 <__libc_init_array>:
 8002a24:	b570      	push	{r4, r5, r6, lr}
 8002a26:	4d0d      	ldr	r5, [pc, #52]	; (8002a5c <__libc_init_array+0x38>)
 8002a28:	4c0d      	ldr	r4, [pc, #52]	; (8002a60 <__libc_init_array+0x3c>)
 8002a2a:	1b64      	subs	r4, r4, r5
 8002a2c:	10a4      	asrs	r4, r4, #2
 8002a2e:	2600      	movs	r6, #0
 8002a30:	42a6      	cmp	r6, r4
 8002a32:	d109      	bne.n	8002a48 <__libc_init_array+0x24>
 8002a34:	4d0b      	ldr	r5, [pc, #44]	; (8002a64 <__libc_init_array+0x40>)
 8002a36:	4c0c      	ldr	r4, [pc, #48]	; (8002a68 <__libc_init_array+0x44>)
 8002a38:	f000 fc4e 	bl	80032d8 <_init>
 8002a3c:	1b64      	subs	r4, r4, r5
 8002a3e:	10a4      	asrs	r4, r4, #2
 8002a40:	2600      	movs	r6, #0
 8002a42:	42a6      	cmp	r6, r4
 8002a44:	d105      	bne.n	8002a52 <__libc_init_array+0x2e>
 8002a46:	bd70      	pop	{r4, r5, r6, pc}
 8002a48:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a4c:	4798      	blx	r3
 8002a4e:	3601      	adds	r6, #1
 8002a50:	e7ee      	b.n	8002a30 <__libc_init_array+0xc>
 8002a52:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a56:	4798      	blx	r3
 8002a58:	3601      	adds	r6, #1
 8002a5a:	e7f2      	b.n	8002a42 <__libc_init_array+0x1e>
 8002a5c:	08003350 	.word	0x08003350
 8002a60:	08003350 	.word	0x08003350
 8002a64:	08003350 	.word	0x08003350
 8002a68:	08003354 	.word	0x08003354

08002a6c <memset>:
 8002a6c:	4402      	add	r2, r0
 8002a6e:	4603      	mov	r3, r0
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d100      	bne.n	8002a76 <memset+0xa>
 8002a74:	4770      	bx	lr
 8002a76:	f803 1b01 	strb.w	r1, [r3], #1
 8002a7a:	e7f9      	b.n	8002a70 <memset+0x4>

08002a7c <_vsiprintf_r>:
 8002a7c:	b500      	push	{lr}
 8002a7e:	b09b      	sub	sp, #108	; 0x6c
 8002a80:	9100      	str	r1, [sp, #0]
 8002a82:	9104      	str	r1, [sp, #16]
 8002a84:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002a88:	9105      	str	r1, [sp, #20]
 8002a8a:	9102      	str	r1, [sp, #8]
 8002a8c:	4905      	ldr	r1, [pc, #20]	; (8002aa4 <_vsiprintf_r+0x28>)
 8002a8e:	9103      	str	r1, [sp, #12]
 8002a90:	4669      	mov	r1, sp
 8002a92:	f000 f86f 	bl	8002b74 <_svfiprintf_r>
 8002a96:	9b00      	ldr	r3, [sp, #0]
 8002a98:	2200      	movs	r2, #0
 8002a9a:	701a      	strb	r2, [r3, #0]
 8002a9c:	b01b      	add	sp, #108	; 0x6c
 8002a9e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002aa2:	bf00      	nop
 8002aa4:	ffff0208 	.word	0xffff0208

08002aa8 <vsiprintf>:
 8002aa8:	4613      	mov	r3, r2
 8002aaa:	460a      	mov	r2, r1
 8002aac:	4601      	mov	r1, r0
 8002aae:	4802      	ldr	r0, [pc, #8]	; (8002ab8 <vsiprintf+0x10>)
 8002ab0:	6800      	ldr	r0, [r0, #0]
 8002ab2:	f7ff bfe3 	b.w	8002a7c <_vsiprintf_r>
 8002ab6:	bf00      	nop
 8002ab8:	2000000c 	.word	0x2000000c

08002abc <__ssputs_r>:
 8002abc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ac0:	688e      	ldr	r6, [r1, #8]
 8002ac2:	429e      	cmp	r6, r3
 8002ac4:	4682      	mov	sl, r0
 8002ac6:	460c      	mov	r4, r1
 8002ac8:	4690      	mov	r8, r2
 8002aca:	461f      	mov	r7, r3
 8002acc:	d838      	bhi.n	8002b40 <__ssputs_r+0x84>
 8002ace:	898a      	ldrh	r2, [r1, #12]
 8002ad0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002ad4:	d032      	beq.n	8002b3c <__ssputs_r+0x80>
 8002ad6:	6825      	ldr	r5, [r4, #0]
 8002ad8:	6909      	ldr	r1, [r1, #16]
 8002ada:	eba5 0901 	sub.w	r9, r5, r1
 8002ade:	6965      	ldr	r5, [r4, #20]
 8002ae0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002ae4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002ae8:	3301      	adds	r3, #1
 8002aea:	444b      	add	r3, r9
 8002aec:	106d      	asrs	r5, r5, #1
 8002aee:	429d      	cmp	r5, r3
 8002af0:	bf38      	it	cc
 8002af2:	461d      	movcc	r5, r3
 8002af4:	0553      	lsls	r3, r2, #21
 8002af6:	d531      	bpl.n	8002b5c <__ssputs_r+0xa0>
 8002af8:	4629      	mov	r1, r5
 8002afa:	f000 fb47 	bl	800318c <_malloc_r>
 8002afe:	4606      	mov	r6, r0
 8002b00:	b950      	cbnz	r0, 8002b18 <__ssputs_r+0x5c>
 8002b02:	230c      	movs	r3, #12
 8002b04:	f8ca 3000 	str.w	r3, [sl]
 8002b08:	89a3      	ldrh	r3, [r4, #12]
 8002b0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b0e:	81a3      	strh	r3, [r4, #12]
 8002b10:	f04f 30ff 	mov.w	r0, #4294967295
 8002b14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b18:	6921      	ldr	r1, [r4, #16]
 8002b1a:	464a      	mov	r2, r9
 8002b1c:	f000 fabe 	bl	800309c <memcpy>
 8002b20:	89a3      	ldrh	r3, [r4, #12]
 8002b22:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002b26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b2a:	81a3      	strh	r3, [r4, #12]
 8002b2c:	6126      	str	r6, [r4, #16]
 8002b2e:	6165      	str	r5, [r4, #20]
 8002b30:	444e      	add	r6, r9
 8002b32:	eba5 0509 	sub.w	r5, r5, r9
 8002b36:	6026      	str	r6, [r4, #0]
 8002b38:	60a5      	str	r5, [r4, #8]
 8002b3a:	463e      	mov	r6, r7
 8002b3c:	42be      	cmp	r6, r7
 8002b3e:	d900      	bls.n	8002b42 <__ssputs_r+0x86>
 8002b40:	463e      	mov	r6, r7
 8002b42:	4632      	mov	r2, r6
 8002b44:	6820      	ldr	r0, [r4, #0]
 8002b46:	4641      	mov	r1, r8
 8002b48:	f000 fab6 	bl	80030b8 <memmove>
 8002b4c:	68a3      	ldr	r3, [r4, #8]
 8002b4e:	6822      	ldr	r2, [r4, #0]
 8002b50:	1b9b      	subs	r3, r3, r6
 8002b52:	4432      	add	r2, r6
 8002b54:	60a3      	str	r3, [r4, #8]
 8002b56:	6022      	str	r2, [r4, #0]
 8002b58:	2000      	movs	r0, #0
 8002b5a:	e7db      	b.n	8002b14 <__ssputs_r+0x58>
 8002b5c:	462a      	mov	r2, r5
 8002b5e:	f000 fb6f 	bl	8003240 <_realloc_r>
 8002b62:	4606      	mov	r6, r0
 8002b64:	2800      	cmp	r0, #0
 8002b66:	d1e1      	bne.n	8002b2c <__ssputs_r+0x70>
 8002b68:	6921      	ldr	r1, [r4, #16]
 8002b6a:	4650      	mov	r0, sl
 8002b6c:	f000 fabe 	bl	80030ec <_free_r>
 8002b70:	e7c7      	b.n	8002b02 <__ssputs_r+0x46>
	...

08002b74 <_svfiprintf_r>:
 8002b74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b78:	4698      	mov	r8, r3
 8002b7a:	898b      	ldrh	r3, [r1, #12]
 8002b7c:	061b      	lsls	r3, r3, #24
 8002b7e:	b09d      	sub	sp, #116	; 0x74
 8002b80:	4607      	mov	r7, r0
 8002b82:	460d      	mov	r5, r1
 8002b84:	4614      	mov	r4, r2
 8002b86:	d50e      	bpl.n	8002ba6 <_svfiprintf_r+0x32>
 8002b88:	690b      	ldr	r3, [r1, #16]
 8002b8a:	b963      	cbnz	r3, 8002ba6 <_svfiprintf_r+0x32>
 8002b8c:	2140      	movs	r1, #64	; 0x40
 8002b8e:	f000 fafd 	bl	800318c <_malloc_r>
 8002b92:	6028      	str	r0, [r5, #0]
 8002b94:	6128      	str	r0, [r5, #16]
 8002b96:	b920      	cbnz	r0, 8002ba2 <_svfiprintf_r+0x2e>
 8002b98:	230c      	movs	r3, #12
 8002b9a:	603b      	str	r3, [r7, #0]
 8002b9c:	f04f 30ff 	mov.w	r0, #4294967295
 8002ba0:	e0d1      	b.n	8002d46 <_svfiprintf_r+0x1d2>
 8002ba2:	2340      	movs	r3, #64	; 0x40
 8002ba4:	616b      	str	r3, [r5, #20]
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	9309      	str	r3, [sp, #36]	; 0x24
 8002baa:	2320      	movs	r3, #32
 8002bac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002bb0:	f8cd 800c 	str.w	r8, [sp, #12]
 8002bb4:	2330      	movs	r3, #48	; 0x30
 8002bb6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8002d60 <_svfiprintf_r+0x1ec>
 8002bba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002bbe:	f04f 0901 	mov.w	r9, #1
 8002bc2:	4623      	mov	r3, r4
 8002bc4:	469a      	mov	sl, r3
 8002bc6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002bca:	b10a      	cbz	r2, 8002bd0 <_svfiprintf_r+0x5c>
 8002bcc:	2a25      	cmp	r2, #37	; 0x25
 8002bce:	d1f9      	bne.n	8002bc4 <_svfiprintf_r+0x50>
 8002bd0:	ebba 0b04 	subs.w	fp, sl, r4
 8002bd4:	d00b      	beq.n	8002bee <_svfiprintf_r+0x7a>
 8002bd6:	465b      	mov	r3, fp
 8002bd8:	4622      	mov	r2, r4
 8002bda:	4629      	mov	r1, r5
 8002bdc:	4638      	mov	r0, r7
 8002bde:	f7ff ff6d 	bl	8002abc <__ssputs_r>
 8002be2:	3001      	adds	r0, #1
 8002be4:	f000 80aa 	beq.w	8002d3c <_svfiprintf_r+0x1c8>
 8002be8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002bea:	445a      	add	r2, fp
 8002bec:	9209      	str	r2, [sp, #36]	; 0x24
 8002bee:	f89a 3000 	ldrb.w	r3, [sl]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	f000 80a2 	beq.w	8002d3c <_svfiprintf_r+0x1c8>
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	f04f 32ff 	mov.w	r2, #4294967295
 8002bfe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002c02:	f10a 0a01 	add.w	sl, sl, #1
 8002c06:	9304      	str	r3, [sp, #16]
 8002c08:	9307      	str	r3, [sp, #28]
 8002c0a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002c0e:	931a      	str	r3, [sp, #104]	; 0x68
 8002c10:	4654      	mov	r4, sl
 8002c12:	2205      	movs	r2, #5
 8002c14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002c18:	4851      	ldr	r0, [pc, #324]	; (8002d60 <_svfiprintf_r+0x1ec>)
 8002c1a:	f7fd fb01 	bl	8000220 <memchr>
 8002c1e:	9a04      	ldr	r2, [sp, #16]
 8002c20:	b9d8      	cbnz	r0, 8002c5a <_svfiprintf_r+0xe6>
 8002c22:	06d0      	lsls	r0, r2, #27
 8002c24:	bf44      	itt	mi
 8002c26:	2320      	movmi	r3, #32
 8002c28:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002c2c:	0711      	lsls	r1, r2, #28
 8002c2e:	bf44      	itt	mi
 8002c30:	232b      	movmi	r3, #43	; 0x2b
 8002c32:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002c36:	f89a 3000 	ldrb.w	r3, [sl]
 8002c3a:	2b2a      	cmp	r3, #42	; 0x2a
 8002c3c:	d015      	beq.n	8002c6a <_svfiprintf_r+0xf6>
 8002c3e:	9a07      	ldr	r2, [sp, #28]
 8002c40:	4654      	mov	r4, sl
 8002c42:	2000      	movs	r0, #0
 8002c44:	f04f 0c0a 	mov.w	ip, #10
 8002c48:	4621      	mov	r1, r4
 8002c4a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002c4e:	3b30      	subs	r3, #48	; 0x30
 8002c50:	2b09      	cmp	r3, #9
 8002c52:	d94e      	bls.n	8002cf2 <_svfiprintf_r+0x17e>
 8002c54:	b1b0      	cbz	r0, 8002c84 <_svfiprintf_r+0x110>
 8002c56:	9207      	str	r2, [sp, #28]
 8002c58:	e014      	b.n	8002c84 <_svfiprintf_r+0x110>
 8002c5a:	eba0 0308 	sub.w	r3, r0, r8
 8002c5e:	fa09 f303 	lsl.w	r3, r9, r3
 8002c62:	4313      	orrs	r3, r2
 8002c64:	9304      	str	r3, [sp, #16]
 8002c66:	46a2      	mov	sl, r4
 8002c68:	e7d2      	b.n	8002c10 <_svfiprintf_r+0x9c>
 8002c6a:	9b03      	ldr	r3, [sp, #12]
 8002c6c:	1d19      	adds	r1, r3, #4
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	9103      	str	r1, [sp, #12]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	bfbb      	ittet	lt
 8002c76:	425b      	neglt	r3, r3
 8002c78:	f042 0202 	orrlt.w	r2, r2, #2
 8002c7c:	9307      	strge	r3, [sp, #28]
 8002c7e:	9307      	strlt	r3, [sp, #28]
 8002c80:	bfb8      	it	lt
 8002c82:	9204      	strlt	r2, [sp, #16]
 8002c84:	7823      	ldrb	r3, [r4, #0]
 8002c86:	2b2e      	cmp	r3, #46	; 0x2e
 8002c88:	d10c      	bne.n	8002ca4 <_svfiprintf_r+0x130>
 8002c8a:	7863      	ldrb	r3, [r4, #1]
 8002c8c:	2b2a      	cmp	r3, #42	; 0x2a
 8002c8e:	d135      	bne.n	8002cfc <_svfiprintf_r+0x188>
 8002c90:	9b03      	ldr	r3, [sp, #12]
 8002c92:	1d1a      	adds	r2, r3, #4
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	9203      	str	r2, [sp, #12]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	bfb8      	it	lt
 8002c9c:	f04f 33ff 	movlt.w	r3, #4294967295
 8002ca0:	3402      	adds	r4, #2
 8002ca2:	9305      	str	r3, [sp, #20]
 8002ca4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002d70 <_svfiprintf_r+0x1fc>
 8002ca8:	7821      	ldrb	r1, [r4, #0]
 8002caa:	2203      	movs	r2, #3
 8002cac:	4650      	mov	r0, sl
 8002cae:	f7fd fab7 	bl	8000220 <memchr>
 8002cb2:	b140      	cbz	r0, 8002cc6 <_svfiprintf_r+0x152>
 8002cb4:	2340      	movs	r3, #64	; 0x40
 8002cb6:	eba0 000a 	sub.w	r0, r0, sl
 8002cba:	fa03 f000 	lsl.w	r0, r3, r0
 8002cbe:	9b04      	ldr	r3, [sp, #16]
 8002cc0:	4303      	orrs	r3, r0
 8002cc2:	3401      	adds	r4, #1
 8002cc4:	9304      	str	r3, [sp, #16]
 8002cc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002cca:	4826      	ldr	r0, [pc, #152]	; (8002d64 <_svfiprintf_r+0x1f0>)
 8002ccc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002cd0:	2206      	movs	r2, #6
 8002cd2:	f7fd faa5 	bl	8000220 <memchr>
 8002cd6:	2800      	cmp	r0, #0
 8002cd8:	d038      	beq.n	8002d4c <_svfiprintf_r+0x1d8>
 8002cda:	4b23      	ldr	r3, [pc, #140]	; (8002d68 <_svfiprintf_r+0x1f4>)
 8002cdc:	bb1b      	cbnz	r3, 8002d26 <_svfiprintf_r+0x1b2>
 8002cde:	9b03      	ldr	r3, [sp, #12]
 8002ce0:	3307      	adds	r3, #7
 8002ce2:	f023 0307 	bic.w	r3, r3, #7
 8002ce6:	3308      	adds	r3, #8
 8002ce8:	9303      	str	r3, [sp, #12]
 8002cea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002cec:	4433      	add	r3, r6
 8002cee:	9309      	str	r3, [sp, #36]	; 0x24
 8002cf0:	e767      	b.n	8002bc2 <_svfiprintf_r+0x4e>
 8002cf2:	fb0c 3202 	mla	r2, ip, r2, r3
 8002cf6:	460c      	mov	r4, r1
 8002cf8:	2001      	movs	r0, #1
 8002cfa:	e7a5      	b.n	8002c48 <_svfiprintf_r+0xd4>
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	3401      	adds	r4, #1
 8002d00:	9305      	str	r3, [sp, #20]
 8002d02:	4619      	mov	r1, r3
 8002d04:	f04f 0c0a 	mov.w	ip, #10
 8002d08:	4620      	mov	r0, r4
 8002d0a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002d0e:	3a30      	subs	r2, #48	; 0x30
 8002d10:	2a09      	cmp	r2, #9
 8002d12:	d903      	bls.n	8002d1c <_svfiprintf_r+0x1a8>
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d0c5      	beq.n	8002ca4 <_svfiprintf_r+0x130>
 8002d18:	9105      	str	r1, [sp, #20]
 8002d1a:	e7c3      	b.n	8002ca4 <_svfiprintf_r+0x130>
 8002d1c:	fb0c 2101 	mla	r1, ip, r1, r2
 8002d20:	4604      	mov	r4, r0
 8002d22:	2301      	movs	r3, #1
 8002d24:	e7f0      	b.n	8002d08 <_svfiprintf_r+0x194>
 8002d26:	ab03      	add	r3, sp, #12
 8002d28:	9300      	str	r3, [sp, #0]
 8002d2a:	462a      	mov	r2, r5
 8002d2c:	4b0f      	ldr	r3, [pc, #60]	; (8002d6c <_svfiprintf_r+0x1f8>)
 8002d2e:	a904      	add	r1, sp, #16
 8002d30:	4638      	mov	r0, r7
 8002d32:	f3af 8000 	nop.w
 8002d36:	1c42      	adds	r2, r0, #1
 8002d38:	4606      	mov	r6, r0
 8002d3a:	d1d6      	bne.n	8002cea <_svfiprintf_r+0x176>
 8002d3c:	89ab      	ldrh	r3, [r5, #12]
 8002d3e:	065b      	lsls	r3, r3, #25
 8002d40:	f53f af2c 	bmi.w	8002b9c <_svfiprintf_r+0x28>
 8002d44:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002d46:	b01d      	add	sp, #116	; 0x74
 8002d48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d4c:	ab03      	add	r3, sp, #12
 8002d4e:	9300      	str	r3, [sp, #0]
 8002d50:	462a      	mov	r2, r5
 8002d52:	4b06      	ldr	r3, [pc, #24]	; (8002d6c <_svfiprintf_r+0x1f8>)
 8002d54:	a904      	add	r1, sp, #16
 8002d56:	4638      	mov	r0, r7
 8002d58:	f000 f87a 	bl	8002e50 <_printf_i>
 8002d5c:	e7eb      	b.n	8002d36 <_svfiprintf_r+0x1c2>
 8002d5e:	bf00      	nop
 8002d60:	08003314 	.word	0x08003314
 8002d64:	0800331e 	.word	0x0800331e
 8002d68:	00000000 	.word	0x00000000
 8002d6c:	08002abd 	.word	0x08002abd
 8002d70:	0800331a 	.word	0x0800331a

08002d74 <_printf_common>:
 8002d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002d78:	4616      	mov	r6, r2
 8002d7a:	4699      	mov	r9, r3
 8002d7c:	688a      	ldr	r2, [r1, #8]
 8002d7e:	690b      	ldr	r3, [r1, #16]
 8002d80:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002d84:	4293      	cmp	r3, r2
 8002d86:	bfb8      	it	lt
 8002d88:	4613      	movlt	r3, r2
 8002d8a:	6033      	str	r3, [r6, #0]
 8002d8c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002d90:	4607      	mov	r7, r0
 8002d92:	460c      	mov	r4, r1
 8002d94:	b10a      	cbz	r2, 8002d9a <_printf_common+0x26>
 8002d96:	3301      	adds	r3, #1
 8002d98:	6033      	str	r3, [r6, #0]
 8002d9a:	6823      	ldr	r3, [r4, #0]
 8002d9c:	0699      	lsls	r1, r3, #26
 8002d9e:	bf42      	ittt	mi
 8002da0:	6833      	ldrmi	r3, [r6, #0]
 8002da2:	3302      	addmi	r3, #2
 8002da4:	6033      	strmi	r3, [r6, #0]
 8002da6:	6825      	ldr	r5, [r4, #0]
 8002da8:	f015 0506 	ands.w	r5, r5, #6
 8002dac:	d106      	bne.n	8002dbc <_printf_common+0x48>
 8002dae:	f104 0a19 	add.w	sl, r4, #25
 8002db2:	68e3      	ldr	r3, [r4, #12]
 8002db4:	6832      	ldr	r2, [r6, #0]
 8002db6:	1a9b      	subs	r3, r3, r2
 8002db8:	42ab      	cmp	r3, r5
 8002dba:	dc26      	bgt.n	8002e0a <_printf_common+0x96>
 8002dbc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002dc0:	1e13      	subs	r3, r2, #0
 8002dc2:	6822      	ldr	r2, [r4, #0]
 8002dc4:	bf18      	it	ne
 8002dc6:	2301      	movne	r3, #1
 8002dc8:	0692      	lsls	r2, r2, #26
 8002dca:	d42b      	bmi.n	8002e24 <_printf_common+0xb0>
 8002dcc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002dd0:	4649      	mov	r1, r9
 8002dd2:	4638      	mov	r0, r7
 8002dd4:	47c0      	blx	r8
 8002dd6:	3001      	adds	r0, #1
 8002dd8:	d01e      	beq.n	8002e18 <_printf_common+0xa4>
 8002dda:	6823      	ldr	r3, [r4, #0]
 8002ddc:	68e5      	ldr	r5, [r4, #12]
 8002dde:	6832      	ldr	r2, [r6, #0]
 8002de0:	f003 0306 	and.w	r3, r3, #6
 8002de4:	2b04      	cmp	r3, #4
 8002de6:	bf08      	it	eq
 8002de8:	1aad      	subeq	r5, r5, r2
 8002dea:	68a3      	ldr	r3, [r4, #8]
 8002dec:	6922      	ldr	r2, [r4, #16]
 8002dee:	bf0c      	ite	eq
 8002df0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002df4:	2500      	movne	r5, #0
 8002df6:	4293      	cmp	r3, r2
 8002df8:	bfc4      	itt	gt
 8002dfa:	1a9b      	subgt	r3, r3, r2
 8002dfc:	18ed      	addgt	r5, r5, r3
 8002dfe:	2600      	movs	r6, #0
 8002e00:	341a      	adds	r4, #26
 8002e02:	42b5      	cmp	r5, r6
 8002e04:	d11a      	bne.n	8002e3c <_printf_common+0xc8>
 8002e06:	2000      	movs	r0, #0
 8002e08:	e008      	b.n	8002e1c <_printf_common+0xa8>
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	4652      	mov	r2, sl
 8002e0e:	4649      	mov	r1, r9
 8002e10:	4638      	mov	r0, r7
 8002e12:	47c0      	blx	r8
 8002e14:	3001      	adds	r0, #1
 8002e16:	d103      	bne.n	8002e20 <_printf_common+0xac>
 8002e18:	f04f 30ff 	mov.w	r0, #4294967295
 8002e1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e20:	3501      	adds	r5, #1
 8002e22:	e7c6      	b.n	8002db2 <_printf_common+0x3e>
 8002e24:	18e1      	adds	r1, r4, r3
 8002e26:	1c5a      	adds	r2, r3, #1
 8002e28:	2030      	movs	r0, #48	; 0x30
 8002e2a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002e2e:	4422      	add	r2, r4
 8002e30:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002e34:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002e38:	3302      	adds	r3, #2
 8002e3a:	e7c7      	b.n	8002dcc <_printf_common+0x58>
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	4622      	mov	r2, r4
 8002e40:	4649      	mov	r1, r9
 8002e42:	4638      	mov	r0, r7
 8002e44:	47c0      	blx	r8
 8002e46:	3001      	adds	r0, #1
 8002e48:	d0e6      	beq.n	8002e18 <_printf_common+0xa4>
 8002e4a:	3601      	adds	r6, #1
 8002e4c:	e7d9      	b.n	8002e02 <_printf_common+0x8e>
	...

08002e50 <_printf_i>:
 8002e50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002e54:	460c      	mov	r4, r1
 8002e56:	4691      	mov	r9, r2
 8002e58:	7e27      	ldrb	r7, [r4, #24]
 8002e5a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002e5c:	2f78      	cmp	r7, #120	; 0x78
 8002e5e:	4680      	mov	r8, r0
 8002e60:	469a      	mov	sl, r3
 8002e62:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002e66:	d807      	bhi.n	8002e78 <_printf_i+0x28>
 8002e68:	2f62      	cmp	r7, #98	; 0x62
 8002e6a:	d80a      	bhi.n	8002e82 <_printf_i+0x32>
 8002e6c:	2f00      	cmp	r7, #0
 8002e6e:	f000 80d8 	beq.w	8003022 <_printf_i+0x1d2>
 8002e72:	2f58      	cmp	r7, #88	; 0x58
 8002e74:	f000 80a3 	beq.w	8002fbe <_printf_i+0x16e>
 8002e78:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002e7c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002e80:	e03a      	b.n	8002ef8 <_printf_i+0xa8>
 8002e82:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002e86:	2b15      	cmp	r3, #21
 8002e88:	d8f6      	bhi.n	8002e78 <_printf_i+0x28>
 8002e8a:	a001      	add	r0, pc, #4	; (adr r0, 8002e90 <_printf_i+0x40>)
 8002e8c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002e90:	08002ee9 	.word	0x08002ee9
 8002e94:	08002efd 	.word	0x08002efd
 8002e98:	08002e79 	.word	0x08002e79
 8002e9c:	08002e79 	.word	0x08002e79
 8002ea0:	08002e79 	.word	0x08002e79
 8002ea4:	08002e79 	.word	0x08002e79
 8002ea8:	08002efd 	.word	0x08002efd
 8002eac:	08002e79 	.word	0x08002e79
 8002eb0:	08002e79 	.word	0x08002e79
 8002eb4:	08002e79 	.word	0x08002e79
 8002eb8:	08002e79 	.word	0x08002e79
 8002ebc:	08003009 	.word	0x08003009
 8002ec0:	08002f2d 	.word	0x08002f2d
 8002ec4:	08002feb 	.word	0x08002feb
 8002ec8:	08002e79 	.word	0x08002e79
 8002ecc:	08002e79 	.word	0x08002e79
 8002ed0:	0800302b 	.word	0x0800302b
 8002ed4:	08002e79 	.word	0x08002e79
 8002ed8:	08002f2d 	.word	0x08002f2d
 8002edc:	08002e79 	.word	0x08002e79
 8002ee0:	08002e79 	.word	0x08002e79
 8002ee4:	08002ff3 	.word	0x08002ff3
 8002ee8:	680b      	ldr	r3, [r1, #0]
 8002eea:	1d1a      	adds	r2, r3, #4
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	600a      	str	r2, [r1, #0]
 8002ef0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002ef4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002ef8:	2301      	movs	r3, #1
 8002efa:	e0a3      	b.n	8003044 <_printf_i+0x1f4>
 8002efc:	6825      	ldr	r5, [r4, #0]
 8002efe:	6808      	ldr	r0, [r1, #0]
 8002f00:	062e      	lsls	r6, r5, #24
 8002f02:	f100 0304 	add.w	r3, r0, #4
 8002f06:	d50a      	bpl.n	8002f1e <_printf_i+0xce>
 8002f08:	6805      	ldr	r5, [r0, #0]
 8002f0a:	600b      	str	r3, [r1, #0]
 8002f0c:	2d00      	cmp	r5, #0
 8002f0e:	da03      	bge.n	8002f18 <_printf_i+0xc8>
 8002f10:	232d      	movs	r3, #45	; 0x2d
 8002f12:	426d      	negs	r5, r5
 8002f14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002f18:	485e      	ldr	r0, [pc, #376]	; (8003094 <_printf_i+0x244>)
 8002f1a:	230a      	movs	r3, #10
 8002f1c:	e019      	b.n	8002f52 <_printf_i+0x102>
 8002f1e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002f22:	6805      	ldr	r5, [r0, #0]
 8002f24:	600b      	str	r3, [r1, #0]
 8002f26:	bf18      	it	ne
 8002f28:	b22d      	sxthne	r5, r5
 8002f2a:	e7ef      	b.n	8002f0c <_printf_i+0xbc>
 8002f2c:	680b      	ldr	r3, [r1, #0]
 8002f2e:	6825      	ldr	r5, [r4, #0]
 8002f30:	1d18      	adds	r0, r3, #4
 8002f32:	6008      	str	r0, [r1, #0]
 8002f34:	0628      	lsls	r0, r5, #24
 8002f36:	d501      	bpl.n	8002f3c <_printf_i+0xec>
 8002f38:	681d      	ldr	r5, [r3, #0]
 8002f3a:	e002      	b.n	8002f42 <_printf_i+0xf2>
 8002f3c:	0669      	lsls	r1, r5, #25
 8002f3e:	d5fb      	bpl.n	8002f38 <_printf_i+0xe8>
 8002f40:	881d      	ldrh	r5, [r3, #0]
 8002f42:	4854      	ldr	r0, [pc, #336]	; (8003094 <_printf_i+0x244>)
 8002f44:	2f6f      	cmp	r7, #111	; 0x6f
 8002f46:	bf0c      	ite	eq
 8002f48:	2308      	moveq	r3, #8
 8002f4a:	230a      	movne	r3, #10
 8002f4c:	2100      	movs	r1, #0
 8002f4e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002f52:	6866      	ldr	r6, [r4, #4]
 8002f54:	60a6      	str	r6, [r4, #8]
 8002f56:	2e00      	cmp	r6, #0
 8002f58:	bfa2      	ittt	ge
 8002f5a:	6821      	ldrge	r1, [r4, #0]
 8002f5c:	f021 0104 	bicge.w	r1, r1, #4
 8002f60:	6021      	strge	r1, [r4, #0]
 8002f62:	b90d      	cbnz	r5, 8002f68 <_printf_i+0x118>
 8002f64:	2e00      	cmp	r6, #0
 8002f66:	d04d      	beq.n	8003004 <_printf_i+0x1b4>
 8002f68:	4616      	mov	r6, r2
 8002f6a:	fbb5 f1f3 	udiv	r1, r5, r3
 8002f6e:	fb03 5711 	mls	r7, r3, r1, r5
 8002f72:	5dc7      	ldrb	r7, [r0, r7]
 8002f74:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002f78:	462f      	mov	r7, r5
 8002f7a:	42bb      	cmp	r3, r7
 8002f7c:	460d      	mov	r5, r1
 8002f7e:	d9f4      	bls.n	8002f6a <_printf_i+0x11a>
 8002f80:	2b08      	cmp	r3, #8
 8002f82:	d10b      	bne.n	8002f9c <_printf_i+0x14c>
 8002f84:	6823      	ldr	r3, [r4, #0]
 8002f86:	07df      	lsls	r7, r3, #31
 8002f88:	d508      	bpl.n	8002f9c <_printf_i+0x14c>
 8002f8a:	6923      	ldr	r3, [r4, #16]
 8002f8c:	6861      	ldr	r1, [r4, #4]
 8002f8e:	4299      	cmp	r1, r3
 8002f90:	bfde      	ittt	le
 8002f92:	2330      	movle	r3, #48	; 0x30
 8002f94:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002f98:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002f9c:	1b92      	subs	r2, r2, r6
 8002f9e:	6122      	str	r2, [r4, #16]
 8002fa0:	f8cd a000 	str.w	sl, [sp]
 8002fa4:	464b      	mov	r3, r9
 8002fa6:	aa03      	add	r2, sp, #12
 8002fa8:	4621      	mov	r1, r4
 8002faa:	4640      	mov	r0, r8
 8002fac:	f7ff fee2 	bl	8002d74 <_printf_common>
 8002fb0:	3001      	adds	r0, #1
 8002fb2:	d14c      	bne.n	800304e <_printf_i+0x1fe>
 8002fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8002fb8:	b004      	add	sp, #16
 8002fba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002fbe:	4835      	ldr	r0, [pc, #212]	; (8003094 <_printf_i+0x244>)
 8002fc0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002fc4:	6823      	ldr	r3, [r4, #0]
 8002fc6:	680e      	ldr	r6, [r1, #0]
 8002fc8:	061f      	lsls	r7, r3, #24
 8002fca:	f856 5b04 	ldr.w	r5, [r6], #4
 8002fce:	600e      	str	r6, [r1, #0]
 8002fd0:	d514      	bpl.n	8002ffc <_printf_i+0x1ac>
 8002fd2:	07d9      	lsls	r1, r3, #31
 8002fd4:	bf44      	itt	mi
 8002fd6:	f043 0320 	orrmi.w	r3, r3, #32
 8002fda:	6023      	strmi	r3, [r4, #0]
 8002fdc:	b91d      	cbnz	r5, 8002fe6 <_printf_i+0x196>
 8002fde:	6823      	ldr	r3, [r4, #0]
 8002fe0:	f023 0320 	bic.w	r3, r3, #32
 8002fe4:	6023      	str	r3, [r4, #0]
 8002fe6:	2310      	movs	r3, #16
 8002fe8:	e7b0      	b.n	8002f4c <_printf_i+0xfc>
 8002fea:	6823      	ldr	r3, [r4, #0]
 8002fec:	f043 0320 	orr.w	r3, r3, #32
 8002ff0:	6023      	str	r3, [r4, #0]
 8002ff2:	2378      	movs	r3, #120	; 0x78
 8002ff4:	4828      	ldr	r0, [pc, #160]	; (8003098 <_printf_i+0x248>)
 8002ff6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002ffa:	e7e3      	b.n	8002fc4 <_printf_i+0x174>
 8002ffc:	065e      	lsls	r6, r3, #25
 8002ffe:	bf48      	it	mi
 8003000:	b2ad      	uxthmi	r5, r5
 8003002:	e7e6      	b.n	8002fd2 <_printf_i+0x182>
 8003004:	4616      	mov	r6, r2
 8003006:	e7bb      	b.n	8002f80 <_printf_i+0x130>
 8003008:	680b      	ldr	r3, [r1, #0]
 800300a:	6826      	ldr	r6, [r4, #0]
 800300c:	6960      	ldr	r0, [r4, #20]
 800300e:	1d1d      	adds	r5, r3, #4
 8003010:	600d      	str	r5, [r1, #0]
 8003012:	0635      	lsls	r5, r6, #24
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	d501      	bpl.n	800301c <_printf_i+0x1cc>
 8003018:	6018      	str	r0, [r3, #0]
 800301a:	e002      	b.n	8003022 <_printf_i+0x1d2>
 800301c:	0671      	lsls	r1, r6, #25
 800301e:	d5fb      	bpl.n	8003018 <_printf_i+0x1c8>
 8003020:	8018      	strh	r0, [r3, #0]
 8003022:	2300      	movs	r3, #0
 8003024:	6123      	str	r3, [r4, #16]
 8003026:	4616      	mov	r6, r2
 8003028:	e7ba      	b.n	8002fa0 <_printf_i+0x150>
 800302a:	680b      	ldr	r3, [r1, #0]
 800302c:	1d1a      	adds	r2, r3, #4
 800302e:	600a      	str	r2, [r1, #0]
 8003030:	681e      	ldr	r6, [r3, #0]
 8003032:	6862      	ldr	r2, [r4, #4]
 8003034:	2100      	movs	r1, #0
 8003036:	4630      	mov	r0, r6
 8003038:	f7fd f8f2 	bl	8000220 <memchr>
 800303c:	b108      	cbz	r0, 8003042 <_printf_i+0x1f2>
 800303e:	1b80      	subs	r0, r0, r6
 8003040:	6060      	str	r0, [r4, #4]
 8003042:	6863      	ldr	r3, [r4, #4]
 8003044:	6123      	str	r3, [r4, #16]
 8003046:	2300      	movs	r3, #0
 8003048:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800304c:	e7a8      	b.n	8002fa0 <_printf_i+0x150>
 800304e:	6923      	ldr	r3, [r4, #16]
 8003050:	4632      	mov	r2, r6
 8003052:	4649      	mov	r1, r9
 8003054:	4640      	mov	r0, r8
 8003056:	47d0      	blx	sl
 8003058:	3001      	adds	r0, #1
 800305a:	d0ab      	beq.n	8002fb4 <_printf_i+0x164>
 800305c:	6823      	ldr	r3, [r4, #0]
 800305e:	079b      	lsls	r3, r3, #30
 8003060:	d413      	bmi.n	800308a <_printf_i+0x23a>
 8003062:	68e0      	ldr	r0, [r4, #12]
 8003064:	9b03      	ldr	r3, [sp, #12]
 8003066:	4298      	cmp	r0, r3
 8003068:	bfb8      	it	lt
 800306a:	4618      	movlt	r0, r3
 800306c:	e7a4      	b.n	8002fb8 <_printf_i+0x168>
 800306e:	2301      	movs	r3, #1
 8003070:	4632      	mov	r2, r6
 8003072:	4649      	mov	r1, r9
 8003074:	4640      	mov	r0, r8
 8003076:	47d0      	blx	sl
 8003078:	3001      	adds	r0, #1
 800307a:	d09b      	beq.n	8002fb4 <_printf_i+0x164>
 800307c:	3501      	adds	r5, #1
 800307e:	68e3      	ldr	r3, [r4, #12]
 8003080:	9903      	ldr	r1, [sp, #12]
 8003082:	1a5b      	subs	r3, r3, r1
 8003084:	42ab      	cmp	r3, r5
 8003086:	dcf2      	bgt.n	800306e <_printf_i+0x21e>
 8003088:	e7eb      	b.n	8003062 <_printf_i+0x212>
 800308a:	2500      	movs	r5, #0
 800308c:	f104 0619 	add.w	r6, r4, #25
 8003090:	e7f5      	b.n	800307e <_printf_i+0x22e>
 8003092:	bf00      	nop
 8003094:	08003325 	.word	0x08003325
 8003098:	08003336 	.word	0x08003336

0800309c <memcpy>:
 800309c:	440a      	add	r2, r1
 800309e:	4291      	cmp	r1, r2
 80030a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80030a4:	d100      	bne.n	80030a8 <memcpy+0xc>
 80030a6:	4770      	bx	lr
 80030a8:	b510      	push	{r4, lr}
 80030aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80030ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80030b2:	4291      	cmp	r1, r2
 80030b4:	d1f9      	bne.n	80030aa <memcpy+0xe>
 80030b6:	bd10      	pop	{r4, pc}

080030b8 <memmove>:
 80030b8:	4288      	cmp	r0, r1
 80030ba:	b510      	push	{r4, lr}
 80030bc:	eb01 0402 	add.w	r4, r1, r2
 80030c0:	d902      	bls.n	80030c8 <memmove+0x10>
 80030c2:	4284      	cmp	r4, r0
 80030c4:	4623      	mov	r3, r4
 80030c6:	d807      	bhi.n	80030d8 <memmove+0x20>
 80030c8:	1e43      	subs	r3, r0, #1
 80030ca:	42a1      	cmp	r1, r4
 80030cc:	d008      	beq.n	80030e0 <memmove+0x28>
 80030ce:	f811 2b01 	ldrb.w	r2, [r1], #1
 80030d2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80030d6:	e7f8      	b.n	80030ca <memmove+0x12>
 80030d8:	4402      	add	r2, r0
 80030da:	4601      	mov	r1, r0
 80030dc:	428a      	cmp	r2, r1
 80030de:	d100      	bne.n	80030e2 <memmove+0x2a>
 80030e0:	bd10      	pop	{r4, pc}
 80030e2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80030e6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80030ea:	e7f7      	b.n	80030dc <memmove+0x24>

080030ec <_free_r>:
 80030ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80030ee:	2900      	cmp	r1, #0
 80030f0:	d048      	beq.n	8003184 <_free_r+0x98>
 80030f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80030f6:	9001      	str	r0, [sp, #4]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	f1a1 0404 	sub.w	r4, r1, #4
 80030fe:	bfb8      	it	lt
 8003100:	18e4      	addlt	r4, r4, r3
 8003102:	f000 f8d3 	bl	80032ac <__malloc_lock>
 8003106:	4a20      	ldr	r2, [pc, #128]	; (8003188 <_free_r+0x9c>)
 8003108:	9801      	ldr	r0, [sp, #4]
 800310a:	6813      	ldr	r3, [r2, #0]
 800310c:	4615      	mov	r5, r2
 800310e:	b933      	cbnz	r3, 800311e <_free_r+0x32>
 8003110:	6063      	str	r3, [r4, #4]
 8003112:	6014      	str	r4, [r2, #0]
 8003114:	b003      	add	sp, #12
 8003116:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800311a:	f000 b8cd 	b.w	80032b8 <__malloc_unlock>
 800311e:	42a3      	cmp	r3, r4
 8003120:	d90b      	bls.n	800313a <_free_r+0x4e>
 8003122:	6821      	ldr	r1, [r4, #0]
 8003124:	1862      	adds	r2, r4, r1
 8003126:	4293      	cmp	r3, r2
 8003128:	bf04      	itt	eq
 800312a:	681a      	ldreq	r2, [r3, #0]
 800312c:	685b      	ldreq	r3, [r3, #4]
 800312e:	6063      	str	r3, [r4, #4]
 8003130:	bf04      	itt	eq
 8003132:	1852      	addeq	r2, r2, r1
 8003134:	6022      	streq	r2, [r4, #0]
 8003136:	602c      	str	r4, [r5, #0]
 8003138:	e7ec      	b.n	8003114 <_free_r+0x28>
 800313a:	461a      	mov	r2, r3
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	b10b      	cbz	r3, 8003144 <_free_r+0x58>
 8003140:	42a3      	cmp	r3, r4
 8003142:	d9fa      	bls.n	800313a <_free_r+0x4e>
 8003144:	6811      	ldr	r1, [r2, #0]
 8003146:	1855      	adds	r5, r2, r1
 8003148:	42a5      	cmp	r5, r4
 800314a:	d10b      	bne.n	8003164 <_free_r+0x78>
 800314c:	6824      	ldr	r4, [r4, #0]
 800314e:	4421      	add	r1, r4
 8003150:	1854      	adds	r4, r2, r1
 8003152:	42a3      	cmp	r3, r4
 8003154:	6011      	str	r1, [r2, #0]
 8003156:	d1dd      	bne.n	8003114 <_free_r+0x28>
 8003158:	681c      	ldr	r4, [r3, #0]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	6053      	str	r3, [r2, #4]
 800315e:	4421      	add	r1, r4
 8003160:	6011      	str	r1, [r2, #0]
 8003162:	e7d7      	b.n	8003114 <_free_r+0x28>
 8003164:	d902      	bls.n	800316c <_free_r+0x80>
 8003166:	230c      	movs	r3, #12
 8003168:	6003      	str	r3, [r0, #0]
 800316a:	e7d3      	b.n	8003114 <_free_r+0x28>
 800316c:	6825      	ldr	r5, [r4, #0]
 800316e:	1961      	adds	r1, r4, r5
 8003170:	428b      	cmp	r3, r1
 8003172:	bf04      	itt	eq
 8003174:	6819      	ldreq	r1, [r3, #0]
 8003176:	685b      	ldreq	r3, [r3, #4]
 8003178:	6063      	str	r3, [r4, #4]
 800317a:	bf04      	itt	eq
 800317c:	1949      	addeq	r1, r1, r5
 800317e:	6021      	streq	r1, [r4, #0]
 8003180:	6054      	str	r4, [r2, #4]
 8003182:	e7c7      	b.n	8003114 <_free_r+0x28>
 8003184:	b003      	add	sp, #12
 8003186:	bd30      	pop	{r4, r5, pc}
 8003188:	20000090 	.word	0x20000090

0800318c <_malloc_r>:
 800318c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800318e:	1ccd      	adds	r5, r1, #3
 8003190:	f025 0503 	bic.w	r5, r5, #3
 8003194:	3508      	adds	r5, #8
 8003196:	2d0c      	cmp	r5, #12
 8003198:	bf38      	it	cc
 800319a:	250c      	movcc	r5, #12
 800319c:	2d00      	cmp	r5, #0
 800319e:	4606      	mov	r6, r0
 80031a0:	db01      	blt.n	80031a6 <_malloc_r+0x1a>
 80031a2:	42a9      	cmp	r1, r5
 80031a4:	d903      	bls.n	80031ae <_malloc_r+0x22>
 80031a6:	230c      	movs	r3, #12
 80031a8:	6033      	str	r3, [r6, #0]
 80031aa:	2000      	movs	r0, #0
 80031ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80031ae:	f000 f87d 	bl	80032ac <__malloc_lock>
 80031b2:	4921      	ldr	r1, [pc, #132]	; (8003238 <_malloc_r+0xac>)
 80031b4:	680a      	ldr	r2, [r1, #0]
 80031b6:	4614      	mov	r4, r2
 80031b8:	b99c      	cbnz	r4, 80031e2 <_malloc_r+0x56>
 80031ba:	4f20      	ldr	r7, [pc, #128]	; (800323c <_malloc_r+0xb0>)
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	b923      	cbnz	r3, 80031ca <_malloc_r+0x3e>
 80031c0:	4621      	mov	r1, r4
 80031c2:	4630      	mov	r0, r6
 80031c4:	f000 f862 	bl	800328c <_sbrk_r>
 80031c8:	6038      	str	r0, [r7, #0]
 80031ca:	4629      	mov	r1, r5
 80031cc:	4630      	mov	r0, r6
 80031ce:	f000 f85d 	bl	800328c <_sbrk_r>
 80031d2:	1c43      	adds	r3, r0, #1
 80031d4:	d123      	bne.n	800321e <_malloc_r+0x92>
 80031d6:	230c      	movs	r3, #12
 80031d8:	6033      	str	r3, [r6, #0]
 80031da:	4630      	mov	r0, r6
 80031dc:	f000 f86c 	bl	80032b8 <__malloc_unlock>
 80031e0:	e7e3      	b.n	80031aa <_malloc_r+0x1e>
 80031e2:	6823      	ldr	r3, [r4, #0]
 80031e4:	1b5b      	subs	r3, r3, r5
 80031e6:	d417      	bmi.n	8003218 <_malloc_r+0x8c>
 80031e8:	2b0b      	cmp	r3, #11
 80031ea:	d903      	bls.n	80031f4 <_malloc_r+0x68>
 80031ec:	6023      	str	r3, [r4, #0]
 80031ee:	441c      	add	r4, r3
 80031f0:	6025      	str	r5, [r4, #0]
 80031f2:	e004      	b.n	80031fe <_malloc_r+0x72>
 80031f4:	6863      	ldr	r3, [r4, #4]
 80031f6:	42a2      	cmp	r2, r4
 80031f8:	bf0c      	ite	eq
 80031fa:	600b      	streq	r3, [r1, #0]
 80031fc:	6053      	strne	r3, [r2, #4]
 80031fe:	4630      	mov	r0, r6
 8003200:	f000 f85a 	bl	80032b8 <__malloc_unlock>
 8003204:	f104 000b 	add.w	r0, r4, #11
 8003208:	1d23      	adds	r3, r4, #4
 800320a:	f020 0007 	bic.w	r0, r0, #7
 800320e:	1ac2      	subs	r2, r0, r3
 8003210:	d0cc      	beq.n	80031ac <_malloc_r+0x20>
 8003212:	1a1b      	subs	r3, r3, r0
 8003214:	50a3      	str	r3, [r4, r2]
 8003216:	e7c9      	b.n	80031ac <_malloc_r+0x20>
 8003218:	4622      	mov	r2, r4
 800321a:	6864      	ldr	r4, [r4, #4]
 800321c:	e7cc      	b.n	80031b8 <_malloc_r+0x2c>
 800321e:	1cc4      	adds	r4, r0, #3
 8003220:	f024 0403 	bic.w	r4, r4, #3
 8003224:	42a0      	cmp	r0, r4
 8003226:	d0e3      	beq.n	80031f0 <_malloc_r+0x64>
 8003228:	1a21      	subs	r1, r4, r0
 800322a:	4630      	mov	r0, r6
 800322c:	f000 f82e 	bl	800328c <_sbrk_r>
 8003230:	3001      	adds	r0, #1
 8003232:	d1dd      	bne.n	80031f0 <_malloc_r+0x64>
 8003234:	e7cf      	b.n	80031d6 <_malloc_r+0x4a>
 8003236:	bf00      	nop
 8003238:	20000090 	.word	0x20000090
 800323c:	20000094 	.word	0x20000094

08003240 <_realloc_r>:
 8003240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003242:	4607      	mov	r7, r0
 8003244:	4614      	mov	r4, r2
 8003246:	460e      	mov	r6, r1
 8003248:	b921      	cbnz	r1, 8003254 <_realloc_r+0x14>
 800324a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800324e:	4611      	mov	r1, r2
 8003250:	f7ff bf9c 	b.w	800318c <_malloc_r>
 8003254:	b922      	cbnz	r2, 8003260 <_realloc_r+0x20>
 8003256:	f7ff ff49 	bl	80030ec <_free_r>
 800325a:	4625      	mov	r5, r4
 800325c:	4628      	mov	r0, r5
 800325e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003260:	f000 f830 	bl	80032c4 <_malloc_usable_size_r>
 8003264:	42a0      	cmp	r0, r4
 8003266:	d20f      	bcs.n	8003288 <_realloc_r+0x48>
 8003268:	4621      	mov	r1, r4
 800326a:	4638      	mov	r0, r7
 800326c:	f7ff ff8e 	bl	800318c <_malloc_r>
 8003270:	4605      	mov	r5, r0
 8003272:	2800      	cmp	r0, #0
 8003274:	d0f2      	beq.n	800325c <_realloc_r+0x1c>
 8003276:	4631      	mov	r1, r6
 8003278:	4622      	mov	r2, r4
 800327a:	f7ff ff0f 	bl	800309c <memcpy>
 800327e:	4631      	mov	r1, r6
 8003280:	4638      	mov	r0, r7
 8003282:	f7ff ff33 	bl	80030ec <_free_r>
 8003286:	e7e9      	b.n	800325c <_realloc_r+0x1c>
 8003288:	4635      	mov	r5, r6
 800328a:	e7e7      	b.n	800325c <_realloc_r+0x1c>

0800328c <_sbrk_r>:
 800328c:	b538      	push	{r3, r4, r5, lr}
 800328e:	4d06      	ldr	r5, [pc, #24]	; (80032a8 <_sbrk_r+0x1c>)
 8003290:	2300      	movs	r3, #0
 8003292:	4604      	mov	r4, r0
 8003294:	4608      	mov	r0, r1
 8003296:	602b      	str	r3, [r5, #0]
 8003298:	f7fd fa98 	bl	80007cc <_sbrk>
 800329c:	1c43      	adds	r3, r0, #1
 800329e:	d102      	bne.n	80032a6 <_sbrk_r+0x1a>
 80032a0:	682b      	ldr	r3, [r5, #0]
 80032a2:	b103      	cbz	r3, 80032a6 <_sbrk_r+0x1a>
 80032a4:	6023      	str	r3, [r4, #0]
 80032a6:	bd38      	pop	{r3, r4, r5, pc}
 80032a8:	200000e0 	.word	0x200000e0

080032ac <__malloc_lock>:
 80032ac:	4801      	ldr	r0, [pc, #4]	; (80032b4 <__malloc_lock+0x8>)
 80032ae:	f000 b811 	b.w	80032d4 <__retarget_lock_acquire_recursive>
 80032b2:	bf00      	nop
 80032b4:	200000e8 	.word	0x200000e8

080032b8 <__malloc_unlock>:
 80032b8:	4801      	ldr	r0, [pc, #4]	; (80032c0 <__malloc_unlock+0x8>)
 80032ba:	f000 b80c 	b.w	80032d6 <__retarget_lock_release_recursive>
 80032be:	bf00      	nop
 80032c0:	200000e8 	.word	0x200000e8

080032c4 <_malloc_usable_size_r>:
 80032c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80032c8:	1f18      	subs	r0, r3, #4
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	bfbc      	itt	lt
 80032ce:	580b      	ldrlt	r3, [r1, r0]
 80032d0:	18c0      	addlt	r0, r0, r3
 80032d2:	4770      	bx	lr

080032d4 <__retarget_lock_acquire_recursive>:
 80032d4:	4770      	bx	lr

080032d6 <__retarget_lock_release_recursive>:
 80032d6:	4770      	bx	lr

080032d8 <_init>:
 80032d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032da:	bf00      	nop
 80032dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032de:	bc08      	pop	{r3}
 80032e0:	469e      	mov	lr, r3
 80032e2:	4770      	bx	lr

080032e4 <_fini>:
 80032e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032e6:	bf00      	nop
 80032e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032ea:	bc08      	pop	{r3}
 80032ec:	469e      	mov	lr, r3
 80032ee:	4770      	bx	lr
