src/display.o src/display.o: ../src/display.c \
 D:\BME\Doktori\Oktatas\2019F2\LaborMSC_FPGA\LaborForras\Workspace\Meres6\firmware\application\inc/display.h \
 ../../bsp/ps7_cortexa9_0/include/xil_types.h \
 D:\BME\Doktori\Oktatas\2019F2\LaborMSC_FPGA\LaborForras\Workspace\Meres6\firmware\application\inc/vga_modes.h \
 ../../bsp/ps7_cortexa9_0/include/xaxivdma.h \
 ../../bsp/ps7_cortexa9_0/include/xaxivdma_hw.h \
 ../../bsp/ps7_cortexa9_0/include/xil_types.h \
 ../../bsp/ps7_cortexa9_0/include/xil_io.h \
 ../../bsp/ps7_cortexa9_0/include/xil_printf.h \
 ../../bsp/ps7_cortexa9_0/include/xparameters.h \
 ../../bsp/ps7_cortexa9_0/include/xparameters_ps.h \
 ../../bsp/ps7_cortexa9_0/include/bspconfig.h \
 ../../bsp/ps7_cortexa9_0/include/xpseudo_asm.h \
 ../../bsp/ps7_cortexa9_0/include/xreg_cortexa9.h \
 ../../bsp/ps7_cortexa9_0/include/xpseudo_asm_gcc.h \
 ../../bsp/ps7_cortexa9_0/include/xaxivdma_i.h \
 ../../bsp/ps7_cortexa9_0/include/xdebug.h \
 ../../bsp/ps7_cortexa9_0/include/xstatus.h \
 ../../bsp/ps7_cortexa9_0/include/xil_assert.h \
 ../../bsp/ps7_cortexa9_0/include/xil_io.h \
 D:\BME\Doktori\Oktatas\2019F2\LaborMSC_FPGA\LaborForras\Workspace\Meres6\firmware\application\inc/vga_modes.h

D:\BME\Doktori\Oktatas\2019F2\LaborMSC_FPGA\LaborForras\Workspace\Meres6\firmware\application\inc/display.h:

../../bsp/ps7_cortexa9_0/include/xil_types.h:

D:\BME\Doktori\Oktatas\2019F2\LaborMSC_FPGA\LaborForras\Workspace\Meres6\firmware\application\inc/vga_modes.h:

../../bsp/ps7_cortexa9_0/include/xaxivdma.h:

../../bsp/ps7_cortexa9_0/include/xaxivdma_hw.h:

../../bsp/ps7_cortexa9_0/include/xil_types.h:

../../bsp/ps7_cortexa9_0/include/xil_io.h:

../../bsp/ps7_cortexa9_0/include/xil_printf.h:

../../bsp/ps7_cortexa9_0/include/xparameters.h:

../../bsp/ps7_cortexa9_0/include/xparameters_ps.h:

../../bsp/ps7_cortexa9_0/include/bspconfig.h:

../../bsp/ps7_cortexa9_0/include/xpseudo_asm.h:

../../bsp/ps7_cortexa9_0/include/xreg_cortexa9.h:

../../bsp/ps7_cortexa9_0/include/xpseudo_asm_gcc.h:

../../bsp/ps7_cortexa9_0/include/xaxivdma_i.h:

../../bsp/ps7_cortexa9_0/include/xdebug.h:

../../bsp/ps7_cortexa9_0/include/xstatus.h:

../../bsp/ps7_cortexa9_0/include/xil_assert.h:

../../bsp/ps7_cortexa9_0/include/xil_io.h:

D:\BME\Doktori\Oktatas\2019F2\LaborMSC_FPGA\LaborForras\Workspace\Meres6\firmware\application\inc/vga_modes.h:
