--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Programs\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 51973438 paths analyzed, 1080 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.379ns.
--------------------------------------------------------------------------------
Slack:                  0.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_2_1 (FF)
  Destination:          M_row_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.268ns (Levels of Logic = 9)
  Clock Path Skew:      -0.076ns (0.677 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_2_1 to M_row_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y44.AQ       Tcko                  0.430   position/M_pos_q_1_2
                                                       position/M_pos_q_2_1
    SLICE_X7Y40.B2       net (fanout=17)       2.061   position/M_pos_q_2_1
    SLICE_X7Y40.B        Tilo                  0.259   Mmux_row312
                                                       position/Mmux_row31_2
    SLICE_X2Y36.C3       net (fanout=4)        1.397   Mmux_row312
    SLICE_X2Y36.CMUX     Topcc                 0.469   Mmult_n1928_Madd1_cy[4]
                                                       Mmult_n1928_Madd1_lut<3>
                                                       Mmult_n1928_Madd1_cy<4>
    SLICE_X7Y31.A5       net (fanout=8)        1.400   Madd_n1929_Madd_lut[3]
    SLICE_X7Y31.A        Tilo                  0.259   N1850
                                                       Madd_n1929_Madd_cy<3>11
    SLICE_X20Y39.A4      net (fanout=10)       2.508   Madd_n1929_Madd_cy[3]
    SLICE_X20Y39.A       Tilo                  0.254   N1361
                                                       _n3096<5>11
    SLICE_X23Y25.A2      net (fanout=11)       2.108   _n3096<5>1
    SLICE_X23Y25.A       Tilo                  0.259   Mmux_M_row_d99
                                                       M_edge_detector_up_out2321_SW1
    SLICE_X20Y35.B5      net (fanout=1)        1.142   N1355
    SLICE_X20Y35.B       Tilo                  0.254   Mmux_M_row_d4141
                                                       M_edge_detector_up_out781
    SLICE_X21Y22.B2      net (fanout=6)        3.331   M_edge_detector_up_out_mmx_out8
    SLICE_X21Y22.B       Tilo                  0.259   Mmux_M_row_d54
                                                       Mmux_M_row_d547
    SLICE_X21Y21.D4      net (fanout=1)        1.041   Mmux_M_row_d546
    SLICE_X21Y21.D       Tilo                  0.259   N132
                                                       Mmux_M_row_d5415_SW0
    SLICE_X17Y23.A3      net (fanout=1)        1.205   N132
    SLICE_X17Y23.CLK     Tas                   0.373   M_row_q[15]
                                                       Mmux_M_row_d5416
                                                       M_row_q_14
    -------------------------------------------------  ---------------------------
    Total                                     19.268ns (3.075ns logic, 16.193ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  0.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_5_1 (FF)
  Destination:          M_row_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.285ns (Levels of Logic = 10)
  Clock Path Skew:      0.029ns (0.689 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_5_1 to M_row_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.BQ       Tcko                  0.525   position/M_pos_q_5_1
                                                       position/M_pos_q_5_1
    SLICE_X5Y41.B1       net (fanout=17)       1.424   position/M_pos_q_5_1
    SLICE_X5Y41.B        Tilo                  0.259   M_pos_q_1_3
                                                       position/Mmux_row21_1
    SLICE_X7Y41.A4       net (fanout=10)       0.540   Mmux_row212
    SLICE_X7Y41.A        Tilo                  0.259   M_position_row[2]
                                                       M_position_row[2]_PWR_1_o_equal_1433_o<2>1
    SLICE_X8Y26.A5       net (fanout=71)       3.931   M_position_row[2]_PWR_1_o_equal_1433_o
    SLICE_X8Y26.A        Tilo                  0.254   Mmux_M_row_d1042
                                                       M_position_row[2]_M_position_column[2]_AND_1250_o1
    SLICE_X8Y26.C1       net (fanout=21)       0.563   M_position_row[2]_M_position_column[2]_AND_1250_o
    SLICE_X8Y26.C        Tilo                  0.255   Mmux_M_row_d1042
                                                       Mmux_M_row_d1042
    SLICE_X15Y24.B6      net (fanout=84)       0.815   Mmux_M_row_d1042
    SLICE_X15Y24.B       Tilo                  0.259   N2249
                                                       Mmux_M_row_d11752_SW0
    SLICE_X15Y24.A5      net (fanout=1)        0.230   N2249
    SLICE_X15Y24.A       Tilo                  0.259   N2249
                                                       Mmux_M_row_d11752
    SLICE_X16Y17.C3      net (fanout=1)        1.087   Mmux_M_row_d11752
    SLICE_X16Y17.C       Tilo                  0.255   Mmux_M_row_d2074
                                                       Mmux_M_row_d11754
    SLICE_X8Y52.B3       net (fanout=32)       5.352   Mmux_M_row_d1175
    SLICE_X8Y52.B        Tilo                  0.254   N26
                                                       Mmux_M_row_d2347
    SLICE_X6Y51.C5       net (fanout=1)        0.697   Mmux_M_row_d2346
    SLICE_X6Y51.C        Tilo                  0.235   Mmux_M_row_d2344
                                                       Mmux_M_row_d23415_SW0
    SLICE_X6Y54.B3       net (fanout=1)        1.483   N195
    SLICE_X6Y54.CLK      Tas                   0.349   M_row_q[33]
                                                       Mmux_M_row_d23416
                                                       M_row_q_32
    -------------------------------------------------  ---------------------------
    Total                                     19.285ns (3.163ns logic, 16.122ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  0.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_1_1 (FF)
  Destination:          M_row_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.152ns (Levels of Logic = 9)
  Clock Path Skew:      -0.076ns (0.677 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_1_1 to M_row_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.AQ       Tcko                  0.525   position/M_pos_q_5_1
                                                       position/M_pos_q_1_1
    SLICE_X7Y40.B4       net (fanout=17)       1.850   position/M_pos_q_1_1
    SLICE_X7Y40.B        Tilo                  0.259   Mmux_row312
                                                       position/Mmux_row31_2
    SLICE_X2Y36.C3       net (fanout=4)        1.397   Mmux_row312
    SLICE_X2Y36.CMUX     Topcc                 0.469   Mmult_n1928_Madd1_cy[4]
                                                       Mmult_n1928_Madd1_lut<3>
                                                       Mmult_n1928_Madd1_cy<4>
    SLICE_X7Y31.A5       net (fanout=8)        1.400   Madd_n1929_Madd_lut[3]
    SLICE_X7Y31.A        Tilo                  0.259   N1850
                                                       Madd_n1929_Madd_cy<3>11
    SLICE_X20Y39.A4      net (fanout=10)       2.508   Madd_n1929_Madd_cy[3]
    SLICE_X20Y39.A       Tilo                  0.254   N1361
                                                       _n3096<5>11
    SLICE_X23Y25.A2      net (fanout=11)       2.108   _n3096<5>1
    SLICE_X23Y25.A       Tilo                  0.259   Mmux_M_row_d99
                                                       M_edge_detector_up_out2321_SW1
    SLICE_X20Y35.B5      net (fanout=1)        1.142   N1355
    SLICE_X20Y35.B       Tilo                  0.254   Mmux_M_row_d4141
                                                       M_edge_detector_up_out781
    SLICE_X21Y22.B2      net (fanout=6)        3.331   M_edge_detector_up_out_mmx_out8
    SLICE_X21Y22.B       Tilo                  0.259   Mmux_M_row_d54
                                                       Mmux_M_row_d547
    SLICE_X21Y21.D4      net (fanout=1)        1.041   Mmux_M_row_d546
    SLICE_X21Y21.D       Tilo                  0.259   N132
                                                       Mmux_M_row_d5415_SW0
    SLICE_X17Y23.A3      net (fanout=1)        1.205   N132
    SLICE_X17Y23.CLK     Tas                   0.373   M_row_q[15]
                                                       Mmux_M_row_d5416
                                                       M_row_q_14
    -------------------------------------------------  ---------------------------
    Total                                     19.152ns (3.170ns logic, 15.982ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  0.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_1_1 (FF)
  Destination:          M_row_q_40 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.148ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.599 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_1_1 to M_row_q_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.AQ       Tcko                  0.525   position/M_pos_q_5_1
                                                       position/M_pos_q_1_1
    SLICE_X6Y41.A4       net (fanout=17)       1.525   position/M_pos_q_1_1
    SLICE_X6Y41.A        Tilo                  0.235   N305
                                                       position/Mmux_row11
    SLICE_X4Y25.A5       net (fanout=125)      3.067   Mmux_row1
    SLICE_X4Y25.A        Tilo                  0.254   _n4237<5>1
                                                       Madd_n1950_Madd_xor<1>11
    SLICE_X1Y33.C5       net (fanout=42)       1.934   n1950<1>1
    SLICE_X1Y33.C        Tilo                  0.259   N85
                                                       M_row_q[48]_M_row_q[48]_AND_1292_o12_SW0
    SLICE_X3Y33.C1       net (fanout=1)        0.724   N85
    SLICE_X3Y33.C        Tilo                  0.259   M_row_q[48]_M_row_q[48]_AND_1292_o11
                                                       M_row_q[48]_M_row_q[48]_AND_1292_o13
    SLICE_X4Y23.A4       net (fanout=18)       2.269   M_row_q[48]_M_row_q[48]_AND_1292_o13
    SLICE_X4Y23.A        Tilo                  0.254   _n4482<5>2
                                                       M_row_q[48]_M_row_q[48]_AND_1292_o19_6
    SLICE_X23Y29.A6      net (fanout=24)       3.607   M_row_q[48]_M_row_q[48]_AND_1292_o195
    SLICE_X23Y29.A       Tilo                  0.259   N1213
                                                       Mmux_M_row_d3151411_SW5
    SLICE_X23Y29.B6      net (fanout=1)        0.143   N1503
    SLICE_X23Y29.B       Tilo                  0.259   N1213
                                                       Mmux_M_row_d3157
    SLICE_X16Y28.D6      net (fanout=2)        1.071   Mmux_M_row_d3156
    SLICE_X16Y28.CMUX    Topdc                 0.456   N746
                                                       Mmux_M_row_d31514_SW0_SW1_F
                                                       Mmux_M_row_d31514_SW0_SW1
    SLICE_X16Y29.B2      net (fanout=1)        0.731   N1599
    SLICE_X16Y29.B       Tilo                  0.254   Mmux_M_row_d1014
                                                       Mmux_M_row_d31514
    SLICE_X16Y34.A5      net (fanout=1)        0.724   Mmux_M_row_d31513
    SLICE_X16Y34.CLK     Tas                   0.339   M_row_q[40]
                                                       Mmux_M_row_d31517
                                                       M_row_q_40
    -------------------------------------------------  ---------------------------
    Total                                     19.148ns (3.353ns logic, 15.795ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  0.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_2_1 (FF)
  Destination:          M_row_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.122ns (Levels of Logic = 9)
  Clock Path Skew:      -0.076ns (0.677 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_2_1 to M_row_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y44.AQ       Tcko                  0.430   position/M_pos_q_1_2
                                                       position/M_pos_q_2_1
    SLICE_X7Y40.B2       net (fanout=17)       2.061   position/M_pos_q_2_1
    SLICE_X7Y40.B        Tilo                  0.259   Mmux_row312
                                                       position/Mmux_row31_2
    SLICE_X2Y36.B4       net (fanout=4)        1.107   Mmux_row312
    SLICE_X2Y36.CMUX     Topbc                 0.613   Mmult_n1928_Madd1_cy[4]
                                                       Mmult_n1928_Madd1_lut<2>
                                                       Mmult_n1928_Madd1_cy<4>
    SLICE_X7Y31.A5       net (fanout=8)        1.400   Madd_n1929_Madd_lut[3]
    SLICE_X7Y31.A        Tilo                  0.259   N1850
                                                       Madd_n1929_Madd_cy<3>11
    SLICE_X20Y39.A4      net (fanout=10)       2.508   Madd_n1929_Madd_cy[3]
    SLICE_X20Y39.A       Tilo                  0.254   N1361
                                                       _n3096<5>11
    SLICE_X23Y25.A2      net (fanout=11)       2.108   _n3096<5>1
    SLICE_X23Y25.A       Tilo                  0.259   Mmux_M_row_d99
                                                       M_edge_detector_up_out2321_SW1
    SLICE_X20Y35.B5      net (fanout=1)        1.142   N1355
    SLICE_X20Y35.B       Tilo                  0.254   Mmux_M_row_d4141
                                                       M_edge_detector_up_out781
    SLICE_X21Y22.B2      net (fanout=6)        3.331   M_edge_detector_up_out_mmx_out8
    SLICE_X21Y22.B       Tilo                  0.259   Mmux_M_row_d54
                                                       Mmux_M_row_d547
    SLICE_X21Y21.D4      net (fanout=1)        1.041   Mmux_M_row_d546
    SLICE_X21Y21.D       Tilo                  0.259   N132
                                                       Mmux_M_row_d5415_SW0
    SLICE_X17Y23.A3      net (fanout=1)        1.205   N132
    SLICE_X17Y23.CLK     Tas                   0.373   M_row_q[15]
                                                       Mmux_M_row_d5416
                                                       M_row_q_14
    -------------------------------------------------  ---------------------------
    Total                                     19.122ns (3.219ns logic, 15.903ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  0.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_4_1 (FF)
  Destination:          M_row_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.121ns (Levels of Logic = 9)
  Clock Path Skew:      -0.074ns (0.677 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_4_1 to M_row_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.DQ       Tcko                  0.525   position/M_pos_q_4_1
                                                       position/M_pos_q_4_1
    SLICE_X7Y44.A2       net (fanout=17)       1.035   position/M_pos_q_4_1
    SLICE_X7Y44.A        Tilo                  0.259   N1610
                                                       position/Mmux_column21_1
    SLICE_X16Y40.B6      net (fanout=14)       1.119   Mmux_column21
    SLICE_X16Y40.B       Tilo                  0.254   N1181
                                                       position/Mmux_column22
    SLICE_X7Y31.A2       net (fanout=50)       2.677   M_position_column[1]
    SLICE_X7Y31.A        Tilo                  0.259   N1850
                                                       Madd_n1929_Madd_cy<3>11
    SLICE_X20Y39.A4      net (fanout=10)       2.508   Madd_n1929_Madd_cy[3]
    SLICE_X20Y39.A       Tilo                  0.254   N1361
                                                       _n3096<5>11
    SLICE_X23Y25.A2      net (fanout=11)       2.108   _n3096<5>1
    SLICE_X23Y25.A       Tilo                  0.259   Mmux_M_row_d99
                                                       M_edge_detector_up_out2321_SW1
    SLICE_X20Y35.B5      net (fanout=1)        1.142   N1355
    SLICE_X20Y35.B       Tilo                  0.254   Mmux_M_row_d4141
                                                       M_edge_detector_up_out781
    SLICE_X21Y22.B2      net (fanout=6)        3.331   M_edge_detector_up_out_mmx_out8
    SLICE_X21Y22.B       Tilo                  0.259   Mmux_M_row_d54
                                                       Mmux_M_row_d547
    SLICE_X21Y21.D4      net (fanout=1)        1.041   Mmux_M_row_d546
    SLICE_X21Y21.D       Tilo                  0.259   N132
                                                       Mmux_M_row_d5415_SW0
    SLICE_X17Y23.A3      net (fanout=1)        1.205   N132
    SLICE_X17Y23.CLK     Tas                   0.373   M_row_q[15]
                                                       Mmux_M_row_d5416
                                                       M_row_q_14
    -------------------------------------------------  ---------------------------
    Total                                     19.121ns (2.955ns logic, 16.166ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  0.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_6 (FF)
  Destination:          M_row_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.115ns (Levels of Logic = 7)
  Clock Path Skew:      -0.072ns (0.596 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_6 to M_row_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y46.AQ       Tcko                  0.476   M_pos_q_6
                                                       position/M_pos_q_6
    SLICE_X10Y21.A2      net (fanout=333)      4.250   M_pos_q_6
    SLICE_X10Y21.A       Tilo                  0.235   N1916
                                                       Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_Madd1_xor<1>11
    SLICE_X15Y48.A1      net (fanout=57)       4.532   n1942<1>1
    SLICE_X15Y48.A       Tilo                  0.259   N1074
                                                       _n3891<5>11
    SLICE_X14Y30.D1      net (fanout=14)       5.004   _n3891<5>1
    SLICE_X14Y30.D       Tilo                  0.235   M_edge_detector_down_out_mmx_out181
                                                       M_edge_detector_down_out921
    SLICE_X14Y31.D2      net (fanout=4)        0.957   M_edge_detector_down_out_mmx_out181
    SLICE_X14Y31.D       Tilo                  0.235   _n3607_mmx_out5
                                                       _n360753
    SLICE_X14Y31.C6      net (fanout=3)        0.156   _n3607_mmx_out5
    SLICE_X14Y31.C       Tilo                  0.235   _n3607_mmx_out5
                                                       Mmux_M_row_d94
    SLICE_X16Y32.CX      net (fanout=2)        0.849   Mmux_M_row_d93
    SLICE_X16Y32.CMUX    Tcxc                  0.182   Mmux_M_row_d95
                                                       Mmux_M_row_d917_SW0
    SLICE_X16Y36.B4      net (fanout=1)        1.171   N1405
    SLICE_X16Y36.CLK     Tas                   0.339   M_row_q[1]
                                                       Mmux_M_row_d918
                                                       M_row_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.115ns (2.196ns logic, 16.919ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack:                  0.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_2_3 (FF)
  Destination:          M_row_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.113ns (Levels of Logic = 8)
  Clock Path Skew:      -0.068ns (0.596 - 0.664)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_2_3 to M_row_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.AQ       Tcko                  0.476   M_pos_q_2_3
                                                       position/M_pos_q_2_3
    SLICE_X8Y36.A2       net (fanout=4)        2.260   M_pos_q_2_3
    SLICE_X8Y36.AMUX     Topaa                 0.456   Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_Madd3_cy[4]
                                                       Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_Madd3_lut<1>
                                                       Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_Madd3_cy<4>
    SLICE_X10Y21.A4      net (fanout=8)        1.532   Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_1
    SLICE_X10Y21.A       Tilo                  0.235   N1916
                                                       Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_Madd1_xor<1>11
    SLICE_X15Y48.A1      net (fanout=57)       4.532   n1942<1>1
    SLICE_X15Y48.A       Tilo                  0.259   N1074
                                                       _n3891<5>11
    SLICE_X14Y30.D1      net (fanout=14)       5.004   _n3891<5>1
    SLICE_X14Y30.D       Tilo                  0.235   M_edge_detector_down_out_mmx_out181
                                                       M_edge_detector_down_out921
    SLICE_X14Y31.D2      net (fanout=4)        0.957   M_edge_detector_down_out_mmx_out181
    SLICE_X14Y31.D       Tilo                  0.235   _n3607_mmx_out5
                                                       _n360753
    SLICE_X14Y31.C6      net (fanout=3)        0.156   _n3607_mmx_out5
    SLICE_X14Y31.C       Tilo                  0.235   _n3607_mmx_out5
                                                       Mmux_M_row_d94
    SLICE_X16Y32.CX      net (fanout=2)        0.849   Mmux_M_row_d93
    SLICE_X16Y32.CMUX    Tcxc                  0.182   Mmux_M_row_d95
                                                       Mmux_M_row_d917_SW0
    SLICE_X16Y36.B4      net (fanout=1)        1.171   N1405
    SLICE_X16Y36.CLK     Tas                   0.339   M_row_q[1]
                                                       Mmux_M_row_d918
                                                       M_row_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.113ns (2.652ns logic, 16.461ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  0.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_0_1 (FF)
  Destination:          M_row_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.098ns (Levels of Logic = 9)
  Clock Path Skew:      -0.077ns (0.677 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_0_1 to M_row_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y45.AQ       Tcko                  0.525   position/M_pos_q_0_2
                                                       position/M_pos_q_0_1
    SLICE_X7Y44.A1       net (fanout=11)       1.012   position/M_pos_q_0_1
    SLICE_X7Y44.A        Tilo                  0.259   N1610
                                                       position/Mmux_column21_1
    SLICE_X16Y40.B6      net (fanout=14)       1.119   Mmux_column21
    SLICE_X16Y40.B       Tilo                  0.254   N1181
                                                       position/Mmux_column22
    SLICE_X7Y31.A2       net (fanout=50)       2.677   M_position_column[1]
    SLICE_X7Y31.A        Tilo                  0.259   N1850
                                                       Madd_n1929_Madd_cy<3>11
    SLICE_X20Y39.A4      net (fanout=10)       2.508   Madd_n1929_Madd_cy[3]
    SLICE_X20Y39.A       Tilo                  0.254   N1361
                                                       _n3096<5>11
    SLICE_X23Y25.A2      net (fanout=11)       2.108   _n3096<5>1
    SLICE_X23Y25.A       Tilo                  0.259   Mmux_M_row_d99
                                                       M_edge_detector_up_out2321_SW1
    SLICE_X20Y35.B5      net (fanout=1)        1.142   N1355
    SLICE_X20Y35.B       Tilo                  0.254   Mmux_M_row_d4141
                                                       M_edge_detector_up_out781
    SLICE_X21Y22.B2      net (fanout=6)        3.331   M_edge_detector_up_out_mmx_out8
    SLICE_X21Y22.B       Tilo                  0.259   Mmux_M_row_d54
                                                       Mmux_M_row_d547
    SLICE_X21Y21.D4      net (fanout=1)        1.041   Mmux_M_row_d546
    SLICE_X21Y21.D       Tilo                  0.259   N132
                                                       Mmux_M_row_d5415_SW0
    SLICE_X17Y23.A3      net (fanout=1)        1.205   N132
    SLICE_X17Y23.CLK     Tas                   0.373   M_row_q[15]
                                                       Mmux_M_row_d5416
                                                       M_row_q_14
    -------------------------------------------------  ---------------------------
    Total                                     19.098ns (2.955ns logic, 16.143ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  0.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_6 (FF)
  Destination:          M_row_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.103ns (Levels of Logic = 7)
  Clock Path Skew:      -0.072ns (0.596 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_6 to M_row_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y46.AQ       Tcko                  0.476   M_pos_q_6
                                                       position/M_pos_q_6
    SLICE_X10Y21.A2      net (fanout=333)      4.250   M_pos_q_6
    SLICE_X10Y21.A       Tilo                  0.235   N1916
                                                       Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_Madd1_xor<1>11
    SLICE_X15Y48.A1      net (fanout=57)       4.532   n1942<1>1
    SLICE_X15Y48.A       Tilo                  0.259   N1074
                                                       _n3891<5>11
    SLICE_X14Y30.D1      net (fanout=14)       5.004   _n3891<5>1
    SLICE_X14Y30.D       Tilo                  0.235   M_edge_detector_down_out_mmx_out181
                                                       M_edge_detector_down_out921
    SLICE_X14Y31.A3      net (fanout=4)        0.555   M_edge_detector_down_out_mmx_out181
    SLICE_X14Y31.A       Tilo                  0.235   _n3607_mmx_out5
                                                       M_edge_detector_left_out421
    SLICE_X14Y31.C1      net (fanout=3)        0.546   M_edge_detector_left_out_mmx_out136
    SLICE_X14Y31.C       Tilo                  0.235   _n3607_mmx_out5
                                                       Mmux_M_row_d94
    SLICE_X16Y32.CX      net (fanout=2)        0.849   Mmux_M_row_d93
    SLICE_X16Y32.CMUX    Tcxc                  0.182   Mmux_M_row_d95
                                                       Mmux_M_row_d917_SW0
    SLICE_X16Y36.B4      net (fanout=1)        1.171   N1405
    SLICE_X16Y36.CLK     Tas                   0.339   M_row_q[1]
                                                       Mmux_M_row_d918
                                                       M_row_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.103ns (2.196ns logic, 16.907ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack:                  0.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_2_3 (FF)
  Destination:          M_row_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.101ns (Levels of Logic = 8)
  Clock Path Skew:      -0.068ns (0.596 - 0.664)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_2_3 to M_row_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.AQ       Tcko                  0.476   M_pos_q_2_3
                                                       position/M_pos_q_2_3
    SLICE_X8Y36.A2       net (fanout=4)        2.260   M_pos_q_2_3
    SLICE_X8Y36.AMUX     Topaa                 0.456   Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_Madd3_cy[4]
                                                       Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_Madd3_lut<1>
                                                       Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_Madd3_cy<4>
    SLICE_X10Y21.A4      net (fanout=8)        1.532   Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_1
    SLICE_X10Y21.A       Tilo                  0.235   N1916
                                                       Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_Madd1_xor<1>11
    SLICE_X15Y48.A1      net (fanout=57)       4.532   n1942<1>1
    SLICE_X15Y48.A       Tilo                  0.259   N1074
                                                       _n3891<5>11
    SLICE_X14Y30.D1      net (fanout=14)       5.004   _n3891<5>1
    SLICE_X14Y30.D       Tilo                  0.235   M_edge_detector_down_out_mmx_out181
                                                       M_edge_detector_down_out921
    SLICE_X14Y31.A3      net (fanout=4)        0.555   M_edge_detector_down_out_mmx_out181
    SLICE_X14Y31.A       Tilo                  0.235   _n3607_mmx_out5
                                                       M_edge_detector_left_out421
    SLICE_X14Y31.C1      net (fanout=3)        0.546   M_edge_detector_left_out_mmx_out136
    SLICE_X14Y31.C       Tilo                  0.235   _n3607_mmx_out5
                                                       Mmux_M_row_d94
    SLICE_X16Y32.CX      net (fanout=2)        0.849   Mmux_M_row_d93
    SLICE_X16Y32.CMUX    Tcxc                  0.182   Mmux_M_row_d95
                                                       Mmux_M_row_d917_SW0
    SLICE_X16Y36.B4      net (fanout=1)        1.171   N1405
    SLICE_X16Y36.CLK     Tas                   0.339   M_row_q[1]
                                                       Mmux_M_row_d918
                                                       M_row_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.101ns (2.652ns logic, 16.449ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  0.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_4_1 (FF)
  Destination:          M_row_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.168ns (Levels of Logic = 10)
  Clock Path Skew:      -0.001ns (0.750 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_4_1 to M_row_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.DQ       Tcko                  0.525   position/M_pos_q_4_1
                                                       position/M_pos_q_4_1
    SLICE_X4Y42.A4       net (fanout=17)       1.546   position/M_pos_q_4_1
    SLICE_X4Y42.AMUX     Topaa                 0.456   position/M_pos_q_4_2
                                                       position/Mmux_row212
                                                       Mmult_n1916_Madd1_cy<4>
    SLICE_X4Y45.D5       net (fanout=40)       0.754   n1916[1]
    SLICE_X4Y45.D        Tilo                  0.254   position/M_pos_q_0_2
                                                       n1953<1>11_1
    SLICE_X5Y33.A4       net (fanout=12)       2.390   n1953<1>11
    SLICE_X5Y33.A        Tilo                  0.259   Sh12322
                                                       Sh18141
    SLICE_X9Y43.C3       net (fanout=2)        1.810   Sh1814
    SLICE_X9Y43.C        Tilo                  0.259   _n2867<5>1
                                                       M_row_q[48]_M_row_q[48]_AND_1293_o2
    SLICE_X13Y42.A4      net (fanout=3)        0.908   M_row_q[48]_M_row_q[48]_AND_1293_o2
    SLICE_X13Y42.A       Tilo                  0.259   Mmux_M_row_d3072
                                                       M_row_q[48]_M_row_q[48]_AND_1293_o6
    SLICE_X19Y49.A6      net (fanout=19)       2.685   M_row_q[48]_M_row_q[48]_AND_1293_o6
    SLICE_X19Y49.A       Tilo                  0.259   M_edge_detector_left_out151
                                                       M_row_q[48]_M_row_q[48]_AND_1293_o16_4
    SLICE_X17Y20.C4      net (fanout=18)       2.346   M_row_q[48]_M_row_q[48]_AND_1293_o163
    SLICE_X17Y20.C       Tilo                  0.259   M_edge_detector_left_out902
                                                       M_edge_detector_left_out9021
    SLICE_X19Y16.D5      net (fanout=2)        1.559   M_edge_detector_left_out902
    SLICE_X19Y16.D       Tilo                  0.259   Mmux_M_row_d2075
                                                       Mmux_M_row_d2076
    SLICE_X19Y16.C6      net (fanout=1)        0.143   Mmux_M_row_d2075
    SLICE_X19Y16.C       Tilo                  0.259   Mmux_M_row_d2075
                                                       Mmux_M_row_d2077
    SLICE_X12Y15.A2      net (fanout=1)        1.640   Mmux_M_row_d2076
    SLICE_X12Y15.CLK     Tas                   0.339   M_row_q[3]
                                                       Mmux_M_row_d20714
                                                       M_row_q_2
    -------------------------------------------------  ---------------------------
    Total                                     19.168ns (3.387ns logic, 15.781ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  0.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_1_1 (FF)
  Destination:          M_row_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.167ns (Levels of Logic = 9)
  Clock Path Skew:      0.029ns (0.689 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_1_1 to M_row_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.AQ       Tcko                  0.525   position/M_pos_q_5_1
                                                       position/M_pos_q_1_1
    SLICE_X7Y43.B4       net (fanout=17)       2.246   position/M_pos_q_1_1
    SLICE_X7Y43.B        Tilo                  0.259   N1617
                                                       position/Mmux_column31
    SLICE_X8Y20.D2       net (fanout=116)      3.435   Mmux_column3
    SLICE_X8Y20.D        Tilo                  0.254   N0
                                                       Mmux_M_row_d1042_SW0
    SLICE_X8Y26.C5       net (fanout=1)        0.918   N0
    SLICE_X8Y26.C        Tilo                  0.255   Mmux_M_row_d1042
                                                       Mmux_M_row_d1042
    SLICE_X15Y24.B6      net (fanout=84)       0.815   Mmux_M_row_d1042
    SLICE_X15Y24.B       Tilo                  0.259   N2249
                                                       Mmux_M_row_d11752_SW0
    SLICE_X15Y24.A5      net (fanout=1)        0.230   N2249
    SLICE_X15Y24.A       Tilo                  0.259   N2249
                                                       Mmux_M_row_d11752
    SLICE_X16Y17.C3      net (fanout=1)        1.087   Mmux_M_row_d11752
    SLICE_X16Y17.C       Tilo                  0.255   Mmux_M_row_d2074
                                                       Mmux_M_row_d11754
    SLICE_X8Y52.B3       net (fanout=32)       5.352   Mmux_M_row_d1175
    SLICE_X8Y52.B        Tilo                  0.254   N26
                                                       Mmux_M_row_d2347
    SLICE_X6Y51.C5       net (fanout=1)        0.697   Mmux_M_row_d2346
    SLICE_X6Y51.C        Tilo                  0.235   Mmux_M_row_d2344
                                                       Mmux_M_row_d23415_SW0
    SLICE_X6Y54.B3       net (fanout=1)        1.483   N195
    SLICE_X6Y54.CLK      Tas                   0.349   M_row_q[33]
                                                       Mmux_M_row_d23416
                                                       M_row_q_32
    -------------------------------------------------  ---------------------------
    Total                                     19.167ns (2.904ns logic, 16.263ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  0.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_6 (FF)
  Destination:          M_row_q_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.152ns (Levels of Logic = 8)
  Clock Path Skew:      0.015ns (0.683 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_6 to M_row_q_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y46.AQ       Tcko                  0.476   M_pos_q_6
                                                       position/M_pos_q_6
    SLICE_X10Y21.A2      net (fanout=333)      4.250   M_pos_q_6
    SLICE_X10Y21.A       Tilo                  0.235   N1916
                                                       Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_Madd1_xor<1>11
    SLICE_X15Y48.A1      net (fanout=57)       4.532   n1942<1>1
    SLICE_X15Y48.A       Tilo                  0.259   N1074
                                                       _n3891<5>11
    SLICE_X11Y33.B3      net (fanout=14)       2.681   _n3891<5>1
    SLICE_X11Y33.B       Tilo                  0.259   N329
                                                       M_edge_detector_down_out181111_SW0
    SLICE_X10Y47.B5      net (fanout=2)        1.170   N327
    SLICE_X10Y47.B       Tilo                  0.235   M_edge_detector_left_out_mmx_out89
                                                       M_edge_detector_down_out201
    SLICE_X10Y47.D1      net (fanout=4)        0.563   M_edge_detector_down_out_mmx_out116
    SLICE_X10Y47.D       Tilo                  0.235   M_edge_detector_left_out_mmx_out89
                                                       M_edge_detector_left_out1351
    SLICE_X10Y46.A1      net (fanout=3)        0.935   M_edge_detector_left_out_mmx_out89
    SLICE_X10Y46.A       Tilo                  0.235   Mmux_M_row_d270
                                                       Mmux_M_row_d2704
    SLICE_X8Y45.CX       net (fanout=2)        0.662   Mmux_M_row_d2703
    SLICE_X8Y45.CMUX     Tcxc                  0.182   Mmux_M_row_d2705
                                                       Mmux_M_row_d27016_SW0
    SLICE_X11Y53.A1      net (fanout=1)        1.870   N1396
    SLICE_X11Y53.CLK     Tas                   0.373   M_row_q[37]
                                                       Mmux_M_row_d27017
                                                       M_row_q_36
    -------------------------------------------------  ---------------------------
    Total                                     19.152ns (2.489ns logic, 16.663ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack:                  0.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_2_3 (FF)
  Destination:          M_row_q_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.150ns (Levels of Logic = 9)
  Clock Path Skew:      0.019ns (0.683 - 0.664)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_2_3 to M_row_q_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.AQ       Tcko                  0.476   M_pos_q_2_3
                                                       position/M_pos_q_2_3
    SLICE_X8Y36.A2       net (fanout=4)        2.260   M_pos_q_2_3
    SLICE_X8Y36.AMUX     Topaa                 0.456   Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_Madd3_cy[4]
                                                       Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_Madd3_lut<1>
                                                       Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_Madd3_cy<4>
    SLICE_X10Y21.A4      net (fanout=8)        1.532   Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_1
    SLICE_X10Y21.A       Tilo                  0.235   N1916
                                                       Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_Madd1_xor<1>11
    SLICE_X15Y48.A1      net (fanout=57)       4.532   n1942<1>1
    SLICE_X15Y48.A       Tilo                  0.259   N1074
                                                       _n3891<5>11
    SLICE_X11Y33.B3      net (fanout=14)       2.681   _n3891<5>1
    SLICE_X11Y33.B       Tilo                  0.259   N329
                                                       M_edge_detector_down_out181111_SW0
    SLICE_X10Y47.B5      net (fanout=2)        1.170   N327
    SLICE_X10Y47.B       Tilo                  0.235   M_edge_detector_left_out_mmx_out89
                                                       M_edge_detector_down_out201
    SLICE_X10Y47.D1      net (fanout=4)        0.563   M_edge_detector_down_out_mmx_out116
    SLICE_X10Y47.D       Tilo                  0.235   M_edge_detector_left_out_mmx_out89
                                                       M_edge_detector_left_out1351
    SLICE_X10Y46.A1      net (fanout=3)        0.935   M_edge_detector_left_out_mmx_out89
    SLICE_X10Y46.A       Tilo                  0.235   Mmux_M_row_d270
                                                       Mmux_M_row_d2704
    SLICE_X8Y45.CX       net (fanout=2)        0.662   Mmux_M_row_d2703
    SLICE_X8Y45.CMUX     Tcxc                  0.182   Mmux_M_row_d2705
                                                       Mmux_M_row_d27016_SW0
    SLICE_X11Y53.A1      net (fanout=1)        1.870   N1396
    SLICE_X11Y53.CLK     Tas                   0.373   M_row_q[37]
                                                       Mmux_M_row_d27017
                                                       M_row_q_36
    -------------------------------------------------  ---------------------------
    Total                                     19.150ns (2.945ns logic, 16.205ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  0.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_1_1 (FF)
  Destination:          M_row_q_38 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.106ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.650 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_1_1 to M_row_q_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.AQ       Tcko                  0.525   position/M_pos_q_5_1
                                                       position/M_pos_q_1_1
    SLICE_X6Y41.A4       net (fanout=17)       1.525   position/M_pos_q_1_1
    SLICE_X6Y41.A        Tilo                  0.235   N305
                                                       position/Mmux_row11
    SLICE_X10Y29.A3      net (fanout=125)      3.842   Mmux_row1
    SLICE_X10Y29.A       Tilo                  0.235   _n3418
                                                       Madd_n1918_Madd_xor<1>11
    SLICE_X18Y52.C4      net (fanout=119)      4.744   n1918<1>1
    SLICE_X18Y52.C       Tilo                  0.235   Mmux_M_row_d28811
                                                       _n3396<5>1
    SLICE_X8Y31.B2       net (fanout=11)       3.290   _n3396
    SLICE_X8Y31.B        Tilo                  0.254   Mmux_M_row_d26111
                                                       _n339621_SW1
    SLICE_X18Y53.B6      net (fanout=1)        2.209   N865
    SLICE_X18Y53.B       Tilo                  0.235   Mmux_M_row_d2887
                                                       Mmux_M_row_d2885
    SLICE_X18Y53.A5      net (fanout=2)        0.203   Mmux_M_row_d2884
    SLICE_X18Y53.A       Tilo                  0.235   Mmux_M_row_d2887
                                                       Mmux_M_row_d28815_SW0
    SLICE_X14Y55.A2      net (fanout=1)        0.990   N126
    SLICE_X14Y55.CLK     Tas                   0.349   M_row_q[39]
                                                       Mmux_M_row_d28816
                                                       M_row_q_38
    -------------------------------------------------  ---------------------------
    Total                                     19.106ns (2.303ns logic, 16.803ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack:                  0.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_1_1 (FF)
  Destination:          M_row_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.047ns (Levels of Logic = 9)
  Clock Path Skew:      -0.055ns (0.605 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_1_1 to M_row_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.AQ       Tcko                  0.525   position/M_pos_q_5_1
                                                       position/M_pos_q_1_1
    SLICE_X4Y40.B3       net (fanout=17)       1.055   position/M_pos_q_1_1
    SLICE_X4Y40.B        Tilo                  0.254   n1961<2>1
                                                       position/Mmux_row11_2
    SLICE_X5Y45.A1       net (fanout=21)       1.939   Mmux_row111
    SLICE_X5Y45.A        Tilo                  0.259   N1860
                                                       Madd_n1961_Madd_cy<3>1_SW0
    SLICE_X5Y45.B4       net (fanout=3)        1.698   N8
    SLICE_X5Y45.B        Tilo                  0.259   N1860
                                                       Madd_n1961_Madd_cy<3>1
    SLICE_X19Y33.D2      net (fanout=43)       2.517   Madd_n1961_Madd_cy[3]
    SLICE_X19Y33.D       Tilo                  0.259   _n4677<5>1
                                                       _n4677<5>11
    SLICE_X20Y48.B2      net (fanout=15)       5.288   _n4677<5>1
    SLICE_X20Y48.B       Tilo                  0.254   Mmux_M_row_d4241
                                                       Mmux_M_row_d42411
    SLICE_X18Y47.D4      net (fanout=6)        0.901   Mmux_M_row_d4241
    SLICE_X18Y47.D       Tilo                  0.235   M_edge_detector_left_out_mmx_out143
                                                       M_edge_detector_left_out501
    SLICE_X21Y46.B2      net (fanout=3)        1.175   M_edge_detector_left_out_mmx_out143
    SLICE_X21Y46.B       Tilo                  0.259   Mmux_M_row_d432
                                                       Mmux_M_row_d4324
    SLICE_X20Y43.CX      net (fanout=2)        0.704   Mmux_M_row_d4323
    SLICE_X20Y43.CMUX    Tcxc                  0.182   Mmux_M_row_d4325
                                                       Mmux_M_row_d43216_SW0
    SLICE_X20Y46.B2      net (fanout=1)        0.945   N1393
    SLICE_X20Y46.CLK     Tas                   0.339   M_row_q[9]
                                                       Mmux_M_row_d43217
                                                       M_row_q_8
    -------------------------------------------------  ---------------------------
    Total                                     19.047ns (2.825ns logic, 16.222ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack:                  0.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_4_1 (FF)
  Destination:          M_row_q_40 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.041ns (Levels of Logic = 10)
  Clock Path Skew:      -0.059ns (0.599 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_4_1 to M_row_q_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.DQ       Tcko                  0.525   position/M_pos_q_4_1
                                                       position/M_pos_q_4_1
    SLICE_X4Y42.A4       net (fanout=17)       1.546   position/M_pos_q_4_1
    SLICE_X4Y42.AMUX     Topaa                 0.456   position/M_pos_q_4_2
                                                       position/Mmux_row212
                                                       Mmult_n1916_Madd1_cy<4>
    SLICE_X4Y25.A4       net (fanout=40)       2.718   n1916[1]
    SLICE_X4Y25.A        Tilo                  0.254   _n4237<5>1
                                                       Madd_n1950_Madd_xor<1>11
    SLICE_X1Y33.C5       net (fanout=42)       1.934   n1950<1>1
    SLICE_X1Y33.C        Tilo                  0.259   N85
                                                       M_row_q[48]_M_row_q[48]_AND_1292_o12_SW0
    SLICE_X3Y33.C1       net (fanout=1)        0.724   N85
    SLICE_X3Y33.C        Tilo                  0.259   M_row_q[48]_M_row_q[48]_AND_1292_o11
                                                       M_row_q[48]_M_row_q[48]_AND_1292_o13
    SLICE_X4Y23.A4       net (fanout=18)       2.269   M_row_q[48]_M_row_q[48]_AND_1292_o13
    SLICE_X4Y23.A        Tilo                  0.254   _n4482<5>2
                                                       M_row_q[48]_M_row_q[48]_AND_1292_o19_6
    SLICE_X23Y29.A6      net (fanout=24)       3.607   M_row_q[48]_M_row_q[48]_AND_1292_o195
    SLICE_X23Y29.A       Tilo                  0.259   N1213
                                                       Mmux_M_row_d3151411_SW5
    SLICE_X23Y29.B6      net (fanout=1)        0.143   N1503
    SLICE_X23Y29.B       Tilo                  0.259   N1213
                                                       Mmux_M_row_d3157
    SLICE_X16Y28.D6      net (fanout=2)        1.071   Mmux_M_row_d3156
    SLICE_X16Y28.CMUX    Topdc                 0.456   N746
                                                       Mmux_M_row_d31514_SW0_SW1_F
                                                       Mmux_M_row_d31514_SW0_SW1
    SLICE_X16Y29.B2      net (fanout=1)        0.731   N1599
    SLICE_X16Y29.B       Tilo                  0.254   Mmux_M_row_d1014
                                                       Mmux_M_row_d31514
    SLICE_X16Y34.A5      net (fanout=1)        0.724   Mmux_M_row_d31513
    SLICE_X16Y34.CLK     Tas                   0.339   M_row_q[40]
                                                       Mmux_M_row_d31517
                                                       M_row_q_40
    -------------------------------------------------  ---------------------------
    Total                                     19.041ns (3.574ns logic, 15.467ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  0.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_1_1 (FF)
  Destination:          M_row_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.021ns (Levels of Logic = 12)
  Clock Path Skew:      -0.065ns (0.688 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_1_1 to M_row_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.AQ       Tcko                  0.525   position/M_pos_q_5_1
                                                       position/M_pos_q_1_1
    SLICE_X4Y40.B3       net (fanout=17)       1.055   position/M_pos_q_1_1
    SLICE_X4Y40.B        Tilo                  0.254   n1961<2>1
                                                       position/Mmux_row11_2
    SLICE_X5Y45.A1       net (fanout=21)       1.939   Mmux_row111
    SLICE_X5Y45.A        Tilo                  0.259   N1860
                                                       Madd_n1961_Madd_cy<3>1_SW0
    SLICE_X3Y40.A4       net (fanout=3)        1.075   N8
    SLICE_X3Y40.A        Tilo                  0.259   M_row_q[48]_M_row_q[48]_AND_1293_o8
                                                       Madd_n1961_Madd_xor<5>11_SW0
    SLICE_X3Y40.B4       net (fanout=1)        0.557   N1265
    SLICE_X3Y40.B        Tilo                  0.259   M_row_q[48]_M_row_q[48]_AND_1293_o8
                                                       Madd_n1961_Madd_xor<5>11
    SLICE_X2Y33.C5       net (fanout=16)       1.937   n1961<5>1
    SLICE_X2Y33.C        Tilo                  0.235   M_row_q[48]_M_row_q[48]_AND_1293_o9
                                                       M_row_q[48]_M_row_q[48]_AND_1293_o9
    SLICE_X2Y33.A1       net (fanout=3)        0.549   M_row_q[48]_M_row_q[48]_AND_1293_o9
    SLICE_X2Y33.A        Tilo                  0.235   M_row_q[48]_M_row_q[48]_AND_1293_o9
                                                       M_row_q[48]_M_row_q[48]_AND_1293_o11_1
    SLICE_X11Y31.A5      net (fanout=10)       1.569   M_row_q[48]_M_row_q[48]_AND_1293_o111
    SLICE_X11Y31.A       Tilo                  0.259   Mmux_M_row_d2871
                                                       M_row_q[48]_M_row_q[48]_AND_1293_o16_3
    SLICE_X22Y42.D3      net (fanout=17)       1.937   M_row_q[48]_M_row_q[48]_AND_1293_o162
    SLICE_X22Y42.D       Tilo                  0.235   Mmux_M_row_d3972
                                                       Mmux_M_row_d39721
    SLICE_X23Y35.C2      net (fanout=5)        1.437   Mmux_M_row_d3972
    SLICE_X23Y35.C       Tilo                  0.259   _n3572_mmx_out2
                                                       M_edge_detector_left_out381_SW0
    SLICE_X20Y33.B1      net (fanout=1)        0.953   N1183
    SLICE_X20Y33.B       Tilo                  0.254   Mmux_M_row_d4052
                                                       Mmux_M_row_d4053
    SLICE_X20Y33.D1      net (fanout=3)        0.606   Mmux_M_row_d4052
    SLICE_X20Y33.CMUX    Topdc                 0.456   Mmux_M_row_d4052
                                                       Mmux_M_row_d40516_SW0_F
                                                       Mmux_M_row_d40516_SW0
    SLICE_X16Y30.C2      net (fanout=1)        1.579   N619
    SLICE_X16Y30.CLK     Tas                   0.339   M_row_q[5]
                                                       Mmux_M_row_d40517
                                                       M_row_q_5
    -------------------------------------------------  ---------------------------
    Total                                     19.021ns (3.828ns logic, 15.193ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  0.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_1_1 (FF)
  Destination:          M_row_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.006ns (Levels of Logic = 9)
  Clock Path Skew:      -0.076ns (0.677 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_1_1 to M_row_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.AQ       Tcko                  0.525   position/M_pos_q_5_1
                                                       position/M_pos_q_1_1
    SLICE_X7Y40.B4       net (fanout=17)       1.850   position/M_pos_q_1_1
    SLICE_X7Y40.B        Tilo                  0.259   Mmux_row312
                                                       position/Mmux_row31_2
    SLICE_X2Y36.B4       net (fanout=4)        1.107   Mmux_row312
    SLICE_X2Y36.CMUX     Topbc                 0.613   Mmult_n1928_Madd1_cy[4]
                                                       Mmult_n1928_Madd1_lut<2>
                                                       Mmult_n1928_Madd1_cy<4>
    SLICE_X7Y31.A5       net (fanout=8)        1.400   Madd_n1929_Madd_lut[3]
    SLICE_X7Y31.A        Tilo                  0.259   N1850
                                                       Madd_n1929_Madd_cy<3>11
    SLICE_X20Y39.A4      net (fanout=10)       2.508   Madd_n1929_Madd_cy[3]
    SLICE_X20Y39.A       Tilo                  0.254   N1361
                                                       _n3096<5>11
    SLICE_X23Y25.A2      net (fanout=11)       2.108   _n3096<5>1
    SLICE_X23Y25.A       Tilo                  0.259   Mmux_M_row_d99
                                                       M_edge_detector_up_out2321_SW1
    SLICE_X20Y35.B5      net (fanout=1)        1.142   N1355
    SLICE_X20Y35.B       Tilo                  0.254   Mmux_M_row_d4141
                                                       M_edge_detector_up_out781
    SLICE_X21Y22.B2      net (fanout=6)        3.331   M_edge_detector_up_out_mmx_out8
    SLICE_X21Y22.B       Tilo                  0.259   Mmux_M_row_d54
                                                       Mmux_M_row_d547
    SLICE_X21Y21.D4      net (fanout=1)        1.041   Mmux_M_row_d546
    SLICE_X21Y21.D       Tilo                  0.259   N132
                                                       Mmux_M_row_d5415_SW0
    SLICE_X17Y23.A3      net (fanout=1)        1.205   N132
    SLICE_X17Y23.CLK     Tas                   0.373   M_row_q[15]
                                                       Mmux_M_row_d5416
                                                       M_row_q_14
    -------------------------------------------------  ---------------------------
    Total                                     19.006ns (3.314ns logic, 15.692ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  0.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_1_1 (FF)
  Destination:          M_row_q_34 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.042ns (Levels of Logic = 12)
  Clock Path Skew:      -0.024ns (0.324 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_1_1 to M_row_q_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.AQ       Tcko                  0.525   position/M_pos_q_5_1
                                                       position/M_pos_q_1_1
    SLICE_X4Y40.B3       net (fanout=17)       1.055   position/M_pos_q_1_1
    SLICE_X4Y40.B        Tilo                  0.254   n1961<2>1
                                                       position/Mmux_row11_2
    SLICE_X5Y45.A1       net (fanout=21)       1.939   Mmux_row111
    SLICE_X5Y45.A        Tilo                  0.259   N1860
                                                       Madd_n1961_Madd_cy<3>1_SW0
    SLICE_X3Y40.A4       net (fanout=3)        1.075   N8
    SLICE_X3Y40.A        Tilo                  0.259   M_row_q[48]_M_row_q[48]_AND_1293_o8
                                                       Madd_n1961_Madd_xor<5>11_SW0
    SLICE_X3Y40.B4       net (fanout=1)        0.557   N1265
    SLICE_X3Y40.B        Tilo                  0.259   M_row_q[48]_M_row_q[48]_AND_1293_o8
                                                       Madd_n1961_Madd_xor<5>11
    SLICE_X2Y33.C5       net (fanout=16)       1.937   n1961<5>1
    SLICE_X2Y33.C        Tilo                  0.235   M_row_q[48]_M_row_q[48]_AND_1293_o9
                                                       M_row_q[48]_M_row_q[48]_AND_1293_o9
    SLICE_X2Y33.A1       net (fanout=3)        0.549   M_row_q[48]_M_row_q[48]_AND_1293_o9
    SLICE_X2Y33.A        Tilo                  0.235   M_row_q[48]_M_row_q[48]_AND_1293_o9
                                                       M_row_q[48]_M_row_q[48]_AND_1293_o11_1
    SLICE_X22Y41.B1      net (fanout=10)       2.885   M_row_q[48]_M_row_q[48]_AND_1293_o111
    SLICE_X22Y41.B       Tilo                  0.235   Mmux_M_row_d1724
                                                       Mmux_M_row_d172_5
    SLICE_X3Y38.B6       net (fanout=17)       1.851   Mmux_M_row_d1724
    SLICE_X3Y38.B        Tilo                  0.259   Mmux_M_row_d2522
                                                       _n341821_SW1_SW0
    SLICE_X3Y38.A5       net (fanout=1)        0.230   N1798
    SLICE_X3Y38.A        Tilo                  0.259   Mmux_M_row_d2522
                                                       _n341821_SW1
    SLICE_X2Y45.D3       net (fanout=3)        1.464   N886
    SLICE_X2Y45.D        Tilo                  0.235   N1858
                                                       Mmux_M_row_d2523_SW1
    SLICE_X4Y37.A5       net (fanout=1)        1.458   N1858
    SLICE_X4Y37.A        Tilo                  0.254   M_row_q[35]
                                                       Mmux_M_row_d25213_SW1
    SLICE_X4Y37.B4       net (fanout=1)        0.435   N157
    SLICE_X4Y37.CLK      Tas                   0.339   M_row_q[35]
                                                       Mmux_M_row_d25214
                                                       M_row_q_34
    -------------------------------------------------  ---------------------------
    Total                                     19.042ns (3.607ns logic, 15.435ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  0.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_4_1 (FF)
  Destination:          M_row_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.999ns (Levels of Logic = 9)
  Clock Path Skew:      -0.053ns (0.605 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_4_1 to M_row_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.DQ       Tcko                  0.525   position/M_pos_q_4_1
                                                       position/M_pos_q_4_1
    SLICE_X4Y40.B1       net (fanout=17)       1.007   position/M_pos_q_4_1
    SLICE_X4Y40.B        Tilo                  0.254   n1961<2>1
                                                       position/Mmux_row11_2
    SLICE_X5Y45.A1       net (fanout=21)       1.939   Mmux_row111
    SLICE_X5Y45.A        Tilo                  0.259   N1860
                                                       Madd_n1961_Madd_cy<3>1_SW0
    SLICE_X5Y45.B4       net (fanout=3)        1.698   N8
    SLICE_X5Y45.B        Tilo                  0.259   N1860
                                                       Madd_n1961_Madd_cy<3>1
    SLICE_X19Y33.D2      net (fanout=43)       2.517   Madd_n1961_Madd_cy[3]
    SLICE_X19Y33.D       Tilo                  0.259   _n4677<5>1
                                                       _n4677<5>11
    SLICE_X20Y48.B2      net (fanout=15)       5.288   _n4677<5>1
    SLICE_X20Y48.B       Tilo                  0.254   Mmux_M_row_d4241
                                                       Mmux_M_row_d42411
    SLICE_X18Y47.D4      net (fanout=6)        0.901   Mmux_M_row_d4241
    SLICE_X18Y47.D       Tilo                  0.235   M_edge_detector_left_out_mmx_out143
                                                       M_edge_detector_left_out501
    SLICE_X21Y46.B2      net (fanout=3)        1.175   M_edge_detector_left_out_mmx_out143
    SLICE_X21Y46.B       Tilo                  0.259   Mmux_M_row_d432
                                                       Mmux_M_row_d4324
    SLICE_X20Y43.CX      net (fanout=2)        0.704   Mmux_M_row_d4323
    SLICE_X20Y43.CMUX    Tcxc                  0.182   Mmux_M_row_d4325
                                                       Mmux_M_row_d43216_SW0
    SLICE_X20Y46.B2      net (fanout=1)        0.945   N1393
    SLICE_X20Y46.CLK     Tas                   0.339   M_row_q[9]
                                                       Mmux_M_row_d43217
                                                       M_row_q_8
    -------------------------------------------------  ---------------------------
    Total                                     18.999ns (2.825ns logic, 16.174ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack:                  0.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_6_1 (FF)
  Destination:          M_row_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.083ns (Levels of Logic = 10)
  Clock Path Skew:      0.037ns (0.689 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_6_1 to M_row_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.AQ       Tcko                  0.525   M_pos_q_6_3
                                                       position/M_pos_q_6_1
    SLICE_X5Y41.B2       net (fanout=7)        1.222   M_pos_q_6_1
    SLICE_X5Y41.B        Tilo                  0.259   M_pos_q_1_3
                                                       position/Mmux_row21_1
    SLICE_X7Y41.A4       net (fanout=10)       0.540   Mmux_row212
    SLICE_X7Y41.A        Tilo                  0.259   M_position_row[2]
                                                       M_position_row[2]_PWR_1_o_equal_1433_o<2>1
    SLICE_X8Y26.A5       net (fanout=71)       3.931   M_position_row[2]_PWR_1_o_equal_1433_o
    SLICE_X8Y26.A        Tilo                  0.254   Mmux_M_row_d1042
                                                       M_position_row[2]_M_position_column[2]_AND_1250_o1
    SLICE_X8Y26.C1       net (fanout=21)       0.563   M_position_row[2]_M_position_column[2]_AND_1250_o
    SLICE_X8Y26.C        Tilo                  0.255   Mmux_M_row_d1042
                                                       Mmux_M_row_d1042
    SLICE_X15Y24.B6      net (fanout=84)       0.815   Mmux_M_row_d1042
    SLICE_X15Y24.B       Tilo                  0.259   N2249
                                                       Mmux_M_row_d11752_SW0
    SLICE_X15Y24.A5      net (fanout=1)        0.230   N2249
    SLICE_X15Y24.A       Tilo                  0.259   N2249
                                                       Mmux_M_row_d11752
    SLICE_X16Y17.C3      net (fanout=1)        1.087   Mmux_M_row_d11752
    SLICE_X16Y17.C       Tilo                  0.255   Mmux_M_row_d2074
                                                       Mmux_M_row_d11754
    SLICE_X8Y52.B3       net (fanout=32)       5.352   Mmux_M_row_d1175
    SLICE_X8Y52.B        Tilo                  0.254   N26
                                                       Mmux_M_row_d2347
    SLICE_X6Y51.C5       net (fanout=1)        0.697   Mmux_M_row_d2346
    SLICE_X6Y51.C        Tilo                  0.235   Mmux_M_row_d2344
                                                       Mmux_M_row_d23415_SW0
    SLICE_X6Y54.B3       net (fanout=1)        1.483   N195
    SLICE_X6Y54.CLK      Tas                   0.349   M_row_q[33]
                                                       Mmux_M_row_d23416
                                                       M_row_q_32
    -------------------------------------------------  ---------------------------
    Total                                     19.083ns (3.163ns logic, 15.920ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  0.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_4_1 (FF)
  Destination:          M_row_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.973ns (Levels of Logic = 12)
  Clock Path Skew:      -0.063ns (0.688 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_4_1 to M_row_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.DQ       Tcko                  0.525   position/M_pos_q_4_1
                                                       position/M_pos_q_4_1
    SLICE_X4Y40.B1       net (fanout=17)       1.007   position/M_pos_q_4_1
    SLICE_X4Y40.B        Tilo                  0.254   n1961<2>1
                                                       position/Mmux_row11_2
    SLICE_X5Y45.A1       net (fanout=21)       1.939   Mmux_row111
    SLICE_X5Y45.A        Tilo                  0.259   N1860
                                                       Madd_n1961_Madd_cy<3>1_SW0
    SLICE_X3Y40.A4       net (fanout=3)        1.075   N8
    SLICE_X3Y40.A        Tilo                  0.259   M_row_q[48]_M_row_q[48]_AND_1293_o8
                                                       Madd_n1961_Madd_xor<5>11_SW0
    SLICE_X3Y40.B4       net (fanout=1)        0.557   N1265
    SLICE_X3Y40.B        Tilo                  0.259   M_row_q[48]_M_row_q[48]_AND_1293_o8
                                                       Madd_n1961_Madd_xor<5>11
    SLICE_X2Y33.C5       net (fanout=16)       1.937   n1961<5>1
    SLICE_X2Y33.C        Tilo                  0.235   M_row_q[48]_M_row_q[48]_AND_1293_o9
                                                       M_row_q[48]_M_row_q[48]_AND_1293_o9
    SLICE_X2Y33.A1       net (fanout=3)        0.549   M_row_q[48]_M_row_q[48]_AND_1293_o9
    SLICE_X2Y33.A        Tilo                  0.235   M_row_q[48]_M_row_q[48]_AND_1293_o9
                                                       M_row_q[48]_M_row_q[48]_AND_1293_o11_1
    SLICE_X11Y31.A5      net (fanout=10)       1.569   M_row_q[48]_M_row_q[48]_AND_1293_o111
    SLICE_X11Y31.A       Tilo                  0.259   Mmux_M_row_d2871
                                                       M_row_q[48]_M_row_q[48]_AND_1293_o16_3
    SLICE_X22Y42.D3      net (fanout=17)       1.937   M_row_q[48]_M_row_q[48]_AND_1293_o162
    SLICE_X22Y42.D       Tilo                  0.235   Mmux_M_row_d3972
                                                       Mmux_M_row_d39721
    SLICE_X23Y35.C2      net (fanout=5)        1.437   Mmux_M_row_d3972
    SLICE_X23Y35.C       Tilo                  0.259   _n3572_mmx_out2
                                                       M_edge_detector_left_out381_SW0
    SLICE_X20Y33.B1      net (fanout=1)        0.953   N1183
    SLICE_X20Y33.B       Tilo                  0.254   Mmux_M_row_d4052
                                                       Mmux_M_row_d4053
    SLICE_X20Y33.D1      net (fanout=3)        0.606   Mmux_M_row_d4052
    SLICE_X20Y33.CMUX    Topdc                 0.456   Mmux_M_row_d4052
                                                       Mmux_M_row_d40516_SW0_F
                                                       Mmux_M_row_d40516_SW0
    SLICE_X16Y30.C2      net (fanout=1)        1.579   N619
    SLICE_X16Y30.CLK     Tas                   0.339   M_row_q[5]
                                                       Mmux_M_row_d40517
                                                       M_row_q_5
    -------------------------------------------------  ---------------------------
    Total                                     18.973ns (3.828ns logic, 15.145ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  0.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_2_1 (FF)
  Destination:          M_row_q_38 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.021ns (Levels of Logic = 12)
  Clock Path Skew:      -0.010ns (0.650 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_2_1 to M_row_q_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y44.AQ       Tcko                  0.430   position/M_pos_q_1_2
                                                       position/M_pos_q_2_1
    SLICE_X5Y45.C6       net (fanout=17)       1.231   position/M_pos_q_2_1
    SLICE_X5Y45.C        Tilo                  0.259   N1860
                                                       position/Mmux_column11_2
    SLICE_X5Y38.A6       net (fanout=12)       1.780   Mmux_column111
    SLICE_X5Y38.A        Tilo                  0.259   N1249
                                                       Madd_n1918_Madd_cy<0>1
    SLICE_X0Y35.D1       net (fanout=15)       1.623   Madd_n1918_Madd_cy[0]
    SLICE_X0Y35.D        Tilo                  0.254   N1567
                                                       Madd_n1929_Madd_xor<3>11_SW0
    SLICE_X0Y35.B1       net (fanout=2)        0.541   N1567
    SLICE_X0Y35.B        Tilo                  0.254   N1567
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o11
    SLICE_X5Y35.D1       net (fanout=1)        1.190   M_row_q[48]_M_row_q[48]_AND_1290_o11
    SLICE_X5Y35.D        Tilo                  0.259   M_row_q[48]_M_row_q[48]_AND_1290_o16
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o16
    SLICE_X13Y34.A3      net (fanout=13)       1.171   M_row_q[48]_M_row_q[48]_AND_1290_o16
    SLICE_X13Y34.A       Tilo                  0.259   M_edge_detector_up_out2111
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o10_SW0_1
    SLICE_X13Y45.C1      net (fanout=9)        2.673   M_row_q[48]_M_row_q[48]_AND_1290_o10_SW0
    SLICE_X13Y45.C       Tilo                  0.259   N498
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o27_10
    SLICE_X20Y53.B5      net (fanout=8)        1.365   M_row_q[48]_M_row_q[48]_AND_1290_o27_3
    SLICE_X20Y53.B       Tilo                  0.254   Mmux_M_row_d288
                                                       M_edge_detector_up_out591
    SLICE_X18Y53.D5      net (fanout=5)        0.972   M_edge_detector_up_out_mmx_out62
    SLICE_X18Y53.D       Tilo                  0.235   Mmux_M_row_d2887
                                                       Mmux_M_row_d2888
    SLICE_X18Y53.C4      net (fanout=1)        0.489   Mmux_M_row_d2887
    SLICE_X18Y53.C       Tilo                  0.235   Mmux_M_row_d2887
                                                       Mmux_M_row_d2889
    SLICE_X16Y55.C1      net (fanout=3)        1.303   Mmux_M_row_d2888
    SLICE_X16Y55.CMUX    Tilo                  0.430   Mmux_M_row_d360
                                                       Mmux_M_row_d28814_SW0_G
                                                       Mmux_M_row_d28814_SW0
    SLICE_X14Y55.A1      net (fanout=1)        0.947   N2083
    SLICE_X14Y55.CLK     Tas                   0.349   M_row_q[39]
                                                       Mmux_M_row_d28816
                                                       M_row_q_38
    -------------------------------------------------  ---------------------------
    Total                                     19.021ns (3.736ns logic, 15.285ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  0.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_6 (FF)
  Destination:          M_row_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.959ns (Levels of Logic = 7)
  Clock Path Skew:      -0.072ns (0.596 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_6 to M_row_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y46.AQ       Tcko                  0.476   M_pos_q_6
                                                       position/M_pos_q_6
    SLICE_X10Y21.A2      net (fanout=333)      4.250   M_pos_q_6
    SLICE_X10Y21.A       Tilo                  0.235   N1916
                                                       Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_Madd1_xor<1>11
    SLICE_X15Y48.A1      net (fanout=57)       4.532   n1942<1>1
    SLICE_X15Y48.A       Tilo                  0.259   N1074
                                                       _n3891<5>11
    SLICE_X14Y30.D1      net (fanout=14)       5.004   _n3891<5>1
    SLICE_X14Y30.D       Tilo                  0.235   M_edge_detector_down_out_mmx_out181
                                                       M_edge_detector_down_out921
    SLICE_X14Y31.D2      net (fanout=4)        0.957   M_edge_detector_down_out_mmx_out181
    SLICE_X14Y31.D       Tilo                  0.235   _n3607_mmx_out5
                                                       _n360753
    SLICE_X14Y31.C6      net (fanout=3)        0.156   _n3607_mmx_out5
    SLICE_X14Y31.C       Tilo                  0.235   _n3607_mmx_out5
                                                       Mmux_M_row_d94
    SLICE_X16Y36.A5      net (fanout=2)        1.649   Mmux_M_row_d93
    SLICE_X16Y36.A       Tilo                  0.254   M_row_q[1]
                                                       Mmux_M_row_d917_SW1
    SLICE_X16Y36.B6      net (fanout=1)        0.143   N1406
    SLICE_X16Y36.CLK     Tas                   0.339   M_row_q[1]
                                                       Mmux_M_row_d918
                                                       M_row_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.959ns (2.268ns logic, 16.691ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack:                  0.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_6_1 (FF)
  Destination:          M_row_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.970ns (Levels of Logic = 10)
  Clock Path Skew:      -0.056ns (0.596 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_6_1 to M_row_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.AQ       Tcko                  0.525   M_pos_q_6_3
                                                       position/M_pos_q_6_1
    SLICE_X6Y42.A1       net (fanout=7)        1.406   M_pos_q_6_1
    SLICE_X6Y42.A        Tilo                  0.235   Madd_n1964_Madd_xor<2>11
                                                       position/Mmux_row31_1
    SLICE_X6Y38.A3       net (fanout=5)        1.235   Mmux_row311
    SLICE_X6Y38.AMUX     Topaa                 0.449   Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_Madd2_cy[4]
                                                       Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_Madd2_lut<2>
                                                       Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_Madd2_cy<4>
    SLICE_X8Y36.B4       net (fanout=2)        0.854   Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_Madd_22
    SLICE_X8Y36.BMUX     Topbb                 0.464   Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_Madd3_cy[4]
                                                       Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_Madd3_lut<2>
                                                       Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_Madd3_cy<4>
    SLICE_X4Y26.C6       net (fanout=4)        1.408   Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_2
    SLICE_X4Y26.C        Tilo                  0.255   N349
                                                       Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_Madd1_cy<2>11
    SLICE_X15Y48.A4      net (fanout=41)       2.517   Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_Madd1_cy[2]
    SLICE_X15Y48.A       Tilo                  0.259   N1074
                                                       _n3891<5>11
    SLICE_X14Y30.D1      net (fanout=14)       5.004   _n3891<5>1
    SLICE_X14Y30.D       Tilo                  0.235   M_edge_detector_down_out_mmx_out181
                                                       M_edge_detector_down_out921
    SLICE_X14Y31.D2      net (fanout=4)        0.957   M_edge_detector_down_out_mmx_out181
    SLICE_X14Y31.D       Tilo                  0.235   _n3607_mmx_out5
                                                       _n360753
    SLICE_X14Y31.C6      net (fanout=3)        0.156   _n3607_mmx_out5
    SLICE_X14Y31.C       Tilo                  0.235   _n3607_mmx_out5
                                                       Mmux_M_row_d94
    SLICE_X16Y32.CX      net (fanout=2)        0.849   Mmux_M_row_d93
    SLICE_X16Y32.CMUX    Tcxc                  0.182   Mmux_M_row_d95
                                                       Mmux_M_row_d917_SW0
    SLICE_X16Y36.B4      net (fanout=1)        1.171   N1405
    SLICE_X16Y36.CLK     Tas                   0.339   M_row_q[1]
                                                       Mmux_M_row_d918
                                                       M_row_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.970ns (3.413ns logic, 15.557ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  0.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_2_3 (FF)
  Destination:          M_row_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.957ns (Levels of Logic = 8)
  Clock Path Skew:      -0.068ns (0.596 - 0.664)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_2_3 to M_row_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.AQ       Tcko                  0.476   M_pos_q_2_3
                                                       position/M_pos_q_2_3
    SLICE_X8Y36.A2       net (fanout=4)        2.260   M_pos_q_2_3
    SLICE_X8Y36.AMUX     Topaa                 0.456   Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_Madd3_cy[4]
                                                       Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_Madd3_lut<1>
                                                       Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_Madd3_cy<4>
    SLICE_X10Y21.A4      net (fanout=8)        1.532   Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_1
    SLICE_X10Y21.A       Tilo                  0.235   N1916
                                                       Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_Madd1_xor<1>11
    SLICE_X15Y48.A1      net (fanout=57)       4.532   n1942<1>1
    SLICE_X15Y48.A       Tilo                  0.259   N1074
                                                       _n3891<5>11
    SLICE_X14Y30.D1      net (fanout=14)       5.004   _n3891<5>1
    SLICE_X14Y30.D       Tilo                  0.235   M_edge_detector_down_out_mmx_out181
                                                       M_edge_detector_down_out921
    SLICE_X14Y31.D2      net (fanout=4)        0.957   M_edge_detector_down_out_mmx_out181
    SLICE_X14Y31.D       Tilo                  0.235   _n3607_mmx_out5
                                                       _n360753
    SLICE_X14Y31.C6      net (fanout=3)        0.156   _n3607_mmx_out5
    SLICE_X14Y31.C       Tilo                  0.235   _n3607_mmx_out5
                                                       Mmux_M_row_d94
    SLICE_X16Y36.A5      net (fanout=2)        1.649   Mmux_M_row_d93
    SLICE_X16Y36.A       Tilo                  0.254   M_row_q[1]
                                                       Mmux_M_row_d917_SW1
    SLICE_X16Y36.B6      net (fanout=1)        0.143   N1406
    SLICE_X16Y36.CLK     Tas                   0.339   M_row_q[1]
                                                       Mmux_M_row_d918
                                                       M_row_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.957ns (2.724ns logic, 16.233ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack:                  0.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_6 (FF)
  Destination:          M_row_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.947ns (Levels of Logic = 7)
  Clock Path Skew:      -0.072ns (0.596 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_6 to M_row_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y46.AQ       Tcko                  0.476   M_pos_q_6
                                                       position/M_pos_q_6
    SLICE_X10Y21.A2      net (fanout=333)      4.250   M_pos_q_6
    SLICE_X10Y21.A       Tilo                  0.235   N1916
                                                       Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_Madd1_xor<1>11
    SLICE_X15Y48.A1      net (fanout=57)       4.532   n1942<1>1
    SLICE_X15Y48.A       Tilo                  0.259   N1074
                                                       _n3891<5>11
    SLICE_X14Y30.D1      net (fanout=14)       5.004   _n3891<5>1
    SLICE_X14Y30.D       Tilo                  0.235   M_edge_detector_down_out_mmx_out181
                                                       M_edge_detector_down_out921
    SLICE_X14Y31.A3      net (fanout=4)        0.555   M_edge_detector_down_out_mmx_out181
    SLICE_X14Y31.A       Tilo                  0.235   _n3607_mmx_out5
                                                       M_edge_detector_left_out421
    SLICE_X14Y31.C1      net (fanout=3)        0.546   M_edge_detector_left_out_mmx_out136
    SLICE_X14Y31.C       Tilo                  0.235   _n3607_mmx_out5
                                                       Mmux_M_row_d94
    SLICE_X16Y36.A5      net (fanout=2)        1.649   Mmux_M_row_d93
    SLICE_X16Y36.A       Tilo                  0.254   M_row_q[1]
                                                       Mmux_M_row_d917_SW1
    SLICE_X16Y36.B6      net (fanout=1)        0.143   N1406
    SLICE_X16Y36.CLK     Tas                   0.339   M_row_q[1]
                                                       Mmux_M_row_d918
                                                       M_row_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.947ns (2.268ns logic, 16.679ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack:                  0.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_6 (FF)
  Destination:          M_row_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.944ns (Levels of Logic = 6)
  Clock Path Skew:      -0.072ns (0.596 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_6 to M_row_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y46.AQ       Tcko                  0.476   M_pos_q_6
                                                       position/M_pos_q_6
    SLICE_X10Y21.A2      net (fanout=333)      4.250   M_pos_q_6
    SLICE_X10Y21.A       Tilo                  0.235   N1916
                                                       Maddsub_BUS_0296_PWR_1_o_MuLt_1687_OUT1_Madd1_xor<1>11
    SLICE_X15Y48.A1      net (fanout=57)       4.532   n1942<1>1
    SLICE_X15Y48.A       Tilo                  0.259   N1074
                                                       _n3891<5>11
    SLICE_X14Y30.D1      net (fanout=14)       5.004   _n3891<5>1
    SLICE_X14Y30.D       Tilo                  0.235   M_edge_detector_down_out_mmx_out181
                                                       M_edge_detector_down_out921
    SLICE_X14Y31.D2      net (fanout=4)        0.957   M_edge_detector_down_out_mmx_out181
    SLICE_X14Y31.D       Tilo                  0.235   _n3607_mmx_out5
                                                       _n360753
    SLICE_X14Y30.A6      net (fanout=3)        0.340   _n3607_mmx_out5
    SLICE_X14Y30.A       Tilo                  0.235   M_edge_detector_down_out_mmx_out181
                                                       Mmux_M_row_d91
    SLICE_X16Y36.B2      net (fanout=1)        1.847   Mmux_M_row_d9
    SLICE_X16Y36.CLK     Tas                   0.339   M_row_q[1]
                                                       Mmux_M_row_d918
                                                       M_row_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.944ns (2.014ns logic, 16.930ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_right/M_sync_out/CLK
  Logical resource: button_cond_left/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_right/M_sync_out/CLK
  Logical resource: button_cond_up/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_right/M_sync_out/CLK
  Logical resource: button_cond_select/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_right/M_sync_out/CLK
  Logical resource: button_cond_down/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_right/M_sync_out/CLK
  Logical resource: button_cond_right/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_left/M_ctr_q[3]/CLK
  Logical resource: button_cond_left/M_ctr_q_0/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_left/M_ctr_q[3]/CLK
  Logical resource: button_cond_left/M_ctr_q_1/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_left/M_ctr_q[3]/CLK
  Logical resource: button_cond_left/M_ctr_q_2/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_left/M_ctr_q[3]/CLK
  Logical resource: button_cond_left/M_ctr_q_3/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_left/M_ctr_q[7]/CLK
  Logical resource: button_cond_left/M_ctr_q_4/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_left/M_ctr_q[7]/CLK
  Logical resource: button_cond_left/M_ctr_q_5/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_left/M_ctr_q[7]/CLK
  Logical resource: button_cond_left/M_ctr_q_6/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_left/M_ctr_q[7]/CLK
  Logical resource: button_cond_left/M_ctr_q_7/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_left/M_ctr_q[11]/CLK
  Logical resource: button_cond_left/M_ctr_q_8/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_left/M_ctr_q[11]/CLK
  Logical resource: button_cond_left/M_ctr_q_9/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_left/M_ctr_q[11]/CLK
  Logical resource: button_cond_left/M_ctr_q_10/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_left/M_ctr_q[11]/CLK
  Logical resource: button_cond_left/M_ctr_q_11/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_left/M_ctr_q[15]/CLK
  Logical resource: button_cond_left/M_ctr_q_12/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_left/M_ctr_q[15]/CLK
  Logical resource: button_cond_left/M_ctr_q_13/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_left/M_ctr_q[15]/CLK
  Logical resource: button_cond_left/M_ctr_q_14/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_left/M_ctr_q[15]/CLK
  Logical resource: button_cond_left/M_ctr_q_15/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_left/M_ctr_q[19]/CLK
  Logical resource: button_cond_left/M_ctr_q_16/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_left/M_ctr_q[19]/CLK
  Logical resource: button_cond_left/M_ctr_q_17/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_left/M_ctr_q[19]/CLK
  Logical resource: button_cond_left/M_ctr_q_18/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_left/M_ctr_q[19]/CLK
  Logical resource: button_cond_left/M_ctr_q_19/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_select/M_ctr_q[3]/CLK
  Logical resource: button_cond_select/M_ctr_q_0/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_select/M_ctr_q[3]/CLK
  Logical resource: button_cond_select/M_ctr_q_1/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_select/M_ctr_q[3]/CLK
  Logical resource: button_cond_select/M_ctr_q_2/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_select/M_ctr_q[3]/CLK
  Logical resource: button_cond_select/M_ctr_q_3/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.379|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 51973438 paths, 0 nets, and 17582 connections

Design statistics:
   Minimum period:  19.379ns{1}   (Maximum frequency:  51.602MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 05 01:18:29 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 244 MB



