###############################################################
#  Generated by:      Cadence Innovus 15.28-s017_1
#  OS:                Linux x86_64(Host ID s2424.it.kth.se)
#  Generated on:      Wed Jul  5 17:28:19 2017
#  Design:            sar5
#  Command:           defOut -floorplan -netlist -routing ../FINALDATA/last/sar5_final.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN sar5 ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    DESIGN ER_routing_mode STRING "trial_opt" ;
    NET alpha_value REAL ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 50.400 ;
    DESIGN FE_CORE_BOX_UR_X REAL 86.220 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 50.400 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 80.640 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 136220 130640 ) ;

ROW CORE_ROW_0 ams018Site 50400 50400 FS DO 63 BY 1 STEP 560 0
 ;
ROW CORE_ROW_1 ams018Site 50400 55440 N DO 63 BY 1 STEP 560 0
 ;
ROW CORE_ROW_2 ams018Site 50400 60480 FS DO 63 BY 1 STEP 560 0
 ;
ROW CORE_ROW_3 ams018Site 50400 65520 N DO 63 BY 1 STEP 560 0
 ;
ROW CORE_ROW_4 ams018Site 50400 70560 FS DO 63 BY 1 STEP 560 0
 ;
ROW CORE_ROW_5 ams018Site 50400 75600 N DO 63 BY 1 STEP 560 0
 ;

TRACKS Y 280 DO 233 STEP 560 LAYER AM ;
TRACKS X 2520 DO 27 STEP 5040 LAYER AM ;
TRACKS X 280 DO 243 STEP 560 LAYER MT ;
TRACKS Y 280 DO 233 STEP 560 LAYER MT ;
TRACKS Y 280 DO 233 STEP 560 LAYER M4 ;
TRACKS X 280 DO 243 STEP 560 LAYER M4 ;
TRACKS X 280 DO 243 STEP 560 LAYER M3 ;
TRACKS Y 280 DO 233 STEP 560 LAYER M3 ;
TRACKS Y 280 DO 233 STEP 560 LAYER M2 ;
TRACKS X 280 DO 243 STEP 560 LAYER M2 ;
TRACKS X 280 DO 243 STEP 560 LAYER M1 ;
TRACKS Y 280 DO 233 STEP 560 LAYER M1 ;

GCELLGRID Y 130650 DO 1 STEP 4650 ;
GCELLGRID Y 16800 DO 14 STEP 8400 ;
GCELLGRID Y -10 DO 2 STEP 8410 ;
GCELLGRID X 136230 DO 1 STEP 10230 ;
GCELLGRID X 16800 DO 14 STEP 8400 ;
GCELLGRID X -10 DO 2 STEP 8410 ;

VIAS 16 ;
- M1_M2_HV
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 0 0
 + ENCLOSURE -20 -20 0 0
 + ROWCOL 1 1
 ;
- M1_M2_2x1_HV_E
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 280 0
 + ENCLOSURE -20 -20 0 0
 + ROWCOL 1 2
 + ORIGIN 280 0
 ;
- M1_M2_2x1_HV_W
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 280 0
 + ENCLOSURE -20 -20 0 0
 + ROWCOL 1 2
 + ORIGIN -280 0
 ;
- M1_M2_1x2_HV_N
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 0 280
 + ENCLOSURE -20 -20 0 0
 + ROWCOL 2 1
 + ORIGIN 0 280
 ;
- M1_M2_1x2_HV_S
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 0 280
 + ENCLOSURE -20 -20 0 0
 + ROWCOL 2 1
 + ORIGIN 0 -280
 ;
- M2_M3_VH
 + VIARULE M2_M3
 + CUTSIZE 280 280
 + LAYERS M2 V2 M3
 + CUTSPACING 0 0
 + ENCLOSURE 0 0 0 0
 + ROWCOL 1 1
 ;
- M2_M3_2x1_M_EH
 + VIARULE M2_M3
 + CUTSIZE 280 280
 + LAYERS M2 V2 M3
 + CUTSPACING 280 0
 + ENCLOSURE 140 0 0 0
 + ROWCOL 1 2
 + ORIGIN 280 0
 + OFFSET 140 0 0 0
 ;
- M2_M3_2x1_VH_E
 + VIARULE M2_M3
 + CUTSIZE 280 280
 + LAYERS M2 V2 M3
 + CUTSPACING 280 0
 + ENCLOSURE 0 0 0 0
 + ROWCOL 1 2
 + ORIGIN 280 0
 ;
- M2_M3_2x1_M_WH
 + VIARULE M2_M3
 + CUTSIZE 280 280
 + LAYERS M2 V2 M3
 + CUTSPACING 280 0
 + ENCLOSURE 140 0 0 0
 + ROWCOL 1 2
 + ORIGIN -280 0
 + OFFSET -140 0 0 0
 ;
- M2_M3_2x1_VH_W
 + VIARULE M2_M3
 + CUTSIZE 280 280
 + LAYERS M2 V2 M3
 + CUTSPACING 280 0
 + ENCLOSURE 0 0 0 0
 + ROWCOL 1 2
 + ORIGIN -280 0
 ;
- M2_M3_1x2_M_NH
 + VIARULE M2_M3
 + CUTSIZE 280 280
 + LAYERS M2 V2 M3
 + CUTSPACING 0 280
 + ENCLOSURE 0 140 0 0
 + ROWCOL 2 1
 + ORIGIN 0 280
 + OFFSET 0 140 0 0
 ;
- M2_M3_1x2_M_SH
 + VIARULE M2_M3
 + CUTSIZE 280 280
 + LAYERS M2 V2 M3
 + CUTSPACING 0 280
 + ENCLOSURE 0 140 0 0
 + ROWCOL 2 1
 + ORIGIN 0 -280
 + OFFSET 0 -140 0 0
 ;
- M3_M4_2x1_M_EV
 + VIARULE M3_M4
 + CUTSIZE 280 280
 + LAYERS M3 V3 M4
 + CUTSPACING 280 0
 + ENCLOSURE 140 0 0 0
 + ROWCOL 1 2
 + ORIGIN 280 0
 + OFFSET 140 0 0 0
 ;
- M3_M4_2x1_M_WV
 + VIARULE M3_M4
 + CUTSIZE 280 280
 + LAYERS M3 V3 M4
 + CUTSPACING 280 0
 + ENCLOSURE 140 0 0 0
 + ROWCOL 1 2
 + ORIGIN -280 0
 + OFFSET -140 0 0 0
 ;
- M1_M2_1
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 280 280
 + ENCLOSURE 220 220 220 220
 + ROWCOL 14 14
 ;
- M1_M2_2
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 280 280
 + ENCLOSURE 220 60 220 60
 + ROWCOL 2 14
 ;
END VIAS

COMPONENTS 67 ;
- counter_reg\[2\] DFPX3 + PLACED ( 50960 75600 ) N + WEIGHT 1
 ;
- counter_reg\[0\] DFPX3 + PLACED ( 72800 65520 ) N + WEIGHT 1
 ;
- counter_reg\[1\] DFCX1 + PLACED ( 72800 55440 ) N + WEIGHT 1
 ;
- dac_out_reg\[2\] DFCX1 + PLACED ( 72800 50400 ) FS + WEIGHT 1
 ;
- dac_out_reg\[4\] DFCX1 + PLACED ( 50400 70560 ) FS + WEIGHT 1
 ;
- dac_out_reg\[3\] DFCX1 + PLACED ( 72800 75600 ) N + WEIGHT 1
 ;
- g593 NAND2XL + PLACED ( 68880 65520 ) FN
 ;
- g594 NOR2XL + PLACED ( 72240 60480 ) S
 ;
- dac_out_reg\[0\] DFCX1 + PLACED ( 50400 60480 ) FS + WEIGHT 1
 ;
- g597 OAI21X3 + PLACED ( 69440 50400 ) FS
 ;
- g599 AO32X3 + PLACED ( 71680 70560 ) S
 ;
- g600 INVXL + PLACED ( 68880 70560 ) S
 ;
- dac_out_reg\[1\] DFCX1 + PLACED ( 50400 50400 ) FS + WEIGHT 1
 ;
- g598 OAI21X3 + PLACED ( 52640 65520 ) N
 ;
- g606 AO21X3 + PLACED ( 66640 75600 ) FN
 ;
- g605 OAI21X3 + PLACED ( 70000 55440 ) N
 ;
- g609 NOR2XL + PLACED ( 70000 70560 ) FS
 ;
- g596 OAI21X3 + PLACED ( 54320 55440 ) N
 ;
- g604 OAI31X2 + PLACED ( 63280 65520 ) N
 ;
- g602 NAND2X3 + PLACED ( 67200 50400 ) S
 ;
- g603 NAND2X3 + PLACED ( 51520 55440 ) FN
 ;
- g610 OAI22X3 + PLACED ( 62720 55440 ) N
 ;
- g611 NAND2X3 + PLACED ( 63280 50400 ) FS
 ;
- g613 INVXL + PLACED ( 80640 70560 ) FS
 ;
- g612 NAND2X3 + PLACED ( 57120 65520 ) FN
 ;
- g607 NAND2XL + PLACED ( 59360 55440 ) N
 ;
- g608 NAND2XL + PLACED ( 68320 55440 ) FN
 ;
- g614 HAX3 + PLACED ( 77280 60480 ) S
 ;
- g615 NAND2XL + PLACED ( 66640 55440 ) N
 ;
- g617 NAND3X3 + PLACED ( 66080 60480 ) FS
 ;
- g616 OAI21X3 + PLACED ( 63280 60480 ) S
 ;
- g619 NOR2XL + PLACED ( 64960 70560 ) S
 ;
- g620 NOR2XL + PLACED ( 70560 60480 ) FS
 ;
- g618 NOR2XL + PLACED ( 68880 60480 ) FS
 ;
- g624 INVXL + PLACED ( 67760 65520 ) FN
 ;
- g2 OAI21X2 + PLACED ( 63840 75600 ) N
 ;
- FILLERCAP_impl0_1 FILLCAPX4 + SOURCE DIST + PLACED ( 83440 60480 ) FS
 ;
- FILLERCAP_impl0_2 FILLCAPX4 + SOURCE DIST + PLACED ( 50400 65520 ) N
 ;
- FILLERCAP_impl0_3 FILLCAPX4 + SOURCE DIST + PLACED ( 81760 70560 ) FS
 ;
- FILLER_impl0_1 FILLCELLX2 + SOURCE DIST + PLACED ( 65520 50400 ) FS
 ;
- FILLER_impl0_2 FILLCELLX1 + SOURCE DIST + PLACED ( 66640 50400 ) FS
 ;
- FILLER_impl0_3 FILLCELLX1 + SOURCE DIST + PLACED ( 72240 50400 ) FS
 ;
- FILLER_impl0_4 FILLCELLX2 + SOURCE DIST + PLACED ( 50400 55440 ) N
 ;
- FILLER_impl0_5 FILLCELLX1 + SOURCE DIST + PLACED ( 53760 55440 ) N
 ;
- FILLER_impl0_6 FILLCELLX4 + SOURCE DIST + PLACED ( 57120 55440 ) N
 ;
- FILLER_impl0_7 FILLCELLX2 + SOURCE DIST + PLACED ( 61040 55440 ) N
 ;
- FILLER_impl0_8 FILLCELLX1 + SOURCE DIST + PLACED ( 62160 55440 ) N
 ;
- FILLER_impl0_9 FILLCELLX4 + SOURCE DIST + PLACED ( 73920 60480 ) FS
 ;
- FILLER_impl0_10 FILLCELLX2 + SOURCE DIST + PLACED ( 76160 60480 ) FS
 ;
- FILLER_impl0_11 FILLCELLX2 + SOURCE DIST + PLACED ( 55440 65520 ) N
 ;
- FILLER_impl0_12 FILLCELLX1 + SOURCE DIST + PLACED ( 56560 65520 ) N
 ;
- FILLER_impl0_13 FILLCELLX4 + SOURCE DIST + PLACED ( 59360 65520 ) N
 ;
- FILLER_impl0_14 FILLCELLX2 + SOURCE DIST + PLACED ( 61600 65520 ) N
 ;
- FILLER_impl0_15 FILLCELLX1 + SOURCE DIST + PLACED ( 62720 65520 ) N
 ;
- FILLER_impl0_16 FILLCELLX2 + SOURCE DIST + PLACED ( 66640 65520 ) N
 ;
- FILLER_impl0_17 FILLCELLX4 + SOURCE DIST + PLACED ( 70560 65520 ) N
 ;
- FILLER_impl0_18 FILLCELLX2 + SOURCE DIST + PLACED ( 63280 70560 ) FS
 ;
- FILLER_impl0_19 FILLCELLX1 + SOURCE DIST + PLACED ( 64400 70560 ) FS
 ;
- FILLER_impl0_20 FILLCELLX4 + SOURCE DIST + PLACED ( 66640 70560 ) FS
 ;
- FILLER_impl0_21 FILLCELLX4 + SOURCE DIST + PLACED ( 76720 70560 ) FS
 ;
- FILLER_impl0_22 FILLCELLX2 + SOURCE DIST + PLACED ( 78960 70560 ) FS
 ;
- FILLER_impl0_23 FILLCELLX1 + SOURCE DIST + PLACED ( 80080 70560 ) FS
 ;
- FILLER_impl0_24 FILLCELLX2 + SOURCE DIST + PLACED ( 84000 70560 ) FS
 ;
- FILLER_impl0_25 FILLCELLX1 + SOURCE DIST + PLACED ( 85120 70560 ) FS
 ;
- FILLER_impl0_26 FILLCELLX1 + SOURCE DIST + PLACED ( 50400 75600 ) N
 ;
- FILLER_impl0_27 FILLCELLX4 + SOURCE DIST + PLACED ( 70000 75600 ) N
 ;
- FILLER_impl0_28 FILLCELLX1 + SOURCE DIST + PLACED ( 72240 75600 ) N
 ;
END COMPONENTS

PINS 8 ;
- clk + NET clk + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 0 65800 ) E ;
- comp + NET comp + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -140 0 ) ( 140 1120 )
  + PLACED ( 70840 130640 ) S ;
- resetn + NET resetn + DIRECTION INPUT + USE SIGNAL
  + LAYER M4 ( -140 0 ) ( 140 1120 )
  + PLACED ( 70840 130640 ) S ;
- out[4] + NET out[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 0 68600 ) E ;
- out[3] + NET out[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -140 0 ) ( 140 1120 )
  + PLACED ( 66920 130640 ) S ;
- out[2] + NET out[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -140 0 ) ( 140 1120 )
  + PLACED ( 68600 0 ) N ;
- out[1] + NET out[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -140 0 ) ( 140 1120 )
  + PLACED ( 64120 0 ) N ;
- out[0] + NET out[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 0 58520 ) E ;
END PINS

SPECIALNETS 3 ;
- vdd!  ( * vdd! )
  + ROUTED M2 8000 + SHAPE RING ( 29500 25500 ) ( * 105340 )
    NEW M2 8000 + SHAPE RING ( 106650 25500 ) ( * 105340 )
    NEW M1 960 + SHAPE COREWIRE ( 25500 60480 ) ( 50400 * )
    NEW M1 960 + SHAPE COREWIRE ( 25500 50400 ) ( 50400 * )
    NEW M1 960 + SHAPE COREWIRE ( 85680 60480 ) ( 110650 * )
    NEW M1 960 + SHAPE COREWIRE ( 85680 50400 ) ( 110650 * )
    NEW M1 8000 + SHAPE RING ( 25500 29500 ) ( 110650 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 50400 60480 ) ( 85680 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 50400 50400 ) ( 85680 * )
    NEW M1 960 + SHAPE COREWIRE ( 25500 70560 ) ( 50400 * )
    NEW M1 960 + SHAPE COREWIRE ( 85680 80640 ) ( 110650 * )
    NEW M1 960 + SHAPE COREWIRE ( 85680 70560 ) ( 110650 * )
    NEW M1 8000 + SHAPE RING ( 25500 101340 ) ( 110650 * )
    NEW M1 960 + SHAPE COREWIRE ( 25500 80640 ) ( 50400 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 50400 80640 ) ( 85680 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 50400 70560 ) ( 85680 * )
    NEW M2 0 + SHAPE RING ( 106650 29500 ) M1_M2_1
    NEW M2 0 + SHAPE RING ( 29500 29500 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 29500 50400 ) M1_M2_2
    NEW M2 0 + SHAPE COREWIRE ( 29500 60480 ) M1_M2_2
    NEW M2 0 + SHAPE COREWIRE ( 106650 50400 ) M1_M2_2
    NEW M2 0 + SHAPE COREWIRE ( 106650 60480 ) M1_M2_2
    NEW M2 0 + SHAPE RING ( 106650 101340 ) M1_M2_1
    NEW M2 0 + SHAPE RING ( 29500 101340 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 29500 70560 ) M1_M2_2
    NEW M2 0 + SHAPE COREWIRE ( 29500 80640 ) M1_M2_2
    NEW M2 0 + SHAPE COREWIRE ( 106650 70560 ) M1_M2_2
    NEW M2 0 + SHAPE COREWIRE ( 106650 80640 ) M1_M2_2
  + USE POWER
 ;
- gnd!  ( * gnd! )
  + ROUTED M2 8000 + SHAPE RING ( 20900 16900 ) ( * 113940 )
    NEW M2 8000 + SHAPE RING ( 115250 16900 ) ( * 113940 )
    NEW M1 960 + SHAPE COREWIRE ( 85680 65520 ) ( 119250 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 50400 65520 ) ( 85680 * )
    NEW M1 960 + SHAPE COREWIRE ( 16900 65520 ) ( 50400 * )
    NEW M1 8000 + SHAPE RING ( 16900 20900 ) ( 119250 * )
    NEW M1 960 + SHAPE COREWIRE ( 85680 55440 ) ( 119250 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 50400 55440 ) ( 85680 * )
    NEW M1 960 + SHAPE COREWIRE ( 16900 55440 ) ( 50400 * )
    NEW M1 8000 + SHAPE RING ( 16900 109940 ) ( 119250 * )
    NEW M1 960 + SHAPE COREWIRE ( 85680 75600 ) ( 119250 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 50400 75600 ) ( 85680 * )
    NEW M1 960 + SHAPE COREWIRE ( 16900 75600 ) ( 50400 * )
    NEW M2 0 + SHAPE COREWIRE ( 20900 65520 ) M1_M2_2
    NEW M2 0 + SHAPE COREWIRE ( 115250 65520 ) M1_M2_2
    NEW M2 0 + SHAPE RING ( 115250 20900 ) M1_M2_1
    NEW M2 0 + SHAPE RING ( 20900 20900 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 20900 55440 ) M1_M2_2
    NEW M2 0 + SHAPE COREWIRE ( 115250 55440 ) M1_M2_2
    NEW M2 0 + SHAPE RING ( 115250 109940 ) M1_M2_1
    NEW M2 0 + SHAPE RING ( 20900 109940 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 20900 75600 ) M1_M2_2
    NEW M2 0 + SHAPE COREWIRE ( 115250 75600 ) M1_M2_2
  + USE GROUND
 ;
- subc!
  + USE GROUND
 ;
END SPECIALNETS

NETS 48 ;
- clk
  ( PIN clk ) ( dac_out_reg\[1\] CP ) ( dac_out_reg\[0\] CP )
  ( dac_out_reg\[3\] CP ) ( dac_out_reg\[4\] CP ) ( dac_out_reg\[2\] CP )
  ( counter_reg\[1\] CP ) ( counter_reg\[0\] CP ) ( counter_reg\[2\] CP )
  + ROUTED M2 ( 50680 52920 ) RECT ( -140 -980 140 140 )
    NEW M1 ( 50120 78680 ) ( 51240 * 0 )
    NEW M1 ( 50120 73080 ) ( 50680 * 0 )
    NEW M1 ( 50120 63000 ) ( 50680 * 0 )
    NEW M2 ( 73080 52920 ) ( * 57960 ) M1_M2_HV
    NEW M3 ( 50680 52920 ) ( 73080 * ) M2_M3_2x1_M_WH
    NEW M2 ( 50120 54040 ) ( * 63000 ) M1_M2_2x1_HV_E
    NEW M2 ( 50120 63000 ) ( * 65800 ) M2_M3_2x1_M_WH
    NEW M2 ( 50120 54040 ) ( 50680 * )
    NEW M2 ( 50680 52920 ) ( * 54040 )
    NEW M2 ( 73080 68600 ) ( * 78120 ) M1_M2_2x1_HV_W
    NEW M3 ( 840 65800 0 ) ( 50120 * )
    NEW M2 ( 50120 65800 ) ( * 73080 ) M1_M2_2x1_HV_E
    NEW M2 ( 50120 73080 ) ( * 78680 ) M1_M2_2x1_HV_E
    NEW M3 ( 50120 78680 ) ( 73080 * ) M2_M3_2x1_M_WH
    NEW M2 ( 73080 78120 ) ( * 78680 )
    NEW M3 ( 50680 52920 ) M2_M3_2x1_M_EH
    NEW M2 ( 73080 52920 ) M1_M2_2x1_HV_W
    NEW M2 ( 50680 52920 ) M1_M2_2x1_HV_W
    NEW M2 ( 73080 68600 ) M1_M2_2x1_HV_E
    NEW M3 ( 50120 78680 ) M2_M3_2x1_M_EH
  + USE CLOCK
  + WEIGHT 20
 ;
- comp
  ( PIN comp ) ( g624 A ) ( g599 A3 )
  + ROUTED M2 ( 73640 72520 ) RECT ( -140 -920 140 200 )
    NEW M3 ( 70840 72520 ) ( 73640 * ) M2_M3_2x1_VH_E
    NEW M2 ( 73640 72520 ) ( * 72580 ) M1_M2_HV
    NEW M1 ( 73290 72580 0 ) ( 73640 * )
    NEW M2 ( 70840 72520 ) ( * 130080 0 )
    NEW M3 ( 68600 72520 ) ( 70840 * ) M2_M3_VH
    NEW M2 ( 68600 66920 ) ( * 72520 ) M2_M3_1x2_M_SH
    NEW M2 ( 68600 66920 ) M1_M2_1x2_HV_N
 ;
- resetn
  ( PIN resetn ) ( dac_out_reg\[1\] RN ) ( dac_out_reg\[0\] RN )
  ( dac_out_reg\[3\] RN ) ( dac_out_reg\[4\] RN ) ( dac_out_reg\[2\] RN )
  ( counter_reg\[1\] RN ) ( counter_reg\[0\] SN ) ( counter_reg\[2\] SN )
  + ROUTED M2 ( 59640 73640 ) ( * 77560 ) M1_M2_HV
    NEW M2 ( 59640 63560 ) ( * 69160 ) M2_M3_2x1_VH_E
    NEW M2 ( 59640 63560 ) ( 60200 * ) M1_M2_HV
    NEW M2 ( 60200 53480 ) ( * 63560 )
    NEW M2 ( 81480 61320 ) ( * 67480 ) M1_M2_HV
    NEW M2 ( 81480 67480 ) ( * 69160 ) M2_M3_2x1_M_WH
    NEW M2 ( 81480 61320 ) ( 82600 * )
    NEW M2 ( 82600 57400 ) ( * 61320 )
    NEW M2 ( 82600 53480 ) ( * 57400 ) M1_M2_HV
    NEW M3 ( 70840 69160 ) ( 81480 * )
    NEW M2 ( 81480 69160 ) ( * 77560 )
    NEW M2 ( 81480 77560 ) ( 82600 * ) M1_M2_HV
    NEW M4 ( 70840 69160 ) ( * 130080 0 )
    NEW M3 ( 69160 69160 ) ( 70840 * ) M3_M4_2x1_M_EV
    NEW M3 ( 69160 69160 ) ( * 69720 )
    NEW M3 ( 64680 69720 ) ( 69160 * )
    NEW M3 ( 59640 69160 ) ( 64680 * )
    NEW M3 ( 64680 69160 ) ( * 69720 )
    NEW M2 ( 59640 69160 ) ( * 73640 )
    NEW M2 ( 59640 73640 ) ( 60200 * ) M1_M2_HV
    NEW M2 ( 60200 53480 ) M1_M2_HV
    NEW M2 ( 82600 53480 ) M1_M2_HV
 ;
- out[4]
  ( PIN out[4] ) ( g612 Q )
  + ROUTED M2 ( 57960 68600 ) RECT ( -140 -980 140 140 )
    NEW M3 ( 840 68600 0 ) ( 57960 * ) M2_M3_2x1_VH_W
    NEW M2 ( 57960 68600 ) M1_M2_2x1_HV_W
 ;
- out[3]
  ( PIN out[3] ) ( g606 Q )
  + ROUTED M2 ( 66920 79240 ) ( * 130080 0 )
    NEW M2 ( 66920 79240 ) M1_M2_1x2_HV_N
 ;
- out[2]
  ( PIN out[2] ) ( g602 Q )
  + ROUTED M2 ( 68040 28280 ) ( * 52360 ) M1_M2_2x1_HV_E
    NEW M2 ( 68040 28280 ) ( 68600 * )
    NEW M2 ( 68600 840 0 ) ( * 28280 )
 ;
- out[1]
  ( PIN out[1] ) ( g611 Q )
  + ROUTED M2 ( 64680 28840 ) ( * 52360 ) M1_M2_2x1_HV_E
    NEW M2 ( 64120 28840 ) ( 64680 * )
    NEW M2 ( 64120 840 0 ) ( * 28840 )
 ;
- out[0]
  ( PIN out[0] ) ( g603 Q )
  + ROUTED M2 ( 52360 58520 ) RECT ( -140 -980 140 140 )
    NEW M3 ( 840 58520 0 ) ( 52360 * ) M2_M3_2x1_M_WH
    NEW M2 ( 52360 58520 ) M1_M2_2x1_HV_E
 ;
- counter[2]
  ( g618 A ) ( g620 B ) ( g616 A1 ) ( g617 A ) ( g609 B ) ( g605 A2 )
  ( g606 A2 ) ( g599 A2 ) ( counter_reg\[2\] Q )
  + ROUTED M2 ( 74130 73080 ) RECT ( -140 -140 210 760 )
    NEW M2 ( 69160 77560 ) RECT ( -140 -980 140 140 )
    NEW M2 ( 63560 62440 ) RECT ( -140 -420 140 140 )
    NEW M2 ( 68040 63000 ) RECT ( -140 -980 140 140 )
    NEW M2 ( 61880 77560 ) RECT ( -140 -980 140 140 )
    NEW M2 ( 70280 63000 ) RECT ( -140 -420 140 140 )
    NEW M3 ( 70280 73080 ) ( 74200 * ) M2_M3_VH
    NEW M2 ( 74130 73080 ) ( 74200 * )
    NEW M2 ( 70280 57960 ) ( * 63000 ) M2_M3_2x1_M_WH
    NEW M3 ( 63560 63000 ) ( 68040 * ) M2_M3_2x1_M_EH
    NEW M2 ( 63560 62440 ) ( * 63000 ) M2_M3_2x1_M_EH
    NEW M2 ( 70280 63000 ) ( * 63560 ) M1_M2_2x1_HV_E
    NEW M3 ( 68040 63000 ) ( 70280 * )
    NEW M3 ( 61880 77560 ) ( 69160 * ) M2_M3_2x1_VH_E
    NEW M3 ( 69160 77560 ) ( 70280 * ) M2_M3_1x2_M_NH
    NEW M2 ( 70280 74200 ) ( * 77560 )
    NEW M2 ( 70280 71960 ) ( * 73080 ) M2_M3_1x2_M_NH
    NEW M2 ( 70280 73080 ) ( * 74200 ) M1_M2_1x2_HV_N
    NEW M2 ( 70280 71960 ) ( 70840 * )
    NEW M2 ( 70840 65240 ) ( * 71960 )
    NEW M2 ( 70280 63560 ) ( * 65240 )
    NEW M2 ( 70280 65240 ) ( 70840 * )
    NEW M1 ( 70280 63560 0 ) ( 70840 * 0 )
    NEW M2 ( 74130 73080 ) M1_M2_HV
    NEW M2 ( 70280 57960 ) M1_M2_1x2_HV_S
    NEW M2 ( 69160 77560 ) M1_M2_2x1_HV_E
    NEW M2 ( 63560 62440 ) M1_M2_HV
    NEW M2 ( 68040 63000 ) M1_M2_1x2_HV_N
    NEW M2 ( 61880 77560 ) M1_M2_1x2_HV_N
    NEW M3 ( 61880 77560 ) M2_M3_2x1_M_EH
 ;
- counter[1]
  ( g616 A2 ) ( g615 B ) ( g608 B ) ( g604 A3 ) ( counter_reg\[1\] Q )
  + ROUTED M2 ( 83160 56280 ) RECT ( -140 -980 140 140 )
    NEW M3 ( 81480 56280 ) ( 83160 * ) M2_M3_1x2_M_NH
    NEW M3 ( 71400 55720 ) ( 81480 * )
    NEW M3 ( 81480 55720 ) ( * 56280 )
    NEW M3 ( 71400 55720 ) ( * 56280 )
    NEW M3 ( 69720 56280 ) ( 71400 * )
    NEW M2 ( 69720 56280 ) ( * 57400 ) M1_M2_1x2_HV_S
    NEW M2 ( 66920 57400 ) ( 69720 * )
    NEW M2 ( 66920 57400 ) ( * 60760 )
    NEW M2 ( 65800 60760 ) ( 66920 * )
    NEW M2 ( 65800 60760 ) ( * 63000 ) M1_M2_1x2_HV_N
    NEW M2 ( 65800 63000 ) ( * 68600 ) M1_M2_1x2_HV_S
    NEW M2 ( 83160 56280 ) M1_M2_HV
    NEW M3 ( 69720 56280 ) M2_M3_2x1_VH_E
    NEW M2 ( 66920 57400 ) M1_M2_2x1_HV_W
 ;
- counter[0]
  ( g618 B ) ( g619 B ) ( g617 B ) ( g593 B ) ( counter_reg\[0\] Q )
  + ROUTED M2 ( 83720 67480 ) RECT ( -140 -980 140 140 )
    NEW M2 ( 67480 63560 ) ( * 65800 )
    NEW M2 ( 69160 64120 ) ( * 65800 )
    NEW M3 ( 70280 67480 ) ( 83720 * ) M2_M3_2x1_M_WH
    NEW M2 ( 70280 65800 ) ( * 67480 ) M1_M2_1x2_HV_S
    NEW M2 ( 67480 65800 ) ( 69160 * )
    NEW M2 ( 69160 65800 ) ( 70280 * )
    NEW M2 ( 67480 65800 ) ( * 73080 ) M1_M2_2x1_HV_W
    NEW M1 ( 66360 73080 ) ( 67480 * )
    NEW M1 ( 66360 73080 ) ( * 73640 0 )
    NEW M2 ( 67480 63560 ) M1_M2_1x2_HV_N
    NEW M2 ( 69160 64120 ) M1_M2_1x2_HV_N
    NEW M2 ( 83720 67480 ) M1_M2_1x2_HV_N
    NEW M3 ( 70280 67480 ) M2_M3_1x2_M_SH
 ;
- dac_out[4]
  ( g604 B1 ) ( dac_out_reg\[4\] Q )
  + ROUTED M2 ( 60760 68040 ) ( * 74760 ) M1_M2_2x1_HV_E
    NEW M1 ( 60760 67480 ) ( * 68040 ) M1_M2_1x2_HV_N
    NEW M1 ( 60760 67480 ) ( 63560 * 0 )
 ;
- dac_out[3]
  ( g606 B1 ) ( g599 B2 ) ( dac_out_reg\[3\] Q )
  + ROUTED M2 ( 83160 76440 ) RECT ( -140 -980 140 140 )
    NEW M2 ( 76440 73640 ) ( * 76440 ) M2_M3_2x1_M_EH
    NEW M3 ( 76440 76440 ) ( 83160 * ) M2_M3_2x1_M_WH
    NEW M3 ( 74760 76440 ) ( 76440 * )
    NEW M3 ( 69720 75880 ) ( 74760 * )
    NEW M3 ( 74760 75880 ) ( * 76440 )
    NEW M3 ( 69720 75880 ) ( * 76440 )
    NEW M3 ( 68040 76440 ) ( 69720 * )
    NEW M2 ( 68040 76440 ) ( * 78120 ) M1_M2_HV
    NEW M2 ( 76440 73640 ) M1_M2_2x1_HV_E
    NEW M2 ( 83160 76440 ) M1_M2_2x1_HV_E
    NEW M3 ( 68040 76440 ) M2_M3_2x1_VH_E
 ;
- dac_out[2]
  ( g605 B1 ) ( dac_out_reg\[2\] Q )
  + ROUTED M2 ( 72520 57400 ) RECT ( -140 -980 140 140 )
    NEW M2 ( 83720 54600 ) ( * 57400 ) M2_M3_1x2_M_SH
    NEW M3 ( 72520 57400 ) ( 83720 * )
    NEW M2 ( 83720 54600 ) M1_M2_2x1_HV_W
    NEW M3 ( 72520 57400 ) M2_M3_2x1_M_WH
    NEW M2 ( 72520 57400 ) M1_M2_2x1_HV_W
 ;
- dac_out[1]
  ( dac_out_reg\[1\] Q )
 ;
- dac_out[0]
  ( g616 B1 ) ( dac_out_reg\[0\] Q )
  + ROUTED M2 ( 61320 64680 ) ( 61880 * )
    NEW M2 ( 61880 63560 ) ( * 64680 )
    NEW M2 ( 61880 63560 ) ( 63560 * ) M1_M2_2x1_HV_E
    NEW M2 ( 61320 64680 ) M1_M2_HV
 ;
- UNCONNECTED
  ( dac_out_reg\[3\] QN )
 ;
- n_0
  ( g612 B ) ( dac_out_reg\[4\] QN )
  + ROUTED M2 ( 63000 69160 ) ( * 73080 ) M1_M2_1x2_HV_S
    NEW M1 ( 59640 69160 ) ( 63000 * ) M1_M2_2x1_HV_W
    NEW M1 ( 59640 68040 ) ( * 69160 )
    NEW M1 ( 59080 68040 0 ) ( 59640 * )
 ;
- n_1
  ( g603 B ) ( dac_out_reg\[0\] QN )
  + ROUTED M2 ( 63000 60200 ) ( * 63000 ) M1_M2_1x2_HV_S
    NEW M3 ( 53480 60200 ) ( 63000 * ) M2_M3_2x1_M_WH
    NEW M2 ( 53480 57960 ) ( * 60200 ) M2_M3_2x1_VH_E
    NEW M2 ( 53480 57960 ) M1_M2_2x1_HV_E
 ;
- n_2
  ( g602 B ) ( dac_out_reg\[2\] QN )
  + ROUTED M2 ( 85400 51800 ) ( * 52920 ) M1_M2_1x2_HV_S
    NEW M3 ( 69160 51800 ) ( 85400 * ) M2_M3_2x1_M_WH
    NEW M2 ( 69160 51800 ) ( * 52920 ) M1_M2_2x1_HV_W
    NEW M3 ( 69160 51800 ) M2_M3_2x1_M_EH
 ;
- n_3
  ( g620 A ) ( g614 A ) ( counter_reg\[0\] QN )
  + ROUTED M2 ( 71960 63560 ) RECT ( -140 -980 140 140 )
    NEW M2 ( 82040 63560 ) ( 82600 * )
    NEW M2 ( 82600 62440 ) ( * 63560 )
    NEW M2 ( 85400 63560 ) ( * 68040 ) M1_M2_2x1_HV_E
    NEW M3 ( 82040 63560 ) ( 85400 * ) M2_M3_2x1_M_WH
    NEW M3 ( 71960 63560 ) ( 82040 * ) M2_M3_2x1_M_EH
    NEW M2 ( 82600 62440 ) M1_M2_1x2_HV_N
    NEW M3 ( 71960 63560 ) M2_M3_2x1_VH_W
    NEW M2 ( 71960 63560 ) M1_M2_1x2_HV_N
 ;
- n_4
  ( g2 A2 ) ( g619 A ) ( counter_reg\[2\] QN )
  + ROUTED M1 ( 63560 78120 0 ) ( 64120 * )
    NEW M1 ( 64120 77560 0 ) ( * 78120 )
    NEW M2 ( 64120 73640 ) ( * 77560 ) M1_M2_1x2_HV_N
    NEW M1 ( 64120 73640 ) ( 65240 * 0 )
    NEW M2 ( 64120 73640 ) M1_M2_2x1_HV_E
 ;
- n_5
  ( g619 Q ) ( g604 A2 )
  + ROUTED M2 ( 65240 68040 ) ( * 71400 ) M1_M2_2x1_HV_E
    NEW M2 ( 65240 68040 ) M1_M2_1x2_HV_N
 ;
- n_6
  ( g616 Q ) ( g596 B1 )
  + ROUTED M2 ( 65240 63560 ) RECT ( -140 -980 140 140 )
    NEW M3 ( 58520 63560 ) ( 65240 * ) M2_M3_2x1_VH_W
    NEW M2 ( 58520 57400 ) ( * 63560 ) M2_M3_2x1_VH_E
    NEW M1 ( 56840 57400 0 ) ( 58520 * ) M1_M2_2x1_HV_W
    NEW M2 ( 65240 63560 ) M1_M2_2x1_HV_W
 ;
- n_7
  ( g618 Q ) ( g615 A ) ( g610 B1 )
  + ROUTED M2 ( 69720 61880 ) RECT ( -140 -980 140 140 )
    NEW M3 ( 64680 61880 ) ( 68040 * )
    NEW M2 ( 64680 59640 ) ( * 61880 ) M2_M3_2x1_VH_E
    NEW M1 ( 63560 59640 ) ( 64680 * ) M1_M2_2x1_HV_W
    NEW M1 ( 63560 58520 0 ) ( * 59640 )
    NEW M3 ( 68040 61880 ) ( 69720 * ) M2_M3_2x1_M_WH
    NEW M3 ( 68040 61320 ) ( * 61880 )
    NEW M2 ( 68040 57960 ) ( * 61320 ) M2_M3_2x1_M_EH
    NEW M2 ( 69720 61880 ) M1_M2_1x2_HV_N
    NEW M2 ( 68040 57960 ) M1_M2_1x2_HV_N
 ;
- n_8
  ( g617 C ) ( g614 B ) ( g607 B ) ( counter_reg\[1\] QN )
  + ROUTED M3 ( 59640 61320 ) ( 66920 * ) M2_M3_2x1_VH_E
    NEW M2 ( 59640 57400 ) ( * 61320 ) M2_M3_1x2_M_SH
    NEW M2 ( 80920 60760 ) ( * 63000 ) M1_M2_2x1_HV_W
    NEW M2 ( 85400 57960 ) ( * 60760 ) M2_M3_2x1_M_WH
    NEW M3 ( 66920 60760 ) ( 80920 * ) M2_M3_2x1_M_EH
    NEW M3 ( 80920 60760 ) ( 85400 * )
    NEW M3 ( 66920 60760 ) ( * 61320 )
    NEW M2 ( 66920 61320 ) ( * 63000 ) M1_M2_2x1_HV_W
    NEW M2 ( 59640 57400 ) M1_M2_2x1_HV_W
    NEW M2 ( 85400 57960 ) M1_M2_1x2_HV_N
 ;
- n_9
  ( g620 Q ) ( g608 A ) ( g607 A ) ( g604 A1 )
  + ROUTED M2 ( 60760 59080 ) ( * 65800 )
    NEW M2 ( 60760 65800 ) ( 61880 * )
    NEW M2 ( 61880 65800 ) ( * 68600 ) M1_M2_2x1_HV_E
    NEW M1 ( 61880 68600 ) ( 64680 * 0 )
    NEW M3 ( 66920 59640 ) ( 68600 * ) M2_M3_2x1_M_EH
    NEW M3 ( 66920 59080 ) ( * 59640 )
    NEW M3 ( 60760 59080 ) ( 66920 * )
    NEW M2 ( 60760 57960 ) ( * 59080 ) M2_M3_2x1_M_EH
    NEW M2 ( 71400 59640 ) ( * 61320 ) M1_M2_2x1_HV_E
    NEW M3 ( 68600 59640 ) ( 71400 * ) M2_M3_2x1_VH_W
    NEW M2 ( 68600 57960 ) ( * 59640 )
    NEW M2 ( 60760 57960 ) M1_M2_1x2_HV_N
    NEW M2 ( 68600 57960 ) M1_M2_1x2_HV_N
 ;
- n_10
  ( g617 Q ) ( g612 A ) ( g598 A1 )
  + ROUTED M2 ( 56840 69720 ) ( 58520 * )
    NEW M2 ( 56840 68600 ) ( * 69720 )
    NEW M1 ( 55160 68600 0 ) ( 56840 * ) M1_M2_2x1_HV_W
    NEW M2 ( 68600 64120 ) ( * 65240 ) M2_M3_2x1_VH_W
    NEW M3 ( 58520 65240 ) ( 68600 * )
    NEW M2 ( 58520 65240 ) ( * 67480 ) M1_M2_1x2_HV_S
    NEW M2 ( 58520 67480 ) ( * 69720 )
    NEW M2 ( 68600 64120 ) M1_M2_1x2_HV_N
    NEW M3 ( 58520 65240 ) M2_M3_2x1_VH_E
 ;
- n_12
  ( g611 B ) ( g610 B2 ) ( dac_out_reg\[1\] QN )
  + ROUTED M2 ( 63000 54040 ) ( * 57960 ) M1_M2_2x1_HV_W
    NEW M1 ( 63000 52920 0 ) ( 63560 * 0 )
    NEW M2 ( 63000 54040 ) M1_M2_1x2_HV_N
 ;
- n_13
  ( g615 Q ) ( g611 A ) ( g610 A1 )
  + ROUTED M2 ( 64120 55720 ) ( * 57960 )
    NEW M2 ( 64120 57960 ) ( 64680 * ) M1_M2_HV
    NEW M2 ( 67480 55720 ) ( * 56840 ) M1_M2_1x2_HV_S
    NEW M2 ( 64120 55720 ) ( 67480 * )
    NEW M2 ( 64120 53480 ) ( * 55720 )
    NEW M2 ( 64120 53480 ) M1_M2_1x2_HV_N
 ;
- n_15
  ( g610 Q ) ( dac_out_reg\[1\] D )
  + ROUTED M2 ( 65240 56840 ) RECT ( -140 -140 140 420 )
    NEW M2 ( 65240 56280 ) ( * 56840 ) M1_M2_1x2_HV_N
    NEW M3 ( 65240 55720 ) ( * 56280 ) M2_M3_1x2_M_NH
    NEW M3 ( 52920 55720 ) ( 65240 * )
    NEW M2 ( 52920 52920 ) ( * 55720 ) M2_M3_2x1_M_EH
    NEW M2 ( 52920 52920 ) M1_M2_1x2_HV_S
 ;
- n_16
  ( g607 Q ) ( g603 A ) ( g596 A1 )
  + ROUTED M1 ( 56840 58520 0 ) ( 60200 * 0 )
    NEW M2 ( 54040 56280 ) ( 56840 * )
    NEW M2 ( 56840 56280 ) ( * 58520 ) M1_M2_2x1_HV_E
    NEW M2 ( 54040 56280 ) ( * 57400 ) M1_M2_2x1_HV_W
    NEW M1 ( 52920 57400 0 ) ( 54040 * )
 ;
- n_18
  ( g608 Q ) ( g602 A ) ( g597 A1 )
  + ROUTED M2 ( 69160 54600 ) ( 71400 * )
    NEW M2 ( 71400 52360 ) ( * 54600 )
    NEW M2 ( 71400 52360 ) ( 71960 * ) M1_M2_2x1_HV_E
    NEW M2 ( 69160 54600 ) ( * 56840 ) M1_M2_1x2_HV_S
    NEW M2 ( 69160 53480 ) ( * 54600 )
    NEW M1 ( 68600 53480 0 ) ( 69160 * ) M1_M2_2x1_HV_W
 ;
- n_20
  ( g604 Q ) ( g598 B1 )
  + ROUTED M2 ( 56840 67480 ) RECT ( -140 -980 140 140 )
    NEW M2 ( 66360 66920 ) RECT ( -140 -980 140 140 )
    NEW M3 ( 63560 66920 ) ( 66360 * ) M2_M3_2x1_VH_E
    NEW M3 ( 63560 66920 ) ( * 67480 )
    NEW M3 ( 56840 67480 ) ( 63560 * )
    NEW M1 ( 55160 67480 0 ) ( 56840 * ) M1_M2_2x1_HV_W
    NEW M2 ( 66360 66920 ) M1_M2_2x1_HV_E
    NEW M3 ( 56840 67480 ) M2_M3_2x1_VH_E
 ;
- n_21
  ( g596 Q ) ( dac_out_reg\[0\] D )
  + ROUTED M2 ( 55160 57400 ) ( 55720 * )
    NEW M2 ( 55720 57400 ) ( * 63000 )
    NEW M2 ( 52920 63000 ) ( 55720 * )
    NEW M2 ( 55160 57400 ) M1_M2_2x1_HV_E
    NEW M2 ( 52920 63000 ) M1_M2_1x2_HV_S
 ;
- n_22
  ( g613 Q ) ( g609 A ) ( g599 B1 )
  + ROUTED M2 ( 75320 73080 ) RECT ( -140 -420 140 140 )
    NEW M2 ( 71400 73640 ) RECT ( -140 -980 140 140 )
    NEW M1 ( 76440 73080 ) ( 81480 * 0 )
    NEW M2 ( 75320 73080 ) ( 76440 * ) M1_M2_2x1_HV_E
    NEW M2 ( 75320 73080 ) ( * 73640 ) M2_M3_1x2_M_SH
    NEW M3 ( 71400 73640 ) ( 75320 * )
    NEW M2 ( 75320 73080 ) M1_M2_HV
    NEW M3 ( 71400 73640 ) M2_M3_2x1_VH_E
    NEW M2 ( 71400 73640 ) M1_M2_1x2_HV_N
 ;
- n_23
  ( g614 SUM ) ( g605 A1 ) ( g594 B )
  + ROUTED M1 ( 73640 64120 0 ) ( 77560 * 0 )
    NEW M2 ( 73640 60760 ) ( * 63560 ) M1_M2_1x2_HV_S
    NEW M2 ( 72520 60760 ) ( 73640 * )
    NEW M2 ( 72520 58520 ) ( * 60760 )
    NEW M2 ( 72520 58520 ) M1_M2_HV
 ;
- n_24
  ( g605 Q ) ( g597 B1 )
  + ROUTED M2 ( 70840 55160 ) ( * 57400 ) M1_M2_1x2_HV_S
    NEW M2 ( 70840 55160 ) ( 71960 * )
    NEW M2 ( 71960 53480 ) ( * 55160 )
    NEW M2 ( 71960 53480 ) M1_M2_2x1_HV_E
 ;
- n_26
  ( g624 Q ) ( g610 A2 ) ( g596 A2 ) ( g598 A2 ) ( g597 A2 )
  + ROUTED M2 ( 65800 57960 ) RECT ( -140 -980 140 140 )
    NEW M2 ( 68040 68040 ) RECT ( -140 -980 140 140 )
    NEW M2 ( 54600 57960 ) ( * 58520 ) M2_M3_2x1_VH_E
    NEW M4 ( 65800 54040 ) ( * 57960 ) M3_M4_2x1_M_WV
    NEW M3 ( 65800 54040 ) ( 69720 * ) M2_M3_1x2_M_SH
    NEW M2 ( 69720 52920 ) ( * 54040 )
    NEW M3 ( 55720 57960 ) ( 65800 * ) M2_M3_2x1_VH_W
    NEW M3 ( 55720 57960 ) ( * 58520 )
    NEW M3 ( 54600 58520 ) ( 55720 * )
    NEW M2 ( 54600 58520 ) ( * 61880 )
    NEW M2 ( 52360 61880 ) ( 54600 * )
    NEW M2 ( 52360 61880 ) ( * 68040 ) M1_M2_2x1_HV_E
    NEW M1 ( 52360 68040 ) ( 52920 * 0 )
    NEW M3 ( 65800 68040 ) ( 68040 * ) M2_M3_1x2_M_NH
    NEW M4 ( 65800 57960 ) ( * 68040 ) M3_M4_2x1_M_EV
    NEW M2 ( 54600 57960 ) M1_M2_1x2_HV_S
    NEW M4 ( 65800 54040 ) M3_M4_2x1_M_EV
    NEW M2 ( 69720 52920 ) M1_M2_1x2_HV_N
    NEW M2 ( 68040 68040 ) M1_M2_1x2_HV_N
    NEW M2 ( 65800 57960 ) M1_M2_2x1_HV_E
 ;
- n_27
  ( g598 Q ) ( dac_out_reg\[4\] D )
  + ROUTED M2 ( 53480 67480 ) ( * 69720 )
    NEW M2 ( 52920 69720 ) ( 53480 * )
    NEW M2 ( 52920 69720 ) ( * 73080 ) M1_M2_1x2_HV_S
    NEW M2 ( 53480 67480 ) M1_M2_2x1_HV_E
 ;
- n_28
  ( g609 Q ) ( g600 A ) ( g594 A )
  + ROUTED M2 ( 71400 66360 ) ( * 71400 ) M1_M2_2x1_HV_E
    NEW M2 ( 71400 66360 ) ( 72520 * )
    NEW M2 ( 72520 63560 ) ( * 66360 )
    NEW M1 ( 69720 72520 ) ( 70840 * 0 )
    NEW M1 ( 69720 72520 ) ( * 74200 0 )
    NEW M2 ( 72520 63560 ) M1_M2_1x2_HV_N
 ;
- n_29
  ( g2 A1 ) ( g614 CO ) ( g613 A ) ( g606 A1 ) ( g599 A1 )
  + ROUTED M2 ( 65800 78680 ) ( 68600 * )
    NEW M2 ( 75880 74200 ) ( * 77000 ) M2_M3_2x1_M_EH
    NEW M3 ( 68600 77000 ) ( 75880 * )
    NEW M2 ( 68600 77000 ) ( * 78120 ) M1_M2_2x1_HV_E
    NEW M2 ( 68600 78120 ) ( * 78680 )
    NEW M2 ( 79240 63000 ) ( * 70840 ) M2_M3_2x1_M_WH
    NEW M3 ( 74760 70840 ) ( 79240 * )
    NEW M2 ( 74760 70840 ) ( * 72520 ) M1_M2_1x2_HV_N
    NEW M2 ( 74760 72520 ) ( * 74200 )
    NEW M2 ( 74760 74200 ) ( 75880 * ) M1_M2_2x1_HV_W
    NEW M1 ( 75880 74200 ) ( 80920 * 0 )
    NEW M2 ( 65800 78680 ) M1_M2_HV
    NEW M3 ( 68600 77000 ) M2_M3_VH
    NEW M2 ( 79240 63000 ) M1_M2_2x1_HV_W
    NEW M3 ( 74760 70840 ) M2_M3_2x1_M_EH
 ;
- n_30
  ( g599 Q ) ( dac_out_reg\[3\] D )
  + ROUTED M2 ( 72520 74760 ) RECT ( -140 -980 140 140 )
    NEW M3 ( 72520 74760 ) ( 75320 * ) M2_M3_2x1_M_WH
    NEW M2 ( 75320 74760 ) ( * 78120 ) M1_M2_1x2_HV_N
    NEW M2 ( 72520 74760 ) M1_M2_2x1_HV_W
    NEW M3 ( 72520 74760 ) M2_M3_2x1_M_WH
 ;
- n_31
  ( g597 Q ) ( dac_out_reg\[2\] D )
  + ROUTED M2 ( 70280 53480 ) RECT ( -140 -420 140 140 )
    NEW M2 ( 70280 53480 ) ( * 54040 ) M2_M3_2x1_VH_E
    NEW M3 ( 70280 54040 ) ( 75320 * ) M2_M3_2x1_M_WH
    NEW M2 ( 75320 52920 ) ( * 54040 )
    NEW M2 ( 70280 53480 ) M1_M2_1x2_HV_N
    NEW M2 ( 75320 52920 ) M1_M2_1x2_HV_S
 ;
- n_32
  ( g594 Q ) ( counter_reg\[1\] D )
  + ROUTED M1 ( 73080 62440 0 ) ( 75320 * ) M1_M2_2x1_HV_W
    NEW M2 ( 75320 57960 ) ( * 62440 )
    NEW M2 ( 75320 57960 ) M1_M2_1x2_HV_N
 ;
- n_33
  ( g593 Q ) ( counter_reg\[0\] D )
  + ROUTED M1 ( 70280 68040 0 ) ( 71960 * ) M1_M2_1x2_HV_S
    NEW M2 ( 71960 67480 ) ( * 68040 )
    NEW M2 ( 71960 67480 ) ( 75320 * ) M1_M2_1x2_HV_N
 ;
- n_34
  ( g2 B1 ) ( g600 Q ) ( g593 A )
  + ROUTED M1 ( 67480 74200 ) ( 69160 * 0 )
    NEW M2 ( 67480 74200 ) ( * 75880 )
    NEW M2 ( 65800 75880 ) ( 67480 * )
    NEW M2 ( 65800 75880 ) ( * 77560 ) M1_M2_2x1_HV_E
    NEW M2 ( 69160 68040 ) ( * 73080 ) M1_M2_1x2_HV_S
    NEW M2 ( 67480 74200 ) M1_M2_2x1_HV_E
    NEW M2 ( 69160 68040 ) M1_M2_1x2_HV_N
 ;
- n_39
  ( g2 Q ) ( counter_reg\[2\] D )
  + ROUTED M2 ( 65240 79240 ) RECT ( -140 -420 140 140 )
    NEW M2 ( 65240 79240 ) ( * 79800 ) M2_M3_2x1_M_WH
    NEW M3 ( 63560 79800 ) ( 65240 * )
    NEW M3 ( 63560 79800 ) ( * 80360 )
    NEW M3 ( 55160 80360 ) ( 63560 * )
    NEW M3 ( 55160 79800 ) ( * 80360 )
    NEW M3 ( 53480 79800 ) ( 55160 * )
    NEW M2 ( 53480 77560 ) ( * 79800 ) M2_M3_2x1_M_EH
    NEW M2 ( 65240 79240 ) M1_M2_2x1_HV_E
    NEW M2 ( 53480 77560 ) M1_M2_1x2_HV_N
 ;
END NETS

END DESIGN
