// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "01/17/2021 15:16:49"

// 
// Device: Altera EP4CGX110DF31C7 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cross_bar (
	\cross_to_slv[1].data ,
	\cross_to_slv[1].addr ,
	\cross_to_slv[1].cmd ,
	\cross_to_slv[1].req ,
	\cross_to_slv[0].data ,
	\cross_to_slv[0].addr ,
	\cross_to_slv[0].cmd ,
	\cross_to_slv[0].req ,
	\rd_to_mst[1].data ,
	\rd_to_mst[1].ack ,
	\rd_to_mst[0].data ,
	\rd_to_mst[0].ack ,
	\mst_to_cross[0].data ,
	\mst_to_cross[1].data ,
	\mst_to_cross[0].addr ,
	\mst_to_cross[1].addr ,
	\mst_to_cross[0].cmd ,
	\mst_to_cross[1].cmd ,
	\mst_to_cross[0].req ,
	\mst_to_cross[1].req ,
	\rd_to_cross[1].data ,
	\rd_to_cross[0].data ,
	\rd_to_cross[1].ack ,
	\rd_to_cross[0].ack ,
	clk,
	mx0,
	mx1,
	st0,
	st1);
output 	[31:0] \cross_to_slv[1].data ;
output 	[31:0] \cross_to_slv[1].addr ;
output 	\cross_to_slv[1].cmd ;
output 	\cross_to_slv[1].req ;
output 	[31:0] \cross_to_slv[0].data ;
output 	[31:0] \cross_to_slv[0].addr ;
output 	\cross_to_slv[0].cmd ;
output 	\cross_to_slv[0].req ;
output 	[31:0] \rd_to_mst[1].data ;
output 	\rd_to_mst[1].ack ;
output 	[31:0] \rd_to_mst[0].data ;
output 	\rd_to_mst[0].ack ;
input 	[31:0] \mst_to_cross[0].data ;
input 	[31:0] \mst_to_cross[1].data ;
input 	[31:0] \mst_to_cross[0].addr ;
input 	[31:0] \mst_to_cross[1].addr ;
input 	\mst_to_cross[0].cmd ;
input 	\mst_to_cross[1].cmd ;
input 	\mst_to_cross[0].req ;
input 	\mst_to_cross[1].req ;
input 	[31:0] \rd_to_cross[1].data ;
input 	[31:0] \rd_to_cross[0].data ;
input 	\rd_to_cross[1].ack ;
input 	\rd_to_cross[0].ack ;
input 	clk;
output 	mx0;
output 	mx1;
input 	[31:0] st0;
input 	[31:0] st1;

// Design Ports Information
// cross_to_slv[1].data[0]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].data[1]	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].data[2]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].data[3]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].data[4]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].data[5]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].data[6]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].data[7]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].data[8]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].data[9]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].data[10]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].data[11]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].data[12]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].data[13]	=>  Location: PIN_T28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].data[14]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].data[15]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].data[16]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].data[17]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].data[18]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].data[19]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].data[20]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].data[21]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].data[22]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].data[23]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].data[24]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].data[25]	=>  Location: PIN_H28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].data[26]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].data[27]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].data[28]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].data[29]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].data[30]	=>  Location: PIN_C30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].data[31]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].addr[0]	=>  Location: PIN_H27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].addr[1]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].addr[2]	=>  Location: PIN_H30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].addr[3]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].addr[4]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].addr[5]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].addr[6]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].addr[7]	=>  Location: PIN_N27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].addr[8]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].addr[9]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].addr[10]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].addr[11]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].addr[12]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].addr[13]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].addr[14]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].addr[15]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].addr[16]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].addr[17]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].addr[18]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].addr[19]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].addr[20]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].addr[21]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].addr[22]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].addr[23]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].addr[24]	=>  Location: PIN_B30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].addr[25]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].addr[26]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].addr[27]	=>  Location: PIN_A29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].addr[28]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].addr[29]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].addr[30]	=>  Location: PIN_W29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].addr[31]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].cmd	=>  Location: PIN_D29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[1].req	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].data[0]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].data[1]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].data[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].data[3]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].data[4]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].data[5]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].data[6]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].data[7]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].data[8]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].data[9]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].data[10]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].data[11]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].data[12]	=>  Location: PIN_T23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].data[13]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].data[14]	=>  Location: PIN_AG29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].data[15]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].data[16]	=>  Location: PIN_A28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].data[17]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].data[18]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].data[19]	=>  Location: PIN_C28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].data[20]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].data[21]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].data[22]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].data[23]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].data[24]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].data[25]	=>  Location: PIN_F29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].data[26]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].data[27]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].data[28]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].data[29]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].data[30]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].data[31]	=>  Location: PIN_F30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].addr[0]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].addr[1]	=>  Location: PIN_J30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].addr[2]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].addr[3]	=>  Location: PIN_K29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].addr[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].addr[5]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].addr[6]	=>  Location: PIN_W30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].addr[7]	=>  Location: PIN_M29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].addr[8]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].addr[9]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].addr[10]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].addr[11]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].addr[12]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].addr[13]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].addr[14]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].addr[15]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].addr[16]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].addr[17]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].addr[18]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].addr[19]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].addr[20]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].addr[21]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].addr[22]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].addr[23]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].addr[24]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].addr[25]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].addr[26]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].addr[27]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].addr[28]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].addr[29]	=>  Location: PIN_K24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].addr[30]	=>  Location: PIN_G30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].addr[31]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].cmd	=>  Location: PIN_C29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cross_to_slv[0].req	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].data[0]	=>  Location: PIN_AJ30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].data[1]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].data[2]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].data[3]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].data[4]	=>  Location: PIN_P30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].data[5]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].data[6]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].data[7]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].data[8]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].data[9]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].data[10]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].data[11]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].data[12]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].data[13]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].data[14]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].data[15]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].data[16]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].data[17]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].data[18]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].data[19]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].data[20]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].data[21]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].data[22]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].data[23]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].data[24]	=>  Location: PIN_AC16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].data[25]	=>  Location: PIN_AH16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].data[26]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].data[27]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].data[28]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].data[29]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].data[30]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].data[31]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[1].ack	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].data[0]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].data[1]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].data[2]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].data[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].data[4]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].data[5]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].data[6]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].data[7]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].data[8]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].data[9]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].data[10]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].data[11]	=>  Location: PIN_AJ28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].data[12]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].data[13]	=>  Location: PIN_AG24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].data[14]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].data[15]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].data[16]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].data[17]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].data[18]	=>  Location: PIN_AJ18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].data[19]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].data[20]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].data[21]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].data[22]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].data[23]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].data[24]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].data[25]	=>  Location: PIN_AD16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].data[26]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].data[27]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].data[28]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].data[29]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].data[30]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].data[31]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_mst[0].ack	=>  Location: PIN_AK10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mx0	=>  Location: PIN_AG14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mx1	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st1[0]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st1[1]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st1[2]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st1[3]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st1[4]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st1[5]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st1[6]	=>  Location: PIN_V30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st1[7]	=>  Location: PIN_V29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st1[8]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st1[9]	=>  Location: PIN_AJ3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st1[10]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st1[11]	=>  Location: PIN_T30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st1[12]	=>  Location: PIN_T29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st1[13]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st1[14]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st1[15]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st1[16]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st1[17]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st1[18]	=>  Location: PIN_AK5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st1[19]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st1[20]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st1[21]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st1[22]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st1[23]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st1[24]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st1[25]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st1[26]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st1[27]	=>  Location: PIN_AG9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st1[28]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st1[29]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st1[30]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st1[31]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].data[0]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].data[0]	=>  Location: PIN_AJ13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].addr[31]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].addr[31]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].data[1]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].data[1]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].data[2]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].data[2]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].data[3]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].data[3]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].data[4]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].data[4]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].data[5]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].data[5]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].data[6]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].data[6]	=>  Location: PIN_U30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].data[7]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].data[7]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].data[8]	=>  Location: PIN_R29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].data[8]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].data[9]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].data[9]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].data[10]	=>  Location: PIN_T27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].data[10]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].data[11]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].data[11]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].data[12]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].data[12]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].data[13]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].data[13]	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].data[14]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].data[14]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].data[15]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].data[15]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].data[16]	=>  Location: PIN_A24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].data[16]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].data[17]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].data[17]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].data[18]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].data[18]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].data[19]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].data[19]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].data[20]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].data[20]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].data[21]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].data[21]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].data[22]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].data[22]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].data[23]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].data[23]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].data[24]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].data[24]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].data[25]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].data[25]	=>  Location: PIN_D30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].data[26]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].data[26]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].data[27]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].data[27]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].data[28]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].data[28]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].data[29]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].data[29]	=>  Location: PIN_F23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].data[30]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].data[30]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].data[31]	=>  Location: PIN_E30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].data[31]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].addr[0]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].addr[0]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].addr[1]	=>  Location: PIN_N30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].addr[1]	=>  Location: PIN_N28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].addr[2]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].addr[2]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].addr[3]	=>  Location: PIN_K30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].addr[3]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].addr[4]	=>  Location: PIN_M30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].addr[4]	=>  Location: PIN_L30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].addr[5]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].addr[5]	=>  Location: PIN_N24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].addr[6]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].addr[6]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].addr[7]	=>  Location: PIN_J29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].addr[7]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].addr[8]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].addr[8]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].addr[9]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].addr[9]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].addr[10]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].addr[10]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].addr[11]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].addr[11]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].addr[12]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].addr[12]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].addr[13]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].addr[13]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].addr[14]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].addr[14]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].addr[15]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].addr[15]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].addr[16]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].addr[16]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].addr[17]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].addr[17]	=>  Location: PIN_B24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].addr[18]	=>  Location: PIN_B28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].addr[18]	=>  Location: PIN_B27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].addr[19]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].addr[19]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].addr[20]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].addr[20]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].addr[21]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].addr[21]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].addr[22]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].addr[22]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].addr[23]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].addr[23]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].addr[24]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].addr[24]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].addr[25]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].addr[25]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].addr[26]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].addr[26]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].addr[27]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].addr[27]	=>  Location: PIN_A27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].addr[28]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].addr[28]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].addr[29]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].addr[29]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].addr[30]	=>  Location: PIN_N29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].addr[30]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].cmd	=>  Location: PIN_G29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].cmd	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[0].req	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mst_to_cross[1].req	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].data[0]	=>  Location: PIN_AB29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].data[0]	=>  Location: PIN_T24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].data[1]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].data[1]	=>  Location: PIN_Y30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].data[2]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].data[2]	=>  Location: PIN_AE30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].data[3]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].data[3]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].data[4]	=>  Location: PIN_R30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].data[4]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].data[5]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].data[5]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].data[6]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].data[6]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].data[7]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].data[7]	=>  Location: PIN_Y28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].data[8]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].data[8]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].data[9]	=>  Location: PIN_AD23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].data[9]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].data[10]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].data[10]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].data[11]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].data[11]	=>  Location: PIN_AK20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].data[12]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].data[12]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].data[13]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].data[13]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].data[14]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].data[14]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].data[15]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].data[15]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].data[16]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].data[16]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].data[17]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].data[17]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].data[18]	=>  Location: PIN_AA29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].data[18]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].data[19]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].data[19]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].data[20]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].data[20]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].data[21]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].data[21]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].data[22]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].data[22]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].data[23]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].data[23]	=>  Location: PIN_AK25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].data[24]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].data[24]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].data[25]	=>  Location: PIN_AK17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].data[25]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].data[26]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].data[26]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].data[27]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].data[27]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].data[28]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].data[28]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].data[29]	=>  Location: PIN_AJ15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].data[29]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].data[30]	=>  Location: PIN_AK15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].data[30]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].data[31]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].data[31]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[1].ack	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_to_cross[0].ack	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st0[11]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st0[12]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st0[13]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st0[14]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st0[0]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st0[1]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st0[2]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st0[3]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st0[4]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st0[5]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st0[6]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st0[7]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st0[8]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st0[9]	=>  Location: PIN_AD6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st0[10]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st0[31]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st0[15]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st0[16]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st0[17]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st0[18]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st0[19]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st0[20]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st0[21]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st0[22]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st0[23]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st0[24]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st0[25]	=>  Location: PIN_AA27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st0[26]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st0[27]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st0[28]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st0[29]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// st0[30]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("cross_bar_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \st1[0]~input_o ;
wire \st1[1]~input_o ;
wire \st1[2]~input_o ;
wire \st1[3]~input_o ;
wire \st1[4]~input_o ;
wire \st1[5]~input_o ;
wire \st1[6]~input_o ;
wire \st1[7]~input_o ;
wire \st1[8]~input_o ;
wire \st1[9]~input_o ;
wire \st1[10]~input_o ;
wire \st1[11]~input_o ;
wire \st1[12]~input_o ;
wire \st1[13]~input_o ;
wire \st1[14]~input_o ;
wire \st1[15]~input_o ;
wire \st1[16]~input_o ;
wire \st1[17]~input_o ;
wire \st1[18]~input_o ;
wire \st1[19]~input_o ;
wire \st1[20]~input_o ;
wire \st1[21]~input_o ;
wire \st1[22]~input_o ;
wire \st1[23]~input_o ;
wire \st1[24]~input_o ;
wire \st1[25]~input_o ;
wire \st1[26]~input_o ;
wire \st1[27]~input_o ;
wire \st1[28]~input_o ;
wire \st1[29]~input_o ;
wire \st1[30]~input_o ;
wire \st1[31]~input_o ;
wire \cross_to_slv[1].data[0]~output_o ;
wire \cross_to_slv[1].data[1]~output_o ;
wire \cross_to_slv[1].data[2]~output_o ;
wire \cross_to_slv[1].data[3]~output_o ;
wire \cross_to_slv[1].data[4]~output_o ;
wire \cross_to_slv[1].data[5]~output_o ;
wire \cross_to_slv[1].data[6]~output_o ;
wire \cross_to_slv[1].data[7]~output_o ;
wire \cross_to_slv[1].data[8]~output_o ;
wire \cross_to_slv[1].data[9]~output_o ;
wire \cross_to_slv[1].data[10]~output_o ;
wire \cross_to_slv[1].data[11]~output_o ;
wire \cross_to_slv[1].data[12]~output_o ;
wire \cross_to_slv[1].data[13]~output_o ;
wire \cross_to_slv[1].data[14]~output_o ;
wire \cross_to_slv[1].data[15]~output_o ;
wire \cross_to_slv[1].data[16]~output_o ;
wire \cross_to_slv[1].data[17]~output_o ;
wire \cross_to_slv[1].data[18]~output_o ;
wire \cross_to_slv[1].data[19]~output_o ;
wire \cross_to_slv[1].data[20]~output_o ;
wire \cross_to_slv[1].data[21]~output_o ;
wire \cross_to_slv[1].data[22]~output_o ;
wire \cross_to_slv[1].data[23]~output_o ;
wire \cross_to_slv[1].data[24]~output_o ;
wire \cross_to_slv[1].data[25]~output_o ;
wire \cross_to_slv[1].data[26]~output_o ;
wire \cross_to_slv[1].data[27]~output_o ;
wire \cross_to_slv[1].data[28]~output_o ;
wire \cross_to_slv[1].data[29]~output_o ;
wire \cross_to_slv[1].data[30]~output_o ;
wire \cross_to_slv[1].data[31]~output_o ;
wire \cross_to_slv[1].addr[0]~output_o ;
wire \cross_to_slv[1].addr[1]~output_o ;
wire \cross_to_slv[1].addr[2]~output_o ;
wire \cross_to_slv[1].addr[3]~output_o ;
wire \cross_to_slv[1].addr[4]~output_o ;
wire \cross_to_slv[1].addr[5]~output_o ;
wire \cross_to_slv[1].addr[6]~output_o ;
wire \cross_to_slv[1].addr[7]~output_o ;
wire \cross_to_slv[1].addr[8]~output_o ;
wire \cross_to_slv[1].addr[9]~output_o ;
wire \cross_to_slv[1].addr[10]~output_o ;
wire \cross_to_slv[1].addr[11]~output_o ;
wire \cross_to_slv[1].addr[12]~output_o ;
wire \cross_to_slv[1].addr[13]~output_o ;
wire \cross_to_slv[1].addr[14]~output_o ;
wire \cross_to_slv[1].addr[15]~output_o ;
wire \cross_to_slv[1].addr[16]~output_o ;
wire \cross_to_slv[1].addr[17]~output_o ;
wire \cross_to_slv[1].addr[18]~output_o ;
wire \cross_to_slv[1].addr[19]~output_o ;
wire \cross_to_slv[1].addr[20]~output_o ;
wire \cross_to_slv[1].addr[21]~output_o ;
wire \cross_to_slv[1].addr[22]~output_o ;
wire \cross_to_slv[1].addr[23]~output_o ;
wire \cross_to_slv[1].addr[24]~output_o ;
wire \cross_to_slv[1].addr[25]~output_o ;
wire \cross_to_slv[1].addr[26]~output_o ;
wire \cross_to_slv[1].addr[27]~output_o ;
wire \cross_to_slv[1].addr[28]~output_o ;
wire \cross_to_slv[1].addr[29]~output_o ;
wire \cross_to_slv[1].addr[30]~output_o ;
wire \cross_to_slv[1].addr[31]~output_o ;
wire \cross_to_slv[1].cmd~output_o ;
wire \cross_to_slv[1].req~output_o ;
wire \cross_to_slv[0].data[0]~output_o ;
wire \cross_to_slv[0].data[1]~output_o ;
wire \cross_to_slv[0].data[2]~output_o ;
wire \cross_to_slv[0].data[3]~output_o ;
wire \cross_to_slv[0].data[4]~output_o ;
wire \cross_to_slv[0].data[5]~output_o ;
wire \cross_to_slv[0].data[6]~output_o ;
wire \cross_to_slv[0].data[7]~output_o ;
wire \cross_to_slv[0].data[8]~output_o ;
wire \cross_to_slv[0].data[9]~output_o ;
wire \cross_to_slv[0].data[10]~output_o ;
wire \cross_to_slv[0].data[11]~output_o ;
wire \cross_to_slv[0].data[12]~output_o ;
wire \cross_to_slv[0].data[13]~output_o ;
wire \cross_to_slv[0].data[14]~output_o ;
wire \cross_to_slv[0].data[15]~output_o ;
wire \cross_to_slv[0].data[16]~output_o ;
wire \cross_to_slv[0].data[17]~output_o ;
wire \cross_to_slv[0].data[18]~output_o ;
wire \cross_to_slv[0].data[19]~output_o ;
wire \cross_to_slv[0].data[20]~output_o ;
wire \cross_to_slv[0].data[21]~output_o ;
wire \cross_to_slv[0].data[22]~output_o ;
wire \cross_to_slv[0].data[23]~output_o ;
wire \cross_to_slv[0].data[24]~output_o ;
wire \cross_to_slv[0].data[25]~output_o ;
wire \cross_to_slv[0].data[26]~output_o ;
wire \cross_to_slv[0].data[27]~output_o ;
wire \cross_to_slv[0].data[28]~output_o ;
wire \cross_to_slv[0].data[29]~output_o ;
wire \cross_to_slv[0].data[30]~output_o ;
wire \cross_to_slv[0].data[31]~output_o ;
wire \cross_to_slv[0].addr[0]~output_o ;
wire \cross_to_slv[0].addr[1]~output_o ;
wire \cross_to_slv[0].addr[2]~output_o ;
wire \cross_to_slv[0].addr[3]~output_o ;
wire \cross_to_slv[0].addr[4]~output_o ;
wire \cross_to_slv[0].addr[5]~output_o ;
wire \cross_to_slv[0].addr[6]~output_o ;
wire \cross_to_slv[0].addr[7]~output_o ;
wire \cross_to_slv[0].addr[8]~output_o ;
wire \cross_to_slv[0].addr[9]~output_o ;
wire \cross_to_slv[0].addr[10]~output_o ;
wire \cross_to_slv[0].addr[11]~output_o ;
wire \cross_to_slv[0].addr[12]~output_o ;
wire \cross_to_slv[0].addr[13]~output_o ;
wire \cross_to_slv[0].addr[14]~output_o ;
wire \cross_to_slv[0].addr[15]~output_o ;
wire \cross_to_slv[0].addr[16]~output_o ;
wire \cross_to_slv[0].addr[17]~output_o ;
wire \cross_to_slv[0].addr[18]~output_o ;
wire \cross_to_slv[0].addr[19]~output_o ;
wire \cross_to_slv[0].addr[20]~output_o ;
wire \cross_to_slv[0].addr[21]~output_o ;
wire \cross_to_slv[0].addr[22]~output_o ;
wire \cross_to_slv[0].addr[23]~output_o ;
wire \cross_to_slv[0].addr[24]~output_o ;
wire \cross_to_slv[0].addr[25]~output_o ;
wire \cross_to_slv[0].addr[26]~output_o ;
wire \cross_to_slv[0].addr[27]~output_o ;
wire \cross_to_slv[0].addr[28]~output_o ;
wire \cross_to_slv[0].addr[29]~output_o ;
wire \cross_to_slv[0].addr[30]~output_o ;
wire \cross_to_slv[0].addr[31]~output_o ;
wire \cross_to_slv[0].cmd~output_o ;
wire \cross_to_slv[0].req~output_o ;
wire \rd_to_mst[1].data[0]~output_o ;
wire \rd_to_mst[1].data[1]~output_o ;
wire \rd_to_mst[1].data[2]~output_o ;
wire \rd_to_mst[1].data[3]~output_o ;
wire \rd_to_mst[1].data[4]~output_o ;
wire \rd_to_mst[1].data[5]~output_o ;
wire \rd_to_mst[1].data[6]~output_o ;
wire \rd_to_mst[1].data[7]~output_o ;
wire \rd_to_mst[1].data[8]~output_o ;
wire \rd_to_mst[1].data[9]~output_o ;
wire \rd_to_mst[1].data[10]~output_o ;
wire \rd_to_mst[1].data[11]~output_o ;
wire \rd_to_mst[1].data[12]~output_o ;
wire \rd_to_mst[1].data[13]~output_o ;
wire \rd_to_mst[1].data[14]~output_o ;
wire \rd_to_mst[1].data[15]~output_o ;
wire \rd_to_mst[1].data[16]~output_o ;
wire \rd_to_mst[1].data[17]~output_o ;
wire \rd_to_mst[1].data[18]~output_o ;
wire \rd_to_mst[1].data[19]~output_o ;
wire \rd_to_mst[1].data[20]~output_o ;
wire \rd_to_mst[1].data[21]~output_o ;
wire \rd_to_mst[1].data[22]~output_o ;
wire \rd_to_mst[1].data[23]~output_o ;
wire \rd_to_mst[1].data[24]~output_o ;
wire \rd_to_mst[1].data[25]~output_o ;
wire \rd_to_mst[1].data[26]~output_o ;
wire \rd_to_mst[1].data[27]~output_o ;
wire \rd_to_mst[1].data[28]~output_o ;
wire \rd_to_mst[1].data[29]~output_o ;
wire \rd_to_mst[1].data[30]~output_o ;
wire \rd_to_mst[1].data[31]~output_o ;
wire \rd_to_mst[1].ack~output_o ;
wire \rd_to_mst[0].data[0]~output_o ;
wire \rd_to_mst[0].data[1]~output_o ;
wire \rd_to_mst[0].data[2]~output_o ;
wire \rd_to_mst[0].data[3]~output_o ;
wire \rd_to_mst[0].data[4]~output_o ;
wire \rd_to_mst[0].data[5]~output_o ;
wire \rd_to_mst[0].data[6]~output_o ;
wire \rd_to_mst[0].data[7]~output_o ;
wire \rd_to_mst[0].data[8]~output_o ;
wire \rd_to_mst[0].data[9]~output_o ;
wire \rd_to_mst[0].data[10]~output_o ;
wire \rd_to_mst[0].data[11]~output_o ;
wire \rd_to_mst[0].data[12]~output_o ;
wire \rd_to_mst[0].data[13]~output_o ;
wire \rd_to_mst[0].data[14]~output_o ;
wire \rd_to_mst[0].data[15]~output_o ;
wire \rd_to_mst[0].data[16]~output_o ;
wire \rd_to_mst[0].data[17]~output_o ;
wire \rd_to_mst[0].data[18]~output_o ;
wire \rd_to_mst[0].data[19]~output_o ;
wire \rd_to_mst[0].data[20]~output_o ;
wire \rd_to_mst[0].data[21]~output_o ;
wire \rd_to_mst[0].data[22]~output_o ;
wire \rd_to_mst[0].data[23]~output_o ;
wire \rd_to_mst[0].data[24]~output_o ;
wire \rd_to_mst[0].data[25]~output_o ;
wire \rd_to_mst[0].data[26]~output_o ;
wire \rd_to_mst[0].data[27]~output_o ;
wire \rd_to_mst[0].data[28]~output_o ;
wire \rd_to_mst[0].data[29]~output_o ;
wire \rd_to_mst[0].data[30]~output_o ;
wire \rd_to_mst[0].data[31]~output_o ;
wire \rd_to_mst[0].ack~output_o ;
wire \mx0~output_o ;
wire \mx1~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \mst_to_cross[0].data[0]~input_o ;
wire \mst_to_cross[1].data[0]~input_o ;
wire \mst_to_cross[1].addr[31]~input_o ;
wire \mst_to_cross[0].addr[31]~input_o ;
wire \always0~0_combout ;
wire \st0[31]~input_o ;
wire \st0[19]~input_o ;
wire \st0[21]~input_o ;
wire \st0[22]~input_o ;
wire \st0[20]~input_o ;
wire \mx0~7_combout ;
wire \st0[18]~input_o ;
wire \st0[17]~input_o ;
wire \st0[16]~input_o ;
wire \st0[15]~input_o ;
wire \mx0~6_combout ;
wire \st0[23]~input_o ;
wire \st0[26]~input_o ;
wire \st0[25]~input_o ;
wire \st0[24]~input_o ;
wire \mx0~8_combout ;
wire \st0[30]~input_o ;
wire \st0[28]~input_o ;
wire \st0[27]~input_o ;
wire \st0[29]~input_o ;
wire \mx0~9_combout ;
wire \mx0~10_combout ;
wire \mx0~11_combout ;
wire \st0[2]~input_o ;
wire \st0[7]~input_o ;
wire \st0[8]~input_o ;
wire \st0[9]~input_o ;
wire \st0[10]~input_o ;
wire \mx0~2_combout ;
wire \st0[4]~input_o ;
wire \st0[5]~input_o ;
wire \st0[6]~input_o ;
wire \mx0~3_combout ;
wire \st0[1]~input_o ;
wire \st0[3]~input_o ;
wire \mx0~4_combout ;
wire \st0[11]~input_o ;
wire \st0[12]~input_o ;
wire \st0[14]~input_o ;
wire \st0[13]~input_o ;
wire \mx0~1_combout ;
wire \st0[0]~input_o ;
wire \mx0~5_combout ;
wire \s[0]~0_combout ;
wire \mx0~0_combout ;
wire \mx1~0_combout ;
wire \mx0~reg0_q ;
wire \cross_to_slv~0_combout ;
wire \cross_to_slv~1_combout ;
wire \cross_to_slv[1].addr[4]~0_combout ;
wire \cross_to_slv[1].data[0]~reg0_q ;
wire \mst_to_cross[0].data[1]~input_o ;
wire \mst_to_cross[1].data[1]~input_o ;
wire \cross_to_slv~2_combout ;
wire \cross_to_slv[1].data[1]~reg0_q ;
wire \mst_to_cross[0].data[2]~input_o ;
wire \mst_to_cross[1].data[2]~input_o ;
wire \cross_to_slv~3_combout ;
wire \cross_to_slv[1].data[2]~reg0_q ;
wire \mst_to_cross[1].data[3]~input_o ;
wire \cross_to_slv~4_combout ;
wire \mst_to_cross[0].data[3]~input_o ;
wire \cross_to_slv~5_combout ;
wire \cross_to_slv[1].data[3]~reg0_q ;
wire \mst_to_cross[1].data[4]~input_o ;
wire \mst_to_cross[0].data[4]~input_o ;
wire \cross_to_slv~6_combout ;
wire \cross_to_slv[1].data[4]~reg0_q ;
wire \mst_to_cross[0].data[5]~input_o ;
wire \mst_to_cross[1].data[5]~input_o ;
wire \cross_to_slv~7_combout ;
wire \cross_to_slv[1].data[5]~reg0_q ;
wire \mst_to_cross[1].data[6]~input_o ;
wire \mst_to_cross[0].data[6]~input_o ;
wire \cross_to_slv~8_combout ;
wire \cross_to_slv[1].data[6]~reg0_q ;
wire \mst_to_cross[1].data[7]~input_o ;
wire \mst_to_cross[0].data[7]~input_o ;
wire \cross_to_slv~9_combout ;
wire \cross_to_slv[1].data[7]~reg0_q ;
wire \mst_to_cross[1].data[8]~input_o ;
wire \mst_to_cross[0].data[8]~input_o ;
wire \cross_to_slv~10_combout ;
wire \cross_to_slv[1].data[8]~reg0_q ;
wire \mst_to_cross[0].data[9]~input_o ;
wire \mst_to_cross[1].data[9]~input_o ;
wire \cross_to_slv~11_combout ;
wire \cross_to_slv[1].data[9]~reg0_q ;
wire \mst_to_cross[1].data[10]~input_o ;
wire \mst_to_cross[0].data[10]~input_o ;
wire \cross_to_slv~12_combout ;
wire \cross_to_slv[1].data[10]~reg0_q ;
wire \mst_to_cross[1].data[11]~input_o ;
wire \mst_to_cross[0].data[11]~input_o ;
wire \cross_to_slv~13_combout ;
wire \cross_to_slv[1].data[11]~reg0_q ;
wire \mst_to_cross[0].data[12]~input_o ;
wire \mst_to_cross[1].data[12]~input_o ;
wire \cross_to_slv~14_combout ;
wire \cross_to_slv[1].data[12]~reg0_q ;
wire \mst_to_cross[0].data[13]~input_o ;
wire \mst_to_cross[1].data[13]~input_o ;
wire \cross_to_slv~15_combout ;
wire \cross_to_slv[1].data[13]~reg0_q ;
wire \mst_to_cross[1].data[14]~input_o ;
wire \mst_to_cross[0].data[14]~input_o ;
wire \cross_to_slv~16_combout ;
wire \cross_to_slv[1].data[14]~reg0_q ;
wire \mst_to_cross[0].data[15]~input_o ;
wire \mst_to_cross[1].data[15]~input_o ;
wire \cross_to_slv~17_combout ;
wire \cross_to_slv[1].data[15]~reg0_q ;
wire \mst_to_cross[0].data[16]~input_o ;
wire \mst_to_cross[1].data[16]~input_o ;
wire \cross_to_slv~18_combout ;
wire \cross_to_slv[1].data[16]~reg0_q ;
wire \mst_to_cross[1].data[17]~input_o ;
wire \mst_to_cross[0].data[17]~input_o ;
wire \cross_to_slv~19_combout ;
wire \cross_to_slv[1].data[17]~reg0_q ;
wire \mst_to_cross[0].data[18]~input_o ;
wire \mst_to_cross[1].data[18]~input_o ;
wire \cross_to_slv~20_combout ;
wire \cross_to_slv[1].data[18]~reg0_q ;
wire \mst_to_cross[0].data[19]~input_o ;
wire \mst_to_cross[1].data[19]~input_o ;
wire \cross_to_slv~21_combout ;
wire \cross_to_slv[1].data[19]~reg0_q ;
wire \mst_to_cross[1].data[20]~input_o ;
wire \mst_to_cross[0].data[20]~input_o ;
wire \cross_to_slv~22_combout ;
wire \cross_to_slv[1].data[20]~reg0_q ;
wire \mst_to_cross[0].data[21]~input_o ;
wire \mst_to_cross[1].data[21]~input_o ;
wire \cross_to_slv~23_combout ;
wire \cross_to_slv[1].data[21]~reg0_q ;
wire \mst_to_cross[0].data[22]~input_o ;
wire \mst_to_cross[1].data[22]~input_o ;
wire \cross_to_slv~24_combout ;
wire \cross_to_slv[1].data[22]~reg0_q ;
wire \mst_to_cross[1].data[23]~input_o ;
wire \mst_to_cross[0].data[23]~input_o ;
wire \cross_to_slv~25_combout ;
wire \cross_to_slv[1].data[23]~reg0_q ;
wire \mst_to_cross[0].data[24]~input_o ;
wire \mst_to_cross[1].data[24]~input_o ;
wire \cross_to_slv~26_combout ;
wire \cross_to_slv[1].data[24]~reg0_q ;
wire \mst_to_cross[0].data[25]~input_o ;
wire \mst_to_cross[1].data[25]~input_o ;
wire \cross_to_slv~27_combout ;
wire \cross_to_slv[1].data[25]~reg0_q ;
wire \mst_to_cross[1].data[26]~input_o ;
wire \mst_to_cross[0].data[26]~input_o ;
wire \cross_to_slv~28_combout ;
wire \cross_to_slv[1].data[26]~reg0_q ;
wire \mst_to_cross[0].data[27]~input_o ;
wire \mst_to_cross[1].data[27]~input_o ;
wire \cross_to_slv~29_combout ;
wire \cross_to_slv[1].data[27]~reg0_q ;
wire \mst_to_cross[1].data[28]~input_o ;
wire \mst_to_cross[0].data[28]~input_o ;
wire \cross_to_slv~30_combout ;
wire \cross_to_slv[1].data[28]~reg0_q ;
wire \mst_to_cross[0].data[29]~input_o ;
wire \mst_to_cross[1].data[29]~input_o ;
wire \cross_to_slv~31_combout ;
wire \cross_to_slv[1].data[29]~reg0_q ;
wire \mst_to_cross[1].data[30]~input_o ;
wire \mst_to_cross[0].data[30]~input_o ;
wire \cross_to_slv~32_combout ;
wire \cross_to_slv[1].data[30]~reg0_q ;
wire \mst_to_cross[1].data[31]~input_o ;
wire \mst_to_cross[0].data[31]~input_o ;
wire \cross_to_slv~33_combout ;
wire \cross_to_slv[1].data[31]~reg0_q ;
wire \mst_to_cross[0].addr[0]~input_o ;
wire \mst_to_cross[1].addr[0]~input_o ;
wire \cross_to_slv~34_combout ;
wire \cross_to_slv[1].addr[0]~reg0_q ;
wire \mst_to_cross[1].addr[1]~input_o ;
wire \mst_to_cross[0].addr[1]~input_o ;
wire \cross_to_slv~35_combout ;
wire \cross_to_slv[1].addr[1]~reg0_q ;
wire \mst_to_cross[0].addr[2]~input_o ;
wire \mst_to_cross[1].addr[2]~input_o ;
wire \cross_to_slv~36_combout ;
wire \cross_to_slv[1].addr[2]~reg0_q ;
wire \mst_to_cross[1].addr[3]~input_o ;
wire \mst_to_cross[0].addr[3]~input_o ;
wire \cross_to_slv~37_combout ;
wire \cross_to_slv[1].addr[3]~reg0_q ;
wire \mst_to_cross[1].addr[4]~input_o ;
wire \mst_to_cross[0].addr[4]~input_o ;
wire \cross_to_slv~38_combout ;
wire \cross_to_slv[1].addr[4]~reg0_q ;
wire \mst_to_cross[0].addr[5]~input_o ;
wire \mst_to_cross[1].addr[5]~input_o ;
wire \cross_to_slv~39_combout ;
wire \cross_to_slv[1].addr[5]~reg0_q ;
wire \mst_to_cross[0].addr[6]~input_o ;
wire \mst_to_cross[1].addr[6]~input_o ;
wire \cross_to_slv~40_combout ;
wire \cross_to_slv[1].addr[6]~reg0_q ;
wire \mst_to_cross[0].addr[7]~input_o ;
wire \mst_to_cross[1].addr[7]~input_o ;
wire \cross_to_slv~41_combout ;
wire \cross_to_slv[1].addr[7]~reg0_q ;
wire \mst_to_cross[0].addr[8]~input_o ;
wire \mst_to_cross[1].addr[8]~input_o ;
wire \cross_to_slv~42_combout ;
wire \cross_to_slv[1].addr[8]~reg0_q ;
wire \mst_to_cross[1].addr[9]~input_o ;
wire \mst_to_cross[0].addr[9]~input_o ;
wire \cross_to_slv~43_combout ;
wire \cross_to_slv[1].addr[9]~reg0_q ;
wire \mst_to_cross[0].addr[10]~input_o ;
wire \mst_to_cross[1].addr[10]~input_o ;
wire \cross_to_slv~44_combout ;
wire \cross_to_slv[1].addr[10]~reg0_q ;
wire \mst_to_cross[1].addr[11]~input_o ;
wire \mst_to_cross[0].addr[11]~input_o ;
wire \cross_to_slv~45_combout ;
wire \cross_to_slv[1].addr[11]~reg0_q ;
wire \mst_to_cross[0].addr[12]~input_o ;
wire \mst_to_cross[1].addr[12]~input_o ;
wire \cross_to_slv~46_combout ;
wire \cross_to_slv[1].addr[12]~reg0_q ;
wire \mst_to_cross[0].addr[13]~input_o ;
wire \mst_to_cross[1].addr[13]~input_o ;
wire \cross_to_slv~47_combout ;
wire \cross_to_slv[1].addr[13]~reg0_q ;
wire \mst_to_cross[0].addr[14]~input_o ;
wire \mst_to_cross[1].addr[14]~input_o ;
wire \cross_to_slv~48_combout ;
wire \cross_to_slv[1].addr[14]~reg0_q ;
wire \mst_to_cross[1].addr[15]~input_o ;
wire \mst_to_cross[0].addr[15]~input_o ;
wire \cross_to_slv~49_combout ;
wire \cross_to_slv[1].addr[15]~reg0_q ;
wire \mst_to_cross[1].addr[16]~input_o ;
wire \mst_to_cross[0].addr[16]~input_o ;
wire \cross_to_slv~50_combout ;
wire \cross_to_slv[1].addr[16]~reg0_q ;
wire \mst_to_cross[0].addr[17]~input_o ;
wire \mst_to_cross[1].addr[17]~input_o ;
wire \cross_to_slv~51_combout ;
wire \cross_to_slv[1].addr[17]~reg0_q ;
wire \mst_to_cross[0].addr[18]~input_o ;
wire \mst_to_cross[1].addr[18]~input_o ;
wire \cross_to_slv~52_combout ;
wire \cross_to_slv[1].addr[18]~reg0_q ;
wire \mst_to_cross[0].addr[19]~input_o ;
wire \mst_to_cross[1].addr[19]~input_o ;
wire \cross_to_slv~53_combout ;
wire \cross_to_slv[1].addr[19]~reg0_q ;
wire \mst_to_cross[0].addr[20]~input_o ;
wire \mst_to_cross[1].addr[20]~input_o ;
wire \cross_to_slv~54_combout ;
wire \cross_to_slv[1].addr[20]~reg0_q ;
wire \mst_to_cross[0].addr[21]~input_o ;
wire \mst_to_cross[1].addr[21]~input_o ;
wire \cross_to_slv~55_combout ;
wire \cross_to_slv[1].addr[21]~reg0_q ;
wire \mst_to_cross[1].addr[22]~input_o ;
wire \mst_to_cross[0].addr[22]~input_o ;
wire \cross_to_slv~56_combout ;
wire \cross_to_slv[1].addr[22]~reg0_q ;
wire \mst_to_cross[0].addr[23]~input_o ;
wire \mst_to_cross[1].addr[23]~input_o ;
wire \cross_to_slv~57_combout ;
wire \cross_to_slv[1].addr[23]~reg0_q ;
wire \mst_to_cross[1].addr[24]~input_o ;
wire \mst_to_cross[0].addr[24]~input_o ;
wire \cross_to_slv~58_combout ;
wire \cross_to_slv[1].addr[24]~reg0_q ;
wire \mst_to_cross[1].addr[25]~input_o ;
wire \mst_to_cross[0].addr[25]~input_o ;
wire \cross_to_slv~59_combout ;
wire \cross_to_slv[1].addr[25]~reg0_q ;
wire \mst_to_cross[0].addr[26]~input_o ;
wire \mst_to_cross[1].addr[26]~input_o ;
wire \cross_to_slv~60_combout ;
wire \cross_to_slv[1].addr[26]~reg0_q ;
wire \mst_to_cross[0].addr[27]~input_o ;
wire \mst_to_cross[1].addr[27]~input_o ;
wire \cross_to_slv~61_combout ;
wire \cross_to_slv[1].addr[27]~reg0_q ;
wire \mst_to_cross[1].addr[28]~input_o ;
wire \mst_to_cross[0].addr[28]~input_o ;
wire \cross_to_slv~62_combout ;
wire \cross_to_slv[1].addr[28]~reg0_q ;
wire \mst_to_cross[0].addr[29]~input_o ;
wire \mst_to_cross[1].addr[29]~input_o ;
wire \cross_to_slv~63_combout ;
wire \cross_to_slv[1].addr[29]~reg0_q ;
wire \mst_to_cross[1].addr[30]~input_o ;
wire \mst_to_cross[0].addr[30]~input_o ;
wire \cross_to_slv~64_combout ;
wire \cross_to_slv[1].addr[30]~reg0_q ;
wire \mst_to_cross[0].cmd~input_o ;
wire \mst_to_cross[1].cmd~input_o ;
wire \cross_to_slv~65_combout ;
wire \cross_to_slv[1].cmd~reg0_q ;
wire \mst_to_cross[0].req~input_o ;
wire \mst_to_cross[1].req~input_o ;
wire \cross_to_slv~66_combout ;
wire \cross_to_slv[1].req~reg0_q ;
wire \cross_to_slv~67_combout ;
wire \cross_to_slv~68_combout ;
wire \cross_to_slv[0].data[0]~0_combout ;
wire \cross_to_slv[0].data[0]~reg0_q ;
wire \cross_to_slv~69_combout ;
wire \cross_to_slv[0].data[1]~reg0_q ;
wire \cross_to_slv~70_combout ;
wire \cross_to_slv[0].data[2]~reg0_q ;
wire \cross_to_slv~71_combout ;
wire \cross_to_slv[0].data[3]~reg0_q ;
wire \cross_to_slv~72_combout ;
wire \cross_to_slv[0].data[4]~reg0_q ;
wire \cross_to_slv~73_combout ;
wire \cross_to_slv[0].data[5]~reg0_q ;
wire \cross_to_slv~74_combout ;
wire \cross_to_slv[0].data[6]~reg0_q ;
wire \cross_to_slv~75_combout ;
wire \cross_to_slv[0].data[7]~reg0_q ;
wire \cross_to_slv~76_combout ;
wire \cross_to_slv[0].data[8]~reg0_q ;
wire \cross_to_slv~77_combout ;
wire \cross_to_slv~78_combout ;
wire \cross_to_slv[0].data[9]~reg0_q ;
wire \cross_to_slv~79_combout ;
wire \cross_to_slv[0].data[10]~reg0_q ;
wire \cross_to_slv~80_combout ;
wire \cross_to_slv[0].data[11]~reg0_q ;
wire \cross_to_slv~81_combout ;
wire \cross_to_slv[0].data[12]~reg0_q ;
wire \cross_to_slv~82_combout ;
wire \cross_to_slv[0].data[13]~reg0_q ;
wire \cross_to_slv~83_combout ;
wire \cross_to_slv[0].data[14]~reg0_q ;
wire \cross_to_slv~84_combout ;
wire \cross_to_slv[0].data[15]~reg0_q ;
wire \cross_to_slv~85_combout ;
wire \cross_to_slv[0].data[16]~reg0_q ;
wire \cross_to_slv~86_combout ;
wire \cross_to_slv[0].data[17]~reg0_q ;
wire \cross_to_slv~87_combout ;
wire \cross_to_slv[0].data[18]~reg0_q ;
wire \cross_to_slv~88_combout ;
wire \cross_to_slv[0].data[19]~reg0_q ;
wire \cross_to_slv~89_combout ;
wire \cross_to_slv[0].data[20]~reg0_q ;
wire \cross_to_slv~90_combout ;
wire \cross_to_slv[0].data[21]~reg0_q ;
wire \cross_to_slv~91_combout ;
wire \cross_to_slv[0].data[22]~reg0_q ;
wire \cross_to_slv~92_combout ;
wire \cross_to_slv[0].data[23]~reg0_q ;
wire \cross_to_slv~93_combout ;
wire \cross_to_slv[0].data[24]~reg0_q ;
wire \cross_to_slv~94_combout ;
wire \cross_to_slv[0].data[25]~reg0_q ;
wire \cross_to_slv~95_combout ;
wire \cross_to_slv[0].data[26]~reg0_q ;
wire \cross_to_slv~96_combout ;
wire \cross_to_slv[0].data[27]~reg0_q ;
wire \cross_to_slv~97_combout ;
wire \cross_to_slv[0].data[28]~reg0_q ;
wire \cross_to_slv~98_combout ;
wire \cross_to_slv[0].data[29]~reg0_q ;
wire \cross_to_slv~99_combout ;
wire \cross_to_slv[0].data[30]~reg0_q ;
wire \cross_to_slv~100_combout ;
wire \cross_to_slv[0].data[31]~reg0_q ;
wire \cross_to_slv~101_combout ;
wire \cross_to_slv[0].addr[0]~reg0_q ;
wire \cross_to_slv~102_combout ;
wire \cross_to_slv[0].addr[1]~reg0_q ;
wire \cross_to_slv~103_combout ;
wire \cross_to_slv[0].addr[2]~reg0_q ;
wire \cross_to_slv~104_combout ;
wire \cross_to_slv[0].addr[3]~reg0_q ;
wire \cross_to_slv~105_combout ;
wire \cross_to_slv[0].addr[4]~reg0_q ;
wire \cross_to_slv~106_combout ;
wire \cross_to_slv[0].addr[5]~reg0_q ;
wire \cross_to_slv~107_combout ;
wire \cross_to_slv[0].addr[6]~reg0_q ;
wire \cross_to_slv~108_combout ;
wire \cross_to_slv[0].addr[7]~reg0_q ;
wire \cross_to_slv~109_combout ;
wire \cross_to_slv[0].addr[8]~reg0_q ;
wire \cross_to_slv~110_combout ;
wire \cross_to_slv[0].addr[9]~reg0_q ;
wire \cross_to_slv~111_combout ;
wire \cross_to_slv[0].addr[10]~reg0_q ;
wire \cross_to_slv~112_combout ;
wire \cross_to_slv[0].addr[11]~reg0_q ;
wire \cross_to_slv~113_combout ;
wire \cross_to_slv[0].addr[12]~reg0_q ;
wire \cross_to_slv~114_combout ;
wire \cross_to_slv[0].addr[13]~reg0_q ;
wire \cross_to_slv~115_combout ;
wire \cross_to_slv[0].addr[14]~reg0_q ;
wire \cross_to_slv~116_combout ;
wire \cross_to_slv[0].addr[15]~reg0_q ;
wire \cross_to_slv~117_combout ;
wire \cross_to_slv[0].addr[16]~reg0_q ;
wire \cross_to_slv~118_combout ;
wire \cross_to_slv[0].addr[17]~reg0_q ;
wire \cross_to_slv~119_combout ;
wire \cross_to_slv[0].addr[18]~reg0_q ;
wire \cross_to_slv~120_combout ;
wire \cross_to_slv[0].addr[19]~reg0_q ;
wire \cross_to_slv~121_combout ;
wire \cross_to_slv[0].addr[20]~reg0_q ;
wire \cross_to_slv~122_combout ;
wire \cross_to_slv[0].addr[21]~reg0_q ;
wire \cross_to_slv~123_combout ;
wire \cross_to_slv[0].addr[22]~reg0_q ;
wire \cross_to_slv~124_combout ;
wire \cross_to_slv[0].addr[23]~reg0_q ;
wire \cross_to_slv~125_combout ;
wire \cross_to_slv[0].addr[24]~reg0_q ;
wire \cross_to_slv~126_combout ;
wire \cross_to_slv[0].addr[25]~reg0_q ;
wire \cross_to_slv~127_combout ;
wire \cross_to_slv[0].addr[26]~reg0_q ;
wire \cross_to_slv~128_combout ;
wire \cross_to_slv[0].addr[27]~reg0_q ;
wire \cross_to_slv~129_combout ;
wire \cross_to_slv[0].addr[28]~reg0_q ;
wire \cross_to_slv~130_combout ;
wire \cross_to_slv[0].addr[29]~reg0_q ;
wire \cross_to_slv~131_combout ;
wire \cross_to_slv[0].addr[30]~reg0_q ;
wire \cross_to_slv~132_combout ;
wire \cross_to_slv[0].cmd~reg0_q ;
wire \cross_to_slv~133_combout ;
wire \cross_to_slv[0].req~reg0_q ;
wire \rd_to_cross[1].data[0]~input_o ;
wire \rd_to_cross[0].data[0]~input_o ;
wire \rd_to_mst~0_combout ;
wire \cross_to_slv~134_combout ;
wire \rd_to_mst[1].data[0]~reg0_q ;
wire \rd_to_cross[1].data[1]~input_o ;
wire \rd_to_cross[0].data[1]~input_o ;
wire \rd_to_mst~1_combout ;
wire \rd_to_mst[1].data[1]~reg0_q ;
wire \rd_to_cross[1].data[2]~input_o ;
wire \rd_to_cross[0].data[2]~input_o ;
wire \rd_to_mst~2_combout ;
wire \rd_to_mst[1].data[2]~reg0_q ;
wire \rd_to_cross[0].data[3]~input_o ;
wire \rd_to_cross[1].data[3]~input_o ;
wire \rd_to_mst~3_combout ;
wire \rd_to_mst[1].data[3]~reg0_q ;
wire \rd_to_cross[0].data[4]~input_o ;
wire \rd_to_cross[1].data[4]~input_o ;
wire \rd_to_mst~4_combout ;
wire \rd_to_mst[1].data[4]~reg0_q ;
wire \rd_to_cross[1].data[5]~input_o ;
wire \rd_to_cross[0].data[5]~input_o ;
wire \rd_to_mst~5_combout ;
wire \rd_to_mst[1].data[5]~reg0_q ;
wire \rd_to_cross[0].data[6]~input_o ;
wire \rd_to_cross[1].data[6]~input_o ;
wire \rd_to_mst~6_combout ;
wire \rd_to_mst[1].data[6]~reg0feeder_combout ;
wire \rd_to_mst[1].data[6]~reg0_q ;
wire \rd_to_cross[1].data[7]~input_o ;
wire \rd_to_cross[0].data[7]~input_o ;
wire \rd_to_mst~7_combout ;
wire \rd_to_mst[1].data[7]~reg0_q ;
wire \rd_to_cross[1].data[8]~input_o ;
wire \rd_to_cross[0].data[8]~input_o ;
wire \rd_to_mst~8_combout ;
wire \rd_to_mst[1].data[8]~reg0_q ;
wire \rd_to_cross[1].data[9]~input_o ;
wire \rd_to_cross[0].data[9]~input_o ;
wire \rd_to_mst~9_combout ;
wire \rd_to_mst[1].data[9]~reg0_q ;
wire \rd_to_cross[1].data[10]~input_o ;
wire \rd_to_cross[0].data[10]~input_o ;
wire \rd_to_mst~10_combout ;
wire \rd_to_mst[1].data[10]~reg0feeder_combout ;
wire \rd_to_mst[1].data[10]~reg0_q ;
wire \rd_to_cross[0].data[11]~input_o ;
wire \rd_to_cross[1].data[11]~input_o ;
wire \rd_to_mst~11_combout ;
wire \rd_to_mst[1].data[11]~reg0_q ;
wire \rd_to_cross[0].data[12]~input_o ;
wire \rd_to_cross[1].data[12]~input_o ;
wire \rd_to_mst~12_combout ;
wire \rd_to_mst[1].data[12]~reg0_q ;
wire \rd_to_cross[0].data[13]~input_o ;
wire \rd_to_cross[1].data[13]~input_o ;
wire \rd_to_mst~13_combout ;
wire \rd_to_mst[1].data[13]~reg0_q ;
wire \rd_to_cross[1].data[14]~input_o ;
wire \rd_to_cross[0].data[14]~input_o ;
wire \rd_to_mst~14_combout ;
wire \rd_to_mst[1].data[14]~reg0_q ;
wire \rd_to_cross[1].data[15]~input_o ;
wire \rd_to_cross[0].data[15]~input_o ;
wire \rd_to_mst~15_combout ;
wire \rd_to_mst[1].data[15]~reg0_q ;
wire \rd_to_cross[0].data[16]~input_o ;
wire \rd_to_cross[1].data[16]~input_o ;
wire \rd_to_mst~16_combout ;
wire \rd_to_mst[1].data[16]~reg0feeder_combout ;
wire \rd_to_mst[1].data[16]~reg0_q ;
wire \rd_to_cross[0].data[17]~input_o ;
wire \rd_to_cross[1].data[17]~input_o ;
wire \rd_to_mst~17_combout ;
wire \rd_to_mst[1].data[17]~reg0feeder_combout ;
wire \rd_to_mst[1].data[17]~reg0_q ;
wire \rd_to_cross[0].data[18]~input_o ;
wire \rd_to_cross[1].data[18]~input_o ;
wire \rd_to_mst~18_combout ;
wire \rd_to_mst[1].data[18]~reg0_q ;
wire \rd_to_cross[1].data[19]~input_o ;
wire \rd_to_cross[0].data[19]~input_o ;
wire \rd_to_mst~19_combout ;
wire \rd_to_mst[1].data[19]~reg0feeder_combout ;
wire \rd_to_mst[1].data[19]~reg0_q ;
wire \rd_to_cross[1].data[20]~input_o ;
wire \rd_to_cross[0].data[20]~input_o ;
wire \rd_to_mst~20_combout ;
wire \rd_to_mst[1].data[20]~reg0_q ;
wire \rd_to_cross[0].data[21]~input_o ;
wire \rd_to_cross[1].data[21]~input_o ;
wire \rd_to_mst~21_combout ;
wire \rd_to_mst[1].data[21]~reg0_q ;
wire \rd_to_cross[0].data[22]~input_o ;
wire \rd_to_cross[1].data[22]~input_o ;
wire \rd_to_mst~22_combout ;
wire \rd_to_mst[1].data[22]~reg0_q ;
wire \rd_to_cross[0].data[23]~input_o ;
wire \rd_to_cross[1].data[23]~input_o ;
wire \rd_to_mst~23_combout ;
wire \rd_to_mst[1].data[23]~reg0_q ;
wire \rd_to_cross[0].data[24]~input_o ;
wire \rd_to_cross[1].data[24]~input_o ;
wire \rd_to_mst~24_combout ;
wire \rd_to_mst[1].data[24]~reg0_q ;
wire \rd_to_cross[0].data[25]~input_o ;
wire \rd_to_cross[1].data[25]~input_o ;
wire \rd_to_mst~25_combout ;
wire \rd_to_mst[1].data[25]~reg0feeder_combout ;
wire \rd_to_mst[1].data[25]~reg0_q ;
wire \rd_to_cross[0].data[26]~input_o ;
wire \rd_to_cross[1].data[26]~input_o ;
wire \rd_to_mst~26_combout ;
wire \rd_to_mst[1].data[26]~reg0_q ;
wire \rd_to_cross[1].data[27]~input_o ;
wire \rd_to_cross[0].data[27]~input_o ;
wire \rd_to_mst~27_combout ;
wire \rd_to_mst[1].data[27]~reg0_q ;
wire \rd_to_cross[1].data[28]~input_o ;
wire \rd_to_cross[0].data[28]~input_o ;
wire \rd_to_mst~28_combout ;
wire \rd_to_mst[1].data[28]~reg0_q ;
wire \rd_to_cross[1].data[29]~input_o ;
wire \rd_to_cross[0].data[29]~input_o ;
wire \rd_to_mst~29_combout ;
wire \rd_to_mst[1].data[29]~reg0feeder_combout ;
wire \rd_to_mst[1].data[29]~reg0_q ;
wire \rd_to_cross[0].data[30]~input_o ;
wire \rd_to_cross[1].data[30]~input_o ;
wire \rd_to_mst~30_combout ;
wire \rd_to_mst[1].data[30]~reg0feeder_combout ;
wire \rd_to_mst[1].data[30]~reg0_q ;
wire \rd_to_cross[0].data[31]~input_o ;
wire \rd_to_cross[1].data[31]~input_o ;
wire \rd_to_mst~31_combout ;
wire \rd_to_mst[1].data[31]~reg0_q ;
wire \rd_to_cross[1].ack~input_o ;
wire \rd_to_cross[0].ack~input_o ;
wire \rd_to_mst~32_combout ;
wire \rd_to_mst[1].ack~reg0feeder_combout ;
wire \rd_to_mst[1].ack~reg0_q ;
wire \rd_to_mst~33_combout ;
wire \rd_to_mst[0].data[0]~reg0feeder_combout ;
wire \rd_to_mst[0].data[28]~0_combout ;
wire \rd_to_mst[0].data[0]~reg0_q ;
wire \rd_to_mst~34_combout ;
wire \rd_to_mst[0].data[1]~reg0feeder_combout ;
wire \rd_to_mst[0].data[1]~reg0_q ;
wire \rd_to_mst~35_combout ;
wire \rd_to_mst[0].data[2]~reg0feeder_combout ;
wire \rd_to_mst[0].data[2]~reg0_q ;
wire \rd_to_mst~36_combout ;
wire \rd_to_mst[0].data[3]~reg0feeder_combout ;
wire \rd_to_mst[0].data[3]~reg0_q ;
wire \rd_to_mst~37_combout ;
wire \rd_to_mst[0].data[4]~reg0feeder_combout ;
wire \rd_to_mst[0].data[4]~reg0_q ;
wire \rd_to_mst~38_combout ;
wire \rd_to_mst[0].data[5]~reg0feeder_combout ;
wire \rd_to_mst[0].data[5]~reg0_q ;
wire \rd_to_mst~39_combout ;
wire \rd_to_mst[0].data[6]~reg0feeder_combout ;
wire \rd_to_mst[0].data[6]~reg0_q ;
wire \rd_to_mst~40_combout ;
wire \rd_to_mst[0].data[7]~reg0feeder_combout ;
wire \rd_to_mst[0].data[7]~reg0_q ;
wire \rd_to_mst~41_combout ;
wire \rd_to_mst[0].data[8]~reg0_q ;
wire \rd_to_mst~42_combout ;
wire \rd_to_mst[0].data[9]~reg0_q ;
wire \rd_to_mst~43_combout ;
wire \rd_to_mst[0].data[10]~reg0_q ;
wire \rd_to_mst~44_combout ;
wire \rd_to_mst[0].data[11]~reg0_q ;
wire \rd_to_mst~45_combout ;
wire \rd_to_mst[0].data[12]~reg0feeder_combout ;
wire \rd_to_mst[0].data[12]~reg0_q ;
wire \rd_to_mst~46_combout ;
wire \rd_to_mst[0].data[13]~reg0_q ;
wire \rd_to_mst~47_combout ;
wire \rd_to_mst[0].data[14]~reg0_q ;
wire \rd_to_mst~48_combout ;
wire \rd_to_mst[0].data[15]~reg0_q ;
wire \rd_to_mst~49_combout ;
wire \rd_to_mst[0].data[16]~reg0_q ;
wire \rd_to_mst~50_combout ;
wire \rd_to_mst[0].data[17]~reg0feeder_combout ;
wire \rd_to_mst[0].data[17]~reg0_q ;
wire \rd_to_mst~51_combout ;
wire \rd_to_mst[0].data[18]~reg0_q ;
wire \rd_to_mst~52_combout ;
wire \rd_to_mst[0].data[19]~reg0_q ;
wire \rd_to_mst~53_combout ;
wire \rd_to_mst[0].data[20]~reg0feeder_combout ;
wire \rd_to_mst[0].data[20]~reg0_q ;
wire \rd_to_mst~54_combout ;
wire \rd_to_mst[0].data[21]~reg0feeder_combout ;
wire \rd_to_mst[0].data[21]~reg0_q ;
wire \rd_to_mst~55_combout ;
wire \rd_to_mst[0].data[22]~reg0_q ;
wire \rd_to_mst~56_combout ;
wire \rd_to_mst[0].data[23]~reg0_q ;
wire \rd_to_mst~57_combout ;
wire \rd_to_mst[0].data[24]~reg0_q ;
wire \rd_to_mst~58_combout ;
wire \rd_to_mst[0].data[25]~reg0feeder_combout ;
wire \rd_to_mst[0].data[25]~reg0_q ;
wire \rd_to_mst~59_combout ;
wire \rd_to_mst[0].data[26]~reg0_q ;
wire \rd_to_mst~60_combout ;
wire \rd_to_mst[0].data[27]~reg0feeder_combout ;
wire \rd_to_mst[0].data[27]~reg0_q ;
wire \rd_to_mst~61_combout ;
wire \rd_to_mst[0].data[28]~reg0feeder_combout ;
wire \rd_to_mst[0].data[28]~reg0_q ;
wire \rd_to_mst~62_combout ;
wire \rd_to_mst[0].data[29]~reg0feeder_combout ;
wire \rd_to_mst[0].data[29]~reg0_q ;
wire \rd_to_mst~63_combout ;
wire \rd_to_mst[0].data[30]~reg0feeder_combout ;
wire \rd_to_mst[0].data[30]~reg0_q ;
wire \rd_to_mst~64_combout ;
wire \rd_to_mst[0].data[31]~reg0feeder_combout ;
wire \rd_to_mst[0].data[31]~reg0_q ;
wire \rd_to_mst~65_combout ;
wire \rd_to_mst[0].ack~reg0_q ;
wire \mx1~1_combout ;
wire \mx1~reg0_q ;
wire [31:0] s;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X48_Y91_N9
cycloneiv_io_obuf \cross_to_slv[1].data[0]~output (
	.i(\cross_to_slv[1].data[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].data[0]~output .bus_hold = "false";
defparam \cross_to_slv[1].data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y91_N9
cycloneiv_io_obuf \cross_to_slv[1].data[1]~output (
	.i(\cross_to_slv[1].data[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].data[1]~output .bus_hold = "false";
defparam \cross_to_slv[1].data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y91_N2
cycloneiv_io_obuf \cross_to_slv[1].data[2]~output (
	.i(\cross_to_slv[1].data[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].data[2]~output .bus_hold = "false";
defparam \cross_to_slv[1].data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y91_N2
cycloneiv_io_obuf \cross_to_slv[1].data[3]~output (
	.i(\cross_to_slv[1].data[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].data[3]~output .bus_hold = "false";
defparam \cross_to_slv[1].data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneiv_io_obuf \cross_to_slv[1].data[4]~output (
	.i(\cross_to_slv[1].data[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].data[4]~output .bus_hold = "false";
defparam \cross_to_slv[1].data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y91_N9
cycloneiv_io_obuf \cross_to_slv[1].data[5]~output (
	.i(\cross_to_slv[1].data[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].data[5]~output .bus_hold = "false";
defparam \cross_to_slv[1].data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y18_N2
cycloneiv_io_obuf \cross_to_slv[1].data[6]~output (
	.i(\cross_to_slv[1].data[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].data[6]~output .bus_hold = "false";
defparam \cross_to_slv[1].data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y13_N9
cycloneiv_io_obuf \cross_to_slv[1].data[7]~output (
	.i(\cross_to_slv[1].data[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].data[7]~output .bus_hold = "false";
defparam \cross_to_slv[1].data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y5_N2
cycloneiv_io_obuf \cross_to_slv[1].data[8]~output (
	.i(\cross_to_slv[1].data[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].data[8]~output .bus_hold = "false";
defparam \cross_to_slv[1].data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y91_N16
cycloneiv_io_obuf \cross_to_slv[1].data[9]~output (
	.i(\cross_to_slv[1].data[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].data[9]~output .bus_hold = "false";
defparam \cross_to_slv[1].data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y38_N9
cycloneiv_io_obuf \cross_to_slv[1].data[10]~output (
	.i(\cross_to_slv[1].data[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].data[10]~output .bus_hold = "false";
defparam \cross_to_slv[1].data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y33_N2
cycloneiv_io_obuf \cross_to_slv[1].data[11]~output (
	.i(\cross_to_slv[1].data[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].data[11]~output .bus_hold = "false";
defparam \cross_to_slv[1].data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y50_N2
cycloneiv_io_obuf \cross_to_slv[1].data[12]~output (
	.i(\cross_to_slv[1].data[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].data[12]~output .bus_hold = "false";
defparam \cross_to_slv[1].data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y48_N2
cycloneiv_io_obuf \cross_to_slv[1].data[13]~output (
	.i(\cross_to_slv[1].data[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].data[13]~output .bus_hold = "false";
defparam \cross_to_slv[1].data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y18_N9
cycloneiv_io_obuf \cross_to_slv[1].data[14]~output (
	.i(\cross_to_slv[1].data[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].data[14]~output .bus_hold = "false";
defparam \cross_to_slv[1].data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N9
cycloneiv_io_obuf \cross_to_slv[1].data[15]~output (
	.i(\cross_to_slv[1].data[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].data[15]~output .bus_hold = "false";
defparam \cross_to_slv[1].data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y91_N16
cycloneiv_io_obuf \cross_to_slv[1].data[16]~output (
	.i(\cross_to_slv[1].data[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].data[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].data[16]~output .bus_hold = "false";
defparam \cross_to_slv[1].data[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y91_N2
cycloneiv_io_obuf \cross_to_slv[1].data[17]~output (
	.i(\cross_to_slv[1].data[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].data[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].data[17]~output .bus_hold = "false";
defparam \cross_to_slv[1].data[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y91_N16
cycloneiv_io_obuf \cross_to_slv[1].data[18]~output (
	.i(\cross_to_slv[1].data[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].data[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].data[18]~output .bus_hold = "false";
defparam \cross_to_slv[1].data[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y91_N16
cycloneiv_io_obuf \cross_to_slv[1].data[19]~output (
	.i(\cross_to_slv[1].data[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].data[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].data[19]~output .bus_hold = "false";
defparam \cross_to_slv[1].data[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y91_N9
cycloneiv_io_obuf \cross_to_slv[1].data[20]~output (
	.i(\cross_to_slv[1].data[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].data[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].data[20]~output .bus_hold = "false";
defparam \cross_to_slv[1].data[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N16
cycloneiv_io_obuf \cross_to_slv[1].data[21]~output (
	.i(\cross_to_slv[1].data[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].data[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].data[21]~output .bus_hold = "false";
defparam \cross_to_slv[1].data[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y91_N2
cycloneiv_io_obuf \cross_to_slv[1].data[22]~output (
	.i(\cross_to_slv[1].data[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].data[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].data[22]~output .bus_hold = "false";
defparam \cross_to_slv[1].data[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y91_N23
cycloneiv_io_obuf \cross_to_slv[1].data[23]~output (
	.i(\cross_to_slv[1].data[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].data[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].data[23]~output .bus_hold = "false";
defparam \cross_to_slv[1].data[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y91_N9
cycloneiv_io_obuf \cross_to_slv[1].data[24]~output (
	.i(\cross_to_slv[1].data[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].data[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].data[24]~output .bus_hold = "false";
defparam \cross_to_slv[1].data[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y76_N9
cycloneiv_io_obuf \cross_to_slv[1].data[25]~output (
	.i(\cross_to_slv[1].data[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].data[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].data[25]~output .bus_hold = "false";
defparam \cross_to_slv[1].data[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y84_N2
cycloneiv_io_obuf \cross_to_slv[1].data[26]~output (
	.i(\cross_to_slv[1].data[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].data[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].data[26]~output .bus_hold = "false";
defparam \cross_to_slv[1].data[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y91_N9
cycloneiv_io_obuf \cross_to_slv[1].data[27]~output (
	.i(\cross_to_slv[1].data[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].data[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].data[27]~output .bus_hold = "false";
defparam \cross_to_slv[1].data[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y91_N23
cycloneiv_io_obuf \cross_to_slv[1].data[28]~output (
	.i(\cross_to_slv[1].data[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].data[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].data[28]~output .bus_hold = "false";
defparam \cross_to_slv[1].data[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y91_N16
cycloneiv_io_obuf \cross_to_slv[1].data[29]~output (
	.i(\cross_to_slv[1].data[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].data[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].data[29]~output .bus_hold = "false";
defparam \cross_to_slv[1].data[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y77_N9
cycloneiv_io_obuf \cross_to_slv[1].data[30]~output (
	.i(\cross_to_slv[1].data[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].data[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].data[30]~output .bus_hold = "false";
defparam \cross_to_slv[1].data[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y84_N9
cycloneiv_io_obuf \cross_to_slv[1].data[31]~output (
	.i(\cross_to_slv[1].data[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].data[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].data[31]~output .bus_hold = "false";
defparam \cross_to_slv[1].data[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y80_N9
cycloneiv_io_obuf \cross_to_slv[1].addr[0]~output (
	.i(\cross_to_slv[1].addr[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].addr[0]~output .bus_hold = "false";
defparam \cross_to_slv[1].addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y65_N9
cycloneiv_io_obuf \cross_to_slv[1].addr[1]~output (
	.i(\cross_to_slv[1].addr[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].addr[1]~output .bus_hold = "false";
defparam \cross_to_slv[1].addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y61_N2
cycloneiv_io_obuf \cross_to_slv[1].addr[2]~output (
	.i(\cross_to_slv[1].addr[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].addr[2]~output .bus_hold = "false";
defparam \cross_to_slv[1].addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y64_N2
cycloneiv_io_obuf \cross_to_slv[1].addr[3]~output (
	.i(\cross_to_slv[1].addr[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].addr[3]~output .bus_hold = "false";
defparam \cross_to_slv[1].addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y54_N2
cycloneiv_io_obuf \cross_to_slv[1].addr[4]~output (
	.i(\cross_to_slv[1].addr[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].addr[4]~output .bus_hold = "false";
defparam \cross_to_slv[1].addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y66_N9
cycloneiv_io_obuf \cross_to_slv[1].addr[5]~output (
	.i(\cross_to_slv[1].addr[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].addr[5]~output .bus_hold = "false";
defparam \cross_to_slv[1].addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y60_N16
cycloneiv_io_obuf \cross_to_slv[1].addr[6]~output (
	.i(\cross_to_slv[1].addr[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].addr[6]~output .bus_hold = "false";
defparam \cross_to_slv[1].addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y56_N9
cycloneiv_io_obuf \cross_to_slv[1].addr[7]~output (
	.i(\cross_to_slv[1].addr[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].addr[7]~output .bus_hold = "false";
defparam \cross_to_slv[1].addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y91_N2
cycloneiv_io_obuf \cross_to_slv[1].addr[8]~output (
	.i(\cross_to_slv[1].addr[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].addr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].addr[8]~output .bus_hold = "false";
defparam \cross_to_slv[1].addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y91_N16
cycloneiv_io_obuf \cross_to_slv[1].addr[9]~output (
	.i(\cross_to_slv[1].addr[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].addr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].addr[9]~output .bus_hold = "false";
defparam \cross_to_slv[1].addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y91_N2
cycloneiv_io_obuf \cross_to_slv[1].addr[10]~output (
	.i(\cross_to_slv[1].addr[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].addr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].addr[10]~output .bus_hold = "false";
defparam \cross_to_slv[1].addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y91_N2
cycloneiv_io_obuf \cross_to_slv[1].addr[11]~output (
	.i(\cross_to_slv[1].addr[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].addr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].addr[11]~output .bus_hold = "false";
defparam \cross_to_slv[1].addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y91_N9
cycloneiv_io_obuf \cross_to_slv[1].addr[12]~output (
	.i(\cross_to_slv[1].addr[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].addr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].addr[12]~output .bus_hold = "false";
defparam \cross_to_slv[1].addr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y91_N2
cycloneiv_io_obuf \cross_to_slv[1].addr[13]~output (
	.i(\cross_to_slv[1].addr[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].addr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].addr[13]~output .bus_hold = "false";
defparam \cross_to_slv[1].addr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y91_N9
cycloneiv_io_obuf \cross_to_slv[1].addr[14]~output (
	.i(\cross_to_slv[1].addr[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].addr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].addr[14]~output .bus_hold = "false";
defparam \cross_to_slv[1].addr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y91_N2
cycloneiv_io_obuf \cross_to_slv[1].addr[15]~output (
	.i(\cross_to_slv[1].addr[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].addr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].addr[15]~output .bus_hold = "false";
defparam \cross_to_slv[1].addr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y91_N16
cycloneiv_io_obuf \cross_to_slv[1].addr[16]~output (
	.i(\cross_to_slv[1].addr[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].addr[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].addr[16]~output .bus_hold = "false";
defparam \cross_to_slv[1].addr[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y91_N9
cycloneiv_io_obuf \cross_to_slv[1].addr[17]~output (
	.i(\cross_to_slv[1].addr[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].addr[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].addr[17]~output .bus_hold = "false";
defparam \cross_to_slv[1].addr[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X95_Y91_N2
cycloneiv_io_obuf \cross_to_slv[1].addr[18]~output (
	.i(\cross_to_slv[1].addr[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].addr[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].addr[18]~output .bus_hold = "false";
defparam \cross_to_slv[1].addr[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneiv_io_obuf \cross_to_slv[1].addr[19]~output (
	.i(\cross_to_slv[1].addr[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].addr[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].addr[19]~output .bus_hold = "false";
defparam \cross_to_slv[1].addr[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cycloneiv_io_obuf \cross_to_slv[1].addr[20]~output (
	.i(\cross_to_slv[1].addr[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].addr[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].addr[20]~output .bus_hold = "false";
defparam \cross_to_slv[1].addr[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y91_N23
cycloneiv_io_obuf \cross_to_slv[1].addr[21]~output (
	.i(\cross_to_slv[1].addr[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].addr[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].addr[21]~output .bus_hold = "false";
defparam \cross_to_slv[1].addr[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y91_N9
cycloneiv_io_obuf \cross_to_slv[1].addr[22]~output (
	.i(\cross_to_slv[1].addr[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].addr[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].addr[22]~output .bus_hold = "false";
defparam \cross_to_slv[1].addr[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y91_N16
cycloneiv_io_obuf \cross_to_slv[1].addr[23]~output (
	.i(\cross_to_slv[1].addr[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].addr[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].addr[23]~output .bus_hold = "false";
defparam \cross_to_slv[1].addr[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X108_Y91_N23
cycloneiv_io_obuf \cross_to_slv[1].addr[24]~output (
	.i(\cross_to_slv[1].addr[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].addr[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].addr[24]~output .bus_hold = "false";
defparam \cross_to_slv[1].addr[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N2
cycloneiv_io_obuf \cross_to_slv[1].addr[25]~output (
	.i(\cross_to_slv[1].addr[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].addr[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].addr[25]~output .bus_hold = "false";
defparam \cross_to_slv[1].addr[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X95_Y91_N16
cycloneiv_io_obuf \cross_to_slv[1].addr[26]~output (
	.i(\cross_to_slv[1].addr[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].addr[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].addr[26]~output .bus_hold = "false";
defparam \cross_to_slv[1].addr[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X108_Y91_N16
cycloneiv_io_obuf \cross_to_slv[1].addr[27]~output (
	.i(\cross_to_slv[1].addr[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].addr[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].addr[27]~output .bus_hold = "false";
defparam \cross_to_slv[1].addr[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y91_N23
cycloneiv_io_obuf \cross_to_slv[1].addr[28]~output (
	.i(\cross_to_slv[1].addr[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].addr[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].addr[28]~output .bus_hold = "false";
defparam \cross_to_slv[1].addr[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y91_N16
cycloneiv_io_obuf \cross_to_slv[1].addr[29]~output (
	.i(\cross_to_slv[1].addr[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].addr[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].addr[29]~output .bus_hold = "false";
defparam \cross_to_slv[1].addr[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y39_N9
cycloneiv_io_obuf \cross_to_slv[1].addr[30]~output (
	.i(\cross_to_slv[1].addr[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].addr[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].addr[30]~output .bus_hold = "false";
defparam \cross_to_slv[1].addr[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N2
cycloneiv_io_obuf \cross_to_slv[1].addr[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].addr[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].addr[31]~output .bus_hold = "false";
defparam \cross_to_slv[1].addr[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y74_N2
cycloneiv_io_obuf \cross_to_slv[1].cmd~output (
	.i(\cross_to_slv[1].cmd~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].cmd~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].cmd~output .bus_hold = "false";
defparam \cross_to_slv[1].cmd~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y91_N16
cycloneiv_io_obuf \cross_to_slv[1].req~output (
	.i(\cross_to_slv[1].req~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[1].req~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[1].req~output .bus_hold = "false";
defparam \cross_to_slv[1].req~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y91_N9
cycloneiv_io_obuf \cross_to_slv[0].data[0]~output (
	.i(\cross_to_slv[0].data[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].data[0]~output .bus_hold = "false";
defparam \cross_to_slv[0].data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneiv_io_obuf \cross_to_slv[0].data[1]~output (
	.i(\cross_to_slv[0].data[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].data[1]~output .bus_hold = "false";
defparam \cross_to_slv[0].data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y91_N9
cycloneiv_io_obuf \cross_to_slv[0].data[2]~output (
	.i(\cross_to_slv[0].data[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].data[2]~output .bus_hold = "false";
defparam \cross_to_slv[0].data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneiv_io_obuf \cross_to_slv[0].data[3]~output (
	.i(\cross_to_slv[0].data[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].data[3]~output .bus_hold = "false";
defparam \cross_to_slv[0].data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y91_N23
cycloneiv_io_obuf \cross_to_slv[0].data[4]~output (
	.i(\cross_to_slv[0].data[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].data[4]~output .bus_hold = "false";
defparam \cross_to_slv[0].data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y91_N16
cycloneiv_io_obuf \cross_to_slv[0].data[5]~output (
	.i(\cross_to_slv[0].data[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].data[5]~output .bus_hold = "false";
defparam \cross_to_slv[0].data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y7_N2
cycloneiv_io_obuf \cross_to_slv[0].data[6]~output (
	.i(\cross_to_slv[0].data[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].data[6]~output .bus_hold = "false";
defparam \cross_to_slv[0].data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y50_N9
cycloneiv_io_obuf \cross_to_slv[0].data[7]~output (
	.i(\cross_to_slv[0].data[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].data[7]~output .bus_hold = "false";
defparam \cross_to_slv[0].data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y49_N2
cycloneiv_io_obuf \cross_to_slv[0].data[8]~output (
	.i(\cross_to_slv[0].data[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].data[8]~output .bus_hold = "false";
defparam \cross_to_slv[0].data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y91_N2
cycloneiv_io_obuf \cross_to_slv[0].data[9]~output (
	.i(\cross_to_slv[0].data[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].data[9]~output .bus_hold = "false";
defparam \cross_to_slv[0].data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y32_N9
cycloneiv_io_obuf \cross_to_slv[0].data[10]~output (
	.i(\cross_to_slv[0].data[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].data[10]~output .bus_hold = "false";
defparam \cross_to_slv[0].data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y29_N9
cycloneiv_io_obuf \cross_to_slv[0].data[11]~output (
	.i(\cross_to_slv[0].data[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].data[11]~output .bus_hold = "false";
defparam \cross_to_slv[0].data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y43_N2
cycloneiv_io_obuf \cross_to_slv[0].data[12]~output (
	.i(\cross_to_slv[0].data[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].data[12]~output .bus_hold = "false";
defparam \cross_to_slv[0].data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y36_N2
cycloneiv_io_obuf \cross_to_slv[0].data[13]~output (
	.i(\cross_to_slv[0].data[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].data[13]~output .bus_hold = "false";
defparam \cross_to_slv[0].data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y11_N2
cycloneiv_io_obuf \cross_to_slv[0].data[14]~output (
	.i(\cross_to_slv[0].data[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].data[14]~output .bus_hold = "false";
defparam \cross_to_slv[0].data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y91_N23
cycloneiv_io_obuf \cross_to_slv[0].data[15]~output (
	.i(\cross_to_slv[0].data[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].data[15]~output .bus_hold = "false";
defparam \cross_to_slv[0].data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y91_N2
cycloneiv_io_obuf \cross_to_slv[0].data[16]~output (
	.i(\cross_to_slv[0].data[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].data[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].data[16]~output .bus_hold = "false";
defparam \cross_to_slv[0].data[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y91_N9
cycloneiv_io_obuf \cross_to_slv[0].data[17]~output (
	.i(\cross_to_slv[0].data[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].data[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].data[17]~output .bus_hold = "false";
defparam \cross_to_slv[0].data[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X106_Y91_N16
cycloneiv_io_obuf \cross_to_slv[0].data[18]~output (
	.i(\cross_to_slv[0].data[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].data[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].data[18]~output .bus_hold = "false";
defparam \cross_to_slv[0].data[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y91_N16
cycloneiv_io_obuf \cross_to_slv[0].data[19]~output (
	.i(\cross_to_slv[0].data[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].data[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].data[19]~output .bus_hold = "false";
defparam \cross_to_slv[0].data[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y91_N23
cycloneiv_io_obuf \cross_to_slv[0].data[20]~output (
	.i(\cross_to_slv[0].data[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].data[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].data[20]~output .bus_hold = "false";
defparam \cross_to_slv[0].data[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y91_N2
cycloneiv_io_obuf \cross_to_slv[0].data[21]~output (
	.i(\cross_to_slv[0].data[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].data[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].data[21]~output .bus_hold = "false";
defparam \cross_to_slv[0].data[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y91_N9
cycloneiv_io_obuf \cross_to_slv[0].data[22]~output (
	.i(\cross_to_slv[0].data[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].data[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].data[22]~output .bus_hold = "false";
defparam \cross_to_slv[0].data[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y91_N23
cycloneiv_io_obuf \cross_to_slv[0].data[23]~output (
	.i(\cross_to_slv[0].data[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].data[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].data[23]~output .bus_hold = "false";
defparam \cross_to_slv[0].data[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y91_N16
cycloneiv_io_obuf \cross_to_slv[0].data[24]~output (
	.i(\cross_to_slv[0].data[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].data[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].data[24]~output .bus_hold = "false";
defparam \cross_to_slv[0].data[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y81_N9
cycloneiv_io_obuf \cross_to_slv[0].data[25]~output (
	.i(\cross_to_slv[0].data[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].data[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].data[25]~output .bus_hold = "false";
defparam \cross_to_slv[0].data[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y80_N2
cycloneiv_io_obuf \cross_to_slv[0].data[26]~output (
	.i(\cross_to_slv[0].data[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].data[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].data[26]~output .bus_hold = "false";
defparam \cross_to_slv[0].data[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N2
cycloneiv_io_obuf \cross_to_slv[0].data[27]~output (
	.i(\cross_to_slv[0].data[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].data[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].data[27]~output .bus_hold = "false";
defparam \cross_to_slv[0].data[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y83_N2
cycloneiv_io_obuf \cross_to_slv[0].data[28]~output (
	.i(\cross_to_slv[0].data[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].data[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].data[28]~output .bus_hold = "false";
defparam \cross_to_slv[0].data[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y86_N9
cycloneiv_io_obuf \cross_to_slv[0].data[29]~output (
	.i(\cross_to_slv[0].data[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].data[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].data[29]~output .bus_hold = "false";
defparam \cross_to_slv[0].data[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y66_N2
cycloneiv_io_obuf \cross_to_slv[0].data[30]~output (
	.i(\cross_to_slv[0].data[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].data[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].data[30]~output .bus_hold = "false";
defparam \cross_to_slv[0].data[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y69_N2
cycloneiv_io_obuf \cross_to_slv[0].data[31]~output (
	.i(\cross_to_slv[0].data[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].data[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].data[31]~output .bus_hold = "false";
defparam \cross_to_slv[0].data[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y83_N9
cycloneiv_io_obuf \cross_to_slv[0].addr[0]~output (
	.i(\cross_to_slv[0].addr[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].addr[0]~output .bus_hold = "false";
defparam \cross_to_slv[0].addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y62_N9
cycloneiv_io_obuf \cross_to_slv[0].addr[1]~output (
	.i(\cross_to_slv[0].addr[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].addr[1]~output .bus_hold = "false";
defparam \cross_to_slv[0].addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y58_N2
cycloneiv_io_obuf \cross_to_slv[0].addr[2]~output (
	.i(\cross_to_slv[0].addr[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].addr[2]~output .bus_hold = "false";
defparam \cross_to_slv[0].addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y64_N9
cycloneiv_io_obuf \cross_to_slv[0].addr[3]~output (
	.i(\cross_to_slv[0].addr[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].addr[3]~output .bus_hold = "false";
defparam \cross_to_slv[0].addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y24_N9
cycloneiv_io_obuf \cross_to_slv[0].addr[4]~output (
	.i(\cross_to_slv[0].addr[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].addr[4]~output .bus_hold = "false";
defparam \cross_to_slv[0].addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y56_N2
cycloneiv_io_obuf \cross_to_slv[0].addr[5]~output (
	.i(\cross_to_slv[0].addr[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].addr[5]~output .bus_hold = "false";
defparam \cross_to_slv[0].addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y38_N2
cycloneiv_io_obuf \cross_to_slv[0].addr[6]~output (
	.i(\cross_to_slv[0].addr[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].addr[6]~output .bus_hold = "false";
defparam \cross_to_slv[0].addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y58_N9
cycloneiv_io_obuf \cross_to_slv[0].addr[7]~output (
	.i(\cross_to_slv[0].addr[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].addr[7]~output .bus_hold = "false";
defparam \cross_to_slv[0].addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y91_N9
cycloneiv_io_obuf \cross_to_slv[0].addr[8]~output (
	.i(\cross_to_slv[0].addr[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].addr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].addr[8]~output .bus_hold = "false";
defparam \cross_to_slv[0].addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y91_N2
cycloneiv_io_obuf \cross_to_slv[0].addr[9]~output (
	.i(\cross_to_slv[0].addr[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].addr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].addr[9]~output .bus_hold = "false";
defparam \cross_to_slv[0].addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y91_N16
cycloneiv_io_obuf \cross_to_slv[0].addr[10]~output (
	.i(\cross_to_slv[0].addr[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].addr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].addr[10]~output .bus_hold = "false";
defparam \cross_to_slv[0].addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y91_N23
cycloneiv_io_obuf \cross_to_slv[0].addr[11]~output (
	.i(\cross_to_slv[0].addr[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].addr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].addr[11]~output .bus_hold = "false";
defparam \cross_to_slv[0].addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneiv_io_obuf \cross_to_slv[0].addr[12]~output (
	.i(\cross_to_slv[0].addr[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].addr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].addr[12]~output .bus_hold = "false";
defparam \cross_to_slv[0].addr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y91_N2
cycloneiv_io_obuf \cross_to_slv[0].addr[13]~output (
	.i(\cross_to_slv[0].addr[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].addr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].addr[13]~output .bus_hold = "false";
defparam \cross_to_slv[0].addr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y91_N9
cycloneiv_io_obuf \cross_to_slv[0].addr[14]~output (
	.i(\cross_to_slv[0].addr[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].addr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].addr[14]~output .bus_hold = "false";
defparam \cross_to_slv[0].addr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y91_N2
cycloneiv_io_obuf \cross_to_slv[0].addr[15]~output (
	.i(\cross_to_slv[0].addr[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].addr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].addr[15]~output .bus_hold = "false";
defparam \cross_to_slv[0].addr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y91_N2
cycloneiv_io_obuf \cross_to_slv[0].addr[16]~output (
	.i(\cross_to_slv[0].addr[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].addr[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].addr[16]~output .bus_hold = "false";
defparam \cross_to_slv[0].addr[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N23
cycloneiv_io_obuf \cross_to_slv[0].addr[17]~output (
	.i(\cross_to_slv[0].addr[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].addr[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].addr[17]~output .bus_hold = "false";
defparam \cross_to_slv[0].addr[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y91_N9
cycloneiv_io_obuf \cross_to_slv[0].addr[18]~output (
	.i(\cross_to_slv[0].addr[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].addr[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].addr[18]~output .bus_hold = "false";
defparam \cross_to_slv[0].addr[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y91_N2
cycloneiv_io_obuf \cross_to_slv[0].addr[19]~output (
	.i(\cross_to_slv[0].addr[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].addr[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].addr[19]~output .bus_hold = "false";
defparam \cross_to_slv[0].addr[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y91_N9
cycloneiv_io_obuf \cross_to_slv[0].addr[20]~output (
	.i(\cross_to_slv[0].addr[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].addr[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].addr[20]~output .bus_hold = "false";
defparam \cross_to_slv[0].addr[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y86_N2
cycloneiv_io_obuf \cross_to_slv[0].addr[21]~output (
	.i(\cross_to_slv[0].addr[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].addr[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].addr[21]~output .bus_hold = "false";
defparam \cross_to_slv[0].addr[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y91_N2
cycloneiv_io_obuf \cross_to_slv[0].addr[22]~output (
	.i(\cross_to_slv[0].addr[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].addr[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].addr[22]~output .bus_hold = "false";
defparam \cross_to_slv[0].addr[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y91_N16
cycloneiv_io_obuf \cross_to_slv[0].addr[23]~output (
	.i(\cross_to_slv[0].addr[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].addr[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].addr[23]~output .bus_hold = "false";
defparam \cross_to_slv[0].addr[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y72_N2
cycloneiv_io_obuf \cross_to_slv[0].addr[24]~output (
	.i(\cross_to_slv[0].addr[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].addr[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].addr[24]~output .bus_hold = "false";
defparam \cross_to_slv[0].addr[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y91_N9
cycloneiv_io_obuf \cross_to_slv[0].addr[25]~output (
	.i(\cross_to_slv[0].addr[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].addr[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].addr[25]~output .bus_hold = "false";
defparam \cross_to_slv[0].addr[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X95_Y91_N23
cycloneiv_io_obuf \cross_to_slv[0].addr[26]~output (
	.i(\cross_to_slv[0].addr[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].addr[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].addr[26]~output .bus_hold = "false";
defparam \cross_to_slv[0].addr[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y91_N9
cycloneiv_io_obuf \cross_to_slv[0].addr[27]~output (
	.i(\cross_to_slv[0].addr[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].addr[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].addr[27]~output .bus_hold = "false";
defparam \cross_to_slv[0].addr[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y91_N23
cycloneiv_io_obuf \cross_to_slv[0].addr[28]~output (
	.i(\cross_to_slv[0].addr[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].addr[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].addr[28]~output .bus_hold = "false";
defparam \cross_to_slv[0].addr[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y78_N2
cycloneiv_io_obuf \cross_to_slv[0].addr[29]~output (
	.i(\cross_to_slv[0].addr[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].addr[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].addr[29]~output .bus_hold = "false";
defparam \cross_to_slv[0].addr[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y61_N9
cycloneiv_io_obuf \cross_to_slv[0].addr[30]~output (
	.i(\cross_to_slv[0].addr[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].addr[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].addr[30]~output .bus_hold = "false";
defparam \cross_to_slv[0].addr[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N2
cycloneiv_io_obuf \cross_to_slv[0].addr[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].addr[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].addr[31]~output .bus_hold = "false";
defparam \cross_to_slv[0].addr[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y77_N2
cycloneiv_io_obuf \cross_to_slv[0].cmd~output (
	.i(\cross_to_slv[0].cmd~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].cmd~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].cmd~output .bus_hold = "false";
defparam \cross_to_slv[0].cmd~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y91_N2
cycloneiv_io_obuf \cross_to_slv[0].req~output (
	.i(\cross_to_slv[0].req~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cross_to_slv[0].req~output_o ),
	.obar());
// synopsys translate_off
defparam \cross_to_slv[0].req~output .bus_hold = "false";
defparam \cross_to_slv[0].req~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y11_N9
cycloneiv_io_obuf \rd_to_mst[1].data[0]~output (
	.i(\rd_to_mst[1].data[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].data[0]~output .bus_hold = "false";
defparam \rd_to_mst[1].data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y7_N9
cycloneiv_io_obuf \rd_to_mst[1].data[1]~output (
	.i(\rd_to_mst[1].data[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].data[1]~output .bus_hold = "false";
defparam \rd_to_mst[1].data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y15_N2
cycloneiv_io_obuf \rd_to_mst[1].data[2]~output (
	.i(\rd_to_mst[1].data[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].data[2]~output .bus_hold = "false";
defparam \rd_to_mst[1].data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y8_N2
cycloneiv_io_obuf \rd_to_mst[1].data[3]~output (
	.i(\rd_to_mst[1].data[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].data[3]~output .bus_hold = "false";
defparam \rd_to_mst[1].data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y51_N9
cycloneiv_io_obuf \rd_to_mst[1].data[4]~output (
	.i(\rd_to_mst[1].data[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].data[4]~output .bus_hold = "false";
defparam \rd_to_mst[1].data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y5_N9
cycloneiv_io_obuf \rd_to_mst[1].data[5]~output (
	.i(\rd_to_mst[1].data[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].data[5]~output .bus_hold = "false";
defparam \rd_to_mst[1].data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y10_N9
cycloneiv_io_obuf \rd_to_mst[1].data[6]~output (
	.i(\rd_to_mst[1].data[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].data[6]~output .bus_hold = "false";
defparam \rd_to_mst[1].data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y35_N9
cycloneiv_io_obuf \rd_to_mst[1].data[7]~output (
	.i(\rd_to_mst[1].data[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].data[7]~output .bus_hold = "false";
defparam \rd_to_mst[1].data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N16
cycloneiv_io_obuf \rd_to_mst[1].data[8]~output (
	.i(\rd_to_mst[1].data[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].data[8]~output .bus_hold = "false";
defparam \rd_to_mst[1].data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y0_N16
cycloneiv_io_obuf \rd_to_mst[1].data[9]~output (
	.i(\rd_to_mst[1].data[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].data[9]~output .bus_hold = "false";
defparam \rd_to_mst[1].data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N2
cycloneiv_io_obuf \rd_to_mst[1].data[10]~output (
	.i(\rd_to_mst[1].data[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].data[10]~output .bus_hold = "false";
defparam \rd_to_mst[1].data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y0_N9
cycloneiv_io_obuf \rd_to_mst[1].data[11]~output (
	.i(\rd_to_mst[1].data[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].data[11]~output .bus_hold = "false";
defparam \rd_to_mst[1].data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y0_N2
cycloneiv_io_obuf \rd_to_mst[1].data[12]~output (
	.i(\rd_to_mst[1].data[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].data[12]~output .bus_hold = "false";
defparam \rd_to_mst[1].data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X108_Y0_N16
cycloneiv_io_obuf \rd_to_mst[1].data[13]~output (
	.i(\rd_to_mst[1].data[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].data[13]~output .bus_hold = "false";
defparam \rd_to_mst[1].data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y21_N2
cycloneiv_io_obuf \rd_to_mst[1].data[14]~output (
	.i(\rd_to_mst[1].data[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].data[14]~output .bus_hold = "false";
defparam \rd_to_mst[1].data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N23
cycloneiv_io_obuf \rd_to_mst[1].data[15]~output (
	.i(\rd_to_mst[1].data[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].data[15]~output .bus_hold = "false";
defparam \rd_to_mst[1].data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y17_N2
cycloneiv_io_obuf \rd_to_mst[1].data[16]~output (
	.i(\rd_to_mst[1].data[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].data[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].data[16]~output .bus_hold = "false";
defparam \rd_to_mst[1].data[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X97_Y0_N9
cycloneiv_io_obuf \rd_to_mst[1].data[17]~output (
	.i(\rd_to_mst[1].data[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].data[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].data[17]~output .bus_hold = "false";
defparam \rd_to_mst[1].data[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X97_Y0_N2
cycloneiv_io_obuf \rd_to_mst[1].data[18]~output (
	.i(\rd_to_mst[1].data[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].data[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].data[18]~output .bus_hold = "false";
defparam \rd_to_mst[1].data[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y0_N23
cycloneiv_io_obuf \rd_to_mst[1].data[19]~output (
	.i(\rd_to_mst[1].data[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].data[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].data[19]~output .bus_hold = "false";
defparam \rd_to_mst[1].data[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N9
cycloneiv_io_obuf \rd_to_mst[1].data[20]~output (
	.i(\rd_to_mst[1].data[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].data[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].data[20]~output .bus_hold = "false";
defparam \rd_to_mst[1].data[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y0_N16
cycloneiv_io_obuf \rd_to_mst[1].data[21]~output (
	.i(\rd_to_mst[1].data[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].data[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].data[21]~output .bus_hold = "false";
defparam \rd_to_mst[1].data[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N16
cycloneiv_io_obuf \rd_to_mst[1].data[22]~output (
	.i(\rd_to_mst[1].data[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].data[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].data[22]~output .bus_hold = "false";
defparam \rd_to_mst[1].data[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y33_N9
cycloneiv_io_obuf \rd_to_mst[1].data[23]~output (
	.i(\rd_to_mst[1].data[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].data[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].data[23]~output .bus_hold = "false";
defparam \rd_to_mst[1].data[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N9
cycloneiv_io_obuf \rd_to_mst[1].data[24]~output (
	.i(\rd_to_mst[1].data[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].data[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].data[24]~output .bus_hold = "false";
defparam \rd_to_mst[1].data[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y0_N16
cycloneiv_io_obuf \rd_to_mst[1].data[25]~output (
	.i(\rd_to_mst[1].data[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].data[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].data[25]~output .bus_hold = "false";
defparam \rd_to_mst[1].data[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N9
cycloneiv_io_obuf \rd_to_mst[1].data[26]~output (
	.i(\rd_to_mst[1].data[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].data[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].data[26]~output .bus_hold = "false";
defparam \rd_to_mst[1].data[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N23
cycloneiv_io_obuf \rd_to_mst[1].data[27]~output (
	.i(\rd_to_mst[1].data[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].data[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].data[27]~output .bus_hold = "false";
defparam \rd_to_mst[1].data[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N23
cycloneiv_io_obuf \rd_to_mst[1].data[28]~output (
	.i(\rd_to_mst[1].data[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].data[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].data[28]~output .bus_hold = "false";
defparam \rd_to_mst[1].data[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N9
cycloneiv_io_obuf \rd_to_mst[1].data[29]~output (
	.i(\rd_to_mst[1].data[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].data[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].data[29]~output .bus_hold = "false";
defparam \rd_to_mst[1].data[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N2
cycloneiv_io_obuf \rd_to_mst[1].data[30]~output (
	.i(\rd_to_mst[1].data[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].data[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].data[30]~output .bus_hold = "false";
defparam \rd_to_mst[1].data[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N16
cycloneiv_io_obuf \rd_to_mst[1].data[31]~output (
	.i(\rd_to_mst[1].data[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].data[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].data[31]~output .bus_hold = "false";
defparam \rd_to_mst[1].data[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y91_N9
cycloneiv_io_obuf \rd_to_mst[1].ack~output (
	.i(\rd_to_mst[1].ack~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[1].ack~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[1].ack~output .bus_hold = "false";
defparam \rd_to_mst[1].ack~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y6_N2
cycloneiv_io_obuf \rd_to_mst[0].data[0]~output (
	.i(\rd_to_mst[0].data[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].data[0]~output .bus_hold = "false";
defparam \rd_to_mst[0].data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N16
cycloneiv_io_obuf \rd_to_mst[0].data[1]~output (
	.i(\rd_to_mst[0].data[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].data[1]~output .bus_hold = "false";
defparam \rd_to_mst[0].data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N23
cycloneiv_io_obuf \rd_to_mst[0].data[2]~output (
	.i(\rd_to_mst[0].data[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].data[2]~output .bus_hold = "false";
defparam \rd_to_mst[0].data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y35_N2
cycloneiv_io_obuf \rd_to_mst[0].data[3]~output (
	.i(\rd_to_mst[0].data[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].data[3]~output .bus_hold = "false";
defparam \rd_to_mst[0].data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X106_Y0_N9
cycloneiv_io_obuf \rd_to_mst[0].data[4]~output (
	.i(\rd_to_mst[0].data[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].data[4]~output .bus_hold = "false";
defparam \rd_to_mst[0].data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y28_N9
cycloneiv_io_obuf \rd_to_mst[0].data[5]~output (
	.i(\rd_to_mst[0].data[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].data[5]~output .bus_hold = "false";
defparam \rd_to_mst[0].data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y24_N2
cycloneiv_io_obuf \rd_to_mst[0].data[6]~output (
	.i(\rd_to_mst[0].data[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].data[6]~output .bus_hold = "false";
defparam \rd_to_mst[0].data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y10_N2
cycloneiv_io_obuf \rd_to_mst[0].data[7]~output (
	.i(\rd_to_mst[0].data[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].data[7]~output .bus_hold = "false";
defparam \rd_to_mst[0].data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y0_N16
cycloneiv_io_obuf \rd_to_mst[0].data[8]~output (
	.i(\rd_to_mst[0].data[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].data[8]~output .bus_hold = "false";
defparam \rd_to_mst[0].data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y0_N9
cycloneiv_io_obuf \rd_to_mst[0].data[9]~output (
	.i(\rd_to_mst[0].data[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].data[9]~output .bus_hold = "false";
defparam \rd_to_mst[0].data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y0_N16
cycloneiv_io_obuf \rd_to_mst[0].data[10]~output (
	.i(\rd_to_mst[0].data[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].data[10]~output .bus_hold = "false";
defparam \rd_to_mst[0].data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y0_N2
cycloneiv_io_obuf \rd_to_mst[0].data[11]~output (
	.i(\rd_to_mst[0].data[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].data[11]~output .bus_hold = "false";
defparam \rd_to_mst[0].data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N16
cycloneiv_io_obuf \rd_to_mst[0].data[12]~output (
	.i(\rd_to_mst[0].data[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].data[12]~output .bus_hold = "false";
defparam \rd_to_mst[0].data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y0_N23
cycloneiv_io_obuf \rd_to_mst[0].data[13]~output (
	.i(\rd_to_mst[0].data[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].data[13]~output .bus_hold = "false";
defparam \rd_to_mst[0].data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N23
cycloneiv_io_obuf \rd_to_mst[0].data[14]~output (
	.i(\rd_to_mst[0].data[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].data[14]~output .bus_hold = "false";
defparam \rd_to_mst[0].data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N23
cycloneiv_io_obuf \rd_to_mst[0].data[15]~output (
	.i(\rd_to_mst[0].data[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].data[15]~output .bus_hold = "false";
defparam \rd_to_mst[0].data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y23_N9
cycloneiv_io_obuf \rd_to_mst[0].data[16]~output (
	.i(\rd_to_mst[0].data[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].data[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].data[16]~output .bus_hold = "false";
defparam \rd_to_mst[0].data[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X106_Y0_N16
cycloneiv_io_obuf \rd_to_mst[0].data[17]~output (
	.i(\rd_to_mst[0].data[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].data[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].data[17]~output .bus_hold = "false";
defparam \rd_to_mst[0].data[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N9
cycloneiv_io_obuf \rd_to_mst[0].data[18]~output (
	.i(\rd_to_mst[0].data[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].data[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].data[18]~output .bus_hold = "false";
defparam \rd_to_mst[0].data[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y0_N16
cycloneiv_io_obuf \rd_to_mst[0].data[19]~output (
	.i(\rd_to_mst[0].data[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].data[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].data[19]~output .bus_hold = "false";
defparam \rd_to_mst[0].data[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X108_Y0_N23
cycloneiv_io_obuf \rd_to_mst[0].data[20]~output (
	.i(\rd_to_mst[0].data[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].data[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].data[20]~output .bus_hold = "false";
defparam \rd_to_mst[0].data[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N9
cycloneiv_io_obuf \rd_to_mst[0].data[21]~output (
	.i(\rd_to_mst[0].data[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].data[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].data[21]~output .bus_hold = "false";
defparam \rd_to_mst[0].data[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N16
cycloneiv_io_obuf \rd_to_mst[0].data[22]~output (
	.i(\rd_to_mst[0].data[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].data[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].data[22]~output .bus_hold = "false";
defparam \rd_to_mst[0].data[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y0_N2
cycloneiv_io_obuf \rd_to_mst[0].data[23]~output (
	.i(\rd_to_mst[0].data[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].data[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].data[23]~output .bus_hold = "false";
defparam \rd_to_mst[0].data[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneiv_io_obuf \rd_to_mst[0].data[24]~output (
	.i(\rd_to_mst[0].data[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].data[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].data[24]~output .bus_hold = "false";
defparam \rd_to_mst[0].data[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N9
cycloneiv_io_obuf \rd_to_mst[0].data[25]~output (
	.i(\rd_to_mst[0].data[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].data[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].data[25]~output .bus_hold = "false";
defparam \rd_to_mst[0].data[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cycloneiv_io_obuf \rd_to_mst[0].data[26]~output (
	.i(\rd_to_mst[0].data[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].data[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].data[26]~output .bus_hold = "false";
defparam \rd_to_mst[0].data[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N9
cycloneiv_io_obuf \rd_to_mst[0].data[27]~output (
	.i(\rd_to_mst[0].data[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].data[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].data[27]~output .bus_hold = "false";
defparam \rd_to_mst[0].data[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N9
cycloneiv_io_obuf \rd_to_mst[0].data[28]~output (
	.i(\rd_to_mst[0].data[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].data[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].data[28]~output .bus_hold = "false";
defparam \rd_to_mst[0].data[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
cycloneiv_io_obuf \rd_to_mst[0].data[29]~output (
	.i(\rd_to_mst[0].data[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].data[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].data[29]~output .bus_hold = "false";
defparam \rd_to_mst[0].data[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N2
cycloneiv_io_obuf \rd_to_mst[0].data[30]~output (
	.i(\rd_to_mst[0].data[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].data[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].data[30]~output .bus_hold = "false";
defparam \rd_to_mst[0].data[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N9
cycloneiv_io_obuf \rd_to_mst[0].data[31]~output (
	.i(\rd_to_mst[0].data[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].data[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].data[31]~output .bus_hold = "false";
defparam \rd_to_mst[0].data[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cycloneiv_io_obuf \rd_to_mst[0].ack~output (
	.i(\rd_to_mst[0].ack~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_to_mst[0].ack~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_to_mst[0].ack~output .bus_hold = "false";
defparam \rd_to_mst[0].ack~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N23
cycloneiv_io_obuf \mx0~output (
	.i(\mx0~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mx0~output_o ),
	.obar());
// synopsys translate_off
defparam \mx0~output .bus_hold = "false";
defparam \mx0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N9
cycloneiv_io_obuf \mx1~output (
	.i(\mx1~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mx1~output_o ),
	.obar());
// synopsys translate_off
defparam \mx1~output .bus_hold = "false";
defparam \mx1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N15
cycloneiv_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G29
cycloneiv_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X32_Y91_N22
cycloneiv_io_ibuf \mst_to_cross[0].data[0]~input (
	.i(\mst_to_cross[0].data [0]),
	.ibar(gnd),
	.o(\mst_to_cross[0].data[0]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].data[0]~input .bus_hold = "false";
defparam \mst_to_cross[0].data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y0_N8
cycloneiv_io_ibuf \mst_to_cross[1].data[0]~input (
	.i(\mst_to_cross[1].data [0]),
	.ibar(gnd),
	.o(\mst_to_cross[1].data[0]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].data[0]~input .bus_hold = "false";
defparam \mst_to_cross[1].data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X90_Y0_N8
cycloneiv_io_ibuf \mst_to_cross[1].addr[31]~input (
	.i(\mst_to_cross[1].addr [31]),
	.ibar(gnd),
	.o(\mst_to_cross[1].addr[31]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].addr[31]~input .bus_hold = "false";
defparam \mst_to_cross[1].addr[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X90_Y0_N1
cycloneiv_io_ibuf \mst_to_cross[0].addr[31]~input (
	.i(\mst_to_cross[0].addr [31]),
	.ibar(gnd),
	.o(\mst_to_cross[0].addr[31]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].addr[31]~input .bus_hold = "false";
defparam \mst_to_cross[0].addr[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y55_N8
cycloneiv_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = \mst_to_cross[0].addr[31]~input_o  $ (\mst_to_cross[1].addr[31]~input_o )

	.dataa(gnd),
	.datab(\mst_to_cross[0].addr[31]~input_o ),
	.datac(gnd),
	.datad(\mst_to_cross[1].addr[31]~input_o ),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'h33CC;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N15
cycloneiv_io_ibuf \st0[31]~input (
	.i(st0[31]),
	.ibar(gnd),
	.o(\st0[31]~input_o ));
// synopsys translate_off
defparam \st0[31]~input .bus_hold = "false";
defparam \st0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y91_N1
cycloneiv_io_ibuf \st0[19]~input (
	.i(st0[19]),
	.ibar(gnd),
	.o(\st0[19]~input_o ));
// synopsys translate_off
defparam \st0[19]~input .bus_hold = "false";
defparam \st0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y91_N8
cycloneiv_io_ibuf \st0[21]~input (
	.i(st0[21]),
	.ibar(gnd),
	.o(\st0[21]~input_o ));
// synopsys translate_off
defparam \st0[21]~input .bus_hold = "false";
defparam \st0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y91_N15
cycloneiv_io_ibuf \st0[22]~input (
	.i(st0[22]),
	.ibar(gnd),
	.o(\st0[22]~input_o ));
// synopsys translate_off
defparam \st0[22]~input .bus_hold = "false";
defparam \st0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y91_N22
cycloneiv_io_ibuf \st0[20]~input (
	.i(st0[20]),
	.ibar(gnd),
	.o(\st0[20]~input_o ));
// synopsys translate_off
defparam \st0[20]~input .bus_hold = "false";
defparam \st0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y90_N24
cycloneiv_lcell_comb \mx0~7 (
// Equation(s):
// \mx0~7_combout  = (\st0[19]~input_o ) # ((\st0[21]~input_o ) # ((\st0[22]~input_o ) # (\st0[20]~input_o )))

	.dataa(\st0[19]~input_o ),
	.datab(\st0[21]~input_o ),
	.datac(\st0[22]~input_o ),
	.datad(\st0[20]~input_o ),
	.cin(gnd),
	.combout(\mx0~7_combout ),
	.cout());
// synopsys translate_off
defparam \mx0~7 .lut_mask = 16'hFFFE;
defparam \mx0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N8
cycloneiv_io_ibuf \st0[18]~input (
	.i(st0[18]),
	.ibar(gnd),
	.o(\st0[18]~input_o ));
// synopsys translate_off
defparam \st0[18]~input .bus_hold = "false";
defparam \st0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N8
cycloneiv_io_ibuf \st0[17]~input (
	.i(st0[17]),
	.ibar(gnd),
	.o(\st0[17]~input_o ));
// synopsys translate_off
defparam \st0[17]~input .bus_hold = "false";
defparam \st0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cycloneiv_io_ibuf \st0[16]~input (
	.i(st0[16]),
	.ibar(gnd),
	.o(\st0[16]~input_o ));
// synopsys translate_off
defparam \st0[16]~input .bus_hold = "false";
defparam \st0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N15
cycloneiv_io_ibuf \st0[15]~input (
	.i(st0[15]),
	.ibar(gnd),
	.o(\st0[15]~input_o ));
// synopsys translate_off
defparam \st0[15]~input .bus_hold = "false";
defparam \st0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N4
cycloneiv_lcell_comb \mx0~6 (
// Equation(s):
// \mx0~6_combout  = (\st0[18]~input_o ) # ((\st0[17]~input_o ) # ((\st0[16]~input_o ) # (\st0[15]~input_o )))

	.dataa(\st0[18]~input_o ),
	.datab(\st0[17]~input_o ),
	.datac(\st0[16]~input_o ),
	.datad(\st0[15]~input_o ),
	.cin(gnd),
	.combout(\mx0~6_combout ),
	.cout());
// synopsys translate_off
defparam \mx0~6 .lut_mask = 16'hFFFE;
defparam \mx0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y14_N1
cycloneiv_io_ibuf \st0[23]~input (
	.i(st0[23]),
	.ibar(gnd),
	.o(\st0[23]~input_o ));
// synopsys translate_off
defparam \st0[23]~input .bus_hold = "false";
defparam \st0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y26_N1
cycloneiv_io_ibuf \st0[26]~input (
	.i(st0[26]),
	.ibar(gnd),
	.o(\st0[26]~input_o ));
// synopsys translate_off
defparam \st0[26]~input .bus_hold = "false";
defparam \st0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y14_N8
cycloneiv_io_ibuf \st0[25]~input (
	.i(st0[25]),
	.ibar(gnd),
	.o(\st0[25]~input_o ));
// synopsys translate_off
defparam \st0[25]~input .bus_hold = "false";
defparam \st0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y34_N1
cycloneiv_io_ibuf \st0[24]~input (
	.i(st0[24]),
	.ibar(gnd),
	.o(\st0[24]~input_o ));
// synopsys translate_off
defparam \st0[24]~input .bus_hold = "false";
defparam \st0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y34_N16
cycloneiv_lcell_comb \mx0~8 (
// Equation(s):
// \mx0~8_combout  = (\st0[23]~input_o ) # ((\st0[26]~input_o ) # ((\st0[25]~input_o ) # (\st0[24]~input_o )))

	.dataa(\st0[23]~input_o ),
	.datab(\st0[26]~input_o ),
	.datac(\st0[25]~input_o ),
	.datad(\st0[24]~input_o ),
	.cin(gnd),
	.combout(\mx0~8_combout ),
	.cout());
// synopsys translate_off
defparam \mx0~8 .lut_mask = 16'hFFFE;
defparam \mx0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N22
cycloneiv_io_ibuf \st0[30]~input (
	.i(st0[30]),
	.ibar(gnd),
	.o(\st0[30]~input_o ));
// synopsys translate_off
defparam \st0[30]~input .bus_hold = "false";
defparam \st0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y91_N15
cycloneiv_io_ibuf \st0[28]~input (
	.i(st0[28]),
	.ibar(gnd),
	.o(\st0[28]~input_o ));
// synopsys translate_off
defparam \st0[28]~input .bus_hold = "false";
defparam \st0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N1
cycloneiv_io_ibuf \st0[27]~input (
	.i(st0[27]),
	.ibar(gnd),
	.o(\st0[27]~input_o ));
// synopsys translate_off
defparam \st0[27]~input .bus_hold = "false";
defparam \st0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y91_N22
cycloneiv_io_ibuf \st0[29]~input (
	.i(st0[29]),
	.ibar(gnd),
	.o(\st0[29]~input_o ));
// synopsys translate_off
defparam \st0[29]~input .bus_hold = "false";
defparam \st0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N28
cycloneiv_lcell_comb \mx0~9 (
// Equation(s):
// \mx0~9_combout  = (\st0[30]~input_o ) # ((\st0[28]~input_o ) # ((\st0[27]~input_o ) # (\st0[29]~input_o )))

	.dataa(\st0[30]~input_o ),
	.datab(\st0[28]~input_o ),
	.datac(\st0[27]~input_o ),
	.datad(\st0[29]~input_o ),
	.cin(gnd),
	.combout(\mx0~9_combout ),
	.cout());
// synopsys translate_off
defparam \mx0~9 .lut_mask = 16'hFFFE;
defparam \mx0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N30
cycloneiv_lcell_comb \mx0~10 (
// Equation(s):
// \mx0~10_combout  = (\mx0~7_combout ) # ((\mx0~6_combout ) # ((\mx0~8_combout ) # (\mx0~9_combout )))

	.dataa(\mx0~7_combout ),
	.datab(\mx0~6_combout ),
	.datac(\mx0~8_combout ),
	.datad(\mx0~9_combout ),
	.cin(gnd),
	.combout(\mx0~10_combout ),
	.cout());
// synopsys translate_off
defparam \mx0~10 .lut_mask = 16'hFFFE;
defparam \mx0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y55_N4
cycloneiv_lcell_comb \mx0~11 (
// Equation(s):
// \mx0~11_combout  = (\st0[31]~input_o ) # (\mx0~10_combout )

	.dataa(gnd),
	.datab(\st0[31]~input_o ),
	.datac(\mx0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mx0~11_combout ),
	.cout());
// synopsys translate_off
defparam \mx0~11 .lut_mask = 16'hFCFC;
defparam \mx0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneiv_io_ibuf \st0[2]~input (
	.i(st0[2]),
	.ibar(gnd),
	.o(\st0[2]~input_o ));
// synopsys translate_off
defparam \st0[2]~input .bus_hold = "false";
defparam \st0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneiv_io_ibuf \st0[7]~input (
	.i(st0[7]),
	.ibar(gnd),
	.o(\st0[7]~input_o ));
// synopsys translate_off
defparam \st0[7]~input .bus_hold = "false";
defparam \st0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N8
cycloneiv_io_ibuf \st0[8]~input (
	.i(st0[8]),
	.ibar(gnd),
	.o(\st0[8]~input_o ));
// synopsys translate_off
defparam \st0[8]~input .bus_hold = "false";
defparam \st0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N8
cycloneiv_io_ibuf \st0[9]~input (
	.i(st0[9]),
	.ibar(gnd),
	.o(\st0[9]~input_o ));
// synopsys translate_off
defparam \st0[9]~input .bus_hold = "false";
defparam \st0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneiv_io_ibuf \st0[10]~input (
	.i(st0[10]),
	.ibar(gnd),
	.o(\st0[10]~input_o ));
// synopsys translate_off
defparam \st0[10]~input .bus_hold = "false";
defparam \st0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y1_N0
cycloneiv_lcell_comb \mx0~2 (
// Equation(s):
// \mx0~2_combout  = (\st0[7]~input_o ) # ((\st0[8]~input_o ) # ((\st0[9]~input_o ) # (\st0[10]~input_o )))

	.dataa(\st0[7]~input_o ),
	.datab(\st0[8]~input_o ),
	.datac(\st0[9]~input_o ),
	.datad(\st0[10]~input_o ),
	.cin(gnd),
	.combout(\mx0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mx0~2 .lut_mask = 16'hFFFE;
defparam \mx0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneiv_io_ibuf \st0[4]~input (
	.i(st0[4]),
	.ibar(gnd),
	.o(\st0[4]~input_o ));
// synopsys translate_off
defparam \st0[4]~input .bus_hold = "false";
defparam \st0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneiv_io_ibuf \st0[5]~input (
	.i(st0[5]),
	.ibar(gnd),
	.o(\st0[5]~input_o ));
// synopsys translate_off
defparam \st0[5]~input .bus_hold = "false";
defparam \st0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneiv_io_ibuf \st0[6]~input (
	.i(st0[6]),
	.ibar(gnd),
	.o(\st0[6]~input_o ));
// synopsys translate_off
defparam \st0[6]~input .bus_hold = "false";
defparam \st0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X4_Y1_N24
cycloneiv_lcell_comb \mx0~3 (
// Equation(s):
// \mx0~3_combout  = (\mx0~2_combout ) # ((\st0[4]~input_o ) # ((\st0[5]~input_o ) # (\st0[6]~input_o )))

	.dataa(\mx0~2_combout ),
	.datab(\st0[4]~input_o ),
	.datac(\st0[5]~input_o ),
	.datad(\st0[6]~input_o ),
	.cin(gnd),
	.combout(\mx0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mx0~3 .lut_mask = 16'hFFFE;
defparam \mx0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N1
cycloneiv_io_ibuf \st0[1]~input (
	.i(st0[1]),
	.ibar(gnd),
	.o(\st0[1]~input_o ));
// synopsys translate_off
defparam \st0[1]~input .bus_hold = "false";
defparam \st0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cycloneiv_io_ibuf \st0[3]~input (
	.i(st0[3]),
	.ibar(gnd),
	.o(\st0[3]~input_o ));
// synopsys translate_off
defparam \st0[3]~input .bus_hold = "false";
defparam \st0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N24
cycloneiv_lcell_comb \mx0~4 (
// Equation(s):
// \mx0~4_combout  = (\st0[2]~input_o ) # ((\mx0~3_combout ) # ((\st0[1]~input_o ) # (\st0[3]~input_o )))

	.dataa(\st0[2]~input_o ),
	.datab(\mx0~3_combout ),
	.datac(\st0[1]~input_o ),
	.datad(\st0[3]~input_o ),
	.cin(gnd),
	.combout(\mx0~4_combout ),
	.cout());
// synopsys translate_off
defparam \mx0~4 .lut_mask = 16'hFFFE;
defparam \mx0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X8_Y91_N8
cycloneiv_io_ibuf \st0[11]~input (
	.i(st0[11]),
	.ibar(gnd),
	.o(\st0[11]~input_o ));
// synopsys translate_off
defparam \st0[11]~input .bus_hold = "false";
defparam \st0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y91_N1
cycloneiv_io_ibuf \st0[12]~input (
	.i(st0[12]),
	.ibar(gnd),
	.o(\st0[12]~input_o ));
// synopsys translate_off
defparam \st0[12]~input .bus_hold = "false";
defparam \st0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y91_N22
cycloneiv_io_ibuf \st0[14]~input (
	.i(st0[14]),
	.ibar(gnd),
	.o(\st0[14]~input_o ));
// synopsys translate_off
defparam \st0[14]~input .bus_hold = "false";
defparam \st0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y91_N1
cycloneiv_io_ibuf \st0[13]~input (
	.i(st0[13]),
	.ibar(gnd),
	.o(\st0[13]~input_o ));
// synopsys translate_off
defparam \st0[13]~input .bus_hold = "false";
defparam \st0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y90_N24
cycloneiv_lcell_comb \mx0~1 (
// Equation(s):
// \mx0~1_combout  = (\st0[11]~input_o ) # ((\st0[12]~input_o ) # ((\st0[14]~input_o ) # (\st0[13]~input_o )))

	.dataa(\st0[11]~input_o ),
	.datab(\st0[12]~input_o ),
	.datac(\st0[14]~input_o ),
	.datad(\st0[13]~input_o ),
	.cin(gnd),
	.combout(\mx0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mx0~1 .lut_mask = 16'hFFFE;
defparam \mx0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N8
cycloneiv_io_ibuf \st0[0]~input (
	.i(st0[0]),
	.ibar(gnd),
	.o(\st0[0]~input_o ));
// synopsys translate_off
defparam \st0[0]~input .bus_hold = "false";
defparam \st0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y55_N18
cycloneiv_lcell_comb \mx0~5 (
// Equation(s):
// \mx0~5_combout  = (\mx0~4_combout ) # ((\mx0~1_combout ) # (\st0[0]~input_o  $ (!s[0])))

	.dataa(\mx0~4_combout ),
	.datab(\mx0~1_combout ),
	.datac(\st0[0]~input_o ),
	.datad(s[0]),
	.cin(gnd),
	.combout(\mx0~5_combout ),
	.cout());
// synopsys translate_off
defparam \mx0~5 .lut_mask = 16'hFEEF;
defparam \mx0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y55_N26
cycloneiv_lcell_comb \s[0]~0 (
// Equation(s):
// \s[0]~0_combout  = s[0] $ (((!\always0~0_combout  & (!\mx0~11_combout  & !\mx0~5_combout ))))

	.dataa(\always0~0_combout ),
	.datab(\mx0~11_combout ),
	.datac(s[0]),
	.datad(\mx0~5_combout ),
	.cin(gnd),
	.combout(\s[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \s[0]~0 .lut_mask = 16'hF0E1;
defparam \s[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y55_N27
dffeas \s[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\s[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s[0]),
	.prn(vcc));
// synopsys translate_off
defparam \s[0] .is_wysiwyg = "true";
defparam \s[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y55_N6
cycloneiv_lcell_comb \mx0~0 (
// Equation(s):
// \mx0~0_combout  = (\mst_to_cross[1].addr[31]~input_o  $ (\mst_to_cross[0].addr[31]~input_o )) # (!s[0])

	.dataa(\mst_to_cross[1].addr[31]~input_o ),
	.datab(\mst_to_cross[0].addr[31]~input_o ),
	.datac(gnd),
	.datad(s[0]),
	.cin(gnd),
	.combout(\mx0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mx0~0 .lut_mask = 16'h66FF;
defparam \mx0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y55_N10
cycloneiv_lcell_comb \mx1~0 (
// Equation(s):
// \mx1~0_combout  = (\always0~0_combout ) # ((!\mx0~10_combout  & (!\st0[31]~input_o  & !\mx0~5_combout )))

	.dataa(\mx0~10_combout ),
	.datab(\always0~0_combout ),
	.datac(\st0[31]~input_o ),
	.datad(\mx0~5_combout ),
	.cin(gnd),
	.combout(\mx1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mx1~0 .lut_mask = 16'hCCCD;
defparam \mx1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y55_N7
dffeas \mx0~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mx0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mx1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mx0~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mx0~reg0 .is_wysiwyg = "true";
defparam \mx0~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y55_N26
cycloneiv_lcell_comb \cross_to_slv~0 (
// Equation(s):
// \cross_to_slv~0_combout  = (\mst_to_cross[1].addr[31]~input_o  & (\mst_to_cross[0].addr[31]~input_o  & \mx0~reg0_q )) # (!\mst_to_cross[1].addr[31]~input_o  & ((\mst_to_cross[0].addr[31]~input_o ) # (\mx0~reg0_q )))

	.dataa(\mst_to_cross[1].addr[31]~input_o ),
	.datab(\mst_to_cross[0].addr[31]~input_o ),
	.datac(gnd),
	.datad(\mx0~reg0_q ),
	.cin(gnd),
	.combout(\cross_to_slv~0_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~0 .lut_mask = 16'hDD44;
defparam \cross_to_slv~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y87_N0
cycloneiv_lcell_comb \cross_to_slv~1 (
// Equation(s):
// \cross_to_slv~1_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].data[0]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].data[0]~input_o )))

	.dataa(\mst_to_cross[0].data[0]~input_o ),
	.datab(\mst_to_cross[1].data[0]~input_o ),
	.datac(gnd),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~1_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~1 .lut_mask = 16'hAACC;
defparam \cross_to_slv~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y71_N4
cycloneiv_lcell_comb \cross_to_slv[1].addr[4]~0 (
// Equation(s):
// \cross_to_slv[1].addr[4]~0_combout  = (\mst_to_cross[0].addr[31]~input_o ) # (\mst_to_cross[1].addr[31]~input_o )

	.dataa(\mst_to_cross[0].addr[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mst_to_cross[1].addr[31]~input_o ),
	.cin(gnd),
	.combout(\cross_to_slv[1].addr[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv[1].addr[4]~0 .lut_mask = 16'hFFAA;
defparam \cross_to_slv[1].addr[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y87_N1
dffeas \cross_to_slv[1].data[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].data[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].data[0]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].data[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N8
cycloneiv_io_ibuf \mst_to_cross[0].data[1]~input (
	.i(\mst_to_cross[0].data [1]),
	.ibar(gnd),
	.o(\mst_to_cross[0].data[1]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].data[1]~input .bus_hold = "false";
defparam \mst_to_cross[0].data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y91_N22
cycloneiv_io_ibuf \mst_to_cross[1].data[1]~input (
	.i(\mst_to_cross[1].data [1]),
	.ibar(gnd),
	.o(\mst_to_cross[1].data[1]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].data[1]~input .bus_hold = "false";
defparam \mst_to_cross[1].data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y68_N24
cycloneiv_lcell_comb \cross_to_slv~2 (
// Equation(s):
// \cross_to_slv~2_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].data[1]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].data[1]~input_o )))

	.dataa(\mst_to_cross[0].data[1]~input_o ),
	.datab(gnd),
	.datac(\cross_to_slv~0_combout ),
	.datad(\mst_to_cross[1].data[1]~input_o ),
	.cin(gnd),
	.combout(\cross_to_slv~2_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~2 .lut_mask = 16'hAFA0;
defparam \cross_to_slv~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y68_N25
dffeas \cross_to_slv[1].data[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].data[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].data[1]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].data[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X17_Y91_N8
cycloneiv_io_ibuf \mst_to_cross[0].data[2]~input (
	.i(\mst_to_cross[0].data [2]),
	.ibar(gnd),
	.o(\mst_to_cross[0].data[2]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].data[2]~input .bus_hold = "false";
defparam \mst_to_cross[0].data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N22
cycloneiv_io_ibuf \mst_to_cross[1].data[2]~input (
	.i(\mst_to_cross[1].data [2]),
	.ibar(gnd),
	.o(\mst_to_cross[1].data[2]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].data[2]~input .bus_hold = "false";
defparam \mst_to_cross[1].data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y68_N22
cycloneiv_lcell_comb \cross_to_slv~3 (
// Equation(s):
// \cross_to_slv~3_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].data[2]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].data[2]~input_o )))

	.dataa(gnd),
	.datab(\mst_to_cross[0].data[2]~input_o ),
	.datac(\cross_to_slv~0_combout ),
	.datad(\mst_to_cross[1].data[2]~input_o ),
	.cin(gnd),
	.combout(\cross_to_slv~3_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~3 .lut_mask = 16'hCFC0;
defparam \cross_to_slv~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y68_N23
dffeas \cross_to_slv[1].data[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].data[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].data[2]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].data[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y91_N15
cycloneiv_io_ibuf \mst_to_cross[1].data[3]~input (
	.i(\mst_to_cross[1].data [3]),
	.ibar(gnd),
	.o(\mst_to_cross[1].data[3]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].data[3]~input .bus_hold = "false";
defparam \mst_to_cross[1].data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y55_N12
cycloneiv_lcell_comb \cross_to_slv~4 (
// Equation(s):
// \cross_to_slv~4_combout  = (\mst_to_cross[1].addr[31]~input_o  & (\mst_to_cross[0].addr[31]~input_o  & \mx0~reg0_q )) # (!\mst_to_cross[1].addr[31]~input_o  & ((\mst_to_cross[0].addr[31]~input_o ) # (\mx0~reg0_q )))

	.dataa(\mst_to_cross[1].addr[31]~input_o ),
	.datab(\mst_to_cross[0].addr[31]~input_o ),
	.datac(gnd),
	.datad(\mx0~reg0_q ),
	.cin(gnd),
	.combout(\cross_to_slv~4_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~4 .lut_mask = 16'hDD44;
defparam \cross_to_slv~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N15
cycloneiv_io_ibuf \mst_to_cross[0].data[3]~input (
	.i(\mst_to_cross[0].data [3]),
	.ibar(gnd),
	.o(\mst_to_cross[0].data[3]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].data[3]~input .bus_hold = "false";
defparam \mst_to_cross[0].data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N0
cycloneiv_lcell_comb \cross_to_slv~5 (
// Equation(s):
// \cross_to_slv~5_combout  = (\cross_to_slv~4_combout  & ((\mst_to_cross[0].data[3]~input_o ))) # (!\cross_to_slv~4_combout  & (\mst_to_cross[1].data[3]~input_o ))

	.dataa(\mst_to_cross[1].data[3]~input_o ),
	.datab(\cross_to_slv~4_combout ),
	.datac(\mst_to_cross[0].data[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cross_to_slv~5_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~5 .lut_mask = 16'hE2E2;
defparam \cross_to_slv~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y55_N1
dffeas \cross_to_slv[1].data[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].data[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].data[3]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].data[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X19_Y91_N15
cycloneiv_io_ibuf \mst_to_cross[1].data[4]~input (
	.i(\mst_to_cross[1].data [4]),
	.ibar(gnd),
	.o(\mst_to_cross[1].data[4]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].data[4]~input .bus_hold = "false";
defparam \mst_to_cross[1].data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y91_N15
cycloneiv_io_ibuf \mst_to_cross[0].data[4]~input (
	.i(\mst_to_cross[0].data [4]),
	.ibar(gnd),
	.o(\mst_to_cross[0].data[4]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].data[4]~input .bus_hold = "false";
defparam \mst_to_cross[0].data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y87_N0
cycloneiv_lcell_comb \cross_to_slv~6 (
// Equation(s):
// \cross_to_slv~6_combout  = (\cross_to_slv~0_combout  & ((\mst_to_cross[0].data[4]~input_o ))) # (!\cross_to_slv~0_combout  & (\mst_to_cross[1].data[4]~input_o ))

	.dataa(\mst_to_cross[1].data[4]~input_o ),
	.datab(\mst_to_cross[0].data[4]~input_o ),
	.datac(gnd),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~6_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~6 .lut_mask = 16'hCCAA;
defparam \cross_to_slv~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y87_N1
dffeas \cross_to_slv[1].data[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].data[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].data[4]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].data[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y91_N15
cycloneiv_io_ibuf \mst_to_cross[0].data[5]~input (
	.i(\mst_to_cross[0].data [5]),
	.ibar(gnd),
	.o(\mst_to_cross[0].data[5]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].data[5]~input .bus_hold = "false";
defparam \mst_to_cross[0].data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y91_N15
cycloneiv_io_ibuf \mst_to_cross[1].data[5]~input (
	.i(\mst_to_cross[1].data [5]),
	.ibar(gnd),
	.o(\mst_to_cross[1].data[5]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].data[5]~input .bus_hold = "false";
defparam \mst_to_cross[1].data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y68_N0
cycloneiv_lcell_comb \cross_to_slv~7 (
// Equation(s):
// \cross_to_slv~7_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].data[5]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].data[5]~input_o )))

	.dataa(\mst_to_cross[0].data[5]~input_o ),
	.datab(\mst_to_cross[1].data[5]~input_o ),
	.datac(\cross_to_slv~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cross_to_slv~7_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~7 .lut_mask = 16'hACAC;
defparam \cross_to_slv~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y68_N1
dffeas \cross_to_slv[1].data[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].data[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].data[5]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].data[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y42_N1
cycloneiv_io_ibuf \mst_to_cross[1].data[6]~input (
	.i(\mst_to_cross[1].data [6]),
	.ibar(gnd),
	.o(\mst_to_cross[1].data[6]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].data[6]~input .bus_hold = "false";
defparam \mst_to_cross[1].data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y32_N1
cycloneiv_io_ibuf \mst_to_cross[0].data[6]~input (
	.i(\mst_to_cross[0].data [6]),
	.ibar(gnd),
	.o(\mst_to_cross[0].data[6]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].data[6]~input .bus_hold = "false";
defparam \mst_to_cross[0].data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y50_N24
cycloneiv_lcell_comb \cross_to_slv~8 (
// Equation(s):
// \cross_to_slv~8_combout  = (\cross_to_slv~0_combout  & ((\mst_to_cross[0].data[6]~input_o ))) # (!\cross_to_slv~0_combout  & (\mst_to_cross[1].data[6]~input_o ))

	.dataa(\mst_to_cross[1].data[6]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[0].data[6]~input_o ),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~8_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~8 .lut_mask = 16'hF0AA;
defparam \cross_to_slv~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y50_N25
dffeas \cross_to_slv[1].data[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].data[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].data[6]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].data[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y27_N8
cycloneiv_io_ibuf \mst_to_cross[1].data[7]~input (
	.i(\mst_to_cross[1].data [7]),
	.ibar(gnd),
	.o(\mst_to_cross[1].data[7]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].data[7]~input .bus_hold = "false";
defparam \mst_to_cross[1].data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y8_N8
cycloneiv_io_ibuf \mst_to_cross[0].data[7]~input (
	.i(\mst_to_cross[0].data [7]),
	.ibar(gnd),
	.o(\mst_to_cross[0].data[7]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].data[7]~input .bus_hold = "false";
defparam \mst_to_cross[0].data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y50_N2
cycloneiv_lcell_comb \cross_to_slv~9 (
// Equation(s):
// \cross_to_slv~9_combout  = (\cross_to_slv~0_combout  & ((\mst_to_cross[0].data[7]~input_o ))) # (!\cross_to_slv~0_combout  & (\mst_to_cross[1].data[7]~input_o ))

	.dataa(gnd),
	.datab(\mst_to_cross[1].data[7]~input_o ),
	.datac(\mst_to_cross[0].data[7]~input_o ),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~9_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~9 .lut_mask = 16'hF0CC;
defparam \cross_to_slv~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y50_N3
dffeas \cross_to_slv[1].data[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].data[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].data[7]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].data[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y22_N8
cycloneiv_io_ibuf \mst_to_cross[1].data[8]~input (
	.i(\mst_to_cross[1].data [8]),
	.ibar(gnd),
	.o(\mst_to_cross[1].data[8]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].data[8]~input .bus_hold = "false";
defparam \mst_to_cross[1].data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y48_N8
cycloneiv_io_ibuf \mst_to_cross[0].data[8]~input (
	.i(\mst_to_cross[0].data [8]),
	.ibar(gnd),
	.o(\mst_to_cross[0].data[8]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].data[8]~input .bus_hold = "false";
defparam \mst_to_cross[0].data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y52_N8
cycloneiv_lcell_comb \cross_to_slv~10 (
// Equation(s):
// \cross_to_slv~10_combout  = (\cross_to_slv~0_combout  & ((\mst_to_cross[0].data[8]~input_o ))) # (!\cross_to_slv~0_combout  & (\mst_to_cross[1].data[8]~input_o ))

	.dataa(gnd),
	.datab(\mst_to_cross[1].data[8]~input_o ),
	.datac(\mst_to_cross[0].data[8]~input_o ),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~10_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~10 .lut_mask = 16'hF0CC;
defparam \cross_to_slv~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y52_N9
dffeas \cross_to_slv[1].data[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].data[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].data[8]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].data[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X39_Y91_N15
cycloneiv_io_ibuf \mst_to_cross[0].data[9]~input (
	.i(\mst_to_cross[0].data [9]),
	.ibar(gnd),
	.o(\mst_to_cross[0].data[9]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].data[9]~input .bus_hold = "false";
defparam \mst_to_cross[0].data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y91_N22
cycloneiv_io_ibuf \mst_to_cross[1].data[9]~input (
	.i(\mst_to_cross[1].data [9]),
	.ibar(gnd),
	.o(\mst_to_cross[1].data[9]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].data[9]~input .bus_hold = "false";
defparam \mst_to_cross[1].data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y87_N14
cycloneiv_lcell_comb \cross_to_slv~11 (
// Equation(s):
// \cross_to_slv~11_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].data[9]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].data[9]~input_o )))

	.dataa(\mst_to_cross[0].data[9]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[1].data[9]~input_o ),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~11_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~11 .lut_mask = 16'hAAF0;
defparam \cross_to_slv~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y87_N15
dffeas \cross_to_slv[1].data[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].data[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].data[9]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].data[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y44_N1
cycloneiv_io_ibuf \mst_to_cross[1].data[10]~input (
	.i(\mst_to_cross[1].data [10]),
	.ibar(gnd),
	.o(\mst_to_cross[1].data[10]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].data[10]~input .bus_hold = "false";
defparam \mst_to_cross[1].data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y44_N8
cycloneiv_io_ibuf \mst_to_cross[0].data[10]~input (
	.i(\mst_to_cross[0].data [10]),
	.ibar(gnd),
	.o(\mst_to_cross[0].data[10]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].data[10]~input .bus_hold = "false";
defparam \mst_to_cross[0].data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y52_N10
cycloneiv_lcell_comb \cross_to_slv~12 (
// Equation(s):
// \cross_to_slv~12_combout  = (\cross_to_slv~0_combout  & ((\mst_to_cross[0].data[10]~input_o ))) # (!\cross_to_slv~0_combout  & (\mst_to_cross[1].data[10]~input_o ))

	.dataa(\mst_to_cross[1].data[10]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[0].data[10]~input_o ),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~12_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~12 .lut_mask = 16'hF0AA;
defparam \cross_to_slv~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y52_N11
dffeas \cross_to_slv[1].data[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].data[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].data[10]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].data[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y36_N8
cycloneiv_io_ibuf \mst_to_cross[1].data[11]~input (
	.i(\mst_to_cross[1].data [11]),
	.ibar(gnd),
	.o(\mst_to_cross[1].data[11]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].data[11]~input .bus_hold = "false";
defparam \mst_to_cross[1].data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y52_N1
cycloneiv_io_ibuf \mst_to_cross[0].data[11]~input (
	.i(\mst_to_cross[0].data [11]),
	.ibar(gnd),
	.o(\mst_to_cross[0].data[11]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].data[11]~input .bus_hold = "false";
defparam \mst_to_cross[0].data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y52_N4
cycloneiv_lcell_comb \cross_to_slv~13 (
// Equation(s):
// \cross_to_slv~13_combout  = (\cross_to_slv~0_combout  & ((\mst_to_cross[0].data[11]~input_o ))) # (!\cross_to_slv~0_combout  & (\mst_to_cross[1].data[11]~input_o ))

	.dataa(\mst_to_cross[1].data[11]~input_o ),
	.datab(\mst_to_cross[0].data[11]~input_o ),
	.datac(gnd),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~13_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~13 .lut_mask = 16'hCCAA;
defparam \cross_to_slv~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y52_N5
dffeas \cross_to_slv[1].data[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].data[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].data[11]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].data[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y42_N8
cycloneiv_io_ibuf \mst_to_cross[0].data[12]~input (
	.i(\mst_to_cross[0].data [12]),
	.ibar(gnd),
	.o(\mst_to_cross[0].data[12]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].data[12]~input .bus_hold = "false";
defparam \mst_to_cross[0].data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y34_N8
cycloneiv_io_ibuf \mst_to_cross[1].data[12]~input (
	.i(\mst_to_cross[1].data [12]),
	.ibar(gnd),
	.o(\mst_to_cross[1].data[12]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].data[12]~input .bus_hold = "false";
defparam \mst_to_cross[1].data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y50_N20
cycloneiv_lcell_comb \cross_to_slv~14 (
// Equation(s):
// \cross_to_slv~14_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].data[12]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].data[12]~input_o )))

	.dataa(\mst_to_cross[0].data[12]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[1].data[12]~input_o ),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~14_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~14 .lut_mask = 16'hAAF0;
defparam \cross_to_slv~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y50_N21
dffeas \cross_to_slv[1].data[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].data[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].data[12]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].data[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y13_N1
cycloneiv_io_ibuf \mst_to_cross[0].data[13]~input (
	.i(\mst_to_cross[0].data [13]),
	.ibar(gnd),
	.o(\mst_to_cross[0].data[13]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].data[13]~input .bus_hold = "false";
defparam \mst_to_cross[0].data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y52_N8
cycloneiv_io_ibuf \mst_to_cross[1].data[13]~input (
	.i(\mst_to_cross[1].data [13]),
	.ibar(gnd),
	.o(\mst_to_cross[1].data[13]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].data[13]~input .bus_hold = "false";
defparam \mst_to_cross[1].data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y52_N26
cycloneiv_lcell_comb \cross_to_slv~15 (
// Equation(s):
// \cross_to_slv~15_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].data[13]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].data[13]~input_o )))

	.dataa(\mst_to_cross[0].data[13]~input_o ),
	.datab(\mst_to_cross[1].data[13]~input_o ),
	.datac(gnd),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~15_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~15 .lut_mask = 16'hAACC;
defparam \cross_to_slv~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y52_N27
dffeas \cross_to_slv[1].data[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].data[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].data[13]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].data[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y27_N1
cycloneiv_io_ibuf \mst_to_cross[1].data[14]~input (
	.i(\mst_to_cross[1].data [14]),
	.ibar(gnd),
	.o(\mst_to_cross[1].data[14]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].data[14]~input .bus_hold = "false";
defparam \mst_to_cross[1].data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y22_N1
cycloneiv_io_ibuf \mst_to_cross[0].data[14]~input (
	.i(\mst_to_cross[0].data [14]),
	.ibar(gnd),
	.o(\mst_to_cross[0].data[14]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].data[14]~input .bus_hold = "false";
defparam \mst_to_cross[0].data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y50_N18
cycloneiv_lcell_comb \cross_to_slv~16 (
// Equation(s):
// \cross_to_slv~16_combout  = (\cross_to_slv~0_combout  & ((\mst_to_cross[0].data[14]~input_o ))) # (!\cross_to_slv~0_combout  & (\mst_to_cross[1].data[14]~input_o ))

	.dataa(\mst_to_cross[1].data[14]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[0].data[14]~input_o ),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~16_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~16 .lut_mask = 16'hF0AA;
defparam \cross_to_slv~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y50_N19
dffeas \cross_to_slv[1].data[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].data[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].data[14]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].data[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X82_Y91_N1
cycloneiv_io_ibuf \mst_to_cross[0].data[15]~input (
	.i(\mst_to_cross[0].data [15]),
	.ibar(gnd),
	.o(\mst_to_cross[0].data[15]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].data[15]~input .bus_hold = "false";
defparam \mst_to_cross[0].data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X75_Y91_N8
cycloneiv_io_ibuf \mst_to_cross[1].data[15]~input (
	.i(\mst_to_cross[1].data [15]),
	.ibar(gnd),
	.o(\mst_to_cross[1].data[15]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].data[15]~input .bus_hold = "false";
defparam \mst_to_cross[1].data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X78_Y87_N16
cycloneiv_lcell_comb \cross_to_slv~17 (
// Equation(s):
// \cross_to_slv~17_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].data[15]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].data[15]~input_o )))

	.dataa(\mst_to_cross[0].data[15]~input_o ),
	.datab(\mst_to_cross[1].data[15]~input_o ),
	.datac(gnd),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~17_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~17 .lut_mask = 16'hAACC;
defparam \cross_to_slv~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y87_N17
dffeas \cross_to_slv[1].data[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].data[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].data[15]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].data[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X90_Y91_N1
cycloneiv_io_ibuf \mst_to_cross[0].data[16]~input (
	.i(\mst_to_cross[0].data [16]),
	.ibar(gnd),
	.o(\mst_to_cross[0].data[16]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].data[16]~input .bus_hold = "false";
defparam \mst_to_cross[0].data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y91_N1
cycloneiv_io_ibuf \mst_to_cross[1].data[16]~input (
	.i(\mst_to_cross[1].data [16]),
	.ibar(gnd),
	.o(\mst_to_cross[1].data[16]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].data[16]~input .bus_hold = "false";
defparam \mst_to_cross[1].data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X78_Y87_N30
cycloneiv_lcell_comb \cross_to_slv~18 (
// Equation(s):
// \cross_to_slv~18_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].data[16]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].data[16]~input_o )))

	.dataa(\mst_to_cross[0].data[16]~input_o ),
	.datab(gnd),
	.datac(\cross_to_slv~0_combout ),
	.datad(\mst_to_cross[1].data[16]~input_o ),
	.cin(gnd),
	.combout(\cross_to_slv~18_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~18 .lut_mask = 16'hAFA0;
defparam \cross_to_slv~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y87_N31
dffeas \cross_to_slv[1].data[16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].data[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].data[16]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].data[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X37_Y91_N15
cycloneiv_io_ibuf \mst_to_cross[1].data[17]~input (
	.i(\mst_to_cross[1].data [17]),
	.ibar(gnd),
	.o(\mst_to_cross[1].data[17]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].data[17]~input .bus_hold = "false";
defparam \mst_to_cross[1].data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y91_N15
cycloneiv_io_ibuf \mst_to_cross[0].data[17]~input (
	.i(\mst_to_cross[0].data [17]),
	.ibar(gnd),
	.o(\mst_to_cross[0].data[17]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].data[17]~input .bus_hold = "false";
defparam \mst_to_cross[0].data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y87_N24
cycloneiv_lcell_comb \cross_to_slv~19 (
// Equation(s):
// \cross_to_slv~19_combout  = (\cross_to_slv~0_combout  & ((\mst_to_cross[0].data[17]~input_o ))) # (!\cross_to_slv~0_combout  & (\mst_to_cross[1].data[17]~input_o ))

	.dataa(gnd),
	.datab(\mst_to_cross[1].data[17]~input_o ),
	.datac(\mst_to_cross[0].data[17]~input_o ),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~19_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~19 .lut_mask = 16'hF0CC;
defparam \cross_to_slv~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y87_N25
dffeas \cross_to_slv[1].data[17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].data[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].data[17]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].data[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X79_Y91_N1
cycloneiv_io_ibuf \mst_to_cross[0].data[18]~input (
	.i(\mst_to_cross[0].data [18]),
	.ibar(gnd),
	.o(\mst_to_cross[0].data[18]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].data[18]~input .bus_hold = "false";
defparam \mst_to_cross[0].data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X106_Y91_N8
cycloneiv_io_ibuf \mst_to_cross[1].data[18]~input (
	.i(\mst_to_cross[1].data [18]),
	.ibar(gnd),
	.o(\mst_to_cross[1].data[18]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].data[18]~input .bus_hold = "false";
defparam \mst_to_cross[1].data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X78_Y87_N0
cycloneiv_lcell_comb \cross_to_slv~20 (
// Equation(s):
// \cross_to_slv~20_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].data[18]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].data[18]~input_o )))

	.dataa(\mst_to_cross[0].data[18]~input_o ),
	.datab(gnd),
	.datac(\cross_to_slv~0_combout ),
	.datad(\mst_to_cross[1].data[18]~input_o ),
	.cin(gnd),
	.combout(\cross_to_slv~20_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~20 .lut_mask = 16'hAFA0;
defparam \cross_to_slv~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y87_N1
dffeas \cross_to_slv[1].data[18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].data[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].data[18]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].data[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X88_Y91_N8
cycloneiv_io_ibuf \mst_to_cross[0].data[19]~input (
	.i(\mst_to_cross[0].data [19]),
	.ibar(gnd),
	.o(\mst_to_cross[0].data[19]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].data[19]~input .bus_hold = "false";
defparam \mst_to_cross[0].data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y91_N8
cycloneiv_io_ibuf \mst_to_cross[1].data[19]~input (
	.i(\mst_to_cross[1].data [19]),
	.ibar(gnd),
	.o(\mst_to_cross[1].data[19]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].data[19]~input .bus_hold = "false";
defparam \mst_to_cross[1].data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X78_Y87_N18
cycloneiv_lcell_comb \cross_to_slv~21 (
// Equation(s):
// \cross_to_slv~21_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].data[19]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].data[19]~input_o )))

	.dataa(\mst_to_cross[0].data[19]~input_o ),
	.datab(\mst_to_cross[1].data[19]~input_o ),
	.datac(gnd),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~21_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~21 .lut_mask = 16'hAACC;
defparam \cross_to_slv~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y87_N19
dffeas \cross_to_slv[1].data[19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].data[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].data[19]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].data[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y91_N8
cycloneiv_io_ibuf \mst_to_cross[1].data[20]~input (
	.i(\mst_to_cross[1].data [20]),
	.ibar(gnd),
	.o(\mst_to_cross[1].data[20]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].data[20]~input .bus_hold = "false";
defparam \mst_to_cross[1].data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y91_N1
cycloneiv_io_ibuf \mst_to_cross[0].data[20]~input (
	.i(\mst_to_cross[0].data [20]),
	.ibar(gnd),
	.o(\mst_to_cross[0].data[20]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].data[20]~input .bus_hold = "false";
defparam \mst_to_cross[0].data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y87_N22
cycloneiv_lcell_comb \cross_to_slv~22 (
// Equation(s):
// \cross_to_slv~22_combout  = (\cross_to_slv~0_combout  & ((\mst_to_cross[0].data[20]~input_o ))) # (!\cross_to_slv~0_combout  & (\mst_to_cross[1].data[20]~input_o ))

	.dataa(\mst_to_cross[1].data[20]~input_o ),
	.datab(\mst_to_cross[0].data[20]~input_o ),
	.datac(gnd),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~22_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~22 .lut_mask = 16'hCCAA;
defparam \cross_to_slv~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y87_N23
dffeas \cross_to_slv[1].data[20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].data[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].data[20]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].data[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X75_Y91_N1
cycloneiv_io_ibuf \mst_to_cross[0].data[21]~input (
	.i(\mst_to_cross[0].data [21]),
	.ibar(gnd),
	.o(\mst_to_cross[0].data[21]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].data[21]~input .bus_hold = "false";
defparam \mst_to_cross[0].data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y91_N8
cycloneiv_io_ibuf \mst_to_cross[1].data[21]~input (
	.i(\mst_to_cross[1].data [21]),
	.ibar(gnd),
	.o(\mst_to_cross[1].data[21]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].data[21]~input .bus_hold = "false";
defparam \mst_to_cross[1].data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X78_Y87_N28
cycloneiv_lcell_comb \cross_to_slv~23 (
// Equation(s):
// \cross_to_slv~23_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].data[21]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].data[21]~input_o )))

	.dataa(gnd),
	.datab(\mst_to_cross[0].data[21]~input_o ),
	.datac(\cross_to_slv~0_combout ),
	.datad(\mst_to_cross[1].data[21]~input_o ),
	.cin(gnd),
	.combout(\cross_to_slv~23_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~23 .lut_mask = 16'hCFC0;
defparam \cross_to_slv~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y87_N29
dffeas \cross_to_slv[1].data[21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].data[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].data[21]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].data[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X44_Y91_N1
cycloneiv_io_ibuf \mst_to_cross[0].data[22]~input (
	.i(\mst_to_cross[0].data [22]),
	.ibar(gnd),
	.o(\mst_to_cross[0].data[22]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].data[22]~input .bus_hold = "false";
defparam \mst_to_cross[0].data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y91_N15
cycloneiv_io_ibuf \mst_to_cross[1].data[22]~input (
	.i(\mst_to_cross[1].data [22]),
	.ibar(gnd),
	.o(\mst_to_cross[1].data[22]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].data[22]~input .bus_hold = "false";
defparam \mst_to_cross[1].data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y87_N28
cycloneiv_lcell_comb \cross_to_slv~24 (
// Equation(s):
// \cross_to_slv~24_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].data[22]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].data[22]~input_o )))

	.dataa(\mst_to_cross[0].data[22]~input_o ),
	.datab(\mst_to_cross[1].data[22]~input_o ),
	.datac(gnd),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~24_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~24 .lut_mask = 16'hAACC;
defparam \cross_to_slv~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y87_N29
dffeas \cross_to_slv[1].data[22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].data[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].data[22]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].data[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X88_Y91_N1
cycloneiv_io_ibuf \mst_to_cross[1].data[23]~input (
	.i(\mst_to_cross[1].data [23]),
	.ibar(gnd),
	.o(\mst_to_cross[1].data[23]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].data[23]~input .bus_hold = "false";
defparam \mst_to_cross[1].data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X90_Y91_N8
cycloneiv_io_ibuf \mst_to_cross[0].data[23]~input (
	.i(\mst_to_cross[0].data [23]),
	.ibar(gnd),
	.o(\mst_to_cross[0].data[23]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].data[23]~input .bus_hold = "false";
defparam \mst_to_cross[0].data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X78_Y87_N2
cycloneiv_lcell_comb \cross_to_slv~25 (
// Equation(s):
// \cross_to_slv~25_combout  = (\cross_to_slv~0_combout  & ((\mst_to_cross[0].data[23]~input_o ))) # (!\cross_to_slv~0_combout  & (\mst_to_cross[1].data[23]~input_o ))

	.dataa(\mst_to_cross[1].data[23]~input_o ),
	.datab(\mst_to_cross[0].data[23]~input_o ),
	.datac(gnd),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~25_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~25 .lut_mask = 16'hCCAA;
defparam \cross_to_slv~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y87_N3
dffeas \cross_to_slv[1].data[23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].data[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].data[23]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].data[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X63_Y91_N8
cycloneiv_io_ibuf \mst_to_cross[0].data[24]~input (
	.i(\mst_to_cross[0].data [24]),
	.ibar(gnd),
	.o(\mst_to_cross[0].data[24]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].data[24]~input .bus_hold = "false";
defparam \mst_to_cross[0].data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y91_N1
cycloneiv_io_ibuf \mst_to_cross[1].data[24]~input (
	.i(\mst_to_cross[1].data [24]),
	.ibar(gnd),
	.o(\mst_to_cross[1].data[24]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].data[24]~input .bus_hold = "false";
defparam \mst_to_cross[1].data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y87_N30
cycloneiv_lcell_comb \cross_to_slv~26 (
// Equation(s):
// \cross_to_slv~26_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].data[24]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].data[24]~input_o )))

	.dataa(\mst_to_cross[0].data[24]~input_o ),
	.datab(\mst_to_cross[1].data[24]~input_o ),
	.datac(gnd),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~26_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~26 .lut_mask = 16'hAACC;
defparam \cross_to_slv~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y87_N31
dffeas \cross_to_slv[1].data[24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].data[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].data[24]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].data[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X99_Y91_N8
cycloneiv_io_ibuf \mst_to_cross[0].data[25]~input (
	.i(\mst_to_cross[0].data [25]),
	.ibar(gnd),
	.o(\mst_to_cross[0].data[25]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].data[25]~input .bus_hold = "false";
defparam \mst_to_cross[0].data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y74_N8
cycloneiv_io_ibuf \mst_to_cross[1].data[25]~input (
	.i(\mst_to_cross[1].data [25]),
	.ibar(gnd),
	.o(\mst_to_cross[1].data[25]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].data[25]~input .bus_hold = "false";
defparam \mst_to_cross[1].data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N20
cycloneiv_lcell_comb \cross_to_slv~27 (
// Equation(s):
// \cross_to_slv~27_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].data[25]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].data[25]~input_o )))

	.dataa(gnd),
	.datab(\mst_to_cross[0].data[25]~input_o ),
	.datac(\cross_to_slv~0_combout ),
	.datad(\mst_to_cross[1].data[25]~input_o ),
	.cin(gnd),
	.combout(\cross_to_slv~27_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~27 .lut_mask = 16'hCFC0;
defparam \cross_to_slv~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y69_N21
dffeas \cross_to_slv[1].data[25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].data[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].data[25]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].data[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y72_N8
cycloneiv_io_ibuf \mst_to_cross[1].data[26]~input (
	.i(\mst_to_cross[1].data [26]),
	.ibar(gnd),
	.o(\mst_to_cross[1].data[26]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].data[26]~input .bus_hold = "false";
defparam \mst_to_cross[1].data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y68_N1
cycloneiv_io_ibuf \mst_to_cross[0].data[26]~input (
	.i(\mst_to_cross[0].data [26]),
	.ibar(gnd),
	.o(\mst_to_cross[0].data[26]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].data[26]~input .bus_hold = "false";
defparam \mst_to_cross[0].data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N30
cycloneiv_lcell_comb \cross_to_slv~28 (
// Equation(s):
// \cross_to_slv~28_combout  = (\cross_to_slv~0_combout  & ((\mst_to_cross[0].data[26]~input_o ))) # (!\cross_to_slv~0_combout  & (\mst_to_cross[1].data[26]~input_o ))

	.dataa(gnd),
	.datab(\mst_to_cross[1].data[26]~input_o ),
	.datac(\cross_to_slv~0_combout ),
	.datad(\mst_to_cross[0].data[26]~input_o ),
	.cin(gnd),
	.combout(\cross_to_slv~28_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~28 .lut_mask = 16'hFC0C;
defparam \cross_to_slv~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y69_N31
dffeas \cross_to_slv[1].data[26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].data[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].data[26]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].data[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y91_N1
cycloneiv_io_ibuf \mst_to_cross[0].data[27]~input (
	.i(\mst_to_cross[0].data [27]),
	.ibar(gnd),
	.o(\mst_to_cross[0].data[27]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].data[27]~input .bus_hold = "false";
defparam \mst_to_cross[0].data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N15
cycloneiv_io_ibuf \mst_to_cross[1].data[27]~input (
	.i(\mst_to_cross[1].data [27]),
	.ibar(gnd),
	.o(\mst_to_cross[1].data[27]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].data[27]~input .bus_hold = "false";
defparam \mst_to_cross[1].data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y55_N12
cycloneiv_lcell_comb \cross_to_slv~29 (
// Equation(s):
// \cross_to_slv~29_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].data[27]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].data[27]~input_o )))

	.dataa(\mst_to_cross[0].data[27]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[1].data[27]~input_o ),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~29_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~29 .lut_mask = 16'hAAF0;
defparam \cross_to_slv~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y55_N13
dffeas \cross_to_slv[1].data[27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].data[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].data[27]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].data[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y81_N1
cycloneiv_io_ibuf \mst_to_cross[1].data[28]~input (
	.i(\mst_to_cross[1].data [28]),
	.ibar(gnd),
	.o(\mst_to_cross[1].data[28]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].data[28]~input .bus_hold = "false";
defparam \mst_to_cross[1].data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y79_N1
cycloneiv_io_ibuf \mst_to_cross[0].data[28]~input (
	.i(\mst_to_cross[0].data [28]),
	.ibar(gnd),
	.o(\mst_to_cross[0].data[28]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].data[28]~input .bus_hold = "false";
defparam \mst_to_cross[0].data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X101_Y69_N24
cycloneiv_lcell_comb \cross_to_slv~30 (
// Equation(s):
// \cross_to_slv~30_combout  = (\cross_to_slv~0_combout  & ((\mst_to_cross[0].data[28]~input_o ))) # (!\cross_to_slv~0_combout  & (\mst_to_cross[1].data[28]~input_o ))

	.dataa(gnd),
	.datab(\mst_to_cross[1].data[28]~input_o ),
	.datac(\mst_to_cross[0].data[28]~input_o ),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~30_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~30 .lut_mask = 16'hF0CC;
defparam \cross_to_slv~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y69_N25
dffeas \cross_to_slv[1].data[28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].data[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].data[28]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].data[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X111_Y91_N1
cycloneiv_io_ibuf \mst_to_cross[0].data[29]~input (
	.i(\mst_to_cross[0].data [29]),
	.ibar(gnd),
	.o(\mst_to_cross[0].data[29]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].data[29]~input .bus_hold = "false";
defparam \mst_to_cross[0].data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X108_Y91_N1
cycloneiv_io_ibuf \mst_to_cross[1].data[29]~input (
	.i(\mst_to_cross[1].data [29]),
	.ibar(gnd),
	.o(\mst_to_cross[1].data[29]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].data[29]~input .bus_hold = "false";
defparam \mst_to_cross[1].data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X101_Y69_N14
cycloneiv_lcell_comb \cross_to_slv~31 (
// Equation(s):
// \cross_to_slv~31_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].data[29]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].data[29]~input_o )))

	.dataa(gnd),
	.datab(\mst_to_cross[0].data[29]~input_o ),
	.datac(\mst_to_cross[1].data[29]~input_o ),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~31_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~31 .lut_mask = 16'hCCF0;
defparam \cross_to_slv~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y69_N15
dffeas \cross_to_slv[1].data[29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].data[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].data[29]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].data[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y67_N8
cycloneiv_io_ibuf \mst_to_cross[1].data[30]~input (
	.i(\mst_to_cross[1].data [30]),
	.ibar(gnd),
	.o(\mst_to_cross[1].data[30]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].data[30]~input .bus_hold = "false";
defparam \mst_to_cross[1].data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y76_N1
cycloneiv_io_ibuf \mst_to_cross[0].data[30]~input (
	.i(\mst_to_cross[0].data [30]),
	.ibar(gnd),
	.o(\mst_to_cross[0].data[30]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].data[30]~input .bus_hold = "false";
defparam \mst_to_cross[0].data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N12
cycloneiv_lcell_comb \cross_to_slv~32 (
// Equation(s):
// \cross_to_slv~32_combout  = (\cross_to_slv~0_combout  & ((\mst_to_cross[0].data[30]~input_o ))) # (!\cross_to_slv~0_combout  & (\mst_to_cross[1].data[30]~input_o ))

	.dataa(\mst_to_cross[1].data[30]~input_o ),
	.datab(gnd),
	.datac(\cross_to_slv~0_combout ),
	.datad(\mst_to_cross[0].data[30]~input_o ),
	.cin(gnd),
	.combout(\cross_to_slv~32_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~32 .lut_mask = 16'hFA0A;
defparam \cross_to_slv~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y69_N13
dffeas \cross_to_slv[1].data[30]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].data[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].data[30]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].data[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y73_N8
cycloneiv_io_ibuf \mst_to_cross[1].data[31]~input (
	.i(\mst_to_cross[1].data [31]),
	.ibar(gnd),
	.o(\mst_to_cross[1].data[31]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].data[31]~input .bus_hold = "false";
defparam \mst_to_cross[1].data[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y69_N8
cycloneiv_io_ibuf \mst_to_cross[0].data[31]~input (
	.i(\mst_to_cross[0].data [31]),
	.ibar(gnd),
	.o(\mst_to_cross[0].data[31]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].data[31]~input .bus_hold = "false";
defparam \mst_to_cross[0].data[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X101_Y69_N0
cycloneiv_lcell_comb \cross_to_slv~33 (
// Equation(s):
// \cross_to_slv~33_combout  = (\cross_to_slv~0_combout  & ((\mst_to_cross[0].data[31]~input_o ))) # (!\cross_to_slv~0_combout  & (\mst_to_cross[1].data[31]~input_o ))

	.dataa(gnd),
	.datab(\mst_to_cross[1].data[31]~input_o ),
	.datac(\mst_to_cross[0].data[31]~input_o ),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~33_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~33 .lut_mask = 16'hF0CC;
defparam \cross_to_slv~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y69_N1
dffeas \cross_to_slv[1].data[31]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].data[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].data[31]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].data[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y67_N1
cycloneiv_io_ibuf \mst_to_cross[0].addr[0]~input (
	.i(\mst_to_cross[0].addr [0]),
	.ibar(gnd),
	.o(\mst_to_cross[0].addr[0]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].addr[0]~input .bus_hold = "false";
defparam \mst_to_cross[0].addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y70_N1
cycloneiv_io_ibuf \mst_to_cross[1].addr[0]~input (
	.i(\mst_to_cross[1].addr [0]),
	.ibar(gnd),
	.o(\mst_to_cross[1].addr[0]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].addr[0]~input .bus_hold = "false";
defparam \mst_to_cross[1].addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N14
cycloneiv_lcell_comb \cross_to_slv~34 (
// Equation(s):
// \cross_to_slv~34_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].addr[0]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].addr[0]~input_o )))

	.dataa(gnd),
	.datab(\mst_to_cross[0].addr[0]~input_o ),
	.datac(\cross_to_slv~0_combout ),
	.datad(\mst_to_cross[1].addr[0]~input_o ),
	.cin(gnd),
	.combout(\cross_to_slv~34_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~34 .lut_mask = 16'hCFC0;
defparam \cross_to_slv~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y69_N15
dffeas \cross_to_slv[1].addr[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].addr[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].addr[0]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].addr[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y55_N1
cycloneiv_io_ibuf \mst_to_cross[1].addr[1]~input (
	.i(\mst_to_cross[1].addr [1]),
	.ibar(gnd),
	.o(\mst_to_cross[1].addr[1]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].addr[1]~input .bus_hold = "false";
defparam \mst_to_cross[1].addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y53_N1
cycloneiv_io_ibuf \mst_to_cross[0].addr[1]~input (
	.i(\mst_to_cross[0].addr [1]),
	.ibar(gnd),
	.o(\mst_to_cross[0].addr[1]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].addr[1]~input .bus_hold = "false";
defparam \mst_to_cross[0].addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y57_N16
cycloneiv_lcell_comb \cross_to_slv~35 (
// Equation(s):
// \cross_to_slv~35_combout  = (\cross_to_slv~0_combout  & ((\mst_to_cross[0].addr[1]~input_o ))) # (!\cross_to_slv~0_combout  & (\mst_to_cross[1].addr[1]~input_o ))

	.dataa(\mst_to_cross[1].addr[1]~input_o ),
	.datab(\mst_to_cross[0].addr[1]~input_o ),
	.datac(\cross_to_slv~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cross_to_slv~35_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~35 .lut_mask = 16'hCACA;
defparam \cross_to_slv~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y57_N17
dffeas \cross_to_slv[1].addr[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].addr[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].addr[1]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].addr[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y79_N8
cycloneiv_io_ibuf \mst_to_cross[0].addr[2]~input (
	.i(\mst_to_cross[0].addr [2]),
	.ibar(gnd),
	.o(\mst_to_cross[0].addr[2]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].addr[2]~input .bus_hold = "false";
defparam \mst_to_cross[0].addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y65_N1
cycloneiv_io_ibuf \mst_to_cross[1].addr[2]~input (
	.i(\mst_to_cross[1].addr [2]),
	.ibar(gnd),
	.o(\mst_to_cross[1].addr[2]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].addr[2]~input .bus_hold = "false";
defparam \mst_to_cross[1].addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y57_N18
cycloneiv_lcell_comb \cross_to_slv~36 (
// Equation(s):
// \cross_to_slv~36_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].addr[2]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].addr[2]~input_o )))

	.dataa(\mst_to_cross[0].addr[2]~input_o ),
	.datab(gnd),
	.datac(\cross_to_slv~0_combout ),
	.datad(\mst_to_cross[1].addr[2]~input_o ),
	.cin(gnd),
	.combout(\cross_to_slv~36_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~36 .lut_mask = 16'hAFA0;
defparam \cross_to_slv~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y57_N19
dffeas \cross_to_slv[1].addr[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].addr[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].addr[2]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].addr[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y41_N8
cycloneiv_io_ibuf \mst_to_cross[1].addr[3]~input (
	.i(\mst_to_cross[1].addr [3]),
	.ibar(gnd),
	.o(\mst_to_cross[1].addr[3]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].addr[3]~input .bus_hold = "false";
defparam \mst_to_cross[1].addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y60_N8
cycloneiv_io_ibuf \mst_to_cross[0].addr[3]~input (
	.i(\mst_to_cross[0].addr [3]),
	.ibar(gnd),
	.o(\mst_to_cross[0].addr[3]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].addr[3]~input .bus_hold = "false";
defparam \mst_to_cross[0].addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y57_N4
cycloneiv_lcell_comb \cross_to_slv~37 (
// Equation(s):
// \cross_to_slv~37_combout  = (\cross_to_slv~0_combout  & ((\mst_to_cross[0].addr[3]~input_o ))) # (!\cross_to_slv~0_combout  & (\mst_to_cross[1].addr[3]~input_o ))

	.dataa(\mst_to_cross[1].addr[3]~input_o ),
	.datab(\mst_to_cross[0].addr[3]~input_o ),
	.datac(\cross_to_slv~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cross_to_slv~37_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~37 .lut_mask = 16'hCACA;
defparam \cross_to_slv~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y57_N5
dffeas \cross_to_slv[1].addr[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].addr[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].addr[3]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].addr[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y60_N1
cycloneiv_io_ibuf \mst_to_cross[1].addr[4]~input (
	.i(\mst_to_cross[1].addr [4]),
	.ibar(gnd),
	.o(\mst_to_cross[1].addr[4]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].addr[4]~input .bus_hold = "false";
defparam \mst_to_cross[1].addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y57_N1
cycloneiv_io_ibuf \mst_to_cross[0].addr[4]~input (
	.i(\mst_to_cross[0].addr [4]),
	.ibar(gnd),
	.o(\mst_to_cross[0].addr[4]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].addr[4]~input .bus_hold = "false";
defparam \mst_to_cross[0].addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y57_N30
cycloneiv_lcell_comb \cross_to_slv~38 (
// Equation(s):
// \cross_to_slv~38_combout  = (\cross_to_slv~0_combout  & ((\mst_to_cross[0].addr[4]~input_o ))) # (!\cross_to_slv~0_combout  & (\mst_to_cross[1].addr[4]~input_o ))

	.dataa(gnd),
	.datab(\mst_to_cross[1].addr[4]~input_o ),
	.datac(\cross_to_slv~0_combout ),
	.datad(\mst_to_cross[0].addr[4]~input_o ),
	.cin(gnd),
	.combout(\cross_to_slv~38_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~38 .lut_mask = 16'hFC0C;
defparam \cross_to_slv~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y57_N31
dffeas \cross_to_slv[1].addr[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].addr[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].addr[4]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].addr[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y23_N1
cycloneiv_io_ibuf \mst_to_cross[0].addr[5]~input (
	.i(\mst_to_cross[0].addr [5]),
	.ibar(gnd),
	.o(\mst_to_cross[0].addr[5]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].addr[5]~input .bus_hold = "false";
defparam \mst_to_cross[0].addr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y59_N8
cycloneiv_io_ibuf \mst_to_cross[1].addr[5]~input (
	.i(\mst_to_cross[1].addr [5]),
	.ibar(gnd),
	.o(\mst_to_cross[1].addr[5]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].addr[5]~input .bus_hold = "false";
defparam \mst_to_cross[1].addr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y57_N0
cycloneiv_lcell_comb \cross_to_slv~39 (
// Equation(s):
// \cross_to_slv~39_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].addr[5]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].addr[5]~input_o )))

	.dataa(\mst_to_cross[0].addr[5]~input_o ),
	.datab(\mst_to_cross[1].addr[5]~input_o ),
	.datac(\cross_to_slv~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cross_to_slv~39_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~39 .lut_mask = 16'hACAC;
defparam \cross_to_slv~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y57_N1
dffeas \cross_to_slv[1].addr[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].addr[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].addr[5]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].addr[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y59_N1
cycloneiv_io_ibuf \mst_to_cross[0].addr[6]~input (
	.i(\mst_to_cross[0].addr [6]),
	.ibar(gnd),
	.o(\mst_to_cross[0].addr[6]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].addr[6]~input .bus_hold = "false";
defparam \mst_to_cross[0].addr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y41_N1
cycloneiv_io_ibuf \mst_to_cross[1].addr[6]~input (
	.i(\mst_to_cross[1].addr [6]),
	.ibar(gnd),
	.o(\mst_to_cross[1].addr[6]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].addr[6]~input .bus_hold = "false";
defparam \mst_to_cross[1].addr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y57_N2
cycloneiv_lcell_comb \cross_to_slv~40 (
// Equation(s):
// \cross_to_slv~40_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].addr[6]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].addr[6]~input_o )))

	.dataa(\mst_to_cross[0].addr[6]~input_o ),
	.datab(\mst_to_cross[1].addr[6]~input_o ),
	.datac(\cross_to_slv~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cross_to_slv~40_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~40 .lut_mask = 16'hACAC;
defparam \cross_to_slv~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y57_N3
dffeas \cross_to_slv[1].addr[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].addr[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].addr[6]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].addr[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y62_N1
cycloneiv_io_ibuf \mst_to_cross[0].addr[7]~input (
	.i(\mst_to_cross[0].addr [7]),
	.ibar(gnd),
	.o(\mst_to_cross[0].addr[7]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].addr[7]~input .bus_hold = "false";
defparam \mst_to_cross[0].addr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y55_N8
cycloneiv_io_ibuf \mst_to_cross[1].addr[7]~input (
	.i(\mst_to_cross[1].addr [7]),
	.ibar(gnd),
	.o(\mst_to_cross[1].addr[7]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].addr[7]~input .bus_hold = "false";
defparam \mst_to_cross[1].addr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y57_N20
cycloneiv_lcell_comb \cross_to_slv~41 (
// Equation(s):
// \cross_to_slv~41_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].addr[7]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].addr[7]~input_o )))

	.dataa(gnd),
	.datab(\mst_to_cross[0].addr[7]~input_o ),
	.datac(\cross_to_slv~0_combout ),
	.datad(\mst_to_cross[1].addr[7]~input_o ),
	.cin(gnd),
	.combout(\cross_to_slv~41_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~41 .lut_mask = 16'hCFC0;
defparam \cross_to_slv~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y57_N21
dffeas \cross_to_slv[1].addr[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].addr[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].addr[7]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].addr[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y91_N22
cycloneiv_io_ibuf \mst_to_cross[0].addr[8]~input (
	.i(\mst_to_cross[0].addr [8]),
	.ibar(gnd),
	.o(\mst_to_cross[0].addr[8]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].addr[8]~input .bus_hold = "false";
defparam \mst_to_cross[0].addr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y91_N15
cycloneiv_io_ibuf \mst_to_cross[1].addr[8]~input (
	.i(\mst_to_cross[1].addr [8]),
	.ibar(gnd),
	.o(\mst_to_cross[1].addr[8]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].addr[8]~input .bus_hold = "false";
defparam \mst_to_cross[1].addr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y87_N24
cycloneiv_lcell_comb \cross_to_slv~42 (
// Equation(s):
// \cross_to_slv~42_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].addr[8]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].addr[8]~input_o )))

	.dataa(\mst_to_cross[0].addr[8]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[1].addr[8]~input_o ),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~42_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~42 .lut_mask = 16'hAAF0;
defparam \cross_to_slv~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y87_N25
dffeas \cross_to_slv[1].addr[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].addr[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].addr[8]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].addr[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X44_Y91_N22
cycloneiv_io_ibuf \mst_to_cross[1].addr[9]~input (
	.i(\mst_to_cross[1].addr [9]),
	.ibar(gnd),
	.o(\mst_to_cross[1].addr[9]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].addr[9]~input .bus_hold = "false";
defparam \mst_to_cross[1].addr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y91_N8
cycloneiv_io_ibuf \mst_to_cross[0].addr[9]~input (
	.i(\mst_to_cross[0].addr [9]),
	.ibar(gnd),
	.o(\mst_to_cross[0].addr[9]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].addr[9]~input .bus_hold = "false";
defparam \mst_to_cross[0].addr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y75_N20
cycloneiv_lcell_comb \cross_to_slv~43 (
// Equation(s):
// \cross_to_slv~43_combout  = (\cross_to_slv~0_combout  & ((\mst_to_cross[0].addr[9]~input_o ))) # (!\cross_to_slv~0_combout  & (\mst_to_cross[1].addr[9]~input_o ))

	.dataa(gnd),
	.datab(\mst_to_cross[1].addr[9]~input_o ),
	.datac(\cross_to_slv~0_combout ),
	.datad(\mst_to_cross[0].addr[9]~input_o ),
	.cin(gnd),
	.combout(\cross_to_slv~43_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~43 .lut_mask = 16'hFC0C;
defparam \cross_to_slv~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y75_N21
dffeas \cross_to_slv[1].addr[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].addr[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].addr[9]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].addr[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y91_N8
cycloneiv_io_ibuf \mst_to_cross[0].addr[10]~input (
	.i(\mst_to_cross[0].addr [10]),
	.ibar(gnd),
	.o(\mst_to_cross[0].addr[10]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].addr[10]~input .bus_hold = "false";
defparam \mst_to_cross[0].addr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y91_N22
cycloneiv_io_ibuf \mst_to_cross[1].addr[10]~input (
	.i(\mst_to_cross[1].addr [10]),
	.ibar(gnd),
	.o(\mst_to_cross[1].addr[10]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].addr[10]~input .bus_hold = "false";
defparam \mst_to_cross[1].addr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y68_N2
cycloneiv_lcell_comb \cross_to_slv~44 (
// Equation(s):
// \cross_to_slv~44_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].addr[10]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].addr[10]~input_o )))

	.dataa(\mst_to_cross[0].addr[10]~input_o ),
	.datab(\mst_to_cross[1].addr[10]~input_o ),
	.datac(\cross_to_slv~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cross_to_slv~44_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~44 .lut_mask = 16'hACAC;
defparam \cross_to_slv~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y68_N3
dffeas \cross_to_slv[1].addr[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].addr[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].addr[10]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].addr[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y91_N8
cycloneiv_io_ibuf \mst_to_cross[1].addr[11]~input (
	.i(\mst_to_cross[1].addr [11]),
	.ibar(gnd),
	.o(\mst_to_cross[1].addr[11]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].addr[11]~input .bus_hold = "false";
defparam \mst_to_cross[1].addr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y91_N15
cycloneiv_io_ibuf \mst_to_cross[0].addr[11]~input (
	.i(\mst_to_cross[0].addr [11]),
	.ibar(gnd),
	.o(\mst_to_cross[0].addr[11]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].addr[11]~input .bus_hold = "false";
defparam \mst_to_cross[0].addr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y87_N30
cycloneiv_lcell_comb \cross_to_slv~45 (
// Equation(s):
// \cross_to_slv~45_combout  = (\cross_to_slv~0_combout  & ((\mst_to_cross[0].addr[11]~input_o ))) # (!\cross_to_slv~0_combout  & (\mst_to_cross[1].addr[11]~input_o ))

	.dataa(\mst_to_cross[1].addr[11]~input_o ),
	.datab(\mst_to_cross[0].addr[11]~input_o ),
	.datac(gnd),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~45_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~45 .lut_mask = 16'hCCAA;
defparam \cross_to_slv~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y87_N31
dffeas \cross_to_slv[1].addr[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].addr[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].addr[11]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].addr[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y91_N15
cycloneiv_io_ibuf \mst_to_cross[0].addr[12]~input (
	.i(\mst_to_cross[0].addr [12]),
	.ibar(gnd),
	.o(\mst_to_cross[0].addr[12]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].addr[12]~input .bus_hold = "false";
defparam \mst_to_cross[0].addr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y0_N15
cycloneiv_io_ibuf \mst_to_cross[1].addr[12]~input (
	.i(\mst_to_cross[1].addr [12]),
	.ibar(gnd),
	.o(\mst_to_cross[1].addr[12]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].addr[12]~input .bus_hold = "false";
defparam \mst_to_cross[1].addr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y55_N6
cycloneiv_lcell_comb \cross_to_slv~46 (
// Equation(s):
// \cross_to_slv~46_combout  = (\cross_to_slv~4_combout  & (\mst_to_cross[0].addr[12]~input_o )) # (!\cross_to_slv~4_combout  & ((\mst_to_cross[1].addr[12]~input_o )))

	.dataa(\mst_to_cross[0].addr[12]~input_o ),
	.datab(\mst_to_cross[1].addr[12]~input_o ),
	.datac(\cross_to_slv~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cross_to_slv~46_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~46 .lut_mask = 16'hACAC;
defparam \cross_to_slv~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y55_N7
dffeas \cross_to_slv[1].addr[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].addr[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].addr[12]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].addr[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y91_N22
cycloneiv_io_ibuf \mst_to_cross[0].addr[13]~input (
	.i(\mst_to_cross[0].addr [13]),
	.ibar(gnd),
	.o(\mst_to_cross[0].addr[13]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].addr[13]~input .bus_hold = "false";
defparam \mst_to_cross[0].addr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y91_N22
cycloneiv_io_ibuf \mst_to_cross[1].addr[13]~input (
	.i(\mst_to_cross[1].addr [13]),
	.ibar(gnd),
	.o(\mst_to_cross[1].addr[13]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].addr[13]~input .bus_hold = "false";
defparam \mst_to_cross[1].addr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y87_N14
cycloneiv_lcell_comb \cross_to_slv~47 (
// Equation(s):
// \cross_to_slv~47_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].addr[13]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].addr[13]~input_o )))

	.dataa(\mst_to_cross[0].addr[13]~input_o ),
	.datab(\mst_to_cross[1].addr[13]~input_o ),
	.datac(gnd),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~47_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~47 .lut_mask = 16'hAACC;
defparam \cross_to_slv~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y87_N15
dffeas \cross_to_slv[1].addr[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].addr[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].addr[13]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].addr[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y91_N15
cycloneiv_io_ibuf \mst_to_cross[0].addr[14]~input (
	.i(\mst_to_cross[0].addr [14]),
	.ibar(gnd),
	.o(\mst_to_cross[0].addr[14]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].addr[14]~input .bus_hold = "false";
defparam \mst_to_cross[0].addr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y91_N22
cycloneiv_io_ibuf \mst_to_cross[1].addr[14]~input (
	.i(\mst_to_cross[1].addr [14]),
	.ibar(gnd),
	.o(\mst_to_cross[1].addr[14]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].addr[14]~input .bus_hold = "false";
defparam \mst_to_cross[1].addr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y87_N4
cycloneiv_lcell_comb \cross_to_slv~48 (
// Equation(s):
// \cross_to_slv~48_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].addr[14]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].addr[14]~input_o )))

	.dataa(gnd),
	.datab(\mst_to_cross[0].addr[14]~input_o ),
	.datac(\mst_to_cross[1].addr[14]~input_o ),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~48_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~48 .lut_mask = 16'hCCF0;
defparam \cross_to_slv~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y87_N5
dffeas \cross_to_slv[1].addr[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].addr[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].addr[14]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].addr[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y91_N15
cycloneiv_io_ibuf \mst_to_cross[1].addr[15]~input (
	.i(\mst_to_cross[1].addr [15]),
	.ibar(gnd),
	.o(\mst_to_cross[1].addr[15]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].addr[15]~input .bus_hold = "false";
defparam \mst_to_cross[1].addr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y91_N8
cycloneiv_io_ibuf \mst_to_cross[0].addr[15]~input (
	.i(\mst_to_cross[0].addr [15]),
	.ibar(gnd),
	.o(\mst_to_cross[0].addr[15]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].addr[15]~input .bus_hold = "false";
defparam \mst_to_cross[0].addr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y87_N10
cycloneiv_lcell_comb \cross_to_slv~49 (
// Equation(s):
// \cross_to_slv~49_combout  = (\cross_to_slv~0_combout  & ((\mst_to_cross[0].addr[15]~input_o ))) # (!\cross_to_slv~0_combout  & (\mst_to_cross[1].addr[15]~input_o ))

	.dataa(\mst_to_cross[1].addr[15]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[0].addr[15]~input_o ),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~49_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~49 .lut_mask = 16'hF0AA;
defparam \cross_to_slv~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y87_N11
dffeas \cross_to_slv[1].addr[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].addr[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].addr[15]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].addr[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X17_Y91_N1
cycloneiv_io_ibuf \mst_to_cross[1].addr[16]~input (
	.i(\mst_to_cross[1].addr [16]),
	.ibar(gnd),
	.o(\mst_to_cross[1].addr[16]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].addr[16]~input .bus_hold = "false";
defparam \mst_to_cross[1].addr[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y91_N8
cycloneiv_io_ibuf \mst_to_cross[0].addr[16]~input (
	.i(\mst_to_cross[0].addr [16]),
	.ibar(gnd),
	.o(\mst_to_cross[0].addr[16]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].addr[16]~input .bus_hold = "false";
defparam \mst_to_cross[0].addr[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y87_N16
cycloneiv_lcell_comb \cross_to_slv~50 (
// Equation(s):
// \cross_to_slv~50_combout  = (\cross_to_slv~0_combout  & ((\mst_to_cross[0].addr[16]~input_o ))) # (!\cross_to_slv~0_combout  & (\mst_to_cross[1].addr[16]~input_o ))

	.dataa(\mst_to_cross[1].addr[16]~input_o ),
	.datab(\mst_to_cross[0].addr[16]~input_o ),
	.datac(gnd),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~50_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~50 .lut_mask = 16'hCCAA;
defparam \cross_to_slv~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y87_N17
dffeas \cross_to_slv[1].addr[16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].addr[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].addr[16]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].addr[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X86_Y91_N1
cycloneiv_io_ibuf \mst_to_cross[0].addr[17]~input (
	.i(\mst_to_cross[0].addr [17]),
	.ibar(gnd),
	.o(\mst_to_cross[0].addr[17]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].addr[17]~input .bus_hold = "false";
defparam \mst_to_cross[0].addr[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X90_Y91_N15
cycloneiv_io_ibuf \mst_to_cross[1].addr[17]~input (
	.i(\mst_to_cross[1].addr [17]),
	.ibar(gnd),
	.o(\mst_to_cross[1].addr[17]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].addr[17]~input .bus_hold = "false";
defparam \mst_to_cross[1].addr[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X78_Y87_N24
cycloneiv_lcell_comb \cross_to_slv~51 (
// Equation(s):
// \cross_to_slv~51_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].addr[17]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].addr[17]~input_o )))

	.dataa(\mst_to_cross[0].addr[17]~input_o ),
	.datab(\mst_to_cross[1].addr[17]~input_o ),
	.datac(gnd),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~51_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~51 .lut_mask = 16'hAACC;
defparam \cross_to_slv~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y87_N25
dffeas \cross_to_slv[1].addr[17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].addr[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].addr[17]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].addr[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X104_Y91_N8
cycloneiv_io_ibuf \mst_to_cross[0].addr[18]~input (
	.i(\mst_to_cross[0].addr [18]),
	.ibar(gnd),
	.o(\mst_to_cross[0].addr[18]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].addr[18]~input .bus_hold = "false";
defparam \mst_to_cross[0].addr[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X101_Y91_N8
cycloneiv_io_ibuf \mst_to_cross[1].addr[18]~input (
	.i(\mst_to_cross[1].addr [18]),
	.ibar(gnd),
	.o(\mst_to_cross[1].addr[18]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].addr[18]~input .bus_hold = "false";
defparam \mst_to_cross[1].addr[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y75_N16
cycloneiv_lcell_comb \cross_to_slv~52 (
// Equation(s):
// \cross_to_slv~52_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].addr[18]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].addr[18]~input_o )))

	.dataa(\mst_to_cross[0].addr[18]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[1].addr[18]~input_o ),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~52_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~52 .lut_mask = 16'hAAF0;
defparam \cross_to_slv~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y75_N17
dffeas \cross_to_slv[1].addr[18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].addr[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].addr[18]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].addr[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N22
cycloneiv_io_ibuf \mst_to_cross[0].addr[19]~input (
	.i(\mst_to_cross[0].addr [19]),
	.ibar(gnd),
	.o(\mst_to_cross[0].addr[19]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].addr[19]~input .bus_hold = "false";
defparam \mst_to_cross[0].addr[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N1
cycloneiv_io_ibuf \mst_to_cross[1].addr[19]~input (
	.i(\mst_to_cross[1].addr [19]),
	.ibar(gnd),
	.o(\mst_to_cross[1].addr[19]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].addr[19]~input .bus_hold = "false";
defparam \mst_to_cross[1].addr[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y55_N24
cycloneiv_lcell_comb \cross_to_slv~53 (
// Equation(s):
// \cross_to_slv~53_combout  = (\cross_to_slv~4_combout  & (\mst_to_cross[0].addr[19]~input_o )) # (!\cross_to_slv~4_combout  & ((\mst_to_cross[1].addr[19]~input_o )))

	.dataa(\mst_to_cross[0].addr[19]~input_o ),
	.datab(\cross_to_slv~4_combout ),
	.datac(\mst_to_cross[1].addr[19]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cross_to_slv~53_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~53 .lut_mask = 16'hB8B8;
defparam \cross_to_slv~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y55_N25
dffeas \cross_to_slv[1].addr[19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].addr[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].addr[19]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].addr[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y0_N1
cycloneiv_io_ibuf \mst_to_cross[0].addr[20]~input (
	.i(\mst_to_cross[0].addr [20]),
	.ibar(gnd),
	.o(\mst_to_cross[0].addr[20]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].addr[20]~input .bus_hold = "false";
defparam \mst_to_cross[0].addr[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y91_N1
cycloneiv_io_ibuf \mst_to_cross[1].addr[20]~input (
	.i(\mst_to_cross[1].addr [20]),
	.ibar(gnd),
	.o(\mst_to_cross[1].addr[20]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].addr[20]~input .bus_hold = "false";
defparam \mst_to_cross[1].addr[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N26
cycloneiv_lcell_comb \cross_to_slv~54 (
// Equation(s):
// \cross_to_slv~54_combout  = (\cross_to_slv~4_combout  & (\mst_to_cross[0].addr[20]~input_o )) # (!\cross_to_slv~4_combout  & ((\mst_to_cross[1].addr[20]~input_o )))

	.dataa(gnd),
	.datab(\mst_to_cross[0].addr[20]~input_o ),
	.datac(\mst_to_cross[1].addr[20]~input_o ),
	.datad(\cross_to_slv~4_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~54_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~54 .lut_mask = 16'hCCF0;
defparam \cross_to_slv~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y55_N27
dffeas \cross_to_slv[1].addr[20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].addr[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].addr[20]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].addr[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y91_N15
cycloneiv_io_ibuf \mst_to_cross[0].addr[21]~input (
	.i(\mst_to_cross[0].addr [21]),
	.ibar(gnd),
	.o(\mst_to_cross[0].addr[21]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].addr[21]~input .bus_hold = "false";
defparam \mst_to_cross[0].addr[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X92_Y91_N1
cycloneiv_io_ibuf \mst_to_cross[1].addr[21]~input (
	.i(\mst_to_cross[1].addr [21]),
	.ibar(gnd),
	.o(\mst_to_cross[1].addr[21]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].addr[21]~input .bus_hold = "false";
defparam \mst_to_cross[1].addr[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X91_Y78_N16
cycloneiv_lcell_comb \cross_to_slv~55 (
// Equation(s):
// \cross_to_slv~55_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].addr[21]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].addr[21]~input_o )))

	.dataa(gnd),
	.datab(\mst_to_cross[0].addr[21]~input_o ),
	.datac(\mst_to_cross[1].addr[21]~input_o ),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~55_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~55 .lut_mask = 16'hCCF0;
defparam \cross_to_slv~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y78_N17
dffeas \cross_to_slv[1].addr[21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].addr[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].addr[21]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].addr[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y91_N22
cycloneiv_io_ibuf \mst_to_cross[1].addr[22]~input (
	.i(\mst_to_cross[1].addr [22]),
	.ibar(gnd),
	.o(\mst_to_cross[1].addr[22]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].addr[22]~input .bus_hold = "false";
defparam \mst_to_cross[1].addr[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y91_N22
cycloneiv_io_ibuf \mst_to_cross[0].addr[22]~input (
	.i(\mst_to_cross[0].addr [22]),
	.ibar(gnd),
	.o(\mst_to_cross[0].addr[22]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].addr[22]~input .bus_hold = "false";
defparam \mst_to_cross[0].addr[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y87_N16
cycloneiv_lcell_comb \cross_to_slv~56 (
// Equation(s):
// \cross_to_slv~56_combout  = (\cross_to_slv~0_combout  & ((\mst_to_cross[0].addr[22]~input_o ))) # (!\cross_to_slv~0_combout  & (\mst_to_cross[1].addr[22]~input_o ))

	.dataa(\mst_to_cross[1].addr[22]~input_o ),
	.datab(\mst_to_cross[0].addr[22]~input_o ),
	.datac(gnd),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~56_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~56 .lut_mask = 16'hCCAA;
defparam \cross_to_slv~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y87_N17
dffeas \cross_to_slv[1].addr[22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].addr[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].addr[22]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].addr[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y91_N1
cycloneiv_io_ibuf \mst_to_cross[0].addr[23]~input (
	.i(\mst_to_cross[0].addr [23]),
	.ibar(gnd),
	.o(\mst_to_cross[0].addr[23]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].addr[23]~input .bus_hold = "false";
defparam \mst_to_cross[0].addr[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y91_N22
cycloneiv_io_ibuf \mst_to_cross[1].addr[23]~input (
	.i(\mst_to_cross[1].addr [23]),
	.ibar(gnd),
	.o(\mst_to_cross[1].addr[23]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].addr[23]~input .bus_hold = "false";
defparam \mst_to_cross[1].addr[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y87_N18
cycloneiv_lcell_comb \cross_to_slv~57 (
// Equation(s):
// \cross_to_slv~57_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].addr[23]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].addr[23]~input_o )))

	.dataa(\mst_to_cross[0].addr[23]~input_o ),
	.datab(\mst_to_cross[1].addr[23]~input_o ),
	.datac(gnd),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~57_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~57 .lut_mask = 16'hAACC;
defparam \cross_to_slv~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y87_N19
dffeas \cross_to_slv[1].addr[23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].addr[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].addr[23]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].addr[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X113_Y91_N8
cycloneiv_io_ibuf \mst_to_cross[1].addr[24]~input (
	.i(\mst_to_cross[1].addr [24]),
	.ibar(gnd),
	.o(\mst_to_cross[1].addr[24]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].addr[24]~input .bus_hold = "false";
defparam \mst_to_cross[1].addr[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y91_N1
cycloneiv_io_ibuf \mst_to_cross[0].addr[24]~input (
	.i(\mst_to_cross[0].addr [24]),
	.ibar(gnd),
	.o(\mst_to_cross[0].addr[24]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].addr[24]~input .bus_hold = "false";
defparam \mst_to_cross[0].addr[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X101_Y69_N18
cycloneiv_lcell_comb \cross_to_slv~58 (
// Equation(s):
// \cross_to_slv~58_combout  = (\cross_to_slv~0_combout  & ((\mst_to_cross[0].addr[24]~input_o ))) # (!\cross_to_slv~0_combout  & (\mst_to_cross[1].addr[24]~input_o ))

	.dataa(\mst_to_cross[1].addr[24]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[0].addr[24]~input_o ),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~58_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~58 .lut_mask = 16'hF0AA;
defparam \cross_to_slv~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y69_N19
dffeas \cross_to_slv[1].addr[24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].addr[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].addr[24]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].addr[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X79_Y91_N8
cycloneiv_io_ibuf \mst_to_cross[1].addr[25]~input (
	.i(\mst_to_cross[1].addr [25]),
	.ibar(gnd),
	.o(\mst_to_cross[1].addr[25]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].addr[25]~input .bus_hold = "false";
defparam \mst_to_cross[1].addr[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X106_Y91_N1
cycloneiv_io_ibuf \mst_to_cross[0].addr[25]~input (
	.i(\mst_to_cross[0].addr [25]),
	.ibar(gnd),
	.o(\mst_to_cross[0].addr[25]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].addr[25]~input .bus_hold = "false";
defparam \mst_to_cross[0].addr[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X78_Y87_N10
cycloneiv_lcell_comb \cross_to_slv~59 (
// Equation(s):
// \cross_to_slv~59_combout  = (\cross_to_slv~0_combout  & ((\mst_to_cross[0].addr[25]~input_o ))) # (!\cross_to_slv~0_combout  & (\mst_to_cross[1].addr[25]~input_o ))

	.dataa(gnd),
	.datab(\mst_to_cross[1].addr[25]~input_o ),
	.datac(\cross_to_slv~0_combout ),
	.datad(\mst_to_cross[0].addr[25]~input_o ),
	.cin(gnd),
	.combout(\cross_to_slv~59_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~59 .lut_mask = 16'hFC0C;
defparam \cross_to_slv~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y87_N11
dffeas \cross_to_slv[1].addr[25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].addr[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].addr[25]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].addr[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X97_Y91_N1
cycloneiv_io_ibuf \mst_to_cross[0].addr[26]~input (
	.i(\mst_to_cross[0].addr [26]),
	.ibar(gnd),
	.o(\mst_to_cross[0].addr[26]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].addr[26]~input .bus_hold = "false";
defparam \mst_to_cross[0].addr[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X95_Y91_N8
cycloneiv_io_ibuf \mst_to_cross[1].addr[26]~input (
	.i(\mst_to_cross[1].addr [26]),
	.ibar(gnd),
	.o(\mst_to_cross[1].addr[26]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].addr[26]~input .bus_hold = "false";
defparam \mst_to_cross[1].addr[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N8
cycloneiv_lcell_comb \cross_to_slv~60 (
// Equation(s):
// \cross_to_slv~60_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].addr[26]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].addr[26]~input_o )))

	.dataa(\mst_to_cross[0].addr[26]~input_o ),
	.datab(\mst_to_cross[1].addr[26]~input_o ),
	.datac(\cross_to_slv~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cross_to_slv~60_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~60 .lut_mask = 16'hACAC;
defparam \cross_to_slv~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y69_N9
dffeas \cross_to_slv[1].addr[26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].addr[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].addr[26]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].addr[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X108_Y91_N8
cycloneiv_io_ibuf \mst_to_cross[0].addr[27]~input (
	.i(\mst_to_cross[0].addr [27]),
	.ibar(gnd),
	.o(\mst_to_cross[0].addr[27]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].addr[27]~input .bus_hold = "false";
defparam \mst_to_cross[0].addr[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X101_Y91_N1
cycloneiv_io_ibuf \mst_to_cross[1].addr[27]~input (
	.i(\mst_to_cross[1].addr [27]),
	.ibar(gnd),
	.o(\mst_to_cross[1].addr[27]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].addr[27]~input .bus_hold = "false";
defparam \mst_to_cross[1].addr[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X101_Y69_N12
cycloneiv_lcell_comb \cross_to_slv~61 (
// Equation(s):
// \cross_to_slv~61_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].addr[27]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].addr[27]~input_o )))

	.dataa(gnd),
	.datab(\mst_to_cross[0].addr[27]~input_o ),
	.datac(\mst_to_cross[1].addr[27]~input_o ),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~61_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~61 .lut_mask = 16'hCCF0;
defparam \cross_to_slv~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y69_N13
dffeas \cross_to_slv[1].addr[27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].addr[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].addr[27]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].addr[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X97_Y91_N8
cycloneiv_io_ibuf \mst_to_cross[1].addr[28]~input (
	.i(\mst_to_cross[1].addr [28]),
	.ibar(gnd),
	.o(\mst_to_cross[1].addr[28]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].addr[28]~input .bus_hold = "false";
defparam \mst_to_cross[1].addr[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X99_Y91_N1
cycloneiv_io_ibuf \mst_to_cross[0].addr[28]~input (
	.i(\mst_to_cross[0].addr [28]),
	.ibar(gnd),
	.o(\mst_to_cross[0].addr[28]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].addr[28]~input .bus_hold = "false";
defparam \mst_to_cross[0].addr[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N2
cycloneiv_lcell_comb \cross_to_slv~62 (
// Equation(s):
// \cross_to_slv~62_combout  = (\cross_to_slv~0_combout  & ((\mst_to_cross[0].addr[28]~input_o ))) # (!\cross_to_slv~0_combout  & (\mst_to_cross[1].addr[28]~input_o ))

	.dataa(\mst_to_cross[1].addr[28]~input_o ),
	.datab(\mst_to_cross[0].addr[28]~input_o ),
	.datac(\cross_to_slv~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cross_to_slv~62_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~62 .lut_mask = 16'hCACA;
defparam \cross_to_slv~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y69_N3
dffeas \cross_to_slv[1].addr[28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].addr[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].addr[28]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].addr[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X92_Y91_N8
cycloneiv_io_ibuf \mst_to_cross[0].addr[29]~input (
	.i(\mst_to_cross[0].addr [29]),
	.ibar(gnd),
	.o(\mst_to_cross[0].addr[29]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].addr[29]~input .bus_hold = "false";
defparam \mst_to_cross[0].addr[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y91_N1
cycloneiv_io_ibuf \mst_to_cross[1].addr[29]~input (
	.i(\mst_to_cross[1].addr [29]),
	.ibar(gnd),
	.o(\mst_to_cross[1].addr[29]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].addr[29]~input .bus_hold = "false";
defparam \mst_to_cross[1].addr[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X91_Y78_N6
cycloneiv_lcell_comb \cross_to_slv~63 (
// Equation(s):
// \cross_to_slv~63_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].addr[29]~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].addr[29]~input_o )))

	.dataa(\mst_to_cross[0].addr[29]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[1].addr[29]~input_o ),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~63_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~63 .lut_mask = 16'hAAF0;
defparam \cross_to_slv~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y78_N7
dffeas \cross_to_slv[1].addr[29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].addr[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].addr[29]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].addr[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y57_N8
cycloneiv_io_ibuf \mst_to_cross[1].addr[30]~input (
	.i(\mst_to_cross[1].addr [30]),
	.ibar(gnd),
	.o(\mst_to_cross[1].addr[30]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].addr[30]~input .bus_hold = "false";
defparam \mst_to_cross[1].addr[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y54_N8
cycloneiv_io_ibuf \mst_to_cross[0].addr[30]~input (
	.i(\mst_to_cross[0].addr [30]),
	.ibar(gnd),
	.o(\mst_to_cross[0].addr[30]~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].addr[30]~input .bus_hold = "false";
defparam \mst_to_cross[0].addr[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y57_N22
cycloneiv_lcell_comb \cross_to_slv~64 (
// Equation(s):
// \cross_to_slv~64_combout  = (\cross_to_slv~0_combout  & ((\mst_to_cross[0].addr[30]~input_o ))) # (!\cross_to_slv~0_combout  & (\mst_to_cross[1].addr[30]~input_o ))

	.dataa(gnd),
	.datab(\mst_to_cross[1].addr[30]~input_o ),
	.datac(\cross_to_slv~0_combout ),
	.datad(\mst_to_cross[0].addr[30]~input_o ),
	.cin(gnd),
	.combout(\cross_to_slv~64_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~64 .lut_mask = 16'hFC0C;
defparam \cross_to_slv~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y57_N23
dffeas \cross_to_slv[1].addr[30]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].addr[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].addr[30]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].addr[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y70_N8
cycloneiv_io_ibuf \mst_to_cross[0].cmd~input (
	.i(\mst_to_cross[0].cmd ),
	.ibar(gnd),
	.o(\mst_to_cross[0].cmd~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].cmd~input .bus_hold = "false";
defparam \mst_to_cross[0].cmd~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y73_N1
cycloneiv_io_ibuf \mst_to_cross[1].cmd~input (
	.i(\mst_to_cross[1].cmd ),
	.ibar(gnd),
	.o(\mst_to_cross[1].cmd~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].cmd~input .bus_hold = "false";
defparam \mst_to_cross[1].cmd~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N0
cycloneiv_lcell_comb \cross_to_slv~65 (
// Equation(s):
// \cross_to_slv~65_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].cmd~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].cmd~input_o )))

	.dataa(\mst_to_cross[0].cmd~input_o ),
	.datab(gnd),
	.datac(\cross_to_slv~0_combout ),
	.datad(\mst_to_cross[1].cmd~input_o ),
	.cin(gnd),
	.combout(\cross_to_slv~65_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~65 .lut_mask = 16'hAFA0;
defparam \cross_to_slv~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y69_N1
dffeas \cross_to_slv[1].cmd~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].cmd~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].cmd~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].cmd~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y91_N8
cycloneiv_io_ibuf \mst_to_cross[0].req~input (
	.i(\mst_to_cross[0].req ),
	.ibar(gnd),
	.o(\mst_to_cross[0].req~input_o ));
// synopsys translate_off
defparam \mst_to_cross[0].req~input .bus_hold = "false";
defparam \mst_to_cross[0].req~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y0_N22
cycloneiv_io_ibuf \mst_to_cross[1].req~input (
	.i(\mst_to_cross[1].req ),
	.ibar(gnd),
	.o(\mst_to_cross[1].req~input_o ));
// synopsys translate_off
defparam \mst_to_cross[1].req~input .bus_hold = "false";
defparam \mst_to_cross[1].req~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y55_N22
cycloneiv_lcell_comb \cross_to_slv~66 (
// Equation(s):
// \cross_to_slv~66_combout  = (\cross_to_slv~0_combout  & (\mst_to_cross[0].req~input_o )) # (!\cross_to_slv~0_combout  & ((\mst_to_cross[1].req~input_o )))

	.dataa(\mst_to_cross[0].req~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[1].req~input_o ),
	.datad(\cross_to_slv~0_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~66_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~66 .lut_mask = 16'hAAF0;
defparam \cross_to_slv~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y55_N23
dffeas \cross_to_slv[1].req~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[1].addr[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[1].req~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[1].req~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[1].req~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y55_N30
cycloneiv_lcell_comb \cross_to_slv~67 (
// Equation(s):
// \cross_to_slv~67_combout  = (\mst_to_cross[1].addr[31]~input_o  & ((\mx0~reg0_q ) # (!\mst_to_cross[0].addr[31]~input_o ))) # (!\mst_to_cross[1].addr[31]~input_o  & (!\mst_to_cross[0].addr[31]~input_o  & \mx0~reg0_q ))

	.dataa(\mst_to_cross[1].addr[31]~input_o ),
	.datab(\mst_to_cross[0].addr[31]~input_o ),
	.datac(gnd),
	.datad(\mx0~reg0_q ),
	.cin(gnd),
	.combout(\cross_to_slv~67_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~67 .lut_mask = 16'hBB22;
defparam \cross_to_slv~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y87_N20
cycloneiv_lcell_comb \cross_to_slv~68 (
// Equation(s):
// \cross_to_slv~68_combout  = (\cross_to_slv~67_combout  & ((\mst_to_cross[0].data[0]~input_o ))) # (!\cross_to_slv~67_combout  & (\mst_to_cross[1].data[0]~input_o ))

	.dataa(gnd),
	.datab(\mst_to_cross[1].data[0]~input_o ),
	.datac(\mst_to_cross[0].data[0]~input_o ),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~68_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~68 .lut_mask = 16'hF0CC;
defparam \cross_to_slv~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y71_N26
cycloneiv_lcell_comb \cross_to_slv[0].data[0]~0 (
// Equation(s):
// \cross_to_slv[0].data[0]~0_combout  = (!\mst_to_cross[1].addr[31]~input_o ) # (!\mst_to_cross[0].addr[31]~input_o )

	.dataa(\mst_to_cross[0].addr[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mst_to_cross[1].addr[31]~input_o ),
	.cin(gnd),
	.combout(\cross_to_slv[0].data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv[0].data[0]~0 .lut_mask = 16'h55FF;
defparam \cross_to_slv[0].data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y87_N21
dffeas \cross_to_slv[0].data[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].data[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].data[0]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].data[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y68_N28
cycloneiv_lcell_comb \cross_to_slv~69 (
// Equation(s):
// \cross_to_slv~69_combout  = (\cross_to_slv~67_combout  & ((\mst_to_cross[0].data[1]~input_o ))) # (!\cross_to_slv~67_combout  & (\mst_to_cross[1].data[1]~input_o ))

	.dataa(\mst_to_cross[1].data[1]~input_o ),
	.datab(\mst_to_cross[0].data[1]~input_o ),
	.datac(\cross_to_slv~67_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cross_to_slv~69_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~69 .lut_mask = 16'hCACA;
defparam \cross_to_slv~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y68_N29
dffeas \cross_to_slv[0].data[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].data[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].data[1]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].data[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y68_N26
cycloneiv_lcell_comb \cross_to_slv~70 (
// Equation(s):
// \cross_to_slv~70_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].data[2]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].data[2]~input_o )))

	.dataa(\mst_to_cross[0].data[2]~input_o ),
	.datab(\mst_to_cross[1].data[2]~input_o ),
	.datac(\cross_to_slv~67_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cross_to_slv~70_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~70 .lut_mask = 16'hACAC;
defparam \cross_to_slv~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y68_N27
dffeas \cross_to_slv[0].data[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].data[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].data[2]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].data[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N28
cycloneiv_lcell_comb \cross_to_slv~71 (
// Equation(s):
// \cross_to_slv~71_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].data[3]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].data[3]~input_o )))

	.dataa(gnd),
	.datab(\mst_to_cross[0].data[3]~input_o ),
	.datac(\cross_to_slv~67_combout ),
	.datad(\mst_to_cross[1].data[3]~input_o ),
	.cin(gnd),
	.combout(\cross_to_slv~71_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~71 .lut_mask = 16'hCFC0;
defparam \cross_to_slv~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y55_N29
dffeas \cross_to_slv[0].data[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].data[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].data[3]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].data[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y87_N18
cycloneiv_lcell_comb \cross_to_slv~72 (
// Equation(s):
// \cross_to_slv~72_combout  = (\cross_to_slv~67_combout  & ((\mst_to_cross[0].data[4]~input_o ))) # (!\cross_to_slv~67_combout  & (\mst_to_cross[1].data[4]~input_o ))

	.dataa(\mst_to_cross[1].data[4]~input_o ),
	.datab(\mst_to_cross[0].data[4]~input_o ),
	.datac(gnd),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~72_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~72 .lut_mask = 16'hCCAA;
defparam \cross_to_slv~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y87_N19
dffeas \cross_to_slv[0].data[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].data[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].data[4]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].data[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y68_N12
cycloneiv_lcell_comb \cross_to_slv~73 (
// Equation(s):
// \cross_to_slv~73_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].data[5]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].data[5]~input_o )))

	.dataa(\mst_to_cross[0].data[5]~input_o ),
	.datab(\mst_to_cross[1].data[5]~input_o ),
	.datac(\cross_to_slv~67_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cross_to_slv~73_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~73 .lut_mask = 16'hACAC;
defparam \cross_to_slv~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y68_N13
dffeas \cross_to_slv[0].data[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].data[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].data[5]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].data[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y50_N12
cycloneiv_lcell_comb \cross_to_slv~74 (
// Equation(s):
// \cross_to_slv~74_combout  = (\cross_to_slv~67_combout  & ((\mst_to_cross[0].data[6]~input_o ))) # (!\cross_to_slv~67_combout  & (\mst_to_cross[1].data[6]~input_o ))

	.dataa(\mst_to_cross[1].data[6]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[0].data[6]~input_o ),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~74_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~74 .lut_mask = 16'hF0AA;
defparam \cross_to_slv~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y50_N13
dffeas \cross_to_slv[0].data[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].data[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].data[6]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].data[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y50_N22
cycloneiv_lcell_comb \cross_to_slv~75 (
// Equation(s):
// \cross_to_slv~75_combout  = (\cross_to_slv~67_combout  & ((\mst_to_cross[0].data[7]~input_o ))) # (!\cross_to_slv~67_combout  & (\mst_to_cross[1].data[7]~input_o ))

	.dataa(gnd),
	.datab(\mst_to_cross[1].data[7]~input_o ),
	.datac(\mst_to_cross[0].data[7]~input_o ),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~75_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~75 .lut_mask = 16'hF0CC;
defparam \cross_to_slv~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y50_N23
dffeas \cross_to_slv[0].data[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].data[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].data[7]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].data[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y52_N12
cycloneiv_lcell_comb \cross_to_slv~76 (
// Equation(s):
// \cross_to_slv~76_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].data[8]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].data[8]~input_o )))

	.dataa(gnd),
	.datab(\mst_to_cross[0].data[8]~input_o ),
	.datac(\mst_to_cross[1].data[8]~input_o ),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~76_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~76 .lut_mask = 16'hCCF0;
defparam \cross_to_slv~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y52_N13
dffeas \cross_to_slv[0].data[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].data[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].data[8]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].data[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y55_N16
cycloneiv_lcell_comb \cross_to_slv~77 (
// Equation(s):
// \cross_to_slv~77_combout  = (\mst_to_cross[1].addr[31]~input_o  & ((\mx0~reg0_q ) # (!\mst_to_cross[0].addr[31]~input_o ))) # (!\mst_to_cross[1].addr[31]~input_o  & (!\mst_to_cross[0].addr[31]~input_o  & \mx0~reg0_q ))

	.dataa(\mst_to_cross[1].addr[31]~input_o ),
	.datab(\mst_to_cross[0].addr[31]~input_o ),
	.datac(gnd),
	.datad(\mx0~reg0_q ),
	.cin(gnd),
	.combout(\cross_to_slv~77_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~77 .lut_mask = 16'hBB22;
defparam \cross_to_slv~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y73_N24
cycloneiv_lcell_comb \cross_to_slv~78 (
// Equation(s):
// \cross_to_slv~78_combout  = (\cross_to_slv~77_combout  & (\mst_to_cross[0].data[9]~input_o )) # (!\cross_to_slv~77_combout  & ((\mst_to_cross[1].data[9]~input_o )))

	.dataa(gnd),
	.datab(\mst_to_cross[0].data[9]~input_o ),
	.datac(\mst_to_cross[1].data[9]~input_o ),
	.datad(\cross_to_slv~77_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~78_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~78 .lut_mask = 16'hCCF0;
defparam \cross_to_slv~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y73_N25
dffeas \cross_to_slv[0].data[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].data[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].data[9]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].data[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y52_N6
cycloneiv_lcell_comb \cross_to_slv~79 (
// Equation(s):
// \cross_to_slv~79_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].data[10]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].data[10]~input_o )))

	.dataa(\mst_to_cross[0].data[10]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[1].data[10]~input_o ),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~79_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~79 .lut_mask = 16'hAAF0;
defparam \cross_to_slv~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y52_N7
dffeas \cross_to_slv[0].data[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].data[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].data[10]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].data[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y52_N28
cycloneiv_lcell_comb \cross_to_slv~80 (
// Equation(s):
// \cross_to_slv~80_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].data[11]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].data[11]~input_o )))

	.dataa(gnd),
	.datab(\mst_to_cross[0].data[11]~input_o ),
	.datac(\mst_to_cross[1].data[11]~input_o ),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~80_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~80 .lut_mask = 16'hCCF0;
defparam \cross_to_slv~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y52_N29
dffeas \cross_to_slv[0].data[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].data[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].data[11]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].data[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y50_N8
cycloneiv_lcell_comb \cross_to_slv~81 (
// Equation(s):
// \cross_to_slv~81_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].data[12]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].data[12]~input_o )))

	.dataa(\mst_to_cross[0].data[12]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[1].data[12]~input_o ),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~81_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~81 .lut_mask = 16'hAAF0;
defparam \cross_to_slv~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y50_N9
dffeas \cross_to_slv[0].data[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].data[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].data[12]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].data[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y52_N14
cycloneiv_lcell_comb \cross_to_slv~82 (
// Equation(s):
// \cross_to_slv~82_combout  = (\cross_to_slv~67_combout  & ((\mst_to_cross[0].data[13]~input_o ))) # (!\cross_to_slv~67_combout  & (\mst_to_cross[1].data[13]~input_o ))

	.dataa(gnd),
	.datab(\mst_to_cross[1].data[13]~input_o ),
	.datac(\mst_to_cross[0].data[13]~input_o ),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~82_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~82 .lut_mask = 16'hF0CC;
defparam \cross_to_slv~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y52_N15
dffeas \cross_to_slv[0].data[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].data[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].data[13]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].data[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y50_N6
cycloneiv_lcell_comb \cross_to_slv~83 (
// Equation(s):
// \cross_to_slv~83_combout  = (\cross_to_slv~67_combout  & ((\mst_to_cross[0].data[14]~input_o ))) # (!\cross_to_slv~67_combout  & (\mst_to_cross[1].data[14]~input_o ))

	.dataa(\mst_to_cross[1].data[14]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[0].data[14]~input_o ),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~83_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~83 .lut_mask = 16'hF0AA;
defparam \cross_to_slv~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y50_N7
dffeas \cross_to_slv[0].data[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].data[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].data[14]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].data[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y87_N20
cycloneiv_lcell_comb \cross_to_slv~84 (
// Equation(s):
// \cross_to_slv~84_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].data[15]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].data[15]~input_o )))

	.dataa(\mst_to_cross[0].data[15]~input_o ),
	.datab(\mst_to_cross[1].data[15]~input_o ),
	.datac(gnd),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~84_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~84 .lut_mask = 16'hAACC;
defparam \cross_to_slv~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y87_N21
dffeas \cross_to_slv[0].data[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].data[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].data[15]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].data[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y87_N26
cycloneiv_lcell_comb \cross_to_slv~85 (
// Equation(s):
// \cross_to_slv~85_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].data[16]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].data[16]~input_o )))

	.dataa(\mst_to_cross[0].data[16]~input_o ),
	.datab(\mst_to_cross[1].data[16]~input_o ),
	.datac(gnd),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~85_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~85 .lut_mask = 16'hAACC;
defparam \cross_to_slv~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y87_N27
dffeas \cross_to_slv[0].data[16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].data[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].data[16]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].data[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y73_N2
cycloneiv_lcell_comb \cross_to_slv~86 (
// Equation(s):
// \cross_to_slv~86_combout  = (\cross_to_slv~77_combout  & ((\mst_to_cross[0].data[17]~input_o ))) # (!\cross_to_slv~77_combout  & (\mst_to_cross[1].data[17]~input_o ))

	.dataa(\mst_to_cross[1].data[17]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[0].data[17]~input_o ),
	.datad(\cross_to_slv~77_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~86_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~86 .lut_mask = 16'hF0AA;
defparam \cross_to_slv~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y73_N3
dffeas \cross_to_slv[0].data[17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].data[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].data[17]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].data[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y87_N4
cycloneiv_lcell_comb \cross_to_slv~87 (
// Equation(s):
// \cross_to_slv~87_combout  = (\cross_to_slv~67_combout  & ((\mst_to_cross[0].data[18]~input_o ))) # (!\cross_to_slv~67_combout  & (\mst_to_cross[1].data[18]~input_o ))

	.dataa(\mst_to_cross[1].data[18]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[0].data[18]~input_o ),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~87_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~87 .lut_mask = 16'hF0AA;
defparam \cross_to_slv~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y87_N5
dffeas \cross_to_slv[0].data[18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].data[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].data[18]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].data[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y87_N14
cycloneiv_lcell_comb \cross_to_slv~88 (
// Equation(s):
// \cross_to_slv~88_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].data[19]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].data[19]~input_o )))

	.dataa(\mst_to_cross[0].data[19]~input_o ),
	.datab(\mst_to_cross[1].data[19]~input_o ),
	.datac(gnd),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~88_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~88 .lut_mask = 16'hAACC;
defparam \cross_to_slv~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y87_N15
dffeas \cross_to_slv[0].data[19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].data[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].data[19]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].data[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y87_N2
cycloneiv_lcell_comb \cross_to_slv~89 (
// Equation(s):
// \cross_to_slv~89_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].data[20]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].data[20]~input_o )))

	.dataa(gnd),
	.datab(\mst_to_cross[0].data[20]~input_o ),
	.datac(\mst_to_cross[1].data[20]~input_o ),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~89_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~89 .lut_mask = 16'hCCF0;
defparam \cross_to_slv~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y87_N3
dffeas \cross_to_slv[0].data[20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].data[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].data[20]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].data[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y87_N8
cycloneiv_lcell_comb \cross_to_slv~90 (
// Equation(s):
// \cross_to_slv~90_combout  = (\cross_to_slv~67_combout  & ((\mst_to_cross[0].data[21]~input_o ))) # (!\cross_to_slv~67_combout  & (\mst_to_cross[1].data[21]~input_o ))

	.dataa(gnd),
	.datab(\mst_to_cross[1].data[21]~input_o ),
	.datac(\mst_to_cross[0].data[21]~input_o ),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~90_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~90 .lut_mask = 16'hF0CC;
defparam \cross_to_slv~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y87_N9
dffeas \cross_to_slv[0].data[21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].data[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].data[21]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].data[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y73_N28
cycloneiv_lcell_comb \cross_to_slv~91 (
// Equation(s):
// \cross_to_slv~91_combout  = (\cross_to_slv~77_combout  & (\mst_to_cross[0].data[22]~input_o )) # (!\cross_to_slv~77_combout  & ((\mst_to_cross[1].data[22]~input_o )))

	.dataa(\mst_to_cross[0].data[22]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[1].data[22]~input_o ),
	.datad(\cross_to_slv~77_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~91_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~91 .lut_mask = 16'hAAF0;
defparam \cross_to_slv~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y73_N29
dffeas \cross_to_slv[0].data[22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].data[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].data[22]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].data[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y87_N6
cycloneiv_lcell_comb \cross_to_slv~92 (
// Equation(s):
// \cross_to_slv~92_combout  = (\cross_to_slv~67_combout  & ((\mst_to_cross[0].data[23]~input_o ))) # (!\cross_to_slv~67_combout  & (\mst_to_cross[1].data[23]~input_o ))

	.dataa(\mst_to_cross[1].data[23]~input_o ),
	.datab(\mst_to_cross[0].data[23]~input_o ),
	.datac(gnd),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~92_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~92 .lut_mask = 16'hCCAA;
defparam \cross_to_slv~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y87_N7
dffeas \cross_to_slv[0].data[23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].data[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].data[23]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].data[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y87_N28
cycloneiv_lcell_comb \cross_to_slv~93 (
// Equation(s):
// \cross_to_slv~93_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].data[24]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].data[24]~input_o )))

	.dataa(\mst_to_cross[0].data[24]~input_o ),
	.datab(\mst_to_cross[1].data[24]~input_o ),
	.datac(gnd),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~93_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~93 .lut_mask = 16'hAACC;
defparam \cross_to_slv~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y87_N29
dffeas \cross_to_slv[0].data[24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].data[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].data[24]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].data[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N18
cycloneiv_lcell_comb \cross_to_slv~94 (
// Equation(s):
// \cross_to_slv~94_combout  = (\cross_to_slv~67_combout  & ((\mst_to_cross[0].data[25]~input_o ))) # (!\cross_to_slv~67_combout  & (\mst_to_cross[1].data[25]~input_o ))

	.dataa(\mst_to_cross[1].data[25]~input_o ),
	.datab(\mst_to_cross[0].data[25]~input_o ),
	.datac(\cross_to_slv~67_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cross_to_slv~94_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~94 .lut_mask = 16'hCACA;
defparam \cross_to_slv~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y69_N19
dffeas \cross_to_slv[0].data[25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].data[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].data[25]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].data[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N24
cycloneiv_lcell_comb \cross_to_slv~95 (
// Equation(s):
// \cross_to_slv~95_combout  = (\cross_to_slv~67_combout  & ((\mst_to_cross[0].data[26]~input_o ))) # (!\cross_to_slv~67_combout  & (\mst_to_cross[1].data[26]~input_o ))

	.dataa(\mst_to_cross[1].data[26]~input_o ),
	.datab(\mst_to_cross[0].data[26]~input_o ),
	.datac(\cross_to_slv~67_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cross_to_slv~95_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~95 .lut_mask = 16'hCACA;
defparam \cross_to_slv~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y69_N25
dffeas \cross_to_slv[0].data[26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].data[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].data[26]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].data[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y55_N0
cycloneiv_lcell_comb \cross_to_slv~96 (
// Equation(s):
// \cross_to_slv~96_combout  = (\cross_to_slv~77_combout  & (\mst_to_cross[0].data[27]~input_o )) # (!\cross_to_slv~77_combout  & ((\mst_to_cross[1].data[27]~input_o )))

	.dataa(\mst_to_cross[0].data[27]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[1].data[27]~input_o ),
	.datad(\cross_to_slv~77_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~96_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~96 .lut_mask = 16'hAAF0;
defparam \cross_to_slv~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y55_N1
dffeas \cross_to_slv[0].data[27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].data[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].data[27]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].data[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y69_N10
cycloneiv_lcell_comb \cross_to_slv~97 (
// Equation(s):
// \cross_to_slv~97_combout  = (\cross_to_slv~67_combout  & ((\mst_to_cross[0].data[28]~input_o ))) # (!\cross_to_slv~67_combout  & (\mst_to_cross[1].data[28]~input_o ))

	.dataa(gnd),
	.datab(\mst_to_cross[1].data[28]~input_o ),
	.datac(\mst_to_cross[0].data[28]~input_o ),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~97_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~97 .lut_mask = 16'hF0CC;
defparam \cross_to_slv~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y69_N11
dffeas \cross_to_slv[0].data[28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].data[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].data[28]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].data[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y69_N16
cycloneiv_lcell_comb \cross_to_slv~98 (
// Equation(s):
// \cross_to_slv~98_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].data[29]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].data[29]~input_o )))

	.dataa(gnd),
	.datab(\mst_to_cross[0].data[29]~input_o ),
	.datac(\mst_to_cross[1].data[29]~input_o ),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~98_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~98 .lut_mask = 16'hCCF0;
defparam \cross_to_slv~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y69_N17
dffeas \cross_to_slv[0].data[29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].data[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].data[29]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].data[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N10
cycloneiv_lcell_comb \cross_to_slv~99 (
// Equation(s):
// \cross_to_slv~99_combout  = (\cross_to_slv~67_combout  & ((\mst_to_cross[0].data[30]~input_o ))) # (!\cross_to_slv~67_combout  & (\mst_to_cross[1].data[30]~input_o ))

	.dataa(\mst_to_cross[1].data[30]~input_o ),
	.datab(\mst_to_cross[0].data[30]~input_o ),
	.datac(\cross_to_slv~67_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cross_to_slv~99_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~99 .lut_mask = 16'hCACA;
defparam \cross_to_slv~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y69_N11
dffeas \cross_to_slv[0].data[30]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].data[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].data[30]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].data[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y69_N6
cycloneiv_lcell_comb \cross_to_slv~100 (
// Equation(s):
// \cross_to_slv~100_combout  = (\cross_to_slv~67_combout  & ((\mst_to_cross[0].data[31]~input_o ))) # (!\cross_to_slv~67_combout  & (\mst_to_cross[1].data[31]~input_o ))

	.dataa(gnd),
	.datab(\mst_to_cross[1].data[31]~input_o ),
	.datac(\mst_to_cross[0].data[31]~input_o ),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~100_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~100 .lut_mask = 16'hF0CC;
defparam \cross_to_slv~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y69_N7
dffeas \cross_to_slv[0].data[31]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].data[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].data[31]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].data[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N16
cycloneiv_lcell_comb \cross_to_slv~101 (
// Equation(s):
// \cross_to_slv~101_combout  = (\cross_to_slv~67_combout  & ((\mst_to_cross[0].addr[0]~input_o ))) # (!\cross_to_slv~67_combout  & (\mst_to_cross[1].addr[0]~input_o ))

	.dataa(\mst_to_cross[1].addr[0]~input_o ),
	.datab(\mst_to_cross[0].addr[0]~input_o ),
	.datac(\cross_to_slv~67_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cross_to_slv~101_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~101 .lut_mask = 16'hCACA;
defparam \cross_to_slv~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y69_N17
dffeas \cross_to_slv[0].addr[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].addr[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].addr[0]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].addr[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y57_N8
cycloneiv_lcell_comb \cross_to_slv~102 (
// Equation(s):
// \cross_to_slv~102_combout  = (\cross_to_slv~67_combout  & ((\mst_to_cross[0].addr[1]~input_o ))) # (!\cross_to_slv~67_combout  & (\mst_to_cross[1].addr[1]~input_o ))

	.dataa(\mst_to_cross[1].addr[1]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[0].addr[1]~input_o ),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~102_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~102 .lut_mask = 16'hF0AA;
defparam \cross_to_slv~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y57_N9
dffeas \cross_to_slv[0].addr[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].addr[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].addr[1]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].addr[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y57_N26
cycloneiv_lcell_comb \cross_to_slv~103 (
// Equation(s):
// \cross_to_slv~103_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].addr[2]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].addr[2]~input_o )))

	.dataa(\mst_to_cross[0].addr[2]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[1].addr[2]~input_o ),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~103_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~103 .lut_mask = 16'hAAF0;
defparam \cross_to_slv~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y57_N27
dffeas \cross_to_slv[0].addr[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].addr[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].addr[2]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].addr[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y57_N12
cycloneiv_lcell_comb \cross_to_slv~104 (
// Equation(s):
// \cross_to_slv~104_combout  = (\cross_to_slv~67_combout  & ((\mst_to_cross[0].addr[3]~input_o ))) # (!\cross_to_slv~67_combout  & (\mst_to_cross[1].addr[3]~input_o ))

	.dataa(\mst_to_cross[1].addr[3]~input_o ),
	.datab(\mst_to_cross[0].addr[3]~input_o ),
	.datac(gnd),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~104_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~104 .lut_mask = 16'hCCAA;
defparam \cross_to_slv~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y57_N13
dffeas \cross_to_slv[0].addr[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].addr[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].addr[3]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].addr[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y57_N14
cycloneiv_lcell_comb \cross_to_slv~105 (
// Equation(s):
// \cross_to_slv~105_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].addr[4]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].addr[4]~input_o )))

	.dataa(gnd),
	.datab(\mst_to_cross[0].addr[4]~input_o ),
	.datac(\mst_to_cross[1].addr[4]~input_o ),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~105_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~105 .lut_mask = 16'hCCF0;
defparam \cross_to_slv~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y57_N15
dffeas \cross_to_slv[0].addr[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].addr[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].addr[4]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].addr[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y57_N28
cycloneiv_lcell_comb \cross_to_slv~106 (
// Equation(s):
// \cross_to_slv~106_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].addr[5]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].addr[5]~input_o )))

	.dataa(\mst_to_cross[0].addr[5]~input_o ),
	.datab(\mst_to_cross[1].addr[5]~input_o ),
	.datac(gnd),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~106_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~106 .lut_mask = 16'hAACC;
defparam \cross_to_slv~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y57_N29
dffeas \cross_to_slv[0].addr[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].addr[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].addr[5]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].addr[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y57_N6
cycloneiv_lcell_comb \cross_to_slv~107 (
// Equation(s):
// \cross_to_slv~107_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].addr[6]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].addr[6]~input_o )))

	.dataa(\mst_to_cross[0].addr[6]~input_o ),
	.datab(\mst_to_cross[1].addr[6]~input_o ),
	.datac(gnd),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~107_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~107 .lut_mask = 16'hAACC;
defparam \cross_to_slv~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y57_N7
dffeas \cross_to_slv[0].addr[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].addr[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].addr[6]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].addr[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y57_N24
cycloneiv_lcell_comb \cross_to_slv~108 (
// Equation(s):
// \cross_to_slv~108_combout  = (\cross_to_slv~67_combout  & ((\mst_to_cross[0].addr[7]~input_o ))) # (!\cross_to_slv~67_combout  & (\mst_to_cross[1].addr[7]~input_o ))

	.dataa(\mst_to_cross[1].addr[7]~input_o ),
	.datab(\mst_to_cross[0].addr[7]~input_o ),
	.datac(gnd),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~108_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~108 .lut_mask = 16'hCCAA;
defparam \cross_to_slv~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y57_N25
dffeas \cross_to_slv[0].addr[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].addr[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].addr[7]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].addr[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y87_N22
cycloneiv_lcell_comb \cross_to_slv~109 (
// Equation(s):
// \cross_to_slv~109_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].addr[8]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].addr[8]~input_o )))

	.dataa(\mst_to_cross[0].addr[8]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[1].addr[8]~input_o ),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~109_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~109 .lut_mask = 16'hAAF0;
defparam \cross_to_slv~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y87_N23
dffeas \cross_to_slv[0].addr[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].addr[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].addr[8]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].addr[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y75_N2
cycloneiv_lcell_comb \cross_to_slv~110 (
// Equation(s):
// \cross_to_slv~110_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].addr[9]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].addr[9]~input_o )))

	.dataa(\mst_to_cross[0].addr[9]~input_o ),
	.datab(\mst_to_cross[1].addr[9]~input_o ),
	.datac(gnd),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~110_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~110 .lut_mask = 16'hAACC;
defparam \cross_to_slv~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y75_N3
dffeas \cross_to_slv[0].addr[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].addr[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].addr[9]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].addr[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y68_N10
cycloneiv_lcell_comb \cross_to_slv~111 (
// Equation(s):
// \cross_to_slv~111_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].addr[10]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].addr[10]~input_o )))

	.dataa(\mst_to_cross[0].addr[10]~input_o ),
	.datab(\mst_to_cross[1].addr[10]~input_o ),
	.datac(\cross_to_slv~67_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cross_to_slv~111_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~111 .lut_mask = 16'hACAC;
defparam \cross_to_slv~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y68_N11
dffeas \cross_to_slv[0].addr[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].addr[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].addr[10]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].addr[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y73_N14
cycloneiv_lcell_comb \cross_to_slv~112 (
// Equation(s):
// \cross_to_slv~112_combout  = (\cross_to_slv~77_combout  & ((\mst_to_cross[0].addr[11]~input_o ))) # (!\cross_to_slv~77_combout  & (\mst_to_cross[1].addr[11]~input_o ))

	.dataa(\mst_to_cross[1].addr[11]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[0].addr[11]~input_o ),
	.datad(\cross_to_slv~77_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~112_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~112 .lut_mask = 16'hF0AA;
defparam \cross_to_slv~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y73_N15
dffeas \cross_to_slv[0].addr[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].addr[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].addr[11]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].addr[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y55_N26
cycloneiv_lcell_comb \cross_to_slv~113 (
// Equation(s):
// \cross_to_slv~113_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].addr[12]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].addr[12]~input_o )))

	.dataa(\mst_to_cross[0].addr[12]~input_o ),
	.datab(\mst_to_cross[1].addr[12]~input_o ),
	.datac(\cross_to_slv~67_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cross_to_slv~113_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~113 .lut_mask = 16'hACAC;
defparam \cross_to_slv~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y55_N27
dffeas \cross_to_slv[0].addr[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].addr[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].addr[12]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].addr[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y87_N4
cycloneiv_lcell_comb \cross_to_slv~114 (
// Equation(s):
// \cross_to_slv~114_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].addr[13]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].addr[13]~input_o )))

	.dataa(\mst_to_cross[0].addr[13]~input_o ),
	.datab(\mst_to_cross[1].addr[13]~input_o ),
	.datac(gnd),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~114_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~114 .lut_mask = 16'hAACC;
defparam \cross_to_slv~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y87_N5
dffeas \cross_to_slv[0].addr[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~114_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].addr[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].addr[13]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].addr[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y87_N8
cycloneiv_lcell_comb \cross_to_slv~115 (
// Equation(s):
// \cross_to_slv~115_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].addr[14]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].addr[14]~input_o )))

	.dataa(gnd),
	.datab(\mst_to_cross[0].addr[14]~input_o ),
	.datac(\mst_to_cross[1].addr[14]~input_o ),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~115_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~115 .lut_mask = 16'hCCF0;
defparam \cross_to_slv~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y87_N9
dffeas \cross_to_slv[0].addr[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].addr[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].addr[14]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].addr[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y87_N26
cycloneiv_lcell_comb \cross_to_slv~116 (
// Equation(s):
// \cross_to_slv~116_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].addr[15]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].addr[15]~input_o )))

	.dataa(\mst_to_cross[0].addr[15]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[1].addr[15]~input_o ),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~116_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~116 .lut_mask = 16'hAAF0;
defparam \cross_to_slv~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y87_N27
dffeas \cross_to_slv[0].addr[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].addr[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].addr[15]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].addr[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y87_N10
cycloneiv_lcell_comb \cross_to_slv~117 (
// Equation(s):
// \cross_to_slv~117_combout  = (\cross_to_slv~67_combout  & ((\mst_to_cross[0].addr[16]~input_o ))) # (!\cross_to_slv~67_combout  & (\mst_to_cross[1].addr[16]~input_o ))

	.dataa(\mst_to_cross[1].addr[16]~input_o ),
	.datab(\mst_to_cross[0].addr[16]~input_o ),
	.datac(gnd),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~117_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~117 .lut_mask = 16'hCCAA;
defparam \cross_to_slv~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y87_N11
dffeas \cross_to_slv[0].addr[16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].addr[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].addr[16]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].addr[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y87_N12
cycloneiv_lcell_comb \cross_to_slv~118 (
// Equation(s):
// \cross_to_slv~118_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].addr[17]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].addr[17]~input_o )))

	.dataa(\mst_to_cross[0].addr[17]~input_o ),
	.datab(\mst_to_cross[1].addr[17]~input_o ),
	.datac(gnd),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~118_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~118 .lut_mask = 16'hAACC;
defparam \cross_to_slv~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y87_N13
dffeas \cross_to_slv[0].addr[17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].addr[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].addr[17]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].addr[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y69_N8
cycloneiv_lcell_comb \cross_to_slv~119 (
// Equation(s):
// \cross_to_slv~119_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].addr[18]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].addr[18]~input_o )))

	.dataa(gnd),
	.datab(\mst_to_cross[0].addr[18]~input_o ),
	.datac(\mst_to_cross[1].addr[18]~input_o ),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~119_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~119 .lut_mask = 16'hCCF0;
defparam \cross_to_slv~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y69_N9
dffeas \cross_to_slv[0].addr[18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~119_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].addr[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].addr[18]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].addr[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y55_N8
cycloneiv_lcell_comb \cross_to_slv~120 (
// Equation(s):
// \cross_to_slv~120_combout  = (\cross_to_slv~67_combout  & ((\mst_to_cross[0].addr[19]~input_o ))) # (!\cross_to_slv~67_combout  & (\mst_to_cross[1].addr[19]~input_o ))

	.dataa(\cross_to_slv~67_combout ),
	.datab(gnd),
	.datac(\mst_to_cross[1].addr[19]~input_o ),
	.datad(\mst_to_cross[0].addr[19]~input_o ),
	.cin(gnd),
	.combout(\cross_to_slv~120_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~120 .lut_mask = 16'hFA50;
defparam \cross_to_slv~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y55_N9
dffeas \cross_to_slv[0].addr[19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~120_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].addr[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].addr[19]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].addr[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N22
cycloneiv_lcell_comb \cross_to_slv~121 (
// Equation(s):
// \cross_to_slv~121_combout  = (\cross_to_slv~67_combout  & ((\mst_to_cross[0].addr[20]~input_o ))) # (!\cross_to_slv~67_combout  & (\mst_to_cross[1].addr[20]~input_o ))

	.dataa(\mst_to_cross[1].addr[20]~input_o ),
	.datab(gnd),
	.datac(\cross_to_slv~67_combout ),
	.datad(\mst_to_cross[0].addr[20]~input_o ),
	.cin(gnd),
	.combout(\cross_to_slv~121_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~121 .lut_mask = 16'hFA0A;
defparam \cross_to_slv~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y55_N23
dffeas \cross_to_slv[0].addr[20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~121_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].addr[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].addr[20]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].addr[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y78_N20
cycloneiv_lcell_comb \cross_to_slv~122 (
// Equation(s):
// \cross_to_slv~122_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].addr[21]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].addr[21]~input_o )))

	.dataa(gnd),
	.datab(\mst_to_cross[0].addr[21]~input_o ),
	.datac(\mst_to_cross[1].addr[21]~input_o ),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~122_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~122 .lut_mask = 16'hCCF0;
defparam \cross_to_slv~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y78_N21
dffeas \cross_to_slv[0].addr[21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~122_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].addr[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].addr[21]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].addr[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y87_N12
cycloneiv_lcell_comb \cross_to_slv~123 (
// Equation(s):
// \cross_to_slv~123_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].addr[22]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].addr[22]~input_o )))

	.dataa(gnd),
	.datab(\mst_to_cross[0].addr[22]~input_o ),
	.datac(\mst_to_cross[1].addr[22]~input_o ),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~123_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~123 .lut_mask = 16'hCCF0;
defparam \cross_to_slv~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y87_N13
dffeas \cross_to_slv[0].addr[22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~123_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].addr[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].addr[22]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].addr[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y73_N12
cycloneiv_lcell_comb \cross_to_slv~124 (
// Equation(s):
// \cross_to_slv~124_combout  = (\cross_to_slv~77_combout  & ((\mst_to_cross[0].addr[23]~input_o ))) # (!\cross_to_slv~77_combout  & (\mst_to_cross[1].addr[23]~input_o ))

	.dataa(\mst_to_cross[1].addr[23]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[0].addr[23]~input_o ),
	.datad(\cross_to_slv~77_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~124_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~124 .lut_mask = 16'hF0AA;
defparam \cross_to_slv~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y73_N13
dffeas \cross_to_slv[0].addr[23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~124_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].addr[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].addr[23]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].addr[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y69_N26
cycloneiv_lcell_comb \cross_to_slv~125 (
// Equation(s):
// \cross_to_slv~125_combout  = (\cross_to_slv~67_combout  & ((\mst_to_cross[0].addr[24]~input_o ))) # (!\cross_to_slv~67_combout  & (\mst_to_cross[1].addr[24]~input_o ))

	.dataa(\mst_to_cross[1].addr[24]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[0].addr[24]~input_o ),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~125_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~125 .lut_mask = 16'hF0AA;
defparam \cross_to_slv~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y69_N27
dffeas \cross_to_slv[0].addr[24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].addr[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].addr[24]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].addr[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y87_N22
cycloneiv_lcell_comb \cross_to_slv~126 (
// Equation(s):
// \cross_to_slv~126_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].addr[25]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].addr[25]~input_o )))

	.dataa(gnd),
	.datab(\mst_to_cross[0].addr[25]~input_o ),
	.datac(\mst_to_cross[1].addr[25]~input_o ),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~126_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~126 .lut_mask = 16'hCCF0;
defparam \cross_to_slv~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y87_N23
dffeas \cross_to_slv[0].addr[25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~126_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].addr[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].addr[25]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].addr[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N26
cycloneiv_lcell_comb \cross_to_slv~127 (
// Equation(s):
// \cross_to_slv~127_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].addr[26]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].addr[26]~input_o )))

	.dataa(\mst_to_cross[0].addr[26]~input_o ),
	.datab(\mst_to_cross[1].addr[26]~input_o ),
	.datac(\cross_to_slv~67_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cross_to_slv~127_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~127 .lut_mask = 16'hACAC;
defparam \cross_to_slv~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y69_N27
dffeas \cross_to_slv[0].addr[26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~127_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].addr[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].addr[26]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].addr[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y69_N4
cycloneiv_lcell_comb \cross_to_slv~128 (
// Equation(s):
// \cross_to_slv~128_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].addr[27]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].addr[27]~input_o )))

	.dataa(gnd),
	.datab(\mst_to_cross[0].addr[27]~input_o ),
	.datac(\mst_to_cross[1].addr[27]~input_o ),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~128_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~128 .lut_mask = 16'hCCF0;
defparam \cross_to_slv~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y69_N5
dffeas \cross_to_slv[0].addr[27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].addr[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].addr[27]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].addr[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N28
cycloneiv_lcell_comb \cross_to_slv~129 (
// Equation(s):
// \cross_to_slv~129_combout  = (\cross_to_slv~67_combout  & ((\mst_to_cross[0].addr[28]~input_o ))) # (!\cross_to_slv~67_combout  & (\mst_to_cross[1].addr[28]~input_o ))

	.dataa(\mst_to_cross[1].addr[28]~input_o ),
	.datab(\mst_to_cross[0].addr[28]~input_o ),
	.datac(\cross_to_slv~67_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cross_to_slv~129_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~129 .lut_mask = 16'hCACA;
defparam \cross_to_slv~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y69_N29
dffeas \cross_to_slv[0].addr[28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~129_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].addr[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].addr[28]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].addr[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y78_N22
cycloneiv_lcell_comb \cross_to_slv~130 (
// Equation(s):
// \cross_to_slv~130_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].addr[29]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].addr[29]~input_o )))

	.dataa(\mst_to_cross[0].addr[29]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[1].addr[29]~input_o ),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~130_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~130 .lut_mask = 16'hAAF0;
defparam \cross_to_slv~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y78_N23
dffeas \cross_to_slv[0].addr[29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~130_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].addr[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].addr[29]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].addr[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y57_N10
cycloneiv_lcell_comb \cross_to_slv~131 (
// Equation(s):
// \cross_to_slv~131_combout  = (\cross_to_slv~67_combout  & (\mst_to_cross[0].addr[30]~input_o )) # (!\cross_to_slv~67_combout  & ((\mst_to_cross[1].addr[30]~input_o )))

	.dataa(\mst_to_cross[0].addr[30]~input_o ),
	.datab(\mst_to_cross[1].addr[30]~input_o ),
	.datac(gnd),
	.datad(\cross_to_slv~67_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~131_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~131 .lut_mask = 16'hAACC;
defparam \cross_to_slv~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y57_N11
dffeas \cross_to_slv[0].addr[30]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~131_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].addr[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].addr[30]~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].addr[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N22
cycloneiv_lcell_comb \cross_to_slv~132 (
// Equation(s):
// \cross_to_slv~132_combout  = (\cross_to_slv~67_combout  & ((\mst_to_cross[0].cmd~input_o ))) # (!\cross_to_slv~67_combout  & (\mst_to_cross[1].cmd~input_o ))

	.dataa(\mst_to_cross[1].cmd~input_o ),
	.datab(gnd),
	.datac(\cross_to_slv~67_combout ),
	.datad(\mst_to_cross[0].cmd~input_o ),
	.cin(gnd),
	.combout(\cross_to_slv~132_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~132 .lut_mask = 16'hFA0A;
defparam \cross_to_slv~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y69_N23
dffeas \cross_to_slv[0].cmd~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].cmd~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].cmd~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].cmd~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y55_N10
cycloneiv_lcell_comb \cross_to_slv~133 (
// Equation(s):
// \cross_to_slv~133_combout  = (\cross_to_slv~77_combout  & (\mst_to_cross[0].req~input_o )) # (!\cross_to_slv~77_combout  & ((\mst_to_cross[1].req~input_o )))

	.dataa(\mst_to_cross[0].req~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[1].req~input_o ),
	.datad(\cross_to_slv~77_combout ),
	.cin(gnd),
	.combout(\cross_to_slv~133_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~133 .lut_mask = 16'hAAF0;
defparam \cross_to_slv~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y55_N11
dffeas \cross_to_slv[0].req~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cross_to_slv~133_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv[0].data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cross_to_slv[0].req~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cross_to_slv[0].req~reg0 .is_wysiwyg = "true";
defparam \cross_to_slv[0].req~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y31_N8
cycloneiv_io_ibuf \rd_to_cross[1].data[0]~input (
	.i(\rd_to_cross[1].data [0]),
	.ibar(gnd),
	.o(\rd_to_cross[1].data[0]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].data[0]~input .bus_hold = "false";
defparam \rd_to_cross[1].data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y43_N8
cycloneiv_io_ibuf \rd_to_cross[0].data[0]~input (
	.i(\rd_to_cross[0].data [0]),
	.ibar(gnd),
	.o(\rd_to_cross[0].data[0]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].data[0]~input .bus_hold = "false";
defparam \rd_to_cross[0].data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y51_N28
cycloneiv_lcell_comb \rd_to_mst~0 (
// Equation(s):
// \rd_to_mst~0_combout  = (\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[1].data[0]~input_o )) # (!\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[0].data[0]~input_o )))

	.dataa(gnd),
	.datab(\rd_to_cross[1].data[0]~input_o ),
	.datac(\mst_to_cross[1].addr[31]~input_o ),
	.datad(\rd_to_cross[0].data[0]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~0_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~0 .lut_mask = 16'hCFC0;
defparam \rd_to_mst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y55_N14
cycloneiv_lcell_comb \cross_to_slv~134 (
// Equation(s):
// \cross_to_slv~134_combout  = (\mst_to_cross[1].addr[31]~input_o  $ (\mst_to_cross[0].addr[31]~input_o )) # (!\mx0~reg0_q )

	.dataa(\mst_to_cross[1].addr[31]~input_o ),
	.datab(\mst_to_cross[0].addr[31]~input_o ),
	.datac(gnd),
	.datad(\mx0~reg0_q ),
	.cin(gnd),
	.combout(\cross_to_slv~134_combout ),
	.cout());
// synopsys translate_off
defparam \cross_to_slv~134 .lut_mask = 16'h66FF;
defparam \cross_to_slv~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y51_N29
dffeas \rd_to_mst[1].data[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].data[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].data[0]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].data[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y21_N8
cycloneiv_io_ibuf \rd_to_cross[1].data[1]~input (
	.i(\rd_to_cross[1].data [1]),
	.ibar(gnd),
	.o(\rd_to_cross[1].data[1]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].data[1]~input .bus_hold = "false";
defparam \rd_to_cross[1].data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y31_N1
cycloneiv_io_ibuf \rd_to_cross[0].data[1]~input (
	.i(\rd_to_cross[0].data [1]),
	.ibar(gnd),
	.o(\rd_to_cross[0].data[1]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].data[1]~input .bus_hold = "false";
defparam \rd_to_cross[0].data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y51_N18
cycloneiv_lcell_comb \rd_to_mst~1 (
// Equation(s):
// \rd_to_mst~1_combout  = (\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[1].data[1]~input_o )) # (!\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[0].data[1]~input_o )))

	.dataa(gnd),
	.datab(\rd_to_cross[1].data[1]~input_o ),
	.datac(\mst_to_cross[1].addr[31]~input_o ),
	.datad(\rd_to_cross[0].data[1]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~1_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~1 .lut_mask = 16'hCFC0;
defparam \rd_to_mst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y51_N19
dffeas \rd_to_mst[1].data[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].data[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].data[1]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].data[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N8
cycloneiv_io_ibuf \rd_to_cross[1].data[2]~input (
	.i(\rd_to_cross[1].data [2]),
	.ibar(gnd),
	.o(\rd_to_cross[1].data[2]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].data[2]~input .bus_hold = "false";
defparam \rd_to_cross[1].data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y19_N8
cycloneiv_io_ibuf \rd_to_cross[0].data[2]~input (
	.i(\rd_to_cross[0].data [2]),
	.ibar(gnd),
	.o(\rd_to_cross[0].data[2]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].data[2]~input .bus_hold = "false";
defparam \rd_to_cross[0].data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y51_N4
cycloneiv_lcell_comb \rd_to_mst~2 (
// Equation(s):
// \rd_to_mst~2_combout  = (\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[1].data[2]~input_o )) # (!\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[0].data[2]~input_o )))

	.dataa(\mst_to_cross[1].addr[31]~input_o ),
	.datab(gnd),
	.datac(\rd_to_cross[1].data[2]~input_o ),
	.datad(\rd_to_cross[0].data[2]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~2_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~2 .lut_mask = 16'hF5A0;
defparam \rd_to_mst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y51_N5
dffeas \rd_to_mst[1].data[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].data[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].data[2]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].data[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X108_Y0_N1
cycloneiv_io_ibuf \rd_to_cross[0].data[3]~input (
	.i(\rd_to_cross[0].data [3]),
	.ibar(gnd),
	.o(\rd_to_cross[0].data[3]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].data[3]~input .bus_hold = "false";
defparam \rd_to_cross[0].data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y39_N1
cycloneiv_io_ibuf \rd_to_cross[1].data[3]~input (
	.i(\rd_to_cross[1].data [3]),
	.ibar(gnd),
	.o(\rd_to_cross[1].data[3]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].data[3]~input .bus_hold = "false";
defparam \rd_to_cross[1].data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y51_N14
cycloneiv_lcell_comb \rd_to_mst~3 (
// Equation(s):
// \rd_to_mst~3_combout  = (\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[1].data[3]~input_o ))) # (!\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[0].data[3]~input_o ))

	.dataa(gnd),
	.datab(\rd_to_cross[0].data[3]~input_o ),
	.datac(\mst_to_cross[1].addr[31]~input_o ),
	.datad(\rd_to_cross[1].data[3]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~3_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~3 .lut_mask = 16'hFC0C;
defparam \rd_to_mst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y51_N15
dffeas \rd_to_mst[1].data[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].data[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].data[3]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].data[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N8
cycloneiv_io_ibuf \rd_to_cross[0].data[4]~input (
	.i(\rd_to_cross[0].data [4]),
	.ibar(gnd),
	.o(\rd_to_cross[0].data[4]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].data[4]~input .bus_hold = "false";
defparam \rd_to_cross[0].data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y51_N1
cycloneiv_io_ibuf \rd_to_cross[1].data[4]~input (
	.i(\rd_to_cross[1].data [4]),
	.ibar(gnd),
	.o(\rd_to_cross[1].data[4]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].data[4]~input .bus_hold = "false";
defparam \rd_to_cross[1].data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y51_N0
cycloneiv_lcell_comb \rd_to_mst~4 (
// Equation(s):
// \rd_to_mst~4_combout  = (\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[1].data[4]~input_o ))) # (!\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[0].data[4]~input_o ))

	.dataa(\rd_to_cross[0].data[4]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[1].addr[31]~input_o ),
	.datad(\rd_to_cross[1].data[4]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~4_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~4 .lut_mask = 16'hFA0A;
defparam \rd_to_mst~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y51_N1
dffeas \rd_to_mst[1].data[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].data[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].data[4]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].data[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N1
cycloneiv_io_ibuf \rd_to_cross[1].data[5]~input (
	.i(\rd_to_cross[1].data [5]),
	.ibar(gnd),
	.o(\rd_to_cross[1].data[5]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].data[5]~input .bus_hold = "false";
defparam \rd_to_cross[1].data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y19_N1
cycloneiv_io_ibuf \rd_to_cross[0].data[5]~input (
	.i(\rd_to_cross[0].data [5]),
	.ibar(gnd),
	.o(\rd_to_cross[0].data[5]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].data[5]~input .bus_hold = "false";
defparam \rd_to_cross[0].data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y51_N26
cycloneiv_lcell_comb \rd_to_mst~5 (
// Equation(s):
// \rd_to_mst~5_combout  = (\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[1].data[5]~input_o )) # (!\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[0].data[5]~input_o )))

	.dataa(\mst_to_cross[1].addr[31]~input_o ),
	.datab(\rd_to_cross[1].data[5]~input_o ),
	.datac(gnd),
	.datad(\rd_to_cross[0].data[5]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~5_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~5 .lut_mask = 16'hDD88;
defparam \rd_to_mst~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y51_N27
dffeas \rd_to_mst[1].data[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].data[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].data[5]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].data[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y0_N22
cycloneiv_io_ibuf \rd_to_cross[0].data[6]~input (
	.i(\rd_to_cross[0].data [6]),
	.ibar(gnd),
	.o(\rd_to_cross[0].data[6]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].data[6]~input .bus_hold = "false";
defparam \rd_to_cross[0].data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N15
cycloneiv_io_ibuf \rd_to_cross[1].data[6]~input (
	.i(\rd_to_cross[1].data [6]),
	.ibar(gnd),
	.o(\rd_to_cross[1].data[6]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].data[6]~input .bus_hold = "false";
defparam \rd_to_cross[1].data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y51_N22
cycloneiv_lcell_comb \rd_to_mst~6 (
// Equation(s):
// \rd_to_mst~6_combout  = (\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[1].data[6]~input_o ))) # (!\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[0].data[6]~input_o ))

	.dataa(\rd_to_cross[0].data[6]~input_o ),
	.datab(\mst_to_cross[1].addr[31]~input_o ),
	.datac(gnd),
	.datad(\rd_to_cross[1].data[6]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~6_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~6 .lut_mask = 16'hEE22;
defparam \rd_to_mst~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y51_N20
cycloneiv_lcell_comb \rd_to_mst[1].data[6]~reg0feeder (
// Equation(s):
// \rd_to_mst[1].data[6]~reg0feeder_combout  = \rd_to_mst~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_to_mst~6_combout ),
	.cin(gnd),
	.combout(\rd_to_mst[1].data[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst[1].data[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_to_mst[1].data[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y51_N21
dffeas \rd_to_mst[1].data[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst[1].data[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].data[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].data[6]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].data[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y17_N8
cycloneiv_io_ibuf \rd_to_cross[1].data[7]~input (
	.i(\rd_to_cross[1].data [7]),
	.ibar(gnd),
	.o(\rd_to_cross[1].data[7]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].data[7]~input .bus_hold = "false";
defparam \rd_to_cross[1].data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y28_N1
cycloneiv_io_ibuf \rd_to_cross[0].data[7]~input (
	.i(\rd_to_cross[0].data [7]),
	.ibar(gnd),
	.o(\rd_to_cross[0].data[7]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].data[7]~input .bus_hold = "false";
defparam \rd_to_cross[0].data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y51_N12
cycloneiv_lcell_comb \rd_to_mst~7 (
// Equation(s):
// \rd_to_mst~7_combout  = (\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[1].data[7]~input_o )) # (!\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[0].data[7]~input_o )))

	.dataa(gnd),
	.datab(\rd_to_cross[1].data[7]~input_o ),
	.datac(\mst_to_cross[1].addr[31]~input_o ),
	.datad(\rd_to_cross[0].data[7]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~7_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~7 .lut_mask = 16'hCFC0;
defparam \rd_to_mst~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y51_N13
dffeas \rd_to_mst[1].data[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].data[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].data[7]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].data[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N15
cycloneiv_io_ibuf \rd_to_cross[1].data[8]~input (
	.i(\rd_to_cross[1].data [8]),
	.ibar(gnd),
	.o(\rd_to_cross[1].data[8]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].data[8]~input .bus_hold = "false";
defparam \rd_to_cross[1].data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N8
cycloneiv_io_ibuf \rd_to_cross[0].data[8]~input (
	.i(\rd_to_cross[0].data [8]),
	.ibar(gnd),
	.o(\rd_to_cross[0].data[8]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].data[8]~input .bus_hold = "false";
defparam \rd_to_cross[0].data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N8
cycloneiv_lcell_comb \rd_to_mst~8 (
// Equation(s):
// \rd_to_mst~8_combout  = (\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[1].data[8]~input_o )) # (!\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[0].data[8]~input_o )))

	.dataa(\mst_to_cross[1].addr[31]~input_o ),
	.datab(gnd),
	.datac(\rd_to_cross[1].data[8]~input_o ),
	.datad(\rd_to_cross[0].data[8]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~8_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~8 .lut_mask = 16'hF5A0;
defparam \rd_to_mst~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y53_N9
dffeas \rd_to_mst[1].data[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].data[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].data[8]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].data[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N1
cycloneiv_io_ibuf \rd_to_cross[1].data[9]~input (
	.i(\rd_to_cross[1].data [9]),
	.ibar(gnd),
	.o(\rd_to_cross[1].data[9]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].data[9]~input .bus_hold = "false";
defparam \rd_to_cross[1].data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y0_N8
cycloneiv_io_ibuf \rd_to_cross[0].data[9]~input (
	.i(\rd_to_cross[0].data [9]),
	.ibar(gnd),
	.o(\rd_to_cross[0].data[9]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].data[9]~input .bus_hold = "false";
defparam \rd_to_cross[0].data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N30
cycloneiv_lcell_comb \rd_to_mst~9 (
// Equation(s):
// \rd_to_mst~9_combout  = (\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[1].data[9]~input_o )) # (!\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[0].data[9]~input_o )))

	.dataa(\mst_to_cross[1].addr[31]~input_o ),
	.datab(gnd),
	.datac(\rd_to_cross[1].data[9]~input_o ),
	.datad(\rd_to_cross[0].data[9]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~9_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~9 .lut_mask = 16'hF5A0;
defparam \rd_to_mst~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y53_N31
dffeas \rd_to_mst[1].data[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].data[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].data[9]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].data[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N1
cycloneiv_io_ibuf \rd_to_cross[1].data[10]~input (
	.i(\rd_to_cross[1].data [10]),
	.ibar(gnd),
	.o(\rd_to_cross[1].data[10]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].data[10]~input .bus_hold = "false";
defparam \rd_to_cross[1].data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X92_Y0_N15
cycloneiv_io_ibuf \rd_to_cross[0].data[10]~input (
	.i(\rd_to_cross[0].data [10]),
	.ibar(gnd),
	.o(\rd_to_cross[0].data[10]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].data[10]~input .bus_hold = "false";
defparam \rd_to_cross[0].data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N6
cycloneiv_lcell_comb \rd_to_mst~10 (
// Equation(s):
// \rd_to_mst~10_combout  = (\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[1].data[10]~input_o )) # (!\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[0].data[10]~input_o )))

	.dataa(\rd_to_cross[1].data[10]~input_o ),
	.datab(\rd_to_cross[0].data[10]~input_o ),
	.datac(gnd),
	.datad(\mst_to_cross[1].addr[31]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~10_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~10 .lut_mask = 16'hAACC;
defparam \rd_to_mst~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N0
cycloneiv_lcell_comb \rd_to_mst[1].data[10]~reg0feeder (
// Equation(s):
// \rd_to_mst[1].data[10]~reg0feeder_combout  = \rd_to_mst~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_to_mst~10_combout ),
	.cin(gnd),
	.combout(\rd_to_mst[1].data[10]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst[1].data[10]~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_to_mst[1].data[10]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y49_N1
dffeas \rd_to_mst[1].data[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst[1].data[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].data[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].data[10]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].data[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X77_Y0_N1
cycloneiv_io_ibuf \rd_to_cross[0].data[11]~input (
	.i(\rd_to_cross[0].data [11]),
	.ibar(gnd),
	.o(\rd_to_cross[0].data[11]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].data[11]~input .bus_hold = "false";
defparam \rd_to_cross[0].data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y53_N8
cycloneiv_io_ibuf \rd_to_cross[1].data[11]~input (
	.i(\rd_to_cross[1].data [11]),
	.ibar(gnd),
	.o(\rd_to_cross[1].data[11]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].data[11]~input .bus_hold = "false";
defparam \rd_to_cross[1].data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N12
cycloneiv_lcell_comb \rd_to_mst~11 (
// Equation(s):
// \rd_to_mst~11_combout  = (\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[1].data[11]~input_o ))) # (!\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[0].data[11]~input_o ))

	.dataa(\mst_to_cross[1].addr[31]~input_o ),
	.datab(gnd),
	.datac(\rd_to_cross[0].data[11]~input_o ),
	.datad(\rd_to_cross[1].data[11]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~11_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~11 .lut_mask = 16'hFA50;
defparam \rd_to_mst~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y53_N13
dffeas \rd_to_mst[1].data[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].data[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].data[11]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].data[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N1
cycloneiv_io_ibuf \rd_to_cross[0].data[12]~input (
	.i(\rd_to_cross[0].data [12]),
	.ibar(gnd),
	.o(\rd_to_cross[0].data[12]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].data[12]~input .bus_hold = "false";
defparam \rd_to_cross[0].data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N8
cycloneiv_io_ibuf \rd_to_cross[1].data[12]~input (
	.i(\rd_to_cross[1].data [12]),
	.ibar(gnd),
	.o(\rd_to_cross[1].data[12]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].data[12]~input .bus_hold = "false";
defparam \rd_to_cross[1].data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N2
cycloneiv_lcell_comb \rd_to_mst~12 (
// Equation(s):
// \rd_to_mst~12_combout  = (\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[1].data[12]~input_o ))) # (!\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[0].data[12]~input_o ))

	.dataa(\mst_to_cross[1].addr[31]~input_o ),
	.datab(gnd),
	.datac(\rd_to_cross[0].data[12]~input_o ),
	.datad(\rd_to_cross[1].data[12]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~12_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~12 .lut_mask = 16'hFA50;
defparam \rd_to_mst~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y53_N3
dffeas \rd_to_mst[1].data[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].data[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].data[12]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].data[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N8
cycloneiv_io_ibuf \rd_to_cross[0].data[13]~input (
	.i(\rd_to_cross[0].data [13]),
	.ibar(gnd),
	.o(\rd_to_cross[0].data[13]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].data[13]~input .bus_hold = "false";
defparam \rd_to_cross[0].data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N8
cycloneiv_io_ibuf \rd_to_cross[1].data[13]~input (
	.i(\rd_to_cross[1].data [13]),
	.ibar(gnd),
	.o(\rd_to_cross[1].data[13]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].data[13]~input .bus_hold = "false";
defparam \rd_to_cross[1].data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N24
cycloneiv_lcell_comb \rd_to_mst~13 (
// Equation(s):
// \rd_to_mst~13_combout  = (\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[1].data[13]~input_o ))) # (!\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[0].data[13]~input_o ))

	.dataa(\mst_to_cross[1].addr[31]~input_o ),
	.datab(gnd),
	.datac(\rd_to_cross[0].data[13]~input_o ),
	.datad(\rd_to_cross[1].data[13]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~13_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~13 .lut_mask = 16'hFA50;
defparam \rd_to_mst~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y53_N25
dffeas \rd_to_mst[1].data[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].data[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].data[13]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].data[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X106_Y0_N1
cycloneiv_io_ibuf \rd_to_cross[1].data[14]~input (
	.i(\rd_to_cross[1].data [14]),
	.ibar(gnd),
	.o(\rd_to_cross[1].data[14]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].data[14]~input .bus_hold = "false";
defparam \rd_to_cross[1].data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N15
cycloneiv_io_ibuf \rd_to_cross[0].data[14]~input (
	.i(\rd_to_cross[0].data [14]),
	.ibar(gnd),
	.o(\rd_to_cross[0].data[14]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].data[14]~input .bus_hold = "false";
defparam \rd_to_cross[0].data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N10
cycloneiv_lcell_comb \rd_to_mst~14 (
// Equation(s):
// \rd_to_mst~14_combout  = (\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[1].data[14]~input_o )) # (!\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[0].data[14]~input_o )))

	.dataa(\mst_to_cross[1].addr[31]~input_o ),
	.datab(gnd),
	.datac(\rd_to_cross[1].data[14]~input_o ),
	.datad(\rd_to_cross[0].data[14]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~14_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~14 .lut_mask = 16'hF5A0;
defparam \rd_to_mst~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y53_N11
dffeas \rd_to_mst[1].data[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].data[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].data[14]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].data[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X77_Y0_N22
cycloneiv_io_ibuf \rd_to_cross[1].data[15]~input (
	.i(\rd_to_cross[1].data [15]),
	.ibar(gnd),
	.o(\rd_to_cross[1].data[15]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].data[15]~input .bus_hold = "false";
defparam \rd_to_cross[1].data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X108_Y0_N8
cycloneiv_io_ibuf \rd_to_cross[0].data[15]~input (
	.i(\rd_to_cross[0].data [15]),
	.ibar(gnd),
	.o(\rd_to_cross[0].data[15]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].data[15]~input .bus_hold = "false";
defparam \rd_to_cross[0].data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N20
cycloneiv_lcell_comb \rd_to_mst~15 (
// Equation(s):
// \rd_to_mst~15_combout  = (\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[1].data[15]~input_o )) # (!\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[0].data[15]~input_o )))

	.dataa(\mst_to_cross[1].addr[31]~input_o ),
	.datab(gnd),
	.datac(\rd_to_cross[1].data[15]~input_o ),
	.datad(\rd_to_cross[0].data[15]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~15_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~15 .lut_mask = 16'hF5A0;
defparam \rd_to_mst~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y53_N21
dffeas \rd_to_mst[1].data[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].data[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].data[15]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].data[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X95_Y0_N1
cycloneiv_io_ibuf \rd_to_cross[0].data[16]~input (
	.i(\rd_to_cross[0].data [16]),
	.ibar(gnd),
	.o(\rd_to_cross[0].data[16]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].data[16]~input .bus_hold = "false";
defparam \rd_to_cross[0].data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y26_N8
cycloneiv_io_ibuf \rd_to_cross[1].data[16]~input (
	.i(\rd_to_cross[1].data [16]),
	.ibar(gnd),
	.o(\rd_to_cross[1].data[16]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].data[16]~input .bus_hold = "false";
defparam \rd_to_cross[1].data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X88_Y46_N0
cycloneiv_lcell_comb \rd_to_mst~16 (
// Equation(s):
// \rd_to_mst~16_combout  = (\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[1].data[16]~input_o ))) # (!\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[0].data[16]~input_o ))

	.dataa(\rd_to_cross[0].data[16]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[1].addr[31]~input_o ),
	.datad(\rd_to_cross[1].data[16]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~16_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~16 .lut_mask = 16'hFA0A;
defparam \rd_to_mst~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y53_N8
cycloneiv_lcell_comb \rd_to_mst[1].data[16]~reg0feeder (
// Equation(s):
// \rd_to_mst[1].data[16]~reg0feeder_combout  = \rd_to_mst~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_to_mst~16_combout ),
	.cin(gnd),
	.combout(\rd_to_mst[1].data[16]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst[1].data[16]~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_to_mst[1].data[16]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y53_N9
dffeas \rd_to_mst[1].data[16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst[1].data[16]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].data[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].data[16]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].data[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N1
cycloneiv_io_ibuf \rd_to_cross[0].data[17]~input (
	.i(\rd_to_cross[0].data [17]),
	.ibar(gnd),
	.o(\rd_to_cross[0].data[17]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].data[17]~input .bus_hold = "false";
defparam \rd_to_cross[0].data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y49_N8
cycloneiv_io_ibuf \rd_to_cross[1].data[17]~input (
	.i(\rd_to_cross[1].data [17]),
	.ibar(gnd),
	.o(\rd_to_cross[1].data[17]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].data[17]~input .bus_hold = "false";
defparam \rd_to_cross[1].data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N20
cycloneiv_lcell_comb \rd_to_mst~17 (
// Equation(s):
// \rd_to_mst~17_combout  = (\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[1].data[17]~input_o ))) # (!\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[0].data[17]~input_o ))

	.dataa(\mst_to_cross[1].addr[31]~input_o ),
	.datab(gnd),
	.datac(\rd_to_cross[0].data[17]~input_o ),
	.datad(\rd_to_cross[1].data[17]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~17_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~17 .lut_mask = 16'hFA50;
defparam \rd_to_mst~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y49_N12
cycloneiv_lcell_comb \rd_to_mst[1].data[17]~reg0feeder (
// Equation(s):
// \rd_to_mst[1].data[17]~reg0feeder_combout  = \rd_to_mst~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_to_mst~17_combout ),
	.cin(gnd),
	.combout(\rd_to_mst[1].data[17]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst[1].data[17]~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_to_mst[1].data[17]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y49_N13
dffeas \rd_to_mst[1].data[17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst[1].data[17]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].data[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].data[17]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].data[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y6_N8
cycloneiv_io_ibuf \rd_to_cross[0].data[18]~input (
	.i(\rd_to_cross[0].data [18]),
	.ibar(gnd),
	.o(\rd_to_cross[0].data[18]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].data[18]~input .bus_hold = "false";
defparam \rd_to_cross[0].data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y29_N1
cycloneiv_io_ibuf \rd_to_cross[1].data[18]~input (
	.i(\rd_to_cross[1].data [18]),
	.ibar(gnd),
	.o(\rd_to_cross[1].data[18]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].data[18]~input .bus_hold = "false";
defparam \rd_to_cross[1].data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X86_Y49_N24
cycloneiv_lcell_comb \rd_to_mst~18 (
// Equation(s):
// \rd_to_mst~18_combout  = (\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[1].data[18]~input_o ))) # (!\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[0].data[18]~input_o ))

	.dataa(gnd),
	.datab(\rd_to_cross[0].data[18]~input_o ),
	.datac(\mst_to_cross[1].addr[31]~input_o ),
	.datad(\rd_to_cross[1].data[18]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~18_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~18 .lut_mask = 16'hFC0C;
defparam \rd_to_mst~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y51_N23
dffeas \rd_to_mst[1].data[18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rd_to_mst~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].data[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].data[18]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].data[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X92_Y0_N22
cycloneiv_io_ibuf \rd_to_cross[1].data[19]~input (
	.i(\rd_to_cross[1].data [19]),
	.ibar(gnd),
	.o(\rd_to_cross[1].data[19]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].data[19]~input .bus_hold = "false";
defparam \rd_to_cross[1].data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y0_N1
cycloneiv_io_ibuf \rd_to_cross[0].data[19]~input (
	.i(\rd_to_cross[0].data [19]),
	.ibar(gnd),
	.o(\rd_to_cross[0].data[19]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].data[19]~input .bus_hold = "false";
defparam \rd_to_cross[0].data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X88_Y46_N14
cycloneiv_lcell_comb \rd_to_mst~19 (
// Equation(s):
// \rd_to_mst~19_combout  = (\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[1].data[19]~input_o )) # (!\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[0].data[19]~input_o )))

	.dataa(\rd_to_cross[1].data[19]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[1].addr[31]~input_o ),
	.datad(\rd_to_cross[0].data[19]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~19_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~19 .lut_mask = 16'hAFA0;
defparam \rd_to_mst~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y51_N26
cycloneiv_lcell_comb \rd_to_mst[1].data[19]~reg0feeder (
// Equation(s):
// \rd_to_mst[1].data[19]~reg0feeder_combout  = \rd_to_mst~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_to_mst~19_combout ),
	.cin(gnd),
	.combout(\rd_to_mst[1].data[19]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst[1].data[19]~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_to_mst[1].data[19]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y51_N27
dffeas \rd_to_mst[1].data[19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst[1].data[19]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].data[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].data[19]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].data[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X95_Y0_N8
cycloneiv_io_ibuf \rd_to_cross[1].data[20]~input (
	.i(\rd_to_cross[1].data [20]),
	.ibar(gnd),
	.o(\rd_to_cross[1].data[20]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].data[20]~input .bus_hold = "false";
defparam \rd_to_cross[1].data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X95_Y0_N15
cycloneiv_io_ibuf \rd_to_cross[0].data[20]~input (
	.i(\rd_to_cross[0].data [20]),
	.ibar(gnd),
	.o(\rd_to_cross[0].data[20]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].data[20]~input .bus_hold = "false";
defparam \rd_to_cross[0].data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X88_Y46_N20
cycloneiv_lcell_comb \rd_to_mst~20 (
// Equation(s):
// \rd_to_mst~20_combout  = (\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[1].data[20]~input_o )) # (!\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[0].data[20]~input_o )))

	.dataa(gnd),
	.datab(\rd_to_cross[1].data[20]~input_o ),
	.datac(\mst_to_cross[1].addr[31]~input_o ),
	.datad(\rd_to_cross[0].data[20]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~20_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~20 .lut_mask = 16'hCFC0;
defparam \rd_to_mst~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y49_N19
dffeas \rd_to_mst[1].data[20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rd_to_mst~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].data[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].data[20]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].data[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X92_Y0_N8
cycloneiv_io_ibuf \rd_to_cross[0].data[21]~input (
	.i(\rd_to_cross[0].data [21]),
	.ibar(gnd),
	.o(\rd_to_cross[0].data[21]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].data[21]~input .bus_hold = "false";
defparam \rd_to_cross[0].data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y0_N8
cycloneiv_io_ibuf \rd_to_cross[1].data[21]~input (
	.i(\rd_to_cross[1].data [21]),
	.ibar(gnd),
	.o(\rd_to_cross[1].data[21]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].data[21]~input .bus_hold = "false";
defparam \rd_to_cross[1].data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X88_Y46_N22
cycloneiv_lcell_comb \rd_to_mst~21 (
// Equation(s):
// \rd_to_mst~21_combout  = (\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[1].data[21]~input_o ))) # (!\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[0].data[21]~input_o ))

	.dataa(\rd_to_cross[0].data[21]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[1].addr[31]~input_o ),
	.datad(\rd_to_cross[1].data[21]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~21_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~21 .lut_mask = 16'hFA0A;
defparam \rd_to_mst~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y53_N7
dffeas \rd_to_mst[1].data[21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rd_to_mst~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].data[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].data[21]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].data[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N1
cycloneiv_io_ibuf \rd_to_cross[0].data[22]~input (
	.i(\rd_to_cross[0].data [22]),
	.ibar(gnd),
	.o(\rd_to_cross[0].data[22]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].data[22]~input .bus_hold = "false";
defparam \rd_to_cross[0].data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y15_N8
cycloneiv_io_ibuf \rd_to_cross[1].data[22]~input (
	.i(\rd_to_cross[1].data [22]),
	.ibar(gnd),
	.o(\rd_to_cross[1].data[22]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].data[22]~input .bus_hold = "false";
defparam \rd_to_cross[1].data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N10
cycloneiv_lcell_comb \rd_to_mst~22 (
// Equation(s):
// \rd_to_mst~22_combout  = (\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[1].data[22]~input_o ))) # (!\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[0].data[22]~input_o ))

	.dataa(\mst_to_cross[1].addr[31]~input_o ),
	.datab(\rd_to_cross[0].data[22]~input_o ),
	.datac(gnd),
	.datad(\rd_to_cross[1].data[22]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~22_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~22 .lut_mask = 16'hEE44;
defparam \rd_to_mst~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y51_N9
dffeas \rd_to_mst[1].data[22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rd_to_mst~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].data[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].data[22]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].data[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X92_Y0_N1
cycloneiv_io_ibuf \rd_to_cross[0].data[23]~input (
	.i(\rd_to_cross[0].data [23]),
	.ibar(gnd),
	.o(\rd_to_cross[0].data[23]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].data[23]~input .bus_hold = "false";
defparam \rd_to_cross[0].data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N22
cycloneiv_io_ibuf \rd_to_cross[1].data[23]~input (
	.i(\rd_to_cross[1].data [23]),
	.ibar(gnd),
	.o(\rd_to_cross[1].data[23]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].data[23]~input .bus_hold = "false";
defparam \rd_to_cross[1].data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X88_Y46_N8
cycloneiv_lcell_comb \rd_to_mst~23 (
// Equation(s):
// \rd_to_mst~23_combout  = (\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[1].data[23]~input_o ))) # (!\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[0].data[23]~input_o ))

	.dataa(\mst_to_cross[1].addr[31]~input_o ),
	.datab(gnd),
	.datac(\rd_to_cross[0].data[23]~input_o ),
	.datad(\rd_to_cross[1].data[23]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~23_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~23 .lut_mask = 16'hFA50;
defparam \rd_to_mst~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N13
dffeas \rd_to_mst[1].data[23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rd_to_mst~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].data[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].data[23]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].data[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N15
cycloneiv_io_ibuf \rd_to_cross[0].data[24]~input (
	.i(\rd_to_cross[0].data [24]),
	.ibar(gnd),
	.o(\rd_to_cross[0].data[24]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].data[24]~input .bus_hold = "false";
defparam \rd_to_cross[0].data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cycloneiv_io_ibuf \rd_to_cross[1].data[24]~input (
	.i(\rd_to_cross[1].data [24]),
	.ibar(gnd),
	.o(\rd_to_cross[1].data[24]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].data[24]~input .bus_hold = "false";
defparam \rd_to_cross[1].data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N8
cycloneiv_lcell_comb \rd_to_mst~24 (
// Equation(s):
// \rd_to_mst~24_combout  = (\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[1].data[24]~input_o ))) # (!\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[0].data[24]~input_o ))

	.dataa(\rd_to_cross[0].data[24]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[1].addr[31]~input_o ),
	.datad(\rd_to_cross[1].data[24]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~24_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~24 .lut_mask = 16'hFA0A;
defparam \rd_to_mst~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y51_N17
dffeas \rd_to_mst[1].data[24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rd_to_mst~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].data[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].data[24]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].data[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N15
cycloneiv_io_ibuf \rd_to_cross[0].data[25]~input (
	.i(\rd_to_cross[0].data [25]),
	.ibar(gnd),
	.o(\rd_to_cross[0].data[25]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].data[25]~input .bus_hold = "false";
defparam \rd_to_cross[0].data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N1
cycloneiv_io_ibuf \rd_to_cross[1].data[25]~input (
	.i(\rd_to_cross[1].data [25]),
	.ibar(gnd),
	.o(\rd_to_cross[1].data[25]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].data[25]~input .bus_hold = "false";
defparam \rd_to_cross[1].data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N18
cycloneiv_lcell_comb \rd_to_mst~25 (
// Equation(s):
// \rd_to_mst~25_combout  = (\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[1].data[25]~input_o ))) # (!\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[0].data[25]~input_o ))

	.dataa(\rd_to_cross[0].data[25]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[1].addr[31]~input_o ),
	.datad(\rd_to_cross[1].data[25]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~25_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~25 .lut_mask = 16'hFA0A;
defparam \rd_to_mst~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y55_N24
cycloneiv_lcell_comb \rd_to_mst[1].data[25]~reg0feeder (
// Equation(s):
// \rd_to_mst[1].data[25]~reg0feeder_combout  = \rd_to_mst~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_to_mst~25_combout ),
	.cin(gnd),
	.combout(\rd_to_mst[1].data[25]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst[1].data[25]~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_to_mst[1].data[25]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y55_N25
dffeas \rd_to_mst[1].data[25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst[1].data[25]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].data[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].data[25]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].data[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N15
cycloneiv_io_ibuf \rd_to_cross[0].data[26]~input (
	.i(\rd_to_cross[0].data [26]),
	.ibar(gnd),
	.o(\rd_to_cross[0].data[26]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].data[26]~input .bus_hold = "false";
defparam \rd_to_cross[0].data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N22
cycloneiv_io_ibuf \rd_to_cross[1].data[26]~input (
	.i(\rd_to_cross[1].data [26]),
	.ibar(gnd),
	.o(\rd_to_cross[1].data[26]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].data[26]~input .bus_hold = "false";
defparam \rd_to_cross[1].data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N16
cycloneiv_lcell_comb \rd_to_mst~26 (
// Equation(s):
// \rd_to_mst~26_combout  = (\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[1].data[26]~input_o ))) # (!\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[0].data[26]~input_o ))

	.dataa(\mst_to_cross[1].addr[31]~input_o ),
	.datab(gnd),
	.datac(\rd_to_cross[0].data[26]~input_o ),
	.datad(\rd_to_cross[1].data[26]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~26_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~26 .lut_mask = 16'hFA50;
defparam \rd_to_mst~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y55_N31
dffeas \rd_to_mst[1].data[26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rd_to_mst~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].data[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].data[26]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].data[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cycloneiv_io_ibuf \rd_to_cross[1].data[27]~input (
	.i(\rd_to_cross[1].data [27]),
	.ibar(gnd),
	.o(\rd_to_cross[1].data[27]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].data[27]~input .bus_hold = "false";
defparam \rd_to_cross[1].data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N15
cycloneiv_io_ibuf \rd_to_cross[0].data[27]~input (
	.i(\rd_to_cross[0].data [27]),
	.ibar(gnd),
	.o(\rd_to_cross[0].data[27]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].data[27]~input .bus_hold = "false";
defparam \rd_to_cross[0].data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N0
cycloneiv_lcell_comb \rd_to_mst~27 (
// Equation(s):
// \rd_to_mst~27_combout  = (\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[1].data[27]~input_o )) # (!\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[0].data[27]~input_o )))

	.dataa(gnd),
	.datab(\mst_to_cross[1].addr[31]~input_o ),
	.datac(\rd_to_cross[1].data[27]~input_o ),
	.datad(\rd_to_cross[0].data[27]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~27_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~27 .lut_mask = 16'hF3C0;
defparam \rd_to_mst~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y55_N13
dffeas \rd_to_mst[1].data[27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rd_to_mst~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].data[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].data[27]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].data[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N22
cycloneiv_io_ibuf \rd_to_cross[1].data[28]~input (
	.i(\rd_to_cross[1].data [28]),
	.ibar(gnd),
	.o(\rd_to_cross[1].data[28]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].data[28]~input .bus_hold = "false";
defparam \rd_to_cross[1].data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N15
cycloneiv_io_ibuf \rd_to_cross[0].data[28]~input (
	.i(\rd_to_cross[0].data [28]),
	.ibar(gnd),
	.o(\rd_to_cross[0].data[28]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].data[28]~input .bus_hold = "false";
defparam \rd_to_cross[0].data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N10
cycloneiv_lcell_comb \rd_to_mst~28 (
// Equation(s):
// \rd_to_mst~28_combout  = (\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[1].data[28]~input_o )) # (!\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[0].data[28]~input_o )))

	.dataa(\mst_to_cross[1].addr[31]~input_o ),
	.datab(gnd),
	.datac(\rd_to_cross[1].data[28]~input_o ),
	.datad(\rd_to_cross[0].data[28]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~28_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~28 .lut_mask = 16'hF5A0;
defparam \rd_to_mst~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y53_N1
dffeas \rd_to_mst[1].data[28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rd_to_mst~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].data[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].data[28]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].data[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N22
cycloneiv_io_ibuf \rd_to_cross[1].data[29]~input (
	.i(\rd_to_cross[1].data [29]),
	.ibar(gnd),
	.o(\rd_to_cross[1].data[29]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].data[29]~input .bus_hold = "false";
defparam \rd_to_cross[1].data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N22
cycloneiv_io_ibuf \rd_to_cross[0].data[29]~input (
	.i(\rd_to_cross[0].data [29]),
	.ibar(gnd),
	.o(\rd_to_cross[0].data[29]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].data[29]~input .bus_hold = "false";
defparam \rd_to_cross[0].data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N20
cycloneiv_lcell_comb \rd_to_mst~29 (
// Equation(s):
// \rd_to_mst~29_combout  = (\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[1].data[29]~input_o )) # (!\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[0].data[29]~input_o )))

	.dataa(gnd),
	.datab(\rd_to_cross[1].data[29]~input_o ),
	.datac(\mst_to_cross[1].addr[31]~input_o ),
	.datad(\rd_to_cross[0].data[29]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~29_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~29 .lut_mask = 16'hCFC0;
defparam \rd_to_mst~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y53_N18
cycloneiv_lcell_comb \rd_to_mst[1].data[29]~reg0feeder (
// Equation(s):
// \rd_to_mst[1].data[29]~reg0feeder_combout  = \rd_to_mst~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_to_mst~29_combout ),
	.cin(gnd),
	.combout(\rd_to_mst[1].data[29]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst[1].data[29]~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_to_mst[1].data[29]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y53_N19
dffeas \rd_to_mst[1].data[29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst[1].data[29]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].data[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].data[29]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].data[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y0_N22
cycloneiv_io_ibuf \rd_to_cross[0].data[30]~input (
	.i(\rd_to_cross[0].data [30]),
	.ibar(gnd),
	.o(\rd_to_cross[0].data[30]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].data[30]~input .bus_hold = "false";
defparam \rd_to_cross[0].data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N15
cycloneiv_io_ibuf \rd_to_cross[1].data[30]~input (
	.i(\rd_to_cross[1].data [30]),
	.ibar(gnd),
	.o(\rd_to_cross[1].data[30]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].data[30]~input .bus_hold = "false";
defparam \rd_to_cross[1].data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N6
cycloneiv_lcell_comb \rd_to_mst~30 (
// Equation(s):
// \rd_to_mst~30_combout  = (\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[1].data[30]~input_o ))) # (!\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[0].data[30]~input_o ))

	.dataa(\mst_to_cross[1].addr[31]~input_o ),
	.datab(gnd),
	.datac(\rd_to_cross[0].data[30]~input_o ),
	.datad(\rd_to_cross[1].data[30]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~30_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~30 .lut_mask = 16'hFA50;
defparam \rd_to_mst~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y53_N8
cycloneiv_lcell_comb \rd_to_mst[1].data[30]~reg0feeder (
// Equation(s):
// \rd_to_mst[1].data[30]~reg0feeder_combout  = \rd_to_mst~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_to_mst~30_combout ),
	.cin(gnd),
	.combout(\rd_to_mst[1].data[30]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst[1].data[30]~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_to_mst[1].data[30]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y53_N9
dffeas \rd_to_mst[1].data[30]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst[1].data[30]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].data[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].data[30]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].data[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N1
cycloneiv_io_ibuf \rd_to_cross[0].data[31]~input (
	.i(\rd_to_cross[0].data [31]),
	.ibar(gnd),
	.o(\rd_to_cross[0].data[31]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].data[31]~input .bus_hold = "false";
defparam \rd_to_cross[0].data[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N15
cycloneiv_io_ibuf \rd_to_cross[1].data[31]~input (
	.i(\rd_to_cross[1].data [31]),
	.ibar(gnd),
	.o(\rd_to_cross[1].data[31]~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].data[31]~input .bus_hold = "false";
defparam \rd_to_cross[1].data[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N12
cycloneiv_lcell_comb \rd_to_mst~31 (
// Equation(s):
// \rd_to_mst~31_combout  = (\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[1].data[31]~input_o ))) # (!\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[0].data[31]~input_o ))

	.dataa(\mst_to_cross[1].addr[31]~input_o ),
	.datab(\rd_to_cross[0].data[31]~input_o ),
	.datac(\rd_to_cross[1].data[31]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rd_to_mst~31_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~31 .lut_mask = 16'hE4E4;
defparam \rd_to_mst~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y53_N31
dffeas \rd_to_mst[1].data[31]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rd_to_mst~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].data[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].data[31]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].data[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X75_Y0_N8
cycloneiv_io_ibuf \rd_to_cross[1].ack~input (
	.i(\rd_to_cross[1].ack ),
	.ibar(gnd),
	.o(\rd_to_cross[1].ack~input_o ));
// synopsys translate_off
defparam \rd_to_cross[1].ack~input .bus_hold = "false";
defparam \rd_to_cross[1].ack~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N22
cycloneiv_io_ibuf \rd_to_cross[0].ack~input (
	.i(\rd_to_cross[0].ack ),
	.ibar(gnd),
	.o(\rd_to_cross[0].ack~input_o ));
// synopsys translate_off
defparam \rd_to_cross[0].ack~input .bus_hold = "false";
defparam \rd_to_cross[0].ack~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N16
cycloneiv_lcell_comb \rd_to_mst~32 (
// Equation(s):
// \rd_to_mst~32_combout  = (\mst_to_cross[1].addr[31]~input_o  & (\rd_to_cross[1].ack~input_o )) # (!\mst_to_cross[1].addr[31]~input_o  & ((\rd_to_cross[0].ack~input_o )))

	.dataa(gnd),
	.datab(\mst_to_cross[1].addr[31]~input_o ),
	.datac(\rd_to_cross[1].ack~input_o ),
	.datad(\rd_to_cross[0].ack~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~32_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~32 .lut_mask = 16'hF3C0;
defparam \rd_to_mst~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N26
cycloneiv_lcell_comb \rd_to_mst[1].ack~reg0feeder (
// Equation(s):
// \rd_to_mst[1].ack~reg0feeder_combout  = \rd_to_mst~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_to_mst~32_combout ),
	.cin(gnd),
	.combout(\rd_to_mst[1].ack~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst[1].ack~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_to_mst[1].ack~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y49_N27
dffeas \rd_to_mst[1].ack~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst[1].ack~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cross_to_slv~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[1].ack~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[1].ack~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[1].ack~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y51_N8
cycloneiv_lcell_comb \rd_to_mst~33 (
// Equation(s):
// \rd_to_mst~33_combout  = (\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[1].data[0]~input_o )) # (!\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[0].data[0]~input_o )))

	.dataa(\mst_to_cross[0].addr[31]~input_o ),
	.datab(\rd_to_cross[1].data[0]~input_o ),
	.datac(gnd),
	.datad(\rd_to_cross[0].data[0]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~33_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~33 .lut_mask = 16'hDD88;
defparam \rd_to_mst~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N24
cycloneiv_lcell_comb \rd_to_mst[0].data[0]~reg0feeder (
// Equation(s):
// \rd_to_mst[0].data[0]~reg0feeder_combout  = \rd_to_mst~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_to_mst~33_combout ),
	.cin(gnd),
	.combout(\rd_to_mst[0].data[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst[0].data[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_to_mst[0].data[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y55_N28
cycloneiv_lcell_comb \rd_to_mst[0].data[28]~0 (
// Equation(s):
// \rd_to_mst[0].data[28]~0_combout  = (\mx0~reg0_q ) # (\mst_to_cross[1].addr[31]~input_o  $ (\mst_to_cross[0].addr[31]~input_o ))

	.dataa(\mst_to_cross[1].addr[31]~input_o ),
	.datab(\mst_to_cross[0].addr[31]~input_o ),
	.datac(gnd),
	.datad(\mx0~reg0_q ),
	.cin(gnd),
	.combout(\rd_to_mst[0].data[28]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst[0].data[28]~0 .lut_mask = 16'hFF66;
defparam \rd_to_mst[0].data[28]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y55_N25
dffeas \rd_to_mst[0].data[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst[0].data[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].data[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].data[0]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].data[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y51_N30
cycloneiv_lcell_comb \rd_to_mst~34 (
// Equation(s):
// \rd_to_mst~34_combout  = (\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[1].data[1]~input_o )) # (!\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[0].data[1]~input_o )))

	.dataa(\mst_to_cross[0].addr[31]~input_o ),
	.datab(gnd),
	.datac(\rd_to_cross[1].data[1]~input_o ),
	.datad(\rd_to_cross[0].data[1]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~34_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~34 .lut_mask = 16'hF5A0;
defparam \rd_to_mst~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y51_N16
cycloneiv_lcell_comb \rd_to_mst[0].data[1]~reg0feeder (
// Equation(s):
// \rd_to_mst[0].data[1]~reg0feeder_combout  = \rd_to_mst~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_to_mst~34_combout ),
	.cin(gnd),
	.combout(\rd_to_mst[0].data[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst[0].data[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_to_mst[0].data[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y51_N17
dffeas \rd_to_mst[0].data[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst[0].data[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].data[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].data[1]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].data[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y51_N20
cycloneiv_lcell_comb \rd_to_mst~35 (
// Equation(s):
// \rd_to_mst~35_combout  = (\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[1].data[2]~input_o )) # (!\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[0].data[2]~input_o )))

	.dataa(\mst_to_cross[0].addr[31]~input_o ),
	.datab(gnd),
	.datac(\rd_to_cross[1].data[2]~input_o ),
	.datad(\rd_to_cross[0].data[2]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~35_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~35 .lut_mask = 16'hF5A0;
defparam \rd_to_mst~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N22
cycloneiv_lcell_comb \rd_to_mst[0].data[2]~reg0feeder (
// Equation(s):
// \rd_to_mst[0].data[2]~reg0feeder_combout  = \rd_to_mst~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_to_mst~35_combout ),
	.cin(gnd),
	.combout(\rd_to_mst[0].data[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst[0].data[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_to_mst[0].data[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y55_N23
dffeas \rd_to_mst[0].data[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst[0].data[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].data[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].data[2]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].data[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y51_N2
cycloneiv_lcell_comb \rd_to_mst~36 (
// Equation(s):
// \rd_to_mst~36_combout  = (\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[1].data[3]~input_o ))) # (!\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[0].data[3]~input_o ))

	.dataa(\mst_to_cross[0].addr[31]~input_o ),
	.datab(gnd),
	.datac(\rd_to_cross[0].data[3]~input_o ),
	.datad(\rd_to_cross[1].data[3]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~36_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~36 .lut_mask = 16'hFA50;
defparam \rd_to_mst~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N20
cycloneiv_lcell_comb \rd_to_mst[0].data[3]~reg0feeder (
// Equation(s):
// \rd_to_mst[0].data[3]~reg0feeder_combout  = \rd_to_mst~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_to_mst~36_combout ),
	.cin(gnd),
	.combout(\rd_to_mst[0].data[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst[0].data[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_to_mst[0].data[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y55_N21
dffeas \rd_to_mst[0].data[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst[0].data[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].data[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].data[3]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].data[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y51_N24
cycloneiv_lcell_comb \rd_to_mst~37 (
// Equation(s):
// \rd_to_mst~37_combout  = (\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[1].data[4]~input_o ))) # (!\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[0].data[4]~input_o ))

	.dataa(\mst_to_cross[0].addr[31]~input_o ),
	.datab(gnd),
	.datac(\rd_to_cross[0].data[4]~input_o ),
	.datad(\rd_to_cross[1].data[4]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~37_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~37 .lut_mask = 16'hFA50;
defparam \rd_to_mst~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N28
cycloneiv_lcell_comb \rd_to_mst[0].data[4]~reg0feeder (
// Equation(s):
// \rd_to_mst[0].data[4]~reg0feeder_combout  = \rd_to_mst~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_to_mst~37_combout ),
	.cin(gnd),
	.combout(\rd_to_mst[0].data[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst[0].data[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_to_mst[0].data[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y55_N29
dffeas \rd_to_mst[0].data[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst[0].data[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].data[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].data[4]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].data[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y51_N10
cycloneiv_lcell_comb \rd_to_mst~38 (
// Equation(s):
// \rd_to_mst~38_combout  = (\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[1].data[5]~input_o )) # (!\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[0].data[5]~input_o )))

	.dataa(\mst_to_cross[0].addr[31]~input_o ),
	.datab(\rd_to_cross[1].data[5]~input_o ),
	.datac(gnd),
	.datad(\rd_to_cross[0].data[5]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~38_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~38 .lut_mask = 16'hDD88;
defparam \rd_to_mst~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N12
cycloneiv_lcell_comb \rd_to_mst[0].data[5]~reg0feeder (
// Equation(s):
// \rd_to_mst[0].data[5]~reg0feeder_combout  = \rd_to_mst~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_to_mst~38_combout ),
	.cin(gnd),
	.combout(\rd_to_mst[0].data[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst[0].data[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_to_mst[0].data[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y53_N13
dffeas \rd_to_mst[0].data[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst[0].data[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].data[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].data[5]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].data[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y51_N16
cycloneiv_lcell_comb \rd_to_mst~39 (
// Equation(s):
// \rd_to_mst~39_combout  = (\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[1].data[6]~input_o ))) # (!\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[0].data[6]~input_o ))

	.dataa(\mst_to_cross[0].addr[31]~input_o ),
	.datab(gnd),
	.datac(\rd_to_cross[0].data[6]~input_o ),
	.datad(\rd_to_cross[1].data[6]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~39_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~39 .lut_mask = 16'hFA50;
defparam \rd_to_mst~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y55_N6
cycloneiv_lcell_comb \rd_to_mst[0].data[6]~reg0feeder (
// Equation(s):
// \rd_to_mst[0].data[6]~reg0feeder_combout  = \rd_to_mst~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_to_mst~39_combout ),
	.cin(gnd),
	.combout(\rd_to_mst[0].data[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst[0].data[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_to_mst[0].data[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y55_N7
dffeas \rd_to_mst[0].data[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst[0].data[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].data[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].data[6]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].data[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y51_N6
cycloneiv_lcell_comb \rd_to_mst~40 (
// Equation(s):
// \rd_to_mst~40_combout  = (\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[1].data[7]~input_o )) # (!\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[0].data[7]~input_o )))

	.dataa(\mst_to_cross[0].addr[31]~input_o ),
	.datab(gnd),
	.datac(\rd_to_cross[1].data[7]~input_o ),
	.datad(\rd_to_cross[0].data[7]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~40_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~40 .lut_mask = 16'hF5A0;
defparam \rd_to_mst~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N30
cycloneiv_lcell_comb \rd_to_mst[0].data[7]~reg0feeder (
// Equation(s):
// \rd_to_mst[0].data[7]~reg0feeder_combout  = \rd_to_mst~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_to_mst~40_combout ),
	.cin(gnd),
	.combout(\rd_to_mst[0].data[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst[0].data[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_to_mst[0].data[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y55_N31
dffeas \rd_to_mst[0].data[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst[0].data[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].data[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].data[7]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].data[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N28
cycloneiv_lcell_comb \rd_to_mst~41 (
// Equation(s):
// \rd_to_mst~41_combout  = (\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[1].data[8]~input_o )) # (!\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[0].data[8]~input_o )))

	.dataa(gnd),
	.datab(\mst_to_cross[0].addr[31]~input_o ),
	.datac(\rd_to_cross[1].data[8]~input_o ),
	.datad(\rd_to_cross[0].data[8]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~41_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~41 .lut_mask = 16'hF3C0;
defparam \rd_to_mst~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y53_N29
dffeas \rd_to_mst[0].data[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].data[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].data[8]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].data[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N22
cycloneiv_lcell_comb \rd_to_mst~42 (
// Equation(s):
// \rd_to_mst~42_combout  = (\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[1].data[9]~input_o )) # (!\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[0].data[9]~input_o )))

	.dataa(gnd),
	.datab(\mst_to_cross[0].addr[31]~input_o ),
	.datac(\rd_to_cross[1].data[9]~input_o ),
	.datad(\rd_to_cross[0].data[9]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~42_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~42 .lut_mask = 16'hF3C0;
defparam \rd_to_mst~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y53_N23
dffeas \rd_to_mst[0].data[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].data[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].data[9]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].data[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N16
cycloneiv_lcell_comb \rd_to_mst~43 (
// Equation(s):
// \rd_to_mst~43_combout  = (\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[1].data[10]~input_o )) # (!\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[0].data[10]~input_o )))

	.dataa(gnd),
	.datab(\mst_to_cross[0].addr[31]~input_o ),
	.datac(\rd_to_cross[1].data[10]~input_o ),
	.datad(\rd_to_cross[0].data[10]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~43_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~43 .lut_mask = 16'hF3C0;
defparam \rd_to_mst~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y53_N17
dffeas \rd_to_mst[0].data[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].data[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].data[10]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].data[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N18
cycloneiv_lcell_comb \rd_to_mst~44 (
// Equation(s):
// \rd_to_mst~44_combout  = (\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[1].data[11]~input_o ))) # (!\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[0].data[11]~input_o ))

	.dataa(gnd),
	.datab(\mst_to_cross[0].addr[31]~input_o ),
	.datac(\rd_to_cross[0].data[11]~input_o ),
	.datad(\rd_to_cross[1].data[11]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~44_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~44 .lut_mask = 16'hFC30;
defparam \rd_to_mst~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y53_N19
dffeas \rd_to_mst[0].data[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].data[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].data[11]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].data[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N26
cycloneiv_lcell_comb \rd_to_mst~45 (
// Equation(s):
// \rd_to_mst~45_combout  = (\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[1].data[12]~input_o ))) # (!\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[0].data[12]~input_o ))

	.dataa(gnd),
	.datab(\mst_to_cross[0].addr[31]~input_o ),
	.datac(\rd_to_cross[0].data[12]~input_o ),
	.datad(\rd_to_cross[1].data[12]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~45_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~45 .lut_mask = 16'hFC30;
defparam \rd_to_mst~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N30
cycloneiv_lcell_comb \rd_to_mst[0].data[12]~reg0feeder (
// Equation(s):
// \rd_to_mst[0].data[12]~reg0feeder_combout  = \rd_to_mst~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_to_mst~45_combout ),
	.cin(gnd),
	.combout(\rd_to_mst[0].data[12]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst[0].data[12]~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_to_mst[0].data[12]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y53_N31
dffeas \rd_to_mst[0].data[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst[0].data[12]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].data[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].data[12]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].data[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N0
cycloneiv_lcell_comb \rd_to_mst~46 (
// Equation(s):
// \rd_to_mst~46_combout  = (\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[1].data[13]~input_o ))) # (!\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[0].data[13]~input_o ))

	.dataa(gnd),
	.datab(\mst_to_cross[0].addr[31]~input_o ),
	.datac(\rd_to_cross[0].data[13]~input_o ),
	.datad(\rd_to_cross[1].data[13]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~46_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~46 .lut_mask = 16'hFC30;
defparam \rd_to_mst~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y53_N1
dffeas \rd_to_mst[0].data[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].data[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].data[13]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].data[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N14
cycloneiv_lcell_comb \rd_to_mst~47 (
// Equation(s):
// \rd_to_mst~47_combout  = (\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[1].data[14]~input_o )) # (!\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[0].data[14]~input_o )))

	.dataa(gnd),
	.datab(\mst_to_cross[0].addr[31]~input_o ),
	.datac(\rd_to_cross[1].data[14]~input_o ),
	.datad(\rd_to_cross[0].data[14]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~47_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~47 .lut_mask = 16'hF3C0;
defparam \rd_to_mst~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y53_N15
dffeas \rd_to_mst[0].data[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].data[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].data[14]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].data[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N4
cycloneiv_lcell_comb \rd_to_mst~48 (
// Equation(s):
// \rd_to_mst~48_combout  = (\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[1].data[15]~input_o )) # (!\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[0].data[15]~input_o )))

	.dataa(gnd),
	.datab(\mst_to_cross[0].addr[31]~input_o ),
	.datac(\rd_to_cross[1].data[15]~input_o ),
	.datad(\rd_to_cross[0].data[15]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~48_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~48 .lut_mask = 16'hF3C0;
defparam \rd_to_mst~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y53_N5
dffeas \rd_to_mst[0].data[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].data[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].data[15]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].data[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y46_N2
cycloneiv_lcell_comb \rd_to_mst~49 (
// Equation(s):
// \rd_to_mst~49_combout  = (\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[1].data[16]~input_o ))) # (!\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[0].data[16]~input_o ))

	.dataa(\rd_to_cross[0].data[16]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[0].addr[31]~input_o ),
	.datad(\rd_to_cross[1].data[16]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~49_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~49 .lut_mask = 16'hFA0A;
defparam \rd_to_mst~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y55_N21
dffeas \rd_to_mst[0].data[16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rd_to_mst~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].data[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].data[16]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].data[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N16
cycloneiv_lcell_comb \rd_to_mst~50 (
// Equation(s):
// \rd_to_mst~50_combout  = (\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[1].data[17]~input_o ))) # (!\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[0].data[17]~input_o ))

	.dataa(gnd),
	.datab(\rd_to_cross[0].data[17]~input_o ),
	.datac(\mst_to_cross[0].addr[31]~input_o ),
	.datad(\rd_to_cross[1].data[17]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~50_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~50 .lut_mask = 16'hFC0C;
defparam \rd_to_mst~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y55_N16
cycloneiv_lcell_comb \rd_to_mst[0].data[17]~reg0feeder (
// Equation(s):
// \rd_to_mst[0].data[17]~reg0feeder_combout  = \rd_to_mst~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_to_mst~50_combout ),
	.cin(gnd),
	.combout(\rd_to_mst[0].data[17]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst[0].data[17]~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_to_mst[0].data[17]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y55_N17
dffeas \rd_to_mst[0].data[17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst[0].data[17]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].data[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].data[17]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].data[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y49_N2
cycloneiv_lcell_comb \rd_to_mst~51 (
// Equation(s):
// \rd_to_mst~51_combout  = (\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[1].data[18]~input_o ))) # (!\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[0].data[18]~input_o ))

	.dataa(\mst_to_cross[0].addr[31]~input_o ),
	.datab(gnd),
	.datac(\rd_to_cross[0].data[18]~input_o ),
	.datad(\rd_to_cross[1].data[18]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~51_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~51 .lut_mask = 16'hFA50;
defparam \rd_to_mst~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y51_N31
dffeas \rd_to_mst[0].data[18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rd_to_mst~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].data[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].data[18]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].data[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y46_N24
cycloneiv_lcell_comb \rd_to_mst~52 (
// Equation(s):
// \rd_to_mst~52_combout  = (\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[1].data[19]~input_o )) # (!\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[0].data[19]~input_o )))

	.dataa(\rd_to_cross[1].data[19]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[0].addr[31]~input_o ),
	.datad(\rd_to_cross[0].data[19]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~52_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~52 .lut_mask = 16'hAFA0;
defparam \rd_to_mst~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y47_N1
dffeas \rd_to_mst[0].data[19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rd_to_mst~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].data[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].data[19]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].data[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y46_N26
cycloneiv_lcell_comb \rd_to_mst~53 (
// Equation(s):
// \rd_to_mst~53_combout  = (\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[1].data[20]~input_o )) # (!\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[0].data[20]~input_o )))

	.dataa(gnd),
	.datab(\rd_to_cross[1].data[20]~input_o ),
	.datac(\mst_to_cross[0].addr[31]~input_o ),
	.datad(\rd_to_cross[0].data[20]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~53_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~53 .lut_mask = 16'hCFC0;
defparam \rd_to_mst~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y55_N10
cycloneiv_lcell_comb \rd_to_mst[0].data[20]~reg0feeder (
// Equation(s):
// \rd_to_mst[0].data[20]~reg0feeder_combout  = \rd_to_mst~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_to_mst~53_combout ),
	.cin(gnd),
	.combout(\rd_to_mst[0].data[20]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst[0].data[20]~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_to_mst[0].data[20]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y55_N11
dffeas \rd_to_mst[0].data[20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst[0].data[20]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].data[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].data[20]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].data[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y46_N12
cycloneiv_lcell_comb \rd_to_mst~54 (
// Equation(s):
// \rd_to_mst~54_combout  = (\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[1].data[21]~input_o ))) # (!\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[0].data[21]~input_o ))

	.dataa(\rd_to_cross[0].data[21]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[0].addr[31]~input_o ),
	.datad(\rd_to_cross[1].data[21]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~54_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~54 .lut_mask = 16'hFA0A;
defparam \rd_to_mst~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N4
cycloneiv_lcell_comb \rd_to_mst[0].data[21]~reg0feeder (
// Equation(s):
// \rd_to_mst[0].data[21]~reg0feeder_combout  = \rd_to_mst~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_to_mst~54_combout ),
	.cin(gnd),
	.combout(\rd_to_mst[0].data[21]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst[0].data[21]~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_to_mst[0].data[21]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y49_N5
dffeas \rd_to_mst[0].data[21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst[0].data[21]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].data[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].data[21]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].data[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N2
cycloneiv_lcell_comb \rd_to_mst~55 (
// Equation(s):
// \rd_to_mst~55_combout  = (\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[1].data[22]~input_o ))) # (!\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[0].data[22]~input_o ))

	.dataa(gnd),
	.datab(\rd_to_cross[0].data[22]~input_o ),
	.datac(\mst_to_cross[0].addr[31]~input_o ),
	.datad(\rd_to_cross[1].data[22]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~55_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~55 .lut_mask = 16'hFC0C;
defparam \rd_to_mst~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N27
dffeas \rd_to_mst[0].data[22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rd_to_mst~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].data[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].data[22]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].data[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y46_N10
cycloneiv_lcell_comb \rd_to_mst~56 (
// Equation(s):
// \rd_to_mst~56_combout  = (\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[1].data[23]~input_o ))) # (!\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[0].data[23]~input_o ))

	.dataa(gnd),
	.datab(\mst_to_cross[0].addr[31]~input_o ),
	.datac(\rd_to_cross[0].data[23]~input_o ),
	.datad(\rd_to_cross[1].data[23]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~56_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~56 .lut_mask = 16'hFC30;
defparam \rd_to_mst~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y55_N13
dffeas \rd_to_mst[0].data[23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rd_to_mst~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].data[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].data[23]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].data[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N12
cycloneiv_lcell_comb \rd_to_mst~57 (
// Equation(s):
// \rd_to_mst~57_combout  = (\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[1].data[24]~input_o ))) # (!\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[0].data[24]~input_o ))

	.dataa(\rd_to_cross[0].data[24]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[0].addr[31]~input_o ),
	.datad(\rd_to_cross[1].data[24]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~57_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~57 .lut_mask = 16'hFA0A;
defparam \rd_to_mst~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y55_N21
dffeas \rd_to_mst[0].data[24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rd_to_mst~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].data[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].data[24]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].data[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N22
cycloneiv_lcell_comb \rd_to_mst~58 (
// Equation(s):
// \rd_to_mst~58_combout  = (\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[1].data[25]~input_o ))) # (!\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[0].data[25]~input_o ))

	.dataa(\rd_to_cross[0].data[25]~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[0].addr[31]~input_o ),
	.datad(\rd_to_cross[1].data[25]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~58_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~58 .lut_mask = 16'hFA0A;
defparam \rd_to_mst~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N30
cycloneiv_lcell_comb \rd_to_mst[0].data[25]~reg0feeder (
// Equation(s):
// \rd_to_mst[0].data[25]~reg0feeder_combout  = \rd_to_mst~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_to_mst~58_combout ),
	.cin(gnd),
	.combout(\rd_to_mst[0].data[25]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst[0].data[25]~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_to_mst[0].data[25]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y49_N31
dffeas \rd_to_mst[0].data[25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst[0].data[25]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].data[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].data[25]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].data[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N30
cycloneiv_lcell_comb \rd_to_mst~59 (
// Equation(s):
// \rd_to_mst~59_combout  = (\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[1].data[26]~input_o ))) # (!\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[0].data[26]~input_o ))

	.dataa(gnd),
	.datab(\mst_to_cross[0].addr[31]~input_o ),
	.datac(\rd_to_cross[0].data[26]~input_o ),
	.datad(\rd_to_cross[1].data[26]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~59_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~59 .lut_mask = 16'hFC30;
defparam \rd_to_mst~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y47_N27
dffeas \rd_to_mst[0].data[26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rd_to_mst~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].data[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].data[26]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].data[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N2
cycloneiv_lcell_comb \rd_to_mst~60 (
// Equation(s):
// \rd_to_mst~60_combout  = (\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[1].data[27]~input_o )) # (!\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[0].data[27]~input_o )))

	.dataa(gnd),
	.datab(\mst_to_cross[0].addr[31]~input_o ),
	.datac(\rd_to_cross[1].data[27]~input_o ),
	.datad(\rd_to_cross[0].data[27]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~60_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~60 .lut_mask = 16'hF3C0;
defparam \rd_to_mst~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N28
cycloneiv_lcell_comb \rd_to_mst[0].data[27]~reg0feeder (
// Equation(s):
// \rd_to_mst[0].data[27]~reg0feeder_combout  = \rd_to_mst~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_to_mst~60_combout ),
	.cin(gnd),
	.combout(\rd_to_mst[0].data[27]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst[0].data[27]~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_to_mst[0].data[27]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y47_N29
dffeas \rd_to_mst[0].data[27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst[0].data[27]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].data[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].data[27]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].data[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N8
cycloneiv_lcell_comb \rd_to_mst~61 (
// Equation(s):
// \rd_to_mst~61_combout  = (\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[1].data[28]~input_o )) # (!\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[0].data[28]~input_o )))

	.dataa(gnd),
	.datab(\mst_to_cross[0].addr[31]~input_o ),
	.datac(\rd_to_cross[1].data[28]~input_o ),
	.datad(\rd_to_cross[0].data[28]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~61_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~61 .lut_mask = 16'hF3C0;
defparam \rd_to_mst~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N8
cycloneiv_lcell_comb \rd_to_mst[0].data[28]~reg0feeder (
// Equation(s):
// \rd_to_mst[0].data[28]~reg0feeder_combout  = \rd_to_mst~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_to_mst~61_combout ),
	.cin(gnd),
	.combout(\rd_to_mst[0].data[28]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst[0].data[28]~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_to_mst[0].data[28]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y49_N9
dffeas \rd_to_mst[0].data[28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst[0].data[28]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].data[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].data[28]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].data[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N4
cycloneiv_lcell_comb \rd_to_mst~62 (
// Equation(s):
// \rd_to_mst~62_combout  = (\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[1].data[29]~input_o )) # (!\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[0].data[29]~input_o )))

	.dataa(gnd),
	.datab(\rd_to_cross[1].data[29]~input_o ),
	.datac(\mst_to_cross[0].addr[31]~input_o ),
	.datad(\rd_to_cross[0].data[29]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~62_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~62 .lut_mask = 16'hCFC0;
defparam \rd_to_mst~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N22
cycloneiv_lcell_comb \rd_to_mst[0].data[29]~reg0feeder (
// Equation(s):
// \rd_to_mst[0].data[29]~reg0feeder_combout  = \rd_to_mst~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_to_mst~62_combout ),
	.cin(gnd),
	.combout(\rd_to_mst[0].data[29]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst[0].data[29]~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_to_mst[0].data[29]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y47_N23
dffeas \rd_to_mst[0].data[29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst[0].data[29]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].data[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].data[29]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].data[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N10
cycloneiv_lcell_comb \rd_to_mst~63 (
// Equation(s):
// \rd_to_mst~63_combout  = (\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[1].data[30]~input_o ))) # (!\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[0].data[30]~input_o ))

	.dataa(gnd),
	.datab(\mst_to_cross[0].addr[31]~input_o ),
	.datac(\rd_to_cross[0].data[30]~input_o ),
	.datad(\rd_to_cross[1].data[30]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~63_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~63 .lut_mask = 16'hFC30;
defparam \rd_to_mst~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N28
cycloneiv_lcell_comb \rd_to_mst[0].data[30]~reg0feeder (
// Equation(s):
// \rd_to_mst[0].data[30]~reg0feeder_combout  = \rd_to_mst~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_to_mst~63_combout ),
	.cin(gnd),
	.combout(\rd_to_mst[0].data[30]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst[0].data[30]~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_to_mst[0].data[30]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y53_N29
dffeas \rd_to_mst[0].data[30]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst[0].data[30]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].data[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].data[30]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].data[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N2
cycloneiv_lcell_comb \rd_to_mst~64 (
// Equation(s):
// \rd_to_mst~64_combout  = (\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[1].data[31]~input_o ))) # (!\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[0].data[31]~input_o ))

	.dataa(gnd),
	.datab(\rd_to_cross[0].data[31]~input_o ),
	.datac(\mst_to_cross[0].addr[31]~input_o ),
	.datad(\rd_to_cross[1].data[31]~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~64_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~64 .lut_mask = 16'hFC0C;
defparam \rd_to_mst~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N24
cycloneiv_lcell_comb \rd_to_mst[0].data[31]~reg0feeder (
// Equation(s):
// \rd_to_mst[0].data[31]~reg0feeder_combout  = \rd_to_mst~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_to_mst~64_combout ),
	.cin(gnd),
	.combout(\rd_to_mst[0].data[31]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst[0].data[31]~reg0feeder .lut_mask = 16'hFF00;
defparam \rd_to_mst[0].data[31]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y47_N25
dffeas \rd_to_mst[0].data[31]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_to_mst[0].data[31]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].data[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].data[31]~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].data[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N14
cycloneiv_lcell_comb \rd_to_mst~65 (
// Equation(s):
// \rd_to_mst~65_combout  = (\mst_to_cross[0].addr[31]~input_o  & (\rd_to_cross[1].ack~input_o )) # (!\mst_to_cross[0].addr[31]~input_o  & ((\rd_to_cross[0].ack~input_o )))

	.dataa(\rd_to_cross[1].ack~input_o ),
	.datab(gnd),
	.datac(\mst_to_cross[0].addr[31]~input_o ),
	.datad(\rd_to_cross[0].ack~input_o ),
	.cin(gnd),
	.combout(\rd_to_mst~65_combout ),
	.cout());
// synopsys translate_off
defparam \rd_to_mst~65 .lut_mask = 16'hAFA0;
defparam \rd_to_mst~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y47_N15
dffeas \rd_to_mst[0].ack~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rd_to_mst~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_to_mst[0].data[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd_to_mst[0].ack~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd_to_mst[0].ack~reg0 .is_wysiwyg = "true";
defparam \rd_to_mst[0].ack~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y55_N20
cycloneiv_lcell_comb \mx1~1 (
// Equation(s):
// \mx1~1_combout  = (s[0]) # (\mst_to_cross[1].addr[31]~input_o  $ (\mst_to_cross[0].addr[31]~input_o ))

	.dataa(\mst_to_cross[1].addr[31]~input_o ),
	.datab(\mst_to_cross[0].addr[31]~input_o ),
	.datac(gnd),
	.datad(s[0]),
	.cin(gnd),
	.combout(\mx1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mx1~1 .lut_mask = 16'hFF66;
defparam \mx1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y55_N21
dffeas \mx1~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mx1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mx1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mx1~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mx1~reg0 .is_wysiwyg = "true";
defparam \mx1~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N22
cycloneiv_io_ibuf \st1[0]~input (
	.i(st1[0]),
	.ibar(gnd),
	.o(\st1[0]~input_o ));
// synopsys translate_off
defparam \st1[0]~input .bus_hold = "false";
defparam \st1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneiv_io_ibuf \st1[1]~input (
	.i(st1[1]),
	.ibar(gnd),
	.o(\st1[1]~input_o ));
// synopsys translate_off
defparam \st1[1]~input .bus_hold = "false";
defparam \st1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N8
cycloneiv_io_ibuf \st1[2]~input (
	.i(st1[2]),
	.ibar(gnd),
	.o(\st1[2]~input_o ));
// synopsys translate_off
defparam \st1[2]~input .bus_hold = "false";
defparam \st1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N1
cycloneiv_io_ibuf \st1[3]~input (
	.i(st1[3]),
	.ibar(gnd),
	.o(\st1[3]~input_o ));
// synopsys translate_off
defparam \st1[3]~input .bus_hold = "false";
defparam \st1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N15
cycloneiv_io_ibuf \st1[4]~input (
	.i(st1[4]),
	.ibar(gnd),
	.o(\st1[4]~input_o ));
// synopsys translate_off
defparam \st1[4]~input .bus_hold = "false";
defparam \st1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N15
cycloneiv_io_ibuf \st1[5]~input (
	.i(st1[5]),
	.ibar(gnd),
	.o(\st1[5]~input_o ));
// synopsys translate_off
defparam \st1[5]~input .bus_hold = "false";
defparam \st1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y46_N22
cycloneiv_io_ibuf \st1[6]~input (
	.i(st1[6]),
	.ibar(gnd),
	.o(\st1[6]~input_o ));
// synopsys translate_off
defparam \st1[6]~input .bus_hold = "false";
defparam \st1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y46_N15
cycloneiv_io_ibuf \st1[7]~input (
	.i(st1[7]),
	.ibar(gnd),
	.o(\st1[7]~input_o ));
// synopsys translate_off
defparam \st1[7]~input .bus_hold = "false";
defparam \st1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N8
cycloneiv_io_ibuf \st1[8]~input (
	.i(st1[8]),
	.ibar(gnd),
	.o(\st1[8]~input_o ));
// synopsys translate_off
defparam \st1[8]~input .bus_hold = "false";
defparam \st1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N8
cycloneiv_io_ibuf \st1[9]~input (
	.i(st1[9]),
	.ibar(gnd),
	.o(\st1[9]~input_o ));
// synopsys translate_off
defparam \st1[9]~input .bus_hold = "false";
defparam \st1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cycloneiv_io_ibuf \st1[10]~input (
	.i(st1[10]),
	.ibar(gnd),
	.o(\st1[10]~input_o ));
// synopsys translate_off
defparam \st1[10]~input .bus_hold = "false";
defparam \st1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y46_N8
cycloneiv_io_ibuf \st1[11]~input (
	.i(st1[11]),
	.ibar(gnd),
	.o(\st1[11]~input_o ));
// synopsys translate_off
defparam \st1[11]~input .bus_hold = "false";
defparam \st1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y46_N1
cycloneiv_io_ibuf \st1[12]~input (
	.i(st1[12]),
	.ibar(gnd),
	.o(\st1[12]~input_o ));
// synopsys translate_off
defparam \st1[12]~input .bus_hold = "false";
defparam \st1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y91_N1
cycloneiv_io_ibuf \st1[13]~input (
	.i(st1[13]),
	.ibar(gnd),
	.o(\st1[13]~input_o ));
// synopsys translate_off
defparam \st1[13]~input .bus_hold = "false";
defparam \st1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y91_N8
cycloneiv_io_ibuf \st1[14]~input (
	.i(st1[14]),
	.ibar(gnd),
	.o(\st1[14]~input_o ));
// synopsys translate_off
defparam \st1[14]~input .bus_hold = "false";
defparam \st1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N8
cycloneiv_io_ibuf \st1[15]~input (
	.i(st1[15]),
	.ibar(gnd),
	.o(\st1[15]~input_o ));
// synopsys translate_off
defparam \st1[15]~input .bus_hold = "false";
defparam \st1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N1
cycloneiv_io_ibuf \st1[16]~input (
	.i(st1[16]),
	.ibar(gnd),
	.o(\st1[16]~input_o ));
// synopsys translate_off
defparam \st1[16]~input .bus_hold = "false";
defparam \st1[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N15
cycloneiv_io_ibuf \st1[17]~input (
	.i(st1[17]),
	.ibar(gnd),
	.o(\st1[17]~input_o ));
// synopsys translate_off
defparam \st1[17]~input .bus_hold = "false";
defparam \st1[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N8
cycloneiv_io_ibuf \st1[18]~input (
	.i(st1[18]),
	.ibar(gnd),
	.o(\st1[18]~input_o ));
// synopsys translate_off
defparam \st1[18]~input .bus_hold = "false";
defparam \st1[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N1
cycloneiv_io_ibuf \st1[19]~input (
	.i(st1[19]),
	.ibar(gnd),
	.o(\st1[19]~input_o ));
// synopsys translate_off
defparam \st1[19]~input .bus_hold = "false";
defparam \st1[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N15
cycloneiv_io_ibuf \st1[20]~input (
	.i(st1[20]),
	.ibar(gnd),
	.o(\st1[20]~input_o ));
// synopsys translate_off
defparam \st1[20]~input .bus_hold = "false";
defparam \st1[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N8
cycloneiv_io_ibuf \st1[21]~input (
	.i(st1[21]),
	.ibar(gnd),
	.o(\st1[21]~input_o ));
// synopsys translate_off
defparam \st1[21]~input .bus_hold = "false";
defparam \st1[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N1
cycloneiv_io_ibuf \st1[22]~input (
	.i(st1[22]),
	.ibar(gnd),
	.o(\st1[22]~input_o ));
// synopsys translate_off
defparam \st1[22]~input .bus_hold = "false";
defparam \st1[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
cycloneiv_io_ibuf \st1[23]~input (
	.i(st1[23]),
	.ibar(gnd),
	.o(\st1[23]~input_o ));
// synopsys translate_off
defparam \st1[23]~input .bus_hold = "false";
defparam \st1[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y91_N1
cycloneiv_io_ibuf \st1[24]~input (
	.i(st1[24]),
	.ibar(gnd),
	.o(\st1[24]~input_o ));
// synopsys translate_off
defparam \st1[24]~input .bus_hold = "false";
defparam \st1[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N22
cycloneiv_io_ibuf \st1[25]~input (
	.i(st1[25]),
	.ibar(gnd),
	.o(\st1[25]~input_o ));
// synopsys translate_off
defparam \st1[25]~input .bus_hold = "false";
defparam \st1[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N8
cycloneiv_io_ibuf \st1[26]~input (
	.i(st1[26]),
	.ibar(gnd),
	.o(\st1[26]~input_o ));
// synopsys translate_off
defparam \st1[26]~input .bus_hold = "false";
defparam \st1[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N8
cycloneiv_io_ibuf \st1[27]~input (
	.i(st1[27]),
	.ibar(gnd),
	.o(\st1[27]~input_o ));
// synopsys translate_off
defparam \st1[27]~input .bus_hold = "false";
defparam \st1[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N1
cycloneiv_io_ibuf \st1[28]~input (
	.i(st1[28]),
	.ibar(gnd),
	.o(\st1[28]~input_o ));
// synopsys translate_off
defparam \st1[28]~input .bus_hold = "false";
defparam \st1[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N15
cycloneiv_io_ibuf \st1[29]~input (
	.i(st1[29]),
	.ibar(gnd),
	.o(\st1[29]~input_o ));
// synopsys translate_off
defparam \st1[29]~input .bus_hold = "false";
defparam \st1[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N8
cycloneiv_io_ibuf \st1[30]~input (
	.i(st1[30]),
	.ibar(gnd),
	.o(\st1[30]~input_o ));
// synopsys translate_off
defparam \st1[30]~input .bus_hold = "false";
defparam \st1[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N15
cycloneiv_io_ibuf \st1[31]~input (
	.i(st1[31]),
	.ibar(gnd),
	.o(\st1[31]~input_o ));
// synopsys translate_off
defparam \st1[31]~input .bus_hold = "false";
defparam \st1[31]~input .simulate_z_as = "z";
// synopsys translate_on

assign \cross_to_slv[1].data [0] = \cross_to_slv[1].data[0]~output_o ;

assign \cross_to_slv[1].data [1] = \cross_to_slv[1].data[1]~output_o ;

assign \cross_to_slv[1].data [2] = \cross_to_slv[1].data[2]~output_o ;

assign \cross_to_slv[1].data [3] = \cross_to_slv[1].data[3]~output_o ;

assign \cross_to_slv[1].data [4] = \cross_to_slv[1].data[4]~output_o ;

assign \cross_to_slv[1].data [5] = \cross_to_slv[1].data[5]~output_o ;

assign \cross_to_slv[1].data [6] = \cross_to_slv[1].data[6]~output_o ;

assign \cross_to_slv[1].data [7] = \cross_to_slv[1].data[7]~output_o ;

assign \cross_to_slv[1].data [8] = \cross_to_slv[1].data[8]~output_o ;

assign \cross_to_slv[1].data [9] = \cross_to_slv[1].data[9]~output_o ;

assign \cross_to_slv[1].data [10] = \cross_to_slv[1].data[10]~output_o ;

assign \cross_to_slv[1].data [11] = \cross_to_slv[1].data[11]~output_o ;

assign \cross_to_slv[1].data [12] = \cross_to_slv[1].data[12]~output_o ;

assign \cross_to_slv[1].data [13] = \cross_to_slv[1].data[13]~output_o ;

assign \cross_to_slv[1].data [14] = \cross_to_slv[1].data[14]~output_o ;

assign \cross_to_slv[1].data [15] = \cross_to_slv[1].data[15]~output_o ;

assign \cross_to_slv[1].data [16] = \cross_to_slv[1].data[16]~output_o ;

assign \cross_to_slv[1].data [17] = \cross_to_slv[1].data[17]~output_o ;

assign \cross_to_slv[1].data [18] = \cross_to_slv[1].data[18]~output_o ;

assign \cross_to_slv[1].data [19] = \cross_to_slv[1].data[19]~output_o ;

assign \cross_to_slv[1].data [20] = \cross_to_slv[1].data[20]~output_o ;

assign \cross_to_slv[1].data [21] = \cross_to_slv[1].data[21]~output_o ;

assign \cross_to_slv[1].data [22] = \cross_to_slv[1].data[22]~output_o ;

assign \cross_to_slv[1].data [23] = \cross_to_slv[1].data[23]~output_o ;

assign \cross_to_slv[1].data [24] = \cross_to_slv[1].data[24]~output_o ;

assign \cross_to_slv[1].data [25] = \cross_to_slv[1].data[25]~output_o ;

assign \cross_to_slv[1].data [26] = \cross_to_slv[1].data[26]~output_o ;

assign \cross_to_slv[1].data [27] = \cross_to_slv[1].data[27]~output_o ;

assign \cross_to_slv[1].data [28] = \cross_to_slv[1].data[28]~output_o ;

assign \cross_to_slv[1].data [29] = \cross_to_slv[1].data[29]~output_o ;

assign \cross_to_slv[1].data [30] = \cross_to_slv[1].data[30]~output_o ;

assign \cross_to_slv[1].data [31] = \cross_to_slv[1].data[31]~output_o ;

assign \cross_to_slv[1].addr [0] = \cross_to_slv[1].addr[0]~output_o ;

assign \cross_to_slv[1].addr [1] = \cross_to_slv[1].addr[1]~output_o ;

assign \cross_to_slv[1].addr [2] = \cross_to_slv[1].addr[2]~output_o ;

assign \cross_to_slv[1].addr [3] = \cross_to_slv[1].addr[3]~output_o ;

assign \cross_to_slv[1].addr [4] = \cross_to_slv[1].addr[4]~output_o ;

assign \cross_to_slv[1].addr [5] = \cross_to_slv[1].addr[5]~output_o ;

assign \cross_to_slv[1].addr [6] = \cross_to_slv[1].addr[6]~output_o ;

assign \cross_to_slv[1].addr [7] = \cross_to_slv[1].addr[7]~output_o ;

assign \cross_to_slv[1].addr [8] = \cross_to_slv[1].addr[8]~output_o ;

assign \cross_to_slv[1].addr [9] = \cross_to_slv[1].addr[9]~output_o ;

assign \cross_to_slv[1].addr [10] = \cross_to_slv[1].addr[10]~output_o ;

assign \cross_to_slv[1].addr [11] = \cross_to_slv[1].addr[11]~output_o ;

assign \cross_to_slv[1].addr [12] = \cross_to_slv[1].addr[12]~output_o ;

assign \cross_to_slv[1].addr [13] = \cross_to_slv[1].addr[13]~output_o ;

assign \cross_to_slv[1].addr [14] = \cross_to_slv[1].addr[14]~output_o ;

assign \cross_to_slv[1].addr [15] = \cross_to_slv[1].addr[15]~output_o ;

assign \cross_to_slv[1].addr [16] = \cross_to_slv[1].addr[16]~output_o ;

assign \cross_to_slv[1].addr [17] = \cross_to_slv[1].addr[17]~output_o ;

assign \cross_to_slv[1].addr [18] = \cross_to_slv[1].addr[18]~output_o ;

assign \cross_to_slv[1].addr [19] = \cross_to_slv[1].addr[19]~output_o ;

assign \cross_to_slv[1].addr [20] = \cross_to_slv[1].addr[20]~output_o ;

assign \cross_to_slv[1].addr [21] = \cross_to_slv[1].addr[21]~output_o ;

assign \cross_to_slv[1].addr [22] = \cross_to_slv[1].addr[22]~output_o ;

assign \cross_to_slv[1].addr [23] = \cross_to_slv[1].addr[23]~output_o ;

assign \cross_to_slv[1].addr [24] = \cross_to_slv[1].addr[24]~output_o ;

assign \cross_to_slv[1].addr [25] = \cross_to_slv[1].addr[25]~output_o ;

assign \cross_to_slv[1].addr [26] = \cross_to_slv[1].addr[26]~output_o ;

assign \cross_to_slv[1].addr [27] = \cross_to_slv[1].addr[27]~output_o ;

assign \cross_to_slv[1].addr [28] = \cross_to_slv[1].addr[28]~output_o ;

assign \cross_to_slv[1].addr [29] = \cross_to_slv[1].addr[29]~output_o ;

assign \cross_to_slv[1].addr [30] = \cross_to_slv[1].addr[30]~output_o ;

assign \cross_to_slv[1].addr [31] = \cross_to_slv[1].addr[31]~output_o ;

assign \cross_to_slv[1].cmd  = \cross_to_slv[1].cmd~output_o ;

assign \cross_to_slv[1].req  = \cross_to_slv[1].req~output_o ;

assign \cross_to_slv[0].data [0] = \cross_to_slv[0].data[0]~output_o ;

assign \cross_to_slv[0].data [1] = \cross_to_slv[0].data[1]~output_o ;

assign \cross_to_slv[0].data [2] = \cross_to_slv[0].data[2]~output_o ;

assign \cross_to_slv[0].data [3] = \cross_to_slv[0].data[3]~output_o ;

assign \cross_to_slv[0].data [4] = \cross_to_slv[0].data[4]~output_o ;

assign \cross_to_slv[0].data [5] = \cross_to_slv[0].data[5]~output_o ;

assign \cross_to_slv[0].data [6] = \cross_to_slv[0].data[6]~output_o ;

assign \cross_to_slv[0].data [7] = \cross_to_slv[0].data[7]~output_o ;

assign \cross_to_slv[0].data [8] = \cross_to_slv[0].data[8]~output_o ;

assign \cross_to_slv[0].data [9] = \cross_to_slv[0].data[9]~output_o ;

assign \cross_to_slv[0].data [10] = \cross_to_slv[0].data[10]~output_o ;

assign \cross_to_slv[0].data [11] = \cross_to_slv[0].data[11]~output_o ;

assign \cross_to_slv[0].data [12] = \cross_to_slv[0].data[12]~output_o ;

assign \cross_to_slv[0].data [13] = \cross_to_slv[0].data[13]~output_o ;

assign \cross_to_slv[0].data [14] = \cross_to_slv[0].data[14]~output_o ;

assign \cross_to_slv[0].data [15] = \cross_to_slv[0].data[15]~output_o ;

assign \cross_to_slv[0].data [16] = \cross_to_slv[0].data[16]~output_o ;

assign \cross_to_slv[0].data [17] = \cross_to_slv[0].data[17]~output_o ;

assign \cross_to_slv[0].data [18] = \cross_to_slv[0].data[18]~output_o ;

assign \cross_to_slv[0].data [19] = \cross_to_slv[0].data[19]~output_o ;

assign \cross_to_slv[0].data [20] = \cross_to_slv[0].data[20]~output_o ;

assign \cross_to_slv[0].data [21] = \cross_to_slv[0].data[21]~output_o ;

assign \cross_to_slv[0].data [22] = \cross_to_slv[0].data[22]~output_o ;

assign \cross_to_slv[0].data [23] = \cross_to_slv[0].data[23]~output_o ;

assign \cross_to_slv[0].data [24] = \cross_to_slv[0].data[24]~output_o ;

assign \cross_to_slv[0].data [25] = \cross_to_slv[0].data[25]~output_o ;

assign \cross_to_slv[0].data [26] = \cross_to_slv[0].data[26]~output_o ;

assign \cross_to_slv[0].data [27] = \cross_to_slv[0].data[27]~output_o ;

assign \cross_to_slv[0].data [28] = \cross_to_slv[0].data[28]~output_o ;

assign \cross_to_slv[0].data [29] = \cross_to_slv[0].data[29]~output_o ;

assign \cross_to_slv[0].data [30] = \cross_to_slv[0].data[30]~output_o ;

assign \cross_to_slv[0].data [31] = \cross_to_slv[0].data[31]~output_o ;

assign \cross_to_slv[0].addr [0] = \cross_to_slv[0].addr[0]~output_o ;

assign \cross_to_slv[0].addr [1] = \cross_to_slv[0].addr[1]~output_o ;

assign \cross_to_slv[0].addr [2] = \cross_to_slv[0].addr[2]~output_o ;

assign \cross_to_slv[0].addr [3] = \cross_to_slv[0].addr[3]~output_o ;

assign \cross_to_slv[0].addr [4] = \cross_to_slv[0].addr[4]~output_o ;

assign \cross_to_slv[0].addr [5] = \cross_to_slv[0].addr[5]~output_o ;

assign \cross_to_slv[0].addr [6] = \cross_to_slv[0].addr[6]~output_o ;

assign \cross_to_slv[0].addr [7] = \cross_to_slv[0].addr[7]~output_o ;

assign \cross_to_slv[0].addr [8] = \cross_to_slv[0].addr[8]~output_o ;

assign \cross_to_slv[0].addr [9] = \cross_to_slv[0].addr[9]~output_o ;

assign \cross_to_slv[0].addr [10] = \cross_to_slv[0].addr[10]~output_o ;

assign \cross_to_slv[0].addr [11] = \cross_to_slv[0].addr[11]~output_o ;

assign \cross_to_slv[0].addr [12] = \cross_to_slv[0].addr[12]~output_o ;

assign \cross_to_slv[0].addr [13] = \cross_to_slv[0].addr[13]~output_o ;

assign \cross_to_slv[0].addr [14] = \cross_to_slv[0].addr[14]~output_o ;

assign \cross_to_slv[0].addr [15] = \cross_to_slv[0].addr[15]~output_o ;

assign \cross_to_slv[0].addr [16] = \cross_to_slv[0].addr[16]~output_o ;

assign \cross_to_slv[0].addr [17] = \cross_to_slv[0].addr[17]~output_o ;

assign \cross_to_slv[0].addr [18] = \cross_to_slv[0].addr[18]~output_o ;

assign \cross_to_slv[0].addr [19] = \cross_to_slv[0].addr[19]~output_o ;

assign \cross_to_slv[0].addr [20] = \cross_to_slv[0].addr[20]~output_o ;

assign \cross_to_slv[0].addr [21] = \cross_to_slv[0].addr[21]~output_o ;

assign \cross_to_slv[0].addr [22] = \cross_to_slv[0].addr[22]~output_o ;

assign \cross_to_slv[0].addr [23] = \cross_to_slv[0].addr[23]~output_o ;

assign \cross_to_slv[0].addr [24] = \cross_to_slv[0].addr[24]~output_o ;

assign \cross_to_slv[0].addr [25] = \cross_to_slv[0].addr[25]~output_o ;

assign \cross_to_slv[0].addr [26] = \cross_to_slv[0].addr[26]~output_o ;

assign \cross_to_slv[0].addr [27] = \cross_to_slv[0].addr[27]~output_o ;

assign \cross_to_slv[0].addr [28] = \cross_to_slv[0].addr[28]~output_o ;

assign \cross_to_slv[0].addr [29] = \cross_to_slv[0].addr[29]~output_o ;

assign \cross_to_slv[0].addr [30] = \cross_to_slv[0].addr[30]~output_o ;

assign \cross_to_slv[0].addr [31] = \cross_to_slv[0].addr[31]~output_o ;

assign \cross_to_slv[0].cmd  = \cross_to_slv[0].cmd~output_o ;

assign \cross_to_slv[0].req  = \cross_to_slv[0].req~output_o ;

assign \rd_to_mst[1].data [0] = \rd_to_mst[1].data[0]~output_o ;

assign \rd_to_mst[1].data [1] = \rd_to_mst[1].data[1]~output_o ;

assign \rd_to_mst[1].data [2] = \rd_to_mst[1].data[2]~output_o ;

assign \rd_to_mst[1].data [3] = \rd_to_mst[1].data[3]~output_o ;

assign \rd_to_mst[1].data [4] = \rd_to_mst[1].data[4]~output_o ;

assign \rd_to_mst[1].data [5] = \rd_to_mst[1].data[5]~output_o ;

assign \rd_to_mst[1].data [6] = \rd_to_mst[1].data[6]~output_o ;

assign \rd_to_mst[1].data [7] = \rd_to_mst[1].data[7]~output_o ;

assign \rd_to_mst[1].data [8] = \rd_to_mst[1].data[8]~output_o ;

assign \rd_to_mst[1].data [9] = \rd_to_mst[1].data[9]~output_o ;

assign \rd_to_mst[1].data [10] = \rd_to_mst[1].data[10]~output_o ;

assign \rd_to_mst[1].data [11] = \rd_to_mst[1].data[11]~output_o ;

assign \rd_to_mst[1].data [12] = \rd_to_mst[1].data[12]~output_o ;

assign \rd_to_mst[1].data [13] = \rd_to_mst[1].data[13]~output_o ;

assign \rd_to_mst[1].data [14] = \rd_to_mst[1].data[14]~output_o ;

assign \rd_to_mst[1].data [15] = \rd_to_mst[1].data[15]~output_o ;

assign \rd_to_mst[1].data [16] = \rd_to_mst[1].data[16]~output_o ;

assign \rd_to_mst[1].data [17] = \rd_to_mst[1].data[17]~output_o ;

assign \rd_to_mst[1].data [18] = \rd_to_mst[1].data[18]~output_o ;

assign \rd_to_mst[1].data [19] = \rd_to_mst[1].data[19]~output_o ;

assign \rd_to_mst[1].data [20] = \rd_to_mst[1].data[20]~output_o ;

assign \rd_to_mst[1].data [21] = \rd_to_mst[1].data[21]~output_o ;

assign \rd_to_mst[1].data [22] = \rd_to_mst[1].data[22]~output_o ;

assign \rd_to_mst[1].data [23] = \rd_to_mst[1].data[23]~output_o ;

assign \rd_to_mst[1].data [24] = \rd_to_mst[1].data[24]~output_o ;

assign \rd_to_mst[1].data [25] = \rd_to_mst[1].data[25]~output_o ;

assign \rd_to_mst[1].data [26] = \rd_to_mst[1].data[26]~output_o ;

assign \rd_to_mst[1].data [27] = \rd_to_mst[1].data[27]~output_o ;

assign \rd_to_mst[1].data [28] = \rd_to_mst[1].data[28]~output_o ;

assign \rd_to_mst[1].data [29] = \rd_to_mst[1].data[29]~output_o ;

assign \rd_to_mst[1].data [30] = \rd_to_mst[1].data[30]~output_o ;

assign \rd_to_mst[1].data [31] = \rd_to_mst[1].data[31]~output_o ;

assign \rd_to_mst[1].ack  = \rd_to_mst[1].ack~output_o ;

assign \rd_to_mst[0].data [0] = \rd_to_mst[0].data[0]~output_o ;

assign \rd_to_mst[0].data [1] = \rd_to_mst[0].data[1]~output_o ;

assign \rd_to_mst[0].data [2] = \rd_to_mst[0].data[2]~output_o ;

assign \rd_to_mst[0].data [3] = \rd_to_mst[0].data[3]~output_o ;

assign \rd_to_mst[0].data [4] = \rd_to_mst[0].data[4]~output_o ;

assign \rd_to_mst[0].data [5] = \rd_to_mst[0].data[5]~output_o ;

assign \rd_to_mst[0].data [6] = \rd_to_mst[0].data[6]~output_o ;

assign \rd_to_mst[0].data [7] = \rd_to_mst[0].data[7]~output_o ;

assign \rd_to_mst[0].data [8] = \rd_to_mst[0].data[8]~output_o ;

assign \rd_to_mst[0].data [9] = \rd_to_mst[0].data[9]~output_o ;

assign \rd_to_mst[0].data [10] = \rd_to_mst[0].data[10]~output_o ;

assign \rd_to_mst[0].data [11] = \rd_to_mst[0].data[11]~output_o ;

assign \rd_to_mst[0].data [12] = \rd_to_mst[0].data[12]~output_o ;

assign \rd_to_mst[0].data [13] = \rd_to_mst[0].data[13]~output_o ;

assign \rd_to_mst[0].data [14] = \rd_to_mst[0].data[14]~output_o ;

assign \rd_to_mst[0].data [15] = \rd_to_mst[0].data[15]~output_o ;

assign \rd_to_mst[0].data [16] = \rd_to_mst[0].data[16]~output_o ;

assign \rd_to_mst[0].data [17] = \rd_to_mst[0].data[17]~output_o ;

assign \rd_to_mst[0].data [18] = \rd_to_mst[0].data[18]~output_o ;

assign \rd_to_mst[0].data [19] = \rd_to_mst[0].data[19]~output_o ;

assign \rd_to_mst[0].data [20] = \rd_to_mst[0].data[20]~output_o ;

assign \rd_to_mst[0].data [21] = \rd_to_mst[0].data[21]~output_o ;

assign \rd_to_mst[0].data [22] = \rd_to_mst[0].data[22]~output_o ;

assign \rd_to_mst[0].data [23] = \rd_to_mst[0].data[23]~output_o ;

assign \rd_to_mst[0].data [24] = \rd_to_mst[0].data[24]~output_o ;

assign \rd_to_mst[0].data [25] = \rd_to_mst[0].data[25]~output_o ;

assign \rd_to_mst[0].data [26] = \rd_to_mst[0].data[26]~output_o ;

assign \rd_to_mst[0].data [27] = \rd_to_mst[0].data[27]~output_o ;

assign \rd_to_mst[0].data [28] = \rd_to_mst[0].data[28]~output_o ;

assign \rd_to_mst[0].data [29] = \rd_to_mst[0].data[29]~output_o ;

assign \rd_to_mst[0].data [30] = \rd_to_mst[0].data[30]~output_o ;

assign \rd_to_mst[0].data [31] = \rd_to_mst[0].data[31]~output_o ;

assign \rd_to_mst[0].ack  = \rd_to_mst[0].ack~output_o ;

assign mx0 = \mx0~output_o ;

assign mx1 = \mx1~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_NCEO~	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ~ALTERA_DATA0~	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_NCSO~	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_NCSO~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_NCSO~~ibuf_o ;


endmodule
