INFO: [VRFC 10-163] Analyzing VHDL file "/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.sim/sim_1/synth/func/xsim/cpu_fetch_testbench_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-3107] analyzing entity 'CustomCPU_v1_0_memory_bus'
INFO: [VRFC 10-3107] analyzing entity 'cache_register'
INFO: [VRFC 10-3107] analyzing entity 'memory_access_stage'
INFO: [VRFC 10-3107] analyzing entity 'pipeline_manager'
INFO: [VRFC 10-3107] analyzing entity 'program_counter'
INFO: [VRFC 10-3107] analyzing entity 'cache_block_spram'
INFO: [VRFC 10-3107] analyzing entity 'page_list_spram'
INFO: [VRFC 10-3107] analyzing entity 'register_array_dpram'
INFO: [VRFC 10-3107] analyzing entity 'execute_stage'
INFO: [VRFC 10-3107] analyzing entity 'fetch_stage_controller'
INFO: [VRFC 10-3107] analyzing entity 'cache_block_dist_mem_gen_v8_0_13_synth'
INFO: [VRFC 10-3107] analyzing entity 'page_list_dist_mem_gen_v8_0_13_synth'
INFO: [VRFC 10-3107] analyzing entity 'register_array_dist_mem_gen_v8_0_13_synth'
INFO: [VRFC 10-3107] analyzing entity 'cache_block_dist_mem_gen_v8_0_13'
INFO: [VRFC 10-3107] analyzing entity 'page_list_dist_mem_gen_v8_0_13'
INFO: [VRFC 10-3107] analyzing entity 'register_array_dist_mem_gen_v8_0_13'
INFO: [VRFC 10-3107] analyzing entity 'cache_block'
INFO: [VRFC 10-3107] analyzing entity 'page_list'
INFO: [VRFC 10-3107] analyzing entity 'register_array'
INFO: [VRFC 10-3107] analyzing entity 'cache'
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [VRFC 10-3107] analyzing entity 'decode_stage'
INFO: [VRFC 10-3107] analyzing entity 'memory_interface'
INFO: [VRFC 10-3107] analyzing entity 'CustomCPU_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/register_file_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_file_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/memory_interface_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_interface_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/memory_manager_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_manager_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/cache_register_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cache_register_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/fetch_stage_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fetch_stage_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/cpu_fetch_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cpu_fetch_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/decode_stage_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decode_stage_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/program_counter_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'program_counter_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/ALU_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/cache_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cache_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/execute_stage_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'execute_stage_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/memory_access_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_access_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/pipeline_manager_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline_manager_testbench'
