# Verilator Example

Verilator is verilog/systemverilog simulator. but the usage document is little. so i add this document when i try it.

<!-- TOC -->

- [Verilator Example](#verilator-example)
    - [exmaples](#exmaples)
        - [hello](#hello)
        - [waveform](#waveform)

<!-- /TOC -->

verilator verilog/systemverilog simulator example 

## exmaples

### hello

display "hello" to terminal using verilog $display function

### waveform

dump fst format waveform
