{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698827581846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698827581846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 16:33:01 2023 " "Processing started: Wed Nov 01 16:33:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698827581846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1698827581846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sobel_detector -c sobel_detector --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off sobel_detector -c sobel_detector --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1698827581846 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1698827582156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1698827582157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image/image_processing/sobel/verilog/rtl/sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /image/image_processing/sobel/verilog/rtl/sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "../rtl/sync_fifo.v" "" { Text "E:/image/image_processing/Sobel/Verilog/rtl/sync_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698827590508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698827590508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image/image_processing/sobel/verilog/rtl/sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file /image/image_processing/sobel/verilog/rtl/sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "../rtl/sqrt.v" "" { Text "E:/image/image_processing/Sobel/Verilog/rtl/sqrt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698827590508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698827590508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image/image_processing/sobel/verilog/rtl/sobel_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file /image/image_processing/sobel/verilog/rtl/sobel_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel_detector " "Found entity 1: sobel_detector" {  } { { "../rtl/sobel_detector.v" "" { Text "E:/image/image_processing/Sobel/Verilog/rtl/sobel_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698827590516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698827590516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image/image_processing/sobel/verilog/rtl/matrix_generate_3x3_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /image/image_processing/sobel/verilog/rtl/matrix_generate_3x3_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Matrix_Generate_3x3_8Bit " "Found entity 1: Matrix_Generate_3x3_8Bit" {  } { { "../rtl/Matrix_Generate_3x3_8Bit.v" "" { Text "E:/image/image_processing/Sobel/Verilog/rtl/Matrix_Generate_3x3_8Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698827590518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698827590518 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sobel_detector " "Elaborating entity \"sobel_detector\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1698827590548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Matrix_Generate_3x3_8Bit Matrix_Generate_3x3_8Bit:Matrix_Generate_3x3_8Bit " "Elaborating entity \"Matrix_Generate_3x3_8Bit\" for hierarchy \"Matrix_Generate_3x3_8Bit:Matrix_Generate_3x3_8Bit\"" {  } { { "../rtl/sobel_detector.v" "Matrix_Generate_3x3_8Bit" { Text "E:/image/image_processing/Sobel/Verilog/rtl/sobel_detector.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1698827590666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo Matrix_Generate_3x3_8Bit:Matrix_Generate_3x3_8Bit\|sync_fifo:sync_fifo_inst1 " "Elaborating entity \"sync_fifo\" for hierarchy \"Matrix_Generate_3x3_8Bit:Matrix_Generate_3x3_8Bit\|sync_fifo:sync_fifo_inst1\"" {  } { { "../rtl/Matrix_Generate_3x3_8Bit.v" "sync_fifo_inst1" { Text "E:/image/image_processing/Sobel/Verilog/rtl/Matrix_Generate_3x3_8Bit.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1698827590682 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "1024 8 sync_fifo.v(50) " "Verilog HDL assignment warning at sync_fifo.v(50): truncated value with size 1024 to match size of target (8)" {  } { { "../rtl/sync_fifo.v" "" { Text "E:/image/image_processing/Sobel/Verilog/rtl/sync_fifo.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1698827590705 "|sobel_detector|Matrix_Generate_3x3_8Bit:Matrix_Generate_3x3_8Bit|sync_fifo:sync_fifo_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt sqrt:sqrt_inst " "Elaborating entity \"sqrt\" for hierarchy \"sqrt:sqrt_inst\"" {  } { { "../rtl/sobel_detector.v" "sqrt_inst" { Text "E:/image/image_processing/Sobel/Verilog/rtl/sobel_detector.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1698827590708 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1698827590847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698827590877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 16:33:10 2023 " "Processing ended: Wed Nov 01 16:33:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698827590877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698827590877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698827590877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1698827590877 ""}
