
TemperatureSensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ea0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000468  08009040  08009040  0000a040  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080094a8  080094a8  0000b1d4  2**0
                  CONTENTS
  4 .ARM          00000008  080094a8  080094a8  0000a4a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080094b0  080094b0  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080094b0  080094b0  0000a4b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080094b4  080094b4  0000a4b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080094b8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b1d4  2**0
                  CONTENTS
 10 .bss          00000328  200001d4  200001d4  0000b1d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200004fc  200004fc  0000b1d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011cfb  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000244d  00000000  00000000  0001ceff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f98  00000000  00000000  0001f350  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c33  00000000  00000000  000202e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000228ed  00000000  00000000  00020f1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001477e  00000000  00000000  00043808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d5400  00000000  00000000  00057f86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012d386  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005330  00000000  00000000  0012d3cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007f  00000000  00000000  001326fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009028 	.word	0x08009028

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	08009028 	.word	0x08009028

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bb8:	b5b0      	push	{r4, r5, r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af02      	add	r7, sp, #8

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

	HAL_Init();
 8000bbe:	f000 fd41 	bl	8001644 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bc2:	f000 f933 	bl	8000e2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bc6:	f000 faaf 	bl	8001128 <MX_GPIO_Init>
  MX_DMA_Init();
 8000bca:	f000 fa8f 	bl	80010ec <MX_DMA_Init>
  MX_ADC1_Init();
 8000bce:	f000 f98f 	bl	8000ef0 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8000bd2:	f000 fa5b 	bl	800108c <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000bd6:	f000 fa0b 	bl	8000ff0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim3); // Start Timer3 (Trigger Source For ADC1)
 8000bda:	487e      	ldr	r0, [pc, #504]	@ (8000dd4 <main+0x21c>)
 8000bdc:	f004 fac2 	bl	8005164 <HAL_TIM_Base_Start>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000be0:	2100      	movs	r1, #0
 8000be2:	487d      	ldr	r0, [pc, #500]	@ (8000dd8 <main+0x220>)
 8000be4:	f001 fbae 	bl	8002344 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)AD_RES, 2);   // Start ADC Conversion
 8000be8:	2202      	movs	r2, #2
 8000bea:	497c      	ldr	r1, [pc, #496]	@ (8000ddc <main+0x224>)
 8000bec:	487a      	ldr	r0, [pc, #488]	@ (8000dd8 <main+0x220>)
 8000bee:	f000 ffa7 	bl	8001b40 <HAL_ADC_Start_DMA>
  sprintf(TxBuffer, "attempt!\r\n Here are calibration data:\r\n");
 8000bf2:	497b      	ldr	r1, [pc, #492]	@ (8000de0 <main+0x228>)
 8000bf4:	487b      	ldr	r0, [pc, #492]	@ (8000de4 <main+0x22c>)
 8000bf6:	f006 f8e9 	bl	8006dcc <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)TxBuffer, strlen(TxBuffer), HAL_MAX_DELAY);
 8000bfa:	487a      	ldr	r0, [pc, #488]	@ (8000de4 <main+0x22c>)
 8000bfc:	f7ff fb40 	bl	8000280 <strlen>
 8000c00:	4603      	mov	r3, r0
 8000c02:	b29a      	uxth	r2, r3
 8000c04:	f04f 33ff 	mov.w	r3, #4294967295
 8000c08:	4976      	ldr	r1, [pc, #472]	@ (8000de4 <main+0x22c>)
 8000c0a:	4877      	ldr	r0, [pc, #476]	@ (8000de8 <main+0x230>)
 8000c0c:	f004 ff4c 	bl	8005aa8 <HAL_UART_Transmit>
  sprintf(TxBuffer, "Vref_calib = %d\r\n", *V_REF_INT_CAL_ADDR);
 8000c10:	4b76      	ldr	r3, [pc, #472]	@ (8000dec <main+0x234>)
 8000c12:	881b      	ldrh	r3, [r3, #0]
 8000c14:	461a      	mov	r2, r3
 8000c16:	4976      	ldr	r1, [pc, #472]	@ (8000df0 <main+0x238>)
 8000c18:	4872      	ldr	r0, [pc, #456]	@ (8000de4 <main+0x22c>)
 8000c1a:	f006 f8d7 	bl	8006dcc <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)TxBuffer, strlen(TxBuffer), HAL_MAX_DELAY);
 8000c1e:	4871      	ldr	r0, [pc, #452]	@ (8000de4 <main+0x22c>)
 8000c20:	f7ff fb2e 	bl	8000280 <strlen>
 8000c24:	4603      	mov	r3, r0
 8000c26:	b29a      	uxth	r2, r3
 8000c28:	f04f 33ff 	mov.w	r3, #4294967295
 8000c2c:	496d      	ldr	r1, [pc, #436]	@ (8000de4 <main+0x22c>)
 8000c2e:	486e      	ldr	r0, [pc, #440]	@ (8000de8 <main+0x230>)
 8000c30:	f004 ff3a 	bl	8005aa8 <HAL_UART_Transmit>
  sprintf(TxBuffer, "TS_CAL1 = %d, TS_CAL2 = %d\r\n",*TS_CAL1_ADDR,*TS_CAL2_ADDR);
 8000c34:	4b6f      	ldr	r3, [pc, #444]	@ (8000df4 <main+0x23c>)
 8000c36:	881b      	ldrh	r3, [r3, #0]
 8000c38:	461a      	mov	r2, r3
 8000c3a:	4b6f      	ldr	r3, [pc, #444]	@ (8000df8 <main+0x240>)
 8000c3c:	881b      	ldrh	r3, [r3, #0]
 8000c3e:	496f      	ldr	r1, [pc, #444]	@ (8000dfc <main+0x244>)
 8000c40:	4868      	ldr	r0, [pc, #416]	@ (8000de4 <main+0x22c>)
 8000c42:	f006 f8c3 	bl	8006dcc <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)TxBuffer, strlen(TxBuffer), HAL_MAX_DELAY);
 8000c46:	4867      	ldr	r0, [pc, #412]	@ (8000de4 <main+0x22c>)
 8000c48:	f7ff fb1a 	bl	8000280 <strlen>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	b29a      	uxth	r2, r3
 8000c50:	f04f 33ff 	mov.w	r3, #4294967295
 8000c54:	4963      	ldr	r1, [pc, #396]	@ (8000de4 <main+0x22c>)
 8000c56:	4864      	ldr	r0, [pc, #400]	@ (8000de8 <main+0x230>)
 8000c58:	f004 ff26 	bl	8005aa8 <HAL_UART_Transmit>
  sprintf(TxBuffer, "T_slope = %f\r\n",TS_AVG_SLOPE);
 8000c5c:	4b66      	ldr	r3, [pc, #408]	@ (8000df8 <main+0x240>)
 8000c5e:	881b      	ldrh	r3, [r3, #0]
 8000c60:	ee07 3a90 	vmov	s15, r3
 8000c64:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000c68:	4b62      	ldr	r3, [pc, #392]	@ (8000df4 <main+0x23c>)
 8000c6a:	881b      	ldrh	r3, [r3, #0]
 8000c6c:	ee07 3a90 	vmov	s15, r3
 8000c70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000c74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c78:	ed9f 7a61 	vldr	s14, [pc, #388]	@ 8000e00 <main+0x248>
 8000c7c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000c80:	ee16 0a90 	vmov	r0, s13
 8000c84:	f7ff fc68 	bl	8000558 <__aeabi_f2d>
 8000c88:	4602      	mov	r2, r0
 8000c8a:	460b      	mov	r3, r1
 8000c8c:	495d      	ldr	r1, [pc, #372]	@ (8000e04 <main+0x24c>)
 8000c8e:	4855      	ldr	r0, [pc, #340]	@ (8000de4 <main+0x22c>)
 8000c90:	f006 f89c 	bl	8006dcc <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)TxBuffer, strlen(TxBuffer), HAL_MAX_DELAY);
 8000c94:	4853      	ldr	r0, [pc, #332]	@ (8000de4 <main+0x22c>)
 8000c96:	f7ff faf3 	bl	8000280 <strlen>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	b29a      	uxth	r2, r3
 8000c9e:	f04f 33ff 	mov.w	r3, #4294967295
 8000ca2:	4950      	ldr	r1, [pc, #320]	@ (8000de4 <main+0x22c>)
 8000ca4:	4850      	ldr	r0, [pc, #320]	@ (8000de8 <main+0x230>)
 8000ca6:	f004 feff 	bl	8005aa8 <HAL_UART_Transmit>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
      if(UpdateEvent){
 8000caa:	4b57      	ldr	r3, [pc, #348]	@ (8000e08 <main+0x250>)
 8000cac:	781b      	ldrb	r3, [r3, #0]
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d0fb      	beq.n	8000caa <main+0xf2>
          sprintf(TxBuffer, "ADC_CH1_raw = %d , ADC_CH2_raw = %d\r\n", AD_RES[1], AD_RES[0]);
 8000cb2:	4b4a      	ldr	r3, [pc, #296]	@ (8000ddc <main+0x224>)
 8000cb4:	885b      	ldrh	r3, [r3, #2]
 8000cb6:	461a      	mov	r2, r3
 8000cb8:	4b48      	ldr	r3, [pc, #288]	@ (8000ddc <main+0x224>)
 8000cba:	881b      	ldrh	r3, [r3, #0]
 8000cbc:	4953      	ldr	r1, [pc, #332]	@ (8000e0c <main+0x254>)
 8000cbe:	4849      	ldr	r0, [pc, #292]	@ (8000de4 <main+0x22c>)
 8000cc0:	f006 f884 	bl	8006dcc <siprintf>
          HAL_UART_Transmit(&huart2, (uint8_t*)TxBuffer, strlen(TxBuffer), HAL_MAX_DELAY);
 8000cc4:	4847      	ldr	r0, [pc, #284]	@ (8000de4 <main+0x22c>)
 8000cc6:	f7ff fadb 	bl	8000280 <strlen>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	b29a      	uxth	r2, r3
 8000cce:	f04f 33ff 	mov.w	r3, #4294967295
 8000cd2:	4944      	ldr	r1, [pc, #272]	@ (8000de4 <main+0x22c>)
 8000cd4:	4844      	ldr	r0, [pc, #272]	@ (8000de8 <main+0x230>)
 8000cd6:	f004 fee7 	bl	8005aa8 <HAL_UART_Transmit>
          Vdda_meas = VDDA_CALC(AD_RES[0]);
 8000cda:	4b44      	ldr	r3, [pc, #272]	@ (8000dec <main+0x234>)
 8000cdc:	881b      	ldrh	r3, [r3, #0]
 8000cde:	ee07 3a90 	vmov	s15, r3
 8000ce2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ce6:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8000e10 <main+0x258>
 8000cea:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000cee:	4b3b      	ldr	r3, [pc, #236]	@ (8000ddc <main+0x224>)
 8000cf0:	881b      	ldrh	r3, [r3, #0]
 8000cf2:	ee07 3a90 	vmov	s15, r3
 8000cf6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000cfa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000cfe:	eddf 6a45 	vldr	s13, [pc, #276]	@ 8000e14 <main+0x25c>
 8000d02:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d06:	4b44      	ldr	r3, [pc, #272]	@ (8000e18 <main+0x260>)
 8000d08:	edc3 7a00 	vstr	s15, [r3]
          Vref_meas = VREF_CALC(Vdda_meas, AD_RES[0]);
 8000d0c:	4b42      	ldr	r3, [pc, #264]	@ (8000e18 <main+0x260>)
 8000d0e:	edd3 7a00 	vldr	s15, [r3]
 8000d12:	eddf 6a42 	vldr	s13, [pc, #264]	@ 8000e1c <main+0x264>
 8000d16:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000d1a:	4b30      	ldr	r3, [pc, #192]	@ (8000ddc <main+0x224>)
 8000d1c:	881b      	ldrh	r3, [r3, #0]
 8000d1e:	ee07 3a90 	vmov	s15, r3
 8000d22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d2a:	4b3d      	ldr	r3, [pc, #244]	@ (8000e20 <main+0x268>)
 8000d2c:	edc3 7a00 	vstr	s15, [r3]
          Temperature_meas = TS_CALC(*V_REF_INT_CAL_ADDR * AD_RES[1] / AD_RES[0]);
 8000d30:	4b2e      	ldr	r3, [pc, #184]	@ (8000dec <main+0x234>)
 8000d32:	881b      	ldrh	r3, [r3, #0]
 8000d34:	461a      	mov	r2, r3
 8000d36:	4b29      	ldr	r3, [pc, #164]	@ (8000ddc <main+0x224>)
 8000d38:	885b      	ldrh	r3, [r3, #2]
 8000d3a:	fb02 f303 	mul.w	r3, r2, r3
 8000d3e:	4a27      	ldr	r2, [pc, #156]	@ (8000ddc <main+0x224>)
 8000d40:	8812      	ldrh	r2, [r2, #0]
 8000d42:	fb93 f3f2 	sdiv	r3, r3, r2
 8000d46:	4a2b      	ldr	r2, [pc, #172]	@ (8000df4 <main+0x23c>)
 8000d48:	8812      	ldrh	r2, [r2, #0]
 8000d4a:	1a9b      	subs	r3, r3, r2
 8000d4c:	ee07 3a90 	vmov	s15, r3
 8000d50:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d54:	4b28      	ldr	r3, [pc, #160]	@ (8000df8 <main+0x240>)
 8000d56:	881b      	ldrh	r3, [r3, #0]
 8000d58:	ee07 3a90 	vmov	s15, r3
 8000d5c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000d60:	4b24      	ldr	r3, [pc, #144]	@ (8000df4 <main+0x23c>)
 8000d62:	881b      	ldrh	r3, [r3, #0]
 8000d64:	ee07 3a90 	vmov	s15, r3
 8000d68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d6c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8000d70:	ed9f 6a23 	vldr	s12, [pc, #140]	@ 8000e00 <main+0x248>
 8000d74:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000d78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d7c:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8000d80:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000d84:	4b27      	ldr	r3, [pc, #156]	@ (8000e24 <main+0x26c>)
 8000d86:	edc3 7a00 	vstr	s15, [r3]
          sprintf(TxBuffer, "Vdda = %5.3f [V] , Temp = %4.2f [degC]\r\n", Vdda_meas, Temperature_meas);
 8000d8a:	4b23      	ldr	r3, [pc, #140]	@ (8000e18 <main+0x260>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f7ff fbe2 	bl	8000558 <__aeabi_f2d>
 8000d94:	4604      	mov	r4, r0
 8000d96:	460d      	mov	r5, r1
 8000d98:	4b22      	ldr	r3, [pc, #136]	@ (8000e24 <main+0x26c>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f7ff fbdb 	bl	8000558 <__aeabi_f2d>
 8000da2:	4602      	mov	r2, r0
 8000da4:	460b      	mov	r3, r1
 8000da6:	e9cd 2300 	strd	r2, r3, [sp]
 8000daa:	4622      	mov	r2, r4
 8000dac:	462b      	mov	r3, r5
 8000dae:	491e      	ldr	r1, [pc, #120]	@ (8000e28 <main+0x270>)
 8000db0:	480c      	ldr	r0, [pc, #48]	@ (8000de4 <main+0x22c>)
 8000db2:	f006 f80b 	bl	8006dcc <siprintf>
          HAL_UART_Transmit(&huart2, (uint8_t*)TxBuffer, strlen(TxBuffer), HAL_MAX_DELAY);
 8000db6:	480b      	ldr	r0, [pc, #44]	@ (8000de4 <main+0x22c>)
 8000db8:	f7ff fa62 	bl	8000280 <strlen>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	b29a      	uxth	r2, r3
 8000dc0:	f04f 33ff 	mov.w	r3, #4294967295
 8000dc4:	4907      	ldr	r1, [pc, #28]	@ (8000de4 <main+0x22c>)
 8000dc6:	4808      	ldr	r0, [pc, #32]	@ (8000de8 <main+0x230>)
 8000dc8:	f004 fe6e 	bl	8005aa8 <HAL_UART_Transmit>
          UpdateEvent = 0;
 8000dcc:	4b0e      	ldr	r3, [pc, #56]	@ (8000e08 <main+0x250>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	701a      	strb	r2, [r3, #0]
      if(UpdateEvent){
 8000dd2:	e76a      	b.n	8000caa <main+0xf2>
 8000dd4:	20000284 	.word	0x20000284
 8000dd8:	200001f0 	.word	0x200001f0
 8000ddc:	2000035c 	.word	0x2000035c
 8000de0:	08009040 	.word	0x08009040
 8000de4:	2000036c 	.word	0x2000036c
 8000de8:	200002d0 	.word	0x200002d0
 8000dec:	1ffff7ba 	.word	0x1ffff7ba
 8000df0:	08009068 	.word	0x08009068
 8000df4:	1ffff7b8 	.word	0x1ffff7b8
 8000df8:	1ffff7c2 	.word	0x1ffff7c2
 8000dfc:	0800907c 	.word	0x0800907c
 8000e00:	42a00000 	.word	0x42a00000
 8000e04:	0800909c 	.word	0x0800909c
 8000e08:	20000358 	.word	0x20000358
 8000e0c:	080090ac 	.word	0x080090ac
 8000e10:	454e4000 	.word	0x454e4000
 8000e14:	447a0000 	.word	0x447a0000
 8000e18:	20000364 	.word	0x20000364
 8000e1c:	457ff000 	.word	0x457ff000
 8000e20:	20000368 	.word	0x20000368
 8000e24:	20000360 	.word	0x20000360
 8000e28:	080090d4 	.word	0x080090d4

08000e2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b0a6      	sub	sp, #152	@ 0x98
 8000e30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e32:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000e36:	2228      	movs	r2, #40	@ 0x28
 8000e38:	2100      	movs	r1, #0
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f006 f829 	bl	8006e92 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e40:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000e44:	2200      	movs	r2, #0
 8000e46:	601a      	str	r2, [r3, #0]
 8000e48:	605a      	str	r2, [r3, #4]
 8000e4a:	609a      	str	r2, [r3, #8]
 8000e4c:	60da      	str	r2, [r3, #12]
 8000e4e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e50:	1d3b      	adds	r3, r7, #4
 8000e52:	2258      	movs	r2, #88	@ 0x58
 8000e54:	2100      	movs	r1, #0
 8000e56:	4618      	mov	r0, r3
 8000e58:	f006 f81b 	bl	8006e92 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000e60:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000e64:	677b      	str	r3, [r7, #116]	@ 0x74
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e66:	2301      	movs	r3, #1
 8000e68:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e6a:	2302      	movs	r3, #2
 8000e6c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e70:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e74:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL3;
 8000e78:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8000e7c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000e80:	2300      	movs	r3, #0
 8000e82:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e86:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f002 fc80 	bl	8003790 <HAL_RCC_OscConfig>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d001      	beq.n	8000e9a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000e96:	f000 f9a3 	bl	80011e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e9a:	230f      	movs	r3, #15
 8000e9c:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e9e:	2302      	movs	r3, #2
 8000ea0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000eae:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000eb2:	2100      	movs	r1, #0
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f003 fcbf 	bl	8004838 <HAL_RCC_ClockConfig>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d001      	beq.n	8000ec4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000ec0:	f000 f98e 	bl	80011e0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM34;
 8000ec4:	4b09      	ldr	r3, [pc, #36]	@ (8000eec <SystemClock_Config+0xc0>)
 8000ec6:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ed0:	1d3b      	adds	r3, r7, #4
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f003 fed0 	bl	8004c78 <HAL_RCCEx_PeriphCLKConfig>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d001      	beq.n	8000ee2 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000ede:	f000 f97f 	bl	80011e0 <Error_Handler>
  }
}
 8000ee2:	bf00      	nop
 8000ee4:	3798      	adds	r7, #152	@ 0x98
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	00200002 	.word	0x00200002

08000ef0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b08a      	sub	sp, #40	@ 0x28
 8000ef4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000ef6:	f107 031c 	add.w	r3, r7, #28
 8000efa:	2200      	movs	r2, #0
 8000efc:	601a      	str	r2, [r3, #0]
 8000efe:	605a      	str	r2, [r3, #4]
 8000f00:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f02:	1d3b      	adds	r3, r7, #4
 8000f04:	2200      	movs	r2, #0
 8000f06:	601a      	str	r2, [r3, #0]
 8000f08:	605a      	str	r2, [r3, #4]
 8000f0a:	609a      	str	r2, [r3, #8]
 8000f0c:	60da      	str	r2, [r3, #12]
 8000f0e:	611a      	str	r2, [r3, #16]
 8000f10:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f12:	4b36      	ldr	r3, [pc, #216]	@ (8000fec <MX_ADC1_Init+0xfc>)
 8000f14:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000f18:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f1a:	4b34      	ldr	r3, [pc, #208]	@ (8000fec <MX_ADC1_Init+0xfc>)
 8000f1c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000f20:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f22:	4b32      	ldr	r3, [pc, #200]	@ (8000fec <MX_ADC1_Init+0xfc>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000f28:	4b30      	ldr	r3, [pc, #192]	@ (8000fec <MX_ADC1_Init+0xfc>)
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f2e:	4b2f      	ldr	r3, [pc, #188]	@ (8000fec <MX_ADC1_Init+0xfc>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f34:	4b2d      	ldr	r3, [pc, #180]	@ (8000fec <MX_ADC1_Init+0xfc>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_FALLING;
 8000f3c:	4b2b      	ldr	r3, [pc, #172]	@ (8000fec <MX_ADC1_Init+0xfc>)
 8000f3e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000f42:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8000f44:	4b29      	ldr	r3, [pc, #164]	@ (8000fec <MX_ADC1_Init+0xfc>)
 8000f46:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f4a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f4c:	4b27      	ldr	r3, [pc, #156]	@ (8000fec <MX_ADC1_Init+0xfc>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000f52:	4b26      	ldr	r3, [pc, #152]	@ (8000fec <MX_ADC1_Init+0xfc>)
 8000f54:	2202      	movs	r2, #2
 8000f56:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f58:	4b24      	ldr	r3, [pc, #144]	@ (8000fec <MX_ADC1_Init+0xfc>)
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f60:	4b22      	ldr	r3, [pc, #136]	@ (8000fec <MX_ADC1_Init+0xfc>)
 8000f62:	2204      	movs	r2, #4
 8000f64:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f66:	4b21      	ldr	r3, [pc, #132]	@ (8000fec <MX_ADC1_Init+0xfc>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000f6c:	4b1f      	ldr	r3, [pc, #124]	@ (8000fec <MX_ADC1_Init+0xfc>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f72:	481e      	ldr	r0, [pc, #120]	@ (8000fec <MX_ADC1_Init+0xfc>)
 8000f74:	f000 fbea 	bl	800174c <HAL_ADC_Init>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d001      	beq.n	8000f82 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000f7e:	f000 f92f 	bl	80011e0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000f82:	2300      	movs	r3, #0
 8000f84:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000f86:	f107 031c 	add.w	r3, r7, #28
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	4817      	ldr	r0, [pc, #92]	@ (8000fec <MX_ADC1_Init+0xfc>)
 8000f8e:	f001 fd5d 	bl	8002a4c <HAL_ADCEx_MultiModeConfigChannel>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d001      	beq.n	8000f9c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000f98:	f000 f922 	bl	80011e0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000f9c:	2312      	movs	r3, #18
 8000f9e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_601CYCLES_5;
 8000fa8:	2307      	movs	r3, #7
 8000faa:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000fac:	2300      	movs	r3, #0
 8000fae:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fb4:	1d3b      	adds	r3, r7, #4
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	480c      	ldr	r0, [pc, #48]	@ (8000fec <MX_ADC1_Init+0xfc>)
 8000fba:	f001 fa5d 	bl	8002478 <HAL_ADC_ConfigChannel>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d001      	beq.n	8000fc8 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000fc4:	f000 f90c 	bl	80011e0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000fc8:	2310      	movs	r3, #16
 8000fca:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000fcc:	2302      	movs	r3, #2
 8000fce:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fd0:	1d3b      	adds	r3, r7, #4
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	4805      	ldr	r0, [pc, #20]	@ (8000fec <MX_ADC1_Init+0xfc>)
 8000fd6:	f001 fa4f 	bl	8002478 <HAL_ADC_ConfigChannel>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <MX_ADC1_Init+0xf4>
  {
    Error_Handler();
 8000fe0:	f000 f8fe 	bl	80011e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fe4:	bf00      	nop
 8000fe6:	3728      	adds	r7, #40	@ 0x28
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	200001f0 	.word	0x200001f0

08000ff0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b088      	sub	sp, #32
 8000ff4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ff6:	f107 0310 	add.w	r3, r7, #16
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	601a      	str	r2, [r3, #0]
 8000ffe:	605a      	str	r2, [r3, #4]
 8001000:	609a      	str	r2, [r3, #8]
 8001002:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001004:	1d3b      	adds	r3, r7, #4
 8001006:	2200      	movs	r2, #0
 8001008:	601a      	str	r2, [r3, #0]
 800100a:	605a      	str	r2, [r3, #4]
 800100c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800100e:	4b1d      	ldr	r3, [pc, #116]	@ (8001084 <MX_TIM3_Init+0x94>)
 8001010:	4a1d      	ldr	r2, [pc, #116]	@ (8001088 <MX_TIM3_Init+0x98>)
 8001012:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 28;
 8001014:	4b1b      	ldr	r3, [pc, #108]	@ (8001084 <MX_TIM3_Init+0x94>)
 8001016:	221c      	movs	r2, #28
 8001018:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800101a:	4b1a      	ldr	r3, [pc, #104]	@ (8001084 <MX_TIM3_Init+0x94>)
 800101c:	2200      	movs	r2, #0
 800101e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 17140;
 8001020:	4b18      	ldr	r3, [pc, #96]	@ (8001084 <MX_TIM3_Init+0x94>)
 8001022:	f244 22f4 	movw	r2, #17140	@ 0x42f4
 8001026:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001028:	4b16      	ldr	r3, [pc, #88]	@ (8001084 <MX_TIM3_Init+0x94>)
 800102a:	2200      	movs	r2, #0
 800102c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800102e:	4b15      	ldr	r3, [pc, #84]	@ (8001084 <MX_TIM3_Init+0x94>)
 8001030:	2280      	movs	r2, #128	@ 0x80
 8001032:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001034:	4813      	ldr	r0, [pc, #76]	@ (8001084 <MX_TIM3_Init+0x94>)
 8001036:	f004 f83d 	bl	80050b4 <HAL_TIM_Base_Init>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001040:	f000 f8ce 	bl	80011e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001044:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001048:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800104a:	f107 0310 	add.w	r3, r7, #16
 800104e:	4619      	mov	r1, r3
 8001050:	480c      	ldr	r0, [pc, #48]	@ (8001084 <MX_TIM3_Init+0x94>)
 8001052:	f004 f9f1 	bl	8005438 <HAL_TIM_ConfigClockSource>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d001      	beq.n	8001060 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800105c:	f000 f8c0 	bl	80011e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001060:	2320      	movs	r3, #32
 8001062:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001064:	2300      	movs	r3, #0
 8001066:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001068:	1d3b      	adds	r3, r7, #4
 800106a:	4619      	mov	r1, r3
 800106c:	4805      	ldr	r0, [pc, #20]	@ (8001084 <MX_TIM3_Init+0x94>)
 800106e:	f004 fc23 	bl	80058b8 <HAL_TIMEx_MasterConfigSynchronization>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d001      	beq.n	800107c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001078:	f000 f8b2 	bl	80011e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800107c:	bf00      	nop
 800107e:	3720      	adds	r7, #32
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	20000284 	.word	0x20000284
 8001088:	40000400 	.word	0x40000400

0800108c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001090:	4b14      	ldr	r3, [pc, #80]	@ (80010e4 <MX_USART2_UART_Init+0x58>)
 8001092:	4a15      	ldr	r2, [pc, #84]	@ (80010e8 <MX_USART2_UART_Init+0x5c>)
 8001094:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8001096:	4b13      	ldr	r3, [pc, #76]	@ (80010e4 <MX_USART2_UART_Init+0x58>)
 8001098:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 800109c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800109e:	4b11      	ldr	r3, [pc, #68]	@ (80010e4 <MX_USART2_UART_Init+0x58>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010a4:	4b0f      	ldr	r3, [pc, #60]	@ (80010e4 <MX_USART2_UART_Init+0x58>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010aa:	4b0e      	ldr	r3, [pc, #56]	@ (80010e4 <MX_USART2_UART_Init+0x58>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010b0:	4b0c      	ldr	r3, [pc, #48]	@ (80010e4 <MX_USART2_UART_Init+0x58>)
 80010b2:	220c      	movs	r2, #12
 80010b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010b6:	4b0b      	ldr	r3, [pc, #44]	@ (80010e4 <MX_USART2_UART_Init+0x58>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010bc:	4b09      	ldr	r3, [pc, #36]	@ (80010e4 <MX_USART2_UART_Init+0x58>)
 80010be:	2200      	movs	r2, #0
 80010c0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010c2:	4b08      	ldr	r3, [pc, #32]	@ (80010e4 <MX_USART2_UART_Init+0x58>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010c8:	4b06      	ldr	r3, [pc, #24]	@ (80010e4 <MX_USART2_UART_Init+0x58>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010ce:	4805      	ldr	r0, [pc, #20]	@ (80010e4 <MX_USART2_UART_Init+0x58>)
 80010d0:	f004 fc9c 	bl	8005a0c <HAL_UART_Init>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80010da:	f000 f881 	bl	80011e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010de:	bf00      	nop
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	200002d0 	.word	0x200002d0
 80010e8:	40004400 	.word	0x40004400

080010ec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80010f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001124 <MX_DMA_Init+0x38>)
 80010f4:	695b      	ldr	r3, [r3, #20]
 80010f6:	4a0b      	ldr	r2, [pc, #44]	@ (8001124 <MX_DMA_Init+0x38>)
 80010f8:	f043 0301 	orr.w	r3, r3, #1
 80010fc:	6153      	str	r3, [r2, #20]
 80010fe:	4b09      	ldr	r3, [pc, #36]	@ (8001124 <MX_DMA_Init+0x38>)
 8001100:	695b      	ldr	r3, [r3, #20]
 8001102:	f003 0301 	and.w	r3, r3, #1
 8001106:	607b      	str	r3, [r7, #4]
 8001108:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800110a:	2200      	movs	r2, #0
 800110c:	2100      	movs	r1, #0
 800110e:	200b      	movs	r0, #11
 8001110:	f001 ff99 	bl	8003046 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001114:	200b      	movs	r0, #11
 8001116:	f001 ffb2 	bl	800307e <HAL_NVIC_EnableIRQ>

}
 800111a:	bf00      	nop
 800111c:	3708      	adds	r7, #8
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	40021000 	.word	0x40021000

08001128 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b088      	sub	sp, #32
 800112c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800112e:	f107 030c 	add.w	r3, r7, #12
 8001132:	2200      	movs	r2, #0
 8001134:	601a      	str	r2, [r3, #0]
 8001136:	605a      	str	r2, [r3, #4]
 8001138:	609a      	str	r2, [r3, #8]
 800113a:	60da      	str	r2, [r3, #12]
 800113c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800113e:	4b1e      	ldr	r3, [pc, #120]	@ (80011b8 <MX_GPIO_Init+0x90>)
 8001140:	695b      	ldr	r3, [r3, #20]
 8001142:	4a1d      	ldr	r2, [pc, #116]	@ (80011b8 <MX_GPIO_Init+0x90>)
 8001144:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001148:	6153      	str	r3, [r2, #20]
 800114a:	4b1b      	ldr	r3, [pc, #108]	@ (80011b8 <MX_GPIO_Init+0x90>)
 800114c:	695b      	ldr	r3, [r3, #20]
 800114e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001152:	60bb      	str	r3, [r7, #8]
 8001154:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001156:	4b18      	ldr	r3, [pc, #96]	@ (80011b8 <MX_GPIO_Init+0x90>)
 8001158:	695b      	ldr	r3, [r3, #20]
 800115a:	4a17      	ldr	r2, [pc, #92]	@ (80011b8 <MX_GPIO_Init+0x90>)
 800115c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001160:	6153      	str	r3, [r2, #20]
 8001162:	4b15      	ldr	r3, [pc, #84]	@ (80011b8 <MX_GPIO_Init+0x90>)
 8001164:	695b      	ldr	r3, [r3, #20]
 8001166:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800116a:	607b      	str	r3, [r7, #4]
 800116c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800116e:	4b12      	ldr	r3, [pc, #72]	@ (80011b8 <MX_GPIO_Init+0x90>)
 8001170:	695b      	ldr	r3, [r3, #20]
 8001172:	4a11      	ldr	r2, [pc, #68]	@ (80011b8 <MX_GPIO_Init+0x90>)
 8001174:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001178:	6153      	str	r3, [r2, #20]
 800117a:	4b0f      	ldr	r3, [pc, #60]	@ (80011b8 <MX_GPIO_Init+0x90>)
 800117c:	695b      	ldr	r3, [r3, #20]
 800117e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001182:	603b      	str	r3, [r7, #0]
 8001184:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001186:	2200      	movs	r2, #0
 8001188:	2120      	movs	r1, #32
 800118a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800118e:	f002 facd 	bl	800372c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001192:	2320      	movs	r3, #32
 8001194:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001196:	2301      	movs	r3, #1
 8001198:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119a:	2300      	movs	r3, #0
 800119c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800119e:	2300      	movs	r3, #0
 80011a0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80011a2:	f107 030c 	add.w	r3, r7, #12
 80011a6:	4619      	mov	r1, r3
 80011a8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011ac:	f002 f934 	bl	8003418 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80011b0:	bf00      	nop
 80011b2:	3720      	adds	r7, #32
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	40021000 	.word	0x40021000

080011bc <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
    HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin); // Toggle Interrupt Rate Indicator Pin
 80011c4:	2120      	movs	r1, #32
 80011c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011ca:	f002 fac7 	bl	800375c <HAL_GPIO_TogglePin>
    UpdateEvent = 1;
 80011ce:	4b03      	ldr	r3, [pc, #12]	@ (80011dc <HAL_ADC_ConvCpltCallback+0x20>)
 80011d0:	2201      	movs	r2, #1
 80011d2:	701a      	strb	r2, [r3, #0]
}
 80011d4:	bf00      	nop
 80011d6:	3708      	adds	r7, #8
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	20000358 	.word	0x20000358

080011e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011e4:	b672      	cpsid	i
}
 80011e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011e8:	bf00      	nop
 80011ea:	e7fd      	b.n	80011e8 <Error_Handler+0x8>

080011ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b083      	sub	sp, #12
 80011f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001230 <HAL_MspInit+0x44>)
 80011f4:	699b      	ldr	r3, [r3, #24]
 80011f6:	4a0e      	ldr	r2, [pc, #56]	@ (8001230 <HAL_MspInit+0x44>)
 80011f8:	f043 0301 	orr.w	r3, r3, #1
 80011fc:	6193      	str	r3, [r2, #24]
 80011fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001230 <HAL_MspInit+0x44>)
 8001200:	699b      	ldr	r3, [r3, #24]
 8001202:	f003 0301 	and.w	r3, r3, #1
 8001206:	607b      	str	r3, [r7, #4]
 8001208:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800120a:	4b09      	ldr	r3, [pc, #36]	@ (8001230 <HAL_MspInit+0x44>)
 800120c:	69db      	ldr	r3, [r3, #28]
 800120e:	4a08      	ldr	r2, [pc, #32]	@ (8001230 <HAL_MspInit+0x44>)
 8001210:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001214:	61d3      	str	r3, [r2, #28]
 8001216:	4b06      	ldr	r3, [pc, #24]	@ (8001230 <HAL_MspInit+0x44>)
 8001218:	69db      	ldr	r3, [r3, #28]
 800121a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800121e:	603b      	str	r3, [r7, #0]
 8001220:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001222:	bf00      	nop
 8001224:	370c      	adds	r7, #12
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	40021000 	.word	0x40021000

08001234 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001244:	d13b      	bne.n	80012be <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001246:	4b20      	ldr	r3, [pc, #128]	@ (80012c8 <HAL_ADC_MspInit+0x94>)
 8001248:	695b      	ldr	r3, [r3, #20]
 800124a:	4a1f      	ldr	r2, [pc, #124]	@ (80012c8 <HAL_ADC_MspInit+0x94>)
 800124c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001250:	6153      	str	r3, [r2, #20]
 8001252:	4b1d      	ldr	r3, [pc, #116]	@ (80012c8 <HAL_ADC_MspInit+0x94>)
 8001254:	695b      	ldr	r3, [r3, #20]
 8001256:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800125a:	60fb      	str	r3, [r7, #12]
 800125c:	68fb      	ldr	r3, [r7, #12]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800125e:	4b1b      	ldr	r3, [pc, #108]	@ (80012cc <HAL_ADC_MspInit+0x98>)
 8001260:	4a1b      	ldr	r2, [pc, #108]	@ (80012d0 <HAL_ADC_MspInit+0x9c>)
 8001262:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001264:	4b19      	ldr	r3, [pc, #100]	@ (80012cc <HAL_ADC_MspInit+0x98>)
 8001266:	2200      	movs	r2, #0
 8001268:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800126a:	4b18      	ldr	r3, [pc, #96]	@ (80012cc <HAL_ADC_MspInit+0x98>)
 800126c:	2200      	movs	r2, #0
 800126e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001270:	4b16      	ldr	r3, [pc, #88]	@ (80012cc <HAL_ADC_MspInit+0x98>)
 8001272:	2280      	movs	r2, #128	@ 0x80
 8001274:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001276:	4b15      	ldr	r3, [pc, #84]	@ (80012cc <HAL_ADC_MspInit+0x98>)
 8001278:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800127c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800127e:	4b13      	ldr	r3, [pc, #76]	@ (80012cc <HAL_ADC_MspInit+0x98>)
 8001280:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001284:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001286:	4b11      	ldr	r3, [pc, #68]	@ (80012cc <HAL_ADC_MspInit+0x98>)
 8001288:	2220      	movs	r2, #32
 800128a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800128c:	4b0f      	ldr	r3, [pc, #60]	@ (80012cc <HAL_ADC_MspInit+0x98>)
 800128e:	2200      	movs	r2, #0
 8001290:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001292:	480e      	ldr	r0, [pc, #56]	@ (80012cc <HAL_ADC_MspInit+0x98>)
 8001294:	f001 ff0d 	bl	80030b2 <HAL_DMA_Init>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d001      	beq.n	80012a2 <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 800129e:	f7ff ff9f 	bl	80011e0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	4a09      	ldr	r2, [pc, #36]	@ (80012cc <HAL_ADC_MspInit+0x98>)
 80012a6:	639a      	str	r2, [r3, #56]	@ 0x38
 80012a8:	4a08      	ldr	r2, [pc, #32]	@ (80012cc <HAL_ADC_MspInit+0x98>)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	6253      	str	r3, [r2, #36]	@ 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80012ae:	2200      	movs	r2, #0
 80012b0:	2100      	movs	r1, #0
 80012b2:	2012      	movs	r0, #18
 80012b4:	f001 fec7 	bl	8003046 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80012b8:	2012      	movs	r0, #18
 80012ba:	f001 fee0 	bl	800307e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80012be:	bf00      	nop
 80012c0:	3710      	adds	r7, #16
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	40021000 	.word	0x40021000
 80012cc:	20000240 	.word	0x20000240
 80012d0:	40020008 	.word	0x40020008

080012d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b084      	sub	sp, #16
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001318 <HAL_TIM_Base_MspInit+0x44>)
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d113      	bne.n	800130e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80012e6:	4b0d      	ldr	r3, [pc, #52]	@ (800131c <HAL_TIM_Base_MspInit+0x48>)
 80012e8:	69db      	ldr	r3, [r3, #28]
 80012ea:	4a0c      	ldr	r2, [pc, #48]	@ (800131c <HAL_TIM_Base_MspInit+0x48>)
 80012ec:	f043 0302 	orr.w	r3, r3, #2
 80012f0:	61d3      	str	r3, [r2, #28]
 80012f2:	4b0a      	ldr	r3, [pc, #40]	@ (800131c <HAL_TIM_Base_MspInit+0x48>)
 80012f4:	69db      	ldr	r3, [r3, #28]
 80012f6:	f003 0302 	and.w	r3, r3, #2
 80012fa:	60fb      	str	r3, [r7, #12]
 80012fc:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80012fe:	2200      	movs	r2, #0
 8001300:	2100      	movs	r1, #0
 8001302:	201d      	movs	r0, #29
 8001304:	f001 fe9f 	bl	8003046 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001308:	201d      	movs	r0, #29
 800130a:	f001 feb8 	bl	800307e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800130e:	bf00      	nop
 8001310:	3710      	adds	r7, #16
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	40000400 	.word	0x40000400
 800131c:	40021000 	.word	0x40021000

08001320 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b08a      	sub	sp, #40	@ 0x28
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001328:	f107 0314 	add.w	r3, r7, #20
 800132c:	2200      	movs	r2, #0
 800132e:	601a      	str	r2, [r3, #0]
 8001330:	605a      	str	r2, [r3, #4]
 8001332:	609a      	str	r2, [r3, #8]
 8001334:	60da      	str	r2, [r3, #12]
 8001336:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4a17      	ldr	r2, [pc, #92]	@ (800139c <HAL_UART_MspInit+0x7c>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d128      	bne.n	8001394 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001342:	4b17      	ldr	r3, [pc, #92]	@ (80013a0 <HAL_UART_MspInit+0x80>)
 8001344:	69db      	ldr	r3, [r3, #28]
 8001346:	4a16      	ldr	r2, [pc, #88]	@ (80013a0 <HAL_UART_MspInit+0x80>)
 8001348:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800134c:	61d3      	str	r3, [r2, #28]
 800134e:	4b14      	ldr	r3, [pc, #80]	@ (80013a0 <HAL_UART_MspInit+0x80>)
 8001350:	69db      	ldr	r3, [r3, #28]
 8001352:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001356:	613b      	str	r3, [r7, #16]
 8001358:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800135a:	4b11      	ldr	r3, [pc, #68]	@ (80013a0 <HAL_UART_MspInit+0x80>)
 800135c:	695b      	ldr	r3, [r3, #20]
 800135e:	4a10      	ldr	r2, [pc, #64]	@ (80013a0 <HAL_UART_MspInit+0x80>)
 8001360:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001364:	6153      	str	r3, [r2, #20]
 8001366:	4b0e      	ldr	r3, [pc, #56]	@ (80013a0 <HAL_UART_MspInit+0x80>)
 8001368:	695b      	ldr	r3, [r3, #20]
 800136a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800136e:	60fb      	str	r3, [r7, #12]
 8001370:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001372:	230c      	movs	r3, #12
 8001374:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001376:	2302      	movs	r3, #2
 8001378:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137a:	2300      	movs	r3, #0
 800137c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800137e:	2303      	movs	r3, #3
 8001380:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001382:	2307      	movs	r3, #7
 8001384:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001386:	f107 0314 	add.w	r3, r7, #20
 800138a:	4619      	mov	r1, r3
 800138c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001390:	f002 f842 	bl	8003418 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001394:	bf00      	nop
 8001396:	3728      	adds	r7, #40	@ 0x28
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	40004400 	.word	0x40004400
 80013a0:	40021000 	.word	0x40021000

080013a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013a8:	bf00      	nop
 80013aa:	e7fd      	b.n	80013a8 <NMI_Handler+0x4>

080013ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013b0:	bf00      	nop
 80013b2:	e7fd      	b.n	80013b0 <HardFault_Handler+0x4>

080013b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013b8:	bf00      	nop
 80013ba:	e7fd      	b.n	80013b8 <MemManage_Handler+0x4>

080013bc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013c0:	bf00      	nop
 80013c2:	e7fd      	b.n	80013c0 <BusFault_Handler+0x4>

080013c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013c8:	bf00      	nop
 80013ca:	e7fd      	b.n	80013c8 <UsageFault_Handler+0x4>

080013cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013d0:	bf00      	nop
 80013d2:	46bd      	mov	sp, r7
 80013d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d8:	4770      	bx	lr

080013da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013da:	b480      	push	{r7}
 80013dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013de:	bf00      	nop
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr

080013e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013ec:	bf00      	nop
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr

080013f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013f6:	b580      	push	{r7, lr}
 80013f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013fa:	f000 f969 	bl	80016d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013fe:	bf00      	nop
 8001400:	bd80      	pop	{r7, pc}
	...

08001404 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001408:	4802      	ldr	r0, [pc, #8]	@ (8001414 <DMA1_Channel1_IRQHandler+0x10>)
 800140a:	f001 fef8 	bl	80031fe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800140e:	bf00      	nop
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	20000240 	.word	0x20000240

08001418 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800141c:	4802      	ldr	r0, [pc, #8]	@ (8001428 <ADC1_2_IRQHandler+0x10>)
 800141e:	f000 fcab 	bl	8001d78 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001422:	bf00      	nop
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	200001f0 	.word	0x200001f0

0800142c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001430:	4802      	ldr	r0, [pc, #8]	@ (800143c <TIM3_IRQHandler+0x10>)
 8001432:	f003 feff 	bl	8005234 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001436:	bf00      	nop
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	20000284 	.word	0x20000284

08001440 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  return 1;
 8001444:	2301      	movs	r3, #1
}
 8001446:	4618      	mov	r0, r3
 8001448:	46bd      	mov	sp, r7
 800144a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144e:	4770      	bx	lr

08001450 <_kill>:

int _kill(int pid, int sig)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
 8001458:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800145a:	f005 fd6d 	bl	8006f38 <__errno>
 800145e:	4603      	mov	r3, r0
 8001460:	2216      	movs	r2, #22
 8001462:	601a      	str	r2, [r3, #0]
  return -1;
 8001464:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001468:	4618      	mov	r0, r3
 800146a:	3708      	adds	r7, #8
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}

08001470 <_exit>:

void _exit (int status)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001478:	f04f 31ff 	mov.w	r1, #4294967295
 800147c:	6878      	ldr	r0, [r7, #4]
 800147e:	f7ff ffe7 	bl	8001450 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001482:	bf00      	nop
 8001484:	e7fd      	b.n	8001482 <_exit+0x12>

08001486 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001486:	b580      	push	{r7, lr}
 8001488:	b086      	sub	sp, #24
 800148a:	af00      	add	r7, sp, #0
 800148c:	60f8      	str	r0, [r7, #12]
 800148e:	60b9      	str	r1, [r7, #8]
 8001490:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001492:	2300      	movs	r3, #0
 8001494:	617b      	str	r3, [r7, #20]
 8001496:	e00a      	b.n	80014ae <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001498:	f3af 8000 	nop.w
 800149c:	4601      	mov	r1, r0
 800149e:	68bb      	ldr	r3, [r7, #8]
 80014a0:	1c5a      	adds	r2, r3, #1
 80014a2:	60ba      	str	r2, [r7, #8]
 80014a4:	b2ca      	uxtb	r2, r1
 80014a6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	3301      	adds	r3, #1
 80014ac:	617b      	str	r3, [r7, #20]
 80014ae:	697a      	ldr	r2, [r7, #20]
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	429a      	cmp	r2, r3
 80014b4:	dbf0      	blt.n	8001498 <_read+0x12>
  }

  return len;
 80014b6:	687b      	ldr	r3, [r7, #4]
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3718      	adds	r7, #24
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}

080014c0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b086      	sub	sp, #24
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	60f8      	str	r0, [r7, #12]
 80014c8:	60b9      	str	r1, [r7, #8]
 80014ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014cc:	2300      	movs	r3, #0
 80014ce:	617b      	str	r3, [r7, #20]
 80014d0:	e009      	b.n	80014e6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80014d2:	68bb      	ldr	r3, [r7, #8]
 80014d4:	1c5a      	adds	r2, r3, #1
 80014d6:	60ba      	str	r2, [r7, #8]
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	4618      	mov	r0, r3
 80014dc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	3301      	adds	r3, #1
 80014e4:	617b      	str	r3, [r7, #20]
 80014e6:	697a      	ldr	r2, [r7, #20]
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	429a      	cmp	r2, r3
 80014ec:	dbf1      	blt.n	80014d2 <_write+0x12>
  }
  return len;
 80014ee:	687b      	ldr	r3, [r7, #4]
}
 80014f0:	4618      	mov	r0, r3
 80014f2:	3718      	adds	r7, #24
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}

080014f8 <_close>:

int _close(int file)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001500:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001504:	4618      	mov	r0, r3
 8001506:	370c      	adds	r7, #12
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr

08001510 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001510:	b480      	push	{r7}
 8001512:	b083      	sub	sp, #12
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
 8001518:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001520:	605a      	str	r2, [r3, #4]
  return 0;
 8001522:	2300      	movs	r3, #0
}
 8001524:	4618      	mov	r0, r3
 8001526:	370c      	adds	r7, #12
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr

08001530 <_isatty>:

int _isatty(int file)
{
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001538:	2301      	movs	r3, #1
}
 800153a:	4618      	mov	r0, r3
 800153c:	370c      	adds	r7, #12
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr

08001546 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001546:	b480      	push	{r7}
 8001548:	b085      	sub	sp, #20
 800154a:	af00      	add	r7, sp, #0
 800154c:	60f8      	str	r0, [r7, #12]
 800154e:	60b9      	str	r1, [r7, #8]
 8001550:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001552:	2300      	movs	r3, #0
}
 8001554:	4618      	mov	r0, r3
 8001556:	3714      	adds	r7, #20
 8001558:	46bd      	mov	sp, r7
 800155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155e:	4770      	bx	lr

08001560 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b086      	sub	sp, #24
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001568:	4a14      	ldr	r2, [pc, #80]	@ (80015bc <_sbrk+0x5c>)
 800156a:	4b15      	ldr	r3, [pc, #84]	@ (80015c0 <_sbrk+0x60>)
 800156c:	1ad3      	subs	r3, r2, r3
 800156e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001574:	4b13      	ldr	r3, [pc, #76]	@ (80015c4 <_sbrk+0x64>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d102      	bne.n	8001582 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800157c:	4b11      	ldr	r3, [pc, #68]	@ (80015c4 <_sbrk+0x64>)
 800157e:	4a12      	ldr	r2, [pc, #72]	@ (80015c8 <_sbrk+0x68>)
 8001580:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001582:	4b10      	ldr	r3, [pc, #64]	@ (80015c4 <_sbrk+0x64>)
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	4413      	add	r3, r2
 800158a:	693a      	ldr	r2, [r7, #16]
 800158c:	429a      	cmp	r2, r3
 800158e:	d207      	bcs.n	80015a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001590:	f005 fcd2 	bl	8006f38 <__errno>
 8001594:	4603      	mov	r3, r0
 8001596:	220c      	movs	r2, #12
 8001598:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800159a:	f04f 33ff 	mov.w	r3, #4294967295
 800159e:	e009      	b.n	80015b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015a0:	4b08      	ldr	r3, [pc, #32]	@ (80015c4 <_sbrk+0x64>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015a6:	4b07      	ldr	r3, [pc, #28]	@ (80015c4 <_sbrk+0x64>)
 80015a8:	681a      	ldr	r2, [r3, #0]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	4413      	add	r3, r2
 80015ae:	4a05      	ldr	r2, [pc, #20]	@ (80015c4 <_sbrk+0x64>)
 80015b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015b2:	68fb      	ldr	r3, [r7, #12]
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	3718      	adds	r7, #24
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	20010000 	.word	0x20010000
 80015c0:	00000400 	.word	0x00000400
 80015c4:	200003a8 	.word	0x200003a8
 80015c8:	20000500 	.word	0x20000500

080015cc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80015d0:	4b06      	ldr	r3, [pc, #24]	@ (80015ec <SystemInit+0x20>)
 80015d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80015d6:	4a05      	ldr	r2, [pc, #20]	@ (80015ec <SystemInit+0x20>)
 80015d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80015dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015e0:	bf00      	nop
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr
 80015ea:	bf00      	nop
 80015ec:	e000ed00 	.word	0xe000ed00

080015f0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80015f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001628 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80015f4:	f7ff ffea 	bl	80015cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015f8:	480c      	ldr	r0, [pc, #48]	@ (800162c <LoopForever+0x6>)
  ldr r1, =_edata
 80015fa:	490d      	ldr	r1, [pc, #52]	@ (8001630 <LoopForever+0xa>)
  ldr r2, =_sidata
 80015fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001634 <LoopForever+0xe>)
  movs r3, #0
 80015fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001600:	e002      	b.n	8001608 <LoopCopyDataInit>

08001602 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001602:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001604:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001606:	3304      	adds	r3, #4

08001608 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001608:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800160a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800160c:	d3f9      	bcc.n	8001602 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800160e:	4a0a      	ldr	r2, [pc, #40]	@ (8001638 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001610:	4c0a      	ldr	r4, [pc, #40]	@ (800163c <LoopForever+0x16>)
  movs r3, #0
 8001612:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001614:	e001      	b.n	800161a <LoopFillZerobss>

08001616 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001616:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001618:	3204      	adds	r2, #4

0800161a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800161a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800161c:	d3fb      	bcc.n	8001616 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800161e:	f005 fc91 	bl	8006f44 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001622:	f7ff fac9 	bl	8000bb8 <main>

08001626 <LoopForever>:

LoopForever:
    b LoopForever
 8001626:	e7fe      	b.n	8001626 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001628:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800162c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001630:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001634:	080094b8 	.word	0x080094b8
  ldr r2, =_sbss
 8001638:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800163c:	200004fc 	.word	0x200004fc

08001640 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001640:	e7fe      	b.n	8001640 <ADC3_IRQHandler>
	...

08001644 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001648:	4b08      	ldr	r3, [pc, #32]	@ (800166c <HAL_Init+0x28>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a07      	ldr	r2, [pc, #28]	@ (800166c <HAL_Init+0x28>)
 800164e:	f043 0310 	orr.w	r3, r3, #16
 8001652:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001654:	2003      	movs	r0, #3
 8001656:	f001 fceb 	bl	8003030 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800165a:	200f      	movs	r0, #15
 800165c:	f000 f808 	bl	8001670 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001660:	f7ff fdc4 	bl	80011ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001664:	2300      	movs	r3, #0
}
 8001666:	4618      	mov	r0, r3
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	40022000 	.word	0x40022000

08001670 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001678:	4b12      	ldr	r3, [pc, #72]	@ (80016c4 <HAL_InitTick+0x54>)
 800167a:	681a      	ldr	r2, [r3, #0]
 800167c:	4b12      	ldr	r3, [pc, #72]	@ (80016c8 <HAL_InitTick+0x58>)
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	4619      	mov	r1, r3
 8001682:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001686:	fbb3 f3f1 	udiv	r3, r3, r1
 800168a:	fbb2 f3f3 	udiv	r3, r2, r3
 800168e:	4618      	mov	r0, r3
 8001690:	f001 fd03 	bl	800309a <HAL_SYSTICK_Config>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800169a:	2301      	movs	r3, #1
 800169c:	e00e      	b.n	80016bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2b0f      	cmp	r3, #15
 80016a2:	d80a      	bhi.n	80016ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016a4:	2200      	movs	r2, #0
 80016a6:	6879      	ldr	r1, [r7, #4]
 80016a8:	f04f 30ff 	mov.w	r0, #4294967295
 80016ac:	f001 fccb 	bl	8003046 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016b0:	4a06      	ldr	r2, [pc, #24]	@ (80016cc <HAL_InitTick+0x5c>)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80016b6:	2300      	movs	r3, #0
 80016b8:	e000      	b.n	80016bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
}
 80016bc:	4618      	mov	r0, r3
 80016be:	3708      	adds	r7, #8
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	20000000 	.word	0x20000000
 80016c8:	20000008 	.word	0x20000008
 80016cc:	20000004 	.word	0x20000004

080016d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016d4:	4b06      	ldr	r3, [pc, #24]	@ (80016f0 <HAL_IncTick+0x20>)
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	461a      	mov	r2, r3
 80016da:	4b06      	ldr	r3, [pc, #24]	@ (80016f4 <HAL_IncTick+0x24>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4413      	add	r3, r2
 80016e0:	4a04      	ldr	r2, [pc, #16]	@ (80016f4 <HAL_IncTick+0x24>)
 80016e2:	6013      	str	r3, [r2, #0]
}
 80016e4:	bf00      	nop
 80016e6:	46bd      	mov	sp, r7
 80016e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ec:	4770      	bx	lr
 80016ee:	bf00      	nop
 80016f0:	20000008 	.word	0x20000008
 80016f4:	200003ac 	.word	0x200003ac

080016f8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
  return uwTick;  
 80016fc:	4b03      	ldr	r3, [pc, #12]	@ (800170c <HAL_GetTick+0x14>)
 80016fe:	681b      	ldr	r3, [r3, #0]
}
 8001700:	4618      	mov	r0, r3
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop
 800170c:	200003ac 	.word	0x200003ac

08001710 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001718:	bf00      	nop
 800171a:	370c      	adds	r7, #12
 800171c:	46bd      	mov	sp, r7
 800171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001722:	4770      	bx	lr

08001724 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 800172c:	bf00      	nop
 800172e:	370c      	adds	r7, #12
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr

08001738 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001740:	bf00      	nop
 8001742:	370c      	adds	r7, #12
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr

0800174c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b09a      	sub	sp, #104	@ 0x68
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001754:	2300      	movs	r3, #0
 8001756:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 800175a:	2300      	movs	r3, #0
 800175c:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 800175e:	2300      	movs	r3, #0
 8001760:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d101      	bne.n	800176c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001768:	2301      	movs	r3, #1
 800176a:	e1e3      	b.n	8001b34 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	691b      	ldr	r3, [r3, #16]
 8001770:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001776:	f003 0310 	and.w	r3, r3, #16
 800177a:	2b00      	cmp	r3, #0
 800177c:	d176      	bne.n	800186c <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001782:	2b00      	cmp	r3, #0
 8001784:	d152      	bne.n	800182c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2200      	movs	r2, #0
 800178a:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2200      	movs	r2, #0
 8001790:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2200      	movs	r2, #0
 8001796:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	2200      	movs	r2, #0
 800179c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80017a0:	6878      	ldr	r0, [r7, #4]
 80017a2:	f7ff fd47 	bl	8001234 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	689b      	ldr	r3, [r3, #8]
 80017ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d13b      	bne.n	800182c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80017b4:	6878      	ldr	r0, [r7, #4]
 80017b6:	f001 fb05 	bl	8002dc4 <ADC_Disable>
 80017ba:	4603      	mov	r3, r0
 80017bc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017c4:	f003 0310 	and.w	r3, r3, #16
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d12f      	bne.n	800182c <HAL_ADC_Init+0xe0>
 80017cc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d12b      	bne.n	800182c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017d8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80017dc:	f023 0302 	bic.w	r3, r3, #2
 80017e0:	f043 0202 	orr.w	r2, r3, #2
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	689a      	ldr	r2, [r3, #8]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80017f6:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	689a      	ldr	r2, [r3, #8]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001806:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001808:	4b92      	ldr	r3, [pc, #584]	@ (8001a54 <HAL_ADC_Init+0x308>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a92      	ldr	r2, [pc, #584]	@ (8001a58 <HAL_ADC_Init+0x30c>)
 800180e:	fba2 2303 	umull	r2, r3, r2, r3
 8001812:	0c9a      	lsrs	r2, r3, #18
 8001814:	4613      	mov	r3, r2
 8001816:	009b      	lsls	r3, r3, #2
 8001818:	4413      	add	r3, r2
 800181a:	005b      	lsls	r3, r3, #1
 800181c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800181e:	e002      	b.n	8001826 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001820:	68bb      	ldr	r3, [r7, #8]
 8001822:	3b01      	subs	r3, #1
 8001824:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001826:	68bb      	ldr	r3, [r7, #8]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d1f9      	bne.n	8001820 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001836:	2b00      	cmp	r3, #0
 8001838:	d007      	beq.n	800184a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001844:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001848:	d110      	bne.n	800186c <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800184e:	f023 0312 	bic.w	r3, r3, #18
 8001852:	f043 0210 	orr.w	r2, r3, #16
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800185e:	f043 0201 	orr.w	r2, r3, #1
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001870:	f003 0310 	and.w	r3, r3, #16
 8001874:	2b00      	cmp	r3, #0
 8001876:	f040 8150 	bne.w	8001b1a <HAL_ADC_Init+0x3ce>
 800187a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800187e:	2b00      	cmp	r3, #0
 8001880:	f040 814b 	bne.w	8001b1a <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	689b      	ldr	r3, [r3, #8]
 800188a:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800188e:	2b00      	cmp	r3, #0
 8001890:	f040 8143 	bne.w	8001b1a <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001898:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800189c:	f043 0202 	orr.w	r2, r3, #2
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80018ac:	d004      	beq.n	80018b8 <HAL_ADC_Init+0x16c>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a6a      	ldr	r2, [pc, #424]	@ (8001a5c <HAL_ADC_Init+0x310>)
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d101      	bne.n	80018bc <HAL_ADC_Init+0x170>
 80018b8:	4b69      	ldr	r3, [pc, #420]	@ (8001a60 <HAL_ADC_Init+0x314>)
 80018ba:	e000      	b.n	80018be <HAL_ADC_Init+0x172>
 80018bc:	4b69      	ldr	r3, [pc, #420]	@ (8001a64 <HAL_ADC_Init+0x318>)
 80018be:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80018c8:	d102      	bne.n	80018d0 <HAL_ADC_Init+0x184>
 80018ca:	4b64      	ldr	r3, [pc, #400]	@ (8001a5c <HAL_ADC_Init+0x310>)
 80018cc:	60fb      	str	r3, [r7, #12]
 80018ce:	e01a      	b.n	8001906 <HAL_ADC_Init+0x1ba>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a61      	ldr	r2, [pc, #388]	@ (8001a5c <HAL_ADC_Init+0x310>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d103      	bne.n	80018e2 <HAL_ADC_Init+0x196>
 80018da:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80018de:	60fb      	str	r3, [r7, #12]
 80018e0:	e011      	b.n	8001906 <HAL_ADC_Init+0x1ba>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a60      	ldr	r2, [pc, #384]	@ (8001a68 <HAL_ADC_Init+0x31c>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d102      	bne.n	80018f2 <HAL_ADC_Init+0x1a6>
 80018ec:	4b5f      	ldr	r3, [pc, #380]	@ (8001a6c <HAL_ADC_Init+0x320>)
 80018ee:	60fb      	str	r3, [r7, #12]
 80018f0:	e009      	b.n	8001906 <HAL_ADC_Init+0x1ba>
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a5d      	ldr	r2, [pc, #372]	@ (8001a6c <HAL_ADC_Init+0x320>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d102      	bne.n	8001902 <HAL_ADC_Init+0x1b6>
 80018fc:	4b5a      	ldr	r3, [pc, #360]	@ (8001a68 <HAL_ADC_Init+0x31c>)
 80018fe:	60fb      	str	r3, [r7, #12]
 8001900:	e001      	b.n	8001906 <HAL_ADC_Init+0x1ba>
 8001902:	2300      	movs	r3, #0
 8001904:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	689b      	ldr	r3, [r3, #8]
 800190c:	f003 0303 	and.w	r3, r3, #3
 8001910:	2b01      	cmp	r3, #1
 8001912:	d108      	bne.n	8001926 <HAL_ADC_Init+0x1da>
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f003 0301 	and.w	r3, r3, #1
 800191e:	2b01      	cmp	r3, #1
 8001920:	d101      	bne.n	8001926 <HAL_ADC_Init+0x1da>
 8001922:	2301      	movs	r3, #1
 8001924:	e000      	b.n	8001928 <HAL_ADC_Init+0x1dc>
 8001926:	2300      	movs	r3, #0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d11c      	bne.n	8001966 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800192c:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800192e:	2b00      	cmp	r3, #0
 8001930:	d010      	beq.n	8001954 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	f003 0303 	and.w	r3, r3, #3
 800193a:	2b01      	cmp	r3, #1
 800193c:	d107      	bne.n	800194e <HAL_ADC_Init+0x202>
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f003 0301 	and.w	r3, r3, #1
 8001946:	2b01      	cmp	r3, #1
 8001948:	d101      	bne.n	800194e <HAL_ADC_Init+0x202>
 800194a:	2301      	movs	r3, #1
 800194c:	e000      	b.n	8001950 <HAL_ADC_Init+0x204>
 800194e:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001950:	2b00      	cmp	r3, #0
 8001952:	d108      	bne.n	8001966 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001954:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001956:	689b      	ldr	r3, [r3, #8]
 8001958:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	431a      	orrs	r2, r3
 8001962:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001964:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	7e5b      	ldrb	r3, [r3, #25]
 800196a:	035b      	lsls	r3, r3, #13
 800196c:	687a      	ldr	r2, [r7, #4]
 800196e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001970:	2a01      	cmp	r2, #1
 8001972:	d002      	beq.n	800197a <HAL_ADC_Init+0x22e>
 8001974:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001978:	e000      	b.n	800197c <HAL_ADC_Init+0x230>
 800197a:	2200      	movs	r2, #0
 800197c:	431a      	orrs	r2, r3
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	68db      	ldr	r3, [r3, #12]
 8001982:	431a      	orrs	r2, r3
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	4313      	orrs	r3, r2
 800198a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800198c:	4313      	orrs	r3, r2
 800198e:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001996:	2b01      	cmp	r3, #1
 8001998:	d11b      	bne.n	80019d2 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	7e5b      	ldrb	r3, [r3, #25]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d109      	bne.n	80019b6 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019a6:	3b01      	subs	r3, #1
 80019a8:	045a      	lsls	r2, r3, #17
 80019aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80019ac:	4313      	orrs	r3, r2
 80019ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019b2:	663b      	str	r3, [r7, #96]	@ 0x60
 80019b4:	e00d      	b.n	80019d2 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ba:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80019be:	f043 0220 	orr.w	r2, r3, #32
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ca:	f043 0201 	orr.w	r2, r3, #1
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019d6:	2b01      	cmp	r3, #1
 80019d8:	d054      	beq.n	8001a84 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a22      	ldr	r2, [pc, #136]	@ (8001a68 <HAL_ADC_Init+0x31c>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d004      	beq.n	80019ee <HAL_ADC_Init+0x2a2>
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a20      	ldr	r2, [pc, #128]	@ (8001a6c <HAL_ADC_Init+0x320>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d140      	bne.n	8001a70 <HAL_ADC_Init+0x324>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019f2:	f5b3 7f30 	cmp.w	r3, #704	@ 0x2c0
 80019f6:	d02a      	beq.n	8001a4e <HAL_ADC_Init+0x302>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001a00:	d022      	beq.n	8001a48 <HAL_ADC_Init+0x2fc>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a06:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 8001a0a:	d01a      	beq.n	8001a42 <HAL_ADC_Init+0x2f6>
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a10:	f5b3 5f8a 	cmp.w	r3, #4416	@ 0x1140
 8001a14:	d012      	beq.n	8001a3c <HAL_ADC_Init+0x2f0>
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a1a:	f5b3 5f84 	cmp.w	r3, #4224	@ 0x1080
 8001a1e:	d00a      	beq.n	8001a36 <HAL_ADC_Init+0x2ea>
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a24:	f5b3 5f86 	cmp.w	r3, #4288	@ 0x10c0
 8001a28:	d002      	beq.n	8001a30 <HAL_ADC_Init+0x2e4>
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a2e:	e023      	b.n	8001a78 <HAL_ADC_Init+0x32c>
 8001a30:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001a34:	e020      	b.n	8001a78 <HAL_ADC_Init+0x32c>
 8001a36:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001a3a:	e01d      	b.n	8001a78 <HAL_ADC_Init+0x32c>
 8001a3c:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8001a40:	e01a      	b.n	8001a78 <HAL_ADC_Init+0x32c>
 8001a42:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a46:	e017      	b.n	8001a78 <HAL_ADC_Init+0x32c>
 8001a48:	f44f 7330 	mov.w	r3, #704	@ 0x2c0
 8001a4c:	e014      	b.n	8001a78 <HAL_ADC_Init+0x32c>
 8001a4e:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8001a52:	e011      	b.n	8001a78 <HAL_ADC_Init+0x32c>
 8001a54:	20000000 	.word	0x20000000
 8001a58:	431bde83 	.word	0x431bde83
 8001a5c:	50000100 	.word	0x50000100
 8001a60:	50000300 	.word	0x50000300
 8001a64:	50000700 	.word	0x50000700
 8001a68:	50000400 	.word	0x50000400
 8001a6c:	50000500 	.word	0x50000500
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a74:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001a78:	687a      	ldr	r2, [r7, #4]
 8001a7a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001a80:	4313      	orrs	r3, r2
 8001a82:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	f003 030c 	and.w	r3, r3, #12
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d114      	bne.n	8001abc <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	687a      	ldr	r2, [r7, #4]
 8001a9a:	6812      	ldr	r2, [r2, #0]
 8001a9c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001aa0:	f023 0302 	bic.w	r3, r3, #2
 8001aa4:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	7e1b      	ldrb	r3, [r3, #24]
 8001aaa:	039a      	lsls	r2, r3, #14
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001ab2:	005b      	lsls	r3, r3, #1
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	68da      	ldr	r2, [r3, #12]
 8001ac2:	4b1e      	ldr	r3, [pc, #120]	@ (8001b3c <HAL_ADC_Init+0x3f0>)
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	687a      	ldr	r2, [r7, #4]
 8001ac8:	6812      	ldr	r2, [r2, #0]
 8001aca:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8001acc:	430b      	orrs	r3, r1
 8001ace:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	691b      	ldr	r3, [r3, #16]
 8001ad4:	2b01      	cmp	r3, #1
 8001ad6:	d10c      	bne.n	8001af2 <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ade:	f023 010f 	bic.w	r1, r3, #15
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	69db      	ldr	r3, [r3, #28]
 8001ae6:	1e5a      	subs	r2, r3, #1
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	430a      	orrs	r2, r1
 8001aee:	631a      	str	r2, [r3, #48]	@ 0x30
 8001af0:	e007      	b.n	8001b02 <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f022 020f 	bic.w	r2, r2, #15
 8001b00:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2200      	movs	r2, #0
 8001b06:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b0c:	f023 0303 	bic.w	r3, r3, #3
 8001b10:	f043 0201 	orr.w	r2, r3, #1
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	641a      	str	r2, [r3, #64]	@ 0x40
 8001b18:	e00a      	b.n	8001b30 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b1e:	f023 0312 	bic.w	r3, r3, #18
 8001b22:	f043 0210 	orr.w	r2, r3, #16
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8001b30:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	3768      	adds	r7, #104	@ 0x68
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	fff0c007 	.word	0xfff0c007

08001b40 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b086      	sub	sp, #24
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	60f8      	str	r0, [r7, #12]
 8001b48:	60b9      	str	r1, [r7, #8]
 8001b4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	689b      	ldr	r3, [r3, #8]
 8001b56:	f003 0304 	and.w	r3, r3, #4
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	f040 80f7 	bne.w	8001d4e <HAL_ADC_Start_DMA+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001b66:	2b01      	cmp	r3, #1
 8001b68:	d101      	bne.n	8001b6e <HAL_ADC_Start_DMA+0x2e>
 8001b6a:	2302      	movs	r3, #2
 8001b6c:	e0f2      	b.n	8001d54 <HAL_ADC_Start_DMA+0x214>
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	2201      	movs	r2, #1
 8001b72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001b7e:	d004      	beq.n	8001b8a <HAL_ADC_Start_DMA+0x4a>
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a75      	ldr	r2, [pc, #468]	@ (8001d5c <HAL_ADC_Start_DMA+0x21c>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d109      	bne.n	8001b9e <HAL_ADC_Start_DMA+0x5e>
 8001b8a:	4b75      	ldr	r3, [pc, #468]	@ (8001d60 <HAL_ADC_Start_DMA+0x220>)
 8001b8c:	689b      	ldr	r3, [r3, #8]
 8001b8e:	f003 031f 	and.w	r3, r3, #31
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	bf0c      	ite	eq
 8001b96:	2301      	moveq	r3, #1
 8001b98:	2300      	movne	r3, #0
 8001b9a:	b2db      	uxtb	r3, r3
 8001b9c:	e008      	b.n	8001bb0 <HAL_ADC_Start_DMA+0x70>
 8001b9e:	4b71      	ldr	r3, [pc, #452]	@ (8001d64 <HAL_ADC_Start_DMA+0x224>)
 8001ba0:	689b      	ldr	r3, [r3, #8]
 8001ba2:	f003 031f 	and.w	r3, r3, #31
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	bf0c      	ite	eq
 8001baa:	2301      	moveq	r3, #1
 8001bac:	2300      	movne	r3, #0
 8001bae:	b2db      	uxtb	r3, r3
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	f000 80c5 	beq.w	8001d40 <HAL_ADC_Start_DMA+0x200>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001bb6:	68f8      	ldr	r0, [r7, #12]
 8001bb8:	f001 f8a0 	bl	8002cfc <ADC_Enable>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001bc0:	7dfb      	ldrb	r3, [r7, #23]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	f040 80b7 	bne.w	8001d36 <HAL_ADC_Start_DMA+0x1f6>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bcc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001bd0:	f023 0301 	bic.w	r3, r3, #1
 8001bd4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001be4:	d004      	beq.n	8001bf0 <HAL_ADC_Start_DMA+0xb0>
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a5c      	ldr	r2, [pc, #368]	@ (8001d5c <HAL_ADC_Start_DMA+0x21c>)
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d106      	bne.n	8001bfe <HAL_ADC_Start_DMA+0xbe>
 8001bf0:	4b5b      	ldr	r3, [pc, #364]	@ (8001d60 <HAL_ADC_Start_DMA+0x220>)
 8001bf2:	689b      	ldr	r3, [r3, #8]
 8001bf4:	f003 031f 	and.w	r3, r3, #31
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d010      	beq.n	8001c1e <HAL_ADC_Start_DMA+0xde>
 8001bfc:	e005      	b.n	8001c0a <HAL_ADC_Start_DMA+0xca>
 8001bfe:	4b59      	ldr	r3, [pc, #356]	@ (8001d64 <HAL_ADC_Start_DMA+0x224>)
 8001c00:	689b      	ldr	r3, [r3, #8]
 8001c02:	f003 031f 	and.w	r3, r3, #31
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d009      	beq.n	8001c1e <HAL_ADC_Start_DMA+0xde>
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001c12:	d004      	beq.n	8001c1e <HAL_ADC_Start_DMA+0xde>
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a53      	ldr	r2, [pc, #332]	@ (8001d68 <HAL_ADC_Start_DMA+0x228>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d115      	bne.n	8001c4a <HAL_ADC_Start_DMA+0x10a>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c22:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	68db      	ldr	r3, [r3, #12]
 8001c30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d036      	beq.n	8001ca6 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c3c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001c40:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	641a      	str	r2, [r3, #64]	@ 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001c48:	e02d      	b.n	8001ca6 <HAL_ADC_Start_DMA+0x166>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c4e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001c5e:	d004      	beq.n	8001c6a <HAL_ADC_Start_DMA+0x12a>
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a3d      	ldr	r2, [pc, #244]	@ (8001d5c <HAL_ADC_Start_DMA+0x21c>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d10a      	bne.n	8001c80 <HAL_ADC_Start_DMA+0x140>
 8001c6a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001c6e:	68db      	ldr	r3, [r3, #12]
 8001c70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	bf14      	ite	ne
 8001c78:	2301      	movne	r3, #1
 8001c7a:	2300      	moveq	r3, #0
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	e008      	b.n	8001c92 <HAL_ADC_Start_DMA+0x152>
 8001c80:	4b39      	ldr	r3, [pc, #228]	@ (8001d68 <HAL_ADC_Start_DMA+0x228>)
 8001c82:	68db      	ldr	r3, [r3, #12]
 8001c84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	bf14      	ite	ne
 8001c8c:	2301      	movne	r3, #1
 8001c8e:	2300      	moveq	r3, #0
 8001c90:	b2db      	uxtb	r3, r3
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d007      	beq.n	8001ca6 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c9a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001c9e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	641a      	str	r2, [r3, #64]	@ 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001caa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001cae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001cb2:	d106      	bne.n	8001cc2 <HAL_ADC_Start_DMA+0x182>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cb8:	f023 0206 	bic.w	r2, r3, #6
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	645a      	str	r2, [r3, #68]	@ 0x44
 8001cc0:	e002      	b.n	8001cc8 <HAL_ADC_Start_DMA+0x188>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	645a      	str	r2, [r3, #68]	@ 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cd4:	4a25      	ldr	r2, [pc, #148]	@ (8001d6c <HAL_ADC_Start_DMA+0x22c>)
 8001cd6:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cdc:	4a24      	ldr	r2, [pc, #144]	@ (8001d70 <HAL_ADC_Start_DMA+0x230>)
 8001cde:	62da      	str	r2, [r3, #44]	@ 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ce4:	4a23      	ldr	r2, [pc, #140]	@ (8001d74 <HAL_ADC_Start_DMA+0x234>)
 8001ce6:	631a      	str	r2, [r3, #48]	@ 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	221c      	movs	r2, #28
 8001cee:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	685a      	ldr	r2, [r3, #4]
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f042 0210 	orr.w	r2, r2, #16
 8001cfe:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	68da      	ldr	r2, [r3, #12]
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f042 0201 	orr.w	r2, r2, #1
 8001d0e:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	3340      	adds	r3, #64	@ 0x40
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	68ba      	ldr	r2, [r7, #8]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	f001 fa0e 	bl	8003140 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	689a      	ldr	r2, [r3, #8]
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f042 0204 	orr.w	r2, r2, #4
 8001d32:	609a      	str	r2, [r3, #8]
 8001d34:	e00d      	b.n	8001d52 <HAL_ADC_Start_DMA+0x212>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	2200      	movs	r2, #0
 8001d3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8001d3e:	e008      	b.n	8001d52 <HAL_ADC_Start_DMA+0x212>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001d40:	2301      	movs	r3, #1
 8001d42:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	2200      	movs	r2, #0
 8001d48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8001d4c:	e001      	b.n	8001d52 <HAL_ADC_Start_DMA+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001d4e:	2302      	movs	r3, #2
 8001d50:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001d52:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	3718      	adds	r7, #24
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	50000100 	.word	0x50000100
 8001d60:	50000300 	.word	0x50000300
 8001d64:	50000700 	.word	0x50000700
 8001d68:	50000400 	.word	0x50000400
 8001d6c:	08002c31 	.word	0x08002c31
 8001d70:	08002cab 	.word	0x08002cab
 8001d74:	08002cc7 	.word	0x08002cc7

08001d78 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b088      	sub	sp, #32
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 8001d80:	2300      	movs	r3, #0
 8001d82:	61fb      	str	r3, [r7, #28]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8001d84:	2300      	movs	r3, #0
 8001d86:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr_jqm = 0x0U;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001d9c:	693b      	ldr	r3, [r7, #16]
 8001d9e:	f003 0304 	and.w	r3, r3, #4
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d004      	beq.n	8001db0 <HAL_ADC_IRQHandler+0x38>
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	f003 0304 	and.w	r3, r3, #4
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d10b      	bne.n	8001dc8 <HAL_ADC_IRQHandler+0x50>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	f003 0308 	and.w	r3, r3, #8
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	f000 80bc 	beq.w	8001f34 <HAL_ADC_IRQHandler+0x1bc>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	f003 0308 	and.w	r3, r3, #8
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	f000 80b6 	beq.w	8001f34 <HAL_ADC_IRQHandler+0x1bc>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dcc:	f003 0310 	and.w	r3, r3, #16
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d105      	bne.n	8001de0 <HAL_ADC_IRQHandler+0x68>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dd8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001de8:	d004      	beq.n	8001df4 <HAL_ADC_IRQHandler+0x7c>
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4a90      	ldr	r2, [pc, #576]	@ (8002030 <HAL_ADC_IRQHandler+0x2b8>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d106      	bne.n	8001e02 <HAL_ADC_IRQHandler+0x8a>
 8001df4:	4b8f      	ldr	r3, [pc, #572]	@ (8002034 <HAL_ADC_IRQHandler+0x2bc>)
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	f003 031f 	and.w	r3, r3, #31
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d03e      	beq.n	8001e7e <HAL_ADC_IRQHandler+0x106>
 8001e00:	e005      	b.n	8001e0e <HAL_ADC_IRQHandler+0x96>
 8001e02:	4b8d      	ldr	r3, [pc, #564]	@ (8002038 <HAL_ADC_IRQHandler+0x2c0>)
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	f003 031f 	and.w	r3, r3, #31
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d037      	beq.n	8001e7e <HAL_ADC_IRQHandler+0x106>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001e16:	d004      	beq.n	8001e22 <HAL_ADC_IRQHandler+0xaa>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a84      	ldr	r2, [pc, #528]	@ (8002030 <HAL_ADC_IRQHandler+0x2b8>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d106      	bne.n	8001e30 <HAL_ADC_IRQHandler+0xb8>
 8001e22:	4b84      	ldr	r3, [pc, #528]	@ (8002034 <HAL_ADC_IRQHandler+0x2bc>)
 8001e24:	689b      	ldr	r3, [r3, #8]
 8001e26:	f003 031f 	and.w	r3, r3, #31
 8001e2a:	2b05      	cmp	r3, #5
 8001e2c:	d027      	beq.n	8001e7e <HAL_ADC_IRQHandler+0x106>
 8001e2e:	e005      	b.n	8001e3c <HAL_ADC_IRQHandler+0xc4>
 8001e30:	4b81      	ldr	r3, [pc, #516]	@ (8002038 <HAL_ADC_IRQHandler+0x2c0>)
 8001e32:	689b      	ldr	r3, [r3, #8]
 8001e34:	f003 031f 	and.w	r3, r3, #31
 8001e38:	2b05      	cmp	r3, #5
 8001e3a:	d020      	beq.n	8001e7e <HAL_ADC_IRQHandler+0x106>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001e44:	d004      	beq.n	8001e50 <HAL_ADC_IRQHandler+0xd8>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4a79      	ldr	r2, [pc, #484]	@ (8002030 <HAL_ADC_IRQHandler+0x2b8>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d106      	bne.n	8001e5e <HAL_ADC_IRQHandler+0xe6>
 8001e50:	4b78      	ldr	r3, [pc, #480]	@ (8002034 <HAL_ADC_IRQHandler+0x2bc>)
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	f003 031f 	and.w	r3, r3, #31
 8001e58:	2b09      	cmp	r3, #9
 8001e5a:	d010      	beq.n	8001e7e <HAL_ADC_IRQHandler+0x106>
 8001e5c:	e005      	b.n	8001e6a <HAL_ADC_IRQHandler+0xf2>
 8001e5e:	4b76      	ldr	r3, [pc, #472]	@ (8002038 <HAL_ADC_IRQHandler+0x2c0>)
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	f003 031f 	and.w	r3, r3, #31
 8001e66:	2b09      	cmp	r3, #9
 8001e68:	d009      	beq.n	8001e7e <HAL_ADC_IRQHandler+0x106>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001e72:	d004      	beq.n	8001e7e <HAL_ADC_IRQHandler+0x106>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a70      	ldr	r2, [pc, #448]	@ (800203c <HAL_ADC_IRQHandler+0x2c4>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d104      	bne.n	8001e88 <HAL_ADC_IRQHandler+0x110>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	61bb      	str	r3, [r7, #24]
 8001e86:	e00f      	b.n	8001ea8 <HAL_ADC_IRQHandler+0x130>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001e90:	d004      	beq.n	8001e9c <HAL_ADC_IRQHandler+0x124>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4a66      	ldr	r2, [pc, #408]	@ (8002030 <HAL_ADC_IRQHandler+0x2b8>)
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d102      	bne.n	8001ea2 <HAL_ADC_IRQHandler+0x12a>
 8001e9c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001ea0:	e000      	b.n	8001ea4 <HAL_ADC_IRQHandler+0x12c>
 8001ea2:	4b66      	ldr	r3, [pc, #408]	@ (800203c <HAL_ADC_IRQHandler+0x2c4>)
 8001ea4:	68db      	ldr	r3, [r3, #12]
 8001ea6:	61bb      	str	r3, [r7, #24]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	68db      	ldr	r3, [r3, #12]
 8001eae:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d137      	bne.n	8001f26 <HAL_ADC_IRQHandler+0x1ae>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 8001eb6:	69bb      	ldr	r3, [r7, #24]
 8001eb8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d132      	bne.n	8001f26 <HAL_ADC_IRQHandler+0x1ae>
    {
      /* If End of Sequence is reached, disable interrupts */
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	f003 0308 	and.w	r3, r3, #8
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d02d      	beq.n	8001f26 <HAL_ADC_IRQHandler+0x1ae>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	f003 0304 	and.w	r3, r3, #4
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d11a      	bne.n	8001f0e <HAL_ADC_IRQHandler+0x196>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	685a      	ldr	r2, [r3, #4]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f022 020c 	bic.w	r2, r2, #12
 8001ee6:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	641a      	str	r2, [r3, #64]	@ 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d112      	bne.n	8001f26 <HAL_ADC_IRQHandler+0x1ae>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f04:	f043 0201 	orr.w	r2, r3, #1
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	641a      	str	r2, [r3, #64]	@ 0x40
 8001f0c:	e00b      	b.n	8001f26 <HAL_ADC_IRQHandler+0x1ae>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f12:	f043 0210 	orr.w	r2, r3, #16
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	641a      	str	r2, [r3, #64]	@ 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f1e:	f043 0201 	orr.w	r2, r3, #1
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	645a      	str	r2, [r3, #68]	@ 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f7ff f948 	bl	80011bc <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	220c      	movs	r2, #12
 8001f32:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	f003 0320 	and.w	r3, r3, #32
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d004      	beq.n	8001f48 <HAL_ADC_IRQHandler+0x1d0>
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	f003 0320 	and.w	r3, r3, #32
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d10b      	bne.n	8001f60 <HAL_ADC_IRQHandler+0x1e8>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	f000 8138 	beq.w	80021c4 <HAL_ADC_IRQHandler+0x44c>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	f000 8132 	beq.w	80021c4 <HAL_ADC_IRQHandler+0x44c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f64:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	641a      	str	r2, [r3, #64]	@ 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f74:	d004      	beq.n	8001f80 <HAL_ADC_IRQHandler+0x208>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a2d      	ldr	r2, [pc, #180]	@ (8002030 <HAL_ADC_IRQHandler+0x2b8>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d106      	bne.n	8001f8e <HAL_ADC_IRQHandler+0x216>
 8001f80:	4b2c      	ldr	r3, [pc, #176]	@ (8002034 <HAL_ADC_IRQHandler+0x2bc>)
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	f003 031f 	and.w	r3, r3, #31
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d03e      	beq.n	800200a <HAL_ADC_IRQHandler+0x292>
 8001f8c:	e005      	b.n	8001f9a <HAL_ADC_IRQHandler+0x222>
 8001f8e:	4b2a      	ldr	r3, [pc, #168]	@ (8002038 <HAL_ADC_IRQHandler+0x2c0>)
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	f003 031f 	and.w	r3, r3, #31
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d037      	beq.n	800200a <HAL_ADC_IRQHandler+0x292>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001fa2:	d004      	beq.n	8001fae <HAL_ADC_IRQHandler+0x236>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a21      	ldr	r2, [pc, #132]	@ (8002030 <HAL_ADC_IRQHandler+0x2b8>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d106      	bne.n	8001fbc <HAL_ADC_IRQHandler+0x244>
 8001fae:	4b21      	ldr	r3, [pc, #132]	@ (8002034 <HAL_ADC_IRQHandler+0x2bc>)
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	f003 031f 	and.w	r3, r3, #31
 8001fb6:	2b05      	cmp	r3, #5
 8001fb8:	d027      	beq.n	800200a <HAL_ADC_IRQHandler+0x292>
 8001fba:	e005      	b.n	8001fc8 <HAL_ADC_IRQHandler+0x250>
 8001fbc:	4b1e      	ldr	r3, [pc, #120]	@ (8002038 <HAL_ADC_IRQHandler+0x2c0>)
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	f003 031f 	and.w	r3, r3, #31
 8001fc4:	2b05      	cmp	r3, #5
 8001fc6:	d020      	beq.n	800200a <HAL_ADC_IRQHandler+0x292>
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001fd0:	d004      	beq.n	8001fdc <HAL_ADC_IRQHandler+0x264>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a16      	ldr	r2, [pc, #88]	@ (8002030 <HAL_ADC_IRQHandler+0x2b8>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d106      	bne.n	8001fea <HAL_ADC_IRQHandler+0x272>
 8001fdc:	4b15      	ldr	r3, [pc, #84]	@ (8002034 <HAL_ADC_IRQHandler+0x2bc>)
 8001fde:	689b      	ldr	r3, [r3, #8]
 8001fe0:	f003 031f 	and.w	r3, r3, #31
 8001fe4:	2b09      	cmp	r3, #9
 8001fe6:	d010      	beq.n	800200a <HAL_ADC_IRQHandler+0x292>
 8001fe8:	e005      	b.n	8001ff6 <HAL_ADC_IRQHandler+0x27e>
 8001fea:	4b13      	ldr	r3, [pc, #76]	@ (8002038 <HAL_ADC_IRQHandler+0x2c0>)
 8001fec:	689b      	ldr	r3, [r3, #8]
 8001fee:	f003 031f 	and.w	r3, r3, #31
 8001ff2:	2b09      	cmp	r3, #9
 8001ff4:	d009      	beq.n	800200a <HAL_ADC_IRQHandler+0x292>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001ffe:	d004      	beq.n	800200a <HAL_ADC_IRQHandler+0x292>
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a0d      	ldr	r2, [pc, #52]	@ (800203c <HAL_ADC_IRQHandler+0x2c4>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d104      	bne.n	8002014 <HAL_ADC_IRQHandler+0x29c>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	68db      	ldr	r3, [r3, #12]
 8002010:	61bb      	str	r3, [r7, #24]
 8002012:	e018      	b.n	8002046 <HAL_ADC_IRQHandler+0x2ce>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800201c:	d004      	beq.n	8002028 <HAL_ADC_IRQHandler+0x2b0>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a03      	ldr	r2, [pc, #12]	@ (8002030 <HAL_ADC_IRQHandler+0x2b8>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d10b      	bne.n	8002040 <HAL_ADC_IRQHandler+0x2c8>
 8002028:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800202c:	e009      	b.n	8002042 <HAL_ADC_IRQHandler+0x2ca>
 800202e:	bf00      	nop
 8002030:	50000100 	.word	0x50000100
 8002034:	50000300 	.word	0x50000300
 8002038:	50000700 	.word	0x50000700
 800203c:	50000400 	.word	0x50000400
 8002040:	4b92      	ldr	r3, [pc, #584]	@ (800228c <HAL_ADC_IRQHandler+0x514>)
 8002042:	68db      	ldr	r3, [r3, #12]
 8002044:	61bb      	str	r3, [r7, #24]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800204c:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002050:	2b00      	cmp	r3, #0
 8002052:	f040 80b0 	bne.w	80021b6 <HAL_ADC_IRQHandler+0x43e>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8002056:	69bb      	ldr	r3, [r7, #24]
 8002058:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800205c:	2b00      	cmp	r3, #0
 800205e:	d00d      	beq.n	800207c <HAL_ADC_IRQHandler+0x304>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	68db      	ldr	r3, [r3, #12]
 8002066:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 800206a:	2b00      	cmp	r3, #0
 800206c:	f040 80a3 	bne.w	80021b6 <HAL_ADC_IRQHandler+0x43e>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 8002070:	69bb      	ldr	r3, [r7, #24]
 8002072:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8002076:	2b00      	cmp	r3, #0
 8002078:	f040 809d 	bne.w	80021b6 <HAL_ADC_IRQHandler+0x43e>
      {
        /* If End of Sequence is reached, disable interrupts */
        if((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS)
 800207c:	693b      	ldr	r3, [r7, #16]
 800207e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002082:	2b00      	cmp	r3, #0
 8002084:	f000 8097 	beq.w	80021b6 <HAL_ADC_IRQHandler+0x43e>
        {
          
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002090:	d004      	beq.n	800209c <HAL_ADC_IRQHandler+0x324>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4a7e      	ldr	r2, [pc, #504]	@ (8002290 <HAL_ADC_IRQHandler+0x518>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d106      	bne.n	80020aa <HAL_ADC_IRQHandler+0x332>
 800209c:	4b7d      	ldr	r3, [pc, #500]	@ (8002294 <HAL_ADC_IRQHandler+0x51c>)
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	f003 031f 	and.w	r3, r3, #31
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d03e      	beq.n	8002126 <HAL_ADC_IRQHandler+0x3ae>
 80020a8:	e005      	b.n	80020b6 <HAL_ADC_IRQHandler+0x33e>
 80020aa:	4b7b      	ldr	r3, [pc, #492]	@ (8002298 <HAL_ADC_IRQHandler+0x520>)
 80020ac:	689b      	ldr	r3, [r3, #8]
 80020ae:	f003 031f 	and.w	r3, r3, #31
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d037      	beq.n	8002126 <HAL_ADC_IRQHandler+0x3ae>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80020be:	d004      	beq.n	80020ca <HAL_ADC_IRQHandler+0x352>
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4a72      	ldr	r2, [pc, #456]	@ (8002290 <HAL_ADC_IRQHandler+0x518>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d106      	bne.n	80020d8 <HAL_ADC_IRQHandler+0x360>
 80020ca:	4b72      	ldr	r3, [pc, #456]	@ (8002294 <HAL_ADC_IRQHandler+0x51c>)
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	f003 031f 	and.w	r3, r3, #31
 80020d2:	2b06      	cmp	r3, #6
 80020d4:	d027      	beq.n	8002126 <HAL_ADC_IRQHandler+0x3ae>
 80020d6:	e005      	b.n	80020e4 <HAL_ADC_IRQHandler+0x36c>
 80020d8:	4b6f      	ldr	r3, [pc, #444]	@ (8002298 <HAL_ADC_IRQHandler+0x520>)
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	f003 031f 	and.w	r3, r3, #31
 80020e0:	2b06      	cmp	r3, #6
 80020e2:	d020      	beq.n	8002126 <HAL_ADC_IRQHandler+0x3ae>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80020ec:	d004      	beq.n	80020f8 <HAL_ADC_IRQHandler+0x380>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a67      	ldr	r2, [pc, #412]	@ (8002290 <HAL_ADC_IRQHandler+0x518>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d106      	bne.n	8002106 <HAL_ADC_IRQHandler+0x38e>
 80020f8:	4b66      	ldr	r3, [pc, #408]	@ (8002294 <HAL_ADC_IRQHandler+0x51c>)
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	f003 031f 	and.w	r3, r3, #31
 8002100:	2b07      	cmp	r3, #7
 8002102:	d010      	beq.n	8002126 <HAL_ADC_IRQHandler+0x3ae>
 8002104:	e005      	b.n	8002112 <HAL_ADC_IRQHandler+0x39a>
 8002106:	4b64      	ldr	r3, [pc, #400]	@ (8002298 <HAL_ADC_IRQHandler+0x520>)
 8002108:	689b      	ldr	r3, [r3, #8]
 800210a:	f003 031f 	and.w	r3, r3, #31
 800210e:	2b07      	cmp	r3, #7
 8002110:	d009      	beq.n	8002126 <HAL_ADC_IRQHandler+0x3ae>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800211a:	d004      	beq.n	8002126 <HAL_ADC_IRQHandler+0x3ae>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a5a      	ldr	r2, [pc, #360]	@ (800228c <HAL_ADC_IRQHandler+0x514>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d104      	bne.n	8002130 <HAL_ADC_IRQHandler+0x3b8>
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	68db      	ldr	r3, [r3, #12]
 800212c:	617b      	str	r3, [r7, #20]
 800212e:	e00f      	b.n	8002150 <HAL_ADC_IRQHandler+0x3d8>
          }
          else
          {
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002138:	d004      	beq.n	8002144 <HAL_ADC_IRQHandler+0x3cc>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a54      	ldr	r2, [pc, #336]	@ (8002290 <HAL_ADC_IRQHandler+0x518>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d102      	bne.n	800214a <HAL_ADC_IRQHandler+0x3d2>
 8002144:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002148:	e000      	b.n	800214c <HAL_ADC_IRQHandler+0x3d4>
 800214a:	4b50      	ldr	r3, [pc, #320]	@ (800228c <HAL_ADC_IRQHandler+0x514>)
 800214c:	68db      	ldr	r3, [r3, #12]
 800214e:	617b      	str	r3, [r7, #20]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002156:	2b00      	cmp	r3, #0
 8002158:	d12d      	bne.n	80021b6 <HAL_ADC_IRQHandler+0x43e>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	689b      	ldr	r3, [r3, #8]
 8002160:	f003 0308 	and.w	r3, r3, #8
 8002164:	2b00      	cmp	r3, #0
 8002166:	d11a      	bne.n	800219e <HAL_ADC_IRQHandler+0x426>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	685a      	ldr	r2, [r3, #4]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002176:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800217c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	641a      	str	r2, [r3, #64]	@ 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002188:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800218c:	2b00      	cmp	r3, #0
 800218e:	d112      	bne.n	80021b6 <HAL_ADC_IRQHandler+0x43e>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002194:	f043 0201 	orr.w	r2, r3, #1
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	641a      	str	r2, [r3, #64]	@ 0x40
 800219c:	e00b      	b.n	80021b6 <HAL_ADC_IRQHandler+0x43e>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021a2:	f043 0210 	orr.w	r2, r3, #16
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	641a      	str	r2, [r3, #64]	@ 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ae:	f043 0201 	orr.w	r2, r3, #1
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	645a      	str	r2, [r3, #68]	@ 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80021b6:	6878      	ldr	r0, [r7, #4]
 80021b8:	f000 f936 	bl	8002428 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	2260      	movs	r2, #96	@ 0x60
 80021c2:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d011      	beq.n	80021f2 <HAL_ADC_IRQHandler+0x47a>
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d00c      	beq.n	80021f2 <HAL_ADC_IRQHandler+0x47a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021dc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80021e4:	6878      	ldr	r0, [r7, #4]
 80021e6:	f7ff fa9d 	bl	8001724 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	2280      	movs	r2, #128	@ 0x80
 80021f0:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80021f2:	693b      	ldr	r3, [r7, #16]
 80021f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d012      	beq.n	8002222 <HAL_ADC_IRQHandler+0x4aa>
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002202:	2b00      	cmp	r3, #0
 8002204:	d00d      	beq.n	8002222 <HAL_ADC_IRQHandler+0x4aa>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800220a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	f000 f91c 	bl	8002450 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002220:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002228:	2b00      	cmp	r3, #0
 800222a:	d012      	beq.n	8002252 <HAL_ADC_IRQHandler+0x4da>
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002232:	2b00      	cmp	r3, #0
 8002234:	d00d      	beq.n	8002252 <HAL_ADC_IRQHandler+0x4da>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800223a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002242:	6878      	ldr	r0, [r7, #4]
 8002244:	f000 f90e 	bl	8002464 <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002250:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	f003 0310 	and.w	r3, r3, #16
 8002258:	2b00      	cmp	r3, #0
 800225a:	d04f      	beq.n	80022fc <HAL_ADC_IRQHandler+0x584>
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	f003 0310 	and.w	r3, r3, #16
 8002262:	2b00      	cmp	r3, #0
 8002264:	d04a      	beq.n	80022fc <HAL_ADC_IRQHandler+0x584>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800226a:	2b01      	cmp	r3, #1
 800226c:	d102      	bne.n	8002274 <HAL_ADC_IRQHandler+0x4fc>
    {
      overrun_error = 1U;
 800226e:	2301      	movs	r3, #1
 8002270:	61fb      	str	r3, [r7, #28]
 8002272:	e02d      	b.n	80022d0 <HAL_ADC_IRQHandler+0x558>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800227c:	d004      	beq.n	8002288 <HAL_ADC_IRQHandler+0x510>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a03      	ldr	r2, [pc, #12]	@ (8002290 <HAL_ADC_IRQHandler+0x518>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d109      	bne.n	800229c <HAL_ADC_IRQHandler+0x524>
 8002288:	4b02      	ldr	r3, [pc, #8]	@ (8002294 <HAL_ADC_IRQHandler+0x51c>)
 800228a:	e008      	b.n	800229e <HAL_ADC_IRQHandler+0x526>
 800228c:	50000400 	.word	0x50000400
 8002290:	50000100 	.word	0x50000100
 8002294:	50000300 	.word	0x50000300
 8002298:	50000700 	.word	0x50000700
 800229c:	4b28      	ldr	r3, [pc, #160]	@ (8002340 <HAL_ADC_IRQHandler+0x5c8>)
 800229e:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	689b      	ldr	r3, [r3, #8]
 80022a4:	f003 031f 	and.w	r3, r3, #31
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d109      	bne.n	80022c0 <HAL_ADC_IRQHandler+0x548>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	68db      	ldr	r3, [r3, #12]
 80022b2:	f003 0301 	and.w	r3, r3, #1
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d10a      	bne.n	80022d0 <HAL_ADC_IRQHandler+0x558>
        {
          overrun_error = 1U;  
 80022ba:	2301      	movs	r3, #1
 80022bc:	61fb      	str	r3, [r7, #28]
 80022be:	e007      	b.n	80022d0 <HAL_ADC_IRQHandler+0x558>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d001      	beq.n	80022d0 <HAL_ADC_IRQHandler+0x558>
        {
          overrun_error = 1U;  
 80022cc:	2301      	movs	r3, #1
 80022ce:	61fb      	str	r3, [r7, #28]
        }
      }
    }
    
    if (overrun_error == 1U)
 80022d0:	69fb      	ldr	r3, [r7, #28]
 80022d2:	2b01      	cmp	r3, #1
 80022d4:	d10e      	bne.n	80022f4 <HAL_ADC_IRQHandler+0x57c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022da:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	641a      	str	r2, [r3, #64]	@ 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022e6:	f043 0202 	orr.w	r2, r3, #2
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80022ee:	6878      	ldr	r0, [r7, #4]
 80022f0:	f7ff fa22 	bl	8001738 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	2210      	movs	r2, #16
 80022fa:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80022fc:	693b      	ldr	r3, [r7, #16]
 80022fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002302:	2b00      	cmp	r3, #0
 8002304:	d018      	beq.n	8002338 <HAL_ADC_IRQHandler+0x5c0>
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800230c:	2b00      	cmp	r3, #0
 800230e:	d013      	beq.n	8002338 <HAL_ADC_IRQHandler+0x5c0>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002314:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	641a      	str	r2, [r3, #64]	@ 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002320:	f043 0208 	orr.w	r2, r3, #8
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002330:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002332:	6878      	ldr	r0, [r7, #4]
 8002334:	f000 f882 	bl	800243c <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 8002338:	bf00      	nop
 800233a:	3720      	adds	r7, #32
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}
 8002340:	50000700 	.word	0x50000700

08002344 <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b084      	sub	sp, #16
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800234e:	2300      	movs	r3, #0
 8002350:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002358:	2b01      	cmp	r3, #1
 800235a:	d101      	bne.n	8002360 <HAL_ADCEx_Calibration_Start+0x1c>
 800235c:	2302      	movs	r3, #2
 800235e:	e05f      	b.n	8002420 <HAL_ADCEx_Calibration_Start+0xdc>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2201      	movs	r2, #1
 8002364:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002368:	6878      	ldr	r0, [r7, #4]
 800236a:	f000 fd2b 	bl	8002dc4 <ADC_Disable>
 800236e:	4603      	mov	r3, r0
 8002370:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002372:	7bfb      	ldrb	r3, [r7, #15]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d14e      	bne.n	8002416 <HAL_ADCEx_Calibration_Start+0xd2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2201      	movs	r2, #1
 800237c:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	689a      	ldr	r2, [r3, #8]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
 800238c:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	2b01      	cmp	r3, #1
 8002392:	d107      	bne.n	80023a4 <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	689a      	ldr	r2, [r3, #8]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80023a2:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	689a      	ldr	r2, [r3, #8]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80023b2:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 80023b4:	f7ff f9a0 	bl	80016f8 <HAL_GetTick>
 80023b8:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80023ba:	e01c      	b.n	80023f6 <HAL_ADCEx_Calibration_Start+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80023bc:	f7ff f99c 	bl	80016f8 <HAL_GetTick>
 80023c0:	4602      	mov	r2, r0
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	1ad3      	subs	r3, r2, r3
 80023c6:	2b0a      	cmp	r3, #10
 80023c8:	d915      	bls.n	80023f6 <HAL_ADCEx_Calibration_Start+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80023d4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80023d8:	d10d      	bne.n	80023f6 <HAL_ADCEx_Calibration_Start+0xb2>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023de:	f023 0312 	bic.w	r3, r3, #18
 80023e2:	f043 0210 	orr.w	r2, r3, #16
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2200      	movs	r2, #0
 80023ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e014      	b.n	8002420 <HAL_ADCEx_Calibration_Start+0xdc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002400:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002404:	d0da      	beq.n	80023bc <HAL_ADCEx_Calibration_Start+0x78>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800240a:	f023 0303 	bic.w	r3, r3, #3
 800240e:	f043 0201 	orr.w	r2, r3, #1
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2200      	movs	r2, #0
 800241a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800241e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002420:	4618      	mov	r0, r3
 8002422:	3710      	adds	r7, #16
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}

08002428 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002428:	b480      	push	{r7}
 800242a:	b083      	sub	sp, #12
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002430:	bf00      	nop
 8002432:	370c      	adds	r7, #12
 8002434:	46bd      	mov	sp, r7
 8002436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243a:	4770      	bx	lr

0800243c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 800243c:	b480      	push	{r7}
 800243e:	b083      	sub	sp, #12
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 8002444:	bf00      	nop
 8002446:	370c      	adds	r7, #12
 8002448:	46bd      	mov	sp, r7
 800244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244e:	4770      	bx	lr

08002450 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 8002450:	b480      	push	{r7}
 8002452:	b083      	sub	sp, #12
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 8002458:	bf00      	nop
 800245a:	370c      	adds	r7, #12
 800245c:	46bd      	mov	sp, r7
 800245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002462:	4770      	bx	lr

08002464 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 8002464:	b480      	push	{r7}
 8002466:	b083      	sub	sp, #12
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 800246c:	bf00      	nop
 800246e:	370c      	adds	r7, #12
 8002470:	46bd      	mov	sp, r7
 8002472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002476:	4770      	bx	lr

08002478 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002478:	b480      	push	{r7}
 800247a:	b09b      	sub	sp, #108	@ 0x6c
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
 8002480:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002482:	2300      	movs	r3, #0
 8002484:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002488:	2300      	movs	r3, #0
 800248a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002492:	2b01      	cmp	r3, #1
 8002494:	d101      	bne.n	800249a <HAL_ADC_ConfigChannel+0x22>
 8002496:	2302      	movs	r3, #2
 8002498:	e2c8      	b.n	8002a2c <HAL_ADC_ConfigChannel+0x5b4>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2201      	movs	r2, #1
 800249e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	689b      	ldr	r3, [r3, #8]
 80024a8:	f003 0304 	and.w	r3, r3, #4
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	f040 82ac 	bne.w	8002a0a <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	2b04      	cmp	r3, #4
 80024b8:	d81c      	bhi.n	80024f4 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	685a      	ldr	r2, [r3, #4]
 80024c4:	4613      	mov	r3, r2
 80024c6:	005b      	lsls	r3, r3, #1
 80024c8:	4413      	add	r3, r2
 80024ca:	005b      	lsls	r3, r3, #1
 80024cc:	461a      	mov	r2, r3
 80024ce:	231f      	movs	r3, #31
 80024d0:	4093      	lsls	r3, r2
 80024d2:	43db      	mvns	r3, r3
 80024d4:	4019      	ands	r1, r3
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	6818      	ldr	r0, [r3, #0]
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	685a      	ldr	r2, [r3, #4]
 80024de:	4613      	mov	r3, r2
 80024e0:	005b      	lsls	r3, r3, #1
 80024e2:	4413      	add	r3, r2
 80024e4:	005b      	lsls	r3, r3, #1
 80024e6:	fa00 f203 	lsl.w	r2, r0, r3
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	430a      	orrs	r2, r1
 80024f0:	631a      	str	r2, [r3, #48]	@ 0x30
 80024f2:	e063      	b.n	80025bc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	2b09      	cmp	r3, #9
 80024fa:	d81e      	bhi.n	800253a <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	685a      	ldr	r2, [r3, #4]
 8002506:	4613      	mov	r3, r2
 8002508:	005b      	lsls	r3, r3, #1
 800250a:	4413      	add	r3, r2
 800250c:	005b      	lsls	r3, r3, #1
 800250e:	3b1e      	subs	r3, #30
 8002510:	221f      	movs	r2, #31
 8002512:	fa02 f303 	lsl.w	r3, r2, r3
 8002516:	43db      	mvns	r3, r3
 8002518:	4019      	ands	r1, r3
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	6818      	ldr	r0, [r3, #0]
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	685a      	ldr	r2, [r3, #4]
 8002522:	4613      	mov	r3, r2
 8002524:	005b      	lsls	r3, r3, #1
 8002526:	4413      	add	r3, r2
 8002528:	005b      	lsls	r3, r3, #1
 800252a:	3b1e      	subs	r3, #30
 800252c:	fa00 f203 	lsl.w	r2, r0, r3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	430a      	orrs	r2, r1
 8002536:	635a      	str	r2, [r3, #52]	@ 0x34
 8002538:	e040      	b.n	80025bc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	2b0e      	cmp	r3, #14
 8002540:	d81e      	bhi.n	8002580 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	685a      	ldr	r2, [r3, #4]
 800254c:	4613      	mov	r3, r2
 800254e:	005b      	lsls	r3, r3, #1
 8002550:	4413      	add	r3, r2
 8002552:	005b      	lsls	r3, r3, #1
 8002554:	3b3c      	subs	r3, #60	@ 0x3c
 8002556:	221f      	movs	r2, #31
 8002558:	fa02 f303 	lsl.w	r3, r2, r3
 800255c:	43db      	mvns	r3, r3
 800255e:	4019      	ands	r1, r3
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	6818      	ldr	r0, [r3, #0]
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	685a      	ldr	r2, [r3, #4]
 8002568:	4613      	mov	r3, r2
 800256a:	005b      	lsls	r3, r3, #1
 800256c:	4413      	add	r3, r2
 800256e:	005b      	lsls	r3, r3, #1
 8002570:	3b3c      	subs	r3, #60	@ 0x3c
 8002572:	fa00 f203 	lsl.w	r2, r0, r3
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	430a      	orrs	r2, r1
 800257c:	639a      	str	r2, [r3, #56]	@ 0x38
 800257e:	e01d      	b.n	80025bc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	685a      	ldr	r2, [r3, #4]
 800258a:	4613      	mov	r3, r2
 800258c:	005b      	lsls	r3, r3, #1
 800258e:	4413      	add	r3, r2
 8002590:	005b      	lsls	r3, r3, #1
 8002592:	3b5a      	subs	r3, #90	@ 0x5a
 8002594:	221f      	movs	r2, #31
 8002596:	fa02 f303 	lsl.w	r3, r2, r3
 800259a:	43db      	mvns	r3, r3
 800259c:	4019      	ands	r1, r3
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	6818      	ldr	r0, [r3, #0]
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	685a      	ldr	r2, [r3, #4]
 80025a6:	4613      	mov	r3, r2
 80025a8:	005b      	lsls	r3, r3, #1
 80025aa:	4413      	add	r3, r2
 80025ac:	005b      	lsls	r3, r3, #1
 80025ae:	3b5a      	subs	r3, #90	@ 0x5a
 80025b0:	fa00 f203 	lsl.w	r2, r0, r3
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	430a      	orrs	r2, r1
 80025ba:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	f003 030c 	and.w	r3, r3, #12
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	f040 80e5 	bne.w	8002796 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	2b09      	cmp	r3, #9
 80025d2:	d91c      	bls.n	800260e <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	6999      	ldr	r1, [r3, #24]
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	4613      	mov	r3, r2
 80025e0:	005b      	lsls	r3, r3, #1
 80025e2:	4413      	add	r3, r2
 80025e4:	3b1e      	subs	r3, #30
 80025e6:	2207      	movs	r2, #7
 80025e8:	fa02 f303 	lsl.w	r3, r2, r3
 80025ec:	43db      	mvns	r3, r3
 80025ee:	4019      	ands	r1, r3
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	6898      	ldr	r0, [r3, #8]
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	4613      	mov	r3, r2
 80025fa:	005b      	lsls	r3, r3, #1
 80025fc:	4413      	add	r3, r2
 80025fe:	3b1e      	subs	r3, #30
 8002600:	fa00 f203 	lsl.w	r2, r0, r3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	430a      	orrs	r2, r1
 800260a:	619a      	str	r2, [r3, #24]
 800260c:	e019      	b.n	8002642 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	6959      	ldr	r1, [r3, #20]
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	4613      	mov	r3, r2
 800261a:	005b      	lsls	r3, r3, #1
 800261c:	4413      	add	r3, r2
 800261e:	2207      	movs	r2, #7
 8002620:	fa02 f303 	lsl.w	r3, r2, r3
 8002624:	43db      	mvns	r3, r3
 8002626:	4019      	ands	r1, r3
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	6898      	ldr	r0, [r3, #8]
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	681a      	ldr	r2, [r3, #0]
 8002630:	4613      	mov	r3, r2
 8002632:	005b      	lsls	r3, r3, #1
 8002634:	4413      	add	r3, r2
 8002636:	fa00 f203 	lsl.w	r2, r0, r3
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	430a      	orrs	r2, r1
 8002640:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	695a      	ldr	r2, [r3, #20]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	68db      	ldr	r3, [r3, #12]
 800264c:	08db      	lsrs	r3, r3, #3
 800264e:	f003 0303 	and.w	r3, r3, #3
 8002652:	005b      	lsls	r3, r3, #1
 8002654:	fa02 f303 	lsl.w	r3, r2, r3
 8002658:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	691b      	ldr	r3, [r3, #16]
 800265e:	3b01      	subs	r3, #1
 8002660:	2b03      	cmp	r3, #3
 8002662:	d84f      	bhi.n	8002704 <HAL_ADC_ConfigChannel+0x28c>
 8002664:	a201      	add	r2, pc, #4	@ (adr r2, 800266c <HAL_ADC_ConfigChannel+0x1f4>)
 8002666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800266a:	bf00      	nop
 800266c:	0800267d 	.word	0x0800267d
 8002670:	0800269f 	.word	0x0800269f
 8002674:	080026c1 	.word	0x080026c1
 8002678:	080026e3 	.word	0x080026e3
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002682:	4b99      	ldr	r3, [pc, #612]	@ (80028e8 <HAL_ADC_ConfigChannel+0x470>)
 8002684:	4013      	ands	r3, r2
 8002686:	683a      	ldr	r2, [r7, #0]
 8002688:	6812      	ldr	r2, [r2, #0]
 800268a:	0691      	lsls	r1, r2, #26
 800268c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800268e:	430a      	orrs	r2, r1
 8002690:	431a      	orrs	r2, r3
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800269a:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800269c:	e07b      	b.n	8002796 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80026a4:	4b90      	ldr	r3, [pc, #576]	@ (80028e8 <HAL_ADC_ConfigChannel+0x470>)
 80026a6:	4013      	ands	r3, r2
 80026a8:	683a      	ldr	r2, [r7, #0]
 80026aa:	6812      	ldr	r2, [r2, #0]
 80026ac:	0691      	lsls	r1, r2, #26
 80026ae:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80026b0:	430a      	orrs	r2, r1
 80026b2:	431a      	orrs	r2, r3
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80026bc:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80026be:	e06a      	b.n	8002796 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80026c6:	4b88      	ldr	r3, [pc, #544]	@ (80028e8 <HAL_ADC_ConfigChannel+0x470>)
 80026c8:	4013      	ands	r3, r2
 80026ca:	683a      	ldr	r2, [r7, #0]
 80026cc:	6812      	ldr	r2, [r2, #0]
 80026ce:	0691      	lsls	r1, r2, #26
 80026d0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80026d2:	430a      	orrs	r2, r1
 80026d4:	431a      	orrs	r2, r3
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80026de:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80026e0:	e059      	b.n	8002796 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80026e8:	4b7f      	ldr	r3, [pc, #508]	@ (80028e8 <HAL_ADC_ConfigChannel+0x470>)
 80026ea:	4013      	ands	r3, r2
 80026ec:	683a      	ldr	r2, [r7, #0]
 80026ee:	6812      	ldr	r2, [r2, #0]
 80026f0:	0691      	lsls	r1, r2, #26
 80026f2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80026f4:	430a      	orrs	r2, r1
 80026f6:	431a      	orrs	r2, r3
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002700:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002702:	e048      	b.n	8002796 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800270a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	069b      	lsls	r3, r3, #26
 8002714:	429a      	cmp	r2, r3
 8002716:	d107      	bne.n	8002728 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002726:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800272e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	069b      	lsls	r3, r3, #26
 8002738:	429a      	cmp	r2, r3
 800273a:	d107      	bne.n	800274c <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800274a:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002752:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	069b      	lsls	r3, r3, #26
 800275c:	429a      	cmp	r2, r3
 800275e:	d107      	bne.n	8002770 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800276e:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002776:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	069b      	lsls	r3, r3, #26
 8002780:	429a      	cmp	r2, r3
 8002782:	d107      	bne.n	8002794 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002792:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 8002794:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	f003 0303 	and.w	r3, r3, #3
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d108      	bne.n	80027b6 <HAL_ADC_ConfigChannel+0x33e>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f003 0301 	and.w	r3, r3, #1
 80027ae:	2b01      	cmp	r3, #1
 80027b0:	d101      	bne.n	80027b6 <HAL_ADC_ConfigChannel+0x33e>
 80027b2:	2301      	movs	r3, #1
 80027b4:	e000      	b.n	80027b8 <HAL_ADC_ConfigChannel+0x340>
 80027b6:	2300      	movs	r3, #0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	f040 8131 	bne.w	8002a20 <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	68db      	ldr	r3, [r3, #12]
 80027c2:	2b01      	cmp	r3, #1
 80027c4:	d00f      	beq.n	80027e6 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	2201      	movs	r2, #1
 80027d4:	fa02 f303 	lsl.w	r3, r2, r3
 80027d8:	43da      	mvns	r2, r3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	400a      	ands	r2, r1
 80027e0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 80027e4:	e049      	b.n	800287a <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	2201      	movs	r2, #1
 80027f4:	409a      	lsls	r2, r3
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	430a      	orrs	r2, r1
 80027fc:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	2b09      	cmp	r3, #9
 8002806:	d91c      	bls.n	8002842 <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	6999      	ldr	r1, [r3, #24]
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	4613      	mov	r3, r2
 8002814:	005b      	lsls	r3, r3, #1
 8002816:	4413      	add	r3, r2
 8002818:	3b1b      	subs	r3, #27
 800281a:	2207      	movs	r2, #7
 800281c:	fa02 f303 	lsl.w	r3, r2, r3
 8002820:	43db      	mvns	r3, r3
 8002822:	4019      	ands	r1, r3
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	6898      	ldr	r0, [r3, #8]
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	4613      	mov	r3, r2
 800282e:	005b      	lsls	r3, r3, #1
 8002830:	4413      	add	r3, r2
 8002832:	3b1b      	subs	r3, #27
 8002834:	fa00 f203 	lsl.w	r2, r0, r3
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	430a      	orrs	r2, r1
 800283e:	619a      	str	r2, [r3, #24]
 8002840:	e01b      	b.n	800287a <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	6959      	ldr	r1, [r3, #20]
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	1c5a      	adds	r2, r3, #1
 800284e:	4613      	mov	r3, r2
 8002850:	005b      	lsls	r3, r3, #1
 8002852:	4413      	add	r3, r2
 8002854:	2207      	movs	r2, #7
 8002856:	fa02 f303 	lsl.w	r3, r2, r3
 800285a:	43db      	mvns	r3, r3
 800285c:	4019      	ands	r1, r3
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	6898      	ldr	r0, [r3, #8]
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	1c5a      	adds	r2, r3, #1
 8002868:	4613      	mov	r3, r2
 800286a:	005b      	lsls	r3, r3, #1
 800286c:	4413      	add	r3, r2
 800286e:	fa00 f203 	lsl.w	r2, r0, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	430a      	orrs	r2, r1
 8002878:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002882:	d004      	beq.n	800288e <HAL_ADC_ConfigChannel+0x416>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a18      	ldr	r2, [pc, #96]	@ (80028ec <HAL_ADC_ConfigChannel+0x474>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d101      	bne.n	8002892 <HAL_ADC_ConfigChannel+0x41a>
 800288e:	4b18      	ldr	r3, [pc, #96]	@ (80028f0 <HAL_ADC_ConfigChannel+0x478>)
 8002890:	e000      	b.n	8002894 <HAL_ADC_ConfigChannel+0x41c>
 8002892:	4b18      	ldr	r3, [pc, #96]	@ (80028f4 <HAL_ADC_ConfigChannel+0x47c>)
 8002894:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	2b10      	cmp	r3, #16
 800289c:	d105      	bne.n	80028aa <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800289e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d015      	beq.n	80028d6 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80028ae:	2b11      	cmp	r3, #17
 80028b0:	d105      	bne.n	80028be <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80028b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d00b      	beq.n	80028d6 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80028c2:	2b12      	cmp	r3, #18
 80028c4:	f040 80ac 	bne.w	8002a20 <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80028c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	f040 80a5 	bne.w	8002a20 <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80028de:	d10b      	bne.n	80028f8 <HAL_ADC_ConfigChannel+0x480>
 80028e0:	4b02      	ldr	r3, [pc, #8]	@ (80028ec <HAL_ADC_ConfigChannel+0x474>)
 80028e2:	60fb      	str	r3, [r7, #12]
 80028e4:	e023      	b.n	800292e <HAL_ADC_ConfigChannel+0x4b6>
 80028e6:	bf00      	nop
 80028e8:	83fff000 	.word	0x83fff000
 80028ec:	50000100 	.word	0x50000100
 80028f0:	50000300 	.word	0x50000300
 80028f4:	50000700 	.word	0x50000700
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a4e      	ldr	r2, [pc, #312]	@ (8002a38 <HAL_ADC_ConfigChannel+0x5c0>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d103      	bne.n	800290a <HAL_ADC_ConfigChannel+0x492>
 8002902:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002906:	60fb      	str	r3, [r7, #12]
 8002908:	e011      	b.n	800292e <HAL_ADC_ConfigChannel+0x4b6>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a4b      	ldr	r2, [pc, #300]	@ (8002a3c <HAL_ADC_ConfigChannel+0x5c4>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d102      	bne.n	800291a <HAL_ADC_ConfigChannel+0x4a2>
 8002914:	4b4a      	ldr	r3, [pc, #296]	@ (8002a40 <HAL_ADC_ConfigChannel+0x5c8>)
 8002916:	60fb      	str	r3, [r7, #12]
 8002918:	e009      	b.n	800292e <HAL_ADC_ConfigChannel+0x4b6>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a48      	ldr	r2, [pc, #288]	@ (8002a40 <HAL_ADC_ConfigChannel+0x5c8>)
 8002920:	4293      	cmp	r3, r2
 8002922:	d102      	bne.n	800292a <HAL_ADC_ConfigChannel+0x4b2>
 8002924:	4b45      	ldr	r3, [pc, #276]	@ (8002a3c <HAL_ADC_ConfigChannel+0x5c4>)
 8002926:	60fb      	str	r3, [r7, #12]
 8002928:	e001      	b.n	800292e <HAL_ADC_ConfigChannel+0x4b6>
 800292a:	2300      	movs	r3, #0
 800292c:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	f003 0303 	and.w	r3, r3, #3
 8002938:	2b01      	cmp	r3, #1
 800293a:	d108      	bne.n	800294e <HAL_ADC_ConfigChannel+0x4d6>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f003 0301 	and.w	r3, r3, #1
 8002946:	2b01      	cmp	r3, #1
 8002948:	d101      	bne.n	800294e <HAL_ADC_ConfigChannel+0x4d6>
 800294a:	2301      	movs	r3, #1
 800294c:	e000      	b.n	8002950 <HAL_ADC_ConfigChannel+0x4d8>
 800294e:	2300      	movs	r3, #0
 8002950:	2b00      	cmp	r3, #0
 8002952:	d150      	bne.n	80029f6 <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002954:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002956:	2b00      	cmp	r3, #0
 8002958:	d010      	beq.n	800297c <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	f003 0303 	and.w	r3, r3, #3
 8002962:	2b01      	cmp	r3, #1
 8002964:	d107      	bne.n	8002976 <HAL_ADC_ConfigChannel+0x4fe>
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 0301 	and.w	r3, r3, #1
 800296e:	2b01      	cmp	r3, #1
 8002970:	d101      	bne.n	8002976 <HAL_ADC_ConfigChannel+0x4fe>
 8002972:	2301      	movs	r3, #1
 8002974:	e000      	b.n	8002978 <HAL_ADC_ConfigChannel+0x500>
 8002976:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002978:	2b00      	cmp	r3, #0
 800297a:	d13c      	bne.n	80029f6 <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	2b10      	cmp	r3, #16
 8002982:	d11d      	bne.n	80029c0 <HAL_ADC_ConfigChannel+0x548>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800298c:	d118      	bne.n	80029c0 <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800298e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002996:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002998:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800299a:	4b2a      	ldr	r3, [pc, #168]	@ (8002a44 <HAL_ADC_ConfigChannel+0x5cc>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a2a      	ldr	r2, [pc, #168]	@ (8002a48 <HAL_ADC_ConfigChannel+0x5d0>)
 80029a0:	fba2 2303 	umull	r2, r3, r2, r3
 80029a4:	0c9a      	lsrs	r2, r3, #18
 80029a6:	4613      	mov	r3, r2
 80029a8:	009b      	lsls	r3, r3, #2
 80029aa:	4413      	add	r3, r2
 80029ac:	005b      	lsls	r3, r3, #1
 80029ae:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80029b0:	e002      	b.n	80029b8 <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 80029b2:	68bb      	ldr	r3, [r7, #8]
 80029b4:	3b01      	subs	r3, #1
 80029b6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d1f9      	bne.n	80029b2 <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80029be:	e02e      	b.n	8002a1e <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	2b11      	cmp	r3, #17
 80029c6:	d10b      	bne.n	80029e0 <HAL_ADC_ConfigChannel+0x568>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80029d0:	d106      	bne.n	80029e0 <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80029d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 80029da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80029dc:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80029de:	e01e      	b.n	8002a1e <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	2b12      	cmp	r3, #18
 80029e6:	d11a      	bne.n	8002a1e <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80029e8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80029f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80029f2:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80029f4:	e013      	b.n	8002a1e <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029fa:	f043 0220 	orr.w	r2, r3, #32
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
 8002a04:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8002a08:	e00a      	b.n	8002a20 <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a0e:	f043 0220 	orr.w	r2, r3, #32
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8002a1c:	e000      	b.n	8002a20 <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002a1e:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2200      	movs	r2, #0
 8002a24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002a28:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	376c      	adds	r7, #108	@ 0x6c
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr
 8002a38:	50000100 	.word	0x50000100
 8002a3c:	50000400 	.word	0x50000400
 8002a40:	50000500 	.word	0x50000500
 8002a44:	20000000 	.word	0x20000000
 8002a48:	431bde83 	.word	0x431bde83

08002a4c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b099      	sub	sp, #100	@ 0x64
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
 8002a54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a56:	2300      	movs	r3, #0
 8002a58:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002a64:	d102      	bne.n	8002a6c <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8002a66:	4b6d      	ldr	r3, [pc, #436]	@ (8002c1c <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002a68:	60bb      	str	r3, [r7, #8]
 8002a6a:	e01a      	b.n	8002aa2 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a6a      	ldr	r2, [pc, #424]	@ (8002c1c <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d103      	bne.n	8002a7e <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8002a76:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002a7a:	60bb      	str	r3, [r7, #8]
 8002a7c:	e011      	b.n	8002aa2 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a67      	ldr	r2, [pc, #412]	@ (8002c20 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d102      	bne.n	8002a8e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002a88:	4b66      	ldr	r3, [pc, #408]	@ (8002c24 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8002a8a:	60bb      	str	r3, [r7, #8]
 8002a8c:	e009      	b.n	8002aa2 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a64      	ldr	r2, [pc, #400]	@ (8002c24 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d102      	bne.n	8002a9e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002a98:	4b61      	ldr	r3, [pc, #388]	@ (8002c20 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8002a9a:	60bb      	str	r3, [r7, #8]
 8002a9c:	e001      	b.n	8002aa2 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d101      	bne.n	8002aac <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e0b0      	b.n	8002c0e <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d101      	bne.n	8002aba <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8002ab6:	2302      	movs	r3, #2
 8002ab8:	e0a9      	b.n	8002c0e <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2201      	movs	r2, #1
 8002abe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	f003 0304 	and.w	r3, r3, #4
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	f040 808d 	bne.w	8002bec <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	f003 0304 	and.w	r3, r3, #4
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	f040 8086 	bne.w	8002bec <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002ae8:	d004      	beq.n	8002af4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a4b      	ldr	r2, [pc, #300]	@ (8002c1c <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d101      	bne.n	8002af8 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8002af4:	4b4c      	ldr	r3, [pc, #304]	@ (8002c28 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8002af6:	e000      	b.n	8002afa <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8002af8:	4b4c      	ldr	r3, [pc, #304]	@ (8002c2c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8002afa:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d040      	beq.n	8002b86 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002b04:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	6859      	ldr	r1, [r3, #4]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002b16:	035b      	lsls	r3, r3, #13
 8002b18:	430b      	orrs	r3, r1
 8002b1a:	431a      	orrs	r2, r3
 8002b1c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002b1e:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	f003 0303 	and.w	r3, r3, #3
 8002b2a:	2b01      	cmp	r3, #1
 8002b2c:	d108      	bne.n	8002b40 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f003 0301 	and.w	r3, r3, #1
 8002b38:	2b01      	cmp	r3, #1
 8002b3a:	d101      	bne.n	8002b40 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e000      	b.n	8002b42 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8002b40:	2300      	movs	r3, #0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d15c      	bne.n	8002c00 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	f003 0303 	and.w	r3, r3, #3
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d107      	bne.n	8002b62 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f003 0301 	and.w	r3, r3, #1
 8002b5a:	2b01      	cmp	r3, #1
 8002b5c:	d101      	bne.n	8002b62 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e000      	b.n	8002b64 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8002b62:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d14b      	bne.n	8002c00 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002b68:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002b70:	f023 030f 	bic.w	r3, r3, #15
 8002b74:	683a      	ldr	r2, [r7, #0]
 8002b76:	6811      	ldr	r1, [r2, #0]
 8002b78:	683a      	ldr	r2, [r7, #0]
 8002b7a:	6892      	ldr	r2, [r2, #8]
 8002b7c:	430a      	orrs	r2, r1
 8002b7e:	431a      	orrs	r2, r3
 8002b80:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002b82:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002b84:	e03c      	b.n	8002c00 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002b86:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002b8e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002b90:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	f003 0303 	and.w	r3, r3, #3
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d108      	bne.n	8002bb2 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 0301 	and.w	r3, r3, #1
 8002baa:	2b01      	cmp	r3, #1
 8002bac:	d101      	bne.n	8002bb2 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e000      	b.n	8002bb4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d123      	bne.n	8002c00 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	f003 0303 	and.w	r3, r3, #3
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d107      	bne.n	8002bd4 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 0301 	and.w	r3, r3, #1
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	d101      	bne.n	8002bd4 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e000      	b.n	8002bd6 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8002bd4:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d112      	bne.n	8002c00 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8002bda:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002be2:	f023 030f 	bic.w	r3, r3, #15
 8002be6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002be8:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002bea:	e009      	b.n	8002c00 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf0:	f043 0220 	orr.w	r2, r3, #32
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8002bfe:	e000      	b.n	8002c02 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002c00:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2200      	movs	r2, #0
 8002c06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002c0a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
} 
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3764      	adds	r7, #100	@ 0x64
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr
 8002c1a:	bf00      	nop
 8002c1c:	50000100 	.word	0x50000100
 8002c20:	50000400 	.word	0x50000400
 8002c24:	50000500 	.word	0x50000500
 8002c28:	50000300 	.word	0x50000300
 8002c2c:	50000700 	.word	0x50000700

08002c30 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b084      	sub	sp, #16
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c3c:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c42:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d126      	bne.n	8002c98 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c4e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d115      	bne.n	8002c90 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d111      	bne.n	8002c90 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c70:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c7c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d105      	bne.n	8002c90 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c88:	f043 0201 	orr.w	r2, r3, #1
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002c90:	68f8      	ldr	r0, [r7, #12]
 8002c92:	f7fe fa93 	bl	80011bc <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002c96:	e004      	b.n	8002ca2 <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c9e:	6878      	ldr	r0, [r7, #4]
 8002ca0:	4798      	blx	r3
}
 8002ca2:	bf00      	nop
 8002ca4:	3710      	adds	r7, #16
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}

08002caa <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002caa:	b580      	push	{r7, lr}
 8002cac:	b084      	sub	sp, #16
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cb6:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002cb8:	68f8      	ldr	r0, [r7, #12]
 8002cba:	f7fe fd29 	bl	8001710 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8002cbe:	bf00      	nop
 8002cc0:	3710      	adds	r7, #16
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}

08002cc6 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002cc6:	b580      	push	{r7, lr}
 8002cc8:	b084      	sub	sp, #16
 8002cca:	af00      	add	r7, sp, #0
 8002ccc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cd2:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cd8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ce4:	f043 0204 	orr.w	r2, r3, #4
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	645a      	str	r2, [r3, #68]	@ 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002cec:	68f8      	ldr	r0, [r7, #12]
 8002cee:	f7fe fd23 	bl	8001738 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002cf2:	bf00      	nop
 8002cf4:	3710      	adds	r7, #16
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}
	...

08002cfc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b084      	sub	sp, #16
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d04:	2300      	movs	r3, #0
 8002d06:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	689b      	ldr	r3, [r3, #8]
 8002d0e:	f003 0303 	and.w	r3, r3, #3
 8002d12:	2b01      	cmp	r3, #1
 8002d14:	d108      	bne.n	8002d28 <ADC_Enable+0x2c>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 0301 	and.w	r3, r3, #1
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d101      	bne.n	8002d28 <ADC_Enable+0x2c>
 8002d24:	2301      	movs	r3, #1
 8002d26:	e000      	b.n	8002d2a <ADC_Enable+0x2e>
 8002d28:	2300      	movs	r3, #0
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d143      	bne.n	8002db6 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	689a      	ldr	r2, [r3, #8]
 8002d34:	4b22      	ldr	r3, [pc, #136]	@ (8002dc0 <ADC_Enable+0xc4>)
 8002d36:	4013      	ands	r3, r2
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d00d      	beq.n	8002d58 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d40:	f043 0210 	orr.w	r2, r3, #16
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d4c:	f043 0201 	orr.w	r2, r3, #1
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 8002d54:	2301      	movs	r3, #1
 8002d56:	e02f      	b.n	8002db8 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	689a      	ldr	r2, [r3, #8]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f042 0201 	orr.w	r2, r2, #1
 8002d66:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002d68:	f7fe fcc6 	bl	80016f8 <HAL_GetTick>
 8002d6c:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002d6e:	e01b      	b.n	8002da8 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002d70:	f7fe fcc2 	bl	80016f8 <HAL_GetTick>
 8002d74:	4602      	mov	r2, r0
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	1ad3      	subs	r3, r2, r3
 8002d7a:	2b02      	cmp	r3, #2
 8002d7c:	d914      	bls.n	8002da8 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f003 0301 	and.w	r3, r3, #1
 8002d88:	2b01      	cmp	r3, #1
 8002d8a:	d00d      	beq.n	8002da8 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d90:	f043 0210 	orr.w	r2, r3, #16
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d9c:	f043 0201 	orr.w	r2, r3, #1
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8002da4:	2301      	movs	r3, #1
 8002da6:	e007      	b.n	8002db8 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f003 0301 	and.w	r3, r3, #1
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d1dc      	bne.n	8002d70 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002db6:	2300      	movs	r3, #0
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	3710      	adds	r7, #16
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bd80      	pop	{r7, pc}
 8002dc0:	8000003f 	.word	0x8000003f

08002dc4 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b084      	sub	sp, #16
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	689b      	ldr	r3, [r3, #8]
 8002dd6:	f003 0303 	and.w	r3, r3, #3
 8002dda:	2b01      	cmp	r3, #1
 8002ddc:	d108      	bne.n	8002df0 <ADC_Disable+0x2c>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f003 0301 	and.w	r3, r3, #1
 8002de8:	2b01      	cmp	r3, #1
 8002dea:	d101      	bne.n	8002df0 <ADC_Disable+0x2c>
 8002dec:	2301      	movs	r3, #1
 8002dee:	e000      	b.n	8002df2 <ADC_Disable+0x2e>
 8002df0:	2300      	movs	r3, #0
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d047      	beq.n	8002e86 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	f003 030d 	and.w	r3, r3, #13
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	d10f      	bne.n	8002e24 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	689a      	ldr	r2, [r3, #8]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f042 0202 	orr.w	r2, r2, #2
 8002e12:	609a      	str	r2, [r3, #8]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	2203      	movs	r2, #3
 8002e1a:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002e1c:	f7fe fc6c 	bl	80016f8 <HAL_GetTick>
 8002e20:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002e22:	e029      	b.n	8002e78 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e28:	f043 0210 	orr.w	r2, r3, #16
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e34:	f043 0201 	orr.w	r2, r3, #1
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	e023      	b.n	8002e88 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002e40:	f7fe fc5a 	bl	80016f8 <HAL_GetTick>
 8002e44:	4602      	mov	r2, r0
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	2b02      	cmp	r3, #2
 8002e4c:	d914      	bls.n	8002e78 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	689b      	ldr	r3, [r3, #8]
 8002e54:	f003 0301 	and.w	r3, r3, #1
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	d10d      	bne.n	8002e78 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e60:	f043 0210 	orr.w	r2, r3, #16
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e6c:	f043 0201 	orr.w	r2, r3, #1
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	e007      	b.n	8002e88 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	f003 0301 	and.w	r3, r3, #1
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d0dc      	beq.n	8002e40 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002e86:	2300      	movs	r3, #0
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3710      	adds	r7, #16
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}

08002e90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b085      	sub	sp, #20
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	f003 0307 	and.w	r3, r3, #7
 8002e9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ea0:	4b0c      	ldr	r3, [pc, #48]	@ (8002ed4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ea2:	68db      	ldr	r3, [r3, #12]
 8002ea4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ea6:	68ba      	ldr	r2, [r7, #8]
 8002ea8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002eac:	4013      	ands	r3, r2
 8002eae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002eb4:	68bb      	ldr	r3, [r7, #8]
 8002eb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002eb8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ebc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ec0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ec2:	4a04      	ldr	r2, [pc, #16]	@ (8002ed4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	60d3      	str	r3, [r2, #12]
}
 8002ec8:	bf00      	nop
 8002eca:	3714      	adds	r7, #20
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed2:	4770      	bx	lr
 8002ed4:	e000ed00 	.word	0xe000ed00

08002ed8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002edc:	4b04      	ldr	r3, [pc, #16]	@ (8002ef0 <__NVIC_GetPriorityGrouping+0x18>)
 8002ede:	68db      	ldr	r3, [r3, #12]
 8002ee0:	0a1b      	lsrs	r3, r3, #8
 8002ee2:	f003 0307 	and.w	r3, r3, #7
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr
 8002ef0:	e000ed00 	.word	0xe000ed00

08002ef4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b083      	sub	sp, #12
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	4603      	mov	r3, r0
 8002efc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	db0b      	blt.n	8002f1e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f06:	79fb      	ldrb	r3, [r7, #7]
 8002f08:	f003 021f 	and.w	r2, r3, #31
 8002f0c:	4907      	ldr	r1, [pc, #28]	@ (8002f2c <__NVIC_EnableIRQ+0x38>)
 8002f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f12:	095b      	lsrs	r3, r3, #5
 8002f14:	2001      	movs	r0, #1
 8002f16:	fa00 f202 	lsl.w	r2, r0, r2
 8002f1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f1e:	bf00      	nop
 8002f20:	370c      	adds	r7, #12
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr
 8002f2a:	bf00      	nop
 8002f2c:	e000e100 	.word	0xe000e100

08002f30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b083      	sub	sp, #12
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	4603      	mov	r3, r0
 8002f38:	6039      	str	r1, [r7, #0]
 8002f3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	db0a      	blt.n	8002f5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	b2da      	uxtb	r2, r3
 8002f48:	490c      	ldr	r1, [pc, #48]	@ (8002f7c <__NVIC_SetPriority+0x4c>)
 8002f4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f4e:	0112      	lsls	r2, r2, #4
 8002f50:	b2d2      	uxtb	r2, r2
 8002f52:	440b      	add	r3, r1
 8002f54:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f58:	e00a      	b.n	8002f70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	b2da      	uxtb	r2, r3
 8002f5e:	4908      	ldr	r1, [pc, #32]	@ (8002f80 <__NVIC_SetPriority+0x50>)
 8002f60:	79fb      	ldrb	r3, [r7, #7]
 8002f62:	f003 030f 	and.w	r3, r3, #15
 8002f66:	3b04      	subs	r3, #4
 8002f68:	0112      	lsls	r2, r2, #4
 8002f6a:	b2d2      	uxtb	r2, r2
 8002f6c:	440b      	add	r3, r1
 8002f6e:	761a      	strb	r2, [r3, #24]
}
 8002f70:	bf00      	nop
 8002f72:	370c      	adds	r7, #12
 8002f74:	46bd      	mov	sp, r7
 8002f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7a:	4770      	bx	lr
 8002f7c:	e000e100 	.word	0xe000e100
 8002f80:	e000ed00 	.word	0xe000ed00

08002f84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b089      	sub	sp, #36	@ 0x24
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	60f8      	str	r0, [r7, #12]
 8002f8c:	60b9      	str	r1, [r7, #8]
 8002f8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	f003 0307 	and.w	r3, r3, #7
 8002f96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f98:	69fb      	ldr	r3, [r7, #28]
 8002f9a:	f1c3 0307 	rsb	r3, r3, #7
 8002f9e:	2b04      	cmp	r3, #4
 8002fa0:	bf28      	it	cs
 8002fa2:	2304      	movcs	r3, #4
 8002fa4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	3304      	adds	r3, #4
 8002faa:	2b06      	cmp	r3, #6
 8002fac:	d902      	bls.n	8002fb4 <NVIC_EncodePriority+0x30>
 8002fae:	69fb      	ldr	r3, [r7, #28]
 8002fb0:	3b03      	subs	r3, #3
 8002fb2:	e000      	b.n	8002fb6 <NVIC_EncodePriority+0x32>
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fb8:	f04f 32ff 	mov.w	r2, #4294967295
 8002fbc:	69bb      	ldr	r3, [r7, #24]
 8002fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc2:	43da      	mvns	r2, r3
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	401a      	ands	r2, r3
 8002fc8:	697b      	ldr	r3, [r7, #20]
 8002fca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fcc:	f04f 31ff 	mov.w	r1, #4294967295
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	fa01 f303 	lsl.w	r3, r1, r3
 8002fd6:	43d9      	mvns	r1, r3
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fdc:	4313      	orrs	r3, r2
         );
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3724      	adds	r7, #36	@ 0x24
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr
	...

08002fec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b082      	sub	sp, #8
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	3b01      	subs	r3, #1
 8002ff8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ffc:	d301      	bcc.n	8003002 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ffe:	2301      	movs	r3, #1
 8003000:	e00f      	b.n	8003022 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003002:	4a0a      	ldr	r2, [pc, #40]	@ (800302c <SysTick_Config+0x40>)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	3b01      	subs	r3, #1
 8003008:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800300a:	210f      	movs	r1, #15
 800300c:	f04f 30ff 	mov.w	r0, #4294967295
 8003010:	f7ff ff8e 	bl	8002f30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003014:	4b05      	ldr	r3, [pc, #20]	@ (800302c <SysTick_Config+0x40>)
 8003016:	2200      	movs	r2, #0
 8003018:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800301a:	4b04      	ldr	r3, [pc, #16]	@ (800302c <SysTick_Config+0x40>)
 800301c:	2207      	movs	r2, #7
 800301e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003020:	2300      	movs	r3, #0
}
 8003022:	4618      	mov	r0, r3
 8003024:	3708      	adds	r7, #8
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	e000e010 	.word	0xe000e010

08003030 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b082      	sub	sp, #8
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003038:	6878      	ldr	r0, [r7, #4]
 800303a:	f7ff ff29 	bl	8002e90 <__NVIC_SetPriorityGrouping>
}
 800303e:	bf00      	nop
 8003040:	3708      	adds	r7, #8
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}

08003046 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003046:	b580      	push	{r7, lr}
 8003048:	b086      	sub	sp, #24
 800304a:	af00      	add	r7, sp, #0
 800304c:	4603      	mov	r3, r0
 800304e:	60b9      	str	r1, [r7, #8]
 8003050:	607a      	str	r2, [r7, #4]
 8003052:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003054:	2300      	movs	r3, #0
 8003056:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003058:	f7ff ff3e 	bl	8002ed8 <__NVIC_GetPriorityGrouping>
 800305c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800305e:	687a      	ldr	r2, [r7, #4]
 8003060:	68b9      	ldr	r1, [r7, #8]
 8003062:	6978      	ldr	r0, [r7, #20]
 8003064:	f7ff ff8e 	bl	8002f84 <NVIC_EncodePriority>
 8003068:	4602      	mov	r2, r0
 800306a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800306e:	4611      	mov	r1, r2
 8003070:	4618      	mov	r0, r3
 8003072:	f7ff ff5d 	bl	8002f30 <__NVIC_SetPriority>
}
 8003076:	bf00      	nop
 8003078:	3718      	adds	r7, #24
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}

0800307e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800307e:	b580      	push	{r7, lr}
 8003080:	b082      	sub	sp, #8
 8003082:	af00      	add	r7, sp, #0
 8003084:	4603      	mov	r3, r0
 8003086:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003088:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800308c:	4618      	mov	r0, r3
 800308e:	f7ff ff31 	bl	8002ef4 <__NVIC_EnableIRQ>
}
 8003092:	bf00      	nop
 8003094:	3708      	adds	r7, #8
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}

0800309a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800309a:	b580      	push	{r7, lr}
 800309c:	b082      	sub	sp, #8
 800309e:	af00      	add	r7, sp, #0
 80030a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	f7ff ffa2 	bl	8002fec <SysTick_Config>
 80030a8:	4603      	mov	r3, r0
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	3708      	adds	r7, #8
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}

080030b2 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80030b2:	b580      	push	{r7, lr}
 80030b4:	b084      	sub	sp, #16
 80030b6:	af00      	add	r7, sp, #0
 80030b8:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80030ba:	2300      	movs	r3, #0
 80030bc:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d101      	bne.n	80030c8 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80030c4:	2301      	movs	r3, #1
 80030c6:	e037      	b.n	8003138 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2202      	movs	r2, #2
 80030cc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80030de:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80030e2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80030ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	68db      	ldr	r3, [r3, #12]
 80030f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	695b      	ldr	r3, [r3, #20]
 80030fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003104:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	69db      	ldr	r3, [r3, #28]
 800310a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800310c:	68fa      	ldr	r2, [r7, #12]
 800310e:	4313      	orrs	r3, r2
 8003110:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	68fa      	ldr	r2, [r7, #12]
 8003118:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800311a:	6878      	ldr	r0, [r7, #4]
 800311c:	f000 f940 	bl	80033a0 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2200      	movs	r2, #0
 8003124:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2201      	movs	r2, #1
 800312a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2200      	movs	r2, #0
 8003132:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003136:	2300      	movs	r3, #0
}
 8003138:	4618      	mov	r0, r3
 800313a:	3710      	adds	r7, #16
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}

08003140 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b086      	sub	sp, #24
 8003144:	af00      	add	r7, sp, #0
 8003146:	60f8      	str	r0, [r7, #12]
 8003148:	60b9      	str	r1, [r7, #8]
 800314a:	607a      	str	r2, [r7, #4]
 800314c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800314e:	2300      	movs	r3, #0
 8003150:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003158:	2b01      	cmp	r3, #1
 800315a:	d101      	bne.n	8003160 <HAL_DMA_Start_IT+0x20>
 800315c:	2302      	movs	r3, #2
 800315e:	e04a      	b.n	80031f6 <HAL_DMA_Start_IT+0xb6>
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	2201      	movs	r2, #1
 8003164:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800316e:	2b01      	cmp	r3, #1
 8003170:	d13a      	bne.n	80031e8 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	2202      	movs	r2, #2
 8003176:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	2200      	movs	r2, #0
 800317e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f022 0201 	bic.w	r2, r2, #1
 800318e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	687a      	ldr	r2, [r7, #4]
 8003194:	68b9      	ldr	r1, [r7, #8]
 8003196:	68f8      	ldr	r0, [r7, #12]
 8003198:	f000 f8d4 	bl	8003344 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d008      	beq.n	80031b6 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f042 020e 	orr.w	r2, r2, #14
 80031b2:	601a      	str	r2, [r3, #0]
 80031b4:	e00f      	b.n	80031d6 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	681a      	ldr	r2, [r3, #0]
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f042 020a 	orr.w	r2, r2, #10
 80031c4:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f022 0204 	bic.w	r2, r2, #4
 80031d4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f042 0201 	orr.w	r2, r2, #1
 80031e4:	601a      	str	r2, [r3, #0]
 80031e6:	e005      	b.n	80031f4 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	2200      	movs	r2, #0
 80031ec:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80031f0:	2302      	movs	r3, #2
 80031f2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80031f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	3718      	adds	r7, #24
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}

080031fe <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80031fe:	b580      	push	{r7, lr}
 8003200:	b084      	sub	sp, #16
 8003202:	af00      	add	r7, sp, #0
 8003204:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800321a:	2204      	movs	r2, #4
 800321c:	409a      	lsls	r2, r3
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	4013      	ands	r3, r2
 8003222:	2b00      	cmp	r3, #0
 8003224:	d024      	beq.n	8003270 <HAL_DMA_IRQHandler+0x72>
 8003226:	68bb      	ldr	r3, [r7, #8]
 8003228:	f003 0304 	and.w	r3, r3, #4
 800322c:	2b00      	cmp	r3, #0
 800322e:	d01f      	beq.n	8003270 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f003 0320 	and.w	r3, r3, #32
 800323a:	2b00      	cmp	r3, #0
 800323c:	d107      	bne.n	800324e <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f022 0204 	bic.w	r2, r2, #4
 800324c:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003256:	2104      	movs	r1, #4
 8003258:	fa01 f202 	lsl.w	r2, r1, r2
 800325c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003262:	2b00      	cmp	r3, #0
 8003264:	d06a      	beq.n	800333c <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800326a:	6878      	ldr	r0, [r7, #4]
 800326c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800326e:	e065      	b.n	800333c <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003274:	2202      	movs	r2, #2
 8003276:	409a      	lsls	r2, r3
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	4013      	ands	r3, r2
 800327c:	2b00      	cmp	r3, #0
 800327e:	d02c      	beq.n	80032da <HAL_DMA_IRQHandler+0xdc>
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	f003 0302 	and.w	r3, r3, #2
 8003286:	2b00      	cmp	r3, #0
 8003288:	d027      	beq.n	80032da <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 0320 	and.w	r3, r3, #32
 8003294:	2b00      	cmp	r3, #0
 8003296:	d10b      	bne.n	80032b0 <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f022 020a 	bic.w	r2, r2, #10
 80032a6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2201      	movs	r2, #1
 80032ac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032b8:	2102      	movs	r1, #2
 80032ba:	fa01 f202 	lsl.w	r2, r1, r2
 80032be:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d035      	beq.n	800333c <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032d4:	6878      	ldr	r0, [r7, #4]
 80032d6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80032d8:	e030      	b.n	800333c <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032de:	2208      	movs	r2, #8
 80032e0:	409a      	lsls	r2, r3
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	4013      	ands	r3, r2
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d028      	beq.n	800333c <HAL_DMA_IRQHandler+0x13e>
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	f003 0308 	and.w	r3, r3, #8
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d023      	beq.n	800333c <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f022 020e 	bic.w	r2, r2, #14
 8003302:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800330c:	2101      	movs	r1, #1
 800330e:	fa01 f202 	lsl.w	r2, r1, r2
 8003312:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2201      	movs	r2, #1
 8003318:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2201      	movs	r2, #1
 800331e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2200      	movs	r2, #0
 8003326:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800332e:	2b00      	cmp	r3, #0
 8003330:	d004      	beq.n	800333c <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003336:	6878      	ldr	r0, [r7, #4]
 8003338:	4798      	blx	r3
    }
  }
}
 800333a:	e7ff      	b.n	800333c <HAL_DMA_IRQHandler+0x13e>
 800333c:	bf00      	nop
 800333e:	3710      	adds	r7, #16
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}

08003344 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003344:	b480      	push	{r7}
 8003346:	b085      	sub	sp, #20
 8003348:	af00      	add	r7, sp, #0
 800334a:	60f8      	str	r0, [r7, #12]
 800334c:	60b9      	str	r1, [r7, #8]
 800334e:	607a      	str	r2, [r7, #4]
 8003350:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800335a:	2101      	movs	r1, #1
 800335c:	fa01 f202 	lsl.w	r2, r1, r2
 8003360:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	683a      	ldr	r2, [r7, #0]
 8003368:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	2b10      	cmp	r3, #16
 8003370:	d108      	bne.n	8003384 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	687a      	ldr	r2, [r7, #4]
 8003378:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	68ba      	ldr	r2, [r7, #8]
 8003380:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003382:	e007      	b.n	8003394 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	68ba      	ldr	r2, [r7, #8]
 800338a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	687a      	ldr	r2, [r7, #4]
 8003392:	60da      	str	r2, [r3, #12]
}
 8003394:	bf00      	nop
 8003396:	3714      	adds	r7, #20
 8003398:	46bd      	mov	sp, r7
 800339a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339e:	4770      	bx	lr

080033a0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b083      	sub	sp, #12
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	461a      	mov	r2, r3
 80033ae:	4b14      	ldr	r3, [pc, #80]	@ (8003400 <DMA_CalcBaseAndBitshift+0x60>)
 80033b0:	429a      	cmp	r2, r3
 80033b2:	d80f      	bhi.n	80033d4 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	461a      	mov	r2, r3
 80033ba:	4b12      	ldr	r3, [pc, #72]	@ (8003404 <DMA_CalcBaseAndBitshift+0x64>)
 80033bc:	4413      	add	r3, r2
 80033be:	4a12      	ldr	r2, [pc, #72]	@ (8003408 <DMA_CalcBaseAndBitshift+0x68>)
 80033c0:	fba2 2303 	umull	r2, r3, r2, r3
 80033c4:	091b      	lsrs	r3, r3, #4
 80033c6:	009a      	lsls	r2, r3, #2
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	4a0f      	ldr	r2, [pc, #60]	@ (800340c <DMA_CalcBaseAndBitshift+0x6c>)
 80033d0:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 80033d2:	e00e      	b.n	80033f2 <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	461a      	mov	r2, r3
 80033da:	4b0d      	ldr	r3, [pc, #52]	@ (8003410 <DMA_CalcBaseAndBitshift+0x70>)
 80033dc:	4413      	add	r3, r2
 80033de:	4a0a      	ldr	r2, [pc, #40]	@ (8003408 <DMA_CalcBaseAndBitshift+0x68>)
 80033e0:	fba2 2303 	umull	r2, r3, r2, r3
 80033e4:	091b      	lsrs	r3, r3, #4
 80033e6:	009a      	lsls	r2, r3, #2
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	4a09      	ldr	r2, [pc, #36]	@ (8003414 <DMA_CalcBaseAndBitshift+0x74>)
 80033f0:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80033f2:	bf00      	nop
 80033f4:	370c      	adds	r7, #12
 80033f6:	46bd      	mov	sp, r7
 80033f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fc:	4770      	bx	lr
 80033fe:	bf00      	nop
 8003400:	40020407 	.word	0x40020407
 8003404:	bffdfff8 	.word	0xbffdfff8
 8003408:	cccccccd 	.word	0xcccccccd
 800340c:	40020000 	.word	0x40020000
 8003410:	bffdfbf8 	.word	0xbffdfbf8
 8003414:	40020400 	.word	0x40020400

08003418 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003418:	b480      	push	{r7}
 800341a:	b087      	sub	sp, #28
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
 8003420:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003422:	2300      	movs	r3, #0
 8003424:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003426:	e160      	b.n	80036ea <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	2101      	movs	r1, #1
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	fa01 f303 	lsl.w	r3, r1, r3
 8003434:	4013      	ands	r3, r2
 8003436:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2b00      	cmp	r3, #0
 800343c:	f000 8152 	beq.w	80036e4 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f003 0303 	and.w	r3, r3, #3
 8003448:	2b01      	cmp	r3, #1
 800344a:	d005      	beq.n	8003458 <HAL_GPIO_Init+0x40>
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	f003 0303 	and.w	r3, r3, #3
 8003454:	2b02      	cmp	r3, #2
 8003456:	d130      	bne.n	80034ba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	005b      	lsls	r3, r3, #1
 8003462:	2203      	movs	r2, #3
 8003464:	fa02 f303 	lsl.w	r3, r2, r3
 8003468:	43db      	mvns	r3, r3
 800346a:	693a      	ldr	r2, [r7, #16]
 800346c:	4013      	ands	r3, r2
 800346e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	68da      	ldr	r2, [r3, #12]
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	005b      	lsls	r3, r3, #1
 8003478:	fa02 f303 	lsl.w	r3, r2, r3
 800347c:	693a      	ldr	r2, [r7, #16]
 800347e:	4313      	orrs	r3, r2
 8003480:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	693a      	ldr	r2, [r7, #16]
 8003486:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800348e:	2201      	movs	r2, #1
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	fa02 f303 	lsl.w	r3, r2, r3
 8003496:	43db      	mvns	r3, r3
 8003498:	693a      	ldr	r2, [r7, #16]
 800349a:	4013      	ands	r3, r2
 800349c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	091b      	lsrs	r3, r3, #4
 80034a4:	f003 0201 	and.w	r2, r3, #1
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	fa02 f303 	lsl.w	r3, r2, r3
 80034ae:	693a      	ldr	r2, [r7, #16]
 80034b0:	4313      	orrs	r3, r2
 80034b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	693a      	ldr	r2, [r7, #16]
 80034b8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	f003 0303 	and.w	r3, r3, #3
 80034c2:	2b03      	cmp	r3, #3
 80034c4:	d017      	beq.n	80034f6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	68db      	ldr	r3, [r3, #12]
 80034ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	005b      	lsls	r3, r3, #1
 80034d0:	2203      	movs	r2, #3
 80034d2:	fa02 f303 	lsl.w	r3, r2, r3
 80034d6:	43db      	mvns	r3, r3
 80034d8:	693a      	ldr	r2, [r7, #16]
 80034da:	4013      	ands	r3, r2
 80034dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	689a      	ldr	r2, [r3, #8]
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	005b      	lsls	r3, r3, #1
 80034e6:	fa02 f303 	lsl.w	r3, r2, r3
 80034ea:	693a      	ldr	r2, [r7, #16]
 80034ec:	4313      	orrs	r3, r2
 80034ee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	693a      	ldr	r2, [r7, #16]
 80034f4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	f003 0303 	and.w	r3, r3, #3
 80034fe:	2b02      	cmp	r3, #2
 8003500:	d123      	bne.n	800354a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	08da      	lsrs	r2, r3, #3
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	3208      	adds	r2, #8
 800350a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800350e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	f003 0307 	and.w	r3, r3, #7
 8003516:	009b      	lsls	r3, r3, #2
 8003518:	220f      	movs	r2, #15
 800351a:	fa02 f303 	lsl.w	r3, r2, r3
 800351e:	43db      	mvns	r3, r3
 8003520:	693a      	ldr	r2, [r7, #16]
 8003522:	4013      	ands	r3, r2
 8003524:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	691a      	ldr	r2, [r3, #16]
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	f003 0307 	and.w	r3, r3, #7
 8003530:	009b      	lsls	r3, r3, #2
 8003532:	fa02 f303 	lsl.w	r3, r2, r3
 8003536:	693a      	ldr	r2, [r7, #16]
 8003538:	4313      	orrs	r3, r2
 800353a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	08da      	lsrs	r2, r3, #3
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	3208      	adds	r2, #8
 8003544:	6939      	ldr	r1, [r7, #16]
 8003546:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003550:	697b      	ldr	r3, [r7, #20]
 8003552:	005b      	lsls	r3, r3, #1
 8003554:	2203      	movs	r2, #3
 8003556:	fa02 f303 	lsl.w	r3, r2, r3
 800355a:	43db      	mvns	r3, r3
 800355c:	693a      	ldr	r2, [r7, #16]
 800355e:	4013      	ands	r3, r2
 8003560:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	f003 0203 	and.w	r2, r3, #3
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	005b      	lsls	r3, r3, #1
 800356e:	fa02 f303 	lsl.w	r3, r2, r3
 8003572:	693a      	ldr	r2, [r7, #16]
 8003574:	4313      	orrs	r3, r2
 8003576:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	693a      	ldr	r2, [r7, #16]
 800357c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003586:	2b00      	cmp	r3, #0
 8003588:	f000 80ac 	beq.w	80036e4 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800358c:	4b5e      	ldr	r3, [pc, #376]	@ (8003708 <HAL_GPIO_Init+0x2f0>)
 800358e:	699b      	ldr	r3, [r3, #24]
 8003590:	4a5d      	ldr	r2, [pc, #372]	@ (8003708 <HAL_GPIO_Init+0x2f0>)
 8003592:	f043 0301 	orr.w	r3, r3, #1
 8003596:	6193      	str	r3, [r2, #24]
 8003598:	4b5b      	ldr	r3, [pc, #364]	@ (8003708 <HAL_GPIO_Init+0x2f0>)
 800359a:	699b      	ldr	r3, [r3, #24]
 800359c:	f003 0301 	and.w	r3, r3, #1
 80035a0:	60bb      	str	r3, [r7, #8]
 80035a2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80035a4:	4a59      	ldr	r2, [pc, #356]	@ (800370c <HAL_GPIO_Init+0x2f4>)
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	089b      	lsrs	r3, r3, #2
 80035aa:	3302      	adds	r3, #2
 80035ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80035b2:	697b      	ldr	r3, [r7, #20]
 80035b4:	f003 0303 	and.w	r3, r3, #3
 80035b8:	009b      	lsls	r3, r3, #2
 80035ba:	220f      	movs	r2, #15
 80035bc:	fa02 f303 	lsl.w	r3, r2, r3
 80035c0:	43db      	mvns	r3, r3
 80035c2:	693a      	ldr	r2, [r7, #16]
 80035c4:	4013      	ands	r3, r2
 80035c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80035ce:	d025      	beq.n	800361c <HAL_GPIO_Init+0x204>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	4a4f      	ldr	r2, [pc, #316]	@ (8003710 <HAL_GPIO_Init+0x2f8>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d01f      	beq.n	8003618 <HAL_GPIO_Init+0x200>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	4a4e      	ldr	r2, [pc, #312]	@ (8003714 <HAL_GPIO_Init+0x2fc>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d019      	beq.n	8003614 <HAL_GPIO_Init+0x1fc>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	4a4d      	ldr	r2, [pc, #308]	@ (8003718 <HAL_GPIO_Init+0x300>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d013      	beq.n	8003610 <HAL_GPIO_Init+0x1f8>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	4a4c      	ldr	r2, [pc, #304]	@ (800371c <HAL_GPIO_Init+0x304>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d00d      	beq.n	800360c <HAL_GPIO_Init+0x1f4>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	4a4b      	ldr	r2, [pc, #300]	@ (8003720 <HAL_GPIO_Init+0x308>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d007      	beq.n	8003608 <HAL_GPIO_Init+0x1f0>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	4a4a      	ldr	r2, [pc, #296]	@ (8003724 <HAL_GPIO_Init+0x30c>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d101      	bne.n	8003604 <HAL_GPIO_Init+0x1ec>
 8003600:	2306      	movs	r3, #6
 8003602:	e00c      	b.n	800361e <HAL_GPIO_Init+0x206>
 8003604:	2307      	movs	r3, #7
 8003606:	e00a      	b.n	800361e <HAL_GPIO_Init+0x206>
 8003608:	2305      	movs	r3, #5
 800360a:	e008      	b.n	800361e <HAL_GPIO_Init+0x206>
 800360c:	2304      	movs	r3, #4
 800360e:	e006      	b.n	800361e <HAL_GPIO_Init+0x206>
 8003610:	2303      	movs	r3, #3
 8003612:	e004      	b.n	800361e <HAL_GPIO_Init+0x206>
 8003614:	2302      	movs	r3, #2
 8003616:	e002      	b.n	800361e <HAL_GPIO_Init+0x206>
 8003618:	2301      	movs	r3, #1
 800361a:	e000      	b.n	800361e <HAL_GPIO_Init+0x206>
 800361c:	2300      	movs	r3, #0
 800361e:	697a      	ldr	r2, [r7, #20]
 8003620:	f002 0203 	and.w	r2, r2, #3
 8003624:	0092      	lsls	r2, r2, #2
 8003626:	4093      	lsls	r3, r2
 8003628:	693a      	ldr	r2, [r7, #16]
 800362a:	4313      	orrs	r3, r2
 800362c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800362e:	4937      	ldr	r1, [pc, #220]	@ (800370c <HAL_GPIO_Init+0x2f4>)
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	089b      	lsrs	r3, r3, #2
 8003634:	3302      	adds	r3, #2
 8003636:	693a      	ldr	r2, [r7, #16]
 8003638:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800363c:	4b3a      	ldr	r3, [pc, #232]	@ (8003728 <HAL_GPIO_Init+0x310>)
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	43db      	mvns	r3, r3
 8003646:	693a      	ldr	r2, [r7, #16]
 8003648:	4013      	ands	r3, r2
 800364a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003654:	2b00      	cmp	r3, #0
 8003656:	d003      	beq.n	8003660 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8003658:	693a      	ldr	r2, [r7, #16]
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	4313      	orrs	r3, r2
 800365e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003660:	4a31      	ldr	r2, [pc, #196]	@ (8003728 <HAL_GPIO_Init+0x310>)
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003666:	4b30      	ldr	r3, [pc, #192]	@ (8003728 <HAL_GPIO_Init+0x310>)
 8003668:	68db      	ldr	r3, [r3, #12]
 800366a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	43db      	mvns	r3, r3
 8003670:	693a      	ldr	r2, [r7, #16]
 8003672:	4013      	ands	r3, r2
 8003674:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800367e:	2b00      	cmp	r3, #0
 8003680:	d003      	beq.n	800368a <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8003682:	693a      	ldr	r2, [r7, #16]
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	4313      	orrs	r3, r2
 8003688:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800368a:	4a27      	ldr	r2, [pc, #156]	@ (8003728 <HAL_GPIO_Init+0x310>)
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003690:	4b25      	ldr	r3, [pc, #148]	@ (8003728 <HAL_GPIO_Init+0x310>)
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	43db      	mvns	r3, r3
 800369a:	693a      	ldr	r2, [r7, #16]
 800369c:	4013      	ands	r3, r2
 800369e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d003      	beq.n	80036b4 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80036ac:	693a      	ldr	r2, [r7, #16]
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	4313      	orrs	r3, r2
 80036b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80036b4:	4a1c      	ldr	r2, [pc, #112]	@ (8003728 <HAL_GPIO_Init+0x310>)
 80036b6:	693b      	ldr	r3, [r7, #16]
 80036b8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80036ba:	4b1b      	ldr	r3, [pc, #108]	@ (8003728 <HAL_GPIO_Init+0x310>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	43db      	mvns	r3, r3
 80036c4:	693a      	ldr	r2, [r7, #16]
 80036c6:	4013      	ands	r3, r2
 80036c8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d003      	beq.n	80036de <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 80036d6:	693a      	ldr	r2, [r7, #16]
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	4313      	orrs	r3, r2
 80036dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80036de:	4a12      	ldr	r2, [pc, #72]	@ (8003728 <HAL_GPIO_Init+0x310>)
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80036e4:	697b      	ldr	r3, [r7, #20]
 80036e6:	3301      	adds	r3, #1
 80036e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	fa22 f303 	lsr.w	r3, r2, r3
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	f47f ae97 	bne.w	8003428 <HAL_GPIO_Init+0x10>
  }
}
 80036fa:	bf00      	nop
 80036fc:	bf00      	nop
 80036fe:	371c      	adds	r7, #28
 8003700:	46bd      	mov	sp, r7
 8003702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003706:	4770      	bx	lr
 8003708:	40021000 	.word	0x40021000
 800370c:	40010000 	.word	0x40010000
 8003710:	48000400 	.word	0x48000400
 8003714:	48000800 	.word	0x48000800
 8003718:	48000c00 	.word	0x48000c00
 800371c:	48001000 	.word	0x48001000
 8003720:	48001400 	.word	0x48001400
 8003724:	48001800 	.word	0x48001800
 8003728:	40010400 	.word	0x40010400

0800372c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800372c:	b480      	push	{r7}
 800372e:	b083      	sub	sp, #12
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
 8003734:	460b      	mov	r3, r1
 8003736:	807b      	strh	r3, [r7, #2]
 8003738:	4613      	mov	r3, r2
 800373a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800373c:	787b      	ldrb	r3, [r7, #1]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d003      	beq.n	800374a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003742:	887a      	ldrh	r2, [r7, #2]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003748:	e002      	b.n	8003750 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800374a:	887a      	ldrh	r2, [r7, #2]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003750:	bf00      	nop
 8003752:	370c      	adds	r7, #12
 8003754:	46bd      	mov	sp, r7
 8003756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375a:	4770      	bx	lr

0800375c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800375c:	b480      	push	{r7}
 800375e:	b085      	sub	sp, #20
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
 8003764:	460b      	mov	r3, r1
 8003766:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	695b      	ldr	r3, [r3, #20]
 800376c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800376e:	887a      	ldrh	r2, [r7, #2]
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	4013      	ands	r3, r2
 8003774:	041a      	lsls	r2, r3, #16
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	43d9      	mvns	r1, r3
 800377a:	887b      	ldrh	r3, [r7, #2]
 800377c:	400b      	ands	r3, r1
 800377e:	431a      	orrs	r2, r3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	619a      	str	r2, [r3, #24]
}
 8003784:	bf00      	nop
 8003786:	3714      	adds	r7, #20
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr

08003790 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8003796:	af00      	add	r7, sp, #0
 8003798:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800379c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80037a0:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80037a2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80037a6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d102      	bne.n	80037b6 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	f001 b83a 	b.w	800482a <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80037ba:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0301 	and.w	r3, r3, #1
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	f000 816f 	beq.w	8003aaa <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80037cc:	4bb5      	ldr	r3, [pc, #724]	@ (8003aa4 <HAL_RCC_OscConfig+0x314>)
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	f003 030c 	and.w	r3, r3, #12
 80037d4:	2b04      	cmp	r3, #4
 80037d6:	d00c      	beq.n	80037f2 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80037d8:	4bb2      	ldr	r3, [pc, #712]	@ (8003aa4 <HAL_RCC_OscConfig+0x314>)
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	f003 030c 	and.w	r3, r3, #12
 80037e0:	2b08      	cmp	r3, #8
 80037e2:	d15c      	bne.n	800389e <HAL_RCC_OscConfig+0x10e>
 80037e4:	4baf      	ldr	r3, [pc, #700]	@ (8003aa4 <HAL_RCC_OscConfig+0x314>)
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 80037ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037f0:	d155      	bne.n	800389e <HAL_RCC_OscConfig+0x10e>
 80037f2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80037f6:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037fa:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80037fe:	fa93 f3a3 	rbit	r3, r3
 8003802:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003806:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800380a:	fab3 f383 	clz	r3, r3
 800380e:	b2db      	uxtb	r3, r3
 8003810:	095b      	lsrs	r3, r3, #5
 8003812:	b2db      	uxtb	r3, r3
 8003814:	f043 0301 	orr.w	r3, r3, #1
 8003818:	b2db      	uxtb	r3, r3
 800381a:	2b01      	cmp	r3, #1
 800381c:	d102      	bne.n	8003824 <HAL_RCC_OscConfig+0x94>
 800381e:	4ba1      	ldr	r3, [pc, #644]	@ (8003aa4 <HAL_RCC_OscConfig+0x314>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	e015      	b.n	8003850 <HAL_RCC_OscConfig+0xc0>
 8003824:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003828:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800382c:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8003830:	fa93 f3a3 	rbit	r3, r3
 8003834:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8003838:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800383c:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8003840:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8003844:	fa93 f3a3 	rbit	r3, r3
 8003848:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 800384c:	4b95      	ldr	r3, [pc, #596]	@ (8003aa4 <HAL_RCC_OscConfig+0x314>)
 800384e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003850:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003854:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8003858:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 800385c:	fa92 f2a2 	rbit	r2, r2
 8003860:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8003864:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8003868:	fab2 f282 	clz	r2, r2
 800386c:	b2d2      	uxtb	r2, r2
 800386e:	f042 0220 	orr.w	r2, r2, #32
 8003872:	b2d2      	uxtb	r2, r2
 8003874:	f002 021f 	and.w	r2, r2, #31
 8003878:	2101      	movs	r1, #1
 800387a:	fa01 f202 	lsl.w	r2, r1, r2
 800387e:	4013      	ands	r3, r2
 8003880:	2b00      	cmp	r3, #0
 8003882:	f000 8111 	beq.w	8003aa8 <HAL_RCC_OscConfig+0x318>
 8003886:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800388a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	2b00      	cmp	r3, #0
 8003894:	f040 8108 	bne.w	8003aa8 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8003898:	2301      	movs	r3, #1
 800389a:	f000 bfc6 	b.w	800482a <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800389e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80038a2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038ae:	d106      	bne.n	80038be <HAL_RCC_OscConfig+0x12e>
 80038b0:	4b7c      	ldr	r3, [pc, #496]	@ (8003aa4 <HAL_RCC_OscConfig+0x314>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a7b      	ldr	r2, [pc, #492]	@ (8003aa4 <HAL_RCC_OscConfig+0x314>)
 80038b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038ba:	6013      	str	r3, [r2, #0]
 80038bc:	e036      	b.n	800392c <HAL_RCC_OscConfig+0x19c>
 80038be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80038c2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d10c      	bne.n	80038e8 <HAL_RCC_OscConfig+0x158>
 80038ce:	4b75      	ldr	r3, [pc, #468]	@ (8003aa4 <HAL_RCC_OscConfig+0x314>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a74      	ldr	r2, [pc, #464]	@ (8003aa4 <HAL_RCC_OscConfig+0x314>)
 80038d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038d8:	6013      	str	r3, [r2, #0]
 80038da:	4b72      	ldr	r3, [pc, #456]	@ (8003aa4 <HAL_RCC_OscConfig+0x314>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a71      	ldr	r2, [pc, #452]	@ (8003aa4 <HAL_RCC_OscConfig+0x314>)
 80038e0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038e4:	6013      	str	r3, [r2, #0]
 80038e6:	e021      	b.n	800392c <HAL_RCC_OscConfig+0x19c>
 80038e8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80038ec:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80038f8:	d10c      	bne.n	8003914 <HAL_RCC_OscConfig+0x184>
 80038fa:	4b6a      	ldr	r3, [pc, #424]	@ (8003aa4 <HAL_RCC_OscConfig+0x314>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a69      	ldr	r2, [pc, #420]	@ (8003aa4 <HAL_RCC_OscConfig+0x314>)
 8003900:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003904:	6013      	str	r3, [r2, #0]
 8003906:	4b67      	ldr	r3, [pc, #412]	@ (8003aa4 <HAL_RCC_OscConfig+0x314>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a66      	ldr	r2, [pc, #408]	@ (8003aa4 <HAL_RCC_OscConfig+0x314>)
 800390c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003910:	6013      	str	r3, [r2, #0]
 8003912:	e00b      	b.n	800392c <HAL_RCC_OscConfig+0x19c>
 8003914:	4b63      	ldr	r3, [pc, #396]	@ (8003aa4 <HAL_RCC_OscConfig+0x314>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a62      	ldr	r2, [pc, #392]	@ (8003aa4 <HAL_RCC_OscConfig+0x314>)
 800391a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800391e:	6013      	str	r3, [r2, #0]
 8003920:	4b60      	ldr	r3, [pc, #384]	@ (8003aa4 <HAL_RCC_OscConfig+0x314>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a5f      	ldr	r2, [pc, #380]	@ (8003aa4 <HAL_RCC_OscConfig+0x314>)
 8003926:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800392a:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800392c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003930:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d059      	beq.n	80039f0 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800393c:	f7fd fedc 	bl	80016f8 <HAL_GetTick>
 8003940:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003944:	e00a      	b.n	800395c <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003946:	f7fd fed7 	bl	80016f8 <HAL_GetTick>
 800394a:	4602      	mov	r2, r0
 800394c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003950:	1ad3      	subs	r3, r2, r3
 8003952:	2b64      	cmp	r3, #100	@ 0x64
 8003954:	d902      	bls.n	800395c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8003956:	2303      	movs	r3, #3
 8003958:	f000 bf67 	b.w	800482a <HAL_RCC_OscConfig+0x109a>
 800395c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003960:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003964:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003968:	fa93 f3a3 	rbit	r3, r3
 800396c:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8003970:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003974:	fab3 f383 	clz	r3, r3
 8003978:	b2db      	uxtb	r3, r3
 800397a:	095b      	lsrs	r3, r3, #5
 800397c:	b2db      	uxtb	r3, r3
 800397e:	f043 0301 	orr.w	r3, r3, #1
 8003982:	b2db      	uxtb	r3, r3
 8003984:	2b01      	cmp	r3, #1
 8003986:	d102      	bne.n	800398e <HAL_RCC_OscConfig+0x1fe>
 8003988:	4b46      	ldr	r3, [pc, #280]	@ (8003aa4 <HAL_RCC_OscConfig+0x314>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	e015      	b.n	80039ba <HAL_RCC_OscConfig+0x22a>
 800398e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003992:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003996:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 800399a:	fa93 f3a3 	rbit	r3, r3
 800399e:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 80039a2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80039a6:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80039aa:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 80039ae:	fa93 f3a3 	rbit	r3, r3
 80039b2:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80039b6:	4b3b      	ldr	r3, [pc, #236]	@ (8003aa4 <HAL_RCC_OscConfig+0x314>)
 80039b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039ba:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80039be:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 80039c2:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 80039c6:	fa92 f2a2 	rbit	r2, r2
 80039ca:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 80039ce:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80039d2:	fab2 f282 	clz	r2, r2
 80039d6:	b2d2      	uxtb	r2, r2
 80039d8:	f042 0220 	orr.w	r2, r2, #32
 80039dc:	b2d2      	uxtb	r2, r2
 80039de:	f002 021f 	and.w	r2, r2, #31
 80039e2:	2101      	movs	r1, #1
 80039e4:	fa01 f202 	lsl.w	r2, r1, r2
 80039e8:	4013      	ands	r3, r2
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d0ab      	beq.n	8003946 <HAL_RCC_OscConfig+0x1b6>
 80039ee:	e05c      	b.n	8003aaa <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039f0:	f7fd fe82 	bl	80016f8 <HAL_GetTick>
 80039f4:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039f8:	e00a      	b.n	8003a10 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039fa:	f7fd fe7d 	bl	80016f8 <HAL_GetTick>
 80039fe:	4602      	mov	r2, r0
 8003a00:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003a04:	1ad3      	subs	r3, r2, r3
 8003a06:	2b64      	cmp	r3, #100	@ 0x64
 8003a08:	d902      	bls.n	8003a10 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 8003a0a:	2303      	movs	r3, #3
 8003a0c:	f000 bf0d 	b.w	800482a <HAL_RCC_OscConfig+0x109a>
 8003a10:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003a14:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a18:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8003a1c:	fa93 f3a3 	rbit	r3, r3
 8003a20:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8003a24:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a28:	fab3 f383 	clz	r3, r3
 8003a2c:	b2db      	uxtb	r3, r3
 8003a2e:	095b      	lsrs	r3, r3, #5
 8003a30:	b2db      	uxtb	r3, r3
 8003a32:	f043 0301 	orr.w	r3, r3, #1
 8003a36:	b2db      	uxtb	r3, r3
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	d102      	bne.n	8003a42 <HAL_RCC_OscConfig+0x2b2>
 8003a3c:	4b19      	ldr	r3, [pc, #100]	@ (8003aa4 <HAL_RCC_OscConfig+0x314>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	e015      	b.n	8003a6e <HAL_RCC_OscConfig+0x2de>
 8003a42:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003a46:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a4a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8003a4e:	fa93 f3a3 	rbit	r3, r3
 8003a52:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8003a56:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003a5a:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8003a5e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8003a62:	fa93 f3a3 	rbit	r3, r3
 8003a66:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8003a6a:	4b0e      	ldr	r3, [pc, #56]	@ (8003aa4 <HAL_RCC_OscConfig+0x314>)
 8003a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a6e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003a72:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8003a76:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8003a7a:	fa92 f2a2 	rbit	r2, r2
 8003a7e:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 8003a82:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8003a86:	fab2 f282 	clz	r2, r2
 8003a8a:	b2d2      	uxtb	r2, r2
 8003a8c:	f042 0220 	orr.w	r2, r2, #32
 8003a90:	b2d2      	uxtb	r2, r2
 8003a92:	f002 021f 	and.w	r2, r2, #31
 8003a96:	2101      	movs	r1, #1
 8003a98:	fa01 f202 	lsl.w	r2, r1, r2
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d1ab      	bne.n	80039fa <HAL_RCC_OscConfig+0x26a>
 8003aa2:	e002      	b.n	8003aaa <HAL_RCC_OscConfig+0x31a>
 8003aa4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003aa8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003aaa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003aae:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f003 0302 	and.w	r3, r3, #2
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	f000 817f 	beq.w	8003dbe <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003ac0:	4ba7      	ldr	r3, [pc, #668]	@ (8003d60 <HAL_RCC_OscConfig+0x5d0>)
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	f003 030c 	and.w	r3, r3, #12
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d00c      	beq.n	8003ae6 <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003acc:	4ba4      	ldr	r3, [pc, #656]	@ (8003d60 <HAL_RCC_OscConfig+0x5d0>)
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	f003 030c 	and.w	r3, r3, #12
 8003ad4:	2b08      	cmp	r3, #8
 8003ad6:	d173      	bne.n	8003bc0 <HAL_RCC_OscConfig+0x430>
 8003ad8:	4ba1      	ldr	r3, [pc, #644]	@ (8003d60 <HAL_RCC_OscConfig+0x5d0>)
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8003ae0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ae4:	d16c      	bne.n	8003bc0 <HAL_RCC_OscConfig+0x430>
 8003ae6:	2302      	movs	r3, #2
 8003ae8:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aec:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8003af0:	fa93 f3a3 	rbit	r3, r3
 8003af4:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8003af8:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003afc:	fab3 f383 	clz	r3, r3
 8003b00:	b2db      	uxtb	r3, r3
 8003b02:	095b      	lsrs	r3, r3, #5
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	f043 0301 	orr.w	r3, r3, #1
 8003b0a:	b2db      	uxtb	r3, r3
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	d102      	bne.n	8003b16 <HAL_RCC_OscConfig+0x386>
 8003b10:	4b93      	ldr	r3, [pc, #588]	@ (8003d60 <HAL_RCC_OscConfig+0x5d0>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	e013      	b.n	8003b3e <HAL_RCC_OscConfig+0x3ae>
 8003b16:	2302      	movs	r3, #2
 8003b18:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b1c:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8003b20:	fa93 f3a3 	rbit	r3, r3
 8003b24:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8003b28:	2302      	movs	r3, #2
 8003b2a:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8003b2e:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8003b32:	fa93 f3a3 	rbit	r3, r3
 8003b36:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8003b3a:	4b89      	ldr	r3, [pc, #548]	@ (8003d60 <HAL_RCC_OscConfig+0x5d0>)
 8003b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b3e:	2202      	movs	r2, #2
 8003b40:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8003b44:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8003b48:	fa92 f2a2 	rbit	r2, r2
 8003b4c:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 8003b50:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8003b54:	fab2 f282 	clz	r2, r2
 8003b58:	b2d2      	uxtb	r2, r2
 8003b5a:	f042 0220 	orr.w	r2, r2, #32
 8003b5e:	b2d2      	uxtb	r2, r2
 8003b60:	f002 021f 	and.w	r2, r2, #31
 8003b64:	2101      	movs	r1, #1
 8003b66:	fa01 f202 	lsl.w	r2, r1, r2
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d00a      	beq.n	8003b86 <HAL_RCC_OscConfig+0x3f6>
 8003b70:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b74:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	68db      	ldr	r3, [r3, #12]
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d002      	beq.n	8003b86 <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	f000 be52 	b.w	800482a <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b86:	4b76      	ldr	r3, [pc, #472]	@ (8003d60 <HAL_RCC_OscConfig+0x5d0>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b8e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b92:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	691b      	ldr	r3, [r3, #16]
 8003b9a:	21f8      	movs	r1, #248	@ 0xf8
 8003b9c:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ba0:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8003ba4:	fa91 f1a1 	rbit	r1, r1
 8003ba8:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 8003bac:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8003bb0:	fab1 f181 	clz	r1, r1
 8003bb4:	b2c9      	uxtb	r1, r1
 8003bb6:	408b      	lsls	r3, r1
 8003bb8:	4969      	ldr	r1, [pc, #420]	@ (8003d60 <HAL_RCC_OscConfig+0x5d0>)
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bbe:	e0fe      	b.n	8003dbe <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003bc0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003bc4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	68db      	ldr	r3, [r3, #12]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	f000 8088 	beq.w	8003ce2 <HAL_RCC_OscConfig+0x552>
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bd8:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8003bdc:	fa93 f3a3 	rbit	r3, r3
 8003be0:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8003be4:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003be8:	fab3 f383 	clz	r3, r3
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003bf2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	461a      	mov	r2, r3
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bfe:	f7fd fd7b 	bl	80016f8 <HAL_GetTick>
 8003c02:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c06:	e00a      	b.n	8003c1e <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c08:	f7fd fd76 	bl	80016f8 <HAL_GetTick>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003c12:	1ad3      	subs	r3, r2, r3
 8003c14:	2b02      	cmp	r3, #2
 8003c16:	d902      	bls.n	8003c1e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003c18:	2303      	movs	r3, #3
 8003c1a:	f000 be06 	b.w	800482a <HAL_RCC_OscConfig+0x109a>
 8003c1e:	2302      	movs	r3, #2
 8003c20:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c24:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8003c28:	fa93 f3a3 	rbit	r3, r3
 8003c2c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 8003c30:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c34:	fab3 f383 	clz	r3, r3
 8003c38:	b2db      	uxtb	r3, r3
 8003c3a:	095b      	lsrs	r3, r3, #5
 8003c3c:	b2db      	uxtb	r3, r3
 8003c3e:	f043 0301 	orr.w	r3, r3, #1
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	d102      	bne.n	8003c4e <HAL_RCC_OscConfig+0x4be>
 8003c48:	4b45      	ldr	r3, [pc, #276]	@ (8003d60 <HAL_RCC_OscConfig+0x5d0>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	e013      	b.n	8003c76 <HAL_RCC_OscConfig+0x4e6>
 8003c4e:	2302      	movs	r3, #2
 8003c50:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c54:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8003c58:	fa93 f3a3 	rbit	r3, r3
 8003c5c:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8003c60:	2302      	movs	r3, #2
 8003c62:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8003c66:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8003c6a:	fa93 f3a3 	rbit	r3, r3
 8003c6e:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003c72:	4b3b      	ldr	r3, [pc, #236]	@ (8003d60 <HAL_RCC_OscConfig+0x5d0>)
 8003c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c76:	2202      	movs	r2, #2
 8003c78:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8003c7c:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8003c80:	fa92 f2a2 	rbit	r2, r2
 8003c84:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8003c88:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8003c8c:	fab2 f282 	clz	r2, r2
 8003c90:	b2d2      	uxtb	r2, r2
 8003c92:	f042 0220 	orr.w	r2, r2, #32
 8003c96:	b2d2      	uxtb	r2, r2
 8003c98:	f002 021f 	and.w	r2, r2, #31
 8003c9c:	2101      	movs	r1, #1
 8003c9e:	fa01 f202 	lsl.w	r2, r1, r2
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d0af      	beq.n	8003c08 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ca8:	4b2d      	ldr	r3, [pc, #180]	@ (8003d60 <HAL_RCC_OscConfig+0x5d0>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003cb0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003cb4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	691b      	ldr	r3, [r3, #16]
 8003cbc:	21f8      	movs	r1, #248	@ 0xf8
 8003cbe:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cc2:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 8003cc6:	fa91 f1a1 	rbit	r1, r1
 8003cca:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 8003cce:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8003cd2:	fab1 f181 	clz	r1, r1
 8003cd6:	b2c9      	uxtb	r1, r1
 8003cd8:	408b      	lsls	r3, r1
 8003cda:	4921      	ldr	r1, [pc, #132]	@ (8003d60 <HAL_RCC_OscConfig+0x5d0>)
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	600b      	str	r3, [r1, #0]
 8003ce0:	e06d      	b.n	8003dbe <HAL_RCC_OscConfig+0x62e>
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ce8:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8003cec:	fa93 f3a3 	rbit	r3, r3
 8003cf0:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 8003cf4:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cf8:	fab3 f383 	clz	r3, r3
 8003cfc:	b2db      	uxtb	r3, r3
 8003cfe:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003d02:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	461a      	mov	r2, r3
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d0e:	f7fd fcf3 	bl	80016f8 <HAL_GetTick>
 8003d12:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d16:	e00a      	b.n	8003d2e <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d18:	f7fd fcee 	bl	80016f8 <HAL_GetTick>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003d22:	1ad3      	subs	r3, r2, r3
 8003d24:	2b02      	cmp	r3, #2
 8003d26:	d902      	bls.n	8003d2e <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8003d28:	2303      	movs	r3, #3
 8003d2a:	f000 bd7e 	b.w	800482a <HAL_RCC_OscConfig+0x109a>
 8003d2e:	2302      	movs	r3, #2
 8003d30:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d34:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003d38:	fa93 f3a3 	rbit	r3, r3
 8003d3c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8003d40:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d44:	fab3 f383 	clz	r3, r3
 8003d48:	b2db      	uxtb	r3, r3
 8003d4a:	095b      	lsrs	r3, r3, #5
 8003d4c:	b2db      	uxtb	r3, r3
 8003d4e:	f043 0301 	orr.w	r3, r3, #1
 8003d52:	b2db      	uxtb	r3, r3
 8003d54:	2b01      	cmp	r3, #1
 8003d56:	d105      	bne.n	8003d64 <HAL_RCC_OscConfig+0x5d4>
 8003d58:	4b01      	ldr	r3, [pc, #4]	@ (8003d60 <HAL_RCC_OscConfig+0x5d0>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	e016      	b.n	8003d8c <HAL_RCC_OscConfig+0x5fc>
 8003d5e:	bf00      	nop
 8003d60:	40021000 	.word	0x40021000
 8003d64:	2302      	movs	r3, #2
 8003d66:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d6a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8003d6e:	fa93 f3a3 	rbit	r3, r3
 8003d72:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8003d76:	2302      	movs	r3, #2
 8003d78:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003d7c:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8003d80:	fa93 f3a3 	rbit	r3, r3
 8003d84:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8003d88:	4bbf      	ldr	r3, [pc, #764]	@ (8004088 <HAL_RCC_OscConfig+0x8f8>)
 8003d8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d8c:	2202      	movs	r2, #2
 8003d8e:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8003d92:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8003d96:	fa92 f2a2 	rbit	r2, r2
 8003d9a:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 8003d9e:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8003da2:	fab2 f282 	clz	r2, r2
 8003da6:	b2d2      	uxtb	r2, r2
 8003da8:	f042 0220 	orr.w	r2, r2, #32
 8003dac:	b2d2      	uxtb	r2, r2
 8003dae:	f002 021f 	and.w	r2, r2, #31
 8003db2:	2101      	movs	r1, #1
 8003db4:	fa01 f202 	lsl.w	r2, r1, r2
 8003db8:	4013      	ands	r3, r2
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d1ac      	bne.n	8003d18 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003dbe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003dc2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f003 0308 	and.w	r3, r3, #8
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	f000 8113 	beq.w	8003ffa <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003dd4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003dd8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	695b      	ldr	r3, [r3, #20]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d07c      	beq.n	8003ede <HAL_RCC_OscConfig+0x74e>
 8003de4:	2301      	movs	r3, #1
 8003de6:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dee:	fa93 f3a3 	rbit	r3, r3
 8003df2:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 8003df6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003dfa:	fab3 f383 	clz	r3, r3
 8003dfe:	b2db      	uxtb	r3, r3
 8003e00:	461a      	mov	r2, r3
 8003e02:	4ba2      	ldr	r3, [pc, #648]	@ (800408c <HAL_RCC_OscConfig+0x8fc>)
 8003e04:	4413      	add	r3, r2
 8003e06:	009b      	lsls	r3, r3, #2
 8003e08:	461a      	mov	r2, r3
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e0e:	f7fd fc73 	bl	80016f8 <HAL_GetTick>
 8003e12:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e16:	e00a      	b.n	8003e2e <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e18:	f7fd fc6e 	bl	80016f8 <HAL_GetTick>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003e22:	1ad3      	subs	r3, r2, r3
 8003e24:	2b02      	cmp	r3, #2
 8003e26:	d902      	bls.n	8003e2e <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8003e28:	2303      	movs	r3, #3
 8003e2a:	f000 bcfe 	b.w	800482a <HAL_RCC_OscConfig+0x109a>
 8003e2e:	2302      	movs	r3, #2
 8003e30:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e34:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003e38:	fa93 f2a3 	rbit	r2, r3
 8003e3c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e40:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003e44:	601a      	str	r2, [r3, #0]
 8003e46:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e4a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003e4e:	2202      	movs	r2, #2
 8003e50:	601a      	str	r2, [r3, #0]
 8003e52:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e56:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	fa93 f2a3 	rbit	r2, r3
 8003e60:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e64:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003e68:	601a      	str	r2, [r3, #0]
 8003e6a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e6e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003e72:	2202      	movs	r2, #2
 8003e74:	601a      	str	r2, [r3, #0]
 8003e76:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e7a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	fa93 f2a3 	rbit	r2, r3
 8003e84:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e88:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003e8c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e8e:	4b7e      	ldr	r3, [pc, #504]	@ (8004088 <HAL_RCC_OscConfig+0x8f8>)
 8003e90:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e92:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e96:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003e9a:	2102      	movs	r1, #2
 8003e9c:	6019      	str	r1, [r3, #0]
 8003e9e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ea2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	fa93 f1a3 	rbit	r1, r3
 8003eac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003eb0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003eb4:	6019      	str	r1, [r3, #0]
  return result;
 8003eb6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003eba:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	fab3 f383 	clz	r3, r3
 8003ec4:	b2db      	uxtb	r3, r3
 8003ec6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003eca:	b2db      	uxtb	r3, r3
 8003ecc:	f003 031f 	and.w	r3, r3, #31
 8003ed0:	2101      	movs	r1, #1
 8003ed2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ed6:	4013      	ands	r3, r2
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d09d      	beq.n	8003e18 <HAL_RCC_OscConfig+0x688>
 8003edc:	e08d      	b.n	8003ffa <HAL_RCC_OscConfig+0x86a>
 8003ede:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ee2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003eee:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	fa93 f2a3 	rbit	r2, r3
 8003ef8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003efc:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003f00:	601a      	str	r2, [r3, #0]
  return result;
 8003f02:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f06:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003f0a:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f0c:	fab3 f383 	clz	r3, r3
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	461a      	mov	r2, r3
 8003f14:	4b5d      	ldr	r3, [pc, #372]	@ (800408c <HAL_RCC_OscConfig+0x8fc>)
 8003f16:	4413      	add	r3, r2
 8003f18:	009b      	lsls	r3, r3, #2
 8003f1a:	461a      	mov	r2, r3
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f20:	f7fd fbea 	bl	80016f8 <HAL_GetTick>
 8003f24:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f28:	e00a      	b.n	8003f40 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f2a:	f7fd fbe5 	bl	80016f8 <HAL_GetTick>
 8003f2e:	4602      	mov	r2, r0
 8003f30:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003f34:	1ad3      	subs	r3, r2, r3
 8003f36:	2b02      	cmp	r3, #2
 8003f38:	d902      	bls.n	8003f40 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 8003f3a:	2303      	movs	r3, #3
 8003f3c:	f000 bc75 	b.w	800482a <HAL_RCC_OscConfig+0x109a>
 8003f40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f44:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003f48:	2202      	movs	r2, #2
 8003f4a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f4c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f50:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	fa93 f2a3 	rbit	r2, r3
 8003f5a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f5e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003f62:	601a      	str	r2, [r3, #0]
 8003f64:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f68:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003f6c:	2202      	movs	r2, #2
 8003f6e:	601a      	str	r2, [r3, #0]
 8003f70:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f74:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	fa93 f2a3 	rbit	r2, r3
 8003f7e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f82:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003f86:	601a      	str	r2, [r3, #0]
 8003f88:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f8c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003f90:	2202      	movs	r2, #2
 8003f92:	601a      	str	r2, [r3, #0]
 8003f94:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f98:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	fa93 f2a3 	rbit	r2, r3
 8003fa2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003fa6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003faa:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fac:	4b36      	ldr	r3, [pc, #216]	@ (8004088 <HAL_RCC_OscConfig+0x8f8>)
 8003fae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003fb0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003fb4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003fb8:	2102      	movs	r1, #2
 8003fba:	6019      	str	r1, [r3, #0]
 8003fbc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003fc0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	fa93 f1a3 	rbit	r1, r3
 8003fca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003fce:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003fd2:	6019      	str	r1, [r3, #0]
  return result;
 8003fd4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003fd8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	fab3 f383 	clz	r3, r3
 8003fe2:	b2db      	uxtb	r3, r3
 8003fe4:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	f003 031f 	and.w	r3, r3, #31
 8003fee:	2101      	movs	r1, #1
 8003ff0:	fa01 f303 	lsl.w	r3, r1, r3
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d197      	bne.n	8003f2a <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ffa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ffe:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f003 0304 	and.w	r3, r3, #4
 800400a:	2b00      	cmp	r3, #0
 800400c:	f000 81a5 	beq.w	800435a <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004010:	2300      	movs	r3, #0
 8004012:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004016:	4b1c      	ldr	r3, [pc, #112]	@ (8004088 <HAL_RCC_OscConfig+0x8f8>)
 8004018:	69db      	ldr	r3, [r3, #28]
 800401a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800401e:	2b00      	cmp	r3, #0
 8004020:	d116      	bne.n	8004050 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004022:	4b19      	ldr	r3, [pc, #100]	@ (8004088 <HAL_RCC_OscConfig+0x8f8>)
 8004024:	69db      	ldr	r3, [r3, #28]
 8004026:	4a18      	ldr	r2, [pc, #96]	@ (8004088 <HAL_RCC_OscConfig+0x8f8>)
 8004028:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800402c:	61d3      	str	r3, [r2, #28]
 800402e:	4b16      	ldr	r3, [pc, #88]	@ (8004088 <HAL_RCC_OscConfig+0x8f8>)
 8004030:	69db      	ldr	r3, [r3, #28]
 8004032:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8004036:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800403a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800403e:	601a      	str	r2, [r3, #0]
 8004040:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004044:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004048:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800404a:	2301      	movs	r3, #1
 800404c:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004050:	4b0f      	ldr	r3, [pc, #60]	@ (8004090 <HAL_RCC_OscConfig+0x900>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004058:	2b00      	cmp	r3, #0
 800405a:	d121      	bne.n	80040a0 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800405c:	4b0c      	ldr	r3, [pc, #48]	@ (8004090 <HAL_RCC_OscConfig+0x900>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a0b      	ldr	r2, [pc, #44]	@ (8004090 <HAL_RCC_OscConfig+0x900>)
 8004062:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004066:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004068:	f7fd fb46 	bl	80016f8 <HAL_GetTick>
 800406c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004070:	e010      	b.n	8004094 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004072:	f7fd fb41 	bl	80016f8 <HAL_GetTick>
 8004076:	4602      	mov	r2, r0
 8004078:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800407c:	1ad3      	subs	r3, r2, r3
 800407e:	2b64      	cmp	r3, #100	@ 0x64
 8004080:	d908      	bls.n	8004094 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 8004082:	2303      	movs	r3, #3
 8004084:	e3d1      	b.n	800482a <HAL_RCC_OscConfig+0x109a>
 8004086:	bf00      	nop
 8004088:	40021000 	.word	0x40021000
 800408c:	10908120 	.word	0x10908120
 8004090:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004094:	4b8d      	ldr	r3, [pc, #564]	@ (80042cc <HAL_RCC_OscConfig+0xb3c>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800409c:	2b00      	cmp	r3, #0
 800409e:	d0e8      	beq.n	8004072 <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040a0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80040a4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	d106      	bne.n	80040be <HAL_RCC_OscConfig+0x92e>
 80040b0:	4b87      	ldr	r3, [pc, #540]	@ (80042d0 <HAL_RCC_OscConfig+0xb40>)
 80040b2:	6a1b      	ldr	r3, [r3, #32]
 80040b4:	4a86      	ldr	r2, [pc, #536]	@ (80042d0 <HAL_RCC_OscConfig+0xb40>)
 80040b6:	f043 0301 	orr.w	r3, r3, #1
 80040ba:	6213      	str	r3, [r2, #32]
 80040bc:	e035      	b.n	800412a <HAL_RCC_OscConfig+0x99a>
 80040be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80040c2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d10c      	bne.n	80040e8 <HAL_RCC_OscConfig+0x958>
 80040ce:	4b80      	ldr	r3, [pc, #512]	@ (80042d0 <HAL_RCC_OscConfig+0xb40>)
 80040d0:	6a1b      	ldr	r3, [r3, #32]
 80040d2:	4a7f      	ldr	r2, [pc, #508]	@ (80042d0 <HAL_RCC_OscConfig+0xb40>)
 80040d4:	f023 0301 	bic.w	r3, r3, #1
 80040d8:	6213      	str	r3, [r2, #32]
 80040da:	4b7d      	ldr	r3, [pc, #500]	@ (80042d0 <HAL_RCC_OscConfig+0xb40>)
 80040dc:	6a1b      	ldr	r3, [r3, #32]
 80040de:	4a7c      	ldr	r2, [pc, #496]	@ (80042d0 <HAL_RCC_OscConfig+0xb40>)
 80040e0:	f023 0304 	bic.w	r3, r3, #4
 80040e4:	6213      	str	r3, [r2, #32]
 80040e6:	e020      	b.n	800412a <HAL_RCC_OscConfig+0x99a>
 80040e8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80040ec:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	2b05      	cmp	r3, #5
 80040f6:	d10c      	bne.n	8004112 <HAL_RCC_OscConfig+0x982>
 80040f8:	4b75      	ldr	r3, [pc, #468]	@ (80042d0 <HAL_RCC_OscConfig+0xb40>)
 80040fa:	6a1b      	ldr	r3, [r3, #32]
 80040fc:	4a74      	ldr	r2, [pc, #464]	@ (80042d0 <HAL_RCC_OscConfig+0xb40>)
 80040fe:	f043 0304 	orr.w	r3, r3, #4
 8004102:	6213      	str	r3, [r2, #32]
 8004104:	4b72      	ldr	r3, [pc, #456]	@ (80042d0 <HAL_RCC_OscConfig+0xb40>)
 8004106:	6a1b      	ldr	r3, [r3, #32]
 8004108:	4a71      	ldr	r2, [pc, #452]	@ (80042d0 <HAL_RCC_OscConfig+0xb40>)
 800410a:	f043 0301 	orr.w	r3, r3, #1
 800410e:	6213      	str	r3, [r2, #32]
 8004110:	e00b      	b.n	800412a <HAL_RCC_OscConfig+0x99a>
 8004112:	4b6f      	ldr	r3, [pc, #444]	@ (80042d0 <HAL_RCC_OscConfig+0xb40>)
 8004114:	6a1b      	ldr	r3, [r3, #32]
 8004116:	4a6e      	ldr	r2, [pc, #440]	@ (80042d0 <HAL_RCC_OscConfig+0xb40>)
 8004118:	f023 0301 	bic.w	r3, r3, #1
 800411c:	6213      	str	r3, [r2, #32]
 800411e:	4b6c      	ldr	r3, [pc, #432]	@ (80042d0 <HAL_RCC_OscConfig+0xb40>)
 8004120:	6a1b      	ldr	r3, [r3, #32]
 8004122:	4a6b      	ldr	r2, [pc, #428]	@ (80042d0 <HAL_RCC_OscConfig+0xb40>)
 8004124:	f023 0304 	bic.w	r3, r3, #4
 8004128:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800412a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800412e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	2b00      	cmp	r3, #0
 8004138:	f000 8081 	beq.w	800423e <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800413c:	f7fd fadc 	bl	80016f8 <HAL_GetTick>
 8004140:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004144:	e00b      	b.n	800415e <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004146:	f7fd fad7 	bl	80016f8 <HAL_GetTick>
 800414a:	4602      	mov	r2, r0
 800414c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004150:	1ad3      	subs	r3, r2, r3
 8004152:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004156:	4293      	cmp	r3, r2
 8004158:	d901      	bls.n	800415e <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 800415a:	2303      	movs	r3, #3
 800415c:	e365      	b.n	800482a <HAL_RCC_OscConfig+0x109a>
 800415e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004162:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8004166:	2202      	movs	r2, #2
 8004168:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800416a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800416e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	fa93 f2a3 	rbit	r2, r3
 8004178:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800417c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8004180:	601a      	str	r2, [r3, #0]
 8004182:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004186:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800418a:	2202      	movs	r2, #2
 800418c:	601a      	str	r2, [r3, #0]
 800418e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004192:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	fa93 f2a3 	rbit	r2, r3
 800419c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80041a0:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80041a4:	601a      	str	r2, [r3, #0]
  return result;
 80041a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80041aa:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80041ae:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041b0:	fab3 f383 	clz	r3, r3
 80041b4:	b2db      	uxtb	r3, r3
 80041b6:	095b      	lsrs	r3, r3, #5
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	f043 0302 	orr.w	r3, r3, #2
 80041be:	b2db      	uxtb	r3, r3
 80041c0:	2b02      	cmp	r3, #2
 80041c2:	d102      	bne.n	80041ca <HAL_RCC_OscConfig+0xa3a>
 80041c4:	4b42      	ldr	r3, [pc, #264]	@ (80042d0 <HAL_RCC_OscConfig+0xb40>)
 80041c6:	6a1b      	ldr	r3, [r3, #32]
 80041c8:	e013      	b.n	80041f2 <HAL_RCC_OscConfig+0xa62>
 80041ca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80041ce:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80041d2:	2202      	movs	r2, #2
 80041d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80041da:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	fa93 f2a3 	rbit	r2, r3
 80041e4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80041e8:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 80041ec:	601a      	str	r2, [r3, #0]
 80041ee:	4b38      	ldr	r3, [pc, #224]	@ (80042d0 <HAL_RCC_OscConfig+0xb40>)
 80041f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041f2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80041f6:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80041fa:	2102      	movs	r1, #2
 80041fc:	6011      	str	r1, [r2, #0]
 80041fe:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004202:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8004206:	6812      	ldr	r2, [r2, #0]
 8004208:	fa92 f1a2 	rbit	r1, r2
 800420c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004210:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8004214:	6011      	str	r1, [r2, #0]
  return result;
 8004216:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800421a:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 800421e:	6812      	ldr	r2, [r2, #0]
 8004220:	fab2 f282 	clz	r2, r2
 8004224:	b2d2      	uxtb	r2, r2
 8004226:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800422a:	b2d2      	uxtb	r2, r2
 800422c:	f002 021f 	and.w	r2, r2, #31
 8004230:	2101      	movs	r1, #1
 8004232:	fa01 f202 	lsl.w	r2, r1, r2
 8004236:	4013      	ands	r3, r2
 8004238:	2b00      	cmp	r3, #0
 800423a:	d084      	beq.n	8004146 <HAL_RCC_OscConfig+0x9b6>
 800423c:	e083      	b.n	8004346 <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800423e:	f7fd fa5b 	bl	80016f8 <HAL_GetTick>
 8004242:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004246:	e00b      	b.n	8004260 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004248:	f7fd fa56 	bl	80016f8 <HAL_GetTick>
 800424c:	4602      	mov	r2, r0
 800424e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004252:	1ad3      	subs	r3, r2, r3
 8004254:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004258:	4293      	cmp	r3, r2
 800425a:	d901      	bls.n	8004260 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 800425c:	2303      	movs	r3, #3
 800425e:	e2e4      	b.n	800482a <HAL_RCC_OscConfig+0x109a>
 8004260:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004264:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8004268:	2202      	movs	r2, #2
 800426a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800426c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004270:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	fa93 f2a3 	rbit	r2, r3
 800427a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800427e:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8004282:	601a      	str	r2, [r3, #0]
 8004284:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004288:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800428c:	2202      	movs	r2, #2
 800428e:	601a      	str	r2, [r3, #0]
 8004290:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004294:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	fa93 f2a3 	rbit	r2, r3
 800429e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80042a2:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80042a6:	601a      	str	r2, [r3, #0]
  return result;
 80042a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80042ac:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80042b0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042b2:	fab3 f383 	clz	r3, r3
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	095b      	lsrs	r3, r3, #5
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	f043 0302 	orr.w	r3, r3, #2
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	2b02      	cmp	r3, #2
 80042c4:	d106      	bne.n	80042d4 <HAL_RCC_OscConfig+0xb44>
 80042c6:	4b02      	ldr	r3, [pc, #8]	@ (80042d0 <HAL_RCC_OscConfig+0xb40>)
 80042c8:	6a1b      	ldr	r3, [r3, #32]
 80042ca:	e017      	b.n	80042fc <HAL_RCC_OscConfig+0xb6c>
 80042cc:	40007000 	.word	0x40007000
 80042d0:	40021000 	.word	0x40021000
 80042d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80042d8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80042dc:	2202      	movs	r2, #2
 80042de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80042e4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	fa93 f2a3 	rbit	r2, r3
 80042ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80042f2:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 80042f6:	601a      	str	r2, [r3, #0]
 80042f8:	4bb3      	ldr	r3, [pc, #716]	@ (80045c8 <HAL_RCC_OscConfig+0xe38>)
 80042fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042fc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004300:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8004304:	2102      	movs	r1, #2
 8004306:	6011      	str	r1, [r2, #0]
 8004308:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800430c:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8004310:	6812      	ldr	r2, [r2, #0]
 8004312:	fa92 f1a2 	rbit	r1, r2
 8004316:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800431a:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 800431e:	6011      	str	r1, [r2, #0]
  return result;
 8004320:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004324:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8004328:	6812      	ldr	r2, [r2, #0]
 800432a:	fab2 f282 	clz	r2, r2
 800432e:	b2d2      	uxtb	r2, r2
 8004330:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004334:	b2d2      	uxtb	r2, r2
 8004336:	f002 021f 	and.w	r2, r2, #31
 800433a:	2101      	movs	r1, #1
 800433c:	fa01 f202 	lsl.w	r2, r1, r2
 8004340:	4013      	ands	r3, r2
 8004342:	2b00      	cmp	r3, #0
 8004344:	d180      	bne.n	8004248 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004346:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 800434a:	2b01      	cmp	r3, #1
 800434c:	d105      	bne.n	800435a <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800434e:	4b9e      	ldr	r3, [pc, #632]	@ (80045c8 <HAL_RCC_OscConfig+0xe38>)
 8004350:	69db      	ldr	r3, [r3, #28]
 8004352:	4a9d      	ldr	r2, [pc, #628]	@ (80045c8 <HAL_RCC_OscConfig+0xe38>)
 8004354:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004358:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800435a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800435e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	699b      	ldr	r3, [r3, #24]
 8004366:	2b00      	cmp	r3, #0
 8004368:	f000 825e 	beq.w	8004828 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800436c:	4b96      	ldr	r3, [pc, #600]	@ (80045c8 <HAL_RCC_OscConfig+0xe38>)
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	f003 030c 	and.w	r3, r3, #12
 8004374:	2b08      	cmp	r3, #8
 8004376:	f000 821f 	beq.w	80047b8 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800437a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800437e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	699b      	ldr	r3, [r3, #24]
 8004386:	2b02      	cmp	r3, #2
 8004388:	f040 8170 	bne.w	800466c <HAL_RCC_OscConfig+0xedc>
 800438c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004390:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8004394:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004398:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800439a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800439e:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	fa93 f2a3 	rbit	r2, r3
 80043a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80043ac:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80043b0:	601a      	str	r2, [r3, #0]
  return result;
 80043b2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80043b6:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80043ba:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043bc:	fab3 f383 	clz	r3, r3
 80043c0:	b2db      	uxtb	r3, r3
 80043c2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80043c6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80043ca:	009b      	lsls	r3, r3, #2
 80043cc:	461a      	mov	r2, r3
 80043ce:	2300      	movs	r3, #0
 80043d0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043d2:	f7fd f991 	bl	80016f8 <HAL_GetTick>
 80043d6:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043da:	e009      	b.n	80043f0 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043dc:	f7fd f98c 	bl	80016f8 <HAL_GetTick>
 80043e0:	4602      	mov	r2, r0
 80043e2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80043e6:	1ad3      	subs	r3, r2, r3
 80043e8:	2b02      	cmp	r3, #2
 80043ea:	d901      	bls.n	80043f0 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 80043ec:	2303      	movs	r3, #3
 80043ee:	e21c      	b.n	800482a <HAL_RCC_OscConfig+0x109a>
 80043f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80043f4:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80043f8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80043fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004402:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	fa93 f2a3 	rbit	r2, r3
 800440c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004410:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8004414:	601a      	str	r2, [r3, #0]
  return result;
 8004416:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800441a:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800441e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004420:	fab3 f383 	clz	r3, r3
 8004424:	b2db      	uxtb	r3, r3
 8004426:	095b      	lsrs	r3, r3, #5
 8004428:	b2db      	uxtb	r3, r3
 800442a:	f043 0301 	orr.w	r3, r3, #1
 800442e:	b2db      	uxtb	r3, r3
 8004430:	2b01      	cmp	r3, #1
 8004432:	d102      	bne.n	800443a <HAL_RCC_OscConfig+0xcaa>
 8004434:	4b64      	ldr	r3, [pc, #400]	@ (80045c8 <HAL_RCC_OscConfig+0xe38>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	e027      	b.n	800448a <HAL_RCC_OscConfig+0xcfa>
 800443a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800443e:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8004442:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004446:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004448:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800444c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	fa93 f2a3 	rbit	r2, r3
 8004456:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800445a:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800445e:	601a      	str	r2, [r3, #0]
 8004460:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004464:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8004468:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800446c:	601a      	str	r2, [r3, #0]
 800446e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004472:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	fa93 f2a3 	rbit	r2, r3
 800447c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004480:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8004484:	601a      	str	r2, [r3, #0]
 8004486:	4b50      	ldr	r3, [pc, #320]	@ (80045c8 <HAL_RCC_OscConfig+0xe38>)
 8004488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800448a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800448e:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8004492:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004496:	6011      	str	r1, [r2, #0]
 8004498:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800449c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80044a0:	6812      	ldr	r2, [r2, #0]
 80044a2:	fa92 f1a2 	rbit	r1, r2
 80044a6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80044aa:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 80044ae:	6011      	str	r1, [r2, #0]
  return result;
 80044b0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80044b4:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 80044b8:	6812      	ldr	r2, [r2, #0]
 80044ba:	fab2 f282 	clz	r2, r2
 80044be:	b2d2      	uxtb	r2, r2
 80044c0:	f042 0220 	orr.w	r2, r2, #32
 80044c4:	b2d2      	uxtb	r2, r2
 80044c6:	f002 021f 	and.w	r2, r2, #31
 80044ca:	2101      	movs	r1, #1
 80044cc:	fa01 f202 	lsl.w	r2, r1, r2
 80044d0:	4013      	ands	r3, r2
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d182      	bne.n	80043dc <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80044d6:	4b3c      	ldr	r3, [pc, #240]	@ (80045c8 <HAL_RCC_OscConfig+0xe38>)
 80044d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044da:	f023 020f 	bic.w	r2, r3, #15
 80044de:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80044e2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ea:	4937      	ldr	r1, [pc, #220]	@ (80045c8 <HAL_RCC_OscConfig+0xe38>)
 80044ec:	4313      	orrs	r3, r2
 80044ee:	62cb      	str	r3, [r1, #44]	@ 0x2c
 80044f0:	4b35      	ldr	r3, [pc, #212]	@ (80045c8 <HAL_RCC_OscConfig+0xe38>)
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 80044f8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80044fc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	6a19      	ldr	r1, [r3, #32]
 8004504:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004508:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	69db      	ldr	r3, [r3, #28]
 8004510:	430b      	orrs	r3, r1
 8004512:	492d      	ldr	r1, [pc, #180]	@ (80045c8 <HAL_RCC_OscConfig+0xe38>)
 8004514:	4313      	orrs	r3, r2
 8004516:	604b      	str	r3, [r1, #4]
 8004518:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800451c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004520:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004524:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004526:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800452a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	fa93 f2a3 	rbit	r2, r3
 8004534:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004538:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800453c:	601a      	str	r2, [r3, #0]
  return result;
 800453e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004542:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8004546:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004548:	fab3 f383 	clz	r3, r3
 800454c:	b2db      	uxtb	r3, r3
 800454e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004552:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004556:	009b      	lsls	r3, r3, #2
 8004558:	461a      	mov	r2, r3
 800455a:	2301      	movs	r3, #1
 800455c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800455e:	f7fd f8cb 	bl	80016f8 <HAL_GetTick>
 8004562:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004566:	e009      	b.n	800457c <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004568:	f7fd f8c6 	bl	80016f8 <HAL_GetTick>
 800456c:	4602      	mov	r2, r0
 800456e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004572:	1ad3      	subs	r3, r2, r3
 8004574:	2b02      	cmp	r3, #2
 8004576:	d901      	bls.n	800457c <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8004578:	2303      	movs	r3, #3
 800457a:	e156      	b.n	800482a <HAL_RCC_OscConfig+0x109a>
 800457c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004580:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004584:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004588:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800458a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800458e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	fa93 f2a3 	rbit	r2, r3
 8004598:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800459c:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80045a0:	601a      	str	r2, [r3, #0]
  return result;
 80045a2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80045a6:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80045aa:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80045ac:	fab3 f383 	clz	r3, r3
 80045b0:	b2db      	uxtb	r3, r3
 80045b2:	095b      	lsrs	r3, r3, #5
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	f043 0301 	orr.w	r3, r3, #1
 80045ba:	b2db      	uxtb	r3, r3
 80045bc:	2b01      	cmp	r3, #1
 80045be:	d105      	bne.n	80045cc <HAL_RCC_OscConfig+0xe3c>
 80045c0:	4b01      	ldr	r3, [pc, #4]	@ (80045c8 <HAL_RCC_OscConfig+0xe38>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	e02a      	b.n	800461c <HAL_RCC_OscConfig+0xe8c>
 80045c6:	bf00      	nop
 80045c8:	40021000 	.word	0x40021000
 80045cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80045d0:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80045d4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80045d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80045de:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	fa93 f2a3 	rbit	r2, r3
 80045e8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80045ec:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80045f0:	601a      	str	r2, [r3, #0]
 80045f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80045f6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80045fa:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80045fe:	601a      	str	r2, [r3, #0]
 8004600:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004604:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	fa93 f2a3 	rbit	r2, r3
 800460e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004612:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8004616:	601a      	str	r2, [r3, #0]
 8004618:	4b86      	ldr	r3, [pc, #536]	@ (8004834 <HAL_RCC_OscConfig+0x10a4>)
 800461a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800461c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004620:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8004624:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004628:	6011      	str	r1, [r2, #0]
 800462a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800462e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8004632:	6812      	ldr	r2, [r2, #0]
 8004634:	fa92 f1a2 	rbit	r1, r2
 8004638:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800463c:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8004640:	6011      	str	r1, [r2, #0]
  return result;
 8004642:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004646:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 800464a:	6812      	ldr	r2, [r2, #0]
 800464c:	fab2 f282 	clz	r2, r2
 8004650:	b2d2      	uxtb	r2, r2
 8004652:	f042 0220 	orr.w	r2, r2, #32
 8004656:	b2d2      	uxtb	r2, r2
 8004658:	f002 021f 	and.w	r2, r2, #31
 800465c:	2101      	movs	r1, #1
 800465e:	fa01 f202 	lsl.w	r2, r1, r2
 8004662:	4013      	ands	r3, r2
 8004664:	2b00      	cmp	r3, #0
 8004666:	f43f af7f 	beq.w	8004568 <HAL_RCC_OscConfig+0xdd8>
 800466a:	e0dd      	b.n	8004828 <HAL_RCC_OscConfig+0x1098>
 800466c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004670:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004674:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004678:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800467a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800467e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	fa93 f2a3 	rbit	r2, r3
 8004688:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800468c:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8004690:	601a      	str	r2, [r3, #0]
  return result;
 8004692:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004696:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800469a:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800469c:	fab3 f383 	clz	r3, r3
 80046a0:	b2db      	uxtb	r3, r3
 80046a2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80046a6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80046aa:	009b      	lsls	r3, r3, #2
 80046ac:	461a      	mov	r2, r3
 80046ae:	2300      	movs	r3, #0
 80046b0:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046b2:	f7fd f821 	bl	80016f8 <HAL_GetTick>
 80046b6:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046ba:	e009      	b.n	80046d0 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046bc:	f7fd f81c 	bl	80016f8 <HAL_GetTick>
 80046c0:	4602      	mov	r2, r0
 80046c2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80046c6:	1ad3      	subs	r3, r2, r3
 80046c8:	2b02      	cmp	r3, #2
 80046ca:	d901      	bls.n	80046d0 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 80046cc:	2303      	movs	r3, #3
 80046ce:	e0ac      	b.n	800482a <HAL_RCC_OscConfig+0x109a>
 80046d0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80046d4:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80046d8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80046dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046de:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80046e2:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	fa93 f2a3 	rbit	r2, r3
 80046ec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80046f0:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80046f4:	601a      	str	r2, [r3, #0]
  return result;
 80046f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80046fa:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80046fe:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004700:	fab3 f383 	clz	r3, r3
 8004704:	b2db      	uxtb	r3, r3
 8004706:	095b      	lsrs	r3, r3, #5
 8004708:	b2db      	uxtb	r3, r3
 800470a:	f043 0301 	orr.w	r3, r3, #1
 800470e:	b2db      	uxtb	r3, r3
 8004710:	2b01      	cmp	r3, #1
 8004712:	d102      	bne.n	800471a <HAL_RCC_OscConfig+0xf8a>
 8004714:	4b47      	ldr	r3, [pc, #284]	@ (8004834 <HAL_RCC_OscConfig+0x10a4>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	e027      	b.n	800476a <HAL_RCC_OscConfig+0xfda>
 800471a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800471e:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8004722:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004726:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004728:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800472c:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	fa93 f2a3 	rbit	r2, r3
 8004736:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800473a:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800473e:	601a      	str	r2, [r3, #0]
 8004740:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004744:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8004748:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800474c:	601a      	str	r2, [r3, #0]
 800474e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004752:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	fa93 f2a3 	rbit	r2, r3
 800475c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004760:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8004764:	601a      	str	r2, [r3, #0]
 8004766:	4b33      	ldr	r3, [pc, #204]	@ (8004834 <HAL_RCC_OscConfig+0x10a4>)
 8004768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800476a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800476e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004772:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004776:	6011      	str	r1, [r2, #0]
 8004778:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800477c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004780:	6812      	ldr	r2, [r2, #0]
 8004782:	fa92 f1a2 	rbit	r1, r2
 8004786:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800478a:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 800478e:	6011      	str	r1, [r2, #0]
  return result;
 8004790:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004794:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8004798:	6812      	ldr	r2, [r2, #0]
 800479a:	fab2 f282 	clz	r2, r2
 800479e:	b2d2      	uxtb	r2, r2
 80047a0:	f042 0220 	orr.w	r2, r2, #32
 80047a4:	b2d2      	uxtb	r2, r2
 80047a6:	f002 021f 	and.w	r2, r2, #31
 80047aa:	2101      	movs	r1, #1
 80047ac:	fa01 f202 	lsl.w	r2, r1, r2
 80047b0:	4013      	ands	r3, r2
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d182      	bne.n	80046bc <HAL_RCC_OscConfig+0xf2c>
 80047b6:	e037      	b.n	8004828 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80047b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80047bc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	699b      	ldr	r3, [r3, #24]
 80047c4:	2b01      	cmp	r3, #1
 80047c6:	d101      	bne.n	80047cc <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	e02e      	b.n	800482a <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80047cc:	4b19      	ldr	r3, [pc, #100]	@ (8004834 <HAL_RCC_OscConfig+0x10a4>)
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 80047d4:	4b17      	ldr	r3, [pc, #92]	@ (8004834 <HAL_RCC_OscConfig+0x10a4>)
 80047d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047d8:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80047dc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80047e0:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 80047e4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80047e8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	69db      	ldr	r3, [r3, #28]
 80047f0:	429a      	cmp	r2, r3
 80047f2:	d117      	bne.n	8004824 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80047f4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80047f8:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80047fc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004800:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004808:	429a      	cmp	r2, r3
 800480a:	d10b      	bne.n	8004824 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 800480c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004810:	f003 020f 	and.w	r2, r3, #15
 8004814:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004818:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8004820:	429a      	cmp	r2, r3
 8004822:	d001      	beq.n	8004828 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8004824:	2301      	movs	r3, #1
 8004826:	e000      	b.n	800482a <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 8004828:	2300      	movs	r3, #0
}
 800482a:	4618      	mov	r0, r3
 800482c:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8004830:	46bd      	mov	sp, r7
 8004832:	bd80      	pop	{r7, pc}
 8004834:	40021000 	.word	0x40021000

08004838 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b09e      	sub	sp, #120	@ 0x78
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
 8004840:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004842:	2300      	movs	r3, #0
 8004844:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d101      	bne.n	8004850 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800484c:	2301      	movs	r3, #1
 800484e:	e162      	b.n	8004b16 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004850:	4b90      	ldr	r3, [pc, #576]	@ (8004a94 <HAL_RCC_ClockConfig+0x25c>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f003 0307 	and.w	r3, r3, #7
 8004858:	683a      	ldr	r2, [r7, #0]
 800485a:	429a      	cmp	r2, r3
 800485c:	d910      	bls.n	8004880 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800485e:	4b8d      	ldr	r3, [pc, #564]	@ (8004a94 <HAL_RCC_ClockConfig+0x25c>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f023 0207 	bic.w	r2, r3, #7
 8004866:	498b      	ldr	r1, [pc, #556]	@ (8004a94 <HAL_RCC_ClockConfig+0x25c>)
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	4313      	orrs	r3, r2
 800486c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800486e:	4b89      	ldr	r3, [pc, #548]	@ (8004a94 <HAL_RCC_ClockConfig+0x25c>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f003 0307 	and.w	r3, r3, #7
 8004876:	683a      	ldr	r2, [r7, #0]
 8004878:	429a      	cmp	r2, r3
 800487a:	d001      	beq.n	8004880 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800487c:	2301      	movs	r3, #1
 800487e:	e14a      	b.n	8004b16 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f003 0302 	and.w	r3, r3, #2
 8004888:	2b00      	cmp	r3, #0
 800488a:	d008      	beq.n	800489e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800488c:	4b82      	ldr	r3, [pc, #520]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	689b      	ldr	r3, [r3, #8]
 8004898:	497f      	ldr	r1, [pc, #508]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 800489a:	4313      	orrs	r3, r2
 800489c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f003 0301 	and.w	r3, r3, #1
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	f000 80dc 	beq.w	8004a64 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	2b01      	cmp	r3, #1
 80048b2:	d13c      	bne.n	800492e <HAL_RCC_ClockConfig+0xf6>
 80048b4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80048b8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048ba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80048bc:	fa93 f3a3 	rbit	r3, r3
 80048c0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80048c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048c4:	fab3 f383 	clz	r3, r3
 80048c8:	b2db      	uxtb	r3, r3
 80048ca:	095b      	lsrs	r3, r3, #5
 80048cc:	b2db      	uxtb	r3, r3
 80048ce:	f043 0301 	orr.w	r3, r3, #1
 80048d2:	b2db      	uxtb	r3, r3
 80048d4:	2b01      	cmp	r3, #1
 80048d6:	d102      	bne.n	80048de <HAL_RCC_ClockConfig+0xa6>
 80048d8:	4b6f      	ldr	r3, [pc, #444]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	e00f      	b.n	80048fe <HAL_RCC_ClockConfig+0xc6>
 80048de:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80048e2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048e4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80048e6:	fa93 f3a3 	rbit	r3, r3
 80048ea:	667b      	str	r3, [r7, #100]	@ 0x64
 80048ec:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80048f0:	663b      	str	r3, [r7, #96]	@ 0x60
 80048f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80048f4:	fa93 f3a3 	rbit	r3, r3
 80048f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80048fa:	4b67      	ldr	r3, [pc, #412]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 80048fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048fe:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004902:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004904:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004906:	fa92 f2a2 	rbit	r2, r2
 800490a:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 800490c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800490e:	fab2 f282 	clz	r2, r2
 8004912:	b2d2      	uxtb	r2, r2
 8004914:	f042 0220 	orr.w	r2, r2, #32
 8004918:	b2d2      	uxtb	r2, r2
 800491a:	f002 021f 	and.w	r2, r2, #31
 800491e:	2101      	movs	r1, #1
 8004920:	fa01 f202 	lsl.w	r2, r1, r2
 8004924:	4013      	ands	r3, r2
 8004926:	2b00      	cmp	r3, #0
 8004928:	d17b      	bne.n	8004a22 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	e0f3      	b.n	8004b16 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	2b02      	cmp	r3, #2
 8004934:	d13c      	bne.n	80049b0 <HAL_RCC_ClockConfig+0x178>
 8004936:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800493a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800493c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800493e:	fa93 f3a3 	rbit	r3, r3
 8004942:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004944:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004946:	fab3 f383 	clz	r3, r3
 800494a:	b2db      	uxtb	r3, r3
 800494c:	095b      	lsrs	r3, r3, #5
 800494e:	b2db      	uxtb	r3, r3
 8004950:	f043 0301 	orr.w	r3, r3, #1
 8004954:	b2db      	uxtb	r3, r3
 8004956:	2b01      	cmp	r3, #1
 8004958:	d102      	bne.n	8004960 <HAL_RCC_ClockConfig+0x128>
 800495a:	4b4f      	ldr	r3, [pc, #316]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	e00f      	b.n	8004980 <HAL_RCC_ClockConfig+0x148>
 8004960:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004964:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004966:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004968:	fa93 f3a3 	rbit	r3, r3
 800496c:	647b      	str	r3, [r7, #68]	@ 0x44
 800496e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004972:	643b      	str	r3, [r7, #64]	@ 0x40
 8004974:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004976:	fa93 f3a3 	rbit	r3, r3
 800497a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800497c:	4b46      	ldr	r3, [pc, #280]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 800497e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004980:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004984:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004986:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004988:	fa92 f2a2 	rbit	r2, r2
 800498c:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 800498e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004990:	fab2 f282 	clz	r2, r2
 8004994:	b2d2      	uxtb	r2, r2
 8004996:	f042 0220 	orr.w	r2, r2, #32
 800499a:	b2d2      	uxtb	r2, r2
 800499c:	f002 021f 	and.w	r2, r2, #31
 80049a0:	2101      	movs	r1, #1
 80049a2:	fa01 f202 	lsl.w	r2, r1, r2
 80049a6:	4013      	ands	r3, r2
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d13a      	bne.n	8004a22 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	e0b2      	b.n	8004b16 <HAL_RCC_ClockConfig+0x2de>
 80049b0:	2302      	movs	r3, #2
 80049b2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049b6:	fa93 f3a3 	rbit	r3, r3
 80049ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80049bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049be:	fab3 f383 	clz	r3, r3
 80049c2:	b2db      	uxtb	r3, r3
 80049c4:	095b      	lsrs	r3, r3, #5
 80049c6:	b2db      	uxtb	r3, r3
 80049c8:	f043 0301 	orr.w	r3, r3, #1
 80049cc:	b2db      	uxtb	r3, r3
 80049ce:	2b01      	cmp	r3, #1
 80049d0:	d102      	bne.n	80049d8 <HAL_RCC_ClockConfig+0x1a0>
 80049d2:	4b31      	ldr	r3, [pc, #196]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	e00d      	b.n	80049f4 <HAL_RCC_ClockConfig+0x1bc>
 80049d8:	2302      	movs	r3, #2
 80049da:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049de:	fa93 f3a3 	rbit	r3, r3
 80049e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80049e4:	2302      	movs	r3, #2
 80049e6:	623b      	str	r3, [r7, #32]
 80049e8:	6a3b      	ldr	r3, [r7, #32]
 80049ea:	fa93 f3a3 	rbit	r3, r3
 80049ee:	61fb      	str	r3, [r7, #28]
 80049f0:	4b29      	ldr	r3, [pc, #164]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 80049f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049f4:	2202      	movs	r2, #2
 80049f6:	61ba      	str	r2, [r7, #24]
 80049f8:	69ba      	ldr	r2, [r7, #24]
 80049fa:	fa92 f2a2 	rbit	r2, r2
 80049fe:	617a      	str	r2, [r7, #20]
  return result;
 8004a00:	697a      	ldr	r2, [r7, #20]
 8004a02:	fab2 f282 	clz	r2, r2
 8004a06:	b2d2      	uxtb	r2, r2
 8004a08:	f042 0220 	orr.w	r2, r2, #32
 8004a0c:	b2d2      	uxtb	r2, r2
 8004a0e:	f002 021f 	and.w	r2, r2, #31
 8004a12:	2101      	movs	r1, #1
 8004a14:	fa01 f202 	lsl.w	r2, r1, r2
 8004a18:	4013      	ands	r3, r2
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d101      	bne.n	8004a22 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	e079      	b.n	8004b16 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a22:	4b1d      	ldr	r3, [pc, #116]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	f023 0203 	bic.w	r2, r3, #3
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	491a      	ldr	r1, [pc, #104]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 8004a30:	4313      	orrs	r3, r2
 8004a32:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a34:	f7fc fe60 	bl	80016f8 <HAL_GetTick>
 8004a38:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a3a:	e00a      	b.n	8004a52 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a3c:	f7fc fe5c 	bl	80016f8 <HAL_GetTick>
 8004a40:	4602      	mov	r2, r0
 8004a42:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a44:	1ad3      	subs	r3, r2, r3
 8004a46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d901      	bls.n	8004a52 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8004a4e:	2303      	movs	r3, #3
 8004a50:	e061      	b.n	8004b16 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a52:	4b11      	ldr	r3, [pc, #68]	@ (8004a98 <HAL_RCC_ClockConfig+0x260>)
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	f003 020c 	and.w	r2, r3, #12
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	009b      	lsls	r3, r3, #2
 8004a60:	429a      	cmp	r2, r3
 8004a62:	d1eb      	bne.n	8004a3c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004a64:	4b0b      	ldr	r3, [pc, #44]	@ (8004a94 <HAL_RCC_ClockConfig+0x25c>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f003 0307 	and.w	r3, r3, #7
 8004a6c:	683a      	ldr	r2, [r7, #0]
 8004a6e:	429a      	cmp	r2, r3
 8004a70:	d214      	bcs.n	8004a9c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a72:	4b08      	ldr	r3, [pc, #32]	@ (8004a94 <HAL_RCC_ClockConfig+0x25c>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f023 0207 	bic.w	r2, r3, #7
 8004a7a:	4906      	ldr	r1, [pc, #24]	@ (8004a94 <HAL_RCC_ClockConfig+0x25c>)
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a82:	4b04      	ldr	r3, [pc, #16]	@ (8004a94 <HAL_RCC_ClockConfig+0x25c>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 0307 	and.w	r3, r3, #7
 8004a8a:	683a      	ldr	r2, [r7, #0]
 8004a8c:	429a      	cmp	r2, r3
 8004a8e:	d005      	beq.n	8004a9c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004a90:	2301      	movs	r3, #1
 8004a92:	e040      	b.n	8004b16 <HAL_RCC_ClockConfig+0x2de>
 8004a94:	40022000 	.word	0x40022000
 8004a98:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f003 0304 	and.w	r3, r3, #4
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d008      	beq.n	8004aba <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004aa8:	4b1d      	ldr	r3, [pc, #116]	@ (8004b20 <HAL_RCC_ClockConfig+0x2e8>)
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	68db      	ldr	r3, [r3, #12]
 8004ab4:	491a      	ldr	r1, [pc, #104]	@ (8004b20 <HAL_RCC_ClockConfig+0x2e8>)
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f003 0308 	and.w	r3, r3, #8
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d009      	beq.n	8004ada <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ac6:	4b16      	ldr	r3, [pc, #88]	@ (8004b20 <HAL_RCC_ClockConfig+0x2e8>)
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	691b      	ldr	r3, [r3, #16]
 8004ad2:	00db      	lsls	r3, r3, #3
 8004ad4:	4912      	ldr	r1, [pc, #72]	@ (8004b20 <HAL_RCC_ClockConfig+0x2e8>)
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004ada:	f000 f829 	bl	8004b30 <HAL_RCC_GetSysClockFreq>
 8004ade:	4601      	mov	r1, r0
 8004ae0:	4b0f      	ldr	r3, [pc, #60]	@ (8004b20 <HAL_RCC_ClockConfig+0x2e8>)
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ae8:	22f0      	movs	r2, #240	@ 0xf0
 8004aea:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004aec:	693a      	ldr	r2, [r7, #16]
 8004aee:	fa92 f2a2 	rbit	r2, r2
 8004af2:	60fa      	str	r2, [r7, #12]
  return result;
 8004af4:	68fa      	ldr	r2, [r7, #12]
 8004af6:	fab2 f282 	clz	r2, r2
 8004afa:	b2d2      	uxtb	r2, r2
 8004afc:	40d3      	lsrs	r3, r2
 8004afe:	4a09      	ldr	r2, [pc, #36]	@ (8004b24 <HAL_RCC_ClockConfig+0x2ec>)
 8004b00:	5cd3      	ldrb	r3, [r2, r3]
 8004b02:	fa21 f303 	lsr.w	r3, r1, r3
 8004b06:	4a08      	ldr	r2, [pc, #32]	@ (8004b28 <HAL_RCC_ClockConfig+0x2f0>)
 8004b08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004b0a:	4b08      	ldr	r3, [pc, #32]	@ (8004b2c <HAL_RCC_ClockConfig+0x2f4>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f7fc fdae 	bl	8001670 <HAL_InitTick>
  
  return HAL_OK;
 8004b14:	2300      	movs	r3, #0
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	3778      	adds	r7, #120	@ 0x78
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	bf00      	nop
 8004b20:	40021000 	.word	0x40021000
 8004b24:	08009100 	.word	0x08009100
 8004b28:	20000000 	.word	0x20000000
 8004b2c:	20000004 	.word	0x20000004

08004b30 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b087      	sub	sp, #28
 8004b34:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004b36:	2300      	movs	r3, #0
 8004b38:	60fb      	str	r3, [r7, #12]
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	60bb      	str	r3, [r7, #8]
 8004b3e:	2300      	movs	r3, #0
 8004b40:	617b      	str	r3, [r7, #20]
 8004b42:	2300      	movs	r3, #0
 8004b44:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004b46:	2300      	movs	r3, #0
 8004b48:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8004b4a:	4b1f      	ldr	r3, [pc, #124]	@ (8004bc8 <HAL_RCC_GetSysClockFreq+0x98>)
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f003 030c 	and.w	r3, r3, #12
 8004b56:	2b04      	cmp	r3, #4
 8004b58:	d002      	beq.n	8004b60 <HAL_RCC_GetSysClockFreq+0x30>
 8004b5a:	2b08      	cmp	r3, #8
 8004b5c:	d003      	beq.n	8004b66 <HAL_RCC_GetSysClockFreq+0x36>
 8004b5e:	e029      	b.n	8004bb4 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004b60:	4b1a      	ldr	r3, [pc, #104]	@ (8004bcc <HAL_RCC_GetSysClockFreq+0x9c>)
 8004b62:	613b      	str	r3, [r7, #16]
      break;
 8004b64:	e029      	b.n	8004bba <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	0c9b      	lsrs	r3, r3, #18
 8004b6a:	f003 030f 	and.w	r3, r3, #15
 8004b6e:	4a18      	ldr	r2, [pc, #96]	@ (8004bd0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004b70:	5cd3      	ldrb	r3, [r2, r3]
 8004b72:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8004b74:	4b14      	ldr	r3, [pc, #80]	@ (8004bc8 <HAL_RCC_GetSysClockFreq+0x98>)
 8004b76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b78:	f003 030f 	and.w	r3, r3, #15
 8004b7c:	4a15      	ldr	r2, [pc, #84]	@ (8004bd4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004b7e:	5cd3      	ldrb	r3, [r2, r3]
 8004b80:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d008      	beq.n	8004b9e <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004b8c:	4a0f      	ldr	r2, [pc, #60]	@ (8004bcc <HAL_RCC_GetSysClockFreq+0x9c>)
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	fbb2 f2f3 	udiv	r2, r2, r3
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	fb02 f303 	mul.w	r3, r2, r3
 8004b9a:	617b      	str	r3, [r7, #20]
 8004b9c:	e007      	b.n	8004bae <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004b9e:	4a0b      	ldr	r2, [pc, #44]	@ (8004bcc <HAL_RCC_GetSysClockFreq+0x9c>)
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	fb02 f303 	mul.w	r3, r2, r3
 8004bac:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	613b      	str	r3, [r7, #16]
      break;
 8004bb2:	e002      	b.n	8004bba <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004bb4:	4b05      	ldr	r3, [pc, #20]	@ (8004bcc <HAL_RCC_GetSysClockFreq+0x9c>)
 8004bb6:	613b      	str	r3, [r7, #16]
      break;
 8004bb8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004bba:	693b      	ldr	r3, [r7, #16]
}
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	371c      	adds	r7, #28
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc6:	4770      	bx	lr
 8004bc8:	40021000 	.word	0x40021000
 8004bcc:	007a1200 	.word	0x007a1200
 8004bd0:	08009118 	.word	0x08009118
 8004bd4:	08009128 	.word	0x08009128

08004bd8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004bdc:	4b03      	ldr	r3, [pc, #12]	@ (8004bec <HAL_RCC_GetHCLKFreq+0x14>)
 8004bde:	681b      	ldr	r3, [r3, #0]
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	46bd      	mov	sp, r7
 8004be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be8:	4770      	bx	lr
 8004bea:	bf00      	nop
 8004bec:	20000000 	.word	0x20000000

08004bf0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b082      	sub	sp, #8
 8004bf4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004bf6:	f7ff ffef 	bl	8004bd8 <HAL_RCC_GetHCLKFreq>
 8004bfa:	4601      	mov	r1, r0
 8004bfc:	4b0b      	ldr	r3, [pc, #44]	@ (8004c2c <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004c04:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004c08:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c0a:	687a      	ldr	r2, [r7, #4]
 8004c0c:	fa92 f2a2 	rbit	r2, r2
 8004c10:	603a      	str	r2, [r7, #0]
  return result;
 8004c12:	683a      	ldr	r2, [r7, #0]
 8004c14:	fab2 f282 	clz	r2, r2
 8004c18:	b2d2      	uxtb	r2, r2
 8004c1a:	40d3      	lsrs	r3, r2
 8004c1c:	4a04      	ldr	r2, [pc, #16]	@ (8004c30 <HAL_RCC_GetPCLK1Freq+0x40>)
 8004c1e:	5cd3      	ldrb	r3, [r2, r3]
 8004c20:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004c24:	4618      	mov	r0, r3
 8004c26:	3708      	adds	r7, #8
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bd80      	pop	{r7, pc}
 8004c2c:	40021000 	.word	0x40021000
 8004c30:	08009110 	.word	0x08009110

08004c34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b082      	sub	sp, #8
 8004c38:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004c3a:	f7ff ffcd 	bl	8004bd8 <HAL_RCC_GetHCLKFreq>
 8004c3e:	4601      	mov	r1, r0
 8004c40:	4b0b      	ldr	r3, [pc, #44]	@ (8004c70 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8004c48:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8004c4c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c4e:	687a      	ldr	r2, [r7, #4]
 8004c50:	fa92 f2a2 	rbit	r2, r2
 8004c54:	603a      	str	r2, [r7, #0]
  return result;
 8004c56:	683a      	ldr	r2, [r7, #0]
 8004c58:	fab2 f282 	clz	r2, r2
 8004c5c:	b2d2      	uxtb	r2, r2
 8004c5e:	40d3      	lsrs	r3, r2
 8004c60:	4a04      	ldr	r2, [pc, #16]	@ (8004c74 <HAL_RCC_GetPCLK2Freq+0x40>)
 8004c62:	5cd3      	ldrb	r3, [r2, r3]
 8004c64:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004c68:	4618      	mov	r0, r3
 8004c6a:	3708      	adds	r7, #8
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}
 8004c70:	40021000 	.word	0x40021000
 8004c74:	08009110 	.word	0x08009110

08004c78 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b092      	sub	sp, #72	@ 0x48
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004c80:	2300      	movs	r3, #0
 8004c82:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8004c84:	2300      	movs	r3, #0
 8004c86:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004c88:	2300      	movs	r3, #0
 8004c8a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	f000 80d4 	beq.w	8004e44 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c9c:	4b4e      	ldr	r3, [pc, #312]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c9e:	69db      	ldr	r3, [r3, #28]
 8004ca0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d10e      	bne.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ca8:	4b4b      	ldr	r3, [pc, #300]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004caa:	69db      	ldr	r3, [r3, #28]
 8004cac:	4a4a      	ldr	r2, [pc, #296]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004cb2:	61d3      	str	r3, [r2, #28]
 8004cb4:	4b48      	ldr	r3, [pc, #288]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cb6:	69db      	ldr	r3, [r3, #28]
 8004cb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004cbc:	60bb      	str	r3, [r7, #8]
 8004cbe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cc6:	4b45      	ldr	r3, [pc, #276]	@ (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d118      	bne.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004cd2:	4b42      	ldr	r3, [pc, #264]	@ (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a41      	ldr	r2, [pc, #260]	@ (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004cd8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cdc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cde:	f7fc fd0b 	bl	80016f8 <HAL_GetTick>
 8004ce2:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ce4:	e008      	b.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ce6:	f7fc fd07 	bl	80016f8 <HAL_GetTick>
 8004cea:	4602      	mov	r2, r0
 8004cec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004cee:	1ad3      	subs	r3, r2, r3
 8004cf0:	2b64      	cmp	r3, #100	@ 0x64
 8004cf2:	d901      	bls.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004cf4:	2303      	movs	r3, #3
 8004cf6:	e1d6      	b.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cf8:	4b38      	ldr	r3, [pc, #224]	@ (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d0f0      	beq.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004d04:	4b34      	ldr	r3, [pc, #208]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d06:	6a1b      	ldr	r3, [r3, #32]
 8004d08:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004d0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	f000 8084 	beq.w	8004e1e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d1e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004d20:	429a      	cmp	r2, r3
 8004d22:	d07c      	beq.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004d24:	4b2c      	ldr	r3, [pc, #176]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d26:	6a1b      	ldr	r3, [r3, #32]
 8004d28:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d2e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004d32:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d36:	fa93 f3a3 	rbit	r3, r3
 8004d3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004d3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004d3e:	fab3 f383 	clz	r3, r3
 8004d42:	b2db      	uxtb	r3, r3
 8004d44:	461a      	mov	r2, r3
 8004d46:	4b26      	ldr	r3, [pc, #152]	@ (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004d48:	4413      	add	r3, r2
 8004d4a:	009b      	lsls	r3, r3, #2
 8004d4c:	461a      	mov	r2, r3
 8004d4e:	2301      	movs	r3, #1
 8004d50:	6013      	str	r3, [r2, #0]
 8004d52:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004d56:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d5a:	fa93 f3a3 	rbit	r3, r3
 8004d5e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004d60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004d62:	fab3 f383 	clz	r3, r3
 8004d66:	b2db      	uxtb	r3, r3
 8004d68:	461a      	mov	r2, r3
 8004d6a:	4b1d      	ldr	r3, [pc, #116]	@ (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004d6c:	4413      	add	r3, r2
 8004d6e:	009b      	lsls	r3, r3, #2
 8004d70:	461a      	mov	r2, r3
 8004d72:	2300      	movs	r3, #0
 8004d74:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004d76:	4a18      	ldr	r2, [pc, #96]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d7a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004d7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d7e:	f003 0301 	and.w	r3, r3, #1
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d04b      	beq.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d86:	f7fc fcb7 	bl	80016f8 <HAL_GetTick>
 8004d8a:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d8c:	e00a      	b.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d8e:	f7fc fcb3 	bl	80016f8 <HAL_GetTick>
 8004d92:	4602      	mov	r2, r0
 8004d94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d96:	1ad3      	subs	r3, r2, r3
 8004d98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d901      	bls.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004da0:	2303      	movs	r3, #3
 8004da2:	e180      	b.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8004da4:	2302      	movs	r3, #2
 8004da6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004daa:	fa93 f3a3 	rbit	r3, r3
 8004dae:	627b      	str	r3, [r7, #36]	@ 0x24
 8004db0:	2302      	movs	r3, #2
 8004db2:	623b      	str	r3, [r7, #32]
 8004db4:	6a3b      	ldr	r3, [r7, #32]
 8004db6:	fa93 f3a3 	rbit	r3, r3
 8004dba:	61fb      	str	r3, [r7, #28]
  return result;
 8004dbc:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dbe:	fab3 f383 	clz	r3, r3
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	095b      	lsrs	r3, r3, #5
 8004dc6:	b2db      	uxtb	r3, r3
 8004dc8:	f043 0302 	orr.w	r3, r3, #2
 8004dcc:	b2db      	uxtb	r3, r3
 8004dce:	2b02      	cmp	r3, #2
 8004dd0:	d108      	bne.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8004dd2:	4b01      	ldr	r3, [pc, #4]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dd4:	6a1b      	ldr	r3, [r3, #32]
 8004dd6:	e00d      	b.n	8004df4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8004dd8:	40021000 	.word	0x40021000
 8004ddc:	40007000 	.word	0x40007000
 8004de0:	10908100 	.word	0x10908100
 8004de4:	2302      	movs	r3, #2
 8004de6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004de8:	69bb      	ldr	r3, [r7, #24]
 8004dea:	fa93 f3a3 	rbit	r3, r3
 8004dee:	617b      	str	r3, [r7, #20]
 8004df0:	4b9a      	ldr	r3, [pc, #616]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004df2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004df4:	2202      	movs	r2, #2
 8004df6:	613a      	str	r2, [r7, #16]
 8004df8:	693a      	ldr	r2, [r7, #16]
 8004dfa:	fa92 f2a2 	rbit	r2, r2
 8004dfe:	60fa      	str	r2, [r7, #12]
  return result;
 8004e00:	68fa      	ldr	r2, [r7, #12]
 8004e02:	fab2 f282 	clz	r2, r2
 8004e06:	b2d2      	uxtb	r2, r2
 8004e08:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e0c:	b2d2      	uxtb	r2, r2
 8004e0e:	f002 021f 	and.w	r2, r2, #31
 8004e12:	2101      	movs	r1, #1
 8004e14:	fa01 f202 	lsl.w	r2, r1, r2
 8004e18:	4013      	ands	r3, r2
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d0b7      	beq.n	8004d8e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004e1e:	4b8f      	ldr	r3, [pc, #572]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004e20:	6a1b      	ldr	r3, [r3, #32]
 8004e22:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	498c      	ldr	r1, [pc, #560]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004e30:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004e34:	2b01      	cmp	r3, #1
 8004e36:	d105      	bne.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e38:	4b88      	ldr	r3, [pc, #544]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004e3a:	69db      	ldr	r3, [r3, #28]
 8004e3c:	4a87      	ldr	r2, [pc, #540]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004e3e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e42:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f003 0301 	and.w	r3, r3, #1
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d008      	beq.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004e50:	4b82      	ldr	r3, [pc, #520]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004e52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e54:	f023 0203 	bic.w	r2, r3, #3
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	689b      	ldr	r3, [r3, #8]
 8004e5c:	497f      	ldr	r1, [pc, #508]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f003 0302 	and.w	r3, r3, #2
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d008      	beq.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004e6e:	4b7b      	ldr	r3, [pc, #492]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e72:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	68db      	ldr	r3, [r3, #12]
 8004e7a:	4978      	ldr	r1, [pc, #480]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f003 0304 	and.w	r3, r3, #4
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d008      	beq.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004e8c:	4b73      	ldr	r3, [pc, #460]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004e8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e90:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	691b      	ldr	r3, [r3, #16]
 8004e98:	4970      	ldr	r1, [pc, #448]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004e9a:	4313      	orrs	r3, r2
 8004e9c:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f003 0320 	and.w	r3, r3, #32
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d008      	beq.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004eaa:	4b6c      	ldr	r3, [pc, #432]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eae:	f023 0210 	bic.w	r2, r3, #16
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	69db      	ldr	r3, [r3, #28]
 8004eb6:	4969      	ldr	r1, [pc, #420]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d008      	beq.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004ec8:	4b64      	ldr	r3, [pc, #400]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ed4:	4961      	ldr	r1, [pc, #388]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d008      	beq.n	8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004ee6:	4b5d      	ldr	r3, [pc, #372]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eea:	f023 0220 	bic.w	r2, r3, #32
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6a1b      	ldr	r3, [r3, #32]
 8004ef2:	495a      	ldr	r1, [pc, #360]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d008      	beq.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004f04:	4b55      	ldr	r3, [pc, #340]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004f06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f08:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f10:	4952      	ldr	r1, [pc, #328]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004f12:	4313      	orrs	r3, r2
 8004f14:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f003 0308 	and.w	r3, r3, #8
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d008      	beq.n	8004f34 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004f22:	4b4e      	ldr	r3, [pc, #312]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f26:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	695b      	ldr	r3, [r3, #20]
 8004f2e:	494b      	ldr	r1, [pc, #300]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004f30:	4313      	orrs	r3, r2
 8004f32:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f003 0310 	and.w	r3, r3, #16
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d008      	beq.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004f40:	4b46      	ldr	r3, [pc, #280]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004f42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f44:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	699b      	ldr	r3, [r3, #24]
 8004f4c:	4943      	ldr	r1, [pc, #268]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d008      	beq.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004f5e:	4b3f      	ldr	r3, [pc, #252]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f6a:	493c      	ldr	r1, [pc, #240]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d008      	beq.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004f7c:	4b37      	ldr	r3, [pc, #220]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f80:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f88:	4934      	ldr	r1, [pc, #208]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d008      	beq.n	8004fac <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8004f9a:	4b30      	ldr	r3, [pc, #192]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004f9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f9e:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fa6:	492d      	ldr	r1, [pc, #180]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d008      	beq.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004fb8:	4b28      	ldr	r3, [pc, #160]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004fba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fbc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fc4:	4925      	ldr	r1, [pc, #148]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004fc6:	4313      	orrs	r3, r2
 8004fc8:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d008      	beq.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8004fd6:	4b21      	ldr	r3, [pc, #132]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fda:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fe2:	491e      	ldr	r1, [pc, #120]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d008      	beq.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8004ff4:	4b19      	ldr	r3, [pc, #100]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004ff6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ff8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005000:	4916      	ldr	r1, [pc, #88]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005002:	4313      	orrs	r3, r2
 8005004:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800500e:	2b00      	cmp	r3, #0
 8005010:	d008      	beq.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8005012:	4b12      	ldr	r3, [pc, #72]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005016:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800501e:	490f      	ldr	r1, [pc, #60]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005020:	4313      	orrs	r3, r2
 8005022:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800502c:	2b00      	cmp	r3, #0
 800502e:	d008      	beq.n	8005042 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005030:	4b0a      	ldr	r3, [pc, #40]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005032:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005034:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800503c:	4907      	ldr	r1, [pc, #28]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800503e:	4313      	orrs	r3, r2
 8005040:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800504a:	2b00      	cmp	r3, #0
 800504c:	d00c      	beq.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800504e:	4b03      	ldr	r3, [pc, #12]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005052:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	e002      	b.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 800505a:	bf00      	nop
 800505c:	40021000 	.word	0x40021000
 8005060:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005062:	4913      	ldr	r1, [pc, #76]	@ (80050b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005064:	4313      	orrs	r3, r2
 8005066:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005070:	2b00      	cmp	r3, #0
 8005072:	d008      	beq.n	8005086 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8005074:	4b0e      	ldr	r3, [pc, #56]	@ (80050b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005076:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005078:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005080:	490b      	ldr	r1, [pc, #44]	@ (80050b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005082:	4313      	orrs	r3, r2
 8005084:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800508e:	2b00      	cmp	r3, #0
 8005090:	d008      	beq.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8005092:	4b07      	ldr	r3, [pc, #28]	@ (80050b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005096:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800509e:	4904      	ldr	r1, [pc, #16]	@ (80050b0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80050a0:	4313      	orrs	r3, r2
 80050a2:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80050a4:	2300      	movs	r3, #0
}
 80050a6:	4618      	mov	r0, r3
 80050a8:	3748      	adds	r7, #72	@ 0x48
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}
 80050ae:	bf00      	nop
 80050b0:	40021000 	.word	0x40021000

080050b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b082      	sub	sp, #8
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d101      	bne.n	80050c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80050c2:	2301      	movs	r3, #1
 80050c4:	e049      	b.n	800515a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050cc:	b2db      	uxtb	r3, r3
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d106      	bne.n	80050e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2200      	movs	r2, #0
 80050d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	f7fc f8fa 	bl	80012d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2202      	movs	r2, #2
 80050e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681a      	ldr	r2, [r3, #0]
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	3304      	adds	r3, #4
 80050f0:	4619      	mov	r1, r3
 80050f2:	4610      	mov	r0, r2
 80050f4:	f000 fa9c 	bl	8005630 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2201      	movs	r2, #1
 80050fc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2201      	movs	r2, #1
 8005104:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2201      	movs	r2, #1
 800510c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2201      	movs	r2, #1
 800511c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2201      	movs	r2, #1
 8005124:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2201      	movs	r2, #1
 800512c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2201      	movs	r2, #1
 8005134:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2201      	movs	r2, #1
 800513c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2201      	movs	r2, #1
 8005144:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2201      	movs	r2, #1
 800514c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2201      	movs	r2, #1
 8005154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005158:	2300      	movs	r3, #0
}
 800515a:	4618      	mov	r0, r3
 800515c:	3708      	adds	r7, #8
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}
	...

08005164 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005164:	b480      	push	{r7}
 8005166:	b085      	sub	sp, #20
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005172:	b2db      	uxtb	r3, r3
 8005174:	2b01      	cmp	r3, #1
 8005176:	d001      	beq.n	800517c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005178:	2301      	movs	r3, #1
 800517a:	e047      	b.n	800520c <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2202      	movs	r2, #2
 8005180:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a23      	ldr	r2, [pc, #140]	@ (8005218 <HAL_TIM_Base_Start+0xb4>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d01d      	beq.n	80051ca <HAL_TIM_Base_Start+0x66>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005196:	d018      	beq.n	80051ca <HAL_TIM_Base_Start+0x66>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a1f      	ldr	r2, [pc, #124]	@ (800521c <HAL_TIM_Base_Start+0xb8>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d013      	beq.n	80051ca <HAL_TIM_Base_Start+0x66>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a1e      	ldr	r2, [pc, #120]	@ (8005220 <HAL_TIM_Base_Start+0xbc>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d00e      	beq.n	80051ca <HAL_TIM_Base_Start+0x66>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a1c      	ldr	r2, [pc, #112]	@ (8005224 <HAL_TIM_Base_Start+0xc0>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d009      	beq.n	80051ca <HAL_TIM_Base_Start+0x66>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4a1b      	ldr	r2, [pc, #108]	@ (8005228 <HAL_TIM_Base_Start+0xc4>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d004      	beq.n	80051ca <HAL_TIM_Base_Start+0x66>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a19      	ldr	r2, [pc, #100]	@ (800522c <HAL_TIM_Base_Start+0xc8>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d115      	bne.n	80051f6 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	689a      	ldr	r2, [r3, #8]
 80051d0:	4b17      	ldr	r3, [pc, #92]	@ (8005230 <HAL_TIM_Base_Start+0xcc>)
 80051d2:	4013      	ands	r3, r2
 80051d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2b06      	cmp	r3, #6
 80051da:	d015      	beq.n	8005208 <HAL_TIM_Base_Start+0xa4>
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051e2:	d011      	beq.n	8005208 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	681a      	ldr	r2, [r3, #0]
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f042 0201 	orr.w	r2, r2, #1
 80051f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051f4:	e008      	b.n	8005208 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f042 0201 	orr.w	r2, r2, #1
 8005204:	601a      	str	r2, [r3, #0]
 8005206:	e000      	b.n	800520a <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005208:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800520a:	2300      	movs	r3, #0
}
 800520c:	4618      	mov	r0, r3
 800520e:	3714      	adds	r7, #20
 8005210:	46bd      	mov	sp, r7
 8005212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005216:	4770      	bx	lr
 8005218:	40012c00 	.word	0x40012c00
 800521c:	40000400 	.word	0x40000400
 8005220:	40000800 	.word	0x40000800
 8005224:	40013400 	.word	0x40013400
 8005228:	40014000 	.word	0x40014000
 800522c:	40015000 	.word	0x40015000
 8005230:	00010007 	.word	0x00010007

08005234 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b084      	sub	sp, #16
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	68db      	ldr	r3, [r3, #12]
 8005242:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	691b      	ldr	r3, [r3, #16]
 800524a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	f003 0302 	and.w	r3, r3, #2
 8005252:	2b00      	cmp	r3, #0
 8005254:	d020      	beq.n	8005298 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	f003 0302 	and.w	r3, r3, #2
 800525c:	2b00      	cmp	r3, #0
 800525e:	d01b      	beq.n	8005298 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f06f 0202 	mvn.w	r2, #2
 8005268:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2201      	movs	r2, #1
 800526e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	699b      	ldr	r3, [r3, #24]
 8005276:	f003 0303 	and.w	r3, r3, #3
 800527a:	2b00      	cmp	r3, #0
 800527c:	d003      	beq.n	8005286 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800527e:	6878      	ldr	r0, [r7, #4]
 8005280:	f000 f9b7 	bl	80055f2 <HAL_TIM_IC_CaptureCallback>
 8005284:	e005      	b.n	8005292 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	f000 f9a9 	bl	80055de <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800528c:	6878      	ldr	r0, [r7, #4]
 800528e:	f000 f9ba 	bl	8005606 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2200      	movs	r2, #0
 8005296:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005298:	68bb      	ldr	r3, [r7, #8]
 800529a:	f003 0304 	and.w	r3, r3, #4
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d020      	beq.n	80052e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	f003 0304 	and.w	r3, r3, #4
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d01b      	beq.n	80052e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f06f 0204 	mvn.w	r2, #4
 80052b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2202      	movs	r2, #2
 80052ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	699b      	ldr	r3, [r3, #24]
 80052c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d003      	beq.n	80052d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052ca:	6878      	ldr	r0, [r7, #4]
 80052cc:	f000 f991 	bl	80055f2 <HAL_TIM_IC_CaptureCallback>
 80052d0:	e005      	b.n	80052de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052d2:	6878      	ldr	r0, [r7, #4]
 80052d4:	f000 f983 	bl	80055de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052d8:	6878      	ldr	r0, [r7, #4]
 80052da:	f000 f994 	bl	8005606 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2200      	movs	r2, #0
 80052e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	f003 0308 	and.w	r3, r3, #8
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d020      	beq.n	8005330 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	f003 0308 	and.w	r3, r3, #8
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d01b      	beq.n	8005330 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f06f 0208 	mvn.w	r2, #8
 8005300:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2204      	movs	r2, #4
 8005306:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	69db      	ldr	r3, [r3, #28]
 800530e:	f003 0303 	and.w	r3, r3, #3
 8005312:	2b00      	cmp	r3, #0
 8005314:	d003      	beq.n	800531e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005316:	6878      	ldr	r0, [r7, #4]
 8005318:	f000 f96b 	bl	80055f2 <HAL_TIM_IC_CaptureCallback>
 800531c:	e005      	b.n	800532a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800531e:	6878      	ldr	r0, [r7, #4]
 8005320:	f000 f95d 	bl	80055de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005324:	6878      	ldr	r0, [r7, #4]
 8005326:	f000 f96e 	bl	8005606 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2200      	movs	r2, #0
 800532e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	f003 0310 	and.w	r3, r3, #16
 8005336:	2b00      	cmp	r3, #0
 8005338:	d020      	beq.n	800537c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	f003 0310 	and.w	r3, r3, #16
 8005340:	2b00      	cmp	r3, #0
 8005342:	d01b      	beq.n	800537c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f06f 0210 	mvn.w	r2, #16
 800534c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2208      	movs	r2, #8
 8005352:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	69db      	ldr	r3, [r3, #28]
 800535a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800535e:	2b00      	cmp	r3, #0
 8005360:	d003      	beq.n	800536a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005362:	6878      	ldr	r0, [r7, #4]
 8005364:	f000 f945 	bl	80055f2 <HAL_TIM_IC_CaptureCallback>
 8005368:	e005      	b.n	8005376 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800536a:	6878      	ldr	r0, [r7, #4]
 800536c:	f000 f937 	bl	80055de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005370:	6878      	ldr	r0, [r7, #4]
 8005372:	f000 f948 	bl	8005606 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2200      	movs	r2, #0
 800537a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800537c:	68bb      	ldr	r3, [r7, #8]
 800537e:	f003 0301 	and.w	r3, r3, #1
 8005382:	2b00      	cmp	r3, #0
 8005384:	d00c      	beq.n	80053a0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	f003 0301 	and.w	r3, r3, #1
 800538c:	2b00      	cmp	r3, #0
 800538e:	d007      	beq.n	80053a0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f06f 0201 	mvn.w	r2, #1
 8005398:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f000 f915 	bl	80055ca <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d00c      	beq.n	80053c4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d007      	beq.n	80053c4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80053bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f000 fb10 	bl	80059e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80053c4:	68bb      	ldr	r3, [r7, #8]
 80053c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d00c      	beq.n	80053e8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d007      	beq.n	80053e8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80053e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f000 fb08 	bl	80059f8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d00c      	beq.n	800540c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d007      	beq.n	800540c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005404:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005406:	6878      	ldr	r0, [r7, #4]
 8005408:	f000 f907 	bl	800561a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	f003 0320 	and.w	r3, r3, #32
 8005412:	2b00      	cmp	r3, #0
 8005414:	d00c      	beq.n	8005430 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	f003 0320 	and.w	r3, r3, #32
 800541c:	2b00      	cmp	r3, #0
 800541e:	d007      	beq.n	8005430 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f06f 0220 	mvn.w	r2, #32
 8005428:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	f000 fad0 	bl	80059d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005430:	bf00      	nop
 8005432:	3710      	adds	r7, #16
 8005434:	46bd      	mov	sp, r7
 8005436:	bd80      	pop	{r7, pc}

08005438 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b084      	sub	sp, #16
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
 8005440:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005442:	2300      	movs	r3, #0
 8005444:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800544c:	2b01      	cmp	r3, #1
 800544e:	d101      	bne.n	8005454 <HAL_TIM_ConfigClockSource+0x1c>
 8005450:	2302      	movs	r3, #2
 8005452:	e0b6      	b.n	80055c2 <HAL_TIM_ConfigClockSource+0x18a>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2201      	movs	r2, #1
 8005458:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2202      	movs	r2, #2
 8005460:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	689b      	ldr	r3, [r3, #8]
 800546a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800546c:	68bb      	ldr	r3, [r7, #8]
 800546e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005472:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005476:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800547e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	68ba      	ldr	r2, [r7, #8]
 8005486:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005490:	d03e      	beq.n	8005510 <HAL_TIM_ConfigClockSource+0xd8>
 8005492:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005496:	f200 8087 	bhi.w	80055a8 <HAL_TIM_ConfigClockSource+0x170>
 800549a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800549e:	f000 8086 	beq.w	80055ae <HAL_TIM_ConfigClockSource+0x176>
 80054a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054a6:	d87f      	bhi.n	80055a8 <HAL_TIM_ConfigClockSource+0x170>
 80054a8:	2b70      	cmp	r3, #112	@ 0x70
 80054aa:	d01a      	beq.n	80054e2 <HAL_TIM_ConfigClockSource+0xaa>
 80054ac:	2b70      	cmp	r3, #112	@ 0x70
 80054ae:	d87b      	bhi.n	80055a8 <HAL_TIM_ConfigClockSource+0x170>
 80054b0:	2b60      	cmp	r3, #96	@ 0x60
 80054b2:	d050      	beq.n	8005556 <HAL_TIM_ConfigClockSource+0x11e>
 80054b4:	2b60      	cmp	r3, #96	@ 0x60
 80054b6:	d877      	bhi.n	80055a8 <HAL_TIM_ConfigClockSource+0x170>
 80054b8:	2b50      	cmp	r3, #80	@ 0x50
 80054ba:	d03c      	beq.n	8005536 <HAL_TIM_ConfigClockSource+0xfe>
 80054bc:	2b50      	cmp	r3, #80	@ 0x50
 80054be:	d873      	bhi.n	80055a8 <HAL_TIM_ConfigClockSource+0x170>
 80054c0:	2b40      	cmp	r3, #64	@ 0x40
 80054c2:	d058      	beq.n	8005576 <HAL_TIM_ConfigClockSource+0x13e>
 80054c4:	2b40      	cmp	r3, #64	@ 0x40
 80054c6:	d86f      	bhi.n	80055a8 <HAL_TIM_ConfigClockSource+0x170>
 80054c8:	2b30      	cmp	r3, #48	@ 0x30
 80054ca:	d064      	beq.n	8005596 <HAL_TIM_ConfigClockSource+0x15e>
 80054cc:	2b30      	cmp	r3, #48	@ 0x30
 80054ce:	d86b      	bhi.n	80055a8 <HAL_TIM_ConfigClockSource+0x170>
 80054d0:	2b20      	cmp	r3, #32
 80054d2:	d060      	beq.n	8005596 <HAL_TIM_ConfigClockSource+0x15e>
 80054d4:	2b20      	cmp	r3, #32
 80054d6:	d867      	bhi.n	80055a8 <HAL_TIM_ConfigClockSource+0x170>
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d05c      	beq.n	8005596 <HAL_TIM_ConfigClockSource+0x15e>
 80054dc:	2b10      	cmp	r3, #16
 80054de:	d05a      	beq.n	8005596 <HAL_TIM_ConfigClockSource+0x15e>
 80054e0:	e062      	b.n	80055a8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80054f2:	f000 f9c1 	bl	8005878 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005504:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	68ba      	ldr	r2, [r7, #8]
 800550c:	609a      	str	r2, [r3, #8]
      break;
 800550e:	e04f      	b.n	80055b0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005520:	f000 f9aa 	bl	8005878 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	689a      	ldr	r2, [r3, #8]
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005532:	609a      	str	r2, [r3, #8]
      break;
 8005534:	e03c      	b.n	80055b0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005542:	461a      	mov	r2, r3
 8005544:	f000 f91e 	bl	8005784 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	2150      	movs	r1, #80	@ 0x50
 800554e:	4618      	mov	r0, r3
 8005550:	f000 f977 	bl	8005842 <TIM_ITRx_SetConfig>
      break;
 8005554:	e02c      	b.n	80055b0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005562:	461a      	mov	r2, r3
 8005564:	f000 f93d 	bl	80057e2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	2160      	movs	r1, #96	@ 0x60
 800556e:	4618      	mov	r0, r3
 8005570:	f000 f967 	bl	8005842 <TIM_ITRx_SetConfig>
      break;
 8005574:	e01c      	b.n	80055b0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005582:	461a      	mov	r2, r3
 8005584:	f000 f8fe 	bl	8005784 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	2140      	movs	r1, #64	@ 0x40
 800558e:	4618      	mov	r0, r3
 8005590:	f000 f957 	bl	8005842 <TIM_ITRx_SetConfig>
      break;
 8005594:	e00c      	b.n	80055b0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681a      	ldr	r2, [r3, #0]
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4619      	mov	r1, r3
 80055a0:	4610      	mov	r0, r2
 80055a2:	f000 f94e 	bl	8005842 <TIM_ITRx_SetConfig>
      break;
 80055a6:	e003      	b.n	80055b0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80055a8:	2301      	movs	r3, #1
 80055aa:	73fb      	strb	r3, [r7, #15]
      break;
 80055ac:	e000      	b.n	80055b0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80055ae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2201      	movs	r2, #1
 80055b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2200      	movs	r2, #0
 80055bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80055c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3710      	adds	r7, #16
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}

080055ca <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055ca:	b480      	push	{r7}
 80055cc:	b083      	sub	sp, #12
 80055ce:	af00      	add	r7, sp, #0
 80055d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80055d2:	bf00      	nop
 80055d4:	370c      	adds	r7, #12
 80055d6:	46bd      	mov	sp, r7
 80055d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055dc:	4770      	bx	lr

080055de <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055de:	b480      	push	{r7}
 80055e0:	b083      	sub	sp, #12
 80055e2:	af00      	add	r7, sp, #0
 80055e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80055e6:	bf00      	nop
 80055e8:	370c      	adds	r7, #12
 80055ea:	46bd      	mov	sp, r7
 80055ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f0:	4770      	bx	lr

080055f2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80055f2:	b480      	push	{r7}
 80055f4:	b083      	sub	sp, #12
 80055f6:	af00      	add	r7, sp, #0
 80055f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80055fa:	bf00      	nop
 80055fc:	370c      	adds	r7, #12
 80055fe:	46bd      	mov	sp, r7
 8005600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005604:	4770      	bx	lr

08005606 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005606:	b480      	push	{r7}
 8005608:	b083      	sub	sp, #12
 800560a:	af00      	add	r7, sp, #0
 800560c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800560e:	bf00      	nop
 8005610:	370c      	adds	r7, #12
 8005612:	46bd      	mov	sp, r7
 8005614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005618:	4770      	bx	lr

0800561a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800561a:	b480      	push	{r7}
 800561c:	b083      	sub	sp, #12
 800561e:	af00      	add	r7, sp, #0
 8005620:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005622:	bf00      	nop
 8005624:	370c      	adds	r7, #12
 8005626:	46bd      	mov	sp, r7
 8005628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562c:	4770      	bx	lr
	...

08005630 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005630:	b480      	push	{r7}
 8005632:	b085      	sub	sp, #20
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
 8005638:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	4a48      	ldr	r2, [pc, #288]	@ (8005764 <TIM_Base_SetConfig+0x134>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d013      	beq.n	8005670 <TIM_Base_SetConfig+0x40>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800564e:	d00f      	beq.n	8005670 <TIM_Base_SetConfig+0x40>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	4a45      	ldr	r2, [pc, #276]	@ (8005768 <TIM_Base_SetConfig+0x138>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d00b      	beq.n	8005670 <TIM_Base_SetConfig+0x40>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	4a44      	ldr	r2, [pc, #272]	@ (800576c <TIM_Base_SetConfig+0x13c>)
 800565c:	4293      	cmp	r3, r2
 800565e:	d007      	beq.n	8005670 <TIM_Base_SetConfig+0x40>
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	4a43      	ldr	r2, [pc, #268]	@ (8005770 <TIM_Base_SetConfig+0x140>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d003      	beq.n	8005670 <TIM_Base_SetConfig+0x40>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	4a42      	ldr	r2, [pc, #264]	@ (8005774 <TIM_Base_SetConfig+0x144>)
 800566c:	4293      	cmp	r3, r2
 800566e:	d108      	bne.n	8005682 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005676:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	68fa      	ldr	r2, [r7, #12]
 800567e:	4313      	orrs	r3, r2
 8005680:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	4a37      	ldr	r2, [pc, #220]	@ (8005764 <TIM_Base_SetConfig+0x134>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d01f      	beq.n	80056ca <TIM_Base_SetConfig+0x9a>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005690:	d01b      	beq.n	80056ca <TIM_Base_SetConfig+0x9a>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	4a34      	ldr	r2, [pc, #208]	@ (8005768 <TIM_Base_SetConfig+0x138>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d017      	beq.n	80056ca <TIM_Base_SetConfig+0x9a>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	4a33      	ldr	r2, [pc, #204]	@ (800576c <TIM_Base_SetConfig+0x13c>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d013      	beq.n	80056ca <TIM_Base_SetConfig+0x9a>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	4a32      	ldr	r2, [pc, #200]	@ (8005770 <TIM_Base_SetConfig+0x140>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d00f      	beq.n	80056ca <TIM_Base_SetConfig+0x9a>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	4a32      	ldr	r2, [pc, #200]	@ (8005778 <TIM_Base_SetConfig+0x148>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d00b      	beq.n	80056ca <TIM_Base_SetConfig+0x9a>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	4a31      	ldr	r2, [pc, #196]	@ (800577c <TIM_Base_SetConfig+0x14c>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d007      	beq.n	80056ca <TIM_Base_SetConfig+0x9a>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	4a30      	ldr	r2, [pc, #192]	@ (8005780 <TIM_Base_SetConfig+0x150>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d003      	beq.n	80056ca <TIM_Base_SetConfig+0x9a>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	4a2b      	ldr	r2, [pc, #172]	@ (8005774 <TIM_Base_SetConfig+0x144>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d108      	bne.n	80056dc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	68db      	ldr	r3, [r3, #12]
 80056d6:	68fa      	ldr	r2, [r7, #12]
 80056d8:	4313      	orrs	r3, r2
 80056da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	695b      	ldr	r3, [r3, #20]
 80056e6:	4313      	orrs	r3, r2
 80056e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	68fa      	ldr	r2, [r7, #12]
 80056ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	689a      	ldr	r2, [r3, #8]
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	681a      	ldr	r2, [r3, #0]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	4a18      	ldr	r2, [pc, #96]	@ (8005764 <TIM_Base_SetConfig+0x134>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d013      	beq.n	8005730 <TIM_Base_SetConfig+0x100>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	4a19      	ldr	r2, [pc, #100]	@ (8005770 <TIM_Base_SetConfig+0x140>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d00f      	beq.n	8005730 <TIM_Base_SetConfig+0x100>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	4a19      	ldr	r2, [pc, #100]	@ (8005778 <TIM_Base_SetConfig+0x148>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d00b      	beq.n	8005730 <TIM_Base_SetConfig+0x100>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	4a18      	ldr	r2, [pc, #96]	@ (800577c <TIM_Base_SetConfig+0x14c>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d007      	beq.n	8005730 <TIM_Base_SetConfig+0x100>
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	4a17      	ldr	r2, [pc, #92]	@ (8005780 <TIM_Base_SetConfig+0x150>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d003      	beq.n	8005730 <TIM_Base_SetConfig+0x100>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	4a12      	ldr	r2, [pc, #72]	@ (8005774 <TIM_Base_SetConfig+0x144>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d103      	bne.n	8005738 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	691a      	ldr	r2, [r3, #16]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2201      	movs	r2, #1
 800573c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	691b      	ldr	r3, [r3, #16]
 8005742:	f003 0301 	and.w	r3, r3, #1
 8005746:	2b01      	cmp	r3, #1
 8005748:	d105      	bne.n	8005756 <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	691b      	ldr	r3, [r3, #16]
 800574e:	f023 0201 	bic.w	r2, r3, #1
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	611a      	str	r2, [r3, #16]
  }
}
 8005756:	bf00      	nop
 8005758:	3714      	adds	r7, #20
 800575a:	46bd      	mov	sp, r7
 800575c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005760:	4770      	bx	lr
 8005762:	bf00      	nop
 8005764:	40012c00 	.word	0x40012c00
 8005768:	40000400 	.word	0x40000400
 800576c:	40000800 	.word	0x40000800
 8005770:	40013400 	.word	0x40013400
 8005774:	40015000 	.word	0x40015000
 8005778:	40014000 	.word	0x40014000
 800577c:	40014400 	.word	0x40014400
 8005780:	40014800 	.word	0x40014800

08005784 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005784:	b480      	push	{r7}
 8005786:	b087      	sub	sp, #28
 8005788:	af00      	add	r7, sp, #0
 800578a:	60f8      	str	r0, [r7, #12]
 800578c:	60b9      	str	r1, [r7, #8]
 800578e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	6a1b      	ldr	r3, [r3, #32]
 8005794:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	6a1b      	ldr	r3, [r3, #32]
 800579a:	f023 0201 	bic.w	r2, r3, #1
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	699b      	ldr	r3, [r3, #24]
 80057a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80057a8:	693b      	ldr	r3, [r7, #16]
 80057aa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80057ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	011b      	lsls	r3, r3, #4
 80057b4:	693a      	ldr	r2, [r7, #16]
 80057b6:	4313      	orrs	r3, r2
 80057b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80057ba:	697b      	ldr	r3, [r7, #20]
 80057bc:	f023 030a 	bic.w	r3, r3, #10
 80057c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80057c2:	697a      	ldr	r2, [r7, #20]
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	4313      	orrs	r3, r2
 80057c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	693a      	ldr	r2, [r7, #16]
 80057ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	697a      	ldr	r2, [r7, #20]
 80057d4:	621a      	str	r2, [r3, #32]
}
 80057d6:	bf00      	nop
 80057d8:	371c      	adds	r7, #28
 80057da:	46bd      	mov	sp, r7
 80057dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e0:	4770      	bx	lr

080057e2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057e2:	b480      	push	{r7}
 80057e4:	b087      	sub	sp, #28
 80057e6:	af00      	add	r7, sp, #0
 80057e8:	60f8      	str	r0, [r7, #12]
 80057ea:	60b9      	str	r1, [r7, #8]
 80057ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	6a1b      	ldr	r3, [r3, #32]
 80057f2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	6a1b      	ldr	r3, [r3, #32]
 80057f8:	f023 0210 	bic.w	r2, r3, #16
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	699b      	ldr	r3, [r3, #24]
 8005804:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005806:	693b      	ldr	r3, [r7, #16]
 8005808:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800580c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	031b      	lsls	r3, r3, #12
 8005812:	693a      	ldr	r2, [r7, #16]
 8005814:	4313      	orrs	r3, r2
 8005816:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800581e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	011b      	lsls	r3, r3, #4
 8005824:	697a      	ldr	r2, [r7, #20]
 8005826:	4313      	orrs	r3, r2
 8005828:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	693a      	ldr	r2, [r7, #16]
 800582e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	697a      	ldr	r2, [r7, #20]
 8005834:	621a      	str	r2, [r3, #32]
}
 8005836:	bf00      	nop
 8005838:	371c      	adds	r7, #28
 800583a:	46bd      	mov	sp, r7
 800583c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005840:	4770      	bx	lr

08005842 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005842:	b480      	push	{r7}
 8005844:	b085      	sub	sp, #20
 8005846:	af00      	add	r7, sp, #0
 8005848:	6078      	str	r0, [r7, #4]
 800584a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	689b      	ldr	r3, [r3, #8]
 8005850:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005858:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800585a:	683a      	ldr	r2, [r7, #0]
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	4313      	orrs	r3, r2
 8005860:	f043 0307 	orr.w	r3, r3, #7
 8005864:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	68fa      	ldr	r2, [r7, #12]
 800586a:	609a      	str	r2, [r3, #8]
}
 800586c:	bf00      	nop
 800586e:	3714      	adds	r7, #20
 8005870:	46bd      	mov	sp, r7
 8005872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005876:	4770      	bx	lr

08005878 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005878:	b480      	push	{r7}
 800587a:	b087      	sub	sp, #28
 800587c:	af00      	add	r7, sp, #0
 800587e:	60f8      	str	r0, [r7, #12]
 8005880:	60b9      	str	r1, [r7, #8]
 8005882:	607a      	str	r2, [r7, #4]
 8005884:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	689b      	ldr	r3, [r3, #8]
 800588a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800588c:	697b      	ldr	r3, [r7, #20]
 800588e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005892:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	021a      	lsls	r2, r3, #8
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	431a      	orrs	r2, r3
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	4313      	orrs	r3, r2
 80058a0:	697a      	ldr	r2, [r7, #20]
 80058a2:	4313      	orrs	r3, r2
 80058a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	697a      	ldr	r2, [r7, #20]
 80058aa:	609a      	str	r2, [r3, #8]
}
 80058ac:	bf00      	nop
 80058ae:	371c      	adds	r7, #28
 80058b0:	46bd      	mov	sp, r7
 80058b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b6:	4770      	bx	lr

080058b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80058b8:	b480      	push	{r7}
 80058ba:	b085      	sub	sp, #20
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
 80058c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	d101      	bne.n	80058d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80058cc:	2302      	movs	r3, #2
 80058ce:	e06d      	b.n	80059ac <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2201      	movs	r2, #1
 80058d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2202      	movs	r2, #2
 80058dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	689b      	ldr	r3, [r3, #8]
 80058ee:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4a30      	ldr	r2, [pc, #192]	@ (80059b8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d009      	beq.n	800590e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4a2f      	ldr	r2, [pc, #188]	@ (80059bc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005900:	4293      	cmp	r3, r2
 8005902:	d004      	beq.n	800590e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4a2d      	ldr	r2, [pc, #180]	@ (80059c0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d108      	bne.n	8005920 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005914:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	68fa      	ldr	r2, [r7, #12]
 800591c:	4313      	orrs	r3, r2
 800591e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005926:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	68fa      	ldr	r2, [r7, #12]
 800592e:	4313      	orrs	r3, r2
 8005930:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	68fa      	ldr	r2, [r7, #12]
 8005938:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a1e      	ldr	r2, [pc, #120]	@ (80059b8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d01d      	beq.n	8005980 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800594c:	d018      	beq.n	8005980 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	4a1c      	ldr	r2, [pc, #112]	@ (80059c4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d013      	beq.n	8005980 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a1a      	ldr	r2, [pc, #104]	@ (80059c8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d00e      	beq.n	8005980 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	4a15      	ldr	r2, [pc, #84]	@ (80059bc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005968:	4293      	cmp	r3, r2
 800596a:	d009      	beq.n	8005980 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4a16      	ldr	r2, [pc, #88]	@ (80059cc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005972:	4293      	cmp	r3, r2
 8005974:	d004      	beq.n	8005980 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	4a11      	ldr	r2, [pc, #68]	@ (80059c0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800597c:	4293      	cmp	r3, r2
 800597e:	d10c      	bne.n	800599a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005986:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	68ba      	ldr	r2, [r7, #8]
 800598e:	4313      	orrs	r3, r2
 8005990:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	68ba      	ldr	r2, [r7, #8]
 8005998:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2201      	movs	r2, #1
 800599e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2200      	movs	r2, #0
 80059a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80059aa:	2300      	movs	r3, #0
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	3714      	adds	r7, #20
 80059b0:	46bd      	mov	sp, r7
 80059b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b6:	4770      	bx	lr
 80059b8:	40012c00 	.word	0x40012c00
 80059bc:	40013400 	.word	0x40013400
 80059c0:	40015000 	.word	0x40015000
 80059c4:	40000400 	.word	0x40000400
 80059c8:	40000800 	.word	0x40000800
 80059cc:	40014000 	.word	0x40014000

080059d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80059d0:	b480      	push	{r7}
 80059d2:	b083      	sub	sp, #12
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80059d8:	bf00      	nop
 80059da:	370c      	adds	r7, #12
 80059dc:	46bd      	mov	sp, r7
 80059de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e2:	4770      	bx	lr

080059e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80059e4:	b480      	push	{r7}
 80059e6:	b083      	sub	sp, #12
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80059ec:	bf00      	nop
 80059ee:	370c      	adds	r7, #12
 80059f0:	46bd      	mov	sp, r7
 80059f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f6:	4770      	bx	lr

080059f8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b083      	sub	sp, #12
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005a00:	bf00      	nop
 8005a02:	370c      	adds	r7, #12
 8005a04:	46bd      	mov	sp, r7
 8005a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0a:	4770      	bx	lr

08005a0c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b082      	sub	sp, #8
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d101      	bne.n	8005a1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	e040      	b.n	8005aa0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d106      	bne.n	8005a34 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f7fb fc76 	bl	8001320 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2224      	movs	r2, #36	@ 0x24
 8005a38:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	681a      	ldr	r2, [r3, #0]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f022 0201 	bic.w	r2, r2, #1
 8005a48:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d002      	beq.n	8005a58 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005a52:	6878      	ldr	r0, [r7, #4]
 8005a54:	f000 fa86 	bl	8005f64 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005a58:	6878      	ldr	r0, [r7, #4]
 8005a5a:	f000 f8af 	bl	8005bbc <UART_SetConfig>
 8005a5e:	4603      	mov	r3, r0
 8005a60:	2b01      	cmp	r3, #1
 8005a62:	d101      	bne.n	8005a68 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005a64:	2301      	movs	r3, #1
 8005a66:	e01b      	b.n	8005aa0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	685a      	ldr	r2, [r3, #4]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005a76:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	689a      	ldr	r2, [r3, #8]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005a86:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f042 0201 	orr.w	r2, r2, #1
 8005a96:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005a98:	6878      	ldr	r0, [r7, #4]
 8005a9a:	f000 fb05 	bl	80060a8 <UART_CheckIdleState>
 8005a9e:	4603      	mov	r3, r0
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	3708      	adds	r7, #8
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}

08005aa8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b08a      	sub	sp, #40	@ 0x28
 8005aac:	af02      	add	r7, sp, #8
 8005aae:	60f8      	str	r0, [r7, #12]
 8005ab0:	60b9      	str	r1, [r7, #8]
 8005ab2:	603b      	str	r3, [r7, #0]
 8005ab4:	4613      	mov	r3, r2
 8005ab6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005abc:	2b20      	cmp	r3, #32
 8005abe:	d177      	bne.n	8005bb0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ac0:	68bb      	ldr	r3, [r7, #8]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d002      	beq.n	8005acc <HAL_UART_Transmit+0x24>
 8005ac6:	88fb      	ldrh	r3, [r7, #6]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d101      	bne.n	8005ad0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005acc:	2301      	movs	r3, #1
 8005ace:	e070      	b.n	8005bb2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	2221      	movs	r2, #33	@ 0x21
 8005adc:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005ade:	f7fb fe0b 	bl	80016f8 <HAL_GetTick>
 8005ae2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	88fa      	ldrh	r2, [r7, #6]
 8005ae8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	88fa      	ldrh	r2, [r7, #6]
 8005af0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	689b      	ldr	r3, [r3, #8]
 8005af8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005afc:	d108      	bne.n	8005b10 <HAL_UART_Transmit+0x68>
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	691b      	ldr	r3, [r3, #16]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d104      	bne.n	8005b10 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005b06:	2300      	movs	r3, #0
 8005b08:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	61bb      	str	r3, [r7, #24]
 8005b0e:	e003      	b.n	8005b18 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005b14:	2300      	movs	r3, #0
 8005b16:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005b18:	e02f      	b.n	8005b7a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	9300      	str	r3, [sp, #0]
 8005b1e:	697b      	ldr	r3, [r7, #20]
 8005b20:	2200      	movs	r2, #0
 8005b22:	2180      	movs	r1, #128	@ 0x80
 8005b24:	68f8      	ldr	r0, [r7, #12]
 8005b26:	f000 fb67 	bl	80061f8 <UART_WaitOnFlagUntilTimeout>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d004      	beq.n	8005b3a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	2220      	movs	r2, #32
 8005b34:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005b36:	2303      	movs	r3, #3
 8005b38:	e03b      	b.n	8005bb2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005b3a:	69fb      	ldr	r3, [r7, #28]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d10b      	bne.n	8005b58 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005b40:	69bb      	ldr	r3, [r7, #24]
 8005b42:	881a      	ldrh	r2, [r3, #0]
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b4c:	b292      	uxth	r2, r2
 8005b4e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005b50:	69bb      	ldr	r3, [r7, #24]
 8005b52:	3302      	adds	r3, #2
 8005b54:	61bb      	str	r3, [r7, #24]
 8005b56:	e007      	b.n	8005b68 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005b58:	69fb      	ldr	r3, [r7, #28]
 8005b5a:	781a      	ldrb	r2, [r3, #0]
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005b62:	69fb      	ldr	r3, [r7, #28]
 8005b64:	3301      	adds	r3, #1
 8005b66:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005b6e:	b29b      	uxth	r3, r3
 8005b70:	3b01      	subs	r3, #1
 8005b72:	b29a      	uxth	r2, r3
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005b80:	b29b      	uxth	r3, r3
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d1c9      	bne.n	8005b1a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	9300      	str	r3, [sp, #0]
 8005b8a:	697b      	ldr	r3, [r7, #20]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	2140      	movs	r1, #64	@ 0x40
 8005b90:	68f8      	ldr	r0, [r7, #12]
 8005b92:	f000 fb31 	bl	80061f8 <UART_WaitOnFlagUntilTimeout>
 8005b96:	4603      	mov	r3, r0
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d004      	beq.n	8005ba6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2220      	movs	r2, #32
 8005ba0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005ba2:	2303      	movs	r3, #3
 8005ba4:	e005      	b.n	8005bb2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	2220      	movs	r2, #32
 8005baa:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005bac:	2300      	movs	r3, #0
 8005bae:	e000      	b.n	8005bb2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005bb0:	2302      	movs	r3, #2
  }
}
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	3720      	adds	r7, #32
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd80      	pop	{r7, pc}
	...

08005bbc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b088      	sub	sp, #32
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	689a      	ldr	r2, [r3, #8]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	691b      	ldr	r3, [r3, #16]
 8005bd0:	431a      	orrs	r2, r3
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	695b      	ldr	r3, [r3, #20]
 8005bd6:	431a      	orrs	r2, r3
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	69db      	ldr	r3, [r3, #28]
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	681a      	ldr	r2, [r3, #0]
 8005be6:	4b92      	ldr	r3, [pc, #584]	@ (8005e30 <UART_SetConfig+0x274>)
 8005be8:	4013      	ands	r3, r2
 8005bea:	687a      	ldr	r2, [r7, #4]
 8005bec:	6812      	ldr	r2, [r2, #0]
 8005bee:	6979      	ldr	r1, [r7, #20]
 8005bf0:	430b      	orrs	r3, r1
 8005bf2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	685b      	ldr	r3, [r3, #4]
 8005bfa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	68da      	ldr	r2, [r3, #12]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	430a      	orrs	r2, r1
 8005c08:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	699b      	ldr	r3, [r3, #24]
 8005c0e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6a1b      	ldr	r3, [r3, #32]
 8005c14:	697a      	ldr	r2, [r7, #20]
 8005c16:	4313      	orrs	r3, r2
 8005c18:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	689b      	ldr	r3, [r3, #8]
 8005c20:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	697a      	ldr	r2, [r7, #20]
 8005c2a:	430a      	orrs	r2, r1
 8005c2c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4a80      	ldr	r2, [pc, #512]	@ (8005e34 <UART_SetConfig+0x278>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d120      	bne.n	8005c7a <UART_SetConfig+0xbe>
 8005c38:	4b7f      	ldr	r3, [pc, #508]	@ (8005e38 <UART_SetConfig+0x27c>)
 8005c3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c3c:	f003 0303 	and.w	r3, r3, #3
 8005c40:	2b03      	cmp	r3, #3
 8005c42:	d817      	bhi.n	8005c74 <UART_SetConfig+0xb8>
 8005c44:	a201      	add	r2, pc, #4	@ (adr r2, 8005c4c <UART_SetConfig+0x90>)
 8005c46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c4a:	bf00      	nop
 8005c4c:	08005c5d 	.word	0x08005c5d
 8005c50:	08005c69 	.word	0x08005c69
 8005c54:	08005c6f 	.word	0x08005c6f
 8005c58:	08005c63 	.word	0x08005c63
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	77fb      	strb	r3, [r7, #31]
 8005c60:	e0b5      	b.n	8005dce <UART_SetConfig+0x212>
 8005c62:	2302      	movs	r3, #2
 8005c64:	77fb      	strb	r3, [r7, #31]
 8005c66:	e0b2      	b.n	8005dce <UART_SetConfig+0x212>
 8005c68:	2304      	movs	r3, #4
 8005c6a:	77fb      	strb	r3, [r7, #31]
 8005c6c:	e0af      	b.n	8005dce <UART_SetConfig+0x212>
 8005c6e:	2308      	movs	r3, #8
 8005c70:	77fb      	strb	r3, [r7, #31]
 8005c72:	e0ac      	b.n	8005dce <UART_SetConfig+0x212>
 8005c74:	2310      	movs	r3, #16
 8005c76:	77fb      	strb	r3, [r7, #31]
 8005c78:	e0a9      	b.n	8005dce <UART_SetConfig+0x212>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a6f      	ldr	r2, [pc, #444]	@ (8005e3c <UART_SetConfig+0x280>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d124      	bne.n	8005cce <UART_SetConfig+0x112>
 8005c84:	4b6c      	ldr	r3, [pc, #432]	@ (8005e38 <UART_SetConfig+0x27c>)
 8005c86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c88:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005c8c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005c90:	d011      	beq.n	8005cb6 <UART_SetConfig+0xfa>
 8005c92:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005c96:	d817      	bhi.n	8005cc8 <UART_SetConfig+0x10c>
 8005c98:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c9c:	d011      	beq.n	8005cc2 <UART_SetConfig+0x106>
 8005c9e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005ca2:	d811      	bhi.n	8005cc8 <UART_SetConfig+0x10c>
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d003      	beq.n	8005cb0 <UART_SetConfig+0xf4>
 8005ca8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005cac:	d006      	beq.n	8005cbc <UART_SetConfig+0x100>
 8005cae:	e00b      	b.n	8005cc8 <UART_SetConfig+0x10c>
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	77fb      	strb	r3, [r7, #31]
 8005cb4:	e08b      	b.n	8005dce <UART_SetConfig+0x212>
 8005cb6:	2302      	movs	r3, #2
 8005cb8:	77fb      	strb	r3, [r7, #31]
 8005cba:	e088      	b.n	8005dce <UART_SetConfig+0x212>
 8005cbc:	2304      	movs	r3, #4
 8005cbe:	77fb      	strb	r3, [r7, #31]
 8005cc0:	e085      	b.n	8005dce <UART_SetConfig+0x212>
 8005cc2:	2308      	movs	r3, #8
 8005cc4:	77fb      	strb	r3, [r7, #31]
 8005cc6:	e082      	b.n	8005dce <UART_SetConfig+0x212>
 8005cc8:	2310      	movs	r3, #16
 8005cca:	77fb      	strb	r3, [r7, #31]
 8005ccc:	e07f      	b.n	8005dce <UART_SetConfig+0x212>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a5b      	ldr	r2, [pc, #364]	@ (8005e40 <UART_SetConfig+0x284>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d124      	bne.n	8005d22 <UART_SetConfig+0x166>
 8005cd8:	4b57      	ldr	r3, [pc, #348]	@ (8005e38 <UART_SetConfig+0x27c>)
 8005cda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cdc:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8005ce0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005ce4:	d011      	beq.n	8005d0a <UART_SetConfig+0x14e>
 8005ce6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005cea:	d817      	bhi.n	8005d1c <UART_SetConfig+0x160>
 8005cec:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005cf0:	d011      	beq.n	8005d16 <UART_SetConfig+0x15a>
 8005cf2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005cf6:	d811      	bhi.n	8005d1c <UART_SetConfig+0x160>
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d003      	beq.n	8005d04 <UART_SetConfig+0x148>
 8005cfc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005d00:	d006      	beq.n	8005d10 <UART_SetConfig+0x154>
 8005d02:	e00b      	b.n	8005d1c <UART_SetConfig+0x160>
 8005d04:	2300      	movs	r3, #0
 8005d06:	77fb      	strb	r3, [r7, #31]
 8005d08:	e061      	b.n	8005dce <UART_SetConfig+0x212>
 8005d0a:	2302      	movs	r3, #2
 8005d0c:	77fb      	strb	r3, [r7, #31]
 8005d0e:	e05e      	b.n	8005dce <UART_SetConfig+0x212>
 8005d10:	2304      	movs	r3, #4
 8005d12:	77fb      	strb	r3, [r7, #31]
 8005d14:	e05b      	b.n	8005dce <UART_SetConfig+0x212>
 8005d16:	2308      	movs	r3, #8
 8005d18:	77fb      	strb	r3, [r7, #31]
 8005d1a:	e058      	b.n	8005dce <UART_SetConfig+0x212>
 8005d1c:	2310      	movs	r3, #16
 8005d1e:	77fb      	strb	r3, [r7, #31]
 8005d20:	e055      	b.n	8005dce <UART_SetConfig+0x212>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4a47      	ldr	r2, [pc, #284]	@ (8005e44 <UART_SetConfig+0x288>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d124      	bne.n	8005d76 <UART_SetConfig+0x1ba>
 8005d2c:	4b42      	ldr	r3, [pc, #264]	@ (8005e38 <UART_SetConfig+0x27c>)
 8005d2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d30:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8005d34:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005d38:	d011      	beq.n	8005d5e <UART_SetConfig+0x1a2>
 8005d3a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005d3e:	d817      	bhi.n	8005d70 <UART_SetConfig+0x1b4>
 8005d40:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005d44:	d011      	beq.n	8005d6a <UART_SetConfig+0x1ae>
 8005d46:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005d4a:	d811      	bhi.n	8005d70 <UART_SetConfig+0x1b4>
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d003      	beq.n	8005d58 <UART_SetConfig+0x19c>
 8005d50:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d54:	d006      	beq.n	8005d64 <UART_SetConfig+0x1a8>
 8005d56:	e00b      	b.n	8005d70 <UART_SetConfig+0x1b4>
 8005d58:	2300      	movs	r3, #0
 8005d5a:	77fb      	strb	r3, [r7, #31]
 8005d5c:	e037      	b.n	8005dce <UART_SetConfig+0x212>
 8005d5e:	2302      	movs	r3, #2
 8005d60:	77fb      	strb	r3, [r7, #31]
 8005d62:	e034      	b.n	8005dce <UART_SetConfig+0x212>
 8005d64:	2304      	movs	r3, #4
 8005d66:	77fb      	strb	r3, [r7, #31]
 8005d68:	e031      	b.n	8005dce <UART_SetConfig+0x212>
 8005d6a:	2308      	movs	r3, #8
 8005d6c:	77fb      	strb	r3, [r7, #31]
 8005d6e:	e02e      	b.n	8005dce <UART_SetConfig+0x212>
 8005d70:	2310      	movs	r3, #16
 8005d72:	77fb      	strb	r3, [r7, #31]
 8005d74:	e02b      	b.n	8005dce <UART_SetConfig+0x212>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4a33      	ldr	r2, [pc, #204]	@ (8005e48 <UART_SetConfig+0x28c>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d124      	bne.n	8005dca <UART_SetConfig+0x20e>
 8005d80:	4b2d      	ldr	r3, [pc, #180]	@ (8005e38 <UART_SetConfig+0x27c>)
 8005d82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d84:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8005d88:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005d8c:	d011      	beq.n	8005db2 <UART_SetConfig+0x1f6>
 8005d8e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005d92:	d817      	bhi.n	8005dc4 <UART_SetConfig+0x208>
 8005d94:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005d98:	d011      	beq.n	8005dbe <UART_SetConfig+0x202>
 8005d9a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005d9e:	d811      	bhi.n	8005dc4 <UART_SetConfig+0x208>
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d003      	beq.n	8005dac <UART_SetConfig+0x1f0>
 8005da4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005da8:	d006      	beq.n	8005db8 <UART_SetConfig+0x1fc>
 8005daa:	e00b      	b.n	8005dc4 <UART_SetConfig+0x208>
 8005dac:	2300      	movs	r3, #0
 8005dae:	77fb      	strb	r3, [r7, #31]
 8005db0:	e00d      	b.n	8005dce <UART_SetConfig+0x212>
 8005db2:	2302      	movs	r3, #2
 8005db4:	77fb      	strb	r3, [r7, #31]
 8005db6:	e00a      	b.n	8005dce <UART_SetConfig+0x212>
 8005db8:	2304      	movs	r3, #4
 8005dba:	77fb      	strb	r3, [r7, #31]
 8005dbc:	e007      	b.n	8005dce <UART_SetConfig+0x212>
 8005dbe:	2308      	movs	r3, #8
 8005dc0:	77fb      	strb	r3, [r7, #31]
 8005dc2:	e004      	b.n	8005dce <UART_SetConfig+0x212>
 8005dc4:	2310      	movs	r3, #16
 8005dc6:	77fb      	strb	r3, [r7, #31]
 8005dc8:	e001      	b.n	8005dce <UART_SetConfig+0x212>
 8005dca:	2310      	movs	r3, #16
 8005dcc:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	69db      	ldr	r3, [r3, #28]
 8005dd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005dd6:	d16b      	bne.n	8005eb0 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8005dd8:	7ffb      	ldrb	r3, [r7, #31]
 8005dda:	2b08      	cmp	r3, #8
 8005ddc:	d838      	bhi.n	8005e50 <UART_SetConfig+0x294>
 8005dde:	a201      	add	r2, pc, #4	@ (adr r2, 8005de4 <UART_SetConfig+0x228>)
 8005de0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005de4:	08005e09 	.word	0x08005e09
 8005de8:	08005e11 	.word	0x08005e11
 8005dec:	08005e19 	.word	0x08005e19
 8005df0:	08005e51 	.word	0x08005e51
 8005df4:	08005e1f 	.word	0x08005e1f
 8005df8:	08005e51 	.word	0x08005e51
 8005dfc:	08005e51 	.word	0x08005e51
 8005e00:	08005e51 	.word	0x08005e51
 8005e04:	08005e27 	.word	0x08005e27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e08:	f7fe fef2 	bl	8004bf0 <HAL_RCC_GetPCLK1Freq>
 8005e0c:	61b8      	str	r0, [r7, #24]
        break;
 8005e0e:	e024      	b.n	8005e5a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005e10:	f7fe ff10 	bl	8004c34 <HAL_RCC_GetPCLK2Freq>
 8005e14:	61b8      	str	r0, [r7, #24]
        break;
 8005e16:	e020      	b.n	8005e5a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e18:	4b0c      	ldr	r3, [pc, #48]	@ (8005e4c <UART_SetConfig+0x290>)
 8005e1a:	61bb      	str	r3, [r7, #24]
        break;
 8005e1c:	e01d      	b.n	8005e5a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e1e:	f7fe fe87 	bl	8004b30 <HAL_RCC_GetSysClockFreq>
 8005e22:	61b8      	str	r0, [r7, #24]
        break;
 8005e24:	e019      	b.n	8005e5a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e2a:	61bb      	str	r3, [r7, #24]
        break;
 8005e2c:	e015      	b.n	8005e5a <UART_SetConfig+0x29e>
 8005e2e:	bf00      	nop
 8005e30:	efff69f3 	.word	0xefff69f3
 8005e34:	40013800 	.word	0x40013800
 8005e38:	40021000 	.word	0x40021000
 8005e3c:	40004400 	.word	0x40004400
 8005e40:	40004800 	.word	0x40004800
 8005e44:	40004c00 	.word	0x40004c00
 8005e48:	40005000 	.word	0x40005000
 8005e4c:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8005e50:	2300      	movs	r3, #0
 8005e52:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005e54:	2301      	movs	r3, #1
 8005e56:	77bb      	strb	r3, [r7, #30]
        break;
 8005e58:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005e5a:	69bb      	ldr	r3, [r7, #24]
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d073      	beq.n	8005f48 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005e60:	69bb      	ldr	r3, [r7, #24]
 8005e62:	005a      	lsls	r2, r3, #1
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	085b      	lsrs	r3, r3, #1
 8005e6a:	441a      	add	r2, r3
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e74:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e76:	693b      	ldr	r3, [r7, #16]
 8005e78:	2b0f      	cmp	r3, #15
 8005e7a:	d916      	bls.n	8005eaa <UART_SetConfig+0x2ee>
 8005e7c:	693b      	ldr	r3, [r7, #16]
 8005e7e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e82:	d212      	bcs.n	8005eaa <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005e84:	693b      	ldr	r3, [r7, #16]
 8005e86:	b29b      	uxth	r3, r3
 8005e88:	f023 030f 	bic.w	r3, r3, #15
 8005e8c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005e8e:	693b      	ldr	r3, [r7, #16]
 8005e90:	085b      	lsrs	r3, r3, #1
 8005e92:	b29b      	uxth	r3, r3
 8005e94:	f003 0307 	and.w	r3, r3, #7
 8005e98:	b29a      	uxth	r2, r3
 8005e9a:	89fb      	ldrh	r3, [r7, #14]
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	89fa      	ldrh	r2, [r7, #14]
 8005ea6:	60da      	str	r2, [r3, #12]
 8005ea8:	e04e      	b.n	8005f48 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8005eaa:	2301      	movs	r3, #1
 8005eac:	77bb      	strb	r3, [r7, #30]
 8005eae:	e04b      	b.n	8005f48 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005eb0:	7ffb      	ldrb	r3, [r7, #31]
 8005eb2:	2b08      	cmp	r3, #8
 8005eb4:	d827      	bhi.n	8005f06 <UART_SetConfig+0x34a>
 8005eb6:	a201      	add	r2, pc, #4	@ (adr r2, 8005ebc <UART_SetConfig+0x300>)
 8005eb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ebc:	08005ee1 	.word	0x08005ee1
 8005ec0:	08005ee9 	.word	0x08005ee9
 8005ec4:	08005ef1 	.word	0x08005ef1
 8005ec8:	08005f07 	.word	0x08005f07
 8005ecc:	08005ef7 	.word	0x08005ef7
 8005ed0:	08005f07 	.word	0x08005f07
 8005ed4:	08005f07 	.word	0x08005f07
 8005ed8:	08005f07 	.word	0x08005f07
 8005edc:	08005eff 	.word	0x08005eff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ee0:	f7fe fe86 	bl	8004bf0 <HAL_RCC_GetPCLK1Freq>
 8005ee4:	61b8      	str	r0, [r7, #24]
        break;
 8005ee6:	e013      	b.n	8005f10 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ee8:	f7fe fea4 	bl	8004c34 <HAL_RCC_GetPCLK2Freq>
 8005eec:	61b8      	str	r0, [r7, #24]
        break;
 8005eee:	e00f      	b.n	8005f10 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ef0:	4b1b      	ldr	r3, [pc, #108]	@ (8005f60 <UART_SetConfig+0x3a4>)
 8005ef2:	61bb      	str	r3, [r7, #24]
        break;
 8005ef4:	e00c      	b.n	8005f10 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ef6:	f7fe fe1b 	bl	8004b30 <HAL_RCC_GetSysClockFreq>
 8005efa:	61b8      	str	r0, [r7, #24]
        break;
 8005efc:	e008      	b.n	8005f10 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005efe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f02:	61bb      	str	r3, [r7, #24]
        break;
 8005f04:	e004      	b.n	8005f10 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8005f06:	2300      	movs	r3, #0
 8005f08:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	77bb      	strb	r3, [r7, #30]
        break;
 8005f0e:	bf00      	nop
    }

    if (pclk != 0U)
 8005f10:	69bb      	ldr	r3, [r7, #24]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d018      	beq.n	8005f48 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	685b      	ldr	r3, [r3, #4]
 8005f1a:	085a      	lsrs	r2, r3, #1
 8005f1c:	69bb      	ldr	r3, [r7, #24]
 8005f1e:	441a      	add	r2, r3
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f28:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	2b0f      	cmp	r3, #15
 8005f2e:	d909      	bls.n	8005f44 <UART_SetConfig+0x388>
 8005f30:	693b      	ldr	r3, [r7, #16]
 8005f32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f36:	d205      	bcs.n	8005f44 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005f38:	693b      	ldr	r3, [r7, #16]
 8005f3a:	b29a      	uxth	r2, r3
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	60da      	str	r2, [r3, #12]
 8005f42:	e001      	b.n	8005f48 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8005f44:	2301      	movs	r3, #1
 8005f46:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2200      	movs	r2, #0
 8005f52:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005f54:	7fbb      	ldrb	r3, [r7, #30]
}
 8005f56:	4618      	mov	r0, r3
 8005f58:	3720      	adds	r7, #32
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}
 8005f5e:	bf00      	nop
 8005f60:	007a1200 	.word	0x007a1200

08005f64 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b083      	sub	sp, #12
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f70:	f003 0308 	and.w	r3, r3, #8
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d00a      	beq.n	8005f8e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	430a      	orrs	r2, r1
 8005f8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f92:	f003 0301 	and.w	r3, r3, #1
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d00a      	beq.n	8005fb0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	685b      	ldr	r3, [r3, #4]
 8005fa0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	430a      	orrs	r2, r1
 8005fae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fb4:	f003 0302 	and.w	r3, r3, #2
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d00a      	beq.n	8005fd2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	430a      	orrs	r2, r1
 8005fd0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fd6:	f003 0304 	and.w	r3, r3, #4
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d00a      	beq.n	8005ff4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	430a      	orrs	r2, r1
 8005ff2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ff8:	f003 0310 	and.w	r3, r3, #16
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d00a      	beq.n	8006016 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	430a      	orrs	r2, r1
 8006014:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800601a:	f003 0320 	and.w	r3, r3, #32
 800601e:	2b00      	cmp	r3, #0
 8006020:	d00a      	beq.n	8006038 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	430a      	orrs	r2, r1
 8006036:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800603c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006040:	2b00      	cmp	r3, #0
 8006042:	d01a      	beq.n	800607a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	685b      	ldr	r3, [r3, #4]
 800604a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	430a      	orrs	r2, r1
 8006058:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800605e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006062:	d10a      	bne.n	800607a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	430a      	orrs	r2, r1
 8006078:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800607e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006082:	2b00      	cmp	r3, #0
 8006084:	d00a      	beq.n	800609c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	685b      	ldr	r3, [r3, #4]
 800608c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	430a      	orrs	r2, r1
 800609a:	605a      	str	r2, [r3, #4]
  }
}
 800609c:	bf00      	nop
 800609e:	370c      	adds	r7, #12
 80060a0:	46bd      	mov	sp, r7
 80060a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a6:	4770      	bx	lr

080060a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b098      	sub	sp, #96	@ 0x60
 80060ac:	af02      	add	r7, sp, #8
 80060ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2200      	movs	r2, #0
 80060b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80060b8:	f7fb fb1e 	bl	80016f8 <HAL_GetTick>
 80060bc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f003 0308 	and.w	r3, r3, #8
 80060c8:	2b08      	cmp	r3, #8
 80060ca:	d12e      	bne.n	800612a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80060cc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80060d0:	9300      	str	r3, [sp, #0]
 80060d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80060d4:	2200      	movs	r2, #0
 80060d6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80060da:	6878      	ldr	r0, [r7, #4]
 80060dc:	f000 f88c 	bl	80061f8 <UART_WaitOnFlagUntilTimeout>
 80060e0:	4603      	mov	r3, r0
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d021      	beq.n	800612a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060ee:	e853 3f00 	ldrex	r3, [r3]
 80060f2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80060f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80060fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	461a      	mov	r2, r3
 8006102:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006104:	647b      	str	r3, [r7, #68]	@ 0x44
 8006106:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006108:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800610a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800610c:	e841 2300 	strex	r3, r2, [r1]
 8006110:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006112:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006114:	2b00      	cmp	r3, #0
 8006116:	d1e6      	bne.n	80060e6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2220      	movs	r2, #32
 800611c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2200      	movs	r2, #0
 8006122:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006126:	2303      	movs	r3, #3
 8006128:	e062      	b.n	80061f0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f003 0304 	and.w	r3, r3, #4
 8006134:	2b04      	cmp	r3, #4
 8006136:	d149      	bne.n	80061cc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006138:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800613c:	9300      	str	r3, [sp, #0]
 800613e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006140:	2200      	movs	r2, #0
 8006142:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006146:	6878      	ldr	r0, [r7, #4]
 8006148:	f000 f856 	bl	80061f8 <UART_WaitOnFlagUntilTimeout>
 800614c:	4603      	mov	r3, r0
 800614e:	2b00      	cmp	r3, #0
 8006150:	d03c      	beq.n	80061cc <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800615a:	e853 3f00 	ldrex	r3, [r3]
 800615e:	623b      	str	r3, [r7, #32]
   return(result);
 8006160:	6a3b      	ldr	r3, [r7, #32]
 8006162:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006166:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	461a      	mov	r2, r3
 800616e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006170:	633b      	str	r3, [r7, #48]	@ 0x30
 8006172:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006174:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006176:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006178:	e841 2300 	strex	r3, r2, [r1]
 800617c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800617e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006180:	2b00      	cmp	r3, #0
 8006182:	d1e6      	bne.n	8006152 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	3308      	adds	r3, #8
 800618a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800618c:	693b      	ldr	r3, [r7, #16]
 800618e:	e853 3f00 	ldrex	r3, [r3]
 8006192:	60fb      	str	r3, [r7, #12]
   return(result);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	f023 0301 	bic.w	r3, r3, #1
 800619a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	3308      	adds	r3, #8
 80061a2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80061a4:	61fa      	str	r2, [r7, #28]
 80061a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061a8:	69b9      	ldr	r1, [r7, #24]
 80061aa:	69fa      	ldr	r2, [r7, #28]
 80061ac:	e841 2300 	strex	r3, r2, [r1]
 80061b0:	617b      	str	r3, [r7, #20]
   return(result);
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d1e5      	bne.n	8006184 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2220      	movs	r2, #32
 80061bc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2200      	movs	r2, #0
 80061c4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80061c8:	2303      	movs	r3, #3
 80061ca:	e011      	b.n	80061f0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2220      	movs	r2, #32
 80061d0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2220      	movs	r2, #32
 80061d6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2200      	movs	r2, #0
 80061de:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2200      	movs	r2, #0
 80061e4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2200      	movs	r2, #0
 80061ea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80061ee:	2300      	movs	r3, #0
}
 80061f0:	4618      	mov	r0, r3
 80061f2:	3758      	adds	r7, #88	@ 0x58
 80061f4:	46bd      	mov	sp, r7
 80061f6:	bd80      	pop	{r7, pc}

080061f8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b084      	sub	sp, #16
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	60f8      	str	r0, [r7, #12]
 8006200:	60b9      	str	r1, [r7, #8]
 8006202:	603b      	str	r3, [r7, #0]
 8006204:	4613      	mov	r3, r2
 8006206:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006208:	e04f      	b.n	80062aa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800620a:	69bb      	ldr	r3, [r7, #24]
 800620c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006210:	d04b      	beq.n	80062aa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006212:	f7fb fa71 	bl	80016f8 <HAL_GetTick>
 8006216:	4602      	mov	r2, r0
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	1ad3      	subs	r3, r2, r3
 800621c:	69ba      	ldr	r2, [r7, #24]
 800621e:	429a      	cmp	r2, r3
 8006220:	d302      	bcc.n	8006228 <UART_WaitOnFlagUntilTimeout+0x30>
 8006222:	69bb      	ldr	r3, [r7, #24]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d101      	bne.n	800622c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006228:	2303      	movs	r3, #3
 800622a:	e04e      	b.n	80062ca <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f003 0304 	and.w	r3, r3, #4
 8006236:	2b00      	cmp	r3, #0
 8006238:	d037      	beq.n	80062aa <UART_WaitOnFlagUntilTimeout+0xb2>
 800623a:	68bb      	ldr	r3, [r7, #8]
 800623c:	2b80      	cmp	r3, #128	@ 0x80
 800623e:	d034      	beq.n	80062aa <UART_WaitOnFlagUntilTimeout+0xb2>
 8006240:	68bb      	ldr	r3, [r7, #8]
 8006242:	2b40      	cmp	r3, #64	@ 0x40
 8006244:	d031      	beq.n	80062aa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	69db      	ldr	r3, [r3, #28]
 800624c:	f003 0308 	and.w	r3, r3, #8
 8006250:	2b08      	cmp	r3, #8
 8006252:	d110      	bne.n	8006276 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	2208      	movs	r2, #8
 800625a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800625c:	68f8      	ldr	r0, [r7, #12]
 800625e:	f000 f838 	bl	80062d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2208      	movs	r2, #8
 8006266:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	2200      	movs	r2, #0
 800626e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006272:	2301      	movs	r3, #1
 8006274:	e029      	b.n	80062ca <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	69db      	ldr	r3, [r3, #28]
 800627c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006280:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006284:	d111      	bne.n	80062aa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800628e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006290:	68f8      	ldr	r0, [r7, #12]
 8006292:	f000 f81e 	bl	80062d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2220      	movs	r2, #32
 800629a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	2200      	movs	r2, #0
 80062a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80062a6:	2303      	movs	r3, #3
 80062a8:	e00f      	b.n	80062ca <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	69da      	ldr	r2, [r3, #28]
 80062b0:	68bb      	ldr	r3, [r7, #8]
 80062b2:	4013      	ands	r3, r2
 80062b4:	68ba      	ldr	r2, [r7, #8]
 80062b6:	429a      	cmp	r2, r3
 80062b8:	bf0c      	ite	eq
 80062ba:	2301      	moveq	r3, #1
 80062bc:	2300      	movne	r3, #0
 80062be:	b2db      	uxtb	r3, r3
 80062c0:	461a      	mov	r2, r3
 80062c2:	79fb      	ldrb	r3, [r7, #7]
 80062c4:	429a      	cmp	r2, r3
 80062c6:	d0a0      	beq.n	800620a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80062c8:	2300      	movs	r3, #0
}
 80062ca:	4618      	mov	r0, r3
 80062cc:	3710      	adds	r7, #16
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bd80      	pop	{r7, pc}

080062d2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80062d2:	b480      	push	{r7}
 80062d4:	b095      	sub	sp, #84	@ 0x54
 80062d6:	af00      	add	r7, sp, #0
 80062d8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062e2:	e853 3f00 	ldrex	r3, [r3]
 80062e6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80062e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062ea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80062ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	461a      	mov	r2, r3
 80062f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80062f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80062fa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062fc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80062fe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006300:	e841 2300 	strex	r3, r2, [r1]
 8006304:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006306:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006308:	2b00      	cmp	r3, #0
 800630a:	d1e6      	bne.n	80062da <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	3308      	adds	r3, #8
 8006312:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006314:	6a3b      	ldr	r3, [r7, #32]
 8006316:	e853 3f00 	ldrex	r3, [r3]
 800631a:	61fb      	str	r3, [r7, #28]
   return(result);
 800631c:	69fb      	ldr	r3, [r7, #28]
 800631e:	f023 0301 	bic.w	r3, r3, #1
 8006322:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	3308      	adds	r3, #8
 800632a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800632c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800632e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006330:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006332:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006334:	e841 2300 	strex	r3, r2, [r1]
 8006338:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800633a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800633c:	2b00      	cmp	r3, #0
 800633e:	d1e5      	bne.n	800630c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006344:	2b01      	cmp	r3, #1
 8006346:	d118      	bne.n	800637a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	e853 3f00 	ldrex	r3, [r3]
 8006354:	60bb      	str	r3, [r7, #8]
   return(result);
 8006356:	68bb      	ldr	r3, [r7, #8]
 8006358:	f023 0310 	bic.w	r3, r3, #16
 800635c:	647b      	str	r3, [r7, #68]	@ 0x44
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	461a      	mov	r2, r3
 8006364:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006366:	61bb      	str	r3, [r7, #24]
 8006368:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800636a:	6979      	ldr	r1, [r7, #20]
 800636c:	69ba      	ldr	r2, [r7, #24]
 800636e:	e841 2300 	strex	r3, r2, [r1]
 8006372:	613b      	str	r3, [r7, #16]
   return(result);
 8006374:	693b      	ldr	r3, [r7, #16]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d1e6      	bne.n	8006348 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2220      	movs	r2, #32
 800637e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2200      	movs	r2, #0
 8006386:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2200      	movs	r2, #0
 800638c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800638e:	bf00      	nop
 8006390:	3754      	adds	r7, #84	@ 0x54
 8006392:	46bd      	mov	sp, r7
 8006394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006398:	4770      	bx	lr

0800639a <__cvt>:
 800639a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800639e:	ec57 6b10 	vmov	r6, r7, d0
 80063a2:	2f00      	cmp	r7, #0
 80063a4:	460c      	mov	r4, r1
 80063a6:	4619      	mov	r1, r3
 80063a8:	463b      	mov	r3, r7
 80063aa:	bfbb      	ittet	lt
 80063ac:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80063b0:	461f      	movlt	r7, r3
 80063b2:	2300      	movge	r3, #0
 80063b4:	232d      	movlt	r3, #45	@ 0x2d
 80063b6:	700b      	strb	r3, [r1, #0]
 80063b8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80063ba:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80063be:	4691      	mov	r9, r2
 80063c0:	f023 0820 	bic.w	r8, r3, #32
 80063c4:	bfbc      	itt	lt
 80063c6:	4632      	movlt	r2, r6
 80063c8:	4616      	movlt	r6, r2
 80063ca:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80063ce:	d005      	beq.n	80063dc <__cvt+0x42>
 80063d0:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80063d4:	d100      	bne.n	80063d8 <__cvt+0x3e>
 80063d6:	3401      	adds	r4, #1
 80063d8:	2102      	movs	r1, #2
 80063da:	e000      	b.n	80063de <__cvt+0x44>
 80063dc:	2103      	movs	r1, #3
 80063de:	ab03      	add	r3, sp, #12
 80063e0:	9301      	str	r3, [sp, #4]
 80063e2:	ab02      	add	r3, sp, #8
 80063e4:	9300      	str	r3, [sp, #0]
 80063e6:	ec47 6b10 	vmov	d0, r6, r7
 80063ea:	4653      	mov	r3, sl
 80063ec:	4622      	mov	r2, r4
 80063ee:	f000 fe5b 	bl	80070a8 <_dtoa_r>
 80063f2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80063f6:	4605      	mov	r5, r0
 80063f8:	d119      	bne.n	800642e <__cvt+0x94>
 80063fa:	f019 0f01 	tst.w	r9, #1
 80063fe:	d00e      	beq.n	800641e <__cvt+0x84>
 8006400:	eb00 0904 	add.w	r9, r0, r4
 8006404:	2200      	movs	r2, #0
 8006406:	2300      	movs	r3, #0
 8006408:	4630      	mov	r0, r6
 800640a:	4639      	mov	r1, r7
 800640c:	f7fa fb64 	bl	8000ad8 <__aeabi_dcmpeq>
 8006410:	b108      	cbz	r0, 8006416 <__cvt+0x7c>
 8006412:	f8cd 900c 	str.w	r9, [sp, #12]
 8006416:	2230      	movs	r2, #48	@ 0x30
 8006418:	9b03      	ldr	r3, [sp, #12]
 800641a:	454b      	cmp	r3, r9
 800641c:	d31e      	bcc.n	800645c <__cvt+0xc2>
 800641e:	9b03      	ldr	r3, [sp, #12]
 8006420:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006422:	1b5b      	subs	r3, r3, r5
 8006424:	4628      	mov	r0, r5
 8006426:	6013      	str	r3, [r2, #0]
 8006428:	b004      	add	sp, #16
 800642a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800642e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006432:	eb00 0904 	add.w	r9, r0, r4
 8006436:	d1e5      	bne.n	8006404 <__cvt+0x6a>
 8006438:	7803      	ldrb	r3, [r0, #0]
 800643a:	2b30      	cmp	r3, #48	@ 0x30
 800643c:	d10a      	bne.n	8006454 <__cvt+0xba>
 800643e:	2200      	movs	r2, #0
 8006440:	2300      	movs	r3, #0
 8006442:	4630      	mov	r0, r6
 8006444:	4639      	mov	r1, r7
 8006446:	f7fa fb47 	bl	8000ad8 <__aeabi_dcmpeq>
 800644a:	b918      	cbnz	r0, 8006454 <__cvt+0xba>
 800644c:	f1c4 0401 	rsb	r4, r4, #1
 8006450:	f8ca 4000 	str.w	r4, [sl]
 8006454:	f8da 3000 	ldr.w	r3, [sl]
 8006458:	4499      	add	r9, r3
 800645a:	e7d3      	b.n	8006404 <__cvt+0x6a>
 800645c:	1c59      	adds	r1, r3, #1
 800645e:	9103      	str	r1, [sp, #12]
 8006460:	701a      	strb	r2, [r3, #0]
 8006462:	e7d9      	b.n	8006418 <__cvt+0x7e>

08006464 <__exponent>:
 8006464:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006466:	2900      	cmp	r1, #0
 8006468:	bfba      	itte	lt
 800646a:	4249      	neglt	r1, r1
 800646c:	232d      	movlt	r3, #45	@ 0x2d
 800646e:	232b      	movge	r3, #43	@ 0x2b
 8006470:	2909      	cmp	r1, #9
 8006472:	7002      	strb	r2, [r0, #0]
 8006474:	7043      	strb	r3, [r0, #1]
 8006476:	dd29      	ble.n	80064cc <__exponent+0x68>
 8006478:	f10d 0307 	add.w	r3, sp, #7
 800647c:	461d      	mov	r5, r3
 800647e:	270a      	movs	r7, #10
 8006480:	461a      	mov	r2, r3
 8006482:	fbb1 f6f7 	udiv	r6, r1, r7
 8006486:	fb07 1416 	mls	r4, r7, r6, r1
 800648a:	3430      	adds	r4, #48	@ 0x30
 800648c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006490:	460c      	mov	r4, r1
 8006492:	2c63      	cmp	r4, #99	@ 0x63
 8006494:	f103 33ff 	add.w	r3, r3, #4294967295
 8006498:	4631      	mov	r1, r6
 800649a:	dcf1      	bgt.n	8006480 <__exponent+0x1c>
 800649c:	3130      	adds	r1, #48	@ 0x30
 800649e:	1e94      	subs	r4, r2, #2
 80064a0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80064a4:	1c41      	adds	r1, r0, #1
 80064a6:	4623      	mov	r3, r4
 80064a8:	42ab      	cmp	r3, r5
 80064aa:	d30a      	bcc.n	80064c2 <__exponent+0x5e>
 80064ac:	f10d 0309 	add.w	r3, sp, #9
 80064b0:	1a9b      	subs	r3, r3, r2
 80064b2:	42ac      	cmp	r4, r5
 80064b4:	bf88      	it	hi
 80064b6:	2300      	movhi	r3, #0
 80064b8:	3302      	adds	r3, #2
 80064ba:	4403      	add	r3, r0
 80064bc:	1a18      	subs	r0, r3, r0
 80064be:	b003      	add	sp, #12
 80064c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064c2:	f813 6b01 	ldrb.w	r6, [r3], #1
 80064c6:	f801 6f01 	strb.w	r6, [r1, #1]!
 80064ca:	e7ed      	b.n	80064a8 <__exponent+0x44>
 80064cc:	2330      	movs	r3, #48	@ 0x30
 80064ce:	3130      	adds	r1, #48	@ 0x30
 80064d0:	7083      	strb	r3, [r0, #2]
 80064d2:	70c1      	strb	r1, [r0, #3]
 80064d4:	1d03      	adds	r3, r0, #4
 80064d6:	e7f1      	b.n	80064bc <__exponent+0x58>

080064d8 <_printf_float>:
 80064d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064dc:	b08d      	sub	sp, #52	@ 0x34
 80064de:	460c      	mov	r4, r1
 80064e0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80064e4:	4616      	mov	r6, r2
 80064e6:	461f      	mov	r7, r3
 80064e8:	4605      	mov	r5, r0
 80064ea:	f000 fcdb 	bl	8006ea4 <_localeconv_r>
 80064ee:	6803      	ldr	r3, [r0, #0]
 80064f0:	9304      	str	r3, [sp, #16]
 80064f2:	4618      	mov	r0, r3
 80064f4:	f7f9 fec4 	bl	8000280 <strlen>
 80064f8:	2300      	movs	r3, #0
 80064fa:	930a      	str	r3, [sp, #40]	@ 0x28
 80064fc:	f8d8 3000 	ldr.w	r3, [r8]
 8006500:	9005      	str	r0, [sp, #20]
 8006502:	3307      	adds	r3, #7
 8006504:	f023 0307 	bic.w	r3, r3, #7
 8006508:	f103 0208 	add.w	r2, r3, #8
 800650c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006510:	f8d4 b000 	ldr.w	fp, [r4]
 8006514:	f8c8 2000 	str.w	r2, [r8]
 8006518:	e9d3 8900 	ldrd	r8, r9, [r3]
 800651c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006520:	9307      	str	r3, [sp, #28]
 8006522:	f8cd 8018 	str.w	r8, [sp, #24]
 8006526:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800652a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800652e:	4b9c      	ldr	r3, [pc, #624]	@ (80067a0 <_printf_float+0x2c8>)
 8006530:	f04f 32ff 	mov.w	r2, #4294967295
 8006534:	f7fa fb02 	bl	8000b3c <__aeabi_dcmpun>
 8006538:	bb70      	cbnz	r0, 8006598 <_printf_float+0xc0>
 800653a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800653e:	4b98      	ldr	r3, [pc, #608]	@ (80067a0 <_printf_float+0x2c8>)
 8006540:	f04f 32ff 	mov.w	r2, #4294967295
 8006544:	f7fa fadc 	bl	8000b00 <__aeabi_dcmple>
 8006548:	bb30      	cbnz	r0, 8006598 <_printf_float+0xc0>
 800654a:	2200      	movs	r2, #0
 800654c:	2300      	movs	r3, #0
 800654e:	4640      	mov	r0, r8
 8006550:	4649      	mov	r1, r9
 8006552:	f7fa facb 	bl	8000aec <__aeabi_dcmplt>
 8006556:	b110      	cbz	r0, 800655e <_printf_float+0x86>
 8006558:	232d      	movs	r3, #45	@ 0x2d
 800655a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800655e:	4a91      	ldr	r2, [pc, #580]	@ (80067a4 <_printf_float+0x2cc>)
 8006560:	4b91      	ldr	r3, [pc, #580]	@ (80067a8 <_printf_float+0x2d0>)
 8006562:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006566:	bf94      	ite	ls
 8006568:	4690      	movls	r8, r2
 800656a:	4698      	movhi	r8, r3
 800656c:	2303      	movs	r3, #3
 800656e:	6123      	str	r3, [r4, #16]
 8006570:	f02b 0304 	bic.w	r3, fp, #4
 8006574:	6023      	str	r3, [r4, #0]
 8006576:	f04f 0900 	mov.w	r9, #0
 800657a:	9700      	str	r7, [sp, #0]
 800657c:	4633      	mov	r3, r6
 800657e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006580:	4621      	mov	r1, r4
 8006582:	4628      	mov	r0, r5
 8006584:	f000 f9d2 	bl	800692c <_printf_common>
 8006588:	3001      	adds	r0, #1
 800658a:	f040 808d 	bne.w	80066a8 <_printf_float+0x1d0>
 800658e:	f04f 30ff 	mov.w	r0, #4294967295
 8006592:	b00d      	add	sp, #52	@ 0x34
 8006594:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006598:	4642      	mov	r2, r8
 800659a:	464b      	mov	r3, r9
 800659c:	4640      	mov	r0, r8
 800659e:	4649      	mov	r1, r9
 80065a0:	f7fa facc 	bl	8000b3c <__aeabi_dcmpun>
 80065a4:	b140      	cbz	r0, 80065b8 <_printf_float+0xe0>
 80065a6:	464b      	mov	r3, r9
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	bfbc      	itt	lt
 80065ac:	232d      	movlt	r3, #45	@ 0x2d
 80065ae:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80065b2:	4a7e      	ldr	r2, [pc, #504]	@ (80067ac <_printf_float+0x2d4>)
 80065b4:	4b7e      	ldr	r3, [pc, #504]	@ (80067b0 <_printf_float+0x2d8>)
 80065b6:	e7d4      	b.n	8006562 <_printf_float+0x8a>
 80065b8:	6863      	ldr	r3, [r4, #4]
 80065ba:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80065be:	9206      	str	r2, [sp, #24]
 80065c0:	1c5a      	adds	r2, r3, #1
 80065c2:	d13b      	bne.n	800663c <_printf_float+0x164>
 80065c4:	2306      	movs	r3, #6
 80065c6:	6063      	str	r3, [r4, #4]
 80065c8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80065cc:	2300      	movs	r3, #0
 80065ce:	6022      	str	r2, [r4, #0]
 80065d0:	9303      	str	r3, [sp, #12]
 80065d2:	ab0a      	add	r3, sp, #40	@ 0x28
 80065d4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80065d8:	ab09      	add	r3, sp, #36	@ 0x24
 80065da:	9300      	str	r3, [sp, #0]
 80065dc:	6861      	ldr	r1, [r4, #4]
 80065de:	ec49 8b10 	vmov	d0, r8, r9
 80065e2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80065e6:	4628      	mov	r0, r5
 80065e8:	f7ff fed7 	bl	800639a <__cvt>
 80065ec:	9b06      	ldr	r3, [sp, #24]
 80065ee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80065f0:	2b47      	cmp	r3, #71	@ 0x47
 80065f2:	4680      	mov	r8, r0
 80065f4:	d129      	bne.n	800664a <_printf_float+0x172>
 80065f6:	1cc8      	adds	r0, r1, #3
 80065f8:	db02      	blt.n	8006600 <_printf_float+0x128>
 80065fa:	6863      	ldr	r3, [r4, #4]
 80065fc:	4299      	cmp	r1, r3
 80065fe:	dd41      	ble.n	8006684 <_printf_float+0x1ac>
 8006600:	f1aa 0a02 	sub.w	sl, sl, #2
 8006604:	fa5f fa8a 	uxtb.w	sl, sl
 8006608:	3901      	subs	r1, #1
 800660a:	4652      	mov	r2, sl
 800660c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006610:	9109      	str	r1, [sp, #36]	@ 0x24
 8006612:	f7ff ff27 	bl	8006464 <__exponent>
 8006616:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006618:	1813      	adds	r3, r2, r0
 800661a:	2a01      	cmp	r2, #1
 800661c:	4681      	mov	r9, r0
 800661e:	6123      	str	r3, [r4, #16]
 8006620:	dc02      	bgt.n	8006628 <_printf_float+0x150>
 8006622:	6822      	ldr	r2, [r4, #0]
 8006624:	07d2      	lsls	r2, r2, #31
 8006626:	d501      	bpl.n	800662c <_printf_float+0x154>
 8006628:	3301      	adds	r3, #1
 800662a:	6123      	str	r3, [r4, #16]
 800662c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006630:	2b00      	cmp	r3, #0
 8006632:	d0a2      	beq.n	800657a <_printf_float+0xa2>
 8006634:	232d      	movs	r3, #45	@ 0x2d
 8006636:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800663a:	e79e      	b.n	800657a <_printf_float+0xa2>
 800663c:	9a06      	ldr	r2, [sp, #24]
 800663e:	2a47      	cmp	r2, #71	@ 0x47
 8006640:	d1c2      	bne.n	80065c8 <_printf_float+0xf0>
 8006642:	2b00      	cmp	r3, #0
 8006644:	d1c0      	bne.n	80065c8 <_printf_float+0xf0>
 8006646:	2301      	movs	r3, #1
 8006648:	e7bd      	b.n	80065c6 <_printf_float+0xee>
 800664a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800664e:	d9db      	bls.n	8006608 <_printf_float+0x130>
 8006650:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006654:	d118      	bne.n	8006688 <_printf_float+0x1b0>
 8006656:	2900      	cmp	r1, #0
 8006658:	6863      	ldr	r3, [r4, #4]
 800665a:	dd0b      	ble.n	8006674 <_printf_float+0x19c>
 800665c:	6121      	str	r1, [r4, #16]
 800665e:	b913      	cbnz	r3, 8006666 <_printf_float+0x18e>
 8006660:	6822      	ldr	r2, [r4, #0]
 8006662:	07d0      	lsls	r0, r2, #31
 8006664:	d502      	bpl.n	800666c <_printf_float+0x194>
 8006666:	3301      	adds	r3, #1
 8006668:	440b      	add	r3, r1
 800666a:	6123      	str	r3, [r4, #16]
 800666c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800666e:	f04f 0900 	mov.w	r9, #0
 8006672:	e7db      	b.n	800662c <_printf_float+0x154>
 8006674:	b913      	cbnz	r3, 800667c <_printf_float+0x1a4>
 8006676:	6822      	ldr	r2, [r4, #0]
 8006678:	07d2      	lsls	r2, r2, #31
 800667a:	d501      	bpl.n	8006680 <_printf_float+0x1a8>
 800667c:	3302      	adds	r3, #2
 800667e:	e7f4      	b.n	800666a <_printf_float+0x192>
 8006680:	2301      	movs	r3, #1
 8006682:	e7f2      	b.n	800666a <_printf_float+0x192>
 8006684:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006688:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800668a:	4299      	cmp	r1, r3
 800668c:	db05      	blt.n	800669a <_printf_float+0x1c2>
 800668e:	6823      	ldr	r3, [r4, #0]
 8006690:	6121      	str	r1, [r4, #16]
 8006692:	07d8      	lsls	r0, r3, #31
 8006694:	d5ea      	bpl.n	800666c <_printf_float+0x194>
 8006696:	1c4b      	adds	r3, r1, #1
 8006698:	e7e7      	b.n	800666a <_printf_float+0x192>
 800669a:	2900      	cmp	r1, #0
 800669c:	bfd4      	ite	le
 800669e:	f1c1 0202 	rsble	r2, r1, #2
 80066a2:	2201      	movgt	r2, #1
 80066a4:	4413      	add	r3, r2
 80066a6:	e7e0      	b.n	800666a <_printf_float+0x192>
 80066a8:	6823      	ldr	r3, [r4, #0]
 80066aa:	055a      	lsls	r2, r3, #21
 80066ac:	d407      	bmi.n	80066be <_printf_float+0x1e6>
 80066ae:	6923      	ldr	r3, [r4, #16]
 80066b0:	4642      	mov	r2, r8
 80066b2:	4631      	mov	r1, r6
 80066b4:	4628      	mov	r0, r5
 80066b6:	47b8      	blx	r7
 80066b8:	3001      	adds	r0, #1
 80066ba:	d12b      	bne.n	8006714 <_printf_float+0x23c>
 80066bc:	e767      	b.n	800658e <_printf_float+0xb6>
 80066be:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80066c2:	f240 80dd 	bls.w	8006880 <_printf_float+0x3a8>
 80066c6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80066ca:	2200      	movs	r2, #0
 80066cc:	2300      	movs	r3, #0
 80066ce:	f7fa fa03 	bl	8000ad8 <__aeabi_dcmpeq>
 80066d2:	2800      	cmp	r0, #0
 80066d4:	d033      	beq.n	800673e <_printf_float+0x266>
 80066d6:	4a37      	ldr	r2, [pc, #220]	@ (80067b4 <_printf_float+0x2dc>)
 80066d8:	2301      	movs	r3, #1
 80066da:	4631      	mov	r1, r6
 80066dc:	4628      	mov	r0, r5
 80066de:	47b8      	blx	r7
 80066e0:	3001      	adds	r0, #1
 80066e2:	f43f af54 	beq.w	800658e <_printf_float+0xb6>
 80066e6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80066ea:	4543      	cmp	r3, r8
 80066ec:	db02      	blt.n	80066f4 <_printf_float+0x21c>
 80066ee:	6823      	ldr	r3, [r4, #0]
 80066f0:	07d8      	lsls	r0, r3, #31
 80066f2:	d50f      	bpl.n	8006714 <_printf_float+0x23c>
 80066f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80066f8:	4631      	mov	r1, r6
 80066fa:	4628      	mov	r0, r5
 80066fc:	47b8      	blx	r7
 80066fe:	3001      	adds	r0, #1
 8006700:	f43f af45 	beq.w	800658e <_printf_float+0xb6>
 8006704:	f04f 0900 	mov.w	r9, #0
 8006708:	f108 38ff 	add.w	r8, r8, #4294967295
 800670c:	f104 0a1a 	add.w	sl, r4, #26
 8006710:	45c8      	cmp	r8, r9
 8006712:	dc09      	bgt.n	8006728 <_printf_float+0x250>
 8006714:	6823      	ldr	r3, [r4, #0]
 8006716:	079b      	lsls	r3, r3, #30
 8006718:	f100 8103 	bmi.w	8006922 <_printf_float+0x44a>
 800671c:	68e0      	ldr	r0, [r4, #12]
 800671e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006720:	4298      	cmp	r0, r3
 8006722:	bfb8      	it	lt
 8006724:	4618      	movlt	r0, r3
 8006726:	e734      	b.n	8006592 <_printf_float+0xba>
 8006728:	2301      	movs	r3, #1
 800672a:	4652      	mov	r2, sl
 800672c:	4631      	mov	r1, r6
 800672e:	4628      	mov	r0, r5
 8006730:	47b8      	blx	r7
 8006732:	3001      	adds	r0, #1
 8006734:	f43f af2b 	beq.w	800658e <_printf_float+0xb6>
 8006738:	f109 0901 	add.w	r9, r9, #1
 800673c:	e7e8      	b.n	8006710 <_printf_float+0x238>
 800673e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006740:	2b00      	cmp	r3, #0
 8006742:	dc39      	bgt.n	80067b8 <_printf_float+0x2e0>
 8006744:	4a1b      	ldr	r2, [pc, #108]	@ (80067b4 <_printf_float+0x2dc>)
 8006746:	2301      	movs	r3, #1
 8006748:	4631      	mov	r1, r6
 800674a:	4628      	mov	r0, r5
 800674c:	47b8      	blx	r7
 800674e:	3001      	adds	r0, #1
 8006750:	f43f af1d 	beq.w	800658e <_printf_float+0xb6>
 8006754:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006758:	ea59 0303 	orrs.w	r3, r9, r3
 800675c:	d102      	bne.n	8006764 <_printf_float+0x28c>
 800675e:	6823      	ldr	r3, [r4, #0]
 8006760:	07d9      	lsls	r1, r3, #31
 8006762:	d5d7      	bpl.n	8006714 <_printf_float+0x23c>
 8006764:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006768:	4631      	mov	r1, r6
 800676a:	4628      	mov	r0, r5
 800676c:	47b8      	blx	r7
 800676e:	3001      	adds	r0, #1
 8006770:	f43f af0d 	beq.w	800658e <_printf_float+0xb6>
 8006774:	f04f 0a00 	mov.w	sl, #0
 8006778:	f104 0b1a 	add.w	fp, r4, #26
 800677c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800677e:	425b      	negs	r3, r3
 8006780:	4553      	cmp	r3, sl
 8006782:	dc01      	bgt.n	8006788 <_printf_float+0x2b0>
 8006784:	464b      	mov	r3, r9
 8006786:	e793      	b.n	80066b0 <_printf_float+0x1d8>
 8006788:	2301      	movs	r3, #1
 800678a:	465a      	mov	r2, fp
 800678c:	4631      	mov	r1, r6
 800678e:	4628      	mov	r0, r5
 8006790:	47b8      	blx	r7
 8006792:	3001      	adds	r0, #1
 8006794:	f43f aefb 	beq.w	800658e <_printf_float+0xb6>
 8006798:	f10a 0a01 	add.w	sl, sl, #1
 800679c:	e7ee      	b.n	800677c <_printf_float+0x2a4>
 800679e:	bf00      	nop
 80067a0:	7fefffff 	.word	0x7fefffff
 80067a4:	08009138 	.word	0x08009138
 80067a8:	0800913c 	.word	0x0800913c
 80067ac:	08009140 	.word	0x08009140
 80067b0:	08009144 	.word	0x08009144
 80067b4:	08009148 	.word	0x08009148
 80067b8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80067ba:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80067be:	4553      	cmp	r3, sl
 80067c0:	bfa8      	it	ge
 80067c2:	4653      	movge	r3, sl
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	4699      	mov	r9, r3
 80067c8:	dc36      	bgt.n	8006838 <_printf_float+0x360>
 80067ca:	f04f 0b00 	mov.w	fp, #0
 80067ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80067d2:	f104 021a 	add.w	r2, r4, #26
 80067d6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80067d8:	9306      	str	r3, [sp, #24]
 80067da:	eba3 0309 	sub.w	r3, r3, r9
 80067de:	455b      	cmp	r3, fp
 80067e0:	dc31      	bgt.n	8006846 <_printf_float+0x36e>
 80067e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067e4:	459a      	cmp	sl, r3
 80067e6:	dc3a      	bgt.n	800685e <_printf_float+0x386>
 80067e8:	6823      	ldr	r3, [r4, #0]
 80067ea:	07da      	lsls	r2, r3, #31
 80067ec:	d437      	bmi.n	800685e <_printf_float+0x386>
 80067ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067f0:	ebaa 0903 	sub.w	r9, sl, r3
 80067f4:	9b06      	ldr	r3, [sp, #24]
 80067f6:	ebaa 0303 	sub.w	r3, sl, r3
 80067fa:	4599      	cmp	r9, r3
 80067fc:	bfa8      	it	ge
 80067fe:	4699      	movge	r9, r3
 8006800:	f1b9 0f00 	cmp.w	r9, #0
 8006804:	dc33      	bgt.n	800686e <_printf_float+0x396>
 8006806:	f04f 0800 	mov.w	r8, #0
 800680a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800680e:	f104 0b1a 	add.w	fp, r4, #26
 8006812:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006814:	ebaa 0303 	sub.w	r3, sl, r3
 8006818:	eba3 0309 	sub.w	r3, r3, r9
 800681c:	4543      	cmp	r3, r8
 800681e:	f77f af79 	ble.w	8006714 <_printf_float+0x23c>
 8006822:	2301      	movs	r3, #1
 8006824:	465a      	mov	r2, fp
 8006826:	4631      	mov	r1, r6
 8006828:	4628      	mov	r0, r5
 800682a:	47b8      	blx	r7
 800682c:	3001      	adds	r0, #1
 800682e:	f43f aeae 	beq.w	800658e <_printf_float+0xb6>
 8006832:	f108 0801 	add.w	r8, r8, #1
 8006836:	e7ec      	b.n	8006812 <_printf_float+0x33a>
 8006838:	4642      	mov	r2, r8
 800683a:	4631      	mov	r1, r6
 800683c:	4628      	mov	r0, r5
 800683e:	47b8      	blx	r7
 8006840:	3001      	adds	r0, #1
 8006842:	d1c2      	bne.n	80067ca <_printf_float+0x2f2>
 8006844:	e6a3      	b.n	800658e <_printf_float+0xb6>
 8006846:	2301      	movs	r3, #1
 8006848:	4631      	mov	r1, r6
 800684a:	4628      	mov	r0, r5
 800684c:	9206      	str	r2, [sp, #24]
 800684e:	47b8      	blx	r7
 8006850:	3001      	adds	r0, #1
 8006852:	f43f ae9c 	beq.w	800658e <_printf_float+0xb6>
 8006856:	9a06      	ldr	r2, [sp, #24]
 8006858:	f10b 0b01 	add.w	fp, fp, #1
 800685c:	e7bb      	b.n	80067d6 <_printf_float+0x2fe>
 800685e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006862:	4631      	mov	r1, r6
 8006864:	4628      	mov	r0, r5
 8006866:	47b8      	blx	r7
 8006868:	3001      	adds	r0, #1
 800686a:	d1c0      	bne.n	80067ee <_printf_float+0x316>
 800686c:	e68f      	b.n	800658e <_printf_float+0xb6>
 800686e:	9a06      	ldr	r2, [sp, #24]
 8006870:	464b      	mov	r3, r9
 8006872:	4442      	add	r2, r8
 8006874:	4631      	mov	r1, r6
 8006876:	4628      	mov	r0, r5
 8006878:	47b8      	blx	r7
 800687a:	3001      	adds	r0, #1
 800687c:	d1c3      	bne.n	8006806 <_printf_float+0x32e>
 800687e:	e686      	b.n	800658e <_printf_float+0xb6>
 8006880:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006884:	f1ba 0f01 	cmp.w	sl, #1
 8006888:	dc01      	bgt.n	800688e <_printf_float+0x3b6>
 800688a:	07db      	lsls	r3, r3, #31
 800688c:	d536      	bpl.n	80068fc <_printf_float+0x424>
 800688e:	2301      	movs	r3, #1
 8006890:	4642      	mov	r2, r8
 8006892:	4631      	mov	r1, r6
 8006894:	4628      	mov	r0, r5
 8006896:	47b8      	blx	r7
 8006898:	3001      	adds	r0, #1
 800689a:	f43f ae78 	beq.w	800658e <_printf_float+0xb6>
 800689e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80068a2:	4631      	mov	r1, r6
 80068a4:	4628      	mov	r0, r5
 80068a6:	47b8      	blx	r7
 80068a8:	3001      	adds	r0, #1
 80068aa:	f43f ae70 	beq.w	800658e <_printf_float+0xb6>
 80068ae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80068b2:	2200      	movs	r2, #0
 80068b4:	2300      	movs	r3, #0
 80068b6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80068ba:	f7fa f90d 	bl	8000ad8 <__aeabi_dcmpeq>
 80068be:	b9c0      	cbnz	r0, 80068f2 <_printf_float+0x41a>
 80068c0:	4653      	mov	r3, sl
 80068c2:	f108 0201 	add.w	r2, r8, #1
 80068c6:	4631      	mov	r1, r6
 80068c8:	4628      	mov	r0, r5
 80068ca:	47b8      	blx	r7
 80068cc:	3001      	adds	r0, #1
 80068ce:	d10c      	bne.n	80068ea <_printf_float+0x412>
 80068d0:	e65d      	b.n	800658e <_printf_float+0xb6>
 80068d2:	2301      	movs	r3, #1
 80068d4:	465a      	mov	r2, fp
 80068d6:	4631      	mov	r1, r6
 80068d8:	4628      	mov	r0, r5
 80068da:	47b8      	blx	r7
 80068dc:	3001      	adds	r0, #1
 80068de:	f43f ae56 	beq.w	800658e <_printf_float+0xb6>
 80068e2:	f108 0801 	add.w	r8, r8, #1
 80068e6:	45d0      	cmp	r8, sl
 80068e8:	dbf3      	blt.n	80068d2 <_printf_float+0x3fa>
 80068ea:	464b      	mov	r3, r9
 80068ec:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80068f0:	e6df      	b.n	80066b2 <_printf_float+0x1da>
 80068f2:	f04f 0800 	mov.w	r8, #0
 80068f6:	f104 0b1a 	add.w	fp, r4, #26
 80068fa:	e7f4      	b.n	80068e6 <_printf_float+0x40e>
 80068fc:	2301      	movs	r3, #1
 80068fe:	4642      	mov	r2, r8
 8006900:	e7e1      	b.n	80068c6 <_printf_float+0x3ee>
 8006902:	2301      	movs	r3, #1
 8006904:	464a      	mov	r2, r9
 8006906:	4631      	mov	r1, r6
 8006908:	4628      	mov	r0, r5
 800690a:	47b8      	blx	r7
 800690c:	3001      	adds	r0, #1
 800690e:	f43f ae3e 	beq.w	800658e <_printf_float+0xb6>
 8006912:	f108 0801 	add.w	r8, r8, #1
 8006916:	68e3      	ldr	r3, [r4, #12]
 8006918:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800691a:	1a5b      	subs	r3, r3, r1
 800691c:	4543      	cmp	r3, r8
 800691e:	dcf0      	bgt.n	8006902 <_printf_float+0x42a>
 8006920:	e6fc      	b.n	800671c <_printf_float+0x244>
 8006922:	f04f 0800 	mov.w	r8, #0
 8006926:	f104 0919 	add.w	r9, r4, #25
 800692a:	e7f4      	b.n	8006916 <_printf_float+0x43e>

0800692c <_printf_common>:
 800692c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006930:	4616      	mov	r6, r2
 8006932:	4698      	mov	r8, r3
 8006934:	688a      	ldr	r2, [r1, #8]
 8006936:	690b      	ldr	r3, [r1, #16]
 8006938:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800693c:	4293      	cmp	r3, r2
 800693e:	bfb8      	it	lt
 8006940:	4613      	movlt	r3, r2
 8006942:	6033      	str	r3, [r6, #0]
 8006944:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006948:	4607      	mov	r7, r0
 800694a:	460c      	mov	r4, r1
 800694c:	b10a      	cbz	r2, 8006952 <_printf_common+0x26>
 800694e:	3301      	adds	r3, #1
 8006950:	6033      	str	r3, [r6, #0]
 8006952:	6823      	ldr	r3, [r4, #0]
 8006954:	0699      	lsls	r1, r3, #26
 8006956:	bf42      	ittt	mi
 8006958:	6833      	ldrmi	r3, [r6, #0]
 800695a:	3302      	addmi	r3, #2
 800695c:	6033      	strmi	r3, [r6, #0]
 800695e:	6825      	ldr	r5, [r4, #0]
 8006960:	f015 0506 	ands.w	r5, r5, #6
 8006964:	d106      	bne.n	8006974 <_printf_common+0x48>
 8006966:	f104 0a19 	add.w	sl, r4, #25
 800696a:	68e3      	ldr	r3, [r4, #12]
 800696c:	6832      	ldr	r2, [r6, #0]
 800696e:	1a9b      	subs	r3, r3, r2
 8006970:	42ab      	cmp	r3, r5
 8006972:	dc26      	bgt.n	80069c2 <_printf_common+0x96>
 8006974:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006978:	6822      	ldr	r2, [r4, #0]
 800697a:	3b00      	subs	r3, #0
 800697c:	bf18      	it	ne
 800697e:	2301      	movne	r3, #1
 8006980:	0692      	lsls	r2, r2, #26
 8006982:	d42b      	bmi.n	80069dc <_printf_common+0xb0>
 8006984:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006988:	4641      	mov	r1, r8
 800698a:	4638      	mov	r0, r7
 800698c:	47c8      	blx	r9
 800698e:	3001      	adds	r0, #1
 8006990:	d01e      	beq.n	80069d0 <_printf_common+0xa4>
 8006992:	6823      	ldr	r3, [r4, #0]
 8006994:	6922      	ldr	r2, [r4, #16]
 8006996:	f003 0306 	and.w	r3, r3, #6
 800699a:	2b04      	cmp	r3, #4
 800699c:	bf02      	ittt	eq
 800699e:	68e5      	ldreq	r5, [r4, #12]
 80069a0:	6833      	ldreq	r3, [r6, #0]
 80069a2:	1aed      	subeq	r5, r5, r3
 80069a4:	68a3      	ldr	r3, [r4, #8]
 80069a6:	bf0c      	ite	eq
 80069a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80069ac:	2500      	movne	r5, #0
 80069ae:	4293      	cmp	r3, r2
 80069b0:	bfc4      	itt	gt
 80069b2:	1a9b      	subgt	r3, r3, r2
 80069b4:	18ed      	addgt	r5, r5, r3
 80069b6:	2600      	movs	r6, #0
 80069b8:	341a      	adds	r4, #26
 80069ba:	42b5      	cmp	r5, r6
 80069bc:	d11a      	bne.n	80069f4 <_printf_common+0xc8>
 80069be:	2000      	movs	r0, #0
 80069c0:	e008      	b.n	80069d4 <_printf_common+0xa8>
 80069c2:	2301      	movs	r3, #1
 80069c4:	4652      	mov	r2, sl
 80069c6:	4641      	mov	r1, r8
 80069c8:	4638      	mov	r0, r7
 80069ca:	47c8      	blx	r9
 80069cc:	3001      	adds	r0, #1
 80069ce:	d103      	bne.n	80069d8 <_printf_common+0xac>
 80069d0:	f04f 30ff 	mov.w	r0, #4294967295
 80069d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069d8:	3501      	adds	r5, #1
 80069da:	e7c6      	b.n	800696a <_printf_common+0x3e>
 80069dc:	18e1      	adds	r1, r4, r3
 80069de:	1c5a      	adds	r2, r3, #1
 80069e0:	2030      	movs	r0, #48	@ 0x30
 80069e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80069e6:	4422      	add	r2, r4
 80069e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80069ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80069f0:	3302      	adds	r3, #2
 80069f2:	e7c7      	b.n	8006984 <_printf_common+0x58>
 80069f4:	2301      	movs	r3, #1
 80069f6:	4622      	mov	r2, r4
 80069f8:	4641      	mov	r1, r8
 80069fa:	4638      	mov	r0, r7
 80069fc:	47c8      	blx	r9
 80069fe:	3001      	adds	r0, #1
 8006a00:	d0e6      	beq.n	80069d0 <_printf_common+0xa4>
 8006a02:	3601      	adds	r6, #1
 8006a04:	e7d9      	b.n	80069ba <_printf_common+0x8e>
	...

08006a08 <_printf_i>:
 8006a08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a0c:	7e0f      	ldrb	r7, [r1, #24]
 8006a0e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006a10:	2f78      	cmp	r7, #120	@ 0x78
 8006a12:	4691      	mov	r9, r2
 8006a14:	4680      	mov	r8, r0
 8006a16:	460c      	mov	r4, r1
 8006a18:	469a      	mov	sl, r3
 8006a1a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006a1e:	d807      	bhi.n	8006a30 <_printf_i+0x28>
 8006a20:	2f62      	cmp	r7, #98	@ 0x62
 8006a22:	d80a      	bhi.n	8006a3a <_printf_i+0x32>
 8006a24:	2f00      	cmp	r7, #0
 8006a26:	f000 80d2 	beq.w	8006bce <_printf_i+0x1c6>
 8006a2a:	2f58      	cmp	r7, #88	@ 0x58
 8006a2c:	f000 80b9 	beq.w	8006ba2 <_printf_i+0x19a>
 8006a30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006a34:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006a38:	e03a      	b.n	8006ab0 <_printf_i+0xa8>
 8006a3a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006a3e:	2b15      	cmp	r3, #21
 8006a40:	d8f6      	bhi.n	8006a30 <_printf_i+0x28>
 8006a42:	a101      	add	r1, pc, #4	@ (adr r1, 8006a48 <_printf_i+0x40>)
 8006a44:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006a48:	08006aa1 	.word	0x08006aa1
 8006a4c:	08006ab5 	.word	0x08006ab5
 8006a50:	08006a31 	.word	0x08006a31
 8006a54:	08006a31 	.word	0x08006a31
 8006a58:	08006a31 	.word	0x08006a31
 8006a5c:	08006a31 	.word	0x08006a31
 8006a60:	08006ab5 	.word	0x08006ab5
 8006a64:	08006a31 	.word	0x08006a31
 8006a68:	08006a31 	.word	0x08006a31
 8006a6c:	08006a31 	.word	0x08006a31
 8006a70:	08006a31 	.word	0x08006a31
 8006a74:	08006bb5 	.word	0x08006bb5
 8006a78:	08006adf 	.word	0x08006adf
 8006a7c:	08006b6f 	.word	0x08006b6f
 8006a80:	08006a31 	.word	0x08006a31
 8006a84:	08006a31 	.word	0x08006a31
 8006a88:	08006bd7 	.word	0x08006bd7
 8006a8c:	08006a31 	.word	0x08006a31
 8006a90:	08006adf 	.word	0x08006adf
 8006a94:	08006a31 	.word	0x08006a31
 8006a98:	08006a31 	.word	0x08006a31
 8006a9c:	08006b77 	.word	0x08006b77
 8006aa0:	6833      	ldr	r3, [r6, #0]
 8006aa2:	1d1a      	adds	r2, r3, #4
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	6032      	str	r2, [r6, #0]
 8006aa8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006aac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006ab0:	2301      	movs	r3, #1
 8006ab2:	e09d      	b.n	8006bf0 <_printf_i+0x1e8>
 8006ab4:	6833      	ldr	r3, [r6, #0]
 8006ab6:	6820      	ldr	r0, [r4, #0]
 8006ab8:	1d19      	adds	r1, r3, #4
 8006aba:	6031      	str	r1, [r6, #0]
 8006abc:	0606      	lsls	r6, r0, #24
 8006abe:	d501      	bpl.n	8006ac4 <_printf_i+0xbc>
 8006ac0:	681d      	ldr	r5, [r3, #0]
 8006ac2:	e003      	b.n	8006acc <_printf_i+0xc4>
 8006ac4:	0645      	lsls	r5, r0, #25
 8006ac6:	d5fb      	bpl.n	8006ac0 <_printf_i+0xb8>
 8006ac8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006acc:	2d00      	cmp	r5, #0
 8006ace:	da03      	bge.n	8006ad8 <_printf_i+0xd0>
 8006ad0:	232d      	movs	r3, #45	@ 0x2d
 8006ad2:	426d      	negs	r5, r5
 8006ad4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ad8:	4859      	ldr	r0, [pc, #356]	@ (8006c40 <_printf_i+0x238>)
 8006ada:	230a      	movs	r3, #10
 8006adc:	e011      	b.n	8006b02 <_printf_i+0xfa>
 8006ade:	6821      	ldr	r1, [r4, #0]
 8006ae0:	6833      	ldr	r3, [r6, #0]
 8006ae2:	0608      	lsls	r0, r1, #24
 8006ae4:	f853 5b04 	ldr.w	r5, [r3], #4
 8006ae8:	d402      	bmi.n	8006af0 <_printf_i+0xe8>
 8006aea:	0649      	lsls	r1, r1, #25
 8006aec:	bf48      	it	mi
 8006aee:	b2ad      	uxthmi	r5, r5
 8006af0:	2f6f      	cmp	r7, #111	@ 0x6f
 8006af2:	4853      	ldr	r0, [pc, #332]	@ (8006c40 <_printf_i+0x238>)
 8006af4:	6033      	str	r3, [r6, #0]
 8006af6:	bf14      	ite	ne
 8006af8:	230a      	movne	r3, #10
 8006afa:	2308      	moveq	r3, #8
 8006afc:	2100      	movs	r1, #0
 8006afe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006b02:	6866      	ldr	r6, [r4, #4]
 8006b04:	60a6      	str	r6, [r4, #8]
 8006b06:	2e00      	cmp	r6, #0
 8006b08:	bfa2      	ittt	ge
 8006b0a:	6821      	ldrge	r1, [r4, #0]
 8006b0c:	f021 0104 	bicge.w	r1, r1, #4
 8006b10:	6021      	strge	r1, [r4, #0]
 8006b12:	b90d      	cbnz	r5, 8006b18 <_printf_i+0x110>
 8006b14:	2e00      	cmp	r6, #0
 8006b16:	d04b      	beq.n	8006bb0 <_printf_i+0x1a8>
 8006b18:	4616      	mov	r6, r2
 8006b1a:	fbb5 f1f3 	udiv	r1, r5, r3
 8006b1e:	fb03 5711 	mls	r7, r3, r1, r5
 8006b22:	5dc7      	ldrb	r7, [r0, r7]
 8006b24:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006b28:	462f      	mov	r7, r5
 8006b2a:	42bb      	cmp	r3, r7
 8006b2c:	460d      	mov	r5, r1
 8006b2e:	d9f4      	bls.n	8006b1a <_printf_i+0x112>
 8006b30:	2b08      	cmp	r3, #8
 8006b32:	d10b      	bne.n	8006b4c <_printf_i+0x144>
 8006b34:	6823      	ldr	r3, [r4, #0]
 8006b36:	07df      	lsls	r7, r3, #31
 8006b38:	d508      	bpl.n	8006b4c <_printf_i+0x144>
 8006b3a:	6923      	ldr	r3, [r4, #16]
 8006b3c:	6861      	ldr	r1, [r4, #4]
 8006b3e:	4299      	cmp	r1, r3
 8006b40:	bfde      	ittt	le
 8006b42:	2330      	movle	r3, #48	@ 0x30
 8006b44:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006b48:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006b4c:	1b92      	subs	r2, r2, r6
 8006b4e:	6122      	str	r2, [r4, #16]
 8006b50:	f8cd a000 	str.w	sl, [sp]
 8006b54:	464b      	mov	r3, r9
 8006b56:	aa03      	add	r2, sp, #12
 8006b58:	4621      	mov	r1, r4
 8006b5a:	4640      	mov	r0, r8
 8006b5c:	f7ff fee6 	bl	800692c <_printf_common>
 8006b60:	3001      	adds	r0, #1
 8006b62:	d14a      	bne.n	8006bfa <_printf_i+0x1f2>
 8006b64:	f04f 30ff 	mov.w	r0, #4294967295
 8006b68:	b004      	add	sp, #16
 8006b6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b6e:	6823      	ldr	r3, [r4, #0]
 8006b70:	f043 0320 	orr.w	r3, r3, #32
 8006b74:	6023      	str	r3, [r4, #0]
 8006b76:	4833      	ldr	r0, [pc, #204]	@ (8006c44 <_printf_i+0x23c>)
 8006b78:	2778      	movs	r7, #120	@ 0x78
 8006b7a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006b7e:	6823      	ldr	r3, [r4, #0]
 8006b80:	6831      	ldr	r1, [r6, #0]
 8006b82:	061f      	lsls	r7, r3, #24
 8006b84:	f851 5b04 	ldr.w	r5, [r1], #4
 8006b88:	d402      	bmi.n	8006b90 <_printf_i+0x188>
 8006b8a:	065f      	lsls	r7, r3, #25
 8006b8c:	bf48      	it	mi
 8006b8e:	b2ad      	uxthmi	r5, r5
 8006b90:	6031      	str	r1, [r6, #0]
 8006b92:	07d9      	lsls	r1, r3, #31
 8006b94:	bf44      	itt	mi
 8006b96:	f043 0320 	orrmi.w	r3, r3, #32
 8006b9a:	6023      	strmi	r3, [r4, #0]
 8006b9c:	b11d      	cbz	r5, 8006ba6 <_printf_i+0x19e>
 8006b9e:	2310      	movs	r3, #16
 8006ba0:	e7ac      	b.n	8006afc <_printf_i+0xf4>
 8006ba2:	4827      	ldr	r0, [pc, #156]	@ (8006c40 <_printf_i+0x238>)
 8006ba4:	e7e9      	b.n	8006b7a <_printf_i+0x172>
 8006ba6:	6823      	ldr	r3, [r4, #0]
 8006ba8:	f023 0320 	bic.w	r3, r3, #32
 8006bac:	6023      	str	r3, [r4, #0]
 8006bae:	e7f6      	b.n	8006b9e <_printf_i+0x196>
 8006bb0:	4616      	mov	r6, r2
 8006bb2:	e7bd      	b.n	8006b30 <_printf_i+0x128>
 8006bb4:	6833      	ldr	r3, [r6, #0]
 8006bb6:	6825      	ldr	r5, [r4, #0]
 8006bb8:	6961      	ldr	r1, [r4, #20]
 8006bba:	1d18      	adds	r0, r3, #4
 8006bbc:	6030      	str	r0, [r6, #0]
 8006bbe:	062e      	lsls	r6, r5, #24
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	d501      	bpl.n	8006bc8 <_printf_i+0x1c0>
 8006bc4:	6019      	str	r1, [r3, #0]
 8006bc6:	e002      	b.n	8006bce <_printf_i+0x1c6>
 8006bc8:	0668      	lsls	r0, r5, #25
 8006bca:	d5fb      	bpl.n	8006bc4 <_printf_i+0x1bc>
 8006bcc:	8019      	strh	r1, [r3, #0]
 8006bce:	2300      	movs	r3, #0
 8006bd0:	6123      	str	r3, [r4, #16]
 8006bd2:	4616      	mov	r6, r2
 8006bd4:	e7bc      	b.n	8006b50 <_printf_i+0x148>
 8006bd6:	6833      	ldr	r3, [r6, #0]
 8006bd8:	1d1a      	adds	r2, r3, #4
 8006bda:	6032      	str	r2, [r6, #0]
 8006bdc:	681e      	ldr	r6, [r3, #0]
 8006bde:	6862      	ldr	r2, [r4, #4]
 8006be0:	2100      	movs	r1, #0
 8006be2:	4630      	mov	r0, r6
 8006be4:	f7f9 fafc 	bl	80001e0 <memchr>
 8006be8:	b108      	cbz	r0, 8006bee <_printf_i+0x1e6>
 8006bea:	1b80      	subs	r0, r0, r6
 8006bec:	6060      	str	r0, [r4, #4]
 8006bee:	6863      	ldr	r3, [r4, #4]
 8006bf0:	6123      	str	r3, [r4, #16]
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006bf8:	e7aa      	b.n	8006b50 <_printf_i+0x148>
 8006bfa:	6923      	ldr	r3, [r4, #16]
 8006bfc:	4632      	mov	r2, r6
 8006bfe:	4649      	mov	r1, r9
 8006c00:	4640      	mov	r0, r8
 8006c02:	47d0      	blx	sl
 8006c04:	3001      	adds	r0, #1
 8006c06:	d0ad      	beq.n	8006b64 <_printf_i+0x15c>
 8006c08:	6823      	ldr	r3, [r4, #0]
 8006c0a:	079b      	lsls	r3, r3, #30
 8006c0c:	d413      	bmi.n	8006c36 <_printf_i+0x22e>
 8006c0e:	68e0      	ldr	r0, [r4, #12]
 8006c10:	9b03      	ldr	r3, [sp, #12]
 8006c12:	4298      	cmp	r0, r3
 8006c14:	bfb8      	it	lt
 8006c16:	4618      	movlt	r0, r3
 8006c18:	e7a6      	b.n	8006b68 <_printf_i+0x160>
 8006c1a:	2301      	movs	r3, #1
 8006c1c:	4632      	mov	r2, r6
 8006c1e:	4649      	mov	r1, r9
 8006c20:	4640      	mov	r0, r8
 8006c22:	47d0      	blx	sl
 8006c24:	3001      	adds	r0, #1
 8006c26:	d09d      	beq.n	8006b64 <_printf_i+0x15c>
 8006c28:	3501      	adds	r5, #1
 8006c2a:	68e3      	ldr	r3, [r4, #12]
 8006c2c:	9903      	ldr	r1, [sp, #12]
 8006c2e:	1a5b      	subs	r3, r3, r1
 8006c30:	42ab      	cmp	r3, r5
 8006c32:	dcf2      	bgt.n	8006c1a <_printf_i+0x212>
 8006c34:	e7eb      	b.n	8006c0e <_printf_i+0x206>
 8006c36:	2500      	movs	r5, #0
 8006c38:	f104 0619 	add.w	r6, r4, #25
 8006c3c:	e7f5      	b.n	8006c2a <_printf_i+0x222>
 8006c3e:	bf00      	nop
 8006c40:	0800914a 	.word	0x0800914a
 8006c44:	0800915b 	.word	0x0800915b

08006c48 <std>:
 8006c48:	2300      	movs	r3, #0
 8006c4a:	b510      	push	{r4, lr}
 8006c4c:	4604      	mov	r4, r0
 8006c4e:	e9c0 3300 	strd	r3, r3, [r0]
 8006c52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006c56:	6083      	str	r3, [r0, #8]
 8006c58:	8181      	strh	r1, [r0, #12]
 8006c5a:	6643      	str	r3, [r0, #100]	@ 0x64
 8006c5c:	81c2      	strh	r2, [r0, #14]
 8006c5e:	6183      	str	r3, [r0, #24]
 8006c60:	4619      	mov	r1, r3
 8006c62:	2208      	movs	r2, #8
 8006c64:	305c      	adds	r0, #92	@ 0x5c
 8006c66:	f000 f914 	bl	8006e92 <memset>
 8006c6a:	4b0d      	ldr	r3, [pc, #52]	@ (8006ca0 <std+0x58>)
 8006c6c:	6263      	str	r3, [r4, #36]	@ 0x24
 8006c6e:	4b0d      	ldr	r3, [pc, #52]	@ (8006ca4 <std+0x5c>)
 8006c70:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006c72:	4b0d      	ldr	r3, [pc, #52]	@ (8006ca8 <std+0x60>)
 8006c74:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006c76:	4b0d      	ldr	r3, [pc, #52]	@ (8006cac <std+0x64>)
 8006c78:	6323      	str	r3, [r4, #48]	@ 0x30
 8006c7a:	4b0d      	ldr	r3, [pc, #52]	@ (8006cb0 <std+0x68>)
 8006c7c:	6224      	str	r4, [r4, #32]
 8006c7e:	429c      	cmp	r4, r3
 8006c80:	d006      	beq.n	8006c90 <std+0x48>
 8006c82:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006c86:	4294      	cmp	r4, r2
 8006c88:	d002      	beq.n	8006c90 <std+0x48>
 8006c8a:	33d0      	adds	r3, #208	@ 0xd0
 8006c8c:	429c      	cmp	r4, r3
 8006c8e:	d105      	bne.n	8006c9c <std+0x54>
 8006c90:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006c94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c98:	f000 b978 	b.w	8006f8c <__retarget_lock_init_recursive>
 8006c9c:	bd10      	pop	{r4, pc}
 8006c9e:	bf00      	nop
 8006ca0:	08006e0d 	.word	0x08006e0d
 8006ca4:	08006e2f 	.word	0x08006e2f
 8006ca8:	08006e67 	.word	0x08006e67
 8006cac:	08006e8b 	.word	0x08006e8b
 8006cb0:	200003b0 	.word	0x200003b0

08006cb4 <stdio_exit_handler>:
 8006cb4:	4a02      	ldr	r2, [pc, #8]	@ (8006cc0 <stdio_exit_handler+0xc>)
 8006cb6:	4903      	ldr	r1, [pc, #12]	@ (8006cc4 <stdio_exit_handler+0x10>)
 8006cb8:	4803      	ldr	r0, [pc, #12]	@ (8006cc8 <stdio_exit_handler+0x14>)
 8006cba:	f000 b869 	b.w	8006d90 <_fwalk_sglue>
 8006cbe:	bf00      	nop
 8006cc0:	2000000c 	.word	0x2000000c
 8006cc4:	080088ed 	.word	0x080088ed
 8006cc8:	2000001c 	.word	0x2000001c

08006ccc <cleanup_stdio>:
 8006ccc:	6841      	ldr	r1, [r0, #4]
 8006cce:	4b0c      	ldr	r3, [pc, #48]	@ (8006d00 <cleanup_stdio+0x34>)
 8006cd0:	4299      	cmp	r1, r3
 8006cd2:	b510      	push	{r4, lr}
 8006cd4:	4604      	mov	r4, r0
 8006cd6:	d001      	beq.n	8006cdc <cleanup_stdio+0x10>
 8006cd8:	f001 fe08 	bl	80088ec <_fflush_r>
 8006cdc:	68a1      	ldr	r1, [r4, #8]
 8006cde:	4b09      	ldr	r3, [pc, #36]	@ (8006d04 <cleanup_stdio+0x38>)
 8006ce0:	4299      	cmp	r1, r3
 8006ce2:	d002      	beq.n	8006cea <cleanup_stdio+0x1e>
 8006ce4:	4620      	mov	r0, r4
 8006ce6:	f001 fe01 	bl	80088ec <_fflush_r>
 8006cea:	68e1      	ldr	r1, [r4, #12]
 8006cec:	4b06      	ldr	r3, [pc, #24]	@ (8006d08 <cleanup_stdio+0x3c>)
 8006cee:	4299      	cmp	r1, r3
 8006cf0:	d004      	beq.n	8006cfc <cleanup_stdio+0x30>
 8006cf2:	4620      	mov	r0, r4
 8006cf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cf8:	f001 bdf8 	b.w	80088ec <_fflush_r>
 8006cfc:	bd10      	pop	{r4, pc}
 8006cfe:	bf00      	nop
 8006d00:	200003b0 	.word	0x200003b0
 8006d04:	20000418 	.word	0x20000418
 8006d08:	20000480 	.word	0x20000480

08006d0c <global_stdio_init.part.0>:
 8006d0c:	b510      	push	{r4, lr}
 8006d0e:	4b0b      	ldr	r3, [pc, #44]	@ (8006d3c <global_stdio_init.part.0+0x30>)
 8006d10:	4c0b      	ldr	r4, [pc, #44]	@ (8006d40 <global_stdio_init.part.0+0x34>)
 8006d12:	4a0c      	ldr	r2, [pc, #48]	@ (8006d44 <global_stdio_init.part.0+0x38>)
 8006d14:	601a      	str	r2, [r3, #0]
 8006d16:	4620      	mov	r0, r4
 8006d18:	2200      	movs	r2, #0
 8006d1a:	2104      	movs	r1, #4
 8006d1c:	f7ff ff94 	bl	8006c48 <std>
 8006d20:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006d24:	2201      	movs	r2, #1
 8006d26:	2109      	movs	r1, #9
 8006d28:	f7ff ff8e 	bl	8006c48 <std>
 8006d2c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006d30:	2202      	movs	r2, #2
 8006d32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d36:	2112      	movs	r1, #18
 8006d38:	f7ff bf86 	b.w	8006c48 <std>
 8006d3c:	200004e8 	.word	0x200004e8
 8006d40:	200003b0 	.word	0x200003b0
 8006d44:	08006cb5 	.word	0x08006cb5

08006d48 <__sfp_lock_acquire>:
 8006d48:	4801      	ldr	r0, [pc, #4]	@ (8006d50 <__sfp_lock_acquire+0x8>)
 8006d4a:	f000 b920 	b.w	8006f8e <__retarget_lock_acquire_recursive>
 8006d4e:	bf00      	nop
 8006d50:	200004f1 	.word	0x200004f1

08006d54 <__sfp_lock_release>:
 8006d54:	4801      	ldr	r0, [pc, #4]	@ (8006d5c <__sfp_lock_release+0x8>)
 8006d56:	f000 b91b 	b.w	8006f90 <__retarget_lock_release_recursive>
 8006d5a:	bf00      	nop
 8006d5c:	200004f1 	.word	0x200004f1

08006d60 <__sinit>:
 8006d60:	b510      	push	{r4, lr}
 8006d62:	4604      	mov	r4, r0
 8006d64:	f7ff fff0 	bl	8006d48 <__sfp_lock_acquire>
 8006d68:	6a23      	ldr	r3, [r4, #32]
 8006d6a:	b11b      	cbz	r3, 8006d74 <__sinit+0x14>
 8006d6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d70:	f7ff bff0 	b.w	8006d54 <__sfp_lock_release>
 8006d74:	4b04      	ldr	r3, [pc, #16]	@ (8006d88 <__sinit+0x28>)
 8006d76:	6223      	str	r3, [r4, #32]
 8006d78:	4b04      	ldr	r3, [pc, #16]	@ (8006d8c <__sinit+0x2c>)
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d1f5      	bne.n	8006d6c <__sinit+0xc>
 8006d80:	f7ff ffc4 	bl	8006d0c <global_stdio_init.part.0>
 8006d84:	e7f2      	b.n	8006d6c <__sinit+0xc>
 8006d86:	bf00      	nop
 8006d88:	08006ccd 	.word	0x08006ccd
 8006d8c:	200004e8 	.word	0x200004e8

08006d90 <_fwalk_sglue>:
 8006d90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d94:	4607      	mov	r7, r0
 8006d96:	4688      	mov	r8, r1
 8006d98:	4614      	mov	r4, r2
 8006d9a:	2600      	movs	r6, #0
 8006d9c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006da0:	f1b9 0901 	subs.w	r9, r9, #1
 8006da4:	d505      	bpl.n	8006db2 <_fwalk_sglue+0x22>
 8006da6:	6824      	ldr	r4, [r4, #0]
 8006da8:	2c00      	cmp	r4, #0
 8006daa:	d1f7      	bne.n	8006d9c <_fwalk_sglue+0xc>
 8006dac:	4630      	mov	r0, r6
 8006dae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006db2:	89ab      	ldrh	r3, [r5, #12]
 8006db4:	2b01      	cmp	r3, #1
 8006db6:	d907      	bls.n	8006dc8 <_fwalk_sglue+0x38>
 8006db8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006dbc:	3301      	adds	r3, #1
 8006dbe:	d003      	beq.n	8006dc8 <_fwalk_sglue+0x38>
 8006dc0:	4629      	mov	r1, r5
 8006dc2:	4638      	mov	r0, r7
 8006dc4:	47c0      	blx	r8
 8006dc6:	4306      	orrs	r6, r0
 8006dc8:	3568      	adds	r5, #104	@ 0x68
 8006dca:	e7e9      	b.n	8006da0 <_fwalk_sglue+0x10>

08006dcc <siprintf>:
 8006dcc:	b40e      	push	{r1, r2, r3}
 8006dce:	b500      	push	{lr}
 8006dd0:	b09c      	sub	sp, #112	@ 0x70
 8006dd2:	ab1d      	add	r3, sp, #116	@ 0x74
 8006dd4:	9002      	str	r0, [sp, #8]
 8006dd6:	9006      	str	r0, [sp, #24]
 8006dd8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006ddc:	4809      	ldr	r0, [pc, #36]	@ (8006e04 <siprintf+0x38>)
 8006dde:	9107      	str	r1, [sp, #28]
 8006de0:	9104      	str	r1, [sp, #16]
 8006de2:	4909      	ldr	r1, [pc, #36]	@ (8006e08 <siprintf+0x3c>)
 8006de4:	f853 2b04 	ldr.w	r2, [r3], #4
 8006de8:	9105      	str	r1, [sp, #20]
 8006dea:	6800      	ldr	r0, [r0, #0]
 8006dec:	9301      	str	r3, [sp, #4]
 8006dee:	a902      	add	r1, sp, #8
 8006df0:	f001 fbfc 	bl	80085ec <_svfiprintf_r>
 8006df4:	9b02      	ldr	r3, [sp, #8]
 8006df6:	2200      	movs	r2, #0
 8006df8:	701a      	strb	r2, [r3, #0]
 8006dfa:	b01c      	add	sp, #112	@ 0x70
 8006dfc:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e00:	b003      	add	sp, #12
 8006e02:	4770      	bx	lr
 8006e04:	20000018 	.word	0x20000018
 8006e08:	ffff0208 	.word	0xffff0208

08006e0c <__sread>:
 8006e0c:	b510      	push	{r4, lr}
 8006e0e:	460c      	mov	r4, r1
 8006e10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e14:	f000 f86c 	bl	8006ef0 <_read_r>
 8006e18:	2800      	cmp	r0, #0
 8006e1a:	bfab      	itete	ge
 8006e1c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006e1e:	89a3      	ldrhlt	r3, [r4, #12]
 8006e20:	181b      	addge	r3, r3, r0
 8006e22:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006e26:	bfac      	ite	ge
 8006e28:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006e2a:	81a3      	strhlt	r3, [r4, #12]
 8006e2c:	bd10      	pop	{r4, pc}

08006e2e <__swrite>:
 8006e2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e32:	461f      	mov	r7, r3
 8006e34:	898b      	ldrh	r3, [r1, #12]
 8006e36:	05db      	lsls	r3, r3, #23
 8006e38:	4605      	mov	r5, r0
 8006e3a:	460c      	mov	r4, r1
 8006e3c:	4616      	mov	r6, r2
 8006e3e:	d505      	bpl.n	8006e4c <__swrite+0x1e>
 8006e40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e44:	2302      	movs	r3, #2
 8006e46:	2200      	movs	r2, #0
 8006e48:	f000 f840 	bl	8006ecc <_lseek_r>
 8006e4c:	89a3      	ldrh	r3, [r4, #12]
 8006e4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e52:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006e56:	81a3      	strh	r3, [r4, #12]
 8006e58:	4632      	mov	r2, r6
 8006e5a:	463b      	mov	r3, r7
 8006e5c:	4628      	mov	r0, r5
 8006e5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006e62:	f000 b857 	b.w	8006f14 <_write_r>

08006e66 <__sseek>:
 8006e66:	b510      	push	{r4, lr}
 8006e68:	460c      	mov	r4, r1
 8006e6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e6e:	f000 f82d 	bl	8006ecc <_lseek_r>
 8006e72:	1c43      	adds	r3, r0, #1
 8006e74:	89a3      	ldrh	r3, [r4, #12]
 8006e76:	bf15      	itete	ne
 8006e78:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006e7a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006e7e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006e82:	81a3      	strheq	r3, [r4, #12]
 8006e84:	bf18      	it	ne
 8006e86:	81a3      	strhne	r3, [r4, #12]
 8006e88:	bd10      	pop	{r4, pc}

08006e8a <__sclose>:
 8006e8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e8e:	f000 b80d 	b.w	8006eac <_close_r>

08006e92 <memset>:
 8006e92:	4402      	add	r2, r0
 8006e94:	4603      	mov	r3, r0
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d100      	bne.n	8006e9c <memset+0xa>
 8006e9a:	4770      	bx	lr
 8006e9c:	f803 1b01 	strb.w	r1, [r3], #1
 8006ea0:	e7f9      	b.n	8006e96 <memset+0x4>
	...

08006ea4 <_localeconv_r>:
 8006ea4:	4800      	ldr	r0, [pc, #0]	@ (8006ea8 <_localeconv_r+0x4>)
 8006ea6:	4770      	bx	lr
 8006ea8:	20000158 	.word	0x20000158

08006eac <_close_r>:
 8006eac:	b538      	push	{r3, r4, r5, lr}
 8006eae:	4d06      	ldr	r5, [pc, #24]	@ (8006ec8 <_close_r+0x1c>)
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	4604      	mov	r4, r0
 8006eb4:	4608      	mov	r0, r1
 8006eb6:	602b      	str	r3, [r5, #0]
 8006eb8:	f7fa fb1e 	bl	80014f8 <_close>
 8006ebc:	1c43      	adds	r3, r0, #1
 8006ebe:	d102      	bne.n	8006ec6 <_close_r+0x1a>
 8006ec0:	682b      	ldr	r3, [r5, #0]
 8006ec2:	b103      	cbz	r3, 8006ec6 <_close_r+0x1a>
 8006ec4:	6023      	str	r3, [r4, #0]
 8006ec6:	bd38      	pop	{r3, r4, r5, pc}
 8006ec8:	200004ec 	.word	0x200004ec

08006ecc <_lseek_r>:
 8006ecc:	b538      	push	{r3, r4, r5, lr}
 8006ece:	4d07      	ldr	r5, [pc, #28]	@ (8006eec <_lseek_r+0x20>)
 8006ed0:	4604      	mov	r4, r0
 8006ed2:	4608      	mov	r0, r1
 8006ed4:	4611      	mov	r1, r2
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	602a      	str	r2, [r5, #0]
 8006eda:	461a      	mov	r2, r3
 8006edc:	f7fa fb33 	bl	8001546 <_lseek>
 8006ee0:	1c43      	adds	r3, r0, #1
 8006ee2:	d102      	bne.n	8006eea <_lseek_r+0x1e>
 8006ee4:	682b      	ldr	r3, [r5, #0]
 8006ee6:	b103      	cbz	r3, 8006eea <_lseek_r+0x1e>
 8006ee8:	6023      	str	r3, [r4, #0]
 8006eea:	bd38      	pop	{r3, r4, r5, pc}
 8006eec:	200004ec 	.word	0x200004ec

08006ef0 <_read_r>:
 8006ef0:	b538      	push	{r3, r4, r5, lr}
 8006ef2:	4d07      	ldr	r5, [pc, #28]	@ (8006f10 <_read_r+0x20>)
 8006ef4:	4604      	mov	r4, r0
 8006ef6:	4608      	mov	r0, r1
 8006ef8:	4611      	mov	r1, r2
 8006efa:	2200      	movs	r2, #0
 8006efc:	602a      	str	r2, [r5, #0]
 8006efe:	461a      	mov	r2, r3
 8006f00:	f7fa fac1 	bl	8001486 <_read>
 8006f04:	1c43      	adds	r3, r0, #1
 8006f06:	d102      	bne.n	8006f0e <_read_r+0x1e>
 8006f08:	682b      	ldr	r3, [r5, #0]
 8006f0a:	b103      	cbz	r3, 8006f0e <_read_r+0x1e>
 8006f0c:	6023      	str	r3, [r4, #0]
 8006f0e:	bd38      	pop	{r3, r4, r5, pc}
 8006f10:	200004ec 	.word	0x200004ec

08006f14 <_write_r>:
 8006f14:	b538      	push	{r3, r4, r5, lr}
 8006f16:	4d07      	ldr	r5, [pc, #28]	@ (8006f34 <_write_r+0x20>)
 8006f18:	4604      	mov	r4, r0
 8006f1a:	4608      	mov	r0, r1
 8006f1c:	4611      	mov	r1, r2
 8006f1e:	2200      	movs	r2, #0
 8006f20:	602a      	str	r2, [r5, #0]
 8006f22:	461a      	mov	r2, r3
 8006f24:	f7fa facc 	bl	80014c0 <_write>
 8006f28:	1c43      	adds	r3, r0, #1
 8006f2a:	d102      	bne.n	8006f32 <_write_r+0x1e>
 8006f2c:	682b      	ldr	r3, [r5, #0]
 8006f2e:	b103      	cbz	r3, 8006f32 <_write_r+0x1e>
 8006f30:	6023      	str	r3, [r4, #0]
 8006f32:	bd38      	pop	{r3, r4, r5, pc}
 8006f34:	200004ec 	.word	0x200004ec

08006f38 <__errno>:
 8006f38:	4b01      	ldr	r3, [pc, #4]	@ (8006f40 <__errno+0x8>)
 8006f3a:	6818      	ldr	r0, [r3, #0]
 8006f3c:	4770      	bx	lr
 8006f3e:	bf00      	nop
 8006f40:	20000018 	.word	0x20000018

08006f44 <__libc_init_array>:
 8006f44:	b570      	push	{r4, r5, r6, lr}
 8006f46:	4d0d      	ldr	r5, [pc, #52]	@ (8006f7c <__libc_init_array+0x38>)
 8006f48:	4c0d      	ldr	r4, [pc, #52]	@ (8006f80 <__libc_init_array+0x3c>)
 8006f4a:	1b64      	subs	r4, r4, r5
 8006f4c:	10a4      	asrs	r4, r4, #2
 8006f4e:	2600      	movs	r6, #0
 8006f50:	42a6      	cmp	r6, r4
 8006f52:	d109      	bne.n	8006f68 <__libc_init_array+0x24>
 8006f54:	4d0b      	ldr	r5, [pc, #44]	@ (8006f84 <__libc_init_array+0x40>)
 8006f56:	4c0c      	ldr	r4, [pc, #48]	@ (8006f88 <__libc_init_array+0x44>)
 8006f58:	f002 f866 	bl	8009028 <_init>
 8006f5c:	1b64      	subs	r4, r4, r5
 8006f5e:	10a4      	asrs	r4, r4, #2
 8006f60:	2600      	movs	r6, #0
 8006f62:	42a6      	cmp	r6, r4
 8006f64:	d105      	bne.n	8006f72 <__libc_init_array+0x2e>
 8006f66:	bd70      	pop	{r4, r5, r6, pc}
 8006f68:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f6c:	4798      	blx	r3
 8006f6e:	3601      	adds	r6, #1
 8006f70:	e7ee      	b.n	8006f50 <__libc_init_array+0xc>
 8006f72:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f76:	4798      	blx	r3
 8006f78:	3601      	adds	r6, #1
 8006f7a:	e7f2      	b.n	8006f62 <__libc_init_array+0x1e>
 8006f7c:	080094b0 	.word	0x080094b0
 8006f80:	080094b0 	.word	0x080094b0
 8006f84:	080094b0 	.word	0x080094b0
 8006f88:	080094b4 	.word	0x080094b4

08006f8c <__retarget_lock_init_recursive>:
 8006f8c:	4770      	bx	lr

08006f8e <__retarget_lock_acquire_recursive>:
 8006f8e:	4770      	bx	lr

08006f90 <__retarget_lock_release_recursive>:
 8006f90:	4770      	bx	lr

08006f92 <quorem>:
 8006f92:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f96:	6903      	ldr	r3, [r0, #16]
 8006f98:	690c      	ldr	r4, [r1, #16]
 8006f9a:	42a3      	cmp	r3, r4
 8006f9c:	4607      	mov	r7, r0
 8006f9e:	db7e      	blt.n	800709e <quorem+0x10c>
 8006fa0:	3c01      	subs	r4, #1
 8006fa2:	f101 0814 	add.w	r8, r1, #20
 8006fa6:	00a3      	lsls	r3, r4, #2
 8006fa8:	f100 0514 	add.w	r5, r0, #20
 8006fac:	9300      	str	r3, [sp, #0]
 8006fae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006fb2:	9301      	str	r3, [sp, #4]
 8006fb4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006fb8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006fbc:	3301      	adds	r3, #1
 8006fbe:	429a      	cmp	r2, r3
 8006fc0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006fc4:	fbb2 f6f3 	udiv	r6, r2, r3
 8006fc8:	d32e      	bcc.n	8007028 <quorem+0x96>
 8006fca:	f04f 0a00 	mov.w	sl, #0
 8006fce:	46c4      	mov	ip, r8
 8006fd0:	46ae      	mov	lr, r5
 8006fd2:	46d3      	mov	fp, sl
 8006fd4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006fd8:	b298      	uxth	r0, r3
 8006fda:	fb06 a000 	mla	r0, r6, r0, sl
 8006fde:	0c02      	lsrs	r2, r0, #16
 8006fe0:	0c1b      	lsrs	r3, r3, #16
 8006fe2:	fb06 2303 	mla	r3, r6, r3, r2
 8006fe6:	f8de 2000 	ldr.w	r2, [lr]
 8006fea:	b280      	uxth	r0, r0
 8006fec:	b292      	uxth	r2, r2
 8006fee:	1a12      	subs	r2, r2, r0
 8006ff0:	445a      	add	r2, fp
 8006ff2:	f8de 0000 	ldr.w	r0, [lr]
 8006ff6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006ffa:	b29b      	uxth	r3, r3
 8006ffc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007000:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007004:	b292      	uxth	r2, r2
 8007006:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800700a:	45e1      	cmp	r9, ip
 800700c:	f84e 2b04 	str.w	r2, [lr], #4
 8007010:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007014:	d2de      	bcs.n	8006fd4 <quorem+0x42>
 8007016:	9b00      	ldr	r3, [sp, #0]
 8007018:	58eb      	ldr	r3, [r5, r3]
 800701a:	b92b      	cbnz	r3, 8007028 <quorem+0x96>
 800701c:	9b01      	ldr	r3, [sp, #4]
 800701e:	3b04      	subs	r3, #4
 8007020:	429d      	cmp	r5, r3
 8007022:	461a      	mov	r2, r3
 8007024:	d32f      	bcc.n	8007086 <quorem+0xf4>
 8007026:	613c      	str	r4, [r7, #16]
 8007028:	4638      	mov	r0, r7
 800702a:	f001 f97b 	bl	8008324 <__mcmp>
 800702e:	2800      	cmp	r0, #0
 8007030:	db25      	blt.n	800707e <quorem+0xec>
 8007032:	4629      	mov	r1, r5
 8007034:	2000      	movs	r0, #0
 8007036:	f858 2b04 	ldr.w	r2, [r8], #4
 800703a:	f8d1 c000 	ldr.w	ip, [r1]
 800703e:	fa1f fe82 	uxth.w	lr, r2
 8007042:	fa1f f38c 	uxth.w	r3, ip
 8007046:	eba3 030e 	sub.w	r3, r3, lr
 800704a:	4403      	add	r3, r0
 800704c:	0c12      	lsrs	r2, r2, #16
 800704e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007052:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007056:	b29b      	uxth	r3, r3
 8007058:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800705c:	45c1      	cmp	r9, r8
 800705e:	f841 3b04 	str.w	r3, [r1], #4
 8007062:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007066:	d2e6      	bcs.n	8007036 <quorem+0xa4>
 8007068:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800706c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007070:	b922      	cbnz	r2, 800707c <quorem+0xea>
 8007072:	3b04      	subs	r3, #4
 8007074:	429d      	cmp	r5, r3
 8007076:	461a      	mov	r2, r3
 8007078:	d30b      	bcc.n	8007092 <quorem+0x100>
 800707a:	613c      	str	r4, [r7, #16]
 800707c:	3601      	adds	r6, #1
 800707e:	4630      	mov	r0, r6
 8007080:	b003      	add	sp, #12
 8007082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007086:	6812      	ldr	r2, [r2, #0]
 8007088:	3b04      	subs	r3, #4
 800708a:	2a00      	cmp	r2, #0
 800708c:	d1cb      	bne.n	8007026 <quorem+0x94>
 800708e:	3c01      	subs	r4, #1
 8007090:	e7c6      	b.n	8007020 <quorem+0x8e>
 8007092:	6812      	ldr	r2, [r2, #0]
 8007094:	3b04      	subs	r3, #4
 8007096:	2a00      	cmp	r2, #0
 8007098:	d1ef      	bne.n	800707a <quorem+0xe8>
 800709a:	3c01      	subs	r4, #1
 800709c:	e7ea      	b.n	8007074 <quorem+0xe2>
 800709e:	2000      	movs	r0, #0
 80070a0:	e7ee      	b.n	8007080 <quorem+0xee>
 80070a2:	0000      	movs	r0, r0
 80070a4:	0000      	movs	r0, r0
	...

080070a8 <_dtoa_r>:
 80070a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070ac:	69c7      	ldr	r7, [r0, #28]
 80070ae:	b099      	sub	sp, #100	@ 0x64
 80070b0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80070b4:	ec55 4b10 	vmov	r4, r5, d0
 80070b8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80070ba:	9109      	str	r1, [sp, #36]	@ 0x24
 80070bc:	4683      	mov	fp, r0
 80070be:	920e      	str	r2, [sp, #56]	@ 0x38
 80070c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80070c2:	b97f      	cbnz	r7, 80070e4 <_dtoa_r+0x3c>
 80070c4:	2010      	movs	r0, #16
 80070c6:	f000 fdfd 	bl	8007cc4 <malloc>
 80070ca:	4602      	mov	r2, r0
 80070cc:	f8cb 001c 	str.w	r0, [fp, #28]
 80070d0:	b920      	cbnz	r0, 80070dc <_dtoa_r+0x34>
 80070d2:	4ba7      	ldr	r3, [pc, #668]	@ (8007370 <_dtoa_r+0x2c8>)
 80070d4:	21ef      	movs	r1, #239	@ 0xef
 80070d6:	48a7      	ldr	r0, [pc, #668]	@ (8007374 <_dtoa_r+0x2cc>)
 80070d8:	f001 fc68 	bl	80089ac <__assert_func>
 80070dc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80070e0:	6007      	str	r7, [r0, #0]
 80070e2:	60c7      	str	r7, [r0, #12]
 80070e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80070e8:	6819      	ldr	r1, [r3, #0]
 80070ea:	b159      	cbz	r1, 8007104 <_dtoa_r+0x5c>
 80070ec:	685a      	ldr	r2, [r3, #4]
 80070ee:	604a      	str	r2, [r1, #4]
 80070f0:	2301      	movs	r3, #1
 80070f2:	4093      	lsls	r3, r2
 80070f4:	608b      	str	r3, [r1, #8]
 80070f6:	4658      	mov	r0, fp
 80070f8:	f000 feda 	bl	8007eb0 <_Bfree>
 80070fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007100:	2200      	movs	r2, #0
 8007102:	601a      	str	r2, [r3, #0]
 8007104:	1e2b      	subs	r3, r5, #0
 8007106:	bfb9      	ittee	lt
 8007108:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800710c:	9303      	strlt	r3, [sp, #12]
 800710e:	2300      	movge	r3, #0
 8007110:	6033      	strge	r3, [r6, #0]
 8007112:	9f03      	ldr	r7, [sp, #12]
 8007114:	4b98      	ldr	r3, [pc, #608]	@ (8007378 <_dtoa_r+0x2d0>)
 8007116:	bfbc      	itt	lt
 8007118:	2201      	movlt	r2, #1
 800711a:	6032      	strlt	r2, [r6, #0]
 800711c:	43bb      	bics	r3, r7
 800711e:	d112      	bne.n	8007146 <_dtoa_r+0x9e>
 8007120:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007122:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007126:	6013      	str	r3, [r2, #0]
 8007128:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800712c:	4323      	orrs	r3, r4
 800712e:	f000 854d 	beq.w	8007bcc <_dtoa_r+0xb24>
 8007132:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007134:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800738c <_dtoa_r+0x2e4>
 8007138:	2b00      	cmp	r3, #0
 800713a:	f000 854f 	beq.w	8007bdc <_dtoa_r+0xb34>
 800713e:	f10a 0303 	add.w	r3, sl, #3
 8007142:	f000 bd49 	b.w	8007bd8 <_dtoa_r+0xb30>
 8007146:	ed9d 7b02 	vldr	d7, [sp, #8]
 800714a:	2200      	movs	r2, #0
 800714c:	ec51 0b17 	vmov	r0, r1, d7
 8007150:	2300      	movs	r3, #0
 8007152:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8007156:	f7f9 fcbf 	bl	8000ad8 <__aeabi_dcmpeq>
 800715a:	4680      	mov	r8, r0
 800715c:	b158      	cbz	r0, 8007176 <_dtoa_r+0xce>
 800715e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007160:	2301      	movs	r3, #1
 8007162:	6013      	str	r3, [r2, #0]
 8007164:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007166:	b113      	cbz	r3, 800716e <_dtoa_r+0xc6>
 8007168:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800716a:	4b84      	ldr	r3, [pc, #528]	@ (800737c <_dtoa_r+0x2d4>)
 800716c:	6013      	str	r3, [r2, #0]
 800716e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007390 <_dtoa_r+0x2e8>
 8007172:	f000 bd33 	b.w	8007bdc <_dtoa_r+0xb34>
 8007176:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800717a:	aa16      	add	r2, sp, #88	@ 0x58
 800717c:	a917      	add	r1, sp, #92	@ 0x5c
 800717e:	4658      	mov	r0, fp
 8007180:	f001 f980 	bl	8008484 <__d2b>
 8007184:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007188:	4681      	mov	r9, r0
 800718a:	2e00      	cmp	r6, #0
 800718c:	d077      	beq.n	800727e <_dtoa_r+0x1d6>
 800718e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007190:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8007194:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007198:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800719c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80071a0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80071a4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80071a8:	4619      	mov	r1, r3
 80071aa:	2200      	movs	r2, #0
 80071ac:	4b74      	ldr	r3, [pc, #464]	@ (8007380 <_dtoa_r+0x2d8>)
 80071ae:	f7f9 f873 	bl	8000298 <__aeabi_dsub>
 80071b2:	a369      	add	r3, pc, #420	@ (adr r3, 8007358 <_dtoa_r+0x2b0>)
 80071b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071b8:	f7f9 fa26 	bl	8000608 <__aeabi_dmul>
 80071bc:	a368      	add	r3, pc, #416	@ (adr r3, 8007360 <_dtoa_r+0x2b8>)
 80071be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071c2:	f7f9 f86b 	bl	800029c <__adddf3>
 80071c6:	4604      	mov	r4, r0
 80071c8:	4630      	mov	r0, r6
 80071ca:	460d      	mov	r5, r1
 80071cc:	f7f9 f9b2 	bl	8000534 <__aeabi_i2d>
 80071d0:	a365      	add	r3, pc, #404	@ (adr r3, 8007368 <_dtoa_r+0x2c0>)
 80071d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071d6:	f7f9 fa17 	bl	8000608 <__aeabi_dmul>
 80071da:	4602      	mov	r2, r0
 80071dc:	460b      	mov	r3, r1
 80071de:	4620      	mov	r0, r4
 80071e0:	4629      	mov	r1, r5
 80071e2:	f7f9 f85b 	bl	800029c <__adddf3>
 80071e6:	4604      	mov	r4, r0
 80071e8:	460d      	mov	r5, r1
 80071ea:	f7f9 fcbd 	bl	8000b68 <__aeabi_d2iz>
 80071ee:	2200      	movs	r2, #0
 80071f0:	4607      	mov	r7, r0
 80071f2:	2300      	movs	r3, #0
 80071f4:	4620      	mov	r0, r4
 80071f6:	4629      	mov	r1, r5
 80071f8:	f7f9 fc78 	bl	8000aec <__aeabi_dcmplt>
 80071fc:	b140      	cbz	r0, 8007210 <_dtoa_r+0x168>
 80071fe:	4638      	mov	r0, r7
 8007200:	f7f9 f998 	bl	8000534 <__aeabi_i2d>
 8007204:	4622      	mov	r2, r4
 8007206:	462b      	mov	r3, r5
 8007208:	f7f9 fc66 	bl	8000ad8 <__aeabi_dcmpeq>
 800720c:	b900      	cbnz	r0, 8007210 <_dtoa_r+0x168>
 800720e:	3f01      	subs	r7, #1
 8007210:	2f16      	cmp	r7, #22
 8007212:	d851      	bhi.n	80072b8 <_dtoa_r+0x210>
 8007214:	4b5b      	ldr	r3, [pc, #364]	@ (8007384 <_dtoa_r+0x2dc>)
 8007216:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800721a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800721e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007222:	f7f9 fc63 	bl	8000aec <__aeabi_dcmplt>
 8007226:	2800      	cmp	r0, #0
 8007228:	d048      	beq.n	80072bc <_dtoa_r+0x214>
 800722a:	3f01      	subs	r7, #1
 800722c:	2300      	movs	r3, #0
 800722e:	9312      	str	r3, [sp, #72]	@ 0x48
 8007230:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007232:	1b9b      	subs	r3, r3, r6
 8007234:	1e5a      	subs	r2, r3, #1
 8007236:	bf44      	itt	mi
 8007238:	f1c3 0801 	rsbmi	r8, r3, #1
 800723c:	2300      	movmi	r3, #0
 800723e:	9208      	str	r2, [sp, #32]
 8007240:	bf54      	ite	pl
 8007242:	f04f 0800 	movpl.w	r8, #0
 8007246:	9308      	strmi	r3, [sp, #32]
 8007248:	2f00      	cmp	r7, #0
 800724a:	db39      	blt.n	80072c0 <_dtoa_r+0x218>
 800724c:	9b08      	ldr	r3, [sp, #32]
 800724e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007250:	443b      	add	r3, r7
 8007252:	9308      	str	r3, [sp, #32]
 8007254:	2300      	movs	r3, #0
 8007256:	930a      	str	r3, [sp, #40]	@ 0x28
 8007258:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800725a:	2b09      	cmp	r3, #9
 800725c:	d864      	bhi.n	8007328 <_dtoa_r+0x280>
 800725e:	2b05      	cmp	r3, #5
 8007260:	bfc4      	itt	gt
 8007262:	3b04      	subgt	r3, #4
 8007264:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8007266:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007268:	f1a3 0302 	sub.w	r3, r3, #2
 800726c:	bfcc      	ite	gt
 800726e:	2400      	movgt	r4, #0
 8007270:	2401      	movle	r4, #1
 8007272:	2b03      	cmp	r3, #3
 8007274:	d863      	bhi.n	800733e <_dtoa_r+0x296>
 8007276:	e8df f003 	tbb	[pc, r3]
 800727a:	372a      	.short	0x372a
 800727c:	5535      	.short	0x5535
 800727e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8007282:	441e      	add	r6, r3
 8007284:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007288:	2b20      	cmp	r3, #32
 800728a:	bfc1      	itttt	gt
 800728c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007290:	409f      	lslgt	r7, r3
 8007292:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007296:	fa24 f303 	lsrgt.w	r3, r4, r3
 800729a:	bfd6      	itet	le
 800729c:	f1c3 0320 	rsble	r3, r3, #32
 80072a0:	ea47 0003 	orrgt.w	r0, r7, r3
 80072a4:	fa04 f003 	lslle.w	r0, r4, r3
 80072a8:	f7f9 f934 	bl	8000514 <__aeabi_ui2d>
 80072ac:	2201      	movs	r2, #1
 80072ae:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80072b2:	3e01      	subs	r6, #1
 80072b4:	9214      	str	r2, [sp, #80]	@ 0x50
 80072b6:	e777      	b.n	80071a8 <_dtoa_r+0x100>
 80072b8:	2301      	movs	r3, #1
 80072ba:	e7b8      	b.n	800722e <_dtoa_r+0x186>
 80072bc:	9012      	str	r0, [sp, #72]	@ 0x48
 80072be:	e7b7      	b.n	8007230 <_dtoa_r+0x188>
 80072c0:	427b      	negs	r3, r7
 80072c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80072c4:	2300      	movs	r3, #0
 80072c6:	eba8 0807 	sub.w	r8, r8, r7
 80072ca:	930f      	str	r3, [sp, #60]	@ 0x3c
 80072cc:	e7c4      	b.n	8007258 <_dtoa_r+0x1b0>
 80072ce:	2300      	movs	r3, #0
 80072d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80072d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	dc35      	bgt.n	8007344 <_dtoa_r+0x29c>
 80072d8:	2301      	movs	r3, #1
 80072da:	9300      	str	r3, [sp, #0]
 80072dc:	9307      	str	r3, [sp, #28]
 80072de:	461a      	mov	r2, r3
 80072e0:	920e      	str	r2, [sp, #56]	@ 0x38
 80072e2:	e00b      	b.n	80072fc <_dtoa_r+0x254>
 80072e4:	2301      	movs	r3, #1
 80072e6:	e7f3      	b.n	80072d0 <_dtoa_r+0x228>
 80072e8:	2300      	movs	r3, #0
 80072ea:	930b      	str	r3, [sp, #44]	@ 0x2c
 80072ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80072ee:	18fb      	adds	r3, r7, r3
 80072f0:	9300      	str	r3, [sp, #0]
 80072f2:	3301      	adds	r3, #1
 80072f4:	2b01      	cmp	r3, #1
 80072f6:	9307      	str	r3, [sp, #28]
 80072f8:	bfb8      	it	lt
 80072fa:	2301      	movlt	r3, #1
 80072fc:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007300:	2100      	movs	r1, #0
 8007302:	2204      	movs	r2, #4
 8007304:	f102 0514 	add.w	r5, r2, #20
 8007308:	429d      	cmp	r5, r3
 800730a:	d91f      	bls.n	800734c <_dtoa_r+0x2a4>
 800730c:	6041      	str	r1, [r0, #4]
 800730e:	4658      	mov	r0, fp
 8007310:	f000 fd8e 	bl	8007e30 <_Balloc>
 8007314:	4682      	mov	sl, r0
 8007316:	2800      	cmp	r0, #0
 8007318:	d13c      	bne.n	8007394 <_dtoa_r+0x2ec>
 800731a:	4b1b      	ldr	r3, [pc, #108]	@ (8007388 <_dtoa_r+0x2e0>)
 800731c:	4602      	mov	r2, r0
 800731e:	f240 11af 	movw	r1, #431	@ 0x1af
 8007322:	e6d8      	b.n	80070d6 <_dtoa_r+0x2e>
 8007324:	2301      	movs	r3, #1
 8007326:	e7e0      	b.n	80072ea <_dtoa_r+0x242>
 8007328:	2401      	movs	r4, #1
 800732a:	2300      	movs	r3, #0
 800732c:	9309      	str	r3, [sp, #36]	@ 0x24
 800732e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007330:	f04f 33ff 	mov.w	r3, #4294967295
 8007334:	9300      	str	r3, [sp, #0]
 8007336:	9307      	str	r3, [sp, #28]
 8007338:	2200      	movs	r2, #0
 800733a:	2312      	movs	r3, #18
 800733c:	e7d0      	b.n	80072e0 <_dtoa_r+0x238>
 800733e:	2301      	movs	r3, #1
 8007340:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007342:	e7f5      	b.n	8007330 <_dtoa_r+0x288>
 8007344:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007346:	9300      	str	r3, [sp, #0]
 8007348:	9307      	str	r3, [sp, #28]
 800734a:	e7d7      	b.n	80072fc <_dtoa_r+0x254>
 800734c:	3101      	adds	r1, #1
 800734e:	0052      	lsls	r2, r2, #1
 8007350:	e7d8      	b.n	8007304 <_dtoa_r+0x25c>
 8007352:	bf00      	nop
 8007354:	f3af 8000 	nop.w
 8007358:	636f4361 	.word	0x636f4361
 800735c:	3fd287a7 	.word	0x3fd287a7
 8007360:	8b60c8b3 	.word	0x8b60c8b3
 8007364:	3fc68a28 	.word	0x3fc68a28
 8007368:	509f79fb 	.word	0x509f79fb
 800736c:	3fd34413 	.word	0x3fd34413
 8007370:	08009179 	.word	0x08009179
 8007374:	08009190 	.word	0x08009190
 8007378:	7ff00000 	.word	0x7ff00000
 800737c:	08009149 	.word	0x08009149
 8007380:	3ff80000 	.word	0x3ff80000
 8007384:	08009288 	.word	0x08009288
 8007388:	080091e8 	.word	0x080091e8
 800738c:	08009175 	.word	0x08009175
 8007390:	08009148 	.word	0x08009148
 8007394:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007398:	6018      	str	r0, [r3, #0]
 800739a:	9b07      	ldr	r3, [sp, #28]
 800739c:	2b0e      	cmp	r3, #14
 800739e:	f200 80a4 	bhi.w	80074ea <_dtoa_r+0x442>
 80073a2:	2c00      	cmp	r4, #0
 80073a4:	f000 80a1 	beq.w	80074ea <_dtoa_r+0x442>
 80073a8:	2f00      	cmp	r7, #0
 80073aa:	dd33      	ble.n	8007414 <_dtoa_r+0x36c>
 80073ac:	4bad      	ldr	r3, [pc, #692]	@ (8007664 <_dtoa_r+0x5bc>)
 80073ae:	f007 020f 	and.w	r2, r7, #15
 80073b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80073b6:	ed93 7b00 	vldr	d7, [r3]
 80073ba:	05f8      	lsls	r0, r7, #23
 80073bc:	ed8d 7b04 	vstr	d7, [sp, #16]
 80073c0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80073c4:	d516      	bpl.n	80073f4 <_dtoa_r+0x34c>
 80073c6:	4ba8      	ldr	r3, [pc, #672]	@ (8007668 <_dtoa_r+0x5c0>)
 80073c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80073cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80073d0:	f7f9 fa44 	bl	800085c <__aeabi_ddiv>
 80073d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80073d8:	f004 040f 	and.w	r4, r4, #15
 80073dc:	2603      	movs	r6, #3
 80073de:	4da2      	ldr	r5, [pc, #648]	@ (8007668 <_dtoa_r+0x5c0>)
 80073e0:	b954      	cbnz	r4, 80073f8 <_dtoa_r+0x350>
 80073e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80073e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80073ea:	f7f9 fa37 	bl	800085c <__aeabi_ddiv>
 80073ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80073f2:	e028      	b.n	8007446 <_dtoa_r+0x39e>
 80073f4:	2602      	movs	r6, #2
 80073f6:	e7f2      	b.n	80073de <_dtoa_r+0x336>
 80073f8:	07e1      	lsls	r1, r4, #31
 80073fa:	d508      	bpl.n	800740e <_dtoa_r+0x366>
 80073fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007400:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007404:	f7f9 f900 	bl	8000608 <__aeabi_dmul>
 8007408:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800740c:	3601      	adds	r6, #1
 800740e:	1064      	asrs	r4, r4, #1
 8007410:	3508      	adds	r5, #8
 8007412:	e7e5      	b.n	80073e0 <_dtoa_r+0x338>
 8007414:	f000 80d2 	beq.w	80075bc <_dtoa_r+0x514>
 8007418:	427c      	negs	r4, r7
 800741a:	4b92      	ldr	r3, [pc, #584]	@ (8007664 <_dtoa_r+0x5bc>)
 800741c:	4d92      	ldr	r5, [pc, #584]	@ (8007668 <_dtoa_r+0x5c0>)
 800741e:	f004 020f 	and.w	r2, r4, #15
 8007422:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800742a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800742e:	f7f9 f8eb 	bl	8000608 <__aeabi_dmul>
 8007432:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007436:	1124      	asrs	r4, r4, #4
 8007438:	2300      	movs	r3, #0
 800743a:	2602      	movs	r6, #2
 800743c:	2c00      	cmp	r4, #0
 800743e:	f040 80b2 	bne.w	80075a6 <_dtoa_r+0x4fe>
 8007442:	2b00      	cmp	r3, #0
 8007444:	d1d3      	bne.n	80073ee <_dtoa_r+0x346>
 8007446:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007448:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800744c:	2b00      	cmp	r3, #0
 800744e:	f000 80b7 	beq.w	80075c0 <_dtoa_r+0x518>
 8007452:	4b86      	ldr	r3, [pc, #536]	@ (800766c <_dtoa_r+0x5c4>)
 8007454:	2200      	movs	r2, #0
 8007456:	4620      	mov	r0, r4
 8007458:	4629      	mov	r1, r5
 800745a:	f7f9 fb47 	bl	8000aec <__aeabi_dcmplt>
 800745e:	2800      	cmp	r0, #0
 8007460:	f000 80ae 	beq.w	80075c0 <_dtoa_r+0x518>
 8007464:	9b07      	ldr	r3, [sp, #28]
 8007466:	2b00      	cmp	r3, #0
 8007468:	f000 80aa 	beq.w	80075c0 <_dtoa_r+0x518>
 800746c:	9b00      	ldr	r3, [sp, #0]
 800746e:	2b00      	cmp	r3, #0
 8007470:	dd37      	ble.n	80074e2 <_dtoa_r+0x43a>
 8007472:	1e7b      	subs	r3, r7, #1
 8007474:	9304      	str	r3, [sp, #16]
 8007476:	4620      	mov	r0, r4
 8007478:	4b7d      	ldr	r3, [pc, #500]	@ (8007670 <_dtoa_r+0x5c8>)
 800747a:	2200      	movs	r2, #0
 800747c:	4629      	mov	r1, r5
 800747e:	f7f9 f8c3 	bl	8000608 <__aeabi_dmul>
 8007482:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007486:	9c00      	ldr	r4, [sp, #0]
 8007488:	3601      	adds	r6, #1
 800748a:	4630      	mov	r0, r6
 800748c:	f7f9 f852 	bl	8000534 <__aeabi_i2d>
 8007490:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007494:	f7f9 f8b8 	bl	8000608 <__aeabi_dmul>
 8007498:	4b76      	ldr	r3, [pc, #472]	@ (8007674 <_dtoa_r+0x5cc>)
 800749a:	2200      	movs	r2, #0
 800749c:	f7f8 fefe 	bl	800029c <__adddf3>
 80074a0:	4605      	mov	r5, r0
 80074a2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80074a6:	2c00      	cmp	r4, #0
 80074a8:	f040 808d 	bne.w	80075c6 <_dtoa_r+0x51e>
 80074ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80074b0:	4b71      	ldr	r3, [pc, #452]	@ (8007678 <_dtoa_r+0x5d0>)
 80074b2:	2200      	movs	r2, #0
 80074b4:	f7f8 fef0 	bl	8000298 <__aeabi_dsub>
 80074b8:	4602      	mov	r2, r0
 80074ba:	460b      	mov	r3, r1
 80074bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80074c0:	462a      	mov	r2, r5
 80074c2:	4633      	mov	r3, r6
 80074c4:	f7f9 fb30 	bl	8000b28 <__aeabi_dcmpgt>
 80074c8:	2800      	cmp	r0, #0
 80074ca:	f040 828b 	bne.w	80079e4 <_dtoa_r+0x93c>
 80074ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80074d2:	462a      	mov	r2, r5
 80074d4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80074d8:	f7f9 fb08 	bl	8000aec <__aeabi_dcmplt>
 80074dc:	2800      	cmp	r0, #0
 80074de:	f040 8128 	bne.w	8007732 <_dtoa_r+0x68a>
 80074e2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80074e6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80074ea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	f2c0 815a 	blt.w	80077a6 <_dtoa_r+0x6fe>
 80074f2:	2f0e      	cmp	r7, #14
 80074f4:	f300 8157 	bgt.w	80077a6 <_dtoa_r+0x6fe>
 80074f8:	4b5a      	ldr	r3, [pc, #360]	@ (8007664 <_dtoa_r+0x5bc>)
 80074fa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80074fe:	ed93 7b00 	vldr	d7, [r3]
 8007502:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007504:	2b00      	cmp	r3, #0
 8007506:	ed8d 7b00 	vstr	d7, [sp]
 800750a:	da03      	bge.n	8007514 <_dtoa_r+0x46c>
 800750c:	9b07      	ldr	r3, [sp, #28]
 800750e:	2b00      	cmp	r3, #0
 8007510:	f340 8101 	ble.w	8007716 <_dtoa_r+0x66e>
 8007514:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007518:	4656      	mov	r6, sl
 800751a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800751e:	4620      	mov	r0, r4
 8007520:	4629      	mov	r1, r5
 8007522:	f7f9 f99b 	bl	800085c <__aeabi_ddiv>
 8007526:	f7f9 fb1f 	bl	8000b68 <__aeabi_d2iz>
 800752a:	4680      	mov	r8, r0
 800752c:	f7f9 f802 	bl	8000534 <__aeabi_i2d>
 8007530:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007534:	f7f9 f868 	bl	8000608 <__aeabi_dmul>
 8007538:	4602      	mov	r2, r0
 800753a:	460b      	mov	r3, r1
 800753c:	4620      	mov	r0, r4
 800753e:	4629      	mov	r1, r5
 8007540:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007544:	f7f8 fea8 	bl	8000298 <__aeabi_dsub>
 8007548:	f806 4b01 	strb.w	r4, [r6], #1
 800754c:	9d07      	ldr	r5, [sp, #28]
 800754e:	eba6 040a 	sub.w	r4, r6, sl
 8007552:	42a5      	cmp	r5, r4
 8007554:	4602      	mov	r2, r0
 8007556:	460b      	mov	r3, r1
 8007558:	f040 8117 	bne.w	800778a <_dtoa_r+0x6e2>
 800755c:	f7f8 fe9e 	bl	800029c <__adddf3>
 8007560:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007564:	4604      	mov	r4, r0
 8007566:	460d      	mov	r5, r1
 8007568:	f7f9 fade 	bl	8000b28 <__aeabi_dcmpgt>
 800756c:	2800      	cmp	r0, #0
 800756e:	f040 80f9 	bne.w	8007764 <_dtoa_r+0x6bc>
 8007572:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007576:	4620      	mov	r0, r4
 8007578:	4629      	mov	r1, r5
 800757a:	f7f9 faad 	bl	8000ad8 <__aeabi_dcmpeq>
 800757e:	b118      	cbz	r0, 8007588 <_dtoa_r+0x4e0>
 8007580:	f018 0f01 	tst.w	r8, #1
 8007584:	f040 80ee 	bne.w	8007764 <_dtoa_r+0x6bc>
 8007588:	4649      	mov	r1, r9
 800758a:	4658      	mov	r0, fp
 800758c:	f000 fc90 	bl	8007eb0 <_Bfree>
 8007590:	2300      	movs	r3, #0
 8007592:	7033      	strb	r3, [r6, #0]
 8007594:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007596:	3701      	adds	r7, #1
 8007598:	601f      	str	r7, [r3, #0]
 800759a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800759c:	2b00      	cmp	r3, #0
 800759e:	f000 831d 	beq.w	8007bdc <_dtoa_r+0xb34>
 80075a2:	601e      	str	r6, [r3, #0]
 80075a4:	e31a      	b.n	8007bdc <_dtoa_r+0xb34>
 80075a6:	07e2      	lsls	r2, r4, #31
 80075a8:	d505      	bpl.n	80075b6 <_dtoa_r+0x50e>
 80075aa:	e9d5 2300 	ldrd	r2, r3, [r5]
 80075ae:	f7f9 f82b 	bl	8000608 <__aeabi_dmul>
 80075b2:	3601      	adds	r6, #1
 80075b4:	2301      	movs	r3, #1
 80075b6:	1064      	asrs	r4, r4, #1
 80075b8:	3508      	adds	r5, #8
 80075ba:	e73f      	b.n	800743c <_dtoa_r+0x394>
 80075bc:	2602      	movs	r6, #2
 80075be:	e742      	b.n	8007446 <_dtoa_r+0x39e>
 80075c0:	9c07      	ldr	r4, [sp, #28]
 80075c2:	9704      	str	r7, [sp, #16]
 80075c4:	e761      	b.n	800748a <_dtoa_r+0x3e2>
 80075c6:	4b27      	ldr	r3, [pc, #156]	@ (8007664 <_dtoa_r+0x5bc>)
 80075c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80075ca:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80075ce:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80075d2:	4454      	add	r4, sl
 80075d4:	2900      	cmp	r1, #0
 80075d6:	d053      	beq.n	8007680 <_dtoa_r+0x5d8>
 80075d8:	4928      	ldr	r1, [pc, #160]	@ (800767c <_dtoa_r+0x5d4>)
 80075da:	2000      	movs	r0, #0
 80075dc:	f7f9 f93e 	bl	800085c <__aeabi_ddiv>
 80075e0:	4633      	mov	r3, r6
 80075e2:	462a      	mov	r2, r5
 80075e4:	f7f8 fe58 	bl	8000298 <__aeabi_dsub>
 80075e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80075ec:	4656      	mov	r6, sl
 80075ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075f2:	f7f9 fab9 	bl	8000b68 <__aeabi_d2iz>
 80075f6:	4605      	mov	r5, r0
 80075f8:	f7f8 ff9c 	bl	8000534 <__aeabi_i2d>
 80075fc:	4602      	mov	r2, r0
 80075fe:	460b      	mov	r3, r1
 8007600:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007604:	f7f8 fe48 	bl	8000298 <__aeabi_dsub>
 8007608:	3530      	adds	r5, #48	@ 0x30
 800760a:	4602      	mov	r2, r0
 800760c:	460b      	mov	r3, r1
 800760e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007612:	f806 5b01 	strb.w	r5, [r6], #1
 8007616:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800761a:	f7f9 fa67 	bl	8000aec <__aeabi_dcmplt>
 800761e:	2800      	cmp	r0, #0
 8007620:	d171      	bne.n	8007706 <_dtoa_r+0x65e>
 8007622:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007626:	4911      	ldr	r1, [pc, #68]	@ (800766c <_dtoa_r+0x5c4>)
 8007628:	2000      	movs	r0, #0
 800762a:	f7f8 fe35 	bl	8000298 <__aeabi_dsub>
 800762e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007632:	f7f9 fa5b 	bl	8000aec <__aeabi_dcmplt>
 8007636:	2800      	cmp	r0, #0
 8007638:	f040 8095 	bne.w	8007766 <_dtoa_r+0x6be>
 800763c:	42a6      	cmp	r6, r4
 800763e:	f43f af50 	beq.w	80074e2 <_dtoa_r+0x43a>
 8007642:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007646:	4b0a      	ldr	r3, [pc, #40]	@ (8007670 <_dtoa_r+0x5c8>)
 8007648:	2200      	movs	r2, #0
 800764a:	f7f8 ffdd 	bl	8000608 <__aeabi_dmul>
 800764e:	4b08      	ldr	r3, [pc, #32]	@ (8007670 <_dtoa_r+0x5c8>)
 8007650:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007654:	2200      	movs	r2, #0
 8007656:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800765a:	f7f8 ffd5 	bl	8000608 <__aeabi_dmul>
 800765e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007662:	e7c4      	b.n	80075ee <_dtoa_r+0x546>
 8007664:	08009288 	.word	0x08009288
 8007668:	08009260 	.word	0x08009260
 800766c:	3ff00000 	.word	0x3ff00000
 8007670:	40240000 	.word	0x40240000
 8007674:	401c0000 	.word	0x401c0000
 8007678:	40140000 	.word	0x40140000
 800767c:	3fe00000 	.word	0x3fe00000
 8007680:	4631      	mov	r1, r6
 8007682:	4628      	mov	r0, r5
 8007684:	f7f8 ffc0 	bl	8000608 <__aeabi_dmul>
 8007688:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800768c:	9415      	str	r4, [sp, #84]	@ 0x54
 800768e:	4656      	mov	r6, sl
 8007690:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007694:	f7f9 fa68 	bl	8000b68 <__aeabi_d2iz>
 8007698:	4605      	mov	r5, r0
 800769a:	f7f8 ff4b 	bl	8000534 <__aeabi_i2d>
 800769e:	4602      	mov	r2, r0
 80076a0:	460b      	mov	r3, r1
 80076a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80076a6:	f7f8 fdf7 	bl	8000298 <__aeabi_dsub>
 80076aa:	3530      	adds	r5, #48	@ 0x30
 80076ac:	f806 5b01 	strb.w	r5, [r6], #1
 80076b0:	4602      	mov	r2, r0
 80076b2:	460b      	mov	r3, r1
 80076b4:	42a6      	cmp	r6, r4
 80076b6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80076ba:	f04f 0200 	mov.w	r2, #0
 80076be:	d124      	bne.n	800770a <_dtoa_r+0x662>
 80076c0:	4bac      	ldr	r3, [pc, #688]	@ (8007974 <_dtoa_r+0x8cc>)
 80076c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80076c6:	f7f8 fde9 	bl	800029c <__adddf3>
 80076ca:	4602      	mov	r2, r0
 80076cc:	460b      	mov	r3, r1
 80076ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80076d2:	f7f9 fa29 	bl	8000b28 <__aeabi_dcmpgt>
 80076d6:	2800      	cmp	r0, #0
 80076d8:	d145      	bne.n	8007766 <_dtoa_r+0x6be>
 80076da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80076de:	49a5      	ldr	r1, [pc, #660]	@ (8007974 <_dtoa_r+0x8cc>)
 80076e0:	2000      	movs	r0, #0
 80076e2:	f7f8 fdd9 	bl	8000298 <__aeabi_dsub>
 80076e6:	4602      	mov	r2, r0
 80076e8:	460b      	mov	r3, r1
 80076ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80076ee:	f7f9 f9fd 	bl	8000aec <__aeabi_dcmplt>
 80076f2:	2800      	cmp	r0, #0
 80076f4:	f43f aef5 	beq.w	80074e2 <_dtoa_r+0x43a>
 80076f8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80076fa:	1e73      	subs	r3, r6, #1
 80076fc:	9315      	str	r3, [sp, #84]	@ 0x54
 80076fe:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007702:	2b30      	cmp	r3, #48	@ 0x30
 8007704:	d0f8      	beq.n	80076f8 <_dtoa_r+0x650>
 8007706:	9f04      	ldr	r7, [sp, #16]
 8007708:	e73e      	b.n	8007588 <_dtoa_r+0x4e0>
 800770a:	4b9b      	ldr	r3, [pc, #620]	@ (8007978 <_dtoa_r+0x8d0>)
 800770c:	f7f8 ff7c 	bl	8000608 <__aeabi_dmul>
 8007710:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007714:	e7bc      	b.n	8007690 <_dtoa_r+0x5e8>
 8007716:	d10c      	bne.n	8007732 <_dtoa_r+0x68a>
 8007718:	4b98      	ldr	r3, [pc, #608]	@ (800797c <_dtoa_r+0x8d4>)
 800771a:	2200      	movs	r2, #0
 800771c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007720:	f7f8 ff72 	bl	8000608 <__aeabi_dmul>
 8007724:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007728:	f7f9 f9f4 	bl	8000b14 <__aeabi_dcmpge>
 800772c:	2800      	cmp	r0, #0
 800772e:	f000 8157 	beq.w	80079e0 <_dtoa_r+0x938>
 8007732:	2400      	movs	r4, #0
 8007734:	4625      	mov	r5, r4
 8007736:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007738:	43db      	mvns	r3, r3
 800773a:	9304      	str	r3, [sp, #16]
 800773c:	4656      	mov	r6, sl
 800773e:	2700      	movs	r7, #0
 8007740:	4621      	mov	r1, r4
 8007742:	4658      	mov	r0, fp
 8007744:	f000 fbb4 	bl	8007eb0 <_Bfree>
 8007748:	2d00      	cmp	r5, #0
 800774a:	d0dc      	beq.n	8007706 <_dtoa_r+0x65e>
 800774c:	b12f      	cbz	r7, 800775a <_dtoa_r+0x6b2>
 800774e:	42af      	cmp	r7, r5
 8007750:	d003      	beq.n	800775a <_dtoa_r+0x6b2>
 8007752:	4639      	mov	r1, r7
 8007754:	4658      	mov	r0, fp
 8007756:	f000 fbab 	bl	8007eb0 <_Bfree>
 800775a:	4629      	mov	r1, r5
 800775c:	4658      	mov	r0, fp
 800775e:	f000 fba7 	bl	8007eb0 <_Bfree>
 8007762:	e7d0      	b.n	8007706 <_dtoa_r+0x65e>
 8007764:	9704      	str	r7, [sp, #16]
 8007766:	4633      	mov	r3, r6
 8007768:	461e      	mov	r6, r3
 800776a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800776e:	2a39      	cmp	r2, #57	@ 0x39
 8007770:	d107      	bne.n	8007782 <_dtoa_r+0x6da>
 8007772:	459a      	cmp	sl, r3
 8007774:	d1f8      	bne.n	8007768 <_dtoa_r+0x6c0>
 8007776:	9a04      	ldr	r2, [sp, #16]
 8007778:	3201      	adds	r2, #1
 800777a:	9204      	str	r2, [sp, #16]
 800777c:	2230      	movs	r2, #48	@ 0x30
 800777e:	f88a 2000 	strb.w	r2, [sl]
 8007782:	781a      	ldrb	r2, [r3, #0]
 8007784:	3201      	adds	r2, #1
 8007786:	701a      	strb	r2, [r3, #0]
 8007788:	e7bd      	b.n	8007706 <_dtoa_r+0x65e>
 800778a:	4b7b      	ldr	r3, [pc, #492]	@ (8007978 <_dtoa_r+0x8d0>)
 800778c:	2200      	movs	r2, #0
 800778e:	f7f8 ff3b 	bl	8000608 <__aeabi_dmul>
 8007792:	2200      	movs	r2, #0
 8007794:	2300      	movs	r3, #0
 8007796:	4604      	mov	r4, r0
 8007798:	460d      	mov	r5, r1
 800779a:	f7f9 f99d 	bl	8000ad8 <__aeabi_dcmpeq>
 800779e:	2800      	cmp	r0, #0
 80077a0:	f43f aebb 	beq.w	800751a <_dtoa_r+0x472>
 80077a4:	e6f0      	b.n	8007588 <_dtoa_r+0x4e0>
 80077a6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80077a8:	2a00      	cmp	r2, #0
 80077aa:	f000 80db 	beq.w	8007964 <_dtoa_r+0x8bc>
 80077ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80077b0:	2a01      	cmp	r2, #1
 80077b2:	f300 80bf 	bgt.w	8007934 <_dtoa_r+0x88c>
 80077b6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80077b8:	2a00      	cmp	r2, #0
 80077ba:	f000 80b7 	beq.w	800792c <_dtoa_r+0x884>
 80077be:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80077c2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80077c4:	4646      	mov	r6, r8
 80077c6:	9a08      	ldr	r2, [sp, #32]
 80077c8:	2101      	movs	r1, #1
 80077ca:	441a      	add	r2, r3
 80077cc:	4658      	mov	r0, fp
 80077ce:	4498      	add	r8, r3
 80077d0:	9208      	str	r2, [sp, #32]
 80077d2:	f000 fc21 	bl	8008018 <__i2b>
 80077d6:	4605      	mov	r5, r0
 80077d8:	b15e      	cbz	r6, 80077f2 <_dtoa_r+0x74a>
 80077da:	9b08      	ldr	r3, [sp, #32]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	dd08      	ble.n	80077f2 <_dtoa_r+0x74a>
 80077e0:	42b3      	cmp	r3, r6
 80077e2:	9a08      	ldr	r2, [sp, #32]
 80077e4:	bfa8      	it	ge
 80077e6:	4633      	movge	r3, r6
 80077e8:	eba8 0803 	sub.w	r8, r8, r3
 80077ec:	1af6      	subs	r6, r6, r3
 80077ee:	1ad3      	subs	r3, r2, r3
 80077f0:	9308      	str	r3, [sp, #32]
 80077f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80077f4:	b1f3      	cbz	r3, 8007834 <_dtoa_r+0x78c>
 80077f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	f000 80b7 	beq.w	800796c <_dtoa_r+0x8c4>
 80077fe:	b18c      	cbz	r4, 8007824 <_dtoa_r+0x77c>
 8007800:	4629      	mov	r1, r5
 8007802:	4622      	mov	r2, r4
 8007804:	4658      	mov	r0, fp
 8007806:	f000 fcc7 	bl	8008198 <__pow5mult>
 800780a:	464a      	mov	r2, r9
 800780c:	4601      	mov	r1, r0
 800780e:	4605      	mov	r5, r0
 8007810:	4658      	mov	r0, fp
 8007812:	f000 fc17 	bl	8008044 <__multiply>
 8007816:	4649      	mov	r1, r9
 8007818:	9004      	str	r0, [sp, #16]
 800781a:	4658      	mov	r0, fp
 800781c:	f000 fb48 	bl	8007eb0 <_Bfree>
 8007820:	9b04      	ldr	r3, [sp, #16]
 8007822:	4699      	mov	r9, r3
 8007824:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007826:	1b1a      	subs	r2, r3, r4
 8007828:	d004      	beq.n	8007834 <_dtoa_r+0x78c>
 800782a:	4649      	mov	r1, r9
 800782c:	4658      	mov	r0, fp
 800782e:	f000 fcb3 	bl	8008198 <__pow5mult>
 8007832:	4681      	mov	r9, r0
 8007834:	2101      	movs	r1, #1
 8007836:	4658      	mov	r0, fp
 8007838:	f000 fbee 	bl	8008018 <__i2b>
 800783c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800783e:	4604      	mov	r4, r0
 8007840:	2b00      	cmp	r3, #0
 8007842:	f000 81cf 	beq.w	8007be4 <_dtoa_r+0xb3c>
 8007846:	461a      	mov	r2, r3
 8007848:	4601      	mov	r1, r0
 800784a:	4658      	mov	r0, fp
 800784c:	f000 fca4 	bl	8008198 <__pow5mult>
 8007850:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007852:	2b01      	cmp	r3, #1
 8007854:	4604      	mov	r4, r0
 8007856:	f300 8095 	bgt.w	8007984 <_dtoa_r+0x8dc>
 800785a:	9b02      	ldr	r3, [sp, #8]
 800785c:	2b00      	cmp	r3, #0
 800785e:	f040 8087 	bne.w	8007970 <_dtoa_r+0x8c8>
 8007862:	9b03      	ldr	r3, [sp, #12]
 8007864:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007868:	2b00      	cmp	r3, #0
 800786a:	f040 8089 	bne.w	8007980 <_dtoa_r+0x8d8>
 800786e:	9b03      	ldr	r3, [sp, #12]
 8007870:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007874:	0d1b      	lsrs	r3, r3, #20
 8007876:	051b      	lsls	r3, r3, #20
 8007878:	b12b      	cbz	r3, 8007886 <_dtoa_r+0x7de>
 800787a:	9b08      	ldr	r3, [sp, #32]
 800787c:	3301      	adds	r3, #1
 800787e:	9308      	str	r3, [sp, #32]
 8007880:	f108 0801 	add.w	r8, r8, #1
 8007884:	2301      	movs	r3, #1
 8007886:	930a      	str	r3, [sp, #40]	@ 0x28
 8007888:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800788a:	2b00      	cmp	r3, #0
 800788c:	f000 81b0 	beq.w	8007bf0 <_dtoa_r+0xb48>
 8007890:	6923      	ldr	r3, [r4, #16]
 8007892:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007896:	6918      	ldr	r0, [r3, #16]
 8007898:	f000 fb72 	bl	8007f80 <__hi0bits>
 800789c:	f1c0 0020 	rsb	r0, r0, #32
 80078a0:	9b08      	ldr	r3, [sp, #32]
 80078a2:	4418      	add	r0, r3
 80078a4:	f010 001f 	ands.w	r0, r0, #31
 80078a8:	d077      	beq.n	800799a <_dtoa_r+0x8f2>
 80078aa:	f1c0 0320 	rsb	r3, r0, #32
 80078ae:	2b04      	cmp	r3, #4
 80078b0:	dd6b      	ble.n	800798a <_dtoa_r+0x8e2>
 80078b2:	9b08      	ldr	r3, [sp, #32]
 80078b4:	f1c0 001c 	rsb	r0, r0, #28
 80078b8:	4403      	add	r3, r0
 80078ba:	4480      	add	r8, r0
 80078bc:	4406      	add	r6, r0
 80078be:	9308      	str	r3, [sp, #32]
 80078c0:	f1b8 0f00 	cmp.w	r8, #0
 80078c4:	dd05      	ble.n	80078d2 <_dtoa_r+0x82a>
 80078c6:	4649      	mov	r1, r9
 80078c8:	4642      	mov	r2, r8
 80078ca:	4658      	mov	r0, fp
 80078cc:	f000 fcbe 	bl	800824c <__lshift>
 80078d0:	4681      	mov	r9, r0
 80078d2:	9b08      	ldr	r3, [sp, #32]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	dd05      	ble.n	80078e4 <_dtoa_r+0x83c>
 80078d8:	4621      	mov	r1, r4
 80078da:	461a      	mov	r2, r3
 80078dc:	4658      	mov	r0, fp
 80078de:	f000 fcb5 	bl	800824c <__lshift>
 80078e2:	4604      	mov	r4, r0
 80078e4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d059      	beq.n	800799e <_dtoa_r+0x8f6>
 80078ea:	4621      	mov	r1, r4
 80078ec:	4648      	mov	r0, r9
 80078ee:	f000 fd19 	bl	8008324 <__mcmp>
 80078f2:	2800      	cmp	r0, #0
 80078f4:	da53      	bge.n	800799e <_dtoa_r+0x8f6>
 80078f6:	1e7b      	subs	r3, r7, #1
 80078f8:	9304      	str	r3, [sp, #16]
 80078fa:	4649      	mov	r1, r9
 80078fc:	2300      	movs	r3, #0
 80078fe:	220a      	movs	r2, #10
 8007900:	4658      	mov	r0, fp
 8007902:	f000 faf7 	bl	8007ef4 <__multadd>
 8007906:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007908:	4681      	mov	r9, r0
 800790a:	2b00      	cmp	r3, #0
 800790c:	f000 8172 	beq.w	8007bf4 <_dtoa_r+0xb4c>
 8007910:	2300      	movs	r3, #0
 8007912:	4629      	mov	r1, r5
 8007914:	220a      	movs	r2, #10
 8007916:	4658      	mov	r0, fp
 8007918:	f000 faec 	bl	8007ef4 <__multadd>
 800791c:	9b00      	ldr	r3, [sp, #0]
 800791e:	2b00      	cmp	r3, #0
 8007920:	4605      	mov	r5, r0
 8007922:	dc67      	bgt.n	80079f4 <_dtoa_r+0x94c>
 8007924:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007926:	2b02      	cmp	r3, #2
 8007928:	dc41      	bgt.n	80079ae <_dtoa_r+0x906>
 800792a:	e063      	b.n	80079f4 <_dtoa_r+0x94c>
 800792c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800792e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007932:	e746      	b.n	80077c2 <_dtoa_r+0x71a>
 8007934:	9b07      	ldr	r3, [sp, #28]
 8007936:	1e5c      	subs	r4, r3, #1
 8007938:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800793a:	42a3      	cmp	r3, r4
 800793c:	bfbf      	itttt	lt
 800793e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007940:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007942:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007944:	1ae3      	sublt	r3, r4, r3
 8007946:	bfb4      	ite	lt
 8007948:	18d2      	addlt	r2, r2, r3
 800794a:	1b1c      	subge	r4, r3, r4
 800794c:	9b07      	ldr	r3, [sp, #28]
 800794e:	bfbc      	itt	lt
 8007950:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007952:	2400      	movlt	r4, #0
 8007954:	2b00      	cmp	r3, #0
 8007956:	bfb5      	itete	lt
 8007958:	eba8 0603 	sublt.w	r6, r8, r3
 800795c:	9b07      	ldrge	r3, [sp, #28]
 800795e:	2300      	movlt	r3, #0
 8007960:	4646      	movge	r6, r8
 8007962:	e730      	b.n	80077c6 <_dtoa_r+0x71e>
 8007964:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007966:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007968:	4646      	mov	r6, r8
 800796a:	e735      	b.n	80077d8 <_dtoa_r+0x730>
 800796c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800796e:	e75c      	b.n	800782a <_dtoa_r+0x782>
 8007970:	2300      	movs	r3, #0
 8007972:	e788      	b.n	8007886 <_dtoa_r+0x7de>
 8007974:	3fe00000 	.word	0x3fe00000
 8007978:	40240000 	.word	0x40240000
 800797c:	40140000 	.word	0x40140000
 8007980:	9b02      	ldr	r3, [sp, #8]
 8007982:	e780      	b.n	8007886 <_dtoa_r+0x7de>
 8007984:	2300      	movs	r3, #0
 8007986:	930a      	str	r3, [sp, #40]	@ 0x28
 8007988:	e782      	b.n	8007890 <_dtoa_r+0x7e8>
 800798a:	d099      	beq.n	80078c0 <_dtoa_r+0x818>
 800798c:	9a08      	ldr	r2, [sp, #32]
 800798e:	331c      	adds	r3, #28
 8007990:	441a      	add	r2, r3
 8007992:	4498      	add	r8, r3
 8007994:	441e      	add	r6, r3
 8007996:	9208      	str	r2, [sp, #32]
 8007998:	e792      	b.n	80078c0 <_dtoa_r+0x818>
 800799a:	4603      	mov	r3, r0
 800799c:	e7f6      	b.n	800798c <_dtoa_r+0x8e4>
 800799e:	9b07      	ldr	r3, [sp, #28]
 80079a0:	9704      	str	r7, [sp, #16]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	dc20      	bgt.n	80079e8 <_dtoa_r+0x940>
 80079a6:	9300      	str	r3, [sp, #0]
 80079a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079aa:	2b02      	cmp	r3, #2
 80079ac:	dd1e      	ble.n	80079ec <_dtoa_r+0x944>
 80079ae:	9b00      	ldr	r3, [sp, #0]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	f47f aec0 	bne.w	8007736 <_dtoa_r+0x68e>
 80079b6:	4621      	mov	r1, r4
 80079b8:	2205      	movs	r2, #5
 80079ba:	4658      	mov	r0, fp
 80079bc:	f000 fa9a 	bl	8007ef4 <__multadd>
 80079c0:	4601      	mov	r1, r0
 80079c2:	4604      	mov	r4, r0
 80079c4:	4648      	mov	r0, r9
 80079c6:	f000 fcad 	bl	8008324 <__mcmp>
 80079ca:	2800      	cmp	r0, #0
 80079cc:	f77f aeb3 	ble.w	8007736 <_dtoa_r+0x68e>
 80079d0:	4656      	mov	r6, sl
 80079d2:	2331      	movs	r3, #49	@ 0x31
 80079d4:	f806 3b01 	strb.w	r3, [r6], #1
 80079d8:	9b04      	ldr	r3, [sp, #16]
 80079da:	3301      	adds	r3, #1
 80079dc:	9304      	str	r3, [sp, #16]
 80079de:	e6ae      	b.n	800773e <_dtoa_r+0x696>
 80079e0:	9c07      	ldr	r4, [sp, #28]
 80079e2:	9704      	str	r7, [sp, #16]
 80079e4:	4625      	mov	r5, r4
 80079e6:	e7f3      	b.n	80079d0 <_dtoa_r+0x928>
 80079e8:	9b07      	ldr	r3, [sp, #28]
 80079ea:	9300      	str	r3, [sp, #0]
 80079ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	f000 8104 	beq.w	8007bfc <_dtoa_r+0xb54>
 80079f4:	2e00      	cmp	r6, #0
 80079f6:	dd05      	ble.n	8007a04 <_dtoa_r+0x95c>
 80079f8:	4629      	mov	r1, r5
 80079fa:	4632      	mov	r2, r6
 80079fc:	4658      	mov	r0, fp
 80079fe:	f000 fc25 	bl	800824c <__lshift>
 8007a02:	4605      	mov	r5, r0
 8007a04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d05a      	beq.n	8007ac0 <_dtoa_r+0xa18>
 8007a0a:	6869      	ldr	r1, [r5, #4]
 8007a0c:	4658      	mov	r0, fp
 8007a0e:	f000 fa0f 	bl	8007e30 <_Balloc>
 8007a12:	4606      	mov	r6, r0
 8007a14:	b928      	cbnz	r0, 8007a22 <_dtoa_r+0x97a>
 8007a16:	4b84      	ldr	r3, [pc, #528]	@ (8007c28 <_dtoa_r+0xb80>)
 8007a18:	4602      	mov	r2, r0
 8007a1a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007a1e:	f7ff bb5a 	b.w	80070d6 <_dtoa_r+0x2e>
 8007a22:	692a      	ldr	r2, [r5, #16]
 8007a24:	3202      	adds	r2, #2
 8007a26:	0092      	lsls	r2, r2, #2
 8007a28:	f105 010c 	add.w	r1, r5, #12
 8007a2c:	300c      	adds	r0, #12
 8007a2e:	f000 ffaf 	bl	8008990 <memcpy>
 8007a32:	2201      	movs	r2, #1
 8007a34:	4631      	mov	r1, r6
 8007a36:	4658      	mov	r0, fp
 8007a38:	f000 fc08 	bl	800824c <__lshift>
 8007a3c:	f10a 0301 	add.w	r3, sl, #1
 8007a40:	9307      	str	r3, [sp, #28]
 8007a42:	9b00      	ldr	r3, [sp, #0]
 8007a44:	4453      	add	r3, sl
 8007a46:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007a48:	9b02      	ldr	r3, [sp, #8]
 8007a4a:	f003 0301 	and.w	r3, r3, #1
 8007a4e:	462f      	mov	r7, r5
 8007a50:	930a      	str	r3, [sp, #40]	@ 0x28
 8007a52:	4605      	mov	r5, r0
 8007a54:	9b07      	ldr	r3, [sp, #28]
 8007a56:	4621      	mov	r1, r4
 8007a58:	3b01      	subs	r3, #1
 8007a5a:	4648      	mov	r0, r9
 8007a5c:	9300      	str	r3, [sp, #0]
 8007a5e:	f7ff fa98 	bl	8006f92 <quorem>
 8007a62:	4639      	mov	r1, r7
 8007a64:	9002      	str	r0, [sp, #8]
 8007a66:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007a6a:	4648      	mov	r0, r9
 8007a6c:	f000 fc5a 	bl	8008324 <__mcmp>
 8007a70:	462a      	mov	r2, r5
 8007a72:	9008      	str	r0, [sp, #32]
 8007a74:	4621      	mov	r1, r4
 8007a76:	4658      	mov	r0, fp
 8007a78:	f000 fc70 	bl	800835c <__mdiff>
 8007a7c:	68c2      	ldr	r2, [r0, #12]
 8007a7e:	4606      	mov	r6, r0
 8007a80:	bb02      	cbnz	r2, 8007ac4 <_dtoa_r+0xa1c>
 8007a82:	4601      	mov	r1, r0
 8007a84:	4648      	mov	r0, r9
 8007a86:	f000 fc4d 	bl	8008324 <__mcmp>
 8007a8a:	4602      	mov	r2, r0
 8007a8c:	4631      	mov	r1, r6
 8007a8e:	4658      	mov	r0, fp
 8007a90:	920e      	str	r2, [sp, #56]	@ 0x38
 8007a92:	f000 fa0d 	bl	8007eb0 <_Bfree>
 8007a96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a98:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007a9a:	9e07      	ldr	r6, [sp, #28]
 8007a9c:	ea43 0102 	orr.w	r1, r3, r2
 8007aa0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007aa2:	4319      	orrs	r1, r3
 8007aa4:	d110      	bne.n	8007ac8 <_dtoa_r+0xa20>
 8007aa6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007aaa:	d029      	beq.n	8007b00 <_dtoa_r+0xa58>
 8007aac:	9b08      	ldr	r3, [sp, #32]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	dd02      	ble.n	8007ab8 <_dtoa_r+0xa10>
 8007ab2:	9b02      	ldr	r3, [sp, #8]
 8007ab4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007ab8:	9b00      	ldr	r3, [sp, #0]
 8007aba:	f883 8000 	strb.w	r8, [r3]
 8007abe:	e63f      	b.n	8007740 <_dtoa_r+0x698>
 8007ac0:	4628      	mov	r0, r5
 8007ac2:	e7bb      	b.n	8007a3c <_dtoa_r+0x994>
 8007ac4:	2201      	movs	r2, #1
 8007ac6:	e7e1      	b.n	8007a8c <_dtoa_r+0x9e4>
 8007ac8:	9b08      	ldr	r3, [sp, #32]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	db04      	blt.n	8007ad8 <_dtoa_r+0xa30>
 8007ace:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007ad0:	430b      	orrs	r3, r1
 8007ad2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007ad4:	430b      	orrs	r3, r1
 8007ad6:	d120      	bne.n	8007b1a <_dtoa_r+0xa72>
 8007ad8:	2a00      	cmp	r2, #0
 8007ada:	dded      	ble.n	8007ab8 <_dtoa_r+0xa10>
 8007adc:	4649      	mov	r1, r9
 8007ade:	2201      	movs	r2, #1
 8007ae0:	4658      	mov	r0, fp
 8007ae2:	f000 fbb3 	bl	800824c <__lshift>
 8007ae6:	4621      	mov	r1, r4
 8007ae8:	4681      	mov	r9, r0
 8007aea:	f000 fc1b 	bl	8008324 <__mcmp>
 8007aee:	2800      	cmp	r0, #0
 8007af0:	dc03      	bgt.n	8007afa <_dtoa_r+0xa52>
 8007af2:	d1e1      	bne.n	8007ab8 <_dtoa_r+0xa10>
 8007af4:	f018 0f01 	tst.w	r8, #1
 8007af8:	d0de      	beq.n	8007ab8 <_dtoa_r+0xa10>
 8007afa:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007afe:	d1d8      	bne.n	8007ab2 <_dtoa_r+0xa0a>
 8007b00:	9a00      	ldr	r2, [sp, #0]
 8007b02:	2339      	movs	r3, #57	@ 0x39
 8007b04:	7013      	strb	r3, [r2, #0]
 8007b06:	4633      	mov	r3, r6
 8007b08:	461e      	mov	r6, r3
 8007b0a:	3b01      	subs	r3, #1
 8007b0c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007b10:	2a39      	cmp	r2, #57	@ 0x39
 8007b12:	d052      	beq.n	8007bba <_dtoa_r+0xb12>
 8007b14:	3201      	adds	r2, #1
 8007b16:	701a      	strb	r2, [r3, #0]
 8007b18:	e612      	b.n	8007740 <_dtoa_r+0x698>
 8007b1a:	2a00      	cmp	r2, #0
 8007b1c:	dd07      	ble.n	8007b2e <_dtoa_r+0xa86>
 8007b1e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007b22:	d0ed      	beq.n	8007b00 <_dtoa_r+0xa58>
 8007b24:	9a00      	ldr	r2, [sp, #0]
 8007b26:	f108 0301 	add.w	r3, r8, #1
 8007b2a:	7013      	strb	r3, [r2, #0]
 8007b2c:	e608      	b.n	8007740 <_dtoa_r+0x698>
 8007b2e:	9b07      	ldr	r3, [sp, #28]
 8007b30:	9a07      	ldr	r2, [sp, #28]
 8007b32:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007b36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	d028      	beq.n	8007b8e <_dtoa_r+0xae6>
 8007b3c:	4649      	mov	r1, r9
 8007b3e:	2300      	movs	r3, #0
 8007b40:	220a      	movs	r2, #10
 8007b42:	4658      	mov	r0, fp
 8007b44:	f000 f9d6 	bl	8007ef4 <__multadd>
 8007b48:	42af      	cmp	r7, r5
 8007b4a:	4681      	mov	r9, r0
 8007b4c:	f04f 0300 	mov.w	r3, #0
 8007b50:	f04f 020a 	mov.w	r2, #10
 8007b54:	4639      	mov	r1, r7
 8007b56:	4658      	mov	r0, fp
 8007b58:	d107      	bne.n	8007b6a <_dtoa_r+0xac2>
 8007b5a:	f000 f9cb 	bl	8007ef4 <__multadd>
 8007b5e:	4607      	mov	r7, r0
 8007b60:	4605      	mov	r5, r0
 8007b62:	9b07      	ldr	r3, [sp, #28]
 8007b64:	3301      	adds	r3, #1
 8007b66:	9307      	str	r3, [sp, #28]
 8007b68:	e774      	b.n	8007a54 <_dtoa_r+0x9ac>
 8007b6a:	f000 f9c3 	bl	8007ef4 <__multadd>
 8007b6e:	4629      	mov	r1, r5
 8007b70:	4607      	mov	r7, r0
 8007b72:	2300      	movs	r3, #0
 8007b74:	220a      	movs	r2, #10
 8007b76:	4658      	mov	r0, fp
 8007b78:	f000 f9bc 	bl	8007ef4 <__multadd>
 8007b7c:	4605      	mov	r5, r0
 8007b7e:	e7f0      	b.n	8007b62 <_dtoa_r+0xaba>
 8007b80:	9b00      	ldr	r3, [sp, #0]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	bfcc      	ite	gt
 8007b86:	461e      	movgt	r6, r3
 8007b88:	2601      	movle	r6, #1
 8007b8a:	4456      	add	r6, sl
 8007b8c:	2700      	movs	r7, #0
 8007b8e:	4649      	mov	r1, r9
 8007b90:	2201      	movs	r2, #1
 8007b92:	4658      	mov	r0, fp
 8007b94:	f000 fb5a 	bl	800824c <__lshift>
 8007b98:	4621      	mov	r1, r4
 8007b9a:	4681      	mov	r9, r0
 8007b9c:	f000 fbc2 	bl	8008324 <__mcmp>
 8007ba0:	2800      	cmp	r0, #0
 8007ba2:	dcb0      	bgt.n	8007b06 <_dtoa_r+0xa5e>
 8007ba4:	d102      	bne.n	8007bac <_dtoa_r+0xb04>
 8007ba6:	f018 0f01 	tst.w	r8, #1
 8007baa:	d1ac      	bne.n	8007b06 <_dtoa_r+0xa5e>
 8007bac:	4633      	mov	r3, r6
 8007bae:	461e      	mov	r6, r3
 8007bb0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007bb4:	2a30      	cmp	r2, #48	@ 0x30
 8007bb6:	d0fa      	beq.n	8007bae <_dtoa_r+0xb06>
 8007bb8:	e5c2      	b.n	8007740 <_dtoa_r+0x698>
 8007bba:	459a      	cmp	sl, r3
 8007bbc:	d1a4      	bne.n	8007b08 <_dtoa_r+0xa60>
 8007bbe:	9b04      	ldr	r3, [sp, #16]
 8007bc0:	3301      	adds	r3, #1
 8007bc2:	9304      	str	r3, [sp, #16]
 8007bc4:	2331      	movs	r3, #49	@ 0x31
 8007bc6:	f88a 3000 	strb.w	r3, [sl]
 8007bca:	e5b9      	b.n	8007740 <_dtoa_r+0x698>
 8007bcc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007bce:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007c2c <_dtoa_r+0xb84>
 8007bd2:	b11b      	cbz	r3, 8007bdc <_dtoa_r+0xb34>
 8007bd4:	f10a 0308 	add.w	r3, sl, #8
 8007bd8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007bda:	6013      	str	r3, [r2, #0]
 8007bdc:	4650      	mov	r0, sl
 8007bde:	b019      	add	sp, #100	@ 0x64
 8007be0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007be4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007be6:	2b01      	cmp	r3, #1
 8007be8:	f77f ae37 	ble.w	800785a <_dtoa_r+0x7b2>
 8007bec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007bee:	930a      	str	r3, [sp, #40]	@ 0x28
 8007bf0:	2001      	movs	r0, #1
 8007bf2:	e655      	b.n	80078a0 <_dtoa_r+0x7f8>
 8007bf4:	9b00      	ldr	r3, [sp, #0]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	f77f aed6 	ble.w	80079a8 <_dtoa_r+0x900>
 8007bfc:	4656      	mov	r6, sl
 8007bfe:	4621      	mov	r1, r4
 8007c00:	4648      	mov	r0, r9
 8007c02:	f7ff f9c6 	bl	8006f92 <quorem>
 8007c06:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007c0a:	f806 8b01 	strb.w	r8, [r6], #1
 8007c0e:	9b00      	ldr	r3, [sp, #0]
 8007c10:	eba6 020a 	sub.w	r2, r6, sl
 8007c14:	4293      	cmp	r3, r2
 8007c16:	ddb3      	ble.n	8007b80 <_dtoa_r+0xad8>
 8007c18:	4649      	mov	r1, r9
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	220a      	movs	r2, #10
 8007c1e:	4658      	mov	r0, fp
 8007c20:	f000 f968 	bl	8007ef4 <__multadd>
 8007c24:	4681      	mov	r9, r0
 8007c26:	e7ea      	b.n	8007bfe <_dtoa_r+0xb56>
 8007c28:	080091e8 	.word	0x080091e8
 8007c2c:	0800916c 	.word	0x0800916c

08007c30 <_free_r>:
 8007c30:	b538      	push	{r3, r4, r5, lr}
 8007c32:	4605      	mov	r5, r0
 8007c34:	2900      	cmp	r1, #0
 8007c36:	d041      	beq.n	8007cbc <_free_r+0x8c>
 8007c38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c3c:	1f0c      	subs	r4, r1, #4
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	bfb8      	it	lt
 8007c42:	18e4      	addlt	r4, r4, r3
 8007c44:	f000 f8e8 	bl	8007e18 <__malloc_lock>
 8007c48:	4a1d      	ldr	r2, [pc, #116]	@ (8007cc0 <_free_r+0x90>)
 8007c4a:	6813      	ldr	r3, [r2, #0]
 8007c4c:	b933      	cbnz	r3, 8007c5c <_free_r+0x2c>
 8007c4e:	6063      	str	r3, [r4, #4]
 8007c50:	6014      	str	r4, [r2, #0]
 8007c52:	4628      	mov	r0, r5
 8007c54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c58:	f000 b8e4 	b.w	8007e24 <__malloc_unlock>
 8007c5c:	42a3      	cmp	r3, r4
 8007c5e:	d908      	bls.n	8007c72 <_free_r+0x42>
 8007c60:	6820      	ldr	r0, [r4, #0]
 8007c62:	1821      	adds	r1, r4, r0
 8007c64:	428b      	cmp	r3, r1
 8007c66:	bf01      	itttt	eq
 8007c68:	6819      	ldreq	r1, [r3, #0]
 8007c6a:	685b      	ldreq	r3, [r3, #4]
 8007c6c:	1809      	addeq	r1, r1, r0
 8007c6e:	6021      	streq	r1, [r4, #0]
 8007c70:	e7ed      	b.n	8007c4e <_free_r+0x1e>
 8007c72:	461a      	mov	r2, r3
 8007c74:	685b      	ldr	r3, [r3, #4]
 8007c76:	b10b      	cbz	r3, 8007c7c <_free_r+0x4c>
 8007c78:	42a3      	cmp	r3, r4
 8007c7a:	d9fa      	bls.n	8007c72 <_free_r+0x42>
 8007c7c:	6811      	ldr	r1, [r2, #0]
 8007c7e:	1850      	adds	r0, r2, r1
 8007c80:	42a0      	cmp	r0, r4
 8007c82:	d10b      	bne.n	8007c9c <_free_r+0x6c>
 8007c84:	6820      	ldr	r0, [r4, #0]
 8007c86:	4401      	add	r1, r0
 8007c88:	1850      	adds	r0, r2, r1
 8007c8a:	4283      	cmp	r3, r0
 8007c8c:	6011      	str	r1, [r2, #0]
 8007c8e:	d1e0      	bne.n	8007c52 <_free_r+0x22>
 8007c90:	6818      	ldr	r0, [r3, #0]
 8007c92:	685b      	ldr	r3, [r3, #4]
 8007c94:	6053      	str	r3, [r2, #4]
 8007c96:	4408      	add	r0, r1
 8007c98:	6010      	str	r0, [r2, #0]
 8007c9a:	e7da      	b.n	8007c52 <_free_r+0x22>
 8007c9c:	d902      	bls.n	8007ca4 <_free_r+0x74>
 8007c9e:	230c      	movs	r3, #12
 8007ca0:	602b      	str	r3, [r5, #0]
 8007ca2:	e7d6      	b.n	8007c52 <_free_r+0x22>
 8007ca4:	6820      	ldr	r0, [r4, #0]
 8007ca6:	1821      	adds	r1, r4, r0
 8007ca8:	428b      	cmp	r3, r1
 8007caa:	bf04      	itt	eq
 8007cac:	6819      	ldreq	r1, [r3, #0]
 8007cae:	685b      	ldreq	r3, [r3, #4]
 8007cb0:	6063      	str	r3, [r4, #4]
 8007cb2:	bf04      	itt	eq
 8007cb4:	1809      	addeq	r1, r1, r0
 8007cb6:	6021      	streq	r1, [r4, #0]
 8007cb8:	6054      	str	r4, [r2, #4]
 8007cba:	e7ca      	b.n	8007c52 <_free_r+0x22>
 8007cbc:	bd38      	pop	{r3, r4, r5, pc}
 8007cbe:	bf00      	nop
 8007cc0:	200004f8 	.word	0x200004f8

08007cc4 <malloc>:
 8007cc4:	4b02      	ldr	r3, [pc, #8]	@ (8007cd0 <malloc+0xc>)
 8007cc6:	4601      	mov	r1, r0
 8007cc8:	6818      	ldr	r0, [r3, #0]
 8007cca:	f000 b825 	b.w	8007d18 <_malloc_r>
 8007cce:	bf00      	nop
 8007cd0:	20000018 	.word	0x20000018

08007cd4 <sbrk_aligned>:
 8007cd4:	b570      	push	{r4, r5, r6, lr}
 8007cd6:	4e0f      	ldr	r6, [pc, #60]	@ (8007d14 <sbrk_aligned+0x40>)
 8007cd8:	460c      	mov	r4, r1
 8007cda:	6831      	ldr	r1, [r6, #0]
 8007cdc:	4605      	mov	r5, r0
 8007cde:	b911      	cbnz	r1, 8007ce6 <sbrk_aligned+0x12>
 8007ce0:	f000 fe46 	bl	8008970 <_sbrk_r>
 8007ce4:	6030      	str	r0, [r6, #0]
 8007ce6:	4621      	mov	r1, r4
 8007ce8:	4628      	mov	r0, r5
 8007cea:	f000 fe41 	bl	8008970 <_sbrk_r>
 8007cee:	1c43      	adds	r3, r0, #1
 8007cf0:	d103      	bne.n	8007cfa <sbrk_aligned+0x26>
 8007cf2:	f04f 34ff 	mov.w	r4, #4294967295
 8007cf6:	4620      	mov	r0, r4
 8007cf8:	bd70      	pop	{r4, r5, r6, pc}
 8007cfa:	1cc4      	adds	r4, r0, #3
 8007cfc:	f024 0403 	bic.w	r4, r4, #3
 8007d00:	42a0      	cmp	r0, r4
 8007d02:	d0f8      	beq.n	8007cf6 <sbrk_aligned+0x22>
 8007d04:	1a21      	subs	r1, r4, r0
 8007d06:	4628      	mov	r0, r5
 8007d08:	f000 fe32 	bl	8008970 <_sbrk_r>
 8007d0c:	3001      	adds	r0, #1
 8007d0e:	d1f2      	bne.n	8007cf6 <sbrk_aligned+0x22>
 8007d10:	e7ef      	b.n	8007cf2 <sbrk_aligned+0x1e>
 8007d12:	bf00      	nop
 8007d14:	200004f4 	.word	0x200004f4

08007d18 <_malloc_r>:
 8007d18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d1c:	1ccd      	adds	r5, r1, #3
 8007d1e:	f025 0503 	bic.w	r5, r5, #3
 8007d22:	3508      	adds	r5, #8
 8007d24:	2d0c      	cmp	r5, #12
 8007d26:	bf38      	it	cc
 8007d28:	250c      	movcc	r5, #12
 8007d2a:	2d00      	cmp	r5, #0
 8007d2c:	4606      	mov	r6, r0
 8007d2e:	db01      	blt.n	8007d34 <_malloc_r+0x1c>
 8007d30:	42a9      	cmp	r1, r5
 8007d32:	d904      	bls.n	8007d3e <_malloc_r+0x26>
 8007d34:	230c      	movs	r3, #12
 8007d36:	6033      	str	r3, [r6, #0]
 8007d38:	2000      	movs	r0, #0
 8007d3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007e14 <_malloc_r+0xfc>
 8007d42:	f000 f869 	bl	8007e18 <__malloc_lock>
 8007d46:	f8d8 3000 	ldr.w	r3, [r8]
 8007d4a:	461c      	mov	r4, r3
 8007d4c:	bb44      	cbnz	r4, 8007da0 <_malloc_r+0x88>
 8007d4e:	4629      	mov	r1, r5
 8007d50:	4630      	mov	r0, r6
 8007d52:	f7ff ffbf 	bl	8007cd4 <sbrk_aligned>
 8007d56:	1c43      	adds	r3, r0, #1
 8007d58:	4604      	mov	r4, r0
 8007d5a:	d158      	bne.n	8007e0e <_malloc_r+0xf6>
 8007d5c:	f8d8 4000 	ldr.w	r4, [r8]
 8007d60:	4627      	mov	r7, r4
 8007d62:	2f00      	cmp	r7, #0
 8007d64:	d143      	bne.n	8007dee <_malloc_r+0xd6>
 8007d66:	2c00      	cmp	r4, #0
 8007d68:	d04b      	beq.n	8007e02 <_malloc_r+0xea>
 8007d6a:	6823      	ldr	r3, [r4, #0]
 8007d6c:	4639      	mov	r1, r7
 8007d6e:	4630      	mov	r0, r6
 8007d70:	eb04 0903 	add.w	r9, r4, r3
 8007d74:	f000 fdfc 	bl	8008970 <_sbrk_r>
 8007d78:	4581      	cmp	r9, r0
 8007d7a:	d142      	bne.n	8007e02 <_malloc_r+0xea>
 8007d7c:	6821      	ldr	r1, [r4, #0]
 8007d7e:	1a6d      	subs	r5, r5, r1
 8007d80:	4629      	mov	r1, r5
 8007d82:	4630      	mov	r0, r6
 8007d84:	f7ff ffa6 	bl	8007cd4 <sbrk_aligned>
 8007d88:	3001      	adds	r0, #1
 8007d8a:	d03a      	beq.n	8007e02 <_malloc_r+0xea>
 8007d8c:	6823      	ldr	r3, [r4, #0]
 8007d8e:	442b      	add	r3, r5
 8007d90:	6023      	str	r3, [r4, #0]
 8007d92:	f8d8 3000 	ldr.w	r3, [r8]
 8007d96:	685a      	ldr	r2, [r3, #4]
 8007d98:	bb62      	cbnz	r2, 8007df4 <_malloc_r+0xdc>
 8007d9a:	f8c8 7000 	str.w	r7, [r8]
 8007d9e:	e00f      	b.n	8007dc0 <_malloc_r+0xa8>
 8007da0:	6822      	ldr	r2, [r4, #0]
 8007da2:	1b52      	subs	r2, r2, r5
 8007da4:	d420      	bmi.n	8007de8 <_malloc_r+0xd0>
 8007da6:	2a0b      	cmp	r2, #11
 8007da8:	d917      	bls.n	8007dda <_malloc_r+0xc2>
 8007daa:	1961      	adds	r1, r4, r5
 8007dac:	42a3      	cmp	r3, r4
 8007dae:	6025      	str	r5, [r4, #0]
 8007db0:	bf18      	it	ne
 8007db2:	6059      	strne	r1, [r3, #4]
 8007db4:	6863      	ldr	r3, [r4, #4]
 8007db6:	bf08      	it	eq
 8007db8:	f8c8 1000 	streq.w	r1, [r8]
 8007dbc:	5162      	str	r2, [r4, r5]
 8007dbe:	604b      	str	r3, [r1, #4]
 8007dc0:	4630      	mov	r0, r6
 8007dc2:	f000 f82f 	bl	8007e24 <__malloc_unlock>
 8007dc6:	f104 000b 	add.w	r0, r4, #11
 8007dca:	1d23      	adds	r3, r4, #4
 8007dcc:	f020 0007 	bic.w	r0, r0, #7
 8007dd0:	1ac2      	subs	r2, r0, r3
 8007dd2:	bf1c      	itt	ne
 8007dd4:	1a1b      	subne	r3, r3, r0
 8007dd6:	50a3      	strne	r3, [r4, r2]
 8007dd8:	e7af      	b.n	8007d3a <_malloc_r+0x22>
 8007dda:	6862      	ldr	r2, [r4, #4]
 8007ddc:	42a3      	cmp	r3, r4
 8007dde:	bf0c      	ite	eq
 8007de0:	f8c8 2000 	streq.w	r2, [r8]
 8007de4:	605a      	strne	r2, [r3, #4]
 8007de6:	e7eb      	b.n	8007dc0 <_malloc_r+0xa8>
 8007de8:	4623      	mov	r3, r4
 8007dea:	6864      	ldr	r4, [r4, #4]
 8007dec:	e7ae      	b.n	8007d4c <_malloc_r+0x34>
 8007dee:	463c      	mov	r4, r7
 8007df0:	687f      	ldr	r7, [r7, #4]
 8007df2:	e7b6      	b.n	8007d62 <_malloc_r+0x4a>
 8007df4:	461a      	mov	r2, r3
 8007df6:	685b      	ldr	r3, [r3, #4]
 8007df8:	42a3      	cmp	r3, r4
 8007dfa:	d1fb      	bne.n	8007df4 <_malloc_r+0xdc>
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	6053      	str	r3, [r2, #4]
 8007e00:	e7de      	b.n	8007dc0 <_malloc_r+0xa8>
 8007e02:	230c      	movs	r3, #12
 8007e04:	6033      	str	r3, [r6, #0]
 8007e06:	4630      	mov	r0, r6
 8007e08:	f000 f80c 	bl	8007e24 <__malloc_unlock>
 8007e0c:	e794      	b.n	8007d38 <_malloc_r+0x20>
 8007e0e:	6005      	str	r5, [r0, #0]
 8007e10:	e7d6      	b.n	8007dc0 <_malloc_r+0xa8>
 8007e12:	bf00      	nop
 8007e14:	200004f8 	.word	0x200004f8

08007e18 <__malloc_lock>:
 8007e18:	4801      	ldr	r0, [pc, #4]	@ (8007e20 <__malloc_lock+0x8>)
 8007e1a:	f7ff b8b8 	b.w	8006f8e <__retarget_lock_acquire_recursive>
 8007e1e:	bf00      	nop
 8007e20:	200004f0 	.word	0x200004f0

08007e24 <__malloc_unlock>:
 8007e24:	4801      	ldr	r0, [pc, #4]	@ (8007e2c <__malloc_unlock+0x8>)
 8007e26:	f7ff b8b3 	b.w	8006f90 <__retarget_lock_release_recursive>
 8007e2a:	bf00      	nop
 8007e2c:	200004f0 	.word	0x200004f0

08007e30 <_Balloc>:
 8007e30:	b570      	push	{r4, r5, r6, lr}
 8007e32:	69c6      	ldr	r6, [r0, #28]
 8007e34:	4604      	mov	r4, r0
 8007e36:	460d      	mov	r5, r1
 8007e38:	b976      	cbnz	r6, 8007e58 <_Balloc+0x28>
 8007e3a:	2010      	movs	r0, #16
 8007e3c:	f7ff ff42 	bl	8007cc4 <malloc>
 8007e40:	4602      	mov	r2, r0
 8007e42:	61e0      	str	r0, [r4, #28]
 8007e44:	b920      	cbnz	r0, 8007e50 <_Balloc+0x20>
 8007e46:	4b18      	ldr	r3, [pc, #96]	@ (8007ea8 <_Balloc+0x78>)
 8007e48:	4818      	ldr	r0, [pc, #96]	@ (8007eac <_Balloc+0x7c>)
 8007e4a:	216b      	movs	r1, #107	@ 0x6b
 8007e4c:	f000 fdae 	bl	80089ac <__assert_func>
 8007e50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007e54:	6006      	str	r6, [r0, #0]
 8007e56:	60c6      	str	r6, [r0, #12]
 8007e58:	69e6      	ldr	r6, [r4, #28]
 8007e5a:	68f3      	ldr	r3, [r6, #12]
 8007e5c:	b183      	cbz	r3, 8007e80 <_Balloc+0x50>
 8007e5e:	69e3      	ldr	r3, [r4, #28]
 8007e60:	68db      	ldr	r3, [r3, #12]
 8007e62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007e66:	b9b8      	cbnz	r0, 8007e98 <_Balloc+0x68>
 8007e68:	2101      	movs	r1, #1
 8007e6a:	fa01 f605 	lsl.w	r6, r1, r5
 8007e6e:	1d72      	adds	r2, r6, #5
 8007e70:	0092      	lsls	r2, r2, #2
 8007e72:	4620      	mov	r0, r4
 8007e74:	f000 fdb8 	bl	80089e8 <_calloc_r>
 8007e78:	b160      	cbz	r0, 8007e94 <_Balloc+0x64>
 8007e7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007e7e:	e00e      	b.n	8007e9e <_Balloc+0x6e>
 8007e80:	2221      	movs	r2, #33	@ 0x21
 8007e82:	2104      	movs	r1, #4
 8007e84:	4620      	mov	r0, r4
 8007e86:	f000 fdaf 	bl	80089e8 <_calloc_r>
 8007e8a:	69e3      	ldr	r3, [r4, #28]
 8007e8c:	60f0      	str	r0, [r6, #12]
 8007e8e:	68db      	ldr	r3, [r3, #12]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d1e4      	bne.n	8007e5e <_Balloc+0x2e>
 8007e94:	2000      	movs	r0, #0
 8007e96:	bd70      	pop	{r4, r5, r6, pc}
 8007e98:	6802      	ldr	r2, [r0, #0]
 8007e9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007ea4:	e7f7      	b.n	8007e96 <_Balloc+0x66>
 8007ea6:	bf00      	nop
 8007ea8:	08009179 	.word	0x08009179
 8007eac:	080091f9 	.word	0x080091f9

08007eb0 <_Bfree>:
 8007eb0:	b570      	push	{r4, r5, r6, lr}
 8007eb2:	69c6      	ldr	r6, [r0, #28]
 8007eb4:	4605      	mov	r5, r0
 8007eb6:	460c      	mov	r4, r1
 8007eb8:	b976      	cbnz	r6, 8007ed8 <_Bfree+0x28>
 8007eba:	2010      	movs	r0, #16
 8007ebc:	f7ff ff02 	bl	8007cc4 <malloc>
 8007ec0:	4602      	mov	r2, r0
 8007ec2:	61e8      	str	r0, [r5, #28]
 8007ec4:	b920      	cbnz	r0, 8007ed0 <_Bfree+0x20>
 8007ec6:	4b09      	ldr	r3, [pc, #36]	@ (8007eec <_Bfree+0x3c>)
 8007ec8:	4809      	ldr	r0, [pc, #36]	@ (8007ef0 <_Bfree+0x40>)
 8007eca:	218f      	movs	r1, #143	@ 0x8f
 8007ecc:	f000 fd6e 	bl	80089ac <__assert_func>
 8007ed0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007ed4:	6006      	str	r6, [r0, #0]
 8007ed6:	60c6      	str	r6, [r0, #12]
 8007ed8:	b13c      	cbz	r4, 8007eea <_Bfree+0x3a>
 8007eda:	69eb      	ldr	r3, [r5, #28]
 8007edc:	6862      	ldr	r2, [r4, #4]
 8007ede:	68db      	ldr	r3, [r3, #12]
 8007ee0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007ee4:	6021      	str	r1, [r4, #0]
 8007ee6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007eea:	bd70      	pop	{r4, r5, r6, pc}
 8007eec:	08009179 	.word	0x08009179
 8007ef0:	080091f9 	.word	0x080091f9

08007ef4 <__multadd>:
 8007ef4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ef8:	690d      	ldr	r5, [r1, #16]
 8007efa:	4607      	mov	r7, r0
 8007efc:	460c      	mov	r4, r1
 8007efe:	461e      	mov	r6, r3
 8007f00:	f101 0c14 	add.w	ip, r1, #20
 8007f04:	2000      	movs	r0, #0
 8007f06:	f8dc 3000 	ldr.w	r3, [ip]
 8007f0a:	b299      	uxth	r1, r3
 8007f0c:	fb02 6101 	mla	r1, r2, r1, r6
 8007f10:	0c1e      	lsrs	r6, r3, #16
 8007f12:	0c0b      	lsrs	r3, r1, #16
 8007f14:	fb02 3306 	mla	r3, r2, r6, r3
 8007f18:	b289      	uxth	r1, r1
 8007f1a:	3001      	adds	r0, #1
 8007f1c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007f20:	4285      	cmp	r5, r0
 8007f22:	f84c 1b04 	str.w	r1, [ip], #4
 8007f26:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007f2a:	dcec      	bgt.n	8007f06 <__multadd+0x12>
 8007f2c:	b30e      	cbz	r6, 8007f72 <__multadd+0x7e>
 8007f2e:	68a3      	ldr	r3, [r4, #8]
 8007f30:	42ab      	cmp	r3, r5
 8007f32:	dc19      	bgt.n	8007f68 <__multadd+0x74>
 8007f34:	6861      	ldr	r1, [r4, #4]
 8007f36:	4638      	mov	r0, r7
 8007f38:	3101      	adds	r1, #1
 8007f3a:	f7ff ff79 	bl	8007e30 <_Balloc>
 8007f3e:	4680      	mov	r8, r0
 8007f40:	b928      	cbnz	r0, 8007f4e <__multadd+0x5a>
 8007f42:	4602      	mov	r2, r0
 8007f44:	4b0c      	ldr	r3, [pc, #48]	@ (8007f78 <__multadd+0x84>)
 8007f46:	480d      	ldr	r0, [pc, #52]	@ (8007f7c <__multadd+0x88>)
 8007f48:	21ba      	movs	r1, #186	@ 0xba
 8007f4a:	f000 fd2f 	bl	80089ac <__assert_func>
 8007f4e:	6922      	ldr	r2, [r4, #16]
 8007f50:	3202      	adds	r2, #2
 8007f52:	f104 010c 	add.w	r1, r4, #12
 8007f56:	0092      	lsls	r2, r2, #2
 8007f58:	300c      	adds	r0, #12
 8007f5a:	f000 fd19 	bl	8008990 <memcpy>
 8007f5e:	4621      	mov	r1, r4
 8007f60:	4638      	mov	r0, r7
 8007f62:	f7ff ffa5 	bl	8007eb0 <_Bfree>
 8007f66:	4644      	mov	r4, r8
 8007f68:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007f6c:	3501      	adds	r5, #1
 8007f6e:	615e      	str	r6, [r3, #20]
 8007f70:	6125      	str	r5, [r4, #16]
 8007f72:	4620      	mov	r0, r4
 8007f74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f78:	080091e8 	.word	0x080091e8
 8007f7c:	080091f9 	.word	0x080091f9

08007f80 <__hi0bits>:
 8007f80:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007f84:	4603      	mov	r3, r0
 8007f86:	bf36      	itet	cc
 8007f88:	0403      	lslcc	r3, r0, #16
 8007f8a:	2000      	movcs	r0, #0
 8007f8c:	2010      	movcc	r0, #16
 8007f8e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007f92:	bf3c      	itt	cc
 8007f94:	021b      	lslcc	r3, r3, #8
 8007f96:	3008      	addcc	r0, #8
 8007f98:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007f9c:	bf3c      	itt	cc
 8007f9e:	011b      	lslcc	r3, r3, #4
 8007fa0:	3004      	addcc	r0, #4
 8007fa2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fa6:	bf3c      	itt	cc
 8007fa8:	009b      	lslcc	r3, r3, #2
 8007faa:	3002      	addcc	r0, #2
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	db05      	blt.n	8007fbc <__hi0bits+0x3c>
 8007fb0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007fb4:	f100 0001 	add.w	r0, r0, #1
 8007fb8:	bf08      	it	eq
 8007fba:	2020      	moveq	r0, #32
 8007fbc:	4770      	bx	lr

08007fbe <__lo0bits>:
 8007fbe:	6803      	ldr	r3, [r0, #0]
 8007fc0:	4602      	mov	r2, r0
 8007fc2:	f013 0007 	ands.w	r0, r3, #7
 8007fc6:	d00b      	beq.n	8007fe0 <__lo0bits+0x22>
 8007fc8:	07d9      	lsls	r1, r3, #31
 8007fca:	d421      	bmi.n	8008010 <__lo0bits+0x52>
 8007fcc:	0798      	lsls	r0, r3, #30
 8007fce:	bf49      	itett	mi
 8007fd0:	085b      	lsrmi	r3, r3, #1
 8007fd2:	089b      	lsrpl	r3, r3, #2
 8007fd4:	2001      	movmi	r0, #1
 8007fd6:	6013      	strmi	r3, [r2, #0]
 8007fd8:	bf5c      	itt	pl
 8007fda:	6013      	strpl	r3, [r2, #0]
 8007fdc:	2002      	movpl	r0, #2
 8007fde:	4770      	bx	lr
 8007fe0:	b299      	uxth	r1, r3
 8007fe2:	b909      	cbnz	r1, 8007fe8 <__lo0bits+0x2a>
 8007fe4:	0c1b      	lsrs	r3, r3, #16
 8007fe6:	2010      	movs	r0, #16
 8007fe8:	b2d9      	uxtb	r1, r3
 8007fea:	b909      	cbnz	r1, 8007ff0 <__lo0bits+0x32>
 8007fec:	3008      	adds	r0, #8
 8007fee:	0a1b      	lsrs	r3, r3, #8
 8007ff0:	0719      	lsls	r1, r3, #28
 8007ff2:	bf04      	itt	eq
 8007ff4:	091b      	lsreq	r3, r3, #4
 8007ff6:	3004      	addeq	r0, #4
 8007ff8:	0799      	lsls	r1, r3, #30
 8007ffa:	bf04      	itt	eq
 8007ffc:	089b      	lsreq	r3, r3, #2
 8007ffe:	3002      	addeq	r0, #2
 8008000:	07d9      	lsls	r1, r3, #31
 8008002:	d403      	bmi.n	800800c <__lo0bits+0x4e>
 8008004:	085b      	lsrs	r3, r3, #1
 8008006:	f100 0001 	add.w	r0, r0, #1
 800800a:	d003      	beq.n	8008014 <__lo0bits+0x56>
 800800c:	6013      	str	r3, [r2, #0]
 800800e:	4770      	bx	lr
 8008010:	2000      	movs	r0, #0
 8008012:	4770      	bx	lr
 8008014:	2020      	movs	r0, #32
 8008016:	4770      	bx	lr

08008018 <__i2b>:
 8008018:	b510      	push	{r4, lr}
 800801a:	460c      	mov	r4, r1
 800801c:	2101      	movs	r1, #1
 800801e:	f7ff ff07 	bl	8007e30 <_Balloc>
 8008022:	4602      	mov	r2, r0
 8008024:	b928      	cbnz	r0, 8008032 <__i2b+0x1a>
 8008026:	4b05      	ldr	r3, [pc, #20]	@ (800803c <__i2b+0x24>)
 8008028:	4805      	ldr	r0, [pc, #20]	@ (8008040 <__i2b+0x28>)
 800802a:	f240 1145 	movw	r1, #325	@ 0x145
 800802e:	f000 fcbd 	bl	80089ac <__assert_func>
 8008032:	2301      	movs	r3, #1
 8008034:	6144      	str	r4, [r0, #20]
 8008036:	6103      	str	r3, [r0, #16]
 8008038:	bd10      	pop	{r4, pc}
 800803a:	bf00      	nop
 800803c:	080091e8 	.word	0x080091e8
 8008040:	080091f9 	.word	0x080091f9

08008044 <__multiply>:
 8008044:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008048:	4614      	mov	r4, r2
 800804a:	690a      	ldr	r2, [r1, #16]
 800804c:	6923      	ldr	r3, [r4, #16]
 800804e:	429a      	cmp	r2, r3
 8008050:	bfa8      	it	ge
 8008052:	4623      	movge	r3, r4
 8008054:	460f      	mov	r7, r1
 8008056:	bfa4      	itt	ge
 8008058:	460c      	movge	r4, r1
 800805a:	461f      	movge	r7, r3
 800805c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008060:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008064:	68a3      	ldr	r3, [r4, #8]
 8008066:	6861      	ldr	r1, [r4, #4]
 8008068:	eb0a 0609 	add.w	r6, sl, r9
 800806c:	42b3      	cmp	r3, r6
 800806e:	b085      	sub	sp, #20
 8008070:	bfb8      	it	lt
 8008072:	3101      	addlt	r1, #1
 8008074:	f7ff fedc 	bl	8007e30 <_Balloc>
 8008078:	b930      	cbnz	r0, 8008088 <__multiply+0x44>
 800807a:	4602      	mov	r2, r0
 800807c:	4b44      	ldr	r3, [pc, #272]	@ (8008190 <__multiply+0x14c>)
 800807e:	4845      	ldr	r0, [pc, #276]	@ (8008194 <__multiply+0x150>)
 8008080:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008084:	f000 fc92 	bl	80089ac <__assert_func>
 8008088:	f100 0514 	add.w	r5, r0, #20
 800808c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008090:	462b      	mov	r3, r5
 8008092:	2200      	movs	r2, #0
 8008094:	4543      	cmp	r3, r8
 8008096:	d321      	bcc.n	80080dc <__multiply+0x98>
 8008098:	f107 0114 	add.w	r1, r7, #20
 800809c:	f104 0214 	add.w	r2, r4, #20
 80080a0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80080a4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80080a8:	9302      	str	r3, [sp, #8]
 80080aa:	1b13      	subs	r3, r2, r4
 80080ac:	3b15      	subs	r3, #21
 80080ae:	f023 0303 	bic.w	r3, r3, #3
 80080b2:	3304      	adds	r3, #4
 80080b4:	f104 0715 	add.w	r7, r4, #21
 80080b8:	42ba      	cmp	r2, r7
 80080ba:	bf38      	it	cc
 80080bc:	2304      	movcc	r3, #4
 80080be:	9301      	str	r3, [sp, #4]
 80080c0:	9b02      	ldr	r3, [sp, #8]
 80080c2:	9103      	str	r1, [sp, #12]
 80080c4:	428b      	cmp	r3, r1
 80080c6:	d80c      	bhi.n	80080e2 <__multiply+0x9e>
 80080c8:	2e00      	cmp	r6, #0
 80080ca:	dd03      	ble.n	80080d4 <__multiply+0x90>
 80080cc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d05b      	beq.n	800818c <__multiply+0x148>
 80080d4:	6106      	str	r6, [r0, #16]
 80080d6:	b005      	add	sp, #20
 80080d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080dc:	f843 2b04 	str.w	r2, [r3], #4
 80080e0:	e7d8      	b.n	8008094 <__multiply+0x50>
 80080e2:	f8b1 a000 	ldrh.w	sl, [r1]
 80080e6:	f1ba 0f00 	cmp.w	sl, #0
 80080ea:	d024      	beq.n	8008136 <__multiply+0xf2>
 80080ec:	f104 0e14 	add.w	lr, r4, #20
 80080f0:	46a9      	mov	r9, r5
 80080f2:	f04f 0c00 	mov.w	ip, #0
 80080f6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80080fa:	f8d9 3000 	ldr.w	r3, [r9]
 80080fe:	fa1f fb87 	uxth.w	fp, r7
 8008102:	b29b      	uxth	r3, r3
 8008104:	fb0a 330b 	mla	r3, sl, fp, r3
 8008108:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800810c:	f8d9 7000 	ldr.w	r7, [r9]
 8008110:	4463      	add	r3, ip
 8008112:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008116:	fb0a c70b 	mla	r7, sl, fp, ip
 800811a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800811e:	b29b      	uxth	r3, r3
 8008120:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008124:	4572      	cmp	r2, lr
 8008126:	f849 3b04 	str.w	r3, [r9], #4
 800812a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800812e:	d8e2      	bhi.n	80080f6 <__multiply+0xb2>
 8008130:	9b01      	ldr	r3, [sp, #4]
 8008132:	f845 c003 	str.w	ip, [r5, r3]
 8008136:	9b03      	ldr	r3, [sp, #12]
 8008138:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800813c:	3104      	adds	r1, #4
 800813e:	f1b9 0f00 	cmp.w	r9, #0
 8008142:	d021      	beq.n	8008188 <__multiply+0x144>
 8008144:	682b      	ldr	r3, [r5, #0]
 8008146:	f104 0c14 	add.w	ip, r4, #20
 800814a:	46ae      	mov	lr, r5
 800814c:	f04f 0a00 	mov.w	sl, #0
 8008150:	f8bc b000 	ldrh.w	fp, [ip]
 8008154:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008158:	fb09 770b 	mla	r7, r9, fp, r7
 800815c:	4457      	add	r7, sl
 800815e:	b29b      	uxth	r3, r3
 8008160:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008164:	f84e 3b04 	str.w	r3, [lr], #4
 8008168:	f85c 3b04 	ldr.w	r3, [ip], #4
 800816c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008170:	f8be 3000 	ldrh.w	r3, [lr]
 8008174:	fb09 330a 	mla	r3, r9, sl, r3
 8008178:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800817c:	4562      	cmp	r2, ip
 800817e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008182:	d8e5      	bhi.n	8008150 <__multiply+0x10c>
 8008184:	9f01      	ldr	r7, [sp, #4]
 8008186:	51eb      	str	r3, [r5, r7]
 8008188:	3504      	adds	r5, #4
 800818a:	e799      	b.n	80080c0 <__multiply+0x7c>
 800818c:	3e01      	subs	r6, #1
 800818e:	e79b      	b.n	80080c8 <__multiply+0x84>
 8008190:	080091e8 	.word	0x080091e8
 8008194:	080091f9 	.word	0x080091f9

08008198 <__pow5mult>:
 8008198:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800819c:	4615      	mov	r5, r2
 800819e:	f012 0203 	ands.w	r2, r2, #3
 80081a2:	4607      	mov	r7, r0
 80081a4:	460e      	mov	r6, r1
 80081a6:	d007      	beq.n	80081b8 <__pow5mult+0x20>
 80081a8:	4c25      	ldr	r4, [pc, #148]	@ (8008240 <__pow5mult+0xa8>)
 80081aa:	3a01      	subs	r2, #1
 80081ac:	2300      	movs	r3, #0
 80081ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80081b2:	f7ff fe9f 	bl	8007ef4 <__multadd>
 80081b6:	4606      	mov	r6, r0
 80081b8:	10ad      	asrs	r5, r5, #2
 80081ba:	d03d      	beq.n	8008238 <__pow5mult+0xa0>
 80081bc:	69fc      	ldr	r4, [r7, #28]
 80081be:	b97c      	cbnz	r4, 80081e0 <__pow5mult+0x48>
 80081c0:	2010      	movs	r0, #16
 80081c2:	f7ff fd7f 	bl	8007cc4 <malloc>
 80081c6:	4602      	mov	r2, r0
 80081c8:	61f8      	str	r0, [r7, #28]
 80081ca:	b928      	cbnz	r0, 80081d8 <__pow5mult+0x40>
 80081cc:	4b1d      	ldr	r3, [pc, #116]	@ (8008244 <__pow5mult+0xac>)
 80081ce:	481e      	ldr	r0, [pc, #120]	@ (8008248 <__pow5mult+0xb0>)
 80081d0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80081d4:	f000 fbea 	bl	80089ac <__assert_func>
 80081d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80081dc:	6004      	str	r4, [r0, #0]
 80081de:	60c4      	str	r4, [r0, #12]
 80081e0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80081e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80081e8:	b94c      	cbnz	r4, 80081fe <__pow5mult+0x66>
 80081ea:	f240 2171 	movw	r1, #625	@ 0x271
 80081ee:	4638      	mov	r0, r7
 80081f0:	f7ff ff12 	bl	8008018 <__i2b>
 80081f4:	2300      	movs	r3, #0
 80081f6:	f8c8 0008 	str.w	r0, [r8, #8]
 80081fa:	4604      	mov	r4, r0
 80081fc:	6003      	str	r3, [r0, #0]
 80081fe:	f04f 0900 	mov.w	r9, #0
 8008202:	07eb      	lsls	r3, r5, #31
 8008204:	d50a      	bpl.n	800821c <__pow5mult+0x84>
 8008206:	4631      	mov	r1, r6
 8008208:	4622      	mov	r2, r4
 800820a:	4638      	mov	r0, r7
 800820c:	f7ff ff1a 	bl	8008044 <__multiply>
 8008210:	4631      	mov	r1, r6
 8008212:	4680      	mov	r8, r0
 8008214:	4638      	mov	r0, r7
 8008216:	f7ff fe4b 	bl	8007eb0 <_Bfree>
 800821a:	4646      	mov	r6, r8
 800821c:	106d      	asrs	r5, r5, #1
 800821e:	d00b      	beq.n	8008238 <__pow5mult+0xa0>
 8008220:	6820      	ldr	r0, [r4, #0]
 8008222:	b938      	cbnz	r0, 8008234 <__pow5mult+0x9c>
 8008224:	4622      	mov	r2, r4
 8008226:	4621      	mov	r1, r4
 8008228:	4638      	mov	r0, r7
 800822a:	f7ff ff0b 	bl	8008044 <__multiply>
 800822e:	6020      	str	r0, [r4, #0]
 8008230:	f8c0 9000 	str.w	r9, [r0]
 8008234:	4604      	mov	r4, r0
 8008236:	e7e4      	b.n	8008202 <__pow5mult+0x6a>
 8008238:	4630      	mov	r0, r6
 800823a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800823e:	bf00      	nop
 8008240:	08009254 	.word	0x08009254
 8008244:	08009179 	.word	0x08009179
 8008248:	080091f9 	.word	0x080091f9

0800824c <__lshift>:
 800824c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008250:	460c      	mov	r4, r1
 8008252:	6849      	ldr	r1, [r1, #4]
 8008254:	6923      	ldr	r3, [r4, #16]
 8008256:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800825a:	68a3      	ldr	r3, [r4, #8]
 800825c:	4607      	mov	r7, r0
 800825e:	4691      	mov	r9, r2
 8008260:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008264:	f108 0601 	add.w	r6, r8, #1
 8008268:	42b3      	cmp	r3, r6
 800826a:	db0b      	blt.n	8008284 <__lshift+0x38>
 800826c:	4638      	mov	r0, r7
 800826e:	f7ff fddf 	bl	8007e30 <_Balloc>
 8008272:	4605      	mov	r5, r0
 8008274:	b948      	cbnz	r0, 800828a <__lshift+0x3e>
 8008276:	4602      	mov	r2, r0
 8008278:	4b28      	ldr	r3, [pc, #160]	@ (800831c <__lshift+0xd0>)
 800827a:	4829      	ldr	r0, [pc, #164]	@ (8008320 <__lshift+0xd4>)
 800827c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008280:	f000 fb94 	bl	80089ac <__assert_func>
 8008284:	3101      	adds	r1, #1
 8008286:	005b      	lsls	r3, r3, #1
 8008288:	e7ee      	b.n	8008268 <__lshift+0x1c>
 800828a:	2300      	movs	r3, #0
 800828c:	f100 0114 	add.w	r1, r0, #20
 8008290:	f100 0210 	add.w	r2, r0, #16
 8008294:	4618      	mov	r0, r3
 8008296:	4553      	cmp	r3, sl
 8008298:	db33      	blt.n	8008302 <__lshift+0xb6>
 800829a:	6920      	ldr	r0, [r4, #16]
 800829c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80082a0:	f104 0314 	add.w	r3, r4, #20
 80082a4:	f019 091f 	ands.w	r9, r9, #31
 80082a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80082ac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80082b0:	d02b      	beq.n	800830a <__lshift+0xbe>
 80082b2:	f1c9 0e20 	rsb	lr, r9, #32
 80082b6:	468a      	mov	sl, r1
 80082b8:	2200      	movs	r2, #0
 80082ba:	6818      	ldr	r0, [r3, #0]
 80082bc:	fa00 f009 	lsl.w	r0, r0, r9
 80082c0:	4310      	orrs	r0, r2
 80082c2:	f84a 0b04 	str.w	r0, [sl], #4
 80082c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80082ca:	459c      	cmp	ip, r3
 80082cc:	fa22 f20e 	lsr.w	r2, r2, lr
 80082d0:	d8f3      	bhi.n	80082ba <__lshift+0x6e>
 80082d2:	ebac 0304 	sub.w	r3, ip, r4
 80082d6:	3b15      	subs	r3, #21
 80082d8:	f023 0303 	bic.w	r3, r3, #3
 80082dc:	3304      	adds	r3, #4
 80082de:	f104 0015 	add.w	r0, r4, #21
 80082e2:	4584      	cmp	ip, r0
 80082e4:	bf38      	it	cc
 80082e6:	2304      	movcc	r3, #4
 80082e8:	50ca      	str	r2, [r1, r3]
 80082ea:	b10a      	cbz	r2, 80082f0 <__lshift+0xa4>
 80082ec:	f108 0602 	add.w	r6, r8, #2
 80082f0:	3e01      	subs	r6, #1
 80082f2:	4638      	mov	r0, r7
 80082f4:	612e      	str	r6, [r5, #16]
 80082f6:	4621      	mov	r1, r4
 80082f8:	f7ff fdda 	bl	8007eb0 <_Bfree>
 80082fc:	4628      	mov	r0, r5
 80082fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008302:	f842 0f04 	str.w	r0, [r2, #4]!
 8008306:	3301      	adds	r3, #1
 8008308:	e7c5      	b.n	8008296 <__lshift+0x4a>
 800830a:	3904      	subs	r1, #4
 800830c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008310:	f841 2f04 	str.w	r2, [r1, #4]!
 8008314:	459c      	cmp	ip, r3
 8008316:	d8f9      	bhi.n	800830c <__lshift+0xc0>
 8008318:	e7ea      	b.n	80082f0 <__lshift+0xa4>
 800831a:	bf00      	nop
 800831c:	080091e8 	.word	0x080091e8
 8008320:	080091f9 	.word	0x080091f9

08008324 <__mcmp>:
 8008324:	690a      	ldr	r2, [r1, #16]
 8008326:	4603      	mov	r3, r0
 8008328:	6900      	ldr	r0, [r0, #16]
 800832a:	1a80      	subs	r0, r0, r2
 800832c:	b530      	push	{r4, r5, lr}
 800832e:	d10e      	bne.n	800834e <__mcmp+0x2a>
 8008330:	3314      	adds	r3, #20
 8008332:	3114      	adds	r1, #20
 8008334:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008338:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800833c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008340:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008344:	4295      	cmp	r5, r2
 8008346:	d003      	beq.n	8008350 <__mcmp+0x2c>
 8008348:	d205      	bcs.n	8008356 <__mcmp+0x32>
 800834a:	f04f 30ff 	mov.w	r0, #4294967295
 800834e:	bd30      	pop	{r4, r5, pc}
 8008350:	42a3      	cmp	r3, r4
 8008352:	d3f3      	bcc.n	800833c <__mcmp+0x18>
 8008354:	e7fb      	b.n	800834e <__mcmp+0x2a>
 8008356:	2001      	movs	r0, #1
 8008358:	e7f9      	b.n	800834e <__mcmp+0x2a>
	...

0800835c <__mdiff>:
 800835c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008360:	4689      	mov	r9, r1
 8008362:	4606      	mov	r6, r0
 8008364:	4611      	mov	r1, r2
 8008366:	4648      	mov	r0, r9
 8008368:	4614      	mov	r4, r2
 800836a:	f7ff ffdb 	bl	8008324 <__mcmp>
 800836e:	1e05      	subs	r5, r0, #0
 8008370:	d112      	bne.n	8008398 <__mdiff+0x3c>
 8008372:	4629      	mov	r1, r5
 8008374:	4630      	mov	r0, r6
 8008376:	f7ff fd5b 	bl	8007e30 <_Balloc>
 800837a:	4602      	mov	r2, r0
 800837c:	b928      	cbnz	r0, 800838a <__mdiff+0x2e>
 800837e:	4b3f      	ldr	r3, [pc, #252]	@ (800847c <__mdiff+0x120>)
 8008380:	f240 2137 	movw	r1, #567	@ 0x237
 8008384:	483e      	ldr	r0, [pc, #248]	@ (8008480 <__mdiff+0x124>)
 8008386:	f000 fb11 	bl	80089ac <__assert_func>
 800838a:	2301      	movs	r3, #1
 800838c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008390:	4610      	mov	r0, r2
 8008392:	b003      	add	sp, #12
 8008394:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008398:	bfbc      	itt	lt
 800839a:	464b      	movlt	r3, r9
 800839c:	46a1      	movlt	r9, r4
 800839e:	4630      	mov	r0, r6
 80083a0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80083a4:	bfba      	itte	lt
 80083a6:	461c      	movlt	r4, r3
 80083a8:	2501      	movlt	r5, #1
 80083aa:	2500      	movge	r5, #0
 80083ac:	f7ff fd40 	bl	8007e30 <_Balloc>
 80083b0:	4602      	mov	r2, r0
 80083b2:	b918      	cbnz	r0, 80083bc <__mdiff+0x60>
 80083b4:	4b31      	ldr	r3, [pc, #196]	@ (800847c <__mdiff+0x120>)
 80083b6:	f240 2145 	movw	r1, #581	@ 0x245
 80083ba:	e7e3      	b.n	8008384 <__mdiff+0x28>
 80083bc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80083c0:	6926      	ldr	r6, [r4, #16]
 80083c2:	60c5      	str	r5, [r0, #12]
 80083c4:	f109 0310 	add.w	r3, r9, #16
 80083c8:	f109 0514 	add.w	r5, r9, #20
 80083cc:	f104 0e14 	add.w	lr, r4, #20
 80083d0:	f100 0b14 	add.w	fp, r0, #20
 80083d4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80083d8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80083dc:	9301      	str	r3, [sp, #4]
 80083de:	46d9      	mov	r9, fp
 80083e0:	f04f 0c00 	mov.w	ip, #0
 80083e4:	9b01      	ldr	r3, [sp, #4]
 80083e6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80083ea:	f853 af04 	ldr.w	sl, [r3, #4]!
 80083ee:	9301      	str	r3, [sp, #4]
 80083f0:	fa1f f38a 	uxth.w	r3, sl
 80083f4:	4619      	mov	r1, r3
 80083f6:	b283      	uxth	r3, r0
 80083f8:	1acb      	subs	r3, r1, r3
 80083fa:	0c00      	lsrs	r0, r0, #16
 80083fc:	4463      	add	r3, ip
 80083fe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008402:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008406:	b29b      	uxth	r3, r3
 8008408:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800840c:	4576      	cmp	r6, lr
 800840e:	f849 3b04 	str.w	r3, [r9], #4
 8008412:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008416:	d8e5      	bhi.n	80083e4 <__mdiff+0x88>
 8008418:	1b33      	subs	r3, r6, r4
 800841a:	3b15      	subs	r3, #21
 800841c:	f023 0303 	bic.w	r3, r3, #3
 8008420:	3415      	adds	r4, #21
 8008422:	3304      	adds	r3, #4
 8008424:	42a6      	cmp	r6, r4
 8008426:	bf38      	it	cc
 8008428:	2304      	movcc	r3, #4
 800842a:	441d      	add	r5, r3
 800842c:	445b      	add	r3, fp
 800842e:	461e      	mov	r6, r3
 8008430:	462c      	mov	r4, r5
 8008432:	4544      	cmp	r4, r8
 8008434:	d30e      	bcc.n	8008454 <__mdiff+0xf8>
 8008436:	f108 0103 	add.w	r1, r8, #3
 800843a:	1b49      	subs	r1, r1, r5
 800843c:	f021 0103 	bic.w	r1, r1, #3
 8008440:	3d03      	subs	r5, #3
 8008442:	45a8      	cmp	r8, r5
 8008444:	bf38      	it	cc
 8008446:	2100      	movcc	r1, #0
 8008448:	440b      	add	r3, r1
 800844a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800844e:	b191      	cbz	r1, 8008476 <__mdiff+0x11a>
 8008450:	6117      	str	r7, [r2, #16]
 8008452:	e79d      	b.n	8008390 <__mdiff+0x34>
 8008454:	f854 1b04 	ldr.w	r1, [r4], #4
 8008458:	46e6      	mov	lr, ip
 800845a:	0c08      	lsrs	r0, r1, #16
 800845c:	fa1c fc81 	uxtah	ip, ip, r1
 8008460:	4471      	add	r1, lr
 8008462:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008466:	b289      	uxth	r1, r1
 8008468:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800846c:	f846 1b04 	str.w	r1, [r6], #4
 8008470:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008474:	e7dd      	b.n	8008432 <__mdiff+0xd6>
 8008476:	3f01      	subs	r7, #1
 8008478:	e7e7      	b.n	800844a <__mdiff+0xee>
 800847a:	bf00      	nop
 800847c:	080091e8 	.word	0x080091e8
 8008480:	080091f9 	.word	0x080091f9

08008484 <__d2b>:
 8008484:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008488:	460f      	mov	r7, r1
 800848a:	2101      	movs	r1, #1
 800848c:	ec59 8b10 	vmov	r8, r9, d0
 8008490:	4616      	mov	r6, r2
 8008492:	f7ff fccd 	bl	8007e30 <_Balloc>
 8008496:	4604      	mov	r4, r0
 8008498:	b930      	cbnz	r0, 80084a8 <__d2b+0x24>
 800849a:	4602      	mov	r2, r0
 800849c:	4b23      	ldr	r3, [pc, #140]	@ (800852c <__d2b+0xa8>)
 800849e:	4824      	ldr	r0, [pc, #144]	@ (8008530 <__d2b+0xac>)
 80084a0:	f240 310f 	movw	r1, #783	@ 0x30f
 80084a4:	f000 fa82 	bl	80089ac <__assert_func>
 80084a8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80084ac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80084b0:	b10d      	cbz	r5, 80084b6 <__d2b+0x32>
 80084b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80084b6:	9301      	str	r3, [sp, #4]
 80084b8:	f1b8 0300 	subs.w	r3, r8, #0
 80084bc:	d023      	beq.n	8008506 <__d2b+0x82>
 80084be:	4668      	mov	r0, sp
 80084c0:	9300      	str	r3, [sp, #0]
 80084c2:	f7ff fd7c 	bl	8007fbe <__lo0bits>
 80084c6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80084ca:	b1d0      	cbz	r0, 8008502 <__d2b+0x7e>
 80084cc:	f1c0 0320 	rsb	r3, r0, #32
 80084d0:	fa02 f303 	lsl.w	r3, r2, r3
 80084d4:	430b      	orrs	r3, r1
 80084d6:	40c2      	lsrs	r2, r0
 80084d8:	6163      	str	r3, [r4, #20]
 80084da:	9201      	str	r2, [sp, #4]
 80084dc:	9b01      	ldr	r3, [sp, #4]
 80084de:	61a3      	str	r3, [r4, #24]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	bf0c      	ite	eq
 80084e4:	2201      	moveq	r2, #1
 80084e6:	2202      	movne	r2, #2
 80084e8:	6122      	str	r2, [r4, #16]
 80084ea:	b1a5      	cbz	r5, 8008516 <__d2b+0x92>
 80084ec:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80084f0:	4405      	add	r5, r0
 80084f2:	603d      	str	r5, [r7, #0]
 80084f4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80084f8:	6030      	str	r0, [r6, #0]
 80084fa:	4620      	mov	r0, r4
 80084fc:	b003      	add	sp, #12
 80084fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008502:	6161      	str	r1, [r4, #20]
 8008504:	e7ea      	b.n	80084dc <__d2b+0x58>
 8008506:	a801      	add	r0, sp, #4
 8008508:	f7ff fd59 	bl	8007fbe <__lo0bits>
 800850c:	9b01      	ldr	r3, [sp, #4]
 800850e:	6163      	str	r3, [r4, #20]
 8008510:	3020      	adds	r0, #32
 8008512:	2201      	movs	r2, #1
 8008514:	e7e8      	b.n	80084e8 <__d2b+0x64>
 8008516:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800851a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800851e:	6038      	str	r0, [r7, #0]
 8008520:	6918      	ldr	r0, [r3, #16]
 8008522:	f7ff fd2d 	bl	8007f80 <__hi0bits>
 8008526:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800852a:	e7e5      	b.n	80084f8 <__d2b+0x74>
 800852c:	080091e8 	.word	0x080091e8
 8008530:	080091f9 	.word	0x080091f9

08008534 <__ssputs_r>:
 8008534:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008538:	688e      	ldr	r6, [r1, #8]
 800853a:	461f      	mov	r7, r3
 800853c:	42be      	cmp	r6, r7
 800853e:	680b      	ldr	r3, [r1, #0]
 8008540:	4682      	mov	sl, r0
 8008542:	460c      	mov	r4, r1
 8008544:	4690      	mov	r8, r2
 8008546:	d82d      	bhi.n	80085a4 <__ssputs_r+0x70>
 8008548:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800854c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008550:	d026      	beq.n	80085a0 <__ssputs_r+0x6c>
 8008552:	6965      	ldr	r5, [r4, #20]
 8008554:	6909      	ldr	r1, [r1, #16]
 8008556:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800855a:	eba3 0901 	sub.w	r9, r3, r1
 800855e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008562:	1c7b      	adds	r3, r7, #1
 8008564:	444b      	add	r3, r9
 8008566:	106d      	asrs	r5, r5, #1
 8008568:	429d      	cmp	r5, r3
 800856a:	bf38      	it	cc
 800856c:	461d      	movcc	r5, r3
 800856e:	0553      	lsls	r3, r2, #21
 8008570:	d527      	bpl.n	80085c2 <__ssputs_r+0x8e>
 8008572:	4629      	mov	r1, r5
 8008574:	f7ff fbd0 	bl	8007d18 <_malloc_r>
 8008578:	4606      	mov	r6, r0
 800857a:	b360      	cbz	r0, 80085d6 <__ssputs_r+0xa2>
 800857c:	6921      	ldr	r1, [r4, #16]
 800857e:	464a      	mov	r2, r9
 8008580:	f000 fa06 	bl	8008990 <memcpy>
 8008584:	89a3      	ldrh	r3, [r4, #12]
 8008586:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800858a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800858e:	81a3      	strh	r3, [r4, #12]
 8008590:	6126      	str	r6, [r4, #16]
 8008592:	6165      	str	r5, [r4, #20]
 8008594:	444e      	add	r6, r9
 8008596:	eba5 0509 	sub.w	r5, r5, r9
 800859a:	6026      	str	r6, [r4, #0]
 800859c:	60a5      	str	r5, [r4, #8]
 800859e:	463e      	mov	r6, r7
 80085a0:	42be      	cmp	r6, r7
 80085a2:	d900      	bls.n	80085a6 <__ssputs_r+0x72>
 80085a4:	463e      	mov	r6, r7
 80085a6:	6820      	ldr	r0, [r4, #0]
 80085a8:	4632      	mov	r2, r6
 80085aa:	4641      	mov	r1, r8
 80085ac:	f000 f9c6 	bl	800893c <memmove>
 80085b0:	68a3      	ldr	r3, [r4, #8]
 80085b2:	1b9b      	subs	r3, r3, r6
 80085b4:	60a3      	str	r3, [r4, #8]
 80085b6:	6823      	ldr	r3, [r4, #0]
 80085b8:	4433      	add	r3, r6
 80085ba:	6023      	str	r3, [r4, #0]
 80085bc:	2000      	movs	r0, #0
 80085be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085c2:	462a      	mov	r2, r5
 80085c4:	f000 fa36 	bl	8008a34 <_realloc_r>
 80085c8:	4606      	mov	r6, r0
 80085ca:	2800      	cmp	r0, #0
 80085cc:	d1e0      	bne.n	8008590 <__ssputs_r+0x5c>
 80085ce:	6921      	ldr	r1, [r4, #16]
 80085d0:	4650      	mov	r0, sl
 80085d2:	f7ff fb2d 	bl	8007c30 <_free_r>
 80085d6:	230c      	movs	r3, #12
 80085d8:	f8ca 3000 	str.w	r3, [sl]
 80085dc:	89a3      	ldrh	r3, [r4, #12]
 80085de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80085e2:	81a3      	strh	r3, [r4, #12]
 80085e4:	f04f 30ff 	mov.w	r0, #4294967295
 80085e8:	e7e9      	b.n	80085be <__ssputs_r+0x8a>
	...

080085ec <_svfiprintf_r>:
 80085ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085f0:	4698      	mov	r8, r3
 80085f2:	898b      	ldrh	r3, [r1, #12]
 80085f4:	061b      	lsls	r3, r3, #24
 80085f6:	b09d      	sub	sp, #116	@ 0x74
 80085f8:	4607      	mov	r7, r0
 80085fa:	460d      	mov	r5, r1
 80085fc:	4614      	mov	r4, r2
 80085fe:	d510      	bpl.n	8008622 <_svfiprintf_r+0x36>
 8008600:	690b      	ldr	r3, [r1, #16]
 8008602:	b973      	cbnz	r3, 8008622 <_svfiprintf_r+0x36>
 8008604:	2140      	movs	r1, #64	@ 0x40
 8008606:	f7ff fb87 	bl	8007d18 <_malloc_r>
 800860a:	6028      	str	r0, [r5, #0]
 800860c:	6128      	str	r0, [r5, #16]
 800860e:	b930      	cbnz	r0, 800861e <_svfiprintf_r+0x32>
 8008610:	230c      	movs	r3, #12
 8008612:	603b      	str	r3, [r7, #0]
 8008614:	f04f 30ff 	mov.w	r0, #4294967295
 8008618:	b01d      	add	sp, #116	@ 0x74
 800861a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800861e:	2340      	movs	r3, #64	@ 0x40
 8008620:	616b      	str	r3, [r5, #20]
 8008622:	2300      	movs	r3, #0
 8008624:	9309      	str	r3, [sp, #36]	@ 0x24
 8008626:	2320      	movs	r3, #32
 8008628:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800862c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008630:	2330      	movs	r3, #48	@ 0x30
 8008632:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80087d0 <_svfiprintf_r+0x1e4>
 8008636:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800863a:	f04f 0901 	mov.w	r9, #1
 800863e:	4623      	mov	r3, r4
 8008640:	469a      	mov	sl, r3
 8008642:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008646:	b10a      	cbz	r2, 800864c <_svfiprintf_r+0x60>
 8008648:	2a25      	cmp	r2, #37	@ 0x25
 800864a:	d1f9      	bne.n	8008640 <_svfiprintf_r+0x54>
 800864c:	ebba 0b04 	subs.w	fp, sl, r4
 8008650:	d00b      	beq.n	800866a <_svfiprintf_r+0x7e>
 8008652:	465b      	mov	r3, fp
 8008654:	4622      	mov	r2, r4
 8008656:	4629      	mov	r1, r5
 8008658:	4638      	mov	r0, r7
 800865a:	f7ff ff6b 	bl	8008534 <__ssputs_r>
 800865e:	3001      	adds	r0, #1
 8008660:	f000 80a7 	beq.w	80087b2 <_svfiprintf_r+0x1c6>
 8008664:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008666:	445a      	add	r2, fp
 8008668:	9209      	str	r2, [sp, #36]	@ 0x24
 800866a:	f89a 3000 	ldrb.w	r3, [sl]
 800866e:	2b00      	cmp	r3, #0
 8008670:	f000 809f 	beq.w	80087b2 <_svfiprintf_r+0x1c6>
 8008674:	2300      	movs	r3, #0
 8008676:	f04f 32ff 	mov.w	r2, #4294967295
 800867a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800867e:	f10a 0a01 	add.w	sl, sl, #1
 8008682:	9304      	str	r3, [sp, #16]
 8008684:	9307      	str	r3, [sp, #28]
 8008686:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800868a:	931a      	str	r3, [sp, #104]	@ 0x68
 800868c:	4654      	mov	r4, sl
 800868e:	2205      	movs	r2, #5
 8008690:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008694:	484e      	ldr	r0, [pc, #312]	@ (80087d0 <_svfiprintf_r+0x1e4>)
 8008696:	f7f7 fda3 	bl	80001e0 <memchr>
 800869a:	9a04      	ldr	r2, [sp, #16]
 800869c:	b9d8      	cbnz	r0, 80086d6 <_svfiprintf_r+0xea>
 800869e:	06d0      	lsls	r0, r2, #27
 80086a0:	bf44      	itt	mi
 80086a2:	2320      	movmi	r3, #32
 80086a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80086a8:	0711      	lsls	r1, r2, #28
 80086aa:	bf44      	itt	mi
 80086ac:	232b      	movmi	r3, #43	@ 0x2b
 80086ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80086b2:	f89a 3000 	ldrb.w	r3, [sl]
 80086b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80086b8:	d015      	beq.n	80086e6 <_svfiprintf_r+0xfa>
 80086ba:	9a07      	ldr	r2, [sp, #28]
 80086bc:	4654      	mov	r4, sl
 80086be:	2000      	movs	r0, #0
 80086c0:	f04f 0c0a 	mov.w	ip, #10
 80086c4:	4621      	mov	r1, r4
 80086c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80086ca:	3b30      	subs	r3, #48	@ 0x30
 80086cc:	2b09      	cmp	r3, #9
 80086ce:	d94b      	bls.n	8008768 <_svfiprintf_r+0x17c>
 80086d0:	b1b0      	cbz	r0, 8008700 <_svfiprintf_r+0x114>
 80086d2:	9207      	str	r2, [sp, #28]
 80086d4:	e014      	b.n	8008700 <_svfiprintf_r+0x114>
 80086d6:	eba0 0308 	sub.w	r3, r0, r8
 80086da:	fa09 f303 	lsl.w	r3, r9, r3
 80086de:	4313      	orrs	r3, r2
 80086e0:	9304      	str	r3, [sp, #16]
 80086e2:	46a2      	mov	sl, r4
 80086e4:	e7d2      	b.n	800868c <_svfiprintf_r+0xa0>
 80086e6:	9b03      	ldr	r3, [sp, #12]
 80086e8:	1d19      	adds	r1, r3, #4
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	9103      	str	r1, [sp, #12]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	bfbb      	ittet	lt
 80086f2:	425b      	neglt	r3, r3
 80086f4:	f042 0202 	orrlt.w	r2, r2, #2
 80086f8:	9307      	strge	r3, [sp, #28]
 80086fa:	9307      	strlt	r3, [sp, #28]
 80086fc:	bfb8      	it	lt
 80086fe:	9204      	strlt	r2, [sp, #16]
 8008700:	7823      	ldrb	r3, [r4, #0]
 8008702:	2b2e      	cmp	r3, #46	@ 0x2e
 8008704:	d10a      	bne.n	800871c <_svfiprintf_r+0x130>
 8008706:	7863      	ldrb	r3, [r4, #1]
 8008708:	2b2a      	cmp	r3, #42	@ 0x2a
 800870a:	d132      	bne.n	8008772 <_svfiprintf_r+0x186>
 800870c:	9b03      	ldr	r3, [sp, #12]
 800870e:	1d1a      	adds	r2, r3, #4
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	9203      	str	r2, [sp, #12]
 8008714:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008718:	3402      	adds	r4, #2
 800871a:	9305      	str	r3, [sp, #20]
 800871c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80087e0 <_svfiprintf_r+0x1f4>
 8008720:	7821      	ldrb	r1, [r4, #0]
 8008722:	2203      	movs	r2, #3
 8008724:	4650      	mov	r0, sl
 8008726:	f7f7 fd5b 	bl	80001e0 <memchr>
 800872a:	b138      	cbz	r0, 800873c <_svfiprintf_r+0x150>
 800872c:	9b04      	ldr	r3, [sp, #16]
 800872e:	eba0 000a 	sub.w	r0, r0, sl
 8008732:	2240      	movs	r2, #64	@ 0x40
 8008734:	4082      	lsls	r2, r0
 8008736:	4313      	orrs	r3, r2
 8008738:	3401      	adds	r4, #1
 800873a:	9304      	str	r3, [sp, #16]
 800873c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008740:	4824      	ldr	r0, [pc, #144]	@ (80087d4 <_svfiprintf_r+0x1e8>)
 8008742:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008746:	2206      	movs	r2, #6
 8008748:	f7f7 fd4a 	bl	80001e0 <memchr>
 800874c:	2800      	cmp	r0, #0
 800874e:	d036      	beq.n	80087be <_svfiprintf_r+0x1d2>
 8008750:	4b21      	ldr	r3, [pc, #132]	@ (80087d8 <_svfiprintf_r+0x1ec>)
 8008752:	bb1b      	cbnz	r3, 800879c <_svfiprintf_r+0x1b0>
 8008754:	9b03      	ldr	r3, [sp, #12]
 8008756:	3307      	adds	r3, #7
 8008758:	f023 0307 	bic.w	r3, r3, #7
 800875c:	3308      	adds	r3, #8
 800875e:	9303      	str	r3, [sp, #12]
 8008760:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008762:	4433      	add	r3, r6
 8008764:	9309      	str	r3, [sp, #36]	@ 0x24
 8008766:	e76a      	b.n	800863e <_svfiprintf_r+0x52>
 8008768:	fb0c 3202 	mla	r2, ip, r2, r3
 800876c:	460c      	mov	r4, r1
 800876e:	2001      	movs	r0, #1
 8008770:	e7a8      	b.n	80086c4 <_svfiprintf_r+0xd8>
 8008772:	2300      	movs	r3, #0
 8008774:	3401      	adds	r4, #1
 8008776:	9305      	str	r3, [sp, #20]
 8008778:	4619      	mov	r1, r3
 800877a:	f04f 0c0a 	mov.w	ip, #10
 800877e:	4620      	mov	r0, r4
 8008780:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008784:	3a30      	subs	r2, #48	@ 0x30
 8008786:	2a09      	cmp	r2, #9
 8008788:	d903      	bls.n	8008792 <_svfiprintf_r+0x1a6>
 800878a:	2b00      	cmp	r3, #0
 800878c:	d0c6      	beq.n	800871c <_svfiprintf_r+0x130>
 800878e:	9105      	str	r1, [sp, #20]
 8008790:	e7c4      	b.n	800871c <_svfiprintf_r+0x130>
 8008792:	fb0c 2101 	mla	r1, ip, r1, r2
 8008796:	4604      	mov	r4, r0
 8008798:	2301      	movs	r3, #1
 800879a:	e7f0      	b.n	800877e <_svfiprintf_r+0x192>
 800879c:	ab03      	add	r3, sp, #12
 800879e:	9300      	str	r3, [sp, #0]
 80087a0:	462a      	mov	r2, r5
 80087a2:	4b0e      	ldr	r3, [pc, #56]	@ (80087dc <_svfiprintf_r+0x1f0>)
 80087a4:	a904      	add	r1, sp, #16
 80087a6:	4638      	mov	r0, r7
 80087a8:	f7fd fe96 	bl	80064d8 <_printf_float>
 80087ac:	1c42      	adds	r2, r0, #1
 80087ae:	4606      	mov	r6, r0
 80087b0:	d1d6      	bne.n	8008760 <_svfiprintf_r+0x174>
 80087b2:	89ab      	ldrh	r3, [r5, #12]
 80087b4:	065b      	lsls	r3, r3, #25
 80087b6:	f53f af2d 	bmi.w	8008614 <_svfiprintf_r+0x28>
 80087ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80087bc:	e72c      	b.n	8008618 <_svfiprintf_r+0x2c>
 80087be:	ab03      	add	r3, sp, #12
 80087c0:	9300      	str	r3, [sp, #0]
 80087c2:	462a      	mov	r2, r5
 80087c4:	4b05      	ldr	r3, [pc, #20]	@ (80087dc <_svfiprintf_r+0x1f0>)
 80087c6:	a904      	add	r1, sp, #16
 80087c8:	4638      	mov	r0, r7
 80087ca:	f7fe f91d 	bl	8006a08 <_printf_i>
 80087ce:	e7ed      	b.n	80087ac <_svfiprintf_r+0x1c0>
 80087d0:	08009350 	.word	0x08009350
 80087d4:	0800935a 	.word	0x0800935a
 80087d8:	080064d9 	.word	0x080064d9
 80087dc:	08008535 	.word	0x08008535
 80087e0:	08009356 	.word	0x08009356

080087e4 <__sflush_r>:
 80087e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80087e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087ec:	0716      	lsls	r6, r2, #28
 80087ee:	4605      	mov	r5, r0
 80087f0:	460c      	mov	r4, r1
 80087f2:	d454      	bmi.n	800889e <__sflush_r+0xba>
 80087f4:	684b      	ldr	r3, [r1, #4]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	dc02      	bgt.n	8008800 <__sflush_r+0x1c>
 80087fa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	dd48      	ble.n	8008892 <__sflush_r+0xae>
 8008800:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008802:	2e00      	cmp	r6, #0
 8008804:	d045      	beq.n	8008892 <__sflush_r+0xae>
 8008806:	2300      	movs	r3, #0
 8008808:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800880c:	682f      	ldr	r7, [r5, #0]
 800880e:	6a21      	ldr	r1, [r4, #32]
 8008810:	602b      	str	r3, [r5, #0]
 8008812:	d030      	beq.n	8008876 <__sflush_r+0x92>
 8008814:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008816:	89a3      	ldrh	r3, [r4, #12]
 8008818:	0759      	lsls	r1, r3, #29
 800881a:	d505      	bpl.n	8008828 <__sflush_r+0x44>
 800881c:	6863      	ldr	r3, [r4, #4]
 800881e:	1ad2      	subs	r2, r2, r3
 8008820:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008822:	b10b      	cbz	r3, 8008828 <__sflush_r+0x44>
 8008824:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008826:	1ad2      	subs	r2, r2, r3
 8008828:	2300      	movs	r3, #0
 800882a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800882c:	6a21      	ldr	r1, [r4, #32]
 800882e:	4628      	mov	r0, r5
 8008830:	47b0      	blx	r6
 8008832:	1c43      	adds	r3, r0, #1
 8008834:	89a3      	ldrh	r3, [r4, #12]
 8008836:	d106      	bne.n	8008846 <__sflush_r+0x62>
 8008838:	6829      	ldr	r1, [r5, #0]
 800883a:	291d      	cmp	r1, #29
 800883c:	d82b      	bhi.n	8008896 <__sflush_r+0xb2>
 800883e:	4a2a      	ldr	r2, [pc, #168]	@ (80088e8 <__sflush_r+0x104>)
 8008840:	410a      	asrs	r2, r1
 8008842:	07d6      	lsls	r6, r2, #31
 8008844:	d427      	bmi.n	8008896 <__sflush_r+0xb2>
 8008846:	2200      	movs	r2, #0
 8008848:	6062      	str	r2, [r4, #4]
 800884a:	04d9      	lsls	r1, r3, #19
 800884c:	6922      	ldr	r2, [r4, #16]
 800884e:	6022      	str	r2, [r4, #0]
 8008850:	d504      	bpl.n	800885c <__sflush_r+0x78>
 8008852:	1c42      	adds	r2, r0, #1
 8008854:	d101      	bne.n	800885a <__sflush_r+0x76>
 8008856:	682b      	ldr	r3, [r5, #0]
 8008858:	b903      	cbnz	r3, 800885c <__sflush_r+0x78>
 800885a:	6560      	str	r0, [r4, #84]	@ 0x54
 800885c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800885e:	602f      	str	r7, [r5, #0]
 8008860:	b1b9      	cbz	r1, 8008892 <__sflush_r+0xae>
 8008862:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008866:	4299      	cmp	r1, r3
 8008868:	d002      	beq.n	8008870 <__sflush_r+0x8c>
 800886a:	4628      	mov	r0, r5
 800886c:	f7ff f9e0 	bl	8007c30 <_free_r>
 8008870:	2300      	movs	r3, #0
 8008872:	6363      	str	r3, [r4, #52]	@ 0x34
 8008874:	e00d      	b.n	8008892 <__sflush_r+0xae>
 8008876:	2301      	movs	r3, #1
 8008878:	4628      	mov	r0, r5
 800887a:	47b0      	blx	r6
 800887c:	4602      	mov	r2, r0
 800887e:	1c50      	adds	r0, r2, #1
 8008880:	d1c9      	bne.n	8008816 <__sflush_r+0x32>
 8008882:	682b      	ldr	r3, [r5, #0]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d0c6      	beq.n	8008816 <__sflush_r+0x32>
 8008888:	2b1d      	cmp	r3, #29
 800888a:	d001      	beq.n	8008890 <__sflush_r+0xac>
 800888c:	2b16      	cmp	r3, #22
 800888e:	d11e      	bne.n	80088ce <__sflush_r+0xea>
 8008890:	602f      	str	r7, [r5, #0]
 8008892:	2000      	movs	r0, #0
 8008894:	e022      	b.n	80088dc <__sflush_r+0xf8>
 8008896:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800889a:	b21b      	sxth	r3, r3
 800889c:	e01b      	b.n	80088d6 <__sflush_r+0xf2>
 800889e:	690f      	ldr	r7, [r1, #16]
 80088a0:	2f00      	cmp	r7, #0
 80088a2:	d0f6      	beq.n	8008892 <__sflush_r+0xae>
 80088a4:	0793      	lsls	r3, r2, #30
 80088a6:	680e      	ldr	r6, [r1, #0]
 80088a8:	bf08      	it	eq
 80088aa:	694b      	ldreq	r3, [r1, #20]
 80088ac:	600f      	str	r7, [r1, #0]
 80088ae:	bf18      	it	ne
 80088b0:	2300      	movne	r3, #0
 80088b2:	eba6 0807 	sub.w	r8, r6, r7
 80088b6:	608b      	str	r3, [r1, #8]
 80088b8:	f1b8 0f00 	cmp.w	r8, #0
 80088bc:	dde9      	ble.n	8008892 <__sflush_r+0xae>
 80088be:	6a21      	ldr	r1, [r4, #32]
 80088c0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80088c2:	4643      	mov	r3, r8
 80088c4:	463a      	mov	r2, r7
 80088c6:	4628      	mov	r0, r5
 80088c8:	47b0      	blx	r6
 80088ca:	2800      	cmp	r0, #0
 80088cc:	dc08      	bgt.n	80088e0 <__sflush_r+0xfc>
 80088ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80088d6:	81a3      	strh	r3, [r4, #12]
 80088d8:	f04f 30ff 	mov.w	r0, #4294967295
 80088dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088e0:	4407      	add	r7, r0
 80088e2:	eba8 0800 	sub.w	r8, r8, r0
 80088e6:	e7e7      	b.n	80088b8 <__sflush_r+0xd4>
 80088e8:	dfbffffe 	.word	0xdfbffffe

080088ec <_fflush_r>:
 80088ec:	b538      	push	{r3, r4, r5, lr}
 80088ee:	690b      	ldr	r3, [r1, #16]
 80088f0:	4605      	mov	r5, r0
 80088f2:	460c      	mov	r4, r1
 80088f4:	b913      	cbnz	r3, 80088fc <_fflush_r+0x10>
 80088f6:	2500      	movs	r5, #0
 80088f8:	4628      	mov	r0, r5
 80088fa:	bd38      	pop	{r3, r4, r5, pc}
 80088fc:	b118      	cbz	r0, 8008906 <_fflush_r+0x1a>
 80088fe:	6a03      	ldr	r3, [r0, #32]
 8008900:	b90b      	cbnz	r3, 8008906 <_fflush_r+0x1a>
 8008902:	f7fe fa2d 	bl	8006d60 <__sinit>
 8008906:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800890a:	2b00      	cmp	r3, #0
 800890c:	d0f3      	beq.n	80088f6 <_fflush_r+0xa>
 800890e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008910:	07d0      	lsls	r0, r2, #31
 8008912:	d404      	bmi.n	800891e <_fflush_r+0x32>
 8008914:	0599      	lsls	r1, r3, #22
 8008916:	d402      	bmi.n	800891e <_fflush_r+0x32>
 8008918:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800891a:	f7fe fb38 	bl	8006f8e <__retarget_lock_acquire_recursive>
 800891e:	4628      	mov	r0, r5
 8008920:	4621      	mov	r1, r4
 8008922:	f7ff ff5f 	bl	80087e4 <__sflush_r>
 8008926:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008928:	07da      	lsls	r2, r3, #31
 800892a:	4605      	mov	r5, r0
 800892c:	d4e4      	bmi.n	80088f8 <_fflush_r+0xc>
 800892e:	89a3      	ldrh	r3, [r4, #12]
 8008930:	059b      	lsls	r3, r3, #22
 8008932:	d4e1      	bmi.n	80088f8 <_fflush_r+0xc>
 8008934:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008936:	f7fe fb2b 	bl	8006f90 <__retarget_lock_release_recursive>
 800893a:	e7dd      	b.n	80088f8 <_fflush_r+0xc>

0800893c <memmove>:
 800893c:	4288      	cmp	r0, r1
 800893e:	b510      	push	{r4, lr}
 8008940:	eb01 0402 	add.w	r4, r1, r2
 8008944:	d902      	bls.n	800894c <memmove+0x10>
 8008946:	4284      	cmp	r4, r0
 8008948:	4623      	mov	r3, r4
 800894a:	d807      	bhi.n	800895c <memmove+0x20>
 800894c:	1e43      	subs	r3, r0, #1
 800894e:	42a1      	cmp	r1, r4
 8008950:	d008      	beq.n	8008964 <memmove+0x28>
 8008952:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008956:	f803 2f01 	strb.w	r2, [r3, #1]!
 800895a:	e7f8      	b.n	800894e <memmove+0x12>
 800895c:	4402      	add	r2, r0
 800895e:	4601      	mov	r1, r0
 8008960:	428a      	cmp	r2, r1
 8008962:	d100      	bne.n	8008966 <memmove+0x2a>
 8008964:	bd10      	pop	{r4, pc}
 8008966:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800896a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800896e:	e7f7      	b.n	8008960 <memmove+0x24>

08008970 <_sbrk_r>:
 8008970:	b538      	push	{r3, r4, r5, lr}
 8008972:	4d06      	ldr	r5, [pc, #24]	@ (800898c <_sbrk_r+0x1c>)
 8008974:	2300      	movs	r3, #0
 8008976:	4604      	mov	r4, r0
 8008978:	4608      	mov	r0, r1
 800897a:	602b      	str	r3, [r5, #0]
 800897c:	f7f8 fdf0 	bl	8001560 <_sbrk>
 8008980:	1c43      	adds	r3, r0, #1
 8008982:	d102      	bne.n	800898a <_sbrk_r+0x1a>
 8008984:	682b      	ldr	r3, [r5, #0]
 8008986:	b103      	cbz	r3, 800898a <_sbrk_r+0x1a>
 8008988:	6023      	str	r3, [r4, #0]
 800898a:	bd38      	pop	{r3, r4, r5, pc}
 800898c:	200004ec 	.word	0x200004ec

08008990 <memcpy>:
 8008990:	440a      	add	r2, r1
 8008992:	4291      	cmp	r1, r2
 8008994:	f100 33ff 	add.w	r3, r0, #4294967295
 8008998:	d100      	bne.n	800899c <memcpy+0xc>
 800899a:	4770      	bx	lr
 800899c:	b510      	push	{r4, lr}
 800899e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80089a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80089a6:	4291      	cmp	r1, r2
 80089a8:	d1f9      	bne.n	800899e <memcpy+0xe>
 80089aa:	bd10      	pop	{r4, pc}

080089ac <__assert_func>:
 80089ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80089ae:	4614      	mov	r4, r2
 80089b0:	461a      	mov	r2, r3
 80089b2:	4b09      	ldr	r3, [pc, #36]	@ (80089d8 <__assert_func+0x2c>)
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	4605      	mov	r5, r0
 80089b8:	68d8      	ldr	r0, [r3, #12]
 80089ba:	b954      	cbnz	r4, 80089d2 <__assert_func+0x26>
 80089bc:	4b07      	ldr	r3, [pc, #28]	@ (80089dc <__assert_func+0x30>)
 80089be:	461c      	mov	r4, r3
 80089c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80089c4:	9100      	str	r1, [sp, #0]
 80089c6:	462b      	mov	r3, r5
 80089c8:	4905      	ldr	r1, [pc, #20]	@ (80089e0 <__assert_func+0x34>)
 80089ca:	f000 f86f 	bl	8008aac <fiprintf>
 80089ce:	f000 f87f 	bl	8008ad0 <abort>
 80089d2:	4b04      	ldr	r3, [pc, #16]	@ (80089e4 <__assert_func+0x38>)
 80089d4:	e7f4      	b.n	80089c0 <__assert_func+0x14>
 80089d6:	bf00      	nop
 80089d8:	20000018 	.word	0x20000018
 80089dc:	080093a6 	.word	0x080093a6
 80089e0:	08009378 	.word	0x08009378
 80089e4:	0800936b 	.word	0x0800936b

080089e8 <_calloc_r>:
 80089e8:	b570      	push	{r4, r5, r6, lr}
 80089ea:	fba1 5402 	umull	r5, r4, r1, r2
 80089ee:	b93c      	cbnz	r4, 8008a00 <_calloc_r+0x18>
 80089f0:	4629      	mov	r1, r5
 80089f2:	f7ff f991 	bl	8007d18 <_malloc_r>
 80089f6:	4606      	mov	r6, r0
 80089f8:	b928      	cbnz	r0, 8008a06 <_calloc_r+0x1e>
 80089fa:	2600      	movs	r6, #0
 80089fc:	4630      	mov	r0, r6
 80089fe:	bd70      	pop	{r4, r5, r6, pc}
 8008a00:	220c      	movs	r2, #12
 8008a02:	6002      	str	r2, [r0, #0]
 8008a04:	e7f9      	b.n	80089fa <_calloc_r+0x12>
 8008a06:	462a      	mov	r2, r5
 8008a08:	4621      	mov	r1, r4
 8008a0a:	f7fe fa42 	bl	8006e92 <memset>
 8008a0e:	e7f5      	b.n	80089fc <_calloc_r+0x14>

08008a10 <__ascii_mbtowc>:
 8008a10:	b082      	sub	sp, #8
 8008a12:	b901      	cbnz	r1, 8008a16 <__ascii_mbtowc+0x6>
 8008a14:	a901      	add	r1, sp, #4
 8008a16:	b142      	cbz	r2, 8008a2a <__ascii_mbtowc+0x1a>
 8008a18:	b14b      	cbz	r3, 8008a2e <__ascii_mbtowc+0x1e>
 8008a1a:	7813      	ldrb	r3, [r2, #0]
 8008a1c:	600b      	str	r3, [r1, #0]
 8008a1e:	7812      	ldrb	r2, [r2, #0]
 8008a20:	1e10      	subs	r0, r2, #0
 8008a22:	bf18      	it	ne
 8008a24:	2001      	movne	r0, #1
 8008a26:	b002      	add	sp, #8
 8008a28:	4770      	bx	lr
 8008a2a:	4610      	mov	r0, r2
 8008a2c:	e7fb      	b.n	8008a26 <__ascii_mbtowc+0x16>
 8008a2e:	f06f 0001 	mvn.w	r0, #1
 8008a32:	e7f8      	b.n	8008a26 <__ascii_mbtowc+0x16>

08008a34 <_realloc_r>:
 8008a34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a38:	4680      	mov	r8, r0
 8008a3a:	4615      	mov	r5, r2
 8008a3c:	460c      	mov	r4, r1
 8008a3e:	b921      	cbnz	r1, 8008a4a <_realloc_r+0x16>
 8008a40:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a44:	4611      	mov	r1, r2
 8008a46:	f7ff b967 	b.w	8007d18 <_malloc_r>
 8008a4a:	b92a      	cbnz	r2, 8008a58 <_realloc_r+0x24>
 8008a4c:	f7ff f8f0 	bl	8007c30 <_free_r>
 8008a50:	2400      	movs	r4, #0
 8008a52:	4620      	mov	r0, r4
 8008a54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a58:	f000 f841 	bl	8008ade <_malloc_usable_size_r>
 8008a5c:	4285      	cmp	r5, r0
 8008a5e:	4606      	mov	r6, r0
 8008a60:	d802      	bhi.n	8008a68 <_realloc_r+0x34>
 8008a62:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008a66:	d8f4      	bhi.n	8008a52 <_realloc_r+0x1e>
 8008a68:	4629      	mov	r1, r5
 8008a6a:	4640      	mov	r0, r8
 8008a6c:	f7ff f954 	bl	8007d18 <_malloc_r>
 8008a70:	4607      	mov	r7, r0
 8008a72:	2800      	cmp	r0, #0
 8008a74:	d0ec      	beq.n	8008a50 <_realloc_r+0x1c>
 8008a76:	42b5      	cmp	r5, r6
 8008a78:	462a      	mov	r2, r5
 8008a7a:	4621      	mov	r1, r4
 8008a7c:	bf28      	it	cs
 8008a7e:	4632      	movcs	r2, r6
 8008a80:	f7ff ff86 	bl	8008990 <memcpy>
 8008a84:	4621      	mov	r1, r4
 8008a86:	4640      	mov	r0, r8
 8008a88:	f7ff f8d2 	bl	8007c30 <_free_r>
 8008a8c:	463c      	mov	r4, r7
 8008a8e:	e7e0      	b.n	8008a52 <_realloc_r+0x1e>

08008a90 <__ascii_wctomb>:
 8008a90:	4603      	mov	r3, r0
 8008a92:	4608      	mov	r0, r1
 8008a94:	b141      	cbz	r1, 8008aa8 <__ascii_wctomb+0x18>
 8008a96:	2aff      	cmp	r2, #255	@ 0xff
 8008a98:	d904      	bls.n	8008aa4 <__ascii_wctomb+0x14>
 8008a9a:	228a      	movs	r2, #138	@ 0x8a
 8008a9c:	601a      	str	r2, [r3, #0]
 8008a9e:	f04f 30ff 	mov.w	r0, #4294967295
 8008aa2:	4770      	bx	lr
 8008aa4:	700a      	strb	r2, [r1, #0]
 8008aa6:	2001      	movs	r0, #1
 8008aa8:	4770      	bx	lr
	...

08008aac <fiprintf>:
 8008aac:	b40e      	push	{r1, r2, r3}
 8008aae:	b503      	push	{r0, r1, lr}
 8008ab0:	4601      	mov	r1, r0
 8008ab2:	ab03      	add	r3, sp, #12
 8008ab4:	4805      	ldr	r0, [pc, #20]	@ (8008acc <fiprintf+0x20>)
 8008ab6:	f853 2b04 	ldr.w	r2, [r3], #4
 8008aba:	6800      	ldr	r0, [r0, #0]
 8008abc:	9301      	str	r3, [sp, #4]
 8008abe:	f000 f83f 	bl	8008b40 <_vfiprintf_r>
 8008ac2:	b002      	add	sp, #8
 8008ac4:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ac8:	b003      	add	sp, #12
 8008aca:	4770      	bx	lr
 8008acc:	20000018 	.word	0x20000018

08008ad0 <abort>:
 8008ad0:	b508      	push	{r3, lr}
 8008ad2:	2006      	movs	r0, #6
 8008ad4:	f000 fa08 	bl	8008ee8 <raise>
 8008ad8:	2001      	movs	r0, #1
 8008ada:	f7f8 fcc9 	bl	8001470 <_exit>

08008ade <_malloc_usable_size_r>:
 8008ade:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ae2:	1f18      	subs	r0, r3, #4
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	bfbc      	itt	lt
 8008ae8:	580b      	ldrlt	r3, [r1, r0]
 8008aea:	18c0      	addlt	r0, r0, r3
 8008aec:	4770      	bx	lr

08008aee <__sfputc_r>:
 8008aee:	6893      	ldr	r3, [r2, #8]
 8008af0:	3b01      	subs	r3, #1
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	b410      	push	{r4}
 8008af6:	6093      	str	r3, [r2, #8]
 8008af8:	da08      	bge.n	8008b0c <__sfputc_r+0x1e>
 8008afa:	6994      	ldr	r4, [r2, #24]
 8008afc:	42a3      	cmp	r3, r4
 8008afe:	db01      	blt.n	8008b04 <__sfputc_r+0x16>
 8008b00:	290a      	cmp	r1, #10
 8008b02:	d103      	bne.n	8008b0c <__sfputc_r+0x1e>
 8008b04:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b08:	f000 b932 	b.w	8008d70 <__swbuf_r>
 8008b0c:	6813      	ldr	r3, [r2, #0]
 8008b0e:	1c58      	adds	r0, r3, #1
 8008b10:	6010      	str	r0, [r2, #0]
 8008b12:	7019      	strb	r1, [r3, #0]
 8008b14:	4608      	mov	r0, r1
 8008b16:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b1a:	4770      	bx	lr

08008b1c <__sfputs_r>:
 8008b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b1e:	4606      	mov	r6, r0
 8008b20:	460f      	mov	r7, r1
 8008b22:	4614      	mov	r4, r2
 8008b24:	18d5      	adds	r5, r2, r3
 8008b26:	42ac      	cmp	r4, r5
 8008b28:	d101      	bne.n	8008b2e <__sfputs_r+0x12>
 8008b2a:	2000      	movs	r0, #0
 8008b2c:	e007      	b.n	8008b3e <__sfputs_r+0x22>
 8008b2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b32:	463a      	mov	r2, r7
 8008b34:	4630      	mov	r0, r6
 8008b36:	f7ff ffda 	bl	8008aee <__sfputc_r>
 8008b3a:	1c43      	adds	r3, r0, #1
 8008b3c:	d1f3      	bne.n	8008b26 <__sfputs_r+0xa>
 8008b3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008b40 <_vfiprintf_r>:
 8008b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b44:	460d      	mov	r5, r1
 8008b46:	b09d      	sub	sp, #116	@ 0x74
 8008b48:	4614      	mov	r4, r2
 8008b4a:	4698      	mov	r8, r3
 8008b4c:	4606      	mov	r6, r0
 8008b4e:	b118      	cbz	r0, 8008b58 <_vfiprintf_r+0x18>
 8008b50:	6a03      	ldr	r3, [r0, #32]
 8008b52:	b90b      	cbnz	r3, 8008b58 <_vfiprintf_r+0x18>
 8008b54:	f7fe f904 	bl	8006d60 <__sinit>
 8008b58:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b5a:	07d9      	lsls	r1, r3, #31
 8008b5c:	d405      	bmi.n	8008b6a <_vfiprintf_r+0x2a>
 8008b5e:	89ab      	ldrh	r3, [r5, #12]
 8008b60:	059a      	lsls	r2, r3, #22
 8008b62:	d402      	bmi.n	8008b6a <_vfiprintf_r+0x2a>
 8008b64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b66:	f7fe fa12 	bl	8006f8e <__retarget_lock_acquire_recursive>
 8008b6a:	89ab      	ldrh	r3, [r5, #12]
 8008b6c:	071b      	lsls	r3, r3, #28
 8008b6e:	d501      	bpl.n	8008b74 <_vfiprintf_r+0x34>
 8008b70:	692b      	ldr	r3, [r5, #16]
 8008b72:	b99b      	cbnz	r3, 8008b9c <_vfiprintf_r+0x5c>
 8008b74:	4629      	mov	r1, r5
 8008b76:	4630      	mov	r0, r6
 8008b78:	f000 f938 	bl	8008dec <__swsetup_r>
 8008b7c:	b170      	cbz	r0, 8008b9c <_vfiprintf_r+0x5c>
 8008b7e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b80:	07dc      	lsls	r4, r3, #31
 8008b82:	d504      	bpl.n	8008b8e <_vfiprintf_r+0x4e>
 8008b84:	f04f 30ff 	mov.w	r0, #4294967295
 8008b88:	b01d      	add	sp, #116	@ 0x74
 8008b8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b8e:	89ab      	ldrh	r3, [r5, #12]
 8008b90:	0598      	lsls	r0, r3, #22
 8008b92:	d4f7      	bmi.n	8008b84 <_vfiprintf_r+0x44>
 8008b94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b96:	f7fe f9fb 	bl	8006f90 <__retarget_lock_release_recursive>
 8008b9a:	e7f3      	b.n	8008b84 <_vfiprintf_r+0x44>
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ba0:	2320      	movs	r3, #32
 8008ba2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008ba6:	f8cd 800c 	str.w	r8, [sp, #12]
 8008baa:	2330      	movs	r3, #48	@ 0x30
 8008bac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008d5c <_vfiprintf_r+0x21c>
 8008bb0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008bb4:	f04f 0901 	mov.w	r9, #1
 8008bb8:	4623      	mov	r3, r4
 8008bba:	469a      	mov	sl, r3
 8008bbc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008bc0:	b10a      	cbz	r2, 8008bc6 <_vfiprintf_r+0x86>
 8008bc2:	2a25      	cmp	r2, #37	@ 0x25
 8008bc4:	d1f9      	bne.n	8008bba <_vfiprintf_r+0x7a>
 8008bc6:	ebba 0b04 	subs.w	fp, sl, r4
 8008bca:	d00b      	beq.n	8008be4 <_vfiprintf_r+0xa4>
 8008bcc:	465b      	mov	r3, fp
 8008bce:	4622      	mov	r2, r4
 8008bd0:	4629      	mov	r1, r5
 8008bd2:	4630      	mov	r0, r6
 8008bd4:	f7ff ffa2 	bl	8008b1c <__sfputs_r>
 8008bd8:	3001      	adds	r0, #1
 8008bda:	f000 80a7 	beq.w	8008d2c <_vfiprintf_r+0x1ec>
 8008bde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008be0:	445a      	add	r2, fp
 8008be2:	9209      	str	r2, [sp, #36]	@ 0x24
 8008be4:	f89a 3000 	ldrb.w	r3, [sl]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	f000 809f 	beq.w	8008d2c <_vfiprintf_r+0x1ec>
 8008bee:	2300      	movs	r3, #0
 8008bf0:	f04f 32ff 	mov.w	r2, #4294967295
 8008bf4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008bf8:	f10a 0a01 	add.w	sl, sl, #1
 8008bfc:	9304      	str	r3, [sp, #16]
 8008bfe:	9307      	str	r3, [sp, #28]
 8008c00:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008c04:	931a      	str	r3, [sp, #104]	@ 0x68
 8008c06:	4654      	mov	r4, sl
 8008c08:	2205      	movs	r2, #5
 8008c0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c0e:	4853      	ldr	r0, [pc, #332]	@ (8008d5c <_vfiprintf_r+0x21c>)
 8008c10:	f7f7 fae6 	bl	80001e0 <memchr>
 8008c14:	9a04      	ldr	r2, [sp, #16]
 8008c16:	b9d8      	cbnz	r0, 8008c50 <_vfiprintf_r+0x110>
 8008c18:	06d1      	lsls	r1, r2, #27
 8008c1a:	bf44      	itt	mi
 8008c1c:	2320      	movmi	r3, #32
 8008c1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008c22:	0713      	lsls	r3, r2, #28
 8008c24:	bf44      	itt	mi
 8008c26:	232b      	movmi	r3, #43	@ 0x2b
 8008c28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008c2c:	f89a 3000 	ldrb.w	r3, [sl]
 8008c30:	2b2a      	cmp	r3, #42	@ 0x2a
 8008c32:	d015      	beq.n	8008c60 <_vfiprintf_r+0x120>
 8008c34:	9a07      	ldr	r2, [sp, #28]
 8008c36:	4654      	mov	r4, sl
 8008c38:	2000      	movs	r0, #0
 8008c3a:	f04f 0c0a 	mov.w	ip, #10
 8008c3e:	4621      	mov	r1, r4
 8008c40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008c44:	3b30      	subs	r3, #48	@ 0x30
 8008c46:	2b09      	cmp	r3, #9
 8008c48:	d94b      	bls.n	8008ce2 <_vfiprintf_r+0x1a2>
 8008c4a:	b1b0      	cbz	r0, 8008c7a <_vfiprintf_r+0x13a>
 8008c4c:	9207      	str	r2, [sp, #28]
 8008c4e:	e014      	b.n	8008c7a <_vfiprintf_r+0x13a>
 8008c50:	eba0 0308 	sub.w	r3, r0, r8
 8008c54:	fa09 f303 	lsl.w	r3, r9, r3
 8008c58:	4313      	orrs	r3, r2
 8008c5a:	9304      	str	r3, [sp, #16]
 8008c5c:	46a2      	mov	sl, r4
 8008c5e:	e7d2      	b.n	8008c06 <_vfiprintf_r+0xc6>
 8008c60:	9b03      	ldr	r3, [sp, #12]
 8008c62:	1d19      	adds	r1, r3, #4
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	9103      	str	r1, [sp, #12]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	bfbb      	ittet	lt
 8008c6c:	425b      	neglt	r3, r3
 8008c6e:	f042 0202 	orrlt.w	r2, r2, #2
 8008c72:	9307      	strge	r3, [sp, #28]
 8008c74:	9307      	strlt	r3, [sp, #28]
 8008c76:	bfb8      	it	lt
 8008c78:	9204      	strlt	r2, [sp, #16]
 8008c7a:	7823      	ldrb	r3, [r4, #0]
 8008c7c:	2b2e      	cmp	r3, #46	@ 0x2e
 8008c7e:	d10a      	bne.n	8008c96 <_vfiprintf_r+0x156>
 8008c80:	7863      	ldrb	r3, [r4, #1]
 8008c82:	2b2a      	cmp	r3, #42	@ 0x2a
 8008c84:	d132      	bne.n	8008cec <_vfiprintf_r+0x1ac>
 8008c86:	9b03      	ldr	r3, [sp, #12]
 8008c88:	1d1a      	adds	r2, r3, #4
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	9203      	str	r2, [sp, #12]
 8008c8e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008c92:	3402      	adds	r4, #2
 8008c94:	9305      	str	r3, [sp, #20]
 8008c96:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008d6c <_vfiprintf_r+0x22c>
 8008c9a:	7821      	ldrb	r1, [r4, #0]
 8008c9c:	2203      	movs	r2, #3
 8008c9e:	4650      	mov	r0, sl
 8008ca0:	f7f7 fa9e 	bl	80001e0 <memchr>
 8008ca4:	b138      	cbz	r0, 8008cb6 <_vfiprintf_r+0x176>
 8008ca6:	9b04      	ldr	r3, [sp, #16]
 8008ca8:	eba0 000a 	sub.w	r0, r0, sl
 8008cac:	2240      	movs	r2, #64	@ 0x40
 8008cae:	4082      	lsls	r2, r0
 8008cb0:	4313      	orrs	r3, r2
 8008cb2:	3401      	adds	r4, #1
 8008cb4:	9304      	str	r3, [sp, #16]
 8008cb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cba:	4829      	ldr	r0, [pc, #164]	@ (8008d60 <_vfiprintf_r+0x220>)
 8008cbc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008cc0:	2206      	movs	r2, #6
 8008cc2:	f7f7 fa8d 	bl	80001e0 <memchr>
 8008cc6:	2800      	cmp	r0, #0
 8008cc8:	d03f      	beq.n	8008d4a <_vfiprintf_r+0x20a>
 8008cca:	4b26      	ldr	r3, [pc, #152]	@ (8008d64 <_vfiprintf_r+0x224>)
 8008ccc:	bb1b      	cbnz	r3, 8008d16 <_vfiprintf_r+0x1d6>
 8008cce:	9b03      	ldr	r3, [sp, #12]
 8008cd0:	3307      	adds	r3, #7
 8008cd2:	f023 0307 	bic.w	r3, r3, #7
 8008cd6:	3308      	adds	r3, #8
 8008cd8:	9303      	str	r3, [sp, #12]
 8008cda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cdc:	443b      	add	r3, r7
 8008cde:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ce0:	e76a      	b.n	8008bb8 <_vfiprintf_r+0x78>
 8008ce2:	fb0c 3202 	mla	r2, ip, r2, r3
 8008ce6:	460c      	mov	r4, r1
 8008ce8:	2001      	movs	r0, #1
 8008cea:	e7a8      	b.n	8008c3e <_vfiprintf_r+0xfe>
 8008cec:	2300      	movs	r3, #0
 8008cee:	3401      	adds	r4, #1
 8008cf0:	9305      	str	r3, [sp, #20]
 8008cf2:	4619      	mov	r1, r3
 8008cf4:	f04f 0c0a 	mov.w	ip, #10
 8008cf8:	4620      	mov	r0, r4
 8008cfa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008cfe:	3a30      	subs	r2, #48	@ 0x30
 8008d00:	2a09      	cmp	r2, #9
 8008d02:	d903      	bls.n	8008d0c <_vfiprintf_r+0x1cc>
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d0c6      	beq.n	8008c96 <_vfiprintf_r+0x156>
 8008d08:	9105      	str	r1, [sp, #20]
 8008d0a:	e7c4      	b.n	8008c96 <_vfiprintf_r+0x156>
 8008d0c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008d10:	4604      	mov	r4, r0
 8008d12:	2301      	movs	r3, #1
 8008d14:	e7f0      	b.n	8008cf8 <_vfiprintf_r+0x1b8>
 8008d16:	ab03      	add	r3, sp, #12
 8008d18:	9300      	str	r3, [sp, #0]
 8008d1a:	462a      	mov	r2, r5
 8008d1c:	4b12      	ldr	r3, [pc, #72]	@ (8008d68 <_vfiprintf_r+0x228>)
 8008d1e:	a904      	add	r1, sp, #16
 8008d20:	4630      	mov	r0, r6
 8008d22:	f7fd fbd9 	bl	80064d8 <_printf_float>
 8008d26:	4607      	mov	r7, r0
 8008d28:	1c78      	adds	r0, r7, #1
 8008d2a:	d1d6      	bne.n	8008cda <_vfiprintf_r+0x19a>
 8008d2c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008d2e:	07d9      	lsls	r1, r3, #31
 8008d30:	d405      	bmi.n	8008d3e <_vfiprintf_r+0x1fe>
 8008d32:	89ab      	ldrh	r3, [r5, #12]
 8008d34:	059a      	lsls	r2, r3, #22
 8008d36:	d402      	bmi.n	8008d3e <_vfiprintf_r+0x1fe>
 8008d38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008d3a:	f7fe f929 	bl	8006f90 <__retarget_lock_release_recursive>
 8008d3e:	89ab      	ldrh	r3, [r5, #12]
 8008d40:	065b      	lsls	r3, r3, #25
 8008d42:	f53f af1f 	bmi.w	8008b84 <_vfiprintf_r+0x44>
 8008d46:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008d48:	e71e      	b.n	8008b88 <_vfiprintf_r+0x48>
 8008d4a:	ab03      	add	r3, sp, #12
 8008d4c:	9300      	str	r3, [sp, #0]
 8008d4e:	462a      	mov	r2, r5
 8008d50:	4b05      	ldr	r3, [pc, #20]	@ (8008d68 <_vfiprintf_r+0x228>)
 8008d52:	a904      	add	r1, sp, #16
 8008d54:	4630      	mov	r0, r6
 8008d56:	f7fd fe57 	bl	8006a08 <_printf_i>
 8008d5a:	e7e4      	b.n	8008d26 <_vfiprintf_r+0x1e6>
 8008d5c:	08009350 	.word	0x08009350
 8008d60:	0800935a 	.word	0x0800935a
 8008d64:	080064d9 	.word	0x080064d9
 8008d68:	08008b1d 	.word	0x08008b1d
 8008d6c:	08009356 	.word	0x08009356

08008d70 <__swbuf_r>:
 8008d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d72:	460e      	mov	r6, r1
 8008d74:	4614      	mov	r4, r2
 8008d76:	4605      	mov	r5, r0
 8008d78:	b118      	cbz	r0, 8008d82 <__swbuf_r+0x12>
 8008d7a:	6a03      	ldr	r3, [r0, #32]
 8008d7c:	b90b      	cbnz	r3, 8008d82 <__swbuf_r+0x12>
 8008d7e:	f7fd ffef 	bl	8006d60 <__sinit>
 8008d82:	69a3      	ldr	r3, [r4, #24]
 8008d84:	60a3      	str	r3, [r4, #8]
 8008d86:	89a3      	ldrh	r3, [r4, #12]
 8008d88:	071a      	lsls	r2, r3, #28
 8008d8a:	d501      	bpl.n	8008d90 <__swbuf_r+0x20>
 8008d8c:	6923      	ldr	r3, [r4, #16]
 8008d8e:	b943      	cbnz	r3, 8008da2 <__swbuf_r+0x32>
 8008d90:	4621      	mov	r1, r4
 8008d92:	4628      	mov	r0, r5
 8008d94:	f000 f82a 	bl	8008dec <__swsetup_r>
 8008d98:	b118      	cbz	r0, 8008da2 <__swbuf_r+0x32>
 8008d9a:	f04f 37ff 	mov.w	r7, #4294967295
 8008d9e:	4638      	mov	r0, r7
 8008da0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008da2:	6823      	ldr	r3, [r4, #0]
 8008da4:	6922      	ldr	r2, [r4, #16]
 8008da6:	1a98      	subs	r0, r3, r2
 8008da8:	6963      	ldr	r3, [r4, #20]
 8008daa:	b2f6      	uxtb	r6, r6
 8008dac:	4283      	cmp	r3, r0
 8008dae:	4637      	mov	r7, r6
 8008db0:	dc05      	bgt.n	8008dbe <__swbuf_r+0x4e>
 8008db2:	4621      	mov	r1, r4
 8008db4:	4628      	mov	r0, r5
 8008db6:	f7ff fd99 	bl	80088ec <_fflush_r>
 8008dba:	2800      	cmp	r0, #0
 8008dbc:	d1ed      	bne.n	8008d9a <__swbuf_r+0x2a>
 8008dbe:	68a3      	ldr	r3, [r4, #8]
 8008dc0:	3b01      	subs	r3, #1
 8008dc2:	60a3      	str	r3, [r4, #8]
 8008dc4:	6823      	ldr	r3, [r4, #0]
 8008dc6:	1c5a      	adds	r2, r3, #1
 8008dc8:	6022      	str	r2, [r4, #0]
 8008dca:	701e      	strb	r6, [r3, #0]
 8008dcc:	6962      	ldr	r2, [r4, #20]
 8008dce:	1c43      	adds	r3, r0, #1
 8008dd0:	429a      	cmp	r2, r3
 8008dd2:	d004      	beq.n	8008dde <__swbuf_r+0x6e>
 8008dd4:	89a3      	ldrh	r3, [r4, #12]
 8008dd6:	07db      	lsls	r3, r3, #31
 8008dd8:	d5e1      	bpl.n	8008d9e <__swbuf_r+0x2e>
 8008dda:	2e0a      	cmp	r6, #10
 8008ddc:	d1df      	bne.n	8008d9e <__swbuf_r+0x2e>
 8008dde:	4621      	mov	r1, r4
 8008de0:	4628      	mov	r0, r5
 8008de2:	f7ff fd83 	bl	80088ec <_fflush_r>
 8008de6:	2800      	cmp	r0, #0
 8008de8:	d0d9      	beq.n	8008d9e <__swbuf_r+0x2e>
 8008dea:	e7d6      	b.n	8008d9a <__swbuf_r+0x2a>

08008dec <__swsetup_r>:
 8008dec:	b538      	push	{r3, r4, r5, lr}
 8008dee:	4b29      	ldr	r3, [pc, #164]	@ (8008e94 <__swsetup_r+0xa8>)
 8008df0:	4605      	mov	r5, r0
 8008df2:	6818      	ldr	r0, [r3, #0]
 8008df4:	460c      	mov	r4, r1
 8008df6:	b118      	cbz	r0, 8008e00 <__swsetup_r+0x14>
 8008df8:	6a03      	ldr	r3, [r0, #32]
 8008dfa:	b90b      	cbnz	r3, 8008e00 <__swsetup_r+0x14>
 8008dfc:	f7fd ffb0 	bl	8006d60 <__sinit>
 8008e00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e04:	0719      	lsls	r1, r3, #28
 8008e06:	d422      	bmi.n	8008e4e <__swsetup_r+0x62>
 8008e08:	06da      	lsls	r2, r3, #27
 8008e0a:	d407      	bmi.n	8008e1c <__swsetup_r+0x30>
 8008e0c:	2209      	movs	r2, #9
 8008e0e:	602a      	str	r2, [r5, #0]
 8008e10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e14:	81a3      	strh	r3, [r4, #12]
 8008e16:	f04f 30ff 	mov.w	r0, #4294967295
 8008e1a:	e033      	b.n	8008e84 <__swsetup_r+0x98>
 8008e1c:	0758      	lsls	r0, r3, #29
 8008e1e:	d512      	bpl.n	8008e46 <__swsetup_r+0x5a>
 8008e20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008e22:	b141      	cbz	r1, 8008e36 <__swsetup_r+0x4a>
 8008e24:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008e28:	4299      	cmp	r1, r3
 8008e2a:	d002      	beq.n	8008e32 <__swsetup_r+0x46>
 8008e2c:	4628      	mov	r0, r5
 8008e2e:	f7fe feff 	bl	8007c30 <_free_r>
 8008e32:	2300      	movs	r3, #0
 8008e34:	6363      	str	r3, [r4, #52]	@ 0x34
 8008e36:	89a3      	ldrh	r3, [r4, #12]
 8008e38:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008e3c:	81a3      	strh	r3, [r4, #12]
 8008e3e:	2300      	movs	r3, #0
 8008e40:	6063      	str	r3, [r4, #4]
 8008e42:	6923      	ldr	r3, [r4, #16]
 8008e44:	6023      	str	r3, [r4, #0]
 8008e46:	89a3      	ldrh	r3, [r4, #12]
 8008e48:	f043 0308 	orr.w	r3, r3, #8
 8008e4c:	81a3      	strh	r3, [r4, #12]
 8008e4e:	6923      	ldr	r3, [r4, #16]
 8008e50:	b94b      	cbnz	r3, 8008e66 <__swsetup_r+0x7a>
 8008e52:	89a3      	ldrh	r3, [r4, #12]
 8008e54:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008e58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e5c:	d003      	beq.n	8008e66 <__swsetup_r+0x7a>
 8008e5e:	4621      	mov	r1, r4
 8008e60:	4628      	mov	r0, r5
 8008e62:	f000 f883 	bl	8008f6c <__smakebuf_r>
 8008e66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e6a:	f013 0201 	ands.w	r2, r3, #1
 8008e6e:	d00a      	beq.n	8008e86 <__swsetup_r+0x9a>
 8008e70:	2200      	movs	r2, #0
 8008e72:	60a2      	str	r2, [r4, #8]
 8008e74:	6962      	ldr	r2, [r4, #20]
 8008e76:	4252      	negs	r2, r2
 8008e78:	61a2      	str	r2, [r4, #24]
 8008e7a:	6922      	ldr	r2, [r4, #16]
 8008e7c:	b942      	cbnz	r2, 8008e90 <__swsetup_r+0xa4>
 8008e7e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008e82:	d1c5      	bne.n	8008e10 <__swsetup_r+0x24>
 8008e84:	bd38      	pop	{r3, r4, r5, pc}
 8008e86:	0799      	lsls	r1, r3, #30
 8008e88:	bf58      	it	pl
 8008e8a:	6962      	ldrpl	r2, [r4, #20]
 8008e8c:	60a2      	str	r2, [r4, #8]
 8008e8e:	e7f4      	b.n	8008e7a <__swsetup_r+0x8e>
 8008e90:	2000      	movs	r0, #0
 8008e92:	e7f7      	b.n	8008e84 <__swsetup_r+0x98>
 8008e94:	20000018 	.word	0x20000018

08008e98 <_raise_r>:
 8008e98:	291f      	cmp	r1, #31
 8008e9a:	b538      	push	{r3, r4, r5, lr}
 8008e9c:	4605      	mov	r5, r0
 8008e9e:	460c      	mov	r4, r1
 8008ea0:	d904      	bls.n	8008eac <_raise_r+0x14>
 8008ea2:	2316      	movs	r3, #22
 8008ea4:	6003      	str	r3, [r0, #0]
 8008ea6:	f04f 30ff 	mov.w	r0, #4294967295
 8008eaa:	bd38      	pop	{r3, r4, r5, pc}
 8008eac:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008eae:	b112      	cbz	r2, 8008eb6 <_raise_r+0x1e>
 8008eb0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008eb4:	b94b      	cbnz	r3, 8008eca <_raise_r+0x32>
 8008eb6:	4628      	mov	r0, r5
 8008eb8:	f000 f830 	bl	8008f1c <_getpid_r>
 8008ebc:	4622      	mov	r2, r4
 8008ebe:	4601      	mov	r1, r0
 8008ec0:	4628      	mov	r0, r5
 8008ec2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ec6:	f000 b817 	b.w	8008ef8 <_kill_r>
 8008eca:	2b01      	cmp	r3, #1
 8008ecc:	d00a      	beq.n	8008ee4 <_raise_r+0x4c>
 8008ece:	1c59      	adds	r1, r3, #1
 8008ed0:	d103      	bne.n	8008eda <_raise_r+0x42>
 8008ed2:	2316      	movs	r3, #22
 8008ed4:	6003      	str	r3, [r0, #0]
 8008ed6:	2001      	movs	r0, #1
 8008ed8:	e7e7      	b.n	8008eaa <_raise_r+0x12>
 8008eda:	2100      	movs	r1, #0
 8008edc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008ee0:	4620      	mov	r0, r4
 8008ee2:	4798      	blx	r3
 8008ee4:	2000      	movs	r0, #0
 8008ee6:	e7e0      	b.n	8008eaa <_raise_r+0x12>

08008ee8 <raise>:
 8008ee8:	4b02      	ldr	r3, [pc, #8]	@ (8008ef4 <raise+0xc>)
 8008eea:	4601      	mov	r1, r0
 8008eec:	6818      	ldr	r0, [r3, #0]
 8008eee:	f7ff bfd3 	b.w	8008e98 <_raise_r>
 8008ef2:	bf00      	nop
 8008ef4:	20000018 	.word	0x20000018

08008ef8 <_kill_r>:
 8008ef8:	b538      	push	{r3, r4, r5, lr}
 8008efa:	4d07      	ldr	r5, [pc, #28]	@ (8008f18 <_kill_r+0x20>)
 8008efc:	2300      	movs	r3, #0
 8008efe:	4604      	mov	r4, r0
 8008f00:	4608      	mov	r0, r1
 8008f02:	4611      	mov	r1, r2
 8008f04:	602b      	str	r3, [r5, #0]
 8008f06:	f7f8 faa3 	bl	8001450 <_kill>
 8008f0a:	1c43      	adds	r3, r0, #1
 8008f0c:	d102      	bne.n	8008f14 <_kill_r+0x1c>
 8008f0e:	682b      	ldr	r3, [r5, #0]
 8008f10:	b103      	cbz	r3, 8008f14 <_kill_r+0x1c>
 8008f12:	6023      	str	r3, [r4, #0]
 8008f14:	bd38      	pop	{r3, r4, r5, pc}
 8008f16:	bf00      	nop
 8008f18:	200004ec 	.word	0x200004ec

08008f1c <_getpid_r>:
 8008f1c:	f7f8 ba90 	b.w	8001440 <_getpid>

08008f20 <__swhatbuf_r>:
 8008f20:	b570      	push	{r4, r5, r6, lr}
 8008f22:	460c      	mov	r4, r1
 8008f24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f28:	2900      	cmp	r1, #0
 8008f2a:	b096      	sub	sp, #88	@ 0x58
 8008f2c:	4615      	mov	r5, r2
 8008f2e:	461e      	mov	r6, r3
 8008f30:	da0d      	bge.n	8008f4e <__swhatbuf_r+0x2e>
 8008f32:	89a3      	ldrh	r3, [r4, #12]
 8008f34:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008f38:	f04f 0100 	mov.w	r1, #0
 8008f3c:	bf14      	ite	ne
 8008f3e:	2340      	movne	r3, #64	@ 0x40
 8008f40:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008f44:	2000      	movs	r0, #0
 8008f46:	6031      	str	r1, [r6, #0]
 8008f48:	602b      	str	r3, [r5, #0]
 8008f4a:	b016      	add	sp, #88	@ 0x58
 8008f4c:	bd70      	pop	{r4, r5, r6, pc}
 8008f4e:	466a      	mov	r2, sp
 8008f50:	f000 f848 	bl	8008fe4 <_fstat_r>
 8008f54:	2800      	cmp	r0, #0
 8008f56:	dbec      	blt.n	8008f32 <__swhatbuf_r+0x12>
 8008f58:	9901      	ldr	r1, [sp, #4]
 8008f5a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008f5e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008f62:	4259      	negs	r1, r3
 8008f64:	4159      	adcs	r1, r3
 8008f66:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008f6a:	e7eb      	b.n	8008f44 <__swhatbuf_r+0x24>

08008f6c <__smakebuf_r>:
 8008f6c:	898b      	ldrh	r3, [r1, #12]
 8008f6e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008f70:	079d      	lsls	r5, r3, #30
 8008f72:	4606      	mov	r6, r0
 8008f74:	460c      	mov	r4, r1
 8008f76:	d507      	bpl.n	8008f88 <__smakebuf_r+0x1c>
 8008f78:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008f7c:	6023      	str	r3, [r4, #0]
 8008f7e:	6123      	str	r3, [r4, #16]
 8008f80:	2301      	movs	r3, #1
 8008f82:	6163      	str	r3, [r4, #20]
 8008f84:	b003      	add	sp, #12
 8008f86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f88:	ab01      	add	r3, sp, #4
 8008f8a:	466a      	mov	r2, sp
 8008f8c:	f7ff ffc8 	bl	8008f20 <__swhatbuf_r>
 8008f90:	9f00      	ldr	r7, [sp, #0]
 8008f92:	4605      	mov	r5, r0
 8008f94:	4639      	mov	r1, r7
 8008f96:	4630      	mov	r0, r6
 8008f98:	f7fe febe 	bl	8007d18 <_malloc_r>
 8008f9c:	b948      	cbnz	r0, 8008fb2 <__smakebuf_r+0x46>
 8008f9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fa2:	059a      	lsls	r2, r3, #22
 8008fa4:	d4ee      	bmi.n	8008f84 <__smakebuf_r+0x18>
 8008fa6:	f023 0303 	bic.w	r3, r3, #3
 8008faa:	f043 0302 	orr.w	r3, r3, #2
 8008fae:	81a3      	strh	r3, [r4, #12]
 8008fb0:	e7e2      	b.n	8008f78 <__smakebuf_r+0xc>
 8008fb2:	89a3      	ldrh	r3, [r4, #12]
 8008fb4:	6020      	str	r0, [r4, #0]
 8008fb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008fba:	81a3      	strh	r3, [r4, #12]
 8008fbc:	9b01      	ldr	r3, [sp, #4]
 8008fbe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008fc2:	b15b      	cbz	r3, 8008fdc <__smakebuf_r+0x70>
 8008fc4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008fc8:	4630      	mov	r0, r6
 8008fca:	f000 f81d 	bl	8009008 <_isatty_r>
 8008fce:	b128      	cbz	r0, 8008fdc <__smakebuf_r+0x70>
 8008fd0:	89a3      	ldrh	r3, [r4, #12]
 8008fd2:	f023 0303 	bic.w	r3, r3, #3
 8008fd6:	f043 0301 	orr.w	r3, r3, #1
 8008fda:	81a3      	strh	r3, [r4, #12]
 8008fdc:	89a3      	ldrh	r3, [r4, #12]
 8008fde:	431d      	orrs	r5, r3
 8008fe0:	81a5      	strh	r5, [r4, #12]
 8008fe2:	e7cf      	b.n	8008f84 <__smakebuf_r+0x18>

08008fe4 <_fstat_r>:
 8008fe4:	b538      	push	{r3, r4, r5, lr}
 8008fe6:	4d07      	ldr	r5, [pc, #28]	@ (8009004 <_fstat_r+0x20>)
 8008fe8:	2300      	movs	r3, #0
 8008fea:	4604      	mov	r4, r0
 8008fec:	4608      	mov	r0, r1
 8008fee:	4611      	mov	r1, r2
 8008ff0:	602b      	str	r3, [r5, #0]
 8008ff2:	f7f8 fa8d 	bl	8001510 <_fstat>
 8008ff6:	1c43      	adds	r3, r0, #1
 8008ff8:	d102      	bne.n	8009000 <_fstat_r+0x1c>
 8008ffa:	682b      	ldr	r3, [r5, #0]
 8008ffc:	b103      	cbz	r3, 8009000 <_fstat_r+0x1c>
 8008ffe:	6023      	str	r3, [r4, #0]
 8009000:	bd38      	pop	{r3, r4, r5, pc}
 8009002:	bf00      	nop
 8009004:	200004ec 	.word	0x200004ec

08009008 <_isatty_r>:
 8009008:	b538      	push	{r3, r4, r5, lr}
 800900a:	4d06      	ldr	r5, [pc, #24]	@ (8009024 <_isatty_r+0x1c>)
 800900c:	2300      	movs	r3, #0
 800900e:	4604      	mov	r4, r0
 8009010:	4608      	mov	r0, r1
 8009012:	602b      	str	r3, [r5, #0]
 8009014:	f7f8 fa8c 	bl	8001530 <_isatty>
 8009018:	1c43      	adds	r3, r0, #1
 800901a:	d102      	bne.n	8009022 <_isatty_r+0x1a>
 800901c:	682b      	ldr	r3, [r5, #0]
 800901e:	b103      	cbz	r3, 8009022 <_isatty_r+0x1a>
 8009020:	6023      	str	r3, [r4, #0]
 8009022:	bd38      	pop	{r3, r4, r5, pc}
 8009024:	200004ec 	.word	0x200004ec

08009028 <_init>:
 8009028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800902a:	bf00      	nop
 800902c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800902e:	bc08      	pop	{r3}
 8009030:	469e      	mov	lr, r3
 8009032:	4770      	bx	lr

08009034 <_fini>:
 8009034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009036:	bf00      	nop
 8009038:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800903a:	bc08      	pop	{r3}
 800903c:	469e      	mov	lr, r3
 800903e:	4770      	bx	lr
