# compile vhdl design source files
vhdl xil_defaultlib  \
"tb_full_addr_clk_func_synth.vhd" \
"../../../../../full_addr.srcs/sim_2/new/tb_full_addr_clk.vhd" \

# Do not sort compile order
nosort
