
429LinearImageSensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006418  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000198  080065c8  080065c8  000165c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006760  08006760  00016760  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006768  08006768  00016768  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800676c  0800676c  0001676c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001c4  20000000  08006770  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00003810  10000000  08006934  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00011dac  200001c4  200001c4  000401c4  2**2
                  ALLOC
  9 ._user_heap_stack 00000400  20011f70  20011f70  000401c4  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00033810  2**0
                  CONTENTS, READONLY
 11 .debug_info   00032fb7  00000000  00000000  00033840  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00006901  00000000  00000000  000667f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000d376  00000000  00000000  0006d0f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000015f0  00000000  00000000  0007a470  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001920  00000000  00000000  0007ba60  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000d34e  00000000  00000000  0007d380  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00007c77  00000000  00000000  0008a6ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00092345  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000040b4  00000000  00000000  000923c4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001c4 	.word	0x200001c4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080065b0 	.word	0x080065b0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001c8 	.word	0x200001c8
 80001ec:	080065b0 	.word	0x080065b0

080001f0 <__aeabi_uldivmod>:
 80001f0:	b953      	cbnz	r3, 8000208 <__aeabi_uldivmod+0x18>
 80001f2:	b94a      	cbnz	r2, 8000208 <__aeabi_uldivmod+0x18>
 80001f4:	2900      	cmp	r1, #0
 80001f6:	bf08      	it	eq
 80001f8:	2800      	cmpeq	r0, #0
 80001fa:	bf1c      	itt	ne
 80001fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000200:	f04f 30ff 	movne.w	r0, #4294967295
 8000204:	f000 b97a 	b.w	80004fc <__aeabi_idiv0>
 8000208:	f1ad 0c08 	sub.w	ip, sp, #8
 800020c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000210:	f000 f806 	bl	8000220 <__udivmoddi4>
 8000214:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000218:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800021c:	b004      	add	sp, #16
 800021e:	4770      	bx	lr

08000220 <__udivmoddi4>:
 8000220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000224:	468c      	mov	ip, r1
 8000226:	460d      	mov	r5, r1
 8000228:	4604      	mov	r4, r0
 800022a:	9e08      	ldr	r6, [sp, #32]
 800022c:	2b00      	cmp	r3, #0
 800022e:	d151      	bne.n	80002d4 <__udivmoddi4+0xb4>
 8000230:	428a      	cmp	r2, r1
 8000232:	4617      	mov	r7, r2
 8000234:	d96d      	bls.n	8000312 <__udivmoddi4+0xf2>
 8000236:	fab2 fe82 	clz	lr, r2
 800023a:	f1be 0f00 	cmp.w	lr, #0
 800023e:	d00b      	beq.n	8000258 <__udivmoddi4+0x38>
 8000240:	f1ce 0c20 	rsb	ip, lr, #32
 8000244:	fa01 f50e 	lsl.w	r5, r1, lr
 8000248:	fa20 fc0c 	lsr.w	ip, r0, ip
 800024c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000250:	ea4c 0c05 	orr.w	ip, ip, r5
 8000254:	fa00 f40e 	lsl.w	r4, r0, lr
 8000258:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 800025c:	0c25      	lsrs	r5, r4, #16
 800025e:	fbbc f8fa 	udiv	r8, ip, sl
 8000262:	fa1f f987 	uxth.w	r9, r7
 8000266:	fb0a cc18 	mls	ip, sl, r8, ip
 800026a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800026e:	fb08 f309 	mul.w	r3, r8, r9
 8000272:	42ab      	cmp	r3, r5
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x6c>
 8000276:	19ed      	adds	r5, r5, r7
 8000278:	f108 32ff 	add.w	r2, r8, #4294967295
 800027c:	f080 8123 	bcs.w	80004c6 <__udivmoddi4+0x2a6>
 8000280:	42ab      	cmp	r3, r5
 8000282:	f240 8120 	bls.w	80004c6 <__udivmoddi4+0x2a6>
 8000286:	f1a8 0802 	sub.w	r8, r8, #2
 800028a:	443d      	add	r5, r7
 800028c:	1aed      	subs	r5, r5, r3
 800028e:	b2a4      	uxth	r4, r4
 8000290:	fbb5 f0fa 	udiv	r0, r5, sl
 8000294:	fb0a 5510 	mls	r5, sl, r0, r5
 8000298:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800029c:	fb00 f909 	mul.w	r9, r0, r9
 80002a0:	45a1      	cmp	r9, r4
 80002a2:	d909      	bls.n	80002b8 <__udivmoddi4+0x98>
 80002a4:	19e4      	adds	r4, r4, r7
 80002a6:	f100 33ff 	add.w	r3, r0, #4294967295
 80002aa:	f080 810a 	bcs.w	80004c2 <__udivmoddi4+0x2a2>
 80002ae:	45a1      	cmp	r9, r4
 80002b0:	f240 8107 	bls.w	80004c2 <__udivmoddi4+0x2a2>
 80002b4:	3802      	subs	r0, #2
 80002b6:	443c      	add	r4, r7
 80002b8:	eba4 0409 	sub.w	r4, r4, r9
 80002bc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002c0:	2100      	movs	r1, #0
 80002c2:	2e00      	cmp	r6, #0
 80002c4:	d061      	beq.n	800038a <__udivmoddi4+0x16a>
 80002c6:	fa24 f40e 	lsr.w	r4, r4, lr
 80002ca:	2300      	movs	r3, #0
 80002cc:	6034      	str	r4, [r6, #0]
 80002ce:	6073      	str	r3, [r6, #4]
 80002d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d907      	bls.n	80002e8 <__udivmoddi4+0xc8>
 80002d8:	2e00      	cmp	r6, #0
 80002da:	d054      	beq.n	8000386 <__udivmoddi4+0x166>
 80002dc:	2100      	movs	r1, #0
 80002de:	e886 0021 	stmia.w	r6, {r0, r5}
 80002e2:	4608      	mov	r0, r1
 80002e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e8:	fab3 f183 	clz	r1, r3
 80002ec:	2900      	cmp	r1, #0
 80002ee:	f040 808e 	bne.w	800040e <__udivmoddi4+0x1ee>
 80002f2:	42ab      	cmp	r3, r5
 80002f4:	d302      	bcc.n	80002fc <__udivmoddi4+0xdc>
 80002f6:	4282      	cmp	r2, r0
 80002f8:	f200 80fa 	bhi.w	80004f0 <__udivmoddi4+0x2d0>
 80002fc:	1a84      	subs	r4, r0, r2
 80002fe:	eb65 0503 	sbc.w	r5, r5, r3
 8000302:	2001      	movs	r0, #1
 8000304:	46ac      	mov	ip, r5
 8000306:	2e00      	cmp	r6, #0
 8000308:	d03f      	beq.n	800038a <__udivmoddi4+0x16a>
 800030a:	e886 1010 	stmia.w	r6, {r4, ip}
 800030e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000312:	b912      	cbnz	r2, 800031a <__udivmoddi4+0xfa>
 8000314:	2701      	movs	r7, #1
 8000316:	fbb7 f7f2 	udiv	r7, r7, r2
 800031a:	fab7 fe87 	clz	lr, r7
 800031e:	f1be 0f00 	cmp.w	lr, #0
 8000322:	d134      	bne.n	800038e <__udivmoddi4+0x16e>
 8000324:	1beb      	subs	r3, r5, r7
 8000326:	0c3a      	lsrs	r2, r7, #16
 8000328:	fa1f fc87 	uxth.w	ip, r7
 800032c:	2101      	movs	r1, #1
 800032e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000332:	0c25      	lsrs	r5, r4, #16
 8000334:	fb02 3318 	mls	r3, r2, r8, r3
 8000338:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800033c:	fb0c f308 	mul.w	r3, ip, r8
 8000340:	42ab      	cmp	r3, r5
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x134>
 8000344:	19ed      	adds	r5, r5, r7
 8000346:	f108 30ff 	add.w	r0, r8, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x132>
 800034c:	42ab      	cmp	r3, r5
 800034e:	f200 80d1 	bhi.w	80004f4 <__udivmoddi4+0x2d4>
 8000352:	4680      	mov	r8, r0
 8000354:	1aed      	subs	r5, r5, r3
 8000356:	b2a3      	uxth	r3, r4
 8000358:	fbb5 f0f2 	udiv	r0, r5, r2
 800035c:	fb02 5510 	mls	r5, r2, r0, r5
 8000360:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000364:	fb0c fc00 	mul.w	ip, ip, r0
 8000368:	45a4      	cmp	ip, r4
 800036a:	d907      	bls.n	800037c <__udivmoddi4+0x15c>
 800036c:	19e4      	adds	r4, r4, r7
 800036e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000372:	d202      	bcs.n	800037a <__udivmoddi4+0x15a>
 8000374:	45a4      	cmp	ip, r4
 8000376:	f200 80b8 	bhi.w	80004ea <__udivmoddi4+0x2ca>
 800037a:	4618      	mov	r0, r3
 800037c:	eba4 040c 	sub.w	r4, r4, ip
 8000380:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000384:	e79d      	b.n	80002c2 <__udivmoddi4+0xa2>
 8000386:	4631      	mov	r1, r6
 8000388:	4630      	mov	r0, r6
 800038a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038e:	f1ce 0420 	rsb	r4, lr, #32
 8000392:	fa05 f30e 	lsl.w	r3, r5, lr
 8000396:	fa07 f70e 	lsl.w	r7, r7, lr
 800039a:	fa20 f804 	lsr.w	r8, r0, r4
 800039e:	0c3a      	lsrs	r2, r7, #16
 80003a0:	fa25 f404 	lsr.w	r4, r5, r4
 80003a4:	ea48 0803 	orr.w	r8, r8, r3
 80003a8:	fbb4 f1f2 	udiv	r1, r4, r2
 80003ac:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80003b0:	fb02 4411 	mls	r4, r2, r1, r4
 80003b4:	fa1f fc87 	uxth.w	ip, r7
 80003b8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80003bc:	fb01 f30c 	mul.w	r3, r1, ip
 80003c0:	42ab      	cmp	r3, r5
 80003c2:	fa00 f40e 	lsl.w	r4, r0, lr
 80003c6:	d909      	bls.n	80003dc <__udivmoddi4+0x1bc>
 80003c8:	19ed      	adds	r5, r5, r7
 80003ca:	f101 30ff 	add.w	r0, r1, #4294967295
 80003ce:	f080 808a 	bcs.w	80004e6 <__udivmoddi4+0x2c6>
 80003d2:	42ab      	cmp	r3, r5
 80003d4:	f240 8087 	bls.w	80004e6 <__udivmoddi4+0x2c6>
 80003d8:	3902      	subs	r1, #2
 80003da:	443d      	add	r5, r7
 80003dc:	1aeb      	subs	r3, r5, r3
 80003de:	fa1f f588 	uxth.w	r5, r8
 80003e2:	fbb3 f0f2 	udiv	r0, r3, r2
 80003e6:	fb02 3310 	mls	r3, r2, r0, r3
 80003ea:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003ee:	fb00 f30c 	mul.w	r3, r0, ip
 80003f2:	42ab      	cmp	r3, r5
 80003f4:	d907      	bls.n	8000406 <__udivmoddi4+0x1e6>
 80003f6:	19ed      	adds	r5, r5, r7
 80003f8:	f100 38ff 	add.w	r8, r0, #4294967295
 80003fc:	d26f      	bcs.n	80004de <__udivmoddi4+0x2be>
 80003fe:	42ab      	cmp	r3, r5
 8000400:	d96d      	bls.n	80004de <__udivmoddi4+0x2be>
 8000402:	3802      	subs	r0, #2
 8000404:	443d      	add	r5, r7
 8000406:	1aeb      	subs	r3, r5, r3
 8000408:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800040c:	e78f      	b.n	800032e <__udivmoddi4+0x10e>
 800040e:	f1c1 0720 	rsb	r7, r1, #32
 8000412:	fa22 f807 	lsr.w	r8, r2, r7
 8000416:	408b      	lsls	r3, r1
 8000418:	fa05 f401 	lsl.w	r4, r5, r1
 800041c:	ea48 0303 	orr.w	r3, r8, r3
 8000420:	fa20 fe07 	lsr.w	lr, r0, r7
 8000424:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000428:	40fd      	lsrs	r5, r7
 800042a:	ea4e 0e04 	orr.w	lr, lr, r4
 800042e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000432:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000436:	fb0c 5519 	mls	r5, ip, r9, r5
 800043a:	fa1f f883 	uxth.w	r8, r3
 800043e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000442:	fb09 f408 	mul.w	r4, r9, r8
 8000446:	42ac      	cmp	r4, r5
 8000448:	fa02 f201 	lsl.w	r2, r2, r1
 800044c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000450:	d908      	bls.n	8000464 <__udivmoddi4+0x244>
 8000452:	18ed      	adds	r5, r5, r3
 8000454:	f109 30ff 	add.w	r0, r9, #4294967295
 8000458:	d243      	bcs.n	80004e2 <__udivmoddi4+0x2c2>
 800045a:	42ac      	cmp	r4, r5
 800045c:	d941      	bls.n	80004e2 <__udivmoddi4+0x2c2>
 800045e:	f1a9 0902 	sub.w	r9, r9, #2
 8000462:	441d      	add	r5, r3
 8000464:	1b2d      	subs	r5, r5, r4
 8000466:	fa1f fe8e 	uxth.w	lr, lr
 800046a:	fbb5 f0fc 	udiv	r0, r5, ip
 800046e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000472:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000476:	fb00 f808 	mul.w	r8, r0, r8
 800047a:	45a0      	cmp	r8, r4
 800047c:	d907      	bls.n	800048e <__udivmoddi4+0x26e>
 800047e:	18e4      	adds	r4, r4, r3
 8000480:	f100 35ff 	add.w	r5, r0, #4294967295
 8000484:	d229      	bcs.n	80004da <__udivmoddi4+0x2ba>
 8000486:	45a0      	cmp	r8, r4
 8000488:	d927      	bls.n	80004da <__udivmoddi4+0x2ba>
 800048a:	3802      	subs	r0, #2
 800048c:	441c      	add	r4, r3
 800048e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000492:	eba4 0408 	sub.w	r4, r4, r8
 8000496:	fba0 8902 	umull	r8, r9, r0, r2
 800049a:	454c      	cmp	r4, r9
 800049c:	46c6      	mov	lr, r8
 800049e:	464d      	mov	r5, r9
 80004a0:	d315      	bcc.n	80004ce <__udivmoddi4+0x2ae>
 80004a2:	d012      	beq.n	80004ca <__udivmoddi4+0x2aa>
 80004a4:	b156      	cbz	r6, 80004bc <__udivmoddi4+0x29c>
 80004a6:	ebba 030e 	subs.w	r3, sl, lr
 80004aa:	eb64 0405 	sbc.w	r4, r4, r5
 80004ae:	fa04 f707 	lsl.w	r7, r4, r7
 80004b2:	40cb      	lsrs	r3, r1
 80004b4:	431f      	orrs	r7, r3
 80004b6:	40cc      	lsrs	r4, r1
 80004b8:	6037      	str	r7, [r6, #0]
 80004ba:	6074      	str	r4, [r6, #4]
 80004bc:	2100      	movs	r1, #0
 80004be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c2:	4618      	mov	r0, r3
 80004c4:	e6f8      	b.n	80002b8 <__udivmoddi4+0x98>
 80004c6:	4690      	mov	r8, r2
 80004c8:	e6e0      	b.n	800028c <__udivmoddi4+0x6c>
 80004ca:	45c2      	cmp	sl, r8
 80004cc:	d2ea      	bcs.n	80004a4 <__udivmoddi4+0x284>
 80004ce:	ebb8 0e02 	subs.w	lr, r8, r2
 80004d2:	eb69 0503 	sbc.w	r5, r9, r3
 80004d6:	3801      	subs	r0, #1
 80004d8:	e7e4      	b.n	80004a4 <__udivmoddi4+0x284>
 80004da:	4628      	mov	r0, r5
 80004dc:	e7d7      	b.n	800048e <__udivmoddi4+0x26e>
 80004de:	4640      	mov	r0, r8
 80004e0:	e791      	b.n	8000406 <__udivmoddi4+0x1e6>
 80004e2:	4681      	mov	r9, r0
 80004e4:	e7be      	b.n	8000464 <__udivmoddi4+0x244>
 80004e6:	4601      	mov	r1, r0
 80004e8:	e778      	b.n	80003dc <__udivmoddi4+0x1bc>
 80004ea:	3802      	subs	r0, #2
 80004ec:	443c      	add	r4, r7
 80004ee:	e745      	b.n	800037c <__udivmoddi4+0x15c>
 80004f0:	4608      	mov	r0, r1
 80004f2:	e708      	b.n	8000306 <__udivmoddi4+0xe6>
 80004f4:	f1a8 0802 	sub.w	r8, r8, #2
 80004f8:	443d      	add	r5, r7
 80004fa:	e72b      	b.n	8000354 <__udivmoddi4+0x134>

080004fc <__aeabi_idiv0>:
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <mainTask>:
uint8_t		 uBackgroundReady = 0;
uint32_t 	 uBackgroundArray[ARRAY_SIZE];
*/

void mainTask(void const * argument)
{
 8000500:	b508      	push	{r3, lr}
	//Инициализация CDC_USB стека
	BSP_Usb_Init();
 8000502:	f000 ffdd 	bl	80014c0 <BSP_Usb_Init>

	BSP_TIM4ADC_Init();
 8000506:	f000 ff53 	bl	80013b0 <BSP_TIM4ADC_Init>
	//Иницализация двух АЦП модулей
	BSP_ADC_Init(ADC_INIT_DMA_CONTCONV,1);
 800050a:	2101      	movs	r1, #1
 800050c:	4608      	mov	r0, r1
 800050e:	f000 fe35 	bl	800117c <BSP_ADC_Init>
	BSP_ADC_Init(ADC_INIT_DMA_CONTCONV,2);
 8000512:	2102      	movs	r1, #2
 8000514:	2001      	movs	r0, #1
 8000516:	f000 fe31 	bl	800117c <BSP_ADC_Init>
	//запуск ADC DMA для непрерываного преобразования
	BSP_ADC_Start();
 800051a:	f000 fed5 	bl	80012c8 <BSP_ADC_Start>
	//Настройка ШИМ таймера для тактирования CCD линеек
	BSP_TIM2PWM_Init();
 800051e:	f000 feff 	bl	8001320 <BSP_TIM2PWM_Init>
	//настройка и запуск драйвера CCD
	TCD1304_Init();
 8000522:	f000 fd49 	bl	8000fb8 <TCD1304_Init>
	TCD1304_Start();
 8000526:	f000 fd93 	bl	8001050 <TCD1304_Start>
	//Main loop
	Process_Init();
 800052a:	f000 f925 	bl	8000778 <Process_Init>

	for(;;)
	{
		//Process_Update(sendCopyBuf1,0);

		Protocol_SendLinearSensorData(0x01,0,(uint8_t*)Process_GetChannelData(0));
 800052e:	2000      	movs	r0, #0
 8000530:	f000 f9b6 	bl	80008a0 <Process_GetChannelData>
 8000534:	2100      	movs	r1, #0
 8000536:	4602      	mov	r2, r0
 8000538:	2001      	movs	r0, #1
 800053a:	f000 fa7b 	bl	8000a34 <Protocol_SendLinearSensorData>
		Protocol_SendLinearSensorData(0x02,0,(uint8_t*)Process_GetChannelData(1));
 800053e:	2001      	movs	r0, #1
 8000540:	f000 f9ae 	bl	80008a0 <Process_GetChannelData>
 8000544:	2100      	movs	r1, #0
 8000546:	4602      	mov	r2, r0
 8000548:	2002      	movs	r0, #2
 800054a:	f000 fa73 	bl	8000a34 <Protocol_SendLinearSensorData>
		/*Protocol_SendLinearSensorData(0x02,0,(uint8_t*)sendCopyBuf2);
		Protocol_SendLinearSensorData(0x03,0,(uint8_t*)sendCopyBuf3);
		Protocol_SendLinearSensorData(0x04,0,(uint8_t*)sendCopyBuf4);*/

						osDelay(100);
 800054e:	2064      	movs	r0, #100	; 0x64
 8000550:	f004 fa4d 	bl	80049ee <osDelay>
 8000554:	e7eb      	b.n	800052e <mainTask+0x2e>
	...

08000558 <systemClock_Config>:
{
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	b094      	sub	sp, #80	; 0x50
  __HAL_RCC_PWR_CLK_ENABLE();
 800055c:	4b2a      	ldr	r3, [pc, #168]	; (8000608 <systemClock_Config+0xb0>)
 800055e:	2100      	movs	r1, #0
 8000560:	9101      	str	r1, [sp, #4]
 8000562:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000564:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000568:	641a      	str	r2, [r3, #64]	; 0x40
 800056a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800056c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000570:	9301      	str	r3, [sp, #4]
 8000572:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000574:	4b25      	ldr	r3, [pc, #148]	; (800060c <systemClock_Config+0xb4>)
 8000576:	9102      	str	r1, [sp, #8]
 8000578:	681a      	ldr	r2, [r3, #0]
 800057a:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800057e:	601a      	str	r2, [r3, #0]
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000586:	9302      	str	r3, [sp, #8]
 8000588:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800058a:	2301      	movs	r3, #1
 800058c:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800058e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000592:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000594:	2308      	movs	r3, #8
 8000596:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000598:	f44f 73a8 	mov.w	r3, #336	; 0x150
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800059c:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800059e:	f44f 0680 	mov.w	r6, #4194304	; 0x400000
  RCC_OscInitStruct.PLL.PLLN = 336;
 80005a2:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005a4:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80005a6:	2307      	movs	r3, #7
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005a8:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005aa:	960f      	str	r6, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005ac:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80005ae:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005b0:	f002 fa24 	bl	80029fc <HAL_RCC_OscConfig>
 80005b4:	b100      	cbz	r0, 80005b8 <systemClock_Config+0x60>
 80005b6:	e7fe      	b.n	80005b6 <systemClock_Config+0x5e>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005b8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005bc:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005be:	250f      	movs	r5, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005c0:	2105      	movs	r1, #5
 80005c2:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005c4:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005c6:	9503      	str	r5, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005c8:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80005ca:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005cc:	f002 fc12 	bl	8002df4 <HAL_RCC_ClockConfig>
 80005d0:	4604      	mov	r4, r0
 80005d2:	b100      	cbz	r0, 80005d6 <systemClock_Config+0x7e>
 80005d4:	e7fe      	b.n	80005d4 <systemClock_Config+0x7c>
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSE, RCC_MCODIV_5);
 80005d6:	4631      	mov	r1, r6
 80005d8:	f04f 62e0 	mov.w	r2, #117440512	; 0x7000000
 80005dc:	f002 fb90 	bl	8002d00 <HAL_RCC_MCOConfig>
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80005e0:	f002 fca2 	bl	8002f28 <HAL_RCC_GetHCLKFreq>
 80005e4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005e8:	fbb0 f0f3 	udiv	r0, r0, r3
 80005ec:	f001 fb14 	bl	8001c18 <HAL_SYSTICK_Config>
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80005f0:	2004      	movs	r0, #4
 80005f2:	f001 fb27 	bl	8001c44 <HAL_SYSTICK_CLKSourceConfig>
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 80005f6:	4622      	mov	r2, r4
 80005f8:	4629      	mov	r1, r5
 80005fa:	f04f 30ff 	mov.w	r0, #4294967295
 80005fe:	f001 facb 	bl	8001b98 <HAL_NVIC_SetPriority>
}
 8000602:	b014      	add	sp, #80	; 0x50
 8000604:	bd70      	pop	{r4, r5, r6, pc}
 8000606:	bf00      	nop
 8000608:	40023800 	.word	0x40023800
 800060c:	40007000 	.word	0x40007000

08000610 <portClkInit>:
{
 8000610:	b084      	sub	sp, #16
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000612:	4b16      	ldr	r3, [pc, #88]	; (800066c <portClkInit+0x5c>)
 8000614:	2200      	movs	r2, #0
 8000616:	9200      	str	r2, [sp, #0]
 8000618:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800061a:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 800061e:	6319      	str	r1, [r3, #48]	; 0x30
 8000620:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000622:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8000626:	9100      	str	r1, [sp, #0]
 8000628:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800062a:	9201      	str	r2, [sp, #4]
 800062c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800062e:	f041 0104 	orr.w	r1, r1, #4
 8000632:	6319      	str	r1, [r3, #48]	; 0x30
 8000634:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000636:	f001 0104 	and.w	r1, r1, #4
 800063a:	9101      	str	r1, [sp, #4]
 800063c:	9901      	ldr	r1, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800063e:	9202      	str	r2, [sp, #8]
 8000640:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000642:	f041 0101 	orr.w	r1, r1, #1
 8000646:	6319      	str	r1, [r3, #48]	; 0x30
 8000648:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800064a:	f001 0101 	and.w	r1, r1, #1
 800064e:	9102      	str	r1, [sp, #8]
 8000650:	9902      	ldr	r1, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000652:	9203      	str	r2, [sp, #12]
 8000654:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000656:	f042 0208 	orr.w	r2, r2, #8
 800065a:	631a      	str	r2, [r3, #48]	; 0x30
 800065c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800065e:	f003 0308 	and.w	r3, r3, #8
 8000662:	9303      	str	r3, [sp, #12]
 8000664:	9b03      	ldr	r3, [sp, #12]
}
 8000666:	b004      	add	sp, #16
 8000668:	4770      	bx	lr
 800066a:	bf00      	nop
 800066c:	40023800 	.word	0x40023800

08000670 <main>:
{
 8000670:	b530      	push	{r4, r5, lr}
  osThreadDef(defaultTask, mainTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE + 0x100);
 8000672:	4d0c      	ldr	r5, [pc, #48]	; (80006a4 <main+0x34>)
{
 8000674:	b087      	sub	sp, #28
  HAL_Init();
 8000676:	f000 ffa7 	bl	80015c8 <HAL_Init>
  systemClock_Config();
 800067a:	f7ff ff6d 	bl	8000558 <systemClock_Config>
  portClkInit();
 800067e:	f7ff ffc7 	bl	8000610 <portClkInit>
  osThreadDef(defaultTask, mainTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE + 0x100);
 8000682:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000684:	ac01      	add	r4, sp, #4
 8000686:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000688:	682b      	ldr	r3, [r5, #0]
 800068a:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800068c:	2100      	movs	r1, #0
 800068e:	a801      	add	r0, sp, #4
 8000690:	f004 f995 	bl	80049be <osThreadCreate>
 8000694:	4b04      	ldr	r3, [pc, #16]	; (80006a8 <main+0x38>)
 8000696:	6018      	str	r0, [r3, #0]
  osKernelStart();	
 8000698:	f004 f98c 	bl	80049b4 <osKernelStart>
}
 800069c:	2000      	movs	r0, #0
 800069e:	b007      	add	sp, #28
 80006a0:	bd30      	pop	{r4, r5, pc}
 80006a2:	bf00      	nop
 80006a4:	080065c8 	.word	0x080065c8
 80006a8:	20011070 	.word	0x20011070

080006ac <HAL_TIM_PeriodElapsedCallback>:
  */
volatile uint32_t ulHighFrequencyTimerTicks = 0;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  if (htim->Instance == TIM1) {
 80006ac:	6802      	ldr	r2, [r0, #0]
 80006ae:	4b0c      	ldr	r3, [pc, #48]	; (80006e0 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80006b0:	429a      	cmp	r2, r3
{
 80006b2:	b510      	push	{r4, lr}
 80006b4:	4604      	mov	r4, r0
  if (htim->Instance == TIM1) {
 80006b6:	d101      	bne.n	80006bc <HAL_TIM_PeriodElapsedCallback+0x10>
    HAL_IncTick();
 80006b8:	f000 ffa0 	bl	80015fc <HAL_IncTick>
  }
  if(htim->Instance == TIM7){
 80006bc:	6823      	ldr	r3, [r4, #0]
 80006be:	4a09      	ldr	r2, [pc, #36]	; (80006e4 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80006c0:	4293      	cmp	r3, r2
 80006c2:	d104      	bne.n	80006ce <HAL_TIM_PeriodElapsedCallback+0x22>
	  ulHighFrequencyTimerTicks++;
 80006c4:	4a08      	ldr	r2, [pc, #32]	; (80006e8 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80006c6:	6813      	ldr	r3, [r2, #0]
 80006c8:	3301      	adds	r3, #1
 80006ca:	6013      	str	r3, [r2, #0]
 80006cc:	bd10      	pop	{r4, pc}
  }
	if(htim->Instance == TIM4)
 80006ce:	4a07      	ldr	r2, [pc, #28]	; (80006ec <HAL_TIM_PeriodElapsedCallback+0x40>)
 80006d0:	4293      	cmp	r3, r2
 80006d2:	d103      	bne.n	80006dc <HAL_TIM_PeriodElapsedCallback+0x30>
	{
		TCD1304_SampleTimerCallback();
	}
}
 80006d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		TCD1304_SampleTimerCallback();
 80006d8:	f000 bd16 	b.w	8001108 <TCD1304_SampleTimerCallback>
 80006dc:	bd10      	pop	{r4, pc}
 80006de:	bf00      	nop
 80006e0:	40010000 	.word	0x40010000
 80006e4:	40001400 	.word	0x40001400
 80006e8:	200001e0 	.word	0x200001e0
 80006ec:	40000800 	.word	0x40000800

080006f0 <GetRunTimeStatsValue>:
/*
 *
 */
uint32_t	GetRunTimeStatsValue()
{
	return ulHighFrequencyTimerTicks;
 80006f0:	4b01      	ldr	r3, [pc, #4]	; (80006f8 <GetRunTimeStatsValue+0x8>)
 80006f2:	6818      	ldr	r0, [r3, #0]
}
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	200001e0 	.word	0x200001e0

080006fc <SetupRunTimeStatsTimer>:
/*
 *
 */
void SetupRunTimeStatsTimer()
{
 80006fc:	b530      	push	{r4, r5, lr}
	  uint32_t              uwTimclock = 0;
	  uint32_t              uwPrescalerValue = 0;
	  uint32_t              pFLatency;

	  /*Configure the TIM1 IRQ priority */
	  HAL_NVIC_SetPriority(TIM7_IRQn, 1 ,0);
 80006fe:	2200      	movs	r2, #0
{
 8000700:	b089      	sub	sp, #36	; 0x24
	  HAL_NVIC_SetPriority(TIM7_IRQn, 1 ,0);
 8000702:	2101      	movs	r1, #1
 8000704:	2037      	movs	r0, #55	; 0x37
 8000706:	f001 fa47 	bl	8001b98 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800070a:	2037      	movs	r0, #55	; 0x37
 800070c:	f001 fa78 	bl	8001c00 <HAL_NVIC_EnableIRQ>

	  /* Enable TIM1 clock */
	  __HAL_RCC_TIM7_CLK_ENABLE();
 8000710:	2500      	movs	r5, #0
 8000712:	4b14      	ldr	r3, [pc, #80]	; (8000764 <SetupRunTimeStatsTimer+0x68>)
 8000714:	9502      	str	r5, [sp, #8]
 8000716:	6c1a      	ldr	r2, [r3, #64]	; 0x40

	  /* Compute the prescaler value to have TIM1 counter clock equal to 10MHz */
	  uwPrescalerValue = (uint32_t) ((uwTimclock / 10000000) - 1);

	  /* Initialize TIM1 */
	  htim7.Instance = TIM7;
 8000718:	4c13      	ldr	r4, [pc, #76]	; (8000768 <SetupRunTimeStatsTimer+0x6c>)
	  __HAL_RCC_TIM7_CLK_ENABLE();
 800071a:	f042 0220 	orr.w	r2, r2, #32
 800071e:	641a      	str	r2, [r3, #64]	; 0x40
 8000720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000722:	f003 0320 	and.w	r3, r3, #32
 8000726:	9302      	str	r3, [sp, #8]
	  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000728:	a901      	add	r1, sp, #4
 800072a:	a803      	add	r0, sp, #12
	  __HAL_RCC_TIM7_CLK_ENABLE();
 800072c:	9b02      	ldr	r3, [sp, #8]
	  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800072e:	f002 fc11 	bl	8002f54 <HAL_RCC_GetClockConfig>
	  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000732:	f002 fbff 	bl	8002f34 <HAL_RCC_GetPCLK2Freq>
	  htim7.Instance = TIM7;
 8000736:	4b0d      	ldr	r3, [pc, #52]	; (800076c <SetupRunTimeStatsTimer+0x70>)
 8000738:	6023      	str	r3, [r4, #0]
	  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
	  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
	  + ClockDivision = 0
	  + Counter direction = Up
	  */
	  htim7.Init.Period = (10000000 / 1000) - 1;
 800073a:	f242 730f 	movw	r3, #9999	; 0x270f
 800073e:	60e3      	str	r3, [r4, #12]
	  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000740:	0040      	lsls	r0, r0, #1
	  uwPrescalerValue = (uint32_t) ((uwTimclock / 10000000) - 1);
 8000742:	4b0b      	ldr	r3, [pc, #44]	; (8000770 <SetupRunTimeStatsTimer+0x74>)
 8000744:	fbb0 f0f3 	udiv	r0, r0, r3
 8000748:	3801      	subs	r0, #1
	  htim7.Init.Prescaler = uwPrescalerValue;
 800074a:	6060      	str	r0, [r4, #4]
	  htim7.Init.ClockDivision = 0;
	  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
	  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 800074c:	4620      	mov	r0, r4
	  htim7.Init.ClockDivision = 0;
 800074e:	6125      	str	r5, [r4, #16]
	  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000750:	60a5      	str	r5, [r4, #8]
	  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8000752:	f002 fdcb 	bl	80032ec <HAL_TIM_Base_Init>
 8000756:	b910      	cbnz	r0, 800075e <SetupRunTimeStatsTimer+0x62>
	  {
	    /* Start the TIM time Base generation in interrupt mode */
	    HAL_TIM_Base_Start_IT(&htim7);
 8000758:	4620      	mov	r0, r4
 800075a:	f002 fc9d 	bl	8003098 <HAL_TIM_Base_Start_IT>
	  }
}
 800075e:	b009      	add	sp, #36	; 0x24
 8000760:	bd30      	pop	{r4, r5, pc}
 8000762:	bf00      	nop
 8000764:	40023800 	.word	0x40023800
 8000768:	20011078 	.word	0x20011078
 800076c:	40001400 	.word	0x40001400
 8000770:	00989680 	.word	0x00989680

08000774 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8000774:	e7fe      	b.n	8000774 <_Error_Handler>
	...

08000778 <Process_Init>:
/*
 *
 */
void	Process_Init()
{
	memset(Devices,0,sizeof(tDeviceStruct) * 4);
 8000778:	f643 0210 	movw	r2, #14352	; 0x3810
 800077c:	2100      	movs	r1, #0
 800077e:	4801      	ldr	r0, [pc, #4]	; (8000784 <Process_Init+0xc>)
 8000780:	f005 be41 	b.w	8006406 <memset>
 8000784:	10000000 	.word	0x10000000

08000788 <Process_BackgroundUpdate>:
 *
 */
void	Process_BackgroundUpdate(uint16_t *pBackgroundData, uint8_t	ulIndex)
{

	if(ulIndex > TCD_SENSORS)
 8000788:	2904      	cmp	r1, #4
{
 800078a:	b5f0      	push	{r4, r5, r6, r7, lr}
	if(ulIndex > TCD_SENSORS)
 800078c:	d82a      	bhi.n	80007e4 <Process_BackgroundUpdate+0x5c>
		return;
	if(!pBackgroundData)
 800078e:	b348      	cbz	r0, 80007e4 <Process_BackgroundUpdate+0x5c>
		return;

	tDeviceStruct	*pDevice = &Devices[ulIndex];

	if(pDevice->ulBackgroundIndex < BACKGROUND_SIZE)
 8000790:	4d15      	ldr	r5, [pc, #84]	; (80007e8 <Process_BackgroundUpdate+0x60>)
 8000792:	f640 6204 	movw	r2, #3588	; 0xe04
 8000796:	fb02 5201 	mla	r2, r2, r1, r5
 800079a:	f892 3e01 	ldrb.w	r3, [r2, #3585]	; 0xe01
 800079e:	2b1d      	cmp	r3, #29
 80007a0:	d820      	bhi.n	80007e4 <Process_BackgroundUpdate+0x5c>
 80007a2:	2400      	movs	r4, #0
	{
		for(int i = 0;i<ARRAY_SIZE;i++)
			pDevice->ulBackgroundArray[i] += pBackgroundData[i];
 80007a4:	f830 7014 	ldrh.w	r7, [r0, r4, lsl #1]
 80007a8:	f852 6024 	ldr.w	r6, [r2, r4, lsl #2]
 80007ac:	443e      	add	r6, r7
 80007ae:	f842 6024 	str.w	r6, [r2, r4, lsl #2]
		for(int i = 0;i<ARRAY_SIZE;i++)
 80007b2:	3401      	adds	r4, #1
 80007b4:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
 80007b8:	d1f4      	bne.n	80007a4 <Process_BackgroundUpdate+0x1c>

		pDevice->ulBackgroundIndex++;
 80007ba:	3301      	adds	r3, #1
 80007bc:	f640 6004 	movw	r0, #3588	; 0xe04
 80007c0:	b2db      	uxtb	r3, r3
 80007c2:	fb00 5101 	mla	r1, r0, r1, r5
		if(pDevice->ulBackgroundIndex == BACKGROUND_SIZE){
 80007c6:	2b1e      	cmp	r3, #30
		pDevice->ulBackgroundIndex++;
 80007c8:	f881 3e01 	strb.w	r3, [r1, #3585]	; 0xe01
		if(pDevice->ulBackgroundIndex == BACKGROUND_SIZE){
 80007cc:	d10a      	bne.n	80007e4 <Process_BackgroundUpdate+0x5c>
 80007ce:	2100      	movs	r1, #0
			for(int i = 0;i<ARRAY_SIZE;i++){
				pDevice->ulBackgroundArray[i] /= BACKGROUND_SIZE;
 80007d0:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 80007d4:	fbb0 f0f3 	udiv	r0, r0, r3
 80007d8:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
			for(int i = 0;i<ARRAY_SIZE;i++){
 80007dc:	3101      	adds	r1, #1
 80007de:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 80007e2:	d1f5      	bne.n	80007d0 <Process_BackgroundUpdate+0x48>
 80007e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007e6:	bf00      	nop
 80007e8:	10000000 	.word	0x10000000

080007ec <Process_Update>:
/*
 *
 */
void	Process_Update(uint16_t	*pData,uint8_t	ulIndex)
{
	if(ulIndex > TCD_SENSORS)
 80007ec:	2904      	cmp	r1, #4
{
 80007ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80007f0:	4605      	mov	r5, r0
 80007f2:	460c      	mov	r4, r1
	if(ulIndex > TCD_SENSORS)
 80007f4:	d850      	bhi.n	8000898 <Process_Update+0xac>
		return;
	if(!pData)
 80007f6:	2800      	cmp	r0, #0
 80007f8:	d04e      	beq.n	8000898 <Process_Update+0xac>
		return;

	tDeviceStruct	*pDevice = &Devices[ulIndex];

	Process_BackgroundUpdate(pData,ulIndex);
 80007fa:	f7ff ffc5 	bl	8000788 <Process_BackgroundUpdate>

	if(pDevice->ulQueryIndex < QUERY_SIZE)
 80007fe:	4e27      	ldr	r6, [pc, #156]	; (800089c <Process_Update+0xb0>)
 8000800:	f640 6004 	movw	r0, #3588	; 0xe04
 8000804:	4344      	muls	r4, r0
 8000806:	1937      	adds	r7, r6, r4
 8000808:	f897 0e00 	ldrb.w	r0, [r7, #3584]	; 0xe00
 800080c:	2803      	cmp	r0, #3
 800080e:	d80e      	bhi.n	800082e <Process_Update+0x42>
	{
		memcpy(pDevice->ulQueryData[pDevice->ulQueryIndex],pData,sizeof(uint16_t) * ARRAY_SIZE);
 8000810:	3003      	adds	r0, #3
 8000812:	eb04 2040 	add.w	r0, r4, r0, lsl #9
 8000816:	f44f 7200 	mov.w	r2, #512	; 0x200
 800081a:	4629      	mov	r1, r5
 800081c:	4430      	add	r0, r6
 800081e:	f005 fde7 	bl	80063f0 <memcpy>
		pDevice->ulQueryIndex++;
 8000822:	f897 3e00 	ldrb.w	r3, [r7, #3584]	; 0xe00
 8000826:	3301      	adds	r3, #1
 8000828:	f887 3e00 	strb.w	r3, [r7, #3584]	; 0xe00
 800082c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else
	{
		memcpy(&pDevice->ulQueryData[0],&pDevice->ulQueryData[1],sizeof(uint16_t) * ARRAY_SIZE * (QUERY_SIZE - 1));
 800082e:	f504 60c0 	add.w	r0, r4, #1536	; 0x600
 8000832:	f504 6100 	add.w	r1, r4, #2048	; 0x800
 8000836:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800083a:	4431      	add	r1, r6
 800083c:	4430      	add	r0, r6
 800083e:	f005 fdd7 	bl	80063f0 <memcpy>
		memcpy(&pDevice->ulQueryData[(QUERY_SIZE - 1)],pData,sizeof(uint16_t) * ARRAY_SIZE);
 8000842:	f504 6040 	add.w	r0, r4, #3072	; 0xc00
 8000846:	4629      	mov	r1, r5
 8000848:	f44f 7200 	mov.w	r2, #512	; 0x200
 800084c:	4430      	add	r0, r6
 800084e:	f005 fdcf 	bl	80063f0 <memcpy>

		memset(pDevice->ulData,0,sizeof(uint16_t) * ARRAY_SIZE);
 8000852:	f504 6380 	add.w	r3, r4, #1024	; 0x400
 8000856:	18f5      	adds	r5, r6, r3
 8000858:	2100      	movs	r1, #0
 800085a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800085e:	4628      	mov	r0, r5
 8000860:	f204 54fe 	addw	r4, r4, #1534	; 0x5fe
 8000864:	f005 fdcf 	bl	8006406 <memset>
 8000868:	4434      	add	r4, r6
 800086a:	1eab      	subs	r3, r5, #2
 800086c:	2100      	movs	r1, #0
{
 800086e:	461a      	mov	r2, r3

		for(int i = 0;i<QUERY_SIZE;i++){
			for(int j = 0;j<ARRAY_SIZE;j++){
				pDevice->ulData[j]+=pDevice->ulQueryData[i][j];
 8000870:	1850      	adds	r0, r2, r1
 8000872:	8855      	ldrh	r5, [r2, #2]
 8000874:	f8b0 0202 	ldrh.w	r0, [r0, #514]	; 0x202
 8000878:	4428      	add	r0, r5
 800087a:	f822 0f02 	strh.w	r0, [r2, #2]!
			for(int j = 0;j<ARRAY_SIZE;j++){
 800087e:	42a2      	cmp	r2, r4
 8000880:	d1f6      	bne.n	8000870 <Process_Update+0x84>
 8000882:	f501 7100 	add.w	r1, r1, #512	; 0x200
		for(int i = 0;i<QUERY_SIZE;i++){
 8000886:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 800088a:	d1f0      	bne.n	800086e <Process_Update+0x82>
			}
		}
		for(int i = 0;i<ARRAY_SIZE;i++)
			pDevice->ulData[i] = pDevice->ulData[i] / QUERY_SIZE;
 800088c:	8859      	ldrh	r1, [r3, #2]
 800088e:	0889      	lsrs	r1, r1, #2
 8000890:	f823 1f02 	strh.w	r1, [r3, #2]!
		for(int i = 0;i<ARRAY_SIZE;i++)
 8000894:	4293      	cmp	r3, r2
 8000896:	d1f9      	bne.n	800088c <Process_Update+0xa0>
 8000898:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800089a:	bf00      	nop
 800089c:	10000000 	.word	0x10000000

080008a0 <Process_GetChannelData>:
/*
 *
 */
uint16_t	*Process_GetChannelData(uint8_t	channel)
{
	if(channel < TCD_SENSORS)
 80008a0:	2803      	cmp	r0, #3
		return Devices[channel].ulData;
 80008a2:	bf9f      	itttt	ls
 80008a4:	4b04      	ldrls	r3, [pc, #16]	; (80008b8 <Process_GetChannelData+0x18>)
 80008a6:	f640 6204 	movwls	r2, #3588	; 0xe04
 80008aa:	fb02 3000 	mlals	r0, r2, r0, r3
 80008ae:	f500 6080 	addls.w	r0, r0, #1024	; 0x400
	else
		return 0;
 80008b2:	bf88      	it	hi
 80008b4:	2000      	movhi	r0, #0
}
 80008b6:	4770      	bx	lr
 80008b8:	10000000 	.word	0x10000000

080008bc <Protocol_CreatePacket>:
  * @param  Len: Длина блока данных
  * @param  *pPackSize: Указатель на размер созданного пакета данных
  * @reval	указатель на созданный пакет данных
  */
uint8_t *Protocol_CreatePacket(uint8_t	Cmd,uint8_t *pData,uint8_t Len,uint8_t *pPackSize)
{
 80008bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint8_t	bufferSize = (uint8_t)(5 + Len);
 80008c0:	1d55      	adds	r5, r2, #5
 80008c2:	b2ed      	uxtb	r5, r5
{
 80008c4:	4681      	mov	r9, r0
	uint8_t	*pBuf = (uint8_t*)pvPortMalloc(sizeof(uint8_t) * bufferSize);
 80008c6:	4628      	mov	r0, r5
{
 80008c8:	4688      	mov	r8, r1
 80008ca:	4616      	mov	r6, r2
 80008cc:	461f      	mov	r7, r3
	uint8_t	*pBuf = (uint8_t*)pvPortMalloc(sizeof(uint8_t) * bufferSize);
 80008ce:	f004 f905 	bl	8004adc <pvPortMalloc>

	uint16_t	ks = 0,i = 0;

	if(pBuf)
 80008d2:	4604      	mov	r4, r0
 80008d4:	b1a0      	cbz	r0, 8000900 <Protocol_CreatePacket+0x44>
	{
		pBuf[0] = 0xAA;
 80008d6:	23aa      	movs	r3, #170	; 0xaa
 80008d8:	7003      	strb	r3, [r0, #0]
		pBuf[1] = bufferSize;
 80008da:	7045      	strb	r5, [r0, #1]
		pBuf[2] = Cmd;
 80008dc:	f880 9002 	strb.w	r9, [r0, #2]
		memcpy((pBuf + 3),pData,Len);
 80008e0:	4632      	mov	r2, r6
 80008e2:	4641      	mov	r1, r8
 80008e4:	3003      	adds	r0, #3
 80008e6:	f005 fd83 	bl	80063f0 <memcpy>

			for(i = 0;i<bufferSize - 2;i++)
 80008ea:	2300      	movs	r3, #0
	uint16_t	ks = 0,i = 0;
 80008ec:	461a      	mov	r2, r3
			for(i = 0;i<bufferSize - 2;i++)
 80008ee:	1ea9      	subs	r1, r5, #2
 80008f0:	1c58      	adds	r0, r3, #1
 80008f2:	b29b      	uxth	r3, r3
 80008f4:	428b      	cmp	r3, r1
 80008f6:	db06      	blt.n	8000906 <Protocol_CreatePacket+0x4a>
				ks+=pBuf[i];

		memcpy((pBuf + (bufferSize - 2)),&ks,2);
 80008f8:	1963      	adds	r3, r4, r5
 80008fa:	f823 2c02 	strh.w	r2, [r3, #-2]

		*pPackSize = bufferSize;
 80008fe:	703d      	strb	r5, [r7, #0]
	}
	return pBuf;
}
 8000900:	4620      	mov	r0, r4
 8000902:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				ks+=pBuf[i];
 8000906:	5ce3      	ldrb	r3, [r4, r3]
 8000908:	441a      	add	r2, r3
 800090a:	b292      	uxth	r2, r2
 800090c:	4603      	mov	r3, r0
 800090e:	e7ef      	b.n	80008f0 <Protocol_CreatePacket+0x34>

08000910 <Protocol_GetPacketFromStream>:
  * @param  *pDataBufIndex: Указатель на текущий индекс приемного буфера
  * @param  *packSize: Размер полученного пакета данных
  * @reval	указатель на полученный пакет данных
  */
uint8_t	*Protocol_GetPacketFromStream(uint8_t *pDataBuf,int sDataBuf, int	*pDataBufIndex, uint8_t	InputByte, int *packSize)
{
 8000910:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint16_t len;

	uint8_t *pD;
	int iD = 0;

	if (sDataBuf<=0)  return 0;
 8000914:	f1b1 0800 	subs.w	r8, r1, #0
{
 8000918:	4605      	mov	r5, r0
 800091a:	4617      	mov	r7, r2
 800091c:	4699      	mov	r9, r3
 800091e:	9e08      	ldr	r6, [sp, #32]
	if (sDataBuf<=0)  return 0;
 8000920:	dd58      	ble.n	80009d4 <Protocol_GetPacketFromStream+0xc4>
		index = *pDataBufIndex;
 8000922:	6814      	ldr	r4, [r2, #0]

	 // удаляем все до байта синхронизации
  if ((index>0) && (pDataBuf[0]!=0xAA)) {
 8000924:	2c00      	cmp	r4, #0
 8000926:	dd0f      	ble.n	8000948 <Protocol_GetPacketFromStream+0x38>
 8000928:	7803      	ldrb	r3, [r0, #0]
 800092a:	2baa      	cmp	r3, #170	; 0xaa
 800092c:	d12f      	bne.n	800098e <Protocol_GetPacketFromStream+0x7e>
    while ((ii<index) && (pDataBuf[ii]!=0xAA))  ii++;
    memcpy(&pDataBuf[0],&pDataBuf[ii],index-ii);
    index=index-ii;
  }
	//проверяем переполнение
	if(index >= sDataBuf)
 800092e:	4544      	cmp	r4, r8
 8000930:	db0a      	blt.n	8000948 <Protocol_GetPacketFromStream+0x38>
	{
		 memcpy(&pDataBuf[0],&pDataBuf[1],sDataBuf-1);
 8000932:	f108 34ff 	add.w	r4, r8, #4294967295
 8000936:	4622      	mov	r2, r4
 8000938:	1c69      	adds	r1, r5, #1
 800093a:	4628      	mov	r0, r5
 800093c:	f005 fd58 	bl	80063f0 <memcpy>
			index=sDataBuf-1;

		 if ((index>0) && (pDataBuf[0]!=0xAA)) {
 8000940:	b114      	cbz	r4, 8000948 <Protocol_GetPacketFromStream+0x38>
 8000942:	782b      	ldrb	r3, [r5, #0]
 8000944:	2baa      	cmp	r3, #170	; 0xaa
 8000946:	d130      	bne.n	80009aa <Protocol_GetPacketFromStream+0x9a>
	}




	pDataBuf[index]=InputByte;
 8000948:	f805 9004 	strb.w	r9, [r5, r4]
		index++;
 800094c:	3401      	adds	r4, #1
			*pDataBufIndex=index;
 800094e:	603c      	str	r4, [r7, #0]
	int ks = 0,pKS = 0;
 8000950:	2200      	movs	r2, #0

	pD=(uint8_t* )pDataBuf;
	iD=index;

	while (1) {
		 if (iD<5)  break;
 8000952:	2c04      	cmp	r4, #4
 8000954:	dd3e      	ble.n	80009d4 <Protocol_GetPacketFromStream+0xc4>

			if(pD[0] == (uint8_t)0xAA){
 8000956:	782b      	ldrb	r3, [r5, #0]
 8000958:	2baa      	cmp	r3, #170	; 0xaa
 800095a:	d138      	bne.n	80009ce <Protocol_GetPacketFromStream+0xbe>
				len = 	(uint8_t)pD[1];
 800095c:	786b      	ldrb	r3, [r5, #1]

				if(iD>=len)
 800095e:	429c      	cmp	r4, r3
 8000960:	db35      	blt.n	80009ce <Protocol_GetPacketFromStream+0xbe>
				{
					if(len>0){
 8000962:	b3a3      	cbz	r3, 80009ce <Protocol_GetPacketFromStream+0xbe>
					//pKS = (pD[len-2] << 8) | pD[len-1];
					pKS = (pD[len-1] << 8) | pD[len-2];
 8000964:	18e8      	adds	r0, r5, r3
 8000966:	f810 7c01 	ldrb.w	r7, [r0, #-1]
 800096a:	f810 1c02 	ldrb.w	r1, [r0, #-2]

					for(i = 0;i<len-2;i++){
 800096e:	4628      	mov	r0, r5
					pKS = (pD[len-1] << 8) | pD[len-2];
 8000970:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
					for(i = 0;i<len-2;i++){
 8000974:	1e9f      	subs	r7, r3, #2
 8000976:	eba0 0e05 	sub.w	lr, r0, r5
 800097a:	45be      	cmp	lr, r7
 800097c:	db23      	blt.n	80009c6 <Protocol_GetPacketFromStream+0xb6>
						ks+=pD[i];	//посчитали КС
						}

						if(pKS == ks)
 800097e:	428a      	cmp	r2, r1
 8000980:	d125      	bne.n	80009ce <Protocol_GetPacketFromStream+0xbe>
						{
							if(packSize)	*packSize = (len - 5);
 8000982:	b10e      	cbz	r6, 8000988 <Protocol_GetPacketFromStream+0x78>
 8000984:	3b05      	subs	r3, #5
 8000986:	6033      	str	r3, [r6, #0]
			pD++;
			iD--;
	}
	return 0;

}
 8000988:	4628      	mov	r0, r5
 800098a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800098e:	2100      	movs	r1, #0
    while ((ii<index) && (pDataBuf[ii]!=0xAA))  ii++;
 8000990:	5c6b      	ldrb	r3, [r5, r1]
 8000992:	2baa      	cmp	r3, #170	; 0xaa
 8000994:	d002      	beq.n	800099c <Protocol_GetPacketFromStream+0x8c>
 8000996:	3101      	adds	r1, #1
 8000998:	428c      	cmp	r4, r1
 800099a:	d1f9      	bne.n	8000990 <Protocol_GetPacketFromStream+0x80>
    memcpy(&pDataBuf[0],&pDataBuf[ii],index-ii);
 800099c:	1a64      	subs	r4, r4, r1
 800099e:	4622      	mov	r2, r4
 80009a0:	4429      	add	r1, r5
 80009a2:	4628      	mov	r0, r5
 80009a4:	f005 fd24 	bl	80063f0 <memcpy>
 80009a8:	e7c1      	b.n	800092e <Protocol_GetPacketFromStream+0x1e>
 80009aa:	2100      	movs	r1, #0
      while ((ii<index) && (pDataBuf[ii]!=0xAA))  ii++;
 80009ac:	5c6b      	ldrb	r3, [r5, r1]
 80009ae:	2baa      	cmp	r3, #170	; 0xaa
 80009b0:	d002      	beq.n	80009b8 <Protocol_GetPacketFromStream+0xa8>
 80009b2:	3101      	adds	r1, #1
 80009b4:	428c      	cmp	r4, r1
 80009b6:	dcf9      	bgt.n	80009ac <Protocol_GetPacketFromStream+0x9c>
      memcpy(&pDataBuf[0],&pDataBuf[ii],index-ii);
 80009b8:	1a64      	subs	r4, r4, r1
 80009ba:	4622      	mov	r2, r4
 80009bc:	4429      	add	r1, r5
 80009be:	4628      	mov	r0, r5
 80009c0:	f005 fd16 	bl	80063f0 <memcpy>
 80009c4:	e7c0      	b.n	8000948 <Protocol_GetPacketFromStream+0x38>
						ks+=pD[i];	//посчитали КС
 80009c6:	f810 eb01 	ldrb.w	lr, [r0], #1
 80009ca:	4472      	add	r2, lr
 80009cc:	e7d3      	b.n	8000976 <Protocol_GetPacketFromStream+0x66>
			pD++;
 80009ce:	3501      	adds	r5, #1
			iD--;
 80009d0:	3c01      	subs	r4, #1
		 if (iD<5)  break;
 80009d2:	e7be      	b.n	8000952 <Protocol_GetPacketFromStream+0x42>
	if (sDataBuf<=0)  return 0;
 80009d4:	2500      	movs	r5, #0
 80009d6:	e7d7      	b.n	8000988 <Protocol_GetPacketFromStream+0x78>

080009d8 <Protocol_SendLinearSensorDataPack>:
  * @param  *pData: Указатель на данные линейки
  * @param  Len: Размер пакета данных линейки
  * @reval	None
  */
void Protocol_SendLinearSensorDataPack(uint8_t	linearNumber,uint8_t dataType,uint8_t packId,uint8_t	*pData,uint8_t	Len)
{
 80009d8:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 80009dc:	f89d 6028 	ldrb.w	r6, [sp, #40]	; 0x28
	uint8_t		packSize = 0;
	uint8_t		*pModPackage = pvPortMalloc(Len + 2);
 80009e0:	1cb5      	adds	r5, r6, #2
{
 80009e2:	4607      	mov	r7, r0
 80009e4:	4698      	mov	r8, r3
	uint8_t		*pModPackage = pvPortMalloc(Len + 2);
 80009e6:	4628      	mov	r0, r5
	uint8_t		packSize = 0;
 80009e8:	2300      	movs	r3, #0
{
 80009ea:	468a      	mov	sl, r1
 80009ec:	4691      	mov	r9, r2
	uint8_t		packSize = 0;
 80009ee:	f88d 3007 	strb.w	r3, [sp, #7]
	uint8_t		*pModPackage = pvPortMalloc(Len + 2);
 80009f2:	f004 f873 	bl	8004adc <pvPortMalloc>

	if(pModPackage)
 80009f6:	4604      	mov	r4, r0
 80009f8:	b1c8      	cbz	r0, 8000a2e <Protocol_SendLinearSensorDataPack+0x56>
	{
		pModPackage[0] = dataType;
 80009fa:	f880 a000 	strb.w	sl, [r0]
		pModPackage[1] = packId;
 80009fe:	f880 9001 	strb.w	r9, [r0, #1]
		memcpy(pModPackage + 2,pData,sizeof(uint8_t)*Len);
 8000a02:	4632      	mov	r2, r6
 8000a04:	4641      	mov	r1, r8
 8000a06:	3002      	adds	r0, #2
 8000a08:	f005 fcf2 	bl	80063f0 <memcpy>

		uint8_t		*pPackage = Protocol_CreatePacket(linearNumber,pModPackage,Len + 2,&packSize);
 8000a0c:	b2ea      	uxtb	r2, r5
 8000a0e:	f10d 0307 	add.w	r3, sp, #7
 8000a12:	4621      	mov	r1, r4
 8000a14:	4638      	mov	r0, r7
 8000a16:	f7ff ff51 	bl	80008bc <Protocol_CreatePacket>
		if(pPackage){
 8000a1a:	4605      	mov	r5, r0
 8000a1c:	b138      	cbz	r0, 8000a2e <Protocol_SendLinearSensorDataPack+0x56>
			vPortFree(pModPackage);
 8000a1e:	4620      	mov	r0, r4
 8000a20:	f004 f8ea 	bl	8004bf8 <vPortFree>
			BSP_Usb_SendPackage(pPackage,packSize);
 8000a24:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8000a28:	4628      	mov	r0, r5
 8000a2a:	f000 fdbb 	bl	80015a4 <BSP_Usb_SendPackage>
			}
	}
}
 8000a2e:	b002      	add	sp, #8
 8000a30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08000a34 <Protocol_SendLinearSensorData>:
  * @param  linearNumber: Номер линейки
  * @param  *pData: Указатель на данные линейки
  * @reval	None
  */
void Protocol_SendLinearSensorData(uint8_t	linearNumber,uint8_t	dataType,uint8_t	*pData)
{
 8000a34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	Protocol_SendLinearSensorDataPack(linearNumber,dataType,0x01,(uint8_t*)pData,128);
 8000a36:	2580      	movs	r5, #128	; 0x80
{
 8000a38:	4606      	mov	r6, r0
 8000a3a:	460f      	mov	r7, r1
 8000a3c:	4614      	mov	r4, r2
	Protocol_SendLinearSensorDataPack(linearNumber,dataType,0x01,(uint8_t*)pData,128);
 8000a3e:	4613      	mov	r3, r2
 8000a40:	9500      	str	r5, [sp, #0]
 8000a42:	2201      	movs	r2, #1
 8000a44:	f7ff ffc8 	bl	80009d8 <Protocol_SendLinearSensorDataPack>
	Protocol_SendLinearSensorDataPack(linearNumber,dataType,0x02,(uint8_t*)pData+128,128);
 8000a48:	1963      	adds	r3, r4, r5
 8000a4a:	4639      	mov	r1, r7
 8000a4c:	4630      	mov	r0, r6
 8000a4e:	9500      	str	r5, [sp, #0]
 8000a50:	2202      	movs	r2, #2
 8000a52:	f7ff ffc1 	bl	80009d8 <Protocol_SendLinearSensorDataPack>
	Protocol_SendLinearSensorDataPack(linearNumber,dataType,0x03,(uint8_t*)pData+256,128);
 8000a56:	f504 7380 	add.w	r3, r4, #256	; 0x100
 8000a5a:	4639      	mov	r1, r7
 8000a5c:	4630      	mov	r0, r6
 8000a5e:	9500      	str	r5, [sp, #0]
 8000a60:	2203      	movs	r2, #3
 8000a62:	f7ff ffb9 	bl	80009d8 <Protocol_SendLinearSensorDataPack>
	Protocol_SendLinearSensorDataPack(linearNumber,dataType,0x04,(uint8_t*)pData+384,128);
 8000a66:	9500      	str	r5, [sp, #0]
 8000a68:	f504 73c0 	add.w	r3, r4, #384	; 0x180
 8000a6c:	2204      	movs	r2, #4
 8000a6e:	4639      	mov	r1, r7
 8000a70:	4630      	mov	r0, r6
 8000a72:	f7ff ffb1 	bl	80009d8 <Protocol_SendLinearSensorDataPack>
}
 8000a76:	b003      	add	sp, #12
 8000a78:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000a7a <Protocol_SendPingResponse>:

void Protocol_SendPingResponse()
{
 8000a7a:	b507      	push	{r0, r1, r2, lr}
	uint8_t		packSize = 0;
 8000a7c:	ab02      	add	r3, sp, #8
 8000a7e:	2200      	movs	r2, #0
 8000a80:	f803 2d01 	strb.w	r2, [r3, #-1]!
	uint8_t		*pPackage = Protocol_CreatePacket(LIN_DATA_PING_RESPONSE,0,0,&packSize);
 8000a84:	4611      	mov	r1, r2
 8000a86:	2006      	movs	r0, #6
 8000a88:	f7ff ff18 	bl	80008bc <Protocol_CreatePacket>

	if(pPackage){
 8000a8c:	b118      	cbz	r0, 8000a96 <Protocol_SendPingResponse+0x1c>
				BSP_Usb_SendPackage(pPackage,packSize);
 8000a8e:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8000a92:	f000 fd87 	bl	80015a4 <BSP_Usb_SendPackage>
	}
}
 8000a96:	b003      	add	sp, #12
 8000a98:	f85d fb04 	ldr.w	pc, [sp], #4

08000a9c <Protocol_RxPackageAnalysis>:
	uint16_t	*pLinear1 = sendCopyBuf1;
	uint16_t	*pLinear2 = sendCopyBuf2;
	uint16_t	*pLinear3 = sendCopyBuf3;
	uint16_t	*pLinear4 = sendCopyBuf4;

	switch(Code)
 8000a9c:	7883      	ldrb	r3, [r0, #2]
 8000a9e:	2b80      	cmp	r3, #128	; 0x80
 8000aa0:	d002      	beq.n	8000aa8 <Protocol_RxPackageAnalysis+0xc>
 8000aa2:	2b86      	cmp	r3, #134	; 0x86
 8000aa4:	d01c      	beq.n	8000ae0 <Protocol_RxPackageAnalysis+0x44>
 8000aa6:	4770      	bx	lr
	{
		case PWM_DATA_VALUE_CMD:
		{
			uint8_t		PWMIndex = pPackage[3];
			uint16_t	PWMValue = (uint16_t)(pPackage[5] << 8 | pPackage[4]);
 8000aa8:	7942      	ldrb	r2, [r0, #5]
 8000aaa:	7903      	ldrb	r3, [r0, #4]
 8000aac:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

 			switch(PWMIndex)
 8000ab0:	78c2      	ldrb	r2, [r0, #3]
 8000ab2:	3a01      	subs	r2, #1
 8000ab4:	2a03      	cmp	r2, #3
 8000ab6:	d815      	bhi.n	8000ae4 <Protocol_RxPackageAnalysis+0x48>
 8000ab8:	e8df f002 	tbb	[pc, r2]
 8000abc:	0e0a0602 	.word	0x0e0a0602
			{
				case 0x01:	TIM2->CCR1 = PWMValue; 	break;
 8000ac0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000ac4:	6353      	str	r3, [r2, #52]	; 0x34
 8000ac6:	4770      	bx	lr
				case 0x02:	TIM2->CCR2 = PWMValue; 	break;
 8000ac8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000acc:	6393      	str	r3, [r2, #56]	; 0x38
 8000ace:	4770      	bx	lr
				case 0x03:	TIM2->CCR3 = PWMValue;	break;
 8000ad0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000ad4:	63d3      	str	r3, [r2, #60]	; 0x3c
 8000ad6:	4770      	bx	lr
				case 0x04:	TIM2->CCR4 = PWMValue;	break;
 8000ad8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000adc:	6413      	str	r3, [r2, #64]	; 0x40
 8000ade:	4770      	bx	lr

		}break;

		case LIN_DATA_PING_REQUEST:
		{
			Protocol_SendPingResponse();
 8000ae0:	f7ff bfcb 	b.w	8000a7a <Protocol_SendPingResponse>
 8000ae4:	4770      	bx	lr

08000ae6 <HAL_MspInit>:
/**
  * Initializes the Global MSP.
  */

void HAL_MspInit(void)
{
 8000ae6:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ae8:	2003      	movs	r0, #3
 8000aea:	f001 f843 	bl	8001b74 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8000aee:	2200      	movs	r2, #0
 8000af0:	4611      	mov	r1, r2
 8000af2:	f06f 000b 	mvn.w	r0, #11
 8000af6:	f001 f84f 	bl	8001b98 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8000afa:	2200      	movs	r2, #0
 8000afc:	4611      	mov	r1, r2
 8000afe:	f06f 000a 	mvn.w	r0, #10
 8000b02:	f001 f849 	bl	8001b98 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8000b06:	2200      	movs	r2, #0
 8000b08:	4611      	mov	r1, r2
 8000b0a:	f06f 0009 	mvn.w	r0, #9
 8000b0e:	f001 f843 	bl	8001b98 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8000b12:	2200      	movs	r2, #0
 8000b14:	4611      	mov	r1, r2
 8000b16:	f06f 0004 	mvn.w	r0, #4
 8000b1a:	f001 f83d 	bl	8001b98 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8000b1e:	2200      	movs	r2, #0
 8000b20:	4611      	mov	r1, r2
 8000b22:	f06f 0003 	mvn.w	r0, #3
 8000b26:	f001 f837 	bl	8001b98 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	210f      	movs	r1, #15
 8000b2e:	f06f 0001 	mvn.w	r0, #1
 8000b32:	f001 f831 	bl	8001b98 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8000b36:	2200      	movs	r2, #0
 8000b38:	210f      	movs	r1, #15
 8000b3a:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b3e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8000b42:	f001 b829 	b.w	8001b98 <HAL_NVIC_SetPriority>
	...

08000b48 <HAL_TIM_PWM_MspInit>:
  *           - Peripheral's GPIO Configuration
  * @param htim: TIM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8000b48:	b5f0      	push	{r4, r5, r6, r7, lr}
  GPIO_InitTypeDef   GPIO_InitStruct;

  if(htim->Instance == TIM2)
 8000b4a:	6803      	ldr	r3, [r0, #0]
 8000b4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 8000b50:	b089      	sub	sp, #36	; 0x24
  if(htim->Instance == TIM2)
 8000b52:	d10d      	bne.n	8000b70 <HAL_TIM_PWM_MspInit+0x28>
  {
	  __HAL_RCC_TIM2_CLK_ENABLE();
 8000b54:	2300      	movs	r3, #0
 8000b56:	9303      	str	r3, [sp, #12]
 8000b58:	4b2a      	ldr	r3, [pc, #168]	; (8000c04 <HAL_TIM_PWM_MspInit+0xbc>)
 8000b5a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b5c:	f042 0201 	orr.w	r2, r2, #1
 8000b60:	641a      	str	r2, [r3, #64]	; 0x40
 8000b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b64:	f003 0301 	and.w	r3, r3, #1
 8000b68:	9303      	str	r3, [sp, #12]
 8000b6a:	9b03      	ldr	r3, [sp, #12]

	  HAL_NVIC_SetPriority(TIM3_IRQn, 6, 0);
	  HAL_NVIC_EnableIRQ(TIM3_IRQn);
  }

}
 8000b6c:	b009      	add	sp, #36	; 0x24
 8000b6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(htim->Instance == TIM3)
 8000b70:	4a25      	ldr	r2, [pc, #148]	; (8000c08 <HAL_TIM_PWM_MspInit+0xc0>)
 8000b72:	4293      	cmp	r3, r2
 8000b74:	d1fa      	bne.n	8000b6c <HAL_TIM_PWM_MspInit+0x24>
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b76:	4b23      	ldr	r3, [pc, #140]	; (8000c04 <HAL_TIM_PWM_MspInit+0xbc>)
	  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b78:	4824      	ldr	r0, [pc, #144]	; (8000c0c <HAL_TIM_PWM_MspInit+0xc4>)
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b7a:	2400      	movs	r4, #0
 8000b7c:	9400      	str	r4, [sp, #0]
 8000b7e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000b80:	f042 0201 	orr.w	r2, r2, #1
 8000b84:	631a      	str	r2, [r3, #48]	; 0x30
 8000b86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000b88:	f002 0201 	and.w	r2, r2, #1
 8000b8c:	9200      	str	r2, [sp, #0]
 8000b8e:	9a00      	ldr	r2, [sp, #0]
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b90:	9401      	str	r4, [sp, #4]
 8000b92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000b94:	f042 0204 	orr.w	r2, r2, #4
 8000b98:	631a      	str	r2, [r3, #48]	; 0x30
 8000b9a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000b9c:	f002 0204 	and.w	r2, r2, #4
 8000ba0:	9201      	str	r2, [sp, #4]
 8000ba2:	9a01      	ldr	r2, [sp, #4]
	  __HAL_RCC_TIM3_CLK_ENABLE();
 8000ba4:	9402      	str	r4, [sp, #8]
 8000ba6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ba8:	f042 0202 	orr.w	r2, r2, #2
 8000bac:	641a      	str	r2, [r3, #64]	; 0x40
 8000bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bb0:	f003 0302 	and.w	r3, r3, #2
 8000bb4:	9302      	str	r3, [sp, #8]
	  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000bb6:	ae08      	add	r6, sp, #32
	  __HAL_RCC_TIM3_CLK_ENABLE();
 8000bb8:	9b02      	ldr	r3, [sp, #8]
	  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bba:	2302      	movs	r3, #2
 8000bbc:	9304      	str	r3, [sp, #16]
	  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000bbe:	9307      	str	r3, [sp, #28]
	  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000bc0:	2340      	movs	r3, #64	; 0x40
 8000bc2:	f846 3d14 	str.w	r3, [r6, #-20]!
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bc6:	2501      	movs	r5, #1
	  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8000bc8:	2703      	movs	r7, #3
	  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bca:	4631      	mov	r1, r6
	  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8000bcc:	9706      	str	r7, [sp, #24]
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bce:	9505      	str	r5, [sp, #20]
	  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bd0:	f001 f9d0 	bl	8001f74 <HAL_GPIO_Init>
	  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8000bd4:	9706      	str	r7, [sp, #24]
	  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bd6:	4631      	mov	r1, r6
	  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000bd8:	2704      	movs	r7, #4
	  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bda:	480c      	ldr	r0, [pc, #48]	; (8000c0c <HAL_TIM_PWM_MspInit+0xc4>)
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bdc:	9504      	str	r5, [sp, #16]
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bde:	9505      	str	r5, [sp, #20]
	  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000be0:	9703      	str	r7, [sp, #12]
	  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000be2:	f001 f9c7 	bl	8001f74 <HAL_GPIO_Init>
	  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_2,GPIO_PIN_SET);
 8000be6:	462a      	mov	r2, r5
 8000be8:	4639      	mov	r1, r7
 8000bea:	4808      	ldr	r0, [pc, #32]	; (8000c0c <HAL_TIM_PWM_MspInit+0xc4>)
 8000bec:	f001 faae 	bl	800214c <HAL_GPIO_WritePin>
	  HAL_NVIC_SetPriority(TIM3_IRQn, 6, 0);
 8000bf0:	4622      	mov	r2, r4
 8000bf2:	2106      	movs	r1, #6
 8000bf4:	201d      	movs	r0, #29
 8000bf6:	f000 ffcf 	bl	8001b98 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000bfa:	201d      	movs	r0, #29
 8000bfc:	f001 f800 	bl	8001c00 <HAL_NVIC_EnableIRQ>
}
 8000c00:	e7b4      	b.n	8000b6c <HAL_TIM_PWM_MspInit+0x24>
 8000c02:	bf00      	nop
 8000c04:	40023800 	.word	0x40023800
 8000c08:	40000400 	.word	0x40000400
 8000c0c:	40020800 	.word	0x40020800

08000c10 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8000c10:	b510      	push	{r4, lr}
	GPIO_InitTypeDef   GPIO_InitStruct;

	  if(htim->Instance == TIM4)
 8000c12:	6802      	ldr	r2, [r0, #0]
 8000c14:	4b18      	ldr	r3, [pc, #96]	; (8000c78 <HAL_TIM_Base_MspInit+0x68>)
 8000c16:	429a      	cmp	r2, r3
{
 8000c18:	b088      	sub	sp, #32
	  if(htim->Instance == TIM4)
 8000c1a:	d12a      	bne.n	8000c72 <HAL_TIM_Base_MspInit+0x62>
	  {
		  __HAL_RCC_TIM4_CLK_ENABLE();
 8000c1c:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8000c20:	2400      	movs	r4, #0
 8000c22:	9401      	str	r4, [sp, #4]
 8000c24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
		  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
		  GPIO_InitStruct.Pull = GPIO_PULLUP;
		  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;

		  GPIO_InitStruct.Pin = GPIO_PIN_1;
		  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c26:	4815      	ldr	r0, [pc, #84]	; (8000c7c <HAL_TIM_Base_MspInit+0x6c>)
		  __HAL_RCC_TIM4_CLK_ENABLE();
 8000c28:	f042 0204 	orr.w	r2, r2, #4
 8000c2c:	641a      	str	r2, [r3, #64]	; 0x40
 8000c2e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c30:	f002 0204 	and.w	r2, r2, #4
 8000c34:	9201      	str	r2, [sp, #4]
 8000c36:	9a01      	ldr	r2, [sp, #4]
		  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c38:	9402      	str	r4, [sp, #8]
 8000c3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000c3c:	f042 0202 	orr.w	r2, r2, #2
 8000c40:	631a      	str	r2, [r3, #48]	; 0x30
 8000c42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c44:	f003 0302 	and.w	r3, r3, #2
 8000c48:	9302      	str	r3, [sp, #8]
 8000c4a:	9b02      	ldr	r3, [sp, #8]
		  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c4c:	2301      	movs	r3, #1
		  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000c4e:	a908      	add	r1, sp, #32
		  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c50:	9304      	str	r3, [sp, #16]
		  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c52:	9305      	str	r3, [sp, #20]
		  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8000c54:	2303      	movs	r3, #3
 8000c56:	9306      	str	r3, [sp, #24]
		  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000c58:	2302      	movs	r3, #2
 8000c5a:	f841 3d14 	str.w	r3, [r1, #-20]!
		  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c5e:	f001 f989 	bl	8001f74 <HAL_GPIO_Init>


		  HAL_NVIC_SetPriority(TIM4_IRQn, 10, 0);
 8000c62:	201e      	movs	r0, #30
 8000c64:	4622      	mov	r2, r4
 8000c66:	210a      	movs	r1, #10
 8000c68:	f000 ff96 	bl	8001b98 <HAL_NVIC_SetPriority>
		  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000c6c:	201e      	movs	r0, #30
 8000c6e:	f000 ffc7 	bl	8001c00 <HAL_NVIC_EnableIRQ>
	  }
}
 8000c72:	b008      	add	sp, #32
 8000c74:	bd10      	pop	{r4, pc}
 8000c76:	bf00      	nop
 8000c78:	40000800 	.word	0x40000800
 8000c7c:	40020400 	.word	0x40020400

08000c80 <HAL_ADC_MspInit>:
  *           - Peripheral's GPIO Configuration
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000c80:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef          GPIO_InitStruct;
  static DMA_HandleTypeDef  hdma_adc;
  static DMA_HandleTypeDef  hdma_adc2;


  if(hadc->Instance == ADC1)
 8000c82:	6802      	ldr	r2, [r0, #0]
 8000c84:	4b5e      	ldr	r3, [pc, #376]	; (8000e00 <HAL_ADC_MspInit+0x180>)
 8000c86:	429a      	cmp	r2, r3
{
 8000c88:	b08c      	sub	sp, #48	; 0x30
 8000c8a:	4606      	mov	r6, r0
  if(hadc->Instance == ADC1)
 8000c8c:	d158      	bne.n	8000d40 <HAL_ADC_MspInit+0xc0>
  {
	  /*##-1- Enable peripherals and GPIO Clocks #################################*/
	  /* Enable GPIO clock */
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c8e:	2500      	movs	r5, #0
 8000c90:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8000c94:	9501      	str	r5, [sp, #4]
 8000c96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	  /*##-2- Configure peripheral GPIO ##########################################*/
	  /* ADC3 Channel8 GPIO pin configuration */
	  GPIO_InitStruct.Pin = GPIO_PIN_5 | GPIO_PIN_7;
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c98:	485a      	ldr	r0, [pc, #360]	; (8000e04 <HAL_ADC_MspInit+0x184>)

	  HAL_NVIC_SetPriority(ADC_IRQn, 9, 0);
	  HAL_NVIC_EnableIRQ(ADC_IRQn);
	  /*##-3- Configure the DMA streams ##########################################*/
	  /* Set the parameters to be configured */
	  hdma_adc.Instance = DMA2_Stream0;
 8000c9a:	4c5b      	ldr	r4, [pc, #364]	; (8000e08 <HAL_ADC_MspInit+0x188>)
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c9c:	f042 0201 	orr.w	r2, r2, #1
 8000ca0:	631a      	str	r2, [r3, #48]	; 0x30
 8000ca2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000ca4:	f002 0201 	and.w	r2, r2, #1
 8000ca8:	9201      	str	r2, [sp, #4]
 8000caa:	9a01      	ldr	r2, [sp, #4]
	  __HAL_RCC_ADC1_CLK_ENABLE();
 8000cac:	9502      	str	r5, [sp, #8]
 8000cae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000cb0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000cb4:	645a      	str	r2, [r3, #68]	; 0x44
 8000cb6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000cb8:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8000cbc:	9202      	str	r2, [sp, #8]
 8000cbe:	9a02      	ldr	r2, [sp, #8]
	  __HAL_RCC_DMA2_CLK_ENABLE();
 8000cc0:	9503      	str	r5, [sp, #12]
 8000cc2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000cc4:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8000cc8:	631a      	str	r2, [r3, #48]	; 0x30
 8000cca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ccc:	9509      	str	r5, [sp, #36]	; 0x24
	  __HAL_RCC_DMA2_CLK_ENABLE();
 8000cce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000cd2:	9303      	str	r3, [sp, #12]
 8000cd4:	9b03      	ldr	r3, [sp, #12]
	  GPIO_InitStruct.Pin = GPIO_PIN_5 | GPIO_PIN_7;
 8000cd6:	23a0      	movs	r3, #160	; 0xa0
 8000cd8:	9307      	str	r3, [sp, #28]
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cda:	a907      	add	r1, sp, #28
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000cdc:	2303      	movs	r3, #3
 8000cde:	9308      	str	r3, [sp, #32]
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ce0:	f001 f948 	bl	8001f74 <HAL_GPIO_Init>
	  HAL_NVIC_SetPriority(ADC_IRQn, 9, 0);
 8000ce4:	462a      	mov	r2, r5
 8000ce6:	2109      	movs	r1, #9
 8000ce8:	2012      	movs	r0, #18
 8000cea:	f000 ff55 	bl	8001b98 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000cee:	2012      	movs	r0, #18
 8000cf0:	f000 ff86 	bl	8001c00 <HAL_NVIC_EnableIRQ>
	  hdma_adc.Instance = DMA2_Stream0;
 8000cf4:	4b45      	ldr	r3, [pc, #276]	; (8000e0c <HAL_ADC_MspInit+0x18c>)

	  hdma_adc.Init.Channel  = DMA_CHANNEL_0;
	  hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000cf6:	60a5      	str	r5, [r4, #8]
	  hdma_adc.Init.Channel  = DMA_CHANNEL_0;
 8000cf8:	e884 0028 	stmia.w	r4, {r3, r5}
	  hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
	  hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8000cfc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d00:	6123      	str	r3, [r4, #16]
	  hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000d02:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000d06:	6163      	str	r3, [r4, #20]
	  hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000d08:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d0c:	61a3      	str	r3, [r4, #24]
	  hdma_adc.Init.Mode = DMA_CIRCULAR;
 8000d0e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d12:	61e3      	str	r3, [r4, #28]
	  hdma_adc.Init.Priority = DMA_PRIORITY_HIGH;
 8000d14:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d18:	6223      	str	r3, [r4, #32]
	  hdma_adc.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
	  hdma_adc.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
	  hdma_adc.Init.MemBurst = DMA_MBURST_SINGLE;
	  hdma_adc.Init.PeriphBurst = DMA_PBURST_SINGLE;

	  HAL_DMA_Init(&hdma_adc);
 8000d1a:	4620      	mov	r0, r4
	  hdma_adc.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	62a3      	str	r3, [r4, #40]	; 0x28
	  hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d20:	60e5      	str	r5, [r4, #12]
	  hdma_adc.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000d22:	6265      	str	r5, [r4, #36]	; 0x24
	  hdma_adc.Init.MemBurst = DMA_MBURST_SINGLE;
 8000d24:	62e5      	str	r5, [r4, #44]	; 0x2c
	  hdma_adc.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000d26:	6325      	str	r5, [r4, #48]	; 0x30
	  HAL_DMA_Init(&hdma_adc);
 8000d28:	f000 ffae 	bl	8001c88 <HAL_DMA_Init>

	  /* Associate the initialized DMA handle to the the ADC handle */
	  __HAL_LINKDMA(hadc, DMA_Handle, hdma_adc);
 8000d2c:	63b4      	str	r4, [r6, #56]	; 0x38

	  /*##-4- Configure the NVIC for DMA #########################################*/
	  /* NVIC configuration for DMA transfer complete interrupt */
	  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 10, 0);
 8000d2e:	2038      	movs	r0, #56	; 0x38
 8000d30:	462a      	mov	r2, r5
 8000d32:	210a      	movs	r1, #10
	  __HAL_LINKDMA(hadc, DMA_Handle, hdma_adc);
 8000d34:	63a6      	str	r6, [r4, #56]	; 0x38
	  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 10, 0);
 8000d36:	f000 ff2f 	bl	8001b98 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000d3a:	2038      	movs	r0, #56	; 0x38
 8000d3c:	f000 ff60 	bl	8001c00 <HAL_NVIC_EnableIRQ>
  }
  if(hadc->Instance == ADC2)
 8000d40:	6832      	ldr	r2, [r6, #0]
 8000d42:	4b33      	ldr	r3, [pc, #204]	; (8000e10 <HAL_ADC_MspInit+0x190>)
 8000d44:	429a      	cmp	r2, r3
 8000d46:	d159      	bne.n	8000dfc <HAL_ADC_MspInit+0x17c>
  {
	  /*##-1- Enable peripherals and GPIO Clocks #################################*/
	 /* Enable GPIO clock */
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d48:	2500      	movs	r5, #0
 8000d4a:	4b32      	ldr	r3, [pc, #200]	; (8000e14 <HAL_ADC_MspInit+0x194>)
 8000d4c:	9504      	str	r5, [sp, #16]
 8000d4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	 /*##-2- Configure peripheral GPIO ##########################################*/
	 	  /* ADC3 Channel8 GPIO pin configuration */
	 GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
	 GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
	 GPIO_InitStruct.Pull = GPIO_NOPULL;
	 HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d50:	482c      	ldr	r0, [pc, #176]	; (8000e04 <HAL_ADC_MspInit+0x184>)

	 HAL_NVIC_SetPriority(ADC_IRQn, 9, 0);
	 HAL_NVIC_EnableIRQ(ADC_IRQn);
	 	  /*##-3- Configure the DMA streams ##########################################*/
	 	  /* Set the parameters to be configured */
	 hdma_adc2.Instance = DMA2_Stream2;
 8000d52:	4c31      	ldr	r4, [pc, #196]	; (8000e18 <HAL_ADC_MspInit+0x198>)
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d54:	f042 0201 	orr.w	r2, r2, #1
 8000d58:	631a      	str	r2, [r3, #48]	; 0x30
 8000d5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d5c:	f002 0201 	and.w	r2, r2, #1
 8000d60:	9204      	str	r2, [sp, #16]
 8000d62:	9a04      	ldr	r2, [sp, #16]
	 __HAL_RCC_ADC2_CLK_ENABLE();
 8000d64:	9505      	str	r5, [sp, #20]
 8000d66:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000d68:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000d6c:	645a      	str	r2, [r3, #68]	; 0x44
 8000d6e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000d70:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8000d74:	9205      	str	r2, [sp, #20]
 8000d76:	9a05      	ldr	r2, [sp, #20]
	 __HAL_RCC_DMA2_CLK_ENABLE();
 8000d78:	9506      	str	r5, [sp, #24]
 8000d7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d7c:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8000d80:	631a      	str	r2, [r3, #48]	; 0x30
 8000d82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	 GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d84:	9509      	str	r5, [sp, #36]	; 0x24
	 __HAL_RCC_DMA2_CLK_ENABLE();
 8000d86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000d8a:	9306      	str	r3, [sp, #24]
 8000d8c:	9b06      	ldr	r3, [sp, #24]
	 GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 8000d8e:	230c      	movs	r3, #12
 8000d90:	9307      	str	r3, [sp, #28]
	 HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d92:	a907      	add	r1, sp, #28
	 GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d94:	2303      	movs	r3, #3
 8000d96:	9308      	str	r3, [sp, #32]
	 HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d98:	f001 f8ec 	bl	8001f74 <HAL_GPIO_Init>
	 HAL_NVIC_SetPriority(ADC_IRQn, 9, 0);
 8000d9c:	2109      	movs	r1, #9
 8000d9e:	462a      	mov	r2, r5
 8000da0:	2012      	movs	r0, #18
 8000da2:	f000 fef9 	bl	8001b98 <HAL_NVIC_SetPriority>
	 HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000da6:	2012      	movs	r0, #18
 8000da8:	f000 ff2a 	bl	8001c00 <HAL_NVIC_EnableIRQ>

	 hdma_adc2.Init.Channel  = DMA_CHANNEL_1;
 8000dac:	4a1b      	ldr	r2, [pc, #108]	; (8000e1c <HAL_ADC_MspInit+0x19c>)
	 hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000dae:	60a5      	str	r5, [r4, #8]
	 hdma_adc2.Init.Channel  = DMA_CHANNEL_1;
 8000db0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000db4:	e884 000c 	stmia.w	r4, {r2, r3}
	 hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
	 hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8000db8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000dbc:	6123      	str	r3, [r4, #16]
	 hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000dbe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000dc2:	6163      	str	r3, [r4, #20]
	 hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000dc4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000dc8:	61a3      	str	r3, [r4, #24]
	 hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8000dca:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000dce:	61e3      	str	r3, [r4, #28]
	 hdma_adc2.Init.Priority = DMA_PRIORITY_HIGH;
 8000dd0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000dd4:	6223      	str	r3, [r4, #32]
	 hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
	 hdma_adc2.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
	 hdma_adc2.Init.MemBurst = DMA_MBURST_SINGLE;
	 hdma_adc2.Init.PeriphBurst = DMA_PBURST_SINGLE;

	 HAL_DMA_Init(&hdma_adc2);
 8000dd6:	4620      	mov	r0, r4
	 hdma_adc2.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 8000dd8:	2301      	movs	r3, #1
 8000dda:	62a3      	str	r3, [r4, #40]	; 0x28
	 hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ddc:	60e5      	str	r5, [r4, #12]
	 hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000dde:	6265      	str	r5, [r4, #36]	; 0x24
	 hdma_adc2.Init.MemBurst = DMA_MBURST_SINGLE;
 8000de0:	62e5      	str	r5, [r4, #44]	; 0x2c
	 hdma_adc2.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000de2:	6325      	str	r5, [r4, #48]	; 0x30
	 HAL_DMA_Init(&hdma_adc2);
 8000de4:	f000 ff50 	bl	8001c88 <HAL_DMA_Init>

	 	  /* Associate the initialized DMA handle to the the ADC handle */
	 __HAL_LINKDMA(hadc, DMA_Handle, hdma_adc2);
 8000de8:	63b4      	str	r4, [r6, #56]	; 0x38
	 	  /*##-4- Configure the NVIC for DMA #########################################*/
	 	  /* NVIC configuration for DMA transfer complete interrupt */
	 HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 10, 0);
 8000dea:	203a      	movs	r0, #58	; 0x3a
 8000dec:	462a      	mov	r2, r5
 8000dee:	210a      	movs	r1, #10
	 __HAL_LINKDMA(hadc, DMA_Handle, hdma_adc2);
 8000df0:	63a6      	str	r6, [r4, #56]	; 0x38
	 HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 10, 0);
 8000df2:	f000 fed1 	bl	8001b98 <HAL_NVIC_SetPriority>
	 HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000df6:	203a      	movs	r0, #58	; 0x3a
 8000df8:	f000 ff02 	bl	8001c00 <HAL_NVIC_EnableIRQ>
  }
}
 8000dfc:	b00c      	add	sp, #48	; 0x30
 8000dfe:	bd70      	pop	{r4, r5, r6, pc}
 8000e00:	40012000 	.word	0x40012000
 8000e04:	40020000 	.word	0x40020000
 8000e08:	200001e4 	.word	0x200001e4
 8000e0c:	40026410 	.word	0x40026410
 8000e10:	40012100 	.word	0x40012100
 8000e14:	40023800 	.word	0x40023800
 8000e18:	20000244 	.word	0x20000244
 8000e1c:	40026440 	.word	0x40026440

08000e20 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e20:	b530      	push	{r4, r5, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 8000e22:	4601      	mov	r1, r0
{
 8000e24:	b089      	sub	sp, #36	; 0x24
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 8000e26:	2200      	movs	r2, #0
 8000e28:	2019      	movs	r0, #25
 8000e2a:	f000 feb5 	bl	8001b98 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 8000e2e:	2019      	movs	r0, #25
 8000e30:	f000 fee6 	bl	8001c00 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000e34:	2500      	movs	r5, #0
 8000e36:	4b15      	ldr	r3, [pc, #84]	; (8000e8c <HAL_InitTick+0x6c>)
 8000e38:	9502      	str	r5, [sp, #8]
 8000e3a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000e3c:	4c14      	ldr	r4, [pc, #80]	; (8000e90 <HAL_InitTick+0x70>)
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000e3e:	f042 0201 	orr.w	r2, r2, #1
 8000e42:	645a      	str	r2, [r3, #68]	; 0x44
 8000e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e46:	f003 0301 	and.w	r3, r3, #1
 8000e4a:	9302      	str	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000e4c:	a901      	add	r1, sp, #4
 8000e4e:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000e50:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000e52:	f002 f87f 	bl	8002f54 <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000e56:	f002 f86d 	bl	8002f34 <HAL_RCC_GetPCLK2Freq>
  htim1.Instance = TIM1;
 8000e5a:	4b0e      	ldr	r3, [pc, #56]	; (8000e94 <HAL_InitTick+0x74>)
 8000e5c:	6023      	str	r3, [r4, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8000e5e:	f240 33e7 	movw	r3, #999	; 0x3e7
 8000e62:	60e3      	str	r3, [r4, #12]
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000e64:	0040      	lsls	r0, r0, #1
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000e66:	4b0c      	ldr	r3, [pc, #48]	; (8000e98 <HAL_InitTick+0x78>)
 8000e68:	fbb0 f0f3 	udiv	r0, r0, r3
 8000e6c:	3801      	subs	r0, #1
  htim1.Init.Prescaler = uwPrescalerValue;
 8000e6e:	6060      	str	r0, [r4, #4]
  htim1.Init.ClockDivision = 0;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000e70:	4620      	mov	r0, r4
  htim1.Init.ClockDivision = 0;
 8000e72:	6125      	str	r5, [r4, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e74:	60a5      	str	r5, [r4, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000e76:	f002 fa39 	bl	80032ec <HAL_TIM_Base_Init>
 8000e7a:	b920      	cbnz	r0, 8000e86 <HAL_InitTick+0x66>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000e7c:	4620      	mov	r0, r4
 8000e7e:	f002 f90b 	bl	8003098 <HAL_TIM_Base_Start_IT>
  }
  
  /* Return function status */
  return HAL_ERROR;
}
 8000e82:	b009      	add	sp, #36	; 0x24
 8000e84:	bd30      	pop	{r4, r5, pc}
  return HAL_ERROR;
 8000e86:	2001      	movs	r0, #1
 8000e88:	e7fb      	b.n	8000e82 <HAL_InitTick+0x62>
 8000e8a:	bf00      	nop
 8000e8c:	40023800 	.word	0x40023800
 8000e90:	200110b4 	.word	0x200110b4
 8000e94:	40010000 	.word	0x40010000
 8000e98:	000f4240 	.word	0x000f4240

08000e9c <NMI_Handler>:
 8000e9c:	4770      	bx	lr

08000e9e <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8000e9e:	e7fe      	b.n	8000e9e <HardFault_Handler>

08000ea0 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8000ea0:	e7fe      	b.n	8000ea0 <MemManage_Handler>

08000ea2 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8000ea2:	e7fe      	b.n	8000ea2 <BusFault_Handler>

08000ea4 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8000ea4:	e7fe      	b.n	8000ea4 <UsageFault_Handler>

08000ea6 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8000ea6:	4770      	bx	lr

08000ea8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 8000ea8:	f003 bda9 	b.w	80049fe <osSystickHandler>

08000eac <TIM1_UP_TIM10_IRQHandler>:
void TIM1_UP_TIM10_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000eac:	4801      	ldr	r0, [pc, #4]	; (8000eb4 <TIM1_UP_TIM10_IRQHandler+0x8>)
 8000eae:	f002 b916 	b.w	80030de <HAL_TIM_IRQHandler>
 8000eb2:	bf00      	nop
 8000eb4:	200110b4 	.word	0x200110b4

08000eb8 <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000eb8:	4801      	ldr	r0, [pc, #4]	; (8000ec0 <OTG_FS_IRQHandler+0x8>)
 8000eba:	f001 b9cd 	b.w	8002258 <HAL_PCD_IRQHandler>
 8000ebe:	bf00      	nop
 8000ec0:	2001193c 	.word	0x2001193c

08000ec4 <TIM7_IRQHandler>:
  /* USER CODE END OTG_FS_IRQn 1 */
}

void TIM7_IRQHandler(void)
{
	HAL_TIM_IRQHandler(&htim7);
 8000ec4:	4801      	ldr	r0, [pc, #4]	; (8000ecc <TIM7_IRQHandler+0x8>)
 8000ec6:	f002 b90a 	b.w	80030de <HAL_TIM_IRQHandler>
 8000eca:	bf00      	nop
 8000ecc:	20011078 	.word	0x20011078

08000ed0 <TIM2_IRQHandler>:
}

void TIM2_IRQHandler(void)
{
	HAL_TIM_IRQHandler(&Tim2PWMHandle);
 8000ed0:	4801      	ldr	r0, [pc, #4]	; (8000ed8 <TIM2_IRQHandler+0x8>)
 8000ed2:	f002 b904 	b.w	80030de <HAL_TIM_IRQHandler>
 8000ed6:	bf00      	nop
 8000ed8:	20011248 	.word	0x20011248

08000edc <TIM3_IRQHandler>:
}

void TIM3_IRQHandler(void)
{
	HAL_TIM_IRQHandler(&Tim3PWMHandle);
 8000edc:	4801      	ldr	r0, [pc, #4]	; (8000ee4 <TIM3_IRQHandler+0x8>)
 8000ede:	f002 b8fe 	b.w	80030de <HAL_TIM_IRQHandler>
 8000ee2:	bf00      	nop
 8000ee4:	20011118 	.word	0x20011118

08000ee8 <TIM4_IRQHandler>:
}

void TIM4_IRQHandler(void)
{
	HAL_TIM_IRQHandler(&Tim4ADCHandle);
 8000ee8:	4801      	ldr	r0, [pc, #4]	; (8000ef0 <TIM4_IRQHandler+0x8>)
 8000eea:	f002 b8f8 	b.w	80030de <HAL_TIM_IRQHandler>
 8000eee:	bf00      	nop
 8000ef0:	2001120c 	.word	0x2001120c

08000ef4 <DMA2_Stream0_IRQHandler>:
}


void DMA2_Stream0_IRQHandler(void)
{
	HAL_DMA_IRQHandler(ADC1Handle.DMA_Handle);
 8000ef4:	4b01      	ldr	r3, [pc, #4]	; (8000efc <DMA2_Stream0_IRQHandler+0x8>)
 8000ef6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8000ef8:	f000 bf82 	b.w	8001e00 <HAL_DMA_IRQHandler>
 8000efc:	200111b0 	.word	0x200111b0

08000f00 <DMA2_Stream2_IRQHandler>:
}

void DMA2_Stream2_IRQHandler(void)
{
	HAL_DMA_IRQHandler(ADC2Handle.DMA_Handle);
 8000f00:	4b01      	ldr	r3, [pc, #4]	; (8000f08 <DMA2_Stream2_IRQHandler+0x8>)
 8000f02:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8000f04:	f000 bf7c 	b.w	8001e00 <HAL_DMA_IRQHandler>
 8000f08:	20011158 	.word	0x20011158

08000f0c <ADC_IRQHandler>:
  * @param  None
  * @retval None
  */
void ADC_IRQHandler(void)
{
  HAL_ADC_IRQHandler(&ADC1Handle);
 8000f0c:	4801      	ldr	r0, [pc, #4]	; (8000f14 <ADC_IRQHandler+0x8>)
 8000f0e:	f000 bcf7 	b.w	8001900 <HAL_ADC_IRQHandler>
 8000f12:	bf00      	nop
 8000f14:	200111b0 	.word	0x200111b0

08000f18 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f18:	490f      	ldr	r1, [pc, #60]	; (8000f58 <SystemInit+0x40>)
 8000f1a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8000f1e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000f26:	4b0d      	ldr	r3, [pc, #52]	; (8000f5c <SystemInit+0x44>)
 8000f28:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000f2a:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8000f2c:	f042 0201 	orr.w	r2, r2, #1
 8000f30:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8000f32:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000f34:	681a      	ldr	r2, [r3, #0]
 8000f36:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8000f3a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000f3e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000f40:	4a07      	ldr	r2, [pc, #28]	; (8000f60 <SystemInit+0x48>)
 8000f42:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000f44:	681a      	ldr	r2, [r3, #0]
 8000f46:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000f4a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000f4c:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000f4e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000f52:	608b      	str	r3, [r1, #8]
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	e000ed00 	.word	0xe000ed00
 8000f5c:	40023800 	.word	0x40023800
 8000f60:	24003010 	.word	0x24003010

08000f64 <TCD1304_Task>:
/**
  * @brief	Основной поток обработки данных с линейки
  * @reval 	None
  */
void	TCD1304_Task(void const * argument)
{
 8000f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		portBASE_TYPE			 xStatus;

		while(1)
		{
			xStatus=xQueueReceive(sensorADC1DataQueue, &tcdADCData, portMAX_DELAY);
 8000f66:	4c11      	ldr	r4, [pc, #68]	; (8000fac <TCD1304_Task+0x48>)
 8000f68:	4f11      	ldr	r7, [pc, #68]	; (8000fb0 <TCD1304_Task+0x4c>)
					uint16_t	*pADCData1 = tcdADCData.Data;
					uint16_t	*pADCData2 = tcdADCData.Data + 256;

					//memcpy(sendCopyBuf1,pADCData1,sizeof(uint16_t) * 256);
					//memcpy(sendCopyBuf2,pADCData2,sizeof(uint16_t) * 256);
					Process_Update(pADCData1,0);
 8000f6a:	1ca5      	adds	r5, r4, #2
			xStatus=xQueueReceive(sensorADC1DataQueue, &tcdADCData, portMAX_DELAY);
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	f04f 32ff 	mov.w	r2, #4294967295
 8000f72:	490e      	ldr	r1, [pc, #56]	; (8000fac <TCD1304_Task+0x48>)
 8000f74:	6838      	ldr	r0, [r7, #0]
 8000f76:	f004 fa07 	bl	8005388 <xQueueGenericReceive>
			if (xStatus == pdPASS) {
 8000f7a:	2801      	cmp	r0, #1
 8000f7c:	d1f6      	bne.n	8000f6c <TCD1304_Task+0x8>
				if(tcdADCData.Adc == 1){
 8000f7e:	7826      	ldrb	r6, [r4, #0]
 8000f80:	2e01      	cmp	r6, #1
 8000f82:	d107      	bne.n	8000f94 <TCD1304_Task+0x30>
					Process_Update(pADCData1,0);
 8000f84:	2100      	movs	r1, #0
 8000f86:	4628      	mov	r0, r5
 8000f88:	f7ff fc30 	bl	80007ec <Process_Update>
					Process_Update(pADCData2,1);
 8000f8c:	4631      	mov	r1, r6
 8000f8e:	4809      	ldr	r0, [pc, #36]	; (8000fb4 <TCD1304_Task+0x50>)
 8000f90:	f7ff fc2c 	bl	80007ec <Process_Update>
				}
				if(tcdADCData.Adc == 2){
 8000f94:	7821      	ldrb	r1, [r4, #0]
 8000f96:	2902      	cmp	r1, #2
 8000f98:	d1e8      	bne.n	8000f6c <TCD1304_Task+0x8>
					uint16_t	*pADCData3 = tcdADCData.Data;
					uint16_t	*pADCData4 = tcdADCData.Data + 256;

					Process_Update(pADCData3,2);
 8000f9a:	4628      	mov	r0, r5
 8000f9c:	f7ff fc26 	bl	80007ec <Process_Update>
					Process_Update(pADCData4,3);
 8000fa0:	2103      	movs	r1, #3
 8000fa2:	4804      	ldr	r0, [pc, #16]	; (8000fb4 <TCD1304_Task+0x50>)
 8000fa4:	f7ff fc22 	bl	80007ec <Process_Update>
 8000fa8:	e7e0      	b.n	8000f6c <TCD1304_Task+0x8>
 8000faa:	bf00      	nop
 8000fac:	20000aaa 	.word	0x20000aaa
 8000fb0:	200110f4 	.word	0x200110f4
 8000fb4:	20000cac 	.word	0x20000cac

08000fb8 <TCD1304_Init>:
{
 8000fb8:	b570      	push	{r4, r5, r6, lr}
	ulADCSampleCounter = 0;
 8000fba:	4b1d      	ldr	r3, [pc, #116]	; (8001030 <TCD1304_Init+0x78>)
	osThreadDef(sensorTask, TCD1304_Task, osPriorityAboveNormal, 0, configMINIMAL_STACK_SIZE + 0x400);
 8000fbc:	4d1d      	ldr	r5, [pc, #116]	; (8001034 <TCD1304_Init+0x7c>)
	ulADCSampleCounter = 0;
 8000fbe:	2600      	movs	r6, #0
{
 8000fc0:	b086      	sub	sp, #24
	sensorADC1DataQueue = xQueueCreate(TCD_QUEUE_SIZE, sizeof(tTCDADCData));
 8000fc2:	4632      	mov	r2, r6
 8000fc4:	f240 4102 	movw	r1, #1026	; 0x402
 8000fc8:	2002      	movs	r0, #2
	ulADCSampleCounter = 0;
 8000fca:	801e      	strh	r6, [r3, #0]
	sensorADC1DataQueue = xQueueCreate(TCD_QUEUE_SIZE, sizeof(tTCDADCData));
 8000fcc:	f004 f8a0 	bl	8005110 <xQueueGenericCreate>
 8000fd0:	4b19      	ldr	r3, [pc, #100]	; (8001038 <TCD1304_Init+0x80>)
 8000fd2:	6018      	str	r0, [r3, #0]
	osThreadDef(sensorTask, TCD1304_Task, osPriorityAboveNormal, 0, configMINIMAL_STACK_SIZE + 0x400);
 8000fd4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fd6:	ac01      	add	r4, sp, #4
 8000fd8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fda:	682b      	ldr	r3, [r5, #0]
 8000fdc:	6023      	str	r3, [r4, #0]
	sensorTaskHandle = osThreadCreate(osThread(sensorTask), NULL);
 8000fde:	4631      	mov	r1, r6
 8000fe0:	a801      	add	r0, sp, #4
 8000fe2:	f003 fcec 	bl	80049be <osThreadCreate>
 8000fe6:	4b15      	ldr	r3, [pc, #84]	; (800103c <TCD1304_Init+0x84>)
	Tim3PWMHandle.Init.Prescaler     = 4;
 8000fe8:	4a15      	ldr	r2, [pc, #84]	; (8001040 <TCD1304_Init+0x88>)
	sensorTaskHandle = osThreadCreate(osThread(sensorTask), NULL);
 8000fea:	6018      	str	r0, [r3, #0]
	Tim3PWMHandle.Instance = TIM3;
 8000fec:	4815      	ldr	r0, [pc, #84]	; (8001044 <TCD1304_Init+0x8c>)
	Tim3PWMHandle.Init.Prescaler     = 4;
 8000fee:	2304      	movs	r3, #4
 8000ff0:	e880 000c 	stmia.w	r0, {r2, r3}
	Tim3PWMHandle.Init.Period        = 200 - 1;
 8000ff4:	23c7      	movs	r3, #199	; 0xc7
 8000ff6:	60c3      	str	r3, [r0, #12]
	Tim3PWMHandle.Init.ClockDivision = 0;
 8000ff8:	6106      	str	r6, [r0, #16]
	Tim3PWMHandle.Init.CounterMode   = TIM_COUNTERMODE_UP;
 8000ffa:	6086      	str	r6, [r0, #8]
	if(HAL_TIM_PWM_Init(&Tim3PWMHandle) != HAL_OK){
 8000ffc:	f002 f990 	bl	8003320 <HAL_TIM_PWM_Init>
 8001000:	b118      	cbz	r0, 800100a <TCD1304_Init+0x52>
		Error_Handler();
 8001002:	213a      	movs	r1, #58	; 0x3a
 8001004:	4810      	ldr	r0, [pc, #64]	; (8001048 <TCD1304_Init+0x90>)
 8001006:	f7ff fbb5 	bl	8000774 <_Error_Handler>
	sConfigPWM.OCMode     = TIM_OCMODE_PWM1;
 800100a:	4910      	ldr	r1, [pc, #64]	; (800104c <TCD1304_Init+0x94>)
	if(HAL_TIM_PWM_ConfigChannel(&Tim3PWMHandle, &sConfigPWM, TIM_CHANNEL_1) != HAL_OK){
 800100c:	480d      	ldr	r0, [pc, #52]	; (8001044 <TCD1304_Init+0x8c>)
	sConfigPWM.OCMode     = TIM_OCMODE_PWM1;
 800100e:	2360      	movs	r3, #96	; 0x60
	sConfigPWM.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001010:	2200      	movs	r2, #0
	sConfigPWM.OCMode     = TIM_OCMODE_PWM1;
 8001012:	600b      	str	r3, [r1, #0]
	sConfigPWM.Pulse = 100;
 8001014:	2364      	movs	r3, #100	; 0x64
	sConfigPWM.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001016:	608a      	str	r2, [r1, #8]
	sConfigPWM.OCFastMode = TIM_OCFAST_DISABLE;
 8001018:	610a      	str	r2, [r1, #16]
	sConfigPWM.Pulse = 100;
 800101a:	604b      	str	r3, [r1, #4]
	if(HAL_TIM_PWM_ConfigChannel(&Tim3PWMHandle, &sConfigPWM, TIM_CHANNEL_1) != HAL_OK){
 800101c:	f002 f9ca 	bl	80033b4 <HAL_TIM_PWM_ConfigChannel>
 8001020:	b118      	cbz	r0, 800102a <TCD1304_Init+0x72>
		  Error_Handler();
 8001022:	2144      	movs	r1, #68	; 0x44
 8001024:	4808      	ldr	r0, [pc, #32]	; (8001048 <TCD1304_Init+0x90>)
 8001026:	f7ff fba5 	bl	8000774 <_Error_Handler>
}
 800102a:	b006      	add	sp, #24
 800102c:	bd70      	pop	{r4, r5, r6, pc}
 800102e:	bf00      	nop
 8001030:	200110f8 	.word	0x200110f8
 8001034:	080065dc 	.word	0x080065dc
 8001038:	200110f4 	.word	0x200110f4
 800103c:	200110f0 	.word	0x200110f0
 8001040:	40000400 	.word	0x40000400
 8001044:	20011118 	.word	0x20011118
 8001048:	08006641 	.word	0x08006641
 800104c:	200110fc 	.word	0x200110fc

08001050 <TCD1304_Start>:
{
 8001050:	b508      	push	{r3, lr}
	icgTick = 0;
 8001052:	4b08      	ldr	r3, [pc, #32]	; (8001074 <TCD1304_Start+0x24>)
	if(HAL_TIM_PWM_Start_IT(&Tim3PWMHandle, TIM_CHANNEL_1) != HAL_OK)
 8001054:	4808      	ldr	r0, [pc, #32]	; (8001078 <TCD1304_Start+0x28>)
	icgTick = 0;
 8001056:	2100      	movs	r1, #0
 8001058:	8019      	strh	r1, [r3, #0]
	TIM3->CNT = 0;
 800105a:	4b08      	ldr	r3, [pc, #32]	; (800107c <TCD1304_Start+0x2c>)
 800105c:	6259      	str	r1, [r3, #36]	; 0x24
	if(HAL_TIM_PWM_Start_IT(&Tim3PWMHandle, TIM_CHANNEL_1) != HAL_OK)
 800105e:	f002 fa17 	bl	8003490 <HAL_TIM_PWM_Start_IT>
 8001062:	b128      	cbz	r0, 8001070 <TCD1304_Start+0x20>
		Error_Handler();
 8001064:	2152      	movs	r1, #82	; 0x52
 8001066:	4806      	ldr	r0, [pc, #24]	; (8001080 <TCD1304_Start+0x30>)
}
 8001068:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		Error_Handler();
 800106c:	f7ff bb82 	b.w	8000774 <_Error_Handler>
 8001070:	bd08      	pop	{r3, pc}
 8001072:	bf00      	nop
 8001074:	20000aa8 	.word	0x20000aa8
 8001078:	20011118 	.word	0x20011118
 800107c:	40000400 	.word	0x40000400
 8001080:	08006641 	.word	0x08006641

08001084 <TCD1304_DataCallback>:
  * @brief	обработчик DMA от ADC
  * @param  adcValue: указатель на структуру данных с ADC
  * @reval 	None
  */
void	TCD1304_DataCallback(tTCDADCData	*adcValue)
{
 8001084:	b510      	push	{r4, lr}
	static portBASE_TYPE xHigherPriorityTaskWoken;

	xHigherPriorityTaskWoken = pdFALSE;

		xQueueSendToBackFromISR(sensorADC1DataQueue, adcValue, &xHigherPriorityTaskWoken);
 8001086:	4601      	mov	r1, r0
	xHigherPriorityTaskWoken = pdFALSE;
 8001088:	4c09      	ldr	r4, [pc, #36]	; (80010b0 <TCD1304_DataCallback+0x2c>)
		xQueueSendToBackFromISR(sensorADC1DataQueue, adcValue, &xHigherPriorityTaskWoken);
 800108a:	480a      	ldr	r0, [pc, #40]	; (80010b4 <TCD1304_DataCallback+0x30>)
	xHigherPriorityTaskWoken = pdFALSE;
 800108c:	2300      	movs	r3, #0
		xQueueSendToBackFromISR(sensorADC1DataQueue, adcValue, &xHigherPriorityTaskWoken);
 800108e:	4622      	mov	r2, r4
 8001090:	6800      	ldr	r0, [r0, #0]
	xHigherPriorityTaskWoken = pdFALSE;
 8001092:	6023      	str	r3, [r4, #0]
		xQueueSendToBackFromISR(sensorADC1DataQueue, adcValue, &xHigherPriorityTaskWoken);
 8001094:	f004 f916 	bl	80052c4 <xQueueGenericSendFromISR>

	if (xHigherPriorityTaskWoken != pdFALSE) {
 8001098:	6823      	ldr	r3, [r4, #0]
 800109a:	b13b      	cbz	r3, 80010ac <TCD1304_DataCallback+0x28>
    // Макрос, выполняющий переключение контекста.
    portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
 800109c:	4b06      	ldr	r3, [pc, #24]	; (80010b8 <TCD1304_DataCallback+0x34>)
 800109e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80010a2:	601a      	str	r2, [r3, #0]
 80010a4:	f3bf 8f4f 	dsb	sy
 80010a8:	f3bf 8f6f 	isb	sy
 80010ac:	bd10      	pop	{r4, pc}
 80010ae:	bf00      	nop
 80010b0:	20000eac 	.word	0x20000eac
 80010b4:	200110f4 	.word	0x200110f4
 80010b8:	e000ed04 	.word	0xe000ed04

080010bc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @reval 	None
  */
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *hTim)
{
	//прерывание от каждого периода ШИМ
	if(hTim->Instance == TIM3)
 80010bc:	6802      	ldr	r2, [r0, #0]
 80010be:	4b0f      	ldr	r3, [pc, #60]	; (80010fc <HAL_TIM_PWM_PulseFinishedCallback+0x40>)
 80010c0:	429a      	cmp	r2, r3
{
 80010c2:	b510      	push	{r4, lr}
	if(hTim->Instance == TIM3)
 80010c4:	d119      	bne.n	80010fa <HAL_TIM_PWM_PulseFinishedCallback+0x3e>
	{
		//Стробируем строку, защелкивая ICG пин линейки
		if(icgTick==TCD1304_DELTA_TIME ){
 80010c6:	4c0e      	ldr	r4, [pc, #56]	; (8001100 <HAL_TIM_PWM_PulseFinishedCallback+0x44>)
 80010c8:	8823      	ldrh	r3, [r4, #0]
 80010ca:	f5b3 6ff0 	cmp.w	r3, #1920	; 0x780
 80010ce:	d104      	bne.n	80010da <HAL_TIM_PWM_PulseFinishedCallback+0x1e>
			HAL_GPIO_WritePin(GPIOC,GPIO_PIN_2,GPIO_PIN_RESET);
 80010d0:	2200      	movs	r2, #0
 80010d2:	2104      	movs	r1, #4
 80010d4:	480b      	ldr	r0, [pc, #44]	; (8001104 <HAL_TIM_PWM_PulseFinishedCallback+0x48>)
 80010d6:	f001 f839 	bl	800214c <HAL_GPIO_WritePin>
		}
		if(icgTick>TCD1304_DELTA_TIME){
 80010da:	8823      	ldrh	r3, [r4, #0]
 80010dc:	f5b3 6ff0 	cmp.w	r3, #1920	; 0x780
 80010e0:	d908      	bls.n	80010f4 <HAL_TIM_PWM_PulseFinishedCallback+0x38>
			BSP_TIM4ADC_Start();//по окончанию защелкивания - производим запуск выборки сигнала
 80010e2:	f000 f989 	bl	80013f8 <BSP_TIM4ADC_Start>
			HAL_GPIO_WritePin(GPIOC,GPIO_PIN_2,GPIO_PIN_SET);
 80010e6:	2201      	movs	r2, #1
 80010e8:	2104      	movs	r1, #4
 80010ea:	4806      	ldr	r0, [pc, #24]	; (8001104 <HAL_TIM_PWM_PulseFinishedCallback+0x48>)
 80010ec:	f001 f82e 	bl	800214c <HAL_GPIO_WritePin>
			icgTick = 0;
 80010f0:	2300      	movs	r3, #0
 80010f2:	8023      	strh	r3, [r4, #0]
		}
		icgTick++;
 80010f4:	8823      	ldrh	r3, [r4, #0]
 80010f6:	3301      	adds	r3, #1
 80010f8:	8023      	strh	r3, [r4, #0]
 80010fa:	bd10      	pop	{r4, pc}
 80010fc:	40000400 	.word	0x40000400
 8001100:	20000aa8 	.word	0x20000aa8
 8001104:	40020800 	.word	0x40020800

08001108 <TCD1304_SampleTimerCallback>:
  * @brief	обработчик прерывания от TimerADCSample.
  * @note	Производим захват 256 значений из аналогово сигнала. Длительность сигнала - 9.131 mS. Длительность выборки - 9.131 / 256 = 35.66 uS
  * @reval 	None
  */
void TCD1304_SampleTimerCallback()
{
 8001108:	b570      	push	{r4, r5, r6, lr}
	if(ulADCSampleCounter<TCD1304_DATA_SIZE)
 800110a:	4c19      	ldr	r4, [pc, #100]	; (8001170 <TCD1304_SampleTimerCallback+0x68>)
 800110c:	8823      	ldrh	r3, [r4, #0]
 800110e:	2bff      	cmp	r3, #255	; 0xff
 8001110:	d823      	bhi.n	800115a <TCD1304_SampleTimerCallback+0x52>
	{
		uint16_t	*adcBuf_1 = BSP_GetADCBuf1Value();
 8001112:	f000 f8fd 	bl	8001310 <BSP_GetADCBuf1Value>
 8001116:	4605      	mov	r5, r0
		uint16_t	*adcBuf_2 = BSP_GetADCBuf2Value();
 8001118:	f000 f8fe 	bl	8001318 <BSP_GetADCBuf2Value>

		adcTCDPack[0].Adc = 1;
 800111c:	4b15      	ldr	r3, [pc, #84]	; (8001174 <TCD1304_SampleTimerCallback+0x6c>)
 800111e:	2201      	movs	r2, #1
 8001120:	701a      	strb	r2, [r3, #0]
		adcTCDPack[0].Data[ulADCSampleCounter] = TCD1304_ADC_MAX_VALUE - adcBuf_1[0];
 8001122:	8822      	ldrh	r2, [r4, #0]
 8001124:	8829      	ldrh	r1, [r5, #0]
 8001126:	eb03 0642 	add.w	r6, r3, r2, lsl #1
 800112a:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
 800112e:	8071      	strh	r1, [r6, #2]
		adcTCDPack[0].Data[ulADCSampleCounter + TCD1304_DATA_SIZE] = TCD1304_ADC_MAX_VALUE - adcBuf_1[1];
 8001130:	8869      	ldrh	r1, [r5, #2]
 8001132:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
 8001136:	f8a6 1202 	strh.w	r1, [r6, #514]	; 0x202

		adcTCDPack[1].Adc = 2;
 800113a:	2102      	movs	r1, #2
 800113c:	f883 1402 	strb.w	r1, [r3, #1026]	; 0x402
		adcTCDPack[1].Data[ulADCSampleCounter] = 4096 - adcBuf_2[0];
 8001140:	8801      	ldrh	r1, [r0, #0]
 8001142:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
 8001146:	f8a6 1404 	strh.w	r1, [r6, #1028]	; 0x404
		adcTCDPack[1].Data[ulADCSampleCounter + TCD1304_DATA_SIZE] = TCD1304_ADC_MAX_VALUE - adcBuf_2[1];
 800114a:	8841      	ldrh	r1, [r0, #2]

		ulADCSampleCounter++;
 800114c:	3201      	adds	r2, #1
		adcTCDPack[1].Data[ulADCSampleCounter + TCD1304_DATA_SIZE] = TCD1304_ADC_MAX_VALUE - adcBuf_2[1];
 800114e:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
 8001152:	f8a6 1604 	strh.w	r1, [r6, #1540]	; 0x604
		ulADCSampleCounter++;
 8001156:	8022      	strh	r2, [r4, #0]
 8001158:	bd70      	pop	{r4, r5, r6, pc}
	}
	else
	{
		BSP_TIM4ADC_Stop();
 800115a:	f000 f95d 	bl	8001418 <BSP_TIM4ADC_Stop>

		TCD1304_DataCallback(&adcTCDPack[0]);
 800115e:	4805      	ldr	r0, [pc, #20]	; (8001174 <TCD1304_SampleTimerCallback+0x6c>)
 8001160:	f7ff ff90 	bl	8001084 <TCD1304_DataCallback>
		TCD1304_DataCallback(&adcTCDPack[1]);
 8001164:	4804      	ldr	r0, [pc, #16]	; (8001178 <TCD1304_SampleTimerCallback+0x70>)
 8001166:	f7ff ff8d 	bl	8001084 <TCD1304_DataCallback>

		ulADCSampleCounter = 0;
 800116a:	2300      	movs	r3, #0
 800116c:	8023      	strh	r3, [r4, #0]
 800116e:	bd70      	pop	{r4, r5, r6, pc}
 8001170:	200110f8 	.word	0x200110f8
 8001174:	200002a4 	.word	0x200002a4
 8001178:	200006a6 	.word	0x200006a6

0800117c <BSP_ADC_Init>:
  * @param  Adc: номер АЦП
  * @reval	None
  */
void	BSP_ADC_Init(eADCInitMode	Mode,uint8_t	Adc)
{
	switch(Mode)
 800117c:	2801      	cmp	r0, #1
{
 800117e:	b510      	push	{r4, lr}
	switch(Mode)
 8001180:	f040 808e 	bne.w	80012a0 <BSP_ADC_Init+0x124>
	{
		case ADC_INIT_DMA_CONTCONV:
		{
			if(Adc == 1)
 8001184:	2901      	cmp	r1, #1
 8001186:	d146      	bne.n	8001216 <BSP_ADC_Init+0x9a>
			{
				ADC1Handle.Instance          = ADC1;
 8001188:	4846      	ldr	r0, [pc, #280]	; (80012a4 <BSP_ADC_Init+0x128>)
				ADC1Handle.Init.ClockPrescaler = ADC_CLOCKPRESCALER_PCLK_DIV8;
 800118a:	4b47      	ldr	r3, [pc, #284]	; (80012a8 <BSP_ADC_Init+0x12c>)
				ADC1Handle.Init.Resolution = ADC_RESOLUTION_12B;
				ADC1Handle.Init.ScanConvMode = ENABLE;
 800118c:	6101      	str	r1, [r0, #16]
				ADC1Handle.Init.ClockPrescaler = ADC_CLOCKPRESCALER_PCLK_DIV8;
 800118e:	f44f 3c40 	mov.w	ip, #196608	; 0x30000
 8001192:	e880 1008 	stmia.w	r0, {r3, ip}
				ADC1Handle.Init.DiscontinuousConvMode = DISABLE;
				ADC1Handle.Init.NbrOfDiscConversion = 0;
				ADC1Handle.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
				ADC1Handle.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_CC1;
				ADC1Handle.Init.DataAlign = ADC_DATAALIGN_RIGHT;
				ADC1Handle.Init.NbrOfConversion = 2;
 8001196:	2202      	movs	r2, #2
				ADC1Handle.Init.Resolution = ADC_RESOLUTION_12B;
 8001198:	2300      	movs	r3, #0
 800119a:	6083      	str	r3, [r0, #8]
				ADC1Handle.Init.ContinuousConvMode = ENABLE;
 800119c:	6181      	str	r1, [r0, #24]
				ADC1Handle.Init.DiscontinuousConvMode = DISABLE;
 800119e:	6203      	str	r3, [r0, #32]
				ADC1Handle.Init.NbrOfDiscConversion = 0;
 80011a0:	6243      	str	r3, [r0, #36]	; 0x24
				ADC1Handle.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011a2:	62c3      	str	r3, [r0, #44]	; 0x2c
				ADC1Handle.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_CC1;
 80011a4:	6283      	str	r3, [r0, #40]	; 0x28
				ADC1Handle.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011a6:	60c3      	str	r3, [r0, #12]
				ADC1Handle.Init.NbrOfConversion = 2;
 80011a8:	61c2      	str	r2, [r0, #28]
				ADC1Handle.Init.DMAContinuousRequests = ENABLE;
 80011aa:	6301      	str	r1, [r0, #48]	; 0x30
				ADC1Handle.Init.EOCSelection = DISABLE;
 80011ac:	6143      	str	r3, [r0, #20]

				if(HAL_ADC_Init(&ADC1Handle) != HAL_OK){
 80011ae:	f000 fa4b 	bl	8001648 <HAL_ADC_Init>
 80011b2:	b118      	cbz	r0, 80011bc <BSP_ADC_Init+0x40>
					Error_Handler();
 80011b4:	2135      	movs	r1, #53	; 0x35
 80011b6:	483d      	ldr	r0, [pc, #244]	; (80012ac <BSP_ADC_Init+0x130>)
 80011b8:	f7ff fadc 	bl	8000774 <_Error_Handler>
				}

				 /*##-2- Configure ADC regular channel ######################################*/
				ADC1Config.Channel = ADC_CHANNEL_5;
 80011bc:	4c3c      	ldr	r4, [pc, #240]	; (80012b0 <BSP_ADC_Init+0x134>)
				ADC1Config.Rank = 1;
				ADC1Config.SamplingTime = ADC_SAMPLETIME_112CYCLES;
				ADC1Config.Offset = 0;

				if(HAL_ADC_ConfigChannel(&ADC1Handle, &ADC1Config) != HAL_OK){
 80011be:	4839      	ldr	r0, [pc, #228]	; (80012a4 <BSP_ADC_Init+0x128>)
				ADC1Config.Channel = ADC_CHANNEL_5;
 80011c0:	2305      	movs	r3, #5
 80011c2:	6023      	str	r3, [r4, #0]
				ADC1Config.Rank = 1;
 80011c4:	2201      	movs	r2, #1
				ADC1Config.SamplingTime = ADC_SAMPLETIME_112CYCLES;
 80011c6:	60a3      	str	r3, [r4, #8]
				if(HAL_ADC_ConfigChannel(&ADC1Handle, &ADC1Config) != HAL_OK){
 80011c8:	4621      	mov	r1, r4
				ADC1Config.Offset = 0;
 80011ca:	2300      	movs	r3, #0
				ADC1Config.Rank = 1;
 80011cc:	6062      	str	r2, [r4, #4]
				ADC1Config.Offset = 0;
 80011ce:	60e3      	str	r3, [r4, #12]
				if(HAL_ADC_ConfigChannel(&ADC1Handle, &ADC1Config) != HAL_OK){
 80011d0:	f000 fc36 	bl	8001a40 <HAL_ADC_ConfigChannel>
 80011d4:	b118      	cbz	r0, 80011de <BSP_ADC_Init+0x62>
					Error_Handler();
 80011d6:	213f      	movs	r1, #63	; 0x3f
 80011d8:	4834      	ldr	r0, [pc, #208]	; (80012ac <BSP_ADC_Init+0x130>)
 80011da:	f7ff facb 	bl	8000774 <_Error_Handler>
				}

				ADC1Config.Channel = ADC_CHANNEL_7;
				ADC1Config.Rank = 2;
				ADC1Config.SamplingTime = ADC_SAMPLETIME_112CYCLES;
				ADC1Config.Offset = 0;
 80011de:	2007      	movs	r0, #7
 80011e0:	2102      	movs	r1, #2
 80011e2:	2205      	movs	r2, #5
 80011e4:	2300      	movs	r3, #0
 80011e6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

				if(HAL_ADC_ConfigChannel(&ADC1Handle, &ADC1Config) != HAL_OK){
 80011ea:	4931      	ldr	r1, [pc, #196]	; (80012b0 <BSP_ADC_Init+0x134>)
 80011ec:	482d      	ldr	r0, [pc, #180]	; (80012a4 <BSP_ADC_Init+0x128>)
 80011ee:	f000 fc27 	bl	8001a40 <HAL_ADC_ConfigChannel>
 80011f2:	b118      	cbz	r0, 80011fc <BSP_ADC_Init+0x80>
					Error_Handler();
 80011f4:	2148      	movs	r1, #72	; 0x48
 80011f6:	482d      	ldr	r0, [pc, #180]	; (80012ac <BSP_ADC_Init+0x130>)
 80011f8:	f7ff fabc 	bl	8000774 <_Error_Handler>
				}

				if(HAL_ADC_Start_DMA(&ADC1Handle, (uint32_t*)adcBuf_1, 2) != HAL_OK){
 80011fc:	2202      	movs	r2, #2
 80011fe:	492d      	ldr	r1, [pc, #180]	; (80012b4 <BSP_ADC_Init+0x138>)
 8001200:	4828      	ldr	r0, [pc, #160]	; (80012a4 <BSP_ADC_Init+0x128>)
 8001202:	f000 fac5 	bl	8001790 <HAL_ADC_Start_DMA>
 8001206:	2800      	cmp	r0, #0
 8001208:	d04a      	beq.n	80012a0 <BSP_ADC_Init+0x124>
					Error_Handler();
 800120a:	214c      	movs	r1, #76	; 0x4c
				if(HAL_ADC_ConfigChannel(&ADC2Handle, &ADC2Config) != HAL_OK){
					Error_Handler();
				}

				if(HAL_ADC_Start_DMA(&ADC2Handle, (uint32_t*)adcBuf_2, 2) != HAL_OK){
					Error_Handler();
 800120c:	4827      	ldr	r0, [pc, #156]	; (80012ac <BSP_ADC_Init+0x130>)
				}
			}
		}break;
	}
}
 800120e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
					Error_Handler();
 8001212:	f7ff baaf 	b.w	8000774 <_Error_Handler>
			if(Adc == 2)
 8001216:	2902      	cmp	r1, #2
 8001218:	d142      	bne.n	80012a0 <BSP_ADC_Init+0x124>
				ADC2Handle.Instance          = ADC2;
 800121a:	4b27      	ldr	r3, [pc, #156]	; (80012b8 <BSP_ADC_Init+0x13c>)
				ADC2Handle.Init.ClockPrescaler = ADC_CLOCKPRESCALER_PCLK_DIV8;
 800121c:	4a27      	ldr	r2, [pc, #156]	; (80012bc <BSP_ADC_Init+0x140>)
				ADC2Handle.Init.ScanConvMode = ENABLE;
 800121e:	6118      	str	r0, [r3, #16]
				ADC2Handle.Init.ClockPrescaler = ADC_CLOCKPRESCALER_PCLK_DIV8;
 8001220:	f44f 3c40 	mov.w	ip, #196608	; 0x30000
 8001224:	e883 1004 	stmia.w	r3, {r2, ip}
				ADC2Handle.Init.ContinuousConvMode = ENABLE;
 8001228:	6198      	str	r0, [r3, #24]
				ADC2Handle.Init.Resolution = ADC_RESOLUTION_12B;
 800122a:	2200      	movs	r2, #0
				ADC2Handle.Init.DMAContinuousRequests = ENABLE;
 800122c:	6318      	str	r0, [r3, #48]	; 0x30
				if(HAL_ADC_Init(&ADC2Handle) != HAL_OK){
 800122e:	4618      	mov	r0, r3
				ADC2Handle.Init.Resolution = ADC_RESOLUTION_12B;
 8001230:	609a      	str	r2, [r3, #8]
				ADC2Handle.Init.DiscontinuousConvMode = DISABLE;
 8001232:	621a      	str	r2, [r3, #32]
				ADC2Handle.Init.NbrOfDiscConversion = 0;
 8001234:	625a      	str	r2, [r3, #36]	; 0x24
				ADC2Handle.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001236:	62da      	str	r2, [r3, #44]	; 0x2c
				ADC2Handle.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_CC1;
 8001238:	629a      	str	r2, [r3, #40]	; 0x28
				ADC2Handle.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800123a:	60da      	str	r2, [r3, #12]
				ADC2Handle.Init.NbrOfConversion = 2;
 800123c:	61d9      	str	r1, [r3, #28]
				ADC2Handle.Init.EOCSelection = DISABLE;
 800123e:	615a      	str	r2, [r3, #20]
				if(HAL_ADC_Init(&ADC2Handle) != HAL_OK){
 8001240:	f000 fa02 	bl	8001648 <HAL_ADC_Init>
 8001244:	b118      	cbz	r0, 800124e <BSP_ADC_Init+0xd2>
					Error_Handler();
 8001246:	2160      	movs	r1, #96	; 0x60
 8001248:	4818      	ldr	r0, [pc, #96]	; (80012ac <BSP_ADC_Init+0x130>)
 800124a:	f7ff fa93 	bl	8000774 <_Error_Handler>
				ADC2Config.Channel = ADC_CHANNEL_2;
 800124e:	4c1c      	ldr	r4, [pc, #112]	; (80012c0 <BSP_ADC_Init+0x144>)
				if(HAL_ADC_ConfigChannel(&ADC2Handle, &ADC2Config) != HAL_OK){
 8001250:	4819      	ldr	r0, [pc, #100]	; (80012b8 <BSP_ADC_Init+0x13c>)
				ADC2Config.Offset = 0;
 8001252:	2202      	movs	r2, #2
 8001254:	2301      	movs	r3, #1
 8001256:	f04f 0c05 	mov.w	ip, #5
 800125a:	f04f 0e00 	mov.w	lr, #0
				if(HAL_ADC_ConfigChannel(&ADC2Handle, &ADC2Config) != HAL_OK){
 800125e:	4621      	mov	r1, r4
				ADC2Config.Offset = 0;
 8001260:	e884 500c 	stmia.w	r4, {r2, r3, ip, lr}
				if(HAL_ADC_ConfigChannel(&ADC2Handle, &ADC2Config) != HAL_OK){
 8001264:	f000 fbec 	bl	8001a40 <HAL_ADC_ConfigChannel>
 8001268:	b118      	cbz	r0, 8001272 <BSP_ADC_Init+0xf6>
					Error_Handler();
 800126a:	216a      	movs	r1, #106	; 0x6a
 800126c:	480f      	ldr	r0, [pc, #60]	; (80012ac <BSP_ADC_Init+0x130>)
 800126e:	f7ff fa81 	bl	8000774 <_Error_Handler>
				ADC2Config.Offset = 0;
 8001272:	2003      	movs	r0, #3
 8001274:	2102      	movs	r1, #2
 8001276:	2205      	movs	r2, #5
 8001278:	2300      	movs	r3, #0
 800127a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
				if(HAL_ADC_ConfigChannel(&ADC2Handle, &ADC2Config) != HAL_OK){
 800127e:	4910      	ldr	r1, [pc, #64]	; (80012c0 <BSP_ADC_Init+0x144>)
 8001280:	480d      	ldr	r0, [pc, #52]	; (80012b8 <BSP_ADC_Init+0x13c>)
 8001282:	f000 fbdd 	bl	8001a40 <HAL_ADC_ConfigChannel>
 8001286:	b118      	cbz	r0, 8001290 <BSP_ADC_Init+0x114>
					Error_Handler();
 8001288:	2173      	movs	r1, #115	; 0x73
 800128a:	4808      	ldr	r0, [pc, #32]	; (80012ac <BSP_ADC_Init+0x130>)
 800128c:	f7ff fa72 	bl	8000774 <_Error_Handler>
				if(HAL_ADC_Start_DMA(&ADC2Handle, (uint32_t*)adcBuf_2, 2) != HAL_OK){
 8001290:	2202      	movs	r2, #2
 8001292:	490c      	ldr	r1, [pc, #48]	; (80012c4 <BSP_ADC_Init+0x148>)
 8001294:	4808      	ldr	r0, [pc, #32]	; (80012b8 <BSP_ADC_Init+0x13c>)
 8001296:	f000 fa7b 	bl	8001790 <HAL_ADC_Start_DMA>
 800129a:	b108      	cbz	r0, 80012a0 <BSP_ADC_Init+0x124>
					Error_Handler();
 800129c:	2177      	movs	r1, #119	; 0x77
 800129e:	e7b5      	b.n	800120c <BSP_ADC_Init+0x90>
 80012a0:	bd10      	pop	{r4, pc}
 80012a2:	bf00      	nop
 80012a4:	200111b0 	.word	0x200111b0
 80012a8:	40012000 	.word	0x40012000
 80012ac:	08006664 	.word	0x08006664
 80012b0:	200111a0 	.word	0x200111a0
 80012b4:	20011154 	.word	0x20011154
 80012b8:	20011158 	.word	0x20011158
 80012bc:	40012100 	.word	0x40012100
 80012c0:	200111f8 	.word	0x200111f8
 80012c4:	20011208 	.word	0x20011208

080012c8 <BSP_ADC_Start>:
/**
  * @brief	Запуск преобразования
  * @reval	None
  */
void	BSP_ADC_Start()
{
 80012c8:	b508      	push	{r3, lr}
	if(HAL_ADC_Start_DMA(&ADC1Handle, (uint32_t*)adcBuf_1, 2) != HAL_OK)
 80012ca:	2202      	movs	r2, #2
 80012cc:	490a      	ldr	r1, [pc, #40]	; (80012f8 <BSP_ADC_Start+0x30>)
 80012ce:	480b      	ldr	r0, [pc, #44]	; (80012fc <BSP_ADC_Start+0x34>)
 80012d0:	f000 fa5e 	bl	8001790 <HAL_ADC_Start_DMA>
 80012d4:	b118      	cbz	r0, 80012de <BSP_ADC_Start+0x16>
		Error_Handler();
 80012d6:	2185      	movs	r1, #133	; 0x85
 80012d8:	4809      	ldr	r0, [pc, #36]	; (8001300 <BSP_ADC_Start+0x38>)
 80012da:	f7ff fa4b 	bl	8000774 <_Error_Handler>

	if(HAL_ADC_Start_DMA(&ADC2Handle, (uint32_t*)adcBuf_2, 2) != HAL_OK)
 80012de:	2202      	movs	r2, #2
 80012e0:	4908      	ldr	r1, [pc, #32]	; (8001304 <BSP_ADC_Start+0x3c>)
 80012e2:	4809      	ldr	r0, [pc, #36]	; (8001308 <BSP_ADC_Start+0x40>)
 80012e4:	f000 fa54 	bl	8001790 <HAL_ADC_Start_DMA>
 80012e8:	b128      	cbz	r0, 80012f6 <BSP_ADC_Start+0x2e>
		Error_Handler();
 80012ea:	2188      	movs	r1, #136	; 0x88
 80012ec:	4804      	ldr	r0, [pc, #16]	; (8001300 <BSP_ADC_Start+0x38>)

}
 80012ee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		Error_Handler();
 80012f2:	f7ff ba3f 	b.w	8000774 <_Error_Handler>
 80012f6:	bd08      	pop	{r3, pc}
 80012f8:	20011154 	.word	0x20011154
 80012fc:	200111b0 	.word	0x200111b0
 8001300:	08006664 	.word	0x08006664
 8001304:	20011208 	.word	0x20011208
 8001308:	20011158 	.word	0x20011158

0800130c <HAL_ADC_ConvCpltCallback>:
  * @brief	Callback функция окончания преобразования АЦП
  * @param  AdcHandle: указатель на АЦП блок
  * @reval	None
  */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* AdcHandle)
{
 800130c:	4770      	bx	lr
	...

08001310 <BSP_GetADCBuf1Value>:
  * @reval	None
  */
uint16_t	*BSP_GetADCBuf1Value()
{
	return adcBuf_1;
}
 8001310:	4800      	ldr	r0, [pc, #0]	; (8001314 <BSP_GetADCBuf1Value+0x4>)
 8001312:	4770      	bx	lr
 8001314:	20011154 	.word	0x20011154

08001318 <BSP_GetADCBuf2Value>:
  * @reval	None
  */
uint16_t	*BSP_GetADCBuf2Value()
{
	return adcBuf_2;
}
 8001318:	4800      	ldr	r0, [pc, #0]	; (800131c <BSP_GetADCBuf2Value+0x4>)
 800131a:	4770      	bx	lr
 800131c:	20011208 	.word	0x20011208

08001320 <BSP_TIM2PWM_Init>:
  * @param	None
  * @reval	None
  */
void	BSP_TIM2PWM_Init()
{
	Tim2PWMHandle.Instance = TIM2;
 8001320:	4820      	ldr	r0, [pc, #128]	; (80013a4 <BSP_TIM2PWM_Init+0x84>)

	Tim2PWMHandle.Init.Prescaler     = 8;
 8001322:	2308      	movs	r3, #8
 8001324:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
{
 8001328:	b510      	push	{r4, lr}
	Tim2PWMHandle.Init.Prescaler     = 8;
 800132a:	e880 000c 	stmia.w	r0, {r2, r3}
	Tim2PWMHandle.Init.Period        = 0xFFFF - 1;
 800132e:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8001332:	60c3      	str	r3, [r0, #12]
	Tim2PWMHandle.Init.ClockDivision = 0;
 8001334:	2300      	movs	r3, #0
 8001336:	6103      	str	r3, [r0, #16]
	Tim2PWMHandle.Init.CounterMode   = TIM_COUNTERMODE_UP;
 8001338:	6083      	str	r3, [r0, #8]

	if(HAL_TIM_PWM_Init(&Tim2PWMHandle) != HAL_OK){
 800133a:	f001 fff1 	bl	8003320 <HAL_TIM_PWM_Init>
 800133e:	b118      	cbz	r0, 8001348 <BSP_TIM2PWM_Init+0x28>
			Error_Handler();
 8001340:	211c      	movs	r1, #28
 8001342:	4819      	ldr	r0, [pc, #100]	; (80013a8 <BSP_TIM2PWM_Init+0x88>)
 8001344:	f7ff fa16 	bl	8000774 <_Error_Handler>
	}

	sConfigPWM.OCMode     = TIM_OCMODE_PWM1;
 8001348:	4c18      	ldr	r4, [pc, #96]	; (80013ac <BSP_TIM2PWM_Init+0x8c>)
	sConfigPWM.OCPolarity = TIM_OCPOLARITY_HIGH;
	sConfigPWM.OCFastMode = TIM_OCFAST_DISABLE;

	sConfigPWM.Pulse = 1;
	if(HAL_TIM_PWM_ConfigChannel(&Tim2PWMHandle, &sConfigPWM, TIM_CHANNEL_1) != HAL_OK){
 800134a:	4816      	ldr	r0, [pc, #88]	; (80013a4 <BSP_TIM2PWM_Init+0x84>)
	sConfigPWM.OCMode     = TIM_OCMODE_PWM1;
 800134c:	2360      	movs	r3, #96	; 0x60
	sConfigPWM.OCPolarity = TIM_OCPOLARITY_HIGH;
 800134e:	2200      	movs	r2, #0
	sConfigPWM.OCMode     = TIM_OCMODE_PWM1;
 8001350:	6023      	str	r3, [r4, #0]
	if(HAL_TIM_PWM_ConfigChannel(&Tim2PWMHandle, &sConfigPWM, TIM_CHANNEL_1) != HAL_OK){
 8001352:	4621      	mov	r1, r4
	sConfigPWM.Pulse = 1;
 8001354:	2301      	movs	r3, #1
	sConfigPWM.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001356:	60a2      	str	r2, [r4, #8]
	sConfigPWM.OCFastMode = TIM_OCFAST_DISABLE;
 8001358:	6122      	str	r2, [r4, #16]
	sConfigPWM.Pulse = 1;
 800135a:	6063      	str	r3, [r4, #4]
	if(HAL_TIM_PWM_ConfigChannel(&Tim2PWMHandle, &sConfigPWM, TIM_CHANNEL_1) != HAL_OK){
 800135c:	f002 f82a 	bl	80033b4 <HAL_TIM_PWM_ConfigChannel>
 8001360:	b118      	cbz	r0, 800136a <BSP_TIM2PWM_Init+0x4a>
			  Error_Handler();
 8001362:	2125      	movs	r1, #37	; 0x25
 8001364:	4810      	ldr	r0, [pc, #64]	; (80013a8 <BSP_TIM2PWM_Init+0x88>)
 8001366:	f7ff fa05 	bl	8000774 <_Error_Handler>
	}

	sConfigPWM.Pulse = 1000;
 800136a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
	if(HAL_TIM_PWM_ConfigChannel(&Tim2PWMHandle, &sConfigPWM, TIM_CHANNEL_2) != HAL_OK){
 800136e:	2204      	movs	r2, #4
 8001370:	490e      	ldr	r1, [pc, #56]	; (80013ac <BSP_TIM2PWM_Init+0x8c>)
 8001372:	480c      	ldr	r0, [pc, #48]	; (80013a4 <BSP_TIM2PWM_Init+0x84>)
	sConfigPWM.Pulse = 1000;
 8001374:	6063      	str	r3, [r4, #4]
	if(HAL_TIM_PWM_ConfigChannel(&Tim2PWMHandle, &sConfigPWM, TIM_CHANNEL_2) != HAL_OK){
 8001376:	f002 f81d 	bl	80033b4 <HAL_TIM_PWM_ConfigChannel>
 800137a:	b118      	cbz	r0, 8001384 <BSP_TIM2PWM_Init+0x64>
				  Error_Handler();
 800137c:	212a      	movs	r1, #42	; 0x2a
 800137e:	480a      	ldr	r0, [pc, #40]	; (80013a8 <BSP_TIM2PWM_Init+0x88>)
 8001380:	f7ff f9f8 	bl	8000774 <_Error_Handler>
	}

	sConfigPWM.Pulse = 3000;
 8001384:	f640 33b8 	movw	r3, #3000	; 0xbb8
	if(HAL_TIM_PWM_ConfigChannel(&Tim2PWMHandle, &sConfigPWM, TIM_CHANNEL_3) != HAL_OK){
 8001388:	2208      	movs	r2, #8
 800138a:	4908      	ldr	r1, [pc, #32]	; (80013ac <BSP_TIM2PWM_Init+0x8c>)
 800138c:	4805      	ldr	r0, [pc, #20]	; (80013a4 <BSP_TIM2PWM_Init+0x84>)
	sConfigPWM.Pulse = 3000;
 800138e:	6063      	str	r3, [r4, #4]
	if(HAL_TIM_PWM_ConfigChannel(&Tim2PWMHandle, &sConfigPWM, TIM_CHANNEL_3) != HAL_OK){
 8001390:	f002 f810 	bl	80033b4 <HAL_TIM_PWM_ConfigChannel>
 8001394:	b128      	cbz	r0, 80013a2 <BSP_TIM2PWM_Init+0x82>
					  Error_Handler();
 8001396:	212f      	movs	r1, #47	; 0x2f
 8001398:	4803      	ldr	r0, [pc, #12]	; (80013a8 <BSP_TIM2PWM_Init+0x88>)
	}

}
 800139a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
					  Error_Handler();
 800139e:	f7ff b9e9 	b.w	8000774 <_Error_Handler>
 80013a2:	bd10      	pop	{r4, pc}
 80013a4:	20011248 	.word	0x20011248
 80013a8:	08006681 	.word	0x08006681
 80013ac:	200110fc 	.word	0x200110fc

080013b0 <BSP_TIM4ADC_Init>:
  * @brief	Инициализация таймера выборки сигнала с линейки
  * @reval 	None
  */
void	BSP_TIM4ADC_Init()
{
	Tim4ADCHandle.Instance = TIM4;
 80013b0:	480e      	ldr	r0, [pc, #56]	; (80013ec <BSP_TIM4ADC_Init+0x3c>)
{
 80013b2:	b508      	push	{r3, lr}
	Tim4ADCHandle.Instance = TIM4;
 80013b4:	4b0e      	ldr	r3, [pc, #56]	; (80013f0 <BSP_TIM4ADC_Init+0x40>)
 80013b6:	6003      	str	r3, [r0, #0]

	Tim4ADCHandle.Init.Prescaler     = 0;
	Tim4ADCHandle.Init.Period        = 2995;
 80013b8:	f640 32b3 	movw	r2, #2995	; 0xbb3
	Tim4ADCHandle.Init.Prescaler     = 0;
 80013bc:	2300      	movs	r3, #0
 80013be:	6043      	str	r3, [r0, #4]
	Tim4ADCHandle.Init.Period        = 2995;
 80013c0:	60c2      	str	r2, [r0, #12]
	Tim4ADCHandle.Init.ClockDivision = 0;
 80013c2:	6103      	str	r3, [r0, #16]
	Tim4ADCHandle.Init.CounterMode   = TIM_COUNTERMODE_UP;
 80013c4:	6083      	str	r3, [r0, #8]

	if(HAL_TIM_Base_Init(&Tim4ADCHandle) != HAL_OK){
 80013c6:	f001 ff91 	bl	80032ec <HAL_TIM_Base_Init>
 80013ca:	b118      	cbz	r0, 80013d4 <BSP_TIM4ADC_Init+0x24>
		Error_Handler();
 80013cc:	2158      	movs	r1, #88	; 0x58
 80013ce:	4809      	ldr	r0, [pc, #36]	; (80013f4 <BSP_TIM4ADC_Init+0x44>)
 80013d0:	f7ff f9d0 	bl	8000774 <_Error_Handler>
	}

	if(HAL_TIM_Base_Start_IT(&Tim4ADCHandle) != HAL_OK){
 80013d4:	4805      	ldr	r0, [pc, #20]	; (80013ec <BSP_TIM4ADC_Init+0x3c>)
 80013d6:	f001 fe5f 	bl	8003098 <HAL_TIM_Base_Start_IT>
 80013da:	b128      	cbz	r0, 80013e8 <BSP_TIM4ADC_Init+0x38>
		Error_Handler();
 80013dc:	215c      	movs	r1, #92	; 0x5c
 80013de:	4805      	ldr	r0, [pc, #20]	; (80013f4 <BSP_TIM4ADC_Init+0x44>)
	}
}
 80013e0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		Error_Handler();
 80013e4:	f7ff b9c6 	b.w	8000774 <_Error_Handler>
 80013e8:	bd08      	pop	{r3, pc}
 80013ea:	bf00      	nop
 80013ec:	2001120c 	.word	0x2001120c
 80013f0:	40000800 	.word	0x40000800
 80013f4:	08006681 	.word	0x08006681

080013f8 <BSP_TIM4ADC_Start>:
/**
  * @brief	Запуск таймера
  * @reval 	None
  */
void	BSP_TIM4ADC_Start()
{
 80013f8:	b508      	push	{r3, lr}
	if(HAL_TIM_Base_Start_IT(&Tim4ADCHandle) != HAL_OK){
 80013fa:	4805      	ldr	r0, [pc, #20]	; (8001410 <BSP_TIM4ADC_Start+0x18>)
 80013fc:	f001 fe4c 	bl	8003098 <HAL_TIM_Base_Start_IT>
 8001400:	b128      	cbz	r0, 800140e <BSP_TIM4ADC_Start+0x16>
		Error_Handler();
 8001402:	2167      	movs	r1, #103	; 0x67
 8001404:	4803      	ldr	r0, [pc, #12]	; (8001414 <BSP_TIM4ADC_Start+0x1c>)
	}
}
 8001406:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		Error_Handler();
 800140a:	f7ff b9b3 	b.w	8000774 <_Error_Handler>
 800140e:	bd08      	pop	{r3, pc}
 8001410:	2001120c 	.word	0x2001120c
 8001414:	08006681 	.word	0x08006681

08001418 <BSP_TIM4ADC_Stop>:
/**
  * @brief	Остановка таймера
  * @reval 	None
  */
void	BSP_TIM4ADC_Stop()
{
 8001418:	b508      	push	{r3, lr}
	if(HAL_TIM_Base_Stop_IT(&Tim4ADCHandle) != HAL_OK){
 800141a:	4805      	ldr	r0, [pc, #20]	; (8001430 <BSP_TIM4ADC_Stop+0x18>)
 800141c:	f001 fe47 	bl	80030ae <HAL_TIM_Base_Stop_IT>
 8001420:	b128      	cbz	r0, 800142e <BSP_TIM4ADC_Stop+0x16>
		Error_Handler();
 8001422:	2172      	movs	r1, #114	; 0x72
 8001424:	4803      	ldr	r0, [pc, #12]	; (8001434 <BSP_TIM4ADC_Stop+0x1c>)
	}
}
 8001426:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		Error_Handler();
 800142a:	f7ff b9a3 	b.w	8000774 <_Error_Handler>
 800142e:	bd08      	pop	{r3, pc}
 8001430:	2001120c 	.word	0x2001120c
 8001434:	08006681 	.word	0x08006681

08001438 <BSP_Usb_TxTask>:
	* @brief	Поток передачи байт из очереди в CDC USB
	* @param	argument: параметры потока FreeRTOS 
	* @reval	None
	*/
void	BSP_Usb_TxTask(void const * argument)
{
 8001438:	b570      	push	{r4, r5, r6, lr}
	static tUSBTxPackage	txMsg;
	
	while(1)
	{
		portBASE_TYPE xStatus;
		xStatus=xQueueReceive(usbTxDataQueue, &txMsg, portMAX_DELAY);
 800143a:	4c0d      	ldr	r4, [pc, #52]	; (8001470 <BSP_Usb_TxTask+0x38>)
 800143c:	4e0d      	ldr	r6, [pc, #52]	; (8001474 <BSP_Usb_TxTask+0x3c>)
 800143e:	490c      	ldr	r1, [pc, #48]	; (8001470 <BSP_Usb_TxTask+0x38>)
 8001440:	6830      	ldr	r0, [r6, #0]
 8001442:	2300      	movs	r3, #0
 8001444:	f04f 32ff 	mov.w	r2, #4294967295
 8001448:	f003 ff9e 	bl	8005388 <xQueueGenericReceive>
			if (xStatus == pdPASS){
 800144c:	2801      	cmp	r0, #1
		xStatus=xQueueReceive(usbTxDataQueue, &txMsg, portMAX_DELAY);
 800144e:	4605      	mov	r5, r0
			if (xStatus == pdPASS){
 8001450:	d1f5      	bne.n	800143e <BSP_Usb_TxTask+0x6>
				//int	pPackSize = 0;
				//uint8_t *pPackage = protocol_CreatePackageForOutputStream(txMsg.Event,txMsg.Status,txMsg.DataSize,txMsg.pData,&pPackSize);
				//if(pPackage)
				
					taskENTER_CRITICAL();
 8001452:	f003 fc67 	bl	8004d24 <vPortEnterCritical>
					CDC_Transmit_FS(txMsg.pData,txMsg.Len);
 8001456:	88a1      	ldrh	r1, [r4, #4]
 8001458:	6820      	ldr	r0, [r4, #0]
 800145a:	f002 fdd7 	bl	800400c <CDC_Transmit_FS>
					vPortFree(txMsg.pData);
 800145e:	6820      	ldr	r0, [r4, #0]
 8001460:	f003 fbca 	bl	8004bf8 <vPortFree>
					taskEXIT_CRITICAL();
 8001464:	f003 fc80 	bl	8004d68 <vPortExitCritical>
					osDelay(1);
 8001468:	4628      	mov	r0, r5
 800146a:	f003 fac0 	bl	80049ee <osDelay>
 800146e:	e7e6      	b.n	800143e <BSP_Usb_TxTask+0x6>
 8001470:	20000eb8 	.word	0x20000eb8
 8001474:	2001128c 	.word	0x2001128c

08001478 <BSP_Usb_RxTask>:
	* @brief	Поток приема байт из очереди в CDC USB
	* @param	argument: параметры потока FreeRTOS 
	* @reval	None
	*/
void	BSP_Usb_RxTask(void const * argument)
{
 8001478:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint8_t 	*pPackage = 0;

	while(1)
	{
		portBASE_TYPE xStatus;
		xStatus=xQueueReceive(usbRxDataQueue, &receiveByte, portMAX_DELAY);
 800147a:	4d0d      	ldr	r5, [pc, #52]	; (80014b0 <BSP_Usb_RxTask+0x38>)
 800147c:	4e0d      	ldr	r6, [pc, #52]	; (80014b4 <BSP_Usb_RxTask+0x3c>)

			if (xStatus == pdPASS){
				pPackage = Protocol_GetPacketFromStream(usbRxBuf,USB_RX_BUF_SIZE,&UsbBufInd,receiveByte,&sPackage);
 800147e:	4c0e      	ldr	r4, [pc, #56]	; (80014b8 <BSP_Usb_RxTask+0x40>)
		xStatus=xQueueReceive(usbRxDataQueue, &receiveByte, portMAX_DELAY);
 8001480:	490b      	ldr	r1, [pc, #44]	; (80014b0 <BSP_Usb_RxTask+0x38>)
 8001482:	6830      	ldr	r0, [r6, #0]
 8001484:	2300      	movs	r3, #0
 8001486:	f04f 32ff 	mov.w	r2, #4294967295
 800148a:	f003 ff7d 	bl	8005388 <xQueueGenericReceive>
			if (xStatus == pdPASS){
 800148e:	2801      	cmp	r0, #1
 8001490:	d1f6      	bne.n	8001480 <BSP_Usb_RxTask+0x8>
				pPackage = Protocol_GetPacketFromStream(usbRxBuf,USB_RX_BUF_SIZE,&UsbBufInd,receiveByte,&sPackage);
 8001492:	aa03      	add	r2, sp, #12
 8001494:	9200      	str	r2, [sp, #0]
 8001496:	782b      	ldrb	r3, [r5, #0]
 8001498:	4a07      	ldr	r2, [pc, #28]	; (80014b8 <BSP_Usb_RxTask+0x40>)
 800149a:	4808      	ldr	r0, [pc, #32]	; (80014bc <BSP_Usb_RxTask+0x44>)
 800149c:	2140      	movs	r1, #64	; 0x40
 800149e:	f7ff fa37 	bl	8000910 <Protocol_GetPacketFromStream>
					if(pPackage){
 80014a2:	2800      	cmp	r0, #0
 80014a4:	d0ec      	beq.n	8001480 <BSP_Usb_RxTask+0x8>
						UsbBufInd = 0;
 80014a6:	2300      	movs	r3, #0
 80014a8:	6023      	str	r3, [r4, #0]
						Protocol_RxPackageAnalysis(pPackage);
 80014aa:	f7ff faf7 	bl	8000a9c <Protocol_RxPackageAnalysis>
 80014ae:	e7e7      	b.n	8001480 <BSP_Usb_RxTask+0x8>
 80014b0:	20000eb4 	.word	0x20000eb4
 80014b4:	20011288 	.word	0x20011288
 80014b8:	20000eb0 	.word	0x20000eb0
 80014bc:	20000ec8 	.word	0x20000ec8

080014c0 <BSP_Usb_Init>:
{
 80014c0:	b5f0      	push	{r4, r5, r6, r7, lr}
	UsbBufInd= 0;
 80014c2:	4b19      	ldr	r3, [pc, #100]	; (8001528 <BSP_Usb_Init+0x68>)
	usbTxDataQueue = xQueueCreate(USB_TX_QUEUE_LEN, sizeof(tUSBTxPackage));
 80014c4:	4c19      	ldr	r4, [pc, #100]	; (800152c <BSP_Usb_Init+0x6c>)
	UsbBufInd= 0;
 80014c6:	2700      	movs	r7, #0
{
 80014c8:	b08b      	sub	sp, #44	; 0x2c
	usbTxDataQueue = xQueueCreate(USB_TX_QUEUE_LEN, sizeof(tUSBTxPackage));
 80014ca:	463a      	mov	r2, r7
 80014cc:	2108      	movs	r1, #8
 80014ce:	2010      	movs	r0, #16
	UsbBufInd= 0;
 80014d0:	601f      	str	r7, [r3, #0]
	usbTxDataQueue = xQueueCreate(USB_TX_QUEUE_LEN, sizeof(tUSBTxPackage));
 80014d2:	f003 fe1d 	bl	8005110 <xQueueGenericCreate>
	usbRxDataQueue = xQueueCreate(USB_RX_QUEUE_LEN, sizeof(uint8_t));
 80014d6:	463a      	mov	r2, r7
	usbTxDataQueue = xQueueCreate(USB_TX_QUEUE_LEN, sizeof(tUSBTxPackage));
 80014d8:	6020      	str	r0, [r4, #0]
	usbRxDataQueue = xQueueCreate(USB_RX_QUEUE_LEN, sizeof(uint8_t));
 80014da:	2101      	movs	r1, #1
 80014dc:	2040      	movs	r0, #64	; 0x40
 80014de:	f003 fe17 	bl	8005110 <xQueueGenericCreate>
 80014e2:	4b13      	ldr	r3, [pc, #76]	; (8001530 <BSP_Usb_Init+0x70>)
	vQueueAddToRegistry(usbTxDataQueue,"usbTxDataQueue");
 80014e4:	4913      	ldr	r1, [pc, #76]	; (8001534 <BSP_Usb_Init+0x74>)
	usbRxDataQueue = xQueueCreate(USB_RX_QUEUE_LEN, sizeof(uint8_t));
 80014e6:	6018      	str	r0, [r3, #0]
	vQueueAddToRegistry(usbTxDataQueue,"usbTxDataQueue");
 80014e8:	6820      	ldr	r0, [r4, #0]
	osThreadDef(usbTxTask, BSP_Usb_TxTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE + 0x100);
 80014ea:	4c13      	ldr	r4, [pc, #76]	; (8001538 <BSP_Usb_Init+0x78>)
 80014ec:	4626      	mov	r6, r4
	vQueueAddToRegistry(usbTxDataQueue,"usbTxDataQueue");
 80014ee:	f004 f80f 	bl	8005510 <vQueueAddToRegistry>
	osThreadDef(usbTxTask, BSP_Usb_TxTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE + 0x100);
 80014f2:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80014f4:	466d      	mov	r5, sp
 80014f6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014f8:	6833      	ldr	r3, [r6, #0]
 80014fa:	602b      	str	r3, [r5, #0]
 	usbTaskTxHandle = osThreadCreate(osThread(usbTxTask), NULL);
 80014fc:	4639      	mov	r1, r7
 80014fe:	4668      	mov	r0, sp
 8001500:	f003 fa5d 	bl	80049be <osThreadCreate>
 8001504:	4b0d      	ldr	r3, [pc, #52]	; (800153c <BSP_Usb_Init+0x7c>)
	osThreadDef(usbRxTask, BSP_Usb_RxTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE + 0x100);
 8001506:	3414      	adds	r4, #20
 	usbTaskTxHandle = osThreadCreate(osThread(usbTxTask), NULL);
 8001508:	6018      	str	r0, [r3, #0]
	osThreadDef(usbRxTask, BSP_Usb_RxTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE + 0x100);
 800150a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800150c:	ad05      	add	r5, sp, #20
 800150e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001510:	6823      	ldr	r3, [r4, #0]
 8001512:	602b      	str	r3, [r5, #0]
	usbTaskRxHandle = osThreadCreate(osThread(usbRxTask), NULL);
 8001514:	4639      	mov	r1, r7
 8001516:	a805      	add	r0, sp, #20
 8001518:	f003 fa51 	bl	80049be <osThreadCreate>
 800151c:	4b08      	ldr	r3, [pc, #32]	; (8001540 <BSP_Usb_Init+0x80>)
 800151e:	6018      	str	r0, [r3, #0]
	MX_USB_DEVICE_Init();
 8001520:	f002 fd2c 	bl	8003f7c <MX_USB_DEVICE_Init>
}
 8001524:	b00b      	add	sp, #44	; 0x2c
 8001526:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001528:	20000eb0 	.word	0x20000eb0
 800152c:	2001128c 	.word	0x2001128c
 8001530:	20011288 	.word	0x20011288
 8001534:	080066a1 	.word	0x080066a1
 8001538:	080065f0 	.word	0x080065f0
 800153c:	20011290 	.word	0x20011290
 8001540:	20011284 	.word	0x20011284

08001544 <BSP_Usb_ReceiveCallback>:
	* @param	pBuf: указатель на буфер принятых данных
	* @param	pLen: указатель на количество принятых байт в буфер
	* @reval 	None
	*/
void BSP_Usb_ReceiveCallback(uint8_t* Buf, uint32_t *Len)
{
 8001544:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
	static portBASE_TYPE xHigherPriorityTaskWoken;
	xHigherPriorityTaskWoken = pdFALSE;
 8001548:	4c13      	ldr	r4, [pc, #76]	; (8001598 <BSP_Usb_ReceiveCallback+0x54>)

	for(int i = 0;i<*Len;i++)
	{
		uint8_t DataReceive = *(Buf + i*sizeof(int8_t));
		xQueueSendToBackFromISR(usbRxDataQueue, &DataReceive, &xHigherPriorityTaskWoken);
 800154a:	f8df 8054 	ldr.w	r8, [pc, #84]	; 80015a0 <BSP_Usb_ReceiveCallback+0x5c>
	xHigherPriorityTaskWoken = pdFALSE;
 800154e:	2300      	movs	r3, #0
{
 8001550:	4606      	mov	r6, r0
 8001552:	460f      	mov	r7, r1
	xHigherPriorityTaskWoken = pdFALSE;
 8001554:	6023      	str	r3, [r4, #0]
	for(int i = 0;i<*Len;i++)
 8001556:	4605      	mov	r5, r0
		xQueueSendToBackFromISR(usbRxDataQueue, &DataReceive, &xHigherPriorityTaskWoken);
 8001558:	46a1      	mov	r9, r4
	for(int i = 0;i<*Len;i++)
 800155a:	683a      	ldr	r2, [r7, #0]
 800155c:	1bab      	subs	r3, r5, r6
 800155e:	429a      	cmp	r2, r3
 8001560:	d80c      	bhi.n	800157c <BSP_Usb_ReceiveCallback+0x38>
	}
	if (xHigherPriorityTaskWoken != pdFALSE) {
 8001562:	6823      	ldr	r3, [r4, #0]
 8001564:	b13b      	cbz	r3, 8001576 <BSP_Usb_ReceiveCallback+0x32>
	   portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
 8001566:	4b0d      	ldr	r3, [pc, #52]	; (800159c <BSP_Usb_ReceiveCallback+0x58>)
 8001568:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800156c:	601a      	str	r2, [r3, #0]
 800156e:	f3bf 8f4f 	dsb	sy
 8001572:	f3bf 8f6f 	isb	sy
	 }
}
 8001576:	b003      	add	sp, #12
 8001578:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		uint8_t DataReceive = *(Buf + i*sizeof(int8_t));
 800157c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8001580:	f88d 3007 	strb.w	r3, [sp, #7]
		xQueueSendToBackFromISR(usbRxDataQueue, &DataReceive, &xHigherPriorityTaskWoken);
 8001584:	464a      	mov	r2, r9
 8001586:	2300      	movs	r3, #0
 8001588:	f10d 0107 	add.w	r1, sp, #7
 800158c:	f8d8 0000 	ldr.w	r0, [r8]
 8001590:	f003 fe98 	bl	80052c4 <xQueueGenericSendFromISR>
 8001594:	e7e1      	b.n	800155a <BSP_Usb_ReceiveCallback+0x16>
 8001596:	bf00      	nop
 8001598:	20000f08 	.word	0x20000f08
 800159c:	e000ed04 	.word	0xe000ed04
 80015a0:	20011288 	.word	0x20011288

080015a4 <BSP_Usb_SendPackage>:
	* @param	pData: указатель на буфер передаваемых данных
	* @param	Len: размер передаваемого буфера
	* @reval 	None
	*/
void BSP_Usb_SendPackage(uint8_t	*pData,uint16_t	Len)
{
 80015a4:	b410      	push	{r4}
	static tUSBTxPackage	txMsg;
		
	txMsg.pData = pData;
 80015a6:	4c06      	ldr	r4, [pc, #24]	; (80015c0 <BSP_Usb_SendPackage+0x1c>)
 80015a8:	6020      	str	r0, [r4, #0]
	txMsg.Len = Len;
	
	xQueueSendToBack(usbTxDataQueue,&txMsg,0);
 80015aa:	4806      	ldr	r0, [pc, #24]	; (80015c4 <BSP_Usb_SendPackage+0x20>)
	txMsg.Len = Len;
 80015ac:	80a1      	strh	r1, [r4, #4]
	xQueueSendToBack(usbTxDataQueue,&txMsg,0);
 80015ae:	2300      	movs	r3, #0
 80015b0:	4621      	mov	r1, r4
 80015b2:	461a      	mov	r2, r3
 80015b4:	6800      	ldr	r0, [r0, #0]
}
 80015b6:	f85d 4b04 	ldr.w	r4, [sp], #4
	xQueueSendToBack(usbTxDataQueue,&txMsg,0);
 80015ba:	f003 bdcd 	b.w	8005158 <xQueueGenericSend>
 80015be:	bf00      	nop
 80015c0:	20000ec0 	.word	0x20000ec0
 80015c4:	2001128c 	.word	0x2001128c

080015c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015c8:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80015ca:	4b0b      	ldr	r3, [pc, #44]	; (80015f8 <HAL_Init+0x30>)
 80015cc:	681a      	ldr	r2, [r3, #0]
 80015ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80015d2:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80015d4:	681a      	ldr	r2, [r3, #0]
 80015d6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80015da:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015dc:	681a      	ldr	r2, [r3, #0]
 80015de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80015e2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015e4:	2003      	movs	r0, #3
 80015e6:	f000 fac5 	bl	8001b74 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015ea:	2000      	movs	r0, #0
 80015ec:	f7ff fc18 	bl	8000e20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015f0:	f7ff fa79 	bl	8000ae6 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 80015f4:	2000      	movs	r0, #0
 80015f6:	bd08      	pop	{r3, pc}
 80015f8:	40023c00 	.word	0x40023c00

080015fc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80015fc:	4a03      	ldr	r2, [pc, #12]	; (800160c <HAL_IncTick+0x10>)
 80015fe:	4b04      	ldr	r3, [pc, #16]	; (8001610 <HAL_IncTick+0x14>)
 8001600:	6811      	ldr	r1, [r2, #0]
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	440b      	add	r3, r1
 8001606:	6013      	str	r3, [r2, #0]
 8001608:	4770      	bx	lr
 800160a:	bf00      	nop
 800160c:	20011294 	.word	0x20011294
 8001610:	20000004 	.word	0x20000004

08001614 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001614:	4b01      	ldr	r3, [pc, #4]	; (800161c <HAL_GetTick+0x8>)
 8001616:	6818      	ldr	r0, [r3, #0]
}
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop
 800161c:	20011294 	.word	0x20011294

08001620 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001620:	b538      	push	{r3, r4, r5, lr}
 8001622:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001624:	f7ff fff6 	bl	8001614 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001628:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800162a:	bf1c      	itt	ne
 800162c:	4b05      	ldrne	r3, [pc, #20]	; (8001644 <HAL_Delay+0x24>)
 800162e:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8001630:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8001632:	bf18      	it	ne
 8001634:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001636:	f7ff ffed 	bl	8001614 <HAL_GetTick>
 800163a:	1b40      	subs	r0, r0, r5
 800163c:	4284      	cmp	r4, r0
 800163e:	d8fa      	bhi.n	8001636 <HAL_Delay+0x16>
  {
  }
}
 8001640:	bd38      	pop	{r3, r4, r5, pc}
 8001642:	bf00      	nop
 8001644:	20000004 	.word	0x20000004

08001648 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001648:	b510      	push	{r4, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 800164a:	4604      	mov	r4, r0
 800164c:	2800      	cmp	r0, #0
 800164e:	f000 8099 	beq.w	8001784 <HAL_ADC_Init+0x13c>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001652:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001654:	b923      	cbnz	r3, 8001660 <HAL_ADC_Init+0x18>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001656:	6443      	str	r3, [r0, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001658:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800165c:	f7ff fb10 	bl	8000c80 <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001660:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001662:	06db      	lsls	r3, r3, #27
 8001664:	f100 808c 	bmi.w	8001780 <HAL_ADC_Init+0x138>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001668:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800166a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800166e:	f023 0302 	bic.w	r3, r3, #2
 8001672:	f043 0302 	orr.w	r3, r3, #2
 8001676:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001678:	4b43      	ldr	r3, [pc, #268]	; (8001788 <HAL_ADC_Init+0x140>)
 800167a:	685a      	ldr	r2, [r3, #4]
 800167c:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001680:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001682:	685a      	ldr	r2, [r3, #4]
 8001684:	6861      	ldr	r1, [r4, #4]
 8001686:	430a      	orrs	r2, r1
 8001688:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800168a:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800168c:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800168e:	685a      	ldr	r2, [r3, #4]
 8001690:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001694:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001696:	685a      	ldr	r2, [r3, #4]
 8001698:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800169c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800169e:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80016a0:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80016a2:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80016a6:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80016a8:	685a      	ldr	r2, [r3, #4]
 80016aa:	430a      	orrs	r2, r1
 80016ac:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80016ae:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80016b0:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80016b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80016b6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80016b8:	689a      	ldr	r2, [r3, #8]
 80016ba:	430a      	orrs	r2, r1
 80016bc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80016be:	4933      	ldr	r1, [pc, #204]	; (800178c <HAL_ADC_Init+0x144>)
 80016c0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80016c2:	428a      	cmp	r2, r1
 80016c4:	d050      	beq.n	8001768 <HAL_ADC_Init+0x120>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80016c6:	6899      	ldr	r1, [r3, #8]
 80016c8:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 80016cc:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80016ce:	6899      	ldr	r1, [r3, #8]
 80016d0:	430a      	orrs	r2, r1
 80016d2:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80016d4:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80016d6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80016d8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80016dc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80016de:	689a      	ldr	r2, [r3, #8]
 80016e0:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80016e2:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80016e4:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 80016e6:	69a1      	ldr	r1, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80016e8:	f022 0202 	bic.w	r2, r2, #2
 80016ec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 80016ee:	689a      	ldr	r2, [r3, #8]
 80016f0:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 80016f4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80016f6:	6a22      	ldr	r2, [r4, #32]
 80016f8:	2a00      	cmp	r2, #0
 80016fa:	d03d      	beq.n	8001778 <HAL_ADC_Init+0x130>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80016fc:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80016fe:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001700:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001704:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001706:	685a      	ldr	r2, [r3, #4]
 8001708:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800170c:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800170e:	685a      	ldr	r2, [r3, #4]
 8001710:	3901      	subs	r1, #1
 8001712:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001716:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001718:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800171a:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800171c:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001720:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001722:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001724:	3901      	subs	r1, #1
 8001726:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 800172a:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800172c:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 800172e:	6b21      	ldr	r1, [r4, #48]	; 0x30
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001730:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001734:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8001736:	689a      	ldr	r2, [r3, #8]
 8001738:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 800173c:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800173e:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001740:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001742:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001746:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001748:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 800174a:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800174c:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8001750:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8001752:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8001754:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001756:	f023 0303 	bic.w	r3, r3, #3
 800175a:	f043 0301 	orr.w	r3, r3, #1
 800175e:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8001760:	2300      	movs	r3, #0
 8001762:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 8001766:	bd10      	pop	{r4, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001768:	689a      	ldr	r2, [r3, #8]
 800176a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800176e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001770:	689a      	ldr	r2, [r3, #8]
 8001772:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001776:	e7b4      	b.n	80016e2 <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001778:	685a      	ldr	r2, [r3, #4]
 800177a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800177e:	e7ca      	b.n	8001716 <HAL_ADC_Init+0xce>
    tmp_hal_status = HAL_ERROR;
 8001780:	2001      	movs	r0, #1
 8001782:	e7ed      	b.n	8001760 <HAL_ADC_Init+0x118>
    return HAL_ERROR;
 8001784:	2001      	movs	r0, #1
}
 8001786:	bd10      	pop	{r4, pc}
 8001788:	40012300 	.word	0x40012300
 800178c:	0f000001 	.word	0x0f000001

08001790 <HAL_ADC_Start_DMA>:
{
 8001790:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001792:	4613      	mov	r3, r2
  __IO uint32_t counter = 0U;
 8001794:	2200      	movs	r2, #0
 8001796:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8001798:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 800179c:	2a01      	cmp	r2, #1
{
 800179e:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80017a0:	d065      	beq.n	800186e <HAL_ADC_Start_DMA+0xde>
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80017a2:	6805      	ldr	r5, [r0, #0]
  __HAL_LOCK(hadc);
 80017a4:	2201      	movs	r2, #1
 80017a6:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80017aa:	68aa      	ldr	r2, [r5, #8]
 80017ac:	07d2      	lsls	r2, r2, #31
 80017ae:	d505      	bpl.n	80017bc <HAL_ADC_Start_DMA+0x2c>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80017b0:	68aa      	ldr	r2, [r5, #8]
 80017b2:	07d0      	lsls	r0, r2, #31
 80017b4:	d415      	bmi.n	80017e2 <HAL_ADC_Start_DMA+0x52>
  return HAL_OK;
 80017b6:	2000      	movs	r0, #0
}
 80017b8:	b003      	add	sp, #12
 80017ba:	bd30      	pop	{r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 80017bc:	68aa      	ldr	r2, [r5, #8]
 80017be:	f042 0201 	orr.w	r2, r2, #1
 80017c2:	60aa      	str	r2, [r5, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80017c4:	4a2b      	ldr	r2, [pc, #172]	; (8001874 <HAL_ADC_Start_DMA+0xe4>)
 80017c6:	6810      	ldr	r0, [r2, #0]
 80017c8:	4a2b      	ldr	r2, [pc, #172]	; (8001878 <HAL_ADC_Start_DMA+0xe8>)
 80017ca:	fbb0 f0f2 	udiv	r0, r0, r2
 80017ce:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80017d2:	9001      	str	r0, [sp, #4]
    while(counter != 0U)
 80017d4:	9a01      	ldr	r2, [sp, #4]
 80017d6:	2a00      	cmp	r2, #0
 80017d8:	d0ea      	beq.n	80017b0 <HAL_ADC_Start_DMA+0x20>
      counter--;
 80017da:	9a01      	ldr	r2, [sp, #4]
 80017dc:	3a01      	subs	r2, #1
 80017de:	9201      	str	r2, [sp, #4]
 80017e0:	e7f8      	b.n	80017d4 <HAL_ADC_Start_DMA+0x44>
    ADC_STATE_CLR_SET(hadc->State,
 80017e2:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80017e4:	f420 60e0 	bic.w	r0, r0, #1792	; 0x700
 80017e8:	f020 0001 	bic.w	r0, r0, #1
 80017ec:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 80017f0:	6420      	str	r0, [r4, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80017f2:	686a      	ldr	r2, [r5, #4]
 80017f4:	0552      	lsls	r2, r2, #21
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80017f6:	bf41      	itttt	mi
 80017f8:	6c20      	ldrmi	r0, [r4, #64]	; 0x40
 80017fa:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 80017fe:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 8001802:	6420      	strmi	r0, [r4, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001804:	6c22      	ldr	r2, [r4, #64]	; 0x40
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001806:	6ba0      	ldr	r0, [r4, #56]	; 0x38
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001808:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800180c:	bf1c      	itt	ne
 800180e:	6c62      	ldrne	r2, [r4, #68]	; 0x44
 8001810:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8001814:	6462      	str	r2, [r4, #68]	; 0x44
    __HAL_UNLOCK(hadc);   
 8001816:	2200      	movs	r2, #0
 8001818:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800181c:	4a17      	ldr	r2, [pc, #92]	; (800187c <HAL_ADC_Start_DMA+0xec>)
 800181e:	63c2      	str	r2, [r0, #60]	; 0x3c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001820:	4a17      	ldr	r2, [pc, #92]	; (8001880 <HAL_ADC_Start_DMA+0xf0>)
 8001822:	6402      	str	r2, [r0, #64]	; 0x40
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001824:	4a17      	ldr	r2, [pc, #92]	; (8001884 <HAL_ADC_Start_DMA+0xf4>)
 8001826:	64c2      	str	r2, [r0, #76]	; 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001828:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800182c:	602a      	str	r2, [r5, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800182e:	686a      	ldr	r2, [r5, #4]
 8001830:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001834:	606a      	str	r2, [r5, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001836:	68aa      	ldr	r2, [r5, #8]
 8001838:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800183c:	60aa      	str	r2, [r5, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800183e:	460a      	mov	r2, r1
 8001840:	f105 014c 	add.w	r1, r5, #76	; 0x4c
 8001844:	f000 fa9e 	bl	8001d84 <HAL_DMA_Start_IT>
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001848:	4b0f      	ldr	r3, [pc, #60]	; (8001888 <HAL_ADC_Start_DMA+0xf8>)
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	f013 0f1f 	tst.w	r3, #31
 8001850:	6823      	ldr	r3, [r4, #0]
 8001852:	d108      	bne.n	8001866 <HAL_ADC_Start_DMA+0xd6>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001854:	6898      	ldr	r0, [r3, #8]
 8001856:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 800185a:	d1ac      	bne.n	80017b6 <HAL_ADC_Start_DMA+0x26>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800185c:	689a      	ldr	r2, [r3, #8]
 800185e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001862:	609a      	str	r2, [r3, #8]
 8001864:	e7a8      	b.n	80017b8 <HAL_ADC_Start_DMA+0x28>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001866:	4a09      	ldr	r2, [pc, #36]	; (800188c <HAL_ADC_Start_DMA+0xfc>)
 8001868:	4293      	cmp	r3, r2
 800186a:	d1a4      	bne.n	80017b6 <HAL_ADC_Start_DMA+0x26>
 800186c:	e7f2      	b.n	8001854 <HAL_ADC_Start_DMA+0xc4>
  __HAL_LOCK(hadc);
 800186e:	2002      	movs	r0, #2
 8001870:	e7a2      	b.n	80017b8 <HAL_ADC_Start_DMA+0x28>
 8001872:	bf00      	nop
 8001874:	20000000 	.word	0x20000000
 8001878:	000f4240 	.word	0x000f4240
 800187c:	08001891 	.word	0x08001891
 8001880:	080018f3 	.word	0x080018f3
 8001884:	08001a29 	.word	0x08001a29
 8001888:	40012300 	.word	0x40012300
 800188c:	40012000 	.word	0x40012000

08001890 <ADC_DMAConvCplt>:
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001890:	6b83      	ldr	r3, [r0, #56]	; 0x38
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001892:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001894:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 8001898:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800189a:	d124      	bne.n	80018e6 <ADC_DMAConvCplt+0x56>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800189c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800189e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80018a2:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	6891      	ldr	r1, [r2, #8]
 80018a8:	f011 5f40 	tst.w	r1, #805306368	; 0x30000000
 80018ac:	d117      	bne.n	80018de <ADC_DMAConvCplt+0x4e>
 80018ae:	6999      	ldr	r1, [r3, #24]
 80018b0:	b9a9      	cbnz	r1, 80018de <ADC_DMAConvCplt+0x4e>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80018b2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80018b4:	f411 0f70 	tst.w	r1, #15728640	; 0xf00000
 80018b8:	d002      	beq.n	80018c0 <ADC_DMAConvCplt+0x30>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80018ba:	6891      	ldr	r1, [r2, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80018bc:	0549      	lsls	r1, r1, #21
 80018be:	d40e      	bmi.n	80018de <ADC_DMAConvCplt+0x4e>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80018c0:	6851      	ldr	r1, [r2, #4]
 80018c2:	f021 0120 	bic.w	r1, r1, #32
 80018c6:	6051      	str	r1, [r2, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80018c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80018ca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80018ce:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80018d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80018d2:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80018d4:	bf5e      	ittt	pl
 80018d6:	6c1a      	ldrpl	r2, [r3, #64]	; 0x40
 80018d8:	f042 0201 	orrpl.w	r2, r2, #1
 80018dc:	641a      	strpl	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc);
 80018de:	4618      	mov	r0, r3
 80018e0:	f7ff fd14 	bl	800130c <HAL_ADC_ConvCpltCallback>
 80018e4:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80018e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  }
}
 80018e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80018ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ee:	4718      	bx	r3

080018f0 <HAL_ADC_ConvHalfCpltCallback>:
 80018f0:	4770      	bx	lr

080018f2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80018f2:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  /* Conversion complete callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 80018f4:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80018f6:	f7ff fffb 	bl	80018f0 <HAL_ADC_ConvHalfCpltCallback>
 80018fa:	bd08      	pop	{r3, pc}

080018fc <HAL_ADC_LevelOutOfWindowCallback>:
 80018fc:	4770      	bx	lr

080018fe <HAL_ADC_ErrorCallback>:
{
 80018fe:	4770      	bx	lr

08001900 <HAL_ADC_IRQHandler>:
{
 8001900:	b538      	push	{r3, r4, r5, lr}
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8001902:	6803      	ldr	r3, [r0, #0]
 8001904:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8001906:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 8001908:	078d      	lsls	r5, r1, #30
{
 800190a:	4604      	mov	r4, r0
  if(tmp1 && tmp2)
 800190c:	d52b      	bpl.n	8001966 <HAL_ADC_IRQHandler+0x66>
 800190e:	0690      	lsls	r0, r2, #26
 8001910:	d529      	bpl.n	8001966 <HAL_ADC_IRQHandler+0x66>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001912:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001914:	06d1      	lsls	r1, r2, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001916:	bf5e      	ittt	pl
 8001918:	6c22      	ldrpl	r2, [r4, #64]	; 0x40
 800191a:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 800191e:	6422      	strpl	r2, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001920:	689a      	ldr	r2, [r3, #8]
 8001922:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8001926:	d117      	bne.n	8001958 <HAL_ADC_IRQHandler+0x58>
 8001928:	69a2      	ldr	r2, [r4, #24]
 800192a:	b9aa      	cbnz	r2, 8001958 <HAL_ADC_IRQHandler+0x58>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800192c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800192e:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 8001932:	d002      	beq.n	800193a <HAL_ADC_IRQHandler+0x3a>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001934:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001936:	0552      	lsls	r2, r2, #21
 8001938:	d40e      	bmi.n	8001958 <HAL_ADC_IRQHandler+0x58>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800193a:	685a      	ldr	r2, [r3, #4]
 800193c:	f022 0220 	bic.w	r2, r2, #32
 8001940:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001942:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001944:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001948:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800194a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800194c:	04db      	lsls	r3, r3, #19
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800194e:	bf5e      	ittt	pl
 8001950:	6c23      	ldrpl	r3, [r4, #64]	; 0x40
 8001952:	f043 0301 	orrpl.w	r3, r3, #1
 8001956:	6423      	strpl	r3, [r4, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 8001958:	4620      	mov	r0, r4
 800195a:	f7ff fcd7 	bl	800130c <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800195e:	6823      	ldr	r3, [r4, #0]
 8001960:	f06f 0212 	mvn.w	r2, #18
 8001964:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8001966:	6823      	ldr	r3, [r4, #0]
 8001968:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800196a:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 800196c:	074d      	lsls	r5, r1, #29
 800196e:	d532      	bpl.n	80019d6 <HAL_ADC_IRQHandler+0xd6>
 8001970:	0610      	lsls	r0, r2, #24
 8001972:	d530      	bpl.n	80019d6 <HAL_ADC_IRQHandler+0xd6>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001974:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001976:	06d1      	lsls	r1, r2, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001978:	bf5e      	ittt	pl
 800197a:	6c22      	ldrpl	r2, [r4, #64]	; 0x40
 800197c:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 8001980:	6422      	strpl	r2, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001982:	689a      	ldr	r2, [r3, #8]
 8001984:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8001988:	d11e      	bne.n	80019c8 <HAL_ADC_IRQHandler+0xc8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800198a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800198c:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8001990:	d002      	beq.n	8001998 <HAL_ADC_IRQHandler+0x98>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001992:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001994:	0552      	lsls	r2, r2, #21
 8001996:	d417      	bmi.n	80019c8 <HAL_ADC_IRQHandler+0xc8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001998:	685a      	ldr	r2, [r3, #4]
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800199a:	0555      	lsls	r5, r2, #21
 800199c:	d414      	bmi.n	80019c8 <HAL_ADC_IRQHandler+0xc8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800199e:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80019a0:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 80019a4:	d110      	bne.n	80019c8 <HAL_ADC_IRQHandler+0xc8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80019a6:	69a2      	ldr	r2, [r4, #24]
 80019a8:	b972      	cbnz	r2, 80019c8 <HAL_ADC_IRQHandler+0xc8>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80019aa:	685a      	ldr	r2, [r3, #4]
 80019ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80019b0:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80019b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80019b4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80019b8:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80019ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80019bc:	05d8      	lsls	r0, r3, #23
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80019be:	bf5e      	ittt	pl
 80019c0:	6c23      	ldrpl	r3, [r4, #64]	; 0x40
 80019c2:	f043 0301 	orrpl.w	r3, r3, #1
 80019c6:	6423      	strpl	r3, [r4, #64]	; 0x40
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80019c8:	4620      	mov	r0, r4
 80019ca:	f000 f8d1 	bl	8001b70 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80019ce:	6823      	ldr	r3, [r4, #0]
 80019d0:	f06f 020c 	mvn.w	r2, #12
 80019d4:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80019d6:	6823      	ldr	r3, [r4, #0]
 80019d8:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 80019da:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 80019dc:	07c9      	lsls	r1, r1, #31
 80019de:	d50f      	bpl.n	8001a00 <HAL_ADC_IRQHandler+0x100>
 80019e0:	0655      	lsls	r5, r2, #25
 80019e2:	d50d      	bpl.n	8001a00 <HAL_ADC_IRQHandler+0x100>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	07d8      	lsls	r0, r3, #31
 80019e8:	d50a      	bpl.n	8001a00 <HAL_ADC_IRQHandler+0x100>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80019ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80019ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019f0:	6423      	str	r3, [r4, #64]	; 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80019f2:	4620      	mov	r0, r4
 80019f4:	f7ff ff82 	bl	80018fc <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80019f8:	6823      	ldr	r3, [r4, #0]
 80019fa:	f06f 0201 	mvn.w	r2, #1
 80019fe:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8001a00:	6823      	ldr	r3, [r4, #0]
 8001a02:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8001a04:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 8001a06:	0689      	lsls	r1, r1, #26
 8001a08:	d50d      	bpl.n	8001a26 <HAL_ADC_IRQHandler+0x126>
 8001a0a:	0152      	lsls	r2, r2, #5
 8001a0c:	d50b      	bpl.n	8001a26 <HAL_ADC_IRQHandler+0x126>
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001a0e:	6c62      	ldr	r2, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001a10:	f06f 0520 	mvn.w	r5, #32
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001a14:	f042 0202 	orr.w	r2, r2, #2
 8001a18:	6462      	str	r2, [r4, #68]	; 0x44
    HAL_ADC_ErrorCallback(hadc);
 8001a1a:	4620      	mov	r0, r4
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001a1c:	601d      	str	r5, [r3, #0]
    HAL_ADC_ErrorCallback(hadc);
 8001a1e:	f7ff ff6e 	bl	80018fe <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001a22:	6823      	ldr	r3, [r4, #0]
 8001a24:	601d      	str	r5, [r3, #0]
 8001a26:	bd38      	pop	{r3, r4, r5, pc}

08001a28 <ADC_DMAError>:
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001a28:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8001a2a:	b508      	push	{r3, lr}
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001a2c:	2340      	movs	r3, #64	; 0x40
 8001a2e:	6403      	str	r3, [r0, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001a30:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001a32:	f043 0304 	orr.w	r3, r3, #4
 8001a36:	6443      	str	r3, [r0, #68]	; 0x44
  HAL_ADC_ErrorCallback(hadc); 
 8001a38:	f7ff ff61 	bl	80018fe <HAL_ADC_ErrorCallback>
 8001a3c:	bd08      	pop	{r3, pc}
	...

08001a40 <HAL_ADC_ConfigChannel>:
{
 8001a40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 8001a42:	2300      	movs	r3, #0
 8001a44:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001a46:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d06a      	beq.n	8001b24 <HAL_ADC_ConfigChannel+0xe4>
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001a4e:	680d      	ldr	r5, [r1, #0]
 8001a50:	6804      	ldr	r4, [r0, #0]
 8001a52:	688a      	ldr	r2, [r1, #8]
  __HAL_LOCK(hadc);
 8001a54:	2301      	movs	r3, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001a56:	2d09      	cmp	r5, #9
  __HAL_LOCK(hadc);
 8001a58:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 8001a5c:	b2ae      	uxth	r6, r5
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001a5e:	d92a      	bls.n	8001ab6 <HAL_ADC_ConfigChannel+0x76>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001a60:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 8001a64:	68e7      	ldr	r7, [r4, #12]
 8001a66:	3b1e      	subs	r3, #30
 8001a68:	f04f 0e07 	mov.w	lr, #7
 8001a6c:	fa0e fe03 	lsl.w	lr, lr, r3
 8001a70:	ea27 070e 	bic.w	r7, r7, lr
 8001a74:	60e7      	str	r7, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001a76:	68e7      	ldr	r7, [r4, #12]
 8001a78:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7c:	433b      	orrs	r3, r7
 8001a7e:	60e3      	str	r3, [r4, #12]
  if (sConfig->Rank < 7U)
 8001a80:	684a      	ldr	r2, [r1, #4]
 8001a82:	2a06      	cmp	r2, #6
 8001a84:	ea4f 0382 	mov.w	r3, r2, lsl #2
 8001a88:	d825      	bhi.n	8001ad6 <HAL_ADC_ConfigChannel+0x96>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001a8a:	4413      	add	r3, r2
 8001a8c:	6b67      	ldr	r7, [r4, #52]	; 0x34
 8001a8e:	1f59      	subs	r1, r3, #5
 8001a90:	231f      	movs	r3, #31
 8001a92:	408b      	lsls	r3, r1
 8001a94:	ea27 0303 	bic.w	r3, r7, r3
 8001a98:	6363      	str	r3, [r4, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001a9a:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001a9c:	fa06 f101 	lsl.w	r1, r6, r1
 8001aa0:	4311      	orrs	r1, r2
 8001aa2:	6361      	str	r1, [r4, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001aa4:	4b2d      	ldr	r3, [pc, #180]	; (8001b5c <HAL_ADC_ConfigChannel+0x11c>)
 8001aa6:	429c      	cmp	r4, r3
 8001aa8:	d034      	beq.n	8001b14 <HAL_ADC_ConfigChannel+0xd4>
  __HAL_UNLOCK(hadc);
 8001aaa:	2300      	movs	r3, #0
 8001aac:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8001ab0:	4618      	mov	r0, r3
}
 8001ab2:	b003      	add	sp, #12
 8001ab4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001ab6:	6927      	ldr	r7, [r4, #16]
 8001ab8:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8001abc:	f04f 0e07 	mov.w	lr, #7
 8001ac0:	fa0e fe03 	lsl.w	lr, lr, r3
 8001ac4:	ea27 070e 	bic.w	r7, r7, lr
 8001ac8:	6127      	str	r7, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001aca:	6927      	ldr	r7, [r4, #16]
 8001acc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad0:	433b      	orrs	r3, r7
 8001ad2:	6123      	str	r3, [r4, #16]
 8001ad4:	e7d4      	b.n	8001a80 <HAL_ADC_ConfigChannel+0x40>
  else if (sConfig->Rank < 13U)
 8001ad6:	2a0c      	cmp	r2, #12
 8001ad8:	d80e      	bhi.n	8001af8 <HAL_ADC_ConfigChannel+0xb8>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001ada:	4413      	add	r3, r2
 8001adc:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8001ade:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 8001ae2:	231f      	movs	r3, #31
 8001ae4:	4093      	lsls	r3, r2
 8001ae6:	ea21 0303 	bic.w	r3, r1, r3
 8001aea:	6323      	str	r3, [r4, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001aec:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001aee:	fa06 f202 	lsl.w	r2, r6, r2
 8001af2:	431a      	orrs	r2, r3
 8001af4:	6322      	str	r2, [r4, #48]	; 0x30
 8001af6:	e7d5      	b.n	8001aa4 <HAL_ADC_ConfigChannel+0x64>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001af8:	4413      	add	r3, r2
 8001afa:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001afc:	3b41      	subs	r3, #65	; 0x41
 8001afe:	221f      	movs	r2, #31
 8001b00:	409a      	lsls	r2, r3
 8001b02:	ea21 0202 	bic.w	r2, r1, r2
 8001b06:	62e2      	str	r2, [r4, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001b08:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001b0a:	fa06 f103 	lsl.w	r1, r6, r3
 8001b0e:	4311      	orrs	r1, r2
 8001b10:	62e1      	str	r1, [r4, #44]	; 0x2c
 8001b12:	e7c7      	b.n	8001aa4 <HAL_ADC_ConfigChannel+0x64>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001b14:	2d12      	cmp	r5, #18
 8001b16:	d107      	bne.n	8001b28 <HAL_ADC_ConfigChannel+0xe8>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001b18:	4a11      	ldr	r2, [pc, #68]	; (8001b60 <HAL_ADC_ConfigChannel+0x120>)
 8001b1a:	6853      	ldr	r3, [r2, #4]
 8001b1c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001b20:	6053      	str	r3, [r2, #4]
 8001b22:	e7c2      	b.n	8001aaa <HAL_ADC_ConfigChannel+0x6a>
  __HAL_LOCK(hadc);
 8001b24:	2002      	movs	r0, #2
 8001b26:	e7c4      	b.n	8001ab2 <HAL_ADC_ConfigChannel+0x72>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001b28:	4b0e      	ldr	r3, [pc, #56]	; (8001b64 <HAL_ADC_ConfigChannel+0x124>)
 8001b2a:	429d      	cmp	r5, r3
 8001b2c:	d001      	beq.n	8001b32 <HAL_ADC_ConfigChannel+0xf2>
 8001b2e:	2d11      	cmp	r5, #17
 8001b30:	d1bb      	bne.n	8001aaa <HAL_ADC_ConfigChannel+0x6a>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001b32:	490b      	ldr	r1, [pc, #44]	; (8001b60 <HAL_ADC_ConfigChannel+0x120>)
 8001b34:	684a      	ldr	r2, [r1, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001b36:	429d      	cmp	r5, r3
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001b38:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001b3c:	604a      	str	r2, [r1, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001b3e:	d1b4      	bne.n	8001aaa <HAL_ADC_ConfigChannel+0x6a>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001b40:	4b09      	ldr	r3, [pc, #36]	; (8001b68 <HAL_ADC_ConfigChannel+0x128>)
 8001b42:	4a0a      	ldr	r2, [pc, #40]	; (8001b6c <HAL_ADC_ConfigChannel+0x12c>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	fbb3 f2f2 	udiv	r2, r3, r2
 8001b4a:	230a      	movs	r3, #10
 8001b4c:	4353      	muls	r3, r2
        counter--;
 8001b4e:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8001b50:	9b01      	ldr	r3, [sp, #4]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d0a9      	beq.n	8001aaa <HAL_ADC_ConfigChannel+0x6a>
        counter--;
 8001b56:	9b01      	ldr	r3, [sp, #4]
 8001b58:	3b01      	subs	r3, #1
 8001b5a:	e7f8      	b.n	8001b4e <HAL_ADC_ConfigChannel+0x10e>
 8001b5c:	40012000 	.word	0x40012000
 8001b60:	40012300 	.word	0x40012300
 8001b64:	10000012 	.word	0x10000012
 8001b68:	20000000 	.word	0x20000000
 8001b6c:	000f4240 	.word	0x000f4240

08001b70 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001b70:	4770      	bx	lr
	...

08001b74 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b74:	4a07      	ldr	r2, [pc, #28]	; (8001b94 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001b76:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b78:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001b7c:	041b      	lsls	r3, r3, #16
 8001b7e:	0c1b      	lsrs	r3, r3, #16
 8001b80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001b84:	0200      	lsls	r0, r0, #8
 8001b86:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b8a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8001b8e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001b90:	60d3      	str	r3, [r2, #12]
 8001b92:	4770      	bx	lr
 8001b94:	e000ed00 	.word	0xe000ed00

08001b98 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b98:	4b17      	ldr	r3, [pc, #92]	; (8001bf8 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b9a:	b530      	push	{r4, r5, lr}
 8001b9c:	68dc      	ldr	r4, [r3, #12]
 8001b9e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ba2:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ba6:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ba8:	2b04      	cmp	r3, #4
 8001baa:	bf28      	it	cs
 8001bac:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bae:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bb0:	f04f 0501 	mov.w	r5, #1
 8001bb4:	fa05 f303 	lsl.w	r3, r5, r3
 8001bb8:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bbc:	bf8c      	ite	hi
 8001bbe:	3c03      	subhi	r4, #3
 8001bc0:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bc2:	4019      	ands	r1, r3
 8001bc4:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bc6:	fa05 f404 	lsl.w	r4, r5, r4
 8001bca:	3c01      	subs	r4, #1
 8001bcc:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8001bce:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bd0:	ea42 0201 	orr.w	r2, r2, r1
 8001bd4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bd8:	bfaf      	iteee	ge
 8001bda:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bde:	f000 000f 	andlt.w	r0, r0, #15
 8001be2:	4b06      	ldrlt	r3, [pc, #24]	; (8001bfc <HAL_NVIC_SetPriority+0x64>)
 8001be4:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001be6:	bfa5      	ittet	ge
 8001be8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8001bec:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bee:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bf0:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001bf4:	bd30      	pop	{r4, r5, pc}
 8001bf6:	bf00      	nop
 8001bf8:	e000ed00 	.word	0xe000ed00
 8001bfc:	e000ed14 	.word	0xe000ed14

08001c00 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001c00:	0942      	lsrs	r2, r0, #5
 8001c02:	2301      	movs	r3, #1
 8001c04:	f000 001f 	and.w	r0, r0, #31
 8001c08:	fa03 f000 	lsl.w	r0, r3, r0
 8001c0c:	4b01      	ldr	r3, [pc, #4]	; (8001c14 <HAL_NVIC_EnableIRQ+0x14>)
 8001c0e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001c12:	4770      	bx	lr
 8001c14:	e000e100 	.word	0xe000e100

08001c18 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c18:	3801      	subs	r0, #1
 8001c1a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001c1e:	d20a      	bcs.n	8001c36 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c20:	4b06      	ldr	r3, [pc, #24]	; (8001c3c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c22:	4a07      	ldr	r2, [pc, #28]	; (8001c40 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c24:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c26:	21f0      	movs	r1, #240	; 0xf0
 8001c28:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c2c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c2e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c30:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c32:	601a      	str	r2, [r3, #0]
 8001c34:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001c36:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001c38:	4770      	bx	lr
 8001c3a:	bf00      	nop
 8001c3c:	e000e010 	.word	0xe000e010
 8001c40:	e000ed00 	.word	0xe000ed00

08001c44 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001c44:	4b04      	ldr	r3, [pc, #16]	; (8001c58 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001c46:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001c48:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001c4a:	bf0c      	ite	eq
 8001c4c:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001c50:	f022 0204 	bicne.w	r2, r2, #4
 8001c54:	601a      	str	r2, [r3, #0]
 8001c56:	4770      	bx	lr
 8001c58:	e000e010 	.word	0xe000e010

08001c5c <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001c5c:	6803      	ldr	r3, [r0, #0]
 8001c5e:	b2da      	uxtb	r2, r3
 8001c60:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001c64:	f023 0303 	bic.w	r3, r3, #3
 8001c68:	2118      	movs	r1, #24
 8001c6a:	3a10      	subs	r2, #16
 8001c6c:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001c70:	4904      	ldr	r1, [pc, #16]	; (8001c84 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 8001c72:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001c74:	bf88      	it	hi
 8001c76:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001c78:	5c89      	ldrb	r1, [r1, r2]
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001c7a:	6583      	str	r3, [r0, #88]	; 0x58
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001c7c:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  
  return hdma->StreamBaseAddress;
}
 8001c7e:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	080066c4 	.word	0x080066c4

08001c88 <HAL_DMA_Init>:
{
 8001c88:	b570      	push	{r4, r5, r6, lr}
 8001c8a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001c8c:	f7ff fcc2 	bl	8001614 <HAL_GetTick>
 8001c90:	4605      	mov	r5, r0
  if(hdma == NULL)
 8001c92:	2c00      	cmp	r4, #0
 8001c94:	d071      	beq.n	8001d7a <HAL_DMA_Init+0xf2>
  __HAL_UNLOCK(hdma);
 8001c96:	2300      	movs	r3, #0
 8001c98:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8001c9c:	6822      	ldr	r2, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c9e:	2302      	movs	r3, #2
 8001ca0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8001ca4:	6813      	ldr	r3, [r2, #0]
 8001ca6:	f023 0301 	bic.w	r3, r3, #1
 8001caa:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001cac:	6821      	ldr	r1, [r4, #0]
 8001cae:	680b      	ldr	r3, [r1, #0]
 8001cb0:	07d8      	lsls	r0, r3, #31
 8001cb2:	d43c      	bmi.n	8001d2e <HAL_DMA_Init+0xa6>
  tmp = hdma->Instance->CR;
 8001cb4:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001cb6:	4d32      	ldr	r5, [pc, #200]	; (8001d80 <HAL_DMA_Init+0xf8>)
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001cb8:	6862      	ldr	r2, [r4, #4]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cba:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001cbc:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001cbe:	68a3      	ldr	r3, [r4, #8]
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	68e2      	ldr	r2, [r4, #12]
 8001cc4:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cc6:	6922      	ldr	r2, [r4, #16]
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	6962      	ldr	r2, [r4, #20]
 8001ccc:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cce:	69e2      	ldr	r2, [r4, #28]
 8001cd0:	4303      	orrs	r3, r0
 8001cd2:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 8001cd4:	6a22      	ldr	r2, [r4, #32]
 8001cd6:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001cd8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001cda:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001cdc:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001ce0:	bf01      	itttt	eq
 8001ce2:	6b26      	ldreq	r6, [r4, #48]	; 0x30
 8001ce4:	6ae5      	ldreq	r5, [r4, #44]	; 0x2c
 8001ce6:	4335      	orreq	r5, r6
 8001ce8:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 8001cea:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 8001cec:	694b      	ldr	r3, [r1, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001cee:	2a04      	cmp	r2, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001cf0:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 8001cf4:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001cf8:	d10b      	bne.n	8001d12 <HAL_DMA_Init+0x8a>
    tmp |= hdma->Init.FIFOThreshold;
 8001cfa:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001cfc:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 8001cfe:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001d00:	b13d      	cbz	r5, 8001d12 <HAL_DMA_Init+0x8a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001d02:	b9f8      	cbnz	r0, 8001d44 <HAL_DMA_Init+0xbc>
  {
    switch (tmp)
 8001d04:	2a01      	cmp	r2, #1
 8001d06:	d02d      	beq.n	8001d64 <HAL_DMA_Init+0xdc>
 8001d08:	d301      	bcc.n	8001d0e <HAL_DMA_Init+0x86>
 8001d0a:	2a02      	cmp	r2, #2
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001d0c:	d101      	bne.n	8001d12 <HAL_DMA_Init+0x8a>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001d0e:	01ea      	lsls	r2, r5, #7
 8001d10:	d42b      	bmi.n	8001d6a <HAL_DMA_Init+0xe2>
  hdma->Instance->FCR = tmp;
 8001d12:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001d14:	4620      	mov	r0, r4
 8001d16:	f7ff ffa1 	bl	8001c5c <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d1a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001d1c:	233f      	movs	r3, #63	; 0x3f
 8001d1e:	4093      	lsls	r3, r2
 8001d20:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d22:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001d24:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d26:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8001d28:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8001d2c:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d2e:	f7ff fc71 	bl	8001614 <HAL_GetTick>
 8001d32:	1b40      	subs	r0, r0, r5
 8001d34:	2805      	cmp	r0, #5
 8001d36:	d9b9      	bls.n	8001cac <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d38:	2320      	movs	r3, #32
 8001d3a:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001d3c:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 8001d3e:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 8001d42:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001d44:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8001d48:	d113      	bne.n	8001d72 <HAL_DMA_Init+0xea>
    switch (tmp)
 8001d4a:	2a03      	cmp	r2, #3
 8001d4c:	d8e1      	bhi.n	8001d12 <HAL_DMA_Init+0x8a>
 8001d4e:	a001      	add	r0, pc, #4	; (adr r0, 8001d54 <HAL_DMA_Init+0xcc>)
 8001d50:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8001d54:	08001d6b 	.word	0x08001d6b
 8001d58:	08001d0f 	.word	0x08001d0f
 8001d5c:	08001d6b 	.word	0x08001d6b
 8001d60:	08001d65 	.word	0x08001d65
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001d64:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8001d68:	d1d3      	bne.n	8001d12 <HAL_DMA_Init+0x8a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001d6a:	2340      	movs	r3, #64	; 0x40
 8001d6c:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8001d6e:	2001      	movs	r0, #1
 8001d70:	e7e5      	b.n	8001d3e <HAL_DMA_Init+0xb6>
    switch (tmp)
 8001d72:	2a02      	cmp	r2, #2
 8001d74:	d9f9      	bls.n	8001d6a <HAL_DMA_Init+0xe2>
 8001d76:	2a03      	cmp	r2, #3
 8001d78:	e7c8      	b.n	8001d0c <HAL_DMA_Init+0x84>
    return HAL_ERROR;
 8001d7a:	2001      	movs	r0, #1
 8001d7c:	bd70      	pop	{r4, r5, r6, pc}
 8001d7e:	bf00      	nop
 8001d80:	f010803f 	.word	0xf010803f

08001d84 <HAL_DMA_Start_IT>:
{
 8001d84:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 8001d86:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 8001d8a:	2c01      	cmp	r4, #1
 8001d8c:	d036      	beq.n	8001dfc <HAL_DMA_Start_IT+0x78>
 8001d8e:	2401      	movs	r4, #1
 8001d90:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8001d94:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d98:	6d86      	ldr	r6, [r0, #88]	; 0x58
  if(HAL_DMA_STATE_READY == hdma->State)
 8001d9a:	2c01      	cmp	r4, #1
 8001d9c:	f04f 0500 	mov.w	r5, #0
 8001da0:	f04f 0402 	mov.w	r4, #2
 8001da4:	d128      	bne.n	8001df8 <HAL_DMA_Start_IT+0x74>
    hdma->State = HAL_DMA_STATE_BUSY;
 8001da6:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001daa:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001dac:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001dae:	6825      	ldr	r5, [r4, #0]
 8001db0:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 8001db4:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 8001db6:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001db8:	6883      	ldr	r3, [r0, #8]
 8001dba:	2b40      	cmp	r3, #64	; 0x40
    hdma->Instance->PAR = DstAddress;
 8001dbc:	bf0e      	itee	eq
 8001dbe:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 8001dc0:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 8001dc2:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001dc4:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = SrcAddress;
 8001dc6:	bf08      	it	eq
 8001dc8:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001dca:	233f      	movs	r3, #63	; 0x3f
 8001dcc:	4093      	lsls	r3, r2
 8001dce:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001dd0:	6823      	ldr	r3, [r4, #0]
 8001dd2:	f043 0316 	orr.w	r3, r3, #22
 8001dd6:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001dd8:	6963      	ldr	r3, [r4, #20]
 8001dda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001dde:	6163      	str	r3, [r4, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 8001de0:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001de2:	b11b      	cbz	r3, 8001dec <HAL_DMA_Start_IT+0x68>
      hdma->Instance->CR  |= DMA_IT_HT;
 8001de4:	6823      	ldr	r3, [r4, #0]
 8001de6:	f043 0308 	orr.w	r3, r3, #8
 8001dea:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8001dec:	6823      	ldr	r3, [r4, #0]
 8001dee:	f043 0301 	orr.w	r3, r3, #1
 8001df2:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001df4:	2000      	movs	r0, #0
 8001df6:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hdma);	  
 8001df8:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 8001dfc:	2002      	movs	r0, #2
}
 8001dfe:	bd70      	pop	{r4, r5, r6, pc}

08001e00 <HAL_DMA_IRQHandler>:
{
 8001e00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 8001e02:	2300      	movs	r3, #0
 8001e04:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001e06:	4b5a      	ldr	r3, [pc, #360]	; (8001f70 <HAL_DMA_IRQHandler+0x170>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e08:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 8001e0a:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e0c:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8001e0e:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e10:	2208      	movs	r2, #8
 8001e12:	409a      	lsls	r2, r3
 8001e14:	4216      	tst	r6, r2
{
 8001e16:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e18:	d00c      	beq.n	8001e34 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001e1a:	6801      	ldr	r1, [r0, #0]
 8001e1c:	6808      	ldr	r0, [r1, #0]
 8001e1e:	0740      	lsls	r0, r0, #29
 8001e20:	d508      	bpl.n	8001e34 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001e22:	6808      	ldr	r0, [r1, #0]
 8001e24:	f020 0004 	bic.w	r0, r0, #4
 8001e28:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001e2a:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001e2c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001e2e:	f042 0201 	orr.w	r2, r2, #1
 8001e32:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e34:	2201      	movs	r2, #1
 8001e36:	409a      	lsls	r2, r3
 8001e38:	4216      	tst	r6, r2
 8001e3a:	d008      	beq.n	8001e4e <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001e3c:	6821      	ldr	r1, [r4, #0]
 8001e3e:	6949      	ldr	r1, [r1, #20]
 8001e40:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001e42:	bf41      	itttt	mi
 8001e44:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001e46:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8001e48:	f042 0202 	orrmi.w	r2, r2, #2
 8001e4c:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e4e:	2204      	movs	r2, #4
 8001e50:	409a      	lsls	r2, r3
 8001e52:	4216      	tst	r6, r2
 8001e54:	d008      	beq.n	8001e68 <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001e56:	6821      	ldr	r1, [r4, #0]
 8001e58:	6809      	ldr	r1, [r1, #0]
 8001e5a:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001e5c:	bf41      	itttt	mi
 8001e5e:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001e60:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8001e62:	f042 0204 	orrmi.w	r2, r2, #4
 8001e66:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001e68:	2210      	movs	r2, #16
 8001e6a:	409a      	lsls	r2, r3
 8001e6c:	4216      	tst	r6, r2
 8001e6e:	d010      	beq.n	8001e92 <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001e70:	6823      	ldr	r3, [r4, #0]
 8001e72:	6819      	ldr	r1, [r3, #0]
 8001e74:	0709      	lsls	r1, r1, #28
 8001e76:	d50c      	bpl.n	8001e92 <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001e78:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	0350      	lsls	r0, r2, #13
 8001e7e:	d535      	bpl.n	8001eec <HAL_DMA_IRQHandler+0xec>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	0319      	lsls	r1, r3, #12
 8001e84:	d401      	bmi.n	8001e8a <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 8001e86:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001e88:	e000      	b.n	8001e8c <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001e8a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 8001e8c:	b10b      	cbz	r3, 8001e92 <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 8001e8e:	4620      	mov	r0, r4
 8001e90:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001e92:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8001e94:	2220      	movs	r2, #32
 8001e96:	408a      	lsls	r2, r1
 8001e98:	4216      	tst	r6, r2
 8001e9a:	d038      	beq.n	8001f0e <HAL_DMA_IRQHandler+0x10e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001e9c:	6823      	ldr	r3, [r4, #0]
 8001e9e:	6818      	ldr	r0, [r3, #0]
 8001ea0:	06c6      	lsls	r6, r0, #27
 8001ea2:	d534      	bpl.n	8001f0e <HAL_DMA_IRQHandler+0x10e>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001ea4:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001ea6:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8001eaa:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001eac:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001eae:	d125      	bne.n	8001efc <HAL_DMA_IRQHandler+0xfc>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001eb0:	f022 0216 	bic.w	r2, r2, #22
 8001eb4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001eb6:	695a      	ldr	r2, [r3, #20]
 8001eb8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001ebc:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001ebe:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001ec0:	b90a      	cbnz	r2, 8001ec6 <HAL_DMA_IRQHandler+0xc6>
 8001ec2:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001ec4:	b11a      	cbz	r2, 8001ece <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ec6:	681a      	ldr	r2, [r3, #0]
 8001ec8:	f022 0208 	bic.w	r2, r2, #8
 8001ecc:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ece:	233f      	movs	r3, #63	; 0x3f
 8001ed0:	408b      	lsls	r3, r1
 8001ed2:	60ab      	str	r3, [r5, #8]
        __HAL_UNLOCK(hdma);
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8001eda:	2301      	movs	r3, #1
 8001edc:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8001ee0:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 8001ee2:	b10b      	cbz	r3, 8001ee8 <HAL_DMA_IRQHandler+0xe8>
      hdma->XferErrorCallback(hdma);
 8001ee4:	4620      	mov	r0, r4
 8001ee6:	4798      	blx	r3
}
 8001ee8:	b003      	add	sp, #12
 8001eea:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ef0:	bf5e      	ittt	pl
 8001ef2:	681a      	ldrpl	r2, [r3, #0]
 8001ef4:	f022 0208 	bicpl.w	r2, r2, #8
 8001ef8:	601a      	strpl	r2, [r3, #0]
 8001efa:	e7c4      	b.n	8001e86 <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001efc:	0350      	lsls	r0, r2, #13
 8001efe:	d528      	bpl.n	8001f52 <HAL_DMA_IRQHandler+0x152>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	0319      	lsls	r1, r3, #12
 8001f04:	d432      	bmi.n	8001f6c <HAL_DMA_IRQHandler+0x16c>
          if(hdma->XferM1CpltCallback != NULL)
 8001f06:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 8001f08:	b10b      	cbz	r3, 8001f0e <HAL_DMA_IRQHandler+0x10e>
          hdma->XferCpltCallback(hdma);
 8001f0a:	4620      	mov	r0, r4
 8001f0c:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001f0e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d0e9      	beq.n	8001ee8 <HAL_DMA_IRQHandler+0xe8>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001f14:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001f16:	07da      	lsls	r2, r3, #31
 8001f18:	d519      	bpl.n	8001f4e <HAL_DMA_IRQHandler+0x14e>
      hdma->State = HAL_DMA_STATE_ABORT;
 8001f1a:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 8001f1c:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 8001f1e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8001f22:	6813      	ldr	r3, [r2, #0]
 8001f24:	f023 0301 	bic.w	r3, r3, #1
 8001f28:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001f2a:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8001f2e:	fbb7 f7f3 	udiv	r7, r7, r3
        if (++count > timeout)
 8001f32:	9b01      	ldr	r3, [sp, #4]
 8001f34:	3301      	adds	r3, #1
 8001f36:	429f      	cmp	r7, r3
 8001f38:	9301      	str	r3, [sp, #4]
 8001f3a:	d302      	bcc.n	8001f42 <HAL_DMA_IRQHandler+0x142>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001f3c:	6813      	ldr	r3, [r2, #0]
 8001f3e:	07db      	lsls	r3, r3, #31
 8001f40:	d4f7      	bmi.n	8001f32 <HAL_DMA_IRQHandler+0x132>
      __HAL_UNLOCK(hdma);
 8001f42:	2300      	movs	r3, #0
 8001f44:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8001f4e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001f50:	e7c7      	b.n	8001ee2 <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8001f58:	d108      	bne.n	8001f6c <HAL_DMA_IRQHandler+0x16c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001f5a:	6819      	ldr	r1, [r3, #0]
 8001f5c:	f021 0110 	bic.w	r1, r1, #16
 8001f60:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8001f62:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 8001f64:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8001f68:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 8001f6c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001f6e:	e7cb      	b.n	8001f08 <HAL_DMA_IRQHandler+0x108>
 8001f70:	20000000 	.word	0x20000000

08001f74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f78:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f7a:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f7c:	f8df 81c4 	ldr.w	r8, [pc, #452]	; 8002144 <HAL_GPIO_Init+0x1d0>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f80:	4a6e      	ldr	r2, [pc, #440]	; (800213c <HAL_GPIO_Init+0x1c8>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001f82:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 8002148 <HAL_GPIO_Init+0x1d4>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f86:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f88:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8001f8a:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f8e:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8001f90:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f94:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8001f98:	45b6      	cmp	lr, r6
 8001f9a:	f040 80b6 	bne.w	800210a <HAL_GPIO_Init+0x196>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f9e:	684c      	ldr	r4, [r1, #4]
 8001fa0:	f024 0710 	bic.w	r7, r4, #16
 8001fa4:	2f02      	cmp	r7, #2
 8001fa6:	d116      	bne.n	8001fd6 <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8001fa8:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8001fac:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001fb0:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8001fb4:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001fb8:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001fbc:	f04f 0c0f 	mov.w	ip, #15
 8001fc0:	fa0c fc0b 	lsl.w	ip, ip, fp
 8001fc4:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001fc8:	690d      	ldr	r5, [r1, #16]
 8001fca:	fa05 f50b 	lsl.w	r5, r5, fp
 8001fce:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 8001fd2:	f8ca 5020 	str.w	r5, [sl, #32]
 8001fd6:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001fda:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8001fdc:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001fe0:	fa05 f50a 	lsl.w	r5, r5, sl
 8001fe4:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001fe6:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001fea:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001fee:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ff2:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ff4:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ff8:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8001ffa:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ffe:	d811      	bhi.n	8002024 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8002000:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002002:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002006:	68cf      	ldr	r7, [r1, #12]
 8002008:	fa07 fc0a 	lsl.w	ip, r7, sl
 800200c:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8002010:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8002012:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002014:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002018:	f3c4 1700 	ubfx	r7, r4, #4, #1
 800201c:	409f      	lsls	r7, r3
 800201e:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8002022:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8002024:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002026:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002028:	688f      	ldr	r7, [r1, #8]
 800202a:	fa07 f70a 	lsl.w	r7, r7, sl
 800202e:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8002030:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002032:	00e5      	lsls	r5, r4, #3
 8002034:	d569      	bpl.n	800210a <HAL_GPIO_Init+0x196>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002036:	f04f 0b00 	mov.w	fp, #0
 800203a:	f8cd b00c 	str.w	fp, [sp, #12]
 800203e:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002042:	4d3f      	ldr	r5, [pc, #252]	; (8002140 <HAL_GPIO_Init+0x1cc>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002044:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8002048:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 800204c:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8002050:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8002054:	9703      	str	r7, [sp, #12]
 8002056:	9f03      	ldr	r7, [sp, #12]
 8002058:	f023 0703 	bic.w	r7, r3, #3
 800205c:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8002060:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002064:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8002068:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800206c:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8002070:	f04f 0e0f 	mov.w	lr, #15
 8002074:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002078:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800207a:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800207e:	d04b      	beq.n	8002118 <HAL_GPIO_Init+0x1a4>
 8002080:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002084:	42a8      	cmp	r0, r5
 8002086:	d049      	beq.n	800211c <HAL_GPIO_Init+0x1a8>
 8002088:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800208c:	42a8      	cmp	r0, r5
 800208e:	d047      	beq.n	8002120 <HAL_GPIO_Init+0x1ac>
 8002090:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002094:	42a8      	cmp	r0, r5
 8002096:	d045      	beq.n	8002124 <HAL_GPIO_Init+0x1b0>
 8002098:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800209c:	42a8      	cmp	r0, r5
 800209e:	d043      	beq.n	8002128 <HAL_GPIO_Init+0x1b4>
 80020a0:	4548      	cmp	r0, r9
 80020a2:	d043      	beq.n	800212c <HAL_GPIO_Init+0x1b8>
 80020a4:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80020a8:	42a8      	cmp	r0, r5
 80020aa:	d041      	beq.n	8002130 <HAL_GPIO_Init+0x1bc>
 80020ac:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80020b0:	42a8      	cmp	r0, r5
 80020b2:	d03f      	beq.n	8002134 <HAL_GPIO_Init+0x1c0>
 80020b4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80020b8:	42a8      	cmp	r0, r5
 80020ba:	d03d      	beq.n	8002138 <HAL_GPIO_Init+0x1c4>
 80020bc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80020c0:	42a8      	cmp	r0, r5
 80020c2:	bf14      	ite	ne
 80020c4:	250a      	movne	r5, #10
 80020c6:	2509      	moveq	r5, #9
 80020c8:	fa05 f50c 	lsl.w	r5, r5, ip
 80020cc:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 80020d0:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 80020d2:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 80020d4:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80020d6:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 80020da:	bf0c      	ite	eq
 80020dc:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80020de:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 80020e0:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 80020e2:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80020e4:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 80020e8:	bf0c      	ite	eq
 80020ea:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80020ec:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 80020ee:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80020f0:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020f2:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 80020f6:	bf0c      	ite	eq
 80020f8:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80020fa:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 80020fc:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 80020fe:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002100:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8002102:	bf54      	ite	pl
 8002104:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8002106:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8002108:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800210a:	3301      	adds	r3, #1
 800210c:	2b10      	cmp	r3, #16
 800210e:	f47f af3c 	bne.w	8001f8a <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8002112:	b005      	add	sp, #20
 8002114:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002118:	465d      	mov	r5, fp
 800211a:	e7d5      	b.n	80020c8 <HAL_GPIO_Init+0x154>
 800211c:	2501      	movs	r5, #1
 800211e:	e7d3      	b.n	80020c8 <HAL_GPIO_Init+0x154>
 8002120:	2502      	movs	r5, #2
 8002122:	e7d1      	b.n	80020c8 <HAL_GPIO_Init+0x154>
 8002124:	2503      	movs	r5, #3
 8002126:	e7cf      	b.n	80020c8 <HAL_GPIO_Init+0x154>
 8002128:	2504      	movs	r5, #4
 800212a:	e7cd      	b.n	80020c8 <HAL_GPIO_Init+0x154>
 800212c:	2505      	movs	r5, #5
 800212e:	e7cb      	b.n	80020c8 <HAL_GPIO_Init+0x154>
 8002130:	2506      	movs	r5, #6
 8002132:	e7c9      	b.n	80020c8 <HAL_GPIO_Init+0x154>
 8002134:	2507      	movs	r5, #7
 8002136:	e7c7      	b.n	80020c8 <HAL_GPIO_Init+0x154>
 8002138:	2508      	movs	r5, #8
 800213a:	e7c5      	b.n	80020c8 <HAL_GPIO_Init+0x154>
 800213c:	40013c00 	.word	0x40013c00
 8002140:	40020000 	.word	0x40020000
 8002144:	40023800 	.word	0x40023800
 8002148:	40021400 	.word	0x40021400

0800214c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800214c:	b10a      	cbz	r2, 8002152 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800214e:	6181      	str	r1, [r0, #24]
 8002150:	4770      	bx	lr
 8002152:	0409      	lsls	r1, r1, #16
 8002154:	e7fb      	b.n	800214e <HAL_GPIO_WritePin+0x2>

08002156 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{ 
 8002156:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t i = 0U;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 8002158:	4606      	mov	r6, r0
{ 
 800215a:	b08b      	sub	sp, #44	; 0x2c
  if(hpcd == NULL)
 800215c:	2800      	cmp	r0, #0
 800215e:	d064      	beq.n	800222a <HAL_PCD_Init+0xd4>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002160:	2303      	movs	r3, #3
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_PCD_MspInit(hpcd);

  /* Disable the Interrupts */
 __HAL_PCD_DISABLE(hpcd);
 8002162:	4634      	mov	r4, r6
  hpcd->State = HAL_PCD_STATE_BUSY;
 8002164:	f880 33b9 	strb.w	r3, [r0, #953]	; 0x3b9
  HAL_PCD_MspInit(hpcd);
 8002168:	f001 ff66 	bl	8004038 <HAL_PCD_MspInit>
 __HAL_PCD_DISABLE(hpcd);
 800216c:	f854 0b10 	ldr.w	r0, [r4], #16
 8002170:	f001 fa0a 	bl	8003588 <USB_DisableGlobalInt>
 
 /*Init the Core (common init.) */
 USB_CoreInit(hpcd->Instance, hpcd->Init);
 8002174:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002176:	466d      	mov	r5, sp
 8002178:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800217a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800217c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800217e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002182:	e885 0003 	stmia.w	r5, {r0, r1}
 8002186:	1d37      	adds	r7, r6, #4
 8002188:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800218c:	6830      	ldr	r0, [r6, #0]
 800218e:	f001 f9bb 	bl	8003508 <USB_CoreInit>
 
 /* Force Device Mode*/
 USB_SetCurrentMode(hpcd->Instance , USB_OTG_DEVICE_MODE);
 8002192:	2100      	movs	r1, #0
 8002194:	6830      	ldr	r0, [r6, #0]
 8002196:	f001 f9fd 	bl	8003594 <USB_SetCurrentMode>
 
 /* Init endpoints structures */
 for (i = 0U; i < 15U; i++)
 800219a:	2100      	movs	r1, #0
 800219c:	4633      	mov	r3, r6
 USB_SetCurrentMode(hpcd->Instance , USB_OTG_DEVICE_MODE);
 800219e:	4632      	mov	r2, r6
 80021a0:	f106 0410 	add.w	r4, r6, #16
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1U;
 80021a4:	2501      	movs	r5, #1
   hpcd->IN_ep[i].num = i;
   hpcd->IN_ep[i].tx_fifo_num = i;
   /* Control until ep is activated */
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80021a6:	4608      	mov	r0, r1
   hpcd->IN_ep[i].num = i;
 80021a8:	f882 1038 	strb.w	r1, [r2, #56]	; 0x38
   hpcd->IN_ep[i].tx_fifo_num = i;
 80021ac:	87d1      	strh	r1, [r2, #62]	; 0x3e
 for (i = 0U; i < 15U; i++)
 80021ae:	3101      	adds	r1, #1
 80021b0:	290f      	cmp	r1, #15
   hpcd->IN_ep[i].is_in = 1U;
 80021b2:	f882 5039 	strb.w	r5, [r2, #57]	; 0x39
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80021b6:	f882 003b 	strb.w	r0, [r2, #59]	; 0x3b
   hpcd->IN_ep[i].maxpacket = 0U;
 80021ba:	6410      	str	r0, [r2, #64]	; 0x40
   hpcd->IN_ep[i].xfer_buff = 0U;
 80021bc:	6450      	str	r0, [r2, #68]	; 0x44
   hpcd->IN_ep[i].xfer_len = 0U;
 80021be:	64d0      	str	r0, [r2, #76]	; 0x4c
 80021c0:	f102 021c 	add.w	r2, r2, #28
 for (i = 0U; i < 15U; i++)
 80021c4:	d1f0      	bne.n	80021a8 <HAL_PCD_Init+0x52>
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
   hpcd->OUT_ep[i].maxpacket = 0U;
   hpcd->OUT_ep[i].xfer_buff = 0U;
   hpcd->OUT_ep[i].xfer_len = 0U;
   
   hpcd->Instance->DIEPTXF[i] = 0U;
 80021c6:	2200      	movs	r2, #0
 80021c8:	f8d6 e000 	ldr.w	lr, [r6]
   hpcd->OUT_ep[i].is_in = 0U;
 80021cc:	4611      	mov	r1, r2
   hpcd->Instance->DIEPTXF[i] = 0U;
 80021ce:	f102 0040 	add.w	r0, r2, #64	; 0x40
   hpcd->OUT_ep[i].num = i;
 80021d2:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
   hpcd->IN_ep[i].tx_fifo_num = i;
 80021d6:	87da      	strh	r2, [r3, #62]	; 0x3e
   hpcd->Instance->DIEPTXF[i] = 0U;
 80021d8:	eb0e 0080 	add.w	r0, lr, r0, lsl #2
 for (i = 0U; i < 15U; i++)
 80021dc:	3201      	adds	r2, #1
 80021de:	2a0f      	cmp	r2, #15
   hpcd->OUT_ep[i].is_in = 0U;
 80021e0:	f883 11f9 	strb.w	r1, [r3, #505]	; 0x1f9
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80021e4:	f883 11fb 	strb.w	r1, [r3, #507]	; 0x1fb
   hpcd->OUT_ep[i].maxpacket = 0U;
 80021e8:	f8c3 1200 	str.w	r1, [r3, #512]	; 0x200
   hpcd->OUT_ep[i].xfer_buff = 0U;
 80021ec:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
   hpcd->OUT_ep[i].xfer_len = 0U;
 80021f0:	f8c3 120c 	str.w	r1, [r3, #524]	; 0x20c
   hpcd->Instance->DIEPTXF[i] = 0U;
 80021f4:	6041      	str	r1, [r0, #4]
 80021f6:	f103 031c 	add.w	r3, r3, #28
 for (i = 0U; i < 15U; i++)
 80021fa:	d1e8      	bne.n	80021ce <HAL_PCD_Init+0x78>
 }
 
 /* Init Device */
 USB_DevInit(hpcd->Instance, hpcd->Init);
 80021fc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021fe:	466d      	mov	r5, sp
 8002200:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002202:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002204:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002206:	e894 0003 	ldmia.w	r4, {r0, r1}
 800220a:	e885 0003 	stmia.w	r5, {r0, r1}
 800220e:	4670      	mov	r0, lr
 8002210:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8002214:	f001 f9d6 	bl	80035c4 <USB_DevInit>
 
 hpcd->State= HAL_PCD_STATE_READY;
 8002218:	2301      	movs	r3, #1
 800221a:	f886 33b9 	strb.w	r3, [r6, #953]	; 0x3b9
 {
   HAL_PCDEx_ActivateBCD(hpcd);
 }
#endif /* USB_OTG_GCCFG_BCDEN */
 
 USB_DevDisconnect (hpcd->Instance);  
 800221e:	6830      	ldr	r0, [r6, #0]
 8002220:	f001 fcf3 	bl	8003c0a <USB_DevDisconnect>
 return HAL_OK;
 8002224:	2000      	movs	r0, #0
}
 8002226:	b00b      	add	sp, #44	; 0x2c
 8002228:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800222a:	2001      	movs	r0, #1
 800222c:	e7fb      	b.n	8002226 <HAL_PCD_Init+0xd0>

0800222e <HAL_PCD_Start>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{ 
  __HAL_LOCK(hpcd); 
 800222e:	f890 33b8 	ldrb.w	r3, [r0, #952]	; 0x3b8
 8002232:	2b01      	cmp	r3, #1
{ 
 8002234:	b510      	push	{r4, lr}
 8002236:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 8002238:	d00c      	beq.n	8002254 <HAL_PCD_Start+0x26>
 800223a:	2301      	movs	r3, #1
 800223c:	f880 33b8 	strb.w	r3, [r0, #952]	; 0x3b8
  USB_DevConnect (hpcd->Instance);  
 8002240:	6800      	ldr	r0, [r0, #0]
 8002242:	f001 fcd6 	bl	8003bf2 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8002246:	6820      	ldr	r0, [r4, #0]
 8002248:	f001 f998 	bl	800357c <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd); 
 800224c:	2000      	movs	r0, #0
 800224e:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return HAL_OK;
 8002252:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd); 
 8002254:	2002      	movs	r0, #2
}
 8002256:	bd10      	pop	{r4, pc}

08002258 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800225c:	f8d0 9000 	ldr.w	r9, [r0]
{
 8002260:	b087      	sub	sp, #28
 8002262:	4604      	mov	r4, r0
  uint32_t fifoemptymsk = 0U, temp = 0U;
  USB_OTG_EPTypeDef *ep;
  uint32_t hclk = 180000000U;
  
  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002264:	4648      	mov	r0, r9
 8002266:	f001 fd0a 	bl	8003c7e <USB_GetMode>
 800226a:	9002      	str	r0, [sp, #8]
 800226c:	2800      	cmp	r0, #0
 800226e:	f040 812e 	bne.w	80024ce <HAL_PCD_IRQHandler+0x276>
  {    
    /* avoid spurious interrupt */
    if(__HAL_PCD_IS_INVALID_INTERRUPT(hpcd)) 
 8002272:	6820      	ldr	r0, [r4, #0]
 8002274:	f001 fcd5 	bl	8003c22 <USB_ReadInterrupts>
 8002278:	2800      	cmp	r0, #0
 800227a:	f000 8128 	beq.w	80024ce <HAL_PCD_IRQHandler+0x276>
    {
      return;
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800227e:	6820      	ldr	r0, [r4, #0]
 8002280:	f001 fccf 	bl	8003c22 <USB_ReadInterrupts>
 8002284:	0785      	lsls	r5, r0, #30
    {
     /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002286:	bf48      	it	mi
 8002288:	6822      	ldrmi	r2, [r4, #0]
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800228a:	6820      	ldr	r0, [r4, #0]
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800228c:	bf42      	ittt	mi
 800228e:	6953      	ldrmi	r3, [r2, #20]
 8002290:	f003 0302 	andmi.w	r3, r3, #2
 8002294:	6153      	strmi	r3, [r2, #20]
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002296:	f001 fcc4 	bl	8003c22 <USB_ReadInterrupts>
 800229a:	f410 2500 	ands.w	r5, r0, #524288	; 0x80000
 800229e:	d00a      	beq.n	80022b6 <HAL_PCD_IRQHandler+0x5e>
    {
      epnum = 0U;
      
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80022a0:	6820      	ldr	r0, [r4, #0]
 80022a2:	f001 fcc2 	bl	8003c2a <USB_ReadDevAllOutEpInterrupt>
 80022a6:	f509 6630 	add.w	r6, r9, #2816	; 0xb00
 80022aa:	4607      	mov	r7, r0
 80022ac:	46a2      	mov	sl, r4
      epnum = 0U;
 80022ae:	2500      	movs	r5, #0
      
      while ( ep_intr )
 80022b0:	2f00      	cmp	r7, #0
 80022b2:	f040 810f 	bne.w	80024d4 <HAL_PCD_IRQHandler+0x27c>
        epnum++;
        ep_intr >>= 1U;
      }
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80022b6:	6820      	ldr	r0, [r4, #0]
 80022b8:	f001 fcb3 	bl	8003c22 <USB_ReadInterrupts>
 80022bc:	0341      	lsls	r1, r0, #13
 80022be:	d50b      	bpl.n	80022d8 <HAL_PCD_IRQHandler+0x80>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80022c0:	6820      	ldr	r0, [r4, #0]
 80022c2:	f001 fcba 	bl	8003c3a <USB_ReadDevAllInEpInterrupt>
 80022c6:	4626      	mov	r6, r4
 80022c8:	9003      	str	r0, [sp, #12]
 80022ca:	f509 6810 	add.w	r8, r9, #2304	; 0x900
      
      epnum = 0U;
 80022ce:	2500      	movs	r5, #0
      
      while ( ep_intr )
 80022d0:	9b03      	ldr	r3, [sp, #12]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	f040 813f 	bne.w	8002556 <HAL_PCD_IRQHandler+0x2fe>
        ep_intr >>= 1U;
      }
    }
    
    /* Handle Resume Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80022d8:	6820      	ldr	r0, [r4, #0]
 80022da:	f001 fca2 	bl	8003c22 <USB_ReadInterrupts>
 80022de:	2800      	cmp	r0, #0
 80022e0:	da0d      	bge.n	80022fe <HAL_PCD_IRQHandler+0xa6>
    {    
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80022e2:	f8d9 3804 	ldr.w	r3, [r9, #2052]	; 0x804
 80022e6:	f023 0301 	bic.w	r3, r3, #1
 80022ea:	f8c9 3804 	str.w	r3, [r9, #2052]	; 0x804
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
      }
      else
#endif /* USB_OTG_GLPMCFG_LPMEN */
      {
        HAL_PCD_ResumeCallback(hpcd);
 80022ee:	4620      	mov	r0, r4
 80022f0:	f001 ff18 	bl	8004124 <HAL_PCD_ResumeCallback>
      }
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80022f4:	6822      	ldr	r2, [r4, #0]
 80022f6:	6953      	ldr	r3, [r2, #20]
 80022f8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80022fc:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Suspend Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80022fe:	6820      	ldr	r0, [r4, #0]
 8002300:	f001 fc8f 	bl	8003c22 <USB_ReadInterrupts>
 8002304:	0506      	lsls	r6, r0, #20
 8002306:	d50b      	bpl.n	8002320 <HAL_PCD_IRQHandler+0xc8>
    {
      if((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002308:	f8d9 3808 	ldr.w	r3, [r9, #2056]	; 0x808
 800230c:	07d8      	lsls	r0, r3, #31
 800230e:	d502      	bpl.n	8002316 <HAL_PCD_IRQHandler+0xbe>
      {
        
        HAL_PCD_SuspendCallback(hpcd);
 8002310:	4620      	mov	r0, r4
 8002312:	f001 feef 	bl	80040f4 <HAL_PCD_SuspendCallback>
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002316:	6822      	ldr	r2, [r4, #0]
 8002318:	6953      	ldr	r3, [r2, #20]
 800231a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800231e:	6153      	str	r3, [r2, #20]
      }
    }
#endif /* USB_OTG_GLPMCFG_LPMEN */

    /* Handle Reset Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002320:	6820      	ldr	r0, [r4, #0]
 8002322:	f001 fc7e 	bl	8003c22 <USB_ReadInterrupts>
 8002326:	04c1      	lsls	r1, r0, #19
 8002328:	d537      	bpl.n	800239a <HAL_PCD_IRQHandler+0x142>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG; 
 800232a:	f509 6600 	add.w	r6, r9, #2048	; 0x800
 800232e:	6873      	ldr	r3, [r6, #4]
      USB_FlushTxFifo(hpcd->Instance , 0x10U);
 8002330:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG; 
 8002332:	f023 0301 	bic.w	r3, r3, #1
 8002336:	6073      	str	r3, [r6, #4]
      USB_FlushTxFifo(hpcd->Instance , 0x10U);
 8002338:	2110      	movs	r1, #16
 800233a:	f001 f9df 	bl	80036fc <USB_FlushTxFifo>
      
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800233e:	6861      	ldr	r1, [r4, #4]
 8002340:	f509 6310 	add.w	r3, r9, #2304	; 0x900
      {
        USBx_INEP(i)->DIEPINT = 0xFFU;
 8002344:	22ff      	movs	r2, #255	; 0xff
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002346:	9802      	ldr	r0, [sp, #8]
 8002348:	4288      	cmp	r0, r1
 800234a:	f040 8192 	bne.w	8002672 <HAL_PCD_IRQHandler+0x41a>
        USBx_OUTEP(i)->DOEPINT = 0xFFU;
      }
      USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 800234e:	f04f 33ff 	mov.w	r3, #4294967295
 8002352:	61b3      	str	r3, [r6, #24]
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002354:	69f3      	ldr	r3, [r6, #28]
 8002356:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800235a:	61f3      	str	r3, [r6, #28]
      
      if(hpcd->Init.use_dedicated_ep1)
 800235c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800235e:	2b00      	cmp	r3, #0
 8002360:	f000 818f 	beq.w	8002682 <HAL_PCD_IRQHandler+0x42a>
      {
        USBx_DEVICE->DOUTEP1MSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM); 
 8002364:	f8d6 3084 	ldr.w	r3, [r6, #132]	; 0x84
 8002368:	f043 030b 	orr.w	r3, r3, #11
 800236c:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);  
 8002370:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8002372:	f043 030b 	orr.w	r3, r3, #11
 8002376:	6473      	str	r3, [r6, #68]	; 0x44
#endif /* USB_OTG_DOEPINT_OTEPSPR */
        USBx_DEVICE->DIEPMSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);
      }
      
      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002378:	f8d9 3800 	ldr.w	r3, [r9, #2048]	; 0x800
      
      /* setup EP0 to receive SETUP packets */
      USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800237c:	7c21      	ldrb	r1, [r4, #16]
 800237e:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002380:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8002384:	f8c9 3800 	str.w	r3, [r9, #2048]	; 0x800
      USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002388:	f504 726f 	add.w	r2, r4, #956	; 0x3bc
 800238c:	f001 fc96 	bl	8003cbc <USB_EP0_OutStart>
        
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002390:	6822      	ldr	r2, [r4, #0]
 8002392:	6953      	ldr	r3, [r2, #20]
 8002394:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002398:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Enumeration done Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800239a:	6820      	ldr	r0, [r4, #0]
 800239c:	f001 fc41 	bl	8003c22 <USB_ReadInterrupts>
 80023a0:	0482      	lsls	r2, r0, #18
 80023a2:	d51d      	bpl.n	80023e0 <HAL_PCD_IRQHandler+0x188>
    {
      USB_ActivateSetup(hpcd->Instance);
 80023a4:	6820      	ldr	r0, [r4, #0]
 80023a6:	f001 fc6e 	bl	8003c86 <USB_ActivateSetup>
      hpcd->Instance->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80023aa:	6820      	ldr	r0, [r4, #0]
 80023ac:	68c3      	ldr	r3, [r0, #12]
 80023ae:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 80023b2:	60c3      	str	r3, [r0, #12]
      
      if ( USB_GetDevSpeed(hpcd->Instance) == USB_OTG_SPEED_HIGH)
 80023b4:	f001 f9cb 	bl	800374e <USB_GetDevSpeed>
 80023b8:	2800      	cmp	r0, #0
 80023ba:	f040 816b 	bne.w	8002694 <HAL_PCD_IRQHandler+0x43c>
      {
        hpcd->Init.speed            = USB_OTG_SPEED_HIGH;
        hpcd->Init.ep0_mps          = USB_OTG_HS_MAX_PACKET_SIZE ;    
        hpcd->Instance->GUSBCFG |= (uint32_t)((USBD_HS_TRDT_VALUE << 10U) & USB_OTG_GUSBCFG_TRDT);
 80023be:	6822      	ldr	r2, [r4, #0]
        hpcd->Init.speed            = USB_OTG_SPEED_HIGH;
 80023c0:	60e0      	str	r0, [r4, #12]
        hpcd->Init.ep0_mps          = USB_OTG_HS_MAX_PACKET_SIZE ;    
 80023c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023c6:	6163      	str	r3, [r4, #20]
        hpcd->Instance->GUSBCFG |= (uint32_t)((USBD_HS_TRDT_VALUE << 10U) & USB_OTG_GUSBCFG_TRDT);
 80023c8:	68d3      	ldr	r3, [r2, #12]
 80023ca:	f443 5310 	orr.w	r3, r3, #9216	; 0x2400
 80023ce:	60d3      	str	r3, [r2, #12]
          /* hclk Clock Range between 32-180 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x6U << 10U) & USB_OTG_GUSBCFG_TRDT);
        }  
      }
      
      HAL_PCD_ResetCallback(hpcd);
 80023d0:	4620      	mov	r0, r4
 80023d2:	f001 fe7e 	bl	80040d2 <HAL_PCD_ResetCallback>
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80023d6:	6822      	ldr	r2, [r4, #0]
 80023d8:	6953      	ldr	r3, [r2, #20]
 80023da:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80023de:	6153      	str	r3, [r2, #20]
    }

    /* Handle RxQLevel Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80023e0:	6820      	ldr	r0, [r4, #0]
 80023e2:	f001 fc1e 	bl	8003c22 <USB_ReadInterrupts>
 80023e6:	06c3      	lsls	r3, r0, #27
 80023e8:	d52b      	bpl.n	8002442 <HAL_PCD_IRQHandler+0x1ea>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80023ea:	6822      	ldr	r2, [r4, #0]
 80023ec:	6993      	ldr	r3, [r2, #24]
 80023ee:	f023 0310 	bic.w	r3, r3, #16
 80023f2:	6193      	str	r3, [r2, #24]
      
      temp = USBx->GRXSTSP;
 80023f4:	f8d9 6020 	ldr.w	r6, [r9, #32]
      
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
      
      if(((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_DATA_UPDT)
 80023f8:	f3c6 4343 	ubfx	r3, r6, #17, #4
 80023fc:	2b02      	cmp	r3, #2
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80023fe:	f006 080f 	and.w	r8, r6, #15
      if(((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_DATA_UPDT)
 8002402:	f040 81a8 	bne.w	8002756 <HAL_PCD_IRQHandler+0x4fe>
      {
        if((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002406:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800240a:	421e      	tst	r6, r3
 800240c:	d014      	beq.n	8002438 <HAL_PCD_IRQHandler+0x1e0>
        {
          USB_ReadPacket(USBx, ep->xfer_buff, (temp & USB_OTG_GRXSTSP_BCNT) >> 4U);
 800240e:	271c      	movs	r7, #28
 8002410:	fb07 4708 	mla	r7, r7, r8, r4
 8002414:	f3c6 160a 	ubfx	r6, r6, #4, #11
 8002418:	4632      	mov	r2, r6
 800241a:	f8d7 1204 	ldr.w	r1, [r7, #516]	; 0x204
 800241e:	4648      	mov	r0, r9
 8002420:	f001 fb91 	bl	8003b46 <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 8002424:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8002428:	4433      	add	r3, r6
 800242a:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_SETUP_UPDT)
      {
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 800242e:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8002432:	441e      	add	r6, r3
 8002434:	f8c7 6210 	str.w	r6, [r7, #528]	; 0x210
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002438:	6822      	ldr	r2, [r4, #0]
 800243a:	6993      	ldr	r3, [r2, #24]
 800243c:	f043 0310 	orr.w	r3, r3, #16
 8002440:	6193      	str	r3, [r2, #24]
    }
    
    /* Handle SOF Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002442:	6820      	ldr	r0, [r4, #0]
 8002444:	f001 fbed 	bl	8003c22 <USB_ReadInterrupts>
 8002448:	0707      	lsls	r7, r0, #28
 800244a:	d507      	bpl.n	800245c <HAL_PCD_IRQHandler+0x204>
    {
      HAL_PCD_SOFCallback(hpcd);
 800244c:	4620      	mov	r0, r4
 800244e:	f001 fe3c 	bl	80040ca <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002452:	6822      	ldr	r2, [r4, #0]
 8002454:	6953      	ldr	r3, [r2, #20]
 8002456:	f003 0308 	and.w	r3, r3, #8
 800245a:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Incomplete ISO IN Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800245c:	6820      	ldr	r0, [r4, #0]
 800245e:	f001 fbe0 	bl	8003c22 <USB_ReadInterrupts>
 8002462:	02c6      	lsls	r6, r0, #11
 8002464:	d508      	bpl.n	8002478 <HAL_PCD_IRQHandler+0x220>
    {
      HAL_PCD_ISOINIncompleteCallback(hpcd, epnum);
 8002466:	b2e9      	uxtb	r1, r5
 8002468:	4620      	mov	r0, r4
 800246a:	f001 fe63 	bl	8004134 <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800246e:	6822      	ldr	r2, [r4, #0]
 8002470:	6953      	ldr	r3, [r2, #20]
 8002472:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002476:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Incomplete ISO OUT Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002478:	6820      	ldr	r0, [r4, #0]
 800247a:	f001 fbd2 	bl	8003c22 <USB_ReadInterrupts>
 800247e:	0280      	lsls	r0, r0, #10
 8002480:	d508      	bpl.n	8002494 <HAL_PCD_IRQHandler+0x23c>
    {
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, epnum);
 8002482:	b2e9      	uxtb	r1, r5
 8002484:	4620      	mov	r0, r4
 8002486:	f001 fe51 	bl	800412c <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800248a:	6822      	ldr	r2, [r4, #0]
 800248c:	6953      	ldr	r3, [r2, #20]
 800248e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002492:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Connection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002494:	6820      	ldr	r0, [r4, #0]
 8002496:	f001 fbc4 	bl	8003c22 <USB_ReadInterrupts>
 800249a:	0041      	lsls	r1, r0, #1
 800249c:	d507      	bpl.n	80024ae <HAL_PCD_IRQHandler+0x256>
    {
      HAL_PCD_ConnectCallback(hpcd);
 800249e:	4620      	mov	r0, r4
 80024a0:	f001 fe4c 	bl	800413c <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80024a4:	6822      	ldr	r2, [r4, #0]
 80024a6:	6953      	ldr	r3, [r2, #20]
 80024a8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80024ac:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Disconnection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80024ae:	6820      	ldr	r0, [r4, #0]
 80024b0:	f001 fbb7 	bl	8003c22 <USB_ReadInterrupts>
 80024b4:	0742      	lsls	r2, r0, #29
 80024b6:	d50a      	bpl.n	80024ce <HAL_PCD_IRQHandler+0x276>
    {
      temp = hpcd->Instance->GOTGINT;
 80024b8:	6823      	ldr	r3, [r4, #0]
 80024ba:	685d      	ldr	r5, [r3, #4]
      
      if((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80024bc:	076b      	lsls	r3, r5, #29
 80024be:	d502      	bpl.n	80024c6 <HAL_PCD_IRQHandler+0x26e>
      {
        HAL_PCD_DisconnectCallback(hpcd);
 80024c0:	4620      	mov	r0, r4
 80024c2:	f001 fe3f 	bl	8004144 <HAL_PCD_DisconnectCallback>
      }
      hpcd->Instance->GOTGINT |= temp;
 80024c6:	6823      	ldr	r3, [r4, #0]
 80024c8:	685a      	ldr	r2, [r3, #4]
 80024ca:	4315      	orrs	r5, r2
 80024cc:	605d      	str	r5, [r3, #4]
    }
  }
}
 80024ce:	b007      	add	sp, #28
 80024d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (ep_intr & 0x1U)
 80024d4:	07f8      	lsls	r0, r7, #31
 80024d6:	d538      	bpl.n	800254a <HAL_PCD_IRQHandler+0x2f2>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
 80024d8:	fa5f fb85 	uxtb.w	fp, r5
 80024dc:	4659      	mov	r1, fp
 80024de:	6820      	ldr	r0, [r4, #0]
 80024e0:	f001 fbb3 	bl	8003c4a <USB_ReadDevOutEPInterrupt>
          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80024e4:	f010 0f01 	tst.w	r0, #1
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
 80024e8:	4680      	mov	r8, r0
          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80024ea:	d021      	beq.n	8002530 <HAL_PCD_IRQHandler+0x2d8>
            if(hpcd->Init.dma_enable == 1U)
 80024ec:	6921      	ldr	r1, [r4, #16]
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80024ee:	2301      	movs	r3, #1
            if(hpcd->Init.dma_enable == 1U)
 80024f0:	4299      	cmp	r1, r3
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80024f2:	60b3      	str	r3, [r6, #8]
            if(hpcd->Init.dma_enable == 1U)
 80024f4:	d10c      	bne.n	8002510 <HAL_PCD_IRQHandler+0x2b8>
              hpcd->OUT_ep[epnum].xfer_count = hpcd->OUT_ep[epnum].maxpacket- (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ); 
 80024f6:	6931      	ldr	r1, [r6, #16]
 80024f8:	f8da 0200 	ldr.w	r0, [sl, #512]	; 0x200
 80024fc:	f3c1 0112 	ubfx	r1, r1, #0, #19
 8002500:	1a41      	subs	r1, r0, r1
 8002502:	f8ca 1210 	str.w	r1, [sl, #528]	; 0x210
              hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;            
 8002506:	f8da 1204 	ldr.w	r1, [sl, #516]	; 0x204
 800250a:	4408      	add	r0, r1
 800250c:	f8ca 0204 	str.w	r0, [sl, #516]	; 0x204
            HAL_PCD_DataOutStageCallback(hpcd, epnum);
 8002510:	4659      	mov	r1, fp
 8002512:	4620      	mov	r0, r4
 8002514:	f001 fdc8 	bl	80040a8 <HAL_PCD_DataOutStageCallback>
            if(hpcd->Init.dma_enable == 1U)
 8002518:	6921      	ldr	r1, [r4, #16]
 800251a:	2901      	cmp	r1, #1
 800251c:	d108      	bne.n	8002530 <HAL_PCD_IRQHandler+0x2d8>
              if((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800251e:	b93d      	cbnz	r5, 8002530 <HAL_PCD_IRQHandler+0x2d8>
 8002520:	f8d4 220c 	ldr.w	r2, [r4, #524]	; 0x20c
 8002524:	b922      	cbnz	r2, 8002530 <HAL_PCD_IRQHandler+0x2d8>
                USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002526:	f504 726f 	add.w	r2, r4, #956	; 0x3bc
 800252a:	6820      	ldr	r0, [r4, #0]
 800252c:	f001 fbc6 	bl	8003cbc <USB_EP0_OutStart>
          if(( epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002530:	f018 0f08 	tst.w	r8, #8
 8002534:	d004      	beq.n	8002540 <HAL_PCD_IRQHandler+0x2e8>
            HAL_PCD_SetupStageCallback(hpcd);
 8002536:	4620      	mov	r0, r4
 8002538:	f001 fdb0 	bl	800409c <HAL_PCD_SetupStageCallback>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800253c:	2308      	movs	r3, #8
 800253e:	60b3      	str	r3, [r6, #8]
          if(( epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002540:	f018 0f10 	tst.w	r8, #16
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002544:	bf1c      	itt	ne
 8002546:	2310      	movne	r3, #16
 8002548:	60b3      	strne	r3, [r6, #8]
        epnum++;
 800254a:	3501      	adds	r5, #1
        ep_intr >>= 1U;
 800254c:	087f      	lsrs	r7, r7, #1
 800254e:	3620      	adds	r6, #32
 8002550:	f10a 0a1c 	add.w	sl, sl, #28
 8002554:	e6ac      	b.n	80022b0 <HAL_PCD_IRQHandler+0x58>
        if (ep_intr & 0x1U) /* In ITR */
 8002556:	9b03      	ldr	r3, [sp, #12]
 8002558:	07da      	lsls	r2, r3, #31
 800255a:	d558      	bpl.n	800260e <HAL_PCD_IRQHandler+0x3b6>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, epnum);
 800255c:	fa5f fb85 	uxtb.w	fp, r5
 8002560:	4659      	mov	r1, fp
 8002562:	6820      	ldr	r0, [r4, #0]
 8002564:	f001 fb7b 	bl	8003c5e <USB_ReadDevInEPInterrupt>
           if(( epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002568:	07c3      	lsls	r3, r0, #31
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, epnum);
 800256a:	4607      	mov	r7, r0
           if(( epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800256c:	d520      	bpl.n	80025b0 <HAL_PCD_IRQHandler+0x358>
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800256e:	f8d9 3834 	ldr.w	r3, [r9, #2100]	; 0x834
            fifoemptymsk = 0x1U << epnum;
 8002572:	2101      	movs	r1, #1
 8002574:	40a9      	lsls	r1, r5
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002576:	ea23 0301 	bic.w	r3, r3, r1
 800257a:	f8c9 3834 	str.w	r3, [r9, #2100]	; 0x834
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800257e:	2301      	movs	r3, #1
 8002580:	f8c8 3008 	str.w	r3, [r8, #8]
            if (hpcd->Init.dma_enable == 1U)
 8002584:	6923      	ldr	r3, [r4, #16]
 8002586:	2b01      	cmp	r3, #1
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket; 
 8002588:	bf01      	itttt	eq
 800258a:	6c73      	ldreq	r3, [r6, #68]	; 0x44
 800258c:	6c32      	ldreq	r2, [r6, #64]	; 0x40
 800258e:	189b      	addeq	r3, r3, r2
 8002590:	6473      	streq	r3, [r6, #68]	; 0x44
            HAL_PCD_DataInStageCallback(hpcd, epnum);
 8002592:	4659      	mov	r1, fp
 8002594:	4620      	mov	r0, r4
 8002596:	f001 fd90 	bl	80040ba <HAL_PCD_DataInStageCallback>
            if (hpcd->Init.dma_enable == 1U)
 800259a:	6921      	ldr	r1, [r4, #16]
 800259c:	2901      	cmp	r1, #1
 800259e:	d107      	bne.n	80025b0 <HAL_PCD_IRQHandler+0x358>
              if((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80025a0:	b935      	cbnz	r5, 80025b0 <HAL_PCD_IRQHandler+0x358>
 80025a2:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80025a4:	b923      	cbnz	r3, 80025b0 <HAL_PCD_IRQHandler+0x358>
                USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80025a6:	f504 726f 	add.w	r2, r4, #956	; 0x3bc
 80025aa:	6820      	ldr	r0, [r4, #0]
 80025ac:	f001 fb86 	bl	8003cbc <USB_EP0_OutStart>
           if(( epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80025b0:	0738      	lsls	r0, r7, #28
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80025b2:	bf44      	itt	mi
 80025b4:	2308      	movmi	r3, #8
 80025b6:	f8c8 3008 	strmi.w	r3, [r8, #8]
          if(( epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80025ba:	06f9      	lsls	r1, r7, #27
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80025bc:	bf44      	itt	mi
 80025be:	2310      	movmi	r3, #16
 80025c0:	f8c8 3008 	strmi.w	r3, [r8, #8]
          if(( epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80025c4:	067a      	lsls	r2, r7, #25
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80025c6:	bf44      	itt	mi
 80025c8:	2340      	movmi	r3, #64	; 0x40
 80025ca:	f8c8 3008 	strmi.w	r3, [r8, #8]
          if(( epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80025ce:	07bb      	lsls	r3, r7, #30
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80025d0:	bf44      	itt	mi
 80025d2:	2302      	movmi	r3, #2
 80025d4:	f8c8 3008 	strmi.w	r3, [r8, #8]
          if(( epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80025d8:	063f      	lsls	r7, r7, #24
 80025da:	d518      	bpl.n	800260e <HAL_PCD_IRQHandler+0x3b6>
  * @param  epnum  endpoint number   
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 80025dc:	6823      	ldr	r3, [r4, #0]
 80025de:	9304      	str	r3, [sp, #16]
  int32_t len = 0U;
  uint32_t len32b;
  uint32_t fifoemptymsk = 0U;

  ep = &hpcd->IN_ep[epnum];
  len = ep->xfer_len - ep->xfer_count;
 80025e0:	6cf7      	ldr	r7, [r6, #76]	; 0x4c
 80025e2:	6d33      	ldr	r3, [r6, #80]	; 0x50
 80025e4:	1aff      	subs	r7, r7, r3
 80025e6:	6c33      	ldr	r3, [r6, #64]	; 0x40
 80025e8:	429f      	cmp	r7, r3
 80025ea:	bf28      	it	cs
 80025ec:	461f      	movcs	r7, r3
  }
  
  
  len32b = (len + 3U) / 4U;
 
  while  (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b) &&
 80025ee:	9b04      	ldr	r3, [sp, #16]
 80025f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
  len32b = (len + 3U) / 4U;
 80025f4:	f107 0a03 	add.w	sl, r7, #3
  while  (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b) &&
 80025f8:	eb03 1345 	add.w	r3, r3, r5, lsl #5
  len32b = (len + 3U) / 4U;
 80025fc:	ea4f 0a9a 	mov.w	sl, sl, lsr #2
  while  (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b) &&
 8002600:	9305      	str	r3, [sp, #20]
 8002602:	9b05      	ldr	r3, [sp, #20]
 8002604:	699b      	ldr	r3, [r3, #24]
 8002606:	b29b      	uxth	r3, r3
 8002608:	4553      	cmp	r3, sl
 800260a:	d808      	bhi.n	800261e <HAL_PCD_IRQHandler+0x3c6>
    
    ep->xfer_buff  += len;
    ep->xfer_count += len;
  }
  
  if(len <= 0U)
 800260c:	b32f      	cbz	r7, 800265a <HAL_PCD_IRQHandler+0x402>
        ep_intr >>= 1U;
 800260e:	9b03      	ldr	r3, [sp, #12]
 8002610:	085b      	lsrs	r3, r3, #1
        epnum++;
 8002612:	3501      	adds	r5, #1
        ep_intr >>= 1U;
 8002614:	9303      	str	r3, [sp, #12]
 8002616:	361c      	adds	r6, #28
 8002618:	f108 0820 	add.w	r8, r8, #32
 800261c:	e658      	b.n	80022d0 <HAL_PCD_IRQHandler+0x78>
          (ep->xfer_count < ep->xfer_len) &&
 800261e:	6d32      	ldr	r2, [r6, #80]	; 0x50
 8002620:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
  while  (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b) &&
 8002622:	4293      	cmp	r3, r2
 8002624:	d9f2      	bls.n	800260c <HAL_PCD_IRQHandler+0x3b4>
          (ep->xfer_count < ep->xfer_len) &&
 8002626:	2b00      	cmp	r3, #0
 8002628:	d0f0      	beq.n	800260c <HAL_PCD_IRQHandler+0x3b4>
 800262a:	6c37      	ldr	r7, [r6, #64]	; 0x40
    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable); 
 800262c:	9804      	ldr	r0, [sp, #16]
    len = ep->xfer_len - ep->xfer_count;
 800262e:	1a9b      	subs	r3, r3, r2
 8002630:	429f      	cmp	r7, r3
 8002632:	bf28      	it	cs
 8002634:	461f      	movcs	r7, r3
    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable); 
 8002636:	7c23      	ldrb	r3, [r4, #16]
 8002638:	9300      	str	r3, [sp, #0]
 800263a:	465a      	mov	r2, fp
 800263c:	b2bb      	uxth	r3, r7
 800263e:	6c71      	ldr	r1, [r6, #68]	; 0x44
 8002640:	f001 fa6d 	bl	8003b1e <USB_WritePacket>
    ep->xfer_buff  += len;
 8002644:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8002646:	443b      	add	r3, r7
 8002648:	6473      	str	r3, [r6, #68]	; 0x44
    ep->xfer_count += len;
 800264a:	6d33      	ldr	r3, [r6, #80]	; 0x50
    len32b = (len + 3U) / 4U;
 800264c:	f107 0a03 	add.w	sl, r7, #3
    ep->xfer_count += len;
 8002650:	443b      	add	r3, r7
    len32b = (len + 3U) / 4U;
 8002652:	ea4f 0a9a 	mov.w	sl, sl, lsr #2
    ep->xfer_count += len;
 8002656:	6533      	str	r3, [r6, #80]	; 0x50
 8002658:	e7d3      	b.n	8002602 <HAL_PCD_IRQHandler+0x3aa>
  {
    fifoemptymsk = 0x1U << epnum;
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800265a:	9b04      	ldr	r3, [sp, #16]
    fifoemptymsk = 0x1U << epnum;
 800265c:	2201      	movs	r2, #1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800265e:	f503 6b00 	add.w	fp, r3, #2048	; 0x800
 8002662:	f8d3 3834 	ldr.w	r3, [r3, #2100]	; 0x834
    fifoemptymsk = 0x1U << epnum;
 8002666:	40aa      	lsls	r2, r5
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002668:	ea23 0302 	bic.w	r3, r3, r2
 800266c:	f8cb 3034 	str.w	r3, [fp, #52]	; 0x34
 8002670:	e7cd      	b.n	800260e <HAL_PCD_IRQHandler+0x3b6>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002672:	9802      	ldr	r0, [sp, #8]
        USBx_INEP(i)->DIEPINT = 0xFFU;
 8002674:	609a      	str	r2, [r3, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002676:	3001      	adds	r0, #1
        USBx_OUTEP(i)->DOEPINT = 0xFFU;
 8002678:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800267c:	9002      	str	r0, [sp, #8]
 800267e:	3320      	adds	r3, #32
 8002680:	e661      	b.n	8002346 <HAL_PCD_IRQHandler+0xee>
        USBx_DEVICE->DOEPMSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM);
 8002682:	6973      	ldr	r3, [r6, #20]
 8002684:	f043 030b 	orr.w	r3, r3, #11
 8002688:	6173      	str	r3, [r6, #20]
        USBx_DEVICE->DIEPMSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);
 800268a:	6933      	ldr	r3, [r6, #16]
 800268c:	f043 030b 	orr.w	r3, r3, #11
 8002690:	6133      	str	r3, [r6, #16]
 8002692:	e671      	b.n	8002378 <HAL_PCD_IRQHandler+0x120>
        hpcd->Init.speed            = USB_OTG_SPEED_FULL;
 8002694:	2303      	movs	r3, #3
 8002696:	60e3      	str	r3, [r4, #12]
        hpcd->Init.ep0_mps          = USB_OTG_FS_MAX_PACKET_SIZE ;  
 8002698:	2340      	movs	r3, #64	; 0x40
 800269a:	6163      	str	r3, [r4, #20]
        hclk = HAL_RCC_GetHCLKFreq();
 800269c:	f000 fc44 	bl	8002f28 <HAL_RCC_GetHCLKFreq>
        if((hclk >= 14200000U)&&(hclk < 15000000U))
 80026a0:	4b34      	ldr	r3, [pc, #208]	; (8002774 <HAL_PCD_IRQHandler+0x51c>)
 80026a2:	4a35      	ldr	r2, [pc, #212]	; (8002778 <HAL_PCD_IRQHandler+0x520>)
 80026a4:	4403      	add	r3, r0
 80026a6:	4293      	cmp	r3, r2
 80026a8:	6823      	ldr	r3, [r4, #0]
 80026aa:	d804      	bhi.n	80026b6 <HAL_PCD_IRQHandler+0x45e>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xFU << 10U) & USB_OTG_GUSBCFG_TRDT);
 80026ac:	68da      	ldr	r2, [r3, #12]
 80026ae:	f442 5270 	orr.w	r2, r2, #15360	; 0x3c00
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x6U << 10U) & USB_OTG_GUSBCFG_TRDT);
 80026b2:	60da      	str	r2, [r3, #12]
 80026b4:	e68c      	b.n	80023d0 <HAL_PCD_IRQHandler+0x178>
        else if((hclk >= 15000000U)&&(hclk < 16000000U))
 80026b6:	4a31      	ldr	r2, [pc, #196]	; (800277c <HAL_PCD_IRQHandler+0x524>)
 80026b8:	4931      	ldr	r1, [pc, #196]	; (8002780 <HAL_PCD_IRQHandler+0x528>)
 80026ba:	4402      	add	r2, r0
 80026bc:	428a      	cmp	r2, r1
 80026be:	d803      	bhi.n	80026c8 <HAL_PCD_IRQHandler+0x470>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xEU << 10U) & USB_OTG_GUSBCFG_TRDT);
 80026c0:	68da      	ldr	r2, [r3, #12]
 80026c2:	f442 5260 	orr.w	r2, r2, #14336	; 0x3800
 80026c6:	e7f4      	b.n	80026b2 <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 16000000U)&&(hclk < 17200000U))
 80026c8:	f5a0 0274 	sub.w	r2, r0, #15990784	; 0xf40000
 80026cc:	492d      	ldr	r1, [pc, #180]	; (8002784 <HAL_PCD_IRQHandler+0x52c>)
 80026ce:	f5a2 5210 	sub.w	r2, r2, #9216	; 0x2400
 80026d2:	428a      	cmp	r2, r1
 80026d4:	d803      	bhi.n	80026de <HAL_PCD_IRQHandler+0x486>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xDU << 10U) & USB_OTG_GUSBCFG_TRDT);
 80026d6:	68da      	ldr	r2, [r3, #12]
 80026d8:	f442 5250 	orr.w	r2, r2, #13312	; 0x3400
 80026dc:	e7e9      	b.n	80026b2 <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 17200000U)&&(hclk < 18500000U))
 80026de:	f1a0 7283 	sub.w	r2, r0, #17170432	; 0x1060000
 80026e2:	4929      	ldr	r1, [pc, #164]	; (8002788 <HAL_PCD_IRQHandler+0x530>)
 80026e4:	f5a2 42e7 	sub.w	r2, r2, #29568	; 0x7380
 80026e8:	428a      	cmp	r2, r1
 80026ea:	d803      	bhi.n	80026f4 <HAL_PCD_IRQHandler+0x49c>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xCU << 10U) & USB_OTG_GUSBCFG_TRDT);
 80026ec:	68da      	ldr	r2, [r3, #12]
 80026ee:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 80026f2:	e7de      	b.n	80026b2 <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 18500000U)&&(hclk < 20000000U))
 80026f4:	4a25      	ldr	r2, [pc, #148]	; (800278c <HAL_PCD_IRQHandler+0x534>)
 80026f6:	4926      	ldr	r1, [pc, #152]	; (8002790 <HAL_PCD_IRQHandler+0x538>)
 80026f8:	4402      	add	r2, r0
 80026fa:	428a      	cmp	r2, r1
 80026fc:	d803      	bhi.n	8002706 <HAL_PCD_IRQHandler+0x4ae>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xBU << 10U) & USB_OTG_GUSBCFG_TRDT);
 80026fe:	68da      	ldr	r2, [r3, #12]
 8002700:	f442 5230 	orr.w	r2, r2, #11264	; 0x2c00
 8002704:	e7d5      	b.n	80026b2 <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 20000000U)&&(hclk < 21800000U))
 8002706:	4a23      	ldr	r2, [pc, #140]	; (8002794 <HAL_PCD_IRQHandler+0x53c>)
 8002708:	4923      	ldr	r1, [pc, #140]	; (8002798 <HAL_PCD_IRQHandler+0x540>)
 800270a:	4402      	add	r2, r0
 800270c:	428a      	cmp	r2, r1
 800270e:	d803      	bhi.n	8002718 <HAL_PCD_IRQHandler+0x4c0>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xAU << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002710:	68da      	ldr	r2, [r3, #12]
 8002712:	f442 5220 	orr.w	r2, r2, #10240	; 0x2800
 8002716:	e7cc      	b.n	80026b2 <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 21800000U)&&(hclk < 24000000U))
 8002718:	4a20      	ldr	r2, [pc, #128]	; (800279c <HAL_PCD_IRQHandler+0x544>)
 800271a:	4921      	ldr	r1, [pc, #132]	; (80027a0 <HAL_PCD_IRQHandler+0x548>)
 800271c:	4402      	add	r2, r0
 800271e:	428a      	cmp	r2, r1
 8002720:	d803      	bhi.n	800272a <HAL_PCD_IRQHandler+0x4d2>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x9U << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002722:	68da      	ldr	r2, [r3, #12]
 8002724:	f442 5210 	orr.w	r2, r2, #9216	; 0x2400
 8002728:	e7c3      	b.n	80026b2 <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 24000000U)&&(hclk < 27700000U))
 800272a:	f1a0 72b7 	sub.w	r2, r0, #23986176	; 0x16e0000
 800272e:	491d      	ldr	r1, [pc, #116]	; (80027a4 <HAL_PCD_IRQHandler+0x54c>)
 8002730:	f5a2 5258 	sub.w	r2, r2, #13824	; 0x3600
 8002734:	428a      	cmp	r2, r1
 8002736:	d803      	bhi.n	8002740 <HAL_PCD_IRQHandler+0x4e8>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x8U << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002738:	68da      	ldr	r2, [r3, #12]
 800273a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800273e:	e7b8      	b.n	80026b2 <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 27700000U)&&(hclk < 32000000U))
 8002740:	4a19      	ldr	r2, [pc, #100]	; (80027a8 <HAL_PCD_IRQHandler+0x550>)
 8002742:	491a      	ldr	r1, [pc, #104]	; (80027ac <HAL_PCD_IRQHandler+0x554>)
 8002744:	4402      	add	r2, r0
 8002746:	428a      	cmp	r2, r1
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x7U << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002748:	68da      	ldr	r2, [r3, #12]
 800274a:	bf94      	ite	ls
 800274c:	f442 52e0 	orrls.w	r2, r2, #7168	; 0x1c00
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x6U << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002750:	f442 52c0 	orrhi.w	r2, r2, #6144	; 0x1800
 8002754:	e7ad      	b.n	80026b2 <HAL_PCD_IRQHandler+0x45a>
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_SETUP_UPDT)
 8002756:	2b06      	cmp	r3, #6
 8002758:	f47f ae6e 	bne.w	8002438 <HAL_PCD_IRQHandler+0x1e0>
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800275c:	2208      	movs	r2, #8
 800275e:	f504 716f 	add.w	r1, r4, #956	; 0x3bc
 8002762:	4648      	mov	r0, r9
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 8002764:	271c      	movs	r7, #28
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002766:	f001 f9ee 	bl	8003b46 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 800276a:	fb07 4708 	mla	r7, r7, r8, r4
 800276e:	f3c6 160a 	ubfx	r6, r6, #4, #11
 8002772:	e65c      	b.n	800242e <HAL_PCD_IRQHandler+0x1d6>
 8002774:	ff275340 	.word	0xff275340
 8002778:	000c34ff 	.word	0x000c34ff
 800277c:	ff1b1e40 	.word	0xff1b1e40
 8002780:	000f423f 	.word	0x000f423f
 8002784:	00124f7f 	.word	0x00124f7f
 8002788:	0013d61f 	.word	0x0013d61f
 800278c:	fee5b660 	.word	0xfee5b660
 8002790:	0016e35f 	.word	0x0016e35f
 8002794:	feced300 	.word	0xfeced300
 8002798:	001b773f 	.word	0x001b773f
 800279c:	feb35bc0 	.word	0xfeb35bc0
 80027a0:	002191bf 	.word	0x002191bf
 80027a4:	0038751f 	.word	0x0038751f
 80027a8:	fe5954e0 	.word	0xfe5954e0
 80027ac:	00419cdf 	.word	0x00419cdf

080027b0 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd); 
 80027b0:	f890 33b8 	ldrb.w	r3, [r0, #952]	; 0x3b8
 80027b4:	2b01      	cmp	r3, #1
{
 80027b6:	b510      	push	{r4, lr}
 80027b8:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 80027ba:	d009      	beq.n	80027d0 <HAL_PCD_SetAddress+0x20>
 80027bc:	2301      	movs	r3, #1
 80027be:	f880 33b8 	strb.w	r3, [r0, #952]	; 0x3b8
  USB_SetDevAddress(hpcd->Instance, address);
 80027c2:	6800      	ldr	r0, [r0, #0]
 80027c4:	f001 fa05 	bl	8003bd2 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);   
 80027c8:	2000      	movs	r0, #0
 80027ca:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return HAL_OK;
 80027ce:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd); 
 80027d0:	2002      	movs	r0, #2
}
 80027d2:	bd10      	pop	{r4, pc}

080027d4 <HAL_PCD_EP_Open>:
{
 80027d4:	b570      	push	{r4, r5, r6, lr}
  if ((ep_addr & 0x80) == 0x80)
 80027d6:	b24e      	sxtb	r6, r1
 80027d8:	2e00      	cmp	r6, #0
{
 80027da:	4604      	mov	r4, r0
 80027dc:	f04f 051c 	mov.w	r5, #28
 80027e0:	f001 007f 	and.w	r0, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80027e4:	bfb5      	itete	lt
 80027e6:	fb05 4100 	mlalt	r1, r5, r0, r4
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 80027ea:	fb05 4101 	mlage	r1, r5, r1, r4
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80027ee:	3138      	addlt	r1, #56	; 0x38
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 80027f0:	f501 71fc 	addge.w	r1, r1, #504	; 0x1f8
  ep->num   = ep_addr & 0x7F;
 80027f4:	b2c0      	uxtb	r0, r0
  if (ep->is_in)
 80027f6:	2e00      	cmp	r6, #0
    ep->tx_fifo_num = ep->num;
 80027f8:	bfb8      	it	lt
 80027fa:	80c8      	strhlt	r0, [r1, #6]
  if (ep_type == EP_TYPE_BULK )
 80027fc:	2b02      	cmp	r3, #2
  ep->type = ep_type;
 80027fe:	70cb      	strb	r3, [r1, #3]
  ep->is_in = (0x80 & ep_addr) != 0;
 8002800:	ea4f 75d6 	mov.w	r5, r6, lsr #31
    ep->data_pid_start = 0U;
 8002804:	bf04      	itt	eq
 8002806:	2300      	moveq	r3, #0
 8002808:	710b      	strbeq	r3, [r1, #4]
  ep->num   = ep_addr & 0x7F;
 800280a:	7008      	strb	r0, [r1, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 800280c:	704d      	strb	r5, [r1, #1]
  __HAL_LOCK(hpcd); 
 800280e:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
  ep->maxpacket = ep_mps;
 8002812:	608a      	str	r2, [r1, #8]
  __HAL_LOCK(hpcd); 
 8002814:	2b01      	cmp	r3, #1
 8002816:	d009      	beq.n	800282c <HAL_PCD_EP_Open+0x58>
 8002818:	2301      	movs	r3, #1
 800281a:	f884 33b8 	strb.w	r3, [r4, #952]	; 0x3b8
  USB_ActivateEndpoint(hpcd->Instance , ep);
 800281e:	6820      	ldr	r0, [r4, #0]
 8002820:	f000 ffb0 	bl	8003784 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);   
 8002824:	2000      	movs	r0, #0
 8002826:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return ret;
 800282a:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hpcd); 
 800282c:	2002      	movs	r0, #2
}
 800282e:	bd70      	pop	{r4, r5, r6, pc}

08002830 <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80) == 0x80)
 8002830:	b24b      	sxtb	r3, r1
 8002832:	2b00      	cmp	r3, #0
{  
 8002834:	b510      	push	{r4, lr}
 8002836:	f04f 021c 	mov.w	r2, #28
 800283a:	4604      	mov	r4, r0
 800283c:	f001 007f 	and.w	r0, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002840:	bfb5      	itete	lt
 8002842:	fb02 4100 	mlalt	r1, r2, r0, r4
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002846:	fb02 4101 	mlage	r1, r2, r1, r4
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800284a:	3138      	addlt	r1, #56	; 0x38
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 800284c:	f501 71fc 	addge.w	r1, r1, #504	; 0x1f8
  ep->is_in = (0x80 & ep_addr) != 0;
 8002850:	0fdb      	lsrs	r3, r3, #31
  ep->num   = ep_addr & 0x7F;
 8002852:	7008      	strb	r0, [r1, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 8002854:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd); 
 8002856:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
 800285a:	2b01      	cmp	r3, #1
 800285c:	d009      	beq.n	8002872 <HAL_PCD_EP_Close+0x42>
 800285e:	2301      	movs	r3, #1
 8002860:	f884 33b8 	strb.w	r3, [r4, #952]	; 0x3b8
  USB_DeactivateEndpoint(hpcd->Instance , ep);
 8002864:	6820      	ldr	r0, [r4, #0]
 8002866:	f000 ffcc 	bl	8003802 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);   
 800286a:	2000      	movs	r0, #0
 800286c:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return HAL_OK;
 8002870:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd); 
 8002872:	2002      	movs	r0, #2
}
 8002874:	bd10      	pop	{r4, pc}

08002876 <HAL_PCD_EP_Receive>:
{
 8002876:	b538      	push	{r3, r4, r5, lr}
 8002878:	f001 057f 	and.w	r5, r1, #127	; 0x7f
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 800287c:	241c      	movs	r4, #28
 800287e:	fb04 0105 	mla	r1, r4, r5, r0
  ep->xfer_buff = pBuf;  
 8002882:	fb04 0405 	mla	r4, r4, r5, r0
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002886:	f501 71fc 	add.w	r1, r1, #504	; 0x1f8
  ep->xfer_len = len;
 800288a:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
  ep->xfer_count = 0U;
 800288e:	2300      	movs	r3, #0
  ep->xfer_buff = pBuf;  
 8002890:	f8c4 2204 	str.w	r2, [r4, #516]	; 0x204
  ep->xfer_count = 0U;
 8002894:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
  ep->is_in = 0U;
 8002898:	f884 31f9 	strb.w	r3, [r4, #505]	; 0x1f9
  ep->num = ep_addr & 0x7F;
 800289c:	f884 51f8 	strb.w	r5, [r4, #504]	; 0x1f8
  if (hpcd->Init.dma_enable == 1U)
 80028a0:	6903      	ldr	r3, [r0, #16]
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 80028a2:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 80028a4:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;  
 80028a6:	bf08      	it	eq
 80028a8:	f8c4 2208 	streq.w	r2, [r4, #520]	; 0x208
 80028ac:	b2da      	uxtb	r2, r3
  if ((ep_addr & 0x7F) == 0)
 80028ae:	b91d      	cbnz	r5, 80028b8 <HAL_PCD_EP_Receive+0x42>
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 80028b0:	f001 f8c8 	bl	8003a44 <USB_EP0StartXfer>
}
 80028b4:	2000      	movs	r0, #0
 80028b6:	bd38      	pop	{r3, r4, r5, pc}
    USB_EPStartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 80028b8:	f000 fffe 	bl	80038b8 <USB_EPStartXfer>
 80028bc:	e7fa      	b.n	80028b4 <HAL_PCD_EP_Receive+0x3e>

080028be <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & 0xF].xfer_count;
 80028be:	231c      	movs	r3, #28
 80028c0:	f001 010f 	and.w	r1, r1, #15
 80028c4:	fb03 0101 	mla	r1, r3, r1, r0
}
 80028c8:	f8b1 0210 	ldrh.w	r0, [r1, #528]	; 0x210
 80028cc:	4770      	bx	lr

080028ce <HAL_PCD_EP_Transmit>:
{
 80028ce:	b538      	push	{r3, r4, r5, lr}
 80028d0:	f001 057f 	and.w	r5, r1, #127	; 0x7f
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80028d4:	241c      	movs	r4, #28
 80028d6:	fb04 0105 	mla	r1, r4, r5, r0
  ep->xfer_buff = pBuf;  
 80028da:	fb04 0405 	mla	r4, r4, r5, r0
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80028de:	3138      	adds	r1, #56	; 0x38
  ep->xfer_len = len;
 80028e0:	64e3      	str	r3, [r4, #76]	; 0x4c
  ep->xfer_count = 0U;
 80028e2:	2300      	movs	r3, #0
 80028e4:	6523      	str	r3, [r4, #80]	; 0x50
  ep->is_in = 1U;
 80028e6:	2301      	movs	r3, #1
  ep->xfer_buff = pBuf;  
 80028e8:	6462      	str	r2, [r4, #68]	; 0x44
  ep->is_in = 1U;
 80028ea:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  ep->num = ep_addr & 0x7F;
 80028ee:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
  if (hpcd->Init.dma_enable == 1U)
 80028f2:	6903      	ldr	r3, [r0, #16]
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 80028f4:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 80028f6:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;  
 80028f8:	bf08      	it	eq
 80028fa:	64a2      	streq	r2, [r4, #72]	; 0x48
 80028fc:	b2da      	uxtb	r2, r3
  if ((ep_addr & 0x7F) == 0)
 80028fe:	b91d      	cbnz	r5, 8002908 <HAL_PCD_EP_Transmit+0x3a>
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8002900:	f001 f8a0 	bl	8003a44 <USB_EP0StartXfer>
}
 8002904:	2000      	movs	r0, #0
 8002906:	bd38      	pop	{r3, r4, r5, pc}
    USB_EPStartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8002908:	f000 ffd6 	bl	80038b8 <USB_EPStartXfer>
 800290c:	e7fa      	b.n	8002904 <HAL_PCD_EP_Transmit+0x36>

0800290e <HAL_PCD_EP_SetStall>:
{
 800290e:	b538      	push	{r3, r4, r5, lr}
  if ((0x80 & ep_addr) == 0x80)
 8002910:	b24b      	sxtb	r3, r1
 8002912:	2b00      	cmp	r3, #0
 8002914:	f001 057f 	and.w	r5, r1, #127	; 0x7f
 8002918:	f04f 021c 	mov.w	r2, #28
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800291c:	bfb5      	itete	lt
 800291e:	fb02 0105 	mlalt	r1, r2, r5, r0
    ep = &hpcd->OUT_ep[ep_addr];
 8002922:	fb02 0101 	mlage	r1, r2, r1, r0
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002926:	3138      	addlt	r1, #56	; 0x38
    ep = &hpcd->OUT_ep[ep_addr];
 8002928:	f501 71fc 	addge.w	r1, r1, #504	; 0x1f8
  ep->is_stall = 1U;
 800292c:	2201      	movs	r2, #1
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 800292e:	0fdb      	lsrs	r3, r3, #31
  ep->num   = ep_addr & 0x7F;
 8002930:	b2ed      	uxtb	r5, r5
  ep->is_stall = 1U;
 8002932:	708a      	strb	r2, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 8002934:	700d      	strb	r5, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8002936:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd); 
 8002938:	f890 33b8 	ldrb.w	r3, [r0, #952]	; 0x3b8
 800293c:	4293      	cmp	r3, r2
{
 800293e:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 8002940:	d00f      	beq.n	8002962 <HAL_PCD_EP_SetStall+0x54>
 8002942:	f880 23b8 	strb.w	r2, [r0, #952]	; 0x3b8
  USB_EPSetStall(hpcd->Instance , ep);
 8002946:	6800      	ldr	r0, [r0, #0]
 8002948:	f001 f90b 	bl	8003b62 <USB_EPSetStall>
  if((ep_addr & 0x7F) == 0)
 800294c:	b92d      	cbnz	r5, 800295a <HAL_PCD_EP_SetStall+0x4c>
    USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800294e:	f504 726f 	add.w	r2, r4, #956	; 0x3bc
 8002952:	7c21      	ldrb	r1, [r4, #16]
 8002954:	6820      	ldr	r0, [r4, #0]
 8002956:	f001 f9b1 	bl	8003cbc <USB_EP0_OutStart>
  __HAL_UNLOCK(hpcd); 
 800295a:	2000      	movs	r0, #0
 800295c:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return HAL_OK;
 8002960:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd); 
 8002962:	2002      	movs	r0, #2
}
 8002964:	bd38      	pop	{r3, r4, r5, pc}

08002966 <HAL_PCD_EP_ClrStall>:
{
 8002966:	b538      	push	{r3, r4, r5, lr}
  if ((0x80 & ep_addr) == 0x80)
 8002968:	b24b      	sxtb	r3, r1
 800296a:	2b00      	cmp	r3, #0
{
 800296c:	4605      	mov	r5, r0
 800296e:	f04f 021c 	mov.w	r2, #28
 8002972:	f001 007f 	and.w	r0, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002976:	bfb5      	itete	lt
 8002978:	fb02 5100 	mlalt	r1, r2, r0, r5
    ep = &hpcd->OUT_ep[ep_addr];
 800297c:	fb02 5101 	mlage	r1, r2, r1, r5
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002980:	3138      	addlt	r1, #56	; 0x38
    ep = &hpcd->OUT_ep[ep_addr];
 8002982:	f501 71fc 	addge.w	r1, r1, #504	; 0x1f8
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8002986:	0fdb      	lsrs	r3, r3, #31
  ep->is_stall = 0U;
 8002988:	2400      	movs	r4, #0
 800298a:	708c      	strb	r4, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 800298c:	7008      	strb	r0, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 800298e:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd); 
 8002990:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 8002994:	2b01      	cmp	r3, #1
 8002996:	d009      	beq.n	80029ac <HAL_PCD_EP_ClrStall+0x46>
 8002998:	2301      	movs	r3, #1
 800299a:	f885 33b8 	strb.w	r3, [r5, #952]	; 0x3b8
  USB_EPClearStall(hpcd->Instance , ep);
 800299e:	6828      	ldr	r0, [r5, #0]
 80029a0:	f001 f8fe 	bl	8003ba0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd); 
 80029a4:	f885 43b8 	strb.w	r4, [r5, #952]	; 0x3b8
  return HAL_OK;
 80029a8:	4620      	mov	r0, r4
 80029aa:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd); 
 80029ac:	2002      	movs	r0, #2
}
 80029ae:	bd38      	pop	{r3, r4, r5, pc}

080029b0 <HAL_PCDEx_SetTxFiFo>:
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top 
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */
  
  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80029b0:	6800      	ldr	r0, [r0, #0]
{
 80029b2:	b570      	push	{r4, r5, r6, lr}
  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80029b4:	6a43      	ldr	r3, [r0, #36]	; 0x24
  
  if(fifo == 0)
 80029b6:	b921      	cbnz	r1, 80029c2 <HAL_PCDEx_SetTxFiFo+0x12>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((uint32_t)size << 16U) | Tx_Offset);
 80029b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80029bc:	6283      	str	r3, [r0, #40]	; 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1] = (uint32_t)(((uint32_t)size << 16U) | Tx_Offset);        
  }
  
  return HAL_OK;
}
 80029be:	2000      	movs	r0, #0
 80029c0:	bd70      	pop	{r4, r5, r6, pc}
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16U;
 80029c2:	6a84      	ldr	r4, [r0, #40]	; 0x28
    for (i = 0; i < (fifo - 1); i++)
 80029c4:	2500      	movs	r5, #0
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16U;
 80029c6:	eb03 4314 	add.w	r3, r3, r4, lsr #16
    for (i = 0; i < (fifo - 1); i++)
 80029ca:	1e4e      	subs	r6, r1, #1
 80029cc:	b2ec      	uxtb	r4, r5
 80029ce:	42b4      	cmp	r4, r6
 80029d0:	f105 0501 	add.w	r5, r5, #1
 80029d4:	db06      	blt.n	80029e4 <HAL_PCDEx_SetTxFiFo+0x34>
    hpcd->Instance->DIEPTXF[fifo - 1] = (uint32_t)(((uint32_t)size << 16U) | Tx_Offset);        
 80029d6:	313f      	adds	r1, #63	; 0x3f
 80029d8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 80029dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80029e0:	6043      	str	r3, [r0, #4]
 80029e2:	e7ec      	b.n	80029be <HAL_PCDEx_SetTxFiFo+0xe>
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16U);
 80029e4:	3440      	adds	r4, #64	; 0x40
 80029e6:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 80029ea:	6864      	ldr	r4, [r4, #4]
 80029ec:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80029f0:	e7ec      	b.n	80029cc <HAL_PCDEx_SetTxFiFo+0x1c>

080029f2 <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 80029f2:	6803      	ldr	r3, [r0, #0]
  
  return HAL_OK;
}
 80029f4:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 80029f6:	6259      	str	r1, [r3, #36]	; 0x24
}
 80029f8:	4770      	bx	lr
	...

080029fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029fc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a00:	4604      	mov	r4, r0
 8002a02:	b918      	cbnz	r0, 8002a0c <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8002a04:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8002a06:	b002      	add	sp, #8
 8002a08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a0c:	6803      	ldr	r3, [r0, #0]
 8002a0e:	07dd      	lsls	r5, r3, #31
 8002a10:	d410      	bmi.n	8002a34 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a12:	6823      	ldr	r3, [r4, #0]
 8002a14:	0798      	lsls	r0, r3, #30
 8002a16:	d458      	bmi.n	8002aca <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a18:	6823      	ldr	r3, [r4, #0]
 8002a1a:	071a      	lsls	r2, r3, #28
 8002a1c:	f100 809a 	bmi.w	8002b54 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a20:	6823      	ldr	r3, [r4, #0]
 8002a22:	075b      	lsls	r3, r3, #29
 8002a24:	f100 80b8 	bmi.w	8002b98 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a28:	69a2      	ldr	r2, [r4, #24]
 8002a2a:	2a00      	cmp	r2, #0
 8002a2c:	f040 8119 	bne.w	8002c62 <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 8002a30:	2000      	movs	r0, #0
 8002a32:	e7e8      	b.n	8002a06 <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002a34:	4ba6      	ldr	r3, [pc, #664]	; (8002cd0 <HAL_RCC_OscConfig+0x2d4>)
 8002a36:	689a      	ldr	r2, [r3, #8]
 8002a38:	f002 020c 	and.w	r2, r2, #12
 8002a3c:	2a04      	cmp	r2, #4
 8002a3e:	d007      	beq.n	8002a50 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a40:	689a      	ldr	r2, [r3, #8]
 8002a42:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002a46:	2a08      	cmp	r2, #8
 8002a48:	d10a      	bne.n	8002a60 <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	0259      	lsls	r1, r3, #9
 8002a4e:	d507      	bpl.n	8002a60 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a50:	4b9f      	ldr	r3, [pc, #636]	; (8002cd0 <HAL_RCC_OscConfig+0x2d4>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	039a      	lsls	r2, r3, #14
 8002a56:	d5dc      	bpl.n	8002a12 <HAL_RCC_OscConfig+0x16>
 8002a58:	6863      	ldr	r3, [r4, #4]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d1d9      	bne.n	8002a12 <HAL_RCC_OscConfig+0x16>
 8002a5e:	e7d1      	b.n	8002a04 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a60:	6863      	ldr	r3, [r4, #4]
 8002a62:	4d9b      	ldr	r5, [pc, #620]	; (8002cd0 <HAL_RCC_OscConfig+0x2d4>)
 8002a64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a68:	d111      	bne.n	8002a8e <HAL_RCC_OscConfig+0x92>
 8002a6a:	682b      	ldr	r3, [r5, #0]
 8002a6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a70:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002a72:	f7fe fdcf 	bl	8001614 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a76:	4d96      	ldr	r5, [pc, #600]	; (8002cd0 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8002a78:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a7a:	682b      	ldr	r3, [r5, #0]
 8002a7c:	039b      	lsls	r3, r3, #14
 8002a7e:	d4c8      	bmi.n	8002a12 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a80:	f7fe fdc8 	bl	8001614 <HAL_GetTick>
 8002a84:	1b80      	subs	r0, r0, r6
 8002a86:	2864      	cmp	r0, #100	; 0x64
 8002a88:	d9f7      	bls.n	8002a7a <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8002a8a:	2003      	movs	r0, #3
 8002a8c:	e7bb      	b.n	8002a06 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a8e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a92:	d104      	bne.n	8002a9e <HAL_RCC_OscConfig+0xa2>
 8002a94:	682b      	ldr	r3, [r5, #0]
 8002a96:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a9a:	602b      	str	r3, [r5, #0]
 8002a9c:	e7e5      	b.n	8002a6a <HAL_RCC_OscConfig+0x6e>
 8002a9e:	682a      	ldr	r2, [r5, #0]
 8002aa0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002aa4:	602a      	str	r2, [r5, #0]
 8002aa6:	682a      	ldr	r2, [r5, #0]
 8002aa8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002aac:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d1df      	bne.n	8002a72 <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 8002ab2:	f7fe fdaf 	bl	8001614 <HAL_GetTick>
 8002ab6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ab8:	682b      	ldr	r3, [r5, #0]
 8002aba:	039f      	lsls	r7, r3, #14
 8002abc:	d5a9      	bpl.n	8002a12 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002abe:	f7fe fda9 	bl	8001614 <HAL_GetTick>
 8002ac2:	1b80      	subs	r0, r0, r6
 8002ac4:	2864      	cmp	r0, #100	; 0x64
 8002ac6:	d9f7      	bls.n	8002ab8 <HAL_RCC_OscConfig+0xbc>
 8002ac8:	e7df      	b.n	8002a8a <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002aca:	4b81      	ldr	r3, [pc, #516]	; (8002cd0 <HAL_RCC_OscConfig+0x2d4>)
 8002acc:	689a      	ldr	r2, [r3, #8]
 8002ace:	f012 0f0c 	tst.w	r2, #12
 8002ad2:	d007      	beq.n	8002ae4 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ad4:	689a      	ldr	r2, [r3, #8]
 8002ad6:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002ada:	2a08      	cmp	r2, #8
 8002adc:	d111      	bne.n	8002b02 <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	025e      	lsls	r6, r3, #9
 8002ae2:	d40e      	bmi.n	8002b02 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ae4:	4b7a      	ldr	r3, [pc, #488]	; (8002cd0 <HAL_RCC_OscConfig+0x2d4>)
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	0795      	lsls	r5, r2, #30
 8002aea:	d502      	bpl.n	8002af2 <HAL_RCC_OscConfig+0xf6>
 8002aec:	68e2      	ldr	r2, [r4, #12]
 8002aee:	2a01      	cmp	r2, #1
 8002af0:	d188      	bne.n	8002a04 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	6921      	ldr	r1, [r4, #16]
 8002af6:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8002afa:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8002afe:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b00:	e78a      	b.n	8002a18 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002b02:	68e2      	ldr	r2, [r4, #12]
 8002b04:	4b73      	ldr	r3, [pc, #460]	; (8002cd4 <HAL_RCC_OscConfig+0x2d8>)
 8002b06:	b1b2      	cbz	r2, 8002b36 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8002b08:	2201      	movs	r2, #1
 8002b0a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002b0c:	f7fe fd82 	bl	8001614 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b10:	4d6f      	ldr	r5, [pc, #444]	; (8002cd0 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8002b12:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b14:	682b      	ldr	r3, [r5, #0]
 8002b16:	0798      	lsls	r0, r3, #30
 8002b18:	d507      	bpl.n	8002b2a <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b1a:	682b      	ldr	r3, [r5, #0]
 8002b1c:	6922      	ldr	r2, [r4, #16]
 8002b1e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002b22:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002b26:	602b      	str	r3, [r5, #0]
 8002b28:	e776      	b.n	8002a18 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b2a:	f7fe fd73 	bl	8001614 <HAL_GetTick>
 8002b2e:	1b80      	subs	r0, r0, r6
 8002b30:	2802      	cmp	r0, #2
 8002b32:	d9ef      	bls.n	8002b14 <HAL_RCC_OscConfig+0x118>
 8002b34:	e7a9      	b.n	8002a8a <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8002b36:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002b38:	f7fe fd6c 	bl	8001614 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b3c:	4d64      	ldr	r5, [pc, #400]	; (8002cd0 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8002b3e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b40:	682b      	ldr	r3, [r5, #0]
 8002b42:	0799      	lsls	r1, r3, #30
 8002b44:	f57f af68 	bpl.w	8002a18 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b48:	f7fe fd64 	bl	8001614 <HAL_GetTick>
 8002b4c:	1b80      	subs	r0, r0, r6
 8002b4e:	2802      	cmp	r0, #2
 8002b50:	d9f6      	bls.n	8002b40 <HAL_RCC_OscConfig+0x144>
 8002b52:	e79a      	b.n	8002a8a <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002b54:	6962      	ldr	r2, [r4, #20]
 8002b56:	4b60      	ldr	r3, [pc, #384]	; (8002cd8 <HAL_RCC_OscConfig+0x2dc>)
 8002b58:	b17a      	cbz	r2, 8002b7a <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002b5e:	f7fe fd59 	bl	8001614 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b62:	4d5b      	ldr	r5, [pc, #364]	; (8002cd0 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8002b64:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b66:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002b68:	079f      	lsls	r7, r3, #30
 8002b6a:	f53f af59 	bmi.w	8002a20 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b6e:	f7fe fd51 	bl	8001614 <HAL_GetTick>
 8002b72:	1b80      	subs	r0, r0, r6
 8002b74:	2802      	cmp	r0, #2
 8002b76:	d9f6      	bls.n	8002b66 <HAL_RCC_OscConfig+0x16a>
 8002b78:	e787      	b.n	8002a8a <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8002b7a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002b7c:	f7fe fd4a 	bl	8001614 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b80:	4d53      	ldr	r5, [pc, #332]	; (8002cd0 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8002b82:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b84:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002b86:	0798      	lsls	r0, r3, #30
 8002b88:	f57f af4a 	bpl.w	8002a20 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b8c:	f7fe fd42 	bl	8001614 <HAL_GetTick>
 8002b90:	1b80      	subs	r0, r0, r6
 8002b92:	2802      	cmp	r0, #2
 8002b94:	d9f6      	bls.n	8002b84 <HAL_RCC_OscConfig+0x188>
 8002b96:	e778      	b.n	8002a8a <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b98:	4b4d      	ldr	r3, [pc, #308]	; (8002cd0 <HAL_RCC_OscConfig+0x2d4>)
 8002b9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b9c:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8002ba0:	d128      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ba2:	9201      	str	r2, [sp, #4]
 8002ba4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ba6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002baa:	641a      	str	r2, [r3, #64]	; 0x40
 8002bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bb2:	9301      	str	r3, [sp, #4]
 8002bb4:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002bb6:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bb8:	4d48      	ldr	r5, [pc, #288]	; (8002cdc <HAL_RCC_OscConfig+0x2e0>)
 8002bba:	682b      	ldr	r3, [r5, #0]
 8002bbc:	05d9      	lsls	r1, r3, #23
 8002bbe:	d51b      	bpl.n	8002bf8 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bc0:	68a3      	ldr	r3, [r4, #8]
 8002bc2:	4d43      	ldr	r5, [pc, #268]	; (8002cd0 <HAL_RCC_OscConfig+0x2d4>)
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d127      	bne.n	8002c18 <HAL_RCC_OscConfig+0x21c>
 8002bc8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002bca:	f043 0301 	orr.w	r3, r3, #1
 8002bce:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8002bd0:	f7fe fd20 	bl	8001614 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bd4:	4d3e      	ldr	r5, [pc, #248]	; (8002cd0 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8002bd6:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bd8:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bdc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002bde:	079b      	lsls	r3, r3, #30
 8002be0:	d539      	bpl.n	8002c56 <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8002be2:	2e00      	cmp	r6, #0
 8002be4:	f43f af20 	beq.w	8002a28 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002be8:	4a39      	ldr	r2, [pc, #228]	; (8002cd0 <HAL_RCC_OscConfig+0x2d4>)
 8002bea:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002bec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bf0:	6413      	str	r3, [r2, #64]	; 0x40
 8002bf2:	e719      	b.n	8002a28 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8002bf4:	2600      	movs	r6, #0
 8002bf6:	e7df      	b.n	8002bb8 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002bf8:	682b      	ldr	r3, [r5, #0]
 8002bfa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bfe:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002c00:	f7fe fd08 	bl	8001614 <HAL_GetTick>
 8002c04:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c06:	682b      	ldr	r3, [r5, #0]
 8002c08:	05da      	lsls	r2, r3, #23
 8002c0a:	d4d9      	bmi.n	8002bc0 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c0c:	f7fe fd02 	bl	8001614 <HAL_GetTick>
 8002c10:	1bc0      	subs	r0, r0, r7
 8002c12:	2802      	cmp	r0, #2
 8002c14:	d9f7      	bls.n	8002c06 <HAL_RCC_OscConfig+0x20a>
 8002c16:	e738      	b.n	8002a8a <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c18:	2b05      	cmp	r3, #5
 8002c1a:	d104      	bne.n	8002c26 <HAL_RCC_OscConfig+0x22a>
 8002c1c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002c1e:	f043 0304 	orr.w	r3, r3, #4
 8002c22:	672b      	str	r3, [r5, #112]	; 0x70
 8002c24:	e7d0      	b.n	8002bc8 <HAL_RCC_OscConfig+0x1cc>
 8002c26:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002c28:	f022 0201 	bic.w	r2, r2, #1
 8002c2c:	672a      	str	r2, [r5, #112]	; 0x70
 8002c2e:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002c30:	f022 0204 	bic.w	r2, r2, #4
 8002c34:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d1ca      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8002c3a:	f7fe fceb 	bl	8001614 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c3e:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002c42:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c44:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002c46:	0798      	lsls	r0, r3, #30
 8002c48:	d5cb      	bpl.n	8002be2 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c4a:	f7fe fce3 	bl	8001614 <HAL_GetTick>
 8002c4e:	1bc0      	subs	r0, r0, r7
 8002c50:	4540      	cmp	r0, r8
 8002c52:	d9f7      	bls.n	8002c44 <HAL_RCC_OscConfig+0x248>
 8002c54:	e719      	b.n	8002a8a <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c56:	f7fe fcdd 	bl	8001614 <HAL_GetTick>
 8002c5a:	1bc0      	subs	r0, r0, r7
 8002c5c:	4540      	cmp	r0, r8
 8002c5e:	d9bd      	bls.n	8002bdc <HAL_RCC_OscConfig+0x1e0>
 8002c60:	e713      	b.n	8002a8a <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002c62:	4d1b      	ldr	r5, [pc, #108]	; (8002cd0 <HAL_RCC_OscConfig+0x2d4>)
 8002c64:	68ab      	ldr	r3, [r5, #8]
 8002c66:	f003 030c 	and.w	r3, r3, #12
 8002c6a:	2b08      	cmp	r3, #8
 8002c6c:	f43f aeca 	beq.w	8002a04 <HAL_RCC_OscConfig+0x8>
 8002c70:	4e1b      	ldr	r6, [pc, #108]	; (8002ce0 <HAL_RCC_OscConfig+0x2e4>)
 8002c72:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c74:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8002c76:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c78:	d134      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8002c7a:	f7fe fccb 	bl	8001614 <HAL_GetTick>
 8002c7e:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c80:	682b      	ldr	r3, [r5, #0]
 8002c82:	0199      	lsls	r1, r3, #6
 8002c84:	d41e      	bmi.n	8002cc4 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c86:	6a22      	ldr	r2, [r4, #32]
 8002c88:	69e3      	ldr	r3, [r4, #28]
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002c8e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002c92:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002c94:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002c98:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c9a:	4c0d      	ldr	r4, [pc, #52]	; (8002cd0 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c9c:	0852      	lsrs	r2, r2, #1
 8002c9e:	3a01      	subs	r2, #1
 8002ca0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002ca4:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8002caa:	f7fe fcb3 	bl	8001614 <HAL_GetTick>
 8002cae:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cb0:	6823      	ldr	r3, [r4, #0]
 8002cb2:	019a      	lsls	r2, r3, #6
 8002cb4:	f53f aebc 	bmi.w	8002a30 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cb8:	f7fe fcac 	bl	8001614 <HAL_GetTick>
 8002cbc:	1b40      	subs	r0, r0, r5
 8002cbe:	2802      	cmp	r0, #2
 8002cc0:	d9f6      	bls.n	8002cb0 <HAL_RCC_OscConfig+0x2b4>
 8002cc2:	e6e2      	b.n	8002a8a <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cc4:	f7fe fca6 	bl	8001614 <HAL_GetTick>
 8002cc8:	1bc0      	subs	r0, r0, r7
 8002cca:	2802      	cmp	r0, #2
 8002ccc:	d9d8      	bls.n	8002c80 <HAL_RCC_OscConfig+0x284>
 8002cce:	e6dc      	b.n	8002a8a <HAL_RCC_OscConfig+0x8e>
 8002cd0:	40023800 	.word	0x40023800
 8002cd4:	42470000 	.word	0x42470000
 8002cd8:	42470e80 	.word	0x42470e80
 8002cdc:	40007000 	.word	0x40007000
 8002ce0:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8002ce4:	f7fe fc96 	bl	8001614 <HAL_GetTick>
 8002ce8:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cea:	682b      	ldr	r3, [r5, #0]
 8002cec:	019b      	lsls	r3, r3, #6
 8002cee:	f57f ae9f 	bpl.w	8002a30 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cf2:	f7fe fc8f 	bl	8001614 <HAL_GetTick>
 8002cf6:	1b00      	subs	r0, r0, r4
 8002cf8:	2802      	cmp	r0, #2
 8002cfa:	d9f6      	bls.n	8002cea <HAL_RCC_OscConfig+0x2ee>
 8002cfc:	e6c5      	b.n	8002a8a <HAL_RCC_OscConfig+0x8e>
 8002cfe:	bf00      	nop

08002d00 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8002d00:	b570      	push	{r4, r5, r6, lr}
 8002d02:	460d      	mov	r5, r1
 8002d04:	b088      	sub	sp, #32
 8002d06:	4616      	mov	r6, r2
 8002d08:	4c20      	ldr	r4, [pc, #128]	; (8002d8c <HAL_RCC_MCOConfig+0x8c>)
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8002d0a:	b9f0      	cbnz	r0, 8002d4a <HAL_RCC_MCOConfig+0x4a>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8002d0c:	9001      	str	r0, [sp, #4]
 8002d0e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002d10:	f043 0301 	orr.w	r3, r3, #1
 8002d14:	6323      	str	r3, [r4, #48]	; 0x30
 8002d16:	6b23      	ldr	r3, [r4, #48]	; 0x30

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d18:	9005      	str	r0, [sp, #20]
    __MCO1_CLK_ENABLE();
 8002d1a:	f003 0301 	and.w	r3, r3, #1
 8002d1e:	9301      	str	r3, [sp, #4]
 8002d20:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002d22:	9007      	str	r0, [sp, #28]
    GPIO_InitStruct.Pin = MCO1_PIN;
 8002d24:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d28:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d2a:	2302      	movs	r3, #2
 8002d2c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8002d2e:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d30:	2303      	movs	r3, #3
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8002d32:	4817      	ldr	r0, [pc, #92]	; (8002d90 <HAL_RCC_MCOConfig+0x90>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d34:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8002d36:	f7ff f91d 	bl	8001f74 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8002d3a:	68a1      	ldr	r1, [r4, #8]
 8002d3c:	f021 61ec 	bic.w	r1, r1, #123731968	; 0x7600000
 8002d40:	4331      	orrs	r1, r6
 8002d42:	4329      	orrs	r1, r5
 8002d44:	60a1      	str	r1, [r4, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8002d46:	b008      	add	sp, #32
 8002d48:	bd70      	pop	{r4, r5, r6, pc}
    __MCO2_CLK_ENABLE();
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	9302      	str	r3, [sp, #8]
 8002d4e:	6b22      	ldr	r2, [r4, #48]	; 0x30
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8002d50:	4810      	ldr	r0, [pc, #64]	; (8002d94 <HAL_RCC_MCOConfig+0x94>)
    __MCO2_CLK_ENABLE();
 8002d52:	f042 0204 	orr.w	r2, r2, #4
 8002d56:	6322      	str	r2, [r4, #48]	; 0x30
 8002d58:	6b22      	ldr	r2, [r4, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d5a:	9305      	str	r3, [sp, #20]
    __MCO2_CLK_ENABLE();
 8002d5c:	f002 0204 	and.w	r2, r2, #4
 8002d60:	9202      	str	r2, [sp, #8]
 8002d62:	9a02      	ldr	r2, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002d64:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8002d66:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d6a:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d6c:	2202      	movs	r2, #2
 8002d6e:	9204      	str	r2, [sp, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8002d70:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d72:	2203      	movs	r2, #3
 8002d74:	9206      	str	r2, [sp, #24]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8002d76:	f7ff f8fd 	bl	8001f74 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8002d7a:	68a3      	ldr	r3, [r4, #8]
 8002d7c:	ea45 01c6 	orr.w	r1, r5, r6, lsl #3
 8002d80:	f023 4578 	bic.w	r5, r3, #4160749568	; 0xf8000000
 8002d84:	430d      	orrs	r5, r1
 8002d86:	60a5      	str	r5, [r4, #8]
}
 8002d88:	e7dd      	b.n	8002d46 <HAL_RCC_MCOConfig+0x46>
 8002d8a:	bf00      	nop
 8002d8c:	40023800 	.word	0x40023800
 8002d90:	40020000 	.word	0x40020000
 8002d94:	40020800 	.word	0x40020800

08002d98 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d98:	4913      	ldr	r1, [pc, #76]	; (8002de8 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8002d9a:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d9c:	688b      	ldr	r3, [r1, #8]
 8002d9e:	f003 030c 	and.w	r3, r3, #12
 8002da2:	2b04      	cmp	r3, #4
 8002da4:	d003      	beq.n	8002dae <HAL_RCC_GetSysClockFreq+0x16>
 8002da6:	2b08      	cmp	r3, #8
 8002da8:	d003      	beq.n	8002db2 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002daa:	4810      	ldr	r0, [pc, #64]	; (8002dec <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002dac:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8002dae:	4810      	ldr	r0, [pc, #64]	; (8002df0 <HAL_RCC_GetSysClockFreq+0x58>)
 8002db0:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002db2:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002db4:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002db6:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002db8:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dbc:	bf14      	ite	ne
 8002dbe:	480c      	ldrne	r0, [pc, #48]	; (8002df0 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dc0:	480a      	ldreq	r0, [pc, #40]	; (8002dec <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dc2:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002dc6:	bf18      	it	ne
 8002dc8:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002dca:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dce:	fba1 0100 	umull	r0, r1, r1, r0
 8002dd2:	f7fd fa0d 	bl	80001f0 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002dd6:	4b04      	ldr	r3, [pc, #16]	; (8002de8 <HAL_RCC_GetSysClockFreq+0x50>)
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002dde:	3301      	adds	r3, #1
 8002de0:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8002de2:	fbb0 f0f3 	udiv	r0, r0, r3
 8002de6:	bd08      	pop	{r3, pc}
 8002de8:	40023800 	.word	0x40023800
 8002dec:	00f42400 	.word	0x00f42400
 8002df0:	007a1200 	.word	0x007a1200

08002df4 <HAL_RCC_ClockConfig>:
{
 8002df4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002df8:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8002dfa:	4604      	mov	r4, r0
 8002dfc:	b910      	cbnz	r0, 8002e04 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8002dfe:	2001      	movs	r0, #1
 8002e00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e04:	4b44      	ldr	r3, [pc, #272]	; (8002f18 <HAL_RCC_ClockConfig+0x124>)
 8002e06:	681a      	ldr	r2, [r3, #0]
 8002e08:	f002 020f 	and.w	r2, r2, #15
 8002e0c:	428a      	cmp	r2, r1
 8002e0e:	d328      	bcc.n	8002e62 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e10:	6821      	ldr	r1, [r4, #0]
 8002e12:	078f      	lsls	r7, r1, #30
 8002e14:	d42d      	bmi.n	8002e72 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e16:	07c8      	lsls	r0, r1, #31
 8002e18:	d440      	bmi.n	8002e9c <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e1a:	4b3f      	ldr	r3, [pc, #252]	; (8002f18 <HAL_RCC_ClockConfig+0x124>)
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	f002 020f 	and.w	r2, r2, #15
 8002e22:	4295      	cmp	r5, r2
 8002e24:	d366      	bcc.n	8002ef4 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e26:	6822      	ldr	r2, [r4, #0]
 8002e28:	0751      	lsls	r1, r2, #29
 8002e2a:	d46c      	bmi.n	8002f06 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e2c:	0713      	lsls	r3, r2, #28
 8002e2e:	d507      	bpl.n	8002e40 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e30:	4a3a      	ldr	r2, [pc, #232]	; (8002f1c <HAL_RCC_ClockConfig+0x128>)
 8002e32:	6921      	ldr	r1, [r4, #16]
 8002e34:	6893      	ldr	r3, [r2, #8]
 8002e36:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002e3a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002e3e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002e40:	f7ff ffaa 	bl	8002d98 <HAL_RCC_GetSysClockFreq>
 8002e44:	4b35      	ldr	r3, [pc, #212]	; (8002f1c <HAL_RCC_ClockConfig+0x128>)
 8002e46:	4a36      	ldr	r2, [pc, #216]	; (8002f20 <HAL_RCC_ClockConfig+0x12c>)
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002e4e:	5cd3      	ldrb	r3, [r2, r3]
 8002e50:	40d8      	lsrs	r0, r3
 8002e52:	4b34      	ldr	r3, [pc, #208]	; (8002f24 <HAL_RCC_ClockConfig+0x130>)
 8002e54:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002e56:	2000      	movs	r0, #0
 8002e58:	f7fd ffe2 	bl	8000e20 <HAL_InitTick>
  return HAL_OK;
 8002e5c:	2000      	movs	r0, #0
 8002e5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e62:	b2ca      	uxtb	r2, r1
 8002e64:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 030f 	and.w	r3, r3, #15
 8002e6c:	4299      	cmp	r1, r3
 8002e6e:	d1c6      	bne.n	8002dfe <HAL_RCC_ClockConfig+0xa>
 8002e70:	e7ce      	b.n	8002e10 <HAL_RCC_ClockConfig+0x1c>
 8002e72:	4b2a      	ldr	r3, [pc, #168]	; (8002f1c <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e74:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e78:	bf1e      	ittt	ne
 8002e7a:	689a      	ldrne	r2, [r3, #8]
 8002e7c:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8002e80:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e82:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e84:	bf42      	ittt	mi
 8002e86:	689a      	ldrmi	r2, [r3, #8]
 8002e88:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8002e8c:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e8e:	689a      	ldr	r2, [r3, #8]
 8002e90:	68a0      	ldr	r0, [r4, #8]
 8002e92:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002e96:	4302      	orrs	r2, r0
 8002e98:	609a      	str	r2, [r3, #8]
 8002e9a:	e7bc      	b.n	8002e16 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e9c:	6862      	ldr	r2, [r4, #4]
 8002e9e:	4b1f      	ldr	r3, [pc, #124]	; (8002f1c <HAL_RCC_ClockConfig+0x128>)
 8002ea0:	2a01      	cmp	r2, #1
 8002ea2:	d11d      	bne.n	8002ee0 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002eaa:	d0a8      	beq.n	8002dfe <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002eac:	4e1b      	ldr	r6, [pc, #108]	; (8002f1c <HAL_RCC_ClockConfig+0x128>)
 8002eae:	68b3      	ldr	r3, [r6, #8]
 8002eb0:	f023 0303 	bic.w	r3, r3, #3
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8002eb8:	f7fe fbac 	bl	8001614 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ebc:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002ec0:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ec2:	68b3      	ldr	r3, [r6, #8]
 8002ec4:	6862      	ldr	r2, [r4, #4]
 8002ec6:	f003 030c 	and.w	r3, r3, #12
 8002eca:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002ece:	d0a4      	beq.n	8002e1a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ed0:	f7fe fba0 	bl	8001614 <HAL_GetTick>
 8002ed4:	1bc0      	subs	r0, r0, r7
 8002ed6:	4540      	cmp	r0, r8
 8002ed8:	d9f3      	bls.n	8002ec2 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8002eda:	2003      	movs	r0, #3
}
 8002edc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ee0:	1e91      	subs	r1, r2, #2
 8002ee2:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ee4:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ee6:	d802      	bhi.n	8002eee <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ee8:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002eec:	e7dd      	b.n	8002eaa <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002eee:	f013 0f02 	tst.w	r3, #2
 8002ef2:	e7da      	b.n	8002eaa <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ef4:	b2ea      	uxtb	r2, r5
 8002ef6:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f003 030f 	and.w	r3, r3, #15
 8002efe:	429d      	cmp	r5, r3
 8002f00:	f47f af7d 	bne.w	8002dfe <HAL_RCC_ClockConfig+0xa>
 8002f04:	e78f      	b.n	8002e26 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f06:	4905      	ldr	r1, [pc, #20]	; (8002f1c <HAL_RCC_ClockConfig+0x128>)
 8002f08:	68e0      	ldr	r0, [r4, #12]
 8002f0a:	688b      	ldr	r3, [r1, #8]
 8002f0c:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8002f10:	4303      	orrs	r3, r0
 8002f12:	608b      	str	r3, [r1, #8]
 8002f14:	e78a      	b.n	8002e2c <HAL_RCC_ClockConfig+0x38>
 8002f16:	bf00      	nop
 8002f18:	40023c00 	.word	0x40023c00
 8002f1c:	40023800 	.word	0x40023800
 8002f20:	08006629 	.word	0x08006629
 8002f24:	20000000 	.word	0x20000000

08002f28 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002f28:	4b01      	ldr	r3, [pc, #4]	; (8002f30 <HAL_RCC_GetHCLKFreq+0x8>)
 8002f2a:	6818      	ldr	r0, [r3, #0]
 8002f2c:	4770      	bx	lr
 8002f2e:	bf00      	nop
 8002f30:	20000000 	.word	0x20000000

08002f34 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002f34:	4b04      	ldr	r3, [pc, #16]	; (8002f48 <HAL_RCC_GetPCLK2Freq+0x14>)
 8002f36:	4a05      	ldr	r2, [pc, #20]	; (8002f4c <HAL_RCC_GetPCLK2Freq+0x18>)
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002f3e:	5cd3      	ldrb	r3, [r2, r3]
 8002f40:	4a03      	ldr	r2, [pc, #12]	; (8002f50 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002f42:	6810      	ldr	r0, [r2, #0]
}
 8002f44:	40d8      	lsrs	r0, r3
 8002f46:	4770      	bx	lr
 8002f48:	40023800 	.word	0x40023800
 8002f4c:	08006639 	.word	0x08006639
 8002f50:	20000000 	.word	0x20000000

08002f54 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002f54:	230f      	movs	r3, #15
 8002f56:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002f58:	4b0b      	ldr	r3, [pc, #44]	; (8002f88 <HAL_RCC_GetClockConfig+0x34>)
 8002f5a:	689a      	ldr	r2, [r3, #8]
 8002f5c:	f002 0203 	and.w	r2, r2, #3
 8002f60:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002f62:	689a      	ldr	r2, [r3, #8]
 8002f64:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8002f68:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002f6a:	689a      	ldr	r2, [r3, #8]
 8002f6c:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8002f70:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	08db      	lsrs	r3, r3, #3
 8002f76:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8002f7a:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002f7c:	4b03      	ldr	r3, [pc, #12]	; (8002f8c <HAL_RCC_GetClockConfig+0x38>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f003 030f 	and.w	r3, r3, #15
 8002f84:	600b      	str	r3, [r1, #0]
 8002f86:	4770      	bx	lr
 8002f88:	40023800 	.word	0x40023800
 8002f8c:	40023c00 	.word	0x40023c00

08002f90 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;  

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f90:	6a03      	ldr	r3, [r0, #32]
 8002f92:	f023 0301 	bic.w	r3, r3, #1
 8002f96:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f98:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8002f9a:	6842      	ldr	r2, [r0, #4]
{
 8002f9c:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002f9e:	6984      	ldr	r4, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002fa0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002fa2:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002fa6:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002fa8:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8002faa:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8002fae:	4323      	orrs	r3, r4

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002fb0:	4c0c      	ldr	r4, [pc, #48]	; (8002fe4 <TIM_OC1_SetConfig+0x54>)
 8002fb2:	42a0      	cmp	r0, r4
 8002fb4:	d009      	beq.n	8002fca <TIM_OC1_SetConfig+0x3a>
 8002fb6:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002fba:	42a0      	cmp	r0, r4
 8002fbc:	d005      	beq.n	8002fca <TIM_OC1_SetConfig+0x3a>
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fbe:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002fc0:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002fc2:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8002fc4:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002fc6:	6203      	str	r3, [r0, #32]
} 
 8002fc8:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= OC_Config->OCNPolarity;
 8002fca:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 8002fcc:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC1NP;
 8002fce:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8002fd2:	4323      	orrs	r3, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8002fd4:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002fd6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8002fda:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8002fdc:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8002fe0:	4322      	orrs	r2, r4
 8002fe2:	e7ec      	b.n	8002fbe <TIM_OC1_SetConfig+0x2e>
 8002fe4:	40010000 	.word	0x40010000

08002fe8 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002fe8:	6a03      	ldr	r3, [r0, #32]
 8002fea:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002fee:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ff0:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8002ff2:	6842      	ldr	r2, [r0, #4]
{
 8002ff4:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002ff6:	69c4      	ldr	r4, [r0, #28]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002ff8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8002ffa:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002ffe:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003000:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8003002:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003006:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800300a:	4c0e      	ldr	r4, [pc, #56]	; (8003044 <TIM_OC3_SetConfig+0x5c>)
 800300c:	42a0      	cmp	r0, r4
 800300e:	d009      	beq.n	8003024 <TIM_OC3_SetConfig+0x3c>
 8003010:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003014:	42a0      	cmp	r0, r4
 8003016:	d005      	beq.n	8003024 <TIM_OC3_SetConfig+0x3c>
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003018:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800301a:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 800301c:	61c5      	str	r5, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 800301e:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003020:	6203      	str	r3, [r0, #32]
}
 8003022:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003024:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003026:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC3NP;
 8003028:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800302c:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003030:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003032:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003036:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8003038:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800303c:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 8003040:	e7ea      	b.n	8003018 <TIM_OC3_SetConfig+0x30>
 8003042:	bf00      	nop
 8003044:	40010000 	.word	0x40010000

08003048 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003048:	6a03      	ldr	r3, [r0, #32]
 800304a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800304e:	6203      	str	r3, [r0, #32]
{
 8003050:	b530      	push	{r4, r5, lr}
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003052:	6a04      	ldr	r4, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8003054:	6843      	ldr	r3, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003056:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003058:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800305a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800305e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003062:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8003064:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003068:	ea44 3405 	orr.w	r4, r4, r5, lsl #12
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800306c:	4d09      	ldr	r5, [pc, #36]	; (8003094 <TIM_OC4_SetConfig+0x4c>)
 800306e:	42a8      	cmp	r0, r5
 8003070:	d009      	beq.n	8003086 <TIM_OC4_SetConfig+0x3e>
 8003072:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003076:	42a8      	cmp	r0, r5
 8003078:	d005      	beq.n	8003086 <TIM_OC4_SetConfig+0x3e>
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800307a:	6043      	str	r3, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800307c:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 800307e:	61c2      	str	r2, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8003080:	6403      	str	r3, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003082:	6204      	str	r4, [r0, #32]
}
 8003084:	bd30      	pop	{r4, r5, pc}
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003086:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003088:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800308c:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 8003090:	e7f3      	b.n	800307a <TIM_OC4_SetConfig+0x32>
 8003092:	bf00      	nop
 8003094:	40010000 	.word	0x40010000

08003098 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003098:	6803      	ldr	r3, [r0, #0]
 800309a:	68da      	ldr	r2, [r3, #12]
 800309c:	f042 0201 	orr.w	r2, r2, #1
 80030a0:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	f042 0201 	orr.w	r2, r2, #1
 80030a8:	601a      	str	r2, [r3, #0]
}
 80030aa:	2000      	movs	r0, #0
 80030ac:	4770      	bx	lr

080030ae <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80030ae:	6803      	ldr	r3, [r0, #0]
 80030b0:	68da      	ldr	r2, [r3, #12]
 80030b2:	f022 0201 	bic.w	r2, r2, #1
 80030b6:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 80030b8:	6a19      	ldr	r1, [r3, #32]
 80030ba:	f241 1211 	movw	r2, #4369	; 0x1111
 80030be:	4211      	tst	r1, r2
 80030c0:	d108      	bne.n	80030d4 <HAL_TIM_Base_Stop_IT+0x26>
 80030c2:	6a19      	ldr	r1, [r3, #32]
 80030c4:	f240 4244 	movw	r2, #1092	; 0x444
 80030c8:	4211      	tst	r1, r2
 80030ca:	bf02      	ittt	eq
 80030cc:	681a      	ldreq	r2, [r3, #0]
 80030ce:	f022 0201 	biceq.w	r2, r2, #1
 80030d2:	601a      	streq	r2, [r3, #0]
}
 80030d4:	2000      	movs	r0, #0
 80030d6:	4770      	bx	lr

080030d8 <HAL_TIM_OC_DelayElapsedCallback>:
 80030d8:	4770      	bx	lr

080030da <HAL_TIM_IC_CaptureCallback>:
 80030da:	4770      	bx	lr

080030dc <HAL_TIM_TriggerCallback>:
 80030dc:	4770      	bx	lr

080030de <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80030de:	6803      	ldr	r3, [r0, #0]
 80030e0:	691a      	ldr	r2, [r3, #16]
 80030e2:	0791      	lsls	r1, r2, #30
{
 80030e4:	b510      	push	{r4, lr}
 80030e6:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80030e8:	d50e      	bpl.n	8003108 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80030ea:	68da      	ldr	r2, [r3, #12]
 80030ec:	0792      	lsls	r2, r2, #30
 80030ee:	d50b      	bpl.n	8003108 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80030f0:	f06f 0202 	mvn.w	r2, #2
 80030f4:	611a      	str	r2, [r3, #16]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80030f6:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80030f8:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80030fa:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80030fc:	7602      	strb	r2, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80030fe:	d077      	beq.n	80031f0 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8003100:	f7ff ffeb 	bl	80030da <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003104:	2300      	movs	r3, #0
 8003106:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003108:	6823      	ldr	r3, [r4, #0]
 800310a:	691a      	ldr	r2, [r3, #16]
 800310c:	0750      	lsls	r0, r2, #29
 800310e:	d510      	bpl.n	8003132 <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8003110:	68da      	ldr	r2, [r3, #12]
 8003112:	0751      	lsls	r1, r2, #29
 8003114:	d50d      	bpl.n	8003132 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003116:	f06f 0204 	mvn.w	r2, #4
 800311a:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800311c:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800311e:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003120:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003124:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 8003126:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003128:	d068      	beq.n	80031fc <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 800312a:	f7ff ffd6 	bl	80030da <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800312e:	2300      	movs	r3, #0
 8003130:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003132:	6823      	ldr	r3, [r4, #0]
 8003134:	691a      	ldr	r2, [r3, #16]
 8003136:	0712      	lsls	r2, r2, #28
 8003138:	d50f      	bpl.n	800315a <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800313a:	68da      	ldr	r2, [r3, #12]
 800313c:	0710      	lsls	r0, r2, #28
 800313e:	d50c      	bpl.n	800315a <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003140:	f06f 0208 	mvn.w	r2, #8
 8003144:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003146:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003148:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800314a:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800314c:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 800314e:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003150:	d05a      	beq.n	8003208 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8003152:	f7ff ffc2 	bl	80030da <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003156:	2300      	movs	r3, #0
 8003158:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800315a:	6823      	ldr	r3, [r4, #0]
 800315c:	691a      	ldr	r2, [r3, #16]
 800315e:	06d2      	lsls	r2, r2, #27
 8003160:	d510      	bpl.n	8003184 <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8003162:	68da      	ldr	r2, [r3, #12]
 8003164:	06d0      	lsls	r0, r2, #27
 8003166:	d50d      	bpl.n	8003184 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003168:	f06f 0210 	mvn.w	r2, #16
 800316c:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800316e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003170:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003172:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003176:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 8003178:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800317a:	d04b      	beq.n	8003214 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 800317c:	f7ff ffad 	bl	80030da <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003180:	2300      	movs	r3, #0
 8003182:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003184:	6823      	ldr	r3, [r4, #0]
 8003186:	691a      	ldr	r2, [r3, #16]
 8003188:	07d1      	lsls	r1, r2, #31
 800318a:	d508      	bpl.n	800319e <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800318c:	68da      	ldr	r2, [r3, #12]
 800318e:	07d2      	lsls	r2, r2, #31
 8003190:	d505      	bpl.n	800319e <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003192:	f06f 0201 	mvn.w	r2, #1
 8003196:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003198:	4620      	mov	r0, r4
 800319a:	f7fd fa87 	bl	80006ac <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800319e:	6823      	ldr	r3, [r4, #0]
 80031a0:	691a      	ldr	r2, [r3, #16]
 80031a2:	0610      	lsls	r0, r2, #24
 80031a4:	d508      	bpl.n	80031b8 <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80031a6:	68da      	ldr	r2, [r3, #12]
 80031a8:	0611      	lsls	r1, r2, #24
 80031aa:	d505      	bpl.n	80031b8 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80031ac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80031b0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80031b2:	4620      	mov	r0, r4
 80031b4:	f000 f9a7 	bl	8003506 <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80031b8:	6823      	ldr	r3, [r4, #0]
 80031ba:	691a      	ldr	r2, [r3, #16]
 80031bc:	0652      	lsls	r2, r2, #25
 80031be:	d508      	bpl.n	80031d2 <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80031c0:	68da      	ldr	r2, [r3, #12]
 80031c2:	0650      	lsls	r0, r2, #25
 80031c4:	d505      	bpl.n	80031d2 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80031c6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80031ca:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80031cc:	4620      	mov	r0, r4
 80031ce:	f7ff ff85 	bl	80030dc <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80031d2:	6823      	ldr	r3, [r4, #0]
 80031d4:	691a      	ldr	r2, [r3, #16]
 80031d6:	0691      	lsls	r1, r2, #26
 80031d8:	d522      	bpl.n	8003220 <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80031da:	68da      	ldr	r2, [r3, #12]
 80031dc:	0692      	lsls	r2, r2, #26
 80031de:	d51f      	bpl.n	8003220 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80031e0:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80031e4:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80031e6:	611a      	str	r2, [r3, #16]
}
 80031e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 80031ec:	f000 b98a 	b.w	8003504 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80031f0:	f7ff ff72 	bl	80030d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031f4:	4620      	mov	r0, r4
 80031f6:	f7fd ff61 	bl	80010bc <HAL_TIM_PWM_PulseFinishedCallback>
 80031fa:	e783      	b.n	8003104 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031fc:	f7ff ff6c 	bl	80030d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003200:	4620      	mov	r0, r4
 8003202:	f7fd ff5b 	bl	80010bc <HAL_TIM_PWM_PulseFinishedCallback>
 8003206:	e792      	b.n	800312e <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003208:	f7ff ff66 	bl	80030d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 800320c:	4620      	mov	r0, r4
 800320e:	f7fd ff55 	bl	80010bc <HAL_TIM_PWM_PulseFinishedCallback>
 8003212:	e7a0      	b.n	8003156 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003214:	f7ff ff60 	bl	80030d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003218:	4620      	mov	r0, r4
 800321a:	f7fd ff4f 	bl	80010bc <HAL_TIM_PWM_PulseFinishedCallback>
 800321e:	e7af      	b.n	8003180 <HAL_TIM_IRQHandler+0xa2>
 8003220:	bd10      	pop	{r4, pc}
	...

08003224 <TIM_Base_SetConfig>:
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8003224:	4a2e      	ldr	r2, [pc, #184]	; (80032e0 <TIM_Base_SetConfig+0xbc>)
  tmpcr1 = TIMx->CR1;
 8003226:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8003228:	4290      	cmp	r0, r2
 800322a:	d012      	beq.n	8003252 <TIM_Base_SetConfig+0x2e>
 800322c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003230:	d00f      	beq.n	8003252 <TIM_Base_SetConfig+0x2e>
 8003232:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8003236:	4290      	cmp	r0, r2
 8003238:	d00b      	beq.n	8003252 <TIM_Base_SetConfig+0x2e>
 800323a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800323e:	4290      	cmp	r0, r2
 8003240:	d007      	beq.n	8003252 <TIM_Base_SetConfig+0x2e>
 8003242:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003246:	4290      	cmp	r0, r2
 8003248:	d003      	beq.n	8003252 <TIM_Base_SetConfig+0x2e>
 800324a:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800324e:	4290      	cmp	r0, r2
 8003250:	d11d      	bne.n	800328e <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= Structure->CounterMode;
 8003252:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003254:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003258:	4313      	orrs	r3, r2
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800325a:	4a21      	ldr	r2, [pc, #132]	; (80032e0 <TIM_Base_SetConfig+0xbc>)
 800325c:	4290      	cmp	r0, r2
 800325e:	d104      	bne.n	800326a <TIM_Base_SetConfig+0x46>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003260:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003262:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003266:	4313      	orrs	r3, r2
 8003268:	e028      	b.n	80032bc <TIM_Base_SetConfig+0x98>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800326a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800326e:	d0f7      	beq.n	8003260 <TIM_Base_SetConfig+0x3c>
 8003270:	4a1c      	ldr	r2, [pc, #112]	; (80032e4 <TIM_Base_SetConfig+0xc0>)
 8003272:	4290      	cmp	r0, r2
 8003274:	d0f4      	beq.n	8003260 <TIM_Base_SetConfig+0x3c>
 8003276:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800327a:	4290      	cmp	r0, r2
 800327c:	d0f0      	beq.n	8003260 <TIM_Base_SetConfig+0x3c>
 800327e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003282:	4290      	cmp	r0, r2
 8003284:	d0ec      	beq.n	8003260 <TIM_Base_SetConfig+0x3c>
 8003286:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800328a:	4290      	cmp	r0, r2
 800328c:	d0e8      	beq.n	8003260 <TIM_Base_SetConfig+0x3c>
 800328e:	4a16      	ldr	r2, [pc, #88]	; (80032e8 <TIM_Base_SetConfig+0xc4>)
 8003290:	4290      	cmp	r0, r2
 8003292:	d0e5      	beq.n	8003260 <TIM_Base_SetConfig+0x3c>
 8003294:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003298:	4290      	cmp	r0, r2
 800329a:	d0e1      	beq.n	8003260 <TIM_Base_SetConfig+0x3c>
 800329c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80032a0:	4290      	cmp	r0, r2
 80032a2:	d0dd      	beq.n	8003260 <TIM_Base_SetConfig+0x3c>
 80032a4:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80032a8:	4290      	cmp	r0, r2
 80032aa:	d0d9      	beq.n	8003260 <TIM_Base_SetConfig+0x3c>
 80032ac:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80032b0:	4290      	cmp	r0, r2
 80032b2:	d0d5      	beq.n	8003260 <TIM_Base_SetConfig+0x3c>
 80032b4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80032b8:	4290      	cmp	r0, r2
 80032ba:	d0d1      	beq.n	8003260 <TIM_Base_SetConfig+0x3c>
  TIMx->CR1 = tmpcr1;
 80032bc:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032be:	688b      	ldr	r3, [r1, #8]
 80032c0:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80032c2:	680b      	ldr	r3, [r1, #0]
 80032c4:	6283      	str	r3, [r0, #40]	; 0x28
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 80032c6:	4b06      	ldr	r3, [pc, #24]	; (80032e0 <TIM_Base_SetConfig+0xbc>)
 80032c8:	4298      	cmp	r0, r3
 80032ca:	d006      	beq.n	80032da <TIM_Base_SetConfig+0xb6>
 80032cc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80032d0:	4298      	cmp	r0, r3
 80032d2:	d002      	beq.n	80032da <TIM_Base_SetConfig+0xb6>
  TIMx->EGR = TIM_EGR_UG;
 80032d4:	2301      	movs	r3, #1
 80032d6:	6143      	str	r3, [r0, #20]
}
 80032d8:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 80032da:	690b      	ldr	r3, [r1, #16]
 80032dc:	6303      	str	r3, [r0, #48]	; 0x30
 80032de:	e7f9      	b.n	80032d4 <TIM_Base_SetConfig+0xb0>
 80032e0:	40010000 	.word	0x40010000
 80032e4:	40000400 	.word	0x40000400
 80032e8:	40014000 	.word	0x40014000

080032ec <HAL_TIM_Base_Init>:
{ 
 80032ec:	b510      	push	{r4, lr}
  if(htim == NULL)
 80032ee:	4604      	mov	r4, r0
 80032f0:	b1a0      	cbz	r0, 800331c <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80032f2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80032f6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80032fa:	b91b      	cbnz	r3, 8003304 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80032fc:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 8003300:	f7fd fc86 	bl	8000c10 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8003304:	2302      	movs	r3, #2
 8003306:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800330a:	6820      	ldr	r0, [r4, #0]
 800330c:	1d21      	adds	r1, r4, #4
 800330e:	f7ff ff89 	bl	8003224 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8003312:	2301      	movs	r3, #1
 8003314:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8003318:	2000      	movs	r0, #0
 800331a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800331c:	2001      	movs	r0, #1
}
 800331e:	bd10      	pop	{r4, pc}

08003320 <HAL_TIM_PWM_Init>:
{
 8003320:	b510      	push	{r4, lr}
  if(htim == NULL)
 8003322:	4604      	mov	r4, r0
 8003324:	b1a0      	cbz	r0, 8003350 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8003326:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800332a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800332e:	b91b      	cbnz	r3, 8003338 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003330:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_PWM_MspInit(htim);
 8003334:	f7fd fc08 	bl	8000b48 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;  
 8003338:	2302      	movs	r3, #2
 800333a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800333e:	6820      	ldr	r0, [r4, #0]
 8003340:	1d21      	adds	r1, r4, #4
 8003342:	f7ff ff6f 	bl	8003224 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8003346:	2301      	movs	r3, #1
 8003348:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 800334c:	2000      	movs	r0, #0
 800334e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003350:	2001      	movs	r0, #1
}  
 8003352:	bd10      	pop	{r4, pc}

08003354 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003354:	6a03      	ldr	r3, [r0, #32]
 8003356:	f023 0310 	bic.w	r3, r3, #16
 800335a:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800335c:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 800335e:	6842      	ldr	r2, [r0, #4]
{
 8003360:	b570      	push	{r4, r5, r6, lr}
  tmpccmrx = TIMx->CCMR1;
 8003362:	6984      	ldr	r4, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003364:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003366:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800336a:	ea44 2505 	orr.w	r5, r4, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800336e:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8003370:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003374:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8003378:	4c0d      	ldr	r4, [pc, #52]	; (80033b0 <TIM_OC2_SetConfig+0x5c>)
 800337a:	42a0      	cmp	r0, r4
 800337c:	d009      	beq.n	8003392 <TIM_OC2_SetConfig+0x3e>
 800337e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003382:	42a0      	cmp	r0, r4
 8003384:	d005      	beq.n	8003392 <TIM_OC2_SetConfig+0x3e>
  TIMx->CR2 = tmpcr2;
 8003386:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8003388:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 800338a:	6185      	str	r5, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800338c:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800338e:	6203      	str	r3, [r0, #32]
}
 8003390:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003392:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003394:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC2NP;
 8003396:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800339a:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800339e:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80033a0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80033a4:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 80033a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80033aa:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
 80033ae:	e7ea      	b.n	8003386 <TIM_OC2_SetConfig+0x32>
 80033b0:	40010000 	.word	0x40010000

080033b4 <HAL_TIM_PWM_ConfigChannel>:
{
 80033b4:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80033b6:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80033ba:	2b01      	cmp	r3, #1
{
 80033bc:	4604      	mov	r4, r0
 80033be:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 80033c2:	d025      	beq.n	8003410 <HAL_TIM_PWM_ConfigChannel+0x5c>
 80033c4:	2301      	movs	r3, #1
 80033c6:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  htim->State = HAL_TIM_STATE_BUSY;
 80033ca:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  switch (Channel)
 80033ce:	2a0c      	cmp	r2, #12
 80033d0:	d818      	bhi.n	8003404 <HAL_TIM_PWM_ConfigChannel+0x50>
 80033d2:	e8df f002 	tbb	[pc, r2]
 80033d6:	1707      	.short	0x1707
 80033d8:	171e1717 	.word	0x171e1717
 80033dc:	172f1717 	.word	0x172f1717
 80033e0:	1717      	.short	0x1717
 80033e2:	40          	.byte	0x40
 80033e3:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80033e4:	6820      	ldr	r0, [r4, #0]
 80033e6:	f7ff fdd3 	bl	8002f90 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80033ea:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80033ec:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80033ee:	699a      	ldr	r2, [r3, #24]
 80033f0:	f042 0208 	orr.w	r2, r2, #8
 80033f4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80033f6:	699a      	ldr	r2, [r3, #24]
 80033f8:	f022 0204 	bic.w	r2, r2, #4
 80033fc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80033fe:	699a      	ldr	r2, [r3, #24]
 8003400:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003402:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8003404:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8003406:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003408:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 800340c:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 8003410:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003412:	6820      	ldr	r0, [r4, #0]
 8003414:	f7ff ff9e 	bl	8003354 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003418:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800341a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800341c:	699a      	ldr	r2, [r3, #24]
 800341e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003422:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003424:	699a      	ldr	r2, [r3, #24]
 8003426:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800342a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800342c:	699a      	ldr	r2, [r3, #24]
 800342e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003432:	e7e6      	b.n	8003402 <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003434:	6820      	ldr	r0, [r4, #0]
 8003436:	f7ff fdd7 	bl	8002fe8 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800343a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 800343c:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800343e:	69da      	ldr	r2, [r3, #28]
 8003440:	f042 0208 	orr.w	r2, r2, #8
 8003444:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003446:	69da      	ldr	r2, [r3, #28]
 8003448:	f022 0204 	bic.w	r2, r2, #4
 800344c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 800344e:	69da      	ldr	r2, [r3, #28]
 8003450:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8003452:	61da      	str	r2, [r3, #28]
    break;
 8003454:	e7d6      	b.n	8003404 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003456:	6820      	ldr	r0, [r4, #0]
 8003458:	f7ff fdf6 	bl	8003048 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800345c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 800345e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003460:	69da      	ldr	r2, [r3, #28]
 8003462:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003466:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003468:	69da      	ldr	r2, [r3, #28]
 800346a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800346e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8003470:	69da      	ldr	r2, [r3, #28]
 8003472:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003476:	e7ec      	b.n	8003452 <HAL_TIM_PWM_ConfigChannel+0x9e>

08003478 <TIM_CCxChannelCmd>:
  TIMx->CCER &= ~tmp;
 8003478:	6a03      	ldr	r3, [r0, #32]
{
 800347a:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << Channel;
 800347c:	2401      	movs	r4, #1
 800347e:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8003480:	ea23 0304 	bic.w	r3, r3, r4
 8003484:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8003486:	6a03      	ldr	r3, [r0, #32]
 8003488:	408a      	lsls	r2, r1
 800348a:	431a      	orrs	r2, r3
 800348c:	6202      	str	r2, [r0, #32]
 800348e:	bd10      	pop	{r4, pc}

08003490 <HAL_TIM_PWM_Start_IT>:
{
 8003490:	b510      	push	{r4, lr}
 8003492:	4604      	mov	r4, r0
  switch (Channel)
 8003494:	290c      	cmp	r1, #12
 8003496:	d80d      	bhi.n	80034b4 <HAL_TIM_PWM_Start_IT+0x24>
 8003498:	e8df f001 	tbb	[pc, r1]
 800349c:	0c0c0c07 	.word	0x0c0c0c07
 80034a0:	0c0c0c22 	.word	0x0c0c0c22
 80034a4:	0c0c0c27 	.word	0x0c0c0c27
 80034a8:	2c          	.byte	0x2c
 80034a9:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80034aa:	6802      	ldr	r2, [r0, #0]
 80034ac:	68d3      	ldr	r3, [r2, #12]
 80034ae:	f043 0302 	orr.w	r3, r3, #2
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80034b2:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80034b4:	2201      	movs	r2, #1
 80034b6:	6820      	ldr	r0, [r4, #0]
 80034b8:	f7ff ffde 	bl	8003478 <TIM_CCxChannelCmd>
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 80034bc:	6823      	ldr	r3, [r4, #0]
 80034be:	4a10      	ldr	r2, [pc, #64]	; (8003500 <HAL_TIM_PWM_Start_IT+0x70>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d003      	beq.n	80034cc <HAL_TIM_PWM_Start_IT+0x3c>
 80034c4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d103      	bne.n	80034d4 <HAL_TIM_PWM_Start_IT+0x44>
    __HAL_TIM_MOE_ENABLE(htim);
 80034cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80034ce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80034d2:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 80034d4:	681a      	ldr	r2, [r3, #0]
 80034d6:	f042 0201 	orr.w	r2, r2, #1
 80034da:	601a      	str	r2, [r3, #0]
} 
 80034dc:	2000      	movs	r0, #0
 80034de:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80034e0:	6802      	ldr	r2, [r0, #0]
 80034e2:	68d3      	ldr	r3, [r2, #12]
 80034e4:	f043 0304 	orr.w	r3, r3, #4
 80034e8:	e7e3      	b.n	80034b2 <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80034ea:	6802      	ldr	r2, [r0, #0]
 80034ec:	68d3      	ldr	r3, [r2, #12]
 80034ee:	f043 0308 	orr.w	r3, r3, #8
 80034f2:	e7de      	b.n	80034b2 <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80034f4:	6802      	ldr	r2, [r0, #0]
 80034f6:	68d3      	ldr	r3, [r2, #12]
 80034f8:	f043 0310 	orr.w	r3, r3, #16
 80034fc:	e7d9      	b.n	80034b2 <HAL_TIM_PWM_Start_IT+0x22>
 80034fe:	bf00      	nop
 8003500:	40010000 	.word	0x40010000

08003504 <HAL_TIMEx_CommutationCallback>:
 8003504:	4770      	bx	lr

08003506 <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003506:	4770      	bx	lr

08003508 <USB_CoreInit>:
  * @param  cfg  pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003508:	b084      	sub	sp, #16
 800350a:	b538      	push	{r3, r4, r5, lr}
 800350c:	ad05      	add	r5, sp, #20
 800350e:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003512:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003514:	2b01      	cmp	r3, #1
{
 8003516:	4604      	mov	r4, r0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003518:	d126      	bne.n	8003568 <USB_CoreInit+0x60>
  {
    
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800351a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800351c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003520:	6383      	str	r3, [r0, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003522:	68c3      	ldr	r3, [r0, #12]
 8003524:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8003528:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800352c:	60c3      	str	r3, [r0, #12]
   
    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800352e:	68c3      	ldr	r3, [r0, #12]
 8003530:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8003534:	60c3      	str	r3, [r0, #12]
    if(cfg.use_external_vbus == 1U)
 8003536:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003538:	2b01      	cmp	r3, #1
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800353a:	bf02      	ittt	eq
 800353c:	68c3      	ldreq	r3, [r0, #12]
 800353e:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
 8003542:	60c3      	streq	r3, [r0, #12]
    }
    /* Reset after a PHY select  */
    USB_CoreReset(USBx); 
 8003544:	f000 fbde 	bl	8003d04 <USB_CoreReset>
    
    /* Deactivate the power down*/
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
  }
 
  if(cfg.dma_enable == ENABLE)
 8003548:	9b08      	ldr	r3, [sp, #32]
 800354a:	2b01      	cmp	r3, #1
 800354c:	d107      	bne.n	800355e <USB_CoreInit+0x56>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800354e:	68a3      	ldr	r3, [r4, #8]
 8003550:	f043 0306 	orr.w	r3, r3, #6
 8003554:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003556:	68a3      	ldr	r3, [r4, #8]
 8003558:	f043 0320 	orr.w	r3, r3, #32
 800355c:	60a3      	str	r3, [r4, #8]
  }  

  return HAL_OK;
}
 800355e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003562:	2000      	movs	r0, #0
 8003564:	b004      	add	sp, #16
 8003566:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003568:	68c3      	ldr	r3, [r0, #12]
 800356a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800356e:	60c3      	str	r3, [r0, #12]
    USB_CoreReset(USBx);
 8003570:	f000 fbc8 	bl	8003d04 <USB_CoreReset>
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 8003574:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003578:	63a3      	str	r3, [r4, #56]	; 0x38
 800357a:	e7e5      	b.n	8003548 <USB_CoreInit+0x40>

0800357c <USB_EnableGlobalInt>:
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800357c:	6883      	ldr	r3, [r0, #8]
 800357e:	f043 0301 	orr.w	r3, r3, #1
 8003582:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 8003584:	2000      	movs	r0, #0
 8003586:	4770      	bx	lr

08003588 <USB_DisableGlobalInt>:
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003588:	6883      	ldr	r3, [r0, #8]
 800358a:	f023 0301 	bic.w	r3, r3, #1
 800358e:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 8003590:	2000      	movs	r0, #0
 8003592:	4770      	bx	lr

08003594 <USB_SetCurrentMode>:
  *            @arg USB_OTG_HOST_MODE: Host mode
  *            @arg USB_OTG_DRD_MODE: Dual Role Device mode  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx , USB_OTG_ModeTypeDef mode)
{
 8003594:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 8003596:	68c3      	ldr	r3, [r0, #12]
  
  if ( mode == USB_OTG_HOST_MODE)
 8003598:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 800359a:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800359e:	60c3      	str	r3, [r0, #12]
  if ( mode == USB_OTG_HOST_MODE)
 80035a0:	d108      	bne.n	80035b4 <USB_SetCurrentMode+0x20>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD; 
 80035a2:	68c3      	ldr	r3, [r0, #12]
 80035a4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80035a8:	60c3      	str	r3, [r0, #12]
  }
  else if ( mode == USB_OTG_DEVICE_MODE)
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
  }
  HAL_Delay(50U);
 80035aa:	2032      	movs	r0, #50	; 0x32
 80035ac:	f7fe f838 	bl	8001620 <HAL_Delay>
  
  return HAL_OK;
}
 80035b0:	2000      	movs	r0, #0
 80035b2:	bd08      	pop	{r3, pc}
  else if ( mode == USB_OTG_DEVICE_MODE)
 80035b4:	2900      	cmp	r1, #0
 80035b6:	d1f8      	bne.n	80035aa <USB_SetCurrentMode+0x16>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
 80035b8:	68c3      	ldr	r3, [r0, #12]
 80035ba:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80035be:	60c3      	str	r3, [r0, #12]
 80035c0:	e7f3      	b.n	80035aa <USB_SetCurrentMode+0x16>
	...

080035c4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit (USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80035c4:	b084      	sub	sp, #16
 80035c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035ca:	4604      	mov	r4, r0
 80035cc:	a807      	add	r0, sp, #28
 80035ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80035d2:	9e11      	ldr	r6, [sp, #68]	; 0x44
 80035d4:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
  }
#else
  if (cfg.vbus_sensing_enable == 0U)
  {
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80035d6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80035d8:	4688      	mov	r8, r1
  if (cfg.vbus_sensing_enable == 0U)
 80035da:	b9a6      	cbnz	r6, 8003606 <USB_DevInit+0x42>
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80035dc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80035e0:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Rx || STM32F412Vx || STM32F412Cx || STM32F413xx || STM32F423xx  */
  
  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80035e2:	2300      	movs	r3, #0
 80035e4:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  
  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80035e8:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 80035ec:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  
  if(cfg.phy_itface  == USB_OTG_ULPI_PHY)
 80035f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80035f2:	2b01      	cmp	r3, #1
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80035f4:	f504 6500 	add.w	r5, r4, #2048	; 0x800
  if(cfg.phy_itface  == USB_OTG_ULPI_PHY)
 80035f8:	d15e      	bne.n	80036b8 <USB_DevInit+0xf4>
  {
    if(cfg.speed == USB_OTG_SPEED_HIGH)
 80035fa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80035fc:	b939      	cbnz	r1, 800360e <USB_DevInit+0x4a>
    }
  }
  else
  {
    /* Set Full speed phy */
    USB_SetDevSpeed (USBx , USB_OTG_SPEED_FULL);
 80035fe:	4620      	mov	r0, r4
 8003600:	f000 f89e 	bl	8003740 <USB_SetDevSpeed>
 8003604:	e007      	b.n	8003616 <USB_DevInit+0x52>
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8003606:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800360a:	63a3      	str	r3, [r4, #56]	; 0x38
 800360c:	e7e9      	b.n	80035e2 <USB_DevInit+0x1e>
      USB_SetDevSpeed (USBx , USB_OTG_SPEED_HIGH_IN_FULL);
 800360e:	4619      	mov	r1, r3
 8003610:	4620      	mov	r0, r4
 8003612:	f000 f895 	bl	8003740 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  USB_FlushTxFifo(USBx , 0x10U); /* all Tx FIFOs */
 8003616:	2110      	movs	r1, #16
 8003618:	4620      	mov	r0, r4
 800361a:	f000 f86f 	bl	80036fc <USB_FlushTxFifo>
  USB_FlushRxFifo(USBx);
 800361e:	4620      	mov	r0, r4
 8003620:	f000 f87e 	bl	8003720 <USB_FlushRxFifo>
  
  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003624:	2300      	movs	r3, #0
  USBx_DEVICE->DOEPMSK = 0U;
  USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 8003626:	f04f 32ff 	mov.w	r2, #4294967295
  USBx_DEVICE->DIEPMSK = 0U;
 800362a:	612b      	str	r3, [r5, #16]
 800362c:	4619      	mov	r1, r3
  USBx_DEVICE->DOEPMSK = 0U;
 800362e:	616b      	str	r3, [r5, #20]
  
  for (i = 0U; i < cfg.dev_endpoints; i++)
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
    {
      USBx_INEP(i)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 8003630:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 8003634:	61aa      	str	r2, [r5, #24]
    {
      USBx_INEP(i)->DIEPCTL = 0U;
    }
    
    USBx_INEP(i)->DIEPTSIZ = 0U;
    USBx_INEP(i)->DIEPINT  = 0xFFU;
 8003636:	f04f 0eff 	mov.w	lr, #255	; 0xff
  USBx_DEVICE->DAINTMSK = 0U;
 800363a:	61eb      	str	r3, [r5, #28]
 800363c:	f504 6210 	add.w	r2, r4, #2304	; 0x900
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003640:	4543      	cmp	r3, r8
 8003642:	d13b      	bne.n	80036bc <USB_DevInit+0xf8>
 8003644:	2100      	movs	r1, #0
 8003646:	f504 6230 	add.w	r2, r4, #2816	; 0xb00
 800364a:	4608      	mov	r0, r1
  
  for (i = 0U; i < cfg.dev_endpoints; i++)
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
    {
      USBx_OUTEP(i)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 800364c:	f04f 4e90 	mov.w	lr, #1207959552	; 0x48000000
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
    }
    
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
    USBx_OUTEP(i)->DOEPINT  = 0xFFU;
 8003650:	f04f 0cff 	mov.w	ip, #255	; 0xff
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003654:	428b      	cmp	r3, r1
 8003656:	d13e      	bne.n	80036d6 <USB_DevInit+0x112>
  }
  
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003658:	692b      	ldr	r3, [r5, #16]
  
  if (cfg.dma_enable == 1U)
 800365a:	2f01      	cmp	r7, #1
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800365c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003660:	612b      	str	r3, [r5, #16]
  if (cfg.dma_enable == 1U)
 8003662:	d108      	bne.n	8003676 <USB_DevInit+0xb2>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = (USB_OTG_DTHRCTL_TXTHRLEN_6 | USB_OTG_DTHRCTL_RXTHRLEN_6);
 8003664:	4b23      	ldr	r3, [pc, #140]	; (80036f4 <USB_DevInit+0x130>)
 8003666:	632b      	str	r3, [r5, #48]	; 0x30
    USBx_DEVICE->DTHRCTL |= (USB_OTG_DTHRCTL_RXTHREN | USB_OTG_DTHRCTL_ISOTHREN | USB_OTG_DTHRCTL_NONISOTHREN);
 8003668:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800366a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800366e:	f043 0303 	orr.w	r3, r3, #3
 8003672:	632b      	str	r3, [r5, #48]	; 0x30
    
    i= USBx_DEVICE->DTHRCTL;
 8003674:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  }
  
  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003676:	2300      	movs	r3, #0
 8003678:	61a3      	str	r3, [r4, #24]
  
  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800367a:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 800367e:	6163      	str	r3, [r4, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == DISABLE)
 8003680:	b91f      	cbnz	r7, 800368a <USB_DevInit+0xc6>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM; 
 8003682:	69a3      	ldr	r3, [r4, #24]
 8003684:	f043 0310 	orr.w	r3, r3, #16
 8003688:	61a3      	str	r3, [r4, #24]
  }
  
  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |\
 800368a:	69a2      	ldr	r2, [r4, #24]
 800368c:	4b1a      	ldr	r3, [pc, #104]	; (80036f8 <USB_DevInit+0x134>)
 800368e:	4313      	orrs	r3, r2
 8003690:	61a3      	str	r3, [r4, #24]
                    USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |\
                    USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM|\
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM);
  
  if(cfg.Sof_enable)
 8003692:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003694:	b11b      	cbz	r3, 800369e <USB_DevInit+0xda>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003696:	69a3      	ldr	r3, [r4, #24]
 8003698:	f043 0308 	orr.w	r3, r3, #8
 800369c:	61a3      	str	r3, [r4, #24]
  }

  if (cfg.vbus_sensing_enable == ENABLE)
 800369e:	2e01      	cmp	r6, #1
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT); 
 80036a0:	bf01      	itttt	eq
 80036a2:	69a3      	ldreq	r3, [r4, #24]
 80036a4:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 80036a8:	f043 0304 	orreq.w	r3, r3, #4
 80036ac:	61a3      	streq	r3, [r4, #24]
  }
  
  return HAL_OK;
}
 80036ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80036b2:	2000      	movs	r0, #0
 80036b4:	b004      	add	sp, #16
 80036b6:	4770      	bx	lr
    USB_SetDevSpeed (USBx , USB_OTG_SPEED_FULL);
 80036b8:	2103      	movs	r1, #3
 80036ba:	e7a0      	b.n	80035fe <USB_DevInit+0x3a>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80036bc:	f8d2 c000 	ldr.w	ip, [r2]
 80036c0:	f1bc 0f00 	cmp.w	ip, #0
      USBx_INEP(i)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 80036c4:	bfb4      	ite	lt
 80036c6:	6010      	strlt	r0, [r2, #0]
      USBx_INEP(i)->DIEPCTL = 0U;
 80036c8:	6011      	strge	r1, [r2, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80036ca:	3301      	adds	r3, #1
    USBx_INEP(i)->DIEPTSIZ = 0U;
 80036cc:	6111      	str	r1, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFFU;
 80036ce:	f8c2 e008 	str.w	lr, [r2, #8]
 80036d2:	3220      	adds	r2, #32
 80036d4:	e7b4      	b.n	8003640 <USB_DevInit+0x7c>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80036d6:	f8d2 8000 	ldr.w	r8, [r2]
 80036da:	f1b8 0f00 	cmp.w	r8, #0
      USBx_OUTEP(i)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 80036de:	bfb4      	ite	lt
 80036e0:	f8c2 e000 	strlt.w	lr, [r2]
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80036e4:	6010      	strge	r0, [r2, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80036e6:	3101      	adds	r1, #1
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80036e8:	6110      	str	r0, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFFU;
 80036ea:	f8c2 c008 	str.w	ip, [r2, #8]
 80036ee:	3220      	adds	r2, #32
 80036f0:	e7b0      	b.n	8003654 <USB_DevInit+0x90>
 80036f2:	bf00      	nop
 80036f4:	00800100 	.word	0x00800100
 80036f8:	803c3800 	.word	0x803c3800

080036fc <USB_FlushTxFifo>:
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num )
{
  uint32_t count = 0;
  
  USBx->GRSTCTL = ( USB_OTG_GRSTCTL_TXFFLSH |(uint32_t)( num << 6)); 
 80036fc:	0189      	lsls	r1, r1, #6
 80036fe:	f041 0120 	orr.w	r1, r1, #32
 8003702:	4a06      	ldr	r2, [pc, #24]	; (800371c <USB_FlushTxFifo+0x20>)
 8003704:	6101      	str	r1, [r0, #16]
  
  do
  {
    if (++count > 200000)
 8003706:	3a01      	subs	r2, #1
 8003708:	d005      	beq.n	8003716 <USB_FlushTxFifo+0x1a>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800370a:	6903      	ldr	r3, [r0, #16]
 800370c:	f013 0320 	ands.w	r3, r3, #32
 8003710:	d1f9      	bne.n	8003706 <USB_FlushTxFifo+0xa>
  
  return HAL_OK;
 8003712:	4618      	mov	r0, r3
 8003714:	4770      	bx	lr
      return HAL_TIMEOUT;
 8003716:	2003      	movs	r0, #3
}
 8003718:	4770      	bx	lr
 800371a:	bf00      	nop
 800371c:	00030d41 	.word	0x00030d41

08003720 <USB_FlushRxFifo>:
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t count = 0;
  
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003720:	2310      	movs	r3, #16
 8003722:	4a06      	ldr	r2, [pc, #24]	; (800373c <USB_FlushRxFifo+0x1c>)
 8003724:	6103      	str	r3, [r0, #16]
  
  do
  {
    if (++count > 200000)
 8003726:	3a01      	subs	r2, #1
 8003728:	d005      	beq.n	8003736 <USB_FlushRxFifo+0x16>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800372a:	6903      	ldr	r3, [r0, #16]
 800372c:	f013 0310 	ands.w	r3, r3, #16
 8003730:	d1f9      	bne.n	8003726 <USB_FlushRxFifo+0x6>
  
  return HAL_OK;
 8003732:	4618      	mov	r0, r3
 8003734:	4770      	bx	lr
      return HAL_TIMEOUT;
 8003736:	2003      	movs	r0, #3
}
 8003738:	4770      	bx	lr
 800373a:	bf00      	nop
 800373c:	00030d41 	.word	0x00030d41

08003740 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx , uint8_t speed)
{
  USBx_DEVICE->DCFG |= speed;
 8003740:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8003744:	4319      	orrs	r1, r3
 8003746:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
  return HAL_OK;
}
 800374a:	2000      	movs	r0, #0
 800374c:	4770      	bx	lr

0800374e <USB_GetDevSpeed>:
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
  uint8_t speed = 0U;
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800374e:	f500 6200 	add.w	r2, r0, #2048	; 0x800
 8003752:	f8d0 0808 	ldr.w	r0, [r0, #2056]	; 0x808
 8003756:	f010 0006 	ands.w	r0, r0, #6
 800375a:	d012      	beq.n	8003782 <USB_GetDevSpeed+0x34>
  {
    speed = USB_OTG_SPEED_HIGH;
  }
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
 800375c:	6893      	ldr	r3, [r2, #8]
 800375e:	f003 0306 	and.w	r3, r3, #6
 8003762:	2b02      	cmp	r3, #2
 8003764:	d00c      	beq.n	8003780 <USB_GetDevSpeed+0x32>
           ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_48MHZ))
 8003766:	6893      	ldr	r3, [r2, #8]
 8003768:	f003 0306 	and.w	r3, r3, #6
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
 800376c:	2b06      	cmp	r3, #6
 800376e:	d007      	beq.n	8003780 <USB_GetDevSpeed+0x32>
  {
    speed = USB_OTG_SPEED_FULL;
  }
  else if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 8003770:	6893      	ldr	r3, [r2, #8]
 8003772:	f003 0306 	and.w	r3, r3, #6
 8003776:	2b04      	cmp	r3, #4
  {
    speed = USB_OTG_SPEED_LOW;
 8003778:	bf14      	ite	ne
 800377a:	2000      	movne	r0, #0
 800377c:	2002      	moveq	r0, #2
 800377e:	4770      	bx	lr
    speed = USB_OTG_SPEED_FULL;
 8003780:	2003      	movs	r0, #3
  }
  
  return speed;
}
 8003782:	4770      	bx	lr

08003784 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8003784:	b530      	push	{r4, r5, lr}
  if (ep->is_in == 1U)
 8003786:	784b      	ldrb	r3, [r1, #1]
 8003788:	780c      	ldrb	r4, [r1, #0]
  {
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num)));
 800378a:	f8d0 581c 	ldr.w	r5, [r0, #2076]	; 0x81c
 800378e:	f500 6200 	add.w	r2, r0, #2048	; 0x800
  if (ep->is_in == 1U)
 8003792:	2b01      	cmp	r3, #1
 8003794:	d11b      	bne.n	80037ce <USB_ActivateEndpoint+0x4a>
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num)));
 8003796:	40a3      	lsls	r3, r4
 8003798:	b29b      	uxth	r3, r3
 800379a:	432b      	orrs	r3, r5
   
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800379c:	f500 6010 	add.w	r0, r0, #2304	; 0x900
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num)));
 80037a0:	61d3      	str	r3, [r2, #28]
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80037a2:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	0412      	lsls	r2, r2, #16
 80037aa:	d40e      	bmi.n	80037ca <USB_ActivateEndpoint+0x46>
    {
      USBx_INEP(ep->num)->DIEPCTL |= ((ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ ) | (ep->type << 18U) |\
 80037ac:	688a      	ldr	r2, [r1, #8]
 80037ae:	78c8      	ldrb	r0, [r1, #3]
 80037b0:	681d      	ldr	r5, [r3, #0]
 80037b2:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80037b6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80037ba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80037be:	ea42 4080 	orr.w	r0, r2, r0, lsl #18
 80037c2:	ea40 5084 	orr.w	r0, r0, r4, lsl #22
 80037c6:	4328      	orrs	r0, r5
 80037c8:	6018      	str	r0, [r3, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= ((ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ ) | (ep->type << 18U) |\
       (USB_OTG_DIEPCTL_SD0PID_SEVNFRM)| (USB_OTG_DOEPCTL_USBAEP));
    } 
  }
  return HAL_OK;
}
 80037ca:	2000      	movs	r0, #0
 80037cc:	bd30      	pop	{r4, r5, pc}
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U);
 80037ce:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80037d2:	40a3      	lsls	r3, r4
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80037d4:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U);
 80037d8:	432b      	orrs	r3, r5
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80037da:	eb00 1044 	add.w	r0, r0, r4, lsl #5
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U);
 80037de:	61d3      	str	r3, [r2, #28]
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80037e0:	6803      	ldr	r3, [r0, #0]
 80037e2:	041b      	lsls	r3, r3, #16
 80037e4:	d4f1      	bmi.n	80037ca <USB_ActivateEndpoint+0x46>
      USBx_OUTEP(ep->num)->DOEPCTL |= ((ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ ) | (ep->type << 18U) |\
 80037e6:	688b      	ldr	r3, [r1, #8]
 80037e8:	78c9      	ldrb	r1, [r1, #3]
 80037ea:	6802      	ldr	r2, [r0, #0]
 80037ec:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80037f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80037f8:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 80037fc:	4313      	orrs	r3, r2
 80037fe:	6003      	str	r3, [r0, #0]
 8003800:	e7e3      	b.n	80037ca <USB_ActivateEndpoint+0x46>

08003802 <USB_DeactivateEndpoint>:
 8003802:	f000 b801 	b.w	8003808 <USB_DeactivateDedicatedEndpoint>
	...

08003808 <USB_DeactivateDedicatedEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateDedicatedEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8003808:	b570      	push	{r4, r5, r6, lr}
  uint32_t count = 0U;
  
  /* Disable the IN endpoint */
  if (ep->is_in == 1U)
 800380a:	784b      	ldrb	r3, [r1, #1]
 800380c:	2b01      	cmp	r3, #1
{
 800380e:	460e      	mov	r6, r1
 8003810:	4605      	mov	r5, r0
 8003812:	7809      	ldrb	r1, [r1, #0]
 8003814:	f04f 0320 	mov.w	r3, #32
  if (ep->is_in == 1U)
 8003818:	d126      	bne.n	8003868 <USB_DeactivateDedicatedEndpoint+0x60>
  {
    USBx_INEP(ep->num)->DIEPCTL &= ~USB_OTG_DIEPCTL_USBAEP;  
 800381a:	f500 6210 	add.w	r2, r0, #2304	; 0x900
 800381e:	fb13 2301 	smlabb	r3, r3, r1, r2
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003828:	601a      	str	r2, [r3, #0]
    
    /* sets the NAK bit for the IN endpoint */
    USBx_INEP(ep->num)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800382a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800382e:	601a      	str	r2, [r3, #0]
    
    /* Disable IN endpoint */
    USBx_INEP(ep->num)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS;
 8003830:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003834:	601a      	str	r2, [r3, #0]
 8003836:	4a1f      	ldr	r2, [pc, #124]	; (80038b4 <USB_DeactivateDedicatedEndpoint+0xac>)
    
    do
    {
      if (++count > 200000U)
 8003838:	3a01      	subs	r2, #1
 800383a:	d101      	bne.n	8003840 <USB_DeactivateDedicatedEndpoint+0x38>
      {
        return HAL_TIMEOUT;
 800383c:	2003      	movs	r0, #3
 800383e:	bd70      	pop	{r4, r5, r6, pc}
      }
    }
    
    /*Wait for  EPDISD endpoint disabled interrupt*/ 
    while ((USBx_INEP(ep->num)->DIEPINT & USB_OTG_DIEPCTL_EPDIS) == USB_OTG_DIEPCTL_EPDIS);
 8003840:	689c      	ldr	r4, [r3, #8]
 8003842:	f014 4480 	ands.w	r4, r4, #1073741824	; 0x40000000
 8003846:	d1f7      	bne.n	8003838 <USB_DeactivateDedicatedEndpoint+0x30>
    
    
    /* Flush any data remaining in the TxFIFO */
    USB_FlushTxFifo(USBx , 0x10U);
 8003848:	2110      	movs	r1, #16
 800384a:	4628      	mov	r0, r5
 800384c:	f7ff ff56 	bl	80036fc <USB_FlushTxFifo>
    
    /* Disable endpoint interrupts */
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num))));   
 8003850:	7831      	ldrb	r1, [r6, #0]
 8003852:	f8d5 281c 	ldr.w	r2, [r5, #2076]	; 0x81c
 8003856:	2301      	movs	r3, #1
 8003858:	408b      	lsls	r3, r1
 800385a:	b29b      	uxth	r3, r3
 800385c:	ea22 0303 	bic.w	r3, r2, r3
 8003860:	f8c5 381c 	str.w	r3, [r5, #2076]	; 0x81c
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
    
    /* Disable endpoint interrupts */
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U));         
  }
  return HAL_OK;
 8003864:	4620      	mov	r0, r4
 8003866:	bd70      	pop	{r4, r5, r6, pc}
    USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_USBAEP;  
 8003868:	f500 6230 	add.w	r2, r0, #2816	; 0xb00
 800386c:	fb13 2301 	smlabb	r3, r3, r1, r2
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003876:	601a      	str	r2, [r3, #0]
    USBx_OUTEP(ep->num)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003878:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800387c:	601a      	str	r2, [r3, #0]
    USBx_OUTEP(ep->num)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS;
 800387e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003882:	601a      	str	r2, [r3, #0]
 8003884:	4a0b      	ldr	r2, [pc, #44]	; (80038b4 <USB_DeactivateDedicatedEndpoint+0xac>)
      if (++count > 200000U)
 8003886:	3a01      	subs	r2, #1
 8003888:	d0d8      	beq.n	800383c <USB_DeactivateDedicatedEndpoint+0x34>
    while ((USBx_OUTEP(ep->num)->DOEPINT & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS);
 800388a:	6898      	ldr	r0, [r3, #8]
 800388c:	f010 0010 	ands.w	r0, r0, #16
 8003890:	d1f9      	bne.n	8003886 <USB_DeactivateDedicatedEndpoint+0x7e>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003892:	f8d5 3804 	ldr.w	r3, [r5, #2052]	; 0x804
 8003896:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800389a:	f8c5 3804 	str.w	r3, [r5, #2052]	; 0x804
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U));         
 800389e:	f8d5 381c 	ldr.w	r3, [r5, #2076]	; 0x81c
 80038a2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80038a6:	408a      	lsls	r2, r1
 80038a8:	ea23 0302 	bic.w	r3, r3, r2
 80038ac:	f8c5 381c 	str.w	r3, [r5, #2076]	; 0x81c

}
 80038b0:	bd70      	pop	{r4, r5, r6, pc}
 80038b2:	bf00      	nop
 80038b4:	00030d41 	.word	0x00030d41

080038b8 <USB_EPStartXfer>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80038b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint16_t pktcnt = 0U;
  
  /* IN endpoint */
  if (ep->is_in == 1U)
 80038ba:	784b      	ldrb	r3, [r1, #1]
 80038bc:	780c      	ldrb	r4, [r1, #0]
 80038be:	2b01      	cmp	r3, #1
 80038c0:	694b      	ldr	r3, [r1, #20]
 80038c2:	d177      	bne.n	80039b4 <USB_EPStartXfer+0xfc>
 80038c4:	2620      	movs	r6, #32
 80038c6:	f500 6510 	add.w	r5, r0, #2304	; 0x900
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 80038ca:	fb16 5404 	smlabb	r4, r6, r4, r5
 80038ce:	6926      	ldr	r6, [r4, #16]
    if (ep->xfer_len == 0U)
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d138      	bne.n	8003946 <USB_EPStartXfer+0x8e>
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 80038d4:	f026 56ff 	bic.w	r6, r6, #534773760	; 0x1fe00000
 80038d8:	f426 16c0 	bic.w	r6, r6, #1572864	; 0x180000
 80038dc:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 80038de:	6926      	ldr	r6, [r4, #16]
 80038e0:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 80038e4:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 80038e6:	6926      	ldr	r6, [r4, #16]
 80038e8:	0cf6      	lsrs	r6, r6, #19
 80038ea:	04f6      	lsls	r6, r6, #19
 80038ec:	6126      	str	r6, [r4, #16]
        USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT); 
        USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29U)); 
      }       
    }

    if (dma == 1U)
 80038ee:	2a01      	cmp	r2, #1
 80038f0:	d150      	bne.n	8003994 <USB_EPStartXfer+0xdc>
    {
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80038f2:	780c      	ldrb	r4, [r1, #0]
 80038f4:	690e      	ldr	r6, [r1, #16]
 80038f6:	eb05 1444 	add.w	r4, r5, r4, lsl #5
 80038fa:	6166      	str	r6, [r4, #20]
          USBx_DEVICE->DIEPEMPMSK |= 1U << ep->num;
        }
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80038fc:	78ce      	ldrb	r6, [r1, #3]
 80038fe:	2e01      	cmp	r6, #1
 8003900:	d10f      	bne.n	8003922 <USB_EPStartXfer+0x6a>
    {
      if ((USBx_DEVICE->DSTS & ( 1U << 8U )) == 0U)
 8003902:	f8d0 4808 	ldr.w	r4, [r0, #2056]	; 0x808
 8003906:	780f      	ldrb	r7, [r1, #0]
 8003908:	f414 7f80 	tst.w	r4, #256	; 0x100
 800390c:	f04f 0420 	mov.w	r4, #32
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8003910:	fb14 5407 	smlabb	r4, r4, r7, r5
 8003914:	6827      	ldr	r7, [r4, #0]
 8003916:	bf0c      	ite	eq
 8003918:	f047 5700 	orreq.w	r7, r7, #536870912	; 0x20000000
      }
      else
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800391c:	f047 5780 	orrne.w	r7, r7, #268435456	; 0x10000000
 8003920:	6027      	str	r7, [r4, #0]
      }
    } 
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8003922:	780f      	ldrb	r7, [r1, #0]
 8003924:	eb05 1547 	add.w	r5, r5, r7, lsl #5
    
    if (ep->type == EP_TYPE_ISOC)
 8003928:	2e01      	cmp	r6, #1
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800392a:	682c      	ldr	r4, [r5, #0]
 800392c:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 8003930:	602c      	str	r4, [r5, #0]
    if (ep->type == EP_TYPE_ISOC)
 8003932:	d105      	bne.n	8003940 <USB_EPStartXfer+0x88>
    {
      USB_WritePacket(USBx, ep->xfer_buff, ep->num, ep->xfer_len, dma);   
 8003934:	9200      	str	r2, [sp, #0]
 8003936:	b29b      	uxth	r3, r3
 8003938:	463a      	mov	r2, r7
 800393a:	68c9      	ldr	r1, [r1, #12]
 800393c:	f000 f8ef 	bl	8003b1e <USB_WritePacket>
    }
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
  }
  return HAL_OK;
}
 8003940:	2000      	movs	r0, #0
 8003942:	b003      	add	sp, #12
 8003944:	bdf0      	pop	{r4, r5, r6, r7, pc}
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8003946:	0cf6      	lsrs	r6, r6, #19
 8003948:	04f6      	lsls	r6, r6, #19
 800394a:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 800394c:	6926      	ldr	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket) << 19U)) ;
 800394e:	688f      	ldr	r7, [r1, #8]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8003950:	f026 56ff 	bic.w	r6, r6, #534773760	; 0x1fe00000
 8003954:	f426 16c0 	bic.w	r6, r6, #1572864	; 0x180000
 8003958:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket) << 19U)) ;
 800395a:	19de      	adds	r6, r3, r7
 800395c:	3e01      	subs	r6, #1
 800395e:	fbb6 f7f7 	udiv	r7, r6, r7
 8003962:	4e37      	ldr	r6, [pc, #220]	; (8003a40 <USB_EPStartXfer+0x188>)
 8003964:	f8d4 e010 	ldr.w	lr, [r4, #16]
 8003968:	ea06 46c7 	and.w	r6, r6, r7, lsl #19
 800396c:	ea46 060e 	orr.w	r6, r6, lr
 8003970:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 8003972:	6927      	ldr	r7, [r4, #16]
 8003974:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8003978:	433e      	orrs	r6, r7
 800397a:	6126      	str	r6, [r4, #16]
      if (ep->type == EP_TYPE_ISOC)
 800397c:	78ce      	ldrb	r6, [r1, #3]
 800397e:	2e01      	cmp	r6, #1
 8003980:	d15a      	bne.n	8003a38 <USB_EPStartXfer+0x180>
        USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT); 
 8003982:	6926      	ldr	r6, [r4, #16]
 8003984:	f026 46c0 	bic.w	r6, r6, #1610612736	; 0x60000000
 8003988:	6126      	str	r6, [r4, #16]
        USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29U)); 
 800398a:	6926      	ldr	r6, [r4, #16]
 800398c:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 8003990:	6126      	str	r6, [r4, #16]
 8003992:	e7ac      	b.n	80038ee <USB_EPStartXfer+0x36>
      if (ep->type != EP_TYPE_ISOC)
 8003994:	78ce      	ldrb	r6, [r1, #3]
 8003996:	2e01      	cmp	r6, #1
 8003998:	d0b3      	beq.n	8003902 <USB_EPStartXfer+0x4a>
        if (ep->xfer_len > 0U)
 800399a:	2b00      	cmp	r3, #0
 800399c:	d0ae      	beq.n	80038fc <USB_EPStartXfer+0x44>
          USBx_DEVICE->DIEPEMPMSK |= 1U << ep->num;
 800399e:	f891 e000 	ldrb.w	lr, [r1]
 80039a2:	f8d0 7834 	ldr.w	r7, [r0, #2100]	; 0x834
 80039a6:	2401      	movs	r4, #1
 80039a8:	fa04 f40e 	lsl.w	r4, r4, lr
 80039ac:	433c      	orrs	r4, r7
 80039ae:	f8c0 4834 	str.w	r4, [r0, #2100]	; 0x834
 80039b2:	e7a3      	b.n	80038fc <USB_EPStartXfer+0x44>
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 80039b4:	f500 6530 	add.w	r5, r0, #2816	; 0xb00
 80039b8:	eb05 1444 	add.w	r4, r5, r4, lsl #5
 80039bc:	6925      	ldr	r5, [r4, #16]
 80039be:	0ced      	lsrs	r5, r5, #19
 80039c0:	04ed      	lsls	r5, r5, #19
 80039c2:	6125      	str	r5, [r4, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 80039c4:	6925      	ldr	r5, [r4, #16]
 80039c6:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 80039ca:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 80039ce:	6125      	str	r5, [r4, #16]
 80039d0:	688d      	ldr	r5, [r1, #8]
    if (ep->xfer_len == 0U)
 80039d2:	b9fb      	cbnz	r3, 8003a14 <USB_EPStartXfer+0x15c>
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80039d4:	6923      	ldr	r3, [r4, #16]
 80039d6:	f3c5 0512 	ubfx	r5, r5, #0, #19
 80039da:	431d      	orrs	r5, r3
 80039dc:	6125      	str	r5, [r4, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
 80039de:	6923      	ldr	r3, [r4, #16]
 80039e0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80039e4:	6123      	str	r3, [r4, #16]
    if (dma == 1U)
 80039e6:	2a01      	cmp	r2, #1
      USBx_OUTEP(ep->num)->DOEPDMA = (uint32_t)ep->xfer_buff;
 80039e8:	bf04      	itt	eq
 80039ea:	68cb      	ldreq	r3, [r1, #12]
 80039ec:	6163      	streq	r3, [r4, #20]
    if (ep->type == EP_TYPE_ISOC)
 80039ee:	78cb      	ldrb	r3, [r1, #3]
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	d10a      	bne.n	8003a0a <USB_EPStartXfer+0x152>
      if ((USBx_DEVICE->DSTS & ( 1U << 8U )) == 0U)
 80039f4:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 80039f8:	f413 7f80 	tst.w	r3, #256	; 0x100
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80039fc:	6823      	ldr	r3, [r4, #0]
 80039fe:	bf0c      	ite	eq
 8003a00:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8003a04:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 8003a08:	6023      	str	r3, [r4, #0]
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8003a0a:	6823      	ldr	r3, [r4, #0]
 8003a0c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8003a10:	6023      	str	r3, [r4, #0]
  return HAL_OK;
 8003a12:	e795      	b.n	8003940 <USB_EPStartXfer+0x88>
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (pktcnt << 19U));
 8003a14:	4e0a      	ldr	r6, [pc, #40]	; (8003a40 <USB_EPStartXfer+0x188>)
 8003a16:	6927      	ldr	r7, [r4, #16]
      pktcnt = (ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket; 
 8003a18:	442b      	add	r3, r5
 8003a1a:	3b01      	subs	r3, #1
 8003a1c:	fbb3 f3f5 	udiv	r3, r3, r5
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (pktcnt << 19U));
 8003a20:	ea06 46c3 	and.w	r6, r6, r3, lsl #19
 8003a24:	433e      	orrs	r6, r7
 8003a26:	6126      	str	r6, [r4, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt));
 8003a28:	b29b      	uxth	r3, r3
 8003a2a:	6926      	ldr	r6, [r4, #16]
 8003a2c:	435d      	muls	r5, r3
 8003a2e:	f3c5 0512 	ubfx	r5, r5, #0, #19
 8003a32:	4335      	orrs	r5, r6
 8003a34:	6125      	str	r5, [r4, #16]
 8003a36:	e7d6      	b.n	80039e6 <USB_EPStartXfer+0x12e>
    if (dma == 1U)
 8003a38:	2a01      	cmp	r2, #1
 8003a3a:	d1ae      	bne.n	800399a <USB_EPStartXfer+0xe2>
 8003a3c:	e759      	b.n	80038f2 <USB_EPStartXfer+0x3a>
 8003a3e:	bf00      	nop
 8003a40:	1ff80000 	.word	0x1ff80000

08003a44 <USB_EP0StartXfer>:
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
  /* IN endpoint */
  if (ep->is_in == 1U)
 8003a44:	784b      	ldrb	r3, [r1, #1]
 8003a46:	2b01      	cmp	r3, #1
{
 8003a48:	b570      	push	{r4, r5, r6, lr}
 8003a4a:	780b      	ldrb	r3, [r1, #0]
 8003a4c:	694d      	ldr	r5, [r1, #20]
  if (ep->is_in == 1U)
 8003a4e:	d143      	bne.n	8003ad8 <USB_EP0StartXfer+0x94>
 8003a50:	2420      	movs	r4, #32
 8003a52:	f500 6610 	add.w	r6, r0, #2304	; 0x900
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8003a56:	fb14 6303 	smlabb	r3, r4, r3, r6
 8003a5a:	691c      	ldr	r4, [r3, #16]
    if (ep->xfer_len == 0U)
 8003a5c:	b9cd      	cbnz	r5, 8003a92 <USB_EP0StartXfer+0x4e>
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8003a5e:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 8003a62:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 8003a66:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 8003a68:	691c      	ldr	r4, [r3, #16]
 8003a6a:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8003a6e:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 8003a70:	691c      	ldr	r4, [r3, #16]
 8003a72:	0ce4      	lsrs	r4, r4, #19
 8003a74:	04e4      	lsls	r4, r4, #19
 8003a76:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
    
    }
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);     
 8003a78:	780d      	ldrb	r5, [r1, #0]
 8003a7a:	eb06 1345 	add.w	r3, r6, r5, lsl #5
    
    if (dma == 1)
 8003a7e:	2a01      	cmp	r2, #1
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);     
 8003a80:	681c      	ldr	r4, [r3, #0]
 8003a82:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 8003a86:	601c      	str	r4, [r3, #0]
    if (dma == 1)
 8003a88:	d11b      	bne.n	8003ac2 <USB_EP0StartXfer+0x7e>
    {
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8003a8a:	690a      	ldr	r2, [r1, #16]
 8003a8c:	615a      	str	r2, [r3, #20]
    
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);    
  }
  return HAL_OK;
}
 8003a8e:	2000      	movs	r0, #0
 8003a90:	bd70      	pop	{r4, r5, r6, pc}
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8003a92:	0ce4      	lsrs	r4, r4, #19
 8003a94:	04e4      	lsls	r4, r4, #19
 8003a96:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8003a98:	691c      	ldr	r4, [r3, #16]
 8003a9a:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 8003a9e:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 8003aa2:	611c      	str	r4, [r3, #16]
      if(ep->xfer_len > ep->maxpacket)
 8003aa4:	688c      	ldr	r4, [r1, #8]
 8003aa6:	42a5      	cmp	r5, r4
        ep->xfer_len = ep->maxpacket;
 8003aa8:	bf88      	it	hi
 8003aaa:	614c      	strhi	r4, [r1, #20]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 8003aac:	691c      	ldr	r4, [r3, #16]
 8003aae:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8003ab2:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 8003ab4:	694c      	ldr	r4, [r1, #20]
 8003ab6:	691d      	ldr	r5, [r3, #16]
 8003ab8:	f3c4 0412 	ubfx	r4, r4, #0, #19
 8003abc:	432c      	orrs	r4, r5
 8003abe:	611c      	str	r4, [r3, #16]
 8003ac0:	e7da      	b.n	8003a78 <USB_EP0StartXfer+0x34>
      if (ep->xfer_len > 0U)
 8003ac2:	694b      	ldr	r3, [r1, #20]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d0e2      	beq.n	8003a8e <USB_EP0StartXfer+0x4a>
        USBx_DEVICE->DIEPEMPMSK |= 1U << (ep->num);
 8003ac8:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 8003acc:	2301      	movs	r3, #1
 8003ace:	40ab      	lsls	r3, r5
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
 8003ad6:	e7da      	b.n	8003a8e <USB_EP0StartXfer+0x4a>
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 8003ad8:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 8003adc:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8003ae0:	6903      	ldr	r3, [r0, #16]
 8003ae2:	0cdb      	lsrs	r3, r3, #19
 8003ae4:	04db      	lsls	r3, r3, #19
 8003ae6:	6103      	str	r3, [r0, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 8003ae8:	6903      	ldr	r3, [r0, #16]
 8003aea:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8003aee:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8003af2:	6103      	str	r3, [r0, #16]
 8003af4:	688b      	ldr	r3, [r1, #8]
    if (ep->xfer_len > 0U)
 8003af6:	b105      	cbz	r5, 8003afa <USB_EP0StartXfer+0xb6>
      ep->xfer_len = ep->maxpacket;
 8003af8:	614b      	str	r3, [r1, #20]
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
 8003afa:	6904      	ldr	r4, [r0, #16]
 8003afc:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8003b00:	6104      	str	r4, [r0, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket)); 
 8003b02:	6904      	ldr	r4, [r0, #16]
 8003b04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b08:	4323      	orrs	r3, r4
    if (dma == 1U)
 8003b0a:	2a01      	cmp	r2, #1
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket)); 
 8003b0c:	6103      	str	r3, [r0, #16]
      USBx_OUTEP(ep->num)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8003b0e:	bf04      	itt	eq
 8003b10:	68cb      	ldreq	r3, [r1, #12]
 8003b12:	6143      	streq	r3, [r0, #20]
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);    
 8003b14:	6803      	ldr	r3, [r0, #0]
 8003b16:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8003b1a:	6003      	str	r3, [r0, #0]
 8003b1c:	e7b7      	b.n	8003a8e <USB_EP0StartXfer+0x4a>

08003b1e <USB_WritePacket>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8003b1e:	b510      	push	{r4, lr}
 8003b20:	f89d 4008 	ldrb.w	r4, [sp, #8]
  uint32_t count32b = 0U , i = 0U;
  
  if (dma == 0U)
 8003b24:	b94c      	cbnz	r4, 8003b3a <USB_WritePacket+0x1c>
  {
    count32b =  (len + 3U) / 4U;
 8003b26:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++, src += 4U)
    {
      USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 8003b28:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 8003b2c:	f023 0303 	bic.w	r3, r3, #3
 8003b30:	eb00 3202 	add.w	r2, r0, r2, lsl #12
 8003b34:	440b      	add	r3, r1
    for (i = 0U; i < count32b; i++, src += 4U)
 8003b36:	4299      	cmp	r1, r3
 8003b38:	d101      	bne.n	8003b3e <USB_WritePacket+0x20>
    }
  }
  return HAL_OK;
}
 8003b3a:	2000      	movs	r0, #0
 8003b3c:	bd10      	pop	{r4, pc}
      USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 8003b3e:	f851 0b04 	ldr.w	r0, [r1], #4
 8003b42:	6010      	str	r0, [r2, #0]
 8003b44:	e7f7      	b.n	8003b36 <USB_WritePacket+0x18>

08003b46 <USB_ReadPacket>:
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
  uint32_t i=0U;
  uint32_t count32b = (len + 3U) / 4U;
 8003b46:	3203      	adds	r2, #3
 8003b48:	f022 0203 	bic.w	r2, r2, #3
 8003b4c:	440a      	add	r2, r1
  
  for ( i = 0U; i < count32b; i++, dest += 4U )
  {
    *(__packed uint32_t *)dest = USBx_DFIFO(0U);
 8003b4e:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
  for ( i = 0U; i < count32b; i++, dest += 4U )
 8003b52:	4291      	cmp	r1, r2
 8003b54:	d101      	bne.n	8003b5a <USB_ReadPacket+0x14>
    
  }
  return ((void *)dest);
}
 8003b56:	4608      	mov	r0, r1
 8003b58:	4770      	bx	lr
    *(__packed uint32_t *)dest = USBx_DFIFO(0U);
 8003b5a:	6803      	ldr	r3, [r0, #0]
 8003b5c:	f841 3b04 	str.w	r3, [r1], #4
 8003b60:	e7f7      	b.n	8003b52 <USB_ReadPacket+0xc>

08003b62 <USB_EPSetStall>:
  * @param  ep pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep)
{
  if (ep->is_in == 1U)
 8003b62:	784b      	ldrb	r3, [r1, #1]
 8003b64:	780a      	ldrb	r2, [r1, #0]
 8003b66:	2b01      	cmp	r3, #1
 8003b68:	f04f 0320 	mov.w	r3, #32
 8003b6c:	d10b      	bne.n	8003b86 <USB_EPSetStall+0x24>
  {
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == 0U)
 8003b6e:	f500 6010 	add.w	r0, r0, #2304	; 0x900
 8003b72:	fb13 0002 	smlabb	r0, r3, r2, r0
 8003b76:	6803      	ldr	r3, [r0, #0]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	db0b      	blt.n	8003b94 <USB_EPSetStall+0x32>
  }
  else
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == 0U)
    {
      USBx_OUTEP(ep->num)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS); 
 8003b7c:	6803      	ldr	r3, [r0, #0]
 8003b7e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003b82:	6003      	str	r3, [r0, #0]
 8003b84:	e006      	b.n	8003b94 <USB_EPSetStall+0x32>
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == 0U)
 8003b86:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 8003b8a:	fb13 0002 	smlabb	r0, r3, r2, r0
 8003b8e:	6803      	ldr	r3, [r0, #0]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	daf3      	bge.n	8003b7c <USB_EPSetStall+0x1a>
    } 
    USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8003b94:	6803      	ldr	r3, [r0, #0]
 8003b96:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003b9a:	6003      	str	r3, [r0, #0]
  }
  return HAL_OK;
}
 8003b9c:	2000      	movs	r0, #0
 8003b9e:	4770      	bx	lr

08003ba0 <USB_EPClearStall>:
  * @param  ep pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
  if (ep->is_in == 1U)
 8003ba0:	784b      	ldrb	r3, [r1, #1]
 8003ba2:	780a      	ldrb	r2, [r1, #0]
 8003ba4:	2b01      	cmp	r3, #1
  {
    USBx_INEP(ep->num)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003ba6:	bf0c      	ite	eq
 8003ba8:	f500 6010 	addeq.w	r0, r0, #2304	; 0x900
       USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
    }    
  }
  else
  {
    USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003bac:	f500 6030 	addne.w	r0, r0, #2816	; 0xb00
 8003bb0:	2320      	movs	r3, #32
 8003bb2:	fb13 0002 	smlabb	r0, r3, r2, r0
 8003bb6:	6803      	ldr	r3, [r0, #0]
 8003bb8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003bbc:	6003      	str	r3, [r0, #0]
    if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 8003bbe:	78cb      	ldrb	r3, [r1, #3]
 8003bc0:	3b02      	subs	r3, #2
 8003bc2:	2b01      	cmp	r3, #1
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8003bc4:	bf9e      	ittt	ls
 8003bc6:	6803      	ldrls	r3, [r0, #0]
 8003bc8:	f043 5380 	orrls.w	r3, r3, #268435456	; 0x10000000
 8003bcc:	6003      	strls	r3, [r0, #0]
    }    
  }
  return HAL_OK;
}
 8003bce:	2000      	movs	r0, #0
 8003bd0:	4770      	bx	lr

08003bd2 <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress (USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
  USBx_DEVICE->DCFG &= ~ (USB_OTG_DCFG_DAD);
 8003bd2:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8003bd6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003bda:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
  USBx_DEVICE->DCFG |= (address << 4U) & USB_OTG_DCFG_DAD ;
 8003bde:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8003be2:	0109      	lsls	r1, r1, #4
 8003be4:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
 8003be8:	4319      	orrs	r1, r3
 8003bea:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
  
  return HAL_OK;  
}
 8003bee:	2000      	movs	r0, #0
 8003bf0:	4770      	bx	lr

08003bf2 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect (USB_OTG_GlobalTypeDef *USBx)
{
 8003bf2:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS ;
 8003bf4:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 8003bf8:	f023 0302 	bic.w	r3, r3, #2
 8003bfc:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 8003c00:	2003      	movs	r0, #3
 8003c02:	f7fd fd0d 	bl	8001620 <HAL_Delay>
  
  return HAL_OK;  
}
 8003c06:	2000      	movs	r0, #0
 8003c08:	bd08      	pop	{r3, pc}

08003c0a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect (USB_OTG_GlobalTypeDef *USBx)
{
 8003c0a:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS ;
 8003c0c:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 8003c10:	f043 0302 	orr.w	r3, r3, #2
 8003c14:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 8003c18:	2003      	movs	r0, #3
 8003c1a:	f7fd fd01 	bl	8001620 <HAL_Delay>
  
  return HAL_OK;  
}
 8003c1e:	2000      	movs	r0, #0
 8003c20:	bd08      	pop	{r3, pc}

08003c22 <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t v = 0U;
  
  v = USBx->GINTSTS;
 8003c22:	6942      	ldr	r2, [r0, #20]
  v &= USBx->GINTMSK;
 8003c24:	6980      	ldr	r0, [r0, #24]
  return v;  
}
 8003c26:	4010      	ands	r0, r2
 8003c28:	4770      	bx	lr

08003c2a <USB_ReadDevAllOutEpInterrupt>:
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t v;
  v  = USBx_DEVICE->DAINT;
 8003c2a:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 8003c2e:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  v &= USBx_DEVICE->DAINTMSK;
 8003c32:	69c0      	ldr	r0, [r0, #28]
 8003c34:	4018      	ands	r0, r3
  return ((v & 0xffff0000U) >> 16U);
}
 8003c36:	0c00      	lsrs	r0, r0, #16
 8003c38:	4770      	bx	lr

08003c3a <USB_ReadDevAllInEpInterrupt>:
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t v;
  v  = USBx_DEVICE->DAINT;
 8003c3a:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 8003c3e:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  v &= USBx_DEVICE->DAINTMSK;
 8003c42:	69c0      	ldr	r0, [r0, #28]
 8003c44:	4018      	ands	r0, r3
  return ((v & 0xFFFFU));
}
 8003c46:	b280      	uxth	r0, r0
 8003c48:	4770      	bx	lr

08003c4a <USB_ReadDevOutEPInterrupt>:
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
  uint32_t v;
  v  = USBx_OUTEP(epnum)->DOEPINT;
 8003c4a:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
 8003c4e:	eb03 1141 	add.w	r1, r3, r1, lsl #5
  v &= USBx_DEVICE->DOEPMSK;
 8003c52:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  v  = USBx_OUTEP(epnum)->DOEPINT;
 8003c56:	688a      	ldr	r2, [r1, #8]
  v &= USBx_DEVICE->DOEPMSK;
 8003c58:	6940      	ldr	r0, [r0, #20]
  return v;
}
 8003c5a:	4010      	ands	r0, r2
 8003c5c:	4770      	bx	lr

08003c5e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
 8003c5e:	b510      	push	{r4, lr}
  uint32_t v, msk, emp;
  
  msk = USBx_DEVICE->DIEPMSK;
 8003c60:	f8d0 4810 	ldr.w	r4, [r0, #2064]	; 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 8003c64:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  msk |= ((emp >> epnum) & 0x1U) << 7U;
  v = USBx_INEP(epnum)->DIEPINT & msk;
 8003c68:	eb00 1041 	add.w	r0, r0, r1, lsl #5
  msk |= ((emp >> epnum) & 0x1U) << 7U;
 8003c6c:	40cb      	lsrs	r3, r1
  v = USBx_INEP(epnum)->DIEPINT & msk;
 8003c6e:	f500 6010 	add.w	r0, r0, #2304	; 0x900
  msk |= ((emp >> epnum) & 0x1U) << 7U;
 8003c72:	01db      	lsls	r3, r3, #7
  v = USBx_INEP(epnum)->DIEPINT & msk;
 8003c74:	6880      	ldr	r0, [r0, #8]
  msk |= ((emp >> epnum) & 0x1U) << 7U;
 8003c76:	b2db      	uxtb	r3, r3
 8003c78:	4323      	orrs	r3, r4
  return v;
}
 8003c7a:	4018      	ands	r0, r3
 8003c7c:	bd10      	pop	{r4, pc}

08003c7e <USB_GetMode>:
  *           0 : Host 
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
  return ((USBx->GINTSTS ) & 0x1U);
 8003c7e:	6940      	ldr	r0, [r0, #20]
}
 8003c80:	f000 0001 	and.w	r0, r0, #1
 8003c84:	4770      	bx	lr

08003c86 <USB_ActivateSetup>:
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup (USB_OTG_GlobalTypeDef *USBx)
{
  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8003c86:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8003c8a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003c8e:	f023 0307 	bic.w	r3, r3, #7
 8003c92:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 8003c96:	f500 6300 	add.w	r3, r0, #2048	; 0x800
 8003c9a:	689a      	ldr	r2, [r3, #8]
 8003c9c:	f002 0206 	and.w	r2, r2, #6
 8003ca0:	2a04      	cmp	r2, #4
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 8003ca2:	bf02      	ittt	eq
 8003ca4:	f8d0 2900 	ldreq.w	r2, [r0, #2304]	; 0x900
 8003ca8:	f042 0203 	orreq.w	r2, r2, #3
 8003cac:	f8c0 2900 	streq.w	r2, [r0, #2304]	; 0x900
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8003cb0:	685a      	ldr	r2, [r3, #4]
 8003cb2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003cb6:	605a      	str	r2, [r3, #4]

  return HAL_OK;
}
 8003cb8:	2000      	movs	r0, #0
 8003cba:	4770      	bx	lr

08003cbc <USB_EP0_OutStart>:
  *           1 : DMA feature used  
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8003cbc:	b510      	push	{r4, lr}
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8003cbe:	2400      	movs	r4, #0
 8003cc0:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U)) ;
 8003cc4:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 8003cc8:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8003ccc:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8003cd0:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 8003cd4:	f044 0418 	orr.w	r4, r4, #24
 8003cd8:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 8003cdc:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
  
  if (dma == 1U)
 8003ce0:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8003ce2:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 8003ce6:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL = 0x80008000U;
 8003cea:	bf08      	it	eq
 8003cec:	f04f 2380 	moveq.w	r3, #2147516416	; 0x80008000
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 8003cf0:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8003cf4:	bf04      	itt	eq
 8003cf6:	f8c0 2b14 	streq.w	r2, [r0, #2836]	; 0xb14
    USBx_OUTEP(0U)->DOEPCTL = 0x80008000U;
 8003cfa:	f8c0 3b00 	streq.w	r3, [r0, #2816]	; 0xb00
  }
  
  return HAL_OK;  
}
 8003cfe:	2000      	movs	r0, #0
 8003d00:	bd10      	pop	{r4, pc}
	...

08003d04 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8003d04:	4b0a      	ldr	r3, [pc, #40]	; (8003d30 <USB_CoreReset+0x2c>)
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8003d06:	3b01      	subs	r3, #1
 8003d08:	d101      	bne.n	8003d0e <USB_CoreReset+0xa>
    {
      return HAL_TIMEOUT;
 8003d0a:	2003      	movs	r0, #3
 8003d0c:	4770      	bx	lr
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003d0e:	6902      	ldr	r2, [r0, #16]
 8003d10:	2a00      	cmp	r2, #0
 8003d12:	daf8      	bge.n	8003d06 <USB_CoreReset+0x2>
  
  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8003d14:	6903      	ldr	r3, [r0, #16]
 8003d16:	4a06      	ldr	r2, [pc, #24]	; (8003d30 <USB_CoreReset+0x2c>)
 8003d18:	f043 0301 	orr.w	r3, r3, #1
 8003d1c:	6103      	str	r3, [r0, #16]

  do
  {
    if (++count > 200000U)
 8003d1e:	3a01      	subs	r2, #1
 8003d20:	d0f3      	beq.n	8003d0a <USB_CoreReset+0x6>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8003d22:	6903      	ldr	r3, [r0, #16]
 8003d24:	f013 0301 	ands.w	r3, r3, #1
 8003d28:	d1f9      	bne.n	8003d1e <USB_CoreReset+0x1a>
  
  return HAL_OK;
 8003d2a:	4618      	mov	r0, r3
}
 8003d2c:	4770      	bx	lr
 8003d2e:	bf00      	nop
 8003d30:	00030d41 	.word	0x00030d41

08003d34 <USBD_CDC_DataIn>:
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8003d34:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  if(pdev->pClassData != NULL)
 8003d38:	b11b      	cbz	r3, 8003d42 <USBD_CDC_DataIn+0xe>
  {
    
    hcdc->TxState = 0;
 8003d3a:	2000      	movs	r0, #0
 8003d3c:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214

    return USBD_OK;
 8003d40:	4770      	bx	lr
  }
  else
  {
    return USBD_FAIL;
 8003d42:	2002      	movs	r0, #2
  }
}
 8003d44:	4770      	bx	lr

08003d46 <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8003d46:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
{ 
 8003d4a:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8003d4c:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8003d50:	b15b      	cbz	r3, 8003d6a <USBD_CDC_EP0_RxReady+0x24>
 8003d52:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 8003d56:	28ff      	cmp	r0, #255	; 0xff
 8003d58:	d007      	beq.n	8003d6a <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 8003d60:	4621      	mov	r1, r4
 8003d62:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      hcdc->CmdLength);
      hcdc->CmdOpCode = 0xFF; 
 8003d64:	23ff      	movs	r3, #255	; 0xff
 8003d66:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
      
  }
  return USBD_OK;
}
 8003d6a:	2000      	movs	r0, #0
 8003d6c:	bd10      	pop	{r4, pc}
	...

08003d70 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgFSDesc);
 8003d70:	2343      	movs	r3, #67	; 0x43
 8003d72:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 8003d74:	4800      	ldr	r0, [pc, #0]	; (8003d78 <USBD_CDC_GetFSCfgDesc+0x8>)
 8003d76:	4770      	bx	lr
 8003d78:	20000040 	.word	0x20000040

08003d7c <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgHSDesc);
 8003d7c:	2343      	movs	r3, #67	; 0x43
 8003d7e:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 8003d80:	4800      	ldr	r0, [pc, #0]	; (8003d84 <USBD_CDC_GetHSCfgDesc+0x8>)
 8003d82:	4770      	bx	lr
 8003d84:	20000084 	.word	0x20000084

08003d88 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 8003d88:	2343      	movs	r3, #67	; 0x43
 8003d8a:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 8003d8c:	4800      	ldr	r0, [pc, #0]	; (8003d90 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 8003d8e:	4770      	bx	lr
 8003d90:	200000d4 	.word	0x200000d4

08003d94 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 8003d94:	230a      	movs	r3, #10
 8003d96:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 8003d98:	4800      	ldr	r0, [pc, #0]	; (8003d9c <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 8003d9a:	4770      	bx	lr
 8003d9c:	200000c8 	.word	0x200000c8

08003da0 <USBD_CDC_DataOut>:
{      
 8003da0:	b538      	push	{r3, r4, r5, lr}
 8003da2:	4605      	mov	r5, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8003da4:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8003da8:	f000 fa8a 	bl	80042c0 <USBD_LL_GetRxDataSize>
  if(pdev->pClassData != NULL)
 8003dac:	f8d5 3218 	ldr.w	r3, [r5, #536]	; 0x218
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8003db0:	f8c4 020c 	str.w	r0, [r4, #524]	; 0x20c
  if(pdev->pClassData != NULL)
 8003db4:	b14b      	cbz	r3, 8003dca <USBD_CDC_DataOut+0x2a>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8003db6:	f8d5 321c 	ldr.w	r3, [r5, #540]	; 0x21c
 8003dba:	f8d4 0204 	ldr.w	r0, [r4, #516]	; 0x204
 8003dbe:	68db      	ldr	r3, [r3, #12]
 8003dc0:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 8003dc4:	4798      	blx	r3
    return USBD_OK;
 8003dc6:	2000      	movs	r0, #0
 8003dc8:	bd38      	pop	{r3, r4, r5, pc}
    return USBD_FAIL;
 8003dca:	2002      	movs	r0, #2
}
 8003dcc:	bd38      	pop	{r3, r4, r5, pc}
	...

08003dd0 <USBD_CDC_Setup>:
{
 8003dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8003dd2:	780f      	ldrb	r7, [r1, #0]
 8003dd4:	f017 0360 	ands.w	r3, r7, #96	; 0x60
{
 8003dd8:	4606      	mov	r6, r0
 8003dda:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8003ddc:	d023      	beq.n	8003e26 <USBD_CDC_Setup+0x56>
 8003dde:	2b20      	cmp	r3, #32
 8003de0:	d119      	bne.n	8003e16 <USBD_CDC_Setup+0x46>
    if (req->wLength)
 8003de2:	88ca      	ldrh	r2, [r1, #6]
 8003de4:	784b      	ldrb	r3, [r1, #1]
 8003de6:	b1c2      	cbz	r2, 8003e1a <USBD_CDC_Setup+0x4a>
      if (req->bmRequest & 0x80)
 8003de8:	0639      	lsls	r1, r7, #24
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8003dea:	f8d0 5218 	ldr.w	r5, [r0, #536]	; 0x218
      if (req->bmRequest & 0x80)
 8003dee:	d50b      	bpl.n	8003e08 <USBD_CDC_Setup+0x38>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8003df0:	f8d0 121c 	ldr.w	r1, [r0, #540]	; 0x21c
 8003df4:	4618      	mov	r0, r3
 8003df6:	688f      	ldr	r7, [r1, #8]
 8003df8:	4629      	mov	r1, r5
 8003dfa:	47b8      	blx	r7
          USBD_CtlSendData (pdev, 
 8003dfc:	88e2      	ldrh	r2, [r4, #6]
 8003dfe:	4629      	mov	r1, r5
 8003e00:	4630      	mov	r0, r6
      USBD_CtlSendData (pdev,
 8003e02:	f000 fd95 	bl	8004930 <USBD_CtlSendData>
      break;
 8003e06:	e006      	b.n	8003e16 <USBD_CDC_Setup+0x46>
        hcdc->CmdOpCode = req->bRequest;
 8003e08:	f885 3200 	strb.w	r3, [r5, #512]	; 0x200
        hcdc->CmdLength = req->wLength;
 8003e0c:	f885 2201 	strb.w	r2, [r5, #513]	; 0x201
        USBD_CtlPrepareRx (pdev, 
 8003e10:	4629      	mov	r1, r5
 8003e12:	f000 fda2 	bl	800495a <USBD_CtlPrepareRx>
}
 8003e16:	2000      	movs	r0, #0
 8003e18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8003e1a:	f8d0 021c 	ldr.w	r0, [r0, #540]	; 0x21c
 8003e1e:	6884      	ldr	r4, [r0, #8]
 8003e20:	4618      	mov	r0, r3
 8003e22:	47a0      	blx	r4
 8003e24:	e7f7      	b.n	8003e16 <USBD_CDC_Setup+0x46>
    switch (req->bRequest)
 8003e26:	784b      	ldrb	r3, [r1, #1]
 8003e28:	2b0a      	cmp	r3, #10
 8003e2a:	d1f4      	bne.n	8003e16 <USBD_CDC_Setup+0x46>
      USBD_CtlSendData (pdev,
 8003e2c:	2201      	movs	r2, #1
 8003e2e:	4901      	ldr	r1, [pc, #4]	; (8003e34 <USBD_CDC_Setup+0x64>)
 8003e30:	e7e7      	b.n	8003e02 <USBD_CDC_Setup+0x32>
 8003e32:	bf00      	nop
 8003e34:	20000f0c 	.word	0x20000f0c

08003e38 <USBD_CDC_DeInit>:
{
 8003e38:	b510      	push	{r4, lr}
  USBD_LL_CloseEP(pdev,
 8003e3a:	2181      	movs	r1, #129	; 0x81
{
 8003e3c:	4604      	mov	r4, r0
  USBD_LL_CloseEP(pdev,
 8003e3e:	f000 f9d7 	bl	80041f0 <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 8003e42:	2101      	movs	r1, #1
 8003e44:	4620      	mov	r0, r4
 8003e46:	f000 f9d3 	bl	80041f0 <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 8003e4a:	2182      	movs	r1, #130	; 0x82
 8003e4c:	4620      	mov	r0, r4
 8003e4e:	f000 f9cf 	bl	80041f0 <USBD_LL_CloseEP>
  if(pdev->pClassData != NULL)
 8003e52:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 8003e56:	b153      	cbz	r3, 8003e6e <USBD_CDC_DeInit+0x36>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8003e58:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8003e60:	f8d4 0218 	ldr.w	r0, [r4, #536]	; 0x218
 8003e64:	f002 fabc 	bl	80063e0 <free>
    pdev->pClassData = NULL;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
}
 8003e6e:	2000      	movs	r0, #0
 8003e70:	bd10      	pop	{r4, pc}

08003e72 <USBD_CDC_Init>:
{
 8003e72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8003e74:	7c03      	ldrb	r3, [r0, #16]
{
 8003e76:	4604      	mov	r4, r0
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8003e78:	bb7b      	cbnz	r3, 8003eda <USBD_CDC_Init+0x68>
    USBD_LL_OpenEP(pdev,
 8003e7a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e7e:	2202      	movs	r2, #2
 8003e80:	2181      	movs	r1, #129	; 0x81
 8003e82:	f000 f9a5 	bl	80041d0 <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 8003e86:	f44f 7300 	mov.w	r3, #512	; 0x200
    USBD_LL_OpenEP(pdev,
 8003e8a:	2202      	movs	r2, #2
 8003e8c:	2101      	movs	r1, #1
 8003e8e:	4620      	mov	r0, r4
 8003e90:	f000 f99e 	bl	80041d0 <USBD_LL_OpenEP>
  USBD_LL_OpenEP(pdev,
 8003e94:	2308      	movs	r3, #8
 8003e96:	2203      	movs	r2, #3
 8003e98:	2182      	movs	r1, #130	; 0x82
 8003e9a:	4620      	mov	r0, r4
 8003e9c:	f000 f998 	bl	80041d0 <USBD_LL_OpenEP>
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 8003ea0:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8003ea4:	f002 fa94 	bl	80063d0 <malloc>
 8003ea8:	4606      	mov	r6, r0
 8003eaa:	f8c4 0218 	str.w	r0, [r4, #536]	; 0x218
  if(pdev->pClassData == NULL)
 8003eae:	b320      	cbz	r0, 8003efa <USBD_CDC_Init+0x88>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8003eb0:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4798      	blx	r3
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8003eb8:	7c27      	ldrb	r7, [r4, #16]
    hcdc->TxState =0;
 8003eba:	2500      	movs	r5, #0
 8003ebc:	f8c6 5214 	str.w	r5, [r6, #532]	; 0x214
    hcdc->RxState =0;
 8003ec0:	f8c6 5218 	str.w	r5, [r6, #536]	; 0x218
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8003ec4:	b987      	cbnz	r7, 8003ee8 <USBD_CDC_Init+0x76>
      USBD_LL_PrepareReceive(pdev,
 8003ec6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003eca:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 8003ece:	2101      	movs	r1, #1
 8003ed0:	4620      	mov	r0, r4
 8003ed2:	f000 f9e7 	bl	80042a4 <USBD_LL_PrepareReceive>
  uint8_t ret = 0;
 8003ed6:	4638      	mov	r0, r7
 8003ed8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    USBD_LL_OpenEP(pdev,
 8003eda:	2340      	movs	r3, #64	; 0x40
 8003edc:	2202      	movs	r2, #2
 8003ede:	2181      	movs	r1, #129	; 0x81
 8003ee0:	f000 f976 	bl	80041d0 <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 8003ee4:	2340      	movs	r3, #64	; 0x40
 8003ee6:	e7d0      	b.n	8003e8a <USBD_CDC_Init+0x18>
      USBD_LL_PrepareReceive(pdev,
 8003ee8:	2340      	movs	r3, #64	; 0x40
 8003eea:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 8003eee:	2101      	movs	r1, #1
 8003ef0:	4620      	mov	r0, r4
 8003ef2:	f000 f9d7 	bl	80042a4 <USBD_LL_PrepareReceive>
  uint8_t ret = 0;
 8003ef6:	4628      	mov	r0, r5
 8003ef8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ret = 1; 
 8003efa:	2001      	movs	r0, #1
}
 8003efc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003efe <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
  
  if(fops != NULL)
 8003efe:	b119      	cbz	r1, 8003f08 <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData= fops;
 8003f00:	f8c0 121c 	str.w	r1, [r0, #540]	; 0x21c
    ret = USBD_OK;    
 8003f04:	2000      	movs	r0, #0
 8003f06:	4770      	bx	lr
  uint8_t  ret = USBD_FAIL;
 8003f08:	2002      	movs	r0, #2
  }
  
  return ret;
}
 8003f0a:	4770      	bx	lr

08003f0c <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8003f0c:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;  
  
  return USBD_OK;  
}
 8003f10:	2000      	movs	r0, #0
  hcdc->TxBuffer = pbuff;
 8003f12:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;  
 8003f16:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
 8003f1a:	4770      	bx	lr

08003f1c <USBD_CDC_SetRxBuffer>:
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  hcdc->RxBuffer = pbuff;
 8003f1c:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  return USBD_OK;
}
 8003f20:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 8003f22:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
}
 8003f26:	4770      	bx	lr

08003f28 <USBD_CDC_TransmitPacket>:
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8003f28:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
{      
 8003f2c:	b510      	push	{r4, lr}
  
  if(pdev->pClassData != NULL)
 8003f2e:	b172      	cbz	r2, 8003f4e <USBD_CDC_TransmitPacket+0x26>
  {
    if(hcdc->TxState == 0)
 8003f30:	f8d2 4214 	ldr.w	r4, [r2, #532]	; 0x214
 8003f34:	2301      	movs	r3, #1
 8003f36:	b964      	cbnz	r4, 8003f52 <USBD_CDC_TransmitPacket+0x2a>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1;
 8003f38:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
      
      /* Transmit next packet */
      USBD_LL_Transmit(pdev,
 8003f3c:	2181      	movs	r1, #129	; 0x81
 8003f3e:	f8b2 3210 	ldrh.w	r3, [r2, #528]	; 0x210
 8003f42:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
 8003f46:	f000 f99f 	bl	8004288 <USBD_LL_Transmit>
                       CDC_IN_EP,
                       hcdc->TxBuffer,
                       hcdc->TxLength);
      
      return USBD_OK;
 8003f4a:	4620      	mov	r0, r4
 8003f4c:	bd10      	pop	{r4, pc}
      return USBD_BUSY;
    }
  }
  else
  {
    return USBD_FAIL;
 8003f4e:	2002      	movs	r0, #2
 8003f50:	bd10      	pop	{r4, pc}
      return USBD_BUSY;
 8003f52:	4618      	mov	r0, r3
  }
}
 8003f54:	bd10      	pop	{r4, pc}

08003f56 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8003f56:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
{      
 8003f5a:	b510      	push	{r4, lr}
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 8003f5c:	b162      	cbz	r2, 8003f78 <USBD_CDC_ReceivePacket+0x22>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8003f5e:	7c04      	ldrb	r4, [r0, #16]
 8003f60:	b944      	cbnz	r4, 8003f74 <USBD_CDC_ReceivePacket+0x1e>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8003f62:	f44f 7300 	mov.w	r3, #512	; 0x200
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8003f66:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 8003f6a:	2101      	movs	r1, #1
 8003f6c:	f000 f99a 	bl	80042a4 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8003f70:	2000      	movs	r0, #0
 8003f72:	bd10      	pop	{r4, pc}
      USBD_LL_PrepareReceive(pdev,
 8003f74:	2340      	movs	r3, #64	; 0x40
 8003f76:	e7f6      	b.n	8003f66 <USBD_CDC_ReceivePacket+0x10>
  }
  else
  {
    return USBD_FAIL;
 8003f78:	2002      	movs	r0, #2
  }
}
 8003f7a:	bd10      	pop	{r4, pc}

08003f7c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8003f7c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS);
 8003f7e:	4c09      	ldr	r4, [pc, #36]	; (8003fa4 <MX_USB_DEVICE_Init+0x28>)
 8003f80:	4909      	ldr	r1, [pc, #36]	; (8003fa8 <MX_USB_DEVICE_Init+0x2c>)
 8003f82:	2200      	movs	r2, #0
 8003f84:	4620      	mov	r0, r4
 8003f86:	f000 f9a1 	bl	80042cc <USBD_Init>

  USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC);
 8003f8a:	4908      	ldr	r1, [pc, #32]	; (8003fac <MX_USB_DEVICE_Init+0x30>)
 8003f8c:	4620      	mov	r0, r4
 8003f8e:	f000 f9b2 	bl	80042f6 <USBD_RegisterClass>

  USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS);
 8003f92:	4620      	mov	r0, r4
 8003f94:	4906      	ldr	r1, [pc, #24]	; (8003fb0 <MX_USB_DEVICE_Init+0x34>)
 8003f96:	f7ff ffb2 	bl	8003efe <USBD_CDC_RegisterInterface>

  USBD_Start(&hUsbDeviceFS);
 8003f9a:	4620      	mov	r0, r4

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8003f9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_Start(&hUsbDeviceFS);
 8003fa0:	f000 b9b0 	b.w	8004304 <USBD_Start>
 8003fa4:	20011298 	.word	0x20011298
 8003fa8:	20000128 	.word	0x20000128
 8003fac:	20000008 	.word	0x20000008
 8003fb0:	20000118 	.word	0x20000118

08003fb4 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 8003fb4:	2000      	movs	r0, #0
 8003fb6:	4770      	bx	lr

08003fb8 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 8003fb8:	2000      	movs	r0, #0
 8003fba:	4770      	bx	lr

08003fbc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8003fbc:	b570      	push	{r4, r5, r6, lr}
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8003fbe:	4d08      	ldr	r5, [pc, #32]	; (8003fe0 <CDC_Receive_FS+0x24>)
{
 8003fc0:	4604      	mov	r4, r0
 8003fc2:	460e      	mov	r6, r1
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8003fc4:	4601      	mov	r1, r0
 8003fc6:	4628      	mov	r0, r5
 8003fc8:	f7ff ffa8 	bl	8003f1c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8003fcc:	4628      	mov	r0, r5
 8003fce:	f7ff ffc2 	bl	8003f56 <USBD_CDC_ReceivePacket>

  BSP_Usb_ReceiveCallback(Buf,Len);
 8003fd2:	4620      	mov	r0, r4
 8003fd4:	4631      	mov	r1, r6
 8003fd6:	f7fd fab5 	bl	8001544 <BSP_Usb_ReceiveCallback>

  return (USBD_OK);
  /* USER CODE END 6 */
}
 8003fda:	2000      	movs	r0, #0
 8003fdc:	bd70      	pop	{r4, r5, r6, pc}
 8003fde:	bf00      	nop
 8003fe0:	20011298 	.word	0x20011298

08003fe4 <CDC_Init_FS>:
{
 8003fe4:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8003fe6:	4c06      	ldr	r4, [pc, #24]	; (8004000 <CDC_Init_FS+0x1c>)
 8003fe8:	4906      	ldr	r1, [pc, #24]	; (8004004 <CDC_Init_FS+0x20>)
 8003fea:	2200      	movs	r2, #0
 8003fec:	4620      	mov	r0, r4
 8003fee:	f7ff ff8d 	bl	8003f0c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8003ff2:	4905      	ldr	r1, [pc, #20]	; (8004008 <CDC_Init_FS+0x24>)
 8003ff4:	4620      	mov	r0, r4
 8003ff6:	f7ff ff91 	bl	8003f1c <USBD_CDC_SetRxBuffer>
}
 8003ffa:	2000      	movs	r0, #0
 8003ffc:	bd10      	pop	{r4, pc}
 8003ffe:	bf00      	nop
 8004000:	20011298 	.word	0x20011298
 8004004:	2001153c 	.word	0x2001153c
 8004008:	200114bc 	.word	0x200114bc

0800400c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800400c:	b510      	push	{r4, lr}
  uint8_t result = USBD_OK;
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800400e:	4c09      	ldr	r4, [pc, #36]	; (8004034 <CDC_Transmit_FS+0x28>)
 8004010:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  if (hcdc->TxState != 0){
 8004014:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
{
 8004018:	460a      	mov	r2, r1
  if (hcdc->TxState != 0){
 800401a:	b943      	cbnz	r3, 800402e <CDC_Transmit_FS+0x22>
    return USBD_BUSY;
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800401c:	4601      	mov	r1, r0
 800401e:	4620      	mov	r0, r4
 8004020:	f7ff ff74 	bl	8003f0c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8004024:	4620      	mov	r0, r4
  /* USER CODE END 7 */
  return result;
}
 8004026:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800402a:	f7ff bf7d 	b.w	8003f28 <USBD_CDC_TransmitPacket>
}
 800402e:	2001      	movs	r0, #1
 8004030:	bd10      	pop	{r4, pc}
 8004032:	bf00      	nop
 8004034:	20011298 	.word	0x20011298

08004038 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8004038:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct;
  if(pcdHandle->Instance==USB_OTG_FS)
 800403a:	6803      	ldr	r3, [r0, #0]
 800403c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 8004040:	b086      	sub	sp, #24
  if(pcdHandle->Instance==USB_OTG_FS)
 8004042:	d125      	bne.n	8004090 <HAL_PCD_MspInit+0x58>
  
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8004044:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8004048:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800404a:	2302      	movs	r3, #2
 800404c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800404e:	2303      	movs	r3, #3
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004050:	2400      	movs	r4, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004052:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004054:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8004056:	230a      	movs	r3, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004058:	480e      	ldr	r0, [pc, #56]	; (8004094 <HAL_PCD_MspInit+0x5c>)
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800405a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800405c:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800405e:	f7fd ff89 	bl	8001f74 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8004062:	4b0d      	ldr	r3, [pc, #52]	; (8004098 <HAL_PCD_MspInit+0x60>)
 8004064:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004066:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800406a:	635a      	str	r2, [r3, #52]	; 0x34
 800406c:	9400      	str	r4, [sp, #0]
 800406e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004070:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004074:	645a      	str	r2, [r3, #68]	; 0x44
 8004076:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004078:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800407c:	9300      	str	r3, [sp, #0]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800407e:	2043      	movs	r0, #67	; 0x43
 8004080:	4622      	mov	r2, r4
 8004082:	2105      	movs	r1, #5
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8004084:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8004086:	f7fd fd87 	bl	8001b98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800408a:	2043      	movs	r0, #67	; 0x43
 800408c:	f7fd fdb8 	bl	8001c00 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8004090:	b006      	add	sp, #24
 8004092:	bd10      	pop	{r4, pc}
 8004094:	40020000 	.word	0x40020000
 8004098:	40023800 	.word	0x40023800

0800409c <HAL_PCD_SetupStageCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800409c:	f500 716f 	add.w	r1, r0, #956	; 0x3bc
 80040a0:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 80040a4:	f000 b945 	b.w	8004332 <USBD_LL_SetupStage>

080040a8 <HAL_PCD_DataOutStageCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80040a8:	231c      	movs	r3, #28
 80040aa:	fb03 0301 	mla	r3, r3, r1, r0
 80040ae:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 80040b2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80040b6:	f000 b969 	b.w	800438c <USBD_LL_DataOutStage>

080040ba <HAL_PCD_DataInStageCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80040ba:	231c      	movs	r3, #28
 80040bc:	fb03 0301 	mla	r3, r3, r1, r0
 80040c0:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 80040c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80040c6:	f000 b993 	b.w	80043f0 <USBD_LL_DataInStage>

080040ca <HAL_PCD_SOFCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80040ca:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 80040ce:	f000 ba0f 	b.w	80044f0 <USBD_LL_SOF>

080040d2 <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{ 
 80040d2:	b510      	push	{r4, lr}
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  /* Set USB current speed. */
  switch (hpcd->Init.speed)
 80040d4:	68c1      	ldr	r1, [r0, #12]
{ 
 80040d6:	4604      	mov	r4, r0
	
  default:
    speed = USBD_SPEED_FULL;
    break;    
  }
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80040d8:	3100      	adds	r1, #0
 80040da:	bf18      	it	ne
 80040dc:	2101      	movne	r1, #1
 80040de:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 80040e2:	f000 f9f3 	bl	80044cc <USBD_LL_SetSpeed>
  
  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80040e6:	f8d4 03ec 	ldr.w	r0, [r4, #1004]	; 0x3ec
}
 80040ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80040ee:	f000 b9ce 	b.w	800448e <USBD_LL_Reset>
	...

080040f4 <HAL_PCD_SuspendCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 80040f4:	b510      	push	{r4, lr}
 80040f6:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80040f8:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 80040fc:	f000 f9e9 	bl	80044d2 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8004100:	6822      	ldr	r2, [r4, #0]
 8004102:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 8004106:	f043 0301 	orr.w	r3, r3, #1
 800410a:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800410e:	6a23      	ldr	r3, [r4, #32]
 8004110:	b123      	cbz	r3, 800411c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8004112:	4a03      	ldr	r2, [pc, #12]	; (8004120 <HAL_PCD_SuspendCallback+0x2c>)
 8004114:	6913      	ldr	r3, [r2, #16]
 8004116:	f043 0306 	orr.w	r3, r3, #6
 800411a:	6113      	str	r3, [r2, #16]
 800411c:	bd10      	pop	{r4, pc}
 800411e:	bf00      	nop
 8004120:	e000ed00 	.word	0xe000ed00

08004124 <HAL_PCD_ResumeCallback>:
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8004124:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8004128:	f000 b9dc 	b.w	80044e4 <USBD_LL_Resume>

0800412c <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800412c:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8004130:	f000 b9ec 	b.w	800450c <USBD_LL_IsoOUTIncomplete>

08004134 <HAL_PCD_ISOINIncompleteCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8004134:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8004138:	f000 b9e6 	b.w	8004508 <USBD_LL_IsoINIncomplete>

0800413c <HAL_PCD_ConnectCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800413c:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8004140:	f000 b9e6 	b.w	8004510 <USBD_LL_DevConnected>

08004144 <HAL_PCD_DisconnectCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8004144:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8004148:	f000 b9e4 	b.w	8004514 <USBD_LL_DevDisconnected>

0800414c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800414c:	b508      	push	{r3, lr}
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800414e:	7802      	ldrb	r2, [r0, #0]
 8004150:	bb52      	cbnz	r2, 80041a8 <USBD_LL_Init+0x5c>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8004152:	4b16      	ldr	r3, [pc, #88]	; (80041ac <USBD_LL_Init+0x60>)
  pdev->pData = &hpcd_USB_OTG_FS;
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8004154:	2104      	movs	r1, #4
  hpcd_USB_OTG_FS.pData = pdev;
 8004156:	f8c3 03ec 	str.w	r0, [r3, #1004]	; 0x3ec
  pdev->pData = &hpcd_USB_OTG_FS;
 800415a:	f8c0 3220 	str.w	r3, [r0, #544]	; 0x220
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800415e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8004162:	e883 0003 	stmia.w	r3, {r0, r1}
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8004166:	2102      	movs	r1, #2
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8004168:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800416a:	60d9      	str	r1, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800416c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.ep0_mps = DEP0CTL_MPS_64;
 800416e:	615a      	str	r2, [r3, #20]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8004170:	6199      	str	r1, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8004172:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8004174:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8004176:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8004178:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800417a:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800417c:	f7fd ffeb 	bl	8002156 <HAL_PCD_Init>
 8004180:	b120      	cbz	r0, 800418c <USBD_LL_Init+0x40>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004182:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 8004186:	480a      	ldr	r0, [pc, #40]	; (80041b0 <USBD_LL_Init+0x64>)
 8004188:	f7fc faf4 	bl	8000774 <_Error_Handler>
  }

  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800418c:	2180      	movs	r1, #128	; 0x80
 800418e:	4807      	ldr	r0, [pc, #28]	; (80041ac <USBD_LL_Init+0x60>)
 8004190:	f7fe fc2f 	bl	80029f2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8004194:	2240      	movs	r2, #64	; 0x40
 8004196:	2100      	movs	r1, #0
 8004198:	4804      	ldr	r0, [pc, #16]	; (80041ac <USBD_LL_Init+0x60>)
 800419a:	f7fe fc09 	bl	80029b0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800419e:	2280      	movs	r2, #128	; 0x80
 80041a0:	2101      	movs	r1, #1
 80041a2:	4802      	ldr	r0, [pc, #8]	; (80041ac <USBD_LL_Init+0x60>)
 80041a4:	f7fe fc04 	bl	80029b0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
}
 80041a8:	2000      	movs	r0, #0
 80041aa:	bd08      	pop	{r3, pc}
 80041ac:	2001193c 	.word	0x2001193c
 80041b0:	080066d0 	.word	0x080066d0

080041b4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver. 
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80041b4:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
 
  hal_status = HAL_PCD_Start(pdev->pData);
 80041b6:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80041ba:	f7fe f838 	bl	800222e <HAL_PCD_Start>
 80041be:	2803      	cmp	r0, #3
 80041c0:	bf9a      	itte	ls
 80041c2:	4b02      	ldrls	r3, [pc, #8]	; (80041cc <USBD_LL_Start+0x18>)
 80041c4:	5c18      	ldrbls	r0, [r3, r0]
 80041c6:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 80041c8:	bd08      	pop	{r3, pc}
 80041ca:	bf00      	nop
 80041cc:	080066cc 	.word	0x080066cc

080041d0 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80041d0:	b510      	push	{r4, lr}
 80041d2:	461c      	mov	r4, r3
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80041d4:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80041d8:	4613      	mov	r3, r2
 80041da:	4622      	mov	r2, r4
 80041dc:	f7fe fafa 	bl	80027d4 <HAL_PCD_EP_Open>
 80041e0:	2803      	cmp	r0, #3
 80041e2:	bf9a      	itte	ls
 80041e4:	4b01      	ldrls	r3, [pc, #4]	; (80041ec <USBD_LL_OpenEP+0x1c>)
 80041e6:	5c18      	ldrbls	r0, [r3, r0]
 80041e8:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 80041ea:	bd10      	pop	{r4, pc}
 80041ec:	080066cc 	.word	0x080066cc

080041f0 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80041f0:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80041f2:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80041f6:	f7fe fb1b 	bl	8002830 <HAL_PCD_EP_Close>
 80041fa:	2803      	cmp	r0, #3
 80041fc:	bf9a      	itte	ls
 80041fe:	4b02      	ldrls	r3, [pc, #8]	; (8004208 <USBD_LL_CloseEP+0x18>)
 8004200:	5c18      	ldrbls	r0, [r3, r0]
 8004202:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8004204:	bd08      	pop	{r3, pc}
 8004206:	bf00      	nop
 8004208:	080066cc 	.word	0x080066cc

0800420c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800420c:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800420e:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8004212:	f7fe fb7c 	bl	800290e <HAL_PCD_EP_SetStall>
 8004216:	2803      	cmp	r0, #3
 8004218:	bf9a      	itte	ls
 800421a:	4b02      	ldrls	r3, [pc, #8]	; (8004224 <USBD_LL_StallEP+0x18>)
 800421c:	5c18      	ldrbls	r0, [r3, r0]
 800421e:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8004220:	bd08      	pop	{r3, pc}
 8004222:	bf00      	nop
 8004224:	080066cc 	.word	0x080066cc

08004228 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8004228:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 800422a:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800422e:	f7fe fb9a 	bl	8002966 <HAL_PCD_EP_ClrStall>
 8004232:	2803      	cmp	r0, #3
 8004234:	bf9a      	itte	ls
 8004236:	4b02      	ldrls	r3, [pc, #8]	; (8004240 <USBD_LL_ClearStallEP+0x18>)
 8004238:	5c18      	ldrbls	r0, [r3, r0]
 800423a:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 800423c:	bd08      	pop	{r3, pc}
 800423e:	bf00      	nop
 8004240:	080066cc 	.word	0x080066cc

08004244 <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
 8004244:	f011 0f80 	tst.w	r1, #128	; 0x80
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8004248:	f8d0 3220 	ldr.w	r3, [r0, #544]	; 0x220
 800424c:	f04f 021c 	mov.w	r2, #28
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8004250:	bf1b      	ittet	ne
 8004252:	f001 017f 	andne.w	r1, r1, #127	; 0x7f
 8004256:	fb02 3101 	mlane	r1, r2, r1, r3
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800425a:	fb02 3101 	mlaeq	r1, r2, r1, r3
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 800425e:	f891 003a 	ldrbne.w	r0, [r1, #58]	; 0x3a
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8004262:	bf08      	it	eq
 8004264:	f891 01fa 	ldrbeq.w	r0, [r1, #506]	; 0x1fa
  }
}
 8004268:	4770      	bx	lr
	...

0800426c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800426c:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800426e:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8004272:	f7fe fa9d 	bl	80027b0 <HAL_PCD_SetAddress>
 8004276:	2803      	cmp	r0, #3
 8004278:	bf9a      	itte	ls
 800427a:	4b02      	ldrls	r3, [pc, #8]	; (8004284 <USBD_LL_SetUSBAddress+0x18>)
 800427c:	5c18      	ldrbls	r0, [r3, r0]
 800427e:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8004280:	bd08      	pop	{r3, pc}
 8004282:	bf00      	nop
 8004284:	080066cc 	.word	0x080066cc

08004288 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8004288:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800428a:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800428e:	f7fe fb1e 	bl	80028ce <HAL_PCD_EP_Transmit>
 8004292:	2803      	cmp	r0, #3
 8004294:	bf9a      	itte	ls
 8004296:	4b02      	ldrls	r3, [pc, #8]	; (80042a0 <USBD_LL_Transmit+0x18>)
 8004298:	5c18      	ldrbls	r0, [r3, r0]
 800429a:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;    
}
 800429c:	bd08      	pop	{r3, pc}
 800429e:	bf00      	nop
 80042a0:	080066cc 	.word	0x080066cc

080042a4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80042a4:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80042a6:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80042aa:	f7fe fae4 	bl	8002876 <HAL_PCD_EP_Receive>
 80042ae:	2803      	cmp	r0, #3
 80042b0:	bf9a      	itte	ls
 80042b2:	4b02      	ldrls	r3, [pc, #8]	; (80042bc <USBD_LL_PrepareReceive+0x18>)
 80042b4:	5c18      	ldrbls	r0, [r3, r0]
 80042b6:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 80042b8:	bd08      	pop	{r3, pc}
 80042ba:	bf00      	nop
 80042bc:	080066cc 	.word	0x080066cc

080042c0 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80042c0:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80042c2:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80042c6:	f7fe fafa 	bl	80028be <HAL_PCD_EP_GetRxCount>
}
 80042ca:	bd08      	pop	{r3, pc}

080042cc <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80042cc:	b508      	push	{r3, lr}
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 80042ce:	b180      	cbz	r0, 80042f2 <USBD_Init+0x26>
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 80042d0:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80042d4:	b113      	cbz	r3, 80042dc <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 80042d6:	2300      	movs	r3, #0
 80042d8:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 80042dc:	b109      	cbz	r1, 80042e2 <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 80042de:	f8c0 1210 	str.w	r1, [r0, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 80042e2:	2301      	movs	r3, #1
 80042e4:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  pdev->id = id;
 80042e8:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80042ea:	f7ff ff2f 	bl	800414c <USBD_LL_Init>
  
  return USBD_OK; 
 80042ee:	2000      	movs	r0, #0
 80042f0:	bd08      	pop	{r3, pc}
    return USBD_FAIL; 
 80042f2:	2002      	movs	r0, #2
}
 80042f4:	bd08      	pop	{r3, pc}

080042f6 <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef   status = USBD_OK;
  if(pclass != 0)
 80042f6:	b119      	cbz	r1, 8004300 <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80042f8:	f8c0 1214 	str.w	r1, [r0, #532]	; 0x214
    status = USBD_OK;
 80042fc:	2000      	movs	r0, #0
 80042fe:	4770      	bx	lr
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 8004300:	2002      	movs	r0, #2
  }
  
  return status;
}
 8004302:	4770      	bx	lr

08004304 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 8004304:	b508      	push	{r3, lr}
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 8004306:	f7ff ff55 	bl	80041b4 <USBD_LL_Start>
  
  return USBD_OK;  
}
 800430a:	2000      	movs	r0, #0
 800430c:	bd08      	pop	{r3, pc}

0800430e <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800430e:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_FAIL;
  
  if(pdev->pClass != NULL)
 8004310:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004314:	b90b      	cbnz	r3, 800431a <USBD_SetClassConfig+0xc>
  USBD_StatusTypeDef   ret = USBD_FAIL;
 8004316:	2002      	movs	r0, #2
 8004318:	bd08      	pop	{r3, pc}
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4798      	blx	r3
 800431e:	2800      	cmp	r0, #0
 8004320:	d1f9      	bne.n	8004316 <USBD_SetClassConfig+0x8>
    {
      ret = USBD_OK;
    }
  }
  return ret; 
}
 8004322:	bd08      	pop	{r3, pc}

08004324 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8004324:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 8004326:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	4798      	blx	r3
  return USBD_OK;
}
 800432e:	2000      	movs	r0, #0
 8004330:	bd08      	pop	{r3, pc}

08004332 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8004332:	b538      	push	{r3, r4, r5, lr}
 8004334:	4604      	mov	r4, r0

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8004336:	f500 7502 	add.w	r5, r0, #520	; 0x208
 800433a:	4628      	mov	r0, r5
 800433c:	f000 fa75 	bl	800482a <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 8004340:	2301      	movs	r3, #1
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
 8004342:	f894 1208 	ldrb.w	r1, [r4, #520]	; 0x208
  pdev->ep0_state = USBD_EP0_SETUP;
 8004346:	f8c4 31f4 	str.w	r3, [r4, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 800434a:	f8b4 320e 	ldrh.w	r3, [r4, #526]	; 0x20e
 800434e:	f8c4 31f8 	str.w	r3, [r4, #504]	; 0x1f8
  switch (pdev->request.bmRequest & 0x1F) 
 8004352:	f001 031f 	and.w	r3, r1, #31
 8004356:	2b01      	cmp	r3, #1
 8004358:	d00e      	beq.n	8004378 <USBD_LL_SetupStage+0x46>
 800435a:	d307      	bcc.n	800436c <USBD_LL_SetupStage+0x3a>
 800435c:	2b02      	cmp	r3, #2
 800435e:	d010      	beq.n	8004382 <USBD_LL_SetupStage+0x50>
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
    break;
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 8004360:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8004364:	4620      	mov	r0, r4
 8004366:	f7ff ff51 	bl	800420c <USBD_LL_StallEP>
    break;
 800436a:	e003      	b.n	8004374 <USBD_LL_SetupStage+0x42>
    USBD_StdDevReq (pdev, &pdev->request);
 800436c:	4629      	mov	r1, r5
 800436e:	4620      	mov	r0, r4
 8004370:	f000 f8e6 	bl	8004540 <USBD_StdDevReq>
  }  
  return USBD_OK;  
}
 8004374:	2000      	movs	r0, #0
 8004376:	bd38      	pop	{r3, r4, r5, pc}
    USBD_StdItfReq(pdev, &pdev->request);
 8004378:	4629      	mov	r1, r5
 800437a:	4620      	mov	r0, r4
 800437c:	f000 f9da 	bl	8004734 <USBD_StdItfReq>
    break;
 8004380:	e7f8      	b.n	8004374 <USBD_LL_SetupStage+0x42>
    USBD_StdEPReq(pdev, &pdev->request);   
 8004382:	4629      	mov	r1, r5
 8004384:	4620      	mov	r0, r4
 8004386:	f000 f9ed 	bl	8004764 <USBD_StdEPReq>
    break;
 800438a:	e7f3      	b.n	8004374 <USBD_LL_SetupStage+0x42>

0800438c <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 800438c:	b538      	push	{r3, r4, r5, lr}
 800438e:	4604      	mov	r4, r0
 8004390:	4615      	mov	r5, r2
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 8004392:	bb11      	cbnz	r1, 80043da <USBD_LL_DataOutStage+0x4e>
  {
    pep = &pdev->ep_out[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8004394:	f8d0 31f4 	ldr.w	r3, [r0, #500]	; 0x1f4
 8004398:	2b03      	cmp	r3, #3
 800439a:	d10f      	bne.n	80043bc <USBD_LL_DataOutStage+0x30>
    {
      if(pep->rem_length > pep->maxpacket)
 800439c:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
 80043a0:	f8d0 2110 	ldr.w	r2, [r0, #272]	; 0x110
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d90b      	bls.n	80043c0 <USBD_LL_DataOutStage+0x34>
      {
        pep->rem_length -=  pep->maxpacket;
 80043a8:	1a9b      	subs	r3, r3, r2
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 80043aa:	429a      	cmp	r2, r3
 80043ac:	bf28      	it	cs
 80043ae:	461a      	movcs	r2, r3
        pep->rem_length -=  pep->maxpacket;
 80043b0:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
        USBD_CtlContinueRx (pdev, 
 80043b4:	b292      	uxth	r2, r2
 80043b6:	4629      	mov	r1, r5
 80043b8:	f000 fade 	bl	8004978 <USBD_CtlContinueRx>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum); 
  }  
  return USBD_OK;
}
 80043bc:	2000      	movs	r0, #0
 80043be:	bd38      	pop	{r3, r4, r5, pc}
        if((pdev->pClass->EP0_RxReady != NULL)&&
 80043c0:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80043c4:	691b      	ldr	r3, [r3, #16]
 80043c6:	b123      	cbz	r3, 80043d2 <USBD_LL_DataOutStage+0x46>
 80043c8:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 80043cc:	2a03      	cmp	r2, #3
 80043ce:	d100      	bne.n	80043d2 <USBD_LL_DataOutStage+0x46>
          pdev->pClass->EP0_RxReady(pdev); 
 80043d0:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 80043d2:	4620      	mov	r0, r4
 80043d4:	f000 fad8 	bl	8004988 <USBD_CtlSendStatus>
 80043d8:	e7f0      	b.n	80043bc <USBD_LL_DataOutStage+0x30>
  else if((pdev->pClass->DataOut != NULL)&&
 80043da:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80043de:	699b      	ldr	r3, [r3, #24]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d0eb      	beq.n	80043bc <USBD_LL_DataOutStage+0x30>
 80043e4:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 80043e8:	2a03      	cmp	r2, #3
 80043ea:	d1e7      	bne.n	80043bc <USBD_LL_DataOutStage+0x30>
    pdev->pClass->DataOut(pdev, epnum); 
 80043ec:	4798      	blx	r3
 80043ee:	e7e5      	b.n	80043bc <USBD_LL_DataOutStage+0x30>

080043f0 <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 80043f0:	b570      	push	{r4, r5, r6, lr}
 80043f2:	4613      	mov	r3, r2
 80043f4:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 80043f6:	460e      	mov	r6, r1
 80043f8:	2900      	cmp	r1, #0
 80043fa:	d13d      	bne.n	8004478 <USBD_LL_DataInStage+0x88>
  {
    pep = &pdev->ep_in[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 80043fc:	f8d0 21f4 	ldr.w	r2, [r0, #500]	; 0x1f4
 8004400:	2a02      	cmp	r2, #2
 8004402:	d10f      	bne.n	8004424 <USBD_LL_DataInStage+0x34>
    {
      if(pep->rem_length > pep->maxpacket)
 8004404:	69c5      	ldr	r5, [r0, #28]
 8004406:	6a02      	ldr	r2, [r0, #32]
 8004408:	4295      	cmp	r5, r2
 800440a:	d914      	bls.n	8004436 <USBD_LL_DataInStage+0x46>
      {
        pep->rem_length -=  pep->maxpacket;
 800440c:	1aaa      	subs	r2, r5, r2
 800440e:	61c2      	str	r2, [r0, #28]
        
        USBD_CtlContinueSendData (pdev, 
 8004410:	4619      	mov	r1, r3
 8004412:	b292      	uxth	r2, r2
 8004414:	f000 fa99 	bl	800494a <USBD_CtlContinueSendData>
                                  pdata, 
                                  pep->rem_length);
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8004418:	4633      	mov	r3, r6
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
          pdev->ep0_data_len = 0;
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 800441a:	461a      	mov	r2, r3
 800441c:	4619      	mov	r1, r3
 800441e:	4620      	mov	r0, r4
 8004420:	f7ff ff40 	bl	80042a4 <USBD_LL_PrepareReceive>
          }          
          USBD_CtlReceiveStatus(pdev);
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 8004424:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 8004428:	2b01      	cmp	r3, #1
 800442a:	d102      	bne.n	8004432 <USBD_LL_DataInStage+0x42>
    {
      USBD_RunTestMode(pdev); 
      pdev->dev_test_mode = 0;
 800442c:	2300      	movs	r3, #0
 800442e:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum); 
  }  
  return USBD_OK;
}
 8004432:	2000      	movs	r0, #0
 8004434:	bd70      	pop	{r4, r5, r6, pc}
        if((pep->total_length % pep->maxpacket == 0) &&
 8004436:	6983      	ldr	r3, [r0, #24]
 8004438:	fbb3 f5f2 	udiv	r5, r3, r2
 800443c:	fb02 3515 	mls	r5, r2, r5, r3
 8004440:	b965      	cbnz	r5, 800445c <USBD_LL_DataInStage+0x6c>
 8004442:	429a      	cmp	r2, r3
 8004444:	d80a      	bhi.n	800445c <USBD_LL_DataInStage+0x6c>
           (pep->total_length >= pep->maxpacket) &&
 8004446:	f8d0 21f8 	ldr.w	r2, [r0, #504]	; 0x1f8
 800444a:	4293      	cmp	r3, r2
 800444c:	d206      	bcs.n	800445c <USBD_LL_DataInStage+0x6c>
          USBD_CtlContinueSendData(pdev , NULL, 0);
 800444e:	462a      	mov	r2, r5
 8004450:	f000 fa7b 	bl	800494a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 8004454:	f8c4 51f8 	str.w	r5, [r4, #504]	; 0x1f8
        USBD_LL_PrepareReceive (pdev,
 8004458:	462b      	mov	r3, r5
 800445a:	e7de      	b.n	800441a <USBD_LL_DataInStage+0x2a>
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800445c:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8004460:	68db      	ldr	r3, [r3, #12]
 8004462:	b12b      	cbz	r3, 8004470 <USBD_LL_DataInStage+0x80>
 8004464:	f894 21fc 	ldrb.w	r2, [r4, #508]	; 0x1fc
 8004468:	2a03      	cmp	r2, #3
 800446a:	d101      	bne.n	8004470 <USBD_LL_DataInStage+0x80>
            pdev->pClass->EP0_TxSent(pdev); 
 800446c:	4620      	mov	r0, r4
 800446e:	4798      	blx	r3
          USBD_CtlReceiveStatus(pdev);
 8004470:	4620      	mov	r0, r4
 8004472:	f000 fa94 	bl	800499e <USBD_CtlReceiveStatus>
 8004476:	e7d5      	b.n	8004424 <USBD_LL_DataInStage+0x34>
  else if((pdev->pClass->DataIn != NULL)&& 
 8004478:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800447c:	695b      	ldr	r3, [r3, #20]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d0d7      	beq.n	8004432 <USBD_LL_DataInStage+0x42>
 8004482:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8004486:	2a03      	cmp	r2, #3
 8004488:	d1d3      	bne.n	8004432 <USBD_LL_DataInStage+0x42>
    pdev->pClass->DataIn(pdev, epnum); 
 800448a:	4798      	blx	r3
 800448c:	e7d1      	b.n	8004432 <USBD_LL_DataInStage+0x42>

0800448e <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 800448e:	b538      	push	{r3, r4, r5, lr}
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8004490:	2200      	movs	r2, #0
{
 8004492:	4604      	mov	r4, r0
  USBD_LL_OpenEP(pdev,
 8004494:	4611      	mov	r1, r2
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8004496:	2540      	movs	r5, #64	; 0x40
  USBD_LL_OpenEP(pdev,
 8004498:	2340      	movs	r3, #64	; 0x40
 800449a:	f7ff fe99 	bl	80041d0 <USBD_LL_OpenEP>
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 800449e:	462b      	mov	r3, r5
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80044a0:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
  USBD_LL_OpenEP(pdev,
 80044a4:	2200      	movs	r2, #0
 80044a6:	2180      	movs	r1, #128	; 0x80
 80044a8:	4620      	mov	r0, r4
 80044aa:	f7ff fe91 	bl	80041d0 <USBD_LL_OpenEP>
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80044ae:	2301      	movs	r3, #1
 80044b0:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 80044b4:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80044b8:	6225      	str	r5, [r4, #32]
  if (pdev->pClassData) 
 80044ba:	b12b      	cbz	r3, 80044c8 <USBD_LL_Reset+0x3a>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 80044bc:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 80044c0:	7921      	ldrb	r1, [r4, #4]
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	4620      	mov	r0, r4
 80044c6:	4798      	blx	r3
 
  
  return USBD_OK;
}
 80044c8:	2000      	movs	r0, #0
 80044ca:	bd38      	pop	{r3, r4, r5, pc}

080044cc <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 80044cc:	7401      	strb	r1, [r0, #16]
  return USBD_OK;
}
 80044ce:	2000      	movs	r0, #0
 80044d0:	4770      	bx	lr

080044d2 <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 80044d2:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 80044d6:	f880 31fd 	strb.w	r3, [r0, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80044da:	2304      	movs	r3, #4
 80044dc:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 80044e0:	2000      	movs	r0, #0
 80044e2:	4770      	bx	lr

080044e4 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_state = pdev->dev_old_state;  
 80044e4:	f890 31fd 	ldrb.w	r3, [r0, #509]	; 0x1fd
 80044e8:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 80044ec:	2000      	movs	r0, #0
 80044ee:	4770      	bx	lr

080044f0 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 80044f0:	b508      	push	{r3, lr}
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 80044f2:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 80044f6:	2a03      	cmp	r2, #3
 80044f8:	d104      	bne.n	8004504 <USBD_LL_SOF+0x14>
  {
    if(pdev->pClass->SOF != NULL)
 80044fa:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80044fe:	69db      	ldr	r3, [r3, #28]
 8004500:	b103      	cbz	r3, 8004504 <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 8004502:	4798      	blx	r3
    }
  }
  return USBD_OK;
}
 8004504:	2000      	movs	r0, #0
 8004506:	bd08      	pop	{r3, pc}

08004508 <USBD_LL_IsoINIncomplete>:
 8004508:	2000      	movs	r0, #0
 800450a:	4770      	bx	lr

0800450c <USBD_LL_IsoOUTIncomplete>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
  return USBD_OK;
}
 800450c:	2000      	movs	r0, #0
 800450e:	4770      	bx	lr

08004510 <USBD_LL_DevConnected>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef  *pdev)
{
  return USBD_OK;
}
 8004510:	2000      	movs	r0, #0
 8004512:	4770      	bx	lr

08004514 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 8004514:	b508      	push	{r3, lr}
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8004516:	2201      	movs	r2, #1
 8004518:	f880 21fc 	strb.w	r2, [r0, #508]	; 0x1fc
  pdev->pClass->DeInit(pdev, pdev->dev_config);  
 800451c:	f8d0 2214 	ldr.w	r2, [r0, #532]	; 0x214
 8004520:	7901      	ldrb	r1, [r0, #4]
 8004522:	6852      	ldr	r2, [r2, #4]
 8004524:	4790      	blx	r2
   
  return USBD_OK;
}
 8004526:	2000      	movs	r0, #0
 8004528:	bd08      	pop	{r3, pc}

0800452a <USBD_CtlError.constprop.0>:
* @param  pdev: device instance
* @param  req: usb request
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
 800452a:	b510      	push	{r4, lr}
                            USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev , 0x80);
 800452c:	2180      	movs	r1, #128	; 0x80
void USBD_CtlError( USBD_HandleTypeDef *pdev ,
 800452e:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev , 0x80);
 8004530:	f7ff fe6c 	bl	800420c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8004534:	4620      	mov	r0, r4
 8004536:	2100      	movs	r1, #0
}
 8004538:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev , 0);
 800453c:	f7ff be66 	b.w	800420c <USBD_LL_StallEP>

08004540 <USBD_StdDevReq>:
{
 8004540:	b537      	push	{r0, r1, r2, r4, r5, lr}
  switch (req->bRequest) 
 8004542:	784b      	ldrb	r3, [r1, #1]
{
 8004544:	4604      	mov	r4, r0
 8004546:	460d      	mov	r5, r1
  switch (req->bRequest) 
 8004548:	2b09      	cmp	r3, #9
 800454a:	d879      	bhi.n	8004640 <USBD_StdDevReq+0x100>
 800454c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004550:	00e500c9 	.word	0x00e500c9
 8004554:	00d90078 	.word	0x00d90078
 8004558:	006d0078 	.word	0x006d0078
 800455c:	0078000a 	.word	0x0078000a
 8004560:	008d00b9 	.word	0x008d00b9
  switch (req->wValue >> 8)
 8004564:	884b      	ldrh	r3, [r1, #2]
 8004566:	0a1a      	lsrs	r2, r3, #8
 8004568:	3a01      	subs	r2, #1
 800456a:	2a06      	cmp	r2, #6
 800456c:	d868      	bhi.n	8004640 <USBD_StdDevReq+0x100>
 800456e:	e8df f002 	tbb	[pc, r2]
 8004572:	1c04      	.short	0x1c04
 8004574:	49676729 	.word	0x49676729
 8004578:	52          	.byte	0x52
 8004579:	00          	.byte	0x00
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800457a:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 800457e:	681b      	ldr	r3, [r3, #0]
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8004580:	7c20      	ldrb	r0, [r4, #16]
 8004582:	f10d 0106 	add.w	r1, sp, #6
 8004586:	4798      	blx	r3
  if((len != 0)&& (req->wLength != 0))
 8004588:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800458c:	2a00      	cmp	r2, #0
 800458e:	d067      	beq.n	8004660 <USBD_StdDevReq+0x120>
 8004590:	88eb      	ldrh	r3, [r5, #6]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d064      	beq.n	8004660 <USBD_StdDevReq+0x120>
    len = MIN(len , req->wLength);
 8004596:	429a      	cmp	r2, r3
 8004598:	bf28      	it	cs
 800459a:	461a      	movcs	r2, r3
 800459c:	f8ad 2006 	strh.w	r2, [sp, #6]
    USBD_CtlSendData (pdev, 
 80045a0:	4601      	mov	r1, r0
    USBD_CtlSendData (pdev, 
 80045a2:	4620      	mov	r0, r4
 80045a4:	f000 f9c4 	bl	8004930 <USBD_CtlSendData>
 80045a8:	e05a      	b.n	8004660 <USBD_StdDevReq+0x120>
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 80045aa:	7c02      	ldrb	r2, [r0, #16]
 80045ac:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80045b0:	b932      	cbnz	r2, 80045c0 <USBD_StdDevReq+0x80>
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 80045b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 80045b4:	f10d 0006 	add.w	r0, sp, #6
 80045b8:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80045ba:	2302      	movs	r3, #2
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80045bc:	7043      	strb	r3, [r0, #1]
 80045be:	e7e3      	b.n	8004588 <USBD_StdDevReq+0x48>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 80045c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045c2:	e7f7      	b.n	80045b4 <USBD_StdDevReq+0x74>
    switch ((uint8_t)(req->wValue))
 80045c4:	b2db      	uxtb	r3, r3
 80045c6:	2b05      	cmp	r3, #5
 80045c8:	d83a      	bhi.n	8004640 <USBD_StdDevReq+0x100>
 80045ca:	e8df f003 	tbb	[pc, r3]
 80045ce:	0703      	.short	0x0703
 80045d0:	17130f0b 	.word	0x17130f0b
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 80045d4:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	e7d1      	b.n	8004580 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80045dc:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 80045e0:	689b      	ldr	r3, [r3, #8]
 80045e2:	e7cd      	b.n	8004580 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80045e4:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 80045e8:	68db      	ldr	r3, [r3, #12]
 80045ea:	e7c9      	b.n	8004580 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80045ec:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 80045f0:	691b      	ldr	r3, [r3, #16]
 80045f2:	e7c5      	b.n	8004580 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80045f4:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 80045f8:	695b      	ldr	r3, [r3, #20]
 80045fa:	e7c1      	b.n	8004580 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80045fc:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8004600:	699b      	ldr	r3, [r3, #24]
 8004602:	e7bd      	b.n	8004580 <USBD_StdDevReq+0x40>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8004604:	7c03      	ldrb	r3, [r0, #16]
 8004606:	b9db      	cbnz	r3, 8004640 <USBD_StdDevReq+0x100>
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8004608:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800460c:	f10d 0006 	add.w	r0, sp, #6
 8004610:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004612:	4798      	blx	r3
 8004614:	e7b8      	b.n	8004588 <USBD_StdDevReq+0x48>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8004616:	7c03      	ldrb	r3, [r0, #16]
 8004618:	b993      	cbnz	r3, 8004640 <USBD_StdDevReq+0x100>
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800461a:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800461e:	f10d 0006 	add.w	r0, sp, #6
 8004622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004624:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8004626:	2307      	movs	r3, #7
 8004628:	e7c8      	b.n	80045bc <USBD_StdDevReq+0x7c>
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 800462a:	888b      	ldrh	r3, [r1, #4]
 800462c:	b943      	cbnz	r3, 8004640 <USBD_StdDevReq+0x100>
 800462e:	88cb      	ldrh	r3, [r1, #6]
 8004630:	b933      	cbnz	r3, 8004640 <USBD_StdDevReq+0x100>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8004632:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8004636:	788d      	ldrb	r5, [r1, #2]
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8004638:	2b03      	cmp	r3, #3
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 800463a:	f005 057f 	and.w	r5, r5, #127	; 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 800463e:	d103      	bne.n	8004648 <USBD_StdDevReq+0x108>
    USBD_CtlError(pdev , req);
 8004640:	4620      	mov	r0, r4
 8004642:	f7ff ff72 	bl	800452a <USBD_CtlError.constprop.0>
    break;
 8004646:	e00b      	b.n	8004660 <USBD_StdDevReq+0x120>
      pdev->dev_address = dev_addr;
 8004648:	f880 51fe 	strb.w	r5, [r0, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 800464c:	4629      	mov	r1, r5
 800464e:	f7ff fe0d 	bl	800426c <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 8004652:	4620      	mov	r0, r4
 8004654:	f000 f998 	bl	8004988 <USBD_CtlSendStatus>
      if (dev_addr != 0) 
 8004658:	b12d      	cbz	r5, 8004666 <USBD_StdDevReq+0x126>
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 800465a:	2302      	movs	r3, #2
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 800465c:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
}
 8004660:	2000      	movs	r0, #0
 8004662:	b003      	add	sp, #12
 8004664:	bd30      	pop	{r4, r5, pc}
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8004666:	2301      	movs	r3, #1
 8004668:	e7f8      	b.n	800465c <USBD_StdDevReq+0x11c>
  cfgidx = (uint8_t)(req->wValue);                 
 800466a:	7889      	ldrb	r1, [r1, #2]
 800466c:	4d30      	ldr	r5, [pc, #192]	; (8004730 <USBD_StdDevReq+0x1f0>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 800466e:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);                 
 8004670:	7029      	strb	r1, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8004672:	d8e5      	bhi.n	8004640 <USBD_StdDevReq+0x100>
    switch (pdev->dev_state) 
 8004674:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8004678:	2b02      	cmp	r3, #2
 800467a:	d00c      	beq.n	8004696 <USBD_StdDevReq+0x156>
 800467c:	2b03      	cmp	r3, #3
 800467e:	d1df      	bne.n	8004640 <USBD_StdDevReq+0x100>
      if (cfgidx == 0) 
 8004680:	b9b1      	cbnz	r1, 80046b0 <USBD_StdDevReq+0x170>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8004682:	2302      	movs	r3, #2
 8004684:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 8004688:	6041      	str	r1, [r0, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 800468a:	f7ff fe4b 	bl	8004324 <USBD_ClrClassConfig>
      USBD_CtlSendStatus(pdev);
 800468e:	4620      	mov	r0, r4
 8004690:	f000 f97a 	bl	8004988 <USBD_CtlSendStatus>
 8004694:	e7e4      	b.n	8004660 <USBD_StdDevReq+0x120>
      if (cfgidx) 
 8004696:	2900      	cmp	r1, #0
 8004698:	d0f9      	beq.n	800468e <USBD_StdDevReq+0x14e>
        pdev->dev_config = cfgidx;
 800469a:	2101      	movs	r1, #1
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800469c:	2303      	movs	r3, #3
        pdev->dev_config = cfgidx;
 800469e:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 80046a0:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 80046a4:	4620      	mov	r0, r4
 80046a6:	f7ff fe32 	bl	800430e <USBD_SetClassConfig>
 80046aa:	2802      	cmp	r0, #2
 80046ac:	d1ef      	bne.n	800468e <USBD_StdDevReq+0x14e>
 80046ae:	e7c7      	b.n	8004640 <USBD_StdDevReq+0x100>
      else  if (cfgidx != pdev->dev_config) 
 80046b0:	6841      	ldr	r1, [r0, #4]
 80046b2:	2901      	cmp	r1, #1
 80046b4:	d0eb      	beq.n	800468e <USBD_StdDevReq+0x14e>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 80046b6:	b2c9      	uxtb	r1, r1
 80046b8:	f7ff fe34 	bl	8004324 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80046bc:	7829      	ldrb	r1, [r5, #0]
 80046be:	6061      	str	r1, [r4, #4]
 80046c0:	e7f0      	b.n	80046a4 <USBD_StdDevReq+0x164>
  if (req->wLength != 1) 
 80046c2:	88ca      	ldrh	r2, [r1, #6]
 80046c4:	2a01      	cmp	r2, #1
 80046c6:	d1bb      	bne.n	8004640 <USBD_StdDevReq+0x100>
    switch (pdev->dev_state )  
 80046c8:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 80046cc:	2b02      	cmp	r3, #2
 80046ce:	d003      	beq.n	80046d8 <USBD_StdDevReq+0x198>
 80046d0:	2b03      	cmp	r3, #3
 80046d2:	d1b5      	bne.n	8004640 <USBD_StdDevReq+0x100>
      USBD_CtlSendData (pdev, 
 80046d4:	1d01      	adds	r1, r0, #4
 80046d6:	e764      	b.n	80045a2 <USBD_StdDevReq+0x62>
      pdev->dev_default_config = 0;
 80046d8:	4601      	mov	r1, r0
 80046da:	2300      	movs	r3, #0
 80046dc:	f841 3f08 	str.w	r3, [r1, #8]!
 80046e0:	e75f      	b.n	80045a2 <USBD_StdDevReq+0x62>
  switch (pdev->dev_state) 
 80046e2:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 80046e6:	3b02      	subs	r3, #2
 80046e8:	2b01      	cmp	r3, #1
 80046ea:	d8a9      	bhi.n	8004640 <USBD_StdDevReq+0x100>
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 80046ec:	2301      	movs	r3, #1
 80046ee:	60c3      	str	r3, [r0, #12]
    if (pdev->dev_remote_wakeup) 
 80046f0:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
 80046f4:	b10b      	cbz	r3, 80046fa <USBD_StdDevReq+0x1ba>
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 80046f6:	2303      	movs	r3, #3
 80046f8:	60c3      	str	r3, [r0, #12]
    USBD_CtlSendData (pdev, 
 80046fa:	2202      	movs	r2, #2
 80046fc:	f104 010c 	add.w	r1, r4, #12
 8004700:	e74f      	b.n	80045a2 <USBD_StdDevReq+0x62>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8004702:	884b      	ldrh	r3, [r1, #2]
 8004704:	2b01      	cmp	r3, #1
 8004706:	d1ab      	bne.n	8004660 <USBD_StdDevReq+0x120>
      pdev->dev_remote_wakeup = 0; 
 8004708:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 800470c:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8004710:	4629      	mov	r1, r5
 8004712:	689b      	ldr	r3, [r3, #8]
 8004714:	4620      	mov	r0, r4
 8004716:	4798      	blx	r3
 8004718:	e7b9      	b.n	800468e <USBD_StdDevReq+0x14e>
  switch (pdev->dev_state)
 800471a:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 800471e:	3b02      	subs	r3, #2
 8004720:	2b01      	cmp	r3, #1
 8004722:	d88d      	bhi.n	8004640 <USBD_StdDevReq+0x100>
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 8004724:	884b      	ldrh	r3, [r1, #2]
 8004726:	2b01      	cmp	r3, #1
 8004728:	d19a      	bne.n	8004660 <USBD_StdDevReq+0x120>
      pdev->dev_remote_wakeup = 0; 
 800472a:	2300      	movs	r3, #0
 800472c:	e7ec      	b.n	8004708 <USBD_StdDevReq+0x1c8>
 800472e:	bf00      	nop
 8004730:	20000f0d 	.word	0x20000f0d

08004734 <USBD_StdItfReq>:
{
 8004734:	b538      	push	{r3, r4, r5, lr}
  switch (pdev->dev_state) 
 8004736:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 800473a:	2b03      	cmp	r3, #3
{
 800473c:	4604      	mov	r4, r0
 800473e:	460d      	mov	r5, r1
  switch (pdev->dev_state) 
 8004740:	d10d      	bne.n	800475e <USBD_StdItfReq+0x2a>
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 8004742:	790b      	ldrb	r3, [r1, #4]
 8004744:	2b01      	cmp	r3, #1
 8004746:	d80a      	bhi.n	800475e <USBD_StdItfReq+0x2a>
      pdev->pClass->Setup (pdev, req); 
 8004748:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800474c:	689b      	ldr	r3, [r3, #8]
 800474e:	4798      	blx	r3
      if((req->wLength == 0)&& (ret == USBD_OK))
 8004750:	88eb      	ldrh	r3, [r5, #6]
 8004752:	b913      	cbnz	r3, 800475a <USBD_StdItfReq+0x26>
         USBD_CtlSendStatus(pdev);
 8004754:	4620      	mov	r0, r4
 8004756:	f000 f917 	bl	8004988 <USBD_CtlSendStatus>
}
 800475a:	2000      	movs	r0, #0
 800475c:	bd38      	pop	{r3, r4, r5, pc}
     USBD_CtlError(pdev , req);
 800475e:	f7ff fee4 	bl	800452a <USBD_CtlError.constprop.0>
    break;
 8004762:	e7fa      	b.n	800475a <USBD_StdItfReq+0x26>

08004764 <USBD_StdEPReq>:
{
 8004764:	b570      	push	{r4, r5, r6, lr}
  if ((req->bmRequest & 0x60) == 0x20)
 8004766:	780a      	ldrb	r2, [r1, #0]
  ep_addr  = LOBYTE(req->wIndex);   
 8004768:	888e      	ldrh	r6, [r1, #4]
  if ((req->bmRequest & 0x60) == 0x20)
 800476a:	f002 0260 	and.w	r2, r2, #96	; 0x60
 800476e:	2a20      	cmp	r2, #32
{
 8004770:	4604      	mov	r4, r0
 8004772:	460d      	mov	r5, r1
  ep_addr  = LOBYTE(req->wIndex);   
 8004774:	b2f3      	uxtb	r3, r6
  if ((req->bmRequest & 0x60) == 0x20)
 8004776:	d105      	bne.n	8004784 <USBD_StdEPReq+0x20>
    pdev->pClass->Setup (pdev, req);
 8004778:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800477c:	689b      	ldr	r3, [r3, #8]
 800477e:	4798      	blx	r3
}
 8004780:	2000      	movs	r0, #0
 8004782:	bd70      	pop	{r4, r5, r6, pc}
  switch (req->bRequest) 
 8004784:	784a      	ldrb	r2, [r1, #1]
 8004786:	2a01      	cmp	r2, #1
 8004788:	d01c      	beq.n	80047c4 <USBD_StdEPReq+0x60>
 800478a:	d32a      	bcc.n	80047e2 <USBD_StdEPReq+0x7e>
 800478c:	2a03      	cmp	r2, #3
 800478e:	d1f7      	bne.n	8004780 <USBD_StdEPReq+0x1c>
    switch (pdev->dev_state) 
 8004790:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8004794:	2a02      	cmp	r2, #2
 8004796:	d040      	beq.n	800481a <USBD_StdEPReq+0xb6>
 8004798:	2a03      	cmp	r2, #3
 800479a:	d002      	beq.n	80047a2 <USBD_StdEPReq+0x3e>
      USBD_CtlError(pdev , req);
 800479c:	f7ff fec5 	bl	800452a <USBD_CtlError.constprop.0>
      break;
 80047a0:	e7ee      	b.n	8004780 <USBD_StdEPReq+0x1c>
      if (req->wValue == USB_FEATURE_EP_HALT)
 80047a2:	884a      	ldrh	r2, [r1, #2]
 80047a4:	b922      	cbnz	r2, 80047b0 <USBD_StdEPReq+0x4c>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 80047a6:	065e      	lsls	r6, r3, #25
 80047a8:	d002      	beq.n	80047b0 <USBD_StdEPReq+0x4c>
          USBD_LL_StallEP(pdev , ep_addr);
 80047aa:	4619      	mov	r1, r3
 80047ac:	f7ff fd2e 	bl	800420c <USBD_LL_StallEP>
          pdev->pClass->Setup (pdev, req);
 80047b0:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 80047b4:	4629      	mov	r1, r5
 80047b6:	689b      	ldr	r3, [r3, #8]
 80047b8:	4620      	mov	r0, r4
 80047ba:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 80047bc:	4620      	mov	r0, r4
 80047be:	f000 f8e3 	bl	8004988 <USBD_CtlSendStatus>
 80047c2:	e7dd      	b.n	8004780 <USBD_StdEPReq+0x1c>
    switch (pdev->dev_state) 
 80047c4:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 80047c8:	2a02      	cmp	r2, #2
 80047ca:	d026      	beq.n	800481a <USBD_StdEPReq+0xb6>
 80047cc:	2a03      	cmp	r2, #3
 80047ce:	d1e5      	bne.n	800479c <USBD_StdEPReq+0x38>
      if (req->wValue == USB_FEATURE_EP_HALT)
 80047d0:	884a      	ldrh	r2, [r1, #2]
 80047d2:	2a00      	cmp	r2, #0
 80047d4:	d1d4      	bne.n	8004780 <USBD_StdEPReq+0x1c>
        if ((ep_addr & 0x7F) != 0x00) 
 80047d6:	0659      	lsls	r1, r3, #25
 80047d8:	d0f0      	beq.n	80047bc <USBD_StdEPReq+0x58>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 80047da:	4619      	mov	r1, r3
 80047dc:	f7ff fd24 	bl	8004228 <USBD_LL_ClearStallEP>
 80047e0:	e7e6      	b.n	80047b0 <USBD_StdEPReq+0x4c>
    switch (pdev->dev_state) 
 80047e2:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 80047e6:	2a02      	cmp	r2, #2
 80047e8:	d017      	beq.n	800481a <USBD_StdEPReq+0xb6>
 80047ea:	2a03      	cmp	r2, #3
 80047ec:	d1d6      	bne.n	800479c <USBD_StdEPReq+0x38>
 80047ee:	f003 057f 	and.w	r5, r3, #127	; 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 80047f2:	f016 0f80 	tst.w	r6, #128	; 0x80
 80047f6:	eb00 1505 	add.w	r5, r0, r5, lsl #4
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 80047fa:	4619      	mov	r1, r3
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 80047fc:	bf14      	ite	ne
 80047fe:	3514      	addne	r5, #20
 8004800:	f505 7582 	addeq.w	r5, r5, #260	; 0x104
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8004804:	f7ff fd1e 	bl	8004244 <USBD_LL_IsStallEP>
 8004808:	b168      	cbz	r0, 8004826 <USBD_StdEPReq+0xc2>
        pep->status = 0x0001;     
 800480a:	2301      	movs	r3, #1
 800480c:	602b      	str	r3, [r5, #0]
      USBD_CtlSendData (pdev,
 800480e:	2202      	movs	r2, #2
 8004810:	4629      	mov	r1, r5
 8004812:	4620      	mov	r0, r4
 8004814:	f000 f88c 	bl	8004930 <USBD_CtlSendData>
      break;
 8004818:	e7b2      	b.n	8004780 <USBD_StdEPReq+0x1c>
      if ((ep_addr & 0x7F) != 0x00) 
 800481a:	065a      	lsls	r2, r3, #25
 800481c:	d0b0      	beq.n	8004780 <USBD_StdEPReq+0x1c>
        USBD_LL_StallEP(pdev , ep_addr);
 800481e:	4619      	mov	r1, r3
 8004820:	f7ff fcf4 	bl	800420c <USBD_LL_StallEP>
 8004824:	e7ac      	b.n	8004780 <USBD_StdEPReq+0x1c>
        pep->status = 0x0000;  
 8004826:	6028      	str	r0, [r5, #0]
 8004828:	e7f1      	b.n	800480e <USBD_StdEPReq+0xaa>

0800482a <USBD_ParseSetupRequest>:
  req->bmRequest     = *(uint8_t *)  (pdata);
 800482a:	780b      	ldrb	r3, [r1, #0]
 800482c:	7003      	strb	r3, [r0, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 800482e:	784b      	ldrb	r3, [r1, #1]
 8004830:	7043      	strb	r3, [r0, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8004832:	78ca      	ldrb	r2, [r1, #3]
 8004834:	788b      	ldrb	r3, [r1, #2]
 8004836:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800483a:	8043      	strh	r3, [r0, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 800483c:	794a      	ldrb	r2, [r1, #5]
 800483e:	790b      	ldrb	r3, [r1, #4]
 8004840:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8004844:	8083      	strh	r3, [r0, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8004846:	79ca      	ldrb	r2, [r1, #7]
 8004848:	798b      	ldrb	r3, [r1, #6]
 800484a:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800484e:	80c3      	strh	r3, [r0, #6]
 8004850:	4770      	bx	lr

08004852 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8004852:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;
  
  if (desc != NULL) 
 8004854:	b188      	cbz	r0, 800487a <USBD_GetString+0x28>
 8004856:	4605      	mov	r5, r0
 8004858:	1a2b      	subs	r3, r5, r0
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != '\0') 
 800485a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800485e:	b2db      	uxtb	r3, r3
 8004860:	2c00      	cmp	r4, #0
 8004862:	d1f9      	bne.n	8004858 <USBD_GetString+0x6>
    *len =  USBD_GetLen(desc) * 2 + 2;    
 8004864:	005b      	lsls	r3, r3, #1
 8004866:	3302      	adds	r3, #2
 8004868:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *len;
 800486a:	700b      	strb	r3, [r1, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 800486c:	2303      	movs	r3, #3
 800486e:	704b      	strb	r3, [r1, #1]
 8004870:	3801      	subs	r0, #1
 8004872:	2302      	movs	r3, #2
    while (*desc != '\0') 
 8004874:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8004878:	b905      	cbnz	r5, 800487c <USBD_GetString+0x2a>
 800487a:	bd30      	pop	{r4, r5, pc}
      unicode[idx++] = *desc++;
 800487c:	1c5a      	adds	r2, r3, #1
 800487e:	b2d2      	uxtb	r2, r2
 8004880:	54cd      	strb	r5, [r1, r3]
      unicode[idx++] =  0x00;
 8004882:	3302      	adds	r3, #2
 8004884:	b2db      	uxtb	r3, r3
 8004886:	548c      	strb	r4, [r1, r2]
 8004888:	e7f4      	b.n	8004874 <USBD_GetString+0x22>
	...

0800488c <USBD_FS_DeviceDescriptor>:
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_FS_DeviceDesc);
 800488c:	2312      	movs	r3, #18
 800488e:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 8004890:	4800      	ldr	r0, [pc, #0]	; (8004894 <USBD_FS_DeviceDescriptor+0x8>)
 8004892:	4770      	bx	lr
 8004894:	20000144 	.word	0x20000144

08004898 <USBD_FS_LangIDStrDescriptor>:
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_LangIDDesc);
 8004898:	2304      	movs	r3, #4
 800489a:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 800489c:	4800      	ldr	r0, [pc, #0]	; (80048a0 <USBD_FS_LangIDStrDescriptor+0x8>)
 800489e:	4770      	bx	lr
 80048a0:	20000158 	.word	0x20000158

080048a4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80048a4:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80048a6:	4c04      	ldr	r4, [pc, #16]	; (80048b8 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 80048a8:	4804      	ldr	r0, [pc, #16]	; (80048bc <USBD_FS_ManufacturerStrDescriptor+0x18>)
 80048aa:	460a      	mov	r2, r1
 80048ac:	4621      	mov	r1, r4
 80048ae:	f7ff ffd0 	bl	8004852 <USBD_GetString>
  return USBD_StrDesc;
}
 80048b2:	4620      	mov	r0, r4
 80048b4:	bd10      	pop	{r4, pc}
 80048b6:	bf00      	nop
 80048b8:	20011d2c 	.word	0x20011d2c
 80048bc:	08006729 	.word	0x08006729

080048c0 <USBD_FS_ProductStrDescriptor>:
{
 80048c0:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80048c2:	4c04      	ldr	r4, [pc, #16]	; (80048d4 <USBD_FS_ProductStrDescriptor+0x14>)
 80048c4:	4804      	ldr	r0, [pc, #16]	; (80048d8 <USBD_FS_ProductStrDescriptor+0x18>)
 80048c6:	460a      	mov	r2, r1
 80048c8:	4621      	mov	r1, r4
 80048ca:	f7ff ffc2 	bl	8004852 <USBD_GetString>
}
 80048ce:	4620      	mov	r0, r4
 80048d0:	bd10      	pop	{r4, pc}
 80048d2:	bf00      	nop
 80048d4:	20011d2c 	.word	0x20011d2c
 80048d8:	0800673c 	.word	0x0800673c

080048dc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80048dc:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
 80048de:	4c04      	ldr	r4, [pc, #16]	; (80048f0 <USBD_FS_SerialStrDescriptor+0x14>)
 80048e0:	4804      	ldr	r0, [pc, #16]	; (80048f4 <USBD_FS_SerialStrDescriptor+0x18>)
 80048e2:	460a      	mov	r2, r1
 80048e4:	4621      	mov	r1, r4
 80048e6:	f7ff ffb4 	bl	8004852 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 80048ea:	4620      	mov	r0, r4
 80048ec:	bd10      	pop	{r4, pc}
 80048ee:	bf00      	nop
 80048f0:	20011d2c 	.word	0x20011d2c
 80048f4:	08006752 	.word	0x08006752

080048f8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80048f8:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80048fa:	4c04      	ldr	r4, [pc, #16]	; (800490c <USBD_FS_ConfigStrDescriptor+0x14>)
 80048fc:	4804      	ldr	r0, [pc, #16]	; (8004910 <USBD_FS_ConfigStrDescriptor+0x18>)
 80048fe:	460a      	mov	r2, r1
 8004900:	4621      	mov	r1, r4
 8004902:	f7ff ffa6 	bl	8004852 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 8004906:	4620      	mov	r0, r4
 8004908:	bd10      	pop	{r4, pc}
 800490a:	bf00      	nop
 800490c:	20011d2c 	.word	0x20011d2c
 8004910:	08006710 	.word	0x08006710

08004914 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004914:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8004916:	4c04      	ldr	r4, [pc, #16]	; (8004928 <USBD_FS_InterfaceStrDescriptor+0x14>)
 8004918:	4804      	ldr	r0, [pc, #16]	; (800492c <USBD_FS_InterfaceStrDescriptor+0x18>)
 800491a:	460a      	mov	r2, r1
 800491c:	4621      	mov	r1, r4
 800491e:	f7ff ff98 	bl	8004852 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 8004922:	4620      	mov	r0, r4
 8004924:	bd10      	pop	{r4, pc}
 8004926:	bf00      	nop
 8004928:	20011d2c 	.word	0x20011d2c
 800492c:	0800671b 	.word	0x0800671b

08004930 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8004930:	b510      	push	{r4, lr}
 8004932:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8004934:	2202      	movs	r2, #2
 8004936:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 800493a:	6183      	str	r3, [r0, #24]
  pdev->ep_in[0].rem_length   = len;
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 800493c:	460a      	mov	r2, r1
  pdev->ep_in[0].rem_length   = len;
 800493e:	61c3      	str	r3, [r0, #28]
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8004940:	2100      	movs	r1, #0
 8004942:	f7ff fca1 	bl	8004288 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8004946:	2000      	movs	r0, #0
 8004948:	bd10      	pop	{r4, pc}

0800494a <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 800494a:	b508      	push	{r3, lr}
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 800494c:	4613      	mov	r3, r2
 800494e:	460a      	mov	r2, r1
 8004950:	2100      	movs	r1, #0
 8004952:	f7ff fc99 	bl	8004288 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8004956:	2000      	movs	r0, #0
 8004958:	bd08      	pop	{r3, pc}

0800495a <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 800495a:	b510      	push	{r4, lr}
 800495c:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 800495e:	2203      	movs	r2, #3
 8004960:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_out[0].total_length = len;
 8004964:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  pdev->ep_out[0].rem_length   = len;
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 8004968:	460a      	mov	r2, r1
  pdev->ep_out[0].rem_length   = len;
 800496a:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
  USBD_LL_PrepareReceive (pdev,
 800496e:	2100      	movs	r1, #0
 8004970:	f7ff fc98 	bl	80042a4 <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
}
 8004974:	2000      	movs	r0, #0
 8004976:	bd10      	pop	{r4, pc}

08004978 <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8004978:	b508      	push	{r3, lr}

  USBD_LL_PrepareReceive (pdev,
 800497a:	4613      	mov	r3, r2
 800497c:	460a      	mov	r2, r1
 800497e:	2100      	movs	r1, #0
 8004980:	f7ff fc90 	bl	80042a4 <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
}
 8004984:	2000      	movs	r0, #0
 8004986:	bd08      	pop	{r3, pc}

08004988 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 8004988:	b508      	push	{r3, lr}

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800498a:	2304      	movs	r3, #4
 800498c:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8004990:	2300      	movs	r3, #0
 8004992:	461a      	mov	r2, r3
 8004994:	4619      	mov	r1, r3
 8004996:	f7ff fc77 	bl	8004288 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 800499a:	2000      	movs	r0, #0
 800499c:	bd08      	pop	{r3, pc}

0800499e <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 800499e:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 80049a0:	2305      	movs	r3, #5
 80049a2:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 80049a6:	2300      	movs	r3, #0
 80049a8:	461a      	mov	r2, r3
 80049aa:	4619      	mov	r1, r3
 80049ac:	f7ff fc7a 	bl	80042a4 <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
}
 80049b0:	2000      	movs	r0, #0
 80049b2:	bd08      	pop	{r3, pc}

080049b4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80049b4:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 80049b6:	f000 ff29 	bl	800580c <vTaskStartScheduler>
  
  return osOK;
}
 80049ba:	2000      	movs	r0, #0
 80049bc:	bd08      	pop	{r3, pc}

080049be <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80049be:	b530      	push	{r4, r5, lr}

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80049c0:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
 80049c4:	8a02      	ldrh	r2, [r0, #16]
{
 80049c6:	460b      	mov	r3, r1
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80049c8:	e890 0022 	ldmia.w	r0, {r1, r5}
{
 80049cc:	b085      	sub	sp, #20
  if (priority != osPriorityError) {
 80049ce:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 80049d0:	bf14      	ite	ne
 80049d2:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80049d4:	2400      	moveq	r4, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80049d6:	a803      	add	r0, sp, #12
 80049d8:	9001      	str	r0, [sp, #4]
 80049da:	9400      	str	r4, [sp, #0]
 80049dc:	4628      	mov	r0, r5
 80049de:	f000 fda9 	bl	8005534 <xTaskCreate>
 80049e2:	2801      	cmp	r0, #1
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80049e4:	bf0c      	ite	eq
 80049e6:	9803      	ldreq	r0, [sp, #12]
    return NULL;
 80049e8:	2000      	movne	r0, #0
}
 80049ea:	b005      	add	sp, #20
 80049ec:	bd30      	pop	{r4, r5, pc}

080049ee <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80049ee:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80049f0:	2800      	cmp	r0, #0
 80049f2:	bf08      	it	eq
 80049f4:	2001      	moveq	r0, #1
 80049f6:	f000 fed5 	bl	80057a4 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80049fa:	2000      	movs	r0, #0
 80049fc:	bd08      	pop	{r3, pc}

080049fe <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 80049fe:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8004a00:	f001 fb06 	bl	8006010 <xTaskGetSchedulerState>
 8004a04:	2801      	cmp	r0, #1
 8004a06:	d003      	beq.n	8004a10 <osSystickHandler+0x12>
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 8004a08:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 8004a0c:	f000 b9f2 	b.w	8004df4 <xPortSysTickHandler>
 8004a10:	bd08      	pop	{r3, pc}

08004a12 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a12:	f100 0308 	add.w	r3, r0, #8
 8004a16:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004a18:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a1c:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a1e:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004a20:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004a22:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004a24:	6003      	str	r3, [r0, #0]
 8004a26:	4770      	bx	lr

08004a28 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	6103      	str	r3, [r0, #16]
 8004a2c:	4770      	bx	lr

08004a2e <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8004a2e:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004a30:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004a32:	689a      	ldr	r2, [r3, #8]
 8004a34:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004a36:	689a      	ldr	r2, [r3, #8]
 8004a38:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004a3a:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8004a3c:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004a3e:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8004a40:	3301      	adds	r3, #1
 8004a42:	6003      	str	r3, [r0, #0]
 8004a44:	4770      	bx	lr

08004a46 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004a46:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004a48:	1c53      	adds	r3, r2, #1
{
 8004a4a:	b530      	push	{r4, r5, lr}
	if( xValueOfInsertion == portMAX_DELAY )
 8004a4c:	d10a      	bne.n	8004a64 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004a4e:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004a50:	685a      	ldr	r2, [r3, #4]
 8004a52:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004a54:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004a56:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8004a58:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8004a5a:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004a5c:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8004a5e:	3301      	adds	r3, #1
 8004a60:	6003      	str	r3, [r0, #0]
 8004a62:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a64:	f100 0308 	add.w	r3, r0, #8
 8004a68:	685c      	ldr	r4, [r3, #4]
 8004a6a:	6825      	ldr	r5, [r4, #0]
 8004a6c:	42aa      	cmp	r2, r5
 8004a6e:	d3ef      	bcc.n	8004a50 <vListInsert+0xa>
 8004a70:	4623      	mov	r3, r4
 8004a72:	e7f9      	b.n	8004a68 <vListInsert+0x22>

08004a74 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004a74:	6841      	ldr	r1, [r0, #4]
 8004a76:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004a78:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004a7a:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004a7c:	6882      	ldr	r2, [r0, #8]
 8004a7e:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004a80:	6859      	ldr	r1, [r3, #4]
 8004a82:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004a84:	bf08      	it	eq
 8004a86:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004a88:	2200      	movs	r2, #0
 8004a8a:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8004a8c:	6818      	ldr	r0, [r3, #0]
 8004a8e:	3801      	subs	r0, #1
 8004a90:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8004a92:	4770      	bx	lr

08004a94 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004a94:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004a96:	4b0f      	ldr	r3, [pc, #60]	; (8004ad4 <prvInsertBlockIntoFreeList+0x40>)
 8004a98:	681a      	ldr	r2, [r3, #0]
 8004a9a:	4282      	cmp	r2, r0
 8004a9c:	d318      	bcc.n	8004ad0 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004a9e:	685c      	ldr	r4, [r3, #4]
 8004aa0:	1919      	adds	r1, r3, r4
 8004aa2:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004aa4:	bf01      	itttt	eq
 8004aa6:	6841      	ldreq	r1, [r0, #4]
 8004aa8:	4618      	moveq	r0, r3
 8004aaa:	1909      	addeq	r1, r1, r4
 8004aac:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004aae:	6844      	ldr	r4, [r0, #4]
 8004ab0:	1901      	adds	r1, r0, r4
 8004ab2:	428a      	cmp	r2, r1
 8004ab4:	d107      	bne.n	8004ac6 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004ab6:	4908      	ldr	r1, [pc, #32]	; (8004ad8 <prvInsertBlockIntoFreeList+0x44>)
 8004ab8:	6809      	ldr	r1, [r1, #0]
 8004aba:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004abc:	bf1f      	itttt	ne
 8004abe:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004ac0:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004ac2:	1909      	addne	r1, r1, r4
 8004ac4:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004ac6:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004ac8:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004aca:	bf18      	it	ne
 8004acc:	6018      	strne	r0, [r3, #0]
 8004ace:	bd10      	pop	{r4, pc}
 8004ad0:	4613      	mov	r3, r2
 8004ad2:	e7e1      	b.n	8004a98 <prvInsertBlockIntoFreeList+0x4>
 8004ad4:	20010f20 	.word	0x20010f20
 8004ad8:	20000f10 	.word	0x20000f10

08004adc <pvPortMalloc>:
{
 8004adc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ae0:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8004ae2:	f000 fedb 	bl	800589c <vTaskSuspendAll>
		if( pxEnd == NULL )
 8004ae6:	493e      	ldr	r1, [pc, #248]	; (8004be0 <pvPortMalloc+0x104>)
 8004ae8:	4d3e      	ldr	r5, [pc, #248]	; (8004be4 <pvPortMalloc+0x108>)
 8004aea:	680b      	ldr	r3, [r1, #0]
 8004aec:	bb0b      	cbnz	r3, 8004b32 <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 8004aee:	4a3e      	ldr	r2, [pc, #248]	; (8004be8 <pvPortMalloc+0x10c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004af0:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004af2:	bf1f      	itttt	ne
 8004af4:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004af6:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004afa:	f502 3380 	addne.w	r3, r2, #65536	; 0x10000
 8004afe:	1a1b      	subne	r3, r3, r0
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004b00:	bf14      	ite	ne
 8004b02:	4602      	movne	r2, r0
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004b04:	f44f 3380 	moveq.w	r3, #65536	; 0x10000
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004b08:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 8004b0a:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004b0c:	f023 0307 	bic.w	r3, r3, #7
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004b10:	4e36      	ldr	r6, [pc, #216]	; (8004bec <pvPortMalloc+0x110>)
	pxEnd = ( void * ) uxAddress;
 8004b12:	600b      	str	r3, [r1, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004b14:	2000      	movs	r0, #0
 8004b16:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004b18:	6032      	str	r2, [r6, #0]
	pxEnd->xBlockSize = 0;
 8004b1a:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004b1c:	6018      	str	r0, [r3, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004b1e:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004b20:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004b22:	4b33      	ldr	r3, [pc, #204]	; (8004bf0 <pvPortMalloc+0x114>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004b24:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004b26:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004b28:	4b32      	ldr	r3, [pc, #200]	; (8004bf4 <pvPortMalloc+0x118>)
 8004b2a:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004b2c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004b30:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004b32:	682f      	ldr	r7, [r5, #0]
 8004b34:	4227      	tst	r7, r4
 8004b36:	d116      	bne.n	8004b66 <pvPortMalloc+0x8a>
			if( xWantedSize > 0 )
 8004b38:	2c00      	cmp	r4, #0
 8004b3a:	d041      	beq.n	8004bc0 <pvPortMalloc+0xe4>
				xWantedSize += xHeapStructSize;
 8004b3c:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004b40:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004b42:	bf1c      	itt	ne
 8004b44:	f023 0307 	bicne.w	r3, r3, #7
 8004b48:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004b4a:	b163      	cbz	r3, 8004b66 <pvPortMalloc+0x8a>
 8004b4c:	4a29      	ldr	r2, [pc, #164]	; (8004bf4 <pvPortMalloc+0x118>)
 8004b4e:	6816      	ldr	r6, [r2, #0]
 8004b50:	42b3      	cmp	r3, r6
 8004b52:	4690      	mov	r8, r2
 8004b54:	d807      	bhi.n	8004b66 <pvPortMalloc+0x8a>
				pxBlock = xStart.pxNextFreeBlock;
 8004b56:	4a25      	ldr	r2, [pc, #148]	; (8004bec <pvPortMalloc+0x110>)
 8004b58:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004b5a:	6868      	ldr	r0, [r5, #4]
 8004b5c:	4283      	cmp	r3, r0
 8004b5e:	d804      	bhi.n	8004b6a <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 8004b60:	6809      	ldr	r1, [r1, #0]
 8004b62:	428d      	cmp	r5, r1
 8004b64:	d107      	bne.n	8004b76 <pvPortMalloc+0x9a>
void *pvReturn = NULL;
 8004b66:	2400      	movs	r4, #0
 8004b68:	e02a      	b.n	8004bc0 <pvPortMalloc+0xe4>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004b6a:	682c      	ldr	r4, [r5, #0]
 8004b6c:	2c00      	cmp	r4, #0
 8004b6e:	d0f7      	beq.n	8004b60 <pvPortMalloc+0x84>
 8004b70:	462a      	mov	r2, r5
 8004b72:	4625      	mov	r5, r4
 8004b74:	e7f1      	b.n	8004b5a <pvPortMalloc+0x7e>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004b76:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004b78:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004b7a:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004b7c:	1ac2      	subs	r2, r0, r3
 8004b7e:	2a10      	cmp	r2, #16
 8004b80:	d90f      	bls.n	8004ba2 <pvPortMalloc+0xc6>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004b82:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004b84:	0741      	lsls	r1, r0, #29
 8004b86:	d008      	beq.n	8004b9a <pvPortMalloc+0xbe>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004b88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b8c:	f383 8811 	msr	BASEPRI, r3
 8004b90:	f3bf 8f6f 	isb	sy
 8004b94:	f3bf 8f4f 	dsb	sy
 8004b98:	e7fe      	b.n	8004b98 <pvPortMalloc+0xbc>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004b9a:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004b9c:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004b9e:	f7ff ff79 	bl	8004a94 <prvInsertBlockIntoFreeList>
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004ba2:	4913      	ldr	r1, [pc, #76]	; (8004bf0 <pvPortMalloc+0x114>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004ba4:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004ba6:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004ba8:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004baa:	431f      	orrs	r7, r3
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004bac:	4286      	cmp	r6, r0
					pxBlock->pxNextFreeBlock = NULL;
 8004bae:	f04f 0300 	mov.w	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004bb2:	f8c8 6000 	str.w	r6, [r8]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004bb6:	bf38      	it	cc
 8004bb8:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004bba:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004bbc:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004bbe:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8004bc0:	f000 fe7a 	bl	80058b8 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004bc4:	0763      	lsls	r3, r4, #29
 8004bc6:	d008      	beq.n	8004bda <pvPortMalloc+0xfe>
 8004bc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bcc:	f383 8811 	msr	BASEPRI, r3
 8004bd0:	f3bf 8f6f 	isb	sy
 8004bd4:	f3bf 8f4f 	dsb	sy
 8004bd8:	e7fe      	b.n	8004bd8 <pvPortMalloc+0xfc>
}
 8004bda:	4620      	mov	r0, r4
 8004bdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004be0:	20000f10 	.word	0x20000f10
 8004be4:	20010f14 	.word	0x20010f14
 8004be8:	20000f14 	.word	0x20000f14
 8004bec:	20010f20 	.word	0x20010f20
 8004bf0:	20010f1c 	.word	0x20010f1c
 8004bf4:	20010f18 	.word	0x20010f18

08004bf8 <vPortFree>:
{
 8004bf8:	b510      	push	{r4, lr}
	if( pv != NULL )
 8004bfa:	4604      	mov	r4, r0
 8004bfc:	b370      	cbz	r0, 8004c5c <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004bfe:	4a18      	ldr	r2, [pc, #96]	; (8004c60 <vPortFree+0x68>)
 8004c00:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8004c04:	6812      	ldr	r2, [r2, #0]
 8004c06:	4213      	tst	r3, r2
 8004c08:	d108      	bne.n	8004c1c <vPortFree+0x24>
 8004c0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c0e:	f383 8811 	msr	BASEPRI, r3
 8004c12:	f3bf 8f6f 	isb	sy
 8004c16:	f3bf 8f4f 	dsb	sy
 8004c1a:	e7fe      	b.n	8004c1a <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004c1c:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8004c20:	b141      	cbz	r1, 8004c34 <vPortFree+0x3c>
 8004c22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c26:	f383 8811 	msr	BASEPRI, r3
 8004c2a:	f3bf 8f6f 	isb	sy
 8004c2e:	f3bf 8f4f 	dsb	sy
 8004c32:	e7fe      	b.n	8004c32 <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004c34:	ea23 0302 	bic.w	r3, r3, r2
 8004c38:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8004c3c:	f000 fe2e 	bl	800589c <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004c40:	4a08      	ldr	r2, [pc, #32]	; (8004c64 <vPortFree+0x6c>)
 8004c42:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8004c46:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004c48:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004c4c:	440b      	add	r3, r1
 8004c4e:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004c50:	f7ff ff20 	bl	8004a94 <prvInsertBlockIntoFreeList>
}
 8004c54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8004c58:	f000 be2e 	b.w	80058b8 <xTaskResumeAll>
 8004c5c:	bd10      	pop	{r4, pc}
 8004c5e:	bf00      	nop
 8004c60:	20010f14 	.word	0x20010f14
 8004c64:	20010f18 	.word	0x20010f18

08004c68 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004c68:	4b0a      	ldr	r3, [pc, #40]	; (8004c94 <prvTaskExitError+0x2c>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	3301      	adds	r3, #1
 8004c6e:	d008      	beq.n	8004c82 <prvTaskExitError+0x1a>
 8004c70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c74:	f383 8811 	msr	BASEPRI, r3
 8004c78:	f3bf 8f6f 	isb	sy
 8004c7c:	f3bf 8f4f 	dsb	sy
 8004c80:	e7fe      	b.n	8004c80 <prvTaskExitError+0x18>
 8004c82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c86:	f383 8811 	msr	BASEPRI, r3
 8004c8a:	f3bf 8f6f 	isb	sy
 8004c8e:	f3bf 8f4f 	dsb	sy
 8004c92:	e7fe      	b.n	8004c92 <prvTaskExitError+0x2a>
 8004c94:	2000015c 	.word	0x2000015c

08004c98 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8004c98:	4806      	ldr	r0, [pc, #24]	; (8004cb4 <prvPortStartFirstTask+0x1c>)
 8004c9a:	6800      	ldr	r0, [r0, #0]
 8004c9c:	6800      	ldr	r0, [r0, #0]
 8004c9e:	f380 8808 	msr	MSP, r0
 8004ca2:	b662      	cpsie	i
 8004ca4:	b661      	cpsie	f
 8004ca6:	f3bf 8f4f 	dsb	sy
 8004caa:	f3bf 8f6f 	isb	sy
 8004cae:	df00      	svc	0
 8004cb0:	bf00      	nop
 8004cb2:	0000      	.short	0x0000
 8004cb4:	e000ed08 	.word	0xe000ed08

08004cb8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004cb8:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004cc8 <vPortEnableVFP+0x10>
 8004cbc:	6801      	ldr	r1, [r0, #0]
 8004cbe:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004cc2:	6001      	str	r1, [r0, #0]
 8004cc4:	4770      	bx	lr
 8004cc6:	0000      	.short	0x0000
 8004cc8:	e000ed88 	.word	0xe000ed88

08004ccc <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004ccc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004cd0:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004cd4:	4b07      	ldr	r3, [pc, #28]	; (8004cf4 <pxPortInitialiseStack+0x28>)
 8004cd6:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004cda:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8004cde:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004ce2:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004ce6:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8004cea:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8004cee:	3844      	subs	r0, #68	; 0x44
 8004cf0:	4770      	bx	lr
 8004cf2:	bf00      	nop
 8004cf4:	08004c69 	.word	0x08004c69
	...

08004d00 <SVC_Handler>:
	__asm volatile (
 8004d00:	4b07      	ldr	r3, [pc, #28]	; (8004d20 <pxCurrentTCBConst2>)
 8004d02:	6819      	ldr	r1, [r3, #0]
 8004d04:	6808      	ldr	r0, [r1, #0]
 8004d06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d0a:	f380 8809 	msr	PSP, r0
 8004d0e:	f3bf 8f6f 	isb	sy
 8004d12:	f04f 0000 	mov.w	r0, #0
 8004d16:	f380 8811 	msr	BASEPRI, r0
 8004d1a:	4770      	bx	lr
 8004d1c:	f3af 8000 	nop.w

08004d20 <pxCurrentTCBConst2>:
 8004d20:	20010f30 	.word	0x20010f30

08004d24 <vPortEnterCritical>:
 8004d24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d28:	f383 8811 	msr	BASEPRI, r3
 8004d2c:	f3bf 8f6f 	isb	sy
 8004d30:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8004d34:	4a0a      	ldr	r2, [pc, #40]	; (8004d60 <vPortEnterCritical+0x3c>)
 8004d36:	6813      	ldr	r3, [r2, #0]
 8004d38:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 8004d3a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8004d3c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8004d3e:	d10d      	bne.n	8004d5c <vPortEnterCritical+0x38>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004d40:	4b08      	ldr	r3, [pc, #32]	; (8004d64 <vPortEnterCritical+0x40>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004d48:	d008      	beq.n	8004d5c <vPortEnterCritical+0x38>
 8004d4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d4e:	f383 8811 	msr	BASEPRI, r3
 8004d52:	f3bf 8f6f 	isb	sy
 8004d56:	f3bf 8f4f 	dsb	sy
 8004d5a:	e7fe      	b.n	8004d5a <vPortEnterCritical+0x36>
 8004d5c:	4770      	bx	lr
 8004d5e:	bf00      	nop
 8004d60:	2000015c 	.word	0x2000015c
 8004d64:	e000ed04 	.word	0xe000ed04

08004d68 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8004d68:	4a08      	ldr	r2, [pc, #32]	; (8004d8c <vPortExitCritical+0x24>)
 8004d6a:	6813      	ldr	r3, [r2, #0]
 8004d6c:	b943      	cbnz	r3, 8004d80 <vPortExitCritical+0x18>
 8004d6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d72:	f383 8811 	msr	BASEPRI, r3
 8004d76:	f3bf 8f6f 	isb	sy
 8004d7a:	f3bf 8f4f 	dsb	sy
 8004d7e:	e7fe      	b.n	8004d7e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8004d80:	3b01      	subs	r3, #1
 8004d82:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004d84:	b90b      	cbnz	r3, 8004d8a <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004d86:	f383 8811 	msr	BASEPRI, r3
 8004d8a:	4770      	bx	lr
 8004d8c:	2000015c 	.word	0x2000015c

08004d90 <PendSV_Handler>:
	__asm volatile
 8004d90:	f3ef 8009 	mrs	r0, PSP
 8004d94:	f3bf 8f6f 	isb	sy
 8004d98:	4b15      	ldr	r3, [pc, #84]	; (8004df0 <pxCurrentTCBConst>)
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	f01e 0f10 	tst.w	lr, #16
 8004da0:	bf08      	it	eq
 8004da2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004da6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004daa:	6010      	str	r0, [r2, #0]
 8004dac:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8004db0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004db4:	f380 8811 	msr	BASEPRI, r0
 8004db8:	f3bf 8f4f 	dsb	sy
 8004dbc:	f3bf 8f6f 	isb	sy
 8004dc0:	f000 fed2 	bl	8005b68 <vTaskSwitchContext>
 8004dc4:	f04f 0000 	mov.w	r0, #0
 8004dc8:	f380 8811 	msr	BASEPRI, r0
 8004dcc:	bc08      	pop	{r3}
 8004dce:	6819      	ldr	r1, [r3, #0]
 8004dd0:	6808      	ldr	r0, [r1, #0]
 8004dd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dd6:	f01e 0f10 	tst.w	lr, #16
 8004dda:	bf08      	it	eq
 8004ddc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004de0:	f380 8809 	msr	PSP, r0
 8004de4:	f3bf 8f6f 	isb	sy
 8004de8:	4770      	bx	lr
 8004dea:	bf00      	nop
 8004dec:	f3af 8000 	nop.w

08004df0 <pxCurrentTCBConst>:
 8004df0:	20010f30 	.word	0x20010f30

08004df4 <xPortSysTickHandler>:
{
 8004df4:	b508      	push	{r3, lr}
	__asm volatile
 8004df6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dfa:	f383 8811 	msr	BASEPRI, r3
 8004dfe:	f3bf 8f6f 	isb	sy
 8004e02:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8004e06:	f000 fdf3 	bl	80059f0 <xTaskIncrementTick>
 8004e0a:	b118      	cbz	r0, 8004e14 <xPortSysTickHandler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004e0c:	4b03      	ldr	r3, [pc, #12]	; (8004e1c <xPortSysTickHandler+0x28>)
 8004e0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e12:	601a      	str	r2, [r3, #0]
	__asm volatile
 8004e14:	2300      	movs	r3, #0
 8004e16:	f383 8811 	msr	BASEPRI, r3
 8004e1a:	bd08      	pop	{r3, pc}
 8004e1c:	e000ed04 	.word	0xe000ed04

08004e20 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004e20:	4b06      	ldr	r3, [pc, #24]	; (8004e3c <vPortSetupTimerInterrupt+0x1c>)
 8004e22:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	fbb3 f3f2 	udiv	r3, r3, r2
 8004e2c:	4a04      	ldr	r2, [pc, #16]	; (8004e40 <vPortSetupTimerInterrupt+0x20>)
 8004e2e:	3b01      	subs	r3, #1
 8004e30:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004e32:	4b04      	ldr	r3, [pc, #16]	; (8004e44 <vPortSetupTimerInterrupt+0x24>)
 8004e34:	2207      	movs	r2, #7
 8004e36:	601a      	str	r2, [r3, #0]
 8004e38:	4770      	bx	lr
 8004e3a:	bf00      	nop
 8004e3c:	20000000 	.word	0x20000000
 8004e40:	e000e014 	.word	0xe000e014
 8004e44:	e000e010 	.word	0xe000e010

08004e48 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004e48:	4b31      	ldr	r3, [pc, #196]	; (8004f10 <xPortStartScheduler+0xc8>)
 8004e4a:	4a32      	ldr	r2, [pc, #200]	; (8004f14 <xPortStartScheduler+0xcc>)
{
 8004e4c:	b513      	push	{r0, r1, r4, lr}
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004e4e:	6819      	ldr	r1, [r3, #0]
 8004e50:	4291      	cmp	r1, r2
 8004e52:	d108      	bne.n	8004e66 <xPortStartScheduler+0x1e>
	__asm volatile
 8004e54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e58:	f383 8811 	msr	BASEPRI, r3
 8004e5c:	f3bf 8f6f 	isb	sy
 8004e60:	f3bf 8f4f 	dsb	sy
 8004e64:	e7fe      	b.n	8004e64 <xPortStartScheduler+0x1c>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004e66:	681a      	ldr	r2, [r3, #0]
 8004e68:	4b2b      	ldr	r3, [pc, #172]	; (8004f18 <xPortStartScheduler+0xd0>)
 8004e6a:	429a      	cmp	r2, r3
 8004e6c:	d108      	bne.n	8004e80 <xPortStartScheduler+0x38>
 8004e6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e72:	f383 8811 	msr	BASEPRI, r3
 8004e76:	f3bf 8f6f 	isb	sy
 8004e7a:	f3bf 8f4f 	dsb	sy
 8004e7e:	e7fe      	b.n	8004e7e <xPortStartScheduler+0x36>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004e80:	4b26      	ldr	r3, [pc, #152]	; (8004f1c <xPortStartScheduler+0xd4>)
 8004e82:	781a      	ldrb	r2, [r3, #0]
 8004e84:	b2d2      	uxtb	r2, r2
 8004e86:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004e88:	22ff      	movs	r2, #255	; 0xff
 8004e8a:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004e8c:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004e8e:	4a24      	ldr	r2, [pc, #144]	; (8004f20 <xPortStartScheduler+0xd8>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004e90:	b2db      	uxtb	r3, r3
 8004e92:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004e96:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8004e9a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004e9e:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004ea0:	4b20      	ldr	r3, [pc, #128]	; (8004f24 <xPortStartScheduler+0xdc>)
 8004ea2:	2207      	movs	r2, #7
 8004ea4:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004ea6:	2100      	movs	r1, #0
 8004ea8:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8004eac:	0600      	lsls	r0, r0, #24
 8004eae:	f102 34ff 	add.w	r4, r2, #4294967295
 8004eb2:	d423      	bmi.n	8004efc <xPortStartScheduler+0xb4>
 8004eb4:	b101      	cbz	r1, 8004eb8 <xPortStartScheduler+0x70>
 8004eb6:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004ebc:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8004ec0:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004ec2:	9b01      	ldr	r3, [sp, #4]
 8004ec4:	4a15      	ldr	r2, [pc, #84]	; (8004f1c <xPortStartScheduler+0xd4>)
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004eca:	4b17      	ldr	r3, [pc, #92]	; (8004f28 <xPortStartScheduler+0xe0>)
 8004ecc:	681a      	ldr	r2, [r3, #0]
 8004ece:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8004ed2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004ed4:	681a      	ldr	r2, [r3, #0]
 8004ed6:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8004eda:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8004edc:	f7ff ffa0 	bl	8004e20 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8004ee0:	4b12      	ldr	r3, [pc, #72]	; (8004f2c <xPortStartScheduler+0xe4>)
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
 8004ee6:	f7ff fee7 	bl	8004cb8 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004eea:	4a11      	ldr	r2, [pc, #68]	; (8004f30 <xPortStartScheduler+0xe8>)
 8004eec:	6813      	ldr	r3, [r2, #0]
 8004eee:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004ef2:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8004ef4:	f7ff fed0 	bl	8004c98 <prvPortStartFirstTask>
	prvTaskExitError();
 8004ef8:	f7ff feb6 	bl	8004c68 <prvTaskExitError>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004efc:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8004f00:	0052      	lsls	r2, r2, #1
 8004f02:	b2d2      	uxtb	r2, r2
 8004f04:	f88d 2003 	strb.w	r2, [sp, #3]
 8004f08:	2101      	movs	r1, #1
 8004f0a:	4622      	mov	r2, r4
 8004f0c:	e7cc      	b.n	8004ea8 <xPortStartScheduler+0x60>
 8004f0e:	bf00      	nop
 8004f10:	e000ed00 	.word	0xe000ed00
 8004f14:	410fc271 	.word	0x410fc271
 8004f18:	410fc270 	.word	0x410fc270
 8004f1c:	e000e400 	.word	0xe000e400
 8004f20:	20010f28 	.word	0x20010f28
 8004f24:	20010f2c 	.word	0x20010f2c
 8004f28:	e000ed20 	.word	0xe000ed20
 8004f2c:	2000015c 	.word	0x2000015c
 8004f30:	e000ef34 	.word	0xe000ef34

08004f34 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 8004f34:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004f38:	2b0f      	cmp	r3, #15
 8004f3a:	d90e      	bls.n	8004f5a <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004f3c:	4a10      	ldr	r2, [pc, #64]	; (8004f80 <vPortValidateInterruptPriority+0x4c>)
 8004f3e:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004f40:	4a10      	ldr	r2, [pc, #64]	; (8004f84 <vPortValidateInterruptPriority+0x50>)
 8004f42:	7812      	ldrb	r2, [r2, #0]
 8004f44:	429a      	cmp	r2, r3
 8004f46:	d908      	bls.n	8004f5a <vPortValidateInterruptPriority+0x26>
 8004f48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f4c:	f383 8811 	msr	BASEPRI, r3
 8004f50:	f3bf 8f6f 	isb	sy
 8004f54:	f3bf 8f4f 	dsb	sy
 8004f58:	e7fe      	b.n	8004f58 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004f5a:	4b0b      	ldr	r3, [pc, #44]	; (8004f88 <vPortValidateInterruptPriority+0x54>)
 8004f5c:	4a0b      	ldr	r2, [pc, #44]	; (8004f8c <vPortValidateInterruptPriority+0x58>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	6812      	ldr	r2, [r2, #0]
 8004f62:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d908      	bls.n	8004f7c <vPortValidateInterruptPriority+0x48>
 8004f6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f6e:	f383 8811 	msr	BASEPRI, r3
 8004f72:	f3bf 8f6f 	isb	sy
 8004f76:	f3bf 8f4f 	dsb	sy
 8004f7a:	e7fe      	b.n	8004f7a <vPortValidateInterruptPriority+0x46>
 8004f7c:	4770      	bx	lr
 8004f7e:	bf00      	nop
 8004f80:	e000e3f0 	.word	0xe000e3f0
 8004f84:	20010f28 	.word	0x20010f28
 8004f88:	e000ed0c 	.word	0xe000ed0c
 8004f8c:	20010f2c 	.word	0x20010f2c

08004f90 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004f90:	b570      	push	{r4, r5, r6, lr}
 8004f92:	4615      	mov	r5, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004f94:	6c02      	ldr	r2, [r0, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004f96:	6b86      	ldr	r6, [r0, #56]	; 0x38
{
 8004f98:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004f9a:	b942      	cbnz	r2, 8004fae <prvCopyDataToQueue+0x1e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004f9c:	6805      	ldr	r5, [r0, #0]
 8004f9e:	b99d      	cbnz	r5, 8004fc8 <prvCopyDataToQueue+0x38>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8004fa0:	6840      	ldr	r0, [r0, #4]
 8004fa2:	f001 f8c9 	bl	8006138 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8004fa6:	6065      	str	r5, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8004fa8:	3601      	adds	r6, #1
 8004faa:	63a6      	str	r6, [r4, #56]	; 0x38

	return xReturn;
}
 8004fac:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8004fae:	b96d      	cbnz	r5, 8004fcc <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8004fb0:	6880      	ldr	r0, [r0, #8]
 8004fb2:	f001 fa1d 	bl	80063f0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004fb6:	68a3      	ldr	r3, [r4, #8]
 8004fb8:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004fba:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004fbc:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004fbe:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d301      	bcc.n	8004fc8 <prvCopyDataToQueue+0x38>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004fc4:	6823      	ldr	r3, [r4, #0]
 8004fc6:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 8004fc8:	2000      	movs	r0, #0
 8004fca:	e7ed      	b.n	8004fa8 <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004fcc:	68c0      	ldr	r0, [r0, #12]
 8004fce:	f001 fa0f 	bl	80063f0 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8004fd2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004fd4:	68e2      	ldr	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004fd6:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8004fd8:	425b      	negs	r3, r3
 8004fda:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004fdc:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8004fde:	60e2      	str	r2, [r4, #12]
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8004fe0:	bf3e      	ittt	cc
 8004fe2:	6862      	ldrcc	r2, [r4, #4]
 8004fe4:	189b      	addcc	r3, r3, r2
 8004fe6:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8004fe8:	2d02      	cmp	r5, #2
 8004fea:	d1ed      	bne.n	8004fc8 <prvCopyDataToQueue+0x38>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004fec:	b10e      	cbz	r6, 8004ff2 <prvCopyDataToQueue+0x62>
				--uxMessagesWaiting;
 8004fee:	3e01      	subs	r6, #1
 8004ff0:	e7ea      	b.n	8004fc8 <prvCopyDataToQueue+0x38>
BaseType_t xReturn = pdFALSE;
 8004ff2:	4630      	mov	r0, r6
 8004ff4:	e7d8      	b.n	8004fa8 <prvCopyDataToQueue+0x18>

08004ff6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	b410      	push	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004ffa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 8004ffc:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004ffe:	b162      	cbz	r2, 800501a <prvCopyDataFromQueue+0x24>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8005000:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005002:	685c      	ldr	r4, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8005004:	4411      	add	r1, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005006:	42a1      	cmp	r1, r4
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8005008:	60d9      	str	r1, [r3, #12]
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800500a:	bf24      	itt	cs
 800500c:	6819      	ldrcs	r1, [r3, #0]
 800500e:	60d9      	strcs	r1, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8005010:	68d9      	ldr	r1, [r3, #12]
	}
}
 8005012:	f85d 4b04 	ldr.w	r4, [sp], #4
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8005016:	f001 b9eb 	b.w	80063f0 <memcpy>
}
 800501a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800501e:	4770      	bx	lr

08005020 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005020:	b570      	push	{r4, r5, r6, lr}
 8005022:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005024:	f7ff fe7e 	bl	8004d24 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005028:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800502c:	f104 0624 	add.w	r6, r4, #36	; 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 8005030:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005032:	2d00      	cmp	r5, #0
 8005034:	dc14      	bgt.n	8005060 <prvUnlockQueue+0x40>
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005036:	23ff      	movs	r3, #255	; 0xff
 8005038:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800503c:	f7ff fe94 	bl	8004d68 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005040:	f7ff fe70 	bl	8004d24 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005044:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44

		while( cRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005048:	f104 0610 	add.w	r6, r4, #16
		int8_t cRxLock = pxQueue->cRxLock;
 800504c:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800504e:	2d00      	cmp	r5, #0
 8005050:	dc12      	bgt.n	8005078 <prvUnlockQueue+0x58>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005052:	23ff      	movs	r3, #255	; 0xff
 8005054:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
}
 8005058:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 800505c:	f7ff be84 	b.w	8004d68 <vPortExitCritical>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005060:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005062:	2b00      	cmp	r3, #0
 8005064:	d0e7      	beq.n	8005036 <prvUnlockQueue+0x16>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005066:	4630      	mov	r0, r6
 8005068:	f000 fe18 	bl	8005c9c <xTaskRemoveFromEventList>
 800506c:	b108      	cbz	r0, 8005072 <prvUnlockQueue+0x52>
						vTaskMissedYield();
 800506e:	f000 fef9 	bl	8005e64 <vTaskMissedYield>
 8005072:	3d01      	subs	r5, #1
 8005074:	b26d      	sxtb	r5, r5
 8005076:	e7dc      	b.n	8005032 <prvUnlockQueue+0x12>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005078:	6923      	ldr	r3, [r4, #16]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d0e9      	beq.n	8005052 <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800507e:	4630      	mov	r0, r6
 8005080:	f000 fe0c 	bl	8005c9c <xTaskRemoveFromEventList>
 8005084:	b108      	cbz	r0, 800508a <prvUnlockQueue+0x6a>
					vTaskMissedYield();
 8005086:	f000 feed 	bl	8005e64 <vTaskMissedYield>
 800508a:	3d01      	subs	r5, #1
 800508c:	b26d      	sxtb	r5, r5
 800508e:	e7de      	b.n	800504e <prvUnlockQueue+0x2e>

08005090 <xQueueGenericReset>:
{
 8005090:	b538      	push	{r3, r4, r5, lr}
 8005092:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 8005094:	4604      	mov	r4, r0
 8005096:	b940      	cbnz	r0, 80050aa <xQueueGenericReset+0x1a>
 8005098:	f04f 0350 	mov.w	r3, #80	; 0x50
 800509c:	f383 8811 	msr	BASEPRI, r3
 80050a0:	f3bf 8f6f 	isb	sy
 80050a4:	f3bf 8f4f 	dsb	sy
 80050a8:	e7fe      	b.n	80050a8 <xQueueGenericReset+0x18>
	taskENTER_CRITICAL();
 80050aa:	f7ff fe3b 	bl	8004d24 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80050ae:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80050b0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80050b2:	6822      	ldr	r2, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80050b4:	60a2      	str	r2, [r4, #8]
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80050b6:	4343      	muls	r3, r0
 80050b8:	18d1      	adds	r1, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80050ba:	1a1b      	subs	r3, r3, r0
 80050bc:	4413      	add	r3, r2
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80050be:	6061      	str	r1, [r4, #4]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80050c0:	60e3      	str	r3, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80050c2:	2100      	movs	r1, #0
		pxQueue->cRxLock = queueUNLOCKED;
 80050c4:	23ff      	movs	r3, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80050c6:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 80050c8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80050cc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 80050d0:	b995      	cbnz	r5, 80050f8 <xQueueGenericReset+0x68>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80050d2:	6923      	ldr	r3, [r4, #16]
 80050d4:	b163      	cbz	r3, 80050f0 <xQueueGenericReset+0x60>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80050d6:	f104 0010 	add.w	r0, r4, #16
 80050da:	f000 fddf 	bl	8005c9c <xTaskRemoveFromEventList>
 80050de:	b138      	cbz	r0, 80050f0 <xQueueGenericReset+0x60>
					queueYIELD_IF_USING_PREEMPTION();
 80050e0:	4b0a      	ldr	r3, [pc, #40]	; (800510c <xQueueGenericReset+0x7c>)
 80050e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050e6:	601a      	str	r2, [r3, #0]
 80050e8:	f3bf 8f4f 	dsb	sy
 80050ec:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 80050f0:	f7ff fe3a 	bl	8004d68 <vPortExitCritical>
}
 80050f4:	2001      	movs	r0, #1
 80050f6:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80050f8:	f104 0010 	add.w	r0, r4, #16
 80050fc:	f7ff fc89 	bl	8004a12 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005100:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005104:	f7ff fc85 	bl	8004a12 <vListInitialise>
 8005108:	e7f2      	b.n	80050f0 <xQueueGenericReset+0x60>
 800510a:	bf00      	nop
 800510c:	e000ed04 	.word	0xe000ed04

08005110 <xQueueGenericCreate>:
	{
 8005110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005112:	460d      	mov	r5, r1
 8005114:	4617      	mov	r7, r2
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005116:	4606      	mov	r6, r0
 8005118:	b940      	cbnz	r0, 800512c <xQueueGenericCreate+0x1c>
 800511a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800511e:	f383 8811 	msr	BASEPRI, r3
 8005122:	f3bf 8f6f 	isb	sy
 8005126:	f3bf 8f4f 	dsb	sy
 800512a:	e7fe      	b.n	800512a <xQueueGenericCreate+0x1a>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800512c:	4348      	muls	r0, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800512e:	3050      	adds	r0, #80	; 0x50
 8005130:	f7ff fcd4 	bl	8004adc <pvPortMalloc>
		if( pxNewQueue != NULL )
 8005134:	4604      	mov	r4, r0
 8005136:	b148      	cbz	r0, 800514c <xQueueGenericCreate+0x3c>
	if( uxItemSize == ( UBaseType_t ) 0 )
 8005138:	b955      	cbnz	r5, 8005150 <xQueueGenericCreate+0x40>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800513a:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 800513c:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800513e:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005140:	2101      	movs	r1, #1
 8005142:	4620      	mov	r0, r4
 8005144:	f7ff ffa4 	bl	8005090 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 8005148:	f884 704c 	strb.w	r7, [r4, #76]	; 0x4c
	}
 800514c:	4620      	mov	r0, r4
 800514e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8005150:	f100 0350 	add.w	r3, r0, #80	; 0x50
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005154:	6003      	str	r3, [r0, #0]
 8005156:	e7f1      	b.n	800513c <xQueueGenericCreate+0x2c>

08005158 <xQueueGenericSend>:
{
 8005158:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800515c:	4689      	mov	r9, r1
 800515e:	9201      	str	r2, [sp, #4]
 8005160:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 8005162:	4604      	mov	r4, r0
 8005164:	b940      	cbnz	r0, 8005178 <xQueueGenericSend+0x20>
 8005166:	f04f 0350 	mov.w	r3, #80	; 0x50
 800516a:	f383 8811 	msr	BASEPRI, r3
 800516e:	f3bf 8f6f 	isb	sy
 8005172:	f3bf 8f4f 	dsb	sy
 8005176:	e7fe      	b.n	8005176 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005178:	2900      	cmp	r1, #0
 800517a:	f040 8088 	bne.w	800528e <xQueueGenericSend+0x136>
 800517e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8005180:	2b00      	cmp	r3, #0
 8005182:	f000 8084 	beq.w	800528e <xQueueGenericSend+0x136>
 8005186:	f04f 0350 	mov.w	r3, #80	; 0x50
 800518a:	f383 8811 	msr	BASEPRI, r3
 800518e:	f3bf 8f6f 	isb	sy
 8005192:	f3bf 8f4f 	dsb	sy
 8005196:	e7fe      	b.n	8005196 <xQueueGenericSend+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005198:	9e01      	ldr	r6, [sp, #4]
 800519a:	2e00      	cmp	r6, #0
 800519c:	f000 8082 	beq.w	80052a4 <xQueueGenericSend+0x14c>
 80051a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051a4:	f383 8811 	msr	BASEPRI, r3
 80051a8:	f3bf 8f6f 	isb	sy
 80051ac:	f3bf 8f4f 	dsb	sy
 80051b0:	e7fe      	b.n	80051b0 <xQueueGenericSend+0x58>
				if( xTicksToWait == ( TickType_t ) 0 )
 80051b2:	9d01      	ldr	r5, [sp, #4]
 80051b4:	b91d      	cbnz	r5, 80051be <xQueueGenericSend+0x66>
					taskEXIT_CRITICAL();
 80051b6:	f7ff fdd7 	bl	8004d68 <vPortExitCritical>
			return errQUEUE_FULL;
 80051ba:	2000      	movs	r0, #0
 80051bc:	e058      	b.n	8005270 <xQueueGenericSend+0x118>
				else if( xEntryTimeSet == pdFALSE )
 80051be:	b916      	cbnz	r6, 80051c6 <xQueueGenericSend+0x6e>
					vTaskSetTimeOutState( &xTimeOut );
 80051c0:	a802      	add	r0, sp, #8
 80051c2:	f000 fdcd 	bl	8005d60 <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 80051c6:	f7ff fdcf 	bl	8004d68 <vPortExitCritical>
		vTaskSuspendAll();
 80051ca:	f000 fb67 	bl	800589c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80051ce:	f7ff fda9 	bl	8004d24 <vPortEnterCritical>
 80051d2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80051d6:	2bff      	cmp	r3, #255	; 0xff
 80051d8:	bf08      	it	eq
 80051da:	f884 8044 	strbeq.w	r8, [r4, #68]	; 0x44
 80051de:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80051e2:	2bff      	cmp	r3, #255	; 0xff
 80051e4:	bf08      	it	eq
 80051e6:	f884 8045 	strbeq.w	r8, [r4, #69]	; 0x45
 80051ea:	f7ff fdbd 	bl	8004d68 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80051ee:	a901      	add	r1, sp, #4
 80051f0:	a802      	add	r0, sp, #8
 80051f2:	f000 fdd9 	bl	8005da8 <xTaskCheckForTimeOut>
 80051f6:	2800      	cmp	r0, #0
 80051f8:	d143      	bne.n	8005282 <xQueueGenericSend+0x12a>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80051fa:	f7ff fd93 	bl	8004d24 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80051fe:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8005200:	6be5      	ldr	r5, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8005202:	f7ff fdb1 	bl	8004d68 <vPortExitCritical>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005206:	42ae      	cmp	r6, r5
 8005208:	d135      	bne.n	8005276 <xQueueGenericSend+0x11e>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800520a:	9901      	ldr	r1, [sp, #4]
 800520c:	f104 0010 	add.w	r0, r4, #16
 8005210:	f000 fd20 	bl	8005c54 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005214:	4620      	mov	r0, r4
 8005216:	f7ff ff03 	bl	8005020 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800521a:	f000 fb4d 	bl	80058b8 <xTaskResumeAll>
 800521e:	b938      	cbnz	r0, 8005230 <xQueueGenericSend+0xd8>
					portYIELD_WITHIN_API();
 8005220:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005224:	f8ca 3000 	str.w	r3, [sl]
 8005228:	f3bf 8f4f 	dsb	sy
 800522c:	f3bf 8f6f 	isb	sy
 8005230:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8005232:	f7ff fd77 	bl	8004d24 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005236:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005238:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800523a:	429a      	cmp	r2, r3
 800523c:	d301      	bcc.n	8005242 <xQueueGenericSend+0xea>
 800523e:	2f02      	cmp	r7, #2
 8005240:	d1b7      	bne.n	80051b2 <xQueueGenericSend+0x5a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005242:	463a      	mov	r2, r7
 8005244:	4649      	mov	r1, r9
 8005246:	4620      	mov	r0, r4
 8005248:	f7ff fea2 	bl	8004f90 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800524c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800524e:	b11b      	cbz	r3, 8005258 <xQueueGenericSend+0x100>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005250:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005254:	f000 fd22 	bl	8005c9c <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 8005258:	b138      	cbz	r0, 800526a <xQueueGenericSend+0x112>
						queueYIELD_IF_USING_PREEMPTION();
 800525a:	4b19      	ldr	r3, [pc, #100]	; (80052c0 <xQueueGenericSend+0x168>)
 800525c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005260:	601a      	str	r2, [r3, #0]
 8005262:	f3bf 8f4f 	dsb	sy
 8005266:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 800526a:	f7ff fd7d 	bl	8004d68 <vPortExitCritical>
				return pdPASS;
 800526e:	2001      	movs	r0, #1
}
 8005270:	b004      	add	sp, #16
 8005272:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 8005276:	4620      	mov	r0, r4
 8005278:	f7ff fed2 	bl	8005020 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800527c:	f000 fb1c 	bl	80058b8 <xTaskResumeAll>
 8005280:	e7d6      	b.n	8005230 <xQueueGenericSend+0xd8>
			prvUnlockQueue( pxQueue );
 8005282:	4620      	mov	r0, r4
 8005284:	f7ff fecc 	bl	8005020 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005288:	f000 fb16 	bl	80058b8 <xTaskResumeAll>
 800528c:	e795      	b.n	80051ba <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800528e:	2f02      	cmp	r7, #2
 8005290:	d102      	bne.n	8005298 <xQueueGenericSend+0x140>
 8005292:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005294:	2b01      	cmp	r3, #1
 8005296:	d10a      	bne.n	80052ae <xQueueGenericSend+0x156>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005298:	f000 feba 	bl	8006010 <xTaskGetSchedulerState>
 800529c:	2800      	cmp	r0, #0
 800529e:	f43f af7b 	beq.w	8005198 <xQueueGenericSend+0x40>
 80052a2:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 80052a4:	f04f 0800 	mov.w	r8, #0
					portYIELD_WITHIN_API();
 80052a8:	f8df a014 	ldr.w	sl, [pc, #20]	; 80052c0 <xQueueGenericSend+0x168>
 80052ac:	e7c1      	b.n	8005232 <xQueueGenericSend+0xda>
 80052ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052b2:	f383 8811 	msr	BASEPRI, r3
 80052b6:	f3bf 8f6f 	isb	sy
 80052ba:	f3bf 8f4f 	dsb	sy
 80052be:	e7fe      	b.n	80052be <xQueueGenericSend+0x166>
 80052c0:	e000ed04 	.word	0xe000ed04

080052c4 <xQueueGenericSendFromISR>:
{
 80052c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80052c8:	4688      	mov	r8, r1
 80052ca:	4691      	mov	r9, r2
 80052cc:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 80052ce:	4604      	mov	r4, r0
 80052d0:	b940      	cbnz	r0, 80052e4 <xQueueGenericSendFromISR+0x20>
 80052d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052d6:	f383 8811 	msr	BASEPRI, r3
 80052da:	f3bf 8f6f 	isb	sy
 80052de:	f3bf 8f4f 	dsb	sy
 80052e2:	e7fe      	b.n	80052e2 <xQueueGenericSendFromISR+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80052e4:	bb09      	cbnz	r1, 800532a <xQueueGenericSendFromISR+0x66>
 80052e6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80052e8:	b1fb      	cbz	r3, 800532a <xQueueGenericSendFromISR+0x66>
 80052ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052ee:	f383 8811 	msr	BASEPRI, r3
 80052f2:	f3bf 8f6f 	isb	sy
 80052f6:	f3bf 8f4f 	dsb	sy
 80052fa:	e7fe      	b.n	80052fa <xQueueGenericSendFromISR+0x36>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80052fc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005300:	f000 fccc 	bl	8005c9c <xTaskRemoveFromEventList>
 8005304:	2800      	cmp	r0, #0
 8005306:	d034      	beq.n	8005372 <xQueueGenericSendFromISR+0xae>
							if( pxHigherPriorityTaskWoken != NULL )
 8005308:	f1b9 0f00 	cmp.w	r9, #0
 800530c:	d031      	beq.n	8005372 <xQueueGenericSendFromISR+0xae>
								*pxHigherPriorityTaskWoken = pdTRUE;
 800530e:	2001      	movs	r0, #1
 8005310:	f8c9 0000 	str.w	r0, [r9]
	__asm volatile
 8005314:	f386 8811 	msr	BASEPRI, r6
}
 8005318:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800531c:	3501      	adds	r5, #1
 800531e:	b26d      	sxtb	r5, r5
 8005320:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 8005324:	e025      	b.n	8005372 <xQueueGenericSendFromISR+0xae>
			xReturn = errQUEUE_FULL;
 8005326:	2000      	movs	r0, #0
 8005328:	e7f4      	b.n	8005314 <xQueueGenericSendFromISR+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800532a:	2f02      	cmp	r7, #2
 800532c:	d102      	bne.n	8005334 <xQueueGenericSendFromISR+0x70>
 800532e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005330:	2b01      	cmp	r3, #1
 8005332:	d120      	bne.n	8005376 <xQueueGenericSendFromISR+0xb2>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005334:	f7ff fdfe 	bl	8004f34 <vPortValidateInterruptPriority>
	__asm volatile
 8005338:	f3ef 8611 	mrs	r6, BASEPRI
 800533c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005340:	f383 8811 	msr	BASEPRI, r3
 8005344:	f3bf 8f6f 	isb	sy
 8005348:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800534c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800534e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005350:	429a      	cmp	r2, r3
 8005352:	d301      	bcc.n	8005358 <xQueueGenericSendFromISR+0x94>
 8005354:	2f02      	cmp	r7, #2
 8005356:	d1e6      	bne.n	8005326 <xQueueGenericSendFromISR+0x62>
			const int8_t cTxLock = pxQueue->cTxLock;
 8005358:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800535c:	463a      	mov	r2, r7
			const int8_t cTxLock = pxQueue->cTxLock;
 800535e:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005360:	4641      	mov	r1, r8
 8005362:	4620      	mov	r0, r4
 8005364:	f7ff fe14 	bl	8004f90 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8005368:	1c6b      	adds	r3, r5, #1
 800536a:	d1d7      	bne.n	800531c <xQueueGenericSendFromISR+0x58>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800536c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800536e:	2b00      	cmp	r3, #0
 8005370:	d1c4      	bne.n	80052fc <xQueueGenericSendFromISR+0x38>
			xReturn = pdPASS;
 8005372:	2001      	movs	r0, #1
 8005374:	e7ce      	b.n	8005314 <xQueueGenericSendFromISR+0x50>
	__asm volatile
 8005376:	f04f 0350 	mov.w	r3, #80	; 0x50
 800537a:	f383 8811 	msr	BASEPRI, r3
 800537e:	f3bf 8f6f 	isb	sy
 8005382:	f3bf 8f4f 	dsb	sy
 8005386:	e7fe      	b.n	8005386 <xQueueGenericSendFromISR+0xc2>

08005388 <xQueueGenericReceive>:
{
 8005388:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800538c:	4688      	mov	r8, r1
 800538e:	9201      	str	r2, [sp, #4]
 8005390:	4699      	mov	r9, r3
	configASSERT( pxQueue );
 8005392:	4604      	mov	r4, r0
 8005394:	b940      	cbnz	r0, 80053a8 <xQueueGenericReceive+0x20>
 8005396:	f04f 0350 	mov.w	r3, #80	; 0x50
 800539a:	f383 8811 	msr	BASEPRI, r3
 800539e:	f3bf 8f6f 	isb	sy
 80053a2:	f3bf 8f4f 	dsb	sy
 80053a6:	e7fe      	b.n	80053a6 <xQueueGenericReceive+0x1e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80053a8:	2900      	cmp	r1, #0
 80053aa:	f040 80a5 	bne.w	80054f8 <xQueueGenericReceive+0x170>
 80053ae:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	f000 80a1 	beq.w	80054f8 <xQueueGenericReceive+0x170>
 80053b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053ba:	f383 8811 	msr	BASEPRI, r3
 80053be:	f3bf 8f6f 	isb	sy
 80053c2:	f3bf 8f4f 	dsb	sy
 80053c6:	e7fe      	b.n	80053c6 <xQueueGenericReceive+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80053c8:	9e01      	ldr	r6, [sp, #4]
 80053ca:	2e00      	cmp	r6, #0
 80053cc:	f000 809a 	beq.w	8005504 <xQueueGenericReceive+0x17c>
 80053d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053d4:	f383 8811 	msr	BASEPRI, r3
 80053d8:	f3bf 8f6f 	isb	sy
 80053dc:	f3bf 8f4f 	dsb	sy
 80053e0:	e7fe      	b.n	80053e0 <xQueueGenericReceive+0x58>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80053e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 80053e4:	60e6      	str	r6, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d06d      	beq.n	80054c6 <xQueueGenericReceive+0x13e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80053ea:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80053ee:	e05f      	b.n	80054b0 <xQueueGenericReceive+0x128>
				if( xTicksToWait == ( TickType_t ) 0 )
 80053f0:	9d01      	ldr	r5, [sp, #4]
 80053f2:	b91d      	cbnz	r5, 80053fc <xQueueGenericReceive+0x74>
					taskEXIT_CRITICAL();
 80053f4:	f7ff fcb8 	bl	8004d68 <vPortExitCritical>
				return errQUEUE_EMPTY;
 80053f8:	4628      	mov	r0, r5
 80053fa:	e067      	b.n	80054cc <xQueueGenericReceive+0x144>
				else if( xEntryTimeSet == pdFALSE )
 80053fc:	b916      	cbnz	r6, 8005404 <xQueueGenericReceive+0x7c>
					vTaskSetTimeOutState( &xTimeOut );
 80053fe:	a802      	add	r0, sp, #8
 8005400:	f000 fcae 	bl	8005d60 <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 8005404:	f7ff fcb0 	bl	8004d68 <vPortExitCritical>
		vTaskSuspendAll();
 8005408:	f000 fa48 	bl	800589c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800540c:	f7ff fc8a 	bl	8004d24 <vPortEnterCritical>
 8005410:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8005414:	2bff      	cmp	r3, #255	; 0xff
 8005416:	bf08      	it	eq
 8005418:	f884 7044 	strbeq.w	r7, [r4, #68]	; 0x44
 800541c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8005420:	2bff      	cmp	r3, #255	; 0xff
 8005422:	bf08      	it	eq
 8005424:	f884 7045 	strbeq.w	r7, [r4, #69]	; 0x45
 8005428:	f7ff fc9e 	bl	8004d68 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800542c:	a901      	add	r1, sp, #4
 800542e:	a802      	add	r0, sp, #8
 8005430:	f000 fcba 	bl	8005da8 <xTaskCheckForTimeOut>
 8005434:	2800      	cmp	r0, #0
 8005436:	d152      	bne.n	80054de <xQueueGenericReceive+0x156>
	taskENTER_CRITICAL();
 8005438:	f7ff fc74 	bl	8004d24 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800543c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 800543e:	f7ff fc93 	bl	8004d68 <vPortExitCritical>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005442:	2d00      	cmp	r5, #0
 8005444:	d145      	bne.n	80054d2 <xQueueGenericReceive+0x14a>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005446:	6823      	ldr	r3, [r4, #0]
 8005448:	b933      	cbnz	r3, 8005458 <xQueueGenericReceive+0xd0>
						taskENTER_CRITICAL();
 800544a:	f7ff fc6b 	bl	8004d24 <vPortEnterCritical>
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 800544e:	6860      	ldr	r0, [r4, #4]
 8005450:	f000 fdfc 	bl	800604c <vTaskPriorityInherit>
						taskEXIT_CRITICAL();
 8005454:	f7ff fc88 	bl	8004d68 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005458:	9901      	ldr	r1, [sp, #4]
 800545a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800545e:	f000 fbf9 	bl	8005c54 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005462:	4620      	mov	r0, r4
 8005464:	f7ff fddc 	bl	8005020 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005468:	f000 fa26 	bl	80058b8 <xTaskResumeAll>
 800546c:	b938      	cbnz	r0, 800547e <xQueueGenericReceive+0xf6>
					portYIELD_WITHIN_API();
 800546e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005472:	f8ca 3000 	str.w	r3, [sl]
 8005476:	f3bf 8f4f 	dsb	sy
 800547a:	f3bf 8f6f 	isb	sy
 800547e:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8005480:	f7ff fc50 	bl	8004d24 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005484:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005486:	2d00      	cmp	r5, #0
 8005488:	d0b2      	beq.n	80053f0 <xQueueGenericReceive+0x68>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800548a:	4641      	mov	r1, r8
 800548c:	4620      	mov	r0, r4
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 800548e:	68e6      	ldr	r6, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005490:	f7ff fdb1 	bl	8004ff6 <prvCopyDataFromQueue>
				if( xJustPeeking == pdFALSE )
 8005494:	f1b9 0f00 	cmp.w	r9, #0
 8005498:	d1a3      	bne.n	80053e2 <xQueueGenericReceive+0x5a>
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800549a:	6823      	ldr	r3, [r4, #0]
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 800549c:	3d01      	subs	r5, #1
 800549e:	63a5      	str	r5, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80054a0:	b913      	cbnz	r3, 80054a8 <xQueueGenericReceive+0x120>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 80054a2:	f000 fecd 	bl	8006240 <pvTaskIncrementMutexHeldCount>
 80054a6:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80054a8:	6923      	ldr	r3, [r4, #16]
 80054aa:	b163      	cbz	r3, 80054c6 <xQueueGenericReceive+0x13e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80054ac:	f104 0010 	add.w	r0, r4, #16
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80054b0:	f000 fbf4 	bl	8005c9c <xTaskRemoveFromEventList>
 80054b4:	b138      	cbz	r0, 80054c6 <xQueueGenericReceive+0x13e>
							queueYIELD_IF_USING_PREEMPTION();
 80054b6:	4b15      	ldr	r3, [pc, #84]	; (800550c <xQueueGenericReceive+0x184>)
 80054b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80054bc:	601a      	str	r2, [r3, #0]
 80054be:	f3bf 8f4f 	dsb	sy
 80054c2:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 80054c6:	f7ff fc4f 	bl	8004d68 <vPortExitCritical>
				return pdPASS;
 80054ca:	2001      	movs	r0, #1
}
 80054cc:	b004      	add	sp, #16
 80054ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 80054d2:	4620      	mov	r0, r4
 80054d4:	f7ff fda4 	bl	8005020 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80054d8:	f000 f9ee 	bl	80058b8 <xTaskResumeAll>
 80054dc:	e7cf      	b.n	800547e <xQueueGenericReceive+0xf6>
			prvUnlockQueue( pxQueue );
 80054de:	4620      	mov	r0, r4
 80054e0:	f7ff fd9e 	bl	8005020 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80054e4:	f000 f9e8 	bl	80058b8 <xTaskResumeAll>
	taskENTER_CRITICAL();
 80054e8:	f7ff fc1c 	bl	8004d24 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80054ec:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 80054ee:	f7ff fc3b 	bl	8004d68 <vPortExitCritical>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80054f2:	2d00      	cmp	r5, #0
 80054f4:	d1c3      	bne.n	800547e <xQueueGenericReceive+0xf6>
 80054f6:	e77f      	b.n	80053f8 <xQueueGenericReceive+0x70>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80054f8:	f000 fd8a 	bl	8006010 <xTaskGetSchedulerState>
 80054fc:	2800      	cmp	r0, #0
 80054fe:	f43f af63 	beq.w	80053c8 <xQueueGenericReceive+0x40>
 8005502:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 8005504:	2700      	movs	r7, #0
					portYIELD_WITHIN_API();
 8005506:	f8df a004 	ldr.w	sl, [pc, #4]	; 800550c <xQueueGenericReceive+0x184>
 800550a:	e7b9      	b.n	8005480 <xQueueGenericReceive+0xf8>
 800550c:	e000ed04 	.word	0xe000ed04

08005510 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005510:	b530      	push	{r4, r5, lr}

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005512:	4a07      	ldr	r2, [pc, #28]	; (8005530 <vQueueAddToRegistry+0x20>)
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005514:	2300      	movs	r3, #0
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005516:	f852 5033 	ldr.w	r5, [r2, r3, lsl #3]
 800551a:	eb02 04c3 	add.w	r4, r2, r3, lsl #3
 800551e:	b91d      	cbnz	r5, 8005528 <vQueueAddToRegistry+0x18>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005520:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005524:	6060      	str	r0, [r4, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005526:	bd30      	pop	{r4, r5, pc}
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005528:	3301      	adds	r3, #1
 800552a:	2b08      	cmp	r3, #8
 800552c:	d1f3      	bne.n	8005516 <vQueueAddToRegistry+0x6>
 800552e:	bd30      	pop	{r4, r5, pc}
 8005530:	20011f2c 	.word	0x20011f2c

08005534 <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005534:	b580      	push	{r7, lr}
 8005536:	b08c      	sub	sp, #48	; 0x30
 8005538:	af04      	add	r7, sp, #16
 800553a:	60f8      	str	r0, [r7, #12]
 800553c:	60b9      	str	r1, [r7, #8]
 800553e:	603b      	str	r3, [r7, #0]
 8005540:	4613      	mov	r3, r2
 8005542:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005544:	88fb      	ldrh	r3, [r7, #6]
 8005546:	009b      	lsls	r3, r3, #2
 8005548:	4618      	mov	r0, r3
 800554a:	f7ff fac7 	bl	8004adc <pvPortMalloc>
 800554e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d00e      	beq.n	8005574 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005556:	2060      	movs	r0, #96	; 0x60
 8005558:	f7ff fac0 	bl	8004adc <pvPortMalloc>
 800555c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800555e:	69fb      	ldr	r3, [r7, #28]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d003      	beq.n	800556c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005564:	69fb      	ldr	r3, [r7, #28]
 8005566:	697a      	ldr	r2, [r7, #20]
 8005568:	631a      	str	r2, [r3, #48]	; 0x30
 800556a:	e005      	b.n	8005578 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800556c:	6978      	ldr	r0, [r7, #20]
 800556e:	f7ff fb43 	bl	8004bf8 <vPortFree>
 8005572:	e001      	b.n	8005578 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005574:	2300      	movs	r3, #0
 8005576:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005578:	69fb      	ldr	r3, [r7, #28]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d013      	beq.n	80055a6 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800557e:	88fa      	ldrh	r2, [r7, #6]
 8005580:	2300      	movs	r3, #0
 8005582:	9303      	str	r3, [sp, #12]
 8005584:	69fb      	ldr	r3, [r7, #28]
 8005586:	9302      	str	r3, [sp, #8]
 8005588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800558a:	9301      	str	r3, [sp, #4]
 800558c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800558e:	9300      	str	r3, [sp, #0]
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	68b9      	ldr	r1, [r7, #8]
 8005594:	68f8      	ldr	r0, [r7, #12]
 8005596:	f000 f80e 	bl	80055b6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800559a:	69f8      	ldr	r0, [r7, #28]
 800559c:	f000 f894 	bl	80056c8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80055a0:	2301      	movs	r3, #1
 80055a2:	61bb      	str	r3, [r7, #24]
 80055a4:	e002      	b.n	80055ac <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80055a6:	f04f 33ff 	mov.w	r3, #4294967295
 80055aa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80055ac:	69bb      	ldr	r3, [r7, #24]
	}
 80055ae:	4618      	mov	r0, r3
 80055b0:	3720      	adds	r7, #32
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bd80      	pop	{r7, pc}

080055b6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 80055b6:	b580      	push	{r7, lr}
 80055b8:	b088      	sub	sp, #32
 80055ba:	af00      	add	r7, sp, #0
 80055bc:	60f8      	str	r0, [r7, #12]
 80055be:	60b9      	str	r1, [r7, #8]
 80055c0:	607a      	str	r2, [r7, #4]
 80055c2:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80055c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055c6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	009b      	lsls	r3, r3, #2
 80055cc:	461a      	mov	r2, r3
 80055ce:	21a5      	movs	r1, #165	; 0xa5
 80055d0:	f000 ff19 	bl	8006406 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80055d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80055de:	3b01      	subs	r3, #1
 80055e0:	009b      	lsls	r3, r3, #2
 80055e2:	4413      	add	r3, r2
 80055e4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80055e6:	69bb      	ldr	r3, [r7, #24]
 80055e8:	f023 0307 	bic.w	r3, r3, #7
 80055ec:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80055ee:	69bb      	ldr	r3, [r7, #24]
 80055f0:	f003 0307 	and.w	r3, r3, #7
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d009      	beq.n	800560c <prvInitialiseNewTask+0x56>
 80055f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055fc:	f383 8811 	msr	BASEPRI, r3
 8005600:	f3bf 8f6f 	isb	sy
 8005604:	f3bf 8f4f 	dsb	sy
 8005608:	617b      	str	r3, [r7, #20]
 800560a:	e7fe      	b.n	800560a <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800560c:	2300      	movs	r3, #0
 800560e:	61fb      	str	r3, [r7, #28]
 8005610:	e012      	b.n	8005638 <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005612:	68ba      	ldr	r2, [r7, #8]
 8005614:	69fb      	ldr	r3, [r7, #28]
 8005616:	4413      	add	r3, r2
 8005618:	7819      	ldrb	r1, [r3, #0]
 800561a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800561c:	69fb      	ldr	r3, [r7, #28]
 800561e:	4413      	add	r3, r2
 8005620:	3334      	adds	r3, #52	; 0x34
 8005622:	460a      	mov	r2, r1
 8005624:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8005626:	68ba      	ldr	r2, [r7, #8]
 8005628:	69fb      	ldr	r3, [r7, #28]
 800562a:	4413      	add	r3, r2
 800562c:	781b      	ldrb	r3, [r3, #0]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d006      	beq.n	8005640 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005632:	69fb      	ldr	r3, [r7, #28]
 8005634:	3301      	adds	r3, #1
 8005636:	61fb      	str	r3, [r7, #28]
 8005638:	69fb      	ldr	r3, [r7, #28]
 800563a:	2b0f      	cmp	r3, #15
 800563c:	d9e9      	bls.n	8005612 <prvInitialiseNewTask+0x5c>
 800563e:	e000      	b.n	8005642 <prvInitialiseNewTask+0x8c>
		{
			break;
 8005640:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005642:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005644:	2200      	movs	r2, #0
 8005646:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800564a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800564c:	2b06      	cmp	r3, #6
 800564e:	d901      	bls.n	8005654 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005650:	2306      	movs	r3, #6
 8005652:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005654:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005656:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005658:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800565a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800565c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800565e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005662:	2200      	movs	r2, #0
 8005664:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005668:	3304      	adds	r3, #4
 800566a:	4618      	mov	r0, r3
 800566c:	f7ff f9dc 	bl	8004a28 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005672:	3318      	adds	r3, #24
 8005674:	4618      	mov	r0, r3
 8005676:	f7ff f9d7 	bl	8004a28 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800567a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800567c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800567e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005682:	f1c3 0207 	rsb	r2, r3, #7
 8005686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005688:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800568a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800568c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800568e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8005690:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005692:	2200      	movs	r2, #0
 8005694:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005698:	2200      	movs	r2, #0
 800569a:	659a      	str	r2, [r3, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800569c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800569e:	2200      	movs	r2, #0
 80056a0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80056a4:	683a      	ldr	r2, [r7, #0]
 80056a6:	68f9      	ldr	r1, [r7, #12]
 80056a8:	69b8      	ldr	r0, [r7, #24]
 80056aa:	f7ff fb0f 	bl	8004ccc <pxPortInitialiseStack>
 80056ae:	4602      	mov	r2, r0
 80056b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056b2:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80056b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d002      	beq.n	80056c0 <prvInitialiseNewTask+0x10a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80056ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80056be:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80056c0:	bf00      	nop
 80056c2:	3720      	adds	r7, #32
 80056c4:	46bd      	mov	sp, r7
 80056c6:	bd80      	pop	{r7, pc}

080056c8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b082      	sub	sp, #8
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80056d0:	f7ff fb28 	bl	8004d24 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80056d4:	4b2c      	ldr	r3, [pc, #176]	; (8005788 <prvAddNewTaskToReadyList+0xc0>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	3301      	adds	r3, #1
 80056da:	4a2b      	ldr	r2, [pc, #172]	; (8005788 <prvAddNewTaskToReadyList+0xc0>)
 80056dc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80056de:	4b2b      	ldr	r3, [pc, #172]	; (800578c <prvAddNewTaskToReadyList+0xc4>)
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d109      	bne.n	80056fa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80056e6:	4a29      	ldr	r2, [pc, #164]	; (800578c <prvAddNewTaskToReadyList+0xc4>)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80056ec:	4b26      	ldr	r3, [pc, #152]	; (8005788 <prvAddNewTaskToReadyList+0xc0>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	2b01      	cmp	r3, #1
 80056f2:	d110      	bne.n	8005716 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80056f4:	f000 fbda 	bl	8005eac <prvInitialiseTaskLists>
 80056f8:	e00d      	b.n	8005716 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80056fa:	4b25      	ldr	r3, [pc, #148]	; (8005790 <prvAddNewTaskToReadyList+0xc8>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d109      	bne.n	8005716 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005702:	4b22      	ldr	r3, [pc, #136]	; (800578c <prvAddNewTaskToReadyList+0xc4>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800570c:	429a      	cmp	r2, r3
 800570e:	d802      	bhi.n	8005716 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005710:	4a1e      	ldr	r2, [pc, #120]	; (800578c <prvAddNewTaskToReadyList+0xc4>)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005716:	4b1f      	ldr	r3, [pc, #124]	; (8005794 <prvAddNewTaskToReadyList+0xcc>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	3301      	adds	r3, #1
 800571c:	4a1d      	ldr	r2, [pc, #116]	; (8005794 <prvAddNewTaskToReadyList+0xcc>)
 800571e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005720:	4b1c      	ldr	r3, [pc, #112]	; (8005794 <prvAddNewTaskToReadyList+0xcc>)
 8005722:	681a      	ldr	r2, [r3, #0]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800572c:	2201      	movs	r2, #1
 800572e:	409a      	lsls	r2, r3
 8005730:	4b19      	ldr	r3, [pc, #100]	; (8005798 <prvAddNewTaskToReadyList+0xd0>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4313      	orrs	r3, r2
 8005736:	4a18      	ldr	r2, [pc, #96]	; (8005798 <prvAddNewTaskToReadyList+0xd0>)
 8005738:	6013      	str	r3, [r2, #0]
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800573e:	4613      	mov	r3, r2
 8005740:	009b      	lsls	r3, r3, #2
 8005742:	4413      	add	r3, r2
 8005744:	009b      	lsls	r3, r3, #2
 8005746:	4a15      	ldr	r2, [pc, #84]	; (800579c <prvAddNewTaskToReadyList+0xd4>)
 8005748:	441a      	add	r2, r3
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	3304      	adds	r3, #4
 800574e:	4619      	mov	r1, r3
 8005750:	4610      	mov	r0, r2
 8005752:	f7ff f96c 	bl	8004a2e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005756:	f7ff fb07 	bl	8004d68 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800575a:	4b0d      	ldr	r3, [pc, #52]	; (8005790 <prvAddNewTaskToReadyList+0xc8>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d00e      	beq.n	8005780 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005762:	4b0a      	ldr	r3, [pc, #40]	; (800578c <prvAddNewTaskToReadyList+0xc4>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800576c:	429a      	cmp	r2, r3
 800576e:	d207      	bcs.n	8005780 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005770:	4b0b      	ldr	r3, [pc, #44]	; (80057a0 <prvAddNewTaskToReadyList+0xd8>)
 8005772:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005776:	601a      	str	r2, [r3, #0]
 8005778:	f3bf 8f4f 	dsb	sy
 800577c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005780:	bf00      	nop
 8005782:	3708      	adds	r7, #8
 8005784:	46bd      	mov	sp, r7
 8005786:	bd80      	pop	{r7, pc}
 8005788:	20011030 	.word	0x20011030
 800578c:	20010f30 	.word	0x20010f30
 8005790:	2001103c 	.word	0x2001103c
 8005794:	2001104c 	.word	0x2001104c
 8005798:	20011038 	.word	0x20011038
 800579c:	20010f34 	.word	0x20010f34
 80057a0:	e000ed04 	.word	0xe000ed04

080057a4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b084      	sub	sp, #16
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80057ac:	2300      	movs	r3, #0
 80057ae:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d016      	beq.n	80057e4 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80057b6:	4b13      	ldr	r3, [pc, #76]	; (8005804 <vTaskDelay+0x60>)
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d009      	beq.n	80057d2 <vTaskDelay+0x2e>
 80057be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057c2:	f383 8811 	msr	BASEPRI, r3
 80057c6:	f3bf 8f6f 	isb	sy
 80057ca:	f3bf 8f4f 	dsb	sy
 80057ce:	60bb      	str	r3, [r7, #8]
 80057d0:	e7fe      	b.n	80057d0 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 80057d2:	f000 f863 	bl	800589c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80057d6:	2100      	movs	r1, #0
 80057d8:	6878      	ldr	r0, [r7, #4]
 80057da:	f000 fd45 	bl	8006268 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80057de:	f000 f86b 	bl	80058b8 <xTaskResumeAll>
 80057e2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d107      	bne.n	80057fa <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 80057ea:	4b07      	ldr	r3, [pc, #28]	; (8005808 <vTaskDelay+0x64>)
 80057ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80057f0:	601a      	str	r2, [r3, #0]
 80057f2:	f3bf 8f4f 	dsb	sy
 80057f6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80057fa:	bf00      	nop
 80057fc:	3710      	adds	r7, #16
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}
 8005802:	bf00      	nop
 8005804:	20011058 	.word	0x20011058
 8005808:	e000ed04 	.word	0xe000ed04

0800580c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b086      	sub	sp, #24
 8005810:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8005812:	4b1c      	ldr	r3, [pc, #112]	; (8005884 <vTaskStartScheduler+0x78>)
 8005814:	9301      	str	r3, [sp, #4]
 8005816:	2300      	movs	r3, #0
 8005818:	9300      	str	r3, [sp, #0]
 800581a:	2300      	movs	r3, #0
 800581c:	2280      	movs	r2, #128	; 0x80
 800581e:	491a      	ldr	r1, [pc, #104]	; (8005888 <vTaskStartScheduler+0x7c>)
 8005820:	481a      	ldr	r0, [pc, #104]	; (800588c <vTaskStartScheduler+0x80>)
 8005822:	f7ff fe87 	bl	8005534 <xTaskCreate>
 8005826:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2b01      	cmp	r3, #1
 800582c:	d117      	bne.n	800585e <vTaskStartScheduler+0x52>
 800582e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005832:	f383 8811 	msr	BASEPRI, r3
 8005836:	f3bf 8f6f 	isb	sy
 800583a:	f3bf 8f4f 	dsb	sy
 800583e:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005840:	4b13      	ldr	r3, [pc, #76]	; (8005890 <vTaskStartScheduler+0x84>)
 8005842:	f04f 32ff 	mov.w	r2, #4294967295
 8005846:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005848:	4b12      	ldr	r3, [pc, #72]	; (8005894 <vTaskStartScheduler+0x88>)
 800584a:	2201      	movs	r2, #1
 800584c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800584e:	4b12      	ldr	r3, [pc, #72]	; (8005898 <vTaskStartScheduler+0x8c>)
 8005850:	2200      	movs	r2, #0
 8005852:	601a      	str	r2, [r3, #0]

		/* If configGENERATE_RUN_TIME_STATS is defined then the following
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8005854:	f7fa ff52 	bl	80006fc <SetupRunTimeStatsTimer>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005858:	f7ff faf6 	bl	8004e48 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800585c:	e00d      	b.n	800587a <vTaskStartScheduler+0x6e>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005864:	d109      	bne.n	800587a <vTaskStartScheduler+0x6e>
 8005866:	f04f 0350 	mov.w	r3, #80	; 0x50
 800586a:	f383 8811 	msr	BASEPRI, r3
 800586e:	f3bf 8f6f 	isb	sy
 8005872:	f3bf 8f4f 	dsb	sy
 8005876:	607b      	str	r3, [r7, #4]
 8005878:	e7fe      	b.n	8005878 <vTaskStartScheduler+0x6c>
}
 800587a:	bf00      	nop
 800587c:	3710      	adds	r7, #16
 800587e:	46bd      	mov	sp, r7
 8005880:	bd80      	pop	{r7, pc}
 8005882:	bf00      	nop
 8005884:	20011054 	.word	0x20011054
 8005888:	08006618 	.word	0x08006618
 800588c:	08005e7d 	.word	0x08005e7d
 8005890:	20011050 	.word	0x20011050
 8005894:	2001103c 	.word	0x2001103c
 8005898:	20011034 	.word	0x20011034

0800589c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800589c:	b480      	push	{r7}
 800589e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80058a0:	4b04      	ldr	r3, [pc, #16]	; (80058b4 <vTaskSuspendAll+0x18>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	3301      	adds	r3, #1
 80058a6:	4a03      	ldr	r2, [pc, #12]	; (80058b4 <vTaskSuspendAll+0x18>)
 80058a8:	6013      	str	r3, [r2, #0]
}
 80058aa:	bf00      	nop
 80058ac:	46bd      	mov	sp, r7
 80058ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b2:	4770      	bx	lr
 80058b4:	20011058 	.word	0x20011058

080058b8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b084      	sub	sp, #16
 80058bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80058be:	2300      	movs	r3, #0
 80058c0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80058c2:	2300      	movs	r3, #0
 80058c4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80058c6:	4b41      	ldr	r3, [pc, #260]	; (80059cc <xTaskResumeAll+0x114>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d109      	bne.n	80058e2 <xTaskResumeAll+0x2a>
 80058ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058d2:	f383 8811 	msr	BASEPRI, r3
 80058d6:	f3bf 8f6f 	isb	sy
 80058da:	f3bf 8f4f 	dsb	sy
 80058de:	603b      	str	r3, [r7, #0]
 80058e0:	e7fe      	b.n	80058e0 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80058e2:	f7ff fa1f 	bl	8004d24 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80058e6:	4b39      	ldr	r3, [pc, #228]	; (80059cc <xTaskResumeAll+0x114>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	3b01      	subs	r3, #1
 80058ec:	4a37      	ldr	r2, [pc, #220]	; (80059cc <xTaskResumeAll+0x114>)
 80058ee:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80058f0:	4b36      	ldr	r3, [pc, #216]	; (80059cc <xTaskResumeAll+0x114>)
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d161      	bne.n	80059bc <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80058f8:	4b35      	ldr	r3, [pc, #212]	; (80059d0 <xTaskResumeAll+0x118>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d05d      	beq.n	80059bc <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005900:	e02e      	b.n	8005960 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005902:	4b34      	ldr	r3, [pc, #208]	; (80059d4 <xTaskResumeAll+0x11c>)
 8005904:	68db      	ldr	r3, [r3, #12]
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	3318      	adds	r3, #24
 800590e:	4618      	mov	r0, r3
 8005910:	f7ff f8b0 	bl	8004a74 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	3304      	adds	r3, #4
 8005918:	4618      	mov	r0, r3
 800591a:	f7ff f8ab 	bl	8004a74 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005922:	2201      	movs	r2, #1
 8005924:	409a      	lsls	r2, r3
 8005926:	4b2c      	ldr	r3, [pc, #176]	; (80059d8 <xTaskResumeAll+0x120>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4313      	orrs	r3, r2
 800592c:	4a2a      	ldr	r2, [pc, #168]	; (80059d8 <xTaskResumeAll+0x120>)
 800592e:	6013      	str	r3, [r2, #0]
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005934:	4613      	mov	r3, r2
 8005936:	009b      	lsls	r3, r3, #2
 8005938:	4413      	add	r3, r2
 800593a:	009b      	lsls	r3, r3, #2
 800593c:	4a27      	ldr	r2, [pc, #156]	; (80059dc <xTaskResumeAll+0x124>)
 800593e:	441a      	add	r2, r3
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	3304      	adds	r3, #4
 8005944:	4619      	mov	r1, r3
 8005946:	4610      	mov	r0, r2
 8005948:	f7ff f871 	bl	8004a2e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005950:	4b23      	ldr	r3, [pc, #140]	; (80059e0 <xTaskResumeAll+0x128>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005956:	429a      	cmp	r2, r3
 8005958:	d302      	bcc.n	8005960 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800595a:	4b22      	ldr	r3, [pc, #136]	; (80059e4 <xTaskResumeAll+0x12c>)
 800595c:	2201      	movs	r2, #1
 800595e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005960:	4b1c      	ldr	r3, [pc, #112]	; (80059d4 <xTaskResumeAll+0x11c>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d1cc      	bne.n	8005902 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d001      	beq.n	8005972 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800596e:	f000 fb29 	bl	8005fc4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005972:	4b1d      	ldr	r3, [pc, #116]	; (80059e8 <xTaskResumeAll+0x130>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d010      	beq.n	80059a0 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800597e:	f000 f837 	bl	80059f0 <xTaskIncrementTick>
 8005982:	4603      	mov	r3, r0
 8005984:	2b00      	cmp	r3, #0
 8005986:	d002      	beq.n	800598e <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8005988:	4b16      	ldr	r3, [pc, #88]	; (80059e4 <xTaskResumeAll+0x12c>)
 800598a:	2201      	movs	r2, #1
 800598c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	3b01      	subs	r3, #1
 8005992:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d1f1      	bne.n	800597e <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800599a:	4b13      	ldr	r3, [pc, #76]	; (80059e8 <xTaskResumeAll+0x130>)
 800599c:	2200      	movs	r2, #0
 800599e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80059a0:	4b10      	ldr	r3, [pc, #64]	; (80059e4 <xTaskResumeAll+0x12c>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d009      	beq.n	80059bc <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80059a8:	2301      	movs	r3, #1
 80059aa:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80059ac:	4b0f      	ldr	r3, [pc, #60]	; (80059ec <xTaskResumeAll+0x134>)
 80059ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80059b2:	601a      	str	r2, [r3, #0]
 80059b4:	f3bf 8f4f 	dsb	sy
 80059b8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80059bc:	f7ff f9d4 	bl	8004d68 <vPortExitCritical>

	return xAlreadyYielded;
 80059c0:	68bb      	ldr	r3, [r7, #8]
}
 80059c2:	4618      	mov	r0, r3
 80059c4:	3710      	adds	r7, #16
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}
 80059ca:	bf00      	nop
 80059cc:	20011058 	.word	0x20011058
 80059d0:	20011030 	.word	0x20011030
 80059d4:	20010ff0 	.word	0x20010ff0
 80059d8:	20011038 	.word	0x20011038
 80059dc:	20010f34 	.word	0x20010f34
 80059e0:	20010f30 	.word	0x20010f30
 80059e4:	20011044 	.word	0x20011044
 80059e8:	20011040 	.word	0x20011040
 80059ec:	e000ed04 	.word	0xe000ed04

080059f0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b086      	sub	sp, #24
 80059f4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80059f6:	2300      	movs	r3, #0
 80059f8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80059fa:	4b50      	ldr	r3, [pc, #320]	; (8005b3c <xTaskIncrementTick+0x14c>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	f040 808c 	bne.w	8005b1c <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 8005a04:	4b4e      	ldr	r3, [pc, #312]	; (8005b40 <xTaskIncrementTick+0x150>)
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	3301      	adds	r3, #1
 8005a0a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005a0c:	4a4c      	ldr	r2, [pc, #304]	; (8005b40 <xTaskIncrementTick+0x150>)
 8005a0e:	693b      	ldr	r3, [r7, #16]
 8005a10:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 8005a12:	693b      	ldr	r3, [r7, #16]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d11f      	bne.n	8005a58 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8005a18:	4b4a      	ldr	r3, [pc, #296]	; (8005b44 <xTaskIncrementTick+0x154>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d009      	beq.n	8005a36 <xTaskIncrementTick+0x46>
 8005a22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a26:	f383 8811 	msr	BASEPRI, r3
 8005a2a:	f3bf 8f6f 	isb	sy
 8005a2e:	f3bf 8f4f 	dsb	sy
 8005a32:	603b      	str	r3, [r7, #0]
 8005a34:	e7fe      	b.n	8005a34 <xTaskIncrementTick+0x44>
 8005a36:	4b43      	ldr	r3, [pc, #268]	; (8005b44 <xTaskIncrementTick+0x154>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	60fb      	str	r3, [r7, #12]
 8005a3c:	4b42      	ldr	r3, [pc, #264]	; (8005b48 <xTaskIncrementTick+0x158>)
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a40      	ldr	r2, [pc, #256]	; (8005b44 <xTaskIncrementTick+0x154>)
 8005a42:	6013      	str	r3, [r2, #0]
 8005a44:	4a40      	ldr	r2, [pc, #256]	; (8005b48 <xTaskIncrementTick+0x158>)
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	6013      	str	r3, [r2, #0]
 8005a4a:	4b40      	ldr	r3, [pc, #256]	; (8005b4c <xTaskIncrementTick+0x15c>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	3301      	adds	r3, #1
 8005a50:	4a3e      	ldr	r2, [pc, #248]	; (8005b4c <xTaskIncrementTick+0x15c>)
 8005a52:	6013      	str	r3, [r2, #0]
 8005a54:	f000 fab6 	bl	8005fc4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005a58:	4b3d      	ldr	r3, [pc, #244]	; (8005b50 <xTaskIncrementTick+0x160>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	693a      	ldr	r2, [r7, #16]
 8005a5e:	429a      	cmp	r2, r3
 8005a60:	d34d      	bcc.n	8005afe <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005a62:	4b38      	ldr	r3, [pc, #224]	; (8005b44 <xTaskIncrementTick+0x154>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d101      	bne.n	8005a70 <xTaskIncrementTick+0x80>
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	e000      	b.n	8005a72 <xTaskIncrementTick+0x82>
 8005a70:	2300      	movs	r3, #0
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d004      	beq.n	8005a80 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a76:	4b36      	ldr	r3, [pc, #216]	; (8005b50 <xTaskIncrementTick+0x160>)
 8005a78:	f04f 32ff 	mov.w	r2, #4294967295
 8005a7c:	601a      	str	r2, [r3, #0]
					break;
 8005a7e:	e03e      	b.n	8005afe <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005a80:	4b30      	ldr	r3, [pc, #192]	; (8005b44 <xTaskIncrementTick+0x154>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	68db      	ldr	r3, [r3, #12]
 8005a86:	68db      	ldr	r3, [r3, #12]
 8005a88:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005a8a:	68bb      	ldr	r3, [r7, #8]
 8005a8c:	685b      	ldr	r3, [r3, #4]
 8005a8e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005a90:	693a      	ldr	r2, [r7, #16]
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	429a      	cmp	r2, r3
 8005a96:	d203      	bcs.n	8005aa0 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005a98:	4a2d      	ldr	r2, [pc, #180]	; (8005b50 <xTaskIncrementTick+0x160>)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6013      	str	r3, [r2, #0]
						break;
 8005a9e:	e02e      	b.n	8005afe <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	3304      	adds	r3, #4
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	f7fe ffe5 	bl	8004a74 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d004      	beq.n	8005abc <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	3318      	adds	r3, #24
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	f7fe ffdc 	bl	8004a74 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ac0:	2201      	movs	r2, #1
 8005ac2:	409a      	lsls	r2, r3
 8005ac4:	4b23      	ldr	r3, [pc, #140]	; (8005b54 <xTaskIncrementTick+0x164>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	4313      	orrs	r3, r2
 8005aca:	4a22      	ldr	r2, [pc, #136]	; (8005b54 <xTaskIncrementTick+0x164>)
 8005acc:	6013      	str	r3, [r2, #0]
 8005ace:	68bb      	ldr	r3, [r7, #8]
 8005ad0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ad2:	4613      	mov	r3, r2
 8005ad4:	009b      	lsls	r3, r3, #2
 8005ad6:	4413      	add	r3, r2
 8005ad8:	009b      	lsls	r3, r3, #2
 8005ada:	4a1f      	ldr	r2, [pc, #124]	; (8005b58 <xTaskIncrementTick+0x168>)
 8005adc:	441a      	add	r2, r3
 8005ade:	68bb      	ldr	r3, [r7, #8]
 8005ae0:	3304      	adds	r3, #4
 8005ae2:	4619      	mov	r1, r3
 8005ae4:	4610      	mov	r0, r2
 8005ae6:	f7fe ffa2 	bl	8004a2e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005aea:	68bb      	ldr	r3, [r7, #8]
 8005aec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005aee:	4b1b      	ldr	r3, [pc, #108]	; (8005b5c <xTaskIncrementTick+0x16c>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005af4:	429a      	cmp	r2, r3
 8005af6:	d3b4      	bcc.n	8005a62 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8005af8:	2301      	movs	r3, #1
 8005afa:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005afc:	e7b1      	b.n	8005a62 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005afe:	4b17      	ldr	r3, [pc, #92]	; (8005b5c <xTaskIncrementTick+0x16c>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b04:	4914      	ldr	r1, [pc, #80]	; (8005b58 <xTaskIncrementTick+0x168>)
 8005b06:	4613      	mov	r3, r2
 8005b08:	009b      	lsls	r3, r3, #2
 8005b0a:	4413      	add	r3, r2
 8005b0c:	009b      	lsls	r3, r3, #2
 8005b0e:	440b      	add	r3, r1
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	2b01      	cmp	r3, #1
 8005b14:	d907      	bls.n	8005b26 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8005b16:	2301      	movs	r3, #1
 8005b18:	617b      	str	r3, [r7, #20]
 8005b1a:	e004      	b.n	8005b26 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8005b1c:	4b10      	ldr	r3, [pc, #64]	; (8005b60 <xTaskIncrementTick+0x170>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	3301      	adds	r3, #1
 8005b22:	4a0f      	ldr	r2, [pc, #60]	; (8005b60 <xTaskIncrementTick+0x170>)
 8005b24:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005b26:	4b0f      	ldr	r3, [pc, #60]	; (8005b64 <xTaskIncrementTick+0x174>)
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d001      	beq.n	8005b32 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8005b2e:	2301      	movs	r3, #1
 8005b30:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8005b32:	697b      	ldr	r3, [r7, #20]
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	3718      	adds	r7, #24
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bd80      	pop	{r7, pc}
 8005b3c:	20011058 	.word	0x20011058
 8005b40:	20011034 	.word	0x20011034
 8005b44:	20010fe8 	.word	0x20010fe8
 8005b48:	20010fec 	.word	0x20010fec
 8005b4c:	20011048 	.word	0x20011048
 8005b50:	20011050 	.word	0x20011050
 8005b54:	20011038 	.word	0x20011038
 8005b58:	20010f34 	.word	0x20010f34
 8005b5c:	20010f30 	.word	0x20010f30
 8005b60:	20011040 	.word	0x20011040
 8005b64:	20011044 	.word	0x20011044

08005b68 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b086      	sub	sp, #24
 8005b6c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005b6e:	4b32      	ldr	r3, [pc, #200]	; (8005c38 <vTaskSwitchContext+0xd0>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d003      	beq.n	8005b7e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005b76:	4b31      	ldr	r3, [pc, #196]	; (8005c3c <vTaskSwitchContext+0xd4>)
 8005b78:	2201      	movs	r2, #1
 8005b7a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005b7c:	e057      	b.n	8005c2e <vTaskSwitchContext+0xc6>
		xYieldPending = pdFALSE;
 8005b7e:	4b2f      	ldr	r3, [pc, #188]	; (8005c3c <vTaskSwitchContext+0xd4>)
 8005b80:	2200      	movs	r2, #0
 8005b82:	601a      	str	r2, [r3, #0]
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8005b84:	f7fa fdb4 	bl	80006f0 <GetRunTimeStatsValue>
 8005b88:	4602      	mov	r2, r0
 8005b8a:	4b2d      	ldr	r3, [pc, #180]	; (8005c40 <vTaskSwitchContext+0xd8>)
 8005b8c:	601a      	str	r2, [r3, #0]
				if( ulTotalRunTime > ulTaskSwitchedInTime )
 8005b8e:	4b2c      	ldr	r3, [pc, #176]	; (8005c40 <vTaskSwitchContext+0xd8>)
 8005b90:	681a      	ldr	r2, [r3, #0]
 8005b92:	4b2c      	ldr	r3, [pc, #176]	; (8005c44 <vTaskSwitchContext+0xdc>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	429a      	cmp	r2, r3
 8005b98:	d909      	bls.n	8005bae <vTaskSwitchContext+0x46>
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8005b9a:	4b2b      	ldr	r3, [pc, #172]	; (8005c48 <vTaskSwitchContext+0xe0>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005ba0:	4a27      	ldr	r2, [pc, #156]	; (8005c40 <vTaskSwitchContext+0xd8>)
 8005ba2:	6810      	ldr	r0, [r2, #0]
 8005ba4:	4a27      	ldr	r2, [pc, #156]	; (8005c44 <vTaskSwitchContext+0xdc>)
 8005ba6:	6812      	ldr	r2, [r2, #0]
 8005ba8:	1a82      	subs	r2, r0, r2
 8005baa:	440a      	add	r2, r1
 8005bac:	655a      	str	r2, [r3, #84]	; 0x54
				ulTaskSwitchedInTime = ulTotalRunTime;
 8005bae:	4b24      	ldr	r3, [pc, #144]	; (8005c40 <vTaskSwitchContext+0xd8>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	4a24      	ldr	r2, [pc, #144]	; (8005c44 <vTaskSwitchContext+0xdc>)
 8005bb4:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005bb6:	4b25      	ldr	r3, [pc, #148]	; (8005c4c <vTaskSwitchContext+0xe4>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	fab3 f383 	clz	r3, r3
 8005bc2:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005bc4:	7afb      	ldrb	r3, [r7, #11]
 8005bc6:	f1c3 031f 	rsb	r3, r3, #31
 8005bca:	617b      	str	r3, [r7, #20]
 8005bcc:	4920      	ldr	r1, [pc, #128]	; (8005c50 <vTaskSwitchContext+0xe8>)
 8005bce:	697a      	ldr	r2, [r7, #20]
 8005bd0:	4613      	mov	r3, r2
 8005bd2:	009b      	lsls	r3, r3, #2
 8005bd4:	4413      	add	r3, r2
 8005bd6:	009b      	lsls	r3, r3, #2
 8005bd8:	440b      	add	r3, r1
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d109      	bne.n	8005bf4 <vTaskSwitchContext+0x8c>
	__asm volatile
 8005be0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005be4:	f383 8811 	msr	BASEPRI, r3
 8005be8:	f3bf 8f6f 	isb	sy
 8005bec:	f3bf 8f4f 	dsb	sy
 8005bf0:	607b      	str	r3, [r7, #4]
 8005bf2:	e7fe      	b.n	8005bf2 <vTaskSwitchContext+0x8a>
 8005bf4:	697a      	ldr	r2, [r7, #20]
 8005bf6:	4613      	mov	r3, r2
 8005bf8:	009b      	lsls	r3, r3, #2
 8005bfa:	4413      	add	r3, r2
 8005bfc:	009b      	lsls	r3, r3, #2
 8005bfe:	4a14      	ldr	r2, [pc, #80]	; (8005c50 <vTaskSwitchContext+0xe8>)
 8005c00:	4413      	add	r3, r2
 8005c02:	613b      	str	r3, [r7, #16]
 8005c04:	693b      	ldr	r3, [r7, #16]
 8005c06:	685b      	ldr	r3, [r3, #4]
 8005c08:	685a      	ldr	r2, [r3, #4]
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	605a      	str	r2, [r3, #4]
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	685a      	ldr	r2, [r3, #4]
 8005c12:	693b      	ldr	r3, [r7, #16]
 8005c14:	3308      	adds	r3, #8
 8005c16:	429a      	cmp	r2, r3
 8005c18:	d104      	bne.n	8005c24 <vTaskSwitchContext+0xbc>
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	685a      	ldr	r2, [r3, #4]
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	605a      	str	r2, [r3, #4]
 8005c24:	693b      	ldr	r3, [r7, #16]
 8005c26:	685b      	ldr	r3, [r3, #4]
 8005c28:	68db      	ldr	r3, [r3, #12]
 8005c2a:	4a07      	ldr	r2, [pc, #28]	; (8005c48 <vTaskSwitchContext+0xe0>)
 8005c2c:	6013      	str	r3, [r2, #0]
}
 8005c2e:	bf00      	nop
 8005c30:	3718      	adds	r7, #24
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}
 8005c36:	bf00      	nop
 8005c38:	20011058 	.word	0x20011058
 8005c3c:	20011044 	.word	0x20011044
 8005c40:	20011060 	.word	0x20011060
 8005c44:	2001105c 	.word	0x2001105c
 8005c48:	20010f30 	.word	0x20010f30
 8005c4c:	20011038 	.word	0x20011038
 8005c50:	20010f34 	.word	0x20010f34

08005c54 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b084      	sub	sp, #16
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
 8005c5c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d109      	bne.n	8005c78 <vTaskPlaceOnEventList+0x24>
 8005c64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c68:	f383 8811 	msr	BASEPRI, r3
 8005c6c:	f3bf 8f6f 	isb	sy
 8005c70:	f3bf 8f4f 	dsb	sy
 8005c74:	60fb      	str	r3, [r7, #12]
 8005c76:	e7fe      	b.n	8005c76 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005c78:	4b07      	ldr	r3, [pc, #28]	; (8005c98 <vTaskPlaceOnEventList+0x44>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	3318      	adds	r3, #24
 8005c7e:	4619      	mov	r1, r3
 8005c80:	6878      	ldr	r0, [r7, #4]
 8005c82:	f7fe fee0 	bl	8004a46 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005c86:	2101      	movs	r1, #1
 8005c88:	6838      	ldr	r0, [r7, #0]
 8005c8a:	f000 faed 	bl	8006268 <prvAddCurrentTaskToDelayedList>
}
 8005c8e:	bf00      	nop
 8005c90:	3710      	adds	r7, #16
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}
 8005c96:	bf00      	nop
 8005c98:	20010f30 	.word	0x20010f30

08005c9c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b086      	sub	sp, #24
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	68db      	ldr	r3, [r3, #12]
 8005ca8:	68db      	ldr	r3, [r3, #12]
 8005caa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005cac:	693b      	ldr	r3, [r7, #16]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d109      	bne.n	8005cc6 <xTaskRemoveFromEventList+0x2a>
 8005cb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cb6:	f383 8811 	msr	BASEPRI, r3
 8005cba:	f3bf 8f6f 	isb	sy
 8005cbe:	f3bf 8f4f 	dsb	sy
 8005cc2:	60fb      	str	r3, [r7, #12]
 8005cc4:	e7fe      	b.n	8005cc4 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005cc6:	693b      	ldr	r3, [r7, #16]
 8005cc8:	3318      	adds	r3, #24
 8005cca:	4618      	mov	r0, r3
 8005ccc:	f7fe fed2 	bl	8004a74 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005cd0:	4b1d      	ldr	r3, [pc, #116]	; (8005d48 <xTaskRemoveFromEventList+0xac>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d11c      	bne.n	8005d12 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005cd8:	693b      	ldr	r3, [r7, #16]
 8005cda:	3304      	adds	r3, #4
 8005cdc:	4618      	mov	r0, r3
 8005cde:	f7fe fec9 	bl	8004a74 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005ce2:	693b      	ldr	r3, [r7, #16]
 8005ce4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ce6:	2201      	movs	r2, #1
 8005ce8:	409a      	lsls	r2, r3
 8005cea:	4b18      	ldr	r3, [pc, #96]	; (8005d4c <xTaskRemoveFromEventList+0xb0>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	4a16      	ldr	r2, [pc, #88]	; (8005d4c <xTaskRemoveFromEventList+0xb0>)
 8005cf2:	6013      	str	r3, [r2, #0]
 8005cf4:	693b      	ldr	r3, [r7, #16]
 8005cf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cf8:	4613      	mov	r3, r2
 8005cfa:	009b      	lsls	r3, r3, #2
 8005cfc:	4413      	add	r3, r2
 8005cfe:	009b      	lsls	r3, r3, #2
 8005d00:	4a13      	ldr	r2, [pc, #76]	; (8005d50 <xTaskRemoveFromEventList+0xb4>)
 8005d02:	441a      	add	r2, r3
 8005d04:	693b      	ldr	r3, [r7, #16]
 8005d06:	3304      	adds	r3, #4
 8005d08:	4619      	mov	r1, r3
 8005d0a:	4610      	mov	r0, r2
 8005d0c:	f7fe fe8f 	bl	8004a2e <vListInsertEnd>
 8005d10:	e005      	b.n	8005d1e <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005d12:	693b      	ldr	r3, [r7, #16]
 8005d14:	3318      	adds	r3, #24
 8005d16:	4619      	mov	r1, r3
 8005d18:	480e      	ldr	r0, [pc, #56]	; (8005d54 <xTaskRemoveFromEventList+0xb8>)
 8005d1a:	f7fe fe88 	bl	8004a2e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005d1e:	693b      	ldr	r3, [r7, #16]
 8005d20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d22:	4b0d      	ldr	r3, [pc, #52]	; (8005d58 <xTaskRemoveFromEventList+0xbc>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d28:	429a      	cmp	r2, r3
 8005d2a:	d905      	bls.n	8005d38 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005d30:	4b0a      	ldr	r3, [pc, #40]	; (8005d5c <xTaskRemoveFromEventList+0xc0>)
 8005d32:	2201      	movs	r2, #1
 8005d34:	601a      	str	r2, [r3, #0]
 8005d36:	e001      	b.n	8005d3c <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8005d38:	2300      	movs	r3, #0
 8005d3a:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8005d3c:	697b      	ldr	r3, [r7, #20]
}
 8005d3e:	4618      	mov	r0, r3
 8005d40:	3718      	adds	r7, #24
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bd80      	pop	{r7, pc}
 8005d46:	bf00      	nop
 8005d48:	20011058 	.word	0x20011058
 8005d4c:	20011038 	.word	0x20011038
 8005d50:	20010f34 	.word	0x20010f34
 8005d54:	20010ff0 	.word	0x20010ff0
 8005d58:	20010f30 	.word	0x20010f30
 8005d5c:	20011044 	.word	0x20011044

08005d60 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005d60:	b480      	push	{r7}
 8005d62:	b085      	sub	sp, #20
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d109      	bne.n	8005d82 <vTaskSetTimeOutState+0x22>
 8005d6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d72:	f383 8811 	msr	BASEPRI, r3
 8005d76:	f3bf 8f6f 	isb	sy
 8005d7a:	f3bf 8f4f 	dsb	sy
 8005d7e:	60fb      	str	r3, [r7, #12]
 8005d80:	e7fe      	b.n	8005d80 <vTaskSetTimeOutState+0x20>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005d82:	4b07      	ldr	r3, [pc, #28]	; (8005da0 <vTaskSetTimeOutState+0x40>)
 8005d84:	681a      	ldr	r2, [r3, #0]
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005d8a:	4b06      	ldr	r3, [pc, #24]	; (8005da4 <vTaskSetTimeOutState+0x44>)
 8005d8c:	681a      	ldr	r2, [r3, #0]
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	605a      	str	r2, [r3, #4]
}
 8005d92:	bf00      	nop
 8005d94:	3714      	adds	r7, #20
 8005d96:	46bd      	mov	sp, r7
 8005d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9c:	4770      	bx	lr
 8005d9e:	bf00      	nop
 8005da0:	20011048 	.word	0x20011048
 8005da4:	20011034 	.word	0x20011034

08005da8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b086      	sub	sp, #24
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
 8005db0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d109      	bne.n	8005dcc <xTaskCheckForTimeOut+0x24>
 8005db8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dbc:	f383 8811 	msr	BASEPRI, r3
 8005dc0:	f3bf 8f6f 	isb	sy
 8005dc4:	f3bf 8f4f 	dsb	sy
 8005dc8:	60fb      	str	r3, [r7, #12]
 8005dca:	e7fe      	b.n	8005dca <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d109      	bne.n	8005de6 <xTaskCheckForTimeOut+0x3e>
 8005dd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dd6:	f383 8811 	msr	BASEPRI, r3
 8005dda:	f3bf 8f6f 	isb	sy
 8005dde:	f3bf 8f4f 	dsb	sy
 8005de2:	60bb      	str	r3, [r7, #8]
 8005de4:	e7fe      	b.n	8005de4 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8005de6:	f7fe ff9d 	bl	8004d24 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005dea:	4b1c      	ldr	r3, [pc, #112]	; (8005e5c <xTaskCheckForTimeOut+0xb4>)
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	613b      	str	r3, [r7, #16]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005df8:	d102      	bne.n	8005e00 <xTaskCheckForTimeOut+0x58>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	617b      	str	r3, [r7, #20]
 8005dfe:	e026      	b.n	8005e4e <xTaskCheckForTimeOut+0xa6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681a      	ldr	r2, [r3, #0]
 8005e04:	4b16      	ldr	r3, [pc, #88]	; (8005e60 <xTaskCheckForTimeOut+0xb8>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	429a      	cmp	r2, r3
 8005e0a:	d007      	beq.n	8005e1c <xTaskCheckForTimeOut+0x74>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	685a      	ldr	r2, [r3, #4]
 8005e10:	693b      	ldr	r3, [r7, #16]
 8005e12:	429a      	cmp	r2, r3
 8005e14:	d802      	bhi.n	8005e1c <xTaskCheckForTimeOut+0x74>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005e16:	2301      	movs	r3, #1
 8005e18:	617b      	str	r3, [r7, #20]
 8005e1a:	e018      	b.n	8005e4e <xTaskCheckForTimeOut+0xa6>
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	685b      	ldr	r3, [r3, #4]
 8005e20:	693a      	ldr	r2, [r7, #16]
 8005e22:	1ad2      	subs	r2, r2, r3
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	429a      	cmp	r2, r3
 8005e2a:	d20e      	bcs.n	8005e4a <xTaskCheckForTimeOut+0xa2>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	681a      	ldr	r2, [r3, #0]
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6859      	ldr	r1, [r3, #4]
 8005e34:	693b      	ldr	r3, [r7, #16]
 8005e36:	1acb      	subs	r3, r1, r3
 8005e38:	441a      	add	r2, r3
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8005e3e:	6878      	ldr	r0, [r7, #4]
 8005e40:	f7ff ff8e 	bl	8005d60 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 8005e44:	2300      	movs	r3, #0
 8005e46:	617b      	str	r3, [r7, #20]
 8005e48:	e001      	b.n	8005e4e <xTaskCheckForTimeOut+0xa6>
		}
		else
		{
			xReturn = pdTRUE;
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8005e4e:	f7fe ff8b 	bl	8004d68 <vPortExitCritical>

	return xReturn;
 8005e52:	697b      	ldr	r3, [r7, #20]
}
 8005e54:	4618      	mov	r0, r3
 8005e56:	3718      	adds	r7, #24
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	bd80      	pop	{r7, pc}
 8005e5c:	20011034 	.word	0x20011034
 8005e60:	20011048 	.word	0x20011048

08005e64 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005e64:	b480      	push	{r7}
 8005e66:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005e68:	4b03      	ldr	r3, [pc, #12]	; (8005e78 <vTaskMissedYield+0x14>)
 8005e6a:	2201      	movs	r2, #1
 8005e6c:	601a      	str	r2, [r3, #0]
}
 8005e6e:	bf00      	nop
 8005e70:	46bd      	mov	sp, r7
 8005e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e76:	4770      	bx	lr
 8005e78:	20011044 	.word	0x20011044

08005e7c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b082      	sub	sp, #8
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005e84:	f000 f852 	bl	8005f2c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005e88:	4b06      	ldr	r3, [pc, #24]	; (8005ea4 <prvIdleTask+0x28>)
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	2b01      	cmp	r3, #1
 8005e8e:	d9f9      	bls.n	8005e84 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005e90:	4b05      	ldr	r3, [pc, #20]	; (8005ea8 <prvIdleTask+0x2c>)
 8005e92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e96:	601a      	str	r2, [r3, #0]
 8005e98:	f3bf 8f4f 	dsb	sy
 8005e9c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005ea0:	e7f0      	b.n	8005e84 <prvIdleTask+0x8>
 8005ea2:	bf00      	nop
 8005ea4:	20010f34 	.word	0x20010f34
 8005ea8:	e000ed04 	.word	0xe000ed04

08005eac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b082      	sub	sp, #8
 8005eb0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	607b      	str	r3, [r7, #4]
 8005eb6:	e00c      	b.n	8005ed2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005eb8:	687a      	ldr	r2, [r7, #4]
 8005eba:	4613      	mov	r3, r2
 8005ebc:	009b      	lsls	r3, r3, #2
 8005ebe:	4413      	add	r3, r2
 8005ec0:	009b      	lsls	r3, r3, #2
 8005ec2:	4a12      	ldr	r2, [pc, #72]	; (8005f0c <prvInitialiseTaskLists+0x60>)
 8005ec4:	4413      	add	r3, r2
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	f7fe fda3 	bl	8004a12 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	3301      	adds	r3, #1
 8005ed0:	607b      	str	r3, [r7, #4]
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2b06      	cmp	r3, #6
 8005ed6:	d9ef      	bls.n	8005eb8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005ed8:	480d      	ldr	r0, [pc, #52]	; (8005f10 <prvInitialiseTaskLists+0x64>)
 8005eda:	f7fe fd9a 	bl	8004a12 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005ede:	480d      	ldr	r0, [pc, #52]	; (8005f14 <prvInitialiseTaskLists+0x68>)
 8005ee0:	f7fe fd97 	bl	8004a12 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005ee4:	480c      	ldr	r0, [pc, #48]	; (8005f18 <prvInitialiseTaskLists+0x6c>)
 8005ee6:	f7fe fd94 	bl	8004a12 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005eea:	480c      	ldr	r0, [pc, #48]	; (8005f1c <prvInitialiseTaskLists+0x70>)
 8005eec:	f7fe fd91 	bl	8004a12 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005ef0:	480b      	ldr	r0, [pc, #44]	; (8005f20 <prvInitialiseTaskLists+0x74>)
 8005ef2:	f7fe fd8e 	bl	8004a12 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005ef6:	4b0b      	ldr	r3, [pc, #44]	; (8005f24 <prvInitialiseTaskLists+0x78>)
 8005ef8:	4a05      	ldr	r2, [pc, #20]	; (8005f10 <prvInitialiseTaskLists+0x64>)
 8005efa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005efc:	4b0a      	ldr	r3, [pc, #40]	; (8005f28 <prvInitialiseTaskLists+0x7c>)
 8005efe:	4a05      	ldr	r2, [pc, #20]	; (8005f14 <prvInitialiseTaskLists+0x68>)
 8005f00:	601a      	str	r2, [r3, #0]
}
 8005f02:	bf00      	nop
 8005f04:	3708      	adds	r7, #8
 8005f06:	46bd      	mov	sp, r7
 8005f08:	bd80      	pop	{r7, pc}
 8005f0a:	bf00      	nop
 8005f0c:	20010f34 	.word	0x20010f34
 8005f10:	20010fc0 	.word	0x20010fc0
 8005f14:	20010fd4 	.word	0x20010fd4
 8005f18:	20010ff0 	.word	0x20010ff0
 8005f1c:	20011004 	.word	0x20011004
 8005f20:	2001101c 	.word	0x2001101c
 8005f24:	20010fe8 	.word	0x20010fe8
 8005f28:	20010fec 	.word	0x20010fec

08005f2c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b082      	sub	sp, #8
 8005f30:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005f32:	e028      	b.n	8005f86 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 8005f34:	f7ff fcb2 	bl	800589c <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8005f38:	4b17      	ldr	r3, [pc, #92]	; (8005f98 <prvCheckTasksWaitingTermination+0x6c>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	bf0c      	ite	eq
 8005f40:	2301      	moveq	r3, #1
 8005f42:	2300      	movne	r3, #0
 8005f44:	b2db      	uxtb	r3, r3
 8005f46:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 8005f48:	f7ff fcb6 	bl	80058b8 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d119      	bne.n	8005f86 <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 8005f52:	f7fe fee7 	bl	8004d24 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8005f56:	4b10      	ldr	r3, [pc, #64]	; (8005f98 <prvCheckTasksWaitingTermination+0x6c>)
 8005f58:	68db      	ldr	r3, [r3, #12]
 8005f5a:	68db      	ldr	r3, [r3, #12]
 8005f5c:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	3304      	adds	r3, #4
 8005f62:	4618      	mov	r0, r3
 8005f64:	f7fe fd86 	bl	8004a74 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8005f68:	4b0c      	ldr	r3, [pc, #48]	; (8005f9c <prvCheckTasksWaitingTermination+0x70>)
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	3b01      	subs	r3, #1
 8005f6e:	4a0b      	ldr	r2, [pc, #44]	; (8005f9c <prvCheckTasksWaitingTermination+0x70>)
 8005f70:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8005f72:	4b0b      	ldr	r3, [pc, #44]	; (8005fa0 <prvCheckTasksWaitingTermination+0x74>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	3b01      	subs	r3, #1
 8005f78:	4a09      	ldr	r2, [pc, #36]	; (8005fa0 <prvCheckTasksWaitingTermination+0x74>)
 8005f7a:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 8005f7c:	f7fe fef4 	bl	8004d68 <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 8005f80:	6838      	ldr	r0, [r7, #0]
 8005f82:	f000 f80f 	bl	8005fa4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005f86:	4b06      	ldr	r3, [pc, #24]	; (8005fa0 <prvCheckTasksWaitingTermination+0x74>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d1d2      	bne.n	8005f34 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005f8e:	bf00      	nop
 8005f90:	3708      	adds	r7, #8
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bd80      	pop	{r7, pc}
 8005f96:	bf00      	nop
 8005f98:	20011004 	.word	0x20011004
 8005f9c:	20011030 	.word	0x20011030
 8005fa0:	20011018 	.word	0x20011018

08005fa4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b082      	sub	sp, #8
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	f7fe fe21 	bl	8004bf8 <vPortFree>
			vPortFree( pxTCB );
 8005fb6:	6878      	ldr	r0, [r7, #4]
 8005fb8:	f7fe fe1e 	bl	8004bf8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005fbc:	bf00      	nop
 8005fbe:	3708      	adds	r7, #8
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	bd80      	pop	{r7, pc}

08005fc4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	b083      	sub	sp, #12
 8005fc8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005fca:	4b0f      	ldr	r3, [pc, #60]	; (8006008 <prvResetNextTaskUnblockTime+0x44>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d101      	bne.n	8005fd8 <prvResetNextTaskUnblockTime+0x14>
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	e000      	b.n	8005fda <prvResetNextTaskUnblockTime+0x16>
 8005fd8:	2300      	movs	r3, #0
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d004      	beq.n	8005fe8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005fde:	4b0b      	ldr	r3, [pc, #44]	; (800600c <prvResetNextTaskUnblockTime+0x48>)
 8005fe0:	f04f 32ff 	mov.w	r2, #4294967295
 8005fe4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005fe6:	e008      	b.n	8005ffa <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005fe8:	4b07      	ldr	r3, [pc, #28]	; (8006008 <prvResetNextTaskUnblockTime+0x44>)
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	68db      	ldr	r3, [r3, #12]
 8005fee:	68db      	ldr	r3, [r3, #12]
 8005ff0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	4a05      	ldr	r2, [pc, #20]	; (800600c <prvResetNextTaskUnblockTime+0x48>)
 8005ff8:	6013      	str	r3, [r2, #0]
}
 8005ffa:	bf00      	nop
 8005ffc:	370c      	adds	r7, #12
 8005ffe:	46bd      	mov	sp, r7
 8006000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006004:	4770      	bx	lr
 8006006:	bf00      	nop
 8006008:	20010fe8 	.word	0x20010fe8
 800600c:	20011050 	.word	0x20011050

08006010 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006010:	b480      	push	{r7}
 8006012:	b083      	sub	sp, #12
 8006014:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006016:	4b0b      	ldr	r3, [pc, #44]	; (8006044 <xTaskGetSchedulerState+0x34>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d102      	bne.n	8006024 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800601e:	2301      	movs	r3, #1
 8006020:	607b      	str	r3, [r7, #4]
 8006022:	e008      	b.n	8006036 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006024:	4b08      	ldr	r3, [pc, #32]	; (8006048 <xTaskGetSchedulerState+0x38>)
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d102      	bne.n	8006032 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800602c:	2302      	movs	r3, #2
 800602e:	607b      	str	r3, [r7, #4]
 8006030:	e001      	b.n	8006036 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006032:	2300      	movs	r3, #0
 8006034:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006036:	687b      	ldr	r3, [r7, #4]
	}
 8006038:	4618      	mov	r0, r3
 800603a:	370c      	adds	r7, #12
 800603c:	46bd      	mov	sp, r7
 800603e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006042:	4770      	bx	lr
 8006044:	2001103c 	.word	0x2001103c
 8006048:	20011058 	.word	0x20011058

0800604c <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800604c:	b580      	push	{r7, lr}
 800604e:	b084      	sub	sp, #16
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d062      	beq.n	8006124 <vTaskPriorityInherit+0xd8>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006062:	4b32      	ldr	r3, [pc, #200]	; (800612c <vTaskPriorityInherit+0xe0>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006068:	429a      	cmp	r2, r3
 800606a:	d25b      	bcs.n	8006124 <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	699b      	ldr	r3, [r3, #24]
 8006070:	2b00      	cmp	r3, #0
 8006072:	db06      	blt.n	8006082 <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006074:	4b2d      	ldr	r3, [pc, #180]	; (800612c <vTaskPriorityInherit+0xe0>)
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800607a:	f1c3 0207 	rsb	r2, r3, #7
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	6959      	ldr	r1, [r3, #20]
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800608a:	4613      	mov	r3, r2
 800608c:	009b      	lsls	r3, r3, #2
 800608e:	4413      	add	r3, r2
 8006090:	009b      	lsls	r3, r3, #2
 8006092:	4a27      	ldr	r2, [pc, #156]	; (8006130 <vTaskPriorityInherit+0xe4>)
 8006094:	4413      	add	r3, r2
 8006096:	4299      	cmp	r1, r3
 8006098:	d101      	bne.n	800609e <vTaskPriorityInherit+0x52>
 800609a:	2301      	movs	r3, #1
 800609c:	e000      	b.n	80060a0 <vTaskPriorityInherit+0x54>
 800609e:	2300      	movs	r3, #0
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d03a      	beq.n	800611a <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	3304      	adds	r3, #4
 80060a8:	4618      	mov	r0, r3
 80060aa:	f7fe fce3 	bl	8004a74 <uxListRemove>
 80060ae:	4603      	mov	r3, r0
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d115      	bne.n	80060e0 <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060b8:	491d      	ldr	r1, [pc, #116]	; (8006130 <vTaskPriorityInherit+0xe4>)
 80060ba:	4613      	mov	r3, r2
 80060bc:	009b      	lsls	r3, r3, #2
 80060be:	4413      	add	r3, r2
 80060c0:	009b      	lsls	r3, r3, #2
 80060c2:	440b      	add	r3, r1
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d10a      	bne.n	80060e0 <vTaskPriorityInherit+0x94>
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060ce:	2201      	movs	r2, #1
 80060d0:	fa02 f303 	lsl.w	r3, r2, r3
 80060d4:	43da      	mvns	r2, r3
 80060d6:	4b17      	ldr	r3, [pc, #92]	; (8006134 <vTaskPriorityInherit+0xe8>)
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	4013      	ands	r3, r2
 80060dc:	4a15      	ldr	r2, [pc, #84]	; (8006134 <vTaskPriorityInherit+0xe8>)
 80060de:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80060e0:	4b12      	ldr	r3, [pc, #72]	; (800612c <vTaskPriorityInherit+0xe0>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060ee:	2201      	movs	r2, #1
 80060f0:	409a      	lsls	r2, r3
 80060f2:	4b10      	ldr	r3, [pc, #64]	; (8006134 <vTaskPriorityInherit+0xe8>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	4313      	orrs	r3, r2
 80060f8:	4a0e      	ldr	r2, [pc, #56]	; (8006134 <vTaskPriorityInherit+0xe8>)
 80060fa:	6013      	str	r3, [r2, #0]
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006100:	4613      	mov	r3, r2
 8006102:	009b      	lsls	r3, r3, #2
 8006104:	4413      	add	r3, r2
 8006106:	009b      	lsls	r3, r3, #2
 8006108:	4a09      	ldr	r2, [pc, #36]	; (8006130 <vTaskPriorityInherit+0xe4>)
 800610a:	441a      	add	r2, r3
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	3304      	adds	r3, #4
 8006110:	4619      	mov	r1, r3
 8006112:	4610      	mov	r0, r2
 8006114:	f7fe fc8b 	bl	8004a2e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006118:	e004      	b.n	8006124 <vTaskPriorityInherit+0xd8>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800611a:	4b04      	ldr	r3, [pc, #16]	; (800612c <vTaskPriorityInherit+0xe0>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	62da      	str	r2, [r3, #44]	; 0x2c
	}
 8006124:	bf00      	nop
 8006126:	3710      	adds	r7, #16
 8006128:	46bd      	mov	sp, r7
 800612a:	bd80      	pop	{r7, pc}
 800612c:	20010f30 	.word	0x20010f30
 8006130:	20010f34 	.word	0x20010f34
 8006134:	20011038 	.word	0x20011038

08006138 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006138:	b580      	push	{r7, lr}
 800613a:	b086      	sub	sp, #24
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006144:	2300      	movs	r3, #0
 8006146:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d06c      	beq.n	8006228 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800614e:	4b39      	ldr	r3, [pc, #228]	; (8006234 <xTaskPriorityDisinherit+0xfc>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	693a      	ldr	r2, [r7, #16]
 8006154:	429a      	cmp	r2, r3
 8006156:	d009      	beq.n	800616c <xTaskPriorityDisinherit+0x34>
 8006158:	f04f 0350 	mov.w	r3, #80	; 0x50
 800615c:	f383 8811 	msr	BASEPRI, r3
 8006160:	f3bf 8f6f 	isb	sy
 8006164:	f3bf 8f4f 	dsb	sy
 8006168:	60fb      	str	r3, [r7, #12]
 800616a:	e7fe      	b.n	800616a <xTaskPriorityDisinherit+0x32>

			configASSERT( pxTCB->uxMutexesHeld );
 800616c:	693b      	ldr	r3, [r7, #16]
 800616e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006170:	2b00      	cmp	r3, #0
 8006172:	d109      	bne.n	8006188 <xTaskPriorityDisinherit+0x50>
 8006174:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006178:	f383 8811 	msr	BASEPRI, r3
 800617c:	f3bf 8f6f 	isb	sy
 8006180:	f3bf 8f4f 	dsb	sy
 8006184:	60bb      	str	r3, [r7, #8]
 8006186:	e7fe      	b.n	8006186 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8006188:	693b      	ldr	r3, [r7, #16]
 800618a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800618c:	1e5a      	subs	r2, r3, #1
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006192:	693b      	ldr	r3, [r7, #16]
 8006194:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006196:	693b      	ldr	r3, [r7, #16]
 8006198:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800619a:	429a      	cmp	r2, r3
 800619c:	d044      	beq.n	8006228 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800619e:	693b      	ldr	r3, [r7, #16]
 80061a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d140      	bne.n	8006228 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80061a6:	693b      	ldr	r3, [r7, #16]
 80061a8:	3304      	adds	r3, #4
 80061aa:	4618      	mov	r0, r3
 80061ac:	f7fe fc62 	bl	8004a74 <uxListRemove>
 80061b0:	4603      	mov	r3, r0
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d115      	bne.n	80061e2 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80061b6:	693b      	ldr	r3, [r7, #16]
 80061b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061ba:	491f      	ldr	r1, [pc, #124]	; (8006238 <xTaskPriorityDisinherit+0x100>)
 80061bc:	4613      	mov	r3, r2
 80061be:	009b      	lsls	r3, r3, #2
 80061c0:	4413      	add	r3, r2
 80061c2:	009b      	lsls	r3, r3, #2
 80061c4:	440b      	add	r3, r1
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d10a      	bne.n	80061e2 <xTaskPriorityDisinherit+0xaa>
 80061cc:	693b      	ldr	r3, [r7, #16]
 80061ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061d0:	2201      	movs	r2, #1
 80061d2:	fa02 f303 	lsl.w	r3, r2, r3
 80061d6:	43da      	mvns	r2, r3
 80061d8:	4b18      	ldr	r3, [pc, #96]	; (800623c <xTaskPriorityDisinherit+0x104>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4013      	ands	r3, r2
 80061de:	4a17      	ldr	r2, [pc, #92]	; (800623c <xTaskPriorityDisinherit+0x104>)
 80061e0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80061e2:	693b      	ldr	r3, [r7, #16]
 80061e4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061ee:	f1c3 0207 	rsb	r2, r3, #7
 80061f2:	693b      	ldr	r3, [r7, #16]
 80061f4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80061f6:	693b      	ldr	r3, [r7, #16]
 80061f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061fa:	2201      	movs	r2, #1
 80061fc:	409a      	lsls	r2, r3
 80061fe:	4b0f      	ldr	r3, [pc, #60]	; (800623c <xTaskPriorityDisinherit+0x104>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4313      	orrs	r3, r2
 8006204:	4a0d      	ldr	r2, [pc, #52]	; (800623c <xTaskPriorityDisinherit+0x104>)
 8006206:	6013      	str	r3, [r2, #0]
 8006208:	693b      	ldr	r3, [r7, #16]
 800620a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800620c:	4613      	mov	r3, r2
 800620e:	009b      	lsls	r3, r3, #2
 8006210:	4413      	add	r3, r2
 8006212:	009b      	lsls	r3, r3, #2
 8006214:	4a08      	ldr	r2, [pc, #32]	; (8006238 <xTaskPriorityDisinherit+0x100>)
 8006216:	441a      	add	r2, r3
 8006218:	693b      	ldr	r3, [r7, #16]
 800621a:	3304      	adds	r3, #4
 800621c:	4619      	mov	r1, r3
 800621e:	4610      	mov	r0, r2
 8006220:	f7fe fc05 	bl	8004a2e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006224:	2301      	movs	r3, #1
 8006226:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006228:	697b      	ldr	r3, [r7, #20]
	}
 800622a:	4618      	mov	r0, r3
 800622c:	3718      	adds	r7, #24
 800622e:	46bd      	mov	sp, r7
 8006230:	bd80      	pop	{r7, pc}
 8006232:	bf00      	nop
 8006234:	20010f30 	.word	0x20010f30
 8006238:	20010f34 	.word	0x20010f34
 800623c:	20011038 	.word	0x20011038

08006240 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8006240:	b480      	push	{r7}
 8006242:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006244:	4b07      	ldr	r3, [pc, #28]	; (8006264 <pvTaskIncrementMutexHeldCount+0x24>)
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d004      	beq.n	8006256 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800624c:	4b05      	ldr	r3, [pc, #20]	; (8006264 <pvTaskIncrementMutexHeldCount+0x24>)
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006252:	3201      	adds	r2, #1
 8006254:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8006256:	4b03      	ldr	r3, [pc, #12]	; (8006264 <pvTaskIncrementMutexHeldCount+0x24>)
 8006258:	681b      	ldr	r3, [r3, #0]
	}
 800625a:	4618      	mov	r0, r3
 800625c:	46bd      	mov	sp, r7
 800625e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006262:	4770      	bx	lr
 8006264:	20010f30 	.word	0x20010f30

08006268 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b084      	sub	sp, #16
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
 8006270:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006272:	4b29      	ldr	r3, [pc, #164]	; (8006318 <prvAddCurrentTaskToDelayedList+0xb0>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006278:	4b28      	ldr	r3, [pc, #160]	; (800631c <prvAddCurrentTaskToDelayedList+0xb4>)
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	3304      	adds	r3, #4
 800627e:	4618      	mov	r0, r3
 8006280:	f7fe fbf8 	bl	8004a74 <uxListRemove>
 8006284:	4603      	mov	r3, r0
 8006286:	2b00      	cmp	r3, #0
 8006288:	d10b      	bne.n	80062a2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800628a:	4b24      	ldr	r3, [pc, #144]	; (800631c <prvAddCurrentTaskToDelayedList+0xb4>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006290:	2201      	movs	r2, #1
 8006292:	fa02 f303 	lsl.w	r3, r2, r3
 8006296:	43da      	mvns	r2, r3
 8006298:	4b21      	ldr	r3, [pc, #132]	; (8006320 <prvAddCurrentTaskToDelayedList+0xb8>)
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4013      	ands	r3, r2
 800629e:	4a20      	ldr	r2, [pc, #128]	; (8006320 <prvAddCurrentTaskToDelayedList+0xb8>)
 80062a0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062a8:	d10a      	bne.n	80062c0 <prvAddCurrentTaskToDelayedList+0x58>
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d007      	beq.n	80062c0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80062b0:	4b1a      	ldr	r3, [pc, #104]	; (800631c <prvAddCurrentTaskToDelayedList+0xb4>)
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	3304      	adds	r3, #4
 80062b6:	4619      	mov	r1, r3
 80062b8:	481a      	ldr	r0, [pc, #104]	; (8006324 <prvAddCurrentTaskToDelayedList+0xbc>)
 80062ba:	f7fe fbb8 	bl	8004a2e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80062be:	e026      	b.n	800630e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80062c0:	68fa      	ldr	r2, [r7, #12]
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	4413      	add	r3, r2
 80062c6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80062c8:	4b14      	ldr	r3, [pc, #80]	; (800631c <prvAddCurrentTaskToDelayedList+0xb4>)
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	68ba      	ldr	r2, [r7, #8]
 80062ce:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80062d0:	68ba      	ldr	r2, [r7, #8]
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	429a      	cmp	r2, r3
 80062d6:	d209      	bcs.n	80062ec <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80062d8:	4b13      	ldr	r3, [pc, #76]	; (8006328 <prvAddCurrentTaskToDelayedList+0xc0>)
 80062da:	681a      	ldr	r2, [r3, #0]
 80062dc:	4b0f      	ldr	r3, [pc, #60]	; (800631c <prvAddCurrentTaskToDelayedList+0xb4>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	3304      	adds	r3, #4
 80062e2:	4619      	mov	r1, r3
 80062e4:	4610      	mov	r0, r2
 80062e6:	f7fe fbae 	bl	8004a46 <vListInsert>
}
 80062ea:	e010      	b.n	800630e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80062ec:	4b0f      	ldr	r3, [pc, #60]	; (800632c <prvAddCurrentTaskToDelayedList+0xc4>)
 80062ee:	681a      	ldr	r2, [r3, #0]
 80062f0:	4b0a      	ldr	r3, [pc, #40]	; (800631c <prvAddCurrentTaskToDelayedList+0xb4>)
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	3304      	adds	r3, #4
 80062f6:	4619      	mov	r1, r3
 80062f8:	4610      	mov	r0, r2
 80062fa:	f7fe fba4 	bl	8004a46 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80062fe:	4b0c      	ldr	r3, [pc, #48]	; (8006330 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	68ba      	ldr	r2, [r7, #8]
 8006304:	429a      	cmp	r2, r3
 8006306:	d202      	bcs.n	800630e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006308:	4a09      	ldr	r2, [pc, #36]	; (8006330 <prvAddCurrentTaskToDelayedList+0xc8>)
 800630a:	68bb      	ldr	r3, [r7, #8]
 800630c:	6013      	str	r3, [r2, #0]
}
 800630e:	bf00      	nop
 8006310:	3710      	adds	r7, #16
 8006312:	46bd      	mov	sp, r7
 8006314:	bd80      	pop	{r7, pc}
 8006316:	bf00      	nop
 8006318:	20011034 	.word	0x20011034
 800631c:	20010f30 	.word	0x20010f30
 8006320:	20011038 	.word	0x20011038
 8006324:	2001101c 	.word	0x2001101c
 8006328:	20010fec 	.word	0x20010fec
 800632c:	20010fe8 	.word	0x20010fe8
 8006330:	20011050 	.word	0x20011050

08006334 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8006334:	f8df d034 	ldr.w	sp, [pc, #52]	; 800636c <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006338:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800633a:	e003      	b.n	8006344 <LoopCopyDataInit>

0800633c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800633c:	4b0c      	ldr	r3, [pc, #48]	; (8006370 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800633e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006340:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006342:	3104      	adds	r1, #4

08006344 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006344:	480b      	ldr	r0, [pc, #44]	; (8006374 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8006346:	4b0c      	ldr	r3, [pc, #48]	; (8006378 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8006348:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800634a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800634c:	d3f6      	bcc.n	800633c <CopyDataInit>
  ldr  r2, =_sbss
 800634e:	4a0b      	ldr	r2, [pc, #44]	; (800637c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006350:	e002      	b.n	8006358 <LoopFillZerobss>

08006352 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006352:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006354:	f842 3b04 	str.w	r3, [r2], #4

08006358 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006358:	4b09      	ldr	r3, [pc, #36]	; (8006380 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800635a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800635c:	d3f9      	bcc.n	8006352 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800635e:	f7fa fddb 	bl	8000f18 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006362:	f000 f811 	bl	8006388 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006366:	f7fa f983 	bl	8000670 <main>
  bx  lr    
 800636a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800636c:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8006370:	08006770 	.word	0x08006770
  ldr  r0, =_sdata
 8006374:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006378:	200001c4 	.word	0x200001c4
  ldr  r2, =_sbss
 800637c:	200001c4 	.word	0x200001c4
  ldr  r3, = _ebss
 8006380:	20011f70 	.word	0x20011f70

08006384 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006384:	e7fe      	b.n	8006384 <CAN1_RX0_IRQHandler>
	...

08006388 <__libc_init_array>:
 8006388:	b570      	push	{r4, r5, r6, lr}
 800638a:	4e0d      	ldr	r6, [pc, #52]	; (80063c0 <__libc_init_array+0x38>)
 800638c:	4c0d      	ldr	r4, [pc, #52]	; (80063c4 <__libc_init_array+0x3c>)
 800638e:	1ba4      	subs	r4, r4, r6
 8006390:	10a4      	asrs	r4, r4, #2
 8006392:	2500      	movs	r5, #0
 8006394:	42a5      	cmp	r5, r4
 8006396:	d109      	bne.n	80063ac <__libc_init_array+0x24>
 8006398:	4e0b      	ldr	r6, [pc, #44]	; (80063c8 <__libc_init_array+0x40>)
 800639a:	4c0c      	ldr	r4, [pc, #48]	; (80063cc <__libc_init_array+0x44>)
 800639c:	f000 f908 	bl	80065b0 <_init>
 80063a0:	1ba4      	subs	r4, r4, r6
 80063a2:	10a4      	asrs	r4, r4, #2
 80063a4:	2500      	movs	r5, #0
 80063a6:	42a5      	cmp	r5, r4
 80063a8:	d105      	bne.n	80063b6 <__libc_init_array+0x2e>
 80063aa:	bd70      	pop	{r4, r5, r6, pc}
 80063ac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80063b0:	4798      	blx	r3
 80063b2:	3501      	adds	r5, #1
 80063b4:	e7ee      	b.n	8006394 <__libc_init_array+0xc>
 80063b6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80063ba:	4798      	blx	r3
 80063bc:	3501      	adds	r5, #1
 80063be:	e7f2      	b.n	80063a6 <__libc_init_array+0x1e>
 80063c0:	08006768 	.word	0x08006768
 80063c4:	08006768 	.word	0x08006768
 80063c8:	08006768 	.word	0x08006768
 80063cc:	0800676c 	.word	0x0800676c

080063d0 <malloc>:
 80063d0:	4b02      	ldr	r3, [pc, #8]	; (80063dc <malloc+0xc>)
 80063d2:	4601      	mov	r1, r0
 80063d4:	6818      	ldr	r0, [r3, #0]
 80063d6:	f000 b86d 	b.w	80064b4 <_malloc_r>
 80063da:	bf00      	nop
 80063dc:	20000160 	.word	0x20000160

080063e0 <free>:
 80063e0:	4b02      	ldr	r3, [pc, #8]	; (80063ec <free+0xc>)
 80063e2:	4601      	mov	r1, r0
 80063e4:	6818      	ldr	r0, [r3, #0]
 80063e6:	f000 b817 	b.w	8006418 <_free_r>
 80063ea:	bf00      	nop
 80063ec:	20000160 	.word	0x20000160

080063f0 <memcpy>:
 80063f0:	b510      	push	{r4, lr}
 80063f2:	1e43      	subs	r3, r0, #1
 80063f4:	440a      	add	r2, r1
 80063f6:	4291      	cmp	r1, r2
 80063f8:	d100      	bne.n	80063fc <memcpy+0xc>
 80063fa:	bd10      	pop	{r4, pc}
 80063fc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006400:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006404:	e7f7      	b.n	80063f6 <memcpy+0x6>

08006406 <memset>:
 8006406:	4402      	add	r2, r0
 8006408:	4603      	mov	r3, r0
 800640a:	4293      	cmp	r3, r2
 800640c:	d100      	bne.n	8006410 <memset+0xa>
 800640e:	4770      	bx	lr
 8006410:	f803 1b01 	strb.w	r1, [r3], #1
 8006414:	e7f9      	b.n	800640a <memset+0x4>
	...

08006418 <_free_r>:
 8006418:	b538      	push	{r3, r4, r5, lr}
 800641a:	4605      	mov	r5, r0
 800641c:	2900      	cmp	r1, #0
 800641e:	d045      	beq.n	80064ac <_free_r+0x94>
 8006420:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006424:	1f0c      	subs	r4, r1, #4
 8006426:	2b00      	cmp	r3, #0
 8006428:	bfb8      	it	lt
 800642a:	18e4      	addlt	r4, r4, r3
 800642c:	f000 f8b0 	bl	8006590 <__malloc_lock>
 8006430:	4a1f      	ldr	r2, [pc, #124]	; (80064b0 <_free_r+0x98>)
 8006432:	6813      	ldr	r3, [r2, #0]
 8006434:	4610      	mov	r0, r2
 8006436:	b933      	cbnz	r3, 8006446 <_free_r+0x2e>
 8006438:	6063      	str	r3, [r4, #4]
 800643a:	6014      	str	r4, [r2, #0]
 800643c:	4628      	mov	r0, r5
 800643e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006442:	f000 b8a6 	b.w	8006592 <__malloc_unlock>
 8006446:	42a3      	cmp	r3, r4
 8006448:	d90c      	bls.n	8006464 <_free_r+0x4c>
 800644a:	6821      	ldr	r1, [r4, #0]
 800644c:	1862      	adds	r2, r4, r1
 800644e:	4293      	cmp	r3, r2
 8006450:	bf04      	itt	eq
 8006452:	681a      	ldreq	r2, [r3, #0]
 8006454:	685b      	ldreq	r3, [r3, #4]
 8006456:	6063      	str	r3, [r4, #4]
 8006458:	bf04      	itt	eq
 800645a:	1852      	addeq	r2, r2, r1
 800645c:	6022      	streq	r2, [r4, #0]
 800645e:	6004      	str	r4, [r0, #0]
 8006460:	e7ec      	b.n	800643c <_free_r+0x24>
 8006462:	4613      	mov	r3, r2
 8006464:	685a      	ldr	r2, [r3, #4]
 8006466:	b10a      	cbz	r2, 800646c <_free_r+0x54>
 8006468:	42a2      	cmp	r2, r4
 800646a:	d9fa      	bls.n	8006462 <_free_r+0x4a>
 800646c:	6819      	ldr	r1, [r3, #0]
 800646e:	1858      	adds	r0, r3, r1
 8006470:	42a0      	cmp	r0, r4
 8006472:	d10b      	bne.n	800648c <_free_r+0x74>
 8006474:	6820      	ldr	r0, [r4, #0]
 8006476:	4401      	add	r1, r0
 8006478:	1858      	adds	r0, r3, r1
 800647a:	4282      	cmp	r2, r0
 800647c:	6019      	str	r1, [r3, #0]
 800647e:	d1dd      	bne.n	800643c <_free_r+0x24>
 8006480:	6810      	ldr	r0, [r2, #0]
 8006482:	6852      	ldr	r2, [r2, #4]
 8006484:	605a      	str	r2, [r3, #4]
 8006486:	4401      	add	r1, r0
 8006488:	6019      	str	r1, [r3, #0]
 800648a:	e7d7      	b.n	800643c <_free_r+0x24>
 800648c:	d902      	bls.n	8006494 <_free_r+0x7c>
 800648e:	230c      	movs	r3, #12
 8006490:	602b      	str	r3, [r5, #0]
 8006492:	e7d3      	b.n	800643c <_free_r+0x24>
 8006494:	6820      	ldr	r0, [r4, #0]
 8006496:	1821      	adds	r1, r4, r0
 8006498:	428a      	cmp	r2, r1
 800649a:	bf04      	itt	eq
 800649c:	6811      	ldreq	r1, [r2, #0]
 800649e:	6852      	ldreq	r2, [r2, #4]
 80064a0:	6062      	str	r2, [r4, #4]
 80064a2:	bf04      	itt	eq
 80064a4:	1809      	addeq	r1, r1, r0
 80064a6:	6021      	streq	r1, [r4, #0]
 80064a8:	605c      	str	r4, [r3, #4]
 80064aa:	e7c7      	b.n	800643c <_free_r+0x24>
 80064ac:	bd38      	pop	{r3, r4, r5, pc}
 80064ae:	bf00      	nop
 80064b0:	20011064 	.word	0x20011064

080064b4 <_malloc_r>:
 80064b4:	b570      	push	{r4, r5, r6, lr}
 80064b6:	1ccd      	adds	r5, r1, #3
 80064b8:	f025 0503 	bic.w	r5, r5, #3
 80064bc:	3508      	adds	r5, #8
 80064be:	2d0c      	cmp	r5, #12
 80064c0:	bf38      	it	cc
 80064c2:	250c      	movcc	r5, #12
 80064c4:	2d00      	cmp	r5, #0
 80064c6:	4606      	mov	r6, r0
 80064c8:	db01      	blt.n	80064ce <_malloc_r+0x1a>
 80064ca:	42a9      	cmp	r1, r5
 80064cc:	d903      	bls.n	80064d6 <_malloc_r+0x22>
 80064ce:	230c      	movs	r3, #12
 80064d0:	6033      	str	r3, [r6, #0]
 80064d2:	2000      	movs	r0, #0
 80064d4:	bd70      	pop	{r4, r5, r6, pc}
 80064d6:	f000 f85b 	bl	8006590 <__malloc_lock>
 80064da:	4a23      	ldr	r2, [pc, #140]	; (8006568 <_malloc_r+0xb4>)
 80064dc:	6814      	ldr	r4, [r2, #0]
 80064de:	4621      	mov	r1, r4
 80064e0:	b991      	cbnz	r1, 8006508 <_malloc_r+0x54>
 80064e2:	4c22      	ldr	r4, [pc, #136]	; (800656c <_malloc_r+0xb8>)
 80064e4:	6823      	ldr	r3, [r4, #0]
 80064e6:	b91b      	cbnz	r3, 80064f0 <_malloc_r+0x3c>
 80064e8:	4630      	mov	r0, r6
 80064ea:	f000 f841 	bl	8006570 <_sbrk_r>
 80064ee:	6020      	str	r0, [r4, #0]
 80064f0:	4629      	mov	r1, r5
 80064f2:	4630      	mov	r0, r6
 80064f4:	f000 f83c 	bl	8006570 <_sbrk_r>
 80064f8:	1c43      	adds	r3, r0, #1
 80064fa:	d126      	bne.n	800654a <_malloc_r+0x96>
 80064fc:	230c      	movs	r3, #12
 80064fe:	6033      	str	r3, [r6, #0]
 8006500:	4630      	mov	r0, r6
 8006502:	f000 f846 	bl	8006592 <__malloc_unlock>
 8006506:	e7e4      	b.n	80064d2 <_malloc_r+0x1e>
 8006508:	680b      	ldr	r3, [r1, #0]
 800650a:	1b5b      	subs	r3, r3, r5
 800650c:	d41a      	bmi.n	8006544 <_malloc_r+0x90>
 800650e:	2b0b      	cmp	r3, #11
 8006510:	d90f      	bls.n	8006532 <_malloc_r+0x7e>
 8006512:	600b      	str	r3, [r1, #0]
 8006514:	50cd      	str	r5, [r1, r3]
 8006516:	18cc      	adds	r4, r1, r3
 8006518:	4630      	mov	r0, r6
 800651a:	f000 f83a 	bl	8006592 <__malloc_unlock>
 800651e:	f104 000b 	add.w	r0, r4, #11
 8006522:	1d23      	adds	r3, r4, #4
 8006524:	f020 0007 	bic.w	r0, r0, #7
 8006528:	1ac3      	subs	r3, r0, r3
 800652a:	d01b      	beq.n	8006564 <_malloc_r+0xb0>
 800652c:	425a      	negs	r2, r3
 800652e:	50e2      	str	r2, [r4, r3]
 8006530:	bd70      	pop	{r4, r5, r6, pc}
 8006532:	428c      	cmp	r4, r1
 8006534:	bf0d      	iteet	eq
 8006536:	6863      	ldreq	r3, [r4, #4]
 8006538:	684b      	ldrne	r3, [r1, #4]
 800653a:	6063      	strne	r3, [r4, #4]
 800653c:	6013      	streq	r3, [r2, #0]
 800653e:	bf18      	it	ne
 8006540:	460c      	movne	r4, r1
 8006542:	e7e9      	b.n	8006518 <_malloc_r+0x64>
 8006544:	460c      	mov	r4, r1
 8006546:	6849      	ldr	r1, [r1, #4]
 8006548:	e7ca      	b.n	80064e0 <_malloc_r+0x2c>
 800654a:	1cc4      	adds	r4, r0, #3
 800654c:	f024 0403 	bic.w	r4, r4, #3
 8006550:	42a0      	cmp	r0, r4
 8006552:	d005      	beq.n	8006560 <_malloc_r+0xac>
 8006554:	1a21      	subs	r1, r4, r0
 8006556:	4630      	mov	r0, r6
 8006558:	f000 f80a 	bl	8006570 <_sbrk_r>
 800655c:	3001      	adds	r0, #1
 800655e:	d0cd      	beq.n	80064fc <_malloc_r+0x48>
 8006560:	6025      	str	r5, [r4, #0]
 8006562:	e7d9      	b.n	8006518 <_malloc_r+0x64>
 8006564:	bd70      	pop	{r4, r5, r6, pc}
 8006566:	bf00      	nop
 8006568:	20011064 	.word	0x20011064
 800656c:	20011068 	.word	0x20011068

08006570 <_sbrk_r>:
 8006570:	b538      	push	{r3, r4, r5, lr}
 8006572:	4c06      	ldr	r4, [pc, #24]	; (800658c <_sbrk_r+0x1c>)
 8006574:	2300      	movs	r3, #0
 8006576:	4605      	mov	r5, r0
 8006578:	4608      	mov	r0, r1
 800657a:	6023      	str	r3, [r4, #0]
 800657c:	f000 f80a 	bl	8006594 <_sbrk>
 8006580:	1c43      	adds	r3, r0, #1
 8006582:	d102      	bne.n	800658a <_sbrk_r+0x1a>
 8006584:	6823      	ldr	r3, [r4, #0]
 8006586:	b103      	cbz	r3, 800658a <_sbrk_r+0x1a>
 8006588:	602b      	str	r3, [r5, #0]
 800658a:	bd38      	pop	{r3, r4, r5, pc}
 800658c:	20011f6c 	.word	0x20011f6c

08006590 <__malloc_lock>:
 8006590:	4770      	bx	lr

08006592 <__malloc_unlock>:
 8006592:	4770      	bx	lr

08006594 <_sbrk>:
 8006594:	4b04      	ldr	r3, [pc, #16]	; (80065a8 <_sbrk+0x14>)
 8006596:	6819      	ldr	r1, [r3, #0]
 8006598:	4602      	mov	r2, r0
 800659a:	b909      	cbnz	r1, 80065a0 <_sbrk+0xc>
 800659c:	4903      	ldr	r1, [pc, #12]	; (80065ac <_sbrk+0x18>)
 800659e:	6019      	str	r1, [r3, #0]
 80065a0:	6818      	ldr	r0, [r3, #0]
 80065a2:	4402      	add	r2, r0
 80065a4:	601a      	str	r2, [r3, #0]
 80065a6:	4770      	bx	lr
 80065a8:	2001106c 	.word	0x2001106c
 80065ac:	20011f70 	.word	0x20011f70

080065b0 <_init>:
 80065b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065b2:	bf00      	nop
 80065b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065b6:	bc08      	pop	{r3}
 80065b8:	469e      	mov	lr, r3
 80065ba:	4770      	bx	lr

080065bc <_fini>:
 80065bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065be:	bf00      	nop
 80065c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065c2:	bc08      	pop	{r3}
 80065c4:	469e      	mov	lr, r3
 80065c6:	4770      	bx	lr
