<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>MibSpi_HwCfg_t Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">MibSpi_HwCfg_t Struct Reference<div class="ingroups"><a class="el" href="group___s_p_i___d_r_i_v_e_r___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html">SPI Driver Internal Data Structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>SPI Driver HW configuration.  
 <a href="struct_mib_spi___hw_cfg__t.html#details">More...</a></p>

<p><code>#include &lt;drivers/spi/include/mibspi.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aba6cde6a6364a7ebd997606ca18c17e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba6cde6a6364a7ebd997606ca18c17e1"></a>
<a class="el" href="reg__mibspi_8h.html#a8bd6ed7e50d949cc8a48a9a325a9e391">MIBSPIRegs</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mib_spi___hw_cfg__t.html#aba6cde6a6364a7ebd997606ca18c17e1">ptrSpiRegBase</a></td></tr>
<tr class="memdesc:aba6cde6a6364a7ebd997606ca18c17e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of the MibSpi register address space to be used. <br /></td></tr>
<tr class="separator:aba6cde6a6364a7ebd997606ca18c17e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17a756a6895a2ac41f5480150abbdc5b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a17a756a6895a2ac41f5480150abbdc5b"></a>
<a class="el" href="reg__mibspi_8h.html#a41375c5f87bc081e8a4cdbb726897344">MIBSPIRam</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mib_spi___hw_cfg__t.html#a17a756a6895a2ac41f5480150abbdc5b">ptrMibSpiRam</a></td></tr>
<tr class="memdesc:a17a756a6895a2ac41f5480150abbdc5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of the MibSpi ram address space to be used. <br /></td></tr>
<tr class="separator:a17a756a6895a2ac41f5480150abbdc5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4885c40c6c785c54937f0813e8d95b79"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4885c40c6c785c54937f0813e8d95b79"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mib_spi___hw_cfg__t.html#a4885c40c6c785c54937f0813e8d95b79">clockSrcFreq</a></td></tr>
<tr class="memdesc:a4885c40c6c785c54937f0813e8d95b79"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI clock source frequency in Hz It will be used to calculate prescaler for Master mode. <br /></td></tr>
<tr class="separator:a4885c40c6c785c54937f0813e8d95b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9557eab7e3363eb678438bb9154fd26"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae9557eab7e3363eb678438bb9154fd26"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mib_spi___hw_cfg__t.html#ae9557eab7e3363eb678438bb9154fd26">interrupt0Num</a></td></tr>
<tr class="memdesc:ae9557eab7e3363eb678438bb9154fd26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Number for INT0. <br /></td></tr>
<tr class="separator:ae9557eab7e3363eb678438bb9154fd26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9683266499899d1645215fc3caaa8df3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9683266499899d1645215fc3caaa8df3"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mib_spi___hw_cfg__t.html#a9683266499899d1645215fc3caaa8df3">interrupt1Num</a></td></tr>
<tr class="memdesc:a9683266499899d1645215fc3caaa8df3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Number for INT1. <br /></td></tr>
<tr class="separator:a9683266499899d1645215fc3caaa8df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dc43b287c6bd46388c026e79f105ba2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5dc43b287c6bd46388c026e79f105ba2"></a>
<a class="el" href="group___s_p_i___d_r_i_v_e_r___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gac9c628dbf2c0b34225a1d1fa097843f9">MibSpi_DMAReqlineCfg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mib_spi___hw_cfg__t.html#a5dc43b287c6bd46388c026e79f105ba2">dmaReqlineCfg</a> [<a class="el" href="_s_p_i_8h.html#acf5783edea33f7594c6e3738670e9909">MIBSPI_SLAVE_MAX</a>]</td></tr>
<tr class="memdesc:a5dc43b287c6bd46388c026e79f105ba2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI DMA reqline definition. <br /></td></tr>
<tr class="separator:a5dc43b287c6bd46388c026e79f105ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SPI Driver HW configuration. </p>
<p>The structure is used to store the hardware specific configuration which is passed to SPI driver instance </p>
</div><hr/>The documentation for this struct was generated from the following file:<ul>
<li>drivers/spi/include/mibspi.h</li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
