#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Oct 27 09:56:05 2023
# Process ID: 21721
# Current directory: /home/gmdick/Desktop/BOLSAIC_eldorado/Codigos/master/master.runs/synth_1
# Command line: vivado -log I2CMASTER.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source I2CMASTER.tcl
# Log file: /home/gmdick/Desktop/BOLSAIC_eldorado/Codigos/master/master.runs/synth_1/I2CMASTER.vds
# Journal file: /home/gmdick/Desktop/BOLSAIC_eldorado/Codigos/master/master.runs/synth_1/vivado.jou
# Running On: pc8ce55rt, OS: Linux, CPU Frequency: 3911.429 MHz, CPU Physical cores: 4, Host memory: 24864 MB
#-----------------------------------------------------------
source I2CMASTER.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1319.316 ; gain = 0.023 ; free physical = 13809 ; free virtual = 21215
Command: synth_design -top I2CMASTER -part xc7k70tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21742
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1699.094 ; gain = 379.777 ; free physical = 13181 ; free virtual = 20589
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'I2CMASTER' [/home/gmdick/Desktop/BOLSAIC_eldorado/Codigos/master/master.srcs/sources_1/imports/vhdl/i2cmaster.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'I2CMASTER' (0#1) [/home/gmdick/Desktop/BOLSAIC_eldorado/Codigos/master/master.srcs/sources_1/imports/vhdl/i2cmaster.vhd:67]
WARNING: [Synth 8-7129] Port SCL_IN in module I2CMASTER is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1780.062 ; gain = 460.746 ; free physical = 13076 ; free virtual = 20483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1797.875 ; gain = 478.559 ; free physical = 13076 ; free virtual = 20483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-2
INFO: [Device 21-403] Loading part xc7k70tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1805.879 ; gain = 486.562 ; free physical = 13076 ; free virtual = 20483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1822.793 ; gain = 503.477 ; free physical = 13046 ; free virtual = 20454
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 5     
	  14 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 6     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	  18 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	  12 Input    2 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 21    
	  20 Input    1 Bit        Muxes := 1     
	  16 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 1     
	  13 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
	  19 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	  18 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port SCL_IN in module I2CMASTER is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1947.348 ; gain = 628.031 ; free physical = 12928 ; free virtual = 20339
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1947.348 ; gain = 628.031 ; free physical = 12926 ; free virtual = 20337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1947.348 ; gain = 628.031 ; free physical = 12926 ; free virtual = 20337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1947.348 ; gain = 628.031 ; free physical = 12925 ; free virtual = 20336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1947.348 ; gain = 628.031 ; free physical = 12925 ; free virtual = 20336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1947.348 ; gain = 628.031 ; free physical = 12925 ; free virtual = 20336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1947.348 ; gain = 628.031 ; free physical = 12925 ; free virtual = 20336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1947.348 ; gain = 628.031 ; free physical = 12925 ; free virtual = 20336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1947.348 ; gain = 628.031 ; free physical = 12925 ; free virtual = 20336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |     9|
|4     |LUT3  |    10|
|5     |LUT4  |     5|
|6     |LUT5  |    23|
|7     |LUT6  |    49|
|8     |MUXF7 |     1|
|9     |FDCE  |    33|
|10    |FDPE  |     4|
|11    |FDRE  |     2|
|12    |IBUF  |    15|
|13    |OBUF  |    17|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   170|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1947.348 ; gain = 628.031 ; free physical = 12925 ; free virtual = 20336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1947.348 ; gain = 628.031 ; free physical = 12925 ; free virtual = 20336
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1947.355 ; gain = 628.031 ; free physical = 12925 ; free virtual = 20336
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1947.355 ; gain = 0.000 ; free physical = 13213 ; free virtual = 20624
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2078.062 ; gain = 0.000 ; free physical = 13155 ; free virtual = 20566
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 713cadb9
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2078.098 ; gain = 758.781 ; free physical = 13155 ; free virtual = 20566
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1557.489; main = 1346.412; forked = 378.994
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2912.527; main = 2078.066; forked = 989.199
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2102.074 ; gain = 0.000 ; free physical = 13155 ; free virtual = 20566
INFO: [Common 17-1381] The checkpoint '/home/gmdick/Desktop/BOLSAIC_eldorado/Codigos/master/master.runs/synth_1/I2CMASTER.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file I2CMASTER_utilization_synth.rpt -pb I2CMASTER_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 27 09:56:33 2023...
