
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.7 Build EDK_P.20131013
# Thu Jan 16 12:04:28 2014
# Target Board:  em.avnet.com lx150t Rev D
# Family:    spartan6
# Device:    xc6slx150t
# Package:   fgg676
# Speed Grade:  -3
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT zio = zio, DIR = IO
 PORT rzq = rzq, DIR = IO
 PORT mcbx_dram_we_n = mcbx_dram_we_n, DIR = O
 PORT mcbx_dram_udqs_n = mcbx_dram_udqs_n, DIR = IO
 PORT mcbx_dram_udqs = mcbx_dram_udqs, DIR = IO
 PORT mcbx_dram_udm = mcbx_dram_udm, DIR = O
 PORT mcbx_dram_ras_n = mcbx_dram_ras_n, DIR = O
 PORT mcbx_dram_odt = mcbx_dram_odt, DIR = O
 PORT mcbx_dram_ldm = mcbx_dram_ldm, DIR = O
 PORT mcbx_dram_dqs_n = mcbx_dram_dqs_n, DIR = IO
 PORT mcbx_dram_dqs = mcbx_dram_dqs, DIR = IO
 PORT mcbx_dram_dq = mcbx_dram_dq, DIR = IO, VEC = [15:0]
 PORT mcbx_dram_ddr3_rst = mcbx_dram_ddr3_rst, DIR = O
 PORT mcbx_dram_clk_n = mcbx_dram_clk_n, DIR = O, SIGIS = CLK
 PORT mcbx_dram_clk = mcbx_dram_clk, DIR = O, SIGIS = CLK
 PORT mcbx_dram_cke = mcbx_dram_cke, DIR = O
 PORT mcbx_dram_cas_n = mcbx_dram_cas_n, DIR = O
 PORT mcbx_dram_ba = mcbx_dram_ba, DIR = O, VEC = [2:0]
 PORT mcbx_dram_addr = mcbx_dram_addr, DIR = O, VEC = [12:0]
 PORT RS232_sout = RS232_sout, DIR = O
 PORT RS232_sin = RS232_sin, DIR = I
 PORT RS232_USB_sout = RS232_USB_sout, DIR = O
 PORT RS232_USB_sin = RS232_USB_sin, DIR = I
 PORT RESET = RESET, DIR = I, SIGIS = RST, RST_POLARITY = 1
 PORT CLK = CLK, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT axi_openmac_0_oSmi_nPhyRst_pin = axi_openmac_0_oSmi_nPhyRst, DIR = O, VEC = [1:0]
 PORT axi_openmac_0_oSmi_clk_pin = axi_openmac_0_oSmi_clk, DIR = O, VEC = [1:0]
 PORT axi_openmac_0_ioSmi_dio_pin = axi_openmac_0_ioSmi_dio, DIR = IO, VEC = [1:0]
 PORT axi_openmac_0_iMii_txClk_pin = axi_openmac_0_iMii_txClk, DIR = I, VEC = [1:0], SIGIS = CLK
 PORT axi_openmac_0_oMii_txData_pin = axi_openmac_0_oMii_txData, DIR = O, VEC = [7:0]
 PORT axi_openmac_0_oMii_txEnable_pin = axi_openmac_0_oMii_txEnable, DIR = O, VEC = [1:0]
 PORT axi_openmac_0_iMii_rxDataValid_pin = axi_openmac_0_iMii_rxDataValid, DIR = I, VEC = [1:0]
 PORT axi_openmac_0_iMii_rxData_pin = axi_openmac_0_iMii_rxData, DIR = I, VEC = [7:0]
 PORT axi_openmac_0_iMii_rxError_pin = axi_openmac_0_iMii_rxError, DIR = I, VEC = [1:0]
 PORT axi_openmac_0_iMii_rxClk_pin = axi_openmac_0_iMii_rxClk, DIR = I, VEC = [1:0], SIGIS = CLK

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 1
 PORT MB_Debug_Sys_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT MB_Reset = proc_sys_reset_0_MB_Reset
 PORT Slowest_sync_clk = clk_50_0000MHzPLL0
 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT Ext_Reset_In = RESET
 PORT BUS_STRUCT_RESET = proc_sys_reset_0_BUS_STRUCT_RESET
END

BEGIN lmb_v10
 PARAMETER INSTANCE = host_ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzPLL0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = host_i_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00002000
 PARAMETER C_HIGHADDR = 0x00003fff
 BUS_INTERFACE SLMB = host_ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_1_i_bram_ctrl_2_microblaze_1_bram_block
END

BEGIN lmb_v10
 PARAMETER INSTANCE = host_dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzPLL0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = host_d_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00002000
 PARAMETER C_HIGHADDR = 0x00003fff
 BUS_INTERFACE SLMB = host_dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_1_d_bram_ctrl_2_microblaze_1_bram_block
END

BEGIN bram_block
 PARAMETER INSTANCE = host_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_1_i_bram_ctrl_2_microblaze_1_bram_block
 BUS_INTERFACE PORTB = microblaze_1_d_bram_ctrl_2_microblaze_1_bram_block
END

BEGIN bram_block
 PARAMETER INSTANCE = boot_lmb_host_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = boot_ilmb_host_port
 BUS_INTERFACE PORTB = boot_dlmb_host_port
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = boot_ilmb_host_cntlr
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00000fff
 BUS_INTERFACE SLMB = host_ilmb
 BUS_INTERFACE BRAM_PORT = boot_ilmb_host_port
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = boot_dlmb_host_cntlr
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00000fff
 BUS_INTERFACE SLMB = host_dlmb
 BUS_INTERFACE BRAM_PORT = boot_dlmb_host_port
END

BEGIN microblaze
 PARAMETER INSTANCE = host
 PARAMETER HW_VER = 8.50.c
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0x24000000
 PARAMETER C_ICACHE_HIGHADDR = 0x27ffffff
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_CACHE_BYTE_SIZE = 8192
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_BASEADDR = 0x24000000
 PARAMETER C_DCACHE_HIGHADDR = 0x27ffffff
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_DCACHE_BYTE_SIZE = 8192
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 PARAMETER C_USE_DIV = 1
 BUS_INTERFACE M_AXI_DP = axi4lite_host
 BUS_INTERFACE M_AXI_DC = axi4_host
 BUS_INTERFACE M_AXI_IC = axi4_host
 BUS_INTERFACE DEBUG = microblaze_1_debug
 BUS_INTERFACE DLMB = host_dlmb
 BUS_INTERFACE ILMB = host_ilmb
 PORT MB_RESET = proc_sys_reset_0_MB_Reset
 PORT CLK = clk_100_0000MHzPLL0
 PORT INTERRUPT = host_INTERRUPT
END

BEGIN lmb_v10
 PARAMETER INSTANCE = pcp_ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzPLL0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = pcp_i_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00002000
 PARAMETER C_HIGHADDR = 0x00003fff
 BUS_INTERFACE SLMB = pcp_ilmb
 BUS_INTERFACE BRAM_PORT = pcp_i_bram_ctrl_BRAM_PORT
END

BEGIN lmb_v10
 PARAMETER INSTANCE = pcp_dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzPLL0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = pcp_d_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00002000
 PARAMETER C_HIGHADDR = 0x00003fff
 BUS_INTERFACE SLMB = pcp_dlmb
 BUS_INTERFACE BRAM_PORT = pcp_d_bram_ctrl_BRAM_PORT
END

BEGIN bram_block
 PARAMETER INSTANCE = pcp_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = pcp_d_bram_ctrl_BRAM_PORT
 BUS_INTERFACE PORTB = pcp_i_bram_ctrl_BRAM_PORT
END

BEGIN bram_block
 PARAMETER INSTANCE = boot_lmb_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = boot_ilmb_port
 BUS_INTERFACE PORTB = boot_dlmb_port
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = boot_ilmb_cntlr
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00000fff
 BUS_INTERFACE SLMB = pcp_ilmb
 BUS_INTERFACE BRAM_PORT = boot_ilmb_port
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = boot_dlmb_cntlr
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00000fff
 BUS_INTERFACE SLMB = pcp_dlmb
 BUS_INTERFACE BRAM_PORT = boot_dlmb_port
END

BEGIN microblaze
 PARAMETER INSTANCE = pcp
 PARAMETER HW_VER = 8.50.c
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0x20000000
 PARAMETER C_ICACHE_HIGHADDR = 0x23ffffff
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_CACHE_BYTE_SIZE = 8192
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_BASEADDR = 0x20000000
 PARAMETER C_DCACHE_HIGHADDR = 0x23ffffff
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_DCACHE_BYTE_SIZE = 8192
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 PARAMETER C_USE_DIV = 1
 BUS_INTERFACE M_AXI_DP = axi4lite_pcp
 BUS_INTERFACE M_AXI_DC = axi4_0
 BUS_INTERFACE M_AXI_IC = axi4_0
 BUS_INTERFACE DEBUG = microblaze_0_debug
 BUS_INTERFACE DLMB = pcp_dlmb
 BUS_INTERFACE ILMB = pcp_ilmb
 PORT MB_RESET = proc_sys_reset_0_MB_Reset
 PORT CLK = clk_100_0000MHzPLL0
 PORT INTERRUPT = pcp_INTERRUPT
END

BEGIN mdm
 PARAMETER INSTANCE = debug_module
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_UART = 1
 PARAMETER C_MB_DBG_PORTS = 2
 PARAMETER C_BASEADDR = 0x41400000
 PARAMETER C_HIGHADDR = 0x4140ffff
 BUS_INTERFACE S_AXI = axi4lite_pcp
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_debug
 BUS_INTERFACE MBDEBUG_1 = microblaze_1_debug
 PORT Debug_SYS_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 600000000
 PARAMETER C_CLKOUT0_GROUP = PLL0
 PARAMETER C_CLKOUT0_BUF = FALSE
 PARAMETER C_CLKOUT1_FREQ = 600000000
 PARAMETER C_CLKOUT1_PHASE = 180
 PARAMETER C_CLKOUT1_GROUP = PLL0
 PARAMETER C_CLKOUT1_BUF = FALSE
 PARAMETER C_CLKOUT2_FREQ = 100000000
 PARAMETER C_CLKOUT2_GROUP = PLL0
 PARAMETER C_CLKOUT3_FREQ = 50000000
 PARAMETER C_CLKOUT3_GROUP = PLL0
 PORT LOCKED = proc_sys_reset_0_Dcm_locked
 PORT RST = RESET
 PORT CLKIN = CLK
 PORT CLKOUT0 = clk_600_0000MHzPLL0_nobuf
 PORT CLKOUT1 = clk_600_0000MHz180PLL0_nobuf
 PORT CLKOUT2 = clk_100_0000MHzPLL0
 PORT CLKOUT3 = clk_50_0000MHzPLL0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_pcp
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
 PORT INTERCONNECT_ACLK = clk_100_0000MHzPLL0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_host
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
 PORT INTERCONNECT_ACLK = clk_100_0000MHzPLL0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4_0
 PARAMETER HW_VER = 1.06.a
 PORT interconnect_aclk = clk_100_0000MHzPLL0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4_host
 PARAMETER HW_VER = 1.06.a
 PORT interconnect_aclk = clk_100_0000MHzPLL0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_uartlite
 PARAMETER INSTANCE = RS232_USB
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 1
 PARAMETER C_BASEADDR = 0x40600000
 PARAMETER C_HIGHADDR = 0x4060ffff
 BUS_INTERFACE S_AXI = axi4lite_host
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT TX = RS232_USB_sout
 PORT RX = RS232_USB_sin
END

BEGIN axi_uartlite
 PARAMETER INSTANCE = RS232
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 1
 PARAMETER C_BASEADDR = 0x40600000
 PARAMETER C_HIGHADDR = 0x4060ffff
 BUS_INTERFACE S_AXI = axi4lite_pcp
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT TX = RS232_sout
 PORT RX = RS232_sin
END

BEGIN axi_s6_ddrx
 PARAMETER INSTANCE = MCB_DDR3
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_MCB_RZQ_LOC = AB5
 PARAMETER C_MCB_ZIO_LOC = AA4
 PARAMETER C_MEM_PARTNO = MT41J64M16XX-187E
 PARAMETER C_INTERCONNECT_S0_AXI_MASTERS = pcp.M_AXI_DC & pcp.M_AXI_IC & axi_hostinterface_0.M_AXI_PCP & axi_openmac_0.M_AXI_MAC_DMA
 PARAMETER C_INTERCONNECT_S0_AXI_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_R_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_B_REGISTER = 8
 PARAMETER C_MCB_PERFORMANCE = EXTENDED
 PARAMETER C_S1_AXI_ENABLE = 1
 PARAMETER C_S1_AXI_STRICT_COHERENCY = 0
 PARAMETER C_S0_AXI_BASEADDR = 0x20000000
 PARAMETER C_S0_AXI_HIGHADDR = 0x27ffffff
 PARAMETER C_S1_AXI_BASEADDR = 0x20000000
 PARAMETER C_S1_AXI_HIGHADDR = 0x27FFFFFF
 PARAMETER C_INTERCONNECT_S1_AXI_MASTERS = host.M_AXI_DC & host.M_AXI_IC
 BUS_INTERFACE S0_AXI = axi4_0
 BUS_INTERFACE S1_AXI = axi4_host
 PORT zio = zio
 PORT rzq = rzq
 PORT s0_axi_aclk = clk_100_0000MHzPLL0
 PORT ui_clk = clk_100_0000MHzPLL0
 PORT mcbx_dram_we_n = mcbx_dram_we_n
 PORT mcbx_dram_udqs_n = mcbx_dram_udqs_n
 PORT mcbx_dram_udqs = mcbx_dram_udqs
 PORT mcbx_dram_udm = mcbx_dram_udm
 PORT mcbx_dram_ras_n = mcbx_dram_ras_n
 PORT mcbx_dram_odt = mcbx_dram_odt
 PORT mcbx_dram_ldm = mcbx_dram_ldm
 PORT mcbx_dram_dqs_n = mcbx_dram_dqs_n
 PORT mcbx_dram_dqs = mcbx_dram_dqs
 PORT mcbx_dram_dq = mcbx_dram_dq
 PORT mcbx_dram_ddr3_rst = mcbx_dram_ddr3_rst
 PORT mcbx_dram_clk_n = mcbx_dram_clk_n
 PORT mcbx_dram_clk = mcbx_dram_clk
 PORT mcbx_dram_cke = mcbx_dram_cke
 PORT mcbx_dram_cas_n = mcbx_dram_cas_n
 PORT mcbx_dram_ba = mcbx_dram_ba
 PORT mcbx_dram_addr = mcbx_dram_addr
 PORT sysclk_2x = clk_600_0000MHzPLL0_nobuf
 PORT sysclk_2x_180 = clk_600_0000MHz180PLL0_nobuf
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT PLL_LOCK = proc_sys_reset_0_Dcm_locked
 PORT s1_axi_aclk = clk_100_0000MHzPLL0
END

BEGIN axi_intc
 PARAMETER INSTANCE = pcp_intc
 PARAMETER HW_VER = 1.04.a
 PARAMETER C_BASEADDR = 0x41200000
 PARAMETER C_HIGHADDR = 0x4120ffff
 BUS_INTERFACE S_AXI = axi4lite_pcp
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT Irq = pcp_INTERRUPT
 PORT INTR = fit_timer_0_Interrupt & axi_openmac_0_MAC_IRQ & axi_openmac_0_TIMER_IRQ
END

BEGIN axi_intc
 PARAMETER INSTANCE = host_intc
 PARAMETER HW_VER = 1.04.a
 PARAMETER C_BASEADDR = 0x41200000
 PARAMETER C_HIGHADDR = 0x4120ffff
 BUS_INTERFACE S_AXI = axi4lite_host
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT Irq = host_INTERRUPT
 PORT Intr = axi_hostinterface_0_irqOut_irq_pin_0 & fit_timer_0_Interrupt
END

BEGIN fit_timer
 PARAMETER INSTANCE = fit_timer_0
 PARAMETER HW_VER = 1.01.c
 PARAMETER C_NO_CLOCKS = 50000
 PORT Clk = clk_50_0000MHzPLL0
 PORT Interrupt = fit_timer_0_Interrupt
END

BEGIN axi_openmac
 PARAMETER INSTANCE = axi_openmac_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER gui_phyCount = 2
 PARAMETER gui_txBufSize = 32
 PARAMETER gui_rxBufLoc = 2
 PARAMETER gui_rxBurstSize = 8
 PARAMETER C_S_AXI_MAC_PKT_BASEADDR = 0x70400000
 PARAMETER C_S_AXI_MAC_PKT_HIGHADDR = 0x7040ffff
 PARAMETER C_S_AXI_MAC_REG_RNG0_BASEADDR = 0x7c400000
 PARAMETER C_S_AXI_MAC_REG_RNG0_HIGHADDR = 0x7c40ffff
 PARAMETER C_S_AXI_MAC_REG_RNG1_BASEADDR = 0x7c420000
 PARAMETER C_S_AXI_MAC_REG_RNG1_HIGHADDR = 0x7c42ffff
 PARAMETER gui_phyType = 2
 PARAMETER gui_extraSmi = 1
 BUS_INTERFACE M_AXI_MAC_DMA = axi4_0
 BUS_INTERFACE S_AXI_MAC_REG = axi4lite_pcp
 BUS_INTERFACE S_AXI_MAC_PKT = axi4lite_pcp
 PORT S_AXI_MAC_REG_ACLK = clk_100_0000MHzPLL0
 PORT M_AXI_MAC_DMA_ACLK = clk_100_0000MHzPLL0
 PORT oSmi_nPhyRst = axi_openmac_0_oSmi_nPhyRst
 PORT oSmi_clk = axi_openmac_0_oSmi_clk
 PORT ioSmi_dio = axi_openmac_0_ioSmi_dio
 PORT MAC_IRQ = axi_openmac_0_MAC_IRQ
 PORT TIMER_IRQ = axi_openmac_0_TIMER_IRQ
 PORT iClk50 = clk_50_0000MHzPLL0
 PORT S_AXI_MAC_PKT_ACLK = clk_100_0000MHzPLL0
 PORT iMii_txClk = axi_openmac_0_iMii_txClk
 PORT oMii_txData = axi_openmac_0_oMii_txData
 PORT oMii_txEnable = axi_openmac_0_oMii_txEnable
 PORT iMii_rxDataValid = axi_openmac_0_iMii_rxDataValid
 PORT iMii_rxData = axi_openmac_0_iMii_rxData
 PORT iMii_rxError = axi_openmac_0_iMii_rxError
 PORT iMii_rxClk = axi_openmac_0_iMii_rxClk
END

BEGIN axi_hostinterface
 PARAMETER INSTANCE = axi_hostinterface_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER gHostIfType = 0
 PARAMETER C_BASEADDR = 0x76c00000
 PARAMETER C_HIGHADDR = 0x76c0ffff
 PARAMETER C_HOST_BASEADDR = 0x72c00000
 PARAMETER C_HOST_HIGHADDR = 0x72c0ffff
 BUS_INTERFACE S_AXI_PCP = axi4lite_pcp
 BUS_INTERFACE M_AXI_PCP = axi4_0
 BUS_INTERFACE S_AXI_HOST = axi4lite_host
 PORT S_AXI_PCP_ACLK = clk_50_0000MHzPLL0
 PORT M_AXI_ACLK = clk_100_0000MHzPLL0
 PORT S_AXI_HOST_ACLK = clk_50_0000MHzPLL0
 PORT irqSync_irq = axi_openmac_0_TIMER_IRQ
 PORT irqOut_irq = axi_hostinterface_0_irqOut_irq_pin_0
END

BEGIN axi_gpio
 PARAMETER INSTANCE = BENCHMARK_PIO
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 8
 PARAMETER C_BASEADDR = 0x40000000
 PARAMETER C_HIGHADDR = 0x4000ffff
 BUS_INTERFACE S_AXI = axi4lite_pcp
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_O = PCP_BENCHMARK_GPIO_IO_O
 PORT GPIO_IO_I = PCP_BENCHMARK_GPIO_IO_O
END

BEGIN axi_gpio
 PARAMETER INSTANCE = HOST_BENCHMARK
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 8
 PARAMETER C_BASEADDR = 0x40000000
 PARAMETER C_HIGHADDR = 0x4000ffff
 BUS_INTERFACE S_AXI = axi4lite_host
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_O = HOST_BENCHMARK_GPIO_IO_O
 PORT GPIO_IO_I = HOST_BENCHMARK_GPIO_IO_O
END
