Running: E:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Adrian/Desktop/U2/Evaluacion02/Ejercicio3_isim_beh.exe -prj C:/Users/Adrian/Desktop/U2/Evaluacion02/Ejercicio3_beh.prj work.Ejercicio3 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Adrian/Desktop/U2/Evaluacion02/Ejercicio3.vhd" into library work
Starting static elaboration
ERROR:HDLCompiler:410 - "C:/Users/Adrian/Desktop/U2/Evaluacion02/Ejercicio3.vhd" Line 21: Expression has 15 elements ; expected 16
ERROR:Simulator:777 - Static elaboration of top level VHDL design unit ejercicio3 in library work failed
