0.6
2018.2
Jun 14 2018
20:41:02
D:/2024-1/System_Semiconductor_Design/midproject/fpu/Goldentest.v,1718091716,verilog,,,,Goldentest,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/fpu_goldentb/fpu_goldentb.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/pattern_generator.v,1718100264,verilog,,D:/2024-1/System_Semiconductor_Design/midproject/fpu/Goldentest.v,,pattern_generator,,,,,,,,
