

================================================================
== Synthesis Summary Report of 'HLS_accel'
================================================================
+ General Information: 
    * Date:           Fri Jun  3 13:36:51 2022
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        mmult
    * Solution:       soln (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+---------+----------+------------+-----------+-----+
    |                Modules                | Issue|       | Latency |  Latency  | Iteration|         | Trip |          |         |          |            |           |     |
    |                & Loops                | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP   |     FF     |    LUT    | URAM|
    +---------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+---------+----------+------------+-----------+-----+
    |+ HLS_accel                            |     -|  -0.02|     3917|  1.306e+04|         -|     3918|     -|        no|  4 (~0%)|  10 (~0%)|  3408 (~0%)|  2907 (1%)|    -|
    | + grp_wrapper_mmult_hw_fu_50          |     -|  -0.02|     3914|  1.305e+04|         -|     3914|     -|        no|  4 (~0%)|  10 (~0%)|  3403 (~0%)|  2870 (1%)|    -|
    |  o VITIS_LOOP_26_1_VITIS_LOOP_28_2    |     -|  -2.43|      256|    853.248|         2|        1|   256|       yes|        -|         -|           -|          -|    -|
    |  o VITIS_LOOP_35_3_VITIS_LOOP_37_4    |     -|  -2.43|      256|    853.248|         2|        1|   256|       yes|        -|         -|           -|          -|    -|
    |  o VITIS_LOOP_45_5_VITIS_LOOP_47_6    |     -|  -2.43|      256|    853.248|         2|        1|   256|       yes|        -|         -|           -|          -|    -|
    |  o VITIS_LOOP_55_7_VITIS_LOOP_57_8    |     -|  -2.43|      256|    853.248|         2|        1|   256|       yes|        -|         -|           -|          -|    -|
    |  o lreorder1_lreorder2                |    II|  -2.43|     2844|  9.479e+03|        40|       11|   256|       yes|        -|         -|           -|          -|    -|
    |  o VITIS_LOOP_69_9_VITIS_LOOP_71_10   |     -|  -2.43|       16|     53.328|         2|        1|    16|       yes|        -|         -|           -|          -|    -|
    |  o VITIS_LOOP_82_11_VITIS_LOOP_84_12  |     -|  -2.43|       16|     53.328|         2|        1|    16|       yes|        -|         -|           -|          -|    -|
    +---------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+---------+----------+------------+-----------+-----+

