## SIMULATE AND SYNTHESIS INVERTER USING CADENCE
## AIM:
To Simulate and Synthesis Inverter using CADENCE

## APPARATUS REQUIRED: CADENCE VIRTUOSO

## PROCEDURE:
STEP:1 Cadence Virtuoso open procedere<br>
STEP:2 Open MobaXterm<br>
STEP:3 Click on Session (Top left Cornet)<br>
STEP:4 Choose SSH<br>
STEP:5 In Remote Host enter then on Password "student@cadence.saveetha.in" <br>
STEP:6 Type xdg-open .<br>
STEP:7 Create a new folder<br>
STEP:8 Right click on folder window open<br>
STEP:9 Terminal Command window will be opened<br>
STEP:10 In Command window type the following.<br>
      ->pwd<br>
      ->tcsh<br>
      -> Source / Cadence / Install /cshrc<br>
      ->Welcome to Cadence tools suite"<br>
      ->Virtuoso<br>
STEP:11 Analog design window will be opened<br>
STEP:12 Analog design using Virtuoso<br>
STEP:13 In Virtuoso <br>
STEP:14 File New library library nanae"<br>
STEP:15 Choose Attach to an existing technology library<br>
STEP:16 Choose the folder where you. need to work<br>
        ->gpdk045 Apply<br>
STEP:17 File cell veew choose library Type coll name<br>
STEP:18 Schematic windere will be opened<br>


## INVERTER:


![Schematic-of-the-CMOS-inverter](https://github.com/Udayabharathim/VLSI-LAB-EXP-6/assets/160568654/3e138a6d-bb71-425f-ad2b-a45448f889c0)

## OUTPUT:


![Screenshot 2024-04-27 114912](https://github.com/Udayabharathim/VLSI-LAB-EXP-6/assets/160568654/170be266-dab5-44ed-bdbb-2605b232521c)

## NAND:

![image](https://github.com/Udayabharathim/VLSI-LAB-EXP-6/assets/160568654/f1cc0b7d-1351-4a0a-8fc7-6bbad28506e4)

## OUTPUT:


![Screenshot 2024-05-07 134745](https://github.com/Udayabharathim/VLSI-LAB-EXP-6/assets/160568654/f5f604e8-73a3-41c5-9904-29b9fbf7267a)

## NOR:

![NOR](https://github.com/Udayabharathim/VLSI-LAB-EXP-6/assets/160568654/cad75e76-fdbe-4716-82b0-7fbccd5a45de)

## OUTPUT:

![Screenshot 2024-05-07 142449](https://github.com/Udayabharathim/VLSI-LAB-EXP-6/assets/160568654/d5bd3143-fc6e-4ba4-ad86-a7ab46f89d12)

## RESULT:
	The Simulate and Synthesis Inverter using CADENCE is successfully verified.
