<stg><name>xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false></name>


<trans_list>

<trans id="122" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:0 %img_width_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %img_width

]]></Node>
<StgValue><ssdm name="img_width_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:1 %img_height_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %img_height

]]></Node>
<StgValue><ssdm name="img_height_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:2 %p_highthreshold_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_highthreshold

]]></Node>
<StgValue><ssdm name="p_highthreshold_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:3 %p_lowthreshold_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_lowthreshold

]]></Node>
<StgValue><ssdm name="p_lowthreshold_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:4 %img_width_c30 = alloca i64 1

]]></Node>
<StgValue><ssdm name="img_width_c30"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:5 %img_height_c29 = alloca i64 1

]]></Node>
<StgValue><ssdm name="img_height_c29"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:6 %height_c = alloca i64 1

]]></Node>
<StgValue><ssdm name="height_c"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:7 %imgwidth_c = alloca i64 1

]]></Node>
<StgValue><ssdm name="imgwidth_c"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:8 %img_width_c28 = alloca i64 1

]]></Node>
<StgValue><ssdm name="img_width_c28"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:9 %img_width_c27 = alloca i64 1

]]></Node>
<StgValue><ssdm name="img_width_c27"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:10 %img_height_c26 = alloca i64 1

]]></Node>
<StgValue><ssdm name="img_height_c26"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:11 %img_height_c25 = alloca i64 1

]]></Node>
<StgValue><ssdm name="img_height_c25"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:12 %img_width_c24 = alloca i64 1

]]></Node>
<StgValue><ssdm name="img_width_c24"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:13 %img_height_c23 = alloca i64 1

]]></Node>
<StgValue><ssdm name="img_height_c23"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:14 %img_width_c22 = alloca i64 1

]]></Node>
<StgValue><ssdm name="img_width_c22"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:15 %img_height_c21 = alloca i64 1

]]></Node>
<StgValue><ssdm name="img_height_c21"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:16 %img_width_c20 = alloca i64 1

]]></Node>
<StgValue><ssdm name="img_width_c20"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:17 %img_width_c = alloca i64 1

]]></Node>
<StgValue><ssdm name="img_width_c"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:18 %img_height_c19 = alloca i64 1

]]></Node>
<StgValue><ssdm name="img_height_c19"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:19 %img_height_c = alloca i64 1

]]></Node>
<StgValue><ssdm name="img_height_c"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:20 %p_highthreshold_c = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_highthreshold_c"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:21 %p_lowthreshold_c = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_lowthreshold_c"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:25 %gaussian_mat_data = alloca i64 1

]]></Node>
<StgValue><ssdm name="gaussian_mat_data"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:28 %gradx_mat_data = alloca i64 1

]]></Node>
<StgValue><ssdm name="gradx_mat_data"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:31 %gradx1_mat_data = alloca i64 1

]]></Node>
<StgValue><ssdm name="gradx1_mat_data"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:34 %gradx2_mat_data = alloca i64 1

]]></Node>
<StgValue><ssdm name="gradx2_mat_data"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:37 %grady_mat_data = alloca i64 1

]]></Node>
<StgValue><ssdm name="grady_mat_data"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:40 %grady1_mat_data = alloca i64 1

]]></Node>
<StgValue><ssdm name="grady1_mat_data"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:43 %grady2_mat_data = alloca i64 1

]]></Node>
<StgValue><ssdm name="grady2_mat_data"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:46 %magnitude_mat_data = alloca i64 1

]]></Node>
<StgValue><ssdm name="magnitude_mat_data"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:49 %phase_mat_data = alloca i64 1

]]></Node>
<StgValue><ssdm name="phase_mat_data"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:52 %nms_mat_data = alloca i64 1

]]></Node>
<StgValue><ssdm name="nms_mat_data"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="11" op_4_bw="11" op_5_bw="8" op_6_bw="8" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:67 %call_ln152 = call void @xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>.entry21, i8 %p_lowthreshold_read, i8 %p_highthreshold_read, i11 %img_height_read, i11 %img_width_read, i8 %p_lowthreshold_c, i8 %p_highthreshold_c, i11 %img_height_c, i11 %img_height_c19, i11 %img_width_c, i11 %img_width_c20

]]></Node>
<StgValue><ssdm name="call_ln152"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="47" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="0" op_8_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:72 %call_ln206 = call void @xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920>, i8 %in_mat_418, i8 %gaussian_mat_data, i11 %img_height_c, i11 %img_width_c, i11 %img_height_c21, i11 %img_width_c22

]]></Node>
<StgValue><ssdm name="call_ln206"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="0" op_8_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:72 %call_ln206 = call void @xFAverageGaussianMask3x3<0, 0, 1080, 1920, 0, 1, 1, 1920>, i8 %in_mat_418, i8 %gaussian_mat_data, i11 %img_height_c, i11 %img_width_c, i11 %img_height_c21, i11 %img_width_c22

]]></Node>
<StgValue><ssdm name="call_ln206"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="16" op_3_bw="16" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="0" op_9_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:77 %call_ln208 = call void @xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 3, false>, i8 %gaussian_mat_data, i16 %gradx_mat_data, i16 %grady_mat_data, i11 %img_height_c21, i11 %img_width_c22, i11 %img_height_c23, i11 %img_width_c24

]]></Node>
<StgValue><ssdm name="call_ln208"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="16" op_3_bw="16" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="0" op_9_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:77 %call_ln208 = call void @xFSobel<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 3, false>, i8 %gaussian_mat_data, i16 %gradx_mat_data, i16 %grady_mat_data, i11 %img_height_c21, i11 %img_width_c22, i11 %img_height_c23, i11 %img_width_c24

]]></Node>
<StgValue><ssdm name="call_ln208"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="51" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="11" op_11_bw="11" op_12_bw="11" op_13_bw="0" op_14_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:86 %call_ln210 = call void @xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920>, i16 %gradx_mat_data, i16 %grady_mat_data, i16 %gradx1_mat_data, i16 %gradx2_mat_data, i16 %grady1_mat_data, i16 %grady2_mat_data, i11 %img_height_c23, i11 %img_width_c24, i11 %img_height_c25, i11 %img_height_c26, i11 %img_width_c27, i11 %img_width_c28

]]></Node>
<StgValue><ssdm name="call_ln210"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="52" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="11" op_11_bw="11" op_12_bw="11" op_13_bw="0" op_14_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:86 %call_ln210 = call void @xFDuplicate_rows<2, 1080, 1920, 3, 1, 5, 1920>, i16 %gradx_mat_data, i16 %grady_mat_data, i16 %gradx1_mat_data, i16 %gradx2_mat_data, i16 %grady1_mat_data, i16 %grady2_mat_data, i11 %img_height_c23, i11 %img_width_c24, i11 %img_height_c25, i11 %img_height_c26, i11 %img_width_c27, i11 %img_width_c28

]]></Node>
<StgValue><ssdm name="call_ln210"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:91 %call_ln152 = call void @xFCannyKernel<0, 8, 0, 1080, 1920, 0, 12, 1, 32, 1, 20, 1920, 2, 5760, 3, false>_Block__ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit15_proc, i11 %img_width_c20, i11 %img_height_c19, i11 %imgwidth_c, i11 %height_c

]]></Node>
<StgValue><ssdm name="call_ln152"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="54" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="11" op_5_bw="11" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:92 %call_ln155 = call void @xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2>, i16 %gradx1_mat_data, i16 %grady1_mat_data, i16 %magnitude_mat_data, i11 %height_c, i11 %imgwidth_c

]]></Node>
<StgValue><ssdm name="call_ln155"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="8" op_4_bw="11" op_5_bw="11" op_6_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:93 %call_ln536 = call void @xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760>, i16 %gradx2_mat_data, i16 %grady2_mat_data, i8 %phase_mat_data, i11 %img_height_c25, i11 %img_width_c27

]]></Node>
<StgValue><ssdm name="call_ln536"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="56" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="11" op_5_bw="11" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:92 %call_ln155 = call void @xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2>, i16 %gradx1_mat_data, i16 %grady1_mat_data, i16 %magnitude_mat_data, i11 %height_c, i11 %imgwidth_c

]]></Node>
<StgValue><ssdm name="call_ln155"/></StgValue>
</operation>

<operation id="57" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="8" op_4_bw="11" op_5_bw="11" op_6_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:93 %call_ln536 = call void @xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760>, i16 %gradx2_mat_data, i16 %grady2_mat_data, i8 %phase_mat_data, i11 %img_height_c25, i11 %img_width_c27

]]></Node>
<StgValue><ssdm name="call_ln536"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="58" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="8" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:98 %call_ln215 = call void @xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2>, i16 %magnitude_mat_data, i8 %phase_mat_data, i2 %nms_mat_data, i8 %p_lowthreshold_c, i8 %p_highthreshold_c, i11 %img_height_c26, i11 %img_width_c28, i11 %img_height_c29, i11 %img_width_c30

]]></Node>
<StgValue><ssdm name="call_ln215"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="59" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="8" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:98 %call_ln215 = call void @xFSuppression3x3<2, 0, 8, 1080, 1920, 3, 0, 12, 1, 5, 1, 0, 1920, 5760, 2>, i16 %magnitude_mat_data, i8 %phase_mat_data, i2 %nms_mat_data, i8 %p_lowthreshold_c, i8 %p_highthreshold_c, i11 %img_height_c26, i11 %img_width_c28, i11 %img_height_c29, i11 %img_width_c30

]]></Node>
<StgValue><ssdm name="call_ln215"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="60" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="64" op_3_bw="11" op_4_bw="11" op_5_bw="0" op_6_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:99 %call_ln218 = call void @xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20>, i2 %nms_mat_data, i64 %dst_mat_419, i11 %img_height_c29, i11 %img_width_c30

]]></Node>
<StgValue><ssdm name="call_ln218"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="61" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:22 %specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_17

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln0"/></StgValue>
</operation>

<operation id="62" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_mat_418, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dst_mat_419, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:26 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @gaussian_mat_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %gaussian_mat_data, i8 %gaussian_mat_data

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="65" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gaussian_mat_data, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:29 %empty_64 = specchannel i32 @_ssdm_op_SpecChannel, void @gradx_mat_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %gradx_mat_data, i16 %gradx_mat_data

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="67" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx_mat_data, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:32 %empty_65 = specchannel i32 @_ssdm_op_SpecChannel, void @gradx1_mat_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %gradx1_mat_data, i16 %gradx1_mat_data

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="69" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx1_mat_data, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:35 %empty_66 = specchannel i32 @_ssdm_op_SpecChannel, void @gradx2_mat_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %gradx2_mat_data, i16 %gradx2_mat_data

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="71" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx2_mat_data, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:38 %empty_67 = specchannel i32 @_ssdm_op_SpecChannel, void @grady_mat_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %grady_mat_data, i16 %grady_mat_data

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="73" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady_mat_data, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:41 %empty_68 = specchannel i32 @_ssdm_op_SpecChannel, void @grady1_mat_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %grady1_mat_data, i16 %grady1_mat_data

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="75" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady1_mat_data, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:44 %empty_69 = specchannel i32 @_ssdm_op_SpecChannel, void @grady2_mat_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %grady2_mat_data, i16 %grady2_mat_data

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="77" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady2_mat_data, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:47 %empty_70 = specchannel i32 @_ssdm_op_SpecChannel, void @magnitude_mat_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %magnitude_mat_data, i16 %magnitude_mat_data

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="79" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %magnitude_mat_data, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:50 %empty_71 = specchannel i32 @_ssdm_op_SpecChannel, void @phase_mat_OC_data_str, i32 1, void @p_str, void @p_str, i32 5760, i32 5760, i8 %phase_mat_data, i8 %phase_mat_data

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="81" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %phase_mat_data, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="2" op_8_bw="2">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:53 %empty_72 = specchannel i32 @_ssdm_op_SpecChannel, void @nms_mat_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i2 %nms_mat_data, i2 %nms_mat_data

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="83" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %nms_mat_data, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:55 %empty_73 = specchannel i32 @_ssdm_op_SpecChannel, void @p_lowthreshold_c_str, i32 1, void @p_str, void @p_str, i32 6, i32 0, i8 %p_lowthreshold_c, i8 %p_lowthreshold_c

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="85" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:56 %specinterface_ln215 = specinterface void @_ssdm_op_SpecInterface, i8 %p_lowthreshold_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln215"/></StgValue>
</operation>

<operation id="86" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:57 %empty_74 = specchannel i32 @_ssdm_op_SpecChannel, void @p_highthreshold_c_str, i32 1, void @p_str, void @p_str, i32 6, i32 0, i8 %p_highthreshold_c, i8 %p_highthreshold_c

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="87" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:58 %specinterface_ln215 = specinterface void @_ssdm_op_SpecInterface, i8 %p_highthreshold_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln215"/></StgValue>
</operation>

<operation id="88" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:59 %empty_75 = specchannel i32 @_ssdm_op_SpecChannel, void @img_height_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i11 %img_height_c, i11 %img_height_c

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="89" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:60 %specinterface_ln153 = specinterface void @_ssdm_op_SpecInterface, i11 %img_height_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln153"/></StgValue>
</operation>

<operation id="90" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:61 %empty_76 = specchannel i32 @_ssdm_op_SpecChannel, void @img_height_c19_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i11 %img_height_c19, i11 %img_height_c19

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="91" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:62 %specinterface_ln153 = specinterface void @_ssdm_op_SpecInterface, i11 %img_height_c19, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln153"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:63 %empty_77 = specchannel i32 @_ssdm_op_SpecChannel, void @img_width_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i11 %img_width_c, i11 %img_width_c

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:64 %specinterface_ln152 = specinterface void @_ssdm_op_SpecInterface, i11 %img_width_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln152"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:65 %empty_78 = specchannel i32 @_ssdm_op_SpecChannel, void @img_width_c20_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i11 %img_width_c20, i11 %img_width_c20

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:66 %specinterface_ln152 = specinterface void @_ssdm_op_SpecInterface, i11 %img_width_c20, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln152"/></StgValue>
</operation>

<operation id="96" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:68 %empty_79 = specchannel i32 @_ssdm_op_SpecChannel, void @img_height_c21_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i11 %img_height_c21, i11 %img_height_c21

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:69 %specinterface_ln153 = specinterface void @_ssdm_op_SpecInterface, i11 %img_height_c21, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln153"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:70 %empty_80 = specchannel i32 @_ssdm_op_SpecChannel, void @img_width_c22_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i11 %img_width_c22, i11 %img_width_c22

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:71 %specinterface_ln152 = specinterface void @_ssdm_op_SpecInterface, i11 %img_width_c22, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln152"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:73 %empty_81 = specchannel i32 @_ssdm_op_SpecChannel, void @img_height_c23_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i11 %img_height_c23, i11 %img_height_c23

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:74 %specinterface_ln153 = specinterface void @_ssdm_op_SpecInterface, i11 %img_height_c23, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln153"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:75 %empty_82 = specchannel i32 @_ssdm_op_SpecChannel, void @img_width_c24_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i11 %img_width_c24, i11 %img_width_c24

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:76 %specinterface_ln152 = specinterface void @_ssdm_op_SpecInterface, i11 %img_width_c24, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln152"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:78 %empty_83 = specchannel i32 @_ssdm_op_SpecChannel, void @img_height_c25_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i11 %img_height_c25, i11 %img_height_c25

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:79 %specinterface_ln153 = specinterface void @_ssdm_op_SpecInterface, i11 %img_height_c25, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln153"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:80 %empty_84 = specchannel i32 @_ssdm_op_SpecChannel, void @img_height_c26_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i11 %img_height_c26, i11 %img_height_c26

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:81 %specinterface_ln153 = specinterface void @_ssdm_op_SpecInterface, i11 %img_height_c26, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln153"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:82 %empty_85 = specchannel i32 @_ssdm_op_SpecChannel, void @img_width_c27_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i11 %img_width_c27, i11 %img_width_c27

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:83 %specinterface_ln152 = specinterface void @_ssdm_op_SpecInterface, i11 %img_width_c27, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln152"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:84 %empty_86 = specchannel i32 @_ssdm_op_SpecChannel, void @img_width_c28_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i11 %img_width_c28, i11 %img_width_c28

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="111" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:85 %specinterface_ln152 = specinterface void @_ssdm_op_SpecInterface, i11 %img_width_c28, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln152"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:87 %empty_87 = specchannel i32 @_ssdm_op_SpecChannel, void @imgwidth_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i11 %imgwidth_c, i11 %imgwidth_c

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:88 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %imgwidth_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:89 %empty_88 = specchannel i32 @_ssdm_op_SpecChannel, void @height_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i11 %height_c, i11 %height_c

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:90 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %height_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:94 %empty_89 = specchannel i32 @_ssdm_op_SpecChannel, void @img_height_c29_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i11 %img_height_c29, i11 %img_height_c29

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:95 %specinterface_ln153 = specinterface void @_ssdm_op_SpecInterface, i11 %img_height_c29, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln153"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:96 %empty_90 = specchannel i32 @_ssdm_op_SpecChannel, void @img_width_c30_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i11 %img_width_c30, i11 %img_width_c30

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:97 %specinterface_ln152 = specinterface void @_ssdm_op_SpecInterface, i11 %img_width_c30, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln152"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="64" op_3_bw="11" op_4_bw="11" op_5_bw="0" op_6_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:99 %call_ln218 = call void @xFPackNMS<8, 8, 1080, 1920, 12, 12, 1, 32, 0, 20>, i2 %nms_mat_data, i64 %dst_mat_419, i11 %img_height_c29, i11 %img_width_c30

]]></Node>
<StgValue><ssdm name="call_ln218"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0">
<![CDATA[
_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii.exit:100 %ret_ln221 = ret

]]></Node>
<StgValue><ssdm name="ret_ln221"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
