// Seed: 3910089605
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input id_15;
  input id_14;
  output id_13;
  input id_12;
  output id_11;
  input id_10;
  input id_9;
  output id_8;
  output id_7;
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  type_22(
      id_14, 1, id_15
  );
  logic id_16 (
      id_14,
      id_12,
      id_8
  );
  assign id_5 = 1;
  reg id_17;
  reg id_18;
  type_26(
      id_10, 1, 1
  );
  assign id_3  = id_3;
  assign id_10 = 1;
  type_27(
      1, id_10, id_10, id_5 | ""
  );
  initial begin
    if ("") begin
      if (1) begin
        id_17 <= id_17;
        if (id_13) id_18 = 1'h0 - ~id_18;
      end else begin
        id_6 <= id_13[1'b0];
      end
    end else id_15 <= 1'b0;
  end
  logic id_19 = 1;
  always @(*) begin
    if (id_5 - id_4) id_6 <= id_3;
    if (id_19) begin
      id_5 <= id_16;
      id_18[1] <= id_17;
    end
  end
  logic id_20;
  type_30(
      1, 1, id_3, id_2, 1
  );
  assign id_16 = 1'b0;
  type_31 id_21 (
      .id_0(id_6),
      .id_1(id_4)
  );
endmodule
