***************Beginning Page***************
***************page number:1**************
I.5. Circuite
combinationale complexe

***************Ending Page***************

***************Beginning Page***************
***************page number:2**************
Arhilecmra calcullmarelor si sisteme de operm - pan“ |
L, On
Ind Om
' valorile de 1a ie$ire depind doar de valorile
de 1a intrare din momentul respectiv
—§.

***************Ending Page***************

***************Beginning Page***************
***************page number:3**************
Arhilectur: cllculllnarelor 5i sinune de 0pm" - pm“ l
Multiplexorul
- 2" intrﬁri (de date)
' n intréri dc selectie (variabile dc control)
i biti de control (de adresi)
' 0 singuri ie§ire
' ﬁecare intrare corespunde unui termen FND
cu variabile dc control
- una dintre intréri (bit) este selectaté - devine
valoare de ie§ire
—§z

***************Ending Page***************

***************Beginning Page***************
***************page number:4**************
Arhilectur: cllculllnarelor 5i sinune 11¢ 0pm" - pm“ l
Multiplexor 4—> 1 (n=2)
5" 5" sl sO 0
0 0 10
0 1 1l
11.
1 0 12
11 o 1 1 13
1;
1;
—s_1

***************Ending Page***************

***************Beginning Page***************
***************page number:5**************
Arllilectur: cllculzlnarelor 5i sinune de 0pm" - pm“ l
Diagrama logicé (4—> l)
J
—s4

***************Ending Page***************

***************Beginning Page***************
***************page number:6**************
Arhilectur: cllculllnarelor 5i sisiune d2 0pm" - pm“ l
Implementare funcgii booleene
- intrérile dc sclecgie formeazé un numér
~ care rcprezinté indicelc intrérii dc date care
este selectaté ca valoare de ie§ire
' putem astfel implementa funcgii booleene cu
ajutorul multiplexorului
i intréri de date - ie$irile corespunzétoare liniilor
din tabelul de adevir
i intréri de selecyie - intririle funcliei booleene
55

***************Ending Page***************

***************Beginning Page***************
***************page number:7**************
Arhilectur: cllcullloarelor 5i sistelne d2 0pm" - pm“!
Exemple
majoritatc din 3 imparitate
A B c A B c
52 51 5n 52 51 5n
0 lo 0 In
0 l1 1 l1
0 I; 1 I;
1 l u |
3 o MA] 3 0 IMP
0 l4 1 I,
1 l5 u l5
1 l6 0 |6
1 l1 1 |7
56

***************Ending Page***************

***************Beginning Page***************
***************page number:8**************
Arhilectur: cllculllnarelor 5i sinune de 0pm" - pm“ l
. . .
Implementare eﬁmenta -foldmg
mabritate din 3
A B C A B A B
0 O O (1
[I 0 I I] 0 0 II
51 50
u 1 0 n 0 1 t 0 lu
' C l
[I I I I 1 D M A]
1 o 0 0 1 o t C I;
I 0 1 I ' 1 I;
I I O I
I I I
I I I I
57

***************Ending Page***************

***************Beginning Page***************
***************page number:9**************
Arhilectur: cllculllnarelor 5i sinune de 0pm" - pm“ l
—. . .
Implementare eﬁmenta -foldmg
imparitate

A B C‘ A B A B
[I O (I (I

0 0 (T
(I 0 I I 51 5|]
u 1 0 I i c |D

0 l C E l
[I I I II i 1 O IMP
I o o 1 , c I;

I 0 C |
1 o 1 0 C a
I l 0 0

I I C
I ] I I

58

***************Ending Page***************

***************Beginning Page***************
***************page number:10**************
Arhilectllrl cllcuhlnarelor 5i sintlne d2 opera" - plrlea l
Decodoml
' n intréri
' 2” ie$iri
' in ﬁecare moment, exact una din iegiri este
activaté
i cea al cérei indice este egal cu numérul format
de inlréri
i ﬁecare ie$ire corespunde unui termen FND
scﬂs cu variabilele de intrare
59

***************Ending Page***************


***************Beginning Page***************
***************page number:11**************
Arhilectur: cllcuhlnarelor 5i sinune de 0pm" - pm“ l
Decodor n22

1| 1O 03 02 0, r)o

o; 0 0 0 0 0 1

O l O O l O
I, oZ

' l O O l O O

1D oL I I I 0 0 0
on

60

***************Ending Page***************

***************Beginning Page***************
***************page number:12**************
Arllilectur: cllculzlnarelor 5i sinune de 0pm" - pm“ l
Diagrama logicé (n=2)
—o\

***************Ending Page***************

***************Beginning Page***************
***************page number:13**************
Arhilectur: cllculzlnarelor 5i sinune 11¢ 0pm" - pm“ l
Adunare - 1mp1ementare cu
decoder

A B c,“ Sum cum

O O O O O

O O l l O j]

0 1 0 1 0 3-— SW

0 1 1 0 1 i 1f iv.-

1 0 0 1 0 <' ‘1 31 - r

1 0 1 0 1 =—_,

l l O O l

l l l l l
—oz

***************Ending Page***************

***************Beginning Page***************
***************page number:14**************
Arhilectur: cllculzlnarelor 5i sinune de 0pm" - pm“ l
Comparatorul
' operatorii de comparare: : , > , < , 2, 5
i exemplu de implementare: egalitate pe 4 biti
i temé: comparator complet (<, I, >)
xi
A1
3:3
:33
—os

***************Ending Page***************

***************Beginning Page***************
***************page number:15**************
Arhilectur: cllcuhlnarelor 5i sinune de 0pm" - pm“ l
Sumatonll
' semi-sumatorul (halfiadder)
i aduné cei doi biti de intrare
i ie§ire: un bit sumz't $i un bit transport
— nu poate ﬁ extins pentru mai multe cifre
' sumatorul complet (full adder)
i aduné cei trei biti dc intrare (inclusiv transport)
i aceeagi iesire: un bit sumé §i un bit transport
— poate ﬁ extins pentru mai mulls cifre
01

***************Ending Page***************

***************Beginning Page***************
***************page number:16**************
Arhilectur: cllculzlnarelor 5i sinzme d2 0pm" - pm“ l
A n Sum QM
o 0 o 0 D— 5W"
0 | 1 o A
a
1 U 1 ‘J cm
l | l) i
A a c,“ Sum (1H cm
u u o u u D— Sum
n u 1 | u A
n l O | n B
(7 l ‘ (I l
(m
1 0 0 | 0
I l) l U |
l l 0 0 l
| | l | |
65

***************Ending Page***************

***************Beginning Page***************
***************page number:17**************
Arllilectur: cllculzlnarelor 5i sinune de 0pm" - pm“ l
Sumator serial (16 bigi)

***************Ending Page***************

***************Beginning Page***************
***************page number:18**************
Arhilectur: cllculllnarelor 5i sinune de 0pm" - pm“ l
Sumatoare $611316
' aceasté varianté este sumatorul cu
propagarea transportului
- avantaj: ace1a§i circuit (simplu), repetat
- dezavantaj: viteza
i 1a ﬁecare rang, trebuie a§teptat rezultatul de pe
rangul anterior
i deci imﬁrzierea este proportionalé cu numérul
dc biyi
—@1

***************Ending Page***************

***************Beginning Page***************
***************page number:19**************
Arhilectur: cllculzlnarelor 5i sinune de 0pm" - pm“ l
Accelerarea adunérn (1 )
- sumator cu anticiparea transportului
i carry lookahead adder
i transponul de intrare - generat independent
pentru ﬁecare rang
' C0 : A0 B0
- CIIAUBUA, +AOBOB, +A| B,
' C1IG1+PiC14 :AxBi+(Ax+Bi) ' Ci-l
68

***************Ending Page***************

***************Beginning Page***************
***************page number:20**************
Arhilectur: cllculllnarelor 5i sinune de 0pm" - pm“ l
Accelerarea adunérii (2)
- sumatorul cu anticiparea transportului
i avantaj - vitcza
. eliminé Intérzierea datoraté propagérii transportului
i dezavamaj - circuits suplimentare, complexe
i de obicei » combinagie anticipare-propagare
' sumator cu selecﬁa transportului
— 1a ﬁecare rang se calculeazi suma pentru Cm=0
$i Cin:l, apoi se selecteazé cea corecté
69

***************Ending Page***************


***************Beginning Page***************
***************page number:21**************
Arhilectur: cllcuhlnarelor 5i sinune de 0pm" - pm“ l
Unltate arltmetlcﬁ $1 loglcé
elementaré (1 bit)
.i—. 0 1 Aan

5‘ f 1 0 AvB

u)‘: 1 1 A_B

I. A Sm ‘iwx F FhFo-semnale
Li- I; de con"01

***************Ending Page***************

***************Beginning Page***************
***************page number:22**************
Arhilectur: cllculzlnarelor 5i sinune de 0pm" - pm“ l
- - A ~ - ~ v
Varlanta 1mbunata§1ta
..7 .7 77 .7 .7 .7 7. .7 .7 .7 .7 .7. 0 0 AME
I. -. f‘ ‘" 0 1 Aan
—_ n‘ l 0 A'B
I: ‘5m .1, FhFo-semnale
F" Ifm CM de conlrol
c7.
—1|

***************Ending Page***************

***************Beginning Page***************
***************page number:23**************
Arhilectur: cllculllnarelor 5i sinune de 0pm" - pm“ l
Unltate antmetlcé $1 loglcé pe 16
})i§i

A155‘; Ans. ADE“ F, FD
1:: 1:: --—--
I-ITI-I]
AB 5F“ AB 5F“ AB F,Fn
Transport
gennal
F F F
R15 R1 R47
—7,

***************Ending Page***************

***************Beginning Page***************
***************page number:24**************
II. Circuite secventiale

***************Ending Page***************

***************Beginning Page***************
***************page number:25**************
Arhilectur: cllcuhlnarelor 5i sinune de 0pm" - pm“ l
Circuit secvential

' iegirea la orice moment depinde de

i intrare

i starea interné
' deci pentm aceeagi intrare se pot obtine

valori diferite 1a ie§ire, la momente diferite
' starea interné

i este memoraté de citre circuit

— evolueazé in timp

1‘

***************Ending Page***************

***************Beginning Page***************
***************page number:26**************
Arllilectur: cllculzlnarelor 5i sinune d2 opera" - plrlea l
vmbme X> . z,
de intlare - \e5m
X ~ s Z ﬁ
part2
(umbmaponaﬁ
smre smre
curenﬁ mmétume
75

***************Ending Page***************

***************Beginning Page***************
***************page number:27**************
Arhilectur: cllculzlnarelor 5i sinune de 0pm" - pm“ l
Evolutia stérii
' starea se modiﬁcé. la anurnite momente
i sincron: la intervale regulate de timp
. date de un semnal special (seas)
i asincron: la momentul apariIiei unui eveniment
. cvenimentclc sunt deﬁnite in funcﬂe dc activitatca
eircuitului
i dc cc nu se modiﬁcﬁ permanent‘?
' transmiterea semnalului prin poni 5i prin liniile de
comunicare se face cu intérzieri
' Semnalele - luate in considerare dugé stabilizare
76

***************Ending Page***************

***************Beginning Page***************
***************page number:28**************
Arhilectur: cllculzlnarelor 5i sinune de 0pm" - pm“ l
Ceasul
' semnal periodic
i ciclu activ - procentajul din perioadi in care
semnalul este activ
i depinde de ce inseamnz'l semnal activ
- pe nive1(0 sau l)
' pe from (trecerea de la O la l sau invers)
' durata perioadei
— suﬁcient de mare pentru a avea intriri stabile
77

***************Ending Page***************

***************Beginning Page***************
***************page number:29**************
Arhilectur: cllculzlnarelor 5i sinune de 0pm" - pm“ l
Implementare
- cea mai simplé varianté
i esenﬁalé este conexiunea inversé
H m mmw
' in general se folosesc scheme mai complexe
78

***************Ending Page***************

***************Beginning Page***************
***************page number:30**************
Arhilectur: cllcuhlnarelor 5i sinune de 0pm" - pm“ l
Tipuri de circuite secventiale
- 1a nivel de bit - circuite bistabile
- dupe“! cum este detectat semnalul activ
i latch - activ pe nivel
—ﬂip-ﬂop — activ pe front
' circuite pe mai mulgi bigi
i regigri, numﬁrétoare (contoare)
i formate din mai multe circuite bistabile
—19

***************Ending Page***************


***************Beginning Page***************
***************page number:31**************
II.1. Circuite bistabile

***************Ending Page***************

***************Beginning Page***************
***************page number:32**************
Arhilectur: cllcuhlnarelor 5i sinune de 0pm" - pm“ l
Bistabil
' cum trcbuic sé arate un circuit care
implementeazé bitul?
' speciﬁcagii
— $51 se poaté scric in cl un O sau un 1
i s5 memoreze acca valoare pﬁné la scrierca
altcia
i s5 se poatﬁ cili ultima valoarc scrise'l
- nu poatc ﬁ circuit combinational
gmemoraret a‘

***************Ending Page***************

***************Beginning Page***************
***************page number:33**************
Arhilectur: cllculllnarelor 5i siswlne d2 0pm" - pm“!
Bistabil RS ﬁré ceas
- doué intréri (R,S), doué iegiri (Q,P), doué
conexiuni inverse
— circuitul implementeazé un singur bit: P : 6
R
Q
p
q
S $51)
—az

***************Ending Page***************

***************Beginning Page***************
***************page number:34**************
Arhilectur: cllculllnarelor 5i sinune de 0pm" - pm“ l
Funcgionarea bistabilului RS (l)
~ la prima vedere avem simultan
q = Q si p = P
Q * m
P i q+—S
' de fapt, iegirile nu se modiﬁcé instantaneu
la modiﬁcarea intrérilor
i datorité timpilor de propagare prin porgi
— deci putem studia evoluyia pn'n tabele dc adevir
83

***************Ending Page***************

***************Beginning Page***************
***************page number:35**************
Arhilectur: cllculzlnarelor 5i sinune de 0pm" - pm“ l
Funcglonarea blstabllulul RS (2)
- considerém (q,p)
valorile curente ale Dmgm'm Kamaugh
ie irilor ie$iri]e: QP
5
- (Q?) valonle
, in funcgie de (q,p) gi de
intrérile (11,5) ---IEI
i care vor deveni i +
efective dupi timpii de Q i p R
propagare P = q + S
—x|

***************Ending Page***************

***************Beginning Page***************
***************page number:36**************
Arhilectur: cllcullloarelor 5i sisteme de 0pm" - pm“!
Stan stablle
- in principiu, (Q,P) se
modiﬁcé permanent
_ ‘ h
<QaP>:<q’P>~ W“ O
i circuitul poatc ﬁ
controlat dacﬁ trece
doar prin stérile stabile
85

***************Ending Page***************

***************Beginning Page***************
***************page number:37**************
Arhilectur: cllculllnarelor 5i siswlne 11¢ 0pm" - pm“!
Funcponare ( 1)
mimmlmw WWW
12:0, S:1
01 a on A m “@1111 ulcnilnl evulum/i
‘ intnldeauua spre “area
1° “M 51113115 (QT) (1,01
11 ~> 00»10mb11
1H, 5:0
v inloldeauna spre slatea
‘0 a O" a 01 $131111 511111115 (Q,1>):<0,1)
u 11 H 00 ~> 01 slabil
36

***************Ending Page***************

***************Beginning Page***************
***************page number:38**************
Arhilectur: cllculllnarelor 5i siswlne d2 0pm" - pm“!
Funcponare (2)
stare iniginlé (11,11) evolugie (lbp)
R:0, 3:0
penlm q p_ CII'CUmll
owlcm Ia mﬂnn
10 smhxl pcmru qu Cvrcuilul iw
ll ~> 00 ~> I] ~> pimmvé “area (slahuli)
R:1, 5:1
0] a on slab“ cucuilul evolueazé
v inloldeauna spre slatea
‘0 a O" ﬂab" smabilé (Q,P):<0,0)
B7

***************Ending Page***************

***************Beginning Page***************
***************page number:39**************
Arhilectur: cllculllnarelor 5i sinune de 0pm" - pm“ l
Funcgionare (3)

~ reamintim condigiaPIQ
(R,S):(0,0): péstrarc stare existenti

(memorare)
(R,S)=(0,1): stabilizare 1a Q=1 (set)
(R,S)=(l,0): stabilizare 1a Q=0 (reset)
(R,S)=(l,l): combinagie interzisé

i deoarece P=Q - nu implementeazé un bit
—“

***************Ending Page***************

***************Beginning Page***************
***************page number:40**************
Arhilectur: cllculllnarelor 5i sixtune de 0pm" - pm“ l
Circuite secventiale sincrone
- se adaugé bistabilului RS un scmnal de
sincronizare (ceas)
' pornind de la acesta se pot realiza alte
circuite bistabile
i D, JK, T
' toate sunt de tip latch (active pe nivel)
—aa

***************Ending Page***************


***************Beginning Page***************
***************page number:41**************
Arhilectur: cllculllnarelor 5i sixume 11¢ 0pm" - pm“ l
Latch RS cu ceas
111:0.) R s QM
0 o 0 0
R 0 o 1 1
Q 0 1 0 0
Clk 0 1 I *
1 o 0 1
Q 1 0 1 1
S
1 1 0 0
1 1 1 *
W

***************Ending Page***************

***************Beginning Page***************
***************page number:42**************
Arhilectur: cllculllnarelor 5i sisiune d2 open" - pm“ l
Latch D
' modeleazé doar siluaﬁile RiS
- elimini combinaﬂile interzise
' aici ie$irea nu depinde de fapl de starea anterioaré
D
Q Q1 Q‘) D QM
O O O
Gk O l 1
7 l O O
Q l l l
—~n

***************Ending Page***************

***************Beginning Page***************
***************page number:43**************
Arhilectur: cllculllnarelor 5i sisume d2 0pm" - pm“!
Latch J K
' climiné combinalia impusibili dc la bistabilul RS
(“:00 l K QM

K Q u 0 u O

u 0 I O

CIk u I u I

7 u I I I

1 Q I 0 u I

I O I U

l l 0 l

l l l 0
—~u

***************Ending Page***************

***************Beginning Page***************
***************page number:44**************
Arhilectur: cllculllnarelor 51 siswme 11¢ 0pm" - pm“!
Latch T

~ dcrivat din bistabilul JK

- modeleazﬁ doar situatiile .IIK

T (1:011 T 0171
Q 0 0 0

Gk O I ]
7 1 0 1
Q 1 1 0

93

***************Ending Page***************

***************Beginning Page***************
***************page number:45**************
Arliilectun c-lcumrmslur 5i sinune d2 opera" - pm“ l
Evolutla stanlor
R s QM 1 K Qri
o n Q, neschimbm 0 0 Q‘ neschlmbal
o 1 1 scrim 1 0 1 o scrim 0
1 0 o scrim o 1 0 1 scrim 1
1 1 * imcrzrs 1 1 6‘ 11W ersare
D QM T QM
0 o scrim 0 0 Q‘ neschimbal
1 1 scrim 1 1 E imcrsarc
—9l

***************Ending Page***************

***************Beginning Page***************
***************page number:46**************
Arhilectur: cllcullloarelor 5i sisteme de 0pm" - pm“!
Diagrame bloc pentru bistabili
R Q D Q

Gk Gk
s Q G
J Q T Q
Gk Gk
K Q Q

***************Ending Page***************

***************Beginning Page***************
***************page number:47**************
Arhilectur: cllcuhlnarelor 5i sinune de 0pm" - pm“ l
Terné
~ implementati §i analizati comportamentul
bistabilului RS (féré ceas) utilizénd porgi
NAND in locul poqilor NOR
~ similar pentru bistabilii latch RS, D, JK, T
—%

***************Ending Page***************

***************Beginning Page***************
***************page number:48**************
Arhilectur: cllcuhlnarelor 5i sinune de 0pm" - pm“ l
Fllp-ﬂop
- intrérile sunt luate in considerate doar pe
frontul crescétor (sau descrescétor) a1
semnalului de ceas
' cum se poate obtine un ﬂip-ﬂop
i electronic - derivarea semnalului de ceas
i utilizénd circuite latch —> circuits masterslave
—~17

***************Ending Page***************

***************Beginning Page***************
***************page number:49**************
Arhilectura cllcullloarelor 5i sisteme de operare - pineal
Flip-ﬂop master-slave D
D D Q D Q Q
latch latch
cm Gk Gk Q
—gx

***************Ending Page***************

***************Beginning Page***************
***************page number:50**************
Arhilectur: cllculllnarelor 5i sinune de 0pm" - pm“ l
Latch vs. ﬂip-ﬂop
' ﬁecare categorie are utilitatea 5a
' circuitele ﬂip-ﬂop - utilizate pentm
comanda sistemelor digitale
i frontul semnalului de ceas este foane scurt
comparaliv cu perioada ceasului
i exact un pas in cvolulia sistcmului intr-o
perioadé de ceas
~ circuitele latch - sisteme asincrone
99

***************Ending Page***************

