// Seed: 1944763904
module module_0 (
    input supply1 id_0,
    input tri id_1,
    output tri0 id_2,
    input uwire id_3,
    input tri0 id_4,
    output wor id_5,
    output tri1 id_6
    , id_9,
    output tri0 id_7
    , id_10
);
endmodule
module module_1 (
    input  tri  id_0,
    output tri1 id_1,
    output wire id_2,
    output tri1 id_3
);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_3,
      id_2,
      id_1
  );
  assign id_3 = -1;
  not primCall (id_1, id_0);
endmodule
module module_2 (
    input tri0 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input wand id_4,
    output wor id_5,
    output tri id_6,
    input wand id_7,
    output tri id_8,
    input tri0 id_9,
    output tri1 id_10,
    input wire id_11
);
  always disable id_13;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8,
      id_3,
      id_11,
      id_8,
      id_10,
      id_10
  );
endmodule
