#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Mar 28 16:39:35 2023
# Process ID: 14920
# Current directory: D:/mipsCpu/singleCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33448 D:\mipsCpu\singleCPU\singleCPU.xpr
# Log file: D:/mipsCpu/singleCPU/vivado.log
# Journal file: D:/mipsCpu/singleCPU\vivado.jou
#-----------------------------------------------------------
start_guioopen_project D:/mipsCpu/singleCPU/singleCPU.xpruupdate_compile_order -fileset sources_1add_files -norecurse D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v
update_compile_order -fileset sources_1
add_files -norecurse D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v
launch_simulation
source ALU_TB.tcl
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
add_files -norecurse D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v
add_files -norecurse D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v
add_files -norecurse D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v
add_files -norecurse D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v
export_ip_user_files -of_objects  [get_files D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and.v] -no_script -reset -force -quiet
remove_files  D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v] -no_script -reset -force -quiet
remove_files  D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
add_files -norecurse D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
add_files -norecurse D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v
close_sim
launch_simulation
source ALU_TB.tcl
synth_design -rtl -name rtl_1
close_sim
export_ip_user_files -of_objects  [get_files D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v] -no_script -reset -force -quiet
remove_files  D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v
close [ open D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v w ]
add_files D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
close_design
set_property -dict [list CONFIG.Write_Depth_A {1024}] [get_ips iCache]
synth_design -rtl -name rtl_1
refresh_design
close_design
synth_design -rtl -name rtl_1
close_design
synth_design -rtl -name rtl_1
close_design
synth_design -rtl -name rtl_1
close_design
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
refresh_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v w ]
add_files -fileset sim_1 D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v
update_compile_order -fileset sim_1
launch_simulation
source ALU_TB.tcl
close_sim
launch_simulation
source ALU_TB.tcl
close_sim
close_design
launch_simulation
source ALU_TB.tcl
export_ip_user_files -of_objects  [get_files D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/ALU_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/ALU_tb.v
update_compile_order -fileset sim_1
close_sim
launch_simulation
update_compile_order -fileset sim_1
close_project
open_project D:/mipsCpu/singleCPU/singleCPU.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v
remove_files  -fileset sim_1 D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v
launch_simulation
close_project
open_project D:/mipsCpu/singleCPU/singleCPU.xpr
launch_simulation
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/CU_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/CU_tb.v
remove_files  -fileset sim_1 D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/CU_tb.v
update_compile_order -fileset sim_1
launch_simulation
close_project
open_project D:/mipsCpu/singleCPU/singleCPU.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_r_type.tcl
close_sim
launch_simulation
source tb_r_type.tcl
run all
run 10 us
run 10 us
run 10 us
launch_simulation
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source tb.tcl
close_sim
launch_simulation
source tb.tcl
run all
close_sim
launch_simulation
source tb.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
source tb.tcl
