#ifndef _xs2a_rom_h_
#define _xs2a_rom_h_

#define XS2A_ROM_ADDRESS__cp 0xfff01eb0
#define XS2A_ROM_ADDRESS__dp 0xfff01eb0
#define XS2A_ROM_ADDRESS__fbss 0xfff01eb0
#define XS2A_ROM_ADDRESS__fdp_DOT_bss 0xfff01fb0
#define XS2A_ROM_ADDRESS__fdp_DOT_bss_DOT_large 0xfff01fb0
#define XS2A_ROM_ADDRESS__CTOR_LIST_ 0xfff01eb0
#define XS2A_ROM_ADDRESS__DTOR_LIST_ 0xfff01eb0
#define XS2A_ROM_ADDRESS__xs1_timer_hz 0x05f5e100
#define XS2A_ROM_ADDRESS__processor_hz 0x1dcd6500
#define XS2A_ROM_ADDRESS__default_clkblk 0x00000006
#define XS2A_ROM_ADDRESS__cmdline_buffer_bytes 0x00000000
#define XS2A_ROM_ADDRESS__start 0x00000000
#define XS2A_ROM_ADDRESS_BootROM_SLASH_xs2a_SLASH_boot_DOT_S 0x00000000
#define XS2A_ROM_ADDRESS_bitrev_poly 0xfff01eb0
#define XS2A_ROM_ADDRESS_crc_disable_magic 0xfff01eb4
#define XS2A_ROM_ADDRESS_ramBase 0xfff01eb8
#define XS2A_ROM_ADDRESS_qspi_cs_port 0xfff01ebc
#define XS2A_ROM_ADDRESS_qspi_sclk_port 0xfff01ec0
#define XS2A_ROM_ADDRESS_qspi_sio_port 0xfff01ec4
#define XS2A_ROM_ADDRESS_otp_data_port 0xfff01ec8
#define XS2A_ROM_ADDRESS_otp_addr_port 0xfff01ecc
#define XS2A_ROM_ADDRESS_otp_ctrl_port 0xfff01ed0
#define XS2A_ROM_ADDRESS__coverageOn1 0xfff00000
#define XS2A_ROM_ADDRESS_rom_start 0xfff00000
#define XS2A_ROM_ADDRESS_debug_entry 0xfff00004
#define XS2A_ROM_ADDRESS__StdDebug 0xfff00018
#define XS2A_ROM_ADDRESS__DbgCommandLoop 0xfff00054
#define XS2A_ROM_ADDRESS__DbgAckError 0xfff00094
#define XS2A_ROM_ADDRESS__DbgAckOk 0xfff0009c
#define XS2A_ROM_ADDRESS__DbgReadWord 0xfff000a4
#define XS2A_ROM_ADDRESS__DbgRead4PI 0xfff000b0
#define XS2A_ROM_ADDRESS__DbgWriteWord 0xfff000e2
#define XS2A_ROM_ADDRESS__DbgWrite4PI 0xfff000ee
#define XS2A_ROM_ADDRESS__DbgGetPs 0xfff00122
#define XS2A_ROM_ADDRESS__DbgSetPs 0xfff00132
#define XS2A_ROM_ADDRESS__DbgSetPsRamBase 0xfff00144
#define XS2A_ROM_ADDRESS__DbgSetPsDone 0xfff0014a
#define XS2A_ROM_ADDRESS__DbgGetState 0xfff0014e
#define XS2A_ROM_ADDRESS__DbgSetState 0xfff00172
#define XS2A_ROM_ADDRESS__coverageOff1 0xfff0018c
#define XS2A_ROM_ADDRESS__coverageOn2 0xfff00194
#define XS2A_ROM_ADDRESS__DbgSetStateTable 0xfff00194
#define XS2A_ROM_ADDRESS__DbgSetRegister 0xfff00198
#define XS2A_ROM_ADDRESS__DbgInitCp 0xfff001f8
#define XS2A_ROM_ADDRESS__DbgInitDp 0xfff00200
#define XS2A_ROM_ADDRESS__DbgInitSp 0xfff00208
#define XS2A_ROM_ADDRESS__DbgInitLr 0xfff00210
#define XS2A_ROM_ADDRESS__DbgInitPc 0xfff00218
#define XS2A_ROM_ADDRESS__DbgCall 0xfff00220
#define XS2A_ROM_ADDRESS__DbgExitDebug 0xfff0024a
#define XS2A_ROM_ADDRESS__coverageOff2 0xfff0027e
#define XS2A_ROM_ADDRESS__coverageOn3 0xfff00280
#define XS2A_ROM_ADDRESS__DbgExceptionHandler 0xfff00280
#define XS2A_ROM_ADDRESS__coverageOff3 0xfff00296
#define XS2A_ROM_ADDRESS__coverageOn4 0xfff002c0
#define XS2A_ROM_ADDRESS_rom_boot 0xfff002c2
#define XS2A_ROM_ADDRESS_rom_vector_base 0xfff00000
#define XS2A_ROM_ADDRESS_PollBootRow 0xfff002fa
#define XS2A_ROM_ADDRESS_SkipBootRowPolling 0xfff00318
#define XS2A_ROM_ADDRESS_PllClkDisableVal 0xfff01ed4
#define XS2A_ROM_ADDRESS_PSwitchAddressTile1 0xfff01ed8
#define XS2A_ROM_ADDRESS_SkipDisableTile 0xfff00334
#define XS2A_ROM_ADDRESS__coverageOff4 0xfff003c4
#define XS2A_ROM_ADDRESS__coverageOn5 0xfff00400
#define XS2A_ROM_ADDRESS__ExceptionHandler 0xfff00400
#define XS2A_ROM_ADDRESS__coverageOff5 0xfff00404
#define XS2A_ROM_ADDRESS__coverageOn6 0xfff00440
#define XS2A_ROM_ADDRESS_BootModeOTPReadWord 0xfff00442
#define XS2A_ROM_ADDRESS_BootModeOTPReadWordLoop 0xfff0044c
#define XS2A_ROM_ADDRESS_BootModeOTP 0xfff0045e
#define XS2A_ROM_ADDRESS_BootModeOTPLoop 0xfff0049e
#define XS2A_ROM_ADDRESS_BootModeOTPLoopEntry 0xfff004a4
#define XS2A_ROM_ADDRESS_BootModeOtpSkipCrc 0xfff004b6
#define XS2A_ROM_ADDRESS_BootModeJTAG 0xfff004be
#define XS2A_ROM_ADDRESS_BootModeRAM 0xfff004ca
#define XS2A_ROM_ADDRESS_Link0Table 0xfff01ee0
#define XS2A_ROM_ADDRESS_Link1_2_5_6Table 0xfff01ef0
#define XS2A_ROM_ADDRESS_Link4_7Table 0xfff01f18
#define XS2A_ROM_ADDRESS_Link0_3Table 0xfff01f40
#define XS2A_ROM_ADDRESS_LinkTableLookup 0xfff01f64
#define XS2A_ROM_ADDRESS_BootModeChanEnableLinks 0xfff004e6
#define XS2A_ROM_ADDRESS_BootModeChanEnableLinksLoop 0xfff004fa
#define XS2A_ROM_ADDRESS_BootModeChanEnableLinksTest 0xfff00502
#define XS2A_ROM_ADDRESS_BootModeChan 0xfff0050a
#define XS2A_ROM_ADDRESS_BootModeChanSkipAlloc 0xfff00516
#define XS2A_ROM_ADDRESS_BootModeChanLoop 0xfff00528
#define XS2A_ROM_ADDRESS_BootModeChanLoopEntry 0xfff0052e
#define XS2A_ROM_ADDRESS_BootModeChanSkipCRC 0xfff00542
#define XS2A_ROM_ADDRESS_sqi_qread_zipped_shifted 0xfff01f74
#define XS2A_ROM_ADDRESS_BootModeQSPI 0xfff00548
#define XS2A_ROM_ADDRESS_BootModeQSPILoop 0xfff005b2
#define XS2A_ROM_ADDRESS_BootModeQSPICheckCrc 0xfff005c0
#define XS2A_ROM_ADDRESS_BootModeQSPISkipCrc 0xfff005d0
#define XS2A_ROM_ADDRESS_spi_ss_port 0xfff01f78
#define XS2A_ROM_ADDRESS_spi_sclk_port 0xfff01f7c
#define XS2A_ROM_ADDRESS_spi_miso_port 0xfff01f80
#define XS2A_ROM_ADDRESS_spi_mosi_port 0xfff01f84
#define XS2A_ROM_ADDRESS_BootModeSPIMaster 0xfff005e2
#define XS2A_ROM_ADDRESS_BootModeSPILoop 0xfff00656
#define XS2A_ROM_ADDRESS_BootModeSPICheckCrc 0xfff00664
#define XS2A_ROM_ADDRESS_BootModeSPISkipCrc 0xfff00676
#define XS2A_ROM_ADDRESS__coverageOff6 0xfff0068a
#define XS2A_ROM_ADDRESS_tile1chanend0 0xfff01f88
#define XS2A_ROM_ADDRESS_spi_slave_ss_port 0xfff01f8c
#define XS2A_ROM_ADDRESS_SPISlaveJump 0xfff0068c
#define XS2A_ROM_ADDRESS_BootModeSPISlavePtr 0xfff00698
#define XS2A_ROM_ADDRESS_BootModeSPISlave 0xfff006d4
#define XS2A_ROM_ADDRESS_SPISlaveJumpEnd 0xfff0069c
#define XS2A_ROM_ADDRESS_SPISlaveJumpWords 0x00000004
#define XS2A_ROM_ADDRESS__coverageOn7 0xfff0069c
#define XS2A_ROM_ADDRESS_BootModeTwoTileSPISlave 0xfff0069c
#define XS2A_ROM_ADDRESS_BootModeTwoTileSPISlaveLoop 0xfff006b6
#define XS2A_ROM_ADDRESS_BootModeSPISlaveFail 0xfff00720
#define XS2A_ROM_ADDRESS_BootModeSPISlaveStart 0xfff00720
#define XS2A_ROM_ADDRESS_BootModeSPISlaveSize 0xfff0073c
#define XS2A_ROM_ADDRESS_BootModeSPISlaveData 0xfff0074a
#define XS2A_ROM_ADDRESS_BootModeSPISlaveCheckCrc 0xfff0075a
#define XS2A_ROM_ADDRESS_BootModeSPISlaveSkipCrc 0xfff00764
#define XS2A_ROM_ADDRESS__coverageOff7 0xfff00770
#define XS2A_ROM_ADDRESS_blockSize 0xfff01f90
#define XS2A_ROM_ADDRESS_blockDoubleWordsMinusOne 0xfff01f94
#define XS2A_ROM_ADDRESS_blockSizeMinusEight 0xfff01f98
#define XS2A_ROM_ADDRESS_oneMinusBlockDoubleWords 0xfff01f9c
#define XS2A_ROM_ADDRESS__dualIssueOn0 0xfff00770
#define XS2A_ROM_ADDRESS__coverageOn8 0xfff00770
#define XS2A_ROM_ADDRESS_MarchTest 0xfff00770
#define XS2A_ROM_ADDRESS_March_M0_loop 0xfff00778
#define XS2A_ROM_ADDRESS_March_M1_loop 0xfff00790
#define XS2A_ROM_ADDRESS_March_M2_loop 0xfff007b8
#define XS2A_ROM_ADDRESS_March_M3_loop 0xfff007d8
#define XS2A_ROM_ADDRESS_March_M4_loop 0xfff007f0
#define XS2A_ROM_ADDRESS_March_M5_loop 0xfff00810
#define XS2A_ROM_ADDRESS_March_M6_loop 0xfff00838
#define XS2A_ROM_ADDRESS_March_M7_loop 0xfff00850
#define XS2A_ROM_ADDRESS__coverageOff8 0xfff00868
#define XS2A_ROM_ADDRESS_db_table 0xfff01fa0
#define XS2A_ROM_ADDRESS__coverageOn9 0xfff00868
#define XS2A_ROM_ADDRESS_ExtendedMarchTest 0xfff00868
#define XS2A_ROM_ADDRESS_ExtendedMarchTestSkipFail 0xfff008ec
#define XS2A_ROM_ADDRESS__coverageOff9 0xfff008f0
#define XS2A_ROM_ADDRESS__dualIssueOff0 0xfff008f0
#define XS2A_ROM_ADDRESS__coverageOn10 0xfff008f0
#define XS2A_ROM_ADDRESS_MemoryTest 0xfff008f0
#define XS2A_ROM_ADDRESS_MemoryTestThreadLoop 0xfff00902
#define XS2A_ROM_ADDRESS_MemoryTestRomLoop 0xfff00928
#define XS2A_ROM_ADDRESS_MemoryTestRomPass 0xfff0093e
#define XS2A_ROM_ADDRESS_MemoryTestPassPc 0xfff00946
#define XS2A_ROM_ADDRESS_MemoryTestFail 0xfff00948
#define XS2A_ROM_ADDRESS_MemoryTestFailPc 0xfff0094a
#define XS2A_ROM_ADDRESS__coverageOff10 0xfff0094c
#define XS2A_ROM_ADDRESS_write_switch_reg 0xfff0094c
#define XS2A_ROM_ADDRESS__coverageOn11 0xfff0094c
#define XS2A_ROM_ADDRESS__coverageOff11 0xfff00978
#define XS2A_ROM_ADDRESS__coverageOn12 0xfff00978
#define XS2A_ROM_ADDRESS__SetRamBase 0xfff00978
#define XS2A_ROM_ADDRESS__coverageOff12 0xfff00984
#define XS2A_ROM_ADDRESS_AESDecryptBlock 0xfff00984
#define XS2A_ROM_ADDRESS__coverageOn100 0xfff00984
#define XS2A_ROM_ADDRESS__coverageOff100 0xfff00996
#define XS2A_ROM_ADDRESS_sBoxInv 0xfff00998
#define XS2A_ROM_ADDRESS__coverageOn101 0xfff00aa4
#define XS2A_ROM_ADDRESS_AESDecryptBlockAligned 0xfff00aa4
#define XS2A_ROM_ADDRESS__dualIssueOn101 0xfff00aa4
#define XS2A_ROM_ADDRESS_AESDecryptRoundsLoop 0xfff00b0c
#define XS2A_ROM_ADDRESS_AESDecryptRoundsInnerLoop 0xfff00b10
#define XS2A_ROM_ADDRESS__coverageOff101 0xfff00b7c
#define XS2A_ROM_ADDRESS__coverageOn102 0xfff00b80
#define XS2A_ROM_ADDRESS_AESDecryptRound1Loop 0xfff00b80
#define XS2A_ROM_ADDRESS__dualIssueOff101 0xfff00bcc
#define XS2A_ROM_ADDRESS__coverageOff102 0xfff00bcc
#define XS2A_ROM_ADDRESS_T0InvTable 0xfff00bcc
#define XS2A_ROM_ADDRESS_AESEncryptBlock 0xfff00fcc
#define XS2A_ROM_ADDRESS__coverageOn200 0xfff00fcc
#define XS2A_ROM_ADDRESS__coverageOff200 0xfff00fde
#define XS2A_ROM_ADDRESS_sBox 0xfff00fe0
#define XS2A_ROM_ADDRESS__coverageOn201 0xfff010e4
#define XS2A_ROM_ADDRESS__dualIssueOn201 0xfff010e4
#define XS2A_ROM_ADDRESS_AESEncryptBlockAligned 0xfff010e4
#define XS2A_ROM_ADDRESS_AESEncryptRoundsLoop 0xfff0114c
#define XS2A_ROM_ADDRESS_AESEncryptRoundsInnerLoop 0xfff01150
#define XS2A_ROM_ADDRESS__coverageOff201 0xfff011bc
#define XS2A_ROM_ADDRESS__coverageOn202 0xfff011c0
#define XS2A_ROM_ADDRESS_AESEncryptRound1Loop 0xfff011c0
#define XS2A_ROM_ADDRESS__dualIssueOff201 0xfff0120c
#define XS2A_ROM_ADDRESS__coverageOff202 0xfff0120c
#define XS2A_ROM_ADDRESS_T0Table 0xfff0120c
#define XS2A_ROM_ADDRESS_AESDecryptExpandKey 0xfff0160c
#define XS2A_ROM_ADDRESS__coverageOn300 0xfff0160c
#define XS2A_ROM_ADDRESS_AESDecryptExpandKeyLoop 0xfff0163c
#define XS2A_ROM_ADDRESS__coverageOff300 0xfff01680
#define XS2A_ROM_ADDRESS_rCon_rev 0xfff01680
#define XS2A_ROM_ADDRESS_AESEncryptExpandKey 0xfff0168c
#define XS2A_ROM_ADDRESS__coverageOn400 0xfff0168c
#define XS2A_ROM_ADDRESS_AESEncryptExpandKeyLoop 0xfff016b0
#define XS2A_ROM_ADDRESS__coverageOff400 0xfff01708
#define XS2A_ROM_ADDRESS_crc_ecc 0xfff01708
#define XS2A_ROM_ADDRESS__coverageOn500 0xfff01708
#define XS2A_ROM_ADDRESS__dualIssueOn500 0xfff0170c
#define XS2A_ROM_ADDRESS_crc_ecc_loop 0xfff0171c
#define XS2A_ROM_ADDRESS_crc_ecc_rev_loop 0xfff01734
#define XS2A_ROM_ADDRESS_crc_ecc_correct 0xfff01754
#define XS2A_ROM_ADDRESS__coverageOff500 0xfff0176c
#define XS2A_ROM_ADDRESS__dualIssueOff500 0xfff0176c
#define XS2A_ROM_ADDRESS_memset 0xfff01770
#define XS2A_ROM_ADDRESS__coverageOn700 0xfff01770
#define XS2A_ROM_ADDRESS__dualIssueOn700 0xfff01770
#define XS2A_ROM_ADDRESS__coverageOff700 0xfff01780
#define XS2A_ROM_ADDRESS__coverageOn701 0xfff01780
#define XS2A_ROM_ADDRESS_memset_bytewise_loop 0xfff01780
#define XS2A_ROM_ADDRESS__coverageOff701 0xfff0178c
#define XS2A_ROM_ADDRESS__coverageOn702 0xfff01790
#define XS2A_ROM_ADDRESS_memset_large 0xfff01790
#define XS2A_ROM_ADDRESS__coverageOff702 0xfff01800
#define XS2A_ROM_ADDRESS__coverageOn703 0xfff01800
#define XS2A_ROM_ADDRESS_memset_loop 0xfff01800
#define XS2A_ROM_ADDRESS_memset_loop7 0xfff01808
#define XS2A_ROM_ADDRESS_memset_loop6 0xfff0180c
#define XS2A_ROM_ADDRESS_memset_loop5 0xfff01810
#define XS2A_ROM_ADDRESS_memset_loop4 0xfff01814
#define XS2A_ROM_ADDRESS_memset_loop3 0xfff01818
#define XS2A_ROM_ADDRESS_memset_loop2 0xfff0181c
#define XS2A_ROM_ADDRESS_memset_loop1 0xfff01820
#define XS2A_ROM_ADDRESS_memset_loop0 0xfff01824
#define XS2A_ROM_ADDRESS__coverageOff703 0xfff0182c
#define XS2A_ROM_ADDRESS__dualIssueOff700 0xfff0182c
#define XS2A_ROM_ADDRESS_memset_DOT_nstackwords 0x00000000
#define XS2A_ROM_ADDRESS_memset_DOT_maxcores 0x00000001
#define XS2A_ROM_ADDRESS_memset_DOT_maxtimers 0x00000000
#define XS2A_ROM_ADDRESS_memset_DOT_maxchanends 0x00000000
#define XS2A_ROM_ADDRESS__coverageOn600 0xfff01830
#define XS2A_ROM_ADDRESS_memcpy 0xfff01830
#define XS2A_ROM_ADDRESS__dualIssueOn600 0xfff01834
#define XS2A_ROM_ADDRESS_memcpy_bytewise 0xfff0183c
#define XS2A_ROM_ADDRESS_memcpy_bytewise_14 0xfff01884
#define XS2A_ROM_ADDRESS_memcpy_bytewise_13 0xfff0188c
#define XS2A_ROM_ADDRESS_memcpy_bytewise_12 0xfff01894
#define XS2A_ROM_ADDRESS_memcpy_bytewise_11 0xfff0189c
#define XS2A_ROM_ADDRESS_memcpy_bytewise_10 0xfff018a4
#define XS2A_ROM_ADDRESS_memcpy_bytewise_9 0xfff018ac
#define XS2A_ROM_ADDRESS_memcpy_bytewise_8 0xfff018b4
#define XS2A_ROM_ADDRESS_memcpy_bytewise_7 0xfff018bc
#define XS2A_ROM_ADDRESS_memcpy_bytewise_6 0xfff018c4
#define XS2A_ROM_ADDRESS_memcpy_bytewise_5 0xfff018cc
#define XS2A_ROM_ADDRESS_memcpy_bytewise_4 0xfff018d4
#define XS2A_ROM_ADDRESS_memcpy_bytewise_3 0xfff018dc
#define XS2A_ROM_ADDRESS_memcpy_bytewise_2 0xfff018e4
#define XS2A_ROM_ADDRESS_memcpy_bytewise_1 0xfff018ec
#define XS2A_ROM_ADDRESS_memcpy_bytewise_0 0xfff018f4
#define XS2A_ROM_ADDRESS__coverageOff600 0xfff018fc
#define XS2A_ROM_ADDRESS__coverageOn601 0xfff01900
#define XS2A_ROM_ADDRESS_memcpy_large 0xfff01900
#define XS2A_ROM_ADDRESS_memcpy_part1_6 0xfff0192c
#define XS2A_ROM_ADDRESS_memcpy_part1_5 0xfff01934
#define XS2A_ROM_ADDRESS_memcpy_part1_4 0xfff0193c
#define XS2A_ROM_ADDRESS_memcpy_part1_3 0xfff01944
#define XS2A_ROM_ADDRESS_memcpy_part1_2 0xfff0194c
#define XS2A_ROM_ADDRESS_memcpy_part1_1 0xfff01954
#define XS2A_ROM_ADDRESS_memcpy_part1_0 0xfff0195c
#define XS2A_ROM_ADDRESS_memcpy_align1_5 0xfff01990
#define XS2A_ROM_ADDRESS_memcpy_align1_5_loop 0xfff019a8
#define XS2A_ROM_ADDRESS_memcpy_align1_5_loop_end 0xfff019bc
#define XS2A_ROM_ADDRESS_memcpy_align2_6 0xfff019e0
#define XS2A_ROM_ADDRESS_memcpy_align2_6_loop 0xfff019f8
#define XS2A_ROM_ADDRESS_memcpy_align2_6_loop_end 0xfff01a0c
#define XS2A_ROM_ADDRESS__coverageOff601 0xfff01a20
#define XS2A_ROM_ADDRESS__coverageOn602 0xfff01a28
#define XS2A_ROM_ADDRESS_memcpy_align4 0xfff01a28
#define XS2A_ROM_ADDRESS_memcpy_align4_loop 0xfff01a40
#define XS2A_ROM_ADDRESS_memcpy_align4_loop_mid 0xfff01a4c
#define XS2A_ROM_ADDRESS_memcpy_align4_loop_end 0xfff01a58
#define XS2A_ROM_ADDRESS__coverageOff602 0xfff01a68
#define XS2A_ROM_ADDRESS__coverageOn603 0xfff01a70
#define XS2A_ROM_ADDRESS_memcpy_align0 0xfff01a70
#define XS2A_ROM_ADDRESS_memcpy_align0_loop 0xfff01a70
#define XS2A_ROM_ADDRESS_memcpy_align0_skip 0xfff01a7c
#define XS2A_ROM_ADDRESS_memcpy_endbytes 0xfff01a84
#define XS2A_ROM_ADDRESS_memcpy_endbytes_6 0xfff01aac
#define XS2A_ROM_ADDRESS_memcpy_endbytes_5 0xfff01ab4
#define XS2A_ROM_ADDRESS_memcpy_endbytes_4 0xfff01abc
#define XS2A_ROM_ADDRESS_memcpy_endbytes_3 0xfff01ac4
#define XS2A_ROM_ADDRESS_memcpy_endbytes_2 0xfff01acc
#define XS2A_ROM_ADDRESS_memcpy_endbytes_1 0xfff01ad4
#define XS2A_ROM_ADDRESS_memcpy_endbytes_0 0xfff01adc
#define XS2A_ROM_ADDRESS__coverageOff603 0xfff01ae0
#define XS2A_ROM_ADDRESS__coverageOn604 0xfff01ae4
#define XS2A_ROM_ADDRESS_memcpy_align3_7 0xfff01ae4
#define XS2A_ROM_ADDRESS_memcpy_align3_7_loop 0xfff01b10
#define XS2A_ROM_ADDRESS_memcpy_align3_7_loop_end 0xfff01b24
#define XS2A_ROM_ADDRESS__coverageOff604 0xfff01b38
#define XS2A_ROM_ADDRESS__dualIssueOff600 0xfff01b38
#define XS2A_ROM_ADDRESS__coverageOn1000 0xfff01b38
#define XS2A_ROM_ADDRESS_sout_char_array 0xfff01b38
#define XS2A_ROM_ADDRESS__dualIssueOn1000 0xfff01b3c
#define XS2A_ROM_ADDRESS__coverageOff1000 0xfff01b9c
#define XS2A_ROM_ADDRESS__coverageOn1001 0xfff01ba0
#define XS2A_ROM_ADDRESS__coverageOff1001 0xfff01c1c
#define XS2A_ROM_ADDRESS__dualIssueOff1000 0xfff01c1c
#define XS2A_ROM_ADDRESS__coverageOn900 0xfff01c1c
#define XS2A_ROM_ADDRESS_sin_char_array 0xfff01c1c
#define XS2A_ROM_ADDRESS__dualIssueOn900 0xfff01c20
#define XS2A_ROM_ADDRESS__coverageOff900 0xfff01c78
#define XS2A_ROM_ADDRESS__coverageOn901 0xfff01c78
#define XS2A_ROM_ADDRESS__coverageOff901 0xfff01cf0
#define XS2A_ROM_ADDRESS__dualIssueOff900 0xfff01cf0
#define XS2A_ROM_ADDRESS__coverageOn1100 0xfff01cf0
#define XS2A_ROM_ADDRESS_read_switch_reg 0xfff01cf0
#define XS2A_ROM_ADDRESS__coverageOff1100 0xfff01d1a
#define XS2A_ROM_ADDRESS__coverageOn1101 0xfff01d1c
#define XS2A_ROM_ADDRESS_write_switch_reg_no_ack 0xfff01d1c
#define XS2A_ROM_ADDRESS__coverageOff1101 0xfff01d46
#define XS2A_ROM_ADDRESS__coverageOn800 0xfff01d48
#define XS2A_ROM_ADDRESS_write_periph_8_on_chanend 0xfff01d48
#define XS2A_ROM_ADDRESS_write_periph_8_on_chanend_loop 0xfff01d60
#define XS2A_ROM_ADDRESS_write_periph_8_on_chanend_loop_end 0xfff01d68
#define XS2A_ROM_ADDRESS__coverageOff800 0xfff01d72
#define XS2A_ROM_ADDRESS__coverageOn801 0xfff01d74
#define XS2A_ROM_ADDRESS_write_periph_8 0xfff01d74
#define XS2A_ROM_ADDRESS_write_periph_8_loop 0xfff01d90
#define XS2A_ROM_ADDRESS_write_periph_8_loop_end 0xfff01d98
#define XS2A_ROM_ADDRESS__coverageOff801 0xfff01da4
#define XS2A_ROM_ADDRESS__coverageOn802 0xfff01da4
#define XS2A_ROM_ADDRESS_write_periph_8_on_chanend_no_ack 0xfff01da4
#define XS2A_ROM_ADDRESS_write_periph_8_on_chanend_no_ack_loop 0xfff01dbc
#define XS2A_ROM_ADDRESS_write_periph_8_on_chanend_no_ack_loop_end 0xfff01dc4
#define XS2A_ROM_ADDRESS__coverageOff802 0xfff01dc8
#define XS2A_ROM_ADDRESS__coverageOn803 0xfff01dc8
#define XS2A_ROM_ADDRESS_write_periph_8_no_ack 0xfff01dc8
#define XS2A_ROM_ADDRESS_write_periph_8_no_ack_loop 0xfff01de4
#define XS2A_ROM_ADDRESS_write_periph_8_no_ack_loop_end 0xfff01dec
#define XS2A_ROM_ADDRESS__coverageOff803 0xfff01df4
#define XS2A_ROM_ADDRESS__coverageOn804 0xfff01df4
#define XS2A_ROM_ADDRESS_write_periph_32_on_chanend 0xfff01df4
#define XS2A_ROM_ADDRESS_write_periph_32_on_chanend_loop 0xfff01e10
#define XS2A_ROM_ADDRESS_write_periph_32_on_chanend_loop_end 0xfff01e18
#define XS2A_ROM_ADDRESS__coverageOff804 0xfff01e22
#define XS2A_ROM_ADDRESS__coverageOn805 0xfff01e24
#define XS2A_ROM_ADDRESS_write_periph_32 0xfff01e24
#define XS2A_ROM_ADDRESS_write_periph_32_loop 0xfff01e44
#define XS2A_ROM_ADDRESS_write_periph_32_loop_end 0xfff01e4c
#define XS2A_ROM_ADDRESS__coverageOff805 0xfff01e58
#define XS2A_ROM_ADDRESS__coverageOn806 0xfff01e58
#define XS2A_ROM_ADDRESS_write_periph_32_on_chanend_no_ack 0xfff01e58
#define XS2A_ROM_ADDRESS_write_periph_32_on_chanend_no_ack_loop 0xfff01e74
#define XS2A_ROM_ADDRESS_write_periph_32_on_chanend_no_ack_loop_end 0xfff01e7c
#define XS2A_ROM_ADDRESS__coverageOff806 0xfff01e80
#define XS2A_ROM_ADDRESS__coverageOn807 0xfff01e80
#define XS2A_ROM_ADDRESS_write_periph_32_no_ack 0xfff01e80
#define XS2A_ROM_ADDRESS_write_periph_32_no_ack_loop 0xfff01ea0
#define XS2A_ROM_ADDRESS_write_periph_32_no_ack_loop_end 0xfff01ea8
#define XS2A_ROM_ADDRESS__coverageOff807 0xfff01eb0
#define XS2A_ROM_ADDRESS__DOLLAR_s_DOT_101 0xfff01cf0
#define XS2A_ROM_ADDRESS__DOLLAR_d_DOT_102 0xfff01708
#define XS2A_ROM_ADDRESS__DOLLAR_s_DOT_103 0xfff0160c
#define XS2A_ROM_ADDRESS__DOLLAR_d_DOT_104 0xfff010e4
#define XS2A_ROM_ADDRESS__DOLLAR_s_DOT_105 0xfff00fcc
#define XS2A_ROM_ADDRESS__DOLLAR_d_DOT_106 0xfff00aa4
#define XS2A_ROM_ADDRESS__DOLLAR_s_DOT_107 0xfff008f0
#define XS2A_ROM_ADDRESS__DOLLAR_d_DOT_108 0xfff00770
#define XS2A_ROM_ADDRESS__DOLLAR_s_DOT_109 0xfff00000
#define XS2A_ROM_ADDRESS___main_default_network 0x00000000
#define XS2A_ROM_ADDRESS__ir_DOT_xcjkb4Xj 0x00000000
#define XS2A_ROM_ADDRESS__ebss 0xfff01eb0
#define XS2A_ROM_ADDRESS__edp_DOT_bss 0xfff01fb0
#define XS2A_ROM_ADDRESS__edp_DOT_bss_DOT_large 0xfff01fb0
#define XS2A_ROM_ADDRESS__CTOR_END_ 0xfff01eb0
#define XS2A_ROM_ADDRESS__DTOR_END_ 0xfff01eb0
#define XS2A_ROM_ADDRESS__DOT_ram_size 0x00040000
#define XS2A_ROM_ADDRESS__DOT_ram_base 0xfff00000
#define XS2A_ROM_ADDRESS__local_tile_id 0x00000000

#endif //_xs2a_rom_h_
