\chapter{Simulation}
    \lstinputlisting[caption={TÃªn file Verilog}]{code/sample_verilog.v}
