Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 29 20:49:06 2018
| Host         : DESKTOP-HGO3NEF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a100t-fgg676
| Speed File   : -2  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clock_btn (HIGH)

 There are 261 register/latch pins with no clock driven by root clock pin: reset_btn (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: dsram/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: dsram/state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: dsram/state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: isram/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: isram/state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: isram/state_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/LLbit_reg0/LLbit_o_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/div0/ready_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/dwishbone_bus_if/FSM_sequential_wishbone_state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/dwishbone_bus_if/FSM_sequential_wishbone_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/stallreq_for_madd_msub_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/cnt_o_reg[0]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/cnt_o_reg[1]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[0]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[1]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[2]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[3]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[4]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[5]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[6]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[9]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[0]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[1]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[0]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[1]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[2]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[3]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[4]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[5]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[6]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/iwishbone_bus_if/FSM_sequential_wishbone_state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/iwishbone_bus_if/FSM_sequential_wishbone_state_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem0/cp0_cause_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem0/cp0_cause_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem0/cp0_cause_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_LLbit_value_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_LLbit_we_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[9]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_we_reg/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[0]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[1]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[2]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[3]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/ce_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 699 pins that are not constrained for maximum delay. (HIGH)

 There are 4 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 160 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.283        0.000                      0                 5465        0.106        0.000                      0                 5465        7.000        0.000                       0                  2524  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_11M0592             {0.000 45.211}       90.422          11.059          
clk_50M                 {0.000 10.000}       20.000          50.000          
clock_gen/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_pll_example  {0.000 50.000}       100.000         10.000          
  clk_out2_pll_example  {0.000 25.000}       50.000          20.000          
  clkfbout_pll_example  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M                      16.283        0.000                      0                  242        0.178        0.000                      0                  242        9.500        0.000                       0                   133  
clock_gen/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_pll_example       81.336        0.000                      0                 4993        0.106        0.000                      0                 4993       49.500        0.000                       0                  2299  
  clk_out2_pll_example       44.988        0.000                      0                   86        0.245        0.000                      0                   86       24.500        0.000                       0                    88  
  clkfbout_pll_example                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_pll_example  clk_out1_pll_example       38.874        0.000                      0                 1362        0.251        0.000                      0                 1362  
clk_out1_pll_example  clk_out2_pll_example       45.585        0.000                      0                  166        0.151        0.000                      0                  166  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       16.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.283ns  (required time - arrival time)
  Source:                 ext_uart_r/FSM_onehot_RxD_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/RxD_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.589ns (18.706%)  route 2.560ns (81.294%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.006ns = ( 23.006 - 20.000 ) 
    Source Clock Delay      (SCD):    3.618ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         2.153     3.618    ext_uart_r/clk_50M
    SLICE_X7Y125         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.379     3.997 r  ext_uart_r/FSM_onehot_RxD_state_reg[5]/Q
                         net (fo=2, routed)           1.646     5.643    ext_uart_r/FSM_onehot_RxD_state_reg_n_8_[5]
    SLICE_X7Y125         LUT6 (Prop_lut6_I1_O)        0.105     5.748 f  ext_uart_r/FSM_onehot_RxD_state[10]_i_2/O
                         net (fo=2, routed)           0.660     6.408    ext_uart_r/tickgen/FSM_onehot_RxD_state_reg[8]
    SLICE_X6Y125         LUT4 (Prop_lut4_I3_O)        0.105     6.513 r  ext_uart_r/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.253     6.767    ext_uart_r/RxD_data0
    SLICE_X6Y126         FDRE                                         r  ext_uart_r/RxD_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.608    23.006    ext_uart_r/clk_50M
    SLICE_X6Y126         FDRE                                         r  ext_uart_r/RxD_data_reg[0]/C
                         clock pessimism              0.215    23.221    
                         clock uncertainty           -0.035    23.186    
    SLICE_X6Y126         FDRE (Setup_fdre_C_CE)      -0.136    23.050    ext_uart_r/RxD_data_reg[0]
  -------------------------------------------------------------------
                         required time                         23.050    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                 16.283    

Slack (MET) :             16.283ns  (required time - arrival time)
  Source:                 ext_uart_r/FSM_onehot_RxD_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/RxD_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.589ns (18.706%)  route 2.560ns (81.294%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.006ns = ( 23.006 - 20.000 ) 
    Source Clock Delay      (SCD):    3.618ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         2.153     3.618    ext_uart_r/clk_50M
    SLICE_X7Y125         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.379     3.997 r  ext_uart_r/FSM_onehot_RxD_state_reg[5]/Q
                         net (fo=2, routed)           1.646     5.643    ext_uart_r/FSM_onehot_RxD_state_reg_n_8_[5]
    SLICE_X7Y125         LUT6 (Prop_lut6_I1_O)        0.105     5.748 f  ext_uart_r/FSM_onehot_RxD_state[10]_i_2/O
                         net (fo=2, routed)           0.660     6.408    ext_uart_r/tickgen/FSM_onehot_RxD_state_reg[8]
    SLICE_X6Y125         LUT4 (Prop_lut4_I3_O)        0.105     6.513 r  ext_uart_r/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.253     6.767    ext_uart_r/RxD_data0
    SLICE_X6Y126         FDRE                                         r  ext_uart_r/RxD_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.608    23.006    ext_uart_r/clk_50M
    SLICE_X6Y126         FDRE                                         r  ext_uart_r/RxD_data_reg[1]/C
                         clock pessimism              0.215    23.221    
                         clock uncertainty           -0.035    23.186    
    SLICE_X6Y126         FDRE (Setup_fdre_C_CE)      -0.136    23.050    ext_uart_r/RxD_data_reg[1]
  -------------------------------------------------------------------
                         required time                         23.050    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                 16.283    

Slack (MET) :             16.283ns  (required time - arrival time)
  Source:                 ext_uart_r/FSM_onehot_RxD_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/RxD_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.589ns (18.706%)  route 2.560ns (81.294%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.006ns = ( 23.006 - 20.000 ) 
    Source Clock Delay      (SCD):    3.618ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         2.153     3.618    ext_uart_r/clk_50M
    SLICE_X7Y125         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.379     3.997 r  ext_uart_r/FSM_onehot_RxD_state_reg[5]/Q
                         net (fo=2, routed)           1.646     5.643    ext_uart_r/FSM_onehot_RxD_state_reg_n_8_[5]
    SLICE_X7Y125         LUT6 (Prop_lut6_I1_O)        0.105     5.748 f  ext_uart_r/FSM_onehot_RxD_state[10]_i_2/O
                         net (fo=2, routed)           0.660     6.408    ext_uart_r/tickgen/FSM_onehot_RxD_state_reg[8]
    SLICE_X6Y125         LUT4 (Prop_lut4_I3_O)        0.105     6.513 r  ext_uart_r/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.253     6.767    ext_uart_r/RxD_data0
    SLICE_X6Y126         FDRE                                         r  ext_uart_r/RxD_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.608    23.006    ext_uart_r/clk_50M
    SLICE_X6Y126         FDRE                                         r  ext_uart_r/RxD_data_reg[2]/C
                         clock pessimism              0.215    23.221    
                         clock uncertainty           -0.035    23.186    
    SLICE_X6Y126         FDRE (Setup_fdre_C_CE)      -0.136    23.050    ext_uart_r/RxD_data_reg[2]
  -------------------------------------------------------------------
                         required time                         23.050    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                 16.283    

Slack (MET) :             16.283ns  (required time - arrival time)
  Source:                 ext_uart_r/FSM_onehot_RxD_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/RxD_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.589ns (18.706%)  route 2.560ns (81.294%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.006ns = ( 23.006 - 20.000 ) 
    Source Clock Delay      (SCD):    3.618ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         2.153     3.618    ext_uart_r/clk_50M
    SLICE_X7Y125         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.379     3.997 r  ext_uart_r/FSM_onehot_RxD_state_reg[5]/Q
                         net (fo=2, routed)           1.646     5.643    ext_uart_r/FSM_onehot_RxD_state_reg_n_8_[5]
    SLICE_X7Y125         LUT6 (Prop_lut6_I1_O)        0.105     5.748 f  ext_uart_r/FSM_onehot_RxD_state[10]_i_2/O
                         net (fo=2, routed)           0.660     6.408    ext_uart_r/tickgen/FSM_onehot_RxD_state_reg[8]
    SLICE_X6Y125         LUT4 (Prop_lut4_I3_O)        0.105     6.513 r  ext_uart_r/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.253     6.767    ext_uart_r/RxD_data0
    SLICE_X6Y126         FDRE                                         r  ext_uart_r/RxD_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.608    23.006    ext_uart_r/clk_50M
    SLICE_X6Y126         FDRE                                         r  ext_uart_r/RxD_data_reg[3]/C
                         clock pessimism              0.215    23.221    
                         clock uncertainty           -0.035    23.186    
    SLICE_X6Y126         FDRE (Setup_fdre_C_CE)      -0.136    23.050    ext_uart_r/RxD_data_reg[3]
  -------------------------------------------------------------------
                         required time                         23.050    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                 16.283    

Slack (MET) :             16.283ns  (required time - arrival time)
  Source:                 ext_uart_r/FSM_onehot_RxD_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/RxD_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.589ns (18.706%)  route 2.560ns (81.294%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.006ns = ( 23.006 - 20.000 ) 
    Source Clock Delay      (SCD):    3.618ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         2.153     3.618    ext_uart_r/clk_50M
    SLICE_X7Y125         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.379     3.997 r  ext_uart_r/FSM_onehot_RxD_state_reg[5]/Q
                         net (fo=2, routed)           1.646     5.643    ext_uart_r/FSM_onehot_RxD_state_reg_n_8_[5]
    SLICE_X7Y125         LUT6 (Prop_lut6_I1_O)        0.105     5.748 f  ext_uart_r/FSM_onehot_RxD_state[10]_i_2/O
                         net (fo=2, routed)           0.660     6.408    ext_uart_r/tickgen/FSM_onehot_RxD_state_reg[8]
    SLICE_X6Y125         LUT4 (Prop_lut4_I3_O)        0.105     6.513 r  ext_uart_r/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.253     6.767    ext_uart_r/RxD_data0
    SLICE_X6Y126         FDRE                                         r  ext_uart_r/RxD_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.608    23.006    ext_uart_r/clk_50M
    SLICE_X6Y126         FDRE                                         r  ext_uart_r/RxD_data_reg[4]/C
                         clock pessimism              0.215    23.221    
                         clock uncertainty           -0.035    23.186    
    SLICE_X6Y126         FDRE (Setup_fdre_C_CE)      -0.136    23.050    ext_uart_r/RxD_data_reg[4]
  -------------------------------------------------------------------
                         required time                         23.050    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                 16.283    

Slack (MET) :             16.283ns  (required time - arrival time)
  Source:                 ext_uart_r/FSM_onehot_RxD_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/RxD_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.589ns (18.706%)  route 2.560ns (81.294%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.006ns = ( 23.006 - 20.000 ) 
    Source Clock Delay      (SCD):    3.618ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         2.153     3.618    ext_uart_r/clk_50M
    SLICE_X7Y125         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.379     3.997 r  ext_uart_r/FSM_onehot_RxD_state_reg[5]/Q
                         net (fo=2, routed)           1.646     5.643    ext_uart_r/FSM_onehot_RxD_state_reg_n_8_[5]
    SLICE_X7Y125         LUT6 (Prop_lut6_I1_O)        0.105     5.748 f  ext_uart_r/FSM_onehot_RxD_state[10]_i_2/O
                         net (fo=2, routed)           0.660     6.408    ext_uart_r/tickgen/FSM_onehot_RxD_state_reg[8]
    SLICE_X6Y125         LUT4 (Prop_lut4_I3_O)        0.105     6.513 r  ext_uart_r/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.253     6.767    ext_uart_r/RxD_data0
    SLICE_X6Y126         FDRE                                         r  ext_uart_r/RxD_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.608    23.006    ext_uart_r/clk_50M
    SLICE_X6Y126         FDRE                                         r  ext_uart_r/RxD_data_reg[5]/C
                         clock pessimism              0.215    23.221    
                         clock uncertainty           -0.035    23.186    
    SLICE_X6Y126         FDRE (Setup_fdre_C_CE)      -0.136    23.050    ext_uart_r/RxD_data_reg[5]
  -------------------------------------------------------------------
                         required time                         23.050    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                 16.283    

Slack (MET) :             16.283ns  (required time - arrival time)
  Source:                 ext_uart_r/FSM_onehot_RxD_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/RxD_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.589ns (18.706%)  route 2.560ns (81.294%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.006ns = ( 23.006 - 20.000 ) 
    Source Clock Delay      (SCD):    3.618ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         2.153     3.618    ext_uart_r/clk_50M
    SLICE_X7Y125         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.379     3.997 r  ext_uart_r/FSM_onehot_RxD_state_reg[5]/Q
                         net (fo=2, routed)           1.646     5.643    ext_uart_r/FSM_onehot_RxD_state_reg_n_8_[5]
    SLICE_X7Y125         LUT6 (Prop_lut6_I1_O)        0.105     5.748 f  ext_uart_r/FSM_onehot_RxD_state[10]_i_2/O
                         net (fo=2, routed)           0.660     6.408    ext_uart_r/tickgen/FSM_onehot_RxD_state_reg[8]
    SLICE_X6Y125         LUT4 (Prop_lut4_I3_O)        0.105     6.513 r  ext_uart_r/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.253     6.767    ext_uart_r/RxD_data0
    SLICE_X6Y126         FDRE                                         r  ext_uart_r/RxD_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.608    23.006    ext_uart_r/clk_50M
    SLICE_X6Y126         FDRE                                         r  ext_uart_r/RxD_data_reg[6]/C
                         clock pessimism              0.215    23.221    
                         clock uncertainty           -0.035    23.186    
    SLICE_X6Y126         FDRE (Setup_fdre_C_CE)      -0.136    23.050    ext_uart_r/RxD_data_reg[6]
  -------------------------------------------------------------------
                         required time                         23.050    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                 16.283    

Slack (MET) :             16.283ns  (required time - arrival time)
  Source:                 ext_uart_r/FSM_onehot_RxD_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/RxD_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.589ns (18.706%)  route 2.560ns (81.294%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.006ns = ( 23.006 - 20.000 ) 
    Source Clock Delay      (SCD):    3.618ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         2.153     3.618    ext_uart_r/clk_50M
    SLICE_X7Y125         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.379     3.997 r  ext_uart_r/FSM_onehot_RxD_state_reg[5]/Q
                         net (fo=2, routed)           1.646     5.643    ext_uart_r/FSM_onehot_RxD_state_reg_n_8_[5]
    SLICE_X7Y125         LUT6 (Prop_lut6_I1_O)        0.105     5.748 f  ext_uart_r/FSM_onehot_RxD_state[10]_i_2/O
                         net (fo=2, routed)           0.660     6.408    ext_uart_r/tickgen/FSM_onehot_RxD_state_reg[8]
    SLICE_X6Y125         LUT4 (Prop_lut4_I3_O)        0.105     6.513 r  ext_uart_r/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.253     6.767    ext_uart_r/RxD_data0
    SLICE_X6Y126         FDRE                                         r  ext_uart_r/RxD_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.608    23.006    ext_uart_r/clk_50M
    SLICE_X6Y126         FDRE                                         r  ext_uart_r/RxD_data_reg[7]/C
                         clock pessimism              0.215    23.221    
                         clock uncertainty           -0.035    23.186    
    SLICE_X6Y126         FDRE (Setup_fdre_C_CE)      -0.136    23.050    ext_uart_r/RxD_data_reg[7]
  -------------------------------------------------------------------
                         required time                         23.050    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                 16.283    

Slack (MET) :             16.576ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 0.779ns (29.238%)  route 1.885ns (70.762%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 23.160 - 20.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         2.283     3.747    vga800x600at75/clk_50M
    SLICE_X3Y116         FDRE                                         r  vga800x600at75/hdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.379     4.126 r  vga800x600at75/hdata_reg[0]/Q
                         net (fo=4, routed)           1.009     5.135    vga800x600at75/hdata[0]
    SLICE_X3Y117         LUT4 (Prop_lut4_I0_O)        0.125     5.260 f  vga800x600at75/vdata[11]_i_4/O
                         net (fo=2, routed)           0.489     5.750    vga800x600at75/vdata[11]_i_4_n_8
    SLICE_X4Y117         LUT6 (Prop_lut6_I3_O)        0.275     6.025 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.387     6.412    vga800x600at75/vdata[11]_i_1_n_8
    SLICE_X5Y119         FDRE                                         r  vga800x600at75/vdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.761    23.160    vga800x600at75/clk_50M
    SLICE_X5Y119         FDRE                                         r  vga800x600at75/vdata_reg[10]/C
                         clock pessimism              0.215    23.375    
                         clock uncertainty           -0.035    23.340    
    SLICE_X5Y119         FDRE (Setup_fdre_C_R)       -0.352    22.988    vga800x600at75/vdata_reg[10]
  -------------------------------------------------------------------
                         required time                         22.988    
                         arrival time                          -6.412    
  -------------------------------------------------------------------
                         slack                                 16.576    

Slack (MET) :             16.576ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 0.779ns (29.238%)  route 1.885ns (70.762%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 23.160 - 20.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         2.283     3.747    vga800x600at75/clk_50M
    SLICE_X3Y116         FDRE                                         r  vga800x600at75/hdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.379     4.126 r  vga800x600at75/hdata_reg[0]/Q
                         net (fo=4, routed)           1.009     5.135    vga800x600at75/hdata[0]
    SLICE_X3Y117         LUT4 (Prop_lut4_I0_O)        0.125     5.260 f  vga800x600at75/vdata[11]_i_4/O
                         net (fo=2, routed)           0.489     5.750    vga800x600at75/vdata[11]_i_4_n_8
    SLICE_X4Y117         LUT6 (Prop_lut6_I3_O)        0.275     6.025 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.387     6.412    vga800x600at75/vdata[11]_i_1_n_8
    SLICE_X5Y119         FDRE                                         r  vga800x600at75/vdata_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.761    23.160    vga800x600at75/clk_50M
    SLICE_X5Y119         FDRE                                         r  vga800x600at75/vdata_reg[11]/C
                         clock pessimism              0.215    23.375    
                         clock uncertainty           -0.035    23.340    
    SLICE_X5Y119         FDRE (Setup_fdre_C_R)       -0.352    22.988    vga800x600at75/vdata_reg[11]
  -------------------------------------------------------------------
                         required time                         22.988    
                         arrival time                          -6.412    
  -------------------------------------------------------------------
                         slack                                 16.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ext_uart_t/FSM_onehot_TxD_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_t/FSM_onehot_TxD_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.614%)  route 0.111ns (40.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.959     1.260    ext_uart_t/clk_50M
    SLICE_X2Y128         FDRE                                         r  ext_uart_t/FSM_onehot_TxD_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.164     1.424 r  ext_uart_t/FSM_onehot_TxD_state_reg[2]/Q
                         net (fo=2, routed)           0.111     1.536    ext_uart_t/FSM_onehot_TxD_state_reg_n_8_[2]
    SLICE_X1Y128         FDRE                                         r  ext_uart_t/FSM_onehot_TxD_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.117     1.606    ext_uart_t/clk_50M
    SLICE_X1Y128         FDRE                                         r  ext_uart_t/FSM_onehot_TxD_state_reg[3]/C
                         clock pessimism             -0.318     1.288    
    SLICE_X1Y128         FDRE (Hold_fdre_C_D)         0.070     1.358    ext_uart_t/FSM_onehot_TxD_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ext_uart_r/RxD_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/RxD_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.178%)  route 0.199ns (48.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.993     1.294    ext_uart_r/clk_50M
    SLICE_X2Y126         FDRE                                         r  ext_uart_r/RxD_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.164     1.458 r  ext_uart_r/RxD_sync_reg[0]/Q
                         net (fo=1, routed)           0.199     1.658    ext_uart_r/RxD_sync_reg_n_8_[0]
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.045     1.703 r  ext_uart_r/RxD_sync[1]_i_1/O
                         net (fo=1, routed)           0.000     1.703    ext_uart_r/RxD_sync[1]_i_1_n_8
    SLICE_X4Y126         FDRE                                         r  ext_uart_r/RxD_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.216     1.706    ext_uart_r/clk_50M
    SLICE_X4Y126         FDRE                                         r  ext_uart_r/RxD_sync_reg[1]/C
                         clock pessimism             -0.275     1.430    
    SLICE_X4Y126         FDRE (Hold_fdre_C_D)         0.092     1.522    ext_uart_r/RxD_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 ext_uart_r/FSM_onehot_RxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/OversamplingCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.209ns (40.682%)  route 0.305ns (59.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.067     1.368    ext_uart_r/clk_50M
    SLICE_X6Y125         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDRE (Prop_fdre_C_Q)         0.164     1.532 f  ext_uart_r/FSM_onehot_RxD_state_reg[0]/Q
                         net (fo=5, routed)           0.305     1.837    ext_uart_r/OversamplingCnt0
    SLICE_X4Y124         LUT3 (Prop_lut3_I1_O)        0.045     1.882 r  ext_uart_r/OversamplingCnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.882    ext_uart_r/OversamplingCnt[0]_i_1_n_8
    SLICE_X4Y124         FDRE                                         r  ext_uart_r/OversamplingCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.370     1.859    ext_uart_r/clk_50M
    SLICE_X4Y124         FDRE                                         r  ext_uart_r/OversamplingCnt_reg[0]/C
                         clock pessimism             -0.275     1.584    
    SLICE_X4Y124         FDRE (Hold_fdre_C_D)         0.091     1.675    ext_uart_r/OversamplingCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ext_uart_t/tickgen/Acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_t/tickgen/Acc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.355ns (75.509%)  route 0.115ns (24.491%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.057     1.358    ext_uart_t/tickgen/clk_50M
    SLICE_X3Y124         FDRE                                         r  ext_uart_t/tickgen/Acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141     1.499 r  ext_uart_t/tickgen/Acc_reg[3]/Q
                         net (fo=1, routed)           0.107     1.606    ext_uart_t/tickgen/Acc__0[3]
    SLICE_X3Y124         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.766 r  ext_uart_t/tickgen/Acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.008     1.774    ext_uart_t/tickgen/Acc_reg[4]_i_1_n_8
    SLICE_X3Y125         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.828 r  ext_uart_t/tickgen/Acc_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.828    ext_uart_t/tickgen/Acc_reg[8]_i_1_n_15
    SLICE_X3Y125         FDRE                                         r  ext_uart_t/tickgen/Acc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.334     1.823    ext_uart_t/tickgen/clk_50M
    SLICE_X3Y125         FDRE                                         r  ext_uart_t/tickgen/Acc_reg[5]/C
                         clock pessimism             -0.318     1.505    
    SLICE_X3Y125         FDRE (Hold_fdre_C_D)         0.105     1.610    ext_uart_t/tickgen/Acc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ext_uart_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_tx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.148ns (57.257%)  route 0.110ns (42.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.024     1.325    clk_50M_IBUF
    SLICE_X6Y127         FDRE                                         r  ext_uart_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDRE (Prop_fdre_C_Q)         0.148     1.473 r  ext_uart_buffer_reg[7]/Q
                         net (fo=1, routed)           0.110     1.584    ext_uart_buffer[7]
    SLICE_X7Y127         FDRE                                         r  ext_uart_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.204     1.694    clk_50M_IBUF
    SLICE_X7Y127         FDRE                                         r  ext_uart_tx_reg[7]/C
                         clock pessimism             -0.355     1.338    
    SLICE_X7Y127         FDRE (Hold_fdre_C_D)         0.025     1.363    ext_uart_tx_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ext_uart_r/tickgen/Acc_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/tickgen/Acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.355ns (76.912%)  route 0.107ns (23.088%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.042     1.343    ext_uart_r/tickgen/clk_50M
    SLICE_X1Y123         FDRE                                         r  ext_uart_r/tickgen/Acc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141     1.484 r  ext_uart_r/tickgen/Acc_reg[12]/Q
                         net (fo=1, routed)           0.107     1.591    ext_uart_r/tickgen/Acc[12]
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.751 r  ext_uart_r/tickgen/Acc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.751    ext_uart_r/tickgen/Acc_reg[12]_i_1_n_8
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.805 r  ext_uart_r/tickgen/Acc_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.805    ext_uart_r/tickgen/p_1_in[13]
    SLICE_X1Y124         FDRE                                         r  ext_uart_r/tickgen/Acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.323     1.812    ext_uart_r/tickgen/clk_50M
    SLICE_X1Y124         FDRE                                         r  ext_uart_r/tickgen/Acc_reg[13]/C
                         clock pessimism             -0.333     1.479    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.105     1.584    ext_uart_r/tickgen/Acc_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ext_uart_tx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_t/TxD_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.226ns (68.594%)  route 0.103ns (31.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.024     1.325    clk_50M_IBUF
    SLICE_X7Y127         FDRE                                         r  ext_uart_tx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y127         FDRE (Prop_fdre_C_Q)         0.128     1.453 r  ext_uart_tx_reg[7]/Q
                         net (fo=1, routed)           0.103     1.557    ext_uart_t/Q[7]
    SLICE_X7Y126         LUT3 (Prop_lut3_I0_O)        0.098     1.655 r  ext_uart_t/TxD_shift[7]_i_2/O
                         net (fo=1, routed)           0.000     1.655    ext_uart_t/TxD_shift[7]_i_2_n_8
    SLICE_X7Y126         FDRE                                         r  ext_uart_t/TxD_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.123     1.612    ext_uart_t/clk_50M
    SLICE_X7Y126         FDRE                                         r  ext_uart_t/TxD_shift_reg[7]/C
                         clock pessimism             -0.275     1.337    
    SLICE_X7Y126         FDRE (Hold_fdre_C_D)         0.092     1.429    ext_uart_t/TxD_shift_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ext_uart_t/TxD_shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_t/TxD_shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.525%)  route 0.232ns (55.475%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.958     1.259    ext_uart_t/clk_50M
    SLICE_X7Y126         FDRE                                         r  ext_uart_t/TxD_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDRE (Prop_fdre_C_Q)         0.141     1.400 r  ext_uart_t/TxD_shift_reg[5]/Q
                         net (fo=1, routed)           0.232     1.631    ext_uart_t/TxD_shift_reg_n_8_[5]
    SLICE_X5Y127         LUT4 (Prop_lut4_I0_O)        0.045     1.676 r  ext_uart_t/TxD_shift[4]_i_1/O
                         net (fo=1, routed)           0.000     1.676    ext_uart_t/TxD_shift[4]_i_1_n_8
    SLICE_X5Y127         FDRE                                         r  ext_uart_t/TxD_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.144     1.634    ext_uart_t/clk_50M
    SLICE_X5Y127         FDRE                                         r  ext_uart_t/TxD_shift_reg[4]/C
                         clock pessimism             -0.275     1.358    
    SLICE_X5Y127         FDRE (Hold_fdre_C_D)         0.092     1.450    ext_uart_t/TxD_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ext_uart_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_tx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.644%)  route 0.113ns (43.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.024     1.325    clk_50M_IBUF
    SLICE_X6Y127         FDRE                                         r  ext_uart_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDRE (Prop_fdre_C_Q)         0.148     1.473 r  ext_uart_buffer_reg[4]/Q
                         net (fo=1, routed)           0.113     1.586    ext_uart_buffer[4]
    SLICE_X7Y127         FDRE                                         r  ext_uart_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.204     1.694    clk_50M_IBUF
    SLICE_X7Y127         FDRE                                         r  ext_uart_tx_reg[4]/C
                         clock pessimism             -0.355     1.338    
    SLICE_X7Y127         FDRE (Hold_fdre_C_D)         0.022     1.360    ext_uart_tx_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 ext_uart_r/tickgen/Acc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/tickgen/Acc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.268ns (80.306%)  route 0.066ns (19.694%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.104     1.405    ext_uart_r/tickgen/clk_50M
    SLICE_X1Y122         FDRE                                         r  ext_uart_r/tickgen/Acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.141     1.546 r  ext_uart_r/tickgen/Acc_reg[7]/Q
                         net (fo=2, routed)           0.066     1.612    ext_uart_r/tickgen/Acc[7]
    SLICE_X1Y122         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.739 r  ext_uart_r/tickgen/Acc_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.739    ext_uart_r/tickgen/p_1_in[8]
    SLICE_X1Y122         FDRE                                         r  ext_uart_r/tickgen/Acc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.282     1.771    ext_uart_r/tickgen/clk_50M
    SLICE_X1Y122         FDRE                                         r  ext_uart_r/tickgen/Acc_reg[8]/C
                         clock pessimism             -0.366     1.405    
    SLICE_X1Y122         FDRE (Hold_fdre_C_D)         0.105     1.510    ext_uart_r/tickgen/Acc_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y126  ext_uart_avai_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y127  ext_uart_buffer_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y127  ext_uart_buffer_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y127  ext_uart_buffer_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y127  ext_uart_buffer_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y127  ext_uart_buffer_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y127  ext_uart_buffer_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y127  ext_uart_buffer_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y127  ext_uart_buffer_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y125  ext_uart_r/FSM_onehot_RxD_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y126  ext_uart_avai_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y126  ext_uart_r/Filter_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y126  ext_uart_r/Filter_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y124  ext_uart_r/OversamplingCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y126  ext_uart_r/RxD_bit_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y126  ext_uart_r/RxD_sync_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y126  ext_uart_r/RxD_sync_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y121  ext_uart_r/tickgen/Acc_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y121  ext_uart_r/tickgen/Acc_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y121  ext_uart_r/tickgen/Acc_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y123  ext_uart_r/tickgen/Acc_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y123  ext_uart_r/tickgen/Acc_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y123  ext_uart_r/tickgen/Acc_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y123  ext_uart_r/tickgen/Acc_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y118  vga800x600at75/hdata_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y118  vga800x600at75/hdata_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y118  vga800x600at75/hdata_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y118  vga800x600at75/hdata_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y126  ext_uart_avai_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y126  ext_uart_avai_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clock_gen/inst/clk_in1
  To Clock:  clock_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_gen/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_example
  To Clock:  clk_out1_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       81.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.336ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        18.429ns  (logic 7.785ns (42.244%)  route 10.644ns (57.756%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.382ns = ( 97.618 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.997ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.383    -1.997    openmips0/id_ex0/clk
    SLICE_X40Y50         FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.379    -1.618 r  openmips0/id_ex0/ex_aluop_reg[0]/Q
                         net (fo=192, routed)         2.779     1.161    openmips0/id_ex0/mem_aluop_reg[7][0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.126     1.287 f  openmips0/id_ex0/cnt_o_reg[1]_i_7/O
                         net (fo=1, routed)           0.434     1.721    openmips0/id_ex0/cnt_o_reg[1]_i_7_n_8
    SLICE_X49Y63         LUT6 (Prop_lut6_I0_O)        0.267     1.988 f  openmips0/id_ex0/cnt_o_reg[1]_i_5/O
                         net (fo=2, routed)           0.261     2.248    openmips0/id_ex0/cnt_o_reg[1]_i_5_n_8
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.105     2.353 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=188, routed)         1.529     3.882    openmips0/id_ex0/hilo_temp_i_32_n_8
    SLICE_X59Y67         LUT4 (Prop_lut4_I0_O)        0.105     3.987 r  openmips0/id_ex0/hilo_temp__1_i_8/O
                         net (fo=2, routed)           0.479     4.467    openmips0/ex0/opdata1_mult[8]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.397     7.864 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.866    openmips0/ex0/hilo_temp__1_n_114
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.271     9.137 r  openmips0/ex0/hilo_temp__2/P[4]
                         net (fo=2, routed)           0.955    10.092    openmips0/ex0/p_1_in[21]
    SLICE_X57Y66         LUT2 (Prop_lut2_I0_O)        0.105    10.197 r  openmips0/ex0/hilo_temp_o_reg[21]_i_6/O
                         net (fo=1, routed)           0.000    10.197    openmips0/ex0/hilo_temp_o_reg[21]_i_6_n_8
    SLICE_X57Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.654 r  openmips0/ex0/hilo_temp_o_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.654    openmips0/ex0/hilo_temp_o_reg[21]_i_3_n_8
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.854 f  openmips0/ex0/hilo_temp_o_reg[26]_i_4/O[2]
                         net (fo=3, routed)           0.559    11.413    openmips0/ex0/hilo_temp__3[10]
    SLICE_X55Y68         LUT1 (Prop_lut1_I0_O)        0.253    11.666 r  openmips0/ex0/hilo_temp_o_reg[26]_i_16/O
                         net (fo=1, routed)           0.000    11.666    openmips0/ex0/hilo_temp_o_reg[26]_i_16_n_8
    SLICE_X55Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.123 r  openmips0/ex0/hilo_temp_o_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.123    openmips0/ex0/hilo_temp_o_reg[26]_i_5_n_8
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    12.323 r  openmips0/ex0/hilo_temp_o_reg[32]_i_4/O[2]
                         net (fo=2, routed)           0.367    12.690    openmips0/id_ex0/mulres0[30]
    SLICE_X56Y69         LUT6 (Prop_lut6_I4_O)        0.253    12.943 r  openmips0/id_ex0/hilo_temp_o_reg[31]_i_2/O
                         net (fo=3, routed)           1.189    14.132    openmips0/id_ex0/hilo_temp_o_reg[31]_i_2_n_8
    SLICE_X41Y68         LUT6 (Prop_lut6_I2_O)        0.105    14.237 f  openmips0/id_ex0/mem_wdata[31]_i_2/O
                         net (fo=1, routed)           0.658    14.894    openmips0/id_ex0/mem_wdata[31]_i_2_n_8
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.105    14.999 r  openmips0/id_ex0/mem_wdata[31]_i_1/O
                         net (fo=3, routed)           1.432    16.431    openmips0/ex_mem0/ex_alusel_reg[2][31]
    SLICE_X15Y70         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.270    97.619    openmips0/ex_mem0/clk
    SLICE_X15Y70         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[31]/C
                         clock pessimism              0.338    97.957    
                         clock uncertainty           -0.147    97.810    
    SLICE_X15Y70         FDRE (Setup_fdre_C_D)       -0.042    97.768    openmips0/ex_mem0/mem_wdata_reg[31]
  -------------------------------------------------------------------
                         required time                         97.768    
                         arrival time                         -16.431    
  -------------------------------------------------------------------
                         slack                                 81.336    

Slack (MET) :             81.758ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        17.990ns  (logic 7.601ns (42.251%)  route 10.389ns (57.749%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.382ns = ( 97.618 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.997ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.383    -1.997    openmips0/id_ex0/clk
    SLICE_X40Y50         FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.379    -1.618 r  openmips0/id_ex0/ex_aluop_reg[0]/Q
                         net (fo=192, routed)         2.779     1.161    openmips0/id_ex0/mem_aluop_reg[7][0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.126     1.287 f  openmips0/id_ex0/cnt_o_reg[1]_i_7/O
                         net (fo=1, routed)           0.434     1.721    openmips0/id_ex0/cnt_o_reg[1]_i_7_n_8
    SLICE_X49Y63         LUT6 (Prop_lut6_I0_O)        0.267     1.988 f  openmips0/id_ex0/cnt_o_reg[1]_i_5/O
                         net (fo=2, routed)           0.261     2.248    openmips0/id_ex0/cnt_o_reg[1]_i_5_n_8
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.105     2.353 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=188, routed)         1.529     3.882    openmips0/id_ex0/hilo_temp_i_32_n_8
    SLICE_X59Y67         LUT4 (Prop_lut4_I0_O)        0.105     3.987 r  openmips0/id_ex0/hilo_temp__1_i_8/O
                         net (fo=2, routed)           0.479     4.467    openmips0/ex0/opdata1_mult[8]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.397     7.864 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.866    openmips0/ex0/hilo_temp__1_n_114
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.271     9.137 r  openmips0/ex0/hilo_temp__2/P[4]
                         net (fo=2, routed)           0.955    10.092    openmips0/ex0/p_1_in[21]
    SLICE_X57Y66         LUT2 (Prop_lut2_I0_O)        0.105    10.197 r  openmips0/ex0/hilo_temp_o_reg[21]_i_6/O
                         net (fo=1, routed)           0.000    10.197    openmips0/ex0/hilo_temp_o_reg[21]_i_6_n_8
    SLICE_X57Y66         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    10.727 f  openmips0/ex0/hilo_temp_o_reg[21]_i_3/O[3]
                         net (fo=3, routed)           0.708    11.435    openmips0/ex0/hilo_temp__3[7]
    SLICE_X55Y67         LUT1 (Prop_lut1_I0_O)        0.257    11.692 r  openmips0/ex0/hilo_temp_o_reg[24]_i_10/O
                         net (fo=1, routed)           0.000    11.692    openmips0/ex0/hilo_temp_o_reg[24]_i_10_n_8
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    12.024 r  openmips0/ex0/hilo_temp_o_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.024    openmips0/ex0/hilo_temp_o_reg[24]_i_4_n_8
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    12.284 r  openmips0/ex0/hilo_temp_o_reg[26]_i_5/O[3]
                         net (fo=2, routed)           0.467    12.751    openmips0/id_ex0/mulres0[27]
    SLICE_X53Y68         LUT6 (Prop_lut6_I4_O)        0.257    13.008 f  openmips0/id_ex0/mem_lo[28]_i_2/O
                         net (fo=3, routed)           1.152    14.160    openmips0/id_ex0/mem_lo[28]_i_2_n_8
    SLICE_X41Y68         LUT6 (Prop_lut6_I3_O)        0.105    14.265 f  openmips0/id_ex0/mem_wdata[28]_i_2/O
                         net (fo=1, routed)           0.237    14.502    openmips0/id_ex0/mem_wdata[28]_i_2_n_8
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.105    14.607 r  openmips0/id_ex0/mem_wdata[28]_i_1/O
                         net (fo=3, routed)           1.386    15.993    openmips0/ex_mem0/ex_alusel_reg[2][28]
    SLICE_X15Y70         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.270    97.619    openmips0/ex_mem0/clk
    SLICE_X15Y70         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[28]/C
                         clock pessimism              0.338    97.957    
                         clock uncertainty           -0.147    97.810    
    SLICE_X15Y70         FDRE (Setup_fdre_C_D)       -0.059    97.751    openmips0/ex_mem0/mem_wdata_reg[28]
  -------------------------------------------------------------------
                         required time                         97.751    
                         arrival time                         -15.993    
  -------------------------------------------------------------------
                         slack                                 81.758    

Slack (MET) :             81.889ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        17.860ns  (logic 7.513ns (42.066%)  route 10.347ns (57.934%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.381ns = ( 97.619 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.997ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.383    -1.997    openmips0/id_ex0/clk
    SLICE_X40Y50         FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.379    -1.618 r  openmips0/id_ex0/ex_aluop_reg[0]/Q
                         net (fo=192, routed)         2.779     1.161    openmips0/id_ex0/mem_aluop_reg[7][0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.126     1.287 f  openmips0/id_ex0/cnt_o_reg[1]_i_7/O
                         net (fo=1, routed)           0.434     1.721    openmips0/id_ex0/cnt_o_reg[1]_i_7_n_8
    SLICE_X49Y63         LUT6 (Prop_lut6_I0_O)        0.267     1.988 f  openmips0/id_ex0/cnt_o_reg[1]_i_5/O
                         net (fo=2, routed)           0.261     2.248    openmips0/id_ex0/cnt_o_reg[1]_i_5_n_8
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.105     2.353 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=188, routed)         1.529     3.882    openmips0/id_ex0/hilo_temp_i_32_n_8
    SLICE_X59Y67         LUT4 (Prop_lut4_I0_O)        0.105     3.987 r  openmips0/id_ex0/hilo_temp__1_i_8/O
                         net (fo=2, routed)           0.479     4.467    openmips0/ex0/opdata1_mult[8]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.397     7.864 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.866    openmips0/ex0/hilo_temp__1_n_114
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.271     9.137 r  openmips0/ex0/hilo_temp__2/P[4]
                         net (fo=2, routed)           0.955    10.092    openmips0/ex0/p_1_in[21]
    SLICE_X57Y66         LUT2 (Prop_lut2_I0_O)        0.105    10.197 r  openmips0/ex0/hilo_temp_o_reg[21]_i_6/O
                         net (fo=1, routed)           0.000    10.197    openmips0/ex0/hilo_temp_o_reg[21]_i_6_n_8
    SLICE_X57Y66         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    10.727 f  openmips0/ex0/hilo_temp_o_reg[21]_i_3/O[3]
                         net (fo=3, routed)           0.708    11.435    openmips0/ex0/hilo_temp__3[7]
    SLICE_X55Y67         LUT1 (Prop_lut1_I0_O)        0.257    11.692 r  openmips0/ex0/hilo_temp_o_reg[24]_i_10/O
                         net (fo=1, routed)           0.000    11.692    openmips0/ex0/hilo_temp_o_reg[24]_i_10_n_8
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    12.024 r  openmips0/ex0/hilo_temp_o_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.024    openmips0/ex0/hilo_temp_o_reg[24]_i_4_n_8
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    12.204 r  openmips0/ex0/hilo_temp_o_reg[26]_i_5/O[0]
                         net (fo=2, routed)           0.807    13.011    openmips0/id_ex0/mulres0[24]
    SLICE_X56Y68         LUT6 (Prop_lut6_I4_O)        0.249    13.260 r  openmips0/id_ex0/mem_lo[25]_i_2/O
                         net (fo=3, routed)           0.875    14.136    openmips0/id_ex0/mem_lo[25]_i_2_n_8
    SLICE_X47Y68         LUT5 (Prop_lut5_I4_O)        0.105    14.241 r  openmips0/id_ex0/mem_wdata[25]_i_3/O
                         net (fo=1, routed)           0.469    14.710    openmips0/id_ex0/mem_wdata[25]_i_3_n_8
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.105    14.815 r  openmips0/id_ex0/mem_wdata[25]_i_1/O
                         net (fo=3, routed)           1.049    15.863    openmips0/ex_mem0/ex_alusel_reg[2][25]
    SLICE_X15Y69         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.271    97.620    openmips0/ex_mem0/clk
    SLICE_X15Y69         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[25]/C
                         clock pessimism              0.338    97.958    
                         clock uncertainty           -0.147    97.811    
    SLICE_X15Y69         FDRE (Setup_fdre_C_D)       -0.059    97.752    openmips0/ex_mem0/mem_wdata_reg[25]
  -------------------------------------------------------------------
                         required time                         97.752    
                         arrival time                         -15.863    
  -------------------------------------------------------------------
                         slack                                 81.889    

Slack (MET) :             82.053ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        17.713ns  (logic 7.761ns (43.815%)  route 9.952ns (56.185%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.381ns = ( 97.619 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.997ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.383    -1.997    openmips0/id_ex0/clk
    SLICE_X40Y50         FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.379    -1.618 r  openmips0/id_ex0/ex_aluop_reg[0]/Q
                         net (fo=192, routed)         2.779     1.161    openmips0/id_ex0/mem_aluop_reg[7][0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.126     1.287 f  openmips0/id_ex0/cnt_o_reg[1]_i_7/O
                         net (fo=1, routed)           0.434     1.721    openmips0/id_ex0/cnt_o_reg[1]_i_7_n_8
    SLICE_X49Y63         LUT6 (Prop_lut6_I0_O)        0.267     1.988 f  openmips0/id_ex0/cnt_o_reg[1]_i_5/O
                         net (fo=2, routed)           0.261     2.248    openmips0/id_ex0/cnt_o_reg[1]_i_5_n_8
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.105     2.353 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=188, routed)         1.529     3.882    openmips0/id_ex0/hilo_temp_i_32_n_8
    SLICE_X59Y67         LUT4 (Prop_lut4_I0_O)        0.105     3.987 r  openmips0/id_ex0/hilo_temp__1_i_8/O
                         net (fo=2, routed)           0.479     4.467    openmips0/ex0/opdata1_mult[8]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.397     7.864 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.866    openmips0/ex0/hilo_temp__1_n_114
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.271     9.137 r  openmips0/ex0/hilo_temp__2/P[4]
                         net (fo=2, routed)           0.955    10.092    openmips0/ex0/p_1_in[21]
    SLICE_X57Y66         LUT2 (Prop_lut2_I0_O)        0.105    10.197 r  openmips0/ex0/hilo_temp_o_reg[21]_i_6/O
                         net (fo=1, routed)           0.000    10.197    openmips0/ex0/hilo_temp_o_reg[21]_i_6_n_8
    SLICE_X57Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.654 r  openmips0/ex0/hilo_temp_o_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.654    openmips0/ex0/hilo_temp_o_reg[21]_i_3_n_8
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.854 f  openmips0/ex0/hilo_temp_o_reg[26]_i_4/O[2]
                         net (fo=3, routed)           0.559    11.413    openmips0/ex0/hilo_temp__3[10]
    SLICE_X55Y68         LUT1 (Prop_lut1_I0_O)        0.253    11.666 r  openmips0/ex0/hilo_temp_o_reg[26]_i_16/O
                         net (fo=1, routed)           0.000    11.666    openmips0/ex0/hilo_temp_o_reg[26]_i_16_n_8
    SLICE_X55Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.123 r  openmips0/ex0/hilo_temp_o_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.123    openmips0/ex0/hilo_temp_o_reg[26]_i_5_n_8
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    12.303 r  openmips0/ex0/hilo_temp_o_reg[32]_i_4/O[0]
                         net (fo=2, routed)           0.675    12.978    openmips0/id_ex0/mulres0[28]
    SLICE_X53Y69         LUT6 (Prop_lut6_I4_O)        0.249    13.227 r  openmips0/id_ex0/hilo_temp_o_reg[29]_i_2/O
                         net (fo=3, routed)           1.000    14.227    openmips0/id_ex0/hilo_temp_o_reg[29]_i_2_n_8
    SLICE_X39Y68         LUT6 (Prop_lut6_I2_O)        0.105    14.332 f  openmips0/id_ex0/mem_wdata[29]_i_2/O
                         net (fo=1, routed)           0.415    14.747    openmips0/id_ex0/mem_wdata[29]_i_2_n_8
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.105    14.852 r  openmips0/id_ex0/mem_wdata[29]_i_1/O
                         net (fo=3, routed)           0.864    15.716    openmips0/ex_mem0/ex_alusel_reg[2][29]
    SLICE_X15Y69         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.271    97.620    openmips0/ex_mem0/clk
    SLICE_X15Y69         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[29]/C
                         clock pessimism              0.338    97.958    
                         clock uncertainty           -0.147    97.811    
    SLICE_X15Y69         FDRE (Setup_fdre_C_D)       -0.042    97.769    openmips0/ex_mem0/mem_wdata_reg[29]
  -------------------------------------------------------------------
                         required time                         97.769    
                         arrival time                         -15.716    
  -------------------------------------------------------------------
                         slack                                 82.053    

Slack (MET) :             82.260ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_hi_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        17.563ns  (logic 7.981ns (45.442%)  route 9.582ns (54.558%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT1=1 LUT2=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.396ns = ( 97.604 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.997ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.383    -1.997    openmips0/id_ex0/clk
    SLICE_X40Y50         FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.379    -1.618 r  openmips0/id_ex0/ex_aluop_reg[0]/Q
                         net (fo=192, routed)         2.779     1.161    openmips0/id_ex0/mem_aluop_reg[7][0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.126     1.287 f  openmips0/id_ex0/cnt_o_reg[1]_i_7/O
                         net (fo=1, routed)           0.434     1.721    openmips0/id_ex0/cnt_o_reg[1]_i_7_n_8
    SLICE_X49Y63         LUT6 (Prop_lut6_I0_O)        0.267     1.988 f  openmips0/id_ex0/cnt_o_reg[1]_i_5/O
                         net (fo=2, routed)           0.261     2.248    openmips0/id_ex0/cnt_o_reg[1]_i_5_n_8
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.105     2.353 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=188, routed)         2.212     4.566    openmips0/id_ex0/hilo_temp_i_32_n_8
    SLICE_X59Y73         LUT3 (Prop_lut3_I1_O)        0.105     4.671 r  openmips0/id_ex0/hilo_temp_i_1/O
                         net (fo=2, routed)           0.505     5.176    openmips0/ex0/opdata1_mult[30]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.244     8.420 r  openmips0/ex0/hilo_temp/PCOUT[47]
                         net (fo=1, routed)           0.002     8.422    openmips0/ex0/hilo_temp_n_114
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.271     9.693 r  openmips0/ex0/hilo_temp__0/P[3]
                         net (fo=1, routed)           0.805    10.498    openmips0/ex0/hilo_temp__0_n_110
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.105    10.603 r  openmips0/ex0/hilo_temp_o_reg[39]_i_12/O
                         net (fo=1, routed)           0.000    10.603    openmips0/ex0/hilo_temp_o_reg[39]_i_12_n_8
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.060 r  openmips0/ex0/hilo_temp_o_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.060    openmips0/ex0/hilo_temp_o_reg[39]_i_4_n_8
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    11.260 f  openmips0/ex0/hilo_temp_o_reg[43]_i_3/O[2]
                         net (fo=3, routed)           0.914    12.175    openmips0/ex0/hilo_temp__3[26]
    SLICE_X55Y72         LUT1 (Prop_lut1_I0_O)        0.253    12.428 r  openmips0/ex0/hilo_temp_o_reg[44]_i_11/O
                         net (fo=1, routed)           0.000    12.428    openmips0/ex0/hilo_temp_o_reg[44]_i_11_n_8
    SLICE_X55Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.885 r  openmips0/ex0/hilo_temp_o_reg[44]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.885    openmips0/ex0/hilo_temp_o_reg[44]_i_4_n_8
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.983 r  openmips0/ex0/hilo_temp_o_reg[48]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.983    openmips0/ex0/hilo_temp_o_reg[48]_i_4_n_8
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.081 r  openmips0/ex0/hilo_temp_o_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.008    13.089    openmips0/ex0/hilo_temp_o_reg[52]_i_4_n_8
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.187 r  openmips0/ex0/hilo_temp_o_reg[53]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.187    openmips0/ex0/hilo_temp_o_reg[53]_i_5_n_8
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.285 r  openmips0/ex0/hilo_temp_o_reg[59]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.285    openmips0/ex0/hilo_temp_o_reg[59]_i_5_n_8
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    13.550 r  openmips0/ex0/hilo_temp_o_reg[63]_i_8/O[1]
                         net (fo=2, routed)           0.716    14.265    openmips0/id_ex0/mulres0[61]
    SLICE_X56Y78         LUT6 (Prop_lut6_I4_O)        0.250    14.515 r  openmips0/id_ex0/hilo_temp_o_reg[62]_i_2/O
                         net (fo=2, routed)           0.945    15.461    openmips0/id_ex0/hilo_temp_o_reg[62]_i_2_n_8
    SLICE_X47Y79         LUT5 (Prop_lut5_I1_O)        0.105    15.566 r  openmips0/id_ex0/mem_hi[30]_i_1/O
                         net (fo=1, routed)           0.000    15.566    openmips0/ex_mem0/ex_reg2_reg[31]_rep__0[30]
    SLICE_X47Y79         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.256    97.605    openmips0/ex_mem0/clk
    SLICE_X47Y79         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[30]/C
                         clock pessimism              0.338    97.943    
                         clock uncertainty           -0.147    97.796    
    SLICE_X47Y79         FDRE (Setup_fdre_C_D)        0.030    97.826    openmips0/ex_mem0/mem_hi_reg[30]
  -------------------------------------------------------------------
                         required time                         97.826    
                         arrival time                         -15.566    
  -------------------------------------------------------------------
                         slack                                 82.260    

Slack (MET) :             82.355ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        17.400ns  (logic 7.486ns (43.023%)  route 9.914ns (56.977%))
  Logic Levels:           13  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.387ns = ( 97.614 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.997ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.383    -1.997    openmips0/id_ex0/clk
    SLICE_X40Y50         FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.379    -1.618 r  openmips0/id_ex0/ex_aluop_reg[0]/Q
                         net (fo=192, routed)         2.779     1.161    openmips0/id_ex0/mem_aluop_reg[7][0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.126     1.287 f  openmips0/id_ex0/cnt_o_reg[1]_i_7/O
                         net (fo=1, routed)           0.434     1.721    openmips0/id_ex0/cnt_o_reg[1]_i_7_n_8
    SLICE_X49Y63         LUT6 (Prop_lut6_I0_O)        0.267     1.988 f  openmips0/id_ex0/cnt_o_reg[1]_i_5/O
                         net (fo=2, routed)           0.261     2.248    openmips0/id_ex0/cnt_o_reg[1]_i_5_n_8
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.105     2.353 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=188, routed)         1.529     3.882    openmips0/id_ex0/hilo_temp_i_32_n_8
    SLICE_X59Y67         LUT4 (Prop_lut4_I0_O)        0.105     3.987 r  openmips0/id_ex0/hilo_temp__1_i_8/O
                         net (fo=2, routed)           0.479     4.467    openmips0/ex0/opdata1_mult[8]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.397     7.864 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.866    openmips0/ex0/hilo_temp__1_n_114
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.271     9.137 r  openmips0/ex0/hilo_temp__2/P[4]
                         net (fo=2, routed)           0.955    10.092    openmips0/ex0/p_1_in[21]
    SLICE_X57Y66         LUT2 (Prop_lut2_I0_O)        0.105    10.197 r  openmips0/ex0/hilo_temp_o_reg[21]_i_6/O
                         net (fo=1, routed)           0.000    10.197    openmips0/ex0/hilo_temp_o_reg[21]_i_6_n_8
    SLICE_X57Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    10.678 f  openmips0/ex0/hilo_temp_o_reg[21]_i_3/O[2]
                         net (fo=3, routed)           0.559    11.237    openmips0/ex0/hilo_temp__3[6]
    SLICE_X55Y67         LUT1 (Prop_lut1_I0_O)        0.253    11.490 r  openmips0/ex0/hilo_temp_o_reg[24]_i_11/O
                         net (fo=1, routed)           0.000    11.490    openmips0/ex0/hilo_temp_o_reg[24]_i_11_n_8
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    12.020 r  openmips0/ex0/hilo_temp_o_reg[24]_i_4/O[3]
                         net (fo=2, routed)           0.516    12.536    openmips0/id_ex0/mulres0[23]
    SLICE_X56Y67         LUT6 (Prop_lut6_I4_O)        0.257    12.793 r  openmips0/id_ex0/hilo_temp_o_reg[24]_i_2/O
                         net (fo=3, routed)           1.172    13.965    openmips0/id_ex0/hilo_temp_o_reg[24]_i_2_n_8
    SLICE_X44Y68         LUT5 (Prop_lut5_I4_O)        0.105    14.070 f  openmips0/id_ex0/mem_wdata[24]_i_3/O
                         net (fo=1, routed)           0.351    14.421    openmips0/id_ex0/mem_wdata[24]_i_3_n_8
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.105    14.526 r  openmips0/id_ex0/mem_wdata[24]_i_1/O
                         net (fo=3, routed)           0.877    15.403    openmips0/ex_mem0/ex_alusel_reg[2][24]
    SLICE_X29Y70         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.265    97.614    openmips0/ex_mem0/clk
    SLICE_X29Y70         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[24]/C
                         clock pessimism              0.338    97.952    
                         clock uncertainty           -0.147    97.805    
    SLICE_X29Y70         FDRE (Setup_fdre_C_D)       -0.047    97.758    openmips0/ex_mem0/mem_wdata_reg[24]
  -------------------------------------------------------------------
                         required time                         97.758    
                         arrival time                         -15.403    
  -------------------------------------------------------------------
                         slack                                 82.355    

Slack (MET) :             82.472ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_hi_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        17.353ns  (logic 7.885ns (45.439%)  route 9.468ns (54.561%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.394ns = ( 97.606 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.997ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.383    -1.997    openmips0/id_ex0/clk
    SLICE_X40Y50         FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.379    -1.618 r  openmips0/id_ex0/ex_aluop_reg[0]/Q
                         net (fo=192, routed)         2.779     1.161    openmips0/id_ex0/mem_aluop_reg[7][0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.126     1.287 f  openmips0/id_ex0/cnt_o_reg[1]_i_7/O
                         net (fo=1, routed)           0.434     1.721    openmips0/id_ex0/cnt_o_reg[1]_i_7_n_8
    SLICE_X49Y63         LUT6 (Prop_lut6_I0_O)        0.267     1.988 f  openmips0/id_ex0/cnt_o_reg[1]_i_5/O
                         net (fo=2, routed)           0.261     2.248    openmips0/id_ex0/cnt_o_reg[1]_i_5_n_8
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.105     2.353 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=188, routed)         2.212     4.566    openmips0/id_ex0/hilo_temp_i_32_n_8
    SLICE_X59Y73         LUT3 (Prop_lut3_I1_O)        0.105     4.671 r  openmips0/id_ex0/hilo_temp_i_1/O
                         net (fo=2, routed)           0.505     5.176    openmips0/ex0/opdata1_mult[30]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.244     8.420 r  openmips0/ex0/hilo_temp/PCOUT[47]
                         net (fo=1, routed)           0.002     8.422    openmips0/ex0/hilo_temp_n_114
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.271     9.693 r  openmips0/ex0/hilo_temp__0/P[3]
                         net (fo=1, routed)           0.805    10.498    openmips0/ex0/hilo_temp__0_n_110
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.105    10.603 r  openmips0/ex0/hilo_temp_o_reg[39]_i_12/O
                         net (fo=1, routed)           0.000    10.603    openmips0/ex0/hilo_temp_o_reg[39]_i_12_n_8
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.060 r  openmips0/ex0/hilo_temp_o_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.060    openmips0/ex0/hilo_temp_o_reg[39]_i_4_n_8
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    11.260 f  openmips0/ex0/hilo_temp_o_reg[43]_i_3/O[2]
                         net (fo=3, routed)           0.914    12.175    openmips0/ex0/hilo_temp__3[26]
    SLICE_X55Y72         LUT1 (Prop_lut1_I0_O)        0.253    12.428 r  openmips0/ex0/hilo_temp_o_reg[44]_i_11/O
                         net (fo=1, routed)           0.000    12.428    openmips0/ex0/hilo_temp_o_reg[44]_i_11_n_8
    SLICE_X55Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.885 r  openmips0/ex0/hilo_temp_o_reg[44]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.885    openmips0/ex0/hilo_temp_o_reg[44]_i_4_n_8
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.983 r  openmips0/ex0/hilo_temp_o_reg[48]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.983    openmips0/ex0/hilo_temp_o_reg[48]_i_4_n_8
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.081 r  openmips0/ex0/hilo_temp_o_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.008    13.089    openmips0/ex0/hilo_temp_o_reg[52]_i_4_n_8
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.187 r  openmips0/ex0/hilo_temp_o_reg[53]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.187    openmips0/ex0/hilo_temp_o_reg[53]_i_5_n_8
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    13.447 r  openmips0/ex0/hilo_temp_o_reg[59]_i_5/O[3]
                         net (fo=2, routed)           0.738    14.185    openmips0/id_ex0/mulres0[59]
    SLICE_X54Y78         LUT6 (Prop_lut6_I4_O)        0.257    14.442 f  openmips0/id_ex0/mem_hi[28]_i_2/O
                         net (fo=2, routed)           0.809    15.251    openmips0/id_ex0/mem_hi[28]_i_2_n_8
    SLICE_X45Y78         LUT5 (Prop_lut5_I0_O)        0.105    15.356 r  openmips0/id_ex0/mem_hi[28]_i_1/O
                         net (fo=1, routed)           0.000    15.356    openmips0/ex_mem0/ex_reg2_reg[31]_rep__0[28]
    SLICE_X45Y78         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.258    97.607    openmips0/ex_mem0/clk
    SLICE_X45Y78         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[28]/C
                         clock pessimism              0.338    97.945    
                         clock uncertainty           -0.147    97.798    
    SLICE_X45Y78         FDRE (Setup_fdre_C_D)        0.030    97.828    openmips0/ex_mem0/mem_hi_reg[28]
  -------------------------------------------------------------------
                         required time                         97.828    
                         arrival time                         -15.356    
  -------------------------------------------------------------------
                         slack                                 82.472    

Slack (MET) :             82.515ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        17.227ns  (logic 7.847ns (45.550%)  route 9.380ns (54.450%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.387ns = ( 97.614 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.997ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.383    -1.997    openmips0/id_ex0/clk
    SLICE_X40Y50         FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.379    -1.618 r  openmips0/id_ex0/ex_aluop_reg[0]/Q
                         net (fo=192, routed)         2.779     1.161    openmips0/id_ex0/mem_aluop_reg[7][0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.126     1.287 f  openmips0/id_ex0/cnt_o_reg[1]_i_7/O
                         net (fo=1, routed)           0.434     1.721    openmips0/id_ex0/cnt_o_reg[1]_i_7_n_8
    SLICE_X49Y63         LUT6 (Prop_lut6_I0_O)        0.267     1.988 f  openmips0/id_ex0/cnt_o_reg[1]_i_5/O
                         net (fo=2, routed)           0.261     2.248    openmips0/id_ex0/cnt_o_reg[1]_i_5_n_8
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.105     2.353 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=188, routed)         1.529     3.882    openmips0/id_ex0/hilo_temp_i_32_n_8
    SLICE_X59Y67         LUT4 (Prop_lut4_I0_O)        0.105     3.987 r  openmips0/id_ex0/hilo_temp__1_i_8/O
                         net (fo=2, routed)           0.479     4.467    openmips0/ex0/opdata1_mult[8]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.397     7.864 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.866    openmips0/ex0/hilo_temp__1_n_114
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.271     9.137 r  openmips0/ex0/hilo_temp__2/P[4]
                         net (fo=2, routed)           0.955    10.092    openmips0/ex0/p_1_in[21]
    SLICE_X57Y66         LUT2 (Prop_lut2_I0_O)        0.105    10.197 r  openmips0/ex0/hilo_temp_o_reg[21]_i_6/O
                         net (fo=1, routed)           0.000    10.197    openmips0/ex0/hilo_temp_o_reg[21]_i_6_n_8
    SLICE_X57Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.654 r  openmips0/ex0/hilo_temp_o_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.654    openmips0/ex0/hilo_temp_o_reg[21]_i_3_n_8
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.854 f  openmips0/ex0/hilo_temp_o_reg[26]_i_4/O[2]
                         net (fo=3, routed)           0.559    11.413    openmips0/ex0/hilo_temp__3[10]
    SLICE_X55Y68         LUT1 (Prop_lut1_I0_O)        0.253    11.666 r  openmips0/ex0/hilo_temp_o_reg[26]_i_16/O
                         net (fo=1, routed)           0.000    11.666    openmips0/ex0/hilo_temp_o_reg[26]_i_16_n_8
    SLICE_X55Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.123 r  openmips0/ex0/hilo_temp_o_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.123    openmips0/ex0/hilo_temp_o_reg[26]_i_5_n_8
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.388 r  openmips0/ex0/hilo_temp_o_reg[32]_i_4/O[1]
                         net (fo=2, routed)           0.351    12.739    openmips0/id_ex0/mulres0[29]
    SLICE_X53Y69         LUT6 (Prop_lut6_I4_O)        0.250    12.989 r  openmips0/id_ex0/mem_lo[30]_i_2/O
                         net (fo=3, routed)           0.808    13.797    openmips0/id_ex0/mem_lo[30]_i_2_n_8
    SLICE_X41Y68         LUT6 (Prop_lut6_I2_O)        0.105    13.902 f  openmips0/id_ex0/mem_wdata[30]_i_2/O
                         net (fo=1, routed)           0.496    14.398    openmips0/id_ex0/mem_wdata[30]_i_2_n_8
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.105    14.503 r  openmips0/id_ex0/mem_wdata[30]_i_1/O
                         net (fo=3, routed)           0.727    15.230    openmips0/ex_mem0/ex_alusel_reg[2][30]
    SLICE_X28Y70         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.265    97.614    openmips0/ex_mem0/clk
    SLICE_X28Y70         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[30]/C
                         clock pessimism              0.338    97.952    
                         clock uncertainty           -0.147    97.805    
    SLICE_X28Y70         FDRE (Setup_fdre_C_D)       -0.059    97.746    openmips0/ex_mem0/mem_wdata_reg[30]
  -------------------------------------------------------------------
                         required time                         97.746    
                         arrival time                         -15.230    
  -------------------------------------------------------------------
                         slack                                 82.515    

Slack (MET) :             82.534ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        17.246ns  (logic 7.433ns (43.100%)  route 9.813ns (56.900%))
  Logic Levels:           13  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.382ns = ( 97.618 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.997ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.383    -1.997    openmips0/id_ex0/clk
    SLICE_X40Y50         FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.379    -1.618 r  openmips0/id_ex0/ex_aluop_reg[0]/Q
                         net (fo=192, routed)         2.779     1.161    openmips0/id_ex0/mem_aluop_reg[7][0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.126     1.287 f  openmips0/id_ex0/cnt_o_reg[1]_i_7/O
                         net (fo=1, routed)           0.434     1.721    openmips0/id_ex0/cnt_o_reg[1]_i_7_n_8
    SLICE_X49Y63         LUT6 (Prop_lut6_I0_O)        0.267     1.988 f  openmips0/id_ex0/cnt_o_reg[1]_i_5/O
                         net (fo=2, routed)           0.261     2.248    openmips0/id_ex0/cnt_o_reg[1]_i_5_n_8
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.105     2.353 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=188, routed)         1.529     3.882    openmips0/id_ex0/hilo_temp_i_32_n_8
    SLICE_X59Y67         LUT4 (Prop_lut4_I0_O)        0.105     3.987 r  openmips0/id_ex0/hilo_temp__1_i_8/O
                         net (fo=2, routed)           0.479     4.467    openmips0/ex0/opdata1_mult[8]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.397     7.864 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.866    openmips0/ex0/hilo_temp__1_n_114
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.271     9.137 r  openmips0/ex0/hilo_temp__2/P[4]
                         net (fo=2, routed)           0.955    10.092    openmips0/ex0/p_1_in[21]
    SLICE_X57Y66         LUT2 (Prop_lut2_I0_O)        0.105    10.197 r  openmips0/ex0/hilo_temp_o_reg[21]_i_6/O
                         net (fo=1, routed)           0.000    10.197    openmips0/ex0/hilo_temp_o_reg[21]_i_6_n_8
    SLICE_X57Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    10.678 f  openmips0/ex0/hilo_temp_o_reg[21]_i_3/O[2]
                         net (fo=3, routed)           0.559    11.237    openmips0/ex0/hilo_temp__3[6]
    SLICE_X55Y67         LUT1 (Prop_lut1_I0_O)        0.253    11.490 r  openmips0/ex0/hilo_temp_o_reg[24]_i_11/O
                         net (fo=1, routed)           0.000    11.490    openmips0/ex0/hilo_temp_o_reg[24]_i_11_n_8
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    11.971 r  openmips0/ex0/hilo_temp_o_reg[24]_i_4/O[2]
                         net (fo=2, routed)           0.244    12.215    openmips0/id_ex0/mulres0[22]
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.253    12.468 f  openmips0/id_ex0/mem_lo[23]_i_2/O
                         net (fo=3, routed)           0.795    13.263    openmips0/id_ex0/mem_lo[23]_i_2_n_8
    SLICE_X41Y67         LUT5 (Prop_lut5_I3_O)        0.105    13.368 r  openmips0/id_ex0/mem_wdata[23]_i_2/O
                         net (fo=1, routed)           0.681    14.049    openmips0/id_ex0/mem_wdata[23]_i_2_n_8
    SLICE_X38Y66         LUT6 (Prop_lut6_I3_O)        0.105    14.154 r  openmips0/id_ex0/mem_wdata[23]_i_1/O
                         net (fo=3, routed)           1.095    15.249    openmips0/ex_mem0/ex_alusel_reg[2][23]
    SLICE_X14Y70         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.270    97.619    openmips0/ex_mem0/clk
    SLICE_X14Y70         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[23]/C
                         clock pessimism              0.338    97.957    
                         clock uncertainty           -0.147    97.810    
    SLICE_X14Y70         FDRE (Setup_fdre_C_D)       -0.027    97.783    openmips0/ex_mem0/mem_wdata_reg[23]
  -------------------------------------------------------------------
                         required time                         97.783    
                         arrival time                         -15.249    
  -------------------------------------------------------------------
                         slack                                 82.534    

Slack (MET) :             82.577ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        17.210ns  (logic 7.671ns (44.574%)  route 9.539ns (55.426%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.390ns = ( 97.610 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.997ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.383    -1.997    openmips0/id_ex0/clk
    SLICE_X40Y50         FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.379    -1.618 r  openmips0/id_ex0/ex_aluop_reg[0]/Q
                         net (fo=192, routed)         2.779     1.161    openmips0/id_ex0/mem_aluop_reg[7][0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.126     1.287 f  openmips0/id_ex0/cnt_o_reg[1]_i_7/O
                         net (fo=1, routed)           0.434     1.721    openmips0/id_ex0/cnt_o_reg[1]_i_7_n_8
    SLICE_X49Y63         LUT6 (Prop_lut6_I0_O)        0.267     1.988 f  openmips0/id_ex0/cnt_o_reg[1]_i_5/O
                         net (fo=2, routed)           0.261     2.248    openmips0/id_ex0/cnt_o_reg[1]_i_5_n_8
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.105     2.353 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=188, routed)         1.529     3.882    openmips0/id_ex0/hilo_temp_i_32_n_8
    SLICE_X59Y67         LUT4 (Prop_lut4_I0_O)        0.105     3.987 r  openmips0/id_ex0/hilo_temp__1_i_8/O
                         net (fo=2, routed)           0.479     4.467    openmips0/ex0/opdata1_mult[8]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.397     7.864 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.866    openmips0/ex0/hilo_temp__1_n_114
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     9.137 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.728     9.864    openmips0/ex0/p_1_in[17]
    SLICE_X57Y65         LUT2 (Prop_lut2_I0_O)        0.105     9.969 r  openmips0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000     9.969    openmips0/ex0/hilo_temp_o_reg[19]_i_6_n_8
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    10.450 f  openmips0/ex0/hilo_temp_o_reg[19]_i_3/O[2]
                         net (fo=3, routed)           0.467    10.917    openmips0/ex0/hilo_temp__3[2]
    SLICE_X55Y66         LUT1 (Prop_lut1_I0_O)        0.253    11.170 r  openmips0/ex0/hilo_temp_o_reg[20]_i_11/O
                         net (fo=1, routed)           0.000    11.170    openmips0/ex0/hilo_temp_o_reg[20]_i_11_n_8
    SLICE_X55Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.627 r  openmips0/ex0/hilo_temp_o_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.627    openmips0/ex0/hilo_temp_o_reg[20]_i_4_n_8
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.892 r  openmips0/ex0/hilo_temp_o_reg[24]_i_4/O[1]
                         net (fo=2, routed)           0.448    12.340    openmips0/id_ex0/mulres0[21]
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.250    12.590 r  openmips0/id_ex0/mem_lo[22]_i_2/O
                         net (fo=3, routed)           0.651    13.241    openmips0/id_ex0/mem_lo[22]_i_2_n_8
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.105    13.346 r  openmips0/id_ex0/mem_wdata[22]_i_2/O
                         net (fo=1, routed)           0.617    13.963    openmips0/id_ex0/mem_wdata[22]_i_2_n_8
    SLICE_X42Y65         LUT6 (Prop_lut6_I4_O)        0.105    14.068 r  openmips0/id_ex0/mem_wdata[22]_i_1/O
                         net (fo=3, routed)           1.144    15.212    openmips0/ex_mem0/ex_alusel_reg[2][22]
    SLICE_X30Y72         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.262    97.611    openmips0/ex_mem0/clk
    SLICE_X30Y72         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[22]/C
                         clock pessimism              0.338    97.949    
                         clock uncertainty           -0.147    97.802    
    SLICE_X30Y72         FDRE (Setup_fdre_C_D)       -0.012    97.790    openmips0/ex_mem0/mem_wdata_reg[22]
  -------------------------------------------------------------------
                         required time                         97.790    
                         arrival time                         -15.212    
  -------------------------------------------------------------------
                         slack                                 82.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 openmips0/mem_wb0/wb_cp0_reg_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/cp0_reg0/count_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.252ns (50.082%)  route 0.251ns (49.918%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.567    -0.845    openmips0/mem_wb0/clk
    SLICE_X49Y52         FDRE                                         r  openmips0/mem_wb0/wb_cp0_reg_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  openmips0/mem_wb0/wb_cp0_reg_data_reg[1]/Q
                         net (fo=9, routed)           0.251    -0.453    openmips0/mem_wb0/wb_cp0_reg_data_i[1]
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.045    -0.408 r  openmips0/mem_wb0/count_o[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.408    openmips0/mem_wb0/count_o[0]_i_5_n_8
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.342 r  openmips0/mem_wb0/count_o_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.342    openmips0/cp0_reg0/O[1]
    SLICE_X54Y51         FDRE                                         r  openmips0/cp0_reg0/count_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.835    -1.274    openmips0/cp0_reg0/clk
    SLICE_X54Y51         FDRE                                         r  openmips0/cp0_reg0/count_o_reg[1]/C
                         clock pessimism              0.692    -0.582    
    SLICE_X54Y51         FDRE (Hold_fdre_C_D)         0.134    -0.448    openmips0/cp0_reg0/count_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 openmips0/mem_wb0/wb_cp0_reg_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/cp0_reg0/count_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.250ns (49.623%)  route 0.254ns (50.377%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.565    -0.847    openmips0/mem_wb0/clk
    SLICE_X49Y58         FDRE                                         r  openmips0/mem_wb0/wb_cp0_reg_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  openmips0/mem_wb0/wb_cp0_reg_data_reg[27]/Q
                         net (fo=8, routed)           0.254    -0.453    openmips0/mem_wb0/wb_cp0_reg_data_i[27]
    SLICE_X54Y57         LUT6 (Prop_lut6_I1_O)        0.045    -0.408 r  openmips0/mem_wb0/count_o[24]_i_2/O
                         net (fo=1, routed)           0.000    -0.408    openmips0/mem_wb0/count_o[24]_i_2_n_8
    SLICE_X54Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.344 r  openmips0/mem_wb0/count_o_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.344    openmips0/cp0_reg0/wb_cp0_reg_data_reg[27][3]
    SLICE_X54Y57         FDRE                                         r  openmips0/cp0_reg0/count_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.833    -1.276    openmips0/cp0_reg0/clk
    SLICE_X54Y57         FDRE                                         r  openmips0/cp0_reg0/count_o_reg[27]/C
                         clock pessimism              0.692    -0.584    
    SLICE_X54Y57         FDRE (Hold_fdre_C_D)         0.134    -0.450    openmips0/cp0_reg0/count_o_reg[27]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 openmips0/id_ex0/is_in_delayslot_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/id_ex0/ex_is_in_delayslot_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.495%)  route 0.222ns (57.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.635    -0.777    openmips0/id_ex0/clk
    SLICE_X38Y49         FDRE                                         r  openmips0/id_ex0/is_in_delayslot_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.613 r  openmips0/id_ex0/is_in_delayslot_o_reg/Q
                         net (fo=2, routed)           0.222    -0.391    openmips0/id_ex0/is_in_delayslot_i
    SLICE_X40Y50         FDRE                                         r  openmips0/id_ex0/ex_is_in_delayslot_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.841    -1.268    openmips0/id_ex0/clk
    SLICE_X40Y50         FDRE                                         r  openmips0/id_ex0/ex_is_in_delayslot_reg/C
                         clock pessimism              0.692    -0.576    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.066    -0.510    openmips0/id_ex0/ex_is_in_delayslot_reg
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 openmips0/mem_wb0/wb_cp0_reg_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/cp0_reg0/compare_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.128ns (30.794%)  route 0.288ns (69.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.565    -0.847    openmips0/mem_wb0/clk
    SLICE_X49Y58         FDRE                                         r  openmips0/mem_wb0/wb_cp0_reg_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.719 r  openmips0/mem_wb0/wb_cp0_reg_data_reg[7]/Q
                         net (fo=6, routed)           0.288    -0.432    openmips0/cp0_reg0/D[6]
    SLICE_X52Y54         FDRE                                         r  openmips0/cp0_reg0/compare_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.834    -1.275    openmips0/cp0_reg0/clk
    SLICE_X52Y54         FDRE                                         r  openmips0/cp0_reg0/compare_o_reg[7]/C
                         clock pessimism              0.692    -0.583    
    SLICE_X52Y54         FDRE (Hold_fdre_C_D)         0.022    -0.561    openmips0/cp0_reg0/compare_o_reg[7]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/iwishbone_bus_if/wishbone_addr_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.227ns (38.443%)  route 0.363ns (61.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.568    -0.844    openmips0/pc_reg0/clk
    SLICE_X39Y53         FDRE                                         r  openmips0/pc_reg0/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.128    -0.716 r  openmips0/pc_reg0/pc_reg[5]/Q
                         net (fo=3, routed)           0.363    -0.353    openmips0/pc_reg0/Q[5]
    SLICE_X21Y47         LUT2 (Prop_lut2_I0_O)        0.099    -0.254 r  openmips0/pc_reg0/wishbone_addr_o[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.254    openmips0/iwishbone_bus_if/D[5]
    SLICE_X21Y47         FDRE                                         r  openmips0/iwishbone_bus_if/wishbone_addr_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.917    -1.192    openmips0/iwishbone_bus_if/clk
    SLICE_X21Y47         FDRE                                         r  openmips0/iwishbone_bus_if/wishbone_addr_o_reg[5]/C
                         clock pessimism              0.692    -0.500    
    SLICE_X21Y47         FDRE (Hold_fdre_C_D)         0.092    -0.408    openmips0/iwishbone_bus_if/wishbone_addr_o_reg[5]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 openmips0/id_ex0/ex_current_inst_address_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_current_inst_address_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.523%)  route 0.113ns (44.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.567    -0.845    openmips0/id_ex0/clk
    SLICE_X41Y57         FDRE                                         r  openmips0/id_ex0/ex_current_inst_address_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  openmips0/id_ex0/ex_current_inst_address_reg[14]/Q
                         net (fo=1, routed)           0.113    -0.591    openmips0/ex_mem0/ex_current_inst_address_reg[31][14]
    SLICE_X42Y57         FDRE                                         r  openmips0/ex_mem0/mem_current_inst_address_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.837    -1.272    openmips0/ex_mem0/clk
    SLICE_X42Y57         FDRE                                         r  openmips0/ex_mem0/mem_current_inst_address_reg[14]/C
                         clock pessimism              0.463    -0.809    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.060    -0.749    openmips0/ex_mem0/mem_current_inst_address_reg[14]
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 openmips0/id_ex0/ex_current_inst_address_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_current_inst_address_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.354%)  route 0.123ns (46.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.566    -0.846    openmips0/id_ex0/clk
    SLICE_X40Y60         FDRE                                         r  openmips0/id_ex0/ex_current_inst_address_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  openmips0/id_ex0/ex_current_inst_address_reg[26]/Q
                         net (fo=1, routed)           0.123    -0.582    openmips0/ex_mem0/ex_current_inst_address_reg[31][26]
    SLICE_X44Y60         FDRE                                         r  openmips0/ex_mem0/mem_current_inst_address_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.836    -1.273    openmips0/ex_mem0/clk
    SLICE_X44Y60         FDRE                                         r  openmips0/ex_mem0/mem_current_inst_address_reg[26]/C
                         clock pessimism              0.463    -0.810    
    SLICE_X44Y60         FDRE (Hold_fdre_C_D)         0.070    -0.740    openmips0/ex_mem0/mem_current_inst_address_reg[26]
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 openmips0/ex_mem0/mem_lo_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/mem_wb0/wb_lo_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.558    -0.854    openmips0/ex_mem0/clk
    SLICE_X45Y72         FDRE                                         r  openmips0/ex_mem0/mem_lo_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  openmips0/ex_mem0/mem_lo_reg[28]/Q
                         net (fo=2, routed)           0.098    -0.616    openmips0/mem_wb0/mem_lo_reg[31][28]
    SLICE_X43Y71         FDRE                                         r  openmips0/mem_wb0/wb_lo_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.826    -1.283    openmips0/mem_wb0/clk
    SLICE_X43Y71         FDRE                                         r  openmips0/mem_wb0/wb_lo_reg[28]/C
                         clock pessimism              0.443    -0.840    
    SLICE_X43Y71         FDRE (Hold_fdre_C_D)         0.066    -0.774    openmips0/mem_wb0/wb_lo_reg[28]
  -------------------------------------------------------------------
                         required time                          0.774    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 openmips0/id_ex0/ex_excepttype_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_excepttype_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.644%)  route 0.117ns (45.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.569    -0.843    openmips0/id_ex0/clk
    SLICE_X41Y51         FDRE                                         r  openmips0/id_ex0/ex_excepttype_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.702 r  openmips0/id_ex0/ex_excepttype_reg[8]/Q
                         net (fo=1, routed)           0.117    -0.585    openmips0/ex_mem0/ex_excepttype_reg[14][0]
    SLICE_X42Y51         FDRE                                         r  openmips0/ex_mem0/mem_excepttype_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.839    -1.270    openmips0/ex_mem0/clk
    SLICE_X42Y51         FDRE                                         r  openmips0/ex_mem0/mem_excepttype_reg[8]/C
                         clock pessimism              0.463    -0.807    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.063    -0.744    openmips0/ex_mem0/mem_excepttype_reg[8]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 openmips0/id_ex0/ex_current_inst_address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_current_inst_address_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.315%)  route 0.114ns (44.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.568    -0.844    openmips0/id_ex0/clk
    SLICE_X45Y54         FDRE                                         r  openmips0/id_ex0/ex_current_inst_address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.703 r  openmips0/id_ex0/ex_current_inst_address_reg[13]/Q
                         net (fo=1, routed)           0.114    -0.589    openmips0/ex_mem0/ex_current_inst_address_reg[31][13]
    SLICE_X46Y53         FDRE                                         r  openmips0/ex_mem0/mem_current_inst_address_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.837    -1.272    openmips0/ex_mem0/clk
    SLICE_X46Y53         FDRE                                         r  openmips0/ex_mem0/mem_current_inst_address_reg[13]/C
                         clock pessimism              0.463    -0.809    
    SLICE_X46Y53         FDRE (Hold_fdre_C_D)         0.059    -0.750    openmips0/ex_mem0/mem_current_inst_address_reg[13]
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_example
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y16   clock_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y65     openmips0/ex_mem0/cnt_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y65     openmips0/ex_mem0/cnt_o_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y65     openmips0/ex_mem0/hilo_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y70     openmips0/ex_mem0/hilo_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y69     openmips0/ex_mem0/hilo_o_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y77     openmips0/ex_mem0/hilo_o_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y75     openmips0/ex_mem0/hilo_o_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y76     openmips0/ex_mem0/hilo_o_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y70     openmips0/ex_mem0/hilo_o_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y70     openmips0/ex_mem0/hilo_o_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y70     openmips0/ex_mem0/hilo_o_reg[42]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y70     openmips0/ex_mem0/hilo_o_reg[55]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y55     openmips0/cp0_reg0/cause_o_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y55     openmips0/cp0_reg0/cause_o_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y53     openmips0/cp0_reg0/cause_o_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y53     openmips0/cp0_reg0/cause_o_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y54     openmips0/cp0_reg0/compare_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y54     openmips0/cp0_reg0/compare_o_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y65     openmips0/ex_mem0/cnt_o_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y65     openmips0/ex_mem0/cnt_o_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y65     openmips0/ex_mem0/hilo_o_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y69     openmips0/ex_mem0/hilo_o_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y75     openmips0/ex_mem0/hilo_o_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y76     openmips0/ex_mem0/hilo_o_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y75     openmips0/ex_mem0/hilo_o_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y76     openmips0/ex_mem0/hilo_o_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y74     openmips0/ex_mem0/hilo_o_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y76     openmips0/ex_mem0/hilo_o_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll_example
  To Clock:  clk_out2_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       44.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.988ns  (required time - arrival time)
  Source:                 dsram/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dsram/Haddress_temp_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.538ns (11.339%)  route 4.207ns (88.661%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.315ns = ( 47.686 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.006ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.374    -2.006    dsram/Hclock
    SLICE_X30Y80         FDCE                                         r  dsram/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDCE (Prop_fdce_C_Q)         0.433    -1.573 r  dsram/state_reg[0]/Q
                         net (fo=72, routed)          1.502    -0.071    dsram/state_reg_n_8_[0]
    SLICE_X29Y80         LUT4 (Prop_lut4_I1_O)        0.105     0.034 r  dsram/H_be_n_temp[3]_i_1/O
                         net (fo=56, routed)          2.705     2.739    dsram/Haddress_temp
    SLICE_X4Y70          FDCE                                         r  dsram/Haddress_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.337    47.686    dsram/Hclock
    SLICE_X4Y70          FDCE                                         r  dsram/Haddress_temp_reg[3]/C
                         clock pessimism              0.338    48.024    
                         clock uncertainty           -0.130    47.894    
    SLICE_X4Y70          FDCE (Setup_fdce_C_CE)      -0.168    47.726    dsram/Haddress_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         47.726    
                         arrival time                          -2.739    
  -------------------------------------------------------------------
                         slack                                 44.988    

Slack (MET) :             44.988ns  (required time - arrival time)
  Source:                 dsram/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dsram/Hwritedata_temp_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.538ns (11.339%)  route 4.207ns (88.661%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.315ns = ( 47.686 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.006ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.374    -2.006    dsram/Hclock
    SLICE_X30Y80         FDCE                                         r  dsram/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDCE (Prop_fdce_C_Q)         0.433    -1.573 r  dsram/state_reg[0]/Q
                         net (fo=72, routed)          1.502    -0.071    dsram/state_reg_n_8_[0]
    SLICE_X29Y80         LUT4 (Prop_lut4_I1_O)        0.105     0.034 r  dsram/H_be_n_temp[3]_i_1/O
                         net (fo=56, routed)          2.705     2.739    dsram/Haddress_temp
    SLICE_X4Y70          FDCE                                         r  dsram/Hwritedata_temp_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.337    47.686    dsram/Hclock
    SLICE_X4Y70          FDCE                                         r  dsram/Hwritedata_temp_reg[29]/C
                         clock pessimism              0.338    48.024    
                         clock uncertainty           -0.130    47.894    
    SLICE_X4Y70          FDCE (Setup_fdce_C_CE)      -0.168    47.726    dsram/Hwritedata_temp_reg[29]
  -------------------------------------------------------------------
                         required time                         47.726    
                         arrival time                          -2.739    
  -------------------------------------------------------------------
                         slack                                 44.988    

Slack (MET) :             44.988ns  (required time - arrival time)
  Source:                 dsram/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dsram/Hwritedata_temp_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.538ns (11.339%)  route 4.207ns (88.661%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.315ns = ( 47.686 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.006ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.374    -2.006    dsram/Hclock
    SLICE_X30Y80         FDCE                                         r  dsram/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDCE (Prop_fdce_C_Q)         0.433    -1.573 r  dsram/state_reg[0]/Q
                         net (fo=72, routed)          1.502    -0.071    dsram/state_reg_n_8_[0]
    SLICE_X29Y80         LUT4 (Prop_lut4_I1_O)        0.105     0.034 r  dsram/H_be_n_temp[3]_i_1/O
                         net (fo=56, routed)          2.705     2.739    dsram/Haddress_temp
    SLICE_X4Y70          FDCE                                         r  dsram/Hwritedata_temp_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.337    47.686    dsram/Hclock
    SLICE_X4Y70          FDCE                                         r  dsram/Hwritedata_temp_reg[30]/C
                         clock pessimism              0.338    48.024    
                         clock uncertainty           -0.130    47.894    
    SLICE_X4Y70          FDCE (Setup_fdce_C_CE)      -0.168    47.726    dsram/Hwritedata_temp_reg[30]
  -------------------------------------------------------------------
                         required time                         47.726    
                         arrival time                          -2.739    
  -------------------------------------------------------------------
                         slack                                 44.988    

Slack (MET) :             44.988ns  (required time - arrival time)
  Source:                 dsram/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dsram/Hwritedata_temp_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.538ns (11.339%)  route 4.207ns (88.661%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.315ns = ( 47.686 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.006ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.374    -2.006    dsram/Hclock
    SLICE_X30Y80         FDCE                                         r  dsram/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDCE (Prop_fdce_C_Q)         0.433    -1.573 r  dsram/state_reg[0]/Q
                         net (fo=72, routed)          1.502    -0.071    dsram/state_reg_n_8_[0]
    SLICE_X29Y80         LUT4 (Prop_lut4_I1_O)        0.105     0.034 r  dsram/H_be_n_temp[3]_i_1/O
                         net (fo=56, routed)          2.705     2.739    dsram/Haddress_temp
    SLICE_X4Y70          FDCE                                         r  dsram/Hwritedata_temp_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.337    47.686    dsram/Hclock
    SLICE_X4Y70          FDCE                                         r  dsram/Hwritedata_temp_reg[31]/C
                         clock pessimism              0.338    48.024    
                         clock uncertainty           -0.130    47.894    
    SLICE_X4Y70          FDCE (Setup_fdce_C_CE)      -0.168    47.726    dsram/Hwritedata_temp_reg[31]
  -------------------------------------------------------------------
                         required time                         47.726    
                         arrival time                          -2.739    
  -------------------------------------------------------------------
                         slack                                 44.988    

Slack (MET) :             45.213ns  (required time - arrival time)
  Source:                 dsram/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dsram/Hwritedata_temp_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 0.538ns (11.914%)  route 3.978ns (88.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.319ns = ( 47.682 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.006ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.374    -2.006    dsram/Hclock
    SLICE_X30Y80         FDCE                                         r  dsram/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDCE (Prop_fdce_C_Q)         0.433    -1.573 r  dsram/state_reg[0]/Q
                         net (fo=72, routed)          1.502    -0.071    dsram/state_reg_n_8_[0]
    SLICE_X29Y80         LUT4 (Prop_lut4_I1_O)        0.105     0.034 r  dsram/H_be_n_temp[3]_i_1/O
                         net (fo=56, routed)          2.476     2.510    dsram/Haddress_temp
    SLICE_X4Y73          FDCE                                         r  dsram/Hwritedata_temp_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.333    47.682    dsram/Hclock
    SLICE_X4Y73          FDCE                                         r  dsram/Hwritedata_temp_reg[24]/C
                         clock pessimism              0.338    48.020    
                         clock uncertainty           -0.130    47.890    
    SLICE_X4Y73          FDCE (Setup_fdce_C_CE)      -0.168    47.722    dsram/Hwritedata_temp_reg[24]
  -------------------------------------------------------------------
                         required time                         47.722    
                         arrival time                          -2.510    
  -------------------------------------------------------------------
                         slack                                 45.213    

Slack (MET) :             45.213ns  (required time - arrival time)
  Source:                 dsram/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dsram/Hwritedata_temp_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 0.538ns (11.914%)  route 3.978ns (88.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.319ns = ( 47.682 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.006ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.374    -2.006    dsram/Hclock
    SLICE_X30Y80         FDCE                                         r  dsram/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDCE (Prop_fdce_C_Q)         0.433    -1.573 r  dsram/state_reg[0]/Q
                         net (fo=72, routed)          1.502    -0.071    dsram/state_reg_n_8_[0]
    SLICE_X29Y80         LUT4 (Prop_lut4_I1_O)        0.105     0.034 r  dsram/H_be_n_temp[3]_i_1/O
                         net (fo=56, routed)          2.476     2.510    dsram/Haddress_temp
    SLICE_X4Y73          FDCE                                         r  dsram/Hwritedata_temp_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.333    47.682    dsram/Hclock
    SLICE_X4Y73          FDCE                                         r  dsram/Hwritedata_temp_reg[27]/C
                         clock pessimism              0.338    48.020    
                         clock uncertainty           -0.130    47.890    
    SLICE_X4Y73          FDCE (Setup_fdce_C_CE)      -0.168    47.722    dsram/Hwritedata_temp_reg[27]
  -------------------------------------------------------------------
                         required time                         47.722    
                         arrival time                          -2.510    
  -------------------------------------------------------------------
                         slack                                 45.213    

Slack (MET) :             45.213ns  (required time - arrival time)
  Source:                 dsram/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dsram/Hwritedata_temp_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 0.538ns (11.914%)  route 3.978ns (88.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.319ns = ( 47.682 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.006ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.374    -2.006    dsram/Hclock
    SLICE_X30Y80         FDCE                                         r  dsram/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDCE (Prop_fdce_C_Q)         0.433    -1.573 r  dsram/state_reg[0]/Q
                         net (fo=72, routed)          1.502    -0.071    dsram/state_reg_n_8_[0]
    SLICE_X29Y80         LUT4 (Prop_lut4_I1_O)        0.105     0.034 r  dsram/H_be_n_temp[3]_i_1/O
                         net (fo=56, routed)          2.476     2.510    dsram/Haddress_temp
    SLICE_X4Y73          FDCE                                         r  dsram/Hwritedata_temp_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.333    47.682    dsram/Hclock
    SLICE_X4Y73          FDCE                                         r  dsram/Hwritedata_temp_reg[8]/C
                         clock pessimism              0.338    48.020    
                         clock uncertainty           -0.130    47.890    
    SLICE_X4Y73          FDCE (Setup_fdce_C_CE)      -0.168    47.722    dsram/Hwritedata_temp_reg[8]
  -------------------------------------------------------------------
                         required time                         47.722    
                         arrival time                          -2.510    
  -------------------------------------------------------------------
                         slack                                 45.213    

Slack (MET) :             45.293ns  (required time - arrival time)
  Source:                 dsram/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dsram/Haddress_temp_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 0.538ns (12.212%)  route 3.867ns (87.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.381ns = ( 47.620 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.006ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.374    -2.006    dsram/Hclock
    SLICE_X30Y80         FDCE                                         r  dsram/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDCE (Prop_fdce_C_Q)         0.433    -1.573 r  dsram/state_reg[0]/Q
                         net (fo=72, routed)          1.502    -0.071    dsram/state_reg_n_8_[0]
    SLICE_X29Y80         LUT4 (Prop_lut4_I1_O)        0.105     0.034 r  dsram/H_be_n_temp[3]_i_1/O
                         net (fo=56, routed)          2.366     2.399    dsram/Haddress_temp
    SLICE_X12Y69         FDCE                                         r  dsram/Haddress_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.271    47.620    dsram/Hclock
    SLICE_X12Y69         FDCE                                         r  dsram/Haddress_temp_reg[0]/C
                         clock pessimism              0.338    47.958    
                         clock uncertainty           -0.130    47.828    
    SLICE_X12Y69         FDCE (Setup_fdce_C_CE)      -0.136    47.692    dsram/Haddress_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         47.692    
                         arrival time                          -2.399    
  -------------------------------------------------------------------
                         slack                                 45.293    

Slack (MET) :             45.293ns  (required time - arrival time)
  Source:                 dsram/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dsram/Haddress_temp_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 0.538ns (12.212%)  route 3.867ns (87.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.381ns = ( 47.620 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.006ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.374    -2.006    dsram/Hclock
    SLICE_X30Y80         FDCE                                         r  dsram/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDCE (Prop_fdce_C_Q)         0.433    -1.573 r  dsram/state_reg[0]/Q
                         net (fo=72, routed)          1.502    -0.071    dsram/state_reg_n_8_[0]
    SLICE_X29Y80         LUT4 (Prop_lut4_I1_O)        0.105     0.034 r  dsram/H_be_n_temp[3]_i_1/O
                         net (fo=56, routed)          2.366     2.399    dsram/Haddress_temp
    SLICE_X12Y69         FDCE                                         r  dsram/Haddress_temp_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.271    47.620    dsram/Hclock
    SLICE_X12Y69         FDCE                                         r  dsram/Haddress_temp_reg[14]/C
                         clock pessimism              0.338    47.958    
                         clock uncertainty           -0.130    47.828    
    SLICE_X12Y69         FDCE (Setup_fdce_C_CE)      -0.136    47.692    dsram/Haddress_temp_reg[14]
  -------------------------------------------------------------------
                         required time                         47.692    
                         arrival time                          -2.399    
  -------------------------------------------------------------------
                         slack                                 45.293    

Slack (MET) :             45.293ns  (required time - arrival time)
  Source:                 dsram/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dsram/Haddress_temp_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 0.538ns (12.212%)  route 3.867ns (87.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.381ns = ( 47.620 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.006ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.374    -2.006    dsram/Hclock
    SLICE_X30Y80         FDCE                                         r  dsram/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDCE (Prop_fdce_C_Q)         0.433    -1.573 r  dsram/state_reg[0]/Q
                         net (fo=72, routed)          1.502    -0.071    dsram/state_reg_n_8_[0]
    SLICE_X29Y80         LUT4 (Prop_lut4_I1_O)        0.105     0.034 r  dsram/H_be_n_temp[3]_i_1/O
                         net (fo=56, routed)          2.366     2.399    dsram/Haddress_temp
    SLICE_X12Y69         FDCE                                         r  dsram/Haddress_temp_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.271    47.620    dsram/Hclock
    SLICE_X12Y69         FDCE                                         r  dsram/Haddress_temp_reg[16]/C
                         clock pessimism              0.338    47.958    
                         clock uncertainty           -0.130    47.828    
    SLICE_X12Y69         FDCE (Setup_fdce_C_CE)      -0.136    47.692    dsram/Haddress_temp_reg[16]
  -------------------------------------------------------------------
                         required time                         47.692    
                         arrival time                          -2.399    
  -------------------------------------------------------------------
                         slack                                 45.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dsram/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dsram/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.099%)  route 0.157ns (42.901%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.563    -0.849    dsram/Hclock
    SLICE_X30Y80         FDCE                                         r  dsram/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDCE (Prop_fdce_C_Q)         0.164    -0.685 f  dsram/state_reg[1]/Q
                         net (fo=77, routed)          0.157    -0.528    dsram/state_reg_n_8_[1]
    SLICE_X30Y80         LUT5 (Prop_lut5_I2_O)        0.045    -0.483 r  dsram/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.483    dsram/state[1]
    SLICE_X30Y80         FDCE                                         r  dsram/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.832    -1.277    dsram/Hclock
    SLICE_X30Y80         FDCE                                         r  dsram/state_reg[1]/C
                         clock pessimism              0.428    -0.849    
    SLICE_X30Y80         FDCE (Hold_fdce_C_D)         0.121    -0.728    dsram/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dsram/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dsram/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.788%)  route 0.159ns (43.212%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.563    -0.849    dsram/Hclock
    SLICE_X30Y80         FDCE                                         r  dsram/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDCE (Prop_fdce_C_Q)         0.164    -0.685 r  dsram/state_reg[1]/Q
                         net (fo=77, routed)          0.159    -0.526    dsram/state_reg_n_8_[1]
    SLICE_X30Y80         LUT4 (Prop_lut4_I2_O)        0.045    -0.481 r  dsram/state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.481    dsram/state[0]
    SLICE_X30Y80         FDCE                                         r  dsram/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.832    -1.277    dsram/Hclock
    SLICE_X30Y80         FDCE                                         r  dsram/state_reg[0]/C
                         clock pessimism              0.428    -0.849    
    SLICE_X30Y80         FDCE (Hold_fdce_C_D)         0.120    -0.729    dsram/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dsram/state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dsram/state_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.665%)  route 0.180ns (46.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.563    -0.849    dsram/Hclock
    SLICE_X30Y80         FDPE                                         r  dsram/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDPE (Prop_fdpe_C_Q)         0.164    -0.685 r  dsram/state_reg[2]/Q
                         net (fo=77, routed)          0.180    -0.505    dsram/state_reg_n_8_[2]
    SLICE_X30Y80         LUT4 (Prop_lut4_I2_O)        0.045    -0.460 r  dsram/state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.460    dsram/state[2]
    SLICE_X30Y80         FDPE                                         r  dsram/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.832    -1.277    dsram/Hclock
    SLICE_X30Y80         FDPE                                         r  dsram/state_reg[2]/C
                         clock pessimism              0.428    -0.849    
    SLICE_X30Y80         FDPE (Hold_fdpe_C_D)         0.121    -0.728    dsram/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 isram/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            isram/state_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.286%)  route 0.184ns (49.714%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.576    -0.836    isram/Hclock
    SLICE_X9Y50          FDCE                                         r  isram/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.141    -0.695 f  isram/state_reg[0]/Q
                         net (fo=40, routed)          0.184    -0.511    isram/state_reg_n_8_[0]
    SLICE_X9Y50          LUT4 (Prop_lut4_I3_O)        0.045    -0.466 r  isram/state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.466    isram/state[2]
    SLICE_X9Y50          FDPE                                         r  isram/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.847    -1.262    isram/Hclock
    SLICE_X9Y50          FDPE                                         r  isram/state_reg[2]/C
                         clock pessimism              0.426    -0.836    
    SLICE_X9Y50          FDPE (Hold_fdpe_C_D)         0.092    -0.744    isram/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 isram/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            isram/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.592%)  route 0.189ns (50.408%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.576    -0.836    isram/Hclock
    SLICE_X9Y50          FDCE                                         r  isram/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.141    -0.695 f  isram/state_reg[0]/Q
                         net (fo=40, routed)          0.189    -0.506    isram/state_reg_n_8_[0]
    SLICE_X9Y50          LUT4 (Prop_lut4_I1_O)        0.045    -0.461 r  isram/state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.461    isram/state[0]
    SLICE_X9Y50          FDCE                                         r  isram/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.847    -1.262    isram/Hclock
    SLICE_X9Y50          FDCE                                         r  isram/state_reg[0]/C
                         clock pessimism              0.426    -0.836    
    SLICE_X9Y50          FDCE (Hold_fdce_C_D)         0.091    -0.745    isram/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 isram/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            isram/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.329%)  route 0.191ns (50.671%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.576    -0.836    isram/Hclock
    SLICE_X9Y50          FDCE                                         r  isram/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.141    -0.695 r  isram/state_reg[0]/Q
                         net (fo=40, routed)          0.191    -0.504    isram/state_reg_n_8_[0]
    SLICE_X9Y50          LUT4 (Prop_lut4_I2_O)        0.045    -0.459 r  isram/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.459    isram/state[1]
    SLICE_X9Y50          FDCE                                         r  isram/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.847    -1.262    isram/Hclock
    SLICE_X9Y50          FDCE                                         r  isram/state_reg[1]/C
                         clock pessimism              0.426    -0.836    
    SLICE_X9Y50          FDCE (Hold_fdce_C_D)         0.092    -0.744    isram/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 isram/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            isram/Haddress_temp_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.186ns (21.625%)  route 0.674ns (78.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.193ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.576    -0.836    isram/Hclock
    SLICE_X9Y50          FDCE                                         r  isram/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.141    -0.695 r  isram/state_reg[0]/Q
                         net (fo=40, routed)          0.184    -0.511    isram/state_reg_n_8_[0]
    SLICE_X9Y50          LUT4 (Prop_lut4_I1_O)        0.045    -0.466 r  isram/H_be_n_temp[3]_i_1/O
                         net (fo=24, routed)          0.490     0.024    isram/Haddress_temp
    SLICE_X9Y46          FDCE                                         r  isram/Haddress_temp_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.916    -1.193    isram/Hclock
    SLICE_X9Y46          FDCE                                         r  isram/Haddress_temp_reg[15]/C
                         clock pessimism              0.692    -0.501    
    SLICE_X9Y46          FDCE (Hold_fdce_C_CE)       -0.039    -0.540    isram/Haddress_temp_reg[15]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 isram/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            isram/Haddress_temp_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.186ns (21.625%)  route 0.674ns (78.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.193ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.576    -0.836    isram/Hclock
    SLICE_X9Y50          FDCE                                         r  isram/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.141    -0.695 r  isram/state_reg[0]/Q
                         net (fo=40, routed)          0.184    -0.511    isram/state_reg_n_8_[0]
    SLICE_X9Y50          LUT4 (Prop_lut4_I1_O)        0.045    -0.466 r  isram/H_be_n_temp[3]_i_1/O
                         net (fo=24, routed)          0.490     0.024    isram/Haddress_temp
    SLICE_X9Y46          FDCE                                         r  isram/Haddress_temp_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.916    -1.193    isram/Hclock
    SLICE_X9Y46          FDCE                                         r  isram/Haddress_temp_reg[18]/C
                         clock pessimism              0.692    -0.501    
    SLICE_X9Y46          FDCE (Hold_fdce_C_CE)       -0.039    -0.540    isram/Haddress_temp_reg[18]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 isram/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            isram/Haddress_temp_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.186ns (21.625%)  route 0.674ns (78.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.193ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.576    -0.836    isram/Hclock
    SLICE_X9Y50          FDCE                                         r  isram/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.141    -0.695 r  isram/state_reg[0]/Q
                         net (fo=40, routed)          0.184    -0.511    isram/state_reg_n_8_[0]
    SLICE_X9Y50          LUT4 (Prop_lut4_I1_O)        0.045    -0.466 r  isram/H_be_n_temp[3]_i_1/O
                         net (fo=24, routed)          0.490     0.024    isram/Haddress_temp
    SLICE_X9Y46          FDCE                                         r  isram/Haddress_temp_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.916    -1.193    isram/Hclock
    SLICE_X9Y46          FDCE                                         r  isram/Haddress_temp_reg[19]/C
                         clock pessimism              0.692    -0.501    
    SLICE_X9Y46          FDCE (Hold_fdce_C_CE)       -0.039    -0.540    isram/Haddress_temp_reg[19]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 isram/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            isram/Haddress_temp_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.186ns (27.768%)  route 0.484ns (72.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.576    -0.836    isram/Hclock
    SLICE_X9Y50          FDCE                                         r  isram/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.141    -0.695 r  isram/state_reg[0]/Q
                         net (fo=40, routed)          0.184    -0.511    isram/state_reg_n_8_[0]
    SLICE_X9Y50          LUT4 (Prop_lut4_I1_O)        0.045    -0.466 r  isram/H_be_n_temp[3]_i_1/O
                         net (fo=24, routed)          0.300    -0.166    isram/Haddress_temp
    SLICE_X8Y52          FDCE                                         r  isram/Haddress_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.847    -1.262    isram/Hclock
    SLICE_X8Y52          FDCE                                         r  isram/Haddress_temp_reg[1]/C
                         clock pessimism              0.442    -0.820    
    SLICE_X8Y52          FDCE (Hold_fdce_C_CE)       -0.016    -0.836    isram/Haddress_temp_reg[1]
  -------------------------------------------------------------------
                         required time                          0.836    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.670    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll_example
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   clock_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         50.000      49.000     SLICE_X9Y73      dsram/H_be_n_temp_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         50.000      49.000     SLICE_X8Y73      dsram/H_be_n_temp_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         50.000      49.000     SLICE_X8Y77      dsram/H_be_n_temp_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         50.000      49.000     SLICE_X8Y77      dsram/H_be_n_temp_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X12Y69     dsram/Haddress_temp_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X12Y80     dsram/Haddress_temp_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X12Y80     dsram/Haddress_temp_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X29Y71     dsram/Haddress_temp_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X4Y77      dsram/Haddress_temp_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X4Y77      dsram/Hwritedata_temp_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X4Y77      dsram/Hwritedata_temp_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X4Y73      dsram/Hwritedata_temp_reg[24]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X4Y73      dsram/Hwritedata_temp_reg[27]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X4Y73      dsram/Hwritedata_temp_reg[8]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         25.000      24.500     SLICE_X9Y73      dsram/H_be_n_temp_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         25.000      24.500     SLICE_X9Y73      dsram/H_be_n_temp_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         25.000      24.500     SLICE_X8Y73      dsram/H_be_n_temp_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         25.000      24.500     SLICE_X8Y73      dsram/H_be_n_temp_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X12Y69     dsram/Haddress_temp_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X12Y80     dsram/Haddress_temp_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X12Y80     dsram/Haddress_temp_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X12Y69     dsram/Haddress_temp_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X4Y77      dsram/Haddress_temp_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X12Y69     dsram/Haddress_temp_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X12Y69     dsram/Haddress_temp_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X12Y69     dsram/Haddress_temp_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X12Y69     dsram/Haddress_temp_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X12Y80     dsram/Haddress_temp_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_example
  To Clock:  clkfbout_pll_example

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_example
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18   clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll_example
  To Clock:  clk_out1_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       38.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.874ns  (required time - arrival time)
  Source:                 isram/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/ex_mem0/mem_hi_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pll_example rise@100.000ns - clk_out2_pll_example rise@50.000ns)
  Data Path Delay:        10.049ns  (logic 0.802ns (7.981%)  route 9.247ns (92.019%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.402ns = ( 97.599 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.989ns = ( 48.011 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065    51.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    44.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    46.539    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    46.620 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.391    48.011    isram/Hclock
    SLICE_X9Y50          FDCE                                         r  isram/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.379    48.390 r  isram/state_reg[1]/Q
                         net (fo=45, routed)          1.438    49.828    isram/state_reg_n_8_[1]
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.105    49.933 r  isram/Hready_INST_0/O
                         net (fo=69, routed)          1.935    51.868    openmips0/iwishbone_bus_if/iwishbone_ack_i
    SLICE_X30Y60         LUT6 (Prop_lut6_I1_O)        0.105    51.973 f  openmips0/iwishbone_bus_if/pc[31]_i_7/O
                         net (fo=4, routed)           0.513    52.487    openmips0/id_ex0/stallreq_from_if
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.105    52.592 f  openmips0/id_ex0/mem_wd[4]_i_3/O
                         net (fo=324, routed)         1.406    53.997    openmips0/id_ex0/E[0]
    SLICE_X15Y64         LUT4 (Prop_lut4_I0_O)        0.108    54.105 r  openmips0/id_ex0/mem_wd[4]_i_1/O
                         net (fo=253, routed)         3.954    58.059    openmips0/ex_mem0/SR[0]
    SLICE_X56Y77         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.250    97.599    openmips0/ex_mem0/clk
    SLICE_X56Y77         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[11]/C
                         clock pessimism              0.187    97.785    
                         clock uncertainty           -0.267    97.518    
    SLICE_X56Y77         FDRE (Setup_fdre_C_R)       -0.585    96.933    openmips0/ex_mem0/mem_hi_reg[11]
  -------------------------------------------------------------------
                         required time                         96.933    
                         arrival time                         -58.059    
  -------------------------------------------------------------------
                         slack                                 38.874    

Slack (MET) :             38.890ns  (required time - arrival time)
  Source:                 isram/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/ex_mem0/mem_hi_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pll_example rise@100.000ns - clk_out2_pll_example rise@50.000ns)
  Data Path Delay:        10.036ns  (logic 0.802ns (7.991%)  route 9.234ns (92.009%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.399ns = ( 97.602 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.989ns = ( 48.011 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065    51.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    44.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    46.539    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    46.620 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.391    48.011    isram/Hclock
    SLICE_X9Y50          FDCE                                         r  isram/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.379    48.390 r  isram/state_reg[1]/Q
                         net (fo=45, routed)          1.438    49.828    isram/state_reg_n_8_[1]
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.105    49.933 r  isram/Hready_INST_0/O
                         net (fo=69, routed)          1.935    51.868    openmips0/iwishbone_bus_if/iwishbone_ack_i
    SLICE_X30Y60         LUT6 (Prop_lut6_I1_O)        0.105    51.973 f  openmips0/iwishbone_bus_if/pc[31]_i_7/O
                         net (fo=4, routed)           0.513    52.487    openmips0/id_ex0/stallreq_from_if
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.105    52.592 f  openmips0/id_ex0/mem_wd[4]_i_3/O
                         net (fo=324, routed)         1.406    53.997    openmips0/id_ex0/E[0]
    SLICE_X15Y64         LUT4 (Prop_lut4_I0_O)        0.108    54.105 r  openmips0/id_ex0/mem_wd[4]_i_1/O
                         net (fo=253, routed)         3.941    58.046    openmips0/ex_mem0/SR[0]
    SLICE_X58Y79         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.253    97.602    openmips0/ex_mem0/clk
    SLICE_X58Y79         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[16]/C
                         clock pessimism              0.187    97.788    
                         clock uncertainty           -0.267    97.521    
    SLICE_X58Y79         FDRE (Setup_fdre_C_R)       -0.585    96.936    openmips0/ex_mem0/mem_hi_reg[16]
  -------------------------------------------------------------------
                         required time                         96.936    
                         arrival time                         -58.046    
  -------------------------------------------------------------------
                         slack                                 38.890    

Slack (MET) :             38.991ns  (required time - arrival time)
  Source:                 isram/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/ex_mem0/mem_hi_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pll_example rise@100.000ns - clk_out2_pll_example rise@50.000ns)
  Data Path Delay:        9.930ns  (logic 0.802ns (8.077%)  route 9.128ns (91.923%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.403ns = ( 97.597 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.989ns = ( 48.011 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065    51.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    44.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    46.539    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    46.620 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.391    48.011    isram/Hclock
    SLICE_X9Y50          FDCE                                         r  isram/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.379    48.390 r  isram/state_reg[1]/Q
                         net (fo=45, routed)          1.438    49.828    isram/state_reg_n_8_[1]
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.105    49.933 r  isram/Hready_INST_0/O
                         net (fo=69, routed)          1.935    51.868    openmips0/iwishbone_bus_if/iwishbone_ack_i
    SLICE_X30Y60         LUT6 (Prop_lut6_I1_O)        0.105    51.973 f  openmips0/iwishbone_bus_if/pc[31]_i_7/O
                         net (fo=4, routed)           0.513    52.487    openmips0/id_ex0/stallreq_from_if
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.105    52.592 f  openmips0/id_ex0/mem_wd[4]_i_3/O
                         net (fo=324, routed)         1.406    53.997    openmips0/id_ex0/E[0]
    SLICE_X15Y64         LUT4 (Prop_lut4_I0_O)        0.108    54.105 r  openmips0/id_ex0/mem_wd[4]_i_1/O
                         net (fo=253, routed)         3.835    57.941    openmips0/ex_mem0/SR[0]
    SLICE_X58Y76         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.249    97.598    openmips0/ex_mem0/clk
    SLICE_X58Y76         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[17]/C
                         clock pessimism              0.187    97.784    
                         clock uncertainty           -0.267    97.517    
    SLICE_X58Y76         FDRE (Setup_fdre_C_R)       -0.585    96.932    openmips0/ex_mem0/mem_hi_reg[17]
  -------------------------------------------------------------------
                         required time                         96.932    
                         arrival time                         -57.941    
  -------------------------------------------------------------------
                         slack                                 38.991    

Slack (MET) :             39.117ns  (required time - arrival time)
  Source:                 isram/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/ex_mem0/mem_hi_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pll_example rise@100.000ns - clk_out2_pll_example rise@50.000ns)
  Data Path Delay:        9.806ns  (logic 0.802ns (8.178%)  route 9.004ns (91.822%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.401ns = ( 97.600 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.989ns = ( 48.011 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065    51.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    44.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    46.539    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    46.620 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.391    48.011    isram/Hclock
    SLICE_X9Y50          FDCE                                         r  isram/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.379    48.390 r  isram/state_reg[1]/Q
                         net (fo=45, routed)          1.438    49.828    isram/state_reg_n_8_[1]
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.105    49.933 r  isram/Hready_INST_0/O
                         net (fo=69, routed)          1.935    51.868    openmips0/iwishbone_bus_if/iwishbone_ack_i
    SLICE_X30Y60         LUT6 (Prop_lut6_I1_O)        0.105    51.973 f  openmips0/iwishbone_bus_if/pc[31]_i_7/O
                         net (fo=4, routed)           0.513    52.487    openmips0/id_ex0/stallreq_from_if
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.105    52.592 f  openmips0/id_ex0/mem_wd[4]_i_3/O
                         net (fo=324, routed)         1.406    53.997    openmips0/id_ex0/E[0]
    SLICE_X15Y64         LUT4 (Prop_lut4_I0_O)        0.108    54.105 r  openmips0/id_ex0/mem_wd[4]_i_1/O
                         net (fo=253, routed)         3.712    57.817    openmips0/ex_mem0/SR[0]
    SLICE_X58Y77         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.251    97.600    openmips0/ex_mem0/clk
    SLICE_X58Y77         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[15]/C
                         clock pessimism              0.187    97.786    
                         clock uncertainty           -0.267    97.519    
    SLICE_X58Y77         FDRE (Setup_fdre_C_R)       -0.585    96.934    openmips0/ex_mem0/mem_hi_reg[15]
  -------------------------------------------------------------------
                         required time                         96.934    
                         arrival time                         -57.817    
  -------------------------------------------------------------------
                         slack                                 39.117    

Slack (MET) :             39.145ns  (required time - arrival time)
  Source:                 isram/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/ex_mem0/mem_hi_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pll_example rise@100.000ns - clk_out2_pll_example rise@50.000ns)
  Data Path Delay:        9.776ns  (logic 0.802ns (8.204%)  route 8.974ns (91.796%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.404ns = ( 97.596 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.989ns = ( 48.011 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065    51.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    44.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    46.539    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    46.620 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.391    48.011    isram/Hclock
    SLICE_X9Y50          FDCE                                         r  isram/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.379    48.390 r  isram/state_reg[1]/Q
                         net (fo=45, routed)          1.438    49.828    isram/state_reg_n_8_[1]
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.105    49.933 r  isram/Hready_INST_0/O
                         net (fo=69, routed)          1.935    51.868    openmips0/iwishbone_bus_if/iwishbone_ack_i
    SLICE_X30Y60         LUT6 (Prop_lut6_I1_O)        0.105    51.973 f  openmips0/iwishbone_bus_if/pc[31]_i_7/O
                         net (fo=4, routed)           0.513    52.487    openmips0/id_ex0/stallreq_from_if
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.105    52.592 f  openmips0/id_ex0/mem_wd[4]_i_3/O
                         net (fo=324, routed)         1.406    53.997    openmips0/id_ex0/E[0]
    SLICE_X15Y64         LUT4 (Prop_lut4_I0_O)        0.108    54.105 r  openmips0/id_ex0/mem_wd[4]_i_1/O
                         net (fo=253, routed)         3.681    57.786    openmips0/ex_mem0/SR[0]
    SLICE_X58Y74         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.248    97.597    openmips0/ex_mem0/clk
    SLICE_X58Y74         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[10]/C
                         clock pessimism              0.187    97.783    
                         clock uncertainty           -0.267    97.516    
    SLICE_X58Y74         FDRE (Setup_fdre_C_R)       -0.585    96.931    openmips0/ex_mem0/mem_hi_reg[10]
  -------------------------------------------------------------------
                         required time                         96.931    
                         arrival time                         -57.786    
  -------------------------------------------------------------------
                         slack                                 39.145    

Slack (MET) :             39.188ns  (required time - arrival time)
  Source:                 isram/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/ex_mem0/mem_lo_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pll_example rise@100.000ns - clk_out2_pll_example rise@50.000ns)
  Data Path Delay:        9.806ns  (logic 0.802ns (8.178%)  route 9.004ns (91.822%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.401ns = ( 97.600 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.989ns = ( 48.011 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065    51.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    44.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    46.539    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    46.620 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.391    48.011    isram/Hclock
    SLICE_X9Y50          FDCE                                         r  isram/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.379    48.390 r  isram/state_reg[1]/Q
                         net (fo=45, routed)          1.438    49.828    isram/state_reg_n_8_[1]
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.105    49.933 r  isram/Hready_INST_0/O
                         net (fo=69, routed)          1.935    51.868    openmips0/iwishbone_bus_if/iwishbone_ack_i
    SLICE_X30Y60         LUT6 (Prop_lut6_I1_O)        0.105    51.973 f  openmips0/iwishbone_bus_if/pc[31]_i_7/O
                         net (fo=4, routed)           0.513    52.487    openmips0/id_ex0/stallreq_from_if
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.105    52.592 f  openmips0/id_ex0/mem_wd[4]_i_3/O
                         net (fo=324, routed)         1.406    53.997    openmips0/id_ex0/E[0]
    SLICE_X15Y64         LUT4 (Prop_lut4_I0_O)        0.108    54.105 r  openmips0/id_ex0/mem_wd[4]_i_1/O
                         net (fo=253, routed)         3.712    57.817    openmips0/ex_mem0/SR[0]
    SLICE_X59Y77         FDRE                                         r  openmips0/ex_mem0/mem_lo_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.251    97.600    openmips0/ex_mem0/clk
    SLICE_X59Y77         FDRE                                         r  openmips0/ex_mem0/mem_lo_reg[26]/C
                         clock pessimism              0.187    97.786    
                         clock uncertainty           -0.267    97.519    
    SLICE_X59Y77         FDRE (Setup_fdre_C_R)       -0.514    97.005    openmips0/ex_mem0/mem_lo_reg[26]
  -------------------------------------------------------------------
                         required time                         97.005    
                         arrival time                         -57.817    
  -------------------------------------------------------------------
                         slack                                 39.188    

Slack (MET) :             39.216ns  (required time - arrival time)
  Source:                 isram/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/ex_mem0/mem_hi_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pll_example rise@100.000ns - clk_out2_pll_example rise@50.000ns)
  Data Path Delay:        9.776ns  (logic 0.802ns (8.204%)  route 8.974ns (91.796%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.404ns = ( 97.596 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.989ns = ( 48.011 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065    51.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    44.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    46.539    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    46.620 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.391    48.011    isram/Hclock
    SLICE_X9Y50          FDCE                                         r  isram/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.379    48.390 r  isram/state_reg[1]/Q
                         net (fo=45, routed)          1.438    49.828    isram/state_reg_n_8_[1]
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.105    49.933 r  isram/Hready_INST_0/O
                         net (fo=69, routed)          1.935    51.868    openmips0/iwishbone_bus_if/iwishbone_ack_i
    SLICE_X30Y60         LUT6 (Prop_lut6_I1_O)        0.105    51.973 f  openmips0/iwishbone_bus_if/pc[31]_i_7/O
                         net (fo=4, routed)           0.513    52.487    openmips0/id_ex0/stallreq_from_if
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.105    52.592 f  openmips0/id_ex0/mem_wd[4]_i_3/O
                         net (fo=324, routed)         1.406    53.997    openmips0/id_ex0/E[0]
    SLICE_X15Y64         LUT4 (Prop_lut4_I0_O)        0.108    54.105 r  openmips0/id_ex0/mem_wd[4]_i_1/O
                         net (fo=253, routed)         3.681    57.786    openmips0/ex_mem0/SR[0]
    SLICE_X59Y74         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.248    97.597    openmips0/ex_mem0/clk
    SLICE_X59Y74         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[12]/C
                         clock pessimism              0.187    97.783    
                         clock uncertainty           -0.267    97.516    
    SLICE_X59Y74         FDRE (Setup_fdre_C_R)       -0.514    97.002    openmips0/ex_mem0/mem_hi_reg[12]
  -------------------------------------------------------------------
                         required time                         97.002    
                         arrival time                         -57.786    
  -------------------------------------------------------------------
                         slack                                 39.216    

Slack (MET) :             39.234ns  (required time - arrival time)
  Source:                 isram/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/ex_mem0/mem_hi_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pll_example rise@100.000ns - clk_out2_pll_example rise@50.000ns)
  Data Path Delay:        9.686ns  (logic 0.802ns (8.280%)  route 8.884ns (91.720%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.404ns = ( 97.596 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.989ns = ( 48.011 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065    51.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    44.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    46.539    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    46.620 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.391    48.011    isram/Hclock
    SLICE_X9Y50          FDCE                                         r  isram/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.379    48.390 r  isram/state_reg[1]/Q
                         net (fo=45, routed)          1.438    49.828    isram/state_reg_n_8_[1]
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.105    49.933 r  isram/Hready_INST_0/O
                         net (fo=69, routed)          1.935    51.868    openmips0/iwishbone_bus_if/iwishbone_ack_i
    SLICE_X30Y60         LUT6 (Prop_lut6_I1_O)        0.105    51.973 f  openmips0/iwishbone_bus_if/pc[31]_i_7/O
                         net (fo=4, routed)           0.513    52.487    openmips0/id_ex0/stallreq_from_if
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.105    52.592 f  openmips0/id_ex0/mem_wd[4]_i_3/O
                         net (fo=324, routed)         1.406    53.997    openmips0/id_ex0/E[0]
    SLICE_X15Y64         LUT4 (Prop_lut4_I0_O)        0.108    54.105 r  openmips0/id_ex0/mem_wd[4]_i_1/O
                         net (fo=253, routed)         3.592    57.697    openmips0/ex_mem0/SR[0]
    SLICE_X58Y75         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.248    97.597    openmips0/ex_mem0/clk
    SLICE_X58Y75         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[13]/C
                         clock pessimism              0.187    97.783    
                         clock uncertainty           -0.267    97.516    
    SLICE_X58Y75         FDRE (Setup_fdre_C_R)       -0.585    96.931    openmips0/ex_mem0/mem_hi_reg[13]
  -------------------------------------------------------------------
                         required time                         96.931    
                         arrival time                         -57.697    
  -------------------------------------------------------------------
                         slack                                 39.234    

Slack (MET) :             39.285ns  (required time - arrival time)
  Source:                 isram/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/ex_mem0/mem_lo_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pll_example rise@100.000ns - clk_out2_pll_example rise@50.000ns)
  Data Path Delay:        9.640ns  (logic 0.802ns (8.320%)  route 8.838ns (91.680%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.400ns = ( 97.601 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.989ns = ( 48.011 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065    51.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    44.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    46.539    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    46.620 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.391    48.011    isram/Hclock
    SLICE_X9Y50          FDCE                                         r  isram/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.379    48.390 r  isram/state_reg[1]/Q
                         net (fo=45, routed)          1.438    49.828    isram/state_reg_n_8_[1]
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.105    49.933 r  isram/Hready_INST_0/O
                         net (fo=69, routed)          1.935    51.868    openmips0/iwishbone_bus_if/iwishbone_ack_i
    SLICE_X30Y60         LUT6 (Prop_lut6_I1_O)        0.105    51.973 f  openmips0/iwishbone_bus_if/pc[31]_i_7/O
                         net (fo=4, routed)           0.513    52.487    openmips0/id_ex0/stallreq_from_if
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.105    52.592 f  openmips0/id_ex0/mem_wd[4]_i_3/O
                         net (fo=324, routed)         1.406    53.997    openmips0/id_ex0/E[0]
    SLICE_X15Y64         LUT4 (Prop_lut4_I0_O)        0.108    54.105 r  openmips0/id_ex0/mem_wd[4]_i_1/O
                         net (fo=253, routed)         3.545    57.650    openmips0/ex_mem0/SR[0]
    SLICE_X66Y76         FDRE                                         r  openmips0/ex_mem0/mem_lo_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.252    97.601    openmips0/ex_mem0/clk
    SLICE_X66Y76         FDRE                                         r  openmips0/ex_mem0/mem_lo_reg[19]/C
                         clock pessimism              0.187    97.787    
                         clock uncertainty           -0.267    97.520    
    SLICE_X66Y76         FDRE (Setup_fdre_C_R)       -0.585    96.935    openmips0/ex_mem0/mem_lo_reg[19]
  -------------------------------------------------------------------
                         required time                         96.935    
                         arrival time                         -57.650    
  -------------------------------------------------------------------
                         slack                                 39.285    

Slack (MET) :             39.305ns  (required time - arrival time)
  Source:                 isram/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/ex_mem0/mem_hi_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_pll_example rise@100.000ns - clk_out2_pll_example rise@50.000ns)
  Data Path Delay:        9.686ns  (logic 0.802ns (8.280%)  route 8.884ns (91.720%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.404ns = ( 97.596 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.989ns = ( 48.011 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065    51.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    44.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    46.539    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    46.620 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.391    48.011    isram/Hclock
    SLICE_X9Y50          FDCE                                         r  isram/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.379    48.390 r  isram/state_reg[1]/Q
                         net (fo=45, routed)          1.438    49.828    isram/state_reg_n_8_[1]
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.105    49.933 r  isram/Hready_INST_0/O
                         net (fo=69, routed)          1.935    51.868    openmips0/iwishbone_bus_if/iwishbone_ack_i
    SLICE_X30Y60         LUT6 (Prop_lut6_I1_O)        0.105    51.973 f  openmips0/iwishbone_bus_if/pc[31]_i_7/O
                         net (fo=4, routed)           0.513    52.487    openmips0/id_ex0/stallreq_from_if
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.105    52.592 f  openmips0/id_ex0/mem_wd[4]_i_3/O
                         net (fo=324, routed)         1.406    53.997    openmips0/id_ex0/E[0]
    SLICE_X15Y64         LUT4 (Prop_lut4_I0_O)        0.108    54.105 r  openmips0/id_ex0/mem_wd[4]_i_1/O
                         net (fo=253, routed)         3.592    57.697    openmips0/ex_mem0/SR[0]
    SLICE_X59Y75         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.248    97.597    openmips0/ex_mem0/clk
    SLICE_X59Y75         FDRE                                         r  openmips0/ex_mem0/mem_hi_reg[9]/C
                         clock pessimism              0.187    97.783    
                         clock uncertainty           -0.267    97.516    
    SLICE_X59Y75         FDRE (Setup_fdre_C_R)       -0.514    97.002    openmips0/ex_mem0/mem_hi_reg[9]
  -------------------------------------------------------------------
                         required time                         97.002    
                         arrival time                         -57.697    
  -------------------------------------------------------------------
                         slack                                 39.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 isram/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/iwishbone_bus_if/rd_buf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.231ns (23.923%)  route 0.735ns (76.077%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.576    -0.836    isram/Hclock
    SLICE_X9Y50          FDCE                                         r  isram/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.141    -0.695 r  isram/state_reg[0]/Q
                         net (fo=40, routed)          0.293    -0.402    isram/state_reg_n_8_[0]
    SLICE_X8Y51          LUT5 (Prop_lut5_I0_O)        0.045    -0.357 r  isram/Hreaddata[7]_INST_0/O
                         net (fo=2, routed)           0.442     0.084    openmips0/iwishbone_bus_if/iwishbone_data_i[7]
    SLICE_X8Y51          LUT2 (Prop_lut2_I1_O)        0.045     0.129 r  openmips0/iwishbone_bus_if/rd_buf[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.129    openmips0/iwishbone_bus_if/in14[7]
    SLICE_X8Y51          FDRE                                         r  openmips0/iwishbone_bus_if/rd_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.847    -1.262    openmips0/iwishbone_bus_if/clk
    SLICE_X8Y51          FDRE                                         r  openmips0/iwishbone_bus_if/rd_buf_reg[7]/C
                         clock pessimism              0.753    -0.509    
                         clock uncertainty            0.267    -0.242    
    SLICE_X8Y51          FDRE (Hold_fdre_C_D)         0.120    -0.122    openmips0/iwishbone_bus_if/rd_buf_reg[7]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 dsram/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/dwishbone_bus_if/rd_buf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.254ns (25.177%)  route 0.755ns (74.823%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.563    -0.849    dsram/Hclock
    SLICE_X30Y80         FDCE                                         r  dsram/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDCE (Prop_fdce_C_Q)         0.164    -0.685 r  dsram/state_reg[1]/Q
                         net (fo=77, routed)          0.413    -0.272    dsram/state_reg_n_8_[1]
    SLICE_X28Y86         LUT5 (Prop_lut5_I3_O)        0.045    -0.227 r  dsram/Hreaddata[13]_INST_0/O
                         net (fo=2, routed)           0.342     0.115    openmips0/dwishbone_bus_if/dwishbone_data_i[13]
    SLICE_X28Y80         LUT2 (Prop_lut2_I1_O)        0.045     0.160 r  openmips0/dwishbone_bus_if/rd_buf[13]_i_1/O
                         net (fo=1, routed)           0.000     0.160    openmips0/dwishbone_bus_if/rd_buf[13]_i_1_n_8
    SLICE_X28Y80         FDRE                                         r  openmips0/dwishbone_bus_if/rd_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.832    -1.277    openmips0/dwishbone_bus_if/clk
    SLICE_X28Y80         FDRE                                         r  openmips0/dwishbone_bus_if/rd_buf_reg[13]/C
                         clock pessimism              0.753    -0.524    
                         clock uncertainty            0.267    -0.257    
    SLICE_X28Y80         FDRE (Hold_fdre_C_D)         0.092    -0.165    openmips0/dwishbone_bus_if/rd_buf_reg[13]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 isram/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/iwishbone_bus_if/rd_buf_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.232ns (20.689%)  route 0.889ns (79.311%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.193ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.576    -0.836    isram/Hclock
    SLICE_X9Y50          FDCE                                         r  isram/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.141    -0.695 r  isram/state_reg[1]/Q
                         net (fo=45, routed)          0.409    -0.286    isram/state_reg_n_8_[1]
    SLICE_X10Y45         LUT5 (Prop_lut5_I3_O)        0.045    -0.241 r  isram/Hreaddata[30]_INST_0/O
                         net (fo=2, routed)           0.480     0.239    openmips0/iwishbone_bus_if/iwishbone_data_i[30]
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.046     0.285 r  openmips0/iwishbone_bus_if/rd_buf[30]_i_1__0/O
                         net (fo=1, routed)           0.000     0.285    openmips0/iwishbone_bus_if/in14[30]
    SLICE_X10Y45         FDRE                                         r  openmips0/iwishbone_bus_if/rd_buf_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.916    -1.193    openmips0/iwishbone_bus_if/clk
    SLICE_X10Y45         FDRE                                         r  openmips0/iwishbone_bus_if/rd_buf_reg[30]/C
                         clock pessimism              0.753    -0.440    
                         clock uncertainty            0.267    -0.173    
    SLICE_X10Y45         FDRE (Hold_fdre_C_D)         0.131    -0.042    openmips0/iwishbone_bus_if/rd_buf_reg[30]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 isram/state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/iwishbone_bus_if/rd_buf_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.230ns (20.040%)  route 0.918ns (79.960%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.162ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.576    -0.836    isram/Hclock
    SLICE_X9Y50          FDPE                                         r  isram/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDPE (Prop_fdpe_C_Q)         0.141    -0.695 r  isram/state_reg[2]/Q
                         net (fo=45, routed)          0.617    -0.078    isram/state_reg_n_8_[2]
    SLICE_X6Y48          LUT3 (Prop_lut3_I2_O)        0.045    -0.033 r  isram/Hready_INST_0/O
                         net (fo=69, routed)          0.301     0.267    openmips0/iwishbone_bus_if/iwishbone_ack_i
    SLICE_X7Y47          LUT2 (Prop_lut2_I0_O)        0.044     0.311 r  openmips0/iwishbone_bus_if/rd_buf[21]_i_1__0/O
                         net (fo=1, routed)           0.000     0.311    openmips0/iwishbone_bus_if/in14[21]
    SLICE_X7Y47          FDRE                                         r  openmips0/iwishbone_bus_if/rd_buf_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.947    -1.162    openmips0/iwishbone_bus_if/clk
    SLICE_X7Y47          FDRE                                         r  openmips0/iwishbone_bus_if/rd_buf_reg[21]/C
                         clock pessimism              0.753    -0.409    
                         clock uncertainty            0.267    -0.142    
    SLICE_X7Y47          FDRE (Hold_fdre_C_D)         0.107    -0.035    openmips0/iwishbone_bus_if/rd_buf_reg[21]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 isram/state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/iwishbone_bus_if/rd_buf_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.231ns (20.109%)  route 0.918ns (79.891%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.162ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.576    -0.836    isram/Hclock
    SLICE_X9Y50          FDPE                                         r  isram/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDPE (Prop_fdpe_C_Q)         0.141    -0.695 r  isram/state_reg[2]/Q
                         net (fo=45, routed)          0.617    -0.078    isram/state_reg_n_8_[2]
    SLICE_X6Y48          LUT3 (Prop_lut3_I2_O)        0.045    -0.033 r  isram/Hready_INST_0/O
                         net (fo=69, routed)          0.301     0.267    openmips0/iwishbone_bus_if/iwishbone_ack_i
    SLICE_X7Y47          LUT2 (Prop_lut2_I0_O)        0.045     0.312 r  openmips0/iwishbone_bus_if/rd_buf[20]_i_1__0/O
                         net (fo=1, routed)           0.000     0.312    openmips0/iwishbone_bus_if/in14[20]
    SLICE_X7Y47          FDRE                                         r  openmips0/iwishbone_bus_if/rd_buf_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.947    -1.162    openmips0/iwishbone_bus_if/clk
    SLICE_X7Y47          FDRE                                         r  openmips0/iwishbone_bus_if/rd_buf_reg[20]/C
                         clock pessimism              0.753    -0.409    
                         clock uncertainty            0.267    -0.142    
    SLICE_X7Y47          FDRE (Hold_fdre_C_D)         0.091    -0.051    openmips0/iwishbone_bus_if/rd_buf_reg[20]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dsram/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/dwishbone_bus_if/rd_buf_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.253ns (23.806%)  route 0.810ns (76.194%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.563    -0.849    dsram/Hclock
    SLICE_X30Y80         FDCE                                         r  dsram/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDCE (Prop_fdce_C_Q)         0.164    -0.685 r  dsram/state_reg[1]/Q
                         net (fo=77, routed)          0.434    -0.251    dsram/state_reg_n_8_[1]
    SLICE_X28Y80         LUT3 (Prop_lut3_I0_O)        0.045    -0.206 r  dsram/Hready_INST_0/O
                         net (fo=69, routed)          0.376     0.169    openmips0/dwishbone_bus_if/dwishbone_ack_i
    SLICE_X28Y79         LUT2 (Prop_lut2_I0_O)        0.044     0.213 r  openmips0/dwishbone_bus_if/rd_buf[23]_i_1/O
                         net (fo=1, routed)           0.000     0.213    openmips0/dwishbone_bus_if/rd_buf[23]_i_1_n_8
    SLICE_X28Y79         FDRE                                         r  openmips0/dwishbone_bus_if/rd_buf_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.831    -1.278    openmips0/dwishbone_bus_if/clk
    SLICE_X28Y79         FDRE                                         r  openmips0/dwishbone_bus_if/rd_buf_reg[23]/C
                         clock pessimism              0.753    -0.525    
                         clock uncertainty            0.267    -0.258    
    SLICE_X28Y79         FDRE (Hold_fdre_C_D)         0.107    -0.151    openmips0/dwishbone_bus_if/rd_buf_reg[23]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dsram/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/dwishbone_bus_if/rd_buf_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.254ns (23.877%)  route 0.810ns (76.123%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.563    -0.849    dsram/Hclock
    SLICE_X30Y80         FDCE                                         r  dsram/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDCE (Prop_fdce_C_Q)         0.164    -0.685 r  dsram/state_reg[1]/Q
                         net (fo=77, routed)          0.434    -0.251    dsram/state_reg_n_8_[1]
    SLICE_X28Y80         LUT3 (Prop_lut3_I0_O)        0.045    -0.206 r  dsram/Hready_INST_0/O
                         net (fo=69, routed)          0.376     0.169    openmips0/dwishbone_bus_if/dwishbone_ack_i
    SLICE_X28Y79         LUT2 (Prop_lut2_I0_O)        0.045     0.214 r  openmips0/dwishbone_bus_if/rd_buf[22]_i_1/O
                         net (fo=1, routed)           0.000     0.214    openmips0/dwishbone_bus_if/rd_buf[22]_i_1_n_8
    SLICE_X28Y79         FDRE                                         r  openmips0/dwishbone_bus_if/rd_buf_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.831    -1.278    openmips0/dwishbone_bus_if/clk
    SLICE_X28Y79         FDRE                                         r  openmips0/dwishbone_bus_if/rd_buf_reg[22]/C
                         clock pessimism              0.753    -0.525    
                         clock uncertainty            0.267    -0.258    
    SLICE_X28Y79         FDRE (Hold_fdre_C_D)         0.091    -0.167    openmips0/dwishbone_bus_if/rd_buf_reg[22]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 dsram/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/dwishbone_bus_if/rd_buf_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.254ns (23.714%)  route 0.817ns (76.286%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.563    -0.849    dsram/Hclock
    SLICE_X30Y80         FDCE                                         r  dsram/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDCE (Prop_fdce_C_Q)         0.164    -0.685 r  dsram/state_reg[1]/Q
                         net (fo=77, routed)          0.445    -0.240    dsram/state_reg_n_8_[1]
    SLICE_X28Y87         LUT5 (Prop_lut5_I3_O)        0.045    -0.195 r  dsram/Hreaddata[20]_INST_0/O
                         net (fo=2, routed)           0.372     0.177    openmips0/dwishbone_bus_if/dwishbone_data_i[20]
    SLICE_X28Y77         LUT2 (Prop_lut2_I1_O)        0.045     0.222 r  openmips0/dwishbone_bus_if/rd_buf[20]_i_1/O
                         net (fo=1, routed)           0.000     0.222    openmips0/dwishbone_bus_if/rd_buf[20]_i_1_n_8
    SLICE_X28Y77         FDRE                                         r  openmips0/dwishbone_bus_if/rd_buf_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.829    -1.280    openmips0/dwishbone_bus_if/clk
    SLICE_X28Y77         FDRE                                         r  openmips0/dwishbone_bus_if/rd_buf_reg[20]/C
                         clock pessimism              0.753    -0.527    
                         clock uncertainty            0.267    -0.260    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.091    -0.169    openmips0/dwishbone_bus_if/rd_buf_reg[20]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 isram/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/iwishbone_bus_if/rd_buf_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.229ns (20.178%)  route 0.906ns (79.822%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.576    -0.836    isram/Hclock
    SLICE_X9Y50          FDCE                                         r  isram/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.141    -0.695 r  isram/state_reg[0]/Q
                         net (fo=40, routed)          0.533    -0.163    isram/state_reg_n_8_[0]
    SLICE_X4Y48          LUT5 (Prop_lut5_I0_O)        0.045    -0.118 r  isram/Hreaddata[15]_INST_0/O
                         net (fo=2, routed)           0.373     0.256    openmips0/iwishbone_bus_if/iwishbone_data_i[15]
    SLICE_X10Y50         LUT2 (Prop_lut2_I1_O)        0.043     0.299 r  openmips0/iwishbone_bus_if/rd_buf[15]_i_1__0/O
                         net (fo=1, routed)           0.000     0.299    openmips0/iwishbone_bus_if/in14[15]
    SLICE_X10Y50         FDRE                                         r  openmips0/iwishbone_bus_if/rd_buf_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.847    -1.262    openmips0/iwishbone_bus_if/clk
    SLICE_X10Y50         FDRE                                         r  openmips0/iwishbone_bus_if/rd_buf_reg[15]/C
                         clock pessimism              0.753    -0.509    
                         clock uncertainty            0.267    -0.242    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.131    -0.111    openmips0/iwishbone_bus_if/rd_buf_reg[15]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 isram/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/iwishbone_bus_if/rd_buf_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.231ns (19.323%)  route 0.964ns (80.677%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.193ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.576    -0.836    isram/Hclock
    SLICE_X9Y50          FDCE                                         r  isram/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.141    -0.695 r  isram/state_reg[1]/Q
                         net (fo=45, routed)          0.503    -0.193    isram/state_reg_n_8_[1]
    SLICE_X9Y45          LUT5 (Prop_lut5_I3_O)        0.045    -0.148 r  isram/Hreaddata[25]_INST_0/O
                         net (fo=2, routed)           0.462     0.314    openmips0/iwishbone_bus_if/iwishbone_data_i[25]
    SLICE_X12Y45         LUT2 (Prop_lut2_I1_O)        0.045     0.359 r  openmips0/iwishbone_bus_if/rd_buf[25]_i_1__0/O
                         net (fo=1, routed)           0.000     0.359    openmips0/iwishbone_bus_if/in14[25]
    SLICE_X12Y45         FDRE                                         r  openmips0/iwishbone_bus_if/rd_buf_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.916    -1.193    openmips0/iwishbone_bus_if/clk
    SLICE_X12Y45         FDRE                                         r  openmips0/iwishbone_bus_if/rd_buf_reg[25]/C
                         clock pessimism              0.753    -0.440    
                         clock uncertainty            0.267    -0.173    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.120    -0.053    openmips0/iwishbone_bus_if/rd_buf_reg[25]
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.412    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_example
  To Clock:  clk_out2_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       45.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.585ns  (required time - arrival time)
  Source:                 openmips0/iwishbone_bus_if/wishbone_stb_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            isram/Haddress_temp_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 0.538ns (13.729%)  route 3.381ns (86.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 47.764 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.988ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.392    -1.988    openmips0/iwishbone_bus_if/clk
    SLICE_X12Y52         FDRE                                         r  openmips0/iwishbone_bus_if/wishbone_stb_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.433    -1.555 r  openmips0/iwishbone_bus_if/wishbone_stb_o_reg/Q
                         net (fo=5, routed)           1.595     0.040    isram/ready
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.105     0.145 r  isram/H_be_n_temp[3]_i_1/O
                         net (fo=24, routed)          1.785     1.931    isram/Haddress_temp
    SLICE_X25Y46         FDCE                                         r  isram/Haddress_temp_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.415    47.764    isram/Hclock
    SLICE_X25Y46         FDCE                                         r  isram/Haddress_temp_reg[10]/C
                         clock pessimism              0.187    47.951    
                         clock uncertainty           -0.267    47.683    
    SLICE_X25Y46         FDCE (Setup_fdce_C_CE)      -0.168    47.515    isram/Haddress_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         47.515    
                         arrival time                          -1.931    
  -------------------------------------------------------------------
                         slack                                 45.585    

Slack (MET) :             45.585ns  (required time - arrival time)
  Source:                 openmips0/iwishbone_bus_if/wishbone_stb_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            isram/Haddress_temp_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 0.538ns (13.729%)  route 3.381ns (86.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 47.764 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.988ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.392    -1.988    openmips0/iwishbone_bus_if/clk
    SLICE_X12Y52         FDRE                                         r  openmips0/iwishbone_bus_if/wishbone_stb_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.433    -1.555 r  openmips0/iwishbone_bus_if/wishbone_stb_o_reg/Q
                         net (fo=5, routed)           1.595     0.040    isram/ready
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.105     0.145 r  isram/H_be_n_temp[3]_i_1/O
                         net (fo=24, routed)          1.785     1.931    isram/Haddress_temp
    SLICE_X25Y46         FDCE                                         r  isram/Haddress_temp_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.415    47.764    isram/Hclock
    SLICE_X25Y46         FDCE                                         r  isram/Haddress_temp_reg[11]/C
                         clock pessimism              0.187    47.951    
                         clock uncertainty           -0.267    47.683    
    SLICE_X25Y46         FDCE (Setup_fdce_C_CE)      -0.168    47.515    isram/Haddress_temp_reg[11]
  -------------------------------------------------------------------
                         required time                         47.515    
                         arrival time                          -1.931    
  -------------------------------------------------------------------
                         slack                                 45.585    

Slack (MET) :             45.585ns  (required time - arrival time)
  Source:                 openmips0/iwishbone_bus_if/wishbone_stb_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            isram/Haddress_temp_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 0.538ns (13.729%)  route 3.381ns (86.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 47.764 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.988ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.392    -1.988    openmips0/iwishbone_bus_if/clk
    SLICE_X12Y52         FDRE                                         r  openmips0/iwishbone_bus_if/wishbone_stb_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.433    -1.555 r  openmips0/iwishbone_bus_if/wishbone_stb_o_reg/Q
                         net (fo=5, routed)           1.595     0.040    isram/ready
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.105     0.145 r  isram/H_be_n_temp[3]_i_1/O
                         net (fo=24, routed)          1.785     1.931    isram/Haddress_temp
    SLICE_X25Y46         FDCE                                         r  isram/Haddress_temp_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.415    47.764    isram/Hclock
    SLICE_X25Y46         FDCE                                         r  isram/Haddress_temp_reg[12]/C
                         clock pessimism              0.187    47.951    
                         clock uncertainty           -0.267    47.683    
    SLICE_X25Y46         FDCE (Setup_fdce_C_CE)      -0.168    47.515    isram/Haddress_temp_reg[12]
  -------------------------------------------------------------------
                         required time                         47.515    
                         arrival time                          -1.931    
  -------------------------------------------------------------------
                         slack                                 45.585    

Slack (MET) :             45.614ns  (required time - arrival time)
  Source:                 openmips0/iwishbone_bus_if/wishbone_stb_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            isram/Haddress_temp_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.538ns (13.827%)  route 3.353ns (86.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.235ns = ( 47.765 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.988ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.392    -1.988    openmips0/iwishbone_bus_if/clk
    SLICE_X12Y52         FDRE                                         r  openmips0/iwishbone_bus_if/wishbone_stb_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.433    -1.555 r  openmips0/iwishbone_bus_if/wishbone_stb_o_reg/Q
                         net (fo=5, routed)           1.595     0.040    isram/ready
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.105     0.145 r  isram/H_be_n_temp[3]_i_1/O
                         net (fo=24, routed)          1.758     1.903    isram/Haddress_temp
    SLICE_X22Y46         FDCE                                         r  isram/Haddress_temp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.416    47.765    isram/Hclock
    SLICE_X22Y46         FDCE                                         r  isram/Haddress_temp_reg[5]/C
                         clock pessimism              0.187    47.952    
                         clock uncertainty           -0.267    47.684    
    SLICE_X22Y46         FDCE (Setup_fdce_C_CE)      -0.168    47.516    isram/Haddress_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         47.516    
                         arrival time                          -1.903    
  -------------------------------------------------------------------
                         slack                                 45.614    

Slack (MET) :             45.614ns  (required time - arrival time)
  Source:                 openmips0/iwishbone_bus_if/wishbone_stb_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            isram/Haddress_temp_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.538ns (13.827%)  route 3.353ns (86.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.235ns = ( 47.765 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.988ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.392    -1.988    openmips0/iwishbone_bus_if/clk
    SLICE_X12Y52         FDRE                                         r  openmips0/iwishbone_bus_if/wishbone_stb_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.433    -1.555 r  openmips0/iwishbone_bus_if/wishbone_stb_o_reg/Q
                         net (fo=5, routed)           1.595     0.040    isram/ready
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.105     0.145 r  isram/H_be_n_temp[3]_i_1/O
                         net (fo=24, routed)          1.758     1.903    isram/Haddress_temp
    SLICE_X22Y46         FDCE                                         r  isram/Haddress_temp_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.416    47.765    isram/Hclock
    SLICE_X22Y46         FDCE                                         r  isram/Haddress_temp_reg[6]/C
                         clock pessimism              0.187    47.952    
                         clock uncertainty           -0.267    47.684    
    SLICE_X22Y46         FDCE (Setup_fdce_C_CE)      -0.168    47.516    isram/Haddress_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         47.516    
                         arrival time                          -1.903    
  -------------------------------------------------------------------
                         slack                                 45.614    

Slack (MET) :             45.614ns  (required time - arrival time)
  Source:                 openmips0/iwishbone_bus_if/wishbone_stb_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            isram/Haddress_temp_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.538ns (13.827%)  route 3.353ns (86.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.235ns = ( 47.765 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.988ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.392    -1.988    openmips0/iwishbone_bus_if/clk
    SLICE_X12Y52         FDRE                                         r  openmips0/iwishbone_bus_if/wishbone_stb_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.433    -1.555 r  openmips0/iwishbone_bus_if/wishbone_stb_o_reg/Q
                         net (fo=5, routed)           1.595     0.040    isram/ready
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.105     0.145 r  isram/H_be_n_temp[3]_i_1/O
                         net (fo=24, routed)          1.758     1.903    isram/Haddress_temp
    SLICE_X22Y46         FDCE                                         r  isram/Haddress_temp_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.416    47.765    isram/Hclock
    SLICE_X22Y46         FDCE                                         r  isram/Haddress_temp_reg[8]/C
                         clock pessimism              0.187    47.952    
                         clock uncertainty           -0.267    47.684    
    SLICE_X22Y46         FDCE (Setup_fdce_C_CE)      -0.168    47.516    isram/Haddress_temp_reg[8]
  -------------------------------------------------------------------
                         required time                         47.516    
                         arrival time                          -1.903    
  -------------------------------------------------------------------
                         slack                                 45.614    

Slack (MET) :             45.614ns  (required time - arrival time)
  Source:                 openmips0/iwishbone_bus_if/wishbone_stb_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            isram/Haddress_temp_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.538ns (13.827%)  route 3.353ns (86.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.235ns = ( 47.765 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.988ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.392    -1.988    openmips0/iwishbone_bus_if/clk
    SLICE_X12Y52         FDRE                                         r  openmips0/iwishbone_bus_if/wishbone_stb_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.433    -1.555 r  openmips0/iwishbone_bus_if/wishbone_stb_o_reg/Q
                         net (fo=5, routed)           1.595     0.040    isram/ready
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.105     0.145 r  isram/H_be_n_temp[3]_i_1/O
                         net (fo=24, routed)          1.758     1.903    isram/Haddress_temp
    SLICE_X22Y46         FDCE                                         r  isram/Haddress_temp_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.416    47.765    isram/Hclock
    SLICE_X22Y46         FDCE                                         r  isram/Haddress_temp_reg[9]/C
                         clock pessimism              0.187    47.952    
                         clock uncertainty           -0.267    47.684    
    SLICE_X22Y46         FDCE (Setup_fdce_C_CE)      -0.168    47.516    isram/Haddress_temp_reg[9]
  -------------------------------------------------------------------
                         required time                         47.516    
                         arrival time                          -1.903    
  -------------------------------------------------------------------
                         slack                                 45.614    

Slack (MET) :             45.616ns  (required time - arrival time)
  Source:                 openmips0/dwishbone_bus_if/wishbone_stb_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dsram/Haddress_temp_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.484ns (12.648%)  route 3.343ns (87.352%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.315ns = ( 47.686 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.005ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.375    -2.005    openmips0/dwishbone_bus_if/clk
    SLICE_X29Y79         FDRE                                         r  openmips0/dwishbone_bus_if/wishbone_stb_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.379    -1.626 r  openmips0/dwishbone_bus_if/wishbone_stb_o_reg/Q
                         net (fo=5, routed)           0.638    -0.988    dsram/ready
    SLICE_X29Y80         LUT4 (Prop_lut4_I0_O)        0.105    -0.883 r  dsram/H_be_n_temp[3]_i_1/O
                         net (fo=56, routed)          2.705     1.821    dsram/Haddress_temp
    SLICE_X4Y70          FDCE                                         r  dsram/Haddress_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.337    47.686    dsram/Hclock
    SLICE_X4Y70          FDCE                                         r  dsram/Haddress_temp_reg[3]/C
                         clock pessimism              0.187    47.872    
                         clock uncertainty           -0.267    47.605    
    SLICE_X4Y70          FDCE (Setup_fdce_C_CE)      -0.168    47.437    dsram/Haddress_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         47.437    
                         arrival time                          -1.821    
  -------------------------------------------------------------------
                         slack                                 45.616    

Slack (MET) :             45.616ns  (required time - arrival time)
  Source:                 openmips0/dwishbone_bus_if/wishbone_stb_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dsram/Hwritedata_temp_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.484ns (12.648%)  route 3.343ns (87.352%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.315ns = ( 47.686 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.005ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.375    -2.005    openmips0/dwishbone_bus_if/clk
    SLICE_X29Y79         FDRE                                         r  openmips0/dwishbone_bus_if/wishbone_stb_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.379    -1.626 r  openmips0/dwishbone_bus_if/wishbone_stb_o_reg/Q
                         net (fo=5, routed)           0.638    -0.988    dsram/ready
    SLICE_X29Y80         LUT4 (Prop_lut4_I0_O)        0.105    -0.883 r  dsram/H_be_n_temp[3]_i_1/O
                         net (fo=56, routed)          2.705     1.821    dsram/Haddress_temp
    SLICE_X4Y70          FDCE                                         r  dsram/Hwritedata_temp_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.337    47.686    dsram/Hclock
    SLICE_X4Y70          FDCE                                         r  dsram/Hwritedata_temp_reg[29]/C
                         clock pessimism              0.187    47.872    
                         clock uncertainty           -0.267    47.605    
    SLICE_X4Y70          FDCE (Setup_fdce_C_CE)      -0.168    47.437    dsram/Hwritedata_temp_reg[29]
  -------------------------------------------------------------------
                         required time                         47.437    
                         arrival time                          -1.821    
  -------------------------------------------------------------------
                         slack                                 45.616    

Slack (MET) :             45.616ns  (required time - arrival time)
  Source:                 openmips0/dwishbone_bus_if/wishbone_stb_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dsram/Hwritedata_temp_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.484ns (12.648%)  route 3.343ns (87.352%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.315ns = ( 47.686 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.005ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        1.375    -2.005    openmips0/dwishbone_bus_if/clk
    SLICE_X29Y79         FDRE                                         r  openmips0/dwishbone_bus_if/wishbone_stb_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.379    -1.626 r  openmips0/dwishbone_bus_if/wishbone_stb_o_reg/Q
                         net (fo=5, routed)           0.638    -0.988    dsram/ready
    SLICE_X29Y80         LUT4 (Prop_lut4_I0_O)        0.105    -0.883 r  dsram/H_be_n_temp[3]_i_1/O
                         net (fo=56, routed)          2.705     1.821    dsram/Haddress_temp
    SLICE_X4Y70          FDCE                                         r  dsram/Hwritedata_temp_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.337    47.686    dsram/Hclock
    SLICE_X4Y70          FDCE                                         r  dsram/Hwritedata_temp_reg[30]/C
                         clock pessimism              0.187    47.872    
                         clock uncertainty           -0.267    47.605    
    SLICE_X4Y70          FDCE (Setup_fdce_C_CE)      -0.168    47.437    dsram/Hwritedata_temp_reg[30]
  -------------------------------------------------------------------
                         required time                         47.437    
                         arrival time                          -1.821    
  -------------------------------------------------------------------
                         slack                                 45.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 openmips0/iwishbone_bus_if/wishbone_addr_o_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            isram/Haddress_temp_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.128ns (16.802%)  route 0.634ns (83.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.193ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.640    -0.772    openmips0/iwishbone_bus_if/clk
    SLICE_X24Y47         FDRE                                         r  openmips0/iwishbone_bus_if/wishbone_addr_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.644 r  openmips0/iwishbone_bus_if/wishbone_addr_o_reg[20]/Q
                         net (fo=1, routed)           0.634    -0.010    isram/Haddress[20]
    SLICE_X9Y46          FDCE                                         r  isram/Haddress_temp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.916    -1.193    isram/Hclock
    SLICE_X9Y46          FDCE                                         r  isram/Haddress_temp_reg[18]/C
                         clock pessimism              0.753    -0.440    
                         clock uncertainty            0.267    -0.173    
    SLICE_X9Y46          FDCE (Hold_fdce_C_D)         0.012    -0.161    isram/Haddress_temp_reg[18]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 openmips0/iwishbone_bus_if/wishbone_addr_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            isram/Haddress_temp_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.141ns (17.218%)  route 0.678ns (82.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.640    -0.772    openmips0/iwishbone_bus_if/clk
    SLICE_X24Y47         FDRE                                         r  openmips0/iwishbone_bus_if/wishbone_addr_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.631 r  openmips0/iwishbone_bus_if/wishbone_addr_o_reg[12]/Q
                         net (fo=1, routed)           0.678     0.047    isram/Haddress[12]
    SLICE_X25Y46         FDCE                                         r  isram/Haddress_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.915    -1.194    isram/Hclock
    SLICE_X25Y46         FDCE                                         r  isram/Haddress_temp_reg[10]/C
                         clock pessimism              0.753    -0.441    
                         clock uncertainty            0.267    -0.174    
    SLICE_X25Y46         FDCE (Hold_fdce_C_D)         0.070    -0.104    isram/Haddress_temp_reg[10]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 openmips0/dwishbone_bus_if/wishbone_data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dsram/Hwritedata_temp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.141ns (17.139%)  route 0.682ns (82.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.566    -0.846    openmips0/dwishbone_bus_if/clk
    SLICE_X28Y82         FDRE                                         r  openmips0/dwishbone_bus_if/wishbone_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  openmips0/dwishbone_bus_if/wishbone_data_o_reg[4]/Q
                         net (fo=1, routed)           0.682    -0.024    dsram/Hwritedata[4]
    SLICE_X28Y88         FDCE                                         r  dsram/Hwritedata_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.840    -1.269    dsram/Hclock
    SLICE_X28Y88         FDCE                                         r  dsram/Hwritedata_temp_reg[4]/C
                         clock pessimism              0.753    -0.516    
                         clock uncertainty            0.267    -0.249    
    SLICE_X28Y88         FDCE (Hold_fdce_C_D)         0.070    -0.179    dsram/Hwritedata_temp_reg[4]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 openmips0/iwishbone_bus_if/wishbone_addr_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            isram/Haddress_temp_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.141ns (17.183%)  route 0.680ns (82.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.640    -0.772    openmips0/iwishbone_bus_if/clk
    SLICE_X24Y47         FDRE                                         r  openmips0/iwishbone_bus_if/wishbone_addr_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.631 r  openmips0/iwishbone_bus_if/wishbone_addr_o_reg[13]/Q
                         net (fo=1, routed)           0.680     0.049    isram/Haddress[13]
    SLICE_X25Y46         FDCE                                         r  isram/Haddress_temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.915    -1.194    isram/Hclock
    SLICE_X25Y46         FDCE                                         r  isram/Haddress_temp_reg[11]/C
                         clock pessimism              0.753    -0.441    
                         clock uncertainty            0.267    -0.174    
    SLICE_X25Y46         FDCE (Hold_fdce_C_D)         0.066    -0.108    isram/Haddress_temp_reg[11]
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 openmips0/dwishbone_bus_if/wishbone_data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dsram/Hwritedata_temp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.128ns (16.542%)  route 0.646ns (83.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.566    -0.846    openmips0/dwishbone_bus_if/clk
    SLICE_X28Y82         FDRE                                         r  openmips0/dwishbone_bus_if/wishbone_data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.718 r  openmips0/dwishbone_bus_if/wishbone_data_o_reg[7]/Q
                         net (fo=1, routed)           0.646    -0.073    dsram/Hwritedata[7]
    SLICE_X28Y88         FDCE                                         r  dsram/Hwritedata_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.840    -1.269    dsram/Hclock
    SLICE_X28Y88         FDCE                                         r  dsram/Hwritedata_temp_reg[7]/C
                         clock pessimism              0.753    -0.516    
                         clock uncertainty            0.267    -0.249    
    SLICE_X28Y88         FDCE (Hold_fdce_C_D)         0.019    -0.230    dsram/Hwritedata_temp_reg[7]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 openmips0/iwishbone_bus_if/wishbone_addr_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            isram/Haddress_temp_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.141ns (17.087%)  route 0.684ns (82.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.640    -0.772    openmips0/iwishbone_bus_if/clk
    SLICE_X24Y47         FDRE                                         r  openmips0/iwishbone_bus_if/wishbone_addr_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.631 r  openmips0/iwishbone_bus_if/wishbone_addr_o_reg[15]/Q
                         net (fo=1, routed)           0.684     0.054    isram/Haddress[15]
    SLICE_X24Y46         FDCE                                         r  isram/Haddress_temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.915    -1.194    isram/Hclock
    SLICE_X24Y46         FDCE                                         r  isram/Haddress_temp_reg[13]/C
                         clock pessimism              0.753    -0.441    
                         clock uncertainty            0.267    -0.174    
    SLICE_X24Y46         FDCE (Hold_fdce_C_D)         0.070    -0.104    isram/Haddress_temp_reg[13]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 openmips0/iwishbone_bus_if/wishbone_addr_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            isram/Haddress_temp_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.141ns (17.049%)  route 0.686ns (82.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.193ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.641    -0.771    openmips0/iwishbone_bus_if/clk
    SLICE_X22Y47         FDRE                                         r  openmips0/iwishbone_bus_if/wishbone_addr_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.630 r  openmips0/iwishbone_bus_if/wishbone_addr_o_reg[10]/Q
                         net (fo=1, routed)           0.686     0.056    isram/Haddress[10]
    SLICE_X22Y46         FDCE                                         r  isram/Haddress_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.916    -1.193    isram/Hclock
    SLICE_X22Y46         FDCE                                         r  isram/Haddress_temp_reg[8]/C
                         clock pessimism              0.753    -0.440    
                         clock uncertainty            0.267    -0.173    
    SLICE_X22Y46         FDCE (Hold_fdce_C_D)         0.070    -0.103    isram/Haddress_temp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 openmips0/dwishbone_bus_if/wishbone_data_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dsram/Hwritedata_temp_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.141ns (17.093%)  route 0.684ns (82.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.566    -0.846    openmips0/dwishbone_bus_if/clk
    SLICE_X28Y82         FDRE                                         r  openmips0/dwishbone_bus_if/wishbone_data_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  openmips0/dwishbone_bus_if/wishbone_data_o_reg[6]/Q
                         net (fo=1, routed)           0.684    -0.021    dsram/Hwritedata[6]
    SLICE_X28Y87         FDCE                                         r  dsram/Hwritedata_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.838    -1.271    dsram/Hclock
    SLICE_X28Y87         FDCE                                         r  dsram/Hwritedata_temp_reg[6]/C
                         clock pessimism              0.753    -0.518    
                         clock uncertainty            0.267    -0.251    
    SLICE_X28Y87         FDCE (Hold_fdce_C_D)         0.070    -0.181    dsram/Hwritedata_temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 openmips0/iwishbone_bus_if/wishbone_addr_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            isram/Haddress_temp_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.128ns (16.589%)  route 0.644ns (83.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.640    -0.772    openmips0/iwishbone_bus_if/clk
    SLICE_X24Y47         FDRE                                         r  openmips0/iwishbone_bus_if/wishbone_addr_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.644 r  openmips0/iwishbone_bus_if/wishbone_addr_o_reg[16]/Q
                         net (fo=1, routed)           0.644    -0.000    isram/Haddress[16]
    SLICE_X24Y46         FDCE                                         r  isram/Haddress_temp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.915    -1.194    isram/Hclock
    SLICE_X24Y46         FDCE                                         r  isram/Haddress_temp_reg[14]/C
                         clock pessimism              0.753    -0.441    
                         clock uncertainty            0.267    -0.174    
    SLICE_X24Y46         FDCE (Hold_fdce_C_D)         0.013    -0.161    isram/Haddress_temp_reg[14]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 openmips0/iwishbone_bus_if/wishbone_addr_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            isram/Haddress_temp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.141ns (17.207%)  route 0.678ns (82.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.193ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2297, routed)        0.641    -0.771    openmips0/iwishbone_bus_if/clk
    SLICE_X21Y47         FDRE                                         r  openmips0/iwishbone_bus_if/wishbone_addr_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.630 r  openmips0/iwishbone_bus_if/wishbone_addr_o_reg[6]/Q
                         net (fo=1, routed)           0.678     0.049    isram/Haddress[6]
    SLICE_X14Y46         FDCE                                         r  isram/Haddress_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.916    -1.193    isram/Hclock
    SLICE_X14Y46         FDCE                                         r  isram/Haddress_temp_reg[4]/C
                         clock pessimism              0.753    -0.440    
                         clock uncertainty            0.267    -0.173    
    SLICE_X14Y46         FDCE (Hold_fdce_C_D)         0.059    -0.114    isram/Haddress_temp_reg[4]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.163    





