/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * This header provides constants for gs201 interrupt controller.
 *
 * Copyright 2020 Google LLC.
 *
 */

#ifndef _DT_BINDINGS_INTERRUPT_CONTROLLER_GS201_H
#define _DT_BINDINGS_INTERRUPT_CONTROLLER_GS201_H

#include <dt-bindings/interrupt-controller/arm-gic.h>

#define ITNO	IRQ_TYPE_NONE
#define ITER	IRQ_TYPE_EDGE_RISING
#define ITEF	IRQ_TYPE_EDGE_FALLING
#define ITEB	IRQ_TYPE_EDGE_BOTH
#define ITLH	IRQ_TYPE_LEVEL_HIGH
#define ITLL	IRQ_TYPE_LEVEL_LOW

#define IRQ_ALIVE_EINT0		0
#define IRQ_ALIVE_EINT1		1
#define IRQ_ALIVE_EINT2		2
#define IRQ_ALIVE_EINT3		3
#define IRQ_ALIVE_EINT4		4
#define IRQ_ALIVE_EINT5		5
#define IRQ_ALIVE_EINT6		6
#define IRQ_ALIVE_EINT7		7
#define IRQ_ALIVE_EINT8		8
#define IRQ_ALIVE_EINT9		9
#define IRQ_ALIVE_EINT10	10
#define IRQ_ALIVE_EINT11	11
#define IRQ_ALIVE_EINT12	12
#define IRQ_ALIVE_EINT13	13
#define IRQ_ALIVE_EINT14	14
#define IRQ_ALIVE_EINT15	15
#define IRQ_ALIVE_EINT16	16
#define IRQ_ALIVE_EINT17	17
#define IRQ_ALIVE_EINT18	18
#define IRQ_ALIVE_EINT20	19
#define IRQ_ALIVE_EINT21	20
#define IRQ_ALIVE_EINT22	21
#define IRQ_ALIVE_EINT23	22
#define IRQ_ALIVE_EINT24	23
#define IRQ_ALIVE_EINT25	24
#define IRQ_ALIVE_EINT26	25
#define IRQ_ALIVE_EINT27	26
#define IRQ_ALIVE_EINT28	27
#define IRQ_ALIVE_EINT29	28
#define IRQ_ALIVE_EINT30	29
#define IRQ_ALIVE_EINT31	30
#define IRQ_ALIVE_EINT32	31
#define IRQ_ALIVE_EINT33	32
#define IRQ_ALIVE_EINT34	33
#define IRQ_ALIVE_EINT35	34
#define IRQ_ALIVE_EINT36	35
#define IRQ_ALIVE_EINT37	36
#define IRQ_ALIVE_EINT38	37
#define IRQ_ALIVE_EINT39	38
#define IRQ_ALIVE_EINT40	39
#define IRQ_ALIVE_EINT41	40
#define IRQ_ALIVE_EINT42	41
#define IRQ_ALIVE_EINT43	42
#define IRQ_ALIVE_EINT44	43
#define IRQ_ALIVE_EINT45	44
#define IRQ_ALIVE_EINT46	45
#define IRQ_ALIVE_EINT47	46
#define IRQ_ALIVE_EINT48	47
#define IRQ_ALIVE_EINT49	48
#define IRQ_ALIVE_EINT50	49
#define IRQ_ALIVE_EINT51	50
#define IRQ_ALIVE_EINT52	51
#define IRQ_ALIVE_EINT53	52
#define IRQ_ALIVE_EINT54	53
#define IRQ_ALIVE_EINT55	54
#define IRQ_ALIVE_EINT56	55
#define IRQ_ALIVE_EINT57	56
#define IRQ_ALIVE_EINT58	57
#define IRQ_ALIVE_EINT59	58
#define IRQ_ALIVE_EINT60	59
#define IRQ_ALIVE_EINT61	60
#define IRQ_ALIVE_EINT62	61
#define IRQ_ALIVE_EINT63	62
#define IRQ_ALIVE_EINT64	63
#define IRQ_ALIVE_EINT65	64
#define IRQ_ALIVE_EINT66	65
#define IRQ_APM_I3C_PMIC_ALIVE	66
#define IRQ_APM_USI0_UART_ALIVE	67
#define IRQ_APM_USI0_USI_ALIVE	68
#define IRQ_APM_USI1_UART_ALIVE	69
#define IRQ_COMB_SFI_CE_NONSECURE_SYSREG_APM_ALIVE	70
#define IRQ_COMB_SFI_UCE_NONSECURE_SYSREG_APM_ALIVE	71
#define IRQ_INTCOMB_VGPIO2AP_ALIVE	72
#define IRQ_IRQB_M_ALIVE	73
#define IRQ_IRQB_S_ALIVE	74
#define IRQ_MAILBOX_AOCA322AP_ALIVE	75
#define IRQ_MAILBOX_AOCF12AP_ALIVE	76
#define IRQ_MAILBOX_AOCP62AP_ALIVE	77
#define IRQ_MAILBOX_APM2AP_ALIVE	78
#define IRQ_MAILBOX_AUR02AP_ALIVE	79
#define IRQ_MAILBOX_AUR12AP_ALIVE	80
#define IRQ_MAILBOX_AUR22AP_ALIVE	81
#define IRQ_MAILBOX_AUR32AP_ALIVE	82
#define IRQ_MAILBOX_DBGCORE2AP_ALIVE	83
#define IRQ_OCP_WARN_CPUCL1_ALIVE	84
#define IRQ_OCP_WARN_CPUCL2_ALIVE	85
#define IRQ_OCP_WARN_GPU_ALIVE	86
#define IRQ_OCP_WARN_TPU_ALIVE	87
#define IRQ_ONOB_ALIVE	88
#define IRQ_RTC_ALARM_INT_ALIVE	89
#define IRQ_RTC_TIC_INT_0_ALIVE	90
#define IRQ_SMPL_WARN_ALIVE	91
#define IRQ_SOFT_OCP_WARN_CPUCL1_ALIVE	92
#define IRQ_SOFT_OCP_WARN_CPUCL2_ALIVE	93
#define IRQ_SOFT_OCP_WARN_GPU_ALIVE	94
#define IRQ_SOFT_OCP_WARN_TPU_ALIVE	95
#define IRQ_TRTC_ALARM_INT_ALIVE	96
#define IRQ_TRTC_TIC_INT_0_ALIVE	97
#define IRQ_VDROOP1_ALIVE	98
#define IRQ_VDROOP2_ALIVE	99
#define IRQ_WDT_APM_ALIVE	100
#define IRQ_WDT_DBGCORE_ALIVE	101
#define NONSEQINT__UASC_APM_ALIVE	102
#define NONSEQINT__UASC_DBGCORE_ALIVE	103
#define NONSEQINT__UASC_IG_SWD_ALIVE	104
#define NONSEQINT__UASC_LP0_AOC_ALIVE	105
#define NONSEQINT__UASC_P_ALIVE_ALIVE	106
#define O_INTERRUPT_S2__SYSMMU_D_APM_ALIVE	107
#define TZINT__UASC_APM_ALIVE	108
#define TZINT__UASC_DBGCORE_ALIVE	109
#define TZINT__UASC_IG_SWD_ALIVE	110
#define TZINT__UASC_LP0_AOC_ALIVE	111
#define TZINT__UASC_P_ALIVE_ALIVE	112
#define INTR_AOC_PPMU_AOC	113
#define INTR_AOCUSB_PPMU_AOC	114
#define IRQ_AOC_TIMER0_AOC	115
#define IRQ_AOC_Watchdog_CPU_AOC	116
#define INTREQ_AOCPLL_LOCK_STATUS_AOC	117
#define IRQ_SYSMMU_AOC_S1_NS_AOC	118
#define IRQ_SYSMMU_AOC_S1_S_AOC	119
#define IRQ_SYSMMU_AOC_S2_AOC	120
#define IRQ_UASC_NS_AOC_AOC	121
#define IRQ_UASC_S_AOC_AOC	122
#define IRQ_ADD_APBIF_AUR_AUR	123
#define IRQ_AUR_AP_REQ_AUR	124
#define IRQ_AUR_IDMA_IRQ_0_AUR	125
#define IRQ_AUR_IDMA_IRQ_1_AUR	126
#define IRQ_AUR_IDMA_IRQ_2_AUR	127
#define IRQ_AUR_IDMA_IRQ_3_AUR	128
#define IRQ_AUR_PG_REQ_AUR	129
#define IRQ_AUR_WDOG_APM_IRQ_AUR	130
#define IRQ_AUR_WDOG_CPU_IRQ_AUR	131
#define IRQ_PPMU_AUR0_UPPER_OR_NORMAL_AUR	132
#define IRQ_PPMU_AUR1_UPPER_OR_NORMAL_AUR	133
#define IRQ_SSMT_AUR0_AUR	134
#define IRQ_SSMT_AUR1_AUR	135
#define IRQ_SYSMMU_S1_NS_AUR0_AUR	136
#define IRQ_SYSMMU_S1_NS_AUR1_AUR	137
#define IRQ_SYSMMU_S1_S_AUR0_AUR	138
#define IRQ_SYSMMU_S1_S_AUR1_AUR	139
#define IRQ_SYSMMU_S2_AUR0_AUR	140
#define IRQ_SYSMMU_S2_AUR1_AUR	141
#define IRQ_UASC_NS_AUR_AUR	142
#define IRQ_UASC_S_AUR_AUR	143
#define IRQ_BO_XINT_BO	144
#define IRQ_PPMU_UPPER_OR_NORMAL_BO	145
#define IRQ_SSMT_BO_BO	146
#define IRQ_SYSMMU_S1_NS_BO_BO	147
#define IRQ_SYSMMU_S1_S_BO_BO	148
#define IRQ_SYSMMU_S2_BO_BO	149
#define IRQ_UASC_NS_BO_BO	150
#define IRQ_UASC_S_BO_BO	151
#define IRQ_CPUCL0_CLUSTERPMUIRQ_CPUCL0	152
#define IRQ_CPUCL0_DDD_APBIF0_FAST_PEND_CPUCL0	153
#define IRQ_CPUCL0_DDD_APBIF0_HIGH_PEND_CPUCL0	154
#define IRQ_CPUCL0_DDD_APBIF0_LOW_PEND_CPUCL0	155
#define IRQ_CPUCL0_DDD_APBIF0_SLOW_PEND_CPUCL0	156
#define IRQ_CPUCL0_DDD_APBIF1_FAST_PEND_CPUCL0	157
#define IRQ_CPUCL0_DDD_APBIF1_HIGH_PEND_CPUCL0	158
#define IRQ_CPUCL0_DDD_APBIF1_LOW_PEND_CPUCL0	159
#define IRQ_CPUCL0_DDD_APBIF1_SLOW_PEND_CPUCL0	160
#define IRQ_CPUCL0_DDD_APBIF2_FAST_PEND_CPUCL0	161
#define IRQ_CPUCL0_DDD_APBIF2_HIGH_PEND_CPUCL0	162
#define IRQ_CPUCL0_DDD_APBIF2_LOW_PEND_CPUCL0	163
#define IRQ_CPUCL0_DDD_APBIF2_SLOW_PEND_CPUCL0	164
#define IRQ_CPUCL0_DDD_APBIF3_FAST_PEND_CPUCL0	165
#define IRQ_CPUCL0_DDD_APBIF3_HIGH_PEND_CPUCL0	166
#define IRQ_CPUCL0_DDD_APBIF3_LOW_PEND_CPUCL0	167
#define IRQ_CPUCL0_DDD_APBIF3_SLOW_PEND_CPUCL0	168
#define IRQ_CPUCL0_ERRIRQ_0_CPUCL0	169
#define IRQ_CPUCL0_ERRIRQ_1_CPUCL0	170
#define IRQ_CPUCL0_ERRIRQ_2_CPUCL0	171
#define IRQ_CPUCL0_ERRIRQ_3_CPUCL0	172
#define IRQ_CPUCL0_ERRIRQ_4_CPUCL0	173
#define IRQ_CPUCL0_ERRIRQ_5_CPUCL0	174
#define IRQ_CPUCL0_ERRIRQ_6_CPUCL0	175
#define IRQ_CPUCL0_ERRIRQ_7_CPUCL0	176
#define IRQ_CPUCL0_ERRIRQ_8_CPUCL0	177
#define IRQ_CPUCL0_FAULTIRQ_0_CPUCL0	178
#define IRQ_CPUCL0_FAULTIRQ_1_CPUCL0	179
#define IRQ_CPUCL0_FAULTIRQ_2_CPUCL0	180
#define IRQ_CPUCL0_FAULTIRQ_3_CPUCL0	181
#define IRQ_CPUCL0_FAULTIRQ_4_CPUCL0	182
#define IRQ_CPUCL0_FAULTIRQ_5_CPUCL0	183
#define IRQ_CPUCL0_FAULTIRQ_6_CPUCL0	184
#define IRQ_CPUCL0_FAULTIRQ_7_CPUCL0	185
#define IRQ_CPUCL0_FAULTIRQ_8_CPUCL0	186
#define O_HPM_IRQ_CPUCL0_CPUCL0	187
#define INTREQ_SYSMMU_S2_CPUCL0_CPUCL0	188
#define IRQ_CSIS0_CSIS	189
#define IRQ_CSIS1_CSIS	190
#define IRQ_CSIS2_CSIS	191
#define IRQ_CSIS3_CSIS	192
#define IRQ_CSIS4_CSIS	193
#define IRQ_CSIS5_CSIS	194
#define IRQ_CSIS6_CSIS	195
#define IRQ_CSIS7_CSIS	196
#define IRQ_CSIS_DMA0_CSIS	197
#define IRQ_CSIS_DMA1_CSIS	198
#define IRQ_CSIS_DMA2_CSIS	199
#define IRQ_CSIS_DMA3_CSIS	200
#define IRQ_EBUF_OVERFLOW0_CSIS	201
#define IRQ_EBUF_OVERFLOW1_CSIS	202
#define IRQ_EBUF_OVERFLOW2_CSIS	203
#define IRQ_EBUF_OVERFLOW3_CSIS	204
#define IRQ_MUTE_CSIS0_CSIS	205
#define IRQ_MUTE_CSIS1_CSIS	206
#define IRQ_MUTE_CSIS2_CSIS	207
#define IRQ_MUTE_CSIS3_CSIS	208
#define IRQ_MUTE_STRP0_CSIS	209
#define IRQ_MUTE_STRP1_CSIS	210
#define IRQ_MUTE_STRP2_CSIS	211
#define IRQ_MUTE_ZSL0_CSIS	212
#define IRQ_MUTE_ZSL1_CSIS	213
#define IRQ_MUTE_ZSL2_CSIS	214
#define IRQ_PPMU_D0_CSIS_UPPER_OR_NORMAL_CSIS	215
#define IRQ_PPMU_D1_CSIS_UPPER_OR_NORMAL_CSIS	216
#define IRQ_STRP_DMA0_CSIS	217
#define IRQ_STRP_DMA1_CSIS	218
#define IRQ_STRP_DMA2_CSIS	219
#define IRQ_SYSMMU_D0_CSIS_S1_NS_CSIS	220
#define IRQ_SYSMMU_D0_CSIS_S1_S_CSIS	221
#define INTREQ__SECURE_LOG		224
#define IRQ_SYSMMU_D0_CSIS_S2_CSIS	230
#define IRQ_SYSMMU_D1_CSIS_S1_NS_CSIS	231
#define IRQ_SYSMMU_D1_CSIS_S1_S_CSIS	232
#define IRQ_SYSMMU_D1_CSIS_S2_CSIS	233
#define IRQ_ZSL_DMA0_CSIS	234
#define IRQ_ZSL_DMA1_CSIS	235
#define IRQ_ZSL_DMA2_CSIS	236
#define IRQ_DISP_DECON0_DQE_DIMMING_END_DISP	237
#define IRQ_DISP_DECON0_DQE_DIMMING_START_DISP	238
#define IRQ_DISP_DECON0_EXTRA_DISP	239
#define IRQ_DISP_DECON0_FRAME_DONE_DISP	240
#define IRQ_DISP_DECON0_FRAME_START_DISP	241
#define IRQ_DISP_DECON1_DQE_DIMMING_END_DISP	242
#define IRQ_DISP_DECON1_DQE_DIMMING_START_DISP	243
#define IRQ_DISP_DECON1_EXTRA_DISP	244
#define IRQ_DISP_DECON1_FRAME_DONE_DISP	245
#define IRQ_DISP_DECON1_FRAME_START_DISP	246
#define IRQ_DISP_DECON2_EXTRA_DISP	247
#define IRQ_DISP_DECON2_FRAME_DONE_DISP	248
#define IRQ_DISP_DECON2_FRAME_START_DISP	249
#define IRQ_DISP_DSIM0_DISP	250
#define IRQ_DISP_DSIM1_DISP	251
#define IRQ_DNS_0_DNS	252
#define IRQ_DNS_1_DNS	253
#define IRQ_DNS_MUTE_DNS	254
#define IRQ_PPMU_D0_DNS_UPPER_OR_NORMAL_DNS	255
#define IRQ_PPMU_D1_DNS_UPPER_OR_NORMAL_DNS	256
#define IRQ_SYSMMU_DNS_S1_NS_DNS	257
#define IRQ_SYSMMU_DNS_S1_S_DNS	258
#define IRQ_SYSMMU_DNS_S2_DNS	259
#define IRQ_DPU_DMA_CGC0_DPU	260
#define IRQ_DPU_DMA_CGC1_DPU	261
#define IRQ_DPU_DMA_L0_DPU	262
#define IRQ_DPU_DMA_L1_DPU	263
#define IRQ_DPU_DMA_L2_DPU	264
#define IRQ_DPU_DMA_L3_DPU	265
#define IRQ_DPU_DMA_L4_DPU	266
#define IRQ_DPU_DMA_L5_DPU	267
#define IRQ_DPU_DMA_RCD0_DPU	268
#define IRQ_DPU_DMA_RCD1_DPU	269
#define IRQ_DPU_DMA_WB_DPU	270
#define IRQ_DPU_DPP_L0_DPU	271
#define IRQ_DPU_DPP_L1_DPU	272
#define IRQ_DPU_DPP_L2_DPU	273
#define IRQ_DPU_DPP_L3_DPU	274
#define IRQ_DPU_DPP_L4_DPU	275
#define IRQ_DPU_DPP_L5_DPU	276
#define IRQ_PPMU_DPUD0_UPPER_OR_NORMAL_DPU	277
#define IRQ_PPMU_DPUD1_UPPER_OR_NORMAL_DPU	278
#define IRQ_PPMU_DPUD2_UPPER_OR_NORMAL_DPU	279
#define IRQ_SYSMMU_DPUD0_S1_NS_DPU	280
#define IRQ_SYSMMU_DPUD0_S1_S_DPU	281
#define IRQ_SYSMMU_DPUD0_S2_DPU	282
#define IRQ_SYSMMU_DPUD1_S1_NS_DPU	283
#define IRQ_SYSMMU_DPUD1_S1_S_DPU	284
#define IRQ_SYSMMU_DPUD1_S2_DPU	285
#define IRQ_SYSMMU_DPUD2_S1_NS_DPU	286
#define IRQ_SYSMMU_DPUD2_S1_S_DPU	287
#define IRQ_SYSMMU_DPUD2_S2_DPU	288
#define IRQ_EH_0_EH	289
#define IRQ_EH_1_EH	290
#define IRQ_EH_2_EH	291
#define IRQ_EH_3_EH	292
#define IRQ_EH_4_EH	293
#define IRQ_EH_5_EH	294
#define IRQ_EH_6_EH	295
#define IRQ_EH_7_EH	296
#define IRQ_EH_8_EH	297
#define IRQ_EH_9_EH	298
#define IRQ_PPMU_UPPER_OR_NORMAL_EH	299
#define IRQ_SSMT_EH_EH	300
#define IRQ_SYSMMU_S2_EH_EH	301
#define IRQ_UASC_GSA_EH_EH	302
#define IRQ_UASC_NS_EH_EH	303
#define IRQ_UASC_S_EH_EH	304
#define IRQ_G2D_G2D	305
#define IRQ_JPEG_G2D	306
#define IRQ_PPMU_D0_G2D_IUON_G2D	307
#define IRQ_PPMU_D1_G2D_IUON_G2D	308
#define IRQ_PPMU_D2_G2D_IUON_G2D	309
#define IRQ_SSMT_D0_G2D_intreq_G2D	310
#define IRQ_SSMT_D1_G2D_intreq_G2D	311
#define IRQ_SSMT_D2_G2D_intreq_G2D	312
#define IRQ_SYSMMU_D0_G2D_interrupt_s1_ns_G2D	313
#define IRQ_SYSMMU_D0_G2D_interrupt_s2_G2D	314
#define IRQ_SYSMMU_D0_G2D_interrupt_s1_s_G2D	315
#define IRQ_SYSMMU_D1_G2D_interrupt_s1_ns_G2D	316
#define IRQ_SYSMMU_D1_G2D_interrupt_s2_G2D	317
#define IRQ_SYSMMU_D1_G2D_interrupt_s1_s_G2D	318
#define IRQ_SYSMMU_D2_G2D_interrupt_s1_ns_G2D	319
#define IRQ_SYSMMU_D2_G2D_interrupt_s2_G2D	320
#define IRQ_SYSMMU_D2_G2D_interrupt_s1_s_G2D	321
#define IRQ_G3AA_G3AA	322
#define IRQ_PPMU_G3AA_UPPER_OR_NORMAL_G3AA	323
#define IRQ_SSMT_G3AA_G3AA	324
#define IRQ_SYSMMU_G3AA_S1_NS_G3AA	325
#define IRQ_SYSMMU_G3AA_S1_S_G3AA	326
#define IRQ_SYSMMU_G3AA_S2_G3AA	327
#define IRQ_G3D_IRQGPU_G3D	328
#define IRQ_G3D_IRQJOB_G3D	329
#define IRQ_G3D_IRQMMU_G3D	330
#define IRQ_UASC_GSA_G3D_G3D	331
#define IRQ_UASC_NS_G3D_G3D	332
#define IRQ_UASC_S_G3D_G3D	333
#define O_ADD_APBIF_G3D_FLAG_IRQ_PEND_G3D	334
#define O_DDD_APBIF_G3D_DD_ERR_IRQ_FAST_PEND_G3D	335
#define O_DDD_APBIF_G3D_DD_ERR_IRQ_SLOW_PEND_G3D	336
#define O_HPM_IRQ_G3D	337
#define IRQ_GDC0_IRQ_0_GDC	338
#define IRQ_GDC0_IRQ_1_GDC	339
#define IRQ_GDC0_Mute_IRQ_GDC	340
#define IRQ_GDC1_IRQ_0_GDC	341
#define IRQ_GDC1_IRQ_1_GDC	342
#define IRQ_GDC1_Mute_IRQ_GDC 	343
#define IRQ_PPMU_D0_GDC_UPPER_OR_NORMAL_GDC	344
#define IRQ_PPMU_D0_SCSC_UPPER_OR_NORMAL_GDC	345
#define IRQ_PPMU_D1_GDC_UPPER_OR_NORMAL_GDC	346
#define IRQ_PPMU_D1_SCSC_UPPER_OR_NORMAL_GDC	347
#define IRQ_PPMU_D2_GDC_UPPER_OR_NORMAL_GDC	348
#define IRQ_PPMU_D2_SCSC_UPPER_OR_NORMAL_GDC	349
#define IRQ_PPMU_D3_GDC_UPPER_OR_NORMAL_GDC	350
#define IRQ_SCSC_IRQ_0_GDC	351
#define IRQ_SCSC_IRQ_1_GDC	352
#define IRQ_SCSC_NonSecu_Mute_IRQ_GDC	353
#define IRQ_SYSMMU_D0_GDC_S1_NS_GDC	354
#define IRQ_SYSMMU_D0_GDC_S1_S_GDC	355
#define IRQ_SYSMMU_D0_GDC_S2_GDC	356
#define IRQ_SYSMMU_D1_GDC_S1_NS_GDC	357
#define IRQ_SYSMMU_D1_GDC_S1_S_GDC	358
#define IRQ_SYSMMU_D1_GDC_S2_GDC	359
#define IRQ_SYSMMU_D2_GDC_S1_NS_GDC	360
#define IRQ_SYSMMU_D2_GDC_S1_S_GDC	361
#define IRQ_SYSMMU_D2_GDC_S2_GDC	362
#define IRQ_MAILBOX_GSA2NONTZ_GSA	363
#define IRQ_MAILBOX_GSA2TZ_GSA	364
#define SYSMMU_NS__INTERRUPT_GSA	365
#define SYSMMU_S2MPU__INTERRUPT_GSA	366
#define SYSMMU_S__INTERRUPT_GSA	367
#define IRQ_DP_LINK_HSI0	368
#define IRQ_PPMU_HSI0_AOC_UPPER_OR_NORMAL_HSI0	369
#define IRQ_PPMU_HSI0_NOCL1B_UPPER_OR_NORMAL_HSI0	370
#define IRQ_SYSMMU_USB_S1_NS_HSI0	371
#define IRQ_SYSMMU_USB_S1_S_HSI0	372
#define IRQ_SYSMMU_USB_S2_HSI0	373
#define IRQ_USB2_REMOTE_CONNECT_GIC_HSI0	374
#define IRQ_USB2_REMOTE_TIMER_GIC_HSI0	375
#define IRQ_USB2_REMOTE_WAKEUP_GIC_HSI0	376
#define IRQ_USB31DRD_FSVMINUS_GIC_HSI0	377
#define IRQ_USB31DRD_FSVPLUS_GIC_HSI0	378
#define IRQ_USB31DRD_GIC_0_HSI0	379
#define IRQ_USB31DRD_GIC_1_HSI0	380
#define IRQ_USB_UDBG_HSI0	381
#define IRQ_USB_WAKEUP_HSI0	382
#define NONSEQINT__UASC_HSI0_CTRL_HSI0	383
#define NONSEQINT__UASC_HSI0_LINK_HSI0	384
#define TZINT__UASC_HSI0_CTRL_HSI0	385
#define TZINT__UASC_HSI0_LINK_HSI0	386
#define IRQ_GPIO_HSI1_HSI1	387
#define IRQ_PCIE_GEN4A_0_HSI1	388
#define IRQ_PCIE_GEN4A_MSI_0_HSI1	389
#define IRQ_PCIE_GEN4A_MSI_1_HSI1	390
#define IRQ_PCIE_GEN4A_MSI_2_HSI1	391
#define IRQ_PCIE_GEN4A_MSI_3_HSI1	392
#define IRQ_PCIE_GEN4A_MSI_4_HSI1	393
#define IRQ_PCIE_GEN4B_0_HSI1	394
#define IRQ_PCIE_GEN4B_MSI_0_HSI1	395
#define IRQ_PCIE_GEN4B_MSI_1_HSI1	396
#define IRQ_PCIE_GEN4B_MSI_2_HSI1	397
#define IRQ_PCIE_GEN4B_MSI_3_HSI1	398
#define IRQ_PCIE_GEN4B_MSI_4_HSI1	399
#define IRQ_PCIE_IA_GEN4A_0_HSI1	400
#define IRQ_PCIE_IA_GEN4B_0_HSI1	401
#define IRQ_PCIE_PCS_GEN4A_0_HSI1	402
#define IRQ_PCIE_PCS_GEN4B_0_HSI1	403
#define IRQ_PPMU_HSI1_UPPER_OR_NORMAL_HSI1	404
#define IRQ_SSMT_HSI1_HSI1	405
#define IRQ_SYSMMU_HSI1_S1_NS_HSI1	406
#define IRQ_SYSMMU_HSI1_S1_S_HSI1	407
#define IRQ_SYSMMU_HSI1_S2_HSI1	408
#define IRQ_UASC_GSA_PCIE_GEN4A_DBI_0_HSI1	409
#define IRQ_UASC_GSA_PCIE_GEN4A_SLV_0_HSI1	410
#define IRQ_UASC_GSA_PCIE_GEN4B_DBI_0_HSI1	411
#define IRQ_UASC_GSA_PCIE_GEN4B_SLV_0_HSI1	412
#define IRQ_UASC_NS_PCIE_GEN4A_DBI_0_HSI1	413
#define IRQ_UASC_NS_PCIE_GEN4A_SLV_0_HSI1	414
#define IRQ_UASC_NS_PCIE_GEN4B_DBI_0_HSI1	415
#define IRQ_UASC_NS_PCIE_GEN4B_SLV_0_HSI1	416
#define IRQ_UASC_S_PCIE_GEN4A_DBI_0_HSI1	417
#define IRQ_UASC_S_PCIE_GEN4A_SLV_0_HSI1	418
#define IRQ_UASC_S_PCIE_GEN4B_DBI_0_HSI1	419
#define IRQ_UASC_S_PCIE_GEN4B_SLV_0_HSI1	420
#define IRQ_GPIO_HSI2_HSI2	421
#define IRQ_GPIO_HSI2UFS_HSI2	422
#define IRQ_MMC_CARD_HSI2	423
#define IRQ_NONSEQINT_PCIE_GEN4A_DBI_1_HSI2	424
#define IRQ_NONSEQINT_PCIE_GEN4A_SLV_1_HSI2	425
#define IRQ_NONSEQINT_PCIE_GEN4B_DBI_1_HSI2	426
#define IRQ_NONSEQINT_PCIE_GEN4B_SLV_1_HSI2	427
#define IRQ_PCIE_GEN4A_1_HSI2	428
#define IRQ_PCIE_GEN4A_1_MSI_0_HSI2	429
#define IRQ_PCIE_GEN4A_1_MSI_1_HSI2	430
#define IRQ_PCIE_GEN4A_1_MSI_2_HSI2	431
#define IRQ_PCIE_GEN4A_1_MSI_3_HSI2	432
#define IRQ_PCIE_GEN4A_1_MSI_4_HSI2	433
#define IRQ_PCIE_GEN4B_1_HSI2	434
#define IRQ_PCIE_GEN4B_1_MSI_0_HSI2	435
#define IRQ_PCIE_GEN4B_1_MSI_1_HSI2	436
#define IRQ_PCIE_GEN4B_1_MSI_2_HSI2	437
#define IRQ_PCIE_GEN4B_1_MSI_3_HSI2	438
#define IRQ_PCIE_GEN4B_1_MSI_4_HSI2	439
#define IRQ_PCIE_IA_GEN4A_1_HSI2	440
#define IRQ_PCIE_IA_GEN4B_1_HSI2	441
#define IRQ_PCIE_PCS_GEN4A_1_HSI2	442
#define IRQ_PCIE_PCS_GEN4B_1_HSI2	443
#define IRQ_PPMU_HSI2_UPPER_OR_NORMAL_HSI2	444
#define IRQ_SSMT_HSI2_HSI2	445
#define IRQ_SYSMMU_HSI2_S1_NS_HSI2	446
#define IRQ_SYSMMU_HSI2_S1_S_HSI2	447
#define IRQ_SYSMMU_HSI2_S2_HSI2	448
#define IRQ_TZINT_PCIE_GEN4A_DBI_1_HSI2	449
#define IRQ_TZINT_PCIE_GEN4A_SLV_1_HSI2	450
#define IRQ_TZINT_PCIE_GEN4B_DBI_1_HSI2	451
#define IRQ_TZINT_PCIE_GEN4B_SLV_1_HSI2	452
#define IRQ_UFS_EMBD_HSI2	453
#define IRQ_IPP_CH0_0_IPP	454
#define IRQ_IPP_CH0_1_IPP	455
#define IRQ_IPP_CH1_0_IPP	456
#define IRQ_IPP_CH1_1_IPP	457
#define IRQ_IPP_CH2_0_IPP	458
#define IRQ_IPP_CH2_1_IPP	459
#define IRQ_MUTE_GTNR_ALIGN_IPP	460
#define IRQ_MUTE_IPP0_IPP	461
#define IRQ_MUTE_IPP1_IPP	462
#define IRQ_MUTE_IPP2_IPP	463
#define IRQ_PPMU_IPP_UPPER_OR_NORMAL_IPP	464
#define IRQ_PPMU_MSA_UPPER_OR_NORMAL_IPP	465
#define IRQ_SECU_GTNR_ALIGN_IPP	466
#define IRQ_SECU_IPP0_IPP	467
#define IRQ_SECU_IPP1_IPP	468
#define IRQ_SECU_IPP2_IPP	469
#define IRQ_SYSMMU_IPP_S1_NS_IPP	470
#define IRQ_SYSMMU_IPP_S1_S_IPP	471
#define IRQ_SYSMMU_IPP_S2_IPP	472
#define IRQ_TNR_A_IPP	473
#define INTREQ_ITP_0_ITP	474
#define INTREQ_ITP_1_ITP	475
#define IRQ_PPMU_ITP_UPPER_OR_NORMAL_ITP	476
#define INTREQ_SECU_ITP_ITP	477
#define INTREQ_SECU_MUTE_ITP	478
#define IRQ_C2COM_MCSC_0_MCSC	479
#define IRQ_C2COM_MCSC_1_MCSC	480
#define IRQ_C2R_MCSC_0_MCSC	481
#define IRQ_C2R_MCSC_1_MCSC	482
#define IRQ_ITSC_0_MCSC	483
#define IRQ_ITSC_1_MCSC	484
#define IRQ_ITSC_NonSecu_Mute_MCSC	485
#define IRQ_ITSC_Secu_MCSC	486
#define IRQ_MCSC_0_MCSC	487
#define IRQ_MCSC_1_MCSC	488
#define IRQ_MCSC_NonSecu_Mute_MCSC	489
#define IRQ_MCSC_Secu_MCSC	490
#define IRQ_PPMU_D0_ITSC_UPPER_OR_NORMAL_MCSC	491
#define IRQ_PPMU_D0_MCSC_UPPER_OR_NORMAL_MCSC	492
#define IRQ_PPMU_D1_ITSC_UPPER_OR_NORMAL_MCSC	493
#define IRQ_PPMU_D1_MCSC_UPPER_OR_NORMAL_MCSC	494
#define IRQ_SYSMMU_D0_MCSC_S1_NS_MCSC	495
#define IRQ_SYSMMU_D0_MCSC_S1_S_MCSC	496
#define IRQ_SYSMMU_D0_MCSC_S2_MCSC	497
#define IRQ_SYSMMU_D1_MCSC_S1_NS_MCSC	498
#define IRQ_SYSMMU_D1_MCSC_S1_S_MCSC	499
#define IRQ_SYSMMU_D1_MCSC_S2_MCSC	500
#define IRQ_SYSMMU_D2_MCSC_S1_NS_MCSC	501
#define IRQ_SYSMMU_D2_MCSC_S1_S_MCSC	502
#define IRQ_SYSMMU_D2_MCSC_S2_MCSC	503
#define IRQ_MFC_MFC	504
#define IRQ_PPMU_D0_MFC_IUON_MFC	505
#define IRQ_PPMU_D1_MFC_IUON_MFC	506
#define IRQ_SYSMMU_D0_MFC_interrupt_s1_ns_MFC	507
#define IRQ_SYSMMU_D0_MFC_interrupt_s1_s_MFC	508
#define IRQ_SYSMMU_D0_MFC_interrupt_s2_MFC	509
#define IRQ_SYSMMU_D1_MFC_interrupt_s1_ns_MFC	510
#define IRQ_SYSMMU_D1_MFC_interrupt_s1_s_MFC	511
#define IRQ_SYSMMU_D1_MFC_interrupt_s2_MFC	512
#define IRQ_DMC_APBACCESSINT_MIF0	513
#define IRQ_DMC_ECC_CORERR_MIF0	514
#define IRQ_DMC_ECC_UNCORERR_MIF0	515
#define IRQ_DMC_PPMPINT_MIF0	516
#define IRQ_DMC_TEMPERR_MIF0	517
#define IRQ_DMC_TEMPHOT_MIF0	518
#define IRQ_DMC_TZCINT_MIF0	519
#define IRQ_DMC_APBACCESSINT_MIF1	520
#define IRQ_DMC_ECC_CORERR_MIF1	521
#define IRQ_DMC_ECC_UNCORERR_MIF1	522
#define IRQ_DMC_PPMPINT_MIF1	523
#define IRQ_DMC_TEMPERR_MIF1	524
#define IRQ_DMC_TEMPHOT_MIF1	525
#define IRQ_DMC_TZCINT_MIF1	526
#define IRQ_DMC_APBACCESSINT_MIF2	527
#define IRQ_DMC_ECC_CORERR_MIF2	528
#define IRQ_DMC_ECC_UNCORERR_MIF2	529
#define IRQ_DMC_PPMPINT_MIF2	530
#define IRQ_DMC_TEMPERR_MIF2	531
#define IRQ_DMC_TEMPHOT_MIF2	532
#define IRQ_DMC_TZCINT_MIF2	533
#define IRQ_DMC_APBACCESSINT_MIF3	534
#define IRQ_DMC_ECC_CORERR_MIF3	535
#define IRQ_DMC_ECC_UNCORERR_MIF3	536
#define IRQ_DMC_PPMPINT_MIF3	537
#define IRQ_DMC_TEMPERR_MIF3	538
#define IRQ_DMC_TEMPHOT_MIF3	539
#define IRQ_DMC_TZCINT_MIF3	540
#define IRQ_BDU_O_INT_NOCL0	541
#define IRQ_CCI_nERRIRQ_NOCL0	542
#define IRQ_CCI_nEVNTCNTOVERFLOW_0_NOCL0	543
#define IRQ_CCI_nEVNTCNTOVERFLOW_1_NOCL0	544
#define IRQ_CCI_nEVNTCNTOVERFLOW_2_NOCL0	545
#define IRQ_CCI_nEVNTCNTOVERFLOW_3_NOCL0	546
#define IRQ_CCI_nEVNTCNTOVERFLOW_4_NOCL0	547
#define IRQ_CCI_nEVNTCNTOVERFLOW_5_NOCL0	548
#define IRQ_CCI_nEVNTCNTOVERFLOW_6_NOCL0	549
#define IRQ_CCI_nEVNTCNTOVERFLOW_7_NOCL0	550
#define IRQ_LD_SLC_CH0_O_APC_NS_IRQ_NOCL0	551
#define IRQ_LD_SLC_CH0_O_APC_S_IRQ_NOCL0	552
#define IRQ_LD_SLC_CH0_O_PPMPU_IRQ_NOCL0	553
#define IRQ_LD_SLC_CH0_O_UASC_GSA_IRQ_NOCL0	554
#define IRQ_LD_SLC_CH0_O_UASC_NS_IRQ_NOCL0	555
#define IRQ_LD_SLC_CH0_O_UASC_TZ_IRQ_NOCL0	556
#define IRQ_LD_SLC_CH1_O_APC_NS_IRQ_NOCL0	557
#define IRQ_LD_SLC_CH1_O_APC_S_IRQ_NOCL0	558
#define IRQ_LD_SLC_CH1_O_PPMPU_IRQ_NOCL0	559
#define IRQ_LD_SLC_CH1_O_UASC_GSA_IRQ_NOCL0	560
#define IRQ_LD_SLC_CH1_O_UASC_NS_IRQ_NOCL0	561
#define IRQ_LD_SLC_CH1_O_UASC_TZ_IRQ_NOCL0	562
#define IRQ_LD_SLC_CH2_O_APC_NS_IRQ_NOCL0	563
#define IRQ_LD_SLC_CH2_O_APC_S_IRQ_NOCL0	564
#define IRQ_LD_SLC_CH2_O_PPMPU_IRQ_NOCL0	565
#define IRQ_LD_SLC_CH2_O_UASC_GSA_IRQ_NOCL0	566
#define IRQ_LD_SLC_CH2_O_UASC_NS_IRQ_NOCL0	567
#define IRQ_LD_SLC_CH2_O_UASC_TZ_IRQ_NOCL0	568
#define IRQ_LD_SLC_CH3_O_APC_NS_IRQ_NOCL0	569
#define IRQ_LD_SLC_CH3_O_APC_S_IRQ_NOCL0	570
#define IRQ_LD_SLC_CH3_O_PPMPU_IRQ_NOCL0	571
#define IRQ_LD_SLC_CH3_O_UASC_GSA_IRQ_NOCL0	572
#define IRQ_LD_SLC_CH3_O_UASC_NS_IRQ_NOCL0	573
#define IRQ_LD_SLC_CH3_O_UASC_TZ_IRQ_NOCL0	574
#define IRQ_NOCL0_PPC_CON_O_IUON_AND_PPC_CCI_EVENT_NOCL0	575
#define IRQ_NOCL0_PPC_CON_O_IUON_AND_PPC_CPUCL0_EVENT_NOCL0	576
#define IRQ_NOCL0_PPC_CON_O_IUON_AND_PPC_NOCL1A_EVENT_NOCL0	577
#define IRQ_NOCL0_PPC_CON_O_IUON_OR_PPC_CCI_EVENT_NOCL0	578
#define IRQ_NOCL0_PPC_CON_O_IUON_OR_PPC_CPUCL0_EVENT_NOCL0	579
#define IRQ_NOCL0_PPC_CON_O_IUON_OR_PPC_NOCL1A_EVENT_NOCL0	580
#define IRQ_PPC_CCI_M1_CYCLE_O_IUON_NOCL0	581
#define IRQ_PPC_CPUCL0_D0_CYCLE_O_IUON_NOCL0	582
#define IRQ_PPC_DEBUG_O_IL_NOCL0	583
#define IRQ_PPC_DEBUG_O_IUON_NOCL0	584
#define IRQ_PPC_EH_CYCLE_O_IUON_NOCL0	585
#define IRQ_PPC_EH_EVENT_O_IUON_NOCL0	586
#define IRQ_PPC_IO_CYCLE_O_IUON_NOCL0	587
#define IRQ_PPC_IO_EVENT_O_IUON_NOCL0	588
#define IRQ_PPC_NOCL1A_M0_CYCLE_O_IUON_NOCL0	589
#define IRQ_PPC_NOCL1B_M0_CYCLE_O_IUON_NOCL0	590
#define IRQ_PPC_NOCL1B_M0_EVENT_O_IUON_NOCL0	591
#define IRQ_PPMU_ACE_CPUCL0_D0_O_IL_NOCL0	592
#define IRQ_PPMU_ACE_CPUCL0_D0_O_IUON_NOCL0	593
#define IRQ_PPMU_ACE_CPUCL0_D1_O_IL_NOCL0	594
#define IRQ_PPMU_ACE_CPUCL0_D1_O_IUON_NOCL0	595
#define IRQ_TREX_D_NOCL0_debugInterrupt_NOCL0	596
#define IRQ_TREX_D_NOCL0_ppcInterrupt_CCI_NOCL0	597
#define IRQ_TREX_D_NOCL0_ppcInterrupt_CPU0_NOCL0	598
#define IRQ_TREX_D_NOCL0_ppcInterrupt_CPU1_NOCL0	599
#define IRQ_TREX_D_NOCL0_ppcInterrupt_CPU2_NOCL0	600
#define IRQ_TREX_D_NOCL0_ppcInterrupt_CPU3_NOCL0	601
#define IRQ_TREX_D_NOCL0_ppcInterrupt_NOCL0_DP_NOCL0	602
#define IRQ_TREX_D_NOCL0_ppcInterrupt_NOCL0_M0_NOCL0	603
#define IRQ_TREX_D_NOCL0_ppcInterrupt_NOCL0_M1_NOCL0	604
#define IRQ_TREX_D_NOCL0_ppcInterrupt_NOCL0_M2_NOCL0	605
#define IRQ_TREX_D_NOCL0_ppcInterrupt_NOCL0_M3_NOCL0	606
#define IRQ_TREX_P_NOCL0_debugInterrupt_NOCL0	607
#define IRQ_TREX_P_NOCL0_ppcInterrupt_CCI_NOCL0	608
#define IRQ_TREX_P_NOCL0_ppcInterrupt_CSSYS_NOCL0	609
#define IRQ_TREX_P_NOCL0_ppcInterrupt_NOCL0_DP_NOCL0	610
#define IRQ_PPC_CYCLE_AUR_UON_NOCL1A	611
#define IRQ_PPC_CYCLE_G3D_UON_NOCL1A	612
#define IRQ_PPC_CYCLE_NOCL1A_UON_NOCL1A	613
#define IRQ_PPC_EVENT_AUR_UON_AND_NOCL1A	614
#define IRQ_PPC_EVENT_AUR_UON_OR_NOCL1A	615
#define IRQ_PPC_EVENT_G3D_UON_AND_NOCL1A	616
#define IRQ_PPC_EVENT_G3D_UON_OR_NOCL1A	617
#define IRQ_PPC_EVENT_NOCL1A_UON_AND_NOCL1A	618
#define IRQ_PPC_EVENT_NOCL1A_UON_OR_NOCL1A	619
#define IRQ_PPC_TPU_CYCLE_UON_NOCL1A	620
#define IRQ_PPC_TPU_EVENT_UON_NOCL1A	621
#define IRQ_PPCFW_G3D_NOCL1A	622
#define IRQ_SYSMMU_G3D_NONSECURE_NOCL1A	623
#define IRQ_SYSMMU_G3D_SECURE_NOCL1A	624
#define IRQ_TREX_D_NOCL1A_debugInterrupt_NOCL1A	625
#define IRQ_TREX_P_NOCL1A_debugInterrupt_NOCL1A	626
#define IRQ_TREX_PPMU_GPU0_NOCL1A	627
#define IRQ_TREX_PPMU_GPU1_NOCL1A	628
#define IRQ_TREX_PPMU_GPU2_NOCL1A	629
#define IRQ_TREX_PPMU_GPU3_NOCL1A	630
#define IRQ_TREX_PPMU_NOCL1AM0_NOCL1A	631
#define IRQ_TREX_PPMU_NOCL1AM1_NOCL1A	632
#define IRQ_TREX_PPMU_NOCL1AM2_NOCL1A	633
#define IRQ_TREX_PPMU_NOCL1AM3_NOCL1A	634
#define IRQ_PPC_AOC_CYCLE_UON_NOCL1B	635
#define IRQ_PPC_AOC_EVENT_UON_NOCL1B	636
#define IRQ_TREX_D_NOCL1B_debugInterrupt_NOCL1B	637
#define IRQ_TREX_P_NOCL1B_debugInterrupt_NOCL1B	638
#define IRQ_TREX_PPMU_NOCL1BM0_NOCL1B	639
#define IRQ_TREX_D_NOCL2A_debugInterrupt_NOCL2A	640
#define IRQ_TREX_P_NOCL2A_debugInterrupt_NOCL2A	641
#define IRQ_TREX_PPMU_NOCL2AM0_NOCL2A	642
#define IRQ_TREX_PPMU_NOCL2AM1_NOCL2A	643
#define IRQ_TREX_PPMU_NOCL2AM2_NOCL2A	644
#define IRQ_TREX_PPMU_NOCL2AM3_NOCL2A	645
#define IRQ_PDP_MUTE0_PDP	646
#define IRQ_PDP_MUTE1_PDP	647
#define IRQ_PDP_MUTE2_PDP	648
#define IRQ_PDP_TOP0_PDP	649
#define IRQ_PDP_TOP1_PDP	650
#define IRQ_PDP_TOP2_PDP	651
#define IRQ_PDP_TOP3_PDP	652
#define IRQ_PDP_TOP4_PDP	653
#define IRQ_PDP_TOP5_PDP	654
#define IRQ_PPMU_VRA_UPPER_OR_NORMAL_PDP	655
#define IRQ_SECU_PDP0_PDP	656
#define IRQ_SECU_PDP1_PDP	657
#define IRQ_SECU_PDP2_PDP	658
#define IRQ_SSMT_PDP_STAT_PDP	659
#define IRQ_SSMT_VRA_PDP	660
#define IRQ_VRA_PDP	661
#define IRQ_VRA_NonSecu_Mute_IRQ_PDP	662
#define IRQ_VRA_Secu_FROM_PDP_TO_GSA_PDP	663
#define IRQ_GPIO_PERIC0_PERIC0	664
#define IRQ_I3C1_PERIC0	665
#define IRQ_I3C2_PERIC0	666
#define IRQ_I3C3_PERIC0	667
#define IRQ_I3C4_PERIC0	668
#define IRQ_I3C5_PERIC0	669
#define IRQ_I3C6_PERIC0	670
#define IRQ_I3C7_PERIC0	671
#define IRQ_I3C8_PERIC0	672
#define IRQ_USI0_UART_PERIC0	673
#define IRQ_USI1_USI_PERIC0	674
#define IRQ_USI2_USI_PERIC0	675
#define IRQ_USI3_USI_PERIC0	676
#define IRQ_USI4_USI_PERIC0	677
#define IRQ_USI5_USI_PERIC0	678
#define IRQ_USI6_USI_PERIC0	679
#define IRQ_USI7_USI_PERIC0	680
#define IRQ_USI8_USI_PERIC0	681
#define IRQ_USI14_USI_PERIC0	682
#define IRQ_GPIO_PERIC1_PERIC1	683
#define IRQ_I3C0_PERIC1	684
#define IRQ_PWM0_PERIC1	685
#define IRQ_PWM1_PERIC1	686
#define IRQ_PWM2_PERIC1	687
#define IRQ_PWM3_PERIC1	688
#define IRQ_PWM4_PERIC1	689
#define IRQ_USI0_USI_PERIC1	690
#define IRQ_USI9_USI_PERIC1	691
#define IRQ_USI10_USI_PERIC1	692
#define IRQ_USI11_USI_PERIC1	693
#define IRQ_USI12_USI_PERIC1	694
#define IRQ_USI13_USI_PERIC1	695
#define IRQ_USI15_USI_PERIC1	696
#define IRQ_USI16_USI_PERIC1	697
#define IRQ_PPMU_D0_TNR_UPPER_OR_NORMAL_TNR	698
#define IRQ_PPMU_D1_TNR_UPPER_OR_NORMAL_TNR	699
#define IRQ_PPMU_D2_TNR_UPPER_OR_NORMAL_TNR	700
#define IRQ_PPMU_D3_TNR_UPPER_OR_NORMAL_TNR	701
#define IRQ_PPMU_D4_TNR_UPPER_OR_NORMAL_TNR	702
#define IRQ_PPMU_D5_TNR_UPPER_OR_NORMAL_TNR	703
#define IRQ_PPMU_D6_TNR_UPPER_OR_NORMAL_TNR	704
#define IRQ_PPMU_D7_TNR_UPPER_OR_NORMAL_TNR	705
#define IRQ_PPMU_D8_TNR_UPPER_OR_NORMAL_TNR	706
#define IRQ_SYSMMU_D0_TNR_S1_NS_TNR	707
#define IRQ_SYSMMU_D0_TNR_S1_S_TNR	708
#define IRQ_SYSMMU_D0_TNR_S2_TNR	709
#define IRQ_SYSMMU_D1_TNR_S1_NS_TNR	710
#define IRQ_SYSMMU_D1_TNR_S1_S_TNR	711
#define IRQ_SYSMMU_D1_TNR_S2_TNR	712
#define IRQ_SYSMMU_D2_TNR_S1_NS_TNR	713
#define IRQ_SYSMMU_D2_TNR_S1_S_TNR	714
#define IRQ_SYSMMU_D2_TNR_S2_TNR	715
#define IRQ_SYSMMU_D3_TNR_S1_NS_TNR	716
#define IRQ_SYSMMU_D3_TNR_S1_S_TNR	717
#define IRQ_SYSMMU_D3_TNR_S2_TNR	718
#define IRQ_SYSMMU_D4_TNR_S1_NS_TNR	719
#define IRQ_SYSMMU_D4_TNR_S1_S_TNR	720
#define IRQ_SYSMMU_D4_TNR_S2_TNR	721
#define IRQ_TNR_0_TNR	722
#define IRQ_TNR_1_TNR	723
#define IRQ_TNR_MUTE_TNR	724
#define IRQ_DDD_IRQ_0_TPU	725
#define IRQ_DDD_IRQ_1_TPU	726
#define IRQ_DDD_IRQ_2_TPU	727
#define IRQ_DDD_IRQ_3_TPU	728
#define IRQ_HPM_IRQ_TPU	729
#define IRQ_MAILBOX_TPU2AP_NS_TPU_0_TPU	730
#define IRQ_MAILBOX_TPU2AP_NS_TPU_1_TPU	731
#define IRQ_MAILBOX_TPU2AP_NS_TPU_2_TPU	732
#define IRQ_MAILBOX_TPU2AP_NS_TPU_3_TPU	733
#define IRQ_MAILBOX_TPU2AP_NS_TPU_4_TPU	734
#define IRQ_MAILBOX_TPU2AP_NS_TPU_5_TPU	735
#define IRQ_MAILBOX_TPU2AP_NS_TPU_6_TPU	736
#define IRQ_MAILBOX_TPU2AP_NS_TPU_7_TPU	737
#define IRQ_MAILBOX_TPU2AP_S_TPU_TPU	738
#define IRQ_PPMU_UPPER_OR_NORMAL_TPU	739
#define IRQ_SSMT_TPU_TPU	740
#define IRQ_SYSMMU_S1_NS_TPU_TPU	741
#define IRQ_SYSMMU_S1_S_TPU_TPU	742
#define IRQ_SYSMMU_S2_TPU_TPU	743
#define IRQ_OTP_CON_TOP_MISC	784
#define IRQ_MCT_G0_MISC	785
#define IRQ_MCT_G1_MISC	786
#define IRQ_MCT_G2_MISC	787
#define IRQ_MCT_G3_MISC	788
#define IRQ_MCT_L0_MISC	789
#define IRQ_MCT_L1_MISC	790
#define IRQ_MCT_L2_MISC 791
#define IRQ_MCT_L3_MISC	792
#define IRQ_MCT_L4_MISC	793
#define IRQ_MCT_L5_MISC	794
#define IRQ_MCT_L6_MISC	795
#define IRQ_MCT_L7_MISC	796
#define IRQ_WDT_CLUSTER0_MISC	797
#define IRQ_WDT_CLUSTER1_MISC	798
#define IRQ_OTP_CON_BISR_MISC	799
#define IRQ_OTP_CON_BIRA_MISC	800
#define IRQ_TMU_TMU_TOP_MISC	801
#define IRQ_TMU_TMU_SUB_MISC	802
#define IRQ_SPDMA1_MISC	803
#define IRQ_PDMA1_MISC	804
#define IRQ_SPDMA0_MISC	805
#define IRQ_PDMA0_MISC	806
#define IRQ_SSS_AXI_ERR_RESP_DETECT_MISC	807
#define IRQ_SSS_MISC	808
#define IRQ_SSS_NS_MB_MISC	809
#define IRQ_SSS_S_MB_MISC	810
#define IRQ_SSS_KM_MISC	811
#define IRQ_SSS_DMAINT_MISC	812
#define IRQ_SSS_SWDT1_MISC	813
#define IRQ_SSS_SWDT2_MISC	814
#define IRQ_PUF_SEC_MISC	815
#define IRQ_PUF_UNCOREECT_MISC	816
#define IRQ_RTIC_MISC	817
#define IRQ_DIT_TxDst2_MISC	818
#define IRQ_DIT_TxDst1_MISC	819
#define IRQ_DIT_TxDst0_MISC	820
#define IRQ_DIT_TxSrc2_MISC	821
#define IRQ_DIT_TxSrc1_MISC	822
#define IRQ_DIT_TxSrc0_MISC	823
#define IRQ_DIT_RxDst2_MISC	824
#define IRQ_DIT_RxDst1_MISC	825
#define IRQ_DIT_RxDst03_MISC	826
#define IRQ_DIT_RxDst02_MISC	827
#define IRQ_DIT_RxDst01_MISC	828
#define IRQ_DIT_RxDst00_MISC	829
#define IRQ_DIT_RxSrc2_MISC	830
#define IRQ_DIT_RxSrc1_MISC	831
#define IRQ_DIT_RxSrc0_MISC	832
#define IRQ_PPMU_MISC_UPPER_OR_NORMAL_MISC	833
#define IRQ_SYSMMU_NS_SSS_MISC	834
#define IRQ_SYSMMU_S_SSS_MISC	835
#define IRQ_SYSMMU_S2_MISC_MISC	836
#define IRQ_GIC_FAULT_MISC	837
#define IRQ_GIC_ERR_MISC	838
#define IRQ_GIC_PMU_MISC	839

#endif/*_DT_BINDINGS_INTERRUPT_CONTROLLER_GS201_H*/
